
Front_End.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005de8  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003144  08005f70  08005f70  00006f70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080090b4  080090b4  0000b284  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080090b4  080090b4  0000a0b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080090bc  080090bc  0000b284  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080090bc  080090bc  0000a0bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080090c0  080090c0  0000a0c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000284  20000000  080090c4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b284  2**0
                  CONTENTS
 10 .bss          0000055c  20000284  20000284  0000b284  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200007e0  200007e0  0000b284  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b284  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a759  00000000  00000000  0000b2b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000204a  00000000  00000000  00015a0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a18  00000000  00000000  00017a58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000073b  00000000  00000000  00018470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001e7ea  00000000  00000000  00018bab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000bea4  00000000  00000000  00037395  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000abb5e  00000000  00000000  00043239  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000eed97  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002a48  00000000  00000000  000eeddc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  000f1824  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000284 	.word	0x20000284
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005f58 	.word	0x08005f58

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000288 	.word	0x20000288
 80001c4:	08005f58 	.word	0x08005f58

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__gedf2>:
 8000540:	f04f 3cff 	mov.w	ip, #4294967295
 8000544:	e006      	b.n	8000554 <__cmpdf2+0x4>
 8000546:	bf00      	nop

08000548 <__ledf2>:
 8000548:	f04f 0c01 	mov.w	ip, #1
 800054c:	e002      	b.n	8000554 <__cmpdf2+0x4>
 800054e:	bf00      	nop

08000550 <__cmpdf2>:
 8000550:	f04f 0c01 	mov.w	ip, #1
 8000554:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000558:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800055c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000560:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000564:	bf18      	it	ne
 8000566:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800056a:	d01b      	beq.n	80005a4 <__cmpdf2+0x54>
 800056c:	b001      	add	sp, #4
 800056e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000572:	bf0c      	ite	eq
 8000574:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000578:	ea91 0f03 	teqne	r1, r3
 800057c:	bf02      	ittt	eq
 800057e:	ea90 0f02 	teqeq	r0, r2
 8000582:	2000      	moveq	r0, #0
 8000584:	4770      	bxeq	lr
 8000586:	f110 0f00 	cmn.w	r0, #0
 800058a:	ea91 0f03 	teq	r1, r3
 800058e:	bf58      	it	pl
 8000590:	4299      	cmppl	r1, r3
 8000592:	bf08      	it	eq
 8000594:	4290      	cmpeq	r0, r2
 8000596:	bf2c      	ite	cs
 8000598:	17d8      	asrcs	r0, r3, #31
 800059a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800059e:	f040 0001 	orr.w	r0, r0, #1
 80005a2:	4770      	bx	lr
 80005a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80005a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005ac:	d102      	bne.n	80005b4 <__cmpdf2+0x64>
 80005ae:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80005b2:	d107      	bne.n	80005c4 <__cmpdf2+0x74>
 80005b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80005b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005bc:	d1d6      	bne.n	800056c <__cmpdf2+0x1c>
 80005be:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80005c2:	d0d3      	beq.n	800056c <__cmpdf2+0x1c>
 80005c4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <__aeabi_cdrcmple>:
 80005cc:	4684      	mov	ip, r0
 80005ce:	4610      	mov	r0, r2
 80005d0:	4662      	mov	r2, ip
 80005d2:	468c      	mov	ip, r1
 80005d4:	4619      	mov	r1, r3
 80005d6:	4663      	mov	r3, ip
 80005d8:	e000      	b.n	80005dc <__aeabi_cdcmpeq>
 80005da:	bf00      	nop

080005dc <__aeabi_cdcmpeq>:
 80005dc:	b501      	push	{r0, lr}
 80005de:	f7ff ffb7 	bl	8000550 <__cmpdf2>
 80005e2:	2800      	cmp	r0, #0
 80005e4:	bf48      	it	mi
 80005e6:	f110 0f00 	cmnmi.w	r0, #0
 80005ea:	bd01      	pop	{r0, pc}

080005ec <__aeabi_dcmpeq>:
 80005ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005f0:	f7ff fff4 	bl	80005dc <__aeabi_cdcmpeq>
 80005f4:	bf0c      	ite	eq
 80005f6:	2001      	moveq	r0, #1
 80005f8:	2000      	movne	r0, #0
 80005fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80005fe:	bf00      	nop

08000600 <__aeabi_dcmplt>:
 8000600:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000604:	f7ff ffea 	bl	80005dc <__aeabi_cdcmpeq>
 8000608:	bf34      	ite	cc
 800060a:	2001      	movcc	r0, #1
 800060c:	2000      	movcs	r0, #0
 800060e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000612:	bf00      	nop

08000614 <__aeabi_dcmple>:
 8000614:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000618:	f7ff ffe0 	bl	80005dc <__aeabi_cdcmpeq>
 800061c:	bf94      	ite	ls
 800061e:	2001      	movls	r0, #1
 8000620:	2000      	movhi	r0, #0
 8000622:	f85d fb08 	ldr.w	pc, [sp], #8
 8000626:	bf00      	nop

08000628 <__aeabi_dcmpge>:
 8000628:	f84d ed08 	str.w	lr, [sp, #-8]!
 800062c:	f7ff ffce 	bl	80005cc <__aeabi_cdrcmple>
 8000630:	bf94      	ite	ls
 8000632:	2001      	movls	r0, #1
 8000634:	2000      	movhi	r0, #0
 8000636:	f85d fb08 	ldr.w	pc, [sp], #8
 800063a:	bf00      	nop

0800063c <__aeabi_dcmpgt>:
 800063c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000640:	f7ff ffc4 	bl	80005cc <__aeabi_cdrcmple>
 8000644:	bf34      	ite	cc
 8000646:	2001      	movcc	r0, #1
 8000648:	2000      	movcs	r0, #0
 800064a:	f85d fb08 	ldr.w	pc, [sp], #8
 800064e:	bf00      	nop

08000650 <__aeabi_d2f>:
 8000650:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000654:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000658:	bf24      	itt	cs
 800065a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800065e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000662:	d90d      	bls.n	8000680 <__aeabi_d2f+0x30>
 8000664:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000668:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800066c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000670:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000674:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000678:	bf08      	it	eq
 800067a:	f020 0001 	biceq.w	r0, r0, #1
 800067e:	4770      	bx	lr
 8000680:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000684:	d121      	bne.n	80006ca <__aeabi_d2f+0x7a>
 8000686:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 800068a:	bfbc      	itt	lt
 800068c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000690:	4770      	bxlt	lr
 8000692:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000696:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800069a:	f1c2 0218 	rsb	r2, r2, #24
 800069e:	f1c2 0c20 	rsb	ip, r2, #32
 80006a2:	fa10 f30c 	lsls.w	r3, r0, ip
 80006a6:	fa20 f002 	lsr.w	r0, r0, r2
 80006aa:	bf18      	it	ne
 80006ac:	f040 0001 	orrne.w	r0, r0, #1
 80006b0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80006b4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80006b8:	fa03 fc0c 	lsl.w	ip, r3, ip
 80006bc:	ea40 000c 	orr.w	r0, r0, ip
 80006c0:	fa23 f302 	lsr.w	r3, r3, r2
 80006c4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80006c8:	e7cc      	b.n	8000664 <__aeabi_d2f+0x14>
 80006ca:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80006ce:	d107      	bne.n	80006e0 <__aeabi_d2f+0x90>
 80006d0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80006d4:	bf1e      	ittt	ne
 80006d6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80006da:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80006de:	4770      	bxne	lr
 80006e0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80006e4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80006e8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop

080006f0 <__aeabi_uldivmod>:
 80006f0:	b953      	cbnz	r3, 8000708 <__aeabi_uldivmod+0x18>
 80006f2:	b94a      	cbnz	r2, 8000708 <__aeabi_uldivmod+0x18>
 80006f4:	2900      	cmp	r1, #0
 80006f6:	bf08      	it	eq
 80006f8:	2800      	cmpeq	r0, #0
 80006fa:	bf1c      	itt	ne
 80006fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000700:	f04f 30ff 	movne.w	r0, #4294967295
 8000704:	f000 b988 	b.w	8000a18 <__aeabi_idiv0>
 8000708:	f1ad 0c08 	sub.w	ip, sp, #8
 800070c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000710:	f000 f806 	bl	8000720 <__udivmoddi4>
 8000714:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000718:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800071c:	b004      	add	sp, #16
 800071e:	4770      	bx	lr

08000720 <__udivmoddi4>:
 8000720:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000724:	9d08      	ldr	r5, [sp, #32]
 8000726:	468e      	mov	lr, r1
 8000728:	4604      	mov	r4, r0
 800072a:	4688      	mov	r8, r1
 800072c:	2b00      	cmp	r3, #0
 800072e:	d14a      	bne.n	80007c6 <__udivmoddi4+0xa6>
 8000730:	428a      	cmp	r2, r1
 8000732:	4617      	mov	r7, r2
 8000734:	d962      	bls.n	80007fc <__udivmoddi4+0xdc>
 8000736:	fab2 f682 	clz	r6, r2
 800073a:	b14e      	cbz	r6, 8000750 <__udivmoddi4+0x30>
 800073c:	f1c6 0320 	rsb	r3, r6, #32
 8000740:	fa01 f806 	lsl.w	r8, r1, r6
 8000744:	fa20 f303 	lsr.w	r3, r0, r3
 8000748:	40b7      	lsls	r7, r6
 800074a:	ea43 0808 	orr.w	r8, r3, r8
 800074e:	40b4      	lsls	r4, r6
 8000750:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000754:	fa1f fc87 	uxth.w	ip, r7
 8000758:	fbb8 f1fe 	udiv	r1, r8, lr
 800075c:	0c23      	lsrs	r3, r4, #16
 800075e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000762:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000766:	fb01 f20c 	mul.w	r2, r1, ip
 800076a:	429a      	cmp	r2, r3
 800076c:	d909      	bls.n	8000782 <__udivmoddi4+0x62>
 800076e:	18fb      	adds	r3, r7, r3
 8000770:	f101 30ff 	add.w	r0, r1, #4294967295
 8000774:	f080 80ea 	bcs.w	800094c <__udivmoddi4+0x22c>
 8000778:	429a      	cmp	r2, r3
 800077a:	f240 80e7 	bls.w	800094c <__udivmoddi4+0x22c>
 800077e:	3902      	subs	r1, #2
 8000780:	443b      	add	r3, r7
 8000782:	1a9a      	subs	r2, r3, r2
 8000784:	b2a3      	uxth	r3, r4
 8000786:	fbb2 f0fe 	udiv	r0, r2, lr
 800078a:	fb0e 2210 	mls	r2, lr, r0, r2
 800078e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000792:	fb00 fc0c 	mul.w	ip, r0, ip
 8000796:	459c      	cmp	ip, r3
 8000798:	d909      	bls.n	80007ae <__udivmoddi4+0x8e>
 800079a:	18fb      	adds	r3, r7, r3
 800079c:	f100 32ff 	add.w	r2, r0, #4294967295
 80007a0:	f080 80d6 	bcs.w	8000950 <__udivmoddi4+0x230>
 80007a4:	459c      	cmp	ip, r3
 80007a6:	f240 80d3 	bls.w	8000950 <__udivmoddi4+0x230>
 80007aa:	443b      	add	r3, r7
 80007ac:	3802      	subs	r0, #2
 80007ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80007b2:	eba3 030c 	sub.w	r3, r3, ip
 80007b6:	2100      	movs	r1, #0
 80007b8:	b11d      	cbz	r5, 80007c2 <__udivmoddi4+0xa2>
 80007ba:	40f3      	lsrs	r3, r6
 80007bc:	2200      	movs	r2, #0
 80007be:	e9c5 3200 	strd	r3, r2, [r5]
 80007c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007c6:	428b      	cmp	r3, r1
 80007c8:	d905      	bls.n	80007d6 <__udivmoddi4+0xb6>
 80007ca:	b10d      	cbz	r5, 80007d0 <__udivmoddi4+0xb0>
 80007cc:	e9c5 0100 	strd	r0, r1, [r5]
 80007d0:	2100      	movs	r1, #0
 80007d2:	4608      	mov	r0, r1
 80007d4:	e7f5      	b.n	80007c2 <__udivmoddi4+0xa2>
 80007d6:	fab3 f183 	clz	r1, r3
 80007da:	2900      	cmp	r1, #0
 80007dc:	d146      	bne.n	800086c <__udivmoddi4+0x14c>
 80007de:	4573      	cmp	r3, lr
 80007e0:	d302      	bcc.n	80007e8 <__udivmoddi4+0xc8>
 80007e2:	4282      	cmp	r2, r0
 80007e4:	f200 8105 	bhi.w	80009f2 <__udivmoddi4+0x2d2>
 80007e8:	1a84      	subs	r4, r0, r2
 80007ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80007ee:	2001      	movs	r0, #1
 80007f0:	4690      	mov	r8, r2
 80007f2:	2d00      	cmp	r5, #0
 80007f4:	d0e5      	beq.n	80007c2 <__udivmoddi4+0xa2>
 80007f6:	e9c5 4800 	strd	r4, r8, [r5]
 80007fa:	e7e2      	b.n	80007c2 <__udivmoddi4+0xa2>
 80007fc:	2a00      	cmp	r2, #0
 80007fe:	f000 8090 	beq.w	8000922 <__udivmoddi4+0x202>
 8000802:	fab2 f682 	clz	r6, r2
 8000806:	2e00      	cmp	r6, #0
 8000808:	f040 80a4 	bne.w	8000954 <__udivmoddi4+0x234>
 800080c:	1a8a      	subs	r2, r1, r2
 800080e:	0c03      	lsrs	r3, r0, #16
 8000810:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000814:	b280      	uxth	r0, r0
 8000816:	b2bc      	uxth	r4, r7
 8000818:	2101      	movs	r1, #1
 800081a:	fbb2 fcfe 	udiv	ip, r2, lr
 800081e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000822:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000826:	fb04 f20c 	mul.w	r2, r4, ip
 800082a:	429a      	cmp	r2, r3
 800082c:	d907      	bls.n	800083e <__udivmoddi4+0x11e>
 800082e:	18fb      	adds	r3, r7, r3
 8000830:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000834:	d202      	bcs.n	800083c <__udivmoddi4+0x11c>
 8000836:	429a      	cmp	r2, r3
 8000838:	f200 80e0 	bhi.w	80009fc <__udivmoddi4+0x2dc>
 800083c:	46c4      	mov	ip, r8
 800083e:	1a9b      	subs	r3, r3, r2
 8000840:	fbb3 f2fe 	udiv	r2, r3, lr
 8000844:	fb0e 3312 	mls	r3, lr, r2, r3
 8000848:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800084c:	fb02 f404 	mul.w	r4, r2, r4
 8000850:	429c      	cmp	r4, r3
 8000852:	d907      	bls.n	8000864 <__udivmoddi4+0x144>
 8000854:	18fb      	adds	r3, r7, r3
 8000856:	f102 30ff 	add.w	r0, r2, #4294967295
 800085a:	d202      	bcs.n	8000862 <__udivmoddi4+0x142>
 800085c:	429c      	cmp	r4, r3
 800085e:	f200 80ca 	bhi.w	80009f6 <__udivmoddi4+0x2d6>
 8000862:	4602      	mov	r2, r0
 8000864:	1b1b      	subs	r3, r3, r4
 8000866:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800086a:	e7a5      	b.n	80007b8 <__udivmoddi4+0x98>
 800086c:	f1c1 0620 	rsb	r6, r1, #32
 8000870:	408b      	lsls	r3, r1
 8000872:	fa22 f706 	lsr.w	r7, r2, r6
 8000876:	431f      	orrs	r7, r3
 8000878:	fa0e f401 	lsl.w	r4, lr, r1
 800087c:	fa20 f306 	lsr.w	r3, r0, r6
 8000880:	fa2e fe06 	lsr.w	lr, lr, r6
 8000884:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000888:	4323      	orrs	r3, r4
 800088a:	fa00 f801 	lsl.w	r8, r0, r1
 800088e:	fa1f fc87 	uxth.w	ip, r7
 8000892:	fbbe f0f9 	udiv	r0, lr, r9
 8000896:	0c1c      	lsrs	r4, r3, #16
 8000898:	fb09 ee10 	mls	lr, r9, r0, lr
 800089c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80008a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80008a4:	45a6      	cmp	lr, r4
 80008a6:	fa02 f201 	lsl.w	r2, r2, r1
 80008aa:	d909      	bls.n	80008c0 <__udivmoddi4+0x1a0>
 80008ac:	193c      	adds	r4, r7, r4
 80008ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80008b2:	f080 809c 	bcs.w	80009ee <__udivmoddi4+0x2ce>
 80008b6:	45a6      	cmp	lr, r4
 80008b8:	f240 8099 	bls.w	80009ee <__udivmoddi4+0x2ce>
 80008bc:	3802      	subs	r0, #2
 80008be:	443c      	add	r4, r7
 80008c0:	eba4 040e 	sub.w	r4, r4, lr
 80008c4:	fa1f fe83 	uxth.w	lr, r3
 80008c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80008cc:	fb09 4413 	mls	r4, r9, r3, r4
 80008d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80008d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80008d8:	45a4      	cmp	ip, r4
 80008da:	d908      	bls.n	80008ee <__udivmoddi4+0x1ce>
 80008dc:	193c      	adds	r4, r7, r4
 80008de:	f103 3eff 	add.w	lr, r3, #4294967295
 80008e2:	f080 8082 	bcs.w	80009ea <__udivmoddi4+0x2ca>
 80008e6:	45a4      	cmp	ip, r4
 80008e8:	d97f      	bls.n	80009ea <__udivmoddi4+0x2ca>
 80008ea:	3b02      	subs	r3, #2
 80008ec:	443c      	add	r4, r7
 80008ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80008f2:	eba4 040c 	sub.w	r4, r4, ip
 80008f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80008fa:	4564      	cmp	r4, ip
 80008fc:	4673      	mov	r3, lr
 80008fe:	46e1      	mov	r9, ip
 8000900:	d362      	bcc.n	80009c8 <__udivmoddi4+0x2a8>
 8000902:	d05f      	beq.n	80009c4 <__udivmoddi4+0x2a4>
 8000904:	b15d      	cbz	r5, 800091e <__udivmoddi4+0x1fe>
 8000906:	ebb8 0203 	subs.w	r2, r8, r3
 800090a:	eb64 0409 	sbc.w	r4, r4, r9
 800090e:	fa04 f606 	lsl.w	r6, r4, r6
 8000912:	fa22 f301 	lsr.w	r3, r2, r1
 8000916:	431e      	orrs	r6, r3
 8000918:	40cc      	lsrs	r4, r1
 800091a:	e9c5 6400 	strd	r6, r4, [r5]
 800091e:	2100      	movs	r1, #0
 8000920:	e74f      	b.n	80007c2 <__udivmoddi4+0xa2>
 8000922:	fbb1 fcf2 	udiv	ip, r1, r2
 8000926:	0c01      	lsrs	r1, r0, #16
 8000928:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800092c:	b280      	uxth	r0, r0
 800092e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000932:	463b      	mov	r3, r7
 8000934:	4638      	mov	r0, r7
 8000936:	463c      	mov	r4, r7
 8000938:	46b8      	mov	r8, r7
 800093a:	46be      	mov	lr, r7
 800093c:	2620      	movs	r6, #32
 800093e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000942:	eba2 0208 	sub.w	r2, r2, r8
 8000946:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800094a:	e766      	b.n	800081a <__udivmoddi4+0xfa>
 800094c:	4601      	mov	r1, r0
 800094e:	e718      	b.n	8000782 <__udivmoddi4+0x62>
 8000950:	4610      	mov	r0, r2
 8000952:	e72c      	b.n	80007ae <__udivmoddi4+0x8e>
 8000954:	f1c6 0220 	rsb	r2, r6, #32
 8000958:	fa2e f302 	lsr.w	r3, lr, r2
 800095c:	40b7      	lsls	r7, r6
 800095e:	40b1      	lsls	r1, r6
 8000960:	fa20 f202 	lsr.w	r2, r0, r2
 8000964:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000968:	430a      	orrs	r2, r1
 800096a:	fbb3 f8fe 	udiv	r8, r3, lr
 800096e:	b2bc      	uxth	r4, r7
 8000970:	fb0e 3318 	mls	r3, lr, r8, r3
 8000974:	0c11      	lsrs	r1, r2, #16
 8000976:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800097a:	fb08 f904 	mul.w	r9, r8, r4
 800097e:	40b0      	lsls	r0, r6
 8000980:	4589      	cmp	r9, r1
 8000982:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000986:	b280      	uxth	r0, r0
 8000988:	d93e      	bls.n	8000a08 <__udivmoddi4+0x2e8>
 800098a:	1879      	adds	r1, r7, r1
 800098c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000990:	d201      	bcs.n	8000996 <__udivmoddi4+0x276>
 8000992:	4589      	cmp	r9, r1
 8000994:	d81f      	bhi.n	80009d6 <__udivmoddi4+0x2b6>
 8000996:	eba1 0109 	sub.w	r1, r1, r9
 800099a:	fbb1 f9fe 	udiv	r9, r1, lr
 800099e:	fb09 f804 	mul.w	r8, r9, r4
 80009a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80009a6:	b292      	uxth	r2, r2
 80009a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80009ac:	4542      	cmp	r2, r8
 80009ae:	d229      	bcs.n	8000a04 <__udivmoddi4+0x2e4>
 80009b0:	18ba      	adds	r2, r7, r2
 80009b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80009b6:	d2c4      	bcs.n	8000942 <__udivmoddi4+0x222>
 80009b8:	4542      	cmp	r2, r8
 80009ba:	d2c2      	bcs.n	8000942 <__udivmoddi4+0x222>
 80009bc:	f1a9 0102 	sub.w	r1, r9, #2
 80009c0:	443a      	add	r2, r7
 80009c2:	e7be      	b.n	8000942 <__udivmoddi4+0x222>
 80009c4:	45f0      	cmp	r8, lr
 80009c6:	d29d      	bcs.n	8000904 <__udivmoddi4+0x1e4>
 80009c8:	ebbe 0302 	subs.w	r3, lr, r2
 80009cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80009d0:	3801      	subs	r0, #1
 80009d2:	46e1      	mov	r9, ip
 80009d4:	e796      	b.n	8000904 <__udivmoddi4+0x1e4>
 80009d6:	eba7 0909 	sub.w	r9, r7, r9
 80009da:	4449      	add	r1, r9
 80009dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80009e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80009e4:	fb09 f804 	mul.w	r8, r9, r4
 80009e8:	e7db      	b.n	80009a2 <__udivmoddi4+0x282>
 80009ea:	4673      	mov	r3, lr
 80009ec:	e77f      	b.n	80008ee <__udivmoddi4+0x1ce>
 80009ee:	4650      	mov	r0, sl
 80009f0:	e766      	b.n	80008c0 <__udivmoddi4+0x1a0>
 80009f2:	4608      	mov	r0, r1
 80009f4:	e6fd      	b.n	80007f2 <__udivmoddi4+0xd2>
 80009f6:	443b      	add	r3, r7
 80009f8:	3a02      	subs	r2, #2
 80009fa:	e733      	b.n	8000864 <__udivmoddi4+0x144>
 80009fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a00:	443b      	add	r3, r7
 8000a02:	e71c      	b.n	800083e <__udivmoddi4+0x11e>
 8000a04:	4649      	mov	r1, r9
 8000a06:	e79c      	b.n	8000942 <__udivmoddi4+0x222>
 8000a08:	eba1 0109 	sub.w	r1, r1, r9
 8000a0c:	46c4      	mov	ip, r8
 8000a0e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a12:	fb09 f804 	mul.w	r8, r9, r4
 8000a16:	e7c4      	b.n	80009a2 <__udivmoddi4+0x282>

08000a18 <__aeabi_idiv0>:
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop

08000a1c <abc_to_dq>:
#include "math.h"
#include "variables.h"

void abc_to_dq(void){
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0

	// Clarke Transformation
	grid.V_alpha = (2.0f/3.0f)*(grid.Ia - 0.5f * grid.Ib - 0.5f * grid.Ic);
 8000a20:	4b3a      	ldr	r3, [pc, #232]	@ (8000b0c <abc_to_dq+0xf0>)
 8000a22:	ed93 7a00 	vldr	s14, [r3]
 8000a26:	4b39      	ldr	r3, [pc, #228]	@ (8000b0c <abc_to_dq+0xf0>)
 8000a28:	edd3 7a01 	vldr	s15, [r3, #4]
 8000a2c:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8000a30:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000a34:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000a38:	4b34      	ldr	r3, [pc, #208]	@ (8000b0c <abc_to_dq+0xf0>)
 8000a3a:	edd3 7a02 	vldr	s15, [r3, #8]
 8000a3e:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8000a42:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000a46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a4a:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8000b10 <abc_to_dq+0xf4>
 8000a4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a52:	4b2e      	ldr	r3, [pc, #184]	@ (8000b0c <abc_to_dq+0xf0>)
 8000a54:	edc3 7a06 	vstr	s15, [r3, #24]
	grid.V_beta =  (2.0f/3.0f)*((sqrtf(3.0f)/2.0f)*(grid.Ib - grid.Ic));
 8000a58:	4b2c      	ldr	r3, [pc, #176]	@ (8000b0c <abc_to_dq+0xf0>)
 8000a5a:	ed93 7a01 	vldr	s14, [r3, #4]
 8000a5e:	4b2b      	ldr	r3, [pc, #172]	@ (8000b0c <abc_to_dq+0xf0>)
 8000a60:	edd3 7a02 	vldr	s15, [r3, #8]
 8000a64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a68:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8000b14 <abc_to_dq+0xf8>
 8000a6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a70:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8000b10 <abc_to_dq+0xf4>
 8000a74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a78:	4b24      	ldr	r3, [pc, #144]	@ (8000b0c <abc_to_dq+0xf0>)
 8000a7a:	edc3 7a07 	vstr	s15, [r3, #28]

	// Park Transformation
	pll.cos_theta = cosf(pll.Theta);
 8000a7e:	4b26      	ldr	r3, [pc, #152]	@ (8000b18 <abc_to_dq+0xfc>)
 8000a80:	edd3 7a01 	vldr	s15, [r3, #4]
 8000a84:	eeb0 0a67 	vmov.f32	s0, s15
 8000a88:	f004 fcee 	bl	8005468 <cosf>
 8000a8c:	eef0 7a40 	vmov.f32	s15, s0
 8000a90:	4b21      	ldr	r3, [pc, #132]	@ (8000b18 <abc_to_dq+0xfc>)
 8000a92:	edc3 7a08 	vstr	s15, [r3, #32]
	pll.sin_theta = sinf(pll.Theta);
 8000a96:	4b20      	ldr	r3, [pc, #128]	@ (8000b18 <abc_to_dq+0xfc>)
 8000a98:	edd3 7a01 	vldr	s15, [r3, #4]
 8000a9c:	eeb0 0a67 	vmov.f32	s0, s15
 8000aa0:	f004 fd26 	bl	80054f0 <sinf>
 8000aa4:	eef0 7a40 	vmov.f32	s15, s0
 8000aa8:	4b1b      	ldr	r3, [pc, #108]	@ (8000b18 <abc_to_dq+0xfc>)
 8000aaa:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	grid.Id = grid.V_alpha * pll.cos_theta + grid.V_beta * pll.sin_theta;
 8000aae:	4b17      	ldr	r3, [pc, #92]	@ (8000b0c <abc_to_dq+0xf0>)
 8000ab0:	ed93 7a06 	vldr	s14, [r3, #24]
 8000ab4:	4b18      	ldr	r3, [pc, #96]	@ (8000b18 <abc_to_dq+0xfc>)
 8000ab6:	edd3 7a08 	vldr	s15, [r3, #32]
 8000aba:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000abe:	4b13      	ldr	r3, [pc, #76]	@ (8000b0c <abc_to_dq+0xf0>)
 8000ac0:	edd3 6a07 	vldr	s13, [r3, #28]
 8000ac4:	4b14      	ldr	r3, [pc, #80]	@ (8000b18 <abc_to_dq+0xfc>)
 8000ac6:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8000aca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ace:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8000b0c <abc_to_dq+0xf0>)
 8000ad4:	edc3 7a08 	vstr	s15, [r3, #32]
	grid.Iq = -grid.V_alpha * pll.sin_theta + grid.V_beta * pll.cos_theta;
 8000ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8000b0c <abc_to_dq+0xf0>)
 8000ada:	edd3 7a06 	vldr	s15, [r3, #24]
 8000ade:	eeb1 7a67 	vneg.f32	s14, s15
 8000ae2:	4b0d      	ldr	r3, [pc, #52]	@ (8000b18 <abc_to_dq+0xfc>)
 8000ae4:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8000ae8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000aec:	4b07      	ldr	r3, [pc, #28]	@ (8000b0c <abc_to_dq+0xf0>)
 8000aee:	edd3 6a07 	vldr	s13, [r3, #28]
 8000af2:	4b09      	ldr	r3, [pc, #36]	@ (8000b18 <abc_to_dq+0xfc>)
 8000af4:	edd3 7a08 	vldr	s15, [r3, #32]
 8000af8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000afc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b00:	4b02      	ldr	r3, [pc, #8]	@ (8000b0c <abc_to_dq+0xf0>)
 8000b02:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

}
 8000b06:	bf00      	nop
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	2000006c 	.word	0x2000006c
 8000b10:	3f2aaaab 	.word	0x3f2aaaab
 8000b14:	3f5db3d7 	.word	0x3f5db3d7
 8000b18:	20000004 	.word	0x20000004

08000b1c <adcReadings>:
//	float idc_offset = 2047.5;
//
//	float multiplication_factor = 0.4835164835;


void adcReadings(void){
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0

	// OffSet and Multiplication factor
	adc_read.offSet              = 2306.05802;       // 2047.5f;
 8000b20:	4bae      	ldr	r3, [pc, #696]	@ (8000ddc <adcReadings+0x2c0>)
 8000b22:	4aaf      	ldr	r2, [pc, #700]	@ (8000de0 <adcReadings+0x2c4>)
 8000b24:	601a      	str	r2, [r3, #0]
	adc_read.voltage_gain_factor = 0.4293040293f;
 8000b26:	4bad      	ldr	r3, [pc, #692]	@ (8000ddc <adcReadings+0x2c0>)
 8000b28:	4aae      	ldr	r2, [pc, #696]	@ (8000de4 <adcReadings+0x2c8>)
 8000b2a:	605a      	str	r2, [r3, #4]
	adc_read.current_gain_factor = 0.4293040293f;  //0.30835164835f;
 8000b2c:	4bab      	ldr	r3, [pc, #684]	@ (8000ddc <adcReadings+0x2c0>)
 8000b2e:	4aad      	ldr	r2, [pc, #692]	@ (8000de4 <adcReadings+0x2c8>)
 8000b30:	609a      	str	r2, [r3, #8]
	adc_read.Vdc_gain_factor     = 0.4293040293f;
 8000b32:	4baa      	ldr	r3, [pc, #680]	@ (8000ddc <adcReadings+0x2c0>)
 8000b34:	4aab      	ldr	r2, [pc, #684]	@ (8000de4 <adcReadings+0x2c8>)
 8000b36:	60da      	str	r2, [r3, #12]
	adc_read.Idc_gain_factor     = 0.4293040293f;
 8000b38:	4ba8      	ldr	r3, [pc, #672]	@ (8000ddc <adcReadings+0x2c0>)
 8000b3a:	4aaa      	ldr	r2, [pc, #680]	@ (8000de4 <adcReadings+0x2c8>)
 8000b3c:	611a      	str	r2, [r3, #16]

	// raw adc values
	adc_read.Vab_in = adc_buffer[0];  //PA1
 8000b3e:	4baa      	ldr	r3, [pc, #680]	@ (8000de8 <adcReadings+0x2cc>)
 8000b40:	881b      	ldrh	r3, [r3, #0]
 8000b42:	b29b      	uxth	r3, r3
 8000b44:	461a      	mov	r2, r3
 8000b46:	4ba5      	ldr	r3, [pc, #660]	@ (8000ddc <adcReadings+0x2c0>)
 8000b48:	615a      	str	r2, [r3, #20]
	adc_read.Vbc_in = adc_buffer[1];  //PA2
 8000b4a:	4ba7      	ldr	r3, [pc, #668]	@ (8000de8 <adcReadings+0x2cc>)
 8000b4c:	885b      	ldrh	r3, [r3, #2]
 8000b4e:	b29b      	uxth	r3, r3
 8000b50:	461a      	mov	r2, r3
 8000b52:	4ba2      	ldr	r3, [pc, #648]	@ (8000ddc <adcReadings+0x2c0>)
 8000b54:	619a      	str	r2, [r3, #24]
	adc_read.Vca_in = adc_buffer[2];  //PB0
 8000b56:	4ba4      	ldr	r3, [pc, #656]	@ (8000de8 <adcReadings+0x2cc>)
 8000b58:	889b      	ldrh	r3, [r3, #4]
 8000b5a:	b29b      	uxth	r3, r3
 8000b5c:	461a      	mov	r2, r3
 8000b5e:	4b9f      	ldr	r3, [pc, #636]	@ (8000ddc <adcReadings+0x2c0>)
 8000b60:	61da      	str	r2, [r3, #28]
	adc_read.ia_in  = adc_buffer[3];  //PB1
 8000b62:	4ba1      	ldr	r3, [pc, #644]	@ (8000de8 <adcReadings+0x2cc>)
 8000b64:	88db      	ldrh	r3, [r3, #6]
 8000b66:	b29b      	uxth	r3, r3
 8000b68:	461a      	mov	r2, r3
 8000b6a:	4b9c      	ldr	r3, [pc, #624]	@ (8000ddc <adcReadings+0x2c0>)
 8000b6c:	621a      	str	r2, [r3, #32]
	adc_read.ib_in  = adc_buffer[4];  //PC0
 8000b6e:	4b9e      	ldr	r3, [pc, #632]	@ (8000de8 <adcReadings+0x2cc>)
 8000b70:	891b      	ldrh	r3, [r3, #8]
 8000b72:	b29b      	uxth	r3, r3
 8000b74:	461a      	mov	r2, r3
 8000b76:	4b99      	ldr	r3, [pc, #612]	@ (8000ddc <adcReadings+0x2c0>)
 8000b78:	625a      	str	r2, [r3, #36]	@ 0x24
	adc_read.ic_in  = adc_buffer[5];  //PC1
 8000b7a:	4b9b      	ldr	r3, [pc, #620]	@ (8000de8 <adcReadings+0x2cc>)
 8000b7c:	895b      	ldrh	r3, [r3, #10]
 8000b7e:	b29b      	uxth	r3, r3
 8000b80:	461a      	mov	r2, r3
 8000b82:	4b96      	ldr	r3, [pc, #600]	@ (8000ddc <adcReadings+0x2c0>)
 8000b84:	629a      	str	r2, [r3, #40]	@ 0x28
	adc_read.Vdc_in = adc_buffer[6];  //PC3
 8000b86:	4b98      	ldr	r3, [pc, #608]	@ (8000de8 <adcReadings+0x2cc>)
 8000b88:	899b      	ldrh	r3, [r3, #12]
 8000b8a:	b29b      	uxth	r3, r3
 8000b8c:	ee07 3a90 	vmov	s15, r3
 8000b90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b94:	4b91      	ldr	r3, [pc, #580]	@ (8000ddc <adcReadings+0x2c0>)
 8000b96:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	adc_read.idc_in = adc_buffer[7];  //PC2
 8000b9a:	4b93      	ldr	r3, [pc, #588]	@ (8000de8 <adcReadings+0x2cc>)
 8000b9c:	89db      	ldrh	r3, [r3, #14]
 8000b9e:	b29b      	uxth	r3, r3
 8000ba0:	ee07 3a90 	vmov	s15, r3
 8000ba4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ba8:	4b8c      	ldr	r3, [pc, #560]	@ (8000ddc <adcReadings+0x2c0>)
 8000baa:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

	// adc - offset
	adc_read.Vab_corrected = (float)adc_read.Vab_in - adc_read.offSet;
 8000bae:	4b8b      	ldr	r3, [pc, #556]	@ (8000ddc <adcReadings+0x2c0>)
 8000bb0:	695b      	ldr	r3, [r3, #20]
 8000bb2:	ee07 3a90 	vmov	s15, r3
 8000bb6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000bba:	4b88      	ldr	r3, [pc, #544]	@ (8000ddc <adcReadings+0x2c0>)
 8000bbc:	edd3 7a00 	vldr	s15, [r3]
 8000bc0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000bc4:	4b85      	ldr	r3, [pc, #532]	@ (8000ddc <adcReadings+0x2c0>)
 8000bc6:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
	adc_read.Vbc_corrected = (float)adc_read.Vbc_in - adc_read.offSet;
 8000bca:	4b84      	ldr	r3, [pc, #528]	@ (8000ddc <adcReadings+0x2c0>)
 8000bcc:	699b      	ldr	r3, [r3, #24]
 8000bce:	ee07 3a90 	vmov	s15, r3
 8000bd2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000bd6:	4b81      	ldr	r3, [pc, #516]	@ (8000ddc <adcReadings+0x2c0>)
 8000bd8:	edd3 7a00 	vldr	s15, [r3]
 8000bdc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000be0:	4b7e      	ldr	r3, [pc, #504]	@ (8000ddc <adcReadings+0x2c0>)
 8000be2:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
	adc_read.Vca_corrected = (float)adc_read.Vca_in - adc_read.offSet;
 8000be6:	4b7d      	ldr	r3, [pc, #500]	@ (8000ddc <adcReadings+0x2c0>)
 8000be8:	69db      	ldr	r3, [r3, #28]
 8000bea:	ee07 3a90 	vmov	s15, r3
 8000bee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000bf2:	4b7a      	ldr	r3, [pc, #488]	@ (8000ddc <adcReadings+0x2c0>)
 8000bf4:	edd3 7a00 	vldr	s15, [r3]
 8000bf8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000bfc:	4b77      	ldr	r3, [pc, #476]	@ (8000ddc <adcReadings+0x2c0>)
 8000bfe:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
	adc_read.ia_corrected  = (float)adc_read.ia_in  - adc_read.offSet;
 8000c02:	4b76      	ldr	r3, [pc, #472]	@ (8000ddc <adcReadings+0x2c0>)
 8000c04:	6a1b      	ldr	r3, [r3, #32]
 8000c06:	ee07 3a90 	vmov	s15, r3
 8000c0a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c0e:	4b73      	ldr	r3, [pc, #460]	@ (8000ddc <adcReadings+0x2c0>)
 8000c10:	edd3 7a00 	vldr	s15, [r3]
 8000c14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c18:	4b70      	ldr	r3, [pc, #448]	@ (8000ddc <adcReadings+0x2c0>)
 8000c1a:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
	adc_read.ib_corrected  = (float)adc_read.ib_in  - adc_read.offSet;
 8000c1e:	4b6f      	ldr	r3, [pc, #444]	@ (8000ddc <adcReadings+0x2c0>)
 8000c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c22:	ee07 3a90 	vmov	s15, r3
 8000c26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c2a:	4b6c      	ldr	r3, [pc, #432]	@ (8000ddc <adcReadings+0x2c0>)
 8000c2c:	edd3 7a00 	vldr	s15, [r3]
 8000c30:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c34:	4b69      	ldr	r3, [pc, #420]	@ (8000ddc <adcReadings+0x2c0>)
 8000c36:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
	adc_read.ic_corrected  = (float)adc_read.ic_in  - adc_read.offSet;
 8000c3a:	4b68      	ldr	r3, [pc, #416]	@ (8000ddc <adcReadings+0x2c0>)
 8000c3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c3e:	ee07 3a90 	vmov	s15, r3
 8000c42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c46:	4b65      	ldr	r3, [pc, #404]	@ (8000ddc <adcReadings+0x2c0>)
 8000c48:	edd3 7a00 	vldr	s15, [r3]
 8000c4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c50:	4b62      	ldr	r3, [pc, #392]	@ (8000ddc <adcReadings+0x2c0>)
 8000c52:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
	adc_read.Vdc_corrected = (float)adc_read.Vdc_in - adc_read.offSet;
 8000c56:	4b61      	ldr	r3, [pc, #388]	@ (8000ddc <adcReadings+0x2c0>)
 8000c58:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8000c5c:	4b5f      	ldr	r3, [pc, #380]	@ (8000ddc <adcReadings+0x2c0>)
 8000c5e:	edd3 7a00 	vldr	s15, [r3]
 8000c62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c66:	4b5d      	ldr	r3, [pc, #372]	@ (8000ddc <adcReadings+0x2c0>)
 8000c68:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
	adc_read.Idc_corrected = (float)adc_read.idc_in - adc_read.offSet;
 8000c6c:	4b5b      	ldr	r3, [pc, #364]	@ (8000ddc <adcReadings+0x2c0>)
 8000c6e:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8000c72:	4b5a      	ldr	r3, [pc, #360]	@ (8000ddc <adcReadings+0x2c0>)
 8000c74:	edd3 7a00 	vldr	s15, [r3]
 8000c78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c7c:	4b57      	ldr	r3, [pc, #348]	@ (8000ddc <adcReadings+0x2c0>)
 8000c7e:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50

	// multiplication factor
	//multiplication_factor = input_voltage_reference/adc_read.Vab_corrected;
	// voltage recalculated

	adc_read.Vab_recalculated = adc_read.voltage_gain_factor * adc_read.Vab_corrected;
 8000c82:	4b56      	ldr	r3, [pc, #344]	@ (8000ddc <adcReadings+0x2c0>)
 8000c84:	ed93 7a01 	vldr	s14, [r3, #4]
 8000c88:	4b54      	ldr	r3, [pc, #336]	@ (8000ddc <adcReadings+0x2c0>)
 8000c8a:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8000c8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c92:	4b52      	ldr	r3, [pc, #328]	@ (8000ddc <adcReadings+0x2c0>)
 8000c94:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
	adc_read.Vbc_recalculated = adc_read.voltage_gain_factor * adc_read.Vbc_corrected;
 8000c98:	4b50      	ldr	r3, [pc, #320]	@ (8000ddc <adcReadings+0x2c0>)
 8000c9a:	ed93 7a01 	vldr	s14, [r3, #4]
 8000c9e:	4b4f      	ldr	r3, [pc, #316]	@ (8000ddc <adcReadings+0x2c0>)
 8000ca0:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8000ca4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ca8:	4b4c      	ldr	r3, [pc, #304]	@ (8000ddc <adcReadings+0x2c0>)
 8000caa:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
	adc_read.Vca_recalculated = adc_read.voltage_gain_factor * adc_read.Vca_corrected;
 8000cae:	4b4b      	ldr	r3, [pc, #300]	@ (8000ddc <adcReadings+0x2c0>)
 8000cb0:	ed93 7a01 	vldr	s14, [r3, #4]
 8000cb4:	4b49      	ldr	r3, [pc, #292]	@ (8000ddc <adcReadings+0x2c0>)
 8000cb6:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8000cba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000cbe:	4b47      	ldr	r3, [pc, #284]	@ (8000ddc <adcReadings+0x2c0>)
 8000cc0:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
	adc_read.ia_recalculated  = adc_read.current_gain_factor * adc_read.ia_corrected;
 8000cc4:	4b45      	ldr	r3, [pc, #276]	@ (8000ddc <adcReadings+0x2c0>)
 8000cc6:	ed93 7a02 	vldr	s14, [r3, #8]
 8000cca:	4b44      	ldr	r3, [pc, #272]	@ (8000ddc <adcReadings+0x2c0>)
 8000ccc:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8000cd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000cd4:	4b41      	ldr	r3, [pc, #260]	@ (8000ddc <adcReadings+0x2c0>)
 8000cd6:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
	adc_read.ib_recalculated  = adc_read.current_gain_factor * adc_read.ib_corrected;
 8000cda:	4b40      	ldr	r3, [pc, #256]	@ (8000ddc <adcReadings+0x2c0>)
 8000cdc:	ed93 7a02 	vldr	s14, [r3, #8]
 8000ce0:	4b3e      	ldr	r3, [pc, #248]	@ (8000ddc <adcReadings+0x2c0>)
 8000ce2:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8000ce6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000cea:	4b3c      	ldr	r3, [pc, #240]	@ (8000ddc <adcReadings+0x2c0>)
 8000cec:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64
	adc_read.ic_recalculated  = adc_read.current_gain_factor * adc_read.ic_corrected;
 8000cf0:	4b3a      	ldr	r3, [pc, #232]	@ (8000ddc <adcReadings+0x2c0>)
 8000cf2:	ed93 7a02 	vldr	s14, [r3, #8]
 8000cf6:	4b39      	ldr	r3, [pc, #228]	@ (8000ddc <adcReadings+0x2c0>)
 8000cf8:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8000cfc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d00:	4b36      	ldr	r3, [pc, #216]	@ (8000ddc <adcReadings+0x2c0>)
 8000d02:	edc3 7a1a 	vstr	s15, [r3, #104]	@ 0x68
	adc_read.Vdc_recalculated = adc_read.Vdc_gain_factor * adc_read.Vdc_corrected;
 8000d06:	4b35      	ldr	r3, [pc, #212]	@ (8000ddc <adcReadings+0x2c0>)
 8000d08:	ed93 7a03 	vldr	s14, [r3, #12]
 8000d0c:	4b33      	ldr	r3, [pc, #204]	@ (8000ddc <adcReadings+0x2c0>)
 8000d0e:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8000d12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d16:	4b31      	ldr	r3, [pc, #196]	@ (8000ddc <adcReadings+0x2c0>)
 8000d18:	edc3 7a1b 	vstr	s15, [r3, #108]	@ 0x6c
	adc_read.Idc_recalculated = adc_read.Idc_gain_factor * adc_read.Idc_corrected;
 8000d1c:	4b2f      	ldr	r3, [pc, #188]	@ (8000ddc <adcReadings+0x2c0>)
 8000d1e:	ed93 7a04 	vldr	s14, [r3, #16]
 8000d22:	4b2e      	ldr	r3, [pc, #184]	@ (8000ddc <adcReadings+0x2c0>)
 8000d24:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8000d28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d2c:	4b2b      	ldr	r3, [pc, #172]	@ (8000ddc <adcReadings+0x2c0>)
 8000d2e:	edc3 7a1c 	vstr	s15, [r3, #112]	@ 0x70

	// Assign recalculated values
	adc_read.Va = ((2.0f * adc_read.Vab_recalculated) + adc_read.Vbc_recalculated) / 3.0f; // instVal.Va_inst // grid.Va  //rms_calculations.Va
 8000d32:	4b2a      	ldr	r3, [pc, #168]	@ (8000ddc <adcReadings+0x2c0>)
 8000d34:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8000d38:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000d3c:	4b27      	ldr	r3, [pc, #156]	@ (8000ddc <adcReadings+0x2c0>)
 8000d3e:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8000d42:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000d46:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8000d4a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d4e:	4b23      	ldr	r3, [pc, #140]	@ (8000ddc <adcReadings+0x2c0>)
 8000d50:	edc3 7a1d 	vstr	s15, [r3, #116]	@ 0x74
	adc_read.Vb = -((2.0f * adc_read.Vab_recalculated) + adc_read.Vbc_recalculated)/ 3.0f; // instVal.Vb_inst // grid.Vb  //rms_calculations.Vb
 8000d54:	4b21      	ldr	r3, [pc, #132]	@ (8000ddc <adcReadings+0x2c0>)
 8000d56:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8000d5a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000d5e:	4b1f      	ldr	r3, [pc, #124]	@ (8000ddc <adcReadings+0x2c0>)
 8000d60:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8000d64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d68:	eeb1 7a67 	vneg.f32	s14, s15
 8000d6c:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8000d70:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d74:	4b19      	ldr	r3, [pc, #100]	@ (8000ddc <adcReadings+0x2c0>)
 8000d76:	edc3 7a1e 	vstr	s15, [r3, #120]	@ 0x78
	adc_read.Vc = -(adc_read.Vab_recalculated + (2.0f * adc_read.Vbc_recalculated))/ 3.0f; // instVal.Vc_inst // grid.Vc  //rms_calculations.Vc
 8000d7a:	4b18      	ldr	r3, [pc, #96]	@ (8000ddc <adcReadings+0x2c0>)
 8000d7c:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 8000d80:	4b16      	ldr	r3, [pc, #88]	@ (8000ddc <adcReadings+0x2c0>)
 8000d82:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8000d86:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000d8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d8e:	eeb1 7a67 	vneg.f32	s14, s15
 8000d92:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8000d96:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d9a:	4b10      	ldr	r3, [pc, #64]	@ (8000ddc <adcReadings+0x2c0>)
 8000d9c:	edc3 7a1f 	vstr	s15, [r3, #124]	@ 0x7c

	adc_read.ia = adc_read.ia_recalculated;  // instVal.Ia_inst // grid.Ia  //rms_calculations.ia
 8000da0:	4b0e      	ldr	r3, [pc, #56]	@ (8000ddc <adcReadings+0x2c0>)
 8000da2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000da4:	4a0d      	ldr	r2, [pc, #52]	@ (8000ddc <adcReadings+0x2c0>)
 8000da6:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
	adc_read.ib = adc_read.ib_recalculated;  // instVal.Ia_inst // grid.Ib  //rms_calculations.ib
 8000daa:	4b0c      	ldr	r3, [pc, #48]	@ (8000ddc <adcReadings+0x2c0>)
 8000dac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8000dae:	4a0b      	ldr	r2, [pc, #44]	@ (8000ddc <adcReadings+0x2c0>)
 8000db0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
	adc_read.ic = adc_read.ic_recalculated;  // instVal.Ia_inst // grid.Ic  //rms_calculations.ic
 8000db4:	4b09      	ldr	r3, [pc, #36]	@ (8000ddc <adcReadings+0x2c0>)
 8000db6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8000db8:	4a08      	ldr	r2, [pc, #32]	@ (8000ddc <adcReadings+0x2c0>)
 8000dba:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	adc_read.Vdc= adc_read.Vdc_recalculated; // Vdc_inst //avg_calculations.Vdc
 8000dbe:	4b07      	ldr	r3, [pc, #28]	@ (8000ddc <adcReadings+0x2c0>)
 8000dc0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8000dc2:	4a06      	ldr	r2, [pc, #24]	@ (8000ddc <adcReadings+0x2c0>)
 8000dc4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
	adc_read.Idc= adc_read.Idc_recalculated; // idc_inst //avg_calculations.Idc
 8000dc8:	4b04      	ldr	r3, [pc, #16]	@ (8000ddc <adcReadings+0x2c0>)
 8000dca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000dcc:	4a03      	ldr	r2, [pc, #12]	@ (8000ddc <adcReadings+0x2c0>)
 8000dce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
//	instVal.Idc_inst = adc_read.Idc;
//
//	avg_calculations.Vdc = adc_read.Vdc;
//	avg_calculations.Idc = adc_read.Idc;

}
 8000dd2:	bf00      	nop
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dda:	4770      	bx	lr
 8000ddc:	200002b0 	.word	0x200002b0
 8000de0:	451020ee 	.word	0x451020ee
 8000de4:	3edbcdbd 	.word	0x3edbcdbd
 8000de8:	200002a0 	.word	0x200002a0

08000dec <average_calculation_to_be_placed_in_interrupt>:
#include "math.h"
#include "variables.h"


void average_calculation_to_be_placed_in_interrupt(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
	avg_calculations.theta      = avg_calculations.theta_prev - pll.Theta;
 8000df0:	4b2e      	ldr	r3, [pc, #184]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000df2:	ed93 7a05 	vldr	s14, [r3, #20]
 8000df6:	4b2e      	ldr	r3, [pc, #184]	@ (8000eb0 <average_calculation_to_be_placed_in_interrupt+0xc4>)
 8000df8:	edd3 7a01 	vldr	s15, [r3, #4]
 8000dfc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e00:	4b2a      	ldr	r3, [pc, #168]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e02:	edc3 7a04 	vstr	s15, [r3, #16]
	avg_calculations.theta_prev = pll.Theta;
 8000e06:	4b2a      	ldr	r3, [pc, #168]	@ (8000eb0 <average_calculation_to_be_placed_in_interrupt+0xc4>)
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	4a28      	ldr	r2, [pc, #160]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e0c:	6153      	str	r3, [r2, #20]

		if((avg_calculations.theta > 4) && (avg_calculations.busy_flag == 0))
 8000e0e:	4b27      	ldr	r3, [pc, #156]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e10:	edd3 7a04 	vldr	s15, [r3, #16]
 8000e14:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8000e18:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e20:	dd24      	ble.n	8000e6c <average_calculation_to_be_placed_in_interrupt+0x80>
 8000e22:	4b22      	ldr	r3, [pc, #136]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e24:	7e1b      	ldrb	r3, [r3, #24]
 8000e26:	b2db      	uxtb	r3, r3
 8000e28:	f083 0301 	eor.w	r3, r3, #1
 8000e2c:	b2db      	uxtb	r3, r3
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d01c      	beq.n	8000e6c <average_calculation_to_be_placed_in_interrupt+0x80>
		{

			final_sum.Vdc_sum = avg_calculations.Vdc_sum;
 8000e32:	4b1e      	ldr	r3, [pc, #120]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e34:	689b      	ldr	r3, [r3, #8]
 8000e36:	4a1f      	ldr	r2, [pc, #124]	@ (8000eb4 <average_calculation_to_be_placed_in_interrupt+0xc8>)
 8000e38:	6093      	str	r3, [r2, #8]
			final_sum.Idc_sum = avg_calculations.Idc_sum;
 8000e3a:	4b1c      	ldr	r3, [pc, #112]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e3c:	68db      	ldr	r3, [r3, #12]
 8000e3e:	4a1d      	ldr	r2, [pc, #116]	@ (8000eb4 <average_calculation_to_be_placed_in_interrupt+0xc8>)
 8000e40:	60d3      	str	r3, [r2, #12]

			avg_calculations.final_N = avg_calculations.n;
 8000e42:	4b1a      	ldr	r3, [pc, #104]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e44:	69db      	ldr	r3, [r3, #28]
 8000e46:	4a19      	ldr	r2, [pc, #100]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e48:	6213      	str	r3, [r2, #32]
			avg_calculations.request = 1;
 8000e4a:	4b18      	ldr	r3, [pc, #96]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	765a      	strb	r2, [r3, #25]
			avg_calculations.busy_flag = 1;
 8000e50:	4b16      	ldr	r3, [pc, #88]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e52:	2201      	movs	r2, #1
 8000e54:	761a      	strb	r2, [r3, #24]
			avg_calculations.Vdc_sum = 0;
 8000e56:	4b15      	ldr	r3, [pc, #84]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e58:	f04f 0200 	mov.w	r2, #0
 8000e5c:	609a      	str	r2, [r3, #8]
			avg_calculations.Idc_sum = 0;
 8000e5e:	4b13      	ldr	r3, [pc, #76]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e60:	f04f 0200 	mov.w	r2, #0
 8000e64:	60da      	str	r2, [r3, #12]
			avg_calculations.n = 0;
 8000e66:	4b11      	ldr	r3, [pc, #68]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	61da      	str	r2, [r3, #28]
		}

		avg_calculations.Vdc_sum = avg_calculations.Vdc_sum + avg_calculations.Vdc;
 8000e6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e6e:	ed93 7a02 	vldr	s14, [r3, #8]
 8000e72:	4b0e      	ldr	r3, [pc, #56]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e74:	edd3 7a00 	vldr	s15, [r3]
 8000e78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e7c:	4b0b      	ldr	r3, [pc, #44]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e7e:	edc3 7a02 	vstr	s15, [r3, #8]
		avg_calculations.Idc_sum = avg_calculations.Idc_sum + avg_calculations.Idc;
 8000e82:	4b0a      	ldr	r3, [pc, #40]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e84:	ed93 7a03 	vldr	s14, [r3, #12]
 8000e88:	4b08      	ldr	r3, [pc, #32]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e8a:	edd3 7a01 	vldr	s15, [r3, #4]
 8000e8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e92:	4b06      	ldr	r3, [pc, #24]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e94:	edc3 7a03 	vstr	s15, [r3, #12]

		avg_calculations.n = avg_calculations.n+1;
 8000e98:	4b04      	ldr	r3, [pc, #16]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e9a:	69db      	ldr	r3, [r3, #28]
 8000e9c:	3301      	adds	r3, #1
 8000e9e:	4a03      	ldr	r2, [pc, #12]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000ea0:	61d3      	str	r3, [r2, #28]
}
 8000ea2:	bf00      	nop
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr
 8000eac:	2000042c 	.word	0x2000042c
 8000eb0:	20000004 	.word	0x20000004
 8000eb4:	20000450 	.word	0x20000450

08000eb8 <avg_calculation_to_be_placed_in_while_loop>:

void avg_calculation_to_be_placed_in_while_loop(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
	if(avg_calculations.request == 1)
 8000ebc:	4b19      	ldr	r3, [pc, #100]	@ (8000f24 <avg_calculation_to_be_placed_in_while_loop+0x6c>)
 8000ebe:	7e5b      	ldrb	r3, [r3, #25]
 8000ec0:	b2db      	uxtb	r3, r3
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d028      	beq.n	8000f18 <avg_calculation_to_be_placed_in_while_loop+0x60>
	{
		if(avg_calculations.final_N == 0)
 8000ec6:	4b17      	ldr	r3, [pc, #92]	@ (8000f24 <avg_calculation_to_be_placed_in_while_loop+0x6c>)
 8000ec8:	6a1b      	ldr	r3, [r3, #32]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d102      	bne.n	8000ed4 <avg_calculation_to_be_placed_in_while_loop+0x1c>
		{
			avg_calculations.final_N = 1;
 8000ece:	4b15      	ldr	r3, [pc, #84]	@ (8000f24 <avg_calculation_to_be_placed_in_while_loop+0x6c>)
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	621a      	str	r2, [r3, #32]
		}
	    avgVal.Vdc_avg = final_sum.Vdc_sum/avg_calculations.final_N;
 8000ed4:	4b14      	ldr	r3, [pc, #80]	@ (8000f28 <avg_calculation_to_be_placed_in_while_loop+0x70>)
 8000ed6:	edd3 6a02 	vldr	s13, [r3, #8]
 8000eda:	4b12      	ldr	r3, [pc, #72]	@ (8000f24 <avg_calculation_to_be_placed_in_while_loop+0x6c>)
 8000edc:	6a1b      	ldr	r3, [r3, #32]
 8000ede:	ee07 3a90 	vmov	s15, r3
 8000ee2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ee6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000eea:	4b10      	ldr	r3, [pc, #64]	@ (8000f2c <avg_calculation_to_be_placed_in_while_loop+0x74>)
 8000eec:	edc3 7a00 	vstr	s15, [r3]
	    avgVal.Idc_avg = final_sum.Idc_sum/avg_calculations.final_N;
 8000ef0:	4b0d      	ldr	r3, [pc, #52]	@ (8000f28 <avg_calculation_to_be_placed_in_while_loop+0x70>)
 8000ef2:	edd3 6a03 	vldr	s13, [r3, #12]
 8000ef6:	4b0b      	ldr	r3, [pc, #44]	@ (8000f24 <avg_calculation_to_be_placed_in_while_loop+0x6c>)
 8000ef8:	6a1b      	ldr	r3, [r3, #32]
 8000efa:	ee07 3a90 	vmov	s15, r3
 8000efe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f06:	4b09      	ldr	r3, [pc, #36]	@ (8000f2c <avg_calculation_to_be_placed_in_while_loop+0x74>)
 8000f08:	edc3 7a01 	vstr	s15, [r3, #4]

	    avg_calculations.request = 0;
 8000f0c:	4b05      	ldr	r3, [pc, #20]	@ (8000f24 <avg_calculation_to_be_placed_in_while_loop+0x6c>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	765a      	strb	r2, [r3, #25]
	    avg_calculations.busy_flag = 0;
 8000f12:	4b04      	ldr	r3, [pc, #16]	@ (8000f24 <avg_calculation_to_be_placed_in_while_loop+0x6c>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	761a      	strb	r2, [r3, #24]
	}

}
 8000f18:	bf00      	nop
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop
 8000f24:	2000042c 	.word	0x2000042c
 8000f28:	20000450 	.word	0x20000450
 8000f2c:	20000474 	.word	0x20000474

08000f30 <Counters>:
#include "variables.h"

void Counters(void){
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0

	/**** counter of 10 seconds for relay ****/
	if(relayOff_counter_enable == 1)
 8000f34:	4b15      	ldr	r3, [pc, #84]	@ (8000f8c <Counters+0x5c>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d01c      	beq.n	8000f78 <Counters+0x48>
	{
		counters.relayOffDelay++;
 8000f3e:	4b14      	ldr	r3, [pc, #80]	@ (8000f90 <Counters+0x60>)
 8000f40:	edd3 7a00 	vldr	s15, [r3]
 8000f44:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000f48:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f4c:	4b10      	ldr	r3, [pc, #64]	@ (8000f90 <Counters+0x60>)
 8000f4e:	edc3 7a00 	vstr	s15, [r3]

		if(counters.relayOffDelay >= 10000)
 8000f52:	4b0f      	ldr	r3, [pc, #60]	@ (8000f90 <Counters+0x60>)
 8000f54:	edd3 7a00 	vldr	s15, [r3]
 8000f58:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8000f94 <Counters+0x64>
 8000f5c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f64:	da00      	bge.n	8000f68 <Counters+0x38>
	}
	else
	{
		counters.relayOffDelay = 0;
	}
}
 8000f66:	e00b      	b.n	8000f80 <Counters+0x50>
			counters.relayOffDelay = 0;
 8000f68:	4b09      	ldr	r3, [pc, #36]	@ (8000f90 <Counters+0x60>)
 8000f6a:	f04f 0200 	mov.w	r2, #0
 8000f6e:	601a      	str	r2, [r3, #0]
			relayOff_counter_enable = 0;
 8000f70:	4b06      	ldr	r3, [pc, #24]	@ (8000f8c <Counters+0x5c>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	701a      	strb	r2, [r3, #0]
}
 8000f76:	e003      	b.n	8000f80 <Counters+0x50>
		counters.relayOffDelay = 0;
 8000f78:	4b05      	ldr	r3, [pc, #20]	@ (8000f90 <Counters+0x60>)
 8000f7a:	f04f 0200 	mov.w	r2, #0
 8000f7e:	601a      	str	r2, [r3, #0]
}
 8000f80:	bf00      	nop
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	20000350 	.word	0x20000350
 8000f90:	20000344 	.word	0x20000344
 8000f94:	461c4000 	.word	0x461c4000

08000f98 <inverterOff>:




void inverterOff(void){
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
	//pulses_off()
}
 8000f9c:	bf00      	nop
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr
	...

08000fa8 <currentControlTriggered>:
#include "math.h"
#include "variables.h"


void currentControlTriggered(void){
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0

	// --- Current Errors ---
	current_ctrl.err_Id = voltage_ctrl.Id_ref - grid.Id;
 8000fac:	4b89      	ldr	r3, [pc, #548]	@ (80011d4 <currentControlTriggered+0x22c>)
 8000fae:	ed93 7a03 	vldr	s14, [r3, #12]
 8000fb2:	4b89      	ldr	r3, [pc, #548]	@ (80011d8 <currentControlTriggered+0x230>)
 8000fb4:	edd3 7a08 	vldr	s15, [r3, #32]
 8000fb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fbc:	4b87      	ldr	r3, [pc, #540]	@ (80011dc <currentControlTriggered+0x234>)
 8000fbe:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	current_ctrl.err_Iq = current_ctrl.Iq_ref - grid.Iq;
 8000fc2:	4b86      	ldr	r3, [pc, #536]	@ (80011dc <currentControlTriggered+0x234>)
 8000fc4:	ed93 7a04 	vldr	s14, [r3, #16]
 8000fc8:	4b83      	ldr	r3, [pc, #524]	@ (80011d8 <currentControlTriggered+0x230>)
 8000fca:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8000fce:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fd2:	4b82      	ldr	r3, [pc, #520]	@ (80011dc <currentControlTriggered+0x234>)
 8000fd4:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

	// --- Integrate Error ---
	current_ctrl.int_Id = current_ctrl.int_Id + current_ctrl.Ki * pll.Ts * current_ctrl.err_Id;
 8000fd8:	4b80      	ldr	r3, [pc, #512]	@ (80011dc <currentControlTriggered+0x234>)
 8000fda:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8000fde:	4b7f      	ldr	r3, [pc, #508]	@ (80011dc <currentControlTriggered+0x234>)
 8000fe0:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 8000fe4:	4b7e      	ldr	r3, [pc, #504]	@ (80011e0 <currentControlTriggered+0x238>)
 8000fe6:	edd3 7a00 	vldr	s15, [r3]
 8000fea:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000fee:	4b7b      	ldr	r3, [pc, #492]	@ (80011dc <currentControlTriggered+0x234>)
 8000ff0:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8000ff4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ff8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ffc:	4b77      	ldr	r3, [pc, #476]	@ (80011dc <currentControlTriggered+0x234>)
 8000ffe:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
	current_ctrl.int_Iq = current_ctrl.int_Iq + current_ctrl.Ki * pll.Ts * current_ctrl.err_Iq;
 8001002:	4b76      	ldr	r3, [pc, #472]	@ (80011dc <currentControlTriggered+0x234>)
 8001004:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 8001008:	4b74      	ldr	r3, [pc, #464]	@ (80011dc <currentControlTriggered+0x234>)
 800100a:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 800100e:	4b74      	ldr	r3, [pc, #464]	@ (80011e0 <currentControlTriggered+0x238>)
 8001010:	edd3 7a00 	vldr	s15, [r3]
 8001014:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001018:	4b70      	ldr	r3, [pc, #448]	@ (80011dc <currentControlTriggered+0x234>)
 800101a:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800101e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001022:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001026:	4b6d      	ldr	r3, [pc, #436]	@ (80011dc <currentControlTriggered+0x234>)
 8001028:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44

	// --- Clamp Integrators using Vlimit ---
	if (current_ctrl.int_Id > current_ctrl.Vlimit){
 800102c:	4b6b      	ldr	r3, [pc, #428]	@ (80011dc <currentControlTriggered+0x234>)
 800102e:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8001032:	4b6a      	ldr	r3, [pc, #424]	@ (80011dc <currentControlTriggered+0x234>)
 8001034:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001038:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800103c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001040:	dd03      	ble.n	800104a <currentControlTriggered+0xa2>
		current_ctrl.int_Id = current_ctrl.Vlimit;
 8001042:	4b66      	ldr	r3, [pc, #408]	@ (80011dc <currentControlTriggered+0x234>)
 8001044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001046:	4a65      	ldr	r2, [pc, #404]	@ (80011dc <currentControlTriggered+0x234>)
 8001048:	6413      	str	r3, [r2, #64]	@ 0x40
	}
	if (current_ctrl.int_Id < -current_ctrl.Vlimit){
 800104a:	4b64      	ldr	r3, [pc, #400]	@ (80011dc <currentControlTriggered+0x234>)
 800104c:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8001050:	4b62      	ldr	r3, [pc, #392]	@ (80011dc <currentControlTriggered+0x234>)
 8001052:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001056:	eef1 7a67 	vneg.f32	s15, s15
 800105a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800105e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001062:	d507      	bpl.n	8001074 <currentControlTriggered+0xcc>
		current_ctrl.int_Id = -current_ctrl.Vlimit;
 8001064:	4b5d      	ldr	r3, [pc, #372]	@ (80011dc <currentControlTriggered+0x234>)
 8001066:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800106a:	eef1 7a67 	vneg.f32	s15, s15
 800106e:	4b5b      	ldr	r3, [pc, #364]	@ (80011dc <currentControlTriggered+0x234>)
 8001070:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
	}
	if (current_ctrl.int_Iq > current_ctrl.Vlimit){
 8001074:	4b59      	ldr	r3, [pc, #356]	@ (80011dc <currentControlTriggered+0x234>)
 8001076:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 800107a:	4b58      	ldr	r3, [pc, #352]	@ (80011dc <currentControlTriggered+0x234>)
 800107c:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001080:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001088:	dd03      	ble.n	8001092 <currentControlTriggered+0xea>
		current_ctrl.int_Iq = current_ctrl.Vlimit;
 800108a:	4b54      	ldr	r3, [pc, #336]	@ (80011dc <currentControlTriggered+0x234>)
 800108c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800108e:	4a53      	ldr	r2, [pc, #332]	@ (80011dc <currentControlTriggered+0x234>)
 8001090:	6453      	str	r3, [r2, #68]	@ 0x44
	}
	if (current_ctrl.int_Iq < -current_ctrl.Vlimit){
 8001092:	4b52      	ldr	r3, [pc, #328]	@ (80011dc <currentControlTriggered+0x234>)
 8001094:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 8001098:	4b50      	ldr	r3, [pc, #320]	@ (80011dc <currentControlTriggered+0x234>)
 800109a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800109e:	eef1 7a67 	vneg.f32	s15, s15
 80010a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010aa:	d507      	bpl.n	80010bc <currentControlTriggered+0x114>
		current_ctrl.int_Iq = -current_ctrl.Vlimit;
 80010ac:	4b4b      	ldr	r3, [pc, #300]	@ (80011dc <currentControlTriggered+0x234>)
 80010ae:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80010b2:	eef1 7a67 	vneg.f32	s15, s15
 80010b6:	4b49      	ldr	r3, [pc, #292]	@ (80011dc <currentControlTriggered+0x234>)
 80010b8:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
	}

	// --- PI Controller Output (delta voltage) ---
	current_ctrl.deltaV_d = current_ctrl.Kp * current_ctrl.err_Id + current_ctrl.int_Id;
 80010bc:	4b47      	ldr	r3, [pc, #284]	@ (80011dc <currentControlTriggered+0x234>)
 80010be:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 80010c2:	4b46      	ldr	r3, [pc, #280]	@ (80011dc <currentControlTriggered+0x234>)
 80010c4:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80010c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010cc:	4b43      	ldr	r3, [pc, #268]	@ (80011dc <currentControlTriggered+0x234>)
 80010ce:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 80010d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010d6:	4b41      	ldr	r3, [pc, #260]	@ (80011dc <currentControlTriggered+0x234>)
 80010d8:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	current_ctrl.deltaV_q = current_ctrl.Kp * current_ctrl.err_Iq + current_ctrl.int_Iq;
 80010dc:	4b3f      	ldr	r3, [pc, #252]	@ (80011dc <currentControlTriggered+0x234>)
 80010de:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 80010e2:	4b3e      	ldr	r3, [pc, #248]	@ (80011dc <currentControlTriggered+0x234>)
 80010e4:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80010e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010ec:	4b3b      	ldr	r3, [pc, #236]	@ (80011dc <currentControlTriggered+0x234>)
 80010ee:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 80010f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010f6:	4b39      	ldr	r3, [pc, #228]	@ (80011dc <currentControlTriggered+0x234>)
 80010f8:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

    // Clamp controller output
    if (current_ctrl.deltaV_d > current_ctrl.Vlimit){
 80010fc:	4b37      	ldr	r3, [pc, #220]	@ (80011dc <currentControlTriggered+0x234>)
 80010fe:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001102:	4b36      	ldr	r3, [pc, #216]	@ (80011dc <currentControlTriggered+0x234>)
 8001104:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001108:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800110c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001110:	dd03      	ble.n	800111a <currentControlTriggered+0x172>
    	current_ctrl.deltaV_d = current_ctrl.Vlimit;
 8001112:	4b32      	ldr	r3, [pc, #200]	@ (80011dc <currentControlTriggered+0x234>)
 8001114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001116:	4a31      	ldr	r2, [pc, #196]	@ (80011dc <currentControlTriggered+0x234>)
 8001118:	6253      	str	r3, [r2, #36]	@ 0x24
    }
    if (current_ctrl.deltaV_d < -current_ctrl.Vlimit){
 800111a:	4b30      	ldr	r3, [pc, #192]	@ (80011dc <currentControlTriggered+0x234>)
 800111c:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001120:	4b2e      	ldr	r3, [pc, #184]	@ (80011dc <currentControlTriggered+0x234>)
 8001122:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001126:	eef1 7a67 	vneg.f32	s15, s15
 800112a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800112e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001132:	d507      	bpl.n	8001144 <currentControlTriggered+0x19c>
    	current_ctrl.deltaV_d = -current_ctrl.Vlimit;
 8001134:	4b29      	ldr	r3, [pc, #164]	@ (80011dc <currentControlTriggered+0x234>)
 8001136:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800113a:	eef1 7a67 	vneg.f32	s15, s15
 800113e:	4b27      	ldr	r3, [pc, #156]	@ (80011dc <currentControlTriggered+0x234>)
 8001140:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    }
    if (current_ctrl.deltaV_q > current_ctrl.Vlimit){
 8001144:	4b25      	ldr	r3, [pc, #148]	@ (80011dc <currentControlTriggered+0x234>)
 8001146:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800114a:	4b24      	ldr	r3, [pc, #144]	@ (80011dc <currentControlTriggered+0x234>)
 800114c:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001150:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001154:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001158:	dd03      	ble.n	8001162 <currentControlTriggered+0x1ba>
    	current_ctrl.deltaV_q = current_ctrl.Vlimit;
 800115a:	4b20      	ldr	r3, [pc, #128]	@ (80011dc <currentControlTriggered+0x234>)
 800115c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800115e:	4a1f      	ldr	r2, [pc, #124]	@ (80011dc <currentControlTriggered+0x234>)
 8001160:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (current_ctrl.deltaV_q < -current_ctrl.Vlimit){
 8001162:	4b1e      	ldr	r3, [pc, #120]	@ (80011dc <currentControlTriggered+0x234>)
 8001164:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8001168:	4b1c      	ldr	r3, [pc, #112]	@ (80011dc <currentControlTriggered+0x234>)
 800116a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800116e:	eef1 7a67 	vneg.f32	s15, s15
 8001172:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001176:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800117a:	d507      	bpl.n	800118c <currentControlTriggered+0x1e4>
    	current_ctrl.deltaV_q = -current_ctrl.Vlimit;
 800117c:	4b17      	ldr	r3, [pc, #92]	@ (80011dc <currentControlTriggered+0x234>)
 800117e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001182:	eef1 7a67 	vneg.f32	s15, s15
 8001186:	4b15      	ldr	r3, [pc, #84]	@ (80011dc <currentControlTriggered+0x234>)
 8001188:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
    }

    // --- Final Output: Feedforward + PI Output ---
    current_ctrl.Vd_ff = grid.Vd;
 800118c:	4b12      	ldr	r3, [pc, #72]	@ (80011d8 <currentControlTriggered+0x230>)
 800118e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001190:	4a12      	ldr	r2, [pc, #72]	@ (80011dc <currentControlTriggered+0x234>)
 8001192:	6093      	str	r3, [r2, #8]
    current_ctrl.Vq_ff = pll.Vq_out_filtered;
 8001194:	4b12      	ldr	r3, [pc, #72]	@ (80011e0 <currentControlTriggered+0x238>)
 8001196:	68db      	ldr	r3, [r3, #12]
 8001198:	4a10      	ldr	r2, [pc, #64]	@ (80011dc <currentControlTriggered+0x234>)
 800119a:	60d3      	str	r3, [r2, #12]
    current_ctrl.Vd_out = current_ctrl.Vd_ff + current_ctrl.deltaV_d;
 800119c:	4b0f      	ldr	r3, [pc, #60]	@ (80011dc <currentControlTriggered+0x234>)
 800119e:	ed93 7a02 	vldr	s14, [r3, #8]
 80011a2:	4b0e      	ldr	r3, [pc, #56]	@ (80011dc <currentControlTriggered+0x234>)
 80011a4:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80011a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011ac:	4b0b      	ldr	r3, [pc, #44]	@ (80011dc <currentControlTriggered+0x234>)
 80011ae:	edc3 7a07 	vstr	s15, [r3, #28]
    current_ctrl.Vq_out = current_ctrl.Vq_ff + current_ctrl.deltaV_q;
 80011b2:	4b0a      	ldr	r3, [pc, #40]	@ (80011dc <currentControlTriggered+0x234>)
 80011b4:	ed93 7a03 	vldr	s14, [r3, #12]
 80011b8:	4b08      	ldr	r3, [pc, #32]	@ (80011dc <currentControlTriggered+0x234>)
 80011ba:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80011be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011c2:	4b06      	ldr	r3, [pc, #24]	@ (80011dc <currentControlTriggered+0x234>)
 80011c4:	edc3 7a08 	vstr	s15, [r3, #32]


}
 80011c8:	bf00      	nop
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	200001a4 	.word	0x200001a4
 80011d8:	2000006c 	.word	0x2000006c
 80011dc:	200001d0 	.word	0x200001d0
 80011e0:	20000004 	.word	0x20000004

080011e4 <instantaneousDiagnostics>:
#include "variables.h"
#include <stdbool.h>

// Instantaneous Diagnostics
void instantaneousDiagnostics(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
	if(INST_GRID_VOLTAGE_OUT_OF_LIMITS)
 80011e8:	4b75      	ldr	r3, [pc, #468]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 80011ea:	ed93 7a00 	vldr	s14, [r3]
 80011ee:	4b75      	ldr	r3, [pc, #468]	@ (80013c4 <instantaneousDiagnostics+0x1e0>)
 80011f0:	edd3 7a03 	vldr	s15, [r3, #12]
 80011f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011fc:	dc36      	bgt.n	800126c <instantaneousDiagnostics+0x88>
 80011fe:	4b70      	ldr	r3, [pc, #448]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 8001200:	ed93 7a00 	vldr	s14, [r3]
 8001204:	4b70      	ldr	r3, [pc, #448]	@ (80013c8 <instantaneousDiagnostics+0x1e4>)
 8001206:	edd3 7a03 	vldr	s15, [r3, #12]
 800120a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800120e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001212:	d42b      	bmi.n	800126c <instantaneousDiagnostics+0x88>
 8001214:	4b6a      	ldr	r3, [pc, #424]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 8001216:	ed93 7a01 	vldr	s14, [r3, #4]
 800121a:	4b6a      	ldr	r3, [pc, #424]	@ (80013c4 <instantaneousDiagnostics+0x1e0>)
 800121c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001220:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001224:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001228:	dc20      	bgt.n	800126c <instantaneousDiagnostics+0x88>
 800122a:	4b65      	ldr	r3, [pc, #404]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 800122c:	ed93 7a01 	vldr	s14, [r3, #4]
 8001230:	4b65      	ldr	r3, [pc, #404]	@ (80013c8 <instantaneousDiagnostics+0x1e4>)
 8001232:	edd3 7a04 	vldr	s15, [r3, #16]
 8001236:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800123a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800123e:	d415      	bmi.n	800126c <instantaneousDiagnostics+0x88>
 8001240:	4b5f      	ldr	r3, [pc, #380]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 8001242:	ed93 7a02 	vldr	s14, [r3, #8]
 8001246:	4b5f      	ldr	r3, [pc, #380]	@ (80013c4 <instantaneousDiagnostics+0x1e0>)
 8001248:	edd3 7a05 	vldr	s15, [r3, #20]
 800124c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001250:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001254:	dc0a      	bgt.n	800126c <instantaneousDiagnostics+0x88>
 8001256:	4b5a      	ldr	r3, [pc, #360]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 8001258:	ed93 7a02 	vldr	s14, [r3, #8]
 800125c:	4b5a      	ldr	r3, [pc, #360]	@ (80013c8 <instantaneousDiagnostics+0x1e4>)
 800125e:	edd3 7a05 	vldr	s15, [r3, #20]
 8001262:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001266:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800126a:	d50d      	bpl.n	8001288 <instantaneousDiagnostics+0xa4>
	{
		error_flags.inst_grid_voltage = 1;
 800126c:	4b57      	ldr	r3, [pc, #348]	@ (80013cc <instantaneousDiagnostics+0x1e8>)
 800126e:	2201      	movs	r2, #1
 8001270:	701a      	strb	r2, [r3, #0]
		inverterOff();
 8001272:	f7ff fe91 	bl	8000f98 <inverterOff>
		relayOff_counter_enable = 1;
 8001276:	4b56      	ldr	r3, [pc, #344]	@ (80013d0 <instantaneousDiagnostics+0x1ec>)
 8001278:	2201      	movs	r2, #1
 800127a:	701a      	strb	r2, [r3, #0]
		state = state0;
 800127c:	4b55      	ldr	r3, [pc, #340]	@ (80013d4 <instantaneousDiagnostics+0x1f0>)
 800127e:	2200      	movs	r2, #0
 8001280:	701a      	strb	r2, [r3, #0]
		first_time_state_entry = 1;
 8001282:	4b55      	ldr	r3, [pc, #340]	@ (80013d8 <instantaneousDiagnostics+0x1f4>)
 8001284:	2201      	movs	r2, #1
 8001286:	601a      	str	r2, [r3, #0]

	}
	if(INST_GRID_CURRENT_OUT_OF_LIMITS)
 8001288:	4b4d      	ldr	r3, [pc, #308]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 800128a:	ed93 7a03 	vldr	s14, [r3, #12]
 800128e:	4b4d      	ldr	r3, [pc, #308]	@ (80013c4 <instantaneousDiagnostics+0x1e0>)
 8001290:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001294:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001298:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800129c:	dc36      	bgt.n	800130c <instantaneousDiagnostics+0x128>
 800129e:	4b48      	ldr	r3, [pc, #288]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 80012a0:	ed93 7a03 	vldr	s14, [r3, #12]
 80012a4:	4b48      	ldr	r3, [pc, #288]	@ (80013c8 <instantaneousDiagnostics+0x1e4>)
 80012a6:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80012aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012b2:	d42b      	bmi.n	800130c <instantaneousDiagnostics+0x128>
 80012b4:	4b42      	ldr	r3, [pc, #264]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 80012b6:	ed93 7a04 	vldr	s14, [r3, #16]
 80012ba:	4b42      	ldr	r3, [pc, #264]	@ (80013c4 <instantaneousDiagnostics+0x1e0>)
 80012bc:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80012c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012c8:	dc20      	bgt.n	800130c <instantaneousDiagnostics+0x128>
 80012ca:	4b3d      	ldr	r3, [pc, #244]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 80012cc:	ed93 7a04 	vldr	s14, [r3, #16]
 80012d0:	4b3d      	ldr	r3, [pc, #244]	@ (80013c8 <instantaneousDiagnostics+0x1e4>)
 80012d2:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80012d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012de:	d415      	bmi.n	800130c <instantaneousDiagnostics+0x128>
 80012e0:	4b37      	ldr	r3, [pc, #220]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 80012e2:	ed93 7a05 	vldr	s14, [r3, #20]
 80012e6:	4b37      	ldr	r3, [pc, #220]	@ (80013c4 <instantaneousDiagnostics+0x1e0>)
 80012e8:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80012ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012f4:	dc0a      	bgt.n	800130c <instantaneousDiagnostics+0x128>
 80012f6:	4b32      	ldr	r3, [pc, #200]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 80012f8:	ed93 7a05 	vldr	s14, [r3, #20]
 80012fc:	4b32      	ldr	r3, [pc, #200]	@ (80013c8 <instantaneousDiagnostics+0x1e4>)
 80012fe:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001302:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001306:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800130a:	d50d      	bpl.n	8001328 <instantaneousDiagnostics+0x144>
	{
		error_flags.inst_grid_current = 1;
 800130c:	4b2f      	ldr	r3, [pc, #188]	@ (80013cc <instantaneousDiagnostics+0x1e8>)
 800130e:	2201      	movs	r2, #1
 8001310:	705a      	strb	r2, [r3, #1]
		inverterOff();
 8001312:	f7ff fe41 	bl	8000f98 <inverterOff>
		relayOff_counter_enable = 1;
 8001316:	4b2e      	ldr	r3, [pc, #184]	@ (80013d0 <instantaneousDiagnostics+0x1ec>)
 8001318:	2201      	movs	r2, #1
 800131a:	701a      	strb	r2, [r3, #0]
		state = state0;
 800131c:	4b2d      	ldr	r3, [pc, #180]	@ (80013d4 <instantaneousDiagnostics+0x1f0>)
 800131e:	2200      	movs	r2, #0
 8001320:	701a      	strb	r2, [r3, #0]
		first_time_state_entry = 1;
 8001322:	4b2d      	ldr	r3, [pc, #180]	@ (80013d8 <instantaneousDiagnostics+0x1f4>)
 8001324:	2201      	movs	r2, #1
 8001326:	601a      	str	r2, [r3, #0]
	}
	if(INST_DC_VOLT_OUT_OF_LIMITS)
 8001328:	4b25      	ldr	r3, [pc, #148]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 800132a:	ed93 7a06 	vldr	s14, [r3, #24]
 800132e:	4b25      	ldr	r3, [pc, #148]	@ (80013c4 <instantaneousDiagnostics+0x1e0>)
 8001330:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001334:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001338:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800133c:	dc0a      	bgt.n	8001354 <instantaneousDiagnostics+0x170>
 800133e:	4b20      	ldr	r3, [pc, #128]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 8001340:	ed93 7a06 	vldr	s14, [r3, #24]
 8001344:	4b20      	ldr	r3, [pc, #128]	@ (80013c8 <instantaneousDiagnostics+0x1e4>)
 8001346:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800134a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800134e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001352:	d50d      	bpl.n	8001370 <instantaneousDiagnostics+0x18c>
	{
		error_flags.Vdc_inst = 1;
 8001354:	4b1d      	ldr	r3, [pc, #116]	@ (80013cc <instantaneousDiagnostics+0x1e8>)
 8001356:	2201      	movs	r2, #1
 8001358:	711a      	strb	r2, [r3, #4]
		inverterOff();
 800135a:	f7ff fe1d 	bl	8000f98 <inverterOff>
		relayOff_counter_enable = 1;
 800135e:	4b1c      	ldr	r3, [pc, #112]	@ (80013d0 <instantaneousDiagnostics+0x1ec>)
 8001360:	2201      	movs	r2, #1
 8001362:	701a      	strb	r2, [r3, #0]
		state = state0;
 8001364:	4b1b      	ldr	r3, [pc, #108]	@ (80013d4 <instantaneousDiagnostics+0x1f0>)
 8001366:	2200      	movs	r2, #0
 8001368:	701a      	strb	r2, [r3, #0]
		first_time_state_entry = 1;
 800136a:	4b1b      	ldr	r3, [pc, #108]	@ (80013d8 <instantaneousDiagnostics+0x1f4>)
 800136c:	2201      	movs	r2, #1
 800136e:	601a      	str	r2, [r3, #0]
	}
	if(INST_DC_CURRENT_OUT_OF_LIMITS)
 8001370:	4b13      	ldr	r3, [pc, #76]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 8001372:	ed93 7a07 	vldr	s14, [r3, #28]
 8001376:	4b13      	ldr	r3, [pc, #76]	@ (80013c4 <instantaneousDiagnostics+0x1e0>)
 8001378:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 800137c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001384:	dc0b      	bgt.n	800139e <instantaneousDiagnostics+0x1ba>
 8001386:	4b0e      	ldr	r3, [pc, #56]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 8001388:	ed93 7a07 	vldr	s14, [r3, #28]
 800138c:	4b0e      	ldr	r3, [pc, #56]	@ (80013c8 <instantaneousDiagnostics+0x1e4>)
 800138e:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8001392:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800139a:	d400      	bmi.n	800139e <instantaneousDiagnostics+0x1ba>
		inverterOff();
		relayOff_counter_enable = 1;
		state = state0;
		first_time_state_entry = 1;
	}
}
 800139c:	e00d      	b.n	80013ba <instantaneousDiagnostics+0x1d6>
        error_flags.Idc_inst = 1;
 800139e:	4b0b      	ldr	r3, [pc, #44]	@ (80013cc <instantaneousDiagnostics+0x1e8>)
 80013a0:	2201      	movs	r2, #1
 80013a2:	715a      	strb	r2, [r3, #5]
		inverterOff();
 80013a4:	f7ff fdf8 	bl	8000f98 <inverterOff>
		relayOff_counter_enable = 1;
 80013a8:	4b09      	ldr	r3, [pc, #36]	@ (80013d0 <instantaneousDiagnostics+0x1ec>)
 80013aa:	2201      	movs	r2, #1
 80013ac:	701a      	strb	r2, [r3, #0]
		state = state0;
 80013ae:	4b09      	ldr	r3, [pc, #36]	@ (80013d4 <instantaneousDiagnostics+0x1f0>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	701a      	strb	r2, [r3, #0]
		first_time_state_entry = 1;
 80013b4:	4b08      	ldr	r3, [pc, #32]	@ (80013d8 <instantaneousDiagnostics+0x1f4>)
 80013b6:	2201      	movs	r2, #1
 80013b8:	601a      	str	r2, [r3, #0]
}
 80013ba:	bf00      	nop
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	20000354 	.word	0x20000354
 80013c4:	200000a4 	.word	0x200000a4
 80013c8:	20000124 	.word	0x20000124
 80013cc:	2000047c 	.word	0x2000047c
 80013d0:	20000350 	.word	0x20000350
 80013d4:	20000485 	.word	0x20000485
 80013d8:	20000488 	.word	0x20000488

080013dc <rmsDiagnostics>:

// RMS Diagnostics
void rmsDiagnostics(void){
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
	if(RMS_GRID_VOLT_OUT_OF_LIMITS)
 80013e0:	4b51      	ldr	r3, [pc, #324]	@ (8001528 <rmsDiagnostics+0x14c>)
 80013e2:	ed93 7a00 	vldr	s14, [r3]
 80013e6:	4b51      	ldr	r3, [pc, #324]	@ (800152c <rmsDiagnostics+0x150>)
 80013e8:	edd3 7a00 	vldr	s15, [r3]
 80013ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013f4:	dc36      	bgt.n	8001464 <rmsDiagnostics+0x88>
 80013f6:	4b4c      	ldr	r3, [pc, #304]	@ (8001528 <rmsDiagnostics+0x14c>)
 80013f8:	ed93 7a00 	vldr	s14, [r3]
 80013fc:	4b4c      	ldr	r3, [pc, #304]	@ (8001530 <rmsDiagnostics+0x154>)
 80013fe:	edd3 7a00 	vldr	s15, [r3]
 8001402:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800140a:	d42b      	bmi.n	8001464 <rmsDiagnostics+0x88>
 800140c:	4b46      	ldr	r3, [pc, #280]	@ (8001528 <rmsDiagnostics+0x14c>)
 800140e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001412:	4b46      	ldr	r3, [pc, #280]	@ (800152c <rmsDiagnostics+0x150>)
 8001414:	edd3 7a01 	vldr	s15, [r3, #4]
 8001418:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800141c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001420:	dc20      	bgt.n	8001464 <rmsDiagnostics+0x88>
 8001422:	4b41      	ldr	r3, [pc, #260]	@ (8001528 <rmsDiagnostics+0x14c>)
 8001424:	ed93 7a01 	vldr	s14, [r3, #4]
 8001428:	4b41      	ldr	r3, [pc, #260]	@ (8001530 <rmsDiagnostics+0x154>)
 800142a:	edd3 7a01 	vldr	s15, [r3, #4]
 800142e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001436:	d415      	bmi.n	8001464 <rmsDiagnostics+0x88>
 8001438:	4b3b      	ldr	r3, [pc, #236]	@ (8001528 <rmsDiagnostics+0x14c>)
 800143a:	ed93 7a02 	vldr	s14, [r3, #8]
 800143e:	4b3b      	ldr	r3, [pc, #236]	@ (800152c <rmsDiagnostics+0x150>)
 8001440:	edd3 7a02 	vldr	s15, [r3, #8]
 8001444:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001448:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800144c:	dc0a      	bgt.n	8001464 <rmsDiagnostics+0x88>
 800144e:	4b36      	ldr	r3, [pc, #216]	@ (8001528 <rmsDiagnostics+0x14c>)
 8001450:	ed93 7a02 	vldr	s14, [r3, #8]
 8001454:	4b36      	ldr	r3, [pc, #216]	@ (8001530 <rmsDiagnostics+0x154>)
 8001456:	edd3 7a02 	vldr	s15, [r3, #8]
 800145a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800145e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001462:	d50d      	bpl.n	8001480 <rmsDiagnostics+0xa4>
	{
		error_flags.rms_grid_voltage = 1;
 8001464:	4b33      	ldr	r3, [pc, #204]	@ (8001534 <rmsDiagnostics+0x158>)
 8001466:	2201      	movs	r2, #1
 8001468:	709a      	strb	r2, [r3, #2]
		inverterOff();
 800146a:	f7ff fd95 	bl	8000f98 <inverterOff>
		relayOff_counter_enable = 1;
 800146e:	4b32      	ldr	r3, [pc, #200]	@ (8001538 <rmsDiagnostics+0x15c>)
 8001470:	2201      	movs	r2, #1
 8001472:	701a      	strb	r2, [r3, #0]
		state = state0;
 8001474:	4b31      	ldr	r3, [pc, #196]	@ (800153c <rmsDiagnostics+0x160>)
 8001476:	2200      	movs	r2, #0
 8001478:	701a      	strb	r2, [r3, #0]
		first_time_state_entry = 1;
 800147a:	4b31      	ldr	r3, [pc, #196]	@ (8001540 <rmsDiagnostics+0x164>)
 800147c:	2201      	movs	r2, #1
 800147e:	601a      	str	r2, [r3, #0]
	}
	if(RMS_GRID_CURRENT_OUT_OF_LIMITS)
 8001480:	4b29      	ldr	r3, [pc, #164]	@ (8001528 <rmsDiagnostics+0x14c>)
 8001482:	ed93 7a03 	vldr	s14, [r3, #12]
 8001486:	4b29      	ldr	r3, [pc, #164]	@ (800152c <rmsDiagnostics+0x150>)
 8001488:	edd3 7a06 	vldr	s15, [r3, #24]
 800148c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001490:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001494:	dc37      	bgt.n	8001506 <rmsDiagnostics+0x12a>
 8001496:	4b24      	ldr	r3, [pc, #144]	@ (8001528 <rmsDiagnostics+0x14c>)
 8001498:	ed93 7a03 	vldr	s14, [r3, #12]
 800149c:	4b24      	ldr	r3, [pc, #144]	@ (8001530 <rmsDiagnostics+0x154>)
 800149e:	edd3 7a06 	vldr	s15, [r3, #24]
 80014a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014aa:	d42c      	bmi.n	8001506 <rmsDiagnostics+0x12a>
 80014ac:	4b1e      	ldr	r3, [pc, #120]	@ (8001528 <rmsDiagnostics+0x14c>)
 80014ae:	ed93 7a04 	vldr	s14, [r3, #16]
 80014b2:	4b1e      	ldr	r3, [pc, #120]	@ (800152c <rmsDiagnostics+0x150>)
 80014b4:	edd3 7a07 	vldr	s15, [r3, #28]
 80014b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014c0:	dc21      	bgt.n	8001506 <rmsDiagnostics+0x12a>
 80014c2:	4b19      	ldr	r3, [pc, #100]	@ (8001528 <rmsDiagnostics+0x14c>)
 80014c4:	ed93 7a04 	vldr	s14, [r3, #16]
 80014c8:	4b19      	ldr	r3, [pc, #100]	@ (8001530 <rmsDiagnostics+0x154>)
 80014ca:	edd3 7a07 	vldr	s15, [r3, #28]
 80014ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014d6:	d416      	bmi.n	8001506 <rmsDiagnostics+0x12a>
 80014d8:	4b13      	ldr	r3, [pc, #76]	@ (8001528 <rmsDiagnostics+0x14c>)
 80014da:	ed93 7a05 	vldr	s14, [r3, #20]
 80014de:	4b13      	ldr	r3, [pc, #76]	@ (800152c <rmsDiagnostics+0x150>)
 80014e0:	edd3 7a08 	vldr	s15, [r3, #32]
 80014e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ec:	dc0b      	bgt.n	8001506 <rmsDiagnostics+0x12a>
 80014ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001528 <rmsDiagnostics+0x14c>)
 80014f0:	ed93 7a05 	vldr	s14, [r3, #20]
 80014f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001530 <rmsDiagnostics+0x154>)
 80014f6:	edd3 7a08 	vldr	s15, [r3, #32]
 80014fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001502:	d400      	bmi.n	8001506 <rmsDiagnostics+0x12a>
		inverterOff();
		relayOff_counter_enable = 1;
		state = state0;
		first_time_state_entry = 1;
	}
}
 8001504:	e00d      	b.n	8001522 <rmsDiagnostics+0x146>
		error_flags.rms_grid_current = 1;
 8001506:	4b0b      	ldr	r3, [pc, #44]	@ (8001534 <rmsDiagnostics+0x158>)
 8001508:	2201      	movs	r2, #1
 800150a:	70da      	strb	r2, [r3, #3]
		inverterOff();
 800150c:	f7ff fd44 	bl	8000f98 <inverterOff>
		relayOff_counter_enable = 1;
 8001510:	4b09      	ldr	r3, [pc, #36]	@ (8001538 <rmsDiagnostics+0x15c>)
 8001512:	2201      	movs	r2, #1
 8001514:	701a      	strb	r2, [r3, #0]
		state = state0;
 8001516:	4b09      	ldr	r3, [pc, #36]	@ (800153c <rmsDiagnostics+0x160>)
 8001518:	2200      	movs	r2, #0
 800151a:	701a      	strb	r2, [r3, #0]
		first_time_state_entry = 1;
 800151c:	4b08      	ldr	r3, [pc, #32]	@ (8001540 <rmsDiagnostics+0x164>)
 800151e:	2201      	movs	r2, #1
 8001520:	601a      	str	r2, [r3, #0]
}
 8001522:	bf00      	nop
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	20000414 	.word	0x20000414
 800152c:	200000a4 	.word	0x200000a4
 8001530:	20000124 	.word	0x20000124
 8001534:	2000047c 	.word	0x2000047c
 8001538:	20000350 	.word	0x20000350
 800153c:	20000485 	.word	0x20000485
 8001540:	20000488 	.word	0x20000488

08001544 <averageDiagnostics>:

// Average Diagnostics
void averageDiagnostics(void){
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
	if(AVERAGE_DC_VOLT_OUT_OF_LIMITS)
 8001548:	4b25      	ldr	r3, [pc, #148]	@ (80015e0 <averageDiagnostics+0x9c>)
 800154a:	ed93 7a00 	vldr	s14, [r3]
 800154e:	4b25      	ldr	r3, [pc, #148]	@ (80015e4 <averageDiagnostics+0xa0>)
 8001550:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001554:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800155c:	dc0a      	bgt.n	8001574 <averageDiagnostics+0x30>
 800155e:	4b20      	ldr	r3, [pc, #128]	@ (80015e0 <averageDiagnostics+0x9c>)
 8001560:	ed93 7a00 	vldr	s14, [r3]
 8001564:	4b20      	ldr	r3, [pc, #128]	@ (80015e8 <averageDiagnostics+0xa4>)
 8001566:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800156a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800156e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001572:	d50d      	bpl.n	8001590 <averageDiagnostics+0x4c>
	{
		error_flags.Vdc_avg = 1;
 8001574:	4b1d      	ldr	r3, [pc, #116]	@ (80015ec <averageDiagnostics+0xa8>)
 8001576:	2201      	movs	r2, #1
 8001578:	719a      	strb	r2, [r3, #6]
		inverterOff();
 800157a:	f7ff fd0d 	bl	8000f98 <inverterOff>
		relayOff_counter_enable = 1;
 800157e:	4b1c      	ldr	r3, [pc, #112]	@ (80015f0 <averageDiagnostics+0xac>)
 8001580:	2201      	movs	r2, #1
 8001582:	701a      	strb	r2, [r3, #0]
		state = state0;
 8001584:	4b1b      	ldr	r3, [pc, #108]	@ (80015f4 <averageDiagnostics+0xb0>)
 8001586:	2200      	movs	r2, #0
 8001588:	701a      	strb	r2, [r3, #0]
		first_time_state_entry = 1;
 800158a:	4b1b      	ldr	r3, [pc, #108]	@ (80015f8 <averageDiagnostics+0xb4>)
 800158c:	2201      	movs	r2, #1
 800158e:	601a      	str	r2, [r3, #0]
	}
	if(AVERAGE_DC_CURRENT_OUT_OF_LIMITS)
 8001590:	4b13      	ldr	r3, [pc, #76]	@ (80015e0 <averageDiagnostics+0x9c>)
 8001592:	ed93 7a01 	vldr	s14, [r3, #4]
 8001596:	4b13      	ldr	r3, [pc, #76]	@ (80015e4 <averageDiagnostics+0xa0>)
 8001598:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 800159c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015a4:	dc0b      	bgt.n	80015be <averageDiagnostics+0x7a>
 80015a6:	4b0e      	ldr	r3, [pc, #56]	@ (80015e0 <averageDiagnostics+0x9c>)
 80015a8:	ed93 7a01 	vldr	s14, [r3, #4]
 80015ac:	4b0e      	ldr	r3, [pc, #56]	@ (80015e8 <averageDiagnostics+0xa4>)
 80015ae:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80015b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ba:	d400      	bmi.n	80015be <averageDiagnostics+0x7a>
		inverterOff();
		relayOff_counter_enable = 1;
		state = state0;
		first_time_state_entry = 1;
	}
}
 80015bc:	e00d      	b.n	80015da <averageDiagnostics+0x96>
		error_flags.Idc_avg = 1;
 80015be:	4b0b      	ldr	r3, [pc, #44]	@ (80015ec <averageDiagnostics+0xa8>)
 80015c0:	2201      	movs	r2, #1
 80015c2:	71da      	strb	r2, [r3, #7]
		inverterOff();
 80015c4:	f7ff fce8 	bl	8000f98 <inverterOff>
		relayOff_counter_enable = 1;
 80015c8:	4b09      	ldr	r3, [pc, #36]	@ (80015f0 <averageDiagnostics+0xac>)
 80015ca:	2201      	movs	r2, #1
 80015cc:	701a      	strb	r2, [r3, #0]
		state = state0;
 80015ce:	4b09      	ldr	r3, [pc, #36]	@ (80015f4 <averageDiagnostics+0xb0>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	701a      	strb	r2, [r3, #0]
		first_time_state_entry = 1;
 80015d4:	4b08      	ldr	r3, [pc, #32]	@ (80015f8 <averageDiagnostics+0xb4>)
 80015d6:	2201      	movs	r2, #1
 80015d8:	601a      	str	r2, [r3, #0]
}
 80015da:	bf00      	nop
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	20000474 	.word	0x20000474
 80015e4:	200000a4 	.word	0x200000a4
 80015e8:	20000124 	.word	0x20000124
 80015ec:	2000047c 	.word	0x2000047c
 80015f0:	20000350 	.word	0x20000350
 80015f4:	20000485 	.word	0x20000485
 80015f8:	20000488 	.word	0x20000488

080015fc <dq_to_abc>:
#include "math.h"
#include "variables.h"

void dq_to_abc(void){
 80015fc:	b580      	push	{r7, lr}
 80015fe:	ed2d 8b02 	vpush	{d8}
 8001602:	af00      	add	r7, sp, #0

	 // Park inverse transform
	 grid.V_alpha = current_ctrl.Vd_out * cosf(pll.Theta) - current_ctrl.Vq_out * sinf(pll.Theta);
 8001604:	4b9c      	ldr	r3, [pc, #624]	@ (8001878 <dq_to_abc+0x27c>)
 8001606:	ed93 8a07 	vldr	s16, [r3, #28]
 800160a:	4b9c      	ldr	r3, [pc, #624]	@ (800187c <dq_to_abc+0x280>)
 800160c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001610:	eeb0 0a67 	vmov.f32	s0, s15
 8001614:	f003 ff28 	bl	8005468 <cosf>
 8001618:	eef0 7a40 	vmov.f32	s15, s0
 800161c:	ee28 8a27 	vmul.f32	s16, s16, s15
 8001620:	4b95      	ldr	r3, [pc, #596]	@ (8001878 <dq_to_abc+0x27c>)
 8001622:	edd3 8a08 	vldr	s17, [r3, #32]
 8001626:	4b95      	ldr	r3, [pc, #596]	@ (800187c <dq_to_abc+0x280>)
 8001628:	edd3 7a01 	vldr	s15, [r3, #4]
 800162c:	eeb0 0a67 	vmov.f32	s0, s15
 8001630:	f003 ff5e 	bl	80054f0 <sinf>
 8001634:	eef0 7a40 	vmov.f32	s15, s0
 8001638:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800163c:	ee78 7a67 	vsub.f32	s15, s16, s15
 8001640:	4b8f      	ldr	r3, [pc, #572]	@ (8001880 <dq_to_abc+0x284>)
 8001642:	edc3 7a06 	vstr	s15, [r3, #24]
	 grid.V_beta  = current_ctrl.Vd_out * sinf(pll.Theta) + current_ctrl.Vq_out * cosf(pll.Theta);
 8001646:	4b8c      	ldr	r3, [pc, #560]	@ (8001878 <dq_to_abc+0x27c>)
 8001648:	ed93 8a07 	vldr	s16, [r3, #28]
 800164c:	4b8b      	ldr	r3, [pc, #556]	@ (800187c <dq_to_abc+0x280>)
 800164e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001652:	eeb0 0a67 	vmov.f32	s0, s15
 8001656:	f003 ff4b 	bl	80054f0 <sinf>
 800165a:	eef0 7a40 	vmov.f32	s15, s0
 800165e:	ee28 8a27 	vmul.f32	s16, s16, s15
 8001662:	4b85      	ldr	r3, [pc, #532]	@ (8001878 <dq_to_abc+0x27c>)
 8001664:	edd3 8a08 	vldr	s17, [r3, #32]
 8001668:	4b84      	ldr	r3, [pc, #528]	@ (800187c <dq_to_abc+0x280>)
 800166a:	edd3 7a01 	vldr	s15, [r3, #4]
 800166e:	eeb0 0a67 	vmov.f32	s0, s15
 8001672:	f003 fef9 	bl	8005468 <cosf>
 8001676:	eef0 7a40 	vmov.f32	s15, s0
 800167a:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800167e:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001682:	4b7f      	ldr	r3, [pc, #508]	@ (8001880 <dq_to_abc+0x284>)
 8001684:	edc3 7a07 	vstr	s15, [r3, #28]

	 // Clarke inverse transform
	 abc_form.Va = grid.V_alpha;
 8001688:	4b7d      	ldr	r3, [pc, #500]	@ (8001880 <dq_to_abc+0x284>)
 800168a:	699b      	ldr	r3, [r3, #24]
 800168c:	4a7d      	ldr	r2, [pc, #500]	@ (8001884 <dq_to_abc+0x288>)
 800168e:	6013      	str	r3, [r2, #0]
	 abc_form.Vb = -0.5f * grid.V_alpha + 0.8660254f * grid.V_beta;   // 3/2  0.8660254
 8001690:	4b7b      	ldr	r3, [pc, #492]	@ (8001880 <dq_to_abc+0x284>)
 8001692:	edd3 7a06 	vldr	s15, [r3, #24]
 8001696:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800169a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800169e:	4b78      	ldr	r3, [pc, #480]	@ (8001880 <dq_to_abc+0x284>)
 80016a0:	edd3 7a07 	vldr	s15, [r3, #28]
 80016a4:	eddf 6a78 	vldr	s13, [pc, #480]	@ 8001888 <dq_to_abc+0x28c>
 80016a8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80016ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016b0:	4b74      	ldr	r3, [pc, #464]	@ (8001884 <dq_to_abc+0x288>)
 80016b2:	edc3 7a01 	vstr	s15, [r3, #4]
	 abc_form.Vc = -0.5f * grid.V_alpha - 0.8660254f * grid.V_beta;
 80016b6:	4b72      	ldr	r3, [pc, #456]	@ (8001880 <dq_to_abc+0x284>)
 80016b8:	edd3 7a06 	vldr	s15, [r3, #24]
 80016bc:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80016c0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016c4:	4b6e      	ldr	r3, [pc, #440]	@ (8001880 <dq_to_abc+0x284>)
 80016c6:	edd3 7a07 	vldr	s15, [r3, #28]
 80016ca:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8001888 <dq_to_abc+0x28c>
 80016ce:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80016d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016d6:	4b6b      	ldr	r3, [pc, #428]	@ (8001884 <dq_to_abc+0x288>)
 80016d8:	edc3 7a02 	vstr	s15, [r3, #8]

	 // Normalize with respect to Vdc/2  modulation index
	 abc_form.m_a = abc_form.Va / (voltage_ctrl.Vdc_actual / 2.0f);
 80016dc:	4b69      	ldr	r3, [pc, #420]	@ (8001884 <dq_to_abc+0x288>)
 80016de:	edd3 6a00 	vldr	s13, [r3]
 80016e2:	4b6a      	ldr	r3, [pc, #424]	@ (800188c <dq_to_abc+0x290>)
 80016e4:	edd3 7a01 	vldr	s15, [r3, #4]
 80016e8:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80016ec:	ee87 7a86 	vdiv.f32	s14, s15, s12
 80016f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016f4:	4b63      	ldr	r3, [pc, #396]	@ (8001884 <dq_to_abc+0x288>)
 80016f6:	edc3 7a03 	vstr	s15, [r3, #12]
	 abc_form.m_b = abc_form.Vb / (voltage_ctrl.Vdc_actual / 2.0f);
 80016fa:	4b62      	ldr	r3, [pc, #392]	@ (8001884 <dq_to_abc+0x288>)
 80016fc:	edd3 6a01 	vldr	s13, [r3, #4]
 8001700:	4b62      	ldr	r3, [pc, #392]	@ (800188c <dq_to_abc+0x290>)
 8001702:	edd3 7a01 	vldr	s15, [r3, #4]
 8001706:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800170a:	ee87 7a86 	vdiv.f32	s14, s15, s12
 800170e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001712:	4b5c      	ldr	r3, [pc, #368]	@ (8001884 <dq_to_abc+0x288>)
 8001714:	edc3 7a04 	vstr	s15, [r3, #16]
	 abc_form.m_c = abc_form.Vc / (voltage_ctrl.Vdc_actual / 2.0f);
 8001718:	4b5a      	ldr	r3, [pc, #360]	@ (8001884 <dq_to_abc+0x288>)
 800171a:	edd3 6a02 	vldr	s13, [r3, #8]
 800171e:	4b5b      	ldr	r3, [pc, #364]	@ (800188c <dq_to_abc+0x290>)
 8001720:	edd3 7a01 	vldr	s15, [r3, #4]
 8001724:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8001728:	ee87 7a86 	vdiv.f32	s14, s15, s12
 800172c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001730:	4b54      	ldr	r3, [pc, #336]	@ (8001884 <dq_to_abc+0x288>)
 8001732:	edc3 7a05 	vstr	s15, [r3, #20]

	 if(abc_form.m_a > 1.0f){
 8001736:	4b53      	ldr	r3, [pc, #332]	@ (8001884 <dq_to_abc+0x288>)
 8001738:	edd3 7a03 	vldr	s15, [r3, #12]
 800173c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001740:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001748:	dd04      	ble.n	8001754 <dq_to_abc+0x158>
		abc_form.m_a = 1.0f;
 800174a:	4b4e      	ldr	r3, [pc, #312]	@ (8001884 <dq_to_abc+0x288>)
 800174c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001750:	60da      	str	r2, [r3, #12]
 8001752:	e00c      	b.n	800176e <dq_to_abc+0x172>
	 }else if (abc_form.m_a < -1.0f){
 8001754:	4b4b      	ldr	r3, [pc, #300]	@ (8001884 <dq_to_abc+0x288>)
 8001756:	edd3 7a03 	vldr	s15, [r3, #12]
 800175a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800175e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001766:	d502      	bpl.n	800176e <dq_to_abc+0x172>
	    abc_form.m_a = -1.0f;
 8001768:	4b46      	ldr	r3, [pc, #280]	@ (8001884 <dq_to_abc+0x288>)
 800176a:	4a49      	ldr	r2, [pc, #292]	@ (8001890 <dq_to_abc+0x294>)
 800176c:	60da      	str	r2, [r3, #12]
	 }

	 if(abc_form.m_b > 1.0f){
 800176e:	4b45      	ldr	r3, [pc, #276]	@ (8001884 <dq_to_abc+0x288>)
 8001770:	edd3 7a04 	vldr	s15, [r3, #16]
 8001774:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001778:	eef4 7ac7 	vcmpe.f32	s15, s14
 800177c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001780:	dd04      	ble.n	800178c <dq_to_abc+0x190>
		abc_form.m_b = 1.0f;
 8001782:	4b40      	ldr	r3, [pc, #256]	@ (8001884 <dq_to_abc+0x288>)
 8001784:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001788:	611a      	str	r2, [r3, #16]
 800178a:	e00c      	b.n	80017a6 <dq_to_abc+0x1aa>
	 }else if(abc_form.m_b < -1.0f){
 800178c:	4b3d      	ldr	r3, [pc, #244]	@ (8001884 <dq_to_abc+0x288>)
 800178e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001792:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8001796:	eef4 7ac7 	vcmpe.f32	s15, s14
 800179a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800179e:	d502      	bpl.n	80017a6 <dq_to_abc+0x1aa>
		 abc_form.m_b = -1.0f;
 80017a0:	4b38      	ldr	r3, [pc, #224]	@ (8001884 <dq_to_abc+0x288>)
 80017a2:	4a3b      	ldr	r2, [pc, #236]	@ (8001890 <dq_to_abc+0x294>)
 80017a4:	611a      	str	r2, [r3, #16]
	 }

	  if (abc_form.m_c > 1.0f){
 80017a6:	4b37      	ldr	r3, [pc, #220]	@ (8001884 <dq_to_abc+0x288>)
 80017a8:	edd3 7a05 	vldr	s15, [r3, #20]
 80017ac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80017b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017b8:	dd04      	ble.n	80017c4 <dq_to_abc+0x1c8>
		  abc_form.m_c = 1.0f;
 80017ba:	4b32      	ldr	r3, [pc, #200]	@ (8001884 <dq_to_abc+0x288>)
 80017bc:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80017c0:	615a      	str	r2, [r3, #20]
 80017c2:	e00c      	b.n	80017de <dq_to_abc+0x1e2>
	  } else if (abc_form.m_c < -1.0f){
 80017c4:	4b2f      	ldr	r3, [pc, #188]	@ (8001884 <dq_to_abc+0x288>)
 80017c6:	edd3 7a05 	vldr	s15, [r3, #20]
 80017ca:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80017ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017d6:	d502      	bpl.n	80017de <dq_to_abc+0x1e2>
	    	abc_form.m_c = -1.0f;
 80017d8:	4b2a      	ldr	r3, [pc, #168]	@ (8001884 <dq_to_abc+0x288>)
 80017da:	4a2d      	ldr	r2, [pc, #180]	@ (8001890 <dq_to_abc+0x294>)
 80017dc:	615a      	str	r2, [r3, #20]
//	  abc_form.m_out_a = 650.0f + 624.0f * abc_form.m_a;
//	  abc_form.m_out_b= 650.0f + 624.0f * abc_form.m_b;
//	  abc_form.m_out_c= 650.0f + 624.0f * abc_form.m_c;

	  // Normalize with +ve values
	  abc_form.m_out_a = 525.0f + 524.0f * abc_form.m_a; //1049
 80017de:	4b29      	ldr	r3, [pc, #164]	@ (8001884 <dq_to_abc+0x288>)
 80017e0:	edd3 7a03 	vldr	s15, [r3, #12]
 80017e4:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001894 <dq_to_abc+0x298>
 80017e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017ec:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8001898 <dq_to_abc+0x29c>
 80017f0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80017f4:	4b23      	ldr	r3, [pc, #140]	@ (8001884 <dq_to_abc+0x288>)
 80017f6:	edc3 7a06 	vstr	s15, [r3, #24]
	  abc_form.m_out_b = 525.0f + 524.0f * abc_form.m_b;
 80017fa:	4b22      	ldr	r3, [pc, #136]	@ (8001884 <dq_to_abc+0x288>)
 80017fc:	edd3 7a04 	vldr	s15, [r3, #16]
 8001800:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8001894 <dq_to_abc+0x298>
 8001804:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001808:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8001898 <dq_to_abc+0x29c>
 800180c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001810:	4b1c      	ldr	r3, [pc, #112]	@ (8001884 <dq_to_abc+0x288>)
 8001812:	edc3 7a07 	vstr	s15, [r3, #28]
	  abc_form.m_out_c = 525.0f + 524.0f * abc_form.m_c;
 8001816:	4b1b      	ldr	r3, [pc, #108]	@ (8001884 <dq_to_abc+0x288>)
 8001818:	edd3 7a05 	vldr	s15, [r3, #20]
 800181c:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001894 <dq_to_abc+0x298>
 8001820:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001824:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8001898 <dq_to_abc+0x29c>
 8001828:	ee77 7a87 	vadd.f32	s15, s15, s14
 800182c:	4b15      	ldr	r3, [pc, #84]	@ (8001884 <dq_to_abc+0x288>)
 800182e:	edc3 7a08 	vstr	s15, [r3, #32]


	  // Update PWM outputs
	  TIM8->CCR1 = (uint16_t)abc_form.m_out_a;
 8001832:	4b14      	ldr	r3, [pc, #80]	@ (8001884 <dq_to_abc+0x288>)
 8001834:	edd3 7a06 	vldr	s15, [r3, #24]
 8001838:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800183c:	ee17 3a90 	vmov	r3, s15
 8001840:	b29a      	uxth	r2, r3
 8001842:	4b16      	ldr	r3, [pc, #88]	@ (800189c <dq_to_abc+0x2a0>)
 8001844:	635a      	str	r2, [r3, #52]	@ 0x34
	  TIM8->CCR2 = (uint16_t)abc_form.m_out_b;
 8001846:	4b0f      	ldr	r3, [pc, #60]	@ (8001884 <dq_to_abc+0x288>)
 8001848:	edd3 7a07 	vldr	s15, [r3, #28]
 800184c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001850:	ee17 3a90 	vmov	r3, s15
 8001854:	b29a      	uxth	r2, r3
 8001856:	4b11      	ldr	r3, [pc, #68]	@ (800189c <dq_to_abc+0x2a0>)
 8001858:	639a      	str	r2, [r3, #56]	@ 0x38
	  TIM8->CCR3 = (uint16_t)abc_form.m_out_c;
 800185a:	4b0a      	ldr	r3, [pc, #40]	@ (8001884 <dq_to_abc+0x288>)
 800185c:	edd3 7a08 	vldr	s15, [r3, #32]
 8001860:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001864:	ee17 3a90 	vmov	r3, s15
 8001868:	b29a      	uxth	r2, r3
 800186a:	4b0c      	ldr	r3, [pc, #48]	@ (800189c <dq_to_abc+0x2a0>)
 800186c:	63da      	str	r2, [r3, #60]	@ 0x3c

}
 800186e:	bf00      	nop
 8001870:	46bd      	mov	sp, r7
 8001872:	ecbd 8b02 	vpop	{d8}
 8001876:	bd80      	pop	{r7, pc}
 8001878:	200001d0 	.word	0x200001d0
 800187c:	20000004 	.word	0x20000004
 8001880:	2000006c 	.word	0x2000006c
 8001884:	2000048c 	.word	0x2000048c
 8001888:	3f5db3d7 	.word	0x3f5db3d7
 800188c:	200001a4 	.word	0x200001a4
 8001890:	bf800000 	.word	0xbf800000
 8001894:	44030000 	.word	0x44030000
 8001898:	44034000 	.word	0x44034000
 800189c:	40010400 	.word	0x40010400

080018a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b085      	sub	sp, #20
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	f003 0307 	and.w	r3, r3, #7
 80018ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018b0:	4b0c      	ldr	r3, [pc, #48]	@ (80018e4 <__NVIC_SetPriorityGrouping+0x44>)
 80018b2:	68db      	ldr	r3, [r3, #12]
 80018b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018b6:	68ba      	ldr	r2, [r7, #8]
 80018b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018bc:	4013      	ands	r3, r2
 80018be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018d2:	4a04      	ldr	r2, [pc, #16]	@ (80018e4 <__NVIC_SetPriorityGrouping+0x44>)
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	60d3      	str	r3, [r2, #12]
}
 80018d8:	bf00      	nop
 80018da:	3714      	adds	r7, #20
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr
 80018e4:	e000ed00 	.word	0xe000ed00

080018e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018ec:	4b04      	ldr	r3, [pc, #16]	@ (8001900 <__NVIC_GetPriorityGrouping+0x18>)
 80018ee:	68db      	ldr	r3, [r3, #12]
 80018f0:	0a1b      	lsrs	r3, r3, #8
 80018f2:	f003 0307 	and.w	r3, r3, #7
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	46bd      	mov	sp, r7
 80018fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fe:	4770      	bx	lr
 8001900:	e000ed00 	.word	0xe000ed00

08001904 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001904:	b480      	push	{r7}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	4603      	mov	r3, r0
 800190c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800190e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001912:	2b00      	cmp	r3, #0
 8001914:	db0b      	blt.n	800192e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001916:	79fb      	ldrb	r3, [r7, #7]
 8001918:	f003 021f 	and.w	r2, r3, #31
 800191c:	4907      	ldr	r1, [pc, #28]	@ (800193c <__NVIC_EnableIRQ+0x38>)
 800191e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001922:	095b      	lsrs	r3, r3, #5
 8001924:	2001      	movs	r0, #1
 8001926:	fa00 f202 	lsl.w	r2, r0, r2
 800192a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800192e:	bf00      	nop
 8001930:	370c      	adds	r7, #12
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	e000e100 	.word	0xe000e100

08001940 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
 8001946:	4603      	mov	r3, r0
 8001948:	6039      	str	r1, [r7, #0]
 800194a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800194c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001950:	2b00      	cmp	r3, #0
 8001952:	db0a      	blt.n	800196a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	b2da      	uxtb	r2, r3
 8001958:	490c      	ldr	r1, [pc, #48]	@ (800198c <__NVIC_SetPriority+0x4c>)
 800195a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800195e:	0112      	lsls	r2, r2, #4
 8001960:	b2d2      	uxtb	r2, r2
 8001962:	440b      	add	r3, r1
 8001964:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001968:	e00a      	b.n	8001980 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	b2da      	uxtb	r2, r3
 800196e:	4908      	ldr	r1, [pc, #32]	@ (8001990 <__NVIC_SetPriority+0x50>)
 8001970:	79fb      	ldrb	r3, [r7, #7]
 8001972:	f003 030f 	and.w	r3, r3, #15
 8001976:	3b04      	subs	r3, #4
 8001978:	0112      	lsls	r2, r2, #4
 800197a:	b2d2      	uxtb	r2, r2
 800197c:	440b      	add	r3, r1
 800197e:	761a      	strb	r2, [r3, #24]
}
 8001980:	bf00      	nop
 8001982:	370c      	adds	r7, #12
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr
 800198c:	e000e100 	.word	0xe000e100
 8001990:	e000ed00 	.word	0xe000ed00

08001994 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001994:	b480      	push	{r7}
 8001996:	b089      	sub	sp, #36	@ 0x24
 8001998:	af00      	add	r7, sp, #0
 800199a:	60f8      	str	r0, [r7, #12]
 800199c:	60b9      	str	r1, [r7, #8]
 800199e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	f003 0307 	and.w	r3, r3, #7
 80019a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019a8:	69fb      	ldr	r3, [r7, #28]
 80019aa:	f1c3 0307 	rsb	r3, r3, #7
 80019ae:	2b04      	cmp	r3, #4
 80019b0:	bf28      	it	cs
 80019b2:	2304      	movcs	r3, #4
 80019b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019b6:	69fb      	ldr	r3, [r7, #28]
 80019b8:	3304      	adds	r3, #4
 80019ba:	2b06      	cmp	r3, #6
 80019bc:	d902      	bls.n	80019c4 <NVIC_EncodePriority+0x30>
 80019be:	69fb      	ldr	r3, [r7, #28]
 80019c0:	3b03      	subs	r3, #3
 80019c2:	e000      	b.n	80019c6 <NVIC_EncodePriority+0x32>
 80019c4:	2300      	movs	r3, #0
 80019c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019c8:	f04f 32ff 	mov.w	r2, #4294967295
 80019cc:	69bb      	ldr	r3, [r7, #24]
 80019ce:	fa02 f303 	lsl.w	r3, r2, r3
 80019d2:	43da      	mvns	r2, r3
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	401a      	ands	r2, r3
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019dc:	f04f 31ff 	mov.w	r1, #4294967295
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	fa01 f303 	lsl.w	r3, r1, r3
 80019e6:	43d9      	mvns	r1, r3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019ec:	4313      	orrs	r3, r2
         );
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3724      	adds	r7, #36	@ 0x24
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr

080019fa <LL_ADC_REG_SetSequencerRanks>:
  *         (1) On STM32F4, parameter available only on ADC instance: ADC1.\n
  *         (2) On devices STM32F42x and STM32F43x, limitation: this internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80019fa:	b480      	push	{r7}
 80019fc:	b089      	sub	sp, #36	@ 0x24
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	60f8      	str	r0, [r7, #12]
 8001a02:	60b9      	str	r1, [r7, #8]
 8001a04:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	332c      	adds	r3, #44	@ 0x2c
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001a12:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001a16:	617a      	str	r2, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a18:	697a      	ldr	r2, [r7, #20]
 8001a1a:	fa92 f2a2 	rbit	r2, r2
 8001a1e:	613a      	str	r2, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001a20:	693a      	ldr	r2, [r7, #16]
 8001a22:	61ba      	str	r2, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001a24:	69ba      	ldr	r2, [r7, #24]
 8001a26:	2a00      	cmp	r2, #0
 8001a28:	d101      	bne.n	8001a2e <LL_ADC_REG_SetSequencerRanks+0x34>
  {
    return 32U;
 8001a2a:	2220      	movs	r2, #32
 8001a2c:	e003      	b.n	8001a36 <LL_ADC_REG_SetSequencerRanks+0x3c>
  }
  return __builtin_clz(value);
 8001a2e:	69ba      	ldr	r2, [r7, #24]
 8001a30:	fab2 f282 	clz	r2, r2
 8001a34:	b2d2      	uxtb	r2, r2
 8001a36:	40d3      	lsrs	r3, r2
 8001a38:	009b      	lsls	r3, r3, #2
 8001a3a:	440b      	add	r3, r1
 8001a3c:	61fb      	str	r3, [r7, #28]

  MODIFY_REG(*preg,
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	681a      	ldr	r2, [r3, #0]
 8001a42:	68bb      	ldr	r3, [r7, #8]
 8001a44:	f003 031f 	and.w	r3, r3, #31
 8001a48:	211f      	movs	r1, #31
 8001a4a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a4e:	43db      	mvns	r3, r3
 8001a50:	401a      	ands	r2, r3
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	f003 011f 	and.w	r1, r3, #31
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	f003 031f 	and.w	r3, r3, #31
 8001a5e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a62:	431a      	orrs	r2, r3
 8001a64:	69fb      	ldr	r3, [r7, #28]
 8001a66:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             (Channel & ADC_CHANNEL_ID_NUMBER_MASK) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001a68:	bf00      	nop
 8001a6a:	3724      	adds	r7, #36	@ 0x24
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr

08001a74 <LL_ADC_REG_SetFlagEndOfConversion>:
  *         @arg @ref LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV
  *         @arg @ref LL_ADC_REG_FLAG_EOC_UNITARY_CONV
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetFlagEndOfConversion(ADC_TypeDef *ADCx, uint32_t EocSelection)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR2, ADC_CR2_EOCS, EocSelection);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	431a      	orrs	r2, r3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	609a      	str	r2, [r3, #8]
}
 8001a8e:	bf00      	nop
 8001a90:	370c      	adds	r7, #12
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr

08001a9a <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_144CYCLES
  *         @arg @ref LL_ADC_SAMPLINGTIME_480CYCLES
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001a9a:	b480      	push	{r7}
 8001a9c:	b08f      	sub	sp, #60	@ 0x3c
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	60f8      	str	r0, [r7, #12]
 8001aa2:	60b9      	str	r1, [r7, #8]
 8001aa4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	330c      	adds	r3, #12
 8001aaa:	4619      	mov	r1, r3
 8001aac:	68bb      	ldr	r3, [r7, #8]
 8001aae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ab2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ab6:	617a      	str	r2, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ab8:	697a      	ldr	r2, [r7, #20]
 8001aba:	fa92 f2a2 	rbit	r2, r2
 8001abe:	613a      	str	r2, [r7, #16]
  return result;
 8001ac0:	693a      	ldr	r2, [r7, #16]
 8001ac2:	61ba      	str	r2, [r7, #24]
  if (value == 0U)
 8001ac4:	69ba      	ldr	r2, [r7, #24]
 8001ac6:	2a00      	cmp	r2, #0
 8001ac8:	d101      	bne.n	8001ace <LL_ADC_SetChannelSamplingTime+0x34>
    return 32U;
 8001aca:	2220      	movs	r2, #32
 8001acc:	e003      	b.n	8001ad6 <LL_ADC_SetChannelSamplingTime+0x3c>
  return __builtin_clz(value);
 8001ace:	69ba      	ldr	r2, [r7, #24]
 8001ad0:	fab2 f282 	clz	r2, r2
 8001ad4:	b2d2      	uxtb	r2, r2
 8001ad6:	40d3      	lsrs	r3, r2
 8001ad8:	009b      	lsls	r3, r3, #2
 8001ada:	440b      	add	r3, r1
 8001adc:	637b      	str	r3, [r7, #52]	@ 0x34

  MODIFY_REG(*preg,
 8001ade:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	68bb      	ldr	r3, [r7, #8]
 8001ae4:	f003 73f8 	and.w	r3, r3, #32505856	@ 0x1f00000
 8001ae8:	f04f 71f8 	mov.w	r1, #32505856	@ 0x1f00000
 8001aec:	6239      	str	r1, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aee:	6a39      	ldr	r1, [r7, #32]
 8001af0:	fa91 f1a1 	rbit	r1, r1
 8001af4:	61f9      	str	r1, [r7, #28]
  return result;
 8001af6:	69f9      	ldr	r1, [r7, #28]
 8001af8:	6279      	str	r1, [r7, #36]	@ 0x24
  if (value == 0U)
 8001afa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001afc:	2900      	cmp	r1, #0
 8001afe:	d101      	bne.n	8001b04 <LL_ADC_SetChannelSamplingTime+0x6a>
    return 32U;
 8001b00:	2120      	movs	r1, #32
 8001b02:	e003      	b.n	8001b0c <LL_ADC_SetChannelSamplingTime+0x72>
  return __builtin_clz(value);
 8001b04:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001b06:	fab1 f181 	clz	r1, r1
 8001b0a:	b2c9      	uxtb	r1, r1
 8001b0c:	40cb      	lsrs	r3, r1
 8001b0e:	2107      	movs	r1, #7
 8001b10:	fa01 f303 	lsl.w	r3, r1, r3
 8001b14:	43db      	mvns	r3, r3
 8001b16:	401a      	ands	r2, r3
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	f003 73f8 	and.w	r3, r3, #32505856	@ 0x1f00000
 8001b1e:	f04f 71f8 	mov.w	r1, #32505856	@ 0x1f00000
 8001b22:	62f9      	str	r1, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b24:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001b26:	fa91 f1a1 	rbit	r1, r1
 8001b2a:	62b9      	str	r1, [r7, #40]	@ 0x28
  return result;
 8001b2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001b2e:	6339      	str	r1, [r7, #48]	@ 0x30
  if (value == 0U)
 8001b30:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001b32:	2900      	cmp	r1, #0
 8001b34:	d101      	bne.n	8001b3a <LL_ADC_SetChannelSamplingTime+0xa0>
    return 32U;
 8001b36:	2120      	movs	r1, #32
 8001b38:	e003      	b.n	8001b42 <LL_ADC_SetChannelSamplingTime+0xa8>
  return __builtin_clz(value);
 8001b3a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001b3c:	fab1 f181 	clz	r1, r1
 8001b40:	b2c9      	uxtb	r1, r1
 8001b42:	40cb      	lsrs	r3, r1
 8001b44:	6879      	ldr	r1, [r7, #4]
 8001b46:	fa01 f303 	lsl.w	r3, r1, r3
 8001b4a:	431a      	orrs	r2, r3
 8001b4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b4e:	601a      	str	r2, [r3, #0]
             ADC_SMPR2_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
             SamplingTime   << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
}
 8001b50:	bf00      	nop
 8001b52:	373c      	adds	r7, #60	@ 0x3c
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr

08001b5c <LL_ADC_Enable>:
  * @rmtoll CR2      ADON           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CR2, ADC_CR2_ADON);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	f043 0201 	orr.w	r2, r3, #1
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	609a      	str	r2, [r3, #8]
}
 8001b70:	bf00      	nop
 8001b72:	370c      	adds	r7, #12
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr

08001b7c <LL_ADC_REG_StartConversionExtTrig>:
  *         @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversionExtTrig(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
 8001b84:	6039      	str	r1, [r7, #0]
  SET_BIT(ADCx->CR2, ExternalTriggerEdge);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	689a      	ldr	r2, [r3, #8]
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	431a      	orrs	r2, r3
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	609a      	str	r2, [r3, #8]
}
 8001b92:	bf00      	nop
 8001b94:	370c      	adds	r7, #12
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr
	...

08001ba0 <LL_DMA_EnableStream>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableStream(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
 8001ba8:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 8001baa:	4a0c      	ldr	r2, [pc, #48]	@ (8001bdc <LL_DMA_EnableStream+0x3c>)
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	4413      	add	r3, r2
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	461a      	mov	r2, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	4413      	add	r3, r2
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4908      	ldr	r1, [pc, #32]	@ (8001bdc <LL_DMA_EnableStream+0x3c>)
 8001bbc:	683a      	ldr	r2, [r7, #0]
 8001bbe:	440a      	add	r2, r1
 8001bc0:	7812      	ldrb	r2, [r2, #0]
 8001bc2:	4611      	mov	r1, r2
 8001bc4:	687a      	ldr	r2, [r7, #4]
 8001bc6:	440a      	add	r2, r1
 8001bc8:	f043 0301 	orr.w	r3, r3, #1
 8001bcc:	6013      	str	r3, [r2, #0]
}
 8001bce:	bf00      	nop
 8001bd0:	370c      	adds	r7, #12
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	08005f70 	.word	0x08005f70

08001be0 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Direction)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b085      	sub	sp, #20
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	60f8      	str	r0, [r7, #12]
 8001be8:	60b9      	str	r1, [r7, #8]
 8001bea:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DIR, Direction);
 8001bec:	4a0d      	ldr	r2, [pc, #52]	@ (8001c24 <LL_DMA_SetDataTransferDirection+0x44>)
 8001bee:	68bb      	ldr	r3, [r7, #8]
 8001bf0:	4413      	add	r3, r2
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	461a      	mov	r2, r3
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	4413      	add	r3, r2
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8001c00:	4908      	ldr	r1, [pc, #32]	@ (8001c24 <LL_DMA_SetDataTransferDirection+0x44>)
 8001c02:	68bb      	ldr	r3, [r7, #8]
 8001c04:	440b      	add	r3, r1
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	4619      	mov	r1, r3
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	440b      	add	r3, r1
 8001c0e:	4619      	mov	r1, r3
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	4313      	orrs	r3, r2
 8001c14:	600b      	str	r3, [r1, #0]
}
 8001c16:	bf00      	nop
 8001c18:	3714      	adds	r7, #20
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr
 8001c22:	bf00      	nop
 8001c24:	08005f70 	.word	0x08005f70

08001c28 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  *         @arg @ref LL_DMA_MODE_PFCTRL
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Mode)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b085      	sub	sp, #20
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	60f8      	str	r0, [r7, #12]
 8001c30:	60b9      	str	r1, [r7, #8]
 8001c32:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
 8001c34:	4a0d      	ldr	r2, [pc, #52]	@ (8001c6c <LL_DMA_SetMode+0x44>)
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	4413      	add	r3, r2
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	461a      	mov	r2, r3
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	4413      	add	r3, r2
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f423 7290 	bic.w	r2, r3, #288	@ 0x120
 8001c48:	4908      	ldr	r1, [pc, #32]	@ (8001c6c <LL_DMA_SetMode+0x44>)
 8001c4a:	68bb      	ldr	r3, [r7, #8]
 8001c4c:	440b      	add	r3, r1
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	4619      	mov	r1, r3
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	440b      	add	r3, r1
 8001c56:	4619      	mov	r1, r3
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	600b      	str	r3, [r1, #0]
}
 8001c5e:	bf00      	nop
 8001c60:	3714      	adds	r7, #20
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
 8001c6a:	bf00      	nop
 8001c6c:	08005f70 	.word	0x08005f70

08001c70 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b085      	sub	sp, #20
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	60f8      	str	r0, [r7, #12]
 8001c78:	60b9      	str	r1, [r7, #8]
 8001c7a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PINC, IncrementMode);
 8001c7c:	4a0d      	ldr	r2, [pc, #52]	@ (8001cb4 <LL_DMA_SetPeriphIncMode+0x44>)
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	4413      	add	r3, r2
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	461a      	mov	r2, r3
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	4413      	add	r3, r2
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8001c90:	4908      	ldr	r1, [pc, #32]	@ (8001cb4 <LL_DMA_SetPeriphIncMode+0x44>)
 8001c92:	68bb      	ldr	r3, [r7, #8]
 8001c94:	440b      	add	r3, r1
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	4619      	mov	r1, r3
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	440b      	add	r3, r1
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	600b      	str	r3, [r1, #0]
}
 8001ca6:	bf00      	nop
 8001ca8:	3714      	adds	r7, #20
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	08005f70 	.word	0x08005f70

08001cb8 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b085      	sub	sp, #20
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	60f8      	str	r0, [r7, #12]
 8001cc0:	60b9      	str	r1, [r7, #8]
 8001cc2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MINC, IncrementMode);
 8001cc4:	4a0d      	ldr	r2, [pc, #52]	@ (8001cfc <LL_DMA_SetMemoryIncMode+0x44>)
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	4413      	add	r3, r2
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	461a      	mov	r2, r3
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	4413      	add	r3, r2
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8001cd8:	4908      	ldr	r1, [pc, #32]	@ (8001cfc <LL_DMA_SetMemoryIncMode+0x44>)
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	440b      	add	r3, r1
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	440b      	add	r3, r1
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	4313      	orrs	r3, r2
 8001cec:	600b      	str	r3, [r1, #0]
}
 8001cee:	bf00      	nop
 8001cf0:	3714      	adds	r7, #20
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	08005f70 	.word	0x08005f70

08001d00 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b085      	sub	sp, #20
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	60f8      	str	r0, [r7, #12]
 8001d08:	60b9      	str	r1, [r7, #8]
 8001d0a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PSIZE, Size);
 8001d0c:	4a0d      	ldr	r2, [pc, #52]	@ (8001d44 <LL_DMA_SetPeriphSize+0x44>)
 8001d0e:	68bb      	ldr	r3, [r7, #8]
 8001d10:	4413      	add	r3, r2
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	461a      	mov	r2, r3
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	4413      	add	r3, r2
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8001d20:	4908      	ldr	r1, [pc, #32]	@ (8001d44 <LL_DMA_SetPeriphSize+0x44>)
 8001d22:	68bb      	ldr	r3, [r7, #8]
 8001d24:	440b      	add	r3, r1
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	4619      	mov	r1, r3
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	440b      	add	r3, r1
 8001d2e:	4619      	mov	r1, r3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	4313      	orrs	r3, r2
 8001d34:	600b      	str	r3, [r1, #0]
}
 8001d36:	bf00      	nop
 8001d38:	3714      	adds	r7, #20
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr
 8001d42:	bf00      	nop
 8001d44:	08005f70 	.word	0x08005f70

08001d48 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b085      	sub	sp, #20
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	60f8      	str	r0, [r7, #12]
 8001d50:	60b9      	str	r1, [r7, #8]
 8001d52:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MSIZE, Size);
 8001d54:	4a0d      	ldr	r2, [pc, #52]	@ (8001d8c <LL_DMA_SetMemorySize+0x44>)
 8001d56:	68bb      	ldr	r3, [r7, #8]
 8001d58:	4413      	add	r3, r2
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	461a      	mov	r2, r3
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	4413      	add	r3, r2
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f423 42c0 	bic.w	r2, r3, #24576	@ 0x6000
 8001d68:	4908      	ldr	r1, [pc, #32]	@ (8001d8c <LL_DMA_SetMemorySize+0x44>)
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	440b      	add	r3, r1
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	4619      	mov	r1, r3
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	440b      	add	r3, r1
 8001d76:	4619      	mov	r1, r3
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	600b      	str	r3, [r1, #0]
}
 8001d7e:	bf00      	nop
 8001d80:	3714      	adds	r7, #20
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	08005f70 	.word	0x08005f70

08001d90 <LL_DMA_SetStreamPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetStreamPriorityLevel(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Priority)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b085      	sub	sp, #20
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	60f8      	str	r0, [r7, #12]
 8001d98:	60b9      	str	r1, [r7, #8]
 8001d9a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PL, Priority);
 8001d9c:	4a0d      	ldr	r2, [pc, #52]	@ (8001dd4 <LL_DMA_SetStreamPriorityLevel+0x44>)
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	4413      	add	r3, r2
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	461a      	mov	r2, r3
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	4413      	add	r3, r2
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001db0:	4908      	ldr	r1, [pc, #32]	@ (8001dd4 <LL_DMA_SetStreamPriorityLevel+0x44>)
 8001db2:	68bb      	ldr	r3, [r7, #8]
 8001db4:	440b      	add	r3, r1
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	4619      	mov	r1, r3
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	440b      	add	r3, r1
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	600b      	str	r3, [r1, #0]
}
 8001dc6:	bf00      	nop
 8001dc8:	3714      	adds	r7, #20
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	08005f70 	.word	0x08005f70

08001dd8 <LL_DMA_SetDataLength>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  NbData Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t NbData)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b085      	sub	sp, #20
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	60f8      	str	r0, [r7, #12]
 8001de0:	60b9      	str	r1, [r7, #8]
 8001de2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT, NbData);
 8001de4:	4a0d      	ldr	r2, [pc, #52]	@ (8001e1c <LL_DMA_SetDataLength+0x44>)
 8001de6:	68bb      	ldr	r3, [r7, #8]
 8001de8:	4413      	add	r3, r2
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	461a      	mov	r2, r3
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	4413      	add	r3, r2
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	0c1b      	lsrs	r3, r3, #16
 8001df6:	041b      	lsls	r3, r3, #16
 8001df8:	4908      	ldr	r1, [pc, #32]	@ (8001e1c <LL_DMA_SetDataLength+0x44>)
 8001dfa:	68ba      	ldr	r2, [r7, #8]
 8001dfc:	440a      	add	r2, r1
 8001dfe:	7812      	ldrb	r2, [r2, #0]
 8001e00:	4611      	mov	r1, r2
 8001e02:	68fa      	ldr	r2, [r7, #12]
 8001e04:	440a      	add	r2, r1
 8001e06:	4611      	mov	r1, r2
 8001e08:	687a      	ldr	r2, [r7, #4]
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	604b      	str	r3, [r1, #4]
}
 8001e0e:	bf00      	nop
 8001e10:	3714      	adds	r7, #20
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	08005f70 	.word	0x08005f70

08001e20 <LL_DMA_SetChannelSelection>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelSelection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Channel)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b085      	sub	sp, #20
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	60f8      	str	r0, [r7, #12]
 8001e28:	60b9      	str	r1, [r7, #8]
 8001e2a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CHSEL, Channel);
 8001e2c:	4a0d      	ldr	r2, [pc, #52]	@ (8001e64 <LL_DMA_SetChannelSelection+0x44>)
 8001e2e:	68bb      	ldr	r3, [r7, #8]
 8001e30:	4413      	add	r3, r2
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	461a      	mov	r2, r3
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	4413      	add	r3, r2
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8001e40:	4908      	ldr	r1, [pc, #32]	@ (8001e64 <LL_DMA_SetChannelSelection+0x44>)
 8001e42:	68bb      	ldr	r3, [r7, #8]
 8001e44:	440b      	add	r3, r1
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	4619      	mov	r1, r3
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	440b      	add	r3, r1
 8001e4e:	4619      	mov	r1, r3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	4313      	orrs	r3, r2
 8001e54:	600b      	str	r3, [r1, #0]
}
 8001e56:	bf00      	nop
 8001e58:	3714      	adds	r7, #20
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop
 8001e64:	08005f70 	.word	0x08005f70

08001e68 <LL_DMA_DisableFifoMode>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableFifoMode(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
 8001e70:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_DMDIS);
 8001e72:	4a0c      	ldr	r2, [pc, #48]	@ (8001ea4 <LL_DMA_DisableFifoMode+0x3c>)
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	4413      	add	r3, r2
 8001e78:	781b      	ldrb	r3, [r3, #0]
 8001e7a:	461a      	mov	r2, r3
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	4413      	add	r3, r2
 8001e80:	695b      	ldr	r3, [r3, #20]
 8001e82:	4908      	ldr	r1, [pc, #32]	@ (8001ea4 <LL_DMA_DisableFifoMode+0x3c>)
 8001e84:	683a      	ldr	r2, [r7, #0]
 8001e86:	440a      	add	r2, r1
 8001e88:	7812      	ldrb	r2, [r2, #0]
 8001e8a:	4611      	mov	r1, r2
 8001e8c:	687a      	ldr	r2, [r7, #4]
 8001e8e:	440a      	add	r2, r1
 8001e90:	f023 0304 	bic.w	r3, r3, #4
 8001e94:	6153      	str	r3, [r2, #20]
}
 8001e96:	bf00      	nop
 8001e98:	370c      	adds	r7, #12
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
 8001ea2:	bf00      	nop
 8001ea4:	08005f70 	.word	0x08005f70

08001ea8 <LL_DMA_SetMemoryAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  MemoryAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t MemoryAddress)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b085      	sub	sp, #20
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	60f8      	str	r0, [r7, #12]
 8001eb0:	60b9      	str	r1, [r7, #8]
 8001eb2:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, MemoryAddress);
 8001eb4:	4a07      	ldr	r2, [pc, #28]	@ (8001ed4 <LL_DMA_SetMemoryAddress+0x2c>)
 8001eb6:	68bb      	ldr	r3, [r7, #8]
 8001eb8:	4413      	add	r3, r2
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	461a      	mov	r2, r3
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	4413      	add	r3, r2
 8001ec2:	461a      	mov	r2, r3
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	60d3      	str	r3, [r2, #12]
}
 8001ec8:	bf00      	nop
 8001eca:	3714      	adds	r7, #20
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr
 8001ed4:	08005f70 	.word	0x08005f70

08001ed8 <LL_DMA_SetPeriphAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  PeriphAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t PeriphAddress)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b085      	sub	sp, #20
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	60f8      	str	r0, [r7, #12]
 8001ee0:	60b9      	str	r1, [r7, #8]
 8001ee2:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, PeriphAddress);
 8001ee4:	4a07      	ldr	r2, [pc, #28]	@ (8001f04 <LL_DMA_SetPeriphAddress+0x2c>)
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	4413      	add	r3, r2
 8001eea:	781b      	ldrb	r3, [r3, #0]
 8001eec:	461a      	mov	r2, r3
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	4413      	add	r3, r2
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6093      	str	r3, [r2, #8]
}
 8001ef8:	bf00      	nop
 8001efa:	3714      	adds	r7, #20
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr
 8001f04:	08005f70 	.word	0x08005f70

08001f08 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001f0c:	4b05      	ldr	r3, [pc, #20]	@ (8001f24 <LL_RCC_HSI_Enable+0x1c>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a04      	ldr	r2, [pc, #16]	@ (8001f24 <LL_RCC_HSI_Enable+0x1c>)
 8001f12:	f043 0301 	orr.w	r3, r3, #1
 8001f16:	6013      	str	r3, [r2, #0]
}
 8001f18:	bf00      	nop
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop
 8001f24:	40023800 	.word	0x40023800

08001f28 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8001f2c:	4b06      	ldr	r3, [pc, #24]	@ (8001f48 <LL_RCC_HSI_IsReady+0x20>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 0302 	and.w	r3, r3, #2
 8001f34:	2b02      	cmp	r3, #2
 8001f36:	bf0c      	ite	eq
 8001f38:	2301      	moveq	r3, #1
 8001f3a:	2300      	movne	r3, #0
 8001f3c:	b2db      	uxtb	r3, r3
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr
 8001f48:	40023800 	.word	0x40023800

08001f4c <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8001f54:	4b07      	ldr	r3, [pc, #28]	@ (8001f74 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	00db      	lsls	r3, r3, #3
 8001f60:	4904      	ldr	r1, [pc, #16]	@ (8001f74 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001f62:	4313      	orrs	r3, r2
 8001f64:	600b      	str	r3, [r1, #0]
}
 8001f66:	bf00      	nop
 8001f68:	370c      	adds	r7, #12
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	40023800 	.word	0x40023800

08001f78 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b083      	sub	sp, #12
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001f80:	4b06      	ldr	r3, [pc, #24]	@ (8001f9c <LL_RCC_SetSysClkSource+0x24>)
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	f023 0203 	bic.w	r2, r3, #3
 8001f88:	4904      	ldr	r1, [pc, #16]	@ (8001f9c <LL_RCC_SetSysClkSource+0x24>)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	608b      	str	r3, [r1, #8]
}
 8001f90:	bf00      	nop
 8001f92:	370c      	adds	r7, #12
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr
 8001f9c:	40023800 	.word	0x40023800

08001fa0 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001fa4:	4b04      	ldr	r3, [pc, #16]	@ (8001fb8 <LL_RCC_GetSysClkSource+0x18>)
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	f003 030c 	and.w	r3, r3, #12
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr
 8001fb6:	bf00      	nop
 8001fb8:	40023800 	.word	0x40023800

08001fbc <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001fc4:	4b06      	ldr	r3, [pc, #24]	@ (8001fe0 <LL_RCC_SetAHBPrescaler+0x24>)
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001fcc:	4904      	ldr	r1, [pc, #16]	@ (8001fe0 <LL_RCC_SetAHBPrescaler+0x24>)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	608b      	str	r3, [r1, #8]
}
 8001fd4:	bf00      	nop
 8001fd6:	370c      	adds	r7, #12
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr
 8001fe0:	40023800 	.word	0x40023800

08001fe4 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001fec:	4b06      	ldr	r3, [pc, #24]	@ (8002008 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001ff4:	4904      	ldr	r1, [pc, #16]	@ (8002008 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	608b      	str	r3, [r1, #8]
}
 8001ffc:	bf00      	nop
 8001ffe:	370c      	adds	r7, #12
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr
 8002008:	40023800 	.word	0x40023800

0800200c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002014:	4b06      	ldr	r3, [pc, #24]	@ (8002030 <LL_RCC_SetAPB2Prescaler+0x24>)
 8002016:	689b      	ldr	r3, [r3, #8]
 8002018:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800201c:	4904      	ldr	r1, [pc, #16]	@ (8002030 <LL_RCC_SetAPB2Prescaler+0x24>)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	4313      	orrs	r3, r2
 8002022:	608b      	str	r3, [r1, #8]
}
 8002024:	bf00      	nop
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr
 8002030:	40023800 	.word	0x40023800

08002034 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002038:	4b05      	ldr	r3, [pc, #20]	@ (8002050 <LL_RCC_PLL_Enable+0x1c>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a04      	ldr	r2, [pc, #16]	@ (8002050 <LL_RCC_PLL_Enable+0x1c>)
 800203e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002042:	6013      	str	r3, [r2, #0]
}
 8002044:	bf00      	nop
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	40023800 	.word	0x40023800

08002054 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8002058:	4b07      	ldr	r3, [pc, #28]	@ (8002078 <LL_RCC_PLL_IsReady+0x24>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002060:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002064:	bf0c      	ite	eq
 8002066:	2301      	moveq	r3, #1
 8002068:	2300      	movne	r3, #0
 800206a:	b2db      	uxtb	r3, r3
}
 800206c:	4618      	mov	r0, r3
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr
 8002076:	bf00      	nop
 8002078:	40023800 	.word	0x40023800

0800207c <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 800207c:	b480      	push	{r7}
 800207e:	b085      	sub	sp, #20
 8002080:	af00      	add	r7, sp, #0
 8002082:	60f8      	str	r0, [r7, #12]
 8002084:	60b9      	str	r1, [r7, #8]
 8002086:	607a      	str	r2, [r7, #4]
 8002088:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 800208a:	4b0d      	ldr	r3, [pc, #52]	@ (80020c0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 800208c:	685a      	ldr	r2, [r3, #4]
 800208e:	4b0d      	ldr	r3, [pc, #52]	@ (80020c4 <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 8002090:	4013      	ands	r3, r2
 8002092:	68f9      	ldr	r1, [r7, #12]
 8002094:	68ba      	ldr	r2, [r7, #8]
 8002096:	4311      	orrs	r1, r2
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	0192      	lsls	r2, r2, #6
 800209c:	430a      	orrs	r2, r1
 800209e:	4908      	ldr	r1, [pc, #32]	@ (80020c0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80020a0:	4313      	orrs	r3, r2
 80020a2:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 80020a4:	4b06      	ldr	r3, [pc, #24]	@ (80020c0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80020ac:	4904      	ldr	r1, [pc, #16]	@ (80020c0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	4313      	orrs	r3, r2
 80020b2:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 80020b4:	bf00      	nop
 80020b6:	3714      	adds	r7, #20
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr
 80020c0:	40023800 	.word	0x40023800
 80020c4:	ffbf8000 	.word	0xffbf8000

080020c8 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b085      	sub	sp, #20
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80020d0:	4b08      	ldr	r3, [pc, #32]	@ (80020f4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80020d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80020d4:	4907      	ldr	r1, [pc, #28]	@ (80020f4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4313      	orrs	r3, r2
 80020da:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80020dc:	4b05      	ldr	r3, [pc, #20]	@ (80020f4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80020de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	4013      	ands	r3, r2
 80020e4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80020e6:	68fb      	ldr	r3, [r7, #12]
}
 80020e8:	bf00      	nop
 80020ea:	3714      	adds	r7, #20
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr
 80020f4:	40023800 	.word	0x40023800

080020f8 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b085      	sub	sp, #20
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8002100:	4b08      	ldr	r3, [pc, #32]	@ (8002124 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002102:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002104:	4907      	ldr	r1, [pc, #28]	@ (8002124 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4313      	orrs	r3, r2
 800210a:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800210c:	4b05      	ldr	r3, [pc, #20]	@ (8002124 <LL_APB1_GRP1_EnableClock+0x2c>)
 800210e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	4013      	ands	r3, r2
 8002114:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002116:	68fb      	ldr	r3, [r7, #12]
}
 8002118:	bf00      	nop
 800211a:	3714      	adds	r7, #20
 800211c:	46bd      	mov	sp, r7
 800211e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002122:	4770      	bx	lr
 8002124:	40023800 	.word	0x40023800

08002128 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8002128:	b480      	push	{r7}
 800212a:	b085      	sub	sp, #20
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8002130:	4b08      	ldr	r3, [pc, #32]	@ (8002154 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002132:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002134:	4907      	ldr	r1, [pc, #28]	@ (8002154 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4313      	orrs	r3, r2
 800213a:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800213c:	4b05      	ldr	r3, [pc, #20]	@ (8002154 <LL_APB2_GRP1_EnableClock+0x2c>)
 800213e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	4013      	ands	r3, r2
 8002144:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002146:	68fb      	ldr	r3, [r7, #12]
}
 8002148:	bf00      	nop
 800214a:	3714      	adds	r7, #20
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr
 8002154:	40023800 	.word	0x40023800

08002158 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8002160:	4b06      	ldr	r3, [pc, #24]	@ (800217c <LL_FLASH_SetLatency+0x24>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f023 0207 	bic.w	r2, r3, #7
 8002168:	4904      	ldr	r1, [pc, #16]	@ (800217c <LL_FLASH_SetLatency+0x24>)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4313      	orrs	r3, r2
 800216e:	600b      	str	r3, [r1, #0]
}
 8002170:	bf00      	nop
 8002172:	370c      	adds	r7, #12
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr
 800217c:	40023c00 	.word	0x40023c00

08002180 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8002184:	4b04      	ldr	r3, [pc, #16]	@ (8002198 <LL_FLASH_GetLatency+0x18>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 0307 	and.w	r3, r3, #7
}
 800218c:	4618      	mov	r0, r3
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr
 8002196:	bf00      	nop
 8002198:	40023c00 	.word	0x40023c00

0800219c <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 80021a4:	4b06      	ldr	r3, [pc, #24]	@ (80021c0 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80021ac:	4904      	ldr	r1, [pc, #16]	@ (80021c0 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	4313      	orrs	r3, r2
 80021b2:	600b      	str	r3, [r1, #0]
}
 80021b4:	bf00      	nop
 80021b6:	370c      	adds	r7, #12
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr
 80021c0:	40007000 	.word	0x40007000

080021c4 <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 80021c8:	4b07      	ldr	r3, [pc, #28]	@ (80021e8 <LL_PWR_IsActiveFlag_VOS+0x24>)
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80021d4:	bf0c      	ite	eq
 80021d6:	2301      	moveq	r3, #1
 80021d8:	2300      	movne	r3, #0
 80021da:	b2db      	uxtb	r3, r3
}
 80021dc:	4618      	mov	r0, r3
 80021de:	46bd      	mov	sp, r7
 80021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e4:	4770      	bx	lr
 80021e6:	bf00      	nop
 80021e8:	40007000 	.word	0x40007000

080021ec <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f043 0201 	orr.w	r2, r3, #1
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	601a      	str	r2, [r3, #0]
}
 8002200:	bf00      	nop
 8002202:	370c      	adds	r7, #12
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr

0800220c <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	601a      	str	r2, [r3, #0]
}
 8002220:	bf00      	nop
 8002222:	370c      	adds	r7, #12
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr

0800222c <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6a1a      	ldr	r2, [r3, #32]
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	431a      	orrs	r2, r3
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	621a      	str	r2, [r3, #32]
}
 8002242:	bf00      	nop
 8002244:	370c      	adds	r7, #12
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr
	...

08002250 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8002250:	b480      	push	{r7}
 8002252:	b085      	sub	sp, #20
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	2b01      	cmp	r3, #1
 800225e:	d01c      	beq.n	800229a <LL_TIM_OC_DisableFast+0x4a>
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	2b04      	cmp	r3, #4
 8002264:	d017      	beq.n	8002296 <LL_TIM_OC_DisableFast+0x46>
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	2b10      	cmp	r3, #16
 800226a:	d012      	beq.n	8002292 <LL_TIM_OC_DisableFast+0x42>
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	2b40      	cmp	r3, #64	@ 0x40
 8002270:	d00d      	beq.n	800228e <LL_TIM_OC_DisableFast+0x3e>
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002278:	d007      	beq.n	800228a <LL_TIM_OC_DisableFast+0x3a>
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002280:	d101      	bne.n	8002286 <LL_TIM_OC_DisableFast+0x36>
 8002282:	2305      	movs	r3, #5
 8002284:	e00a      	b.n	800229c <LL_TIM_OC_DisableFast+0x4c>
 8002286:	2306      	movs	r3, #6
 8002288:	e008      	b.n	800229c <LL_TIM_OC_DisableFast+0x4c>
 800228a:	2304      	movs	r3, #4
 800228c:	e006      	b.n	800229c <LL_TIM_OC_DisableFast+0x4c>
 800228e:	2303      	movs	r3, #3
 8002290:	e004      	b.n	800229c <LL_TIM_OC_DisableFast+0x4c>
 8002292:	2302      	movs	r3, #2
 8002294:	e002      	b.n	800229c <LL_TIM_OC_DisableFast+0x4c>
 8002296:	2301      	movs	r3, #1
 8002298:	e000      	b.n	800229c <LL_TIM_OC_DisableFast+0x4c>
 800229a:	2300      	movs	r3, #0
 800229c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	3318      	adds	r3, #24
 80022a2:	4619      	mov	r1, r3
 80022a4:	7bfb      	ldrb	r3, [r7, #15]
 80022a6:	4a0b      	ldr	r2, [pc, #44]	@ (80022d4 <LL_TIM_OC_DisableFast+0x84>)
 80022a8:	5cd3      	ldrb	r3, [r2, r3]
 80022aa:	440b      	add	r3, r1
 80022ac:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	681a      	ldr	r2, [r3, #0]
 80022b2:	7bfb      	ldrb	r3, [r7, #15]
 80022b4:	4908      	ldr	r1, [pc, #32]	@ (80022d8 <LL_TIM_OC_DisableFast+0x88>)
 80022b6:	5ccb      	ldrb	r3, [r1, r3]
 80022b8:	4619      	mov	r1, r3
 80022ba:	2304      	movs	r3, #4
 80022bc:	408b      	lsls	r3, r1
 80022be:	43db      	mvns	r3, r3
 80022c0:	401a      	ands	r2, r3
 80022c2:	68bb      	ldr	r3, [r7, #8]
 80022c4:	601a      	str	r2, [r3, #0]

}
 80022c6:	bf00      	nop
 80022c8:	3714      	adds	r7, #20
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr
 80022d2:	bf00      	nop
 80022d4:	08005f78 	.word	0x08005f78
 80022d8:	08005f80 	.word	0x08005f80

080022dc <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 80022dc:	b480      	push	{r7}
 80022de:	b085      	sub	sp, #20
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d01c      	beq.n	8002326 <LL_TIM_OC_EnablePreload+0x4a>
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	2b04      	cmp	r3, #4
 80022f0:	d017      	beq.n	8002322 <LL_TIM_OC_EnablePreload+0x46>
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	2b10      	cmp	r3, #16
 80022f6:	d012      	beq.n	800231e <LL_TIM_OC_EnablePreload+0x42>
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	2b40      	cmp	r3, #64	@ 0x40
 80022fc:	d00d      	beq.n	800231a <LL_TIM_OC_EnablePreload+0x3e>
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002304:	d007      	beq.n	8002316 <LL_TIM_OC_EnablePreload+0x3a>
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800230c:	d101      	bne.n	8002312 <LL_TIM_OC_EnablePreload+0x36>
 800230e:	2305      	movs	r3, #5
 8002310:	e00a      	b.n	8002328 <LL_TIM_OC_EnablePreload+0x4c>
 8002312:	2306      	movs	r3, #6
 8002314:	e008      	b.n	8002328 <LL_TIM_OC_EnablePreload+0x4c>
 8002316:	2304      	movs	r3, #4
 8002318:	e006      	b.n	8002328 <LL_TIM_OC_EnablePreload+0x4c>
 800231a:	2303      	movs	r3, #3
 800231c:	e004      	b.n	8002328 <LL_TIM_OC_EnablePreload+0x4c>
 800231e:	2302      	movs	r3, #2
 8002320:	e002      	b.n	8002328 <LL_TIM_OC_EnablePreload+0x4c>
 8002322:	2301      	movs	r3, #1
 8002324:	e000      	b.n	8002328 <LL_TIM_OC_EnablePreload+0x4c>
 8002326:	2300      	movs	r3, #0
 8002328:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	3318      	adds	r3, #24
 800232e:	4619      	mov	r1, r3
 8002330:	7bfb      	ldrb	r3, [r7, #15]
 8002332:	4a0a      	ldr	r2, [pc, #40]	@ (800235c <LL_TIM_OC_EnablePreload+0x80>)
 8002334:	5cd3      	ldrb	r3, [r2, r3]
 8002336:	440b      	add	r3, r1
 8002338:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	7bfb      	ldrb	r3, [r7, #15]
 8002340:	4907      	ldr	r1, [pc, #28]	@ (8002360 <LL_TIM_OC_EnablePreload+0x84>)
 8002342:	5ccb      	ldrb	r3, [r1, r3]
 8002344:	4619      	mov	r1, r3
 8002346:	2308      	movs	r3, #8
 8002348:	408b      	lsls	r3, r1
 800234a:	431a      	orrs	r2, r3
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	601a      	str	r2, [r3, #0]
}
 8002350:	bf00      	nop
 8002352:	3714      	adds	r7, #20
 8002354:	46bd      	mov	sp, r7
 8002356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235a:	4770      	bx	lr
 800235c:	08005f78 	.word	0x08005f78
 8002360:	08005f80 	.word	0x08005f80

08002364 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8002364:	b480      	push	{r7}
 8002366:	b083      	sub	sp, #12
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
 800236c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002376:	f023 0307 	bic.w	r3, r3, #7
 800237a:	683a      	ldr	r2, [r7, #0]
 800237c:	431a      	orrs	r2, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	609a      	str	r2, [r3, #8]
}
 8002382:	bf00      	nop
 8002384:	370c      	adds	r7, #12
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr

0800238e <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 800238e:	b480      	push	{r7}
 8002390:	b083      	sub	sp, #12
 8002392:	af00      	add	r7, sp, #0
 8002394:	6078      	str	r0, [r7, #4]
 8002396:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	431a      	orrs	r2, r3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	605a      	str	r2, [r3, #4]
}
 80023a8:	bf00      	nop
 80023aa:	370c      	adds	r7, #12
 80023ac:	46bd      	mov	sp, r7
 80023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b2:	4770      	bx	lr

080023b4 <LL_TIM_EnableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_EnableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	609a      	str	r2, [r3, #8]
}
 80023c8:	bf00      	nop
 80023ca:	370c      	adds	r7, #12
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr

080023d4 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	609a      	str	r2, [r3, #8]
}
 80023e8:	bf00      	nop
 80023ea:	370c      	adds	r7, #12
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr

080023f4 <LL_TIM_EnableAllOutputs>:
  * @rmtoll BDTR         MOE           LL_TIM_EnableAllOutputs
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002400:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	645a      	str	r2, [r3, #68]	@ 0x44
}
 8002408:	bf00      	nop
 800240a:	370c      	adds	r7, #12
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr

08002414 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8002414:	b480      	push	{r7}
 8002416:	b083      	sub	sp, #12
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	68db      	ldr	r3, [r3, #12]
 8002420:	f043 0201 	orr.w	r2, r3, #1
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	60da      	str	r2, [r3, #12]
}
 8002428:	bf00      	nop
 800242a:	370c      	adds	r7, #12
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr

08002434 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8002434:	b480      	push	{r7}
 8002436:	b083      	sub	sp, #12
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	68db      	ldr	r3, [r3, #12]
 8002440:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	60da      	str	r2, [r3, #12]
}
 8002448:	bf00      	nop
 800244a:	370c      	adds	r7, #12
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr

08002454 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8002454:	b480      	push	{r7}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	691b      	ldr	r3, [r3, #16]
 8002460:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	695b      	ldr	r3, [r3, #20]
 800246c:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	615a      	str	r2, [r3, #20]
}
 8002474:	bf00      	nop
 8002476:	370c      	adds	r7, #12
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr

08002480 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8002484:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002488:	f7ff fe4e 	bl	8002128 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 800248c:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8002490:	f7ff fe32 	bl	80020f8 <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002494:	2007      	movs	r0, #7
 8002496:	f7ff fa03 	bl	80018a0 <__NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800249a:	f000 f817 	bl	80024cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800249e:	f000 fbc9 	bl	8002c34 <MX_GPIO_Init>
  MX_DMA_Init();
 80024a2:	f000 fbaf 	bl	8002c04 <MX_DMA_Init>
  MX_TIM3_Init();
 80024a6:	f000 f9eb 	bl	8002880 <MX_TIM3_Init>
  MX_DAC_Init();
 80024aa:	f000 f9a5 	bl	80027f8 <MX_DAC_Init>
  MX_TIM8_Init();
 80024ae:	f000 fa35 	bl	800291c <MX_TIM8_Init>
  MX_ADC1_Init();
 80024b2:	f000 f857 	bl	8002564 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 80024b6:	f000 fb55 	bl	8002b64 <MX_USART2_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  convert_txn_array_to_base64();
 80024ba:	f001 fb53 	bl	8003b64 <convert_txn_array_to_base64>
	  rms_calculation_to_be_placed_in_while_loop();
 80024be:	f000 fe9d 	bl	80031fc <rms_calculation_to_be_placed_in_while_loop>
	  avg_calculation_to_be_placed_in_while_loop();
 80024c2:	f7fe fcf9 	bl	8000eb8 <avg_calculation_to_be_placed_in_while_loop>
	  convert_txn_array_to_base64();
 80024c6:	bf00      	nop
 80024c8:	e7f7      	b.n	80024ba <main+0x3a>
	...

080024cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_5);
 80024d0:	2005      	movs	r0, #5
 80024d2:	f7ff fe41 	bl	8002158 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_5)
 80024d6:	bf00      	nop
 80024d8:	f7ff fe52 	bl	8002180 <LL_FLASH_GetLatency>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b05      	cmp	r3, #5
 80024e0:	d1fa      	bne.n	80024d8 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 80024e2:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80024e6:	f7ff fe59 	bl	800219c <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSI_SetCalibTrimming(16);
 80024ea:	2010      	movs	r0, #16
 80024ec:	f7ff fd2e 	bl	8001f4c <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_Enable();
 80024f0:	f7ff fd0a 	bl	8001f08 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 80024f4:	bf00      	nop
 80024f6:	f7ff fd17 	bl	8001f28 <LL_RCC_HSI_IsReady>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d1fa      	bne.n	80024f6 <SystemClock_Config+0x2a>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_8, 168, LL_RCC_PLLP_DIV_2);
 8002500:	2300      	movs	r3, #0
 8002502:	22a8      	movs	r2, #168	@ 0xa8
 8002504:	2108      	movs	r1, #8
 8002506:	2000      	movs	r0, #0
 8002508:	f7ff fdb8 	bl	800207c <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 800250c:	f7ff fd92 	bl	8002034 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8002510:	bf00      	nop
 8002512:	f7ff fd9f 	bl	8002054 <LL_RCC_PLL_IsReady>
 8002516:	4603      	mov	r3, r0
 8002518:	2b01      	cmp	r3, #1
 800251a:	d1fa      	bne.n	8002512 <SystemClock_Config+0x46>
  {

  }
  while (LL_PWR_IsActiveFlag_VOS() == 0)
 800251c:	bf00      	nop
 800251e:	f7ff fe51 	bl	80021c4 <LL_PWR_IsActiveFlag_VOS>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d0fa      	beq.n	800251e <SystemClock_Config+0x52>
  {
  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8002528:	2000      	movs	r0, #0
 800252a:	f7ff fd47 	bl	8001fbc <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_4);
 800252e:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 8002532:	f7ff fd57 	bl	8001fe4 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 8002536:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800253a:	f7ff fd67 	bl	800200c <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 800253e:	2002      	movs	r0, #2
 8002540:	f7ff fd1a 	bl	8001f78 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8002544:	bf00      	nop
 8002546:	f7ff fd2b 	bl	8001fa0 <LL_RCC_GetSysClkSource>
 800254a:	4603      	mov	r3, r0
 800254c:	2b08      	cmp	r3, #8
 800254e:	d1fa      	bne.n	8002546 <SystemClock_Config+0x7a>
  {

  }
  LL_Init1msTick(168000000);
 8002550:	4803      	ldr	r0, [pc, #12]	@ (8002560 <SystemClock_Config+0x94>)
 8002552:	f002 ff1b 	bl	800538c <LL_Init1msTick>
  LL_SetSystemCoreClock(168000000);
 8002556:	4802      	ldr	r0, [pc, #8]	@ (8002560 <SystemClock_Config+0x94>)
 8002558:	f002 ff26 	bl	80053a8 <LL_SetSystemCoreClock>
}
 800255c:	bf00      	nop
 800255e:	bd80      	pop	{r7, pc}
 8002560:	0a037a00 	.word	0x0a037a00

08002564 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b092      	sub	sp, #72	@ 0x48
 8002568:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 800256a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800256e:	2200      	movs	r2, #0
 8002570:	601a      	str	r2, [r3, #0]
 8002572:	605a      	str	r2, [r3, #4]
 8002574:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8002576:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800257a:	2200      	movs	r2, #0
 800257c:	601a      	str	r2, [r3, #0]
 800257e:	605a      	str	r2, [r3, #4]
 8002580:	609a      	str	r2, [r3, #8]
 8002582:	60da      	str	r2, [r3, #12]
 8002584:	611a      	str	r2, [r3, #16]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 8002586:	f107 0318 	add.w	r3, r7, #24
 800258a:	2200      	movs	r2, #0
 800258c:	601a      	str	r2, [r3, #0]
 800258e:	605a      	str	r2, [r3, #4]
 8002590:	609a      	str	r2, [r3, #8]
 8002592:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002594:	463b      	mov	r3, r7
 8002596:	2200      	movs	r2, #0
 8002598:	601a      	str	r2, [r3, #0]
 800259a:	605a      	str	r2, [r3, #4]
 800259c:	609a      	str	r2, [r3, #8]
 800259e:	60da      	str	r2, [r3, #12]
 80025a0:	611a      	str	r2, [r3, #16]
 80025a2:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC1);
 80025a4:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80025a8:	f7ff fdbe 	bl	8002128 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80025ac:	2004      	movs	r0, #4
 80025ae:	f7ff fd8b 	bl	80020c8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80025b2:	2001      	movs	r0, #1
 80025b4:	f7ff fd88 	bl	80020c8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80025b8:	2002      	movs	r0, #2
 80025ba:	f7ff fd85 	bl	80020c8 <LL_AHB1_GRP1_EnableClock>
  PA0-WKUP   ------> ADC1_IN0
  PA1   ------> ADC1_IN1
  PB0   ------> ADC1_IN8
  PB1   ------> ADC1_IN9
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 80025be:	230f      	movs	r3, #15
 80025c0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80025c2:	2303      	movs	r3, #3
 80025c4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80025c6:	2300      	movs	r3, #0
 80025c8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025ca:	463b      	mov	r3, r7
 80025cc:	4619      	mov	r1, r3
 80025ce:	487c      	ldr	r0, [pc, #496]	@ (80027c0 <MX_ADC1_Init+0x25c>)
 80025d0:	f001 feeb 	bl	80043aa <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1;
 80025d4:	2303      	movs	r3, #3
 80025d6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80025d8:	2303      	movs	r3, #3
 80025da:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80025dc:	2300      	movs	r3, #0
 80025de:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025e0:	463b      	mov	r3, r7
 80025e2:	4619      	mov	r1, r3
 80025e4:	4877      	ldr	r0, [pc, #476]	@ (80027c4 <MX_ADC1_Init+0x260>)
 80025e6:	f001 fee0 	bl	80043aa <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1;
 80025ea:	2303      	movs	r3, #3
 80025ec:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80025ee:	2303      	movs	r3, #3
 80025f0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80025f2:	2300      	movs	r3, #0
 80025f4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025f6:	463b      	mov	r3, r7
 80025f8:	4619      	mov	r1, r3
 80025fa:	4873      	ldr	r0, [pc, #460]	@ (80027c8 <MX_ADC1_Init+0x264>)
 80025fc:	f001 fed5 	bl	80043aa <LL_GPIO_Init>

  /* ADC1 DMA Init */

  /* ADC1 Init */
  LL_DMA_SetChannelSelection(DMA2, LL_DMA_STREAM_0, LL_DMA_CHANNEL_0);
 8002600:	2200      	movs	r2, #0
 8002602:	2100      	movs	r1, #0
 8002604:	4871      	ldr	r0, [pc, #452]	@ (80027cc <MX_ADC1_Init+0x268>)
 8002606:	f7ff fc0b 	bl	8001e20 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA2, LL_DMA_STREAM_0, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 800260a:	2200      	movs	r2, #0
 800260c:	2100      	movs	r1, #0
 800260e:	486f      	ldr	r0, [pc, #444]	@ (80027cc <MX_ADC1_Init+0x268>)
 8002610:	f7ff fae6 	bl	8001be0 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA2, LL_DMA_STREAM_0, LL_DMA_PRIORITY_HIGH);
 8002614:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002618:	2100      	movs	r1, #0
 800261a:	486c      	ldr	r0, [pc, #432]	@ (80027cc <MX_ADC1_Init+0x268>)
 800261c:	f7ff fbb8 	bl	8001d90 <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA2, LL_DMA_STREAM_0, LL_DMA_MODE_CIRCULAR);
 8002620:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002624:	2100      	movs	r1, #0
 8002626:	4869      	ldr	r0, [pc, #420]	@ (80027cc <MX_ADC1_Init+0x268>)
 8002628:	f7ff fafe 	bl	8001c28 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA2, LL_DMA_STREAM_0, LL_DMA_PERIPH_NOINCREMENT);
 800262c:	2200      	movs	r2, #0
 800262e:	2100      	movs	r1, #0
 8002630:	4866      	ldr	r0, [pc, #408]	@ (80027cc <MX_ADC1_Init+0x268>)
 8002632:	f7ff fb1d 	bl	8001c70 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA2, LL_DMA_STREAM_0, LL_DMA_MEMORY_INCREMENT);
 8002636:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800263a:	2100      	movs	r1, #0
 800263c:	4863      	ldr	r0, [pc, #396]	@ (80027cc <MX_ADC1_Init+0x268>)
 800263e:	f7ff fb3b 	bl	8001cb8 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA2, LL_DMA_STREAM_0, LL_DMA_PDATAALIGN_HALFWORD);
 8002642:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002646:	2100      	movs	r1, #0
 8002648:	4860      	ldr	r0, [pc, #384]	@ (80027cc <MX_ADC1_Init+0x268>)
 800264a:	f7ff fb59 	bl	8001d00 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA2, LL_DMA_STREAM_0, LL_DMA_MDATAALIGN_HALFWORD);
 800264e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002652:	2100      	movs	r1, #0
 8002654:	485d      	ldr	r0, [pc, #372]	@ (80027cc <MX_ADC1_Init+0x268>)
 8002656:	f7ff fb77 	bl	8001d48 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA2, LL_DMA_STREAM_0);
 800265a:	2100      	movs	r1, #0
 800265c:	485b      	ldr	r0, [pc, #364]	@ (80027cc <MX_ADC1_Init+0x268>)
 800265e:	f7ff fc03 	bl	8001e68 <LL_DMA_DisableFifoMode>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8002662:	2300      	movs	r3, #0
 8002664:	63fb      	str	r3, [r7, #60]	@ 0x3c
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8002666:	2300      	movs	r3, #0
 8002668:	643b      	str	r3, [r7, #64]	@ 0x40
  ADC_InitStruct.SequencersScanMode = LL_ADC_SEQ_SCAN_ENABLE;
 800266a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800266e:	647b      	str	r3, [r7, #68]	@ 0x44
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8002670:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002674:	4619      	mov	r1, r3
 8002676:	4856      	ldr	r0, [pc, #344]	@ (80027d0 <MX_ADC1_Init+0x26c>)
 8002678:	f001 fc6e 	bl	8003f58 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_EXT_TIM8_TRGO;
 800267c:	f04f 53f0 	mov.w	r3, #503316480	@ 0x1e000000
 8002680:	62bb      	str	r3, [r7, #40]	@ 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS;
 8002682:	f44f 03e0 	mov.w	r3, #7340032	@ 0x700000
 8002686:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8002688:	2300      	movs	r3, #0
 800268a:	633b      	str	r3, [r7, #48]	@ 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 800268c:	2300      	movs	r3, #0
 800268e:	637b      	str	r3, [r7, #52]	@ 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_UNLIMITED;
 8002690:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002694:	63bb      	str	r3, [r7, #56]	@ 0x38
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8002696:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800269a:	4619      	mov	r1, r3
 800269c:	484c      	ldr	r0, [pc, #304]	@ (80027d0 <MX_ADC1_Init+0x26c>)
 800269e:	f001 fc87 	bl	8003fb0 <LL_ADC_REG_Init>
  LL_ADC_REG_SetFlagEndOfConversion(ADC1, LL_ADC_REG_FLAG_EOC_UNITARY_CONV);
 80026a2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80026a6:	484a      	ldr	r0, [pc, #296]	@ (80027d0 <MX_ADC1_Init+0x26c>)
 80026a8:	f7ff f9e4 	bl	8001a74 <LL_ADC_REG_SetFlagEndOfConversion>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_SYNC_PCLK_DIV4;
 80026ac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80026b0:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 80026b2:	2300      	movs	r3, #0
 80026b4:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 80026b6:	f107 0318 	add.w	r3, r7, #24
 80026ba:	4619      	mov	r1, r3
 80026bc:	4845      	ldr	r0, [pc, #276]	@ (80027d4 <MX_ADC1_Init+0x270>)
 80026be:	f001 fc03 	bl	8003ec8 <LL_ADC_CommonInit>
  LL_ADC_REG_StartConversionExtTrig(ADC1, LL_ADC_REG_TRIG_EXT_RISING);
 80026c2:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 80026c6:	4842      	ldr	r0, [pc, #264]	@ (80027d0 <MX_ADC1_Init+0x26c>)
 80026c8:	f7ff fa58 	bl	8001b7c <LL_ADC_REG_StartConversionExtTrig>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_0);
 80026cc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80026d0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80026d4:	483e      	ldr	r0, [pc, #248]	@ (80027d0 <MX_ADC1_Init+0x26c>)
 80026d6:	f7ff f990 	bl	80019fa <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_0, LL_ADC_SAMPLINGTIME_3CYCLES);
 80026da:	2200      	movs	r2, #0
 80026dc:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80026e0:	483b      	ldr	r0, [pc, #236]	@ (80027d0 <MX_ADC1_Init+0x26c>)
 80026e2:	f7ff f9da 	bl	8001a9a <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_1);
 80026e6:	4a3c      	ldr	r2, [pc, #240]	@ (80027d8 <MX_ADC1_Init+0x274>)
 80026e8:	f240 2105 	movw	r1, #517	@ 0x205
 80026ec:	4838      	ldr	r0, [pc, #224]	@ (80027d0 <MX_ADC1_Init+0x26c>)
 80026ee:	f7ff f984 	bl	80019fa <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_3CYCLES);
 80026f2:	2200      	movs	r2, #0
 80026f4:	4938      	ldr	r1, [pc, #224]	@ (80027d8 <MX_ADC1_Init+0x274>)
 80026f6:	4836      	ldr	r0, [pc, #216]	@ (80027d0 <MX_ADC1_Init+0x26c>)
 80026f8:	f7ff f9cf 	bl	8001a9a <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_3, LL_ADC_CHANNEL_8);
 80026fc:	4a37      	ldr	r2, [pc, #220]	@ (80027dc <MX_ADC1_Init+0x278>)
 80026fe:	f240 210a 	movw	r1, #522	@ 0x20a
 8002702:	4833      	ldr	r0, [pc, #204]	@ (80027d0 <MX_ADC1_Init+0x26c>)
 8002704:	f7ff f979 	bl	80019fa <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_8, LL_ADC_SAMPLINGTIME_3CYCLES);
 8002708:	2200      	movs	r2, #0
 800270a:	4934      	ldr	r1, [pc, #208]	@ (80027dc <MX_ADC1_Init+0x278>)
 800270c:	4830      	ldr	r0, [pc, #192]	@ (80027d0 <MX_ADC1_Init+0x26c>)
 800270e:	f7ff f9c4 	bl	8001a9a <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_4, LL_ADC_CHANNEL_9);
 8002712:	4a33      	ldr	r2, [pc, #204]	@ (80027e0 <MX_ADC1_Init+0x27c>)
 8002714:	f240 210f 	movw	r1, #527	@ 0x20f
 8002718:	482d      	ldr	r0, [pc, #180]	@ (80027d0 <MX_ADC1_Init+0x26c>)
 800271a:	f7ff f96e 	bl	80019fa <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_9, LL_ADC_SAMPLINGTIME_3CYCLES);
 800271e:	2200      	movs	r2, #0
 8002720:	492f      	ldr	r1, [pc, #188]	@ (80027e0 <MX_ADC1_Init+0x27c>)
 8002722:	482b      	ldr	r0, [pc, #172]	@ (80027d0 <MX_ADC1_Init+0x26c>)
 8002724:	f7ff f9b9 	bl	8001a9a <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_5, LL_ADC_CHANNEL_10);
 8002728:	220a      	movs	r2, #10
 800272a:	f44f 7105 	mov.w	r1, #532	@ 0x214
 800272e:	4828      	ldr	r0, [pc, #160]	@ (80027d0 <MX_ADC1_Init+0x26c>)
 8002730:	f7ff f963 	bl	80019fa <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_10, LL_ADC_SAMPLINGTIME_3CYCLES);
 8002734:	2200      	movs	r2, #0
 8002736:	210a      	movs	r1, #10
 8002738:	4825      	ldr	r0, [pc, #148]	@ (80027d0 <MX_ADC1_Init+0x26c>)
 800273a:	f7ff f9ae 	bl	8001a9a <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_6, LL_ADC_CHANNEL_11);
 800273e:	4a29      	ldr	r2, [pc, #164]	@ (80027e4 <MX_ADC1_Init+0x280>)
 8002740:	f240 2119 	movw	r1, #537	@ 0x219
 8002744:	4822      	ldr	r0, [pc, #136]	@ (80027d0 <MX_ADC1_Init+0x26c>)
 8002746:	f7ff f958 	bl	80019fa <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_11, LL_ADC_SAMPLINGTIME_3CYCLES);
 800274a:	2200      	movs	r2, #0
 800274c:	4925      	ldr	r1, [pc, #148]	@ (80027e4 <MX_ADC1_Init+0x280>)
 800274e:	4820      	ldr	r0, [pc, #128]	@ (80027d0 <MX_ADC1_Init+0x26c>)
 8002750:	f7ff f9a3 	bl	8001a9a <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_7, LL_ADC_CHANNEL_12);
 8002754:	4a24      	ldr	r2, [pc, #144]	@ (80027e8 <MX_ADC1_Init+0x284>)
 8002756:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800275a:	481d      	ldr	r0, [pc, #116]	@ (80027d0 <MX_ADC1_Init+0x26c>)
 800275c:	f7ff f94d 	bl	80019fa <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_12, LL_ADC_SAMPLINGTIME_3CYCLES);
 8002760:	2200      	movs	r2, #0
 8002762:	4921      	ldr	r1, [pc, #132]	@ (80027e8 <MX_ADC1_Init+0x284>)
 8002764:	481a      	ldr	r0, [pc, #104]	@ (80027d0 <MX_ADC1_Init+0x26c>)
 8002766:	f7ff f998 	bl	8001a9a <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_8, LL_ADC_CHANNEL_13);
 800276a:	4a20      	ldr	r2, [pc, #128]	@ (80027ec <MX_ADC1_Init+0x288>)
 800276c:	f240 1105 	movw	r1, #261	@ 0x105
 8002770:	4817      	ldr	r0, [pc, #92]	@ (80027d0 <MX_ADC1_Init+0x26c>)
 8002772:	f7ff f942 	bl	80019fa <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_13, LL_ADC_SAMPLINGTIME_3CYCLES);
 8002776:	2200      	movs	r2, #0
 8002778:	491c      	ldr	r1, [pc, #112]	@ (80027ec <MX_ADC1_Init+0x288>)
 800277a:	4815      	ldr	r0, [pc, #84]	@ (80027d0 <MX_ADC1_Init+0x26c>)
 800277c:	f7ff f98d 	bl	8001a9a <LL_ADC_SetChannelSamplingTime>
  /* USER CODE BEGIN ADC1_Init 2 */


  LL_DMA_SetMemoryAddress(DMA2, LL_DMA_STREAM_0, (uint32_t)adc_buffer);
 8002780:	4b1b      	ldr	r3, [pc, #108]	@ (80027f0 <MX_ADC1_Init+0x28c>)
 8002782:	461a      	mov	r2, r3
 8002784:	2100      	movs	r1, #0
 8002786:	4811      	ldr	r0, [pc, #68]	@ (80027cc <MX_ADC1_Init+0x268>)
 8002788:	f7ff fb8e 	bl	8001ea8 <LL_DMA_SetMemoryAddress>
  LL_DMA_SetPeriphAddress(DMA2, LL_DMA_STREAM_0, (uint32_t)&ADC1->DR);
 800278c:	4a19      	ldr	r2, [pc, #100]	@ (80027f4 <MX_ADC1_Init+0x290>)
 800278e:	2100      	movs	r1, #0
 8002790:	480e      	ldr	r0, [pc, #56]	@ (80027cc <MX_ADC1_Init+0x268>)
 8002792:	f7ff fba1 	bl	8001ed8 <LL_DMA_SetPeriphAddress>
  LL_DMA_SetDataLength(DMA2, LL_DMA_STREAM_0, ADC_LENGHT);
 8002796:	2208      	movs	r2, #8
 8002798:	2100      	movs	r1, #0
 800279a:	480c      	ldr	r0, [pc, #48]	@ (80027cc <MX_ADC1_Init+0x268>)
 800279c:	f7ff fb1c 	bl	8001dd8 <LL_DMA_SetDataLength>
  LL_DMA_EnableStream(DMA2, LL_DMA_STREAM_0);
 80027a0:	2100      	movs	r1, #0
 80027a2:	480a      	ldr	r0, [pc, #40]	@ (80027cc <MX_ADC1_Init+0x268>)
 80027a4:	f7ff f9fc 	bl	8001ba0 <LL_DMA_EnableStream>

  LL_ADC_Enable(ADC1);
 80027a8:	4809      	ldr	r0, [pc, #36]	@ (80027d0 <MX_ADC1_Init+0x26c>)
 80027aa:	f7ff f9d7 	bl	8001b5c <LL_ADC_Enable>
  LL_ADC_REG_StartConversionExtTrig(ADC1, LL_ADC_REG_TRIG_EXT_RISING);
 80027ae:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 80027b2:	4807      	ldr	r0, [pc, #28]	@ (80027d0 <MX_ADC1_Init+0x26c>)
 80027b4:	f7ff f9e2 	bl	8001b7c <LL_ADC_REG_StartConversionExtTrig>

  /* USER CODE END ADC1_Init 2 */

}
 80027b8:	bf00      	nop
 80027ba:	3748      	adds	r7, #72	@ 0x48
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	40020800 	.word	0x40020800
 80027c4:	40020000 	.word	0x40020000
 80027c8:	40020400 	.word	0x40020400
 80027cc:	40026400 	.word	0x40026400
 80027d0:	40012000 	.word	0x40012000
 80027d4:	40012300 	.word	0x40012300
 80027d8:	02300001 	.word	0x02300001
 80027dc:	03800008 	.word	0x03800008
 80027e0:	03b00009 	.word	0x03b00009
 80027e4:	0030000b 	.word	0x0030000b
 80027e8:	0060000c 	.word	0x0060000c
 80027ec:	0090000d 	.word	0x0090000d
 80027f0:	200002a0 	.word	0x200002a0
 80027f4:	4001204c 	.word	0x4001204c

080027f8 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b08a      	sub	sp, #40	@ 0x28
 80027fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  LL_DAC_InitTypeDef DAC_InitStruct = {0};
 80027fe:	f107 0318 	add.w	r3, r7, #24
 8002802:	2200      	movs	r2, #0
 8002804:	601a      	str	r2, [r3, #0]
 8002806:	605a      	str	r2, [r3, #4]
 8002808:	609a      	str	r2, [r3, #8]
 800280a:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800280c:	463b      	mov	r3, r7
 800280e:	2200      	movs	r2, #0
 8002810:	601a      	str	r2, [r3, #0]
 8002812:	605a      	str	r2, [r3, #4]
 8002814:	609a      	str	r2, [r3, #8]
 8002816:	60da      	str	r2, [r3, #12]
 8002818:	611a      	str	r2, [r3, #16]
 800281a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_DAC1);
 800281c:	f04f 5000 	mov.w	r0, #536870912	@ 0x20000000
 8002820:	f7ff fc6a 	bl	80020f8 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002824:	2001      	movs	r0, #1
 8002826:	f7ff fc4f 	bl	80020c8 <LL_AHB1_GRP1_EnableClock>
  /**DAC GPIO Configuration
  PA4   ------> DAC_OUT1
  PA5   ------> DAC_OUT2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 800282a:	2330      	movs	r3, #48	@ 0x30
 800282c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800282e:	2303      	movs	r3, #3
 8002830:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002832:	2300      	movs	r3, #0
 8002834:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002836:	463b      	mov	r3, r7
 8002838:	4619      	mov	r1, r3
 800283a:	480d      	ldr	r0, [pc, #52]	@ (8002870 <MX_DAC_Init+0x78>)
 800283c:	f001 fdb5 	bl	80043aa <LL_GPIO_Init>

  /* USER CODE END DAC_Init 1 */

  /** DAC channel OUT1 config
  */
  DAC_InitStruct.TriggerSource = LL_DAC_TRIG_SOFTWARE;
 8002840:	2338      	movs	r3, #56	@ 0x38
 8002842:	61bb      	str	r3, [r7, #24]
  DAC_InitStruct.WaveAutoGeneration = LL_DAC_WAVE_AUTO_GENERATION_NONE;
 8002844:	2300      	movs	r3, #0
 8002846:	61fb      	str	r3, [r7, #28]
  DAC_InitStruct.OutputBuffer = LL_DAC_OUTPUT_BUFFER_ENABLE;
 8002848:	2300      	movs	r3, #0
 800284a:	627b      	str	r3, [r7, #36]	@ 0x24
  LL_DAC_Init(DAC, LL_DAC_CHANNEL_1, &DAC_InitStruct);
 800284c:	f107 0318 	add.w	r3, r7, #24
 8002850:	461a      	mov	r2, r3
 8002852:	4908      	ldr	r1, [pc, #32]	@ (8002874 <MX_DAC_Init+0x7c>)
 8002854:	4808      	ldr	r0, [pc, #32]	@ (8002878 <MX_DAC_Init+0x80>)
 8002856:	f001 fc0c 	bl	8004072 <LL_DAC_Init>

  /** DAC channel OUT2 config
  */
  LL_DAC_Init(DAC, LL_DAC_CHANNEL_2, &DAC_InitStruct);
 800285a:	f107 0318 	add.w	r3, r7, #24
 800285e:	461a      	mov	r2, r3
 8002860:	4906      	ldr	r1, [pc, #24]	@ (800287c <MX_DAC_Init+0x84>)
 8002862:	4805      	ldr	r0, [pc, #20]	@ (8002878 <MX_DAC_Init+0x80>)
 8002864:	f001 fc05 	bl	8004072 <LL_DAC_Init>
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8002868:	bf00      	nop
 800286a:	3728      	adds	r7, #40	@ 0x28
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}
 8002870:	40020000 	.word	0x40020000
 8002874:	02100001 	.word	0x02100001
 8002878:	40007400 	.word	0x40007400
 800287c:	15430012 	.word	0x15430012

08002880 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b086      	sub	sp, #24
 8002884:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002886:	1d3b      	adds	r3, r7, #4
 8002888:	2200      	movs	r2, #0
 800288a:	601a      	str	r2, [r3, #0]
 800288c:	605a      	str	r2, [r3, #4]
 800288e:	609a      	str	r2, [r3, #8]
 8002890:	60da      	str	r2, [r3, #12]
 8002892:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8002894:	2002      	movs	r0, #2
 8002896:	f7ff fc2f 	bl	80020f8 <LL_APB1_GRP1_EnableClock>

  /* TIM3 interrupt Init */
  NVIC_SetPriority(TIM3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800289a:	f7ff f825 	bl	80018e8 <__NVIC_GetPriorityGrouping>
 800289e:	4603      	mov	r3, r0
 80028a0:	2200      	movs	r2, #0
 80028a2:	2100      	movs	r1, #0
 80028a4:	4618      	mov	r0, r3
 80028a6:	f7ff f875 	bl	8001994 <NVIC_EncodePriority>
 80028aa:	4603      	mov	r3, r0
 80028ac:	4619      	mov	r1, r3
 80028ae:	201d      	movs	r0, #29
 80028b0:	f7ff f846 	bl	8001940 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM3_IRQn);
 80028b4:	201d      	movs	r0, #29
 80028b6:	f7ff f825 	bl	8001904 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM3_Init 1 */

  TIM_InitStruct.Prescaler = 83;
 80028ba:	2353      	movs	r3, #83	@ 0x53
 80028bc:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80028be:	2300      	movs	r3, #0
 80028c0:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = timer3_variables.Tim3_ARR_Value;
 80028c2:	4b14      	ldr	r3, [pc, #80]	@ (8002914 <MX_TIM3_Init+0x94>)
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	60fb      	str	r3, [r7, #12]

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 83;
 80028c8:	2353      	movs	r3, #83	@ 0x53
 80028ca:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80028cc:	2300      	movs	r3, #0
 80028ce:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 55;
 80028d0:	2337      	movs	r3, #55	@ 0x37
 80028d2:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80028d4:	2300      	movs	r3, #0
 80028d6:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 80028d8:	1d3b      	adds	r3, r7, #4
 80028da:	4619      	mov	r1, r3
 80028dc:	480e      	ldr	r0, [pc, #56]	@ (8002918 <MX_TIM3_Init+0x98>)
 80028de:	f001 ff91 	bl	8004804 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 80028e2:	480d      	ldr	r0, [pc, #52]	@ (8002918 <MX_TIM3_Init+0x98>)
 80028e4:	f7ff fc92 	bl	800220c <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 80028e8:	2100      	movs	r1, #0
 80028ea:	480b      	ldr	r0, [pc, #44]	@ (8002918 <MX_TIM3_Init+0x98>)
 80028ec:	f7ff fd3a 	bl	8002364 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 80028f0:	2100      	movs	r1, #0
 80028f2:	4809      	ldr	r0, [pc, #36]	@ (8002918 <MX_TIM3_Init+0x98>)
 80028f4:	f7ff fd4b 	bl	800238e <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 80028f8:	4807      	ldr	r0, [pc, #28]	@ (8002918 <MX_TIM3_Init+0x98>)
 80028fa:	f7ff fd6b 	bl	80023d4 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  LL_TIM_EnableIT_UPDATE(TIM3);
 80028fe:	4806      	ldr	r0, [pc, #24]	@ (8002918 <MX_TIM3_Init+0x98>)
 8002900:	f7ff fd88 	bl	8002414 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM3);
 8002904:	4804      	ldr	r0, [pc, #16]	@ (8002918 <MX_TIM3_Init+0x98>)
 8002906:	f7ff fc71 	bl	80021ec <LL_TIM_EnableCounter>

  /* USER CODE END TIM3_Init 2 */

}
 800290a:	bf00      	nop
 800290c:	3718      	adds	r7, #24
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	2000009c 	.word	0x2000009c
 8002918:	40000400 	.word	0x40000400

0800291c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b09a      	sub	sp, #104	@ 0x68
 8002920:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002922:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002926:	2200      	movs	r2, #0
 8002928:	601a      	str	r2, [r3, #0]
 800292a:	605a      	str	r2, [r3, #4]
 800292c:	609a      	str	r2, [r3, #8]
 800292e:	60da      	str	r2, [r3, #12]
 8002930:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8002932:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002936:	2220      	movs	r2, #32
 8002938:	2100      	movs	r1, #0
 800293a:	4618      	mov	r0, r3
 800293c:	f002 fd44 	bl	80053c8 <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8002940:	f107 031c 	add.w	r3, r7, #28
 8002944:	2200      	movs	r2, #0
 8002946:	601a      	str	r2, [r3, #0]
 8002948:	605a      	str	r2, [r3, #4]
 800294a:	609a      	str	r2, [r3, #8]
 800294c:	60da      	str	r2, [r3, #12]
 800294e:	611a      	str	r2, [r3, #16]
 8002950:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002952:	1d3b      	adds	r3, r7, #4
 8002954:	2200      	movs	r2, #0
 8002956:	601a      	str	r2, [r3, #0]
 8002958:	605a      	str	r2, [r3, #4]
 800295a:	609a      	str	r2, [r3, #8]
 800295c:	60da      	str	r2, [r3, #12]
 800295e:	611a      	str	r2, [r3, #16]
 8002960:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM8);
 8002962:	2002      	movs	r0, #2
 8002964:	f7ff fbe0 	bl	8002128 <LL_APB2_GRP1_EnableClock>

  /* TIM8 interrupt Init */
  NVIC_SetPriority(TIM8_UP_TIM13_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002968:	f7fe ffbe 	bl	80018e8 <__NVIC_GetPriorityGrouping>
 800296c:	4603      	mov	r3, r0
 800296e:	2200      	movs	r2, #0
 8002970:	2100      	movs	r1, #0
 8002972:	4618      	mov	r0, r3
 8002974:	f7ff f80e 	bl	8001994 <NVIC_EncodePriority>
 8002978:	4603      	mov	r3, r0
 800297a:	4619      	mov	r1, r3
 800297c:	202c      	movs	r0, #44	@ 0x2c
 800297e:	f7fe ffdf 	bl	8001940 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8002982:	202c      	movs	r0, #44	@ 0x2c
 8002984:	f7fe ffbe 	bl	8001904 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  TIM_InitStruct.Prescaler = 7;
 8002988:	2307      	movs	r3, #7
 800298a:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_CENTER_DOWN;
 800298e:	2320      	movs	r3, #32
 8002990:	65bb      	str	r3, [r7, #88]	@ 0x58
  TIM_InitStruct.Autoreload = 1049;
 8002992:	f240 4319 	movw	r3, #1049	@ 0x419
 8002996:	65fb      	str	r3, [r7, #92]	@ 0x5c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002998:	2300      	movs	r3, #0
 800299a:	663b      	str	r3, [r7, #96]	@ 0x60
  TIM_InitStruct.RepetitionCounter = 1;
 800299c:	2301      	movs	r3, #1
 800299e:	667b      	str	r3, [r7, #100]	@ 0x64
  LL_TIM_Init(TIM8, &TIM_InitStruct);
 80029a0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80029a4:	4619      	mov	r1, r3
 80029a6:	486b      	ldr	r0, [pc, #428]	@ (8002b54 <MX_TIM8_Init+0x238>)
 80029a8:	f001 ff2c 	bl	8004804 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM8);
 80029ac:	4869      	ldr	r0, [pc, #420]	@ (8002b54 <MX_TIM8_Init+0x238>)
 80029ae:	f7ff fc2d 	bl	800220c <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM8, LL_TIM_CLOCKSOURCE_INTERNAL);
 80029b2:	2100      	movs	r1, #0
 80029b4:	4867      	ldr	r0, [pc, #412]	@ (8002b54 <MX_TIM8_Init+0x238>)
 80029b6:	f7ff fcd5 	bl	8002364 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM8, LL_TIM_CHANNEL_CH1);
 80029ba:	2101      	movs	r1, #1
 80029bc:	4865      	ldr	r0, [pc, #404]	@ (8002b54 <MX_TIM8_Init+0x238>)
 80029be:	f7ff fc8d 	bl	80022dc <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80029c2:	2360      	movs	r3, #96	@ 0x60
 80029c4:	637b      	str	r3, [r7, #52]	@ 0x34
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80029c6:	2300      	movs	r3, #0
 80029c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80029ca:	2300      	movs	r3, #0
 80029cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  TIM_OC_InitStruct.CompareValue = 0;
 80029ce:	2300      	movs	r3, #0
 80029d0:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80029d2:	2300      	movs	r3, #0
 80029d4:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 80029d6:	2300      	movs	r3, #0
 80029d8:	64bb      	str	r3, [r7, #72]	@ 0x48
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 80029da:	2300      	movs	r3, #0
 80029dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 80029de:	2300      	movs	r3, #0
 80029e0:	653b      	str	r3, [r7, #80]	@ 0x50
  LL_TIM_OC_Init(TIM8, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80029e2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80029e6:	461a      	mov	r2, r3
 80029e8:	2101      	movs	r1, #1
 80029ea:	485a      	ldr	r0, [pc, #360]	@ (8002b54 <MX_TIM8_Init+0x238>)
 80029ec:	f001 ffa4 	bl	8004938 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM8, LL_TIM_CHANNEL_CH1);
 80029f0:	2101      	movs	r1, #1
 80029f2:	4858      	ldr	r0, [pc, #352]	@ (8002b54 <MX_TIM8_Init+0x238>)
 80029f4:	f7ff fc2c 	bl	8002250 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM8, LL_TIM_CHANNEL_CH2);
 80029f8:	2110      	movs	r1, #16
 80029fa:	4856      	ldr	r0, [pc, #344]	@ (8002b54 <MX_TIM8_Init+0x238>)
 80029fc:	f7ff fc6e 	bl	80022dc <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM8, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8002a00:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002a04:	461a      	mov	r2, r3
 8002a06:	2110      	movs	r1, #16
 8002a08:	4852      	ldr	r0, [pc, #328]	@ (8002b54 <MX_TIM8_Init+0x238>)
 8002a0a:	f001 ff95 	bl	8004938 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM8, LL_TIM_CHANNEL_CH2);
 8002a0e:	2110      	movs	r1, #16
 8002a10:	4850      	ldr	r0, [pc, #320]	@ (8002b54 <MX_TIM8_Init+0x238>)
 8002a12:	f7ff fc1d 	bl	8002250 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM8, LL_TIM_CHANNEL_CH3);
 8002a16:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002a1a:	484e      	ldr	r0, [pc, #312]	@ (8002b54 <MX_TIM8_Init+0x238>)
 8002a1c:	f7ff fc5e 	bl	80022dc <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM8, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8002a20:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002a24:	461a      	mov	r2, r3
 8002a26:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002a2a:	484a      	ldr	r0, [pc, #296]	@ (8002b54 <MX_TIM8_Init+0x238>)
 8002a2c:	f001 ff84 	bl	8004938 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM8, LL_TIM_CHANNEL_CH3);
 8002a30:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002a34:	4847      	ldr	r0, [pc, #284]	@ (8002b54 <MX_TIM8_Init+0x238>)
 8002a36:	f7ff fc0b 	bl	8002250 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM8, LL_TIM_TRGO_UPDATE);
 8002a3a:	2120      	movs	r1, #32
 8002a3c:	4845      	ldr	r0, [pc, #276]	@ (8002b54 <MX_TIM8_Init+0x238>)
 8002a3e:	f7ff fca6 	bl	800238e <LL_TIM_SetTriggerOutput>
  LL_TIM_EnableMasterSlaveMode(TIM8);
 8002a42:	4844      	ldr	r0, [pc, #272]	@ (8002b54 <MX_TIM8_Init+0x238>)
 8002a44:	f7ff fcb6 	bl	80023b4 <LL_TIM_EnableMasterSlaveMode>
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	623b      	str	r3, [r7, #32]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 8002a50:	2300      	movs	r3, #0
 8002a52:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_BDTRInitStruct.DeadTime = 0xca;
 8002a54:	23ca      	movs	r3, #202	@ 0xca
 8002a56:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_ENABLE;
 8002a5a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a5e:	857b      	strh	r3, [r7, #42]	@ 0x2a
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 8002a60:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002a64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_ENABLE;
 8002a66:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002a6a:	633b      	str	r3, [r7, #48]	@ 0x30
  LL_TIM_BDTR_Init(TIM8, &TIM_BDTRInitStruct);
 8002a6c:	f107 031c 	add.w	r3, r7, #28
 8002a70:	4619      	mov	r1, r3
 8002a72:	4838      	ldr	r0, [pc, #224]	@ (8002b54 <MX_TIM8_Init+0x238>)
 8002a74:	f001 ffa1 	bl	80049ba <LL_TIM_BDTR_Init>
  /* USER CODE BEGIN TIM8_Init 2 */

  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_ENABLE;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	63bb      	str	r3, [r7, #56]	@ 0x38
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_ENABLE;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  LL_TIM_EnableIT_UPDATE(TIM8);
 8002a80:	4834      	ldr	r0, [pc, #208]	@ (8002b54 <MX_TIM8_Init+0x238>)
 8002a82:	f7ff fcc7 	bl	8002414 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_SetTriggerOutput(TIM8, LL_TIM_TRGO_UPDATE);
 8002a86:	2120      	movs	r1, #32
 8002a88:	4832      	ldr	r0, [pc, #200]	@ (8002b54 <MX_TIM8_Init+0x238>)
 8002a8a:	f7ff fc80 	bl	800238e <LL_TIM_SetTriggerOutput>

  // Enable PWM channels
  LL_TIM_CC_EnableChannel(TIM8, LL_TIM_CHANNEL_CH1);
 8002a8e:	2101      	movs	r1, #1
 8002a90:	4830      	ldr	r0, [pc, #192]	@ (8002b54 <MX_TIM8_Init+0x238>)
 8002a92:	f7ff fbcb 	bl	800222c <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM8, LL_TIM_CHANNEL_CH2);
 8002a96:	2110      	movs	r1, #16
 8002a98:	482e      	ldr	r0, [pc, #184]	@ (8002b54 <MX_TIM8_Init+0x238>)
 8002a9a:	f7ff fbc7 	bl	800222c <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM8, LL_TIM_CHANNEL_CH3);
 8002a9e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002aa2:	482c      	ldr	r0, [pc, #176]	@ (8002b54 <MX_TIM8_Init+0x238>)
 8002aa4:	f7ff fbc2 	bl	800222c <LL_TIM_CC_EnableChannel>

  // Enable complementary outputs
  LL_TIM_CC_EnableChannel(TIM8, LL_TIM_CHANNEL_CH1N);
 8002aa8:	2104      	movs	r1, #4
 8002aaa:	482a      	ldr	r0, [pc, #168]	@ (8002b54 <MX_TIM8_Init+0x238>)
 8002aac:	f7ff fbbe 	bl	800222c <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM8, LL_TIM_CHANNEL_CH2N);
 8002ab0:	2140      	movs	r1, #64	@ 0x40
 8002ab2:	4828      	ldr	r0, [pc, #160]	@ (8002b54 <MX_TIM8_Init+0x238>)
 8002ab4:	f7ff fbba 	bl	800222c <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM8, LL_TIM_CHANNEL_CH3N);
 8002ab8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002abc:	4825      	ldr	r0, [pc, #148]	@ (8002b54 <MX_TIM8_Init+0x238>)
 8002abe:	f7ff fbb5 	bl	800222c <LL_TIM_CC_EnableChannel>

  // Enable main output for advanced timer (if not complementry or pwm won't work)
  LL_TIM_EnableAllOutputs(TIM8);
 8002ac2:	4824      	ldr	r0, [pc, #144]	@ (8002b54 <MX_TIM8_Init+0x238>)
 8002ac4:	f7ff fc96 	bl	80023f4 <LL_TIM_EnableAllOutputs>

  // start counter
  LL_TIM_EnableCounter(TIM8);
 8002ac8:	4822      	ldr	r0, [pc, #136]	@ (8002b54 <MX_TIM8_Init+0x238>)
 8002aca:	f7ff fb8f 	bl	80021ec <LL_TIM_EnableCounter>

  /* USER CODE END TIM8_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002ace:	2001      	movs	r0, #1
 8002ad0:	f7ff fafa 	bl	80020c8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002ad4:	2002      	movs	r0, #2
 8002ad6:	f7ff faf7 	bl	80020c8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002ada:	2004      	movs	r0, #4
 8002adc:	f7ff faf4 	bl	80020c8 <LL_AHB1_GRP1_EnableClock>
  PB15   ------> TIM8_CH3N
  PC6   ------> TIM8_CH1
  PC7   ------> TIM8_CH2
  PC8   ------> TIM8_CH3
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8002ae0:	2380      	movs	r3, #128	@ 0x80
 8002ae2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002ae4:	2302      	movs	r3, #2
 8002ae6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002aec:	2300      	movs	r3, #0
 8002aee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002af0:	2300      	movs	r3, #0
 8002af2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_3;
 8002af4:	2303      	movs	r3, #3
 8002af6:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002af8:	1d3b      	adds	r3, r7, #4
 8002afa:	4619      	mov	r1, r3
 8002afc:	4816      	ldr	r0, [pc, #88]	@ (8002b58 <MX_TIM8_Init+0x23c>)
 8002afe:	f001 fc54 	bl	80043aa <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 8002b02:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002b06:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002b08:	2302      	movs	r3, #2
 8002b0a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002b10:	2300      	movs	r3, #0
 8002b12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002b14:	2300      	movs	r3, #0
 8002b16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_3;
 8002b18:	2303      	movs	r3, #3
 8002b1a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b1c:	1d3b      	adds	r3, r7, #4
 8002b1e:	4619      	mov	r1, r3
 8002b20:	480e      	ldr	r0, [pc, #56]	@ (8002b5c <MX_TIM8_Init+0x240>)
 8002b22:	f001 fc42 	bl	80043aa <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7|LL_GPIO_PIN_8;
 8002b26:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8002b2a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002b2c:	2302      	movs	r3, #2
 8002b2e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002b30:	2300      	movs	r3, #0
 8002b32:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002b34:	2300      	movs	r3, #0
 8002b36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_3;
 8002b3c:	2303      	movs	r3, #3
 8002b3e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b40:	1d3b      	adds	r3, r7, #4
 8002b42:	4619      	mov	r1, r3
 8002b44:	4806      	ldr	r0, [pc, #24]	@ (8002b60 <MX_TIM8_Init+0x244>)
 8002b46:	f001 fc30 	bl	80043aa <LL_GPIO_Init>

}
 8002b4a:	bf00      	nop
 8002b4c:	3768      	adds	r7, #104	@ 0x68
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	40010400 	.word	0x40010400
 8002b58:	40020000 	.word	0x40020000
 8002b5c:	40020400 	.word	0x40020400
 8002b60:	40020800 	.word	0x40020800

08002b64 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b08e      	sub	sp, #56	@ 0x38
 8002b68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002b6a:	f107 031c 	add.w	r3, r7, #28
 8002b6e:	2200      	movs	r2, #0
 8002b70:	601a      	str	r2, [r3, #0]
 8002b72:	605a      	str	r2, [r3, #4]
 8002b74:	609a      	str	r2, [r3, #8]
 8002b76:	60da      	str	r2, [r3, #12]
 8002b78:	611a      	str	r2, [r3, #16]
 8002b7a:	615a      	str	r2, [r3, #20]
 8002b7c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b7e:	1d3b      	adds	r3, r7, #4
 8002b80:	2200      	movs	r2, #0
 8002b82:	601a      	str	r2, [r3, #0]
 8002b84:	605a      	str	r2, [r3, #4]
 8002b86:	609a      	str	r2, [r3, #8]
 8002b88:	60da      	str	r2, [r3, #12]
 8002b8a:	611a      	str	r2, [r3, #16]
 8002b8c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8002b8e:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002b92:	f7ff fab1 	bl	80020f8 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002b96:	2001      	movs	r0, #1
 8002b98:	f7ff fa96 	bl	80020c8 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 8002b9c:	230c      	movs	r3, #12
 8002b9e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002ba0:	2302      	movs	r3, #2
 8002ba2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002ba4:	2303      	movs	r3, #3
 8002ba6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002bac:	2300      	movs	r3, #0
 8002bae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002bb0:	2307      	movs	r3, #7
 8002bb2:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bb4:	1d3b      	adds	r3, r7, #4
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	4810      	ldr	r0, [pc, #64]	@ (8002bfc <MX_USART2_UART_Init+0x98>)
 8002bba:	f001 fbf6 	bl	80043aa <LL_GPIO_Init>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8002bbe:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8002bc2:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002bd0:	230c      	movs	r3, #12
 8002bd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8002bdc:	f107 031c 	add.w	r3, r7, #28
 8002be0:	4619      	mov	r1, r3
 8002be2:	4807      	ldr	r0, [pc, #28]	@ (8002c00 <MX_USART2_UART_Init+0x9c>)
 8002be4:	f002 fb38 	bl	8005258 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8002be8:	4805      	ldr	r0, [pc, #20]	@ (8002c00 <MX_USART2_UART_Init+0x9c>)
 8002bea:	f7ff fc33 	bl	8002454 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8002bee:	4804      	ldr	r0, [pc, #16]	@ (8002c00 <MX_USART2_UART_Init+0x9c>)
 8002bf0:	f7ff fc20 	bl	8002434 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002bf4:	bf00      	nop
 8002bf6:	3738      	adds	r7, #56	@ 0x38
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	40020000 	.word	0x40020000
 8002c00:	40004400 	.word	0x40004400

08002c04 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA2);
 8002c08:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8002c0c:	f7ff fa5c 	bl	80020c8 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  NVIC_SetPriority(DMA2_Stream0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002c10:	f7fe fe6a 	bl	80018e8 <__NVIC_GetPriorityGrouping>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2200      	movs	r2, #0
 8002c18:	2100      	movs	r1, #0
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f7fe feba 	bl	8001994 <NVIC_EncodePriority>
 8002c20:	4603      	mov	r3, r0
 8002c22:	4619      	mov	r1, r3
 8002c24:	2038      	movs	r0, #56	@ 0x38
 8002c26:	f7fe fe8b 	bl	8001940 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002c2a:	2038      	movs	r0, #56	@ 0x38
 8002c2c:	f7fe fe6a 	bl	8001904 <__NVIC_EnableIRQ>

}
 8002c30:	bf00      	nop
 8002c32:	bd80      	pop	{r7, pc}

08002c34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002c38:	2004      	movs	r0, #4
 8002c3a:	f7ff fa45 	bl	80020c8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002c3e:	2001      	movs	r0, #1
 8002c40:	f7ff fa42 	bl	80020c8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002c44:	2002      	movs	r0, #2
 8002c46:	f7ff fa3f 	bl	80020c8 <LL_AHB1_GRP1_EnableClock>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002c4a:	bf00      	nop
 8002c4c:	bd80      	pop	{r7, pc}
	...

08002c50 <PLL>:
#include <math.h>
#include "variables.h"

//function [theta, freq, Vq_out_filtered, Vd,Vq] = srf_pll(Va, Vb, Vc, Ts)
void PLL(void){
 8002c50:	b580      	push	{r7, lr}
 8002c52:	af00      	add	r7, sp, #0

     //	SRF-PLL with feedforward frequency, anti-windup, low-pass filter
     //	All computations are in single precision
     // Clarke Transformation
     grid.V_alpha = grid.Va;
 8002c54:	4b9e      	ldr	r3, [pc, #632]	@ (8002ed0 <PLL+0x280>)
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	4a9d      	ldr	r2, [pc, #628]	@ (8002ed0 <PLL+0x280>)
 8002c5a:	6193      	str	r3, [r2, #24]
     grid.V_beta = (grid.Va + (2 * grid.Vb)) / sqrtf(3.0f);
 8002c5c:	4b9c      	ldr	r3, [pc, #624]	@ (8002ed0 <PLL+0x280>)
 8002c5e:	ed93 7a03 	vldr	s14, [r3, #12]
 8002c62:	4b9b      	ldr	r3, [pc, #620]	@ (8002ed0 <PLL+0x280>)
 8002c64:	edd3 7a04 	vldr	s15, [r3, #16]
 8002c68:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002c6c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c70:	eddf 6a98 	vldr	s13, [pc, #608]	@ 8002ed4 <PLL+0x284>
 8002c74:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002c78:	4b95      	ldr	r3, [pc, #596]	@ (8002ed0 <PLL+0x280>)
 8002c7a:	edc3 7a07 	vstr	s15, [r3, #28]

     // Park Transformation using estimated theta
     // This transformation converts AC signals in stationary coordinates into DC-like signals in a rotating frame,

      pll.cos_theta = cosf(pll.Theta);
 8002c7e:	4b96      	ldr	r3, [pc, #600]	@ (8002ed8 <PLL+0x288>)
 8002c80:	edd3 7a01 	vldr	s15, [r3, #4]
 8002c84:	eeb0 0a67 	vmov.f32	s0, s15
 8002c88:	f002 fbee 	bl	8005468 <cosf>
 8002c8c:	eef0 7a40 	vmov.f32	s15, s0
 8002c90:	4b91      	ldr	r3, [pc, #580]	@ (8002ed8 <PLL+0x288>)
 8002c92:	edc3 7a08 	vstr	s15, [r3, #32]
      pll.sin_theta = sinf(pll.Theta);
 8002c96:	4b90      	ldr	r3, [pc, #576]	@ (8002ed8 <PLL+0x288>)
 8002c98:	edd3 7a01 	vldr	s15, [r3, #4]
 8002c9c:	eeb0 0a67 	vmov.f32	s0, s15
 8002ca0:	f002 fc26 	bl	80054f0 <sinf>
 8002ca4:	eef0 7a40 	vmov.f32	s15, s0
 8002ca8:	4b8b      	ldr	r3, [pc, #556]	@ (8002ed8 <PLL+0x288>)
 8002caa:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

      grid.Vd =  grid.V_alpha * pll.cos_theta + grid.V_beta * pll.sin_theta;  // voltage along x axis
 8002cae:	4b88      	ldr	r3, [pc, #544]	@ (8002ed0 <PLL+0x280>)
 8002cb0:	ed93 7a06 	vldr	s14, [r3, #24]
 8002cb4:	4b88      	ldr	r3, [pc, #544]	@ (8002ed8 <PLL+0x288>)
 8002cb6:	edd3 7a08 	vldr	s15, [r3, #32]
 8002cba:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002cbe:	4b84      	ldr	r3, [pc, #528]	@ (8002ed0 <PLL+0x280>)
 8002cc0:	edd3 6a07 	vldr	s13, [r3, #28]
 8002cc4:	4b84      	ldr	r3, [pc, #528]	@ (8002ed8 <PLL+0x288>)
 8002cc6:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8002cca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cce:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cd2:	4b7f      	ldr	r3, [pc, #508]	@ (8002ed0 <PLL+0x280>)
 8002cd4:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
      grid.Vq = -grid.V_alpha * pll.sin_theta + grid.V_beta * pll.cos_theta;  // voltage along y axis
 8002cd8:	4b7d      	ldr	r3, [pc, #500]	@ (8002ed0 <PLL+0x280>)
 8002cda:	edd3 7a06 	vldr	s15, [r3, #24]
 8002cde:	eeb1 7a67 	vneg.f32	s14, s15
 8002ce2:	4b7d      	ldr	r3, [pc, #500]	@ (8002ed8 <PLL+0x288>)
 8002ce4:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8002ce8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002cec:	4b78      	ldr	r3, [pc, #480]	@ (8002ed0 <PLL+0x280>)
 8002cee:	edd3 6a07 	vldr	s13, [r3, #28]
 8002cf2:	4b79      	ldr	r3, [pc, #484]	@ (8002ed8 <PLL+0x288>)
 8002cf4:	edd3 7a08 	vldr	s15, [r3, #32]
 8002cf8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cfc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d00:	4b73      	ldr	r3, [pc, #460]	@ (8002ed0 <PLL+0x280>)
 8002d02:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

      // Low-pass filter on Vq (1st order IIR)
      // pll.alpha = 0.005f;  // LPF coefficient
      // Vq is filtered to reduce Ac ripples so to observe smooth phase dc error
      pll.Vq_filtered = pll.alpha * grid.Vq + (1.0f - pll.alpha) * pll.Vq_prev;
 8002d06:	4b74      	ldr	r3, [pc, #464]	@ (8002ed8 <PLL+0x288>)
 8002d08:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8002d0c:	4b70      	ldr	r3, [pc, #448]	@ (8002ed0 <PLL+0x280>)
 8002d0e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8002d12:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d16:	4b70      	ldr	r3, [pc, #448]	@ (8002ed8 <PLL+0x288>)
 8002d18:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8002d1c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002d20:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002d24:	4b6c      	ldr	r3, [pc, #432]	@ (8002ed8 <PLL+0x288>)
 8002d26:	edd3 7a06 	vldr	s15, [r3, #24]
 8002d2a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d32:	4b69      	ldr	r3, [pc, #420]	@ (8002ed8 <PLL+0x288>)
 8002d34:	edc3 7a07 	vstr	s15, [r3, #28]
      pll.Vq_prev = pll.Vq_filtered;
 8002d38:	4b67      	ldr	r3, [pc, #412]	@ (8002ed8 <PLL+0x288>)
 8002d3a:	69db      	ldr	r3, [r3, #28]
 8002d3c:	4a66      	ldr	r2, [pc, #408]	@ (8002ed8 <PLL+0x288>)
 8002d3e:	6193      	str	r3, [r2, #24]

      // Deadband (optional for noise suppression)
      pll.error = pll.Vq_filtered;
 8002d40:	4b65      	ldr	r3, [pc, #404]	@ (8002ed8 <PLL+0x288>)
 8002d42:	69db      	ldr	r3, [r3, #28]
 8002d44:	4a64      	ldr	r2, [pc, #400]	@ (8002ed8 <PLL+0x288>)
 8002d46:	6293      	str	r3, [r2, #40]	@ 0x28
      if (fabsf(pll.error) < 1e-4f) {
 8002d48:	4b63      	ldr	r3, [pc, #396]	@ (8002ed8 <PLL+0x288>)
 8002d4a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8002d4e:	eef0 7ae7 	vabs.f32	s15, s15
 8002d52:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 8002edc <PLL+0x28c>
 8002d56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d5e:	d503      	bpl.n	8002d68 <PLL+0x118>
          pll.error = 0.0f;
 8002d60:	4b5d      	ldr	r3, [pc, #372]	@ (8002ed8 <PLL+0x288>)
 8002d62:	f04f 0200 	mov.w	r2, #0
 8002d66:	629a      	str	r2, [r3, #40]	@ 0x28
      }

      // PI Controller
      pll.integrator = pll.integrator + pll.error * pll.Ts;
 8002d68:	4b5b      	ldr	r3, [pc, #364]	@ (8002ed8 <PLL+0x288>)
 8002d6a:	ed93 7a05 	vldr	s14, [r3, #20]
 8002d6e:	4b5a      	ldr	r3, [pc, #360]	@ (8002ed8 <PLL+0x288>)
 8002d70:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
 8002d74:	4b58      	ldr	r3, [pc, #352]	@ (8002ed8 <PLL+0x288>)
 8002d76:	edd3 7a00 	vldr	s15, [r3]
 8002d7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d82:	4b55      	ldr	r3, [pc, #340]	@ (8002ed8 <PLL+0x288>)
 8002d84:	edc3 7a05 	vstr	s15, [r3, #20]

      // Anti-windup limits
      pll.max_corr_rad = 2.0f *(float)M_PI * 5.0f;  // 5 Hz in rad/s    maximum correction angular velocity
 8002d88:	4b53      	ldr	r3, [pc, #332]	@ (8002ed8 <PLL+0x288>)
 8002d8a:	4a55      	ldr	r2, [pc, #340]	@ (8002ee0 <PLL+0x290>)
 8002d8c:	62da      	str	r2, [r3, #44]	@ 0x2c
      pll.w_corr = pll.Kp * pll.error + pll.Ki * pll.integrator;   // angular frequency
 8002d8e:	4b52      	ldr	r3, [pc, #328]	@ (8002ed8 <PLL+0x288>)
 8002d90:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 8002d94:	4b50      	ldr	r3, [pc, #320]	@ (8002ed8 <PLL+0x288>)
 8002d96:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8002d9a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d9e:	4b4e      	ldr	r3, [pc, #312]	@ (8002ed8 <PLL+0x288>)
 8002da0:	edd3 6a14 	vldr	s13, [r3, #80]	@ 0x50
 8002da4:	4b4c      	ldr	r3, [pc, #304]	@ (8002ed8 <PLL+0x288>)
 8002da6:	edd3 7a05 	vldr	s15, [r3, #20]
 8002daa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002dae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002db2:	4b49      	ldr	r3, [pc, #292]	@ (8002ed8 <PLL+0x288>)
 8002db4:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

      if(pll.w_corr > pll.max_corr_rad){
 8002db8:	4b47      	ldr	r3, [pc, #284]	@ (8002ed8 <PLL+0x288>)
 8002dba:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8002dbe:	4b46      	ldr	r3, [pc, #280]	@ (8002ed8 <PLL+0x288>)
 8002dc0:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8002dc4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002dc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dcc:	dd04      	ble.n	8002dd8 <PLL+0x188>
    	  pll.w_corr = pll.max_corr_rad;
 8002dce:	4b42      	ldr	r3, [pc, #264]	@ (8002ed8 <PLL+0x288>)
 8002dd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dd2:	4a41      	ldr	r2, [pc, #260]	@ (8002ed8 <PLL+0x288>)
 8002dd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dd6:	e014      	b.n	8002e02 <PLL+0x1b2>
      }else if(pll.w_corr < -(pll.max_corr_rad)){
 8002dd8:	4b3f      	ldr	r3, [pc, #252]	@ (8002ed8 <PLL+0x288>)
 8002dda:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8002dde:	4b3e      	ldr	r3, [pc, #248]	@ (8002ed8 <PLL+0x288>)
 8002de0:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8002de4:	eef1 7a67 	vneg.f32	s15, s15
 8002de8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002dec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002df0:	d507      	bpl.n	8002e02 <PLL+0x1b2>
          pll.w_corr = -(pll.max_corr_rad);
 8002df2:	4b39      	ldr	r3, [pc, #228]	@ (8002ed8 <PLL+0x288>)
 8002df4:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8002df8:	eef1 7a67 	vneg.f32	s15, s15
 8002dfc:	4b36      	ldr	r3, [pc, #216]	@ (8002ed8 <PLL+0x288>)
 8002dfe:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

      //float w_corr = min(max(w_corr, -max_corr_rad), max_corr_rad);
      // Limit integrator accordingly
      //integrator = min(max(integrator, -max_corr_rad / Ki), max_corr_rad / Ki);

      if(pll.integrator > pll.max_corr_rad / pll.Ki){
 8002e02:	4b35      	ldr	r3, [pc, #212]	@ (8002ed8 <PLL+0x288>)
 8002e04:	ed93 7a05 	vldr	s14, [r3, #20]
 8002e08:	4b33      	ldr	r3, [pc, #204]	@ (8002ed8 <PLL+0x288>)
 8002e0a:	ed93 6a0b 	vldr	s12, [r3, #44]	@ 0x2c
 8002e0e:	4b32      	ldr	r3, [pc, #200]	@ (8002ed8 <PLL+0x288>)
 8002e10:	edd3 6a14 	vldr	s13, [r3, #80]	@ 0x50
 8002e14:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002e18:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e20:	dd0b      	ble.n	8002e3a <PLL+0x1ea>
    	  pll.integrator = pll.max_corr_rad / pll.Ki;
 8002e22:	4b2d      	ldr	r3, [pc, #180]	@ (8002ed8 <PLL+0x288>)
 8002e24:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 8002e28:	4b2b      	ldr	r3, [pc, #172]	@ (8002ed8 <PLL+0x288>)
 8002e2a:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8002e2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002e32:	4b29      	ldr	r3, [pc, #164]	@ (8002ed8 <PLL+0x288>)
 8002e34:	edc3 7a05 	vstr	s15, [r3, #20]
 8002e38:	e01e      	b.n	8002e78 <PLL+0x228>
      }else if(pll.integrator < -(pll.max_corr_rad) / pll.Ki){
 8002e3a:	4b27      	ldr	r3, [pc, #156]	@ (8002ed8 <PLL+0x288>)
 8002e3c:	ed93 7a05 	vldr	s14, [r3, #20]
 8002e40:	4b25      	ldr	r3, [pc, #148]	@ (8002ed8 <PLL+0x288>)
 8002e42:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8002e46:	eeb1 6a67 	vneg.f32	s12, s15
 8002e4a:	4b23      	ldr	r3, [pc, #140]	@ (8002ed8 <PLL+0x288>)
 8002e4c:	edd3 6a14 	vldr	s13, [r3, #80]	@ 0x50
 8002e50:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002e54:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e5c:	d50c      	bpl.n	8002e78 <PLL+0x228>
    	  pll.integrator = - (pll.max_corr_rad) / pll.Ki;
 8002e5e:	4b1e      	ldr	r3, [pc, #120]	@ (8002ed8 <PLL+0x288>)
 8002e60:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8002e64:	eef1 6a67 	vneg.f32	s13, s15
 8002e68:	4b1b      	ldr	r3, [pc, #108]	@ (8002ed8 <PLL+0x288>)
 8002e6a:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8002e6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002e72:	4b19      	ldr	r3, [pc, #100]	@ (8002ed8 <PLL+0x288>)
 8002e74:	edc3 7a05 	vstr	s15, [r3, #20]
      }

      // Total estimated frequency (with feedforward)   //should it be pll.freq_ff?
       pll.w_nom = 2.0f * (float)M_PI * pll.freq_ff; // rad/s
 8002e78:	4b17      	ldr	r3, [pc, #92]	@ (8002ed8 <PLL+0x288>)
 8002e7a:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8002e7e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8002ee4 <PLL+0x294>
 8002e82:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e86:	4b14      	ldr	r3, [pc, #80]	@ (8002ed8 <PLL+0x288>)
 8002e88:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
       pll.w = pll.w_nom + pll.w_corr;
 8002e8c:	4b12      	ldr	r3, [pc, #72]	@ (8002ed8 <PLL+0x288>)
 8002e8e:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 8002e92:	4b11      	ldr	r3, [pc, #68]	@ (8002ed8 <PLL+0x288>)
 8002e94:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8002e98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e9c:	4b0e      	ldr	r3, [pc, #56]	@ (8002ed8 <PLL+0x288>)
 8002e9e:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38

      // Clamp final frequency to [45, 55] Hz in rad/s

       pll.w_min = 2.0f * (float)M_PI * 45.0f;
 8002ea2:	4b0d      	ldr	r3, [pc, #52]	@ (8002ed8 <PLL+0x288>)
 8002ea4:	4a10      	ldr	r2, [pc, #64]	@ (8002ee8 <PLL+0x298>)
 8002ea6:	63da      	str	r2, [r3, #60]	@ 0x3c
       pll.w_max = 2.0f * (float)M_PI * 55.0f;
 8002ea8:	4b0b      	ldr	r3, [pc, #44]	@ (8002ed8 <PLL+0x288>)
 8002eaa:	4a10      	ldr	r2, [pc, #64]	@ (8002eec <PLL+0x29c>)
 8002eac:	641a      	str	r2, [r3, #64]	@ 0x40

       if(pll.w > pll.w_max){
 8002eae:	4b0a      	ldr	r3, [pc, #40]	@ (8002ed8 <PLL+0x288>)
 8002eb0:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8002eb4:	4b08      	ldr	r3, [pc, #32]	@ (8002ed8 <PLL+0x288>)
 8002eb6:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8002eba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ebe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ec2:	dd15      	ble.n	8002ef0 <PLL+0x2a0>
    	   pll.w = pll.w_max;
 8002ec4:	4b04      	ldr	r3, [pc, #16]	@ (8002ed8 <PLL+0x288>)
 8002ec6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec8:	4a03      	ldr	r2, [pc, #12]	@ (8002ed8 <PLL+0x288>)
 8002eca:	6393      	str	r3, [r2, #56]	@ 0x38
 8002ecc:	e01f      	b.n	8002f0e <PLL+0x2be>
 8002ece:	bf00      	nop
 8002ed0:	2000006c 	.word	0x2000006c
 8002ed4:	3fddb3d7 	.word	0x3fddb3d7
 8002ed8:	20000004 	.word	0x20000004
 8002edc:	38d1b717 	.word	0x38d1b717
 8002ee0:	41fb53d2 	.word	0x41fb53d2
 8002ee4:	40c90fdb 	.word	0x40c90fdb
 8002ee8:	438d5f26 	.word	0x438d5f26
 8002eec:	43acc9a0 	.word	0x43acc9a0
       }else if(pll.w < pll.w_min){
 8002ef0:	4b39      	ldr	r3, [pc, #228]	@ (8002fd8 <PLL+0x388>)
 8002ef2:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8002ef6:	4b38      	ldr	r3, [pc, #224]	@ (8002fd8 <PLL+0x388>)
 8002ef8:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8002efc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f04:	d503      	bpl.n	8002f0e <PLL+0x2be>
    	   pll.w = pll.w_min;
 8002f06:	4b34      	ldr	r3, [pc, #208]	@ (8002fd8 <PLL+0x388>)
 8002f08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f0a:	4a33      	ldr	r2, [pc, #204]	@ (8002fd8 <PLL+0x388>)
 8002f0c:	6393      	str	r3, [r2, #56]	@ 0x38
       }

       // Integrate frequency to get theta
       // theta = mod(theta, 2.0f * (float)M_PI);  // wrap to [0, 2]

      pll.Theta = pll.theta_prev + pll.w * pll.Ts;
 8002f0e:	4b32      	ldr	r3, [pc, #200]	@ (8002fd8 <PLL+0x388>)
 8002f10:	ed93 7a04 	vldr	s14, [r3, #16]
 8002f14:	4b30      	ldr	r3, [pc, #192]	@ (8002fd8 <PLL+0x388>)
 8002f16:	edd3 6a0e 	vldr	s13, [r3, #56]	@ 0x38
 8002f1a:	4b2f      	ldr	r3, [pc, #188]	@ (8002fd8 <PLL+0x388>)
 8002f1c:	edd3 7a00 	vldr	s15, [r3]
 8002f20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f28:	4b2b      	ldr	r3, [pc, #172]	@ (8002fd8 <PLL+0x388>)
 8002f2a:	edc3 7a01 	vstr	s15, [r3, #4]
      if (pll.Theta >= 2.0f * M_PI)
 8002f2e:	4b2a      	ldr	r3, [pc, #168]	@ (8002fd8 <PLL+0x388>)
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	4618      	mov	r0, r3
 8002f34:	f7fd faac 	bl	8000490 <__aeabi_f2d>
 8002f38:	a325      	add	r3, pc, #148	@ (adr r3, 8002fd0 <PLL+0x380>)
 8002f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f3e:	f7fd fb73 	bl	8000628 <__aeabi_dcmpge>
 8002f42:	4603      	mov	r3, r0
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d013      	beq.n	8002f70 <PLL+0x320>
    	  pll.Theta -= 2.0f * M_PI;
 8002f48:	4b23      	ldr	r3, [pc, #140]	@ (8002fd8 <PLL+0x388>)
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f7fd fa9f 	bl	8000490 <__aeabi_f2d>
 8002f52:	a31f      	add	r3, pc, #124	@ (adr r3, 8002fd0 <PLL+0x380>)
 8002f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f58:	f7fd f93a 	bl	80001d0 <__aeabi_dsub>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	460b      	mov	r3, r1
 8002f60:	4610      	mov	r0, r2
 8002f62:	4619      	mov	r1, r3
 8002f64:	f7fd fb74 	bl	8000650 <__aeabi_d2f>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	4a1b      	ldr	r2, [pc, #108]	@ (8002fd8 <PLL+0x388>)
 8002f6c:	6053      	str	r3, [r2, #4]
 8002f6e:	e01a      	b.n	8002fa6 <PLL+0x356>
      else if (pll.Theta < 0.0f)
 8002f70:	4b19      	ldr	r3, [pc, #100]	@ (8002fd8 <PLL+0x388>)
 8002f72:	edd3 7a01 	vldr	s15, [r3, #4]
 8002f76:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f7e:	d512      	bpl.n	8002fa6 <PLL+0x356>
    	  pll.Theta += 2.0f * M_PI;
 8002f80:	4b15      	ldr	r3, [pc, #84]	@ (8002fd8 <PLL+0x388>)
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	4618      	mov	r0, r3
 8002f86:	f7fd fa83 	bl	8000490 <__aeabi_f2d>
 8002f8a:	a311      	add	r3, pc, #68	@ (adr r3, 8002fd0 <PLL+0x380>)
 8002f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f90:	f7fd f920 	bl	80001d4 <__adddf3>
 8002f94:	4602      	mov	r2, r0
 8002f96:	460b      	mov	r3, r1
 8002f98:	4610      	mov	r0, r2
 8002f9a:	4619      	mov	r1, r3
 8002f9c:	f7fd fb58 	bl	8000650 <__aeabi_d2f>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	4a0d      	ldr	r2, [pc, #52]	@ (8002fd8 <PLL+0x388>)
 8002fa4:	6053      	str	r3, [r2, #4]

      // Update state
       pll.theta_prev = pll.Theta;
 8002fa6:	4b0c      	ldr	r3, [pc, #48]	@ (8002fd8 <PLL+0x388>)
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	4a0b      	ldr	r2, [pc, #44]	@ (8002fd8 <PLL+0x388>)
 8002fac:	6113      	str	r3, [r2, #16]

      // Outputs
       pll.freq = pll.w / (2.0f * (float)M_PI);  // Hz
 8002fae:	4b0a      	ldr	r3, [pc, #40]	@ (8002fd8 <PLL+0x388>)
 8002fb0:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8002fb4:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8002fdc <PLL+0x38c>
 8002fb8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002fbc:	4b06      	ldr	r3, [pc, #24]	@ (8002fd8 <PLL+0x388>)
 8002fbe:	edc3 7a02 	vstr	s15, [r3, #8]
       pll.Vq_out_filtered = pll.Vq_filtered;
 8002fc2:	4b05      	ldr	r3, [pc, #20]	@ (8002fd8 <PLL+0x388>)
 8002fc4:	69db      	ldr	r3, [r3, #28]
 8002fc6:	4a04      	ldr	r2, [pc, #16]	@ (8002fd8 <PLL+0x388>)
 8002fc8:	60d3      	str	r3, [r2, #12]

}
 8002fca:	bf00      	nop
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	bf00      	nop
 8002fd0:	54442d18 	.word	0x54442d18
 8002fd4:	401921fb 	.word	0x401921fb
 8002fd8:	20000004 	.word	0x20000004
 8002fdc:	40c90fdb 	.word	0x40c90fdb

08002fe0 <check_if_PLL_locked>:
#include "variables.h"
#include <stdbool.h>

void check_if_PLL_locked(void){
 8002fe0:	b480      	push	{r7}
 8002fe2:	af00      	add	r7, sp, #0

	if(pll.Vq_out_filtered > -10.0f && pll.Vq_out_filtered < 10.0f)
 8002fe4:	4b19      	ldr	r3, [pc, #100]	@ (800304c <check_if_PLL_locked+0x6c>)
 8002fe6:	edd3 7a03 	vldr	s15, [r3, #12]
 8002fea:	eeba 7a04 	vmov.f32	s14, #164	@ 0xc1200000 -10.0
 8002fee:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ff6:	dd1c      	ble.n	8003032 <check_if_PLL_locked+0x52>
 8002ff8:	4b14      	ldr	r3, [pc, #80]	@ (800304c <check_if_PLL_locked+0x6c>)
 8002ffa:	edd3 7a03 	vldr	s15, [r3, #12]
 8002ffe:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8003002:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003006:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800300a:	d512      	bpl.n	8003032 <check_if_PLL_locked+0x52>
	{
		pll.lockCount++;
 800300c:	4b0f      	ldr	r3, [pc, #60]	@ (800304c <check_if_PLL_locked+0x6c>)
 800300e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003010:	3301      	adds	r3, #1
 8003012:	4a0e      	ldr	r2, [pc, #56]	@ (800304c <check_if_PLL_locked+0x6c>)
 8003014:	6613      	str	r3, [r2, #96]	@ 0x60
		if(pll.lockCount >= pll.treshold_time)
 8003016:	4b0d      	ldr	r3, [pc, #52]	@ (800304c <check_if_PLL_locked+0x6c>)
 8003018:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800301a:	4b0c      	ldr	r3, [pc, #48]	@ (800304c <check_if_PLL_locked+0x6c>)
 800301c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800301e:	429a      	cmp	r2, r3
 8003020:	db0e      	blt.n	8003040 <check_if_PLL_locked+0x60>
		{
			pll.lockCount = pll.treshold_time;
 8003022:	4b0a      	ldr	r3, [pc, #40]	@ (800304c <check_if_PLL_locked+0x6c>)
 8003024:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003026:	4a09      	ldr	r2, [pc, #36]	@ (800304c <check_if_PLL_locked+0x6c>)
 8003028:	6613      	str	r3, [r2, #96]	@ 0x60
			error_flags.pll_lock_status = 0;
 800302a:	4b09      	ldr	r3, [pc, #36]	@ (8003050 <check_if_PLL_locked+0x70>)
 800302c:	2200      	movs	r2, #0
 800302e:	721a      	strb	r2, [r3, #8]
		if(pll.lockCount >= pll.treshold_time)
 8003030:	e006      	b.n	8003040 <check_if_PLL_locked+0x60>
		}

	}
	else
	{
	     pll.lockCount = 0;
 8003032:	4b06      	ldr	r3, [pc, #24]	@ (800304c <check_if_PLL_locked+0x6c>)
 8003034:	2200      	movs	r2, #0
 8003036:	661a      	str	r2, [r3, #96]	@ 0x60
		 error_flags.pll_lock_status = 1;
 8003038:	4b05      	ldr	r3, [pc, #20]	@ (8003050 <check_if_PLL_locked+0x70>)
 800303a:	2201      	movs	r2, #1
 800303c:	721a      	strb	r2, [r3, #8]
	}
}
 800303e:	bf00      	nop
 8003040:	bf00      	nop
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr
 800304a:	bf00      	nop
 800304c:	20000004 	.word	0x20000004
 8003050:	2000047c 	.word	0x2000047c

08003054 <rms_calculation_to_be_placed_in_interrupt>:
#include "math.h"
#include "variables.h"


void rms_calculation_to_be_placed_in_interrupt(void)
{
 8003054:	b480      	push	{r7}
 8003056:	af00      	add	r7, sp, #0
	rms_calculations.theta      = rms_calculations.theta_prev - pll.Theta;
 8003058:	4b65      	ldr	r3, [pc, #404]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800305a:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 800305e:	4b65      	ldr	r3, [pc, #404]	@ (80031f4 <rms_calculation_to_be_placed_in_interrupt+0x1a0>)
 8003060:	edd3 7a01 	vldr	s15, [r3, #4]
 8003064:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003068:	4b61      	ldr	r3, [pc, #388]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800306a:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	rms_calculations.theta_prev = pll.Theta;
 800306e:	4b61      	ldr	r3, [pc, #388]	@ (80031f4 <rms_calculation_to_be_placed_in_interrupt+0x1a0>)
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	4a5f      	ldr	r2, [pc, #380]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8003074:	6353      	str	r3, [r2, #52]	@ 0x34

		if((rms_calculations.theta > 4) && (rms_calculations.busy_flag == 0))
 8003076:	4b5e      	ldr	r3, [pc, #376]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8003078:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800307c:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8003080:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003088:	dd47      	ble.n	800311a <rms_calculation_to_be_placed_in_interrupt+0xc6>
 800308a:	4b59      	ldr	r3, [pc, #356]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800308c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003090:	b2db      	uxtb	r3, r3
 8003092:	f083 0301 	eor.w	r3, r3, #1
 8003096:	b2db      	uxtb	r3, r3
 8003098:	2b00      	cmp	r3, #0
 800309a:	d03e      	beq.n	800311a <rms_calculation_to_be_placed_in_interrupt+0xc6>
		{

			final_squared_sum.Ia_sum = rms_calculations.Ia_sum;
 800309c:	4b54      	ldr	r3, [pc, #336]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800309e:	699b      	ldr	r3, [r3, #24]
 80030a0:	4a55      	ldr	r2, [pc, #340]	@ (80031f8 <rms_calculation_to_be_placed_in_interrupt+0x1a4>)
 80030a2:	6193      	str	r3, [r2, #24]
			final_squared_sum.Ib_sum = rms_calculations.Ib_sum;
 80030a4:	4b52      	ldr	r3, [pc, #328]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80030a6:	69db      	ldr	r3, [r3, #28]
 80030a8:	4a53      	ldr	r2, [pc, #332]	@ (80031f8 <rms_calculation_to_be_placed_in_interrupt+0x1a4>)
 80030aa:	61d3      	str	r3, [r2, #28]
			final_squared_sum.Ic_sum = rms_calculations.Ic_sum;
 80030ac:	4b50      	ldr	r3, [pc, #320]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80030ae:	6a1b      	ldr	r3, [r3, #32]
 80030b0:	4a51      	ldr	r2, [pc, #324]	@ (80031f8 <rms_calculation_to_be_placed_in_interrupt+0x1a4>)
 80030b2:	6213      	str	r3, [r2, #32]
			final_squared_sum.Va_sum = rms_calculations.Va_sum;
 80030b4:	4b4e      	ldr	r3, [pc, #312]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80030b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030b8:	4a4f      	ldr	r2, [pc, #316]	@ (80031f8 <rms_calculation_to_be_placed_in_interrupt+0x1a4>)
 80030ba:	6253      	str	r3, [r2, #36]	@ 0x24
			final_squared_sum.Vb_sum = rms_calculations.Vb_sum;
 80030bc:	4b4c      	ldr	r3, [pc, #304]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80030be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030c0:	4a4d      	ldr	r2, [pc, #308]	@ (80031f8 <rms_calculation_to_be_placed_in_interrupt+0x1a4>)
 80030c2:	6293      	str	r3, [r2, #40]	@ 0x28
			final_squared_sum.Vc_sum = rms_calculations.Vc_sum;
 80030c4:	4b4a      	ldr	r3, [pc, #296]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80030c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030c8:	4a4b      	ldr	r2, [pc, #300]	@ (80031f8 <rms_calculation_to_be_placed_in_interrupt+0x1a4>)
 80030ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

			rms_calculations.final_N   = rms_calculations.n;
 80030cc:	4b48      	ldr	r3, [pc, #288]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80030ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030d0:	4a47      	ldr	r2, [pc, #284]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80030d2:	6413      	str	r3, [r2, #64]	@ 0x40
			rms_calculations.request   = 1;
 80030d4:	4b46      	ldr	r3, [pc, #280]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80030d6:	2201      	movs	r2, #1
 80030d8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
			rms_calculations.busy_flag = 1;
 80030dc:	4b44      	ldr	r3, [pc, #272]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80030de:	2201      	movs	r2, #1
 80030e0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

			rms_calculations.Ia_sum = 0;
 80030e4:	4b42      	ldr	r3, [pc, #264]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80030e6:	f04f 0200 	mov.w	r2, #0
 80030ea:	619a      	str	r2, [r3, #24]
			rms_calculations.Ib_sum = 0;
 80030ec:	4b40      	ldr	r3, [pc, #256]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80030ee:	f04f 0200 	mov.w	r2, #0
 80030f2:	61da      	str	r2, [r3, #28]
			rms_calculations.Ic_sum = 0;
 80030f4:	4b3e      	ldr	r3, [pc, #248]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80030f6:	f04f 0200 	mov.w	r2, #0
 80030fa:	621a      	str	r2, [r3, #32]
			rms_calculations.Va_sum = 0;
 80030fc:	4b3c      	ldr	r3, [pc, #240]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80030fe:	f04f 0200 	mov.w	r2, #0
 8003102:	625a      	str	r2, [r3, #36]	@ 0x24
			rms_calculations.Vb_sum = 0;
 8003104:	4b3a      	ldr	r3, [pc, #232]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8003106:	f04f 0200 	mov.w	r2, #0
 800310a:	629a      	str	r2, [r3, #40]	@ 0x28
			rms_calculations.Vc_sum = 0;
 800310c:	4b38      	ldr	r3, [pc, #224]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800310e:	f04f 0200 	mov.w	r2, #0
 8003112:	62da      	str	r2, [r3, #44]	@ 0x2c

			rms_calculations.n = 0;
 8003114:	4b36      	ldr	r3, [pc, #216]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8003116:	2200      	movs	r2, #0
 8003118:	63da      	str	r2, [r3, #60]	@ 0x3c
		}

		rms_calculations.Ia_sum = rms_calculations.Ia_sum + (rms_calculations.Ia * rms_calculations.Ia);
 800311a:	4b35      	ldr	r3, [pc, #212]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800311c:	ed93 7a06 	vldr	s14, [r3, #24]
 8003120:	4b33      	ldr	r3, [pc, #204]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8003122:	edd3 6a00 	vldr	s13, [r3]
 8003126:	4b32      	ldr	r3, [pc, #200]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8003128:	edd3 7a00 	vldr	s15, [r3]
 800312c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003130:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003134:	4b2e      	ldr	r3, [pc, #184]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8003136:	edc3 7a06 	vstr	s15, [r3, #24]
		rms_calculations.Ib_sum = rms_calculations.Ib_sum + (rms_calculations.Ib * rms_calculations.Ib);
 800313a:	4b2d      	ldr	r3, [pc, #180]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800313c:	ed93 7a07 	vldr	s14, [r3, #28]
 8003140:	4b2b      	ldr	r3, [pc, #172]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8003142:	edd3 6a01 	vldr	s13, [r3, #4]
 8003146:	4b2a      	ldr	r3, [pc, #168]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8003148:	edd3 7a01 	vldr	s15, [r3, #4]
 800314c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003150:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003154:	4b26      	ldr	r3, [pc, #152]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8003156:	edc3 7a07 	vstr	s15, [r3, #28]
		rms_calculations.Ic_sum = rms_calculations.Ic_sum + (rms_calculations.Ic * rms_calculations.Ic);
 800315a:	4b25      	ldr	r3, [pc, #148]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800315c:	ed93 7a08 	vldr	s14, [r3, #32]
 8003160:	4b23      	ldr	r3, [pc, #140]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8003162:	edd3 6a02 	vldr	s13, [r3, #8]
 8003166:	4b22      	ldr	r3, [pc, #136]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8003168:	edd3 7a02 	vldr	s15, [r3, #8]
 800316c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003170:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003174:	4b1e      	ldr	r3, [pc, #120]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8003176:	edc3 7a08 	vstr	s15, [r3, #32]

		rms_calculations.Va_sum = rms_calculations.Va_sum + (rms_calculations.Va * rms_calculations.Va);
 800317a:	4b1d      	ldr	r3, [pc, #116]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800317c:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8003180:	4b1b      	ldr	r3, [pc, #108]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8003182:	edd3 6a03 	vldr	s13, [r3, #12]
 8003186:	4b1a      	ldr	r3, [pc, #104]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8003188:	edd3 7a03 	vldr	s15, [r3, #12]
 800318c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003190:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003194:	4b16      	ldr	r3, [pc, #88]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8003196:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
		rms_calculations.Vb_sum = rms_calculations.Vb_sum + (rms_calculations.Vb * rms_calculations.Vb);
 800319a:	4b15      	ldr	r3, [pc, #84]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800319c:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 80031a0:	4b13      	ldr	r3, [pc, #76]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80031a2:	edd3 6a04 	vldr	s13, [r3, #16]
 80031a6:	4b12      	ldr	r3, [pc, #72]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80031a8:	edd3 7a04 	vldr	s15, [r3, #16]
 80031ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031b4:	4b0e      	ldr	r3, [pc, #56]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80031b6:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
		rms_calculations.Vc_sum = rms_calculations.Vc_sum + (rms_calculations.Vc * rms_calculations.Vc);
 80031ba:	4b0d      	ldr	r3, [pc, #52]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80031bc:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 80031c0:	4b0b      	ldr	r3, [pc, #44]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80031c2:	edd3 6a05 	vldr	s13, [r3, #20]
 80031c6:	4b0a      	ldr	r3, [pc, #40]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80031c8:	edd3 7a05 	vldr	s15, [r3, #20]
 80031cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031d4:	4b06      	ldr	r3, [pc, #24]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80031d6:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

		rms_calculations.n = rms_calculations.n+1;
 80031da:	4b05      	ldr	r3, [pc, #20]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80031dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031de:	3301      	adds	r3, #1
 80031e0:	4a03      	ldr	r2, [pc, #12]	@ (80031f0 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80031e2:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80031e4:	bf00      	nop
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr
 80031ee:	bf00      	nop
 80031f0:	20000374 	.word	0x20000374
 80031f4:	20000004 	.word	0x20000004
 80031f8:	200003b8 	.word	0x200003b8

080031fc <rms_calculation_to_be_placed_in_while_loop>:

void rms_calculation_to_be_placed_in_while_loop(void)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	af00      	add	r7, sp, #0
	if(rms_calculations.request == 1)
 8003200:	4b59      	ldr	r3, [pc, #356]	@ (8003368 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 8003202:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8003206:	b2db      	uxtb	r3, r3
 8003208:	2b00      	cmp	r3, #0
 800320a:	f000 80ab 	beq.w	8003364 <rms_calculation_to_be_placed_in_while_loop+0x168>
	{
		if(rms_calculations.final_N == 0)
 800320e:	4b56      	ldr	r3, [pc, #344]	@ (8003368 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 8003210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003212:	2b00      	cmp	r3, #0
 8003214:	d102      	bne.n	800321c <rms_calculation_to_be_placed_in_while_loop+0x20>
		{
			rms_calculations.final_N = 1;
 8003216:	4b54      	ldr	r3, [pc, #336]	@ (8003368 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 8003218:	2201      	movs	r2, #1
 800321a:	641a      	str	r2, [r3, #64]	@ 0x40
		}
	    avg_of_mean_square.Ia = final_squared_sum.Ia_sum/rms_calculations.final_N;
 800321c:	4b53      	ldr	r3, [pc, #332]	@ (800336c <rms_calculation_to_be_placed_in_while_loop+0x170>)
 800321e:	edd3 6a06 	vldr	s13, [r3, #24]
 8003222:	4b51      	ldr	r3, [pc, #324]	@ (8003368 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 8003224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003226:	ee07 3a90 	vmov	s15, r3
 800322a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800322e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003232:	4b4f      	ldr	r3, [pc, #316]	@ (8003370 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 8003234:	edc3 7a00 	vstr	s15, [r3]
	    avg_of_mean_square.Ib = final_squared_sum.Ib_sum/rms_calculations.final_N;
 8003238:	4b4c      	ldr	r3, [pc, #304]	@ (800336c <rms_calculation_to_be_placed_in_while_loop+0x170>)
 800323a:	edd3 6a07 	vldr	s13, [r3, #28]
 800323e:	4b4a      	ldr	r3, [pc, #296]	@ (8003368 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 8003240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003242:	ee07 3a90 	vmov	s15, r3
 8003246:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800324a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800324e:	4b48      	ldr	r3, [pc, #288]	@ (8003370 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 8003250:	edc3 7a01 	vstr	s15, [r3, #4]
	    avg_of_mean_square.Ic = final_squared_sum.Ic_sum/rms_calculations.final_N;
 8003254:	4b45      	ldr	r3, [pc, #276]	@ (800336c <rms_calculation_to_be_placed_in_while_loop+0x170>)
 8003256:	edd3 6a08 	vldr	s13, [r3, #32]
 800325a:	4b43      	ldr	r3, [pc, #268]	@ (8003368 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 800325c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800325e:	ee07 3a90 	vmov	s15, r3
 8003262:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003266:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800326a:	4b41      	ldr	r3, [pc, #260]	@ (8003370 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 800326c:	edc3 7a02 	vstr	s15, [r3, #8]

	    avg_of_mean_square.Va = final_squared_sum.Va_sum/rms_calculations.final_N;
 8003270:	4b3e      	ldr	r3, [pc, #248]	@ (800336c <rms_calculation_to_be_placed_in_while_loop+0x170>)
 8003272:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8003276:	4b3c      	ldr	r3, [pc, #240]	@ (8003368 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 8003278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800327a:	ee07 3a90 	vmov	s15, r3
 800327e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003282:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003286:	4b3a      	ldr	r3, [pc, #232]	@ (8003370 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 8003288:	edc3 7a03 	vstr	s15, [r3, #12]
	    avg_of_mean_square.Vb = final_squared_sum.Vb_sum/rms_calculations.final_N;
 800328c:	4b37      	ldr	r3, [pc, #220]	@ (800336c <rms_calculation_to_be_placed_in_while_loop+0x170>)
 800328e:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
 8003292:	4b35      	ldr	r3, [pc, #212]	@ (8003368 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 8003294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003296:	ee07 3a90 	vmov	s15, r3
 800329a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800329e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80032a2:	4b33      	ldr	r3, [pc, #204]	@ (8003370 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 80032a4:	edc3 7a04 	vstr	s15, [r3, #16]
	    avg_of_mean_square.Vc = final_squared_sum.Vc_sum/rms_calculations.final_N;
 80032a8:	4b30      	ldr	r3, [pc, #192]	@ (800336c <rms_calculation_to_be_placed_in_while_loop+0x170>)
 80032aa:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 80032ae:	4b2e      	ldr	r3, [pc, #184]	@ (8003368 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 80032b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b2:	ee07 3a90 	vmov	s15, r3
 80032b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80032ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80032be:	4b2c      	ldr	r3, [pc, #176]	@ (8003370 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 80032c0:	edc3 7a05 	vstr	s15, [r3, #20]

	    rmsVal.Ia_rms = sqrtf(avg_of_mean_square.Ia);
 80032c4:	4b2a      	ldr	r3, [pc, #168]	@ (8003370 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 80032c6:	edd3 7a00 	vldr	s15, [r3]
 80032ca:	eeb0 0a67 	vmov.f32	s0, s15
 80032ce:	f002 f8ad 	bl	800542c <sqrtf>
 80032d2:	eef0 7a40 	vmov.f32	s15, s0
 80032d6:	4b27      	ldr	r3, [pc, #156]	@ (8003374 <rms_calculation_to_be_placed_in_while_loop+0x178>)
 80032d8:	edc3 7a03 	vstr	s15, [r3, #12]
	    rmsVal.Ib_rms = sqrtf(avg_of_mean_square.Ib);
 80032dc:	4b24      	ldr	r3, [pc, #144]	@ (8003370 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 80032de:	edd3 7a01 	vldr	s15, [r3, #4]
 80032e2:	eeb0 0a67 	vmov.f32	s0, s15
 80032e6:	f002 f8a1 	bl	800542c <sqrtf>
 80032ea:	eef0 7a40 	vmov.f32	s15, s0
 80032ee:	4b21      	ldr	r3, [pc, #132]	@ (8003374 <rms_calculation_to_be_placed_in_while_loop+0x178>)
 80032f0:	edc3 7a04 	vstr	s15, [r3, #16]
	    rmsVal.Ic_rms = sqrtf(avg_of_mean_square.Ic);
 80032f4:	4b1e      	ldr	r3, [pc, #120]	@ (8003370 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 80032f6:	edd3 7a02 	vldr	s15, [r3, #8]
 80032fa:	eeb0 0a67 	vmov.f32	s0, s15
 80032fe:	f002 f895 	bl	800542c <sqrtf>
 8003302:	eef0 7a40 	vmov.f32	s15, s0
 8003306:	4b1b      	ldr	r3, [pc, #108]	@ (8003374 <rms_calculation_to_be_placed_in_while_loop+0x178>)
 8003308:	edc3 7a05 	vstr	s15, [r3, #20]

	    rmsVal.Va_rms = sqrtf(avg_of_mean_square.Va);
 800330c:	4b18      	ldr	r3, [pc, #96]	@ (8003370 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 800330e:	edd3 7a03 	vldr	s15, [r3, #12]
 8003312:	eeb0 0a67 	vmov.f32	s0, s15
 8003316:	f002 f889 	bl	800542c <sqrtf>
 800331a:	eef0 7a40 	vmov.f32	s15, s0
 800331e:	4b15      	ldr	r3, [pc, #84]	@ (8003374 <rms_calculation_to_be_placed_in_while_loop+0x178>)
 8003320:	edc3 7a00 	vstr	s15, [r3]
	    rmsVal.Vb_rms = sqrtf(avg_of_mean_square.Vb);
 8003324:	4b12      	ldr	r3, [pc, #72]	@ (8003370 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 8003326:	edd3 7a04 	vldr	s15, [r3, #16]
 800332a:	eeb0 0a67 	vmov.f32	s0, s15
 800332e:	f002 f87d 	bl	800542c <sqrtf>
 8003332:	eef0 7a40 	vmov.f32	s15, s0
 8003336:	4b0f      	ldr	r3, [pc, #60]	@ (8003374 <rms_calculation_to_be_placed_in_while_loop+0x178>)
 8003338:	edc3 7a01 	vstr	s15, [r3, #4]
	    rmsVal.Vc_rms = sqrtf(avg_of_mean_square.Vc);
 800333c:	4b0c      	ldr	r3, [pc, #48]	@ (8003370 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 800333e:	edd3 7a05 	vldr	s15, [r3, #20]
 8003342:	eeb0 0a67 	vmov.f32	s0, s15
 8003346:	f002 f871 	bl	800542c <sqrtf>
 800334a:	eef0 7a40 	vmov.f32	s15, s0
 800334e:	4b09      	ldr	r3, [pc, #36]	@ (8003374 <rms_calculation_to_be_placed_in_while_loop+0x178>)
 8003350:	edc3 7a02 	vstr	s15, [r3, #8]

		rms_calculations.request   = 0;
 8003354:	4b04      	ldr	r3, [pc, #16]	@ (8003368 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 8003356:	2200      	movs	r2, #0
 8003358:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
		rms_calculations.busy_flag = 0;
 800335c:	4b02      	ldr	r3, [pc, #8]	@ (8003368 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 800335e:	2200      	movs	r2, #0
 8003360:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
	}

}
 8003364:	bf00      	nop
 8003366:	bd80      	pop	{r7, pc}
 8003368:	20000374 	.word	0x20000374
 800336c:	200003b8 	.word	0x200003b8
 8003370:	200003fc 	.word	0x200003fc
 8003374:	20000414 	.word	0x20000414

08003378 <stateControl>:

/***********************************************************************/
// State Control Function
/***********************************************************************/
void stateControl(void)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	af00      	add	r7, sp, #0
	switch(state)
 800337c:	4b0b      	ldr	r3, [pc, #44]	@ (80033ac <stateControl+0x34>)
 800337e:	781b      	ldrb	r3, [r3, #0]
 8003380:	b2db      	uxtb	r3, r3
 8003382:	2b02      	cmp	r3, #2
 8003384:	d00c      	beq.n	80033a0 <stateControl+0x28>
 8003386:	2b02      	cmp	r3, #2
 8003388:	dc0c      	bgt.n	80033a4 <stateControl+0x2c>
 800338a:	2b00      	cmp	r3, #0
 800338c:	d002      	beq.n	8003394 <stateControl+0x1c>
 800338e:	2b01      	cmp	r3, #1
 8003390:	d003      	beq.n	800339a <stateControl+0x22>
	    	break;
	    }
	    default :
	    {

	    	break;
 8003392:	e007      	b.n	80033a4 <stateControl+0x2c>
	    	state0_Control_Code();
 8003394:	f000 f80c 	bl	80033b0 <state0_Control_Code>
	    	break;
 8003398:	e005      	b.n	80033a6 <stateControl+0x2e>
	    	state1_Control_Code();
 800339a:	f000 f95d 	bl	8003658 <state1_Control_Code>
	    	break;
 800339e:	e002      	b.n	80033a6 <stateControl+0x2e>
	    	break;
 80033a0:	bf00      	nop
 80033a2:	e000      	b.n	80033a6 <stateControl+0x2e>
	    	break;
 80033a4:	bf00      	nop
	    }
	}
}
 80033a6:	bf00      	nop
 80033a8:	bd80      	pop	{r7, pc}
 80033aa:	bf00      	nop
 80033ac:	20000485 	.word	0x20000485

080033b0 <state0_Control_Code>:



// State0 Control Code
void state0_Control_Code(void){
 80033b0:	b480      	push	{r7}
 80033b2:	af00      	add	r7, sp, #0
	if(first_time_state_entry == 1)
 80033b4:	4b9f      	ldr	r3, [pc, #636]	@ (8003634 <state0_Control_Code+0x284>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d106      	bne.n	80033ca <state0_Control_Code+0x1a>
	{

		//clears the flags------>
		counters.state_transistion_timer = 0;
 80033bc:	4b9e      	ldr	r3, [pc, #632]	@ (8003638 <state0_Control_Code+0x288>)
 80033be:	f04f 0200 	mov.w	r2, #0
 80033c2:	605a      	str	r2, [r3, #4]
		first_time_state_entry  = 0;
 80033c4:	4b9b      	ldr	r3, [pc, #620]	@ (8003634 <state0_Control_Code+0x284>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	601a      	str	r2, [r3, #0]
	}
	if(RMS_GRID_VOLT_WITHIN_LIMITS)
 80033ca:	4b9c      	ldr	r3, [pc, #624]	@ (800363c <state0_Control_Code+0x28c>)
 80033cc:	ed93 7a00 	vldr	s14, [r3]
 80033d0:	4b9b      	ldr	r3, [pc, #620]	@ (8003640 <state0_Control_Code+0x290>)
 80033d2:	edd3 7a00 	vldr	s15, [r3]
 80033d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033de:	d53c      	bpl.n	800345a <state0_Control_Code+0xaa>
 80033e0:	4b96      	ldr	r3, [pc, #600]	@ (800363c <state0_Control_Code+0x28c>)
 80033e2:	ed93 7a00 	vldr	s14, [r3]
 80033e6:	4b97      	ldr	r3, [pc, #604]	@ (8003644 <state0_Control_Code+0x294>)
 80033e8:	edd3 7a00 	vldr	s15, [r3]
 80033ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033f4:	dd31      	ble.n	800345a <state0_Control_Code+0xaa>
 80033f6:	4b91      	ldr	r3, [pc, #580]	@ (800363c <state0_Control_Code+0x28c>)
 80033f8:	ed93 7a01 	vldr	s14, [r3, #4]
 80033fc:	4b90      	ldr	r3, [pc, #576]	@ (8003640 <state0_Control_Code+0x290>)
 80033fe:	edd3 7a01 	vldr	s15, [r3, #4]
 8003402:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800340a:	d526      	bpl.n	800345a <state0_Control_Code+0xaa>
 800340c:	4b8b      	ldr	r3, [pc, #556]	@ (800363c <state0_Control_Code+0x28c>)
 800340e:	ed93 7a01 	vldr	s14, [r3, #4]
 8003412:	4b8c      	ldr	r3, [pc, #560]	@ (8003644 <state0_Control_Code+0x294>)
 8003414:	edd3 7a01 	vldr	s15, [r3, #4]
 8003418:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800341c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003420:	dd1b      	ble.n	800345a <state0_Control_Code+0xaa>
 8003422:	4b86      	ldr	r3, [pc, #536]	@ (800363c <state0_Control_Code+0x28c>)
 8003424:	ed93 7a02 	vldr	s14, [r3, #8]
 8003428:	4b85      	ldr	r3, [pc, #532]	@ (8003640 <state0_Control_Code+0x290>)
 800342a:	edd3 7a02 	vldr	s15, [r3, #8]
 800342e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003436:	d510      	bpl.n	800345a <state0_Control_Code+0xaa>
 8003438:	4b80      	ldr	r3, [pc, #512]	@ (800363c <state0_Control_Code+0x28c>)
 800343a:	ed93 7a02 	vldr	s14, [r3, #8]
 800343e:	4b81      	ldr	r3, [pc, #516]	@ (8003644 <state0_Control_Code+0x294>)
 8003440:	edd3 7a02 	vldr	s15, [r3, #8]
 8003444:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003448:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800344c:	dd05      	ble.n	800345a <state0_Control_Code+0xaa>
	{
		error_flags.rms_grid_voltage  = 0;
 800344e:	4b7e      	ldr	r3, [pc, #504]	@ (8003648 <state0_Control_Code+0x298>)
 8003450:	2200      	movs	r2, #0
 8003452:	709a      	strb	r2, [r3, #2]
		error_flags.inst_grid_voltage = 0;
 8003454:	4b7c      	ldr	r3, [pc, #496]	@ (8003648 <state0_Control_Code+0x298>)
 8003456:	2200      	movs	r2, #0
 8003458:	701a      	strb	r2, [r3, #0]
	}
	if(RMS_GRID_CURRENT_WITHIN_LIMITS)
 800345a:	4b78      	ldr	r3, [pc, #480]	@ (800363c <state0_Control_Code+0x28c>)
 800345c:	ed93 7a03 	vldr	s14, [r3, #12]
 8003460:	4b77      	ldr	r3, [pc, #476]	@ (8003640 <state0_Control_Code+0x290>)
 8003462:	edd3 7a06 	vldr	s15, [r3, #24]
 8003466:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800346a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800346e:	d53c      	bpl.n	80034ea <state0_Control_Code+0x13a>
 8003470:	4b72      	ldr	r3, [pc, #456]	@ (800363c <state0_Control_Code+0x28c>)
 8003472:	ed93 7a03 	vldr	s14, [r3, #12]
 8003476:	4b73      	ldr	r3, [pc, #460]	@ (8003644 <state0_Control_Code+0x294>)
 8003478:	edd3 7a06 	vldr	s15, [r3, #24]
 800347c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003480:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003484:	dd31      	ble.n	80034ea <state0_Control_Code+0x13a>
 8003486:	4b6d      	ldr	r3, [pc, #436]	@ (800363c <state0_Control_Code+0x28c>)
 8003488:	ed93 7a04 	vldr	s14, [r3, #16]
 800348c:	4b6c      	ldr	r3, [pc, #432]	@ (8003640 <state0_Control_Code+0x290>)
 800348e:	edd3 7a07 	vldr	s15, [r3, #28]
 8003492:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003496:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800349a:	d526      	bpl.n	80034ea <state0_Control_Code+0x13a>
 800349c:	4b67      	ldr	r3, [pc, #412]	@ (800363c <state0_Control_Code+0x28c>)
 800349e:	ed93 7a04 	vldr	s14, [r3, #16]
 80034a2:	4b68      	ldr	r3, [pc, #416]	@ (8003644 <state0_Control_Code+0x294>)
 80034a4:	edd3 7a07 	vldr	s15, [r3, #28]
 80034a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80034ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034b0:	dd1b      	ble.n	80034ea <state0_Control_Code+0x13a>
 80034b2:	4b62      	ldr	r3, [pc, #392]	@ (800363c <state0_Control_Code+0x28c>)
 80034b4:	ed93 7a05 	vldr	s14, [r3, #20]
 80034b8:	4b61      	ldr	r3, [pc, #388]	@ (8003640 <state0_Control_Code+0x290>)
 80034ba:	edd3 7a08 	vldr	s15, [r3, #32]
 80034be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80034c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034c6:	d510      	bpl.n	80034ea <state0_Control_Code+0x13a>
 80034c8:	4b5c      	ldr	r3, [pc, #368]	@ (800363c <state0_Control_Code+0x28c>)
 80034ca:	ed93 7a05 	vldr	s14, [r3, #20]
 80034ce:	4b5d      	ldr	r3, [pc, #372]	@ (8003644 <state0_Control_Code+0x294>)
 80034d0:	edd3 7a08 	vldr	s15, [r3, #32]
 80034d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80034d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034dc:	dd05      	ble.n	80034ea <state0_Control_Code+0x13a>
	{
		error_flags.rms_grid_current  = 0;
 80034de:	4b5a      	ldr	r3, [pc, #360]	@ (8003648 <state0_Control_Code+0x298>)
 80034e0:	2200      	movs	r2, #0
 80034e2:	70da      	strb	r2, [r3, #3]
		error_flags.inst_grid_current = 0;
 80034e4:	4b58      	ldr	r3, [pc, #352]	@ (8003648 <state0_Control_Code+0x298>)
 80034e6:	2200      	movs	r2, #0
 80034e8:	705a      	strb	r2, [r3, #1]
	}
	if(AVERAGE_DC_VOLT_WITHIN_LIMITS)
 80034ea:	4b58      	ldr	r3, [pc, #352]	@ (800364c <state0_Control_Code+0x29c>)
 80034ec:	ed93 7a00 	vldr	s14, [r3]
 80034f0:	4b53      	ldr	r3, [pc, #332]	@ (8003640 <state0_Control_Code+0x290>)
 80034f2:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80034f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80034fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034fe:	d510      	bpl.n	8003522 <state0_Control_Code+0x172>
 8003500:	4b52      	ldr	r3, [pc, #328]	@ (800364c <state0_Control_Code+0x29c>)
 8003502:	ed93 7a00 	vldr	s14, [r3]
 8003506:	4b4f      	ldr	r3, [pc, #316]	@ (8003644 <state0_Control_Code+0x294>)
 8003508:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800350c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003510:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003514:	dd05      	ble.n	8003522 <state0_Control_Code+0x172>
	{
		error_flags.Vdc_avg  = 0;
 8003516:	4b4c      	ldr	r3, [pc, #304]	@ (8003648 <state0_Control_Code+0x298>)
 8003518:	2200      	movs	r2, #0
 800351a:	719a      	strb	r2, [r3, #6]
		error_flags.Vdc_inst = 0;
 800351c:	4b4a      	ldr	r3, [pc, #296]	@ (8003648 <state0_Control_Code+0x298>)
 800351e:	2200      	movs	r2, #0
 8003520:	711a      	strb	r2, [r3, #4]
	}
	if(AVERAGE_DC_CURRENT_WITHIN_LIMITS)
 8003522:	4b4a      	ldr	r3, [pc, #296]	@ (800364c <state0_Control_Code+0x29c>)
 8003524:	ed93 7a01 	vldr	s14, [r3, #4]
 8003528:	4b45      	ldr	r3, [pc, #276]	@ (8003640 <state0_Control_Code+0x290>)
 800352a:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 800352e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003536:	d510      	bpl.n	800355a <state0_Control_Code+0x1aa>
 8003538:	4b44      	ldr	r3, [pc, #272]	@ (800364c <state0_Control_Code+0x29c>)
 800353a:	ed93 7a01 	vldr	s14, [r3, #4]
 800353e:	4b41      	ldr	r3, [pc, #260]	@ (8003644 <state0_Control_Code+0x294>)
 8003540:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8003544:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800354c:	dd05      	ble.n	800355a <state0_Control_Code+0x1aa>
	{
		error_flags.Idc_avg  = 0;
 800354e:	4b3e      	ldr	r3, [pc, #248]	@ (8003648 <state0_Control_Code+0x298>)
 8003550:	2200      	movs	r2, #0
 8003552:	71da      	strb	r2, [r3, #7]
		error_flags.Idc_inst = 0;
 8003554:	4b3c      	ldr	r3, [pc, #240]	@ (8003648 <state0_Control_Code+0x298>)
 8003556:	2200      	movs	r2, #0
 8003558:	715a      	strb	r2, [r3, #5]
	}

	if(error_flags.rms_grid_voltage == 0 && error_flags.Vdc_avg == 0 &&
 800355a:	4b3b      	ldr	r3, [pc, #236]	@ (8003648 <state0_Control_Code+0x298>)
 800355c:	789b      	ldrb	r3, [r3, #2]
 800355e:	b2db      	uxtb	r3, r3
 8003560:	f083 0301 	eor.w	r3, r3, #1
 8003564:	b2db      	uxtb	r3, r3
 8003566:	2b00      	cmp	r3, #0
 8003568:	d05a      	beq.n	8003620 <state0_Control_Code+0x270>
 800356a:	4b37      	ldr	r3, [pc, #220]	@ (8003648 <state0_Control_Code+0x298>)
 800356c:	799b      	ldrb	r3, [r3, #6]
 800356e:	b2db      	uxtb	r3, r3
 8003570:	f083 0301 	eor.w	r3, r3, #1
 8003574:	b2db      	uxtb	r3, r3
 8003576:	2b00      	cmp	r3, #0
 8003578:	d052      	beq.n	8003620 <state0_Control_Code+0x270>
	   error_flags.inst_grid_voltage== 0 && error_flags.Vdc_inst == 0 &&
 800357a:	4b33      	ldr	r3, [pc, #204]	@ (8003648 <state0_Control_Code+0x298>)
 800357c:	781b      	ldrb	r3, [r3, #0]
 800357e:	b2db      	uxtb	r3, r3
 8003580:	f083 0301 	eor.w	r3, r3, #1
 8003584:	b2db      	uxtb	r3, r3
	if(error_flags.rms_grid_voltage == 0 && error_flags.Vdc_avg == 0 &&
 8003586:	2b00      	cmp	r3, #0
 8003588:	d04a      	beq.n	8003620 <state0_Control_Code+0x270>
	   error_flags.inst_grid_voltage== 0 && error_flags.Vdc_inst == 0 &&
 800358a:	4b2f      	ldr	r3, [pc, #188]	@ (8003648 <state0_Control_Code+0x298>)
 800358c:	791b      	ldrb	r3, [r3, #4]
 800358e:	b2db      	uxtb	r3, r3
 8003590:	f083 0301 	eor.w	r3, r3, #1
 8003594:	b2db      	uxtb	r3, r3
 8003596:	2b00      	cmp	r3, #0
 8003598:	d042      	beq.n	8003620 <state0_Control_Code+0x270>
	   error_flags.rms_grid_current == 0 && error_flags.Idc_avg == 0 &&
 800359a:	4b2b      	ldr	r3, [pc, #172]	@ (8003648 <state0_Control_Code+0x298>)
 800359c:	78db      	ldrb	r3, [r3, #3]
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	f083 0301 	eor.w	r3, r3, #1
 80035a4:	b2db      	uxtb	r3, r3
	   error_flags.inst_grid_voltage== 0 && error_flags.Vdc_inst == 0 &&
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d03a      	beq.n	8003620 <state0_Control_Code+0x270>
	   error_flags.rms_grid_current == 0 && error_flags.Idc_avg == 0 &&
 80035aa:	4b27      	ldr	r3, [pc, #156]	@ (8003648 <state0_Control_Code+0x298>)
 80035ac:	79db      	ldrb	r3, [r3, #7]
 80035ae:	b2db      	uxtb	r3, r3
 80035b0:	f083 0301 	eor.w	r3, r3, #1
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d032      	beq.n	8003620 <state0_Control_Code+0x270>
	   error_flags.inst_grid_current ==0 && error_flags.Idc_inst == 0 &&
 80035ba:	4b23      	ldr	r3, [pc, #140]	@ (8003648 <state0_Control_Code+0x298>)
 80035bc:	785b      	ldrb	r3, [r3, #1]
 80035be:	b2db      	uxtb	r3, r3
 80035c0:	f083 0301 	eor.w	r3, r3, #1
 80035c4:	b2db      	uxtb	r3, r3
	   error_flags.rms_grid_current == 0 && error_flags.Idc_avg == 0 &&
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d02a      	beq.n	8003620 <state0_Control_Code+0x270>
	   error_flags.inst_grid_current ==0 && error_flags.Idc_inst == 0 &&
 80035ca:	4b1f      	ldr	r3, [pc, #124]	@ (8003648 <state0_Control_Code+0x298>)
 80035cc:	795b      	ldrb	r3, [r3, #5]
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	f083 0301 	eor.w	r3, r3, #1
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d022      	beq.n	8003620 <state0_Control_Code+0x270>
	   error_flags.pll_lock_status == 0 )
 80035da:	4b1b      	ldr	r3, [pc, #108]	@ (8003648 <state0_Control_Code+0x298>)
 80035dc:	7a1b      	ldrb	r3, [r3, #8]
 80035de:	b2db      	uxtb	r3, r3
 80035e0:	f083 0301 	eor.w	r3, r3, #1
 80035e4:	b2db      	uxtb	r3, r3
	   error_flags.inst_grid_current ==0 && error_flags.Idc_inst == 0 &&
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d01a      	beq.n	8003620 <state0_Control_Code+0x270>
	{
		counters.state_transistion_timer++;
 80035ea:	4b13      	ldr	r3, [pc, #76]	@ (8003638 <state0_Control_Code+0x288>)
 80035ec:	edd3 7a01 	vldr	s15, [r3, #4]
 80035f0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80035f4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80035f8:	4b0f      	ldr	r3, [pc, #60]	@ (8003638 <state0_Control_Code+0x288>)
 80035fa:	edc3 7a01 	vstr	s15, [r3, #4]
		if(counters.state_transistion_timer >= 100000)
 80035fe:	4b0e      	ldr	r3, [pc, #56]	@ (8003638 <state0_Control_Code+0x288>)
 8003600:	edd3 7a01 	vldr	s15, [r3, #4]
 8003604:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8003650 <state0_Control_Code+0x2a0>
 8003608:	eef4 7ac7 	vcmpe.f32	s15, s14
 800360c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003610:	db0b      	blt.n	800362a <state0_Control_Code+0x27a>
		{
			state = state1;
 8003612:	4b10      	ldr	r3, [pc, #64]	@ (8003654 <state0_Control_Code+0x2a4>)
 8003614:	2201      	movs	r2, #1
 8003616:	701a      	strb	r2, [r3, #0]
			first_time_state_entry = 1;
 8003618:	4b06      	ldr	r3, [pc, #24]	@ (8003634 <state0_Control_Code+0x284>)
 800361a:	2201      	movs	r2, #1
 800361c:	601a      	str	r2, [r3, #0]
		if(counters.state_transistion_timer >= 100000)
 800361e:	e004      	b.n	800362a <state0_Control_Code+0x27a>
		}
	}
	else
	{
		counters.state_transistion_timer = 0;
 8003620:	4b05      	ldr	r3, [pc, #20]	@ (8003638 <state0_Control_Code+0x288>)
 8003622:	f04f 0200 	mov.w	r2, #0
 8003626:	605a      	str	r2, [r3, #4]
	}
}
 8003628:	bf00      	nop
 800362a:	bf00      	nop
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr
 8003634:	20000488 	.word	0x20000488
 8003638:	20000344 	.word	0x20000344
 800363c:	20000414 	.word	0x20000414
 8003640:	200000e4 	.word	0x200000e4
 8003644:	20000164 	.word	0x20000164
 8003648:	2000047c 	.word	0x2000047c
 800364c:	20000474 	.word	0x20000474
 8003650:	47c35000 	.word	0x47c35000
 8003654:	20000485 	.word	0x20000485

08003658 <state1_Control_Code>:



// State1 Control Code
void state1_Control_Code(void){
 8003658:	b580      	push	{r7, lr}
 800365a:	af00      	add	r7, sp, #0
	if(first_time_state_entry == 1)
 800365c:	4b17      	ldr	r3, [pc, #92]	@ (80036bc <state1_Control_Code+0x64>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	2b01      	cmp	r3, #1
 8003662:	d123      	bne.n	80036ac <state1_Control_Code+0x54>
	{

//		relayOn------>

		counters.state1_timer++;
 8003664:	4b16      	ldr	r3, [pc, #88]	@ (80036c0 <state1_Control_Code+0x68>)
 8003666:	edd3 7a02 	vldr	s15, [r3, #8]
 800366a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800366e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003672:	4b13      	ldr	r3, [pc, #76]	@ (80036c0 <state1_Control_Code+0x68>)
 8003674:	edc3 7a02 	vstr	s15, [r3, #8]

		if(counters.state1_timer++ >= 50000)
 8003678:	4b11      	ldr	r3, [pc, #68]	@ (80036c0 <state1_Control_Code+0x68>)
 800367a:	edd3 7a02 	vldr	s15, [r3, #8]
 800367e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003682:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003686:	4b0e      	ldr	r3, [pc, #56]	@ (80036c0 <state1_Control_Code+0x68>)
 8003688:	ed83 7a02 	vstr	s14, [r3, #8]
 800368c:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80036c4 <state1_Control_Code+0x6c>
 8003690:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003694:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003698:	da00      	bge.n	800369c <state1_Control_Code+0x44>
		voltageController();
		currentControlTriggered();
		dq_to_abc();

	}
}
 800369a:	e00d      	b.n	80036b8 <state1_Control_Code+0x60>
			first_time_state_entry  = 0;
 800369c:	4b07      	ldr	r3, [pc, #28]	@ (80036bc <state1_Control_Code+0x64>)
 800369e:	2200      	movs	r2, #0
 80036a0:	601a      	str	r2, [r3, #0]
			counters.state1_timer   = 0;
 80036a2:	4b07      	ldr	r3, [pc, #28]	@ (80036c0 <state1_Control_Code+0x68>)
 80036a4:	f04f 0200 	mov.w	r2, #0
 80036a8:	609a      	str	r2, [r3, #8]
}
 80036aa:	e005      	b.n	80036b8 <state1_Control_Code+0x60>
		voltageController();
 80036ac:	f000 fb2a 	bl	8003d04 <voltageController>
		currentControlTriggered();
 80036b0:	f7fd fc7a 	bl	8000fa8 <currentControlTriggered>
		dq_to_abc();
 80036b4:	f7fd ffa2 	bl	80015fc <dq_to_abc>
}
 80036b8:	bf00      	nop
 80036ba:	bd80      	pop	{r7, pc}
 80036bc:	20000488 	.word	0x20000488
 80036c0:	20000344 	.word	0x20000344
 80036c4:	47435000 	.word	0x47435000

080036c8 <LL_DMA_IsActiveFlag_TC0>:
  * @rmtoll LISR  TCIF0    LL_DMA_IsActiveFlag_TC0
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC0(DMA_TypeDef *DMAx)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b083      	sub	sp, #12
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->LISR ,DMA_LISR_TCIF0)==(DMA_LISR_TCIF0));
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 0320 	and.w	r3, r3, #32
 80036d8:	2b20      	cmp	r3, #32
 80036da:	bf0c      	ite	eq
 80036dc:	2301      	moveq	r3, #1
 80036de:	2300      	movne	r3, #0
 80036e0:	b2db      	uxtb	r3, r3
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	370c      	adds	r7, #12
 80036e6:	46bd      	mov	sp, r7
 80036e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ec:	4770      	bx	lr

080036ee <LL_DMA_ClearFlag_TC0>:
  * @rmtoll LIFCR  CTCIF0    LL_DMA_ClearFlag_TC0
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC0(DMA_TypeDef *DMAx)
{
 80036ee:	b480      	push	{r7}
 80036f0:	b083      	sub	sp, #12
 80036f2:	af00      	add	r7, sp, #0
 80036f4:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CTCIF0);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2220      	movs	r2, #32
 80036fa:	609a      	str	r2, [r3, #8]
}
 80036fc:	bf00      	nop
 80036fe:	370c      	adds	r7, #12
 8003700:	46bd      	mov	sp, r7
 8003702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003706:	4770      	bx	lr

08003708 <LL_TIM_ClearFlag_UPDATE>:
{
 8003708:	b480      	push	{r7}
 800370a:	b083      	sub	sp, #12
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	f06f 0201 	mvn.w	r2, #1
 8003716:	611a      	str	r2, [r3, #16]
}
 8003718:	bf00      	nop
 800371a:	370c      	adds	r7, #12
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr

08003724 <LL_TIM_IsActiveFlag_UPDATE>:
{
 8003724:	b480      	push	{r7}
 8003726:	b083      	sub	sp, #12
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	691b      	ldr	r3, [r3, #16]
 8003730:	f003 0301 	and.w	r3, r3, #1
 8003734:	2b01      	cmp	r3, #1
 8003736:	d101      	bne.n	800373c <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8003738:	2301      	movs	r3, #1
 800373a:	e000      	b.n	800373e <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 800373c:	2300      	movs	r3, #0
}
 800373e:	4618      	mov	r0, r3
 8003740:	370c      	adds	r7, #12
 8003742:	46bd      	mov	sp, r7
 8003744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003748:	4770      	bx	lr

0800374a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800374a:	b480      	push	{r7}
 800374c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800374e:	bf00      	nop
 8003750:	e7fd      	b.n	800374e <NMI_Handler+0x4>

08003752 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003752:	b480      	push	{r7}
 8003754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003756:	bf00      	nop
 8003758:	e7fd      	b.n	8003756 <HardFault_Handler+0x4>

0800375a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800375a:	b480      	push	{r7}
 800375c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800375e:	bf00      	nop
 8003760:	e7fd      	b.n	800375e <MemManage_Handler+0x4>

08003762 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003762:	b480      	push	{r7}
 8003764:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003766:	bf00      	nop
 8003768:	e7fd      	b.n	8003766 <BusFault_Handler+0x4>

0800376a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800376a:	b480      	push	{r7}
 800376c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800376e:	bf00      	nop
 8003770:	e7fd      	b.n	800376e <UsageFault_Handler+0x4>

08003772 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003772:	b480      	push	{r7}
 8003774:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003776:	bf00      	nop
 8003778:	46bd      	mov	sp, r7
 800377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377e:	4770      	bx	lr

08003780 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003780:	b480      	push	{r7}
 8003782:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003784:	bf00      	nop
 8003786:	46bd      	mov	sp, r7
 8003788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378c:	4770      	bx	lr

0800378e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800378e:	b480      	push	{r7}
 8003790:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003792:	bf00      	nop
 8003794:	46bd      	mov	sp, r7
 8003796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379a:	4770      	bx	lr

0800379c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800379c:	b480      	push	{r7}
 800379e:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80037a0:	bf00      	nop
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr
	...

080037ac <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
    if(LL_TIM_IsActiveFlag_UPDATE(TIM3))
 80037b0:	4864      	ldr	r0, [pc, #400]	@ (8003944 <TIM3_IRQHandler+0x198>)
 80037b2:	f7ff ffb7 	bl	8003724 <LL_TIM_IsActiveFlag_UPDATE>
 80037b6:	4603      	mov	r3, r0
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	f000 80c0 	beq.w	800393e <TIM3_IRQHandler+0x192>
    {
        LL_TIM_ClearFlag_UPDATE(TIM3);
 80037be:	4861      	ldr	r0, [pc, #388]	@ (8003944 <TIM3_IRQHandler+0x198>)
 80037c0:	f7ff ffa2 	bl	8003708 <LL_TIM_ClearFlag_UPDATE>

        grid.Va = va_array[timer3_variables.sample_index];
 80037c4:	4b60      	ldr	r3, [pc, #384]	@ (8003948 <TIM3_IRQHandler+0x19c>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a60      	ldr	r2, [pc, #384]	@ (800394c <TIM3_IRQHandler+0x1a0>)
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	4413      	add	r3, r2
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a5f      	ldr	r2, [pc, #380]	@ (8003950 <TIM3_IRQHandler+0x1a4>)
 80037d2:	60d3      	str	r3, [r2, #12]
        grid.Vb = vb_array[timer3_variables.sample_index];
 80037d4:	4b5c      	ldr	r3, [pc, #368]	@ (8003948 <TIM3_IRQHandler+0x19c>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a5e      	ldr	r2, [pc, #376]	@ (8003954 <TIM3_IRQHandler+0x1a8>)
 80037da:	009b      	lsls	r3, r3, #2
 80037dc:	4413      	add	r3, r2
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a5b      	ldr	r2, [pc, #364]	@ (8003950 <TIM3_IRQHandler+0x1a4>)
 80037e2:	6113      	str	r3, [r2, #16]
        grid.Vc = vc_array[timer3_variables.sample_index];
 80037e4:	4b58      	ldr	r3, [pc, #352]	@ (8003948 <TIM3_IRQHandler+0x19c>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a5b      	ldr	r2, [pc, #364]	@ (8003958 <TIM3_IRQHandler+0x1ac>)
 80037ea:	009b      	lsls	r3, r3, #2
 80037ec:	4413      	add	r3, r2
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a57      	ldr	r2, [pc, #348]	@ (8003950 <TIM3_IRQHandler+0x1a4>)
 80037f2:	6153      	str	r3, [r2, #20]

        grid.Ia = ia_array[timer3_variables.sample_index];
 80037f4:	4b54      	ldr	r3, [pc, #336]	@ (8003948 <TIM3_IRQHandler+0x19c>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a58      	ldr	r2, [pc, #352]	@ (800395c <TIM3_IRQHandler+0x1b0>)
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	4413      	add	r3, r2
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a53      	ldr	r2, [pc, #332]	@ (8003950 <TIM3_IRQHandler+0x1a4>)
 8003802:	6013      	str	r3, [r2, #0]
        grid.Ib = ib_array[timer3_variables.sample_index];
 8003804:	4b50      	ldr	r3, [pc, #320]	@ (8003948 <TIM3_IRQHandler+0x19c>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a55      	ldr	r2, [pc, #340]	@ (8003960 <TIM3_IRQHandler+0x1b4>)
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	4413      	add	r3, r2
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a4f      	ldr	r2, [pc, #316]	@ (8003950 <TIM3_IRQHandler+0x1a4>)
 8003812:	6053      	str	r3, [r2, #4]
        grid.Ic = ic_array[timer3_variables.sample_index];
 8003814:	4b4c      	ldr	r3, [pc, #304]	@ (8003948 <TIM3_IRQHandler+0x19c>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a52      	ldr	r2, [pc, #328]	@ (8003964 <TIM3_IRQHandler+0x1b8>)
 800381a:	009b      	lsls	r3, r3, #2
 800381c:	4413      	add	r3, r2
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a4b      	ldr	r2, [pc, #300]	@ (8003950 <TIM3_IRQHandler+0x1a4>)
 8003822:	6093      	str	r3, [r2, #8]

        // for instantaneous values
        instVal.Va_inst = va_array[timer3_variables.sample_index];
 8003824:	4b48      	ldr	r3, [pc, #288]	@ (8003948 <TIM3_IRQHandler+0x19c>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a48      	ldr	r2, [pc, #288]	@ (800394c <TIM3_IRQHandler+0x1a0>)
 800382a:	009b      	lsls	r3, r3, #2
 800382c:	4413      	add	r3, r2
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a4d      	ldr	r2, [pc, #308]	@ (8003968 <TIM3_IRQHandler+0x1bc>)
 8003832:	6013      	str	r3, [r2, #0]
        instVal.Vb_inst = vb_array[timer3_variables.sample_index];
 8003834:	4b44      	ldr	r3, [pc, #272]	@ (8003948 <TIM3_IRQHandler+0x19c>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a46      	ldr	r2, [pc, #280]	@ (8003954 <TIM3_IRQHandler+0x1a8>)
 800383a:	009b      	lsls	r3, r3, #2
 800383c:	4413      	add	r3, r2
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a49      	ldr	r2, [pc, #292]	@ (8003968 <TIM3_IRQHandler+0x1bc>)
 8003842:	6053      	str	r3, [r2, #4]
        instVal.Vc_inst = vc_array[timer3_variables.sample_index];
 8003844:	4b40      	ldr	r3, [pc, #256]	@ (8003948 <TIM3_IRQHandler+0x19c>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a43      	ldr	r2, [pc, #268]	@ (8003958 <TIM3_IRQHandler+0x1ac>)
 800384a:	009b      	lsls	r3, r3, #2
 800384c:	4413      	add	r3, r2
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a45      	ldr	r2, [pc, #276]	@ (8003968 <TIM3_IRQHandler+0x1bc>)
 8003852:	6093      	str	r3, [r2, #8]

        instVal.Ia_inst = ia_array[timer3_variables.sample_index];
 8003854:	4b3c      	ldr	r3, [pc, #240]	@ (8003948 <TIM3_IRQHandler+0x19c>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a40      	ldr	r2, [pc, #256]	@ (800395c <TIM3_IRQHandler+0x1b0>)
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	4413      	add	r3, r2
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a41      	ldr	r2, [pc, #260]	@ (8003968 <TIM3_IRQHandler+0x1bc>)
 8003862:	60d3      	str	r3, [r2, #12]
        instVal.Ib_inst = ib_array[timer3_variables.sample_index];
 8003864:	4b38      	ldr	r3, [pc, #224]	@ (8003948 <TIM3_IRQHandler+0x19c>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a3d      	ldr	r2, [pc, #244]	@ (8003960 <TIM3_IRQHandler+0x1b4>)
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	4413      	add	r3, r2
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a3d      	ldr	r2, [pc, #244]	@ (8003968 <TIM3_IRQHandler+0x1bc>)
 8003872:	6113      	str	r3, [r2, #16]
        instVal.Ic_inst = ic_array[timer3_variables.sample_index];
 8003874:	4b34      	ldr	r3, [pc, #208]	@ (8003948 <TIM3_IRQHandler+0x19c>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a3a      	ldr	r2, [pc, #232]	@ (8003964 <TIM3_IRQHandler+0x1b8>)
 800387a:	009b      	lsls	r3, r3, #2
 800387c:	4413      	add	r3, r2
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a39      	ldr	r2, [pc, #228]	@ (8003968 <TIM3_IRQHandler+0x1bc>)
 8003882:	6153      	str	r3, [r2, #20]

        instVal.Vdc_inst = Vdc_array[timer3_variables.sample_index];
 8003884:	4b30      	ldr	r3, [pc, #192]	@ (8003948 <TIM3_IRQHandler+0x19c>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a38      	ldr	r2, [pc, #224]	@ (800396c <TIM3_IRQHandler+0x1c0>)
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	4413      	add	r3, r2
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a35      	ldr	r2, [pc, #212]	@ (8003968 <TIM3_IRQHandler+0x1bc>)
 8003892:	6193      	str	r3, [r2, #24]
        instVal.Idc_inst = idc_array[timer3_variables.sample_index];
 8003894:	4b2c      	ldr	r3, [pc, #176]	@ (8003948 <TIM3_IRQHandler+0x19c>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a35      	ldr	r2, [pc, #212]	@ (8003970 <TIM3_IRQHandler+0x1c4>)
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	4413      	add	r3, r2
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a31      	ldr	r2, [pc, #196]	@ (8003968 <TIM3_IRQHandler+0x1bc>)
 80038a2:	61d3      	str	r3, [r2, #28]

        // for average calculation
        avg_calculations.Vdc = Vdc_array[timer3_variables.sample_index];
 80038a4:	4b28      	ldr	r3, [pc, #160]	@ (8003948 <TIM3_IRQHandler+0x19c>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a30      	ldr	r2, [pc, #192]	@ (800396c <TIM3_IRQHandler+0x1c0>)
 80038aa:	009b      	lsls	r3, r3, #2
 80038ac:	4413      	add	r3, r2
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a30      	ldr	r2, [pc, #192]	@ (8003974 <TIM3_IRQHandler+0x1c8>)
 80038b2:	6013      	str	r3, [r2, #0]
        avg_calculations.Idc = idc_array[timer3_variables.sample_index];
 80038b4:	4b24      	ldr	r3, [pc, #144]	@ (8003948 <TIM3_IRQHandler+0x19c>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a2d      	ldr	r2, [pc, #180]	@ (8003970 <TIM3_IRQHandler+0x1c4>)
 80038ba:	009b      	lsls	r3, r3, #2
 80038bc:	4413      	add	r3, r2
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a2c      	ldr	r2, [pc, #176]	@ (8003974 <TIM3_IRQHandler+0x1c8>)
 80038c2:	6053      	str	r3, [r2, #4]

        // for rms calculation
        rms_calculations.Va = va_array[timer3_variables.sample_index];
 80038c4:	4b20      	ldr	r3, [pc, #128]	@ (8003948 <TIM3_IRQHandler+0x19c>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a20      	ldr	r2, [pc, #128]	@ (800394c <TIM3_IRQHandler+0x1a0>)
 80038ca:	009b      	lsls	r3, r3, #2
 80038cc:	4413      	add	r3, r2
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a29      	ldr	r2, [pc, #164]	@ (8003978 <TIM3_IRQHandler+0x1cc>)
 80038d2:	60d3      	str	r3, [r2, #12]
        rms_calculations.Vb = vb_array[timer3_variables.sample_index];
 80038d4:	4b1c      	ldr	r3, [pc, #112]	@ (8003948 <TIM3_IRQHandler+0x19c>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a1e      	ldr	r2, [pc, #120]	@ (8003954 <TIM3_IRQHandler+0x1a8>)
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	4413      	add	r3, r2
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a25      	ldr	r2, [pc, #148]	@ (8003978 <TIM3_IRQHandler+0x1cc>)
 80038e2:	6113      	str	r3, [r2, #16]
        rms_calculations.Vc = vc_array[timer3_variables.sample_index];
 80038e4:	4b18      	ldr	r3, [pc, #96]	@ (8003948 <TIM3_IRQHandler+0x19c>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a1b      	ldr	r2, [pc, #108]	@ (8003958 <TIM3_IRQHandler+0x1ac>)
 80038ea:	009b      	lsls	r3, r3, #2
 80038ec:	4413      	add	r3, r2
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a21      	ldr	r2, [pc, #132]	@ (8003978 <TIM3_IRQHandler+0x1cc>)
 80038f2:	6153      	str	r3, [r2, #20]

        rms_calculations.Ia = ia_array[timer3_variables.sample_index];
 80038f4:	4b14      	ldr	r3, [pc, #80]	@ (8003948 <TIM3_IRQHandler+0x19c>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a18      	ldr	r2, [pc, #96]	@ (800395c <TIM3_IRQHandler+0x1b0>)
 80038fa:	009b      	lsls	r3, r3, #2
 80038fc:	4413      	add	r3, r2
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a1d      	ldr	r2, [pc, #116]	@ (8003978 <TIM3_IRQHandler+0x1cc>)
 8003902:	6013      	str	r3, [r2, #0]
        rms_calculations.Ib = ib_array[timer3_variables.sample_index];
 8003904:	4b10      	ldr	r3, [pc, #64]	@ (8003948 <TIM3_IRQHandler+0x19c>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a15      	ldr	r2, [pc, #84]	@ (8003960 <TIM3_IRQHandler+0x1b4>)
 800390a:	009b      	lsls	r3, r3, #2
 800390c:	4413      	add	r3, r2
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a19      	ldr	r2, [pc, #100]	@ (8003978 <TIM3_IRQHandler+0x1cc>)
 8003912:	6053      	str	r3, [r2, #4]
        rms_calculations.Ic = ic_array[timer3_variables.sample_index];
 8003914:	4b0c      	ldr	r3, [pc, #48]	@ (8003948 <TIM3_IRQHandler+0x19c>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a12      	ldr	r2, [pc, #72]	@ (8003964 <TIM3_IRQHandler+0x1b8>)
 800391a:	009b      	lsls	r3, r3, #2
 800391c:	4413      	add	r3, r2
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a15      	ldr	r2, [pc, #84]	@ (8003978 <TIM3_IRQHandler+0x1cc>)
 8003922:	6093      	str	r3, [r2, #8]

        timer3_variables.sample_index = (timer3_variables.sample_index + 1);
 8003924:	4b08      	ldr	r3, [pc, #32]	@ (8003948 <TIM3_IRQHandler+0x19c>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	3301      	adds	r3, #1
 800392a:	4a07      	ldr	r2, [pc, #28]	@ (8003948 <TIM3_IRQHandler+0x19c>)
 800392c:	6013      	str	r3, [r2, #0]

        if(timer3_variables.sample_index > 359){
 800392e:	4b06      	ldr	r3, [pc, #24]	@ (8003948 <TIM3_IRQHandler+0x19c>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8003936:	db02      	blt.n	800393e <TIM3_IRQHandler+0x192>
        	timer3_variables.sample_index = 0;
 8003938:	4b03      	ldr	r3, [pc, #12]	@ (8003948 <TIM3_IRQHandler+0x19c>)
 800393a:	2200      	movs	r2, #0
 800393c:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN TIM3_IRQn 1 */
   //  uint32_t dac_val = (uint32_t)((pll.Theta / (2.0f * M_PI)) * 4095.0f);
   //  HAL_DAC_SetValue(&hdac, DAC1_CHANNEL_1, DAC_ALIGN_12B_R, dac_val);
   //  HAL_DAC_Start(&hdac, DAC1_CHANNEL_1);
  /* USER CODE END TIM3_IRQn 1 */
}
 800393e:	bf00      	nop
 8003940:	bd80      	pop	{r7, pc}
 8003942:	bf00      	nop
 8003944:	40000400 	.word	0x40000400
 8003948:	2000009c 	.word	0x2000009c
 800394c:	08005fe4 	.word	0x08005fe4
 8003950:	2000006c 	.word	0x2000006c
 8003954:	08006584 	.word	0x08006584
 8003958:	08006b24 	.word	0x08006b24
 800395c:	080070c4 	.word	0x080070c4
 8003960:	08007664 	.word	0x08007664
 8003964:	08007c04 	.word	0x08007c04
 8003968:	20000354 	.word	0x20000354
 800396c:	080081a4 	.word	0x080081a4
 8003970:	08008744 	.word	0x08008744
 8003974:	2000042c 	.word	0x2000042c
 8003978:	20000374 	.word	0x20000374

0800397c <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */
	if (LL_TIM_IsActiveFlag_UPDATE(TIM8))
 8003980:	4811      	ldr	r0, [pc, #68]	@ (80039c8 <TIM8_UP_TIM13_IRQHandler+0x4c>)
 8003982:	f7ff fecf 	bl	8003724 <LL_TIM_IsActiveFlag_UPDATE>
 8003986:	4603      	mov	r3, r0
 8003988:	2b00      	cmp	r3, #0
 800398a:	d01a      	beq.n	80039c2 <TIM8_UP_TIM13_IRQHandler+0x46>
	{
		LL_TIM_ClearFlag_UPDATE(TIM8);
 800398c:	480e      	ldr	r0, [pc, #56]	@ (80039c8 <TIM8_UP_TIM13_IRQHandler+0x4c>)
 800398e:	f7ff febb 	bl	8003708 <LL_TIM_ClearFlag_UPDATE>

		adcReadings();
 8003992:	f7fd f8c3 	bl	8000b1c <adcReadings>
		usart_communication();
 8003996:	f000 f83b 	bl	8003a10 <usart_communication>
		Counters();
 800399a:	f7fd fac9 	bl	8000f30 <Counters>
		PLL();
 800399e:	f7ff f957 	bl	8002c50 <PLL>
		abc_to_dq();
 80039a2:	f7fd f83b 	bl	8000a1c <abc_to_dq>
		check_if_PLL_locked();
 80039a6:	f7ff fb1b 	bl	8002fe0 <check_if_PLL_locked>
		rms_calculation_to_be_placed_in_interrupt();
 80039aa:	f7ff fb53 	bl	8003054 <rms_calculation_to_be_placed_in_interrupt>
		average_calculation_to_be_placed_in_interrupt();
 80039ae:	f7fd fa1d 	bl	8000dec <average_calculation_to_be_placed_in_interrupt>
		instantaneousDiagnostics();
 80039b2:	f7fd fc17 	bl	80011e4 <instantaneousDiagnostics>
		rmsDiagnostics();
 80039b6:	f7fd fd11 	bl	80013dc <rmsDiagnostics>
		averageDiagnostics();
 80039ba:	f7fd fdc3 	bl	8001544 <averageDiagnostics>
		stateControl();
 80039be:	f7ff fcdb 	bl	8003378 <stateControl>
	}
  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80039c2:	bf00      	nop
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop
 80039c8:	40010400 	.word	0x40010400

080039cc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */
    if(LL_DMA_IsActiveFlag_TC0(DMA2)) {
 80039d0:	4805      	ldr	r0, [pc, #20]	@ (80039e8 <DMA2_Stream0_IRQHandler+0x1c>)
 80039d2:	f7ff fe79 	bl	80036c8 <LL_DMA_IsActiveFlag_TC0>
 80039d6:	4603      	mov	r3, r0
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d002      	beq.n	80039e2 <DMA2_Stream0_IRQHandler+0x16>
        LL_DMA_ClearFlag_TC0(DMA2);
 80039dc:	4802      	ldr	r0, [pc, #8]	@ (80039e8 <DMA2_Stream0_IRQHandler+0x1c>)
 80039de:	f7ff fe86 	bl	80036ee <LL_DMA_ClearFlag_TC0>
    }
  /* USER CODE END DMA2_Stream0_IRQn 0 */
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80039e2:	bf00      	nop
 80039e4:	bd80      	pop	{r7, pc}
 80039e6:	bf00      	nop
 80039e8:	40026400 	.word	0x40026400

080039ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80039ec:	b480      	push	{r7}
 80039ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80039f0:	4b06      	ldr	r3, [pc, #24]	@ (8003a0c <SystemInit+0x20>)
 80039f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039f6:	4a05      	ldr	r2, [pc, #20]	@ (8003a0c <SystemInit+0x20>)
 80039f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80039fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003a00:	bf00      	nop
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr
 8003a0a:	bf00      	nop
 8003a0c:	e000ed00 	.word	0xe000ed00

08003a10 <usart_communication>:
#include "variables.h"


void usart_communication(void)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b083      	sub	sp, #12
 8003a14:	af00      	add	r7, sp, #0

	if(usart_comm.transmission_enable == 0)
 8003a16:	4b4c      	ldr	r3, [pc, #304]	@ (8003b48 <usart_communication+0x138>)
 8003a18:	781b      	ldrb	r3, [r3, #0]
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	f083 0301 	eor.w	r3, r3, #1
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d05e      	beq.n	8003ae4 <usart_communication+0xd4>
	{
		if(usart_comm.array_population_index <= TXN_ARRAY_SIZE)
 8003a26:	4b48      	ldr	r3, [pc, #288]	@ (8003b48 <usart_communication+0x138>)
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	2bca      	cmp	r3, #202	@ 0xca
 8003a2c:	d84b      	bhi.n	8003ac6 <usart_communication+0xb6>
		{
			if (usart_comm.array_population_index == 0 )
 8003a2e:	4b46      	ldr	r3, [pc, #280]	@ (8003b48 <usart_communication+0x138>)
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d10a      	bne.n	8003a4c <usart_communication+0x3c>
			{
				txn_array[usart_comm.array_population_index] = 0.0f;
 8003a36:	4b44      	ldr	r3, [pc, #272]	@ (8003b48 <usart_communication+0x138>)
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	4a44      	ldr	r2, [pc, #272]	@ (8003b4c <usart_communication+0x13c>)
 8003a3c:	2100      	movs	r1, #0
 8003a3e:	54d1      	strb	r1, [r2, r3]
				usart_comm.array_population_index++;
 8003a40:	4b41      	ldr	r3, [pc, #260]	@ (8003b48 <usart_communication+0x138>)
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	3301      	adds	r3, #1
 8003a46:	4a40      	ldr	r2, [pc, #256]	@ (8003b48 <usart_communication+0x138>)
 8003a48:	6053      	str	r3, [r2, #4]
 8003a4a:	e04b      	b.n	8003ae4 <usart_communication+0xd4>
			}
			else if (usart_comm.array_population_index > 0 && usart_comm.array_population_index < TXN_ARRAY_SIZE-1)
 8003a4c:	4b3e      	ldr	r3, [pc, #248]	@ (8003b48 <usart_communication+0x138>)
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	dd29      	ble.n	8003aa8 <usart_communication+0x98>
 8003a54:	4b3c      	ldr	r3, [pc, #240]	@ (8003b48 <usart_communication+0x138>)
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	2bc8      	cmp	r3, #200	@ 0xc8
 8003a5a:	d825      	bhi.n	8003aa8 <usart_communication+0x98>
			{
				usart_comm.adc_value = adc_buffer[1];
 8003a5c:	4b3c      	ldr	r3, [pc, #240]	@ (8003b50 <usart_communication+0x140>)
 8003a5e:	885b      	ldrh	r3, [r3, #2]
 8003a60:	b29b      	uxth	r3, r3
 8003a62:	461a      	mov	r2, r3
 8003a64:	4b38      	ldr	r3, [pc, #224]	@ (8003b48 <usart_communication+0x138>)
 8003a66:	60da      	str	r2, [r3, #12]
				usart_comm.adc_scaled_value = 102.36f * usart_comm.adc_value;
 8003a68:	4b37      	ldr	r3, [pc, #220]	@ (8003b48 <usart_communication+0x138>)
 8003a6a:	68db      	ldr	r3, [r3, #12]
 8003a6c:	ee07 3a90 	vmov	s15, r3
 8003a70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a74:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8003b54 <usart_communication+0x144>
 8003a78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a7c:	4b32      	ldr	r3, [pc, #200]	@ (8003b48 <usart_communication+0x138>)
 8003a7e:	edc3 7a05 	vstr	s15, [r3, #20]
				txn_array[usart_comm.array_population_index] = usart_comm.adc_scaled_value;
 8003a82:	4b31      	ldr	r3, [pc, #196]	@ (8003b48 <usart_communication+0x138>)
 8003a84:	edd3 7a05 	vldr	s15, [r3, #20]
 8003a88:	4b2f      	ldr	r3, [pc, #188]	@ (8003b48 <usart_communication+0x138>)
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a90:	edc7 7a01 	vstr	s15, [r7, #4]
 8003a94:	793a      	ldrb	r2, [r7, #4]
 8003a96:	b2d1      	uxtb	r1, r2
 8003a98:	4a2c      	ldr	r2, [pc, #176]	@ (8003b4c <usart_communication+0x13c>)
 8003a9a:	54d1      	strb	r1, [r2, r3]
				usart_comm.array_population_index++;
 8003a9c:	4b2a      	ldr	r3, [pc, #168]	@ (8003b48 <usart_communication+0x138>)
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	3301      	adds	r3, #1
 8003aa2:	4a29      	ldr	r2, [pc, #164]	@ (8003b48 <usart_communication+0x138>)
 8003aa4:	6053      	str	r3, [r2, #4]
 8003aa6:	e01d      	b.n	8003ae4 <usart_communication+0xd4>
			}
			else if(usart_comm.array_population_index == TXN_ARRAY_SIZE-1)
 8003aa8:	4b27      	ldr	r3, [pc, #156]	@ (8003b48 <usart_communication+0x138>)
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	2bc9      	cmp	r3, #201	@ 0xc9
 8003aae:	d119      	bne.n	8003ae4 <usart_communication+0xd4>
			{
				txn_array[usart_comm.array_population_index] = 2.0f;
 8003ab0:	4b25      	ldr	r3, [pc, #148]	@ (8003b48 <usart_communication+0x138>)
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	4a25      	ldr	r2, [pc, #148]	@ (8003b4c <usart_communication+0x13c>)
 8003ab6:	2102      	movs	r1, #2
 8003ab8:	54d1      	strb	r1, [r2, r3]
				usart_comm.array_population_index = usart_comm.array_population_index+2;
 8003aba:	4b23      	ldr	r3, [pc, #140]	@ (8003b48 <usart_communication+0x138>)
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	3302      	adds	r3, #2
 8003ac0:	4a21      	ldr	r2, [pc, #132]	@ (8003b48 <usart_communication+0x138>)
 8003ac2:	6053      	str	r3, [r2, #4]
 8003ac4:	e00e      	b.n	8003ae4 <usart_communication+0xd4>
			}

		}
		else
		{
			usart_comm.convert_txn_array_to_base64 = 1;
 8003ac6:	4b20      	ldr	r3, [pc, #128]	@ (8003b48 <usart_communication+0x138>)
 8003ac8:	2201      	movs	r2, #1
 8003aca:	745a      	strb	r2, [r3, #17]
			usart_comm.transmission_enable         = 1;
 8003acc:	4b1e      	ldr	r3, [pc, #120]	@ (8003b48 <usart_communication+0x138>)
 8003ace:	2201      	movs	r2, #1
 8003ad0:	701a      	strb	r2, [r3, #0]
			uart_send_data_pointer                 = (uint8_t *)base64_txn;
 8003ad2:	4b21      	ldr	r3, [pc, #132]	@ (8003b58 <usart_communication+0x148>)
 8003ad4:	4a21      	ldr	r2, [pc, #132]	@ (8003b5c <usart_communication+0x14c>)
 8003ad6:	601a      	str	r2, [r3, #0]
			usart_comm.array_population_index      = 0;
 8003ad8:	4b1b      	ldr	r3, [pc, #108]	@ (8003b48 <usart_communication+0x138>)
 8003ada:	2200      	movs	r2, #0
 8003adc:	605a      	str	r2, [r3, #4]
			usart_comm.array_transmission_index    = 0;
 8003ade:	4b1a      	ldr	r3, [pc, #104]	@ (8003b48 <usart_communication+0x138>)
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	609a      	str	r2, [r3, #8]
		}
	}



	if(usart_comm.transmission_enable == 1 && usart_comm.convert_txn_array_to_base64 == 0)
 8003ae4:	4b18      	ldr	r3, [pc, #96]	@ (8003b48 <usart_communication+0x138>)
 8003ae6:	781b      	ldrb	r3, [r3, #0]
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d026      	beq.n	8003b3c <usart_communication+0x12c>
 8003aee:	4b16      	ldr	r3, [pc, #88]	@ (8003b48 <usart_communication+0x138>)
 8003af0:	7c5b      	ldrb	r3, [r3, #17]
 8003af2:	b2db      	uxtb	r3, r3
 8003af4:	f083 0301 	eor.w	r3, r3, #1
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d01e      	beq.n	8003b3c <usart_communication+0x12c>
	{
		if (usart_comm.array_transmission_index <= (BASE64_SIZE))
 8003afe:	4b12      	ldr	r3, [pc, #72]	@ (8003b48 <usart_communication+0x138>)
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8003b06:	d810      	bhi.n	8003b2a <usart_communication+0x11a>
		{
			USART2->DR = *uart_send_data_pointer;
 8003b08:	4b13      	ldr	r3, [pc, #76]	@ (8003b58 <usart_communication+0x148>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	781b      	ldrb	r3, [r3, #0]
 8003b0e:	b2da      	uxtb	r2, r3
 8003b10:	4b13      	ldr	r3, [pc, #76]	@ (8003b60 <usart_communication+0x150>)
 8003b12:	605a      	str	r2, [r3, #4]
			uart_send_data_pointer++;
 8003b14:	4b10      	ldr	r3, [pc, #64]	@ (8003b58 <usart_communication+0x148>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	3301      	adds	r3, #1
 8003b1a:	4a0f      	ldr	r2, [pc, #60]	@ (8003b58 <usart_communication+0x148>)
 8003b1c:	6013      	str	r3, [r2, #0]
			usart_comm.array_transmission_index++;
 8003b1e:	4b0a      	ldr	r3, [pc, #40]	@ (8003b48 <usart_communication+0x138>)
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	3301      	adds	r3, #1
 8003b24:	4a08      	ldr	r2, [pc, #32]	@ (8003b48 <usart_communication+0x138>)
 8003b26:	6093      	str	r3, [r2, #8]

		}

	}

}
 8003b28:	e008      	b.n	8003b3c <usart_communication+0x12c>
			usart_comm.transmission_enable = 0;
 8003b2a:	4b07      	ldr	r3, [pc, #28]	@ (8003b48 <usart_communication+0x138>)
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	701a      	strb	r2, [r3, #0]
			usart_comm.array_transmission_index = 0;
 8003b30:	4b05      	ldr	r3, [pc, #20]	@ (8003b48 <usart_communication+0x138>)
 8003b32:	2200      	movs	r2, #0
 8003b34:	609a      	str	r2, [r3, #8]
			usart_comm.array_population_index = 0;
 8003b36:	4b04      	ldr	r3, [pc, #16]	@ (8003b48 <usart_communication+0x138>)
 8003b38:	2200      	movs	r2, #0
 8003b3a:	605a      	str	r2, [r3, #4]
}
 8003b3c:	bf00      	nop
 8003b3e:	370c      	adds	r7, #12
 8003b40:	46bd      	mov	sp, r7
 8003b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b46:	4770      	bx	lr
 8003b48:	200004b0 	.word	0x200004b0
 8003b4c:	200004c8 	.word	0x200004c8
 8003b50:	200002a0 	.word	0x200002a0
 8003b54:	42ccb852 	.word	0x42ccb852
 8003b58:	20000594 	.word	0x20000594
 8003b5c:	20000598 	.word	0x20000598
 8003b60:	40004400 	.word	0x40004400

08003b64 <convert_txn_array_to_base64>:



void convert_txn_array_to_base64(void) {
 8003b64:	b480      	push	{r7}
 8003b66:	b083      	sub	sp, #12
 8003b68:	af00      	add	r7, sp, #0

	if (usart_comm.convert_txn_array_to_base64 == 1)
 8003b6a:	4b60      	ldr	r3, [pc, #384]	@ (8003cec <convert_txn_array_to_base64+0x188>)
 8003b6c:	7c5b      	ldrb	r3, [r3, #17]
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	f000 80b5 	beq.w	8003ce0 <convert_txn_array_to_base64+0x17c>
	{
		*(DATA_TYPE*) &base64_txn[0] = txn_array[0];                              // Copy the first value as header
 8003b76:	4b5e      	ldr	r3, [pc, #376]	@ (8003cf0 <convert_txn_array_to_base64+0x18c>)
 8003b78:	4a5e      	ldr	r2, [pc, #376]	@ (8003cf4 <convert_txn_array_to_base64+0x190>)
 8003b7a:	7812      	ldrb	r2, [r2, #0]
 8003b7c:	b2d2      	uxtb	r2, r2
 8003b7e:	701a      	strb	r2, [r3, #0]
		base64_variables.output_index = SIZE_OF_DATA_TYPE ;                   // 1st value occupy space upto the size of data_type
 8003b80:	4b5d      	ldr	r3, [pc, #372]	@ (8003cf8 <convert_txn_array_to_base64+0x194>)
 8003b82:	2201      	movs	r2, #1
 8003b84:	801a      	strh	r2, [r3, #0]

		for (uint16_t i = 0; i < base64_variables.input_len; i += 3)
 8003b86:	2300      	movs	r3, #0
 8003b88:	80fb      	strh	r3, [r7, #6]
 8003b8a:	e08d      	b.n	8003ca8 <convert_txn_array_to_base64+0x144>
		{
			base64_variables.octet_a = data[i];
 8003b8c:	4b5b      	ldr	r3, [pc, #364]	@ (8003cfc <convert_txn_array_to_base64+0x198>)
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	88fb      	ldrh	r3, [r7, #6]
 8003b92:	4413      	add	r3, r2
 8003b94:	781b      	ldrb	r3, [r3, #0]
 8003b96:	461a      	mov	r2, r3
 8003b98:	4b57      	ldr	r3, [pc, #348]	@ (8003cf8 <convert_txn_array_to_base64+0x194>)
 8003b9a:	605a      	str	r2, [r3, #4]
			base64_variables.octet_b = (i + 1 < base64_variables.input_len) ? data[i + 1] : 0;
 8003b9c:	88fb      	ldrh	r3, [r7, #6]
 8003b9e:	3301      	adds	r3, #1
 8003ba0:	4a55      	ldr	r2, [pc, #340]	@ (8003cf8 <convert_txn_array_to_base64+0x194>)
 8003ba2:	8a92      	ldrh	r2, [r2, #20]
 8003ba4:	b292      	uxth	r2, r2
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	da06      	bge.n	8003bb8 <convert_txn_array_to_base64+0x54>
 8003baa:	4b54      	ldr	r3, [pc, #336]	@ (8003cfc <convert_txn_array_to_base64+0x198>)
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	88fb      	ldrh	r3, [r7, #6]
 8003bb0:	3301      	adds	r3, #1
 8003bb2:	4413      	add	r3, r2
 8003bb4:	781b      	ldrb	r3, [r3, #0]
 8003bb6:	e000      	b.n	8003bba <convert_txn_array_to_base64+0x56>
 8003bb8:	2300      	movs	r3, #0
 8003bba:	4a4f      	ldr	r2, [pc, #316]	@ (8003cf8 <convert_txn_array_to_base64+0x194>)
 8003bbc:	6093      	str	r3, [r2, #8]
			base64_variables.octet_c = (i + 2 < base64_variables.input_len) ? data[i + 2] : 0;
 8003bbe:	88fb      	ldrh	r3, [r7, #6]
 8003bc0:	3302      	adds	r3, #2
 8003bc2:	4a4d      	ldr	r2, [pc, #308]	@ (8003cf8 <convert_txn_array_to_base64+0x194>)
 8003bc4:	8a92      	ldrh	r2, [r2, #20]
 8003bc6:	b292      	uxth	r2, r2
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	da06      	bge.n	8003bda <convert_txn_array_to_base64+0x76>
 8003bcc:	4b4b      	ldr	r3, [pc, #300]	@ (8003cfc <convert_txn_array_to_base64+0x198>)
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	88fb      	ldrh	r3, [r7, #6]
 8003bd2:	3302      	adds	r3, #2
 8003bd4:	4413      	add	r3, r2
 8003bd6:	781b      	ldrb	r3, [r3, #0]
 8003bd8:	e000      	b.n	8003bdc <convert_txn_array_to_base64+0x78>
 8003bda:	2300      	movs	r3, #0
 8003bdc:	4a46      	ldr	r2, [pc, #280]	@ (8003cf8 <convert_txn_array_to_base64+0x194>)
 8003bde:	60d3      	str	r3, [r2, #12]
			base64_variables.triple  =
					(base64_variables.octet_a << 16) | (base64_variables.octet_b << 8) | base64_variables.octet_c;
 8003be0:	4b45      	ldr	r3, [pc, #276]	@ (8003cf8 <convert_txn_array_to_base64+0x194>)
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	041a      	lsls	r2, r3, #16
 8003be6:	4b44      	ldr	r3, [pc, #272]	@ (8003cf8 <convert_txn_array_to_base64+0x194>)
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	021b      	lsls	r3, r3, #8
 8003bec:	431a      	orrs	r2, r3
 8003bee:	4b42      	ldr	r3, [pc, #264]	@ (8003cf8 <convert_txn_array_to_base64+0x194>)
 8003bf0:	68db      	ldr	r3, [r3, #12]
 8003bf2:	4313      	orrs	r3, r2
			base64_variables.triple  =
 8003bf4:	4a40      	ldr	r2, [pc, #256]	@ (8003cf8 <convert_txn_array_to_base64+0x194>)
 8003bf6:	6113      	str	r3, [r2, #16]

			base64_txn[base64_variables.output_index++] = base64_chars[(base64_variables.triple >> 18) & 0x3F];
 8003bf8:	4b3f      	ldr	r3, [pc, #252]	@ (8003cf8 <convert_txn_array_to_base64+0x194>)
 8003bfa:	691b      	ldr	r3, [r3, #16]
 8003bfc:	0c9b      	lsrs	r3, r3, #18
 8003bfe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003c02:	4b3d      	ldr	r3, [pc, #244]	@ (8003cf8 <convert_txn_array_to_base64+0x194>)
 8003c04:	881b      	ldrh	r3, [r3, #0]
 8003c06:	b29b      	uxth	r3, r3
 8003c08:	1c59      	adds	r1, r3, #1
 8003c0a:	b288      	uxth	r0, r1
 8003c0c:	493a      	ldr	r1, [pc, #232]	@ (8003cf8 <convert_txn_array_to_base64+0x194>)
 8003c0e:	8008      	strh	r0, [r1, #0]
 8003c10:	4619      	mov	r1, r3
 8003c12:	4b3b      	ldr	r3, [pc, #236]	@ (8003d00 <convert_txn_array_to_base64+0x19c>)
 8003c14:	5c9a      	ldrb	r2, [r3, r2]
 8003c16:	4b36      	ldr	r3, [pc, #216]	@ (8003cf0 <convert_txn_array_to_base64+0x18c>)
 8003c18:	545a      	strb	r2, [r3, r1]
			base64_txn[base64_variables.output_index++] = base64_chars[(base64_variables.triple >> 12) & 0x3F];
 8003c1a:	4b37      	ldr	r3, [pc, #220]	@ (8003cf8 <convert_txn_array_to_base64+0x194>)
 8003c1c:	691b      	ldr	r3, [r3, #16]
 8003c1e:	0b1b      	lsrs	r3, r3, #12
 8003c20:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003c24:	4b34      	ldr	r3, [pc, #208]	@ (8003cf8 <convert_txn_array_to_base64+0x194>)
 8003c26:	881b      	ldrh	r3, [r3, #0]
 8003c28:	b29b      	uxth	r3, r3
 8003c2a:	1c59      	adds	r1, r3, #1
 8003c2c:	b288      	uxth	r0, r1
 8003c2e:	4932      	ldr	r1, [pc, #200]	@ (8003cf8 <convert_txn_array_to_base64+0x194>)
 8003c30:	8008      	strh	r0, [r1, #0]
 8003c32:	4619      	mov	r1, r3
 8003c34:	4b32      	ldr	r3, [pc, #200]	@ (8003d00 <convert_txn_array_to_base64+0x19c>)
 8003c36:	5c9a      	ldrb	r2, [r3, r2]
 8003c38:	4b2d      	ldr	r3, [pc, #180]	@ (8003cf0 <convert_txn_array_to_base64+0x18c>)
 8003c3a:	545a      	strb	r2, [r3, r1]

			base64_txn[base64_variables.output_index++] =
					(i + 1 < base64_variables.input_len) ? base64_chars[(base64_variables.triple >> 6) & 0x3F] : '=';
 8003c3c:	88fb      	ldrh	r3, [r7, #6]
 8003c3e:	3301      	adds	r3, #1
 8003c40:	4a2d      	ldr	r2, [pc, #180]	@ (8003cf8 <convert_txn_array_to_base64+0x194>)
 8003c42:	8a92      	ldrh	r2, [r2, #20]
 8003c44:	b292      	uxth	r2, r2
			base64_txn[base64_variables.output_index++] =
 8003c46:	4293      	cmp	r3, r2
 8003c48:	da07      	bge.n	8003c5a <convert_txn_array_to_base64+0xf6>
					(i + 1 < base64_variables.input_len) ? base64_chars[(base64_variables.triple >> 6) & 0x3F] : '=';
 8003c4a:	4b2b      	ldr	r3, [pc, #172]	@ (8003cf8 <convert_txn_array_to_base64+0x194>)
 8003c4c:	691b      	ldr	r3, [r3, #16]
 8003c4e:	099b      	lsrs	r3, r3, #6
 8003c50:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
			base64_txn[base64_variables.output_index++] =
 8003c54:	4a2a      	ldr	r2, [pc, #168]	@ (8003d00 <convert_txn_array_to_base64+0x19c>)
 8003c56:	5cd2      	ldrb	r2, [r2, r3]
 8003c58:	e000      	b.n	8003c5c <convert_txn_array_to_base64+0xf8>
 8003c5a:	223d      	movs	r2, #61	@ 0x3d
 8003c5c:	4b26      	ldr	r3, [pc, #152]	@ (8003cf8 <convert_txn_array_to_base64+0x194>)
 8003c5e:	881b      	ldrh	r3, [r3, #0]
 8003c60:	b29b      	uxth	r3, r3
 8003c62:	1c59      	adds	r1, r3, #1
 8003c64:	b288      	uxth	r0, r1
 8003c66:	4924      	ldr	r1, [pc, #144]	@ (8003cf8 <convert_txn_array_to_base64+0x194>)
 8003c68:	8008      	strh	r0, [r1, #0]
 8003c6a:	4619      	mov	r1, r3
 8003c6c:	4b20      	ldr	r3, [pc, #128]	@ (8003cf0 <convert_txn_array_to_base64+0x18c>)
 8003c6e:	545a      	strb	r2, [r3, r1]

			base64_txn[base64_variables.output_index++] =
					(i + 2 < base64_variables.input_len) ? base64_chars[base64_variables.triple & 0x3F] : '=';
 8003c70:	88fb      	ldrh	r3, [r7, #6]
 8003c72:	3302      	adds	r3, #2
 8003c74:	4a20      	ldr	r2, [pc, #128]	@ (8003cf8 <convert_txn_array_to_base64+0x194>)
 8003c76:	8a92      	ldrh	r2, [r2, #20]
 8003c78:	b292      	uxth	r2, r2
			base64_txn[base64_variables.output_index++] =
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	da06      	bge.n	8003c8c <convert_txn_array_to_base64+0x128>
					(i + 2 < base64_variables.input_len) ? base64_chars[base64_variables.triple & 0x3F] : '=';
 8003c7e:	4b1e      	ldr	r3, [pc, #120]	@ (8003cf8 <convert_txn_array_to_base64+0x194>)
 8003c80:	691b      	ldr	r3, [r3, #16]
 8003c82:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
			base64_txn[base64_variables.output_index++] =
 8003c86:	4a1e      	ldr	r2, [pc, #120]	@ (8003d00 <convert_txn_array_to_base64+0x19c>)
 8003c88:	5cd2      	ldrb	r2, [r2, r3]
 8003c8a:	e000      	b.n	8003c8e <convert_txn_array_to_base64+0x12a>
 8003c8c:	223d      	movs	r2, #61	@ 0x3d
 8003c8e:	4b1a      	ldr	r3, [pc, #104]	@ (8003cf8 <convert_txn_array_to_base64+0x194>)
 8003c90:	881b      	ldrh	r3, [r3, #0]
 8003c92:	b29b      	uxth	r3, r3
 8003c94:	1c59      	adds	r1, r3, #1
 8003c96:	b288      	uxth	r0, r1
 8003c98:	4917      	ldr	r1, [pc, #92]	@ (8003cf8 <convert_txn_array_to_base64+0x194>)
 8003c9a:	8008      	strh	r0, [r1, #0]
 8003c9c:	4619      	mov	r1, r3
 8003c9e:	4b14      	ldr	r3, [pc, #80]	@ (8003cf0 <convert_txn_array_to_base64+0x18c>)
 8003ca0:	545a      	strb	r2, [r3, r1]
		for (uint16_t i = 0; i < base64_variables.input_len; i += 3)
 8003ca2:	88fb      	ldrh	r3, [r7, #6]
 8003ca4:	3303      	adds	r3, #3
 8003ca6:	80fb      	strh	r3, [r7, #6]
 8003ca8:	4b13      	ldr	r3, [pc, #76]	@ (8003cf8 <convert_txn_array_to_base64+0x194>)
 8003caa:	8a9b      	ldrh	r3, [r3, #20]
 8003cac:	b29b      	uxth	r3, r3
 8003cae:	88fa      	ldrh	r2, [r7, #6]
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	f4ff af6b 	bcc.w	8003b8c <convert_txn_array_to_base64+0x28>
		}

		*(DATA_TYPE*) &base64_txn[base64_variables.output_index] = txn_array[TXN_ARRAY_SIZE-1];    // Copy the last value as header
 8003cb6:	4b10      	ldr	r3, [pc, #64]	@ (8003cf8 <convert_txn_array_to_base64+0x194>)
 8003cb8:	881b      	ldrh	r3, [r3, #0]
 8003cba:	b29b      	uxth	r3, r3
 8003cbc:	461a      	mov	r2, r3
 8003cbe:	4b0c      	ldr	r3, [pc, #48]	@ (8003cf0 <convert_txn_array_to_base64+0x18c>)
 8003cc0:	4413      	add	r3, r2
 8003cc2:	4a0c      	ldr	r2, [pc, #48]	@ (8003cf4 <convert_txn_array_to_base64+0x190>)
 8003cc4:	f892 20c9 	ldrb.w	r2, [r2, #201]	@ 0xc9
 8003cc8:	b2d2      	uxtb	r2, r2
 8003cca:	701a      	strb	r2, [r3, #0]
		base64_variables.output_index += SIZE_OF_DATA_TYPE ;
 8003ccc:	4b0a      	ldr	r3, [pc, #40]	@ (8003cf8 <convert_txn_array_to_base64+0x194>)
 8003cce:	881b      	ldrh	r3, [r3, #0]
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	b29a      	uxth	r2, r3
 8003cd6:	4b08      	ldr	r3, [pc, #32]	@ (8003cf8 <convert_txn_array_to_base64+0x194>)
 8003cd8:	801a      	strh	r2, [r3, #0]
		usart_comm.convert_txn_array_to_base64 = 0;
 8003cda:	4b04      	ldr	r3, [pc, #16]	@ (8003cec <convert_txn_array_to_base64+0x188>)
 8003cdc:	2200      	movs	r2, #0
 8003cde:	745a      	strb	r2, [r3, #17]
	}

}
 8003ce0:	bf00      	nop
 8003ce2:	370c      	adds	r7, #12
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cea:	4770      	bx	lr
 8003cec:	200004b0 	.word	0x200004b0
 8003cf0:	20000598 	.word	0x20000598
 8003cf4:	200004c8 	.word	0x200004c8
 8003cf8:	20000218 	.word	0x20000218
 8003cfc:	20000230 	.word	0x20000230
 8003d00:	08005fa0 	.word	0x08005fa0

08003d04 <voltageController>:
#include "math.h"
#include "variables.h"
#include <stdbool.h>


void voltageController(void){
 8003d04:	b480      	push	{r7}
 8003d06:	af00      	add	r7, sp, #0

	// Voltage error
	voltage_ctrl.error = voltage_ctrl.Vdc_ref - voltage_ctrl.Vdc_actual;
 8003d08:	4b43      	ldr	r3, [pc, #268]	@ (8003e18 <voltageController+0x114>)
 8003d0a:	ed93 7a00 	vldr	s14, [r3]
 8003d0e:	4b42      	ldr	r3, [pc, #264]	@ (8003e18 <voltageController+0x114>)
 8003d10:	edd3 7a01 	vldr	s15, [r3, #4]
 8003d14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d18:	4b3f      	ldr	r3, [pc, #252]	@ (8003e18 <voltageController+0x114>)
 8003d1a:	edc3 7a08 	vstr	s15, [r3, #32]

	// Proportional term
	voltage_ctrl.P_term = voltage_ctrl.Kp * voltage_ctrl.error;
 8003d1e:	4b3e      	ldr	r3, [pc, #248]	@ (8003e18 <voltageController+0x114>)
 8003d20:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8003d24:	4b3c      	ldr	r3, [pc, #240]	@ (8003e18 <voltageController+0x114>)
 8003d26:	edd3 7a08 	vldr	s15, [r3, #32]
 8003d2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d2e:	4b3a      	ldr	r3, [pc, #232]	@ (8003e18 <voltageController+0x114>)
 8003d30:	edc3 7a07 	vstr	s15, [r3, #28]

    // Compute integral term candidate
	voltage_ctrl.I_term_candidate = voltage_ctrl.Ki * (voltage_ctrl.integral_error + voltage_ctrl.error * pll.Ts);
 8003d34:	4b38      	ldr	r3, [pc, #224]	@ (8003e18 <voltageController+0x114>)
 8003d36:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8003d3a:	4b37      	ldr	r3, [pc, #220]	@ (8003e18 <voltageController+0x114>)
 8003d3c:	edd3 6a05 	vldr	s13, [r3, #20]
 8003d40:	4b35      	ldr	r3, [pc, #212]	@ (8003e18 <voltageController+0x114>)
 8003d42:	ed93 6a08 	vldr	s12, [r3, #32]
 8003d46:	4b35      	ldr	r3, [pc, #212]	@ (8003e1c <voltageController+0x118>)
 8003d48:	edd3 7a00 	vldr	s15, [r3]
 8003d4c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003d50:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d58:	4b2f      	ldr	r3, [pc, #188]	@ (8003e18 <voltageController+0x114>)
 8003d5a:	edc3 7a06 	vstr	s15, [r3, #24]
//		voltage.I_term_clamped = -(voltage.Id_ref_max) - voltage.P_term;
//	 } else {
//		voltage.I_term_clamped = voltage.I_term_candidate;
//	 }

	if(voltage_ctrl.I_term_candidate > 10){
 8003d5e:	4b2e      	ldr	r3, [pc, #184]	@ (8003e18 <voltageController+0x114>)
 8003d60:	edd3 7a06 	vldr	s15, [r3, #24]
 8003d64:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8003d68:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003d6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d70:	dd03      	ble.n	8003d7a <voltageController+0x76>
		voltage_ctrl.I_term_candidate = 10;
 8003d72:	4b29      	ldr	r3, [pc, #164]	@ (8003e18 <voltageController+0x114>)
 8003d74:	4a2a      	ldr	r2, [pc, #168]	@ (8003e20 <voltageController+0x11c>)
 8003d76:	619a      	str	r2, [r3, #24]
 8003d78:	e00c      	b.n	8003d94 <voltageController+0x90>
	}else if(voltage_ctrl.I_term_candidate < -10){
 8003d7a:	4b27      	ldr	r3, [pc, #156]	@ (8003e18 <voltageController+0x114>)
 8003d7c:	edd3 7a06 	vldr	s15, [r3, #24]
 8003d80:	eeba 7a04 	vmov.f32	s14, #164	@ 0xc1200000 -10.0
 8003d84:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003d88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d8c:	d502      	bpl.n	8003d94 <voltageController+0x90>
		voltage_ctrl.I_term_candidate = -10;
 8003d8e:	4b22      	ldr	r3, [pc, #136]	@ (8003e18 <voltageController+0x114>)
 8003d90:	4a24      	ldr	r2, [pc, #144]	@ (8003e24 <voltageController+0x120>)
 8003d92:	619a      	str	r2, [r3, #24]
	}


	// update integral state from clamped I_term
	voltage_ctrl.integral_error = voltage_ctrl.I_term_candidate / voltage_ctrl.Ki;
 8003d94:	4b20      	ldr	r3, [pc, #128]	@ (8003e18 <voltageController+0x114>)
 8003d96:	edd3 6a06 	vldr	s13, [r3, #24]
 8003d9a:	4b1f      	ldr	r3, [pc, #124]	@ (8003e18 <voltageController+0x114>)
 8003d9c:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8003da0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003da4:	4b1c      	ldr	r3, [pc, #112]	@ (8003e18 <voltageController+0x114>)
 8003da6:	edc3 7a05 	vstr	s15, [r3, #20]


	// Final PI controller output
    voltage_ctrl.Id_ref = voltage_ctrl.P_term + voltage_ctrl.I_term_candidate;
 8003daa:	4b1b      	ldr	r3, [pc, #108]	@ (8003e18 <voltageController+0x114>)
 8003dac:	ed93 7a07 	vldr	s14, [r3, #28]
 8003db0:	4b19      	ldr	r3, [pc, #100]	@ (8003e18 <voltageController+0x114>)
 8003db2:	edd3 7a06 	vldr	s15, [r3, #24]
 8003db6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003dba:	4b17      	ldr	r3, [pc, #92]	@ (8003e18 <voltageController+0x114>)
 8003dbc:	edc3 7a03 	vstr	s15, [r3, #12]

	// Final output safety clamp (should already be within range)
	if (voltage_ctrl.Id_ref > voltage_ctrl.Id_ref_max) {
 8003dc0:	4b15      	ldr	r3, [pc, #84]	@ (8003e18 <voltageController+0x114>)
 8003dc2:	ed93 7a03 	vldr	s14, [r3, #12]
 8003dc6:	4b14      	ldr	r3, [pc, #80]	@ (8003e18 <voltageController+0x114>)
 8003dc8:	edd3 7a02 	vldr	s15, [r3, #8]
 8003dcc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003dd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dd4:	dd04      	ble.n	8003de0 <voltageController+0xdc>
		voltage_ctrl.Id_ref = voltage_ctrl.Id_ref_max;
 8003dd6:	4b10      	ldr	r3, [pc, #64]	@ (8003e18 <voltageController+0x114>)
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	4a0f      	ldr	r2, [pc, #60]	@ (8003e18 <voltageController+0x114>)
 8003ddc:	60d3      	str	r3, [r2, #12]
	 } else if (voltage_ctrl.Id_ref < -(voltage_ctrl.Id_ref_max)) {
	    voltage_ctrl.Id_ref = -(voltage_ctrl.Id_ref_max);
	 }

	 //   return Id_ref;
}
 8003dde:	e015      	b.n	8003e0c <voltageController+0x108>
	 } else if (voltage_ctrl.Id_ref < -(voltage_ctrl.Id_ref_max)) {
 8003de0:	4b0d      	ldr	r3, [pc, #52]	@ (8003e18 <voltageController+0x114>)
 8003de2:	ed93 7a03 	vldr	s14, [r3, #12]
 8003de6:	4b0c      	ldr	r3, [pc, #48]	@ (8003e18 <voltageController+0x114>)
 8003de8:	edd3 7a02 	vldr	s15, [r3, #8]
 8003dec:	eef1 7a67 	vneg.f32	s15, s15
 8003df0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003df4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003df8:	d400      	bmi.n	8003dfc <voltageController+0xf8>
}
 8003dfa:	e007      	b.n	8003e0c <voltageController+0x108>
	    voltage_ctrl.Id_ref = -(voltage_ctrl.Id_ref_max);
 8003dfc:	4b06      	ldr	r3, [pc, #24]	@ (8003e18 <voltageController+0x114>)
 8003dfe:	edd3 7a02 	vldr	s15, [r3, #8]
 8003e02:	eef1 7a67 	vneg.f32	s15, s15
 8003e06:	4b04      	ldr	r3, [pc, #16]	@ (8003e18 <voltageController+0x114>)
 8003e08:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8003e0c:	bf00      	nop
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e14:	4770      	bx	lr
 8003e16:	bf00      	nop
 8003e18:	200001a4 	.word	0x200001a4
 8003e1c:	20000004 	.word	0x20000004
 8003e20:	41200000 	.word	0x41200000
 8003e24:	c1200000 	.word	0xc1200000

08003e28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003e28:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003e60 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003e2c:	f7ff fdde 	bl	80039ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003e30:	480c      	ldr	r0, [pc, #48]	@ (8003e64 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003e32:	490d      	ldr	r1, [pc, #52]	@ (8003e68 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003e34:	4a0d      	ldr	r2, [pc, #52]	@ (8003e6c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003e36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003e38:	e002      	b.n	8003e40 <LoopCopyDataInit>

08003e3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003e3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003e3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003e3e:	3304      	adds	r3, #4

08003e40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003e40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003e42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003e44:	d3f9      	bcc.n	8003e3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003e46:	4a0a      	ldr	r2, [pc, #40]	@ (8003e70 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003e48:	4c0a      	ldr	r4, [pc, #40]	@ (8003e74 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003e4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003e4c:	e001      	b.n	8003e52 <LoopFillZerobss>

08003e4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003e4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e50:	3204      	adds	r2, #4

08003e52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003e52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003e54:	d3fb      	bcc.n	8003e4e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003e56:	f001 fac5 	bl	80053e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003e5a:	f7fe fb11 	bl	8002480 <main>
  bx  lr    
 8003e5e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003e60:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003e64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003e68:	20000284 	.word	0x20000284
  ldr r2, =_sidata
 8003e6c:	080090c4 	.word	0x080090c4
  ldr r2, =_sbss
 8003e70:	20000284 	.word	0x20000284
  ldr r4, =_ebss
 8003e74:	200007e0 	.word	0x200007e0

08003e78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003e78:	e7fe      	b.n	8003e78 <ADC_IRQHandler>

08003e7a <LL_ADC_REG_SetSequencerLength>:
{
 8003e7a:	b480      	push	{r7}
 8003e7c:	b083      	sub	sp, #12
 8003e7e:	af00      	add	r7, sp, #0
 8003e80:	6078      	str	r0, [r7, #4]
 8003e82:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e88:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	431a      	orrs	r2, r3
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8003e94:	bf00      	nop
 8003e96:	370c      	adds	r7, #12
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr

08003ea0 <LL_ADC_IsEnabled>:
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b083      	sub	sp, #12
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	689b      	ldr	r3, [r3, #8]
 8003eac:	f003 0301 	and.w	r3, r3, #1
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	bf0c      	ite	eq
 8003eb4:	2301      	moveq	r3, #1
 8003eb6:	2300      	movne	r3, #0
 8003eb8:	b2db      	uxtb	r3, r3
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	370c      	adds	r7, #12
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec4:	4770      	bx	lr
	...

08003ec8 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 8003ec8:	b590      	push	{r4, r7, lr}
 8003eca:	b085      	sub	sp, #20
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
 8003ed0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 8003ed6:	481c      	ldr	r0, [pc, #112]	@ (8003f48 <LL_ADC_CommonInit+0x80>)
 8003ed8:	f7ff ffe2 	bl	8003ea0 <LL_ADC_IsEnabled>
 8003edc:	4604      	mov	r4, r0
 8003ede:	481b      	ldr	r0, [pc, #108]	@ (8003f4c <LL_ADC_CommonInit+0x84>)
 8003ee0:	f7ff ffde 	bl	8003ea0 <LL_ADC_IsEnabled>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	431c      	orrs	r4, r3
 8003ee8:	4819      	ldr	r0, [pc, #100]	@ (8003f50 <LL_ADC_CommonInit+0x88>)
 8003eea:	f7ff ffd9 	bl	8003ea0 <LL_ADC_IsEnabled>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	4323      	orrs	r3, r4
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d120      	bne.n	8003f38 <LL_ADC_CommonInit+0x70>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d012      	beq.n	8003f24 <LL_ADC_CommonInit+0x5c>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	685a      	ldr	r2, [r3, #4]
 8003f02:	4b14      	ldr	r3, [pc, #80]	@ (8003f54 <LL_ADC_CommonInit+0x8c>)
 8003f04:	4013      	ands	r3, r2
 8003f06:	683a      	ldr	r2, [r7, #0]
 8003f08:	6811      	ldr	r1, [r2, #0]
 8003f0a:	683a      	ldr	r2, [r7, #0]
 8003f0c:	6852      	ldr	r2, [r2, #4]
 8003f0e:	4311      	orrs	r1, r2
 8003f10:	683a      	ldr	r2, [r7, #0]
 8003f12:	6892      	ldr	r2, [r2, #8]
 8003f14:	4311      	orrs	r1, r2
 8003f16:	683a      	ldr	r2, [r7, #0]
 8003f18:	68d2      	ldr	r2, [r2, #12]
 8003f1a:	430a      	orrs	r2, r1
 8003f1c:	431a      	orrs	r2, r3
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	605a      	str	r2, [r3, #4]
 8003f22:	e00b      	b.n	8003f3c <LL_ADC_CommonInit+0x74>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	685a      	ldr	r2, [r3, #4]
 8003f28:	4b0a      	ldr	r3, [pc, #40]	@ (8003f54 <LL_ADC_CommonInit+0x8c>)
 8003f2a:	4013      	ands	r3, r2
 8003f2c:	683a      	ldr	r2, [r7, #0]
 8003f2e:	6812      	ldr	r2, [r2, #0]
 8003f30:	431a      	orrs	r2, r3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	605a      	str	r2, [r3, #4]
 8003f36:	e001      	b.n	8003f3c <LL_ADC_CommonInit+0x74>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8003f3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	3714      	adds	r7, #20
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd90      	pop	{r4, r7, pc}
 8003f46:	bf00      	nop
 8003f48:	40012000 	.word	0x40012000
 8003f4c:	40012100 	.word	0x40012100
 8003f50:	40012200 	.word	0x40012200
 8003f54:	fffc10e0 	.word	0xfffc10e0

08003f58 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b084      	sub	sp, #16
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
 8003f60:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8003f62:	2300      	movs	r3, #0
 8003f64:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_SCAN_SELECTION(ADC_InitStruct->SequencersScanMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f7ff ff9a 	bl	8003ea0 <LL_ADC_IsEnabled>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d117      	bne.n	8003fa2 <LL_ADC_Init+0x4a>
  {
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    MODIFY_REG(ADCx->CR1,
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 8003f7a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f7e:	683a      	ldr	r2, [r7, #0]
 8003f80:	6811      	ldr	r1, [r2, #0]
 8003f82:	683a      	ldr	r2, [r7, #0]
 8003f84:	6892      	ldr	r2, [r2, #8]
 8003f86:	430a      	orrs	r2, r1
 8003f88:	431a      	orrs	r2, r3
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	605a      	str	r2, [r3, #4]
               ,
               ADC_InitStruct->Resolution
               | ADC_InitStruct->SequencersScanMode
              );

    MODIFY_REG(ADCx->CR2,
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	689b      	ldr	r3, [r3, #8]
 8003f92:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	431a      	orrs	r2, r3
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	609a      	str	r2, [r3, #8]
 8003fa0:	e001      	b.n	8003fa6 <LL_ADC_Init+0x4e>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8003fa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3710      	adds	r7, #16
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}

08003fb0 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b084      	sub	sp, #16
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
 8003fb8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	73fb      	strb	r3, [r7, #15]
  assert_param((ADC_REG_InitStruct->ContinuousMode == LL_ADC_REG_CONV_SINGLE)
               || (ADC_REG_InitStruct->SequencerDiscont == LL_ADC_REG_SEQ_DISCONT_DISABLE));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8003fbe:	6878      	ldr	r0, [r7, #4]
 8003fc0:	f7ff ff6e 	bl	8003ea0 <LL_ADC_IsEnabled>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d12b      	bne.n	8004022 <LL_ADC_REG_Init+0x72>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /* Note: On this STM32 series, ADC trigger edge is set when starting      */
    /*       ADC conversion.                                                  */
    /*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().      */
    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d009      	beq.n	8003fe6 <LL_ADC_REG_Init+0x36>
    {
      MODIFY_REG(ADCx->CR1,
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	f423 4268 	bic.w	r2, r3, #59392	@ 0xe800
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	431a      	orrs	r2, r3
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	605a      	str	r2, [r3, #4]
 8003fe4:	e005      	b.n	8003ff2 <LL_ADC_REG_Init+0x42>
                 ADC_REG_InitStruct->SequencerDiscont
                );
    }
    else
    {
      MODIFY_REG(ADCx->CR1,
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	f423 4268 	bic.w	r2, r3, #59392	@ 0xe800
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	605a      	str	r2, [r3, #4]
                 ,
                 LL_ADC_REG_SEQ_DISCONT_DISABLE
                );
    }

    MODIFY_REG(ADCx->CR2,
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	689a      	ldr	r2, [r3, #8]
 8003ff6:	4b0e      	ldr	r3, [pc, #56]	@ (8004030 <LL_ADC_REG_Init+0x80>)
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	683a      	ldr	r2, [r7, #0]
 8003ffc:	6812      	ldr	r2, [r2, #0]
 8003ffe:	f002 6170 	and.w	r1, r2, #251658240	@ 0xf000000
 8004002:	683a      	ldr	r2, [r7, #0]
 8004004:	68d2      	ldr	r2, [r2, #12]
 8004006:	4311      	orrs	r1, r2
 8004008:	683a      	ldr	r2, [r7, #0]
 800400a:	6912      	ldr	r2, [r2, #16]
 800400c:	430a      	orrs	r2, r1
 800400e:	431a      	orrs	r2, r3
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	609a      	str	r2, [r3, #8]
    /* Note: If ADC instance feature scan mode is disabled                    */
    /*       (refer to  ADC instance initialization structure                 */
    /*       parameter @ref SequencersScanMode                                */
    /*       or function @ref LL_ADC_SetSequencersScanMode() ),               */
    /*       this parameter is discarded.                                     */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	4619      	mov	r1, r3
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f7ff ff2d 	bl	8003e7a <LL_ADC_REG_SetSequencerLength>
 8004020:	e001      	b.n	8004026 <LL_ADC_REG_Init+0x76>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8004026:	7bfb      	ldrb	r3, [r7, #15]
}
 8004028:	4618      	mov	r0, r3
 800402a:	3710      	adds	r7, #16
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}
 8004030:	c0fffcfd 	.word	0xc0fffcfd

08004034 <LL_DAC_IsEnabled>:
  *         (1) On this STM32 series, parameter not available on all devices.
  *             Refer to device datasheet for channels availability.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DAC_IsEnabled(const DAC_TypeDef *DACx, uint32_t DAC_Channel)
{
 8004034:	b480      	push	{r7}
 8004036:	b083      	sub	sp, #12
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
 800403c:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(DACx->CR,
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	f003 0310 	and.w	r3, r3, #16
 8004048:	2101      	movs	r1, #1
 800404a:	fa01 f303 	lsl.w	r3, r1, r3
 800404e:	401a      	ands	r2, r3
                    DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
           == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	f003 0310 	and.w	r3, r3, #16
 8004056:	2101      	movs	r1, #1
 8004058:	fa01 f303 	lsl.w	r3, r1, r3
 800405c:	429a      	cmp	r2, r3
 800405e:	d101      	bne.n	8004064 <LL_DAC_IsEnabled+0x30>
 8004060:	2301      	movs	r3, #1
 8004062:	e000      	b.n	8004066 <LL_DAC_IsEnabled+0x32>
 8004064:	2300      	movs	r3, #0
}
 8004066:	4618      	mov	r0, r3
 8004068:	370c      	adds	r7, #12
 800406a:	46bd      	mov	sp, r7
 800406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004070:	4770      	bx	lr

08004072 <LL_DAC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: DAC registers are initialized
  *          - ERROR: DAC registers are not initialized
  */
ErrorStatus LL_DAC_Init(DAC_TypeDef *DACx, uint32_t DAC_Channel, const LL_DAC_InitTypeDef *DAC_InitStruct)
{
 8004072:	b580      	push	{r7, lr}
 8004074:	b086      	sub	sp, #24
 8004076:	af00      	add	r7, sp, #0
 8004078:	60f8      	str	r0, [r7, #12]
 800407a:	60b9      	str	r1, [r7, #8]
 800407c:	607a      	str	r2, [r7, #4]
  ErrorStatus status = SUCCESS;
 800407e:	2300      	movs	r3, #0
 8004080:	75fb      	strb	r3, [r7, #23]
                                                  DAC_InitStruct->WaveAutoGenerationConfig));
  }

  /* Note: Hardware constraint (refer to description of this function)        */
  /*       DAC instance must be disabled.                                     */
  if (LL_DAC_IsEnabled(DACx, DAC_Channel) == 0UL)
 8004082:	68b9      	ldr	r1, [r7, #8]
 8004084:	68f8      	ldr	r0, [r7, #12]
 8004086:	f7ff ffd5 	bl	8004034 <LL_DAC_IsEnabled>
 800408a:	4603      	mov	r3, r0
 800408c:	2b00      	cmp	r3, #0
 800408e:	d13a      	bne.n	8004106 <LL_DAC_Init+0x94>
    /* Configuration of DAC channel:                                          */
    /*  - TriggerSource                                                       */
    /*  - WaveAutoGeneration                                                  */
    /*  - OutputBuffer                                                        */
    /*  - OutputMode                                                          */
    if (DAC_InitStruct->WaveAutoGeneration != LL_DAC_WAVE_AUTO_GENERATION_NONE)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d01e      	beq.n	80040d6 <LL_DAC_Init+0x64>
    {
      MODIFY_REG(DACx->CR,
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	f003 0310 	and.w	r3, r3, #16
 80040a2:	f640 71fa 	movw	r1, #4090	@ 0xffa
 80040a6:	fa01 f303 	lsl.w	r3, r1, r3
 80040aa:	43db      	mvns	r3, r3
 80040ac:	401a      	ands	r2, r3
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6819      	ldr	r1, [r3, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	4319      	orrs	r1, r3
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	4319      	orrs	r1, r3
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	68db      	ldr	r3, [r3, #12]
 80040c2:	4319      	orrs	r1, r3
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	f003 0310 	and.w	r3, r3, #16
 80040ca:	fa01 f303 	lsl.w	r3, r1, r3
 80040ce:	431a      	orrs	r2, r3
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	601a      	str	r2, [r3, #0]
 80040d4:	e019      	b.n	800410a <LL_DAC_Init+0x98>
                 ) << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
                );
    }
    else
    {
      MODIFY_REG(DACx->CR,
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	f003 0310 	and.w	r3, r3, #16
 80040e0:	21fa      	movs	r1, #250	@ 0xfa
 80040e2:	fa01 f303 	lsl.w	r3, r1, r3
 80040e6:	43db      	mvns	r3, r3
 80040e8:	401a      	ands	r2, r3
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6819      	ldr	r1, [r3, #0]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	68db      	ldr	r3, [r3, #12]
 80040f2:	4319      	orrs	r1, r3
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	f003 0310 	and.w	r3, r3, #16
 80040fa:	fa01 f303 	lsl.w	r3, r1, r3
 80040fe:	431a      	orrs	r2, r3
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	601a      	str	r2, [r3, #0]
 8004104:	e001      	b.n	800410a <LL_DAC_Init+0x98>
    }
  }
  else
  {
    /* Initialization error: DAC instance is not disabled.                    */
    status = ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800410a:	7dfb      	ldrb	r3, [r7, #23]
}
 800410c:	4618      	mov	r0, r3
 800410e:	3718      	adds	r7, #24
 8004110:	46bd      	mov	sp, r7
 8004112:	bd80      	pop	{r7, pc}

08004114 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8004114:	b480      	push	{r7}
 8004116:	b08b      	sub	sp, #44	@ 0x2c
 8004118:	af00      	add	r7, sp, #0
 800411a:	60f8      	str	r0, [r7, #12]
 800411c:	60b9      	str	r1, [r7, #8]
 800411e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004128:	697b      	ldr	r3, [r7, #20]
 800412a:	fa93 f3a3 	rbit	r3, r3
 800412e:	613b      	str	r3, [r7, #16]
  return result;
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004134:	69bb      	ldr	r3, [r7, #24]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d101      	bne.n	800413e <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 800413a:	2320      	movs	r3, #32
 800413c:	e003      	b.n	8004146 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800413e:	69bb      	ldr	r3, [r7, #24]
 8004140:	fab3 f383 	clz	r3, r3
 8004144:	b2db      	uxtb	r3, r3
 8004146:	005b      	lsls	r3, r3, #1
 8004148:	2103      	movs	r1, #3
 800414a:	fa01 f303 	lsl.w	r3, r1, r3
 800414e:	43db      	mvns	r3, r3
 8004150:	401a      	ands	r2, r3
 8004152:	68bb      	ldr	r3, [r7, #8]
 8004154:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004156:	6a3b      	ldr	r3, [r7, #32]
 8004158:	fa93 f3a3 	rbit	r3, r3
 800415c:	61fb      	str	r3, [r7, #28]
  return result;
 800415e:	69fb      	ldr	r3, [r7, #28]
 8004160:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004164:	2b00      	cmp	r3, #0
 8004166:	d101      	bne.n	800416c <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8004168:	2320      	movs	r3, #32
 800416a:	e003      	b.n	8004174 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 800416c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800416e:	fab3 f383 	clz	r3, r3
 8004172:	b2db      	uxtb	r3, r3
 8004174:	005b      	lsls	r3, r3, #1
 8004176:	6879      	ldr	r1, [r7, #4]
 8004178:	fa01 f303 	lsl.w	r3, r1, r3
 800417c:	431a      	orrs	r2, r3
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	601a      	str	r2, [r3, #0]
}
 8004182:	bf00      	nop
 8004184:	372c      	adds	r7, #44	@ 0x2c
 8004186:	46bd      	mov	sp, r7
 8004188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418c:	4770      	bx	lr

0800418e <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 800418e:	b480      	push	{r7}
 8004190:	b085      	sub	sp, #20
 8004192:	af00      	add	r7, sp, #0
 8004194:	60f8      	str	r0, [r7, #12]
 8004196:	60b9      	str	r1, [r7, #8]
 8004198:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	685a      	ldr	r2, [r3, #4]
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	43db      	mvns	r3, r3
 80041a2:	401a      	ands	r2, r3
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	6879      	ldr	r1, [r7, #4]
 80041a8:	fb01 f303 	mul.w	r3, r1, r3
 80041ac:	431a      	orrs	r2, r3
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	605a      	str	r2, [r3, #4]
}
 80041b2:	bf00      	nop
 80041b4:	3714      	adds	r7, #20
 80041b6:	46bd      	mov	sp, r7
 80041b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041bc:	4770      	bx	lr

080041be <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 80041be:	b480      	push	{r7}
 80041c0:	b08b      	sub	sp, #44	@ 0x2c
 80041c2:	af00      	add	r7, sp, #0
 80041c4:	60f8      	str	r0, [r7, #12]
 80041c6:	60b9      	str	r1, [r7, #8]
 80041c8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	689a      	ldr	r2, [r3, #8]
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	fa93 f3a3 	rbit	r3, r3
 80041d8:	613b      	str	r3, [r7, #16]
  return result;
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80041de:	69bb      	ldr	r3, [r7, #24]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d101      	bne.n	80041e8 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 80041e4:	2320      	movs	r3, #32
 80041e6:	e003      	b.n	80041f0 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 80041e8:	69bb      	ldr	r3, [r7, #24]
 80041ea:	fab3 f383 	clz	r3, r3
 80041ee:	b2db      	uxtb	r3, r3
 80041f0:	005b      	lsls	r3, r3, #1
 80041f2:	2103      	movs	r1, #3
 80041f4:	fa01 f303 	lsl.w	r3, r1, r3
 80041f8:	43db      	mvns	r3, r3
 80041fa:	401a      	ands	r2, r3
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004200:	6a3b      	ldr	r3, [r7, #32]
 8004202:	fa93 f3a3 	rbit	r3, r3
 8004206:	61fb      	str	r3, [r7, #28]
  return result;
 8004208:	69fb      	ldr	r3, [r7, #28]
 800420a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800420c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800420e:	2b00      	cmp	r3, #0
 8004210:	d101      	bne.n	8004216 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8004212:	2320      	movs	r3, #32
 8004214:	e003      	b.n	800421e <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8004216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004218:	fab3 f383 	clz	r3, r3
 800421c:	b2db      	uxtb	r3, r3
 800421e:	005b      	lsls	r3, r3, #1
 8004220:	6879      	ldr	r1, [r7, #4]
 8004222:	fa01 f303 	lsl.w	r3, r1, r3
 8004226:	431a      	orrs	r2, r3
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 800422c:	bf00      	nop
 800422e:	372c      	adds	r7, #44	@ 0x2c
 8004230:	46bd      	mov	sp, r7
 8004232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004236:	4770      	bx	lr

08004238 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8004238:	b480      	push	{r7}
 800423a:	b08b      	sub	sp, #44	@ 0x2c
 800423c:	af00      	add	r7, sp, #0
 800423e:	60f8      	str	r0, [r7, #12]
 8004240:	60b9      	str	r1, [r7, #8]
 8004242:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	68da      	ldr	r2, [r3, #12]
 8004248:	68bb      	ldr	r3, [r7, #8]
 800424a:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	fa93 f3a3 	rbit	r3, r3
 8004252:	613b      	str	r3, [r7, #16]
  return result;
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004258:	69bb      	ldr	r3, [r7, #24]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d101      	bne.n	8004262 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800425e:	2320      	movs	r3, #32
 8004260:	e003      	b.n	800426a <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8004262:	69bb      	ldr	r3, [r7, #24]
 8004264:	fab3 f383 	clz	r3, r3
 8004268:	b2db      	uxtb	r3, r3
 800426a:	005b      	lsls	r3, r3, #1
 800426c:	2103      	movs	r1, #3
 800426e:	fa01 f303 	lsl.w	r3, r1, r3
 8004272:	43db      	mvns	r3, r3
 8004274:	401a      	ands	r2, r3
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800427a:	6a3b      	ldr	r3, [r7, #32]
 800427c:	fa93 f3a3 	rbit	r3, r3
 8004280:	61fb      	str	r3, [r7, #28]
  return result;
 8004282:	69fb      	ldr	r3, [r7, #28]
 8004284:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004288:	2b00      	cmp	r3, #0
 800428a:	d101      	bne.n	8004290 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800428c:	2320      	movs	r3, #32
 800428e:	e003      	b.n	8004298 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8004290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004292:	fab3 f383 	clz	r3, r3
 8004296:	b2db      	uxtb	r3, r3
 8004298:	005b      	lsls	r3, r3, #1
 800429a:	6879      	ldr	r1, [r7, #4]
 800429c:	fa01 f303 	lsl.w	r3, r1, r3
 80042a0:	431a      	orrs	r2, r3
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	60da      	str	r2, [r3, #12]
}
 80042a6:	bf00      	nop
 80042a8:	372c      	adds	r7, #44	@ 0x2c
 80042aa:	46bd      	mov	sp, r7
 80042ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b0:	4770      	bx	lr

080042b2 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80042b2:	b480      	push	{r7}
 80042b4:	b08b      	sub	sp, #44	@ 0x2c
 80042b6:	af00      	add	r7, sp, #0
 80042b8:	60f8      	str	r0, [r7, #12]
 80042ba:	60b9      	str	r1, [r7, #8]
 80042bc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	6a1a      	ldr	r2, [r3, #32]
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	fa93 f3a3 	rbit	r3, r3
 80042cc:	613b      	str	r3, [r7, #16]
  return result;
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80042d2:	69bb      	ldr	r3, [r7, #24]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d101      	bne.n	80042dc <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80042d8:	2320      	movs	r3, #32
 80042da:	e003      	b.n	80042e4 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 80042dc:	69bb      	ldr	r3, [r7, #24]
 80042de:	fab3 f383 	clz	r3, r3
 80042e2:	b2db      	uxtb	r3, r3
 80042e4:	009b      	lsls	r3, r3, #2
 80042e6:	210f      	movs	r1, #15
 80042e8:	fa01 f303 	lsl.w	r3, r1, r3
 80042ec:	43db      	mvns	r3, r3
 80042ee:	401a      	ands	r2, r3
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042f4:	6a3b      	ldr	r3, [r7, #32]
 80042f6:	fa93 f3a3 	rbit	r3, r3
 80042fa:	61fb      	str	r3, [r7, #28]
  return result;
 80042fc:	69fb      	ldr	r3, [r7, #28]
 80042fe:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004302:	2b00      	cmp	r3, #0
 8004304:	d101      	bne.n	800430a <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8004306:	2320      	movs	r3, #32
 8004308:	e003      	b.n	8004312 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800430a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800430c:	fab3 f383 	clz	r3, r3
 8004310:	b2db      	uxtb	r3, r3
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	6879      	ldr	r1, [r7, #4]
 8004316:	fa01 f303 	lsl.w	r3, r1, r3
 800431a:	431a      	orrs	r2, r3
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8004320:	bf00      	nop
 8004322:	372c      	adds	r7, #44	@ 0x2c
 8004324:	46bd      	mov	sp, r7
 8004326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432a:	4770      	bx	lr

0800432c <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800432c:	b480      	push	{r7}
 800432e:	b08b      	sub	sp, #44	@ 0x2c
 8004330:	af00      	add	r7, sp, #0
 8004332:	60f8      	str	r0, [r7, #12]
 8004334:	60b9      	str	r1, [r7, #8]
 8004336:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	0a1b      	lsrs	r3, r3, #8
 8004340:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	fa93 f3a3 	rbit	r3, r3
 8004348:	613b      	str	r3, [r7, #16]
  return result;
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800434e:	69bb      	ldr	r3, [r7, #24]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d101      	bne.n	8004358 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8004354:	2320      	movs	r3, #32
 8004356:	e003      	b.n	8004360 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8004358:	69bb      	ldr	r3, [r7, #24]
 800435a:	fab3 f383 	clz	r3, r3
 800435e:	b2db      	uxtb	r3, r3
 8004360:	009b      	lsls	r3, r3, #2
 8004362:	210f      	movs	r1, #15
 8004364:	fa01 f303 	lsl.w	r3, r1, r3
 8004368:	43db      	mvns	r3, r3
 800436a:	401a      	ands	r2, r3
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	0a1b      	lsrs	r3, r3, #8
 8004370:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004372:	6a3b      	ldr	r3, [r7, #32]
 8004374:	fa93 f3a3 	rbit	r3, r3
 8004378:	61fb      	str	r3, [r7, #28]
  return result;
 800437a:	69fb      	ldr	r3, [r7, #28]
 800437c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800437e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004380:	2b00      	cmp	r3, #0
 8004382:	d101      	bne.n	8004388 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8004384:	2320      	movs	r3, #32
 8004386:	e003      	b.n	8004390 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8004388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800438a:	fab3 f383 	clz	r3, r3
 800438e:	b2db      	uxtb	r3, r3
 8004390:	009b      	lsls	r3, r3, #2
 8004392:	6879      	ldr	r1, [r7, #4]
 8004394:	fa01 f303 	lsl.w	r3, r1, r3
 8004398:	431a      	orrs	r2, r3
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	625a      	str	r2, [r3, #36]	@ 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 800439e:	bf00      	nop
 80043a0:	372c      	adds	r7, #44	@ 0x2c
 80043a2:	46bd      	mov	sp, r7
 80043a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a8:	4770      	bx	lr

080043aa <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80043aa:	b580      	push	{r7, lr}
 80043ac:	b08a      	sub	sp, #40	@ 0x28
 80043ae:	af00      	add	r7, sp, #0
 80043b0:	6078      	str	r0, [r7, #4]
 80043b2:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80043b4:	2300      	movs	r3, #0
 80043b6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 80043b8:	2300      	movs	r3, #0
 80043ba:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043c2:	69bb      	ldr	r3, [r7, #24]
 80043c4:	fa93 f3a3 	rbit	r3, r3
 80043c8:	617b      	str	r3, [r7, #20]
  return result;
 80043ca:	697b      	ldr	r3, [r7, #20]
 80043cc:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 80043ce:	69fb      	ldr	r3, [r7, #28]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d101      	bne.n	80043d8 <LL_GPIO_Init+0x2e>
    return 32U;
 80043d4:	2320      	movs	r3, #32
 80043d6:	e003      	b.n	80043e0 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 80043d8:	69fb      	ldr	r3, [r7, #28]
 80043da:	fab3 f383 	clz	r3, r3
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80043e2:	e057      	b.n	8004494 <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	2101      	movs	r1, #1
 80043ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043ec:	fa01 f303 	lsl.w	r3, r1, r3
 80043f0:	4013      	ands	r3, r2
 80043f2:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 80043f4:	6a3b      	ldr	r3, [r7, #32]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d049      	beq.n	800448e <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	2b01      	cmp	r3, #1
 8004400:	d003      	beq.n	800440a <LL_GPIO_Init+0x60>
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	2b02      	cmp	r3, #2
 8004408:	d10d      	bne.n	8004426 <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	461a      	mov	r2, r3
 8004410:	6a39      	ldr	r1, [r7, #32]
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f7ff fed3 	bl	80041be <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	68db      	ldr	r3, [r3, #12]
 800441c:	461a      	mov	r2, r3
 800441e:	6a39      	ldr	r1, [r7, #32]
 8004420:	6878      	ldr	r0, [r7, #4]
 8004422:	f7ff feb4 	bl	800418e <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	691b      	ldr	r3, [r3, #16]
 800442a:	461a      	mov	r2, r3
 800442c:	6a39      	ldr	r1, [r7, #32]
 800442e:	6878      	ldr	r0, [r7, #4]
 8004430:	f7ff ff02 	bl	8004238 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	2b02      	cmp	r3, #2
 800443a:	d121      	bne.n	8004480 <LL_GPIO_Init+0xd6>
 800443c:	6a3b      	ldr	r3, [r7, #32]
 800443e:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	fa93 f3a3 	rbit	r3, r3
 8004446:	60bb      	str	r3, [r7, #8]
  return result;
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d101      	bne.n	8004456 <LL_GPIO_Init+0xac>
    return 32U;
 8004452:	2320      	movs	r3, #32
 8004454:	e003      	b.n	800445e <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	fab3 f383 	clz	r3, r3
 800445c:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 800445e:	2b07      	cmp	r3, #7
 8004460:	d807      	bhi.n	8004472 <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	695b      	ldr	r3, [r3, #20]
 8004466:	461a      	mov	r2, r3
 8004468:	6a39      	ldr	r1, [r7, #32]
 800446a:	6878      	ldr	r0, [r7, #4]
 800446c:	f7ff ff21 	bl	80042b2 <LL_GPIO_SetAFPin_0_7>
 8004470:	e006      	b.n	8004480 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	695b      	ldr	r3, [r3, #20]
 8004476:	461a      	mov	r2, r3
 8004478:	6a39      	ldr	r1, [r7, #32]
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f7ff ff56 	bl	800432c <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	461a      	mov	r2, r3
 8004486:	6a39      	ldr	r1, [r7, #32]
 8004488:	6878      	ldr	r0, [r7, #4]
 800448a:	f7ff fe43 	bl	8004114 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800448e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004490:	3301      	adds	r3, #1
 8004492:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800449a:	fa22 f303 	lsr.w	r3, r2, r3
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d1a0      	bne.n	80043e4 <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 80044a2:	2300      	movs	r3, #0
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3728      	adds	r7, #40	@ 0x28
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}

080044ac <LL_RCC_GetSysClkSource>:
{
 80044ac:	b480      	push	{r7}
 80044ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80044b0:	4b04      	ldr	r3, [pc, #16]	@ (80044c4 <LL_RCC_GetSysClkSource+0x18>)
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	f003 030c 	and.w	r3, r3, #12
}
 80044b8:	4618      	mov	r0, r3
 80044ba:	46bd      	mov	sp, r7
 80044bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c0:	4770      	bx	lr
 80044c2:	bf00      	nop
 80044c4:	40023800 	.word	0x40023800

080044c8 <LL_RCC_GetAHBPrescaler>:
{
 80044c8:	b480      	push	{r7}
 80044ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80044cc:	4b04      	ldr	r3, [pc, #16]	@ (80044e0 <LL_RCC_GetAHBPrescaler+0x18>)
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	46bd      	mov	sp, r7
 80044d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044dc:	4770      	bx	lr
 80044de:	bf00      	nop
 80044e0:	40023800 	.word	0x40023800

080044e4 <LL_RCC_GetAPB1Prescaler>:
{
 80044e4:	b480      	push	{r7}
 80044e6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80044e8:	4b04      	ldr	r3, [pc, #16]	@ (80044fc <LL_RCC_GetAPB1Prescaler+0x18>)
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	46bd      	mov	sp, r7
 80044f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f8:	4770      	bx	lr
 80044fa:	bf00      	nop
 80044fc:	40023800 	.word	0x40023800

08004500 <LL_RCC_GetAPB2Prescaler>:
{
 8004500:	b480      	push	{r7}
 8004502:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8004504:	4b04      	ldr	r3, [pc, #16]	@ (8004518 <LL_RCC_GetAPB2Prescaler+0x18>)
 8004506:	689b      	ldr	r3, [r3, #8]
 8004508:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 800450c:	4618      	mov	r0, r3
 800450e:	46bd      	mov	sp, r7
 8004510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004514:	4770      	bx	lr
 8004516:	bf00      	nop
 8004518:	40023800 	.word	0x40023800

0800451c <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800451c:	b480      	push	{r7}
 800451e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004520:	4b04      	ldr	r3, [pc, #16]	@ (8004534 <LL_RCC_PLL_GetMainSource+0x18>)
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 8004528:	4618      	mov	r0, r3
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr
 8004532:	bf00      	nop
 8004534:	40023800 	.word	0x40023800

08004538 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8004538:	b480      	push	{r7}
 800453a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800453c:	4b04      	ldr	r3, [pc, #16]	@ (8004550 <LL_RCC_PLL_GetN+0x18>)
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	099b      	lsrs	r3, r3, #6
 8004542:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8004546:	4618      	mov	r0, r3
 8004548:	46bd      	mov	sp, r7
 800454a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454e:	4770      	bx	lr
 8004550:	40023800 	.word	0x40023800

08004554 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8004554:	b480      	push	{r7}
 8004556:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8004558:	4b04      	ldr	r3, [pc, #16]	@ (800456c <LL_RCC_PLL_GetP+0x18>)
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8004560:	4618      	mov	r0, r3
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr
 800456a:	bf00      	nop
 800456c:	40023800 	.word	0x40023800

08004570 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8004570:	b480      	push	{r7}
 8004572:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8004574:	4b04      	ldr	r3, [pc, #16]	@ (8004588 <LL_RCC_PLL_GetDivider+0x18>)
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 800457c:	4618      	mov	r0, r3
 800457e:	46bd      	mov	sp, r7
 8004580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004584:	4770      	bx	lr
 8004586:	bf00      	nop
 8004588:	40023800 	.word	0x40023800

0800458c <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b082      	sub	sp, #8
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8004594:	f000 f820 	bl	80045d8 <RCC_GetSystemClockFreq>
 8004598:	4602      	mov	r2, r0
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4618      	mov	r0, r3
 80045a4:	f000 f840 	bl	8004628 <RCC_GetHCLKClockFreq>
 80045a8:	4602      	mov	r2, r0
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	4618      	mov	r0, r3
 80045b4:	f000 f84e 	bl	8004654 <RCC_GetPCLK1ClockFreq>
 80045b8:	4602      	mov	r2, r0
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	4618      	mov	r0, r3
 80045c4:	f000 f85a 	bl	800467c <RCC_GetPCLK2ClockFreq>
 80045c8:	4602      	mov	r2, r0
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	60da      	str	r2, [r3, #12]
}
 80045ce:	bf00      	nop
 80045d0:	3708      	adds	r7, #8
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}
	...

080045d8 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b082      	sub	sp, #8
 80045dc:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80045de:	2300      	movs	r3, #0
 80045e0:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80045e2:	f7ff ff63 	bl	80044ac <LL_RCC_GetSysClkSource>
 80045e6:	4603      	mov	r3, r0
 80045e8:	2b08      	cmp	r3, #8
 80045ea:	d00c      	beq.n	8004606 <RCC_GetSystemClockFreq+0x2e>
 80045ec:	2b08      	cmp	r3, #8
 80045ee:	d80f      	bhi.n	8004610 <RCC_GetSystemClockFreq+0x38>
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d002      	beq.n	80045fa <RCC_GetSystemClockFreq+0x22>
 80045f4:	2b04      	cmp	r3, #4
 80045f6:	d003      	beq.n	8004600 <RCC_GetSystemClockFreq+0x28>
 80045f8:	e00a      	b.n	8004610 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80045fa:	4b09      	ldr	r3, [pc, #36]	@ (8004620 <RCC_GetSystemClockFreq+0x48>)
 80045fc:	607b      	str	r3, [r7, #4]
      break;
 80045fe:	e00a      	b.n	8004616 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8004600:	4b08      	ldr	r3, [pc, #32]	@ (8004624 <RCC_GetSystemClockFreq+0x4c>)
 8004602:	607b      	str	r3, [r7, #4]
      break;
 8004604:	e007      	b.n	8004616 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8004606:	2008      	movs	r0, #8
 8004608:	f000 f84c 	bl	80046a4 <RCC_PLL_GetFreqDomain_SYS>
 800460c:	6078      	str	r0, [r7, #4]
      break;
 800460e:	e002      	b.n	8004616 <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8004610:	4b03      	ldr	r3, [pc, #12]	@ (8004620 <RCC_GetSystemClockFreq+0x48>)
 8004612:	607b      	str	r3, [r7, #4]
      break;
 8004614:	bf00      	nop
  }

  return frequency;
 8004616:	687b      	ldr	r3, [r7, #4]
}
 8004618:	4618      	mov	r0, r3
 800461a:	3708      	adds	r7, #8
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}
 8004620:	00f42400 	.word	0x00f42400
 8004624:	007a1200 	.word	0x007a1200

08004628 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b082      	sub	sp, #8
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8004630:	f7ff ff4a 	bl	80044c8 <LL_RCC_GetAHBPrescaler>
 8004634:	4603      	mov	r3, r0
 8004636:	091b      	lsrs	r3, r3, #4
 8004638:	f003 030f 	and.w	r3, r3, #15
 800463c:	4a04      	ldr	r2, [pc, #16]	@ (8004650 <RCC_GetHCLKClockFreq+0x28>)
 800463e:	5cd3      	ldrb	r3, [r2, r3]
 8004640:	461a      	mov	r2, r3
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	40d3      	lsrs	r3, r2
}
 8004646:	4618      	mov	r0, r3
 8004648:	3708      	adds	r7, #8
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}
 800464e:	bf00      	nop
 8004650:	08005f88 	.word	0x08005f88

08004654 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b082      	sub	sp, #8
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800465c:	f7ff ff42 	bl	80044e4 <LL_RCC_GetAPB1Prescaler>
 8004660:	4603      	mov	r3, r0
 8004662:	0a9b      	lsrs	r3, r3, #10
 8004664:	4a04      	ldr	r2, [pc, #16]	@ (8004678 <RCC_GetPCLK1ClockFreq+0x24>)
 8004666:	5cd3      	ldrb	r3, [r2, r3]
 8004668:	461a      	mov	r2, r3
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	40d3      	lsrs	r3, r2
}
 800466e:	4618      	mov	r0, r3
 8004670:	3708      	adds	r7, #8
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}
 8004676:	bf00      	nop
 8004678:	08005f98 	.word	0x08005f98

0800467c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b082      	sub	sp, #8
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8004684:	f7ff ff3c 	bl	8004500 <LL_RCC_GetAPB2Prescaler>
 8004688:	4603      	mov	r3, r0
 800468a:	0b5b      	lsrs	r3, r3, #13
 800468c:	4a04      	ldr	r2, [pc, #16]	@ (80046a0 <RCC_GetPCLK2ClockFreq+0x24>)
 800468e:	5cd3      	ldrb	r3, [r2, r3]
 8004690:	461a      	mov	r2, r3
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	40d3      	lsrs	r3, r2
}
 8004696:	4618      	mov	r0, r3
 8004698:	3708      	adds	r7, #8
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}
 800469e:	bf00      	nop
 80046a0:	08005f98 	.word	0x08005f98

080046a4 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 80046a4:	b590      	push	{r4, r7, lr}
 80046a6:	b087      	sub	sp, #28
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U;
 80046ac:	2300      	movs	r3, #0
 80046ae:	617b      	str	r3, [r7, #20]
  uint32_t pllsource = 0U;
 80046b0:	2300      	movs	r3, #0
 80046b2:	60fb      	str	r3, [r7, #12]
  uint32_t plloutputfreq = 0U;
 80046b4:	2300      	movs	r3, #0
 80046b6:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80046b8:	f7ff ff30 	bl	800451c <LL_RCC_PLL_GetMainSource>
 80046bc:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d004      	beq.n	80046ce <RCC_PLL_GetFreqDomain_SYS+0x2a>
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80046ca:	d003      	beq.n	80046d4 <RCC_PLL_GetFreqDomain_SYS+0x30>
 80046cc:	e005      	b.n	80046da <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80046ce:	4b12      	ldr	r3, [pc, #72]	@ (8004718 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80046d0:	617b      	str	r3, [r7, #20]
      break;
 80046d2:	e005      	b.n	80046e0 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80046d4:	4b11      	ldr	r3, [pc, #68]	@ (800471c <RCC_PLL_GetFreqDomain_SYS+0x78>)
 80046d6:	617b      	str	r3, [r7, #20]
      break;
 80046d8:	e002      	b.n	80046e0 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 80046da:	4b0f      	ldr	r3, [pc, #60]	@ (8004718 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80046dc:	617b      	str	r3, [r7, #20]
      break;
 80046de:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2b08      	cmp	r3, #8
 80046e4:	d113      	bne.n	800470e <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80046e6:	f7ff ff43 	bl	8004570 <LL_RCC_PLL_GetDivider>
 80046ea:	4602      	mov	r2, r0
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	fbb3 f4f2 	udiv	r4, r3, r2
 80046f2:	f7ff ff21 	bl	8004538 <LL_RCC_PLL_GetN>
 80046f6:	4603      	mov	r3, r0
 80046f8:	fb03 f404 	mul.w	r4, r3, r4
 80046fc:	f7ff ff2a 	bl	8004554 <LL_RCC_PLL_GetP>
 8004700:	4603      	mov	r3, r0
 8004702:	0c1b      	lsrs	r3, r3, #16
 8004704:	3301      	adds	r3, #1
 8004706:	005b      	lsls	r3, r3, #1
 8004708:	fbb4 f3f3 	udiv	r3, r4, r3
 800470c:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                               LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 800470e:	693b      	ldr	r3, [r7, #16]
}
 8004710:	4618      	mov	r0, r3
 8004712:	371c      	adds	r7, #28
 8004714:	46bd      	mov	sp, r7
 8004716:	bd90      	pop	{r4, r7, pc}
 8004718:	00f42400 	.word	0x00f42400
 800471c:	007a1200 	.word	0x007a1200

08004720 <LL_TIM_SetPrescaler>:
{
 8004720:	b480      	push	{r7}
 8004722:	b083      	sub	sp, #12
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
 8004728:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	683a      	ldr	r2, [r7, #0]
 800472e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004730:	bf00      	nop
 8004732:	370c      	adds	r7, #12
 8004734:	46bd      	mov	sp, r7
 8004736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473a:	4770      	bx	lr

0800473c <LL_TIM_SetAutoReload>:
{
 800473c:	b480      	push	{r7}
 800473e:	b083      	sub	sp, #12
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
 8004744:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	683a      	ldr	r2, [r7, #0]
 800474a:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800474c:	bf00      	nop
 800474e:	370c      	adds	r7, #12
 8004750:	46bd      	mov	sp, r7
 8004752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004756:	4770      	bx	lr

08004758 <LL_TIM_SetRepetitionCounter>:
{
 8004758:	b480      	push	{r7}
 800475a:	b083      	sub	sp, #12
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
 8004760:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	683a      	ldr	r2, [r7, #0]
 8004766:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004768:	bf00      	nop
 800476a:	370c      	adds	r7, #12
 800476c:	46bd      	mov	sp, r7
 800476e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004772:	4770      	bx	lr

08004774 <LL_TIM_OC_SetCompareCH1>:
{
 8004774:	b480      	push	{r7}
 8004776:	b083      	sub	sp, #12
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
 800477c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	683a      	ldr	r2, [r7, #0]
 8004782:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8004784:	bf00      	nop
 8004786:	370c      	adds	r7, #12
 8004788:	46bd      	mov	sp, r7
 800478a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478e:	4770      	bx	lr

08004790 <LL_TIM_OC_SetCompareCH2>:
{
 8004790:	b480      	push	{r7}
 8004792:	b083      	sub	sp, #12
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
 8004798:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	683a      	ldr	r2, [r7, #0]
 800479e:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80047a0:	bf00      	nop
 80047a2:	370c      	adds	r7, #12
 80047a4:	46bd      	mov	sp, r7
 80047a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047aa:	4770      	bx	lr

080047ac <LL_TIM_OC_SetCompareCH3>:
{
 80047ac:	b480      	push	{r7}
 80047ae:	b083      	sub	sp, #12
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
 80047b4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	683a      	ldr	r2, [r7, #0]
 80047ba:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80047bc:	bf00      	nop
 80047be:	370c      	adds	r7, #12
 80047c0:	46bd      	mov	sp, r7
 80047c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c6:	4770      	bx	lr

080047c8 <LL_TIM_OC_SetCompareCH4>:
{
 80047c8:	b480      	push	{r7}
 80047ca:	b083      	sub	sp, #12
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
 80047d0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	683a      	ldr	r2, [r7, #0]
 80047d6:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80047d8:	bf00      	nop
 80047da:	370c      	adds	r7, #12
 80047dc:	46bd      	mov	sp, r7
 80047de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e2:	4770      	bx	lr

080047e4 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b083      	sub	sp, #12
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	695b      	ldr	r3, [r3, #20]
 80047f0:	f043 0201 	orr.w	r2, r3, #1
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	615a      	str	r2, [r3, #20]
}
 80047f8:	bf00      	nop
 80047fa:	370c      	adds	r7, #12
 80047fc:	46bd      	mov	sp, r7
 80047fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004802:	4770      	bx	lr

08004804 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b084      	sub	sp, #16
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
 800480c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	4a3d      	ldr	r2, [pc, #244]	@ (800490c <LL_TIM_Init+0x108>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d013      	beq.n	8004844 <LL_TIM_Init+0x40>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004822:	d00f      	beq.n	8004844 <LL_TIM_Init+0x40>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	4a3a      	ldr	r2, [pc, #232]	@ (8004910 <LL_TIM_Init+0x10c>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d00b      	beq.n	8004844 <LL_TIM_Init+0x40>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	4a39      	ldr	r2, [pc, #228]	@ (8004914 <LL_TIM_Init+0x110>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d007      	beq.n	8004844 <LL_TIM_Init+0x40>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	4a38      	ldr	r2, [pc, #224]	@ (8004918 <LL_TIM_Init+0x114>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d003      	beq.n	8004844 <LL_TIM_Init+0x40>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	4a37      	ldr	r2, [pc, #220]	@ (800491c <LL_TIM_Init+0x118>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d106      	bne.n	8004852 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	4313      	orrs	r3, r2
 8004850:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	4a2d      	ldr	r2, [pc, #180]	@ (800490c <LL_TIM_Init+0x108>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d02b      	beq.n	80048b2 <LL_TIM_Init+0xae>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004860:	d027      	beq.n	80048b2 <LL_TIM_Init+0xae>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	4a2a      	ldr	r2, [pc, #168]	@ (8004910 <LL_TIM_Init+0x10c>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d023      	beq.n	80048b2 <LL_TIM_Init+0xae>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	4a29      	ldr	r2, [pc, #164]	@ (8004914 <LL_TIM_Init+0x110>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d01f      	beq.n	80048b2 <LL_TIM_Init+0xae>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	4a28      	ldr	r2, [pc, #160]	@ (8004918 <LL_TIM_Init+0x114>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d01b      	beq.n	80048b2 <LL_TIM_Init+0xae>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	4a27      	ldr	r2, [pc, #156]	@ (800491c <LL_TIM_Init+0x118>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d017      	beq.n	80048b2 <LL_TIM_Init+0xae>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	4a26      	ldr	r2, [pc, #152]	@ (8004920 <LL_TIM_Init+0x11c>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d013      	beq.n	80048b2 <LL_TIM_Init+0xae>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	4a25      	ldr	r2, [pc, #148]	@ (8004924 <LL_TIM_Init+0x120>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d00f      	beq.n	80048b2 <LL_TIM_Init+0xae>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	4a24      	ldr	r2, [pc, #144]	@ (8004928 <LL_TIM_Init+0x124>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d00b      	beq.n	80048b2 <LL_TIM_Init+0xae>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	4a23      	ldr	r2, [pc, #140]	@ (800492c <LL_TIM_Init+0x128>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d007      	beq.n	80048b2 <LL_TIM_Init+0xae>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	4a22      	ldr	r2, [pc, #136]	@ (8004930 <LL_TIM_Init+0x12c>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d003      	beq.n	80048b2 <LL_TIM_Init+0xae>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	4a21      	ldr	r2, [pc, #132]	@ (8004934 <LL_TIM_Init+0x130>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d106      	bne.n	80048c0 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	68db      	ldr	r3, [r3, #12]
 80048bc:	4313      	orrs	r3, r2
 80048be:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	68fa      	ldr	r2, [r7, #12]
 80048c4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	4619      	mov	r1, r3
 80048cc:	6878      	ldr	r0, [r7, #4]
 80048ce:	f7ff ff35 	bl	800473c <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	881b      	ldrh	r3, [r3, #0]
 80048d6:	4619      	mov	r1, r3
 80048d8:	6878      	ldr	r0, [r7, #4]
 80048da:	f7ff ff21 	bl	8004720 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4a0a      	ldr	r2, [pc, #40]	@ (800490c <LL_TIM_Init+0x108>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d003      	beq.n	80048ee <LL_TIM_Init+0xea>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	4a0c      	ldr	r2, [pc, #48]	@ (800491c <LL_TIM_Init+0x118>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d105      	bne.n	80048fa <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	691b      	ldr	r3, [r3, #16]
 80048f2:	4619      	mov	r1, r3
 80048f4:	6878      	ldr	r0, [r7, #4]
 80048f6:	f7ff ff2f 	bl	8004758 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f7ff ff72 	bl	80047e4 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8004900:	2300      	movs	r3, #0
}
 8004902:	4618      	mov	r0, r3
 8004904:	3710      	adds	r7, #16
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}
 800490a:	bf00      	nop
 800490c:	40010000 	.word	0x40010000
 8004910:	40000400 	.word	0x40000400
 8004914:	40000800 	.word	0x40000800
 8004918:	40000c00 	.word	0x40000c00
 800491c:	40010400 	.word	0x40010400
 8004920:	40014000 	.word	0x40014000
 8004924:	40014400 	.word	0x40014400
 8004928:	40014800 	.word	0x40014800
 800492c:	40001800 	.word	0x40001800
 8004930:	40001c00 	.word	0x40001c00
 8004934:	40002000 	.word	0x40002000

08004938 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b086      	sub	sp, #24
 800493c:	af00      	add	r7, sp, #0
 800493e:	60f8      	str	r0, [r7, #12]
 8004940:	60b9      	str	r1, [r7, #8]
 8004942:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800494e:	d027      	beq.n	80049a0 <LL_TIM_OC_Init+0x68>
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004956:	d82a      	bhi.n	80049ae <LL_TIM_OC_Init+0x76>
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800495e:	d018      	beq.n	8004992 <LL_TIM_OC_Init+0x5a>
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004966:	d822      	bhi.n	80049ae <LL_TIM_OC_Init+0x76>
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	2b01      	cmp	r3, #1
 800496c:	d003      	beq.n	8004976 <LL_TIM_OC_Init+0x3e>
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	2b10      	cmp	r3, #16
 8004972:	d007      	beq.n	8004984 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8004974:	e01b      	b.n	80049ae <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8004976:	6879      	ldr	r1, [r7, #4]
 8004978:	68f8      	ldr	r0, [r7, #12]
 800497a:	f000 f861 	bl	8004a40 <OC1Config>
 800497e:	4603      	mov	r3, r0
 8004980:	75fb      	strb	r3, [r7, #23]
      break;
 8004982:	e015      	b.n	80049b0 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8004984:	6879      	ldr	r1, [r7, #4]
 8004986:	68f8      	ldr	r0, [r7, #12]
 8004988:	f000 f8c6 	bl	8004b18 <OC2Config>
 800498c:	4603      	mov	r3, r0
 800498e:	75fb      	strb	r3, [r7, #23]
      break;
 8004990:	e00e      	b.n	80049b0 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8004992:	6879      	ldr	r1, [r7, #4]
 8004994:	68f8      	ldr	r0, [r7, #12]
 8004996:	f000 f92f 	bl	8004bf8 <OC3Config>
 800499a:	4603      	mov	r3, r0
 800499c:	75fb      	strb	r3, [r7, #23]
      break;
 800499e:	e007      	b.n	80049b0 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 80049a0:	6879      	ldr	r1, [r7, #4]
 80049a2:	68f8      	ldr	r0, [r7, #12]
 80049a4:	f000 f998 	bl	8004cd8 <OC4Config>
 80049a8:	4603      	mov	r3, r0
 80049aa:	75fb      	strb	r3, [r7, #23]
      break;
 80049ac:	e000      	b.n	80049b0 <LL_TIM_OC_Init+0x78>
      break;
 80049ae:	bf00      	nop
  }

  return result;
 80049b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80049b2:	4618      	mov	r0, r3
 80049b4:	3718      	adds	r7, #24
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bd80      	pop	{r7, pc}

080049ba <LL_TIM_BDTR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Break and Dead Time is initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, const LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 80049ba:	b480      	push	{r7}
 80049bc:	b085      	sub	sp, #20
 80049be:	af00      	add	r7, sp, #0
 80049c0:	6078      	str	r0, [r7, #4]
 80049c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 80049c4:	2300      	movs	r3, #0
 80049c6:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80049ce:	683a      	ldr	r2, [r7, #0]
 80049d0:	7b12      	ldrb	r2, [r2, #12]
 80049d2:	4313      	orrs	r3, r2
 80049d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	4313      	orrs	r3, r2
 80049e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	4313      	orrs	r3, r2
 80049f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4313      	orrs	r3, r2
 80049fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004a06:	683a      	ldr	r2, [r7, #0]
 8004a08:	89d2      	ldrh	r2, [r2, #14]
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	691b      	ldr	r3, [r3, #16]
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	695b      	ldr	r3, [r3, #20]
 8004a26:	4313      	orrs	r3, r2
 8004a28:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_BDTR */
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	68fa      	ldr	r2, [r7, #12]
 8004a2e:	645a      	str	r2, [r3, #68]	@ 0x44

  return SUCCESS;
 8004a30:	2300      	movs	r3, #0
}
 8004a32:	4618      	mov	r0, r3
 8004a34:	3714      	adds	r7, #20
 8004a36:	46bd      	mov	sp, r7
 8004a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3c:	4770      	bx	lr
	...

08004a40 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b086      	sub	sp, #24
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
 8004a48:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6a1b      	ldr	r3, [r3, #32]
 8004a4e:	f023 0201 	bic.w	r2, r3, #1
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6a1b      	ldr	r3, [r3, #32]
 8004a5a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	699b      	ldr	r3, [r3, #24]
 8004a66:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f023 0303 	bic.w	r3, r3, #3
 8004a6e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	f023 0202 	bic.w	r2, r3, #2
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	691b      	ldr	r3, [r3, #16]
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	f023 0201 	bic.w	r2, r3, #1
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	4313      	orrs	r3, r2
 8004a98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	4a1c      	ldr	r2, [pc, #112]	@ (8004b10 <OC1Config+0xd0>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d003      	beq.n	8004aaa <OC1Config+0x6a>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	4a1b      	ldr	r2, [pc, #108]	@ (8004b14 <OC1Config+0xd4>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d11e      	bne.n	8004ae8 <OC1Config+0xa8>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	f023 0208 	bic.w	r2, r3, #8
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	695b      	ldr	r3, [r3, #20]
 8004ab4:	009b      	lsls	r3, r3, #2
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	f023 0204 	bic.w	r2, r3, #4
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	009b      	lsls	r3, r3, #2
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	699b      	ldr	r3, [r3, #24]
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	69db      	ldr	r3, [r3, #28]
 8004ae2:	005b      	lsls	r3, r3, #1
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	693a      	ldr	r2, [r7, #16]
 8004aec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	68fa      	ldr	r2, [r7, #12]
 8004af2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	68db      	ldr	r3, [r3, #12]
 8004af8:	4619      	mov	r1, r3
 8004afa:	6878      	ldr	r0, [r7, #4]
 8004afc:	f7ff fe3a 	bl	8004774 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	697a      	ldr	r2, [r7, #20]
 8004b04:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004b06:	2300      	movs	r3, #0
}
 8004b08:	4618      	mov	r0, r3
 8004b0a:	3718      	adds	r7, #24
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd80      	pop	{r7, pc}
 8004b10:	40010000 	.word	0x40010000
 8004b14:	40010400 	.word	0x40010400

08004b18 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b086      	sub	sp, #24
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
 8004b20:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6a1b      	ldr	r3, [r3, #32]
 8004b26:	f023 0210 	bic.w	r2, r3, #16
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6a1b      	ldr	r3, [r3, #32]
 8004b32:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	699b      	ldr	r3, [r3, #24]
 8004b3e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	021b      	lsls	r3, r3, #8
 8004b54:	4313      	orrs	r3, r2
 8004b56:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	f023 0220 	bic.w	r2, r3, #32
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	691b      	ldr	r3, [r3, #16]
 8004b62:	011b      	lsls	r3, r3, #4
 8004b64:	4313      	orrs	r3, r2
 8004b66:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	f023 0210 	bic.w	r2, r3, #16
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	011b      	lsls	r3, r3, #4
 8004b74:	4313      	orrs	r3, r2
 8004b76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	4a1d      	ldr	r2, [pc, #116]	@ (8004bf0 <OC2Config+0xd8>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d003      	beq.n	8004b88 <OC2Config+0x70>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	4a1c      	ldr	r2, [pc, #112]	@ (8004bf4 <OC2Config+0xdc>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d11f      	bne.n	8004bc8 <OC2Config+0xb0>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	695b      	ldr	r3, [r3, #20]
 8004b92:	019b      	lsls	r3, r3, #6
 8004b94:	4313      	orrs	r3, r2
 8004b96:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	019b      	lsls	r3, r3, #6
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	699b      	ldr	r3, [r3, #24]
 8004bb2:	009b      	lsls	r3, r3, #2
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	69db      	ldr	r3, [r3, #28]
 8004bc2:	00db      	lsls	r3, r3, #3
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	693a      	ldr	r2, [r7, #16]
 8004bcc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	68fa      	ldr	r2, [r7, #12]
 8004bd2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	68db      	ldr	r3, [r3, #12]
 8004bd8:	4619      	mov	r1, r3
 8004bda:	6878      	ldr	r0, [r7, #4]
 8004bdc:	f7ff fdd8 	bl	8004790 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	697a      	ldr	r2, [r7, #20]
 8004be4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004be6:	2300      	movs	r3, #0
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	3718      	adds	r7, #24
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}
 8004bf0:	40010000 	.word	0x40010000
 8004bf4:	40010400 	.word	0x40010400

08004bf8 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b086      	sub	sp, #24
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6a1b      	ldr	r3, [r3, #32]
 8004c06:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6a1b      	ldr	r3, [r3, #32]
 8004c12:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	69db      	ldr	r3, [r3, #28]
 8004c1e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	f023 0303 	bic.w	r3, r3, #3
 8004c26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4313      	orrs	r3, r2
 8004c34:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	691b      	ldr	r3, [r3, #16]
 8004c40:	021b      	lsls	r3, r3, #8
 8004c42:	4313      	orrs	r3, r2
 8004c44:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	021b      	lsls	r3, r3, #8
 8004c52:	4313      	orrs	r3, r2
 8004c54:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	4a1d      	ldr	r2, [pc, #116]	@ (8004cd0 <OC3Config+0xd8>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d003      	beq.n	8004c66 <OC3Config+0x6e>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	4a1c      	ldr	r2, [pc, #112]	@ (8004cd4 <OC3Config+0xdc>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d11f      	bne.n	8004ca6 <OC3Config+0xae>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	695b      	ldr	r3, [r3, #20]
 8004c70:	029b      	lsls	r3, r3, #10
 8004c72:	4313      	orrs	r3, r2
 8004c74:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	029b      	lsls	r3, r3, #10
 8004c82:	4313      	orrs	r3, r2
 8004c84:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	699b      	ldr	r3, [r3, #24]
 8004c90:	011b      	lsls	r3, r3, #4
 8004c92:	4313      	orrs	r3, r2
 8004c94:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8004c96:	693b      	ldr	r3, [r7, #16]
 8004c98:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	69db      	ldr	r3, [r3, #28]
 8004ca0:	015b      	lsls	r3, r3, #5
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	693a      	ldr	r2, [r7, #16]
 8004caa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	68fa      	ldr	r2, [r7, #12]
 8004cb0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	68db      	ldr	r3, [r3, #12]
 8004cb6:	4619      	mov	r1, r3
 8004cb8:	6878      	ldr	r0, [r7, #4]
 8004cba:	f7ff fd77 	bl	80047ac <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	697a      	ldr	r2, [r7, #20]
 8004cc2:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004cc4:	2300      	movs	r3, #0
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	3718      	adds	r7, #24
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}
 8004cce:	bf00      	nop
 8004cd0:	40010000 	.word	0x40010000
 8004cd4:	40010400 	.word	0x40010400

08004cd8 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b086      	sub	sp, #24
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6a1b      	ldr	r3, [r3, #32]
 8004ce6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6a1b      	ldr	r3, [r3, #32]
 8004cf2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	69db      	ldr	r3, [r3, #28]
 8004cfe:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	021b      	lsls	r3, r3, #8
 8004d14:	4313      	orrs	r3, r2
 8004d16:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8004d18:	693b      	ldr	r3, [r7, #16]
 8004d1a:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	691b      	ldr	r3, [r3, #16]
 8004d22:	031b      	lsls	r3, r3, #12
 8004d24:	4313      	orrs	r3, r2
 8004d26:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	031b      	lsls	r3, r3, #12
 8004d34:	4313      	orrs	r3, r2
 8004d36:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	4a11      	ldr	r2, [pc, #68]	@ (8004d80 <OC4Config+0xa8>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d003      	beq.n	8004d48 <OC4Config+0x70>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	4a10      	ldr	r2, [pc, #64]	@ (8004d84 <OC4Config+0xac>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d107      	bne.n	8004d58 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	699b      	ldr	r3, [r3, #24]
 8004d52:	019b      	lsls	r3, r3, #6
 8004d54:	4313      	orrs	r3, r2
 8004d56:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	697a      	ldr	r2, [r7, #20]
 8004d5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	68fa      	ldr	r2, [r7, #12]
 8004d62:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	68db      	ldr	r3, [r3, #12]
 8004d68:	4619      	mov	r1, r3
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	f7ff fd2c 	bl	80047c8 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	693a      	ldr	r2, [r7, #16]
 8004d74:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004d76:	2300      	movs	r3, #0
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	3718      	adds	r7, #24
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bd80      	pop	{r7, pc}
 8004d80:	40010000 	.word	0x40010000
 8004d84:	40010400 	.word	0x40010400

08004d88 <LL_USART_IsEnabled>:
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b083      	sub	sp, #12
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	68db      	ldr	r3, [r3, #12]
 8004d94:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d9c:	bf0c      	ite	eq
 8004d9e:	2301      	moveq	r3, #1
 8004da0:	2300      	movne	r3, #0
 8004da2:	b2db      	uxtb	r3, r3
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	370c      	adds	r7, #12
 8004da8:	46bd      	mov	sp, r7
 8004daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dae:	4770      	bx	lr

08004db0 <LL_USART_SetStopBitsLength>:
{
 8004db0:	b480      	push	{r7}
 8004db2:	b083      	sub	sp, #12
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
 8004db8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	691b      	ldr	r3, [r3, #16]
 8004dbe:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	431a      	orrs	r2, r3
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	611a      	str	r2, [r3, #16]
}
 8004dca:	bf00      	nop
 8004dcc:	370c      	adds	r7, #12
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd4:	4770      	bx	lr

08004dd6 <LL_USART_SetHWFlowCtrl>:
{
 8004dd6:	b480      	push	{r7}
 8004dd8:	b083      	sub	sp, #12
 8004dda:	af00      	add	r7, sp, #0
 8004ddc:	6078      	str	r0, [r7, #4]
 8004dde:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	695b      	ldr	r3, [r3, #20]
 8004de4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	431a      	orrs	r2, r3
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	615a      	str	r2, [r3, #20]
}
 8004df0:	bf00      	nop
 8004df2:	370c      	adds	r7, #12
 8004df4:	46bd      	mov	sp, r7
 8004df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfa:	4770      	bx	lr

08004dfc <LL_USART_SetBaudRate>:
{
 8004dfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e00:	b0c0      	sub	sp, #256	@ 0x100
 8004e02:	af00      	add	r7, sp, #0
 8004e04:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004e08:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 8004e0c:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8004e10:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8004e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e18:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e1c:	f040 810c 	bne.w	8005038 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8004e20:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004e24:	2200      	movs	r2, #0
 8004e26:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004e2a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004e2e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004e32:	4622      	mov	r2, r4
 8004e34:	462b      	mov	r3, r5
 8004e36:	1891      	adds	r1, r2, r2
 8004e38:	6639      	str	r1, [r7, #96]	@ 0x60
 8004e3a:	415b      	adcs	r3, r3
 8004e3c:	667b      	str	r3, [r7, #100]	@ 0x64
 8004e3e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8004e42:	4621      	mov	r1, r4
 8004e44:	eb12 0801 	adds.w	r8, r2, r1
 8004e48:	4629      	mov	r1, r5
 8004e4a:	eb43 0901 	adc.w	r9, r3, r1
 8004e4e:	f04f 0200 	mov.w	r2, #0
 8004e52:	f04f 0300 	mov.w	r3, #0
 8004e56:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004e5a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004e5e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004e62:	4690      	mov	r8, r2
 8004e64:	4699      	mov	r9, r3
 8004e66:	4623      	mov	r3, r4
 8004e68:	eb18 0303 	adds.w	r3, r8, r3
 8004e6c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004e70:	462b      	mov	r3, r5
 8004e72:	eb49 0303 	adc.w	r3, r9, r3
 8004e76:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004e7a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8004e7e:	2200      	movs	r2, #0
 8004e80:	469a      	mov	sl, r3
 8004e82:	4693      	mov	fp, r2
 8004e84:	eb1a 030a 	adds.w	r3, sl, sl
 8004e88:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004e8a:	eb4b 030b 	adc.w	r3, fp, fp
 8004e8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004e90:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004e94:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004e98:	f7fb fc2a 	bl	80006f0 <__aeabi_uldivmod>
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	460b      	mov	r3, r1
 8004ea0:	4b64      	ldr	r3, [pc, #400]	@ (8005034 <LL_USART_SetBaudRate+0x238>)
 8004ea2:	fba3 2302 	umull	r2, r3, r3, r2
 8004ea6:	095b      	lsrs	r3, r3, #5
 8004ea8:	b29b      	uxth	r3, r3
 8004eaa:	011b      	lsls	r3, r3, #4
 8004eac:	b29c      	uxth	r4, r3
 8004eae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004eb8:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004ebc:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 8004ec0:	4642      	mov	r2, r8
 8004ec2:	464b      	mov	r3, r9
 8004ec4:	1891      	adds	r1, r2, r2
 8004ec6:	6539      	str	r1, [r7, #80]	@ 0x50
 8004ec8:	415b      	adcs	r3, r3
 8004eca:	657b      	str	r3, [r7, #84]	@ 0x54
 8004ecc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004ed0:	4641      	mov	r1, r8
 8004ed2:	1851      	adds	r1, r2, r1
 8004ed4:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004ed6:	4649      	mov	r1, r9
 8004ed8:	414b      	adcs	r3, r1
 8004eda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004edc:	f04f 0200 	mov.w	r2, #0
 8004ee0:	f04f 0300 	mov.w	r3, #0
 8004ee4:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 8004ee8:	4659      	mov	r1, fp
 8004eea:	00cb      	lsls	r3, r1, #3
 8004eec:	4651      	mov	r1, sl
 8004eee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ef2:	4651      	mov	r1, sl
 8004ef4:	00ca      	lsls	r2, r1, #3
 8004ef6:	4610      	mov	r0, r2
 8004ef8:	4619      	mov	r1, r3
 8004efa:	4603      	mov	r3, r0
 8004efc:	4642      	mov	r2, r8
 8004efe:	189b      	adds	r3, r3, r2
 8004f00:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004f04:	464b      	mov	r3, r9
 8004f06:	460a      	mov	r2, r1
 8004f08:	eb42 0303 	adc.w	r3, r2, r3
 8004f0c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004f10:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8004f14:	2200      	movs	r2, #0
 8004f16:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004f1a:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8004f1e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004f22:	460b      	mov	r3, r1
 8004f24:	18db      	adds	r3, r3, r3
 8004f26:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f28:	4613      	mov	r3, r2
 8004f2a:	eb42 0303 	adc.w	r3, r2, r3
 8004f2e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f30:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004f34:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 8004f38:	f7fb fbda 	bl	80006f0 <__aeabi_uldivmod>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	460b      	mov	r3, r1
 8004f40:	4611      	mov	r1, r2
 8004f42:	4b3c      	ldr	r3, [pc, #240]	@ (8005034 <LL_USART_SetBaudRate+0x238>)
 8004f44:	fba3 2301 	umull	r2, r3, r3, r1
 8004f48:	095b      	lsrs	r3, r3, #5
 8004f4a:	2264      	movs	r2, #100	@ 0x64
 8004f4c:	fb02 f303 	mul.w	r3, r2, r3
 8004f50:	1acb      	subs	r3, r1, r3
 8004f52:	00db      	lsls	r3, r3, #3
 8004f54:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004f58:	4b36      	ldr	r3, [pc, #216]	@ (8005034 <LL_USART_SetBaudRate+0x238>)
 8004f5a:	fba3 2302 	umull	r2, r3, r3, r2
 8004f5e:	095b      	lsrs	r3, r3, #5
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	005b      	lsls	r3, r3, #1
 8004f64:	b29b      	uxth	r3, r3
 8004f66:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004f6a:	b29b      	uxth	r3, r3
 8004f6c:	4423      	add	r3, r4
 8004f6e:	b29c      	uxth	r4, r3
 8004f70:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004f74:	2200      	movs	r2, #0
 8004f76:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004f7a:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004f7e:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 8004f82:	4642      	mov	r2, r8
 8004f84:	464b      	mov	r3, r9
 8004f86:	1891      	adds	r1, r2, r2
 8004f88:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004f8a:	415b      	adcs	r3, r3
 8004f8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f8e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004f92:	4641      	mov	r1, r8
 8004f94:	1851      	adds	r1, r2, r1
 8004f96:	6339      	str	r1, [r7, #48]	@ 0x30
 8004f98:	4649      	mov	r1, r9
 8004f9a:	414b      	adcs	r3, r1
 8004f9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f9e:	f04f 0200 	mov.w	r2, #0
 8004fa2:	f04f 0300 	mov.w	r3, #0
 8004fa6:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004faa:	4659      	mov	r1, fp
 8004fac:	00cb      	lsls	r3, r1, #3
 8004fae:	4651      	mov	r1, sl
 8004fb0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004fb4:	4651      	mov	r1, sl
 8004fb6:	00ca      	lsls	r2, r1, #3
 8004fb8:	4610      	mov	r0, r2
 8004fba:	4619      	mov	r1, r3
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	4642      	mov	r2, r8
 8004fc0:	189b      	adds	r3, r3, r2
 8004fc2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004fc6:	464b      	mov	r3, r9
 8004fc8:	460a      	mov	r2, r1
 8004fca:	eb42 0303 	adc.w	r3, r2, r3
 8004fce:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004fd2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004fdc:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8004fe0:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004fe4:	460b      	mov	r3, r1
 8004fe6:	18db      	adds	r3, r3, r3
 8004fe8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004fea:	4613      	mov	r3, r2
 8004fec:	eb42 0303 	adc.w	r3, r2, r3
 8004ff0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ff2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004ff6:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8004ffa:	f7fb fb79 	bl	80006f0 <__aeabi_uldivmod>
 8004ffe:	4602      	mov	r2, r0
 8005000:	460b      	mov	r3, r1
 8005002:	4b0c      	ldr	r3, [pc, #48]	@ (8005034 <LL_USART_SetBaudRate+0x238>)
 8005004:	fba3 1302 	umull	r1, r3, r3, r2
 8005008:	095b      	lsrs	r3, r3, #5
 800500a:	2164      	movs	r1, #100	@ 0x64
 800500c:	fb01 f303 	mul.w	r3, r1, r3
 8005010:	1ad3      	subs	r3, r2, r3
 8005012:	00db      	lsls	r3, r3, #3
 8005014:	3332      	adds	r3, #50	@ 0x32
 8005016:	4a07      	ldr	r2, [pc, #28]	@ (8005034 <LL_USART_SetBaudRate+0x238>)
 8005018:	fba2 2303 	umull	r2, r3, r2, r3
 800501c:	095b      	lsrs	r3, r3, #5
 800501e:	b29b      	uxth	r3, r3
 8005020:	f003 0307 	and.w	r3, r3, #7
 8005024:	b29b      	uxth	r3, r3
 8005026:	4423      	add	r3, r4
 8005028:	b29b      	uxth	r3, r3
 800502a:	461a      	mov	r2, r3
 800502c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005030:	609a      	str	r2, [r3, #8]
}
 8005032:	e108      	b.n	8005246 <LL_USART_SetBaudRate+0x44a>
 8005034:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8005038:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800503c:	2200      	movs	r2, #0
 800503e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005042:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005046:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 800504a:	4642      	mov	r2, r8
 800504c:	464b      	mov	r3, r9
 800504e:	1891      	adds	r1, r2, r2
 8005050:	6239      	str	r1, [r7, #32]
 8005052:	415b      	adcs	r3, r3
 8005054:	627b      	str	r3, [r7, #36]	@ 0x24
 8005056:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800505a:	4641      	mov	r1, r8
 800505c:	1854      	adds	r4, r2, r1
 800505e:	4649      	mov	r1, r9
 8005060:	eb43 0501 	adc.w	r5, r3, r1
 8005064:	f04f 0200 	mov.w	r2, #0
 8005068:	f04f 0300 	mov.w	r3, #0
 800506c:	00eb      	lsls	r3, r5, #3
 800506e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005072:	00e2      	lsls	r2, r4, #3
 8005074:	4614      	mov	r4, r2
 8005076:	461d      	mov	r5, r3
 8005078:	4643      	mov	r3, r8
 800507a:	18e3      	adds	r3, r4, r3
 800507c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005080:	464b      	mov	r3, r9
 8005082:	eb45 0303 	adc.w	r3, r5, r3
 8005086:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800508a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800508e:	2200      	movs	r2, #0
 8005090:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005094:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8005098:	f04f 0200 	mov.w	r2, #0
 800509c:	f04f 0300 	mov.w	r3, #0
 80050a0:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 80050a4:	4629      	mov	r1, r5
 80050a6:	008b      	lsls	r3, r1, #2
 80050a8:	4621      	mov	r1, r4
 80050aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80050ae:	4621      	mov	r1, r4
 80050b0:	008a      	lsls	r2, r1, #2
 80050b2:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 80050b6:	f7fb fb1b 	bl	80006f0 <__aeabi_uldivmod>
 80050ba:	4602      	mov	r2, r0
 80050bc:	460b      	mov	r3, r1
 80050be:	4b65      	ldr	r3, [pc, #404]	@ (8005254 <LL_USART_SetBaudRate+0x458>)
 80050c0:	fba3 2302 	umull	r2, r3, r3, r2
 80050c4:	095b      	lsrs	r3, r3, #5
 80050c6:	b29b      	uxth	r3, r3
 80050c8:	011b      	lsls	r3, r3, #4
 80050ca:	b29c      	uxth	r4, r3
 80050cc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80050d0:	2200      	movs	r2, #0
 80050d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80050d6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80050da:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 80050de:	4642      	mov	r2, r8
 80050e0:	464b      	mov	r3, r9
 80050e2:	1891      	adds	r1, r2, r2
 80050e4:	61b9      	str	r1, [r7, #24]
 80050e6:	415b      	adcs	r3, r3
 80050e8:	61fb      	str	r3, [r7, #28]
 80050ea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80050ee:	4641      	mov	r1, r8
 80050f0:	1851      	adds	r1, r2, r1
 80050f2:	6139      	str	r1, [r7, #16]
 80050f4:	4649      	mov	r1, r9
 80050f6:	414b      	adcs	r3, r1
 80050f8:	617b      	str	r3, [r7, #20]
 80050fa:	f04f 0200 	mov.w	r2, #0
 80050fe:	f04f 0300 	mov.w	r3, #0
 8005102:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005106:	4659      	mov	r1, fp
 8005108:	00cb      	lsls	r3, r1, #3
 800510a:	4651      	mov	r1, sl
 800510c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005110:	4651      	mov	r1, sl
 8005112:	00ca      	lsls	r2, r1, #3
 8005114:	4610      	mov	r0, r2
 8005116:	4619      	mov	r1, r3
 8005118:	4603      	mov	r3, r0
 800511a:	4642      	mov	r2, r8
 800511c:	189b      	adds	r3, r3, r2
 800511e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005122:	464b      	mov	r3, r9
 8005124:	460a      	mov	r2, r1
 8005126:	eb42 0303 	adc.w	r3, r2, r3
 800512a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800512e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005132:	2200      	movs	r2, #0
 8005134:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005138:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800513c:	f04f 0200 	mov.w	r2, #0
 8005140:	f04f 0300 	mov.w	r3, #0
 8005144:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 8005148:	4649      	mov	r1, r9
 800514a:	008b      	lsls	r3, r1, #2
 800514c:	4641      	mov	r1, r8
 800514e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005152:	4641      	mov	r1, r8
 8005154:	008a      	lsls	r2, r1, #2
 8005156:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 800515a:	f7fb fac9 	bl	80006f0 <__aeabi_uldivmod>
 800515e:	4602      	mov	r2, r0
 8005160:	460b      	mov	r3, r1
 8005162:	4611      	mov	r1, r2
 8005164:	4b3b      	ldr	r3, [pc, #236]	@ (8005254 <LL_USART_SetBaudRate+0x458>)
 8005166:	fba3 2301 	umull	r2, r3, r3, r1
 800516a:	095b      	lsrs	r3, r3, #5
 800516c:	2264      	movs	r2, #100	@ 0x64
 800516e:	fb02 f303 	mul.w	r3, r2, r3
 8005172:	1acb      	subs	r3, r1, r3
 8005174:	011b      	lsls	r3, r3, #4
 8005176:	3332      	adds	r3, #50	@ 0x32
 8005178:	4a36      	ldr	r2, [pc, #216]	@ (8005254 <LL_USART_SetBaudRate+0x458>)
 800517a:	fba2 2303 	umull	r2, r3, r2, r3
 800517e:	095b      	lsrs	r3, r3, #5
 8005180:	b29b      	uxth	r3, r3
 8005182:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005186:	b29b      	uxth	r3, r3
 8005188:	4423      	add	r3, r4
 800518a:	b29c      	uxth	r4, r3
 800518c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005190:	2200      	movs	r2, #0
 8005192:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005194:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005196:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800519a:	4642      	mov	r2, r8
 800519c:	464b      	mov	r3, r9
 800519e:	1891      	adds	r1, r2, r2
 80051a0:	60b9      	str	r1, [r7, #8]
 80051a2:	415b      	adcs	r3, r3
 80051a4:	60fb      	str	r3, [r7, #12]
 80051a6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80051aa:	4641      	mov	r1, r8
 80051ac:	1851      	adds	r1, r2, r1
 80051ae:	6039      	str	r1, [r7, #0]
 80051b0:	4649      	mov	r1, r9
 80051b2:	414b      	adcs	r3, r1
 80051b4:	607b      	str	r3, [r7, #4]
 80051b6:	f04f 0200 	mov.w	r2, #0
 80051ba:	f04f 0300 	mov.w	r3, #0
 80051be:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80051c2:	4659      	mov	r1, fp
 80051c4:	00cb      	lsls	r3, r1, #3
 80051c6:	4651      	mov	r1, sl
 80051c8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80051cc:	4651      	mov	r1, sl
 80051ce:	00ca      	lsls	r2, r1, #3
 80051d0:	4610      	mov	r0, r2
 80051d2:	4619      	mov	r1, r3
 80051d4:	4603      	mov	r3, r0
 80051d6:	4642      	mov	r2, r8
 80051d8:	189b      	adds	r3, r3, r2
 80051da:	673b      	str	r3, [r7, #112]	@ 0x70
 80051dc:	464b      	mov	r3, r9
 80051de:	460a      	mov	r2, r1
 80051e0:	eb42 0303 	adc.w	r3, r2, r3
 80051e4:	677b      	str	r3, [r7, #116]	@ 0x74
 80051e6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80051ea:	2200      	movs	r2, #0
 80051ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 80051ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80051f0:	f04f 0200 	mov.w	r2, #0
 80051f4:	f04f 0300 	mov.w	r3, #0
 80051f8:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 80051fc:	4649      	mov	r1, r9
 80051fe:	008b      	lsls	r3, r1, #2
 8005200:	4641      	mov	r1, r8
 8005202:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005206:	4641      	mov	r1, r8
 8005208:	008a      	lsls	r2, r1, #2
 800520a:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 800520e:	f7fb fa6f 	bl	80006f0 <__aeabi_uldivmod>
 8005212:	4602      	mov	r2, r0
 8005214:	460b      	mov	r3, r1
 8005216:	4b0f      	ldr	r3, [pc, #60]	@ (8005254 <LL_USART_SetBaudRate+0x458>)
 8005218:	fba3 1302 	umull	r1, r3, r3, r2
 800521c:	095b      	lsrs	r3, r3, #5
 800521e:	2164      	movs	r1, #100	@ 0x64
 8005220:	fb01 f303 	mul.w	r3, r1, r3
 8005224:	1ad3      	subs	r3, r2, r3
 8005226:	011b      	lsls	r3, r3, #4
 8005228:	3332      	adds	r3, #50	@ 0x32
 800522a:	4a0a      	ldr	r2, [pc, #40]	@ (8005254 <LL_USART_SetBaudRate+0x458>)
 800522c:	fba2 2303 	umull	r2, r3, r2, r3
 8005230:	095b      	lsrs	r3, r3, #5
 8005232:	b29b      	uxth	r3, r3
 8005234:	f003 030f 	and.w	r3, r3, #15
 8005238:	b29b      	uxth	r3, r3
 800523a:	4423      	add	r3, r4
 800523c:	b29b      	uxth	r3, r3
 800523e:	461a      	mov	r2, r3
 8005240:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005244:	609a      	str	r2, [r3, #8]
}
 8005246:	bf00      	nop
 8005248:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800524c:	46bd      	mov	sp, r7
 800524e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005252:	bf00      	nop
 8005254:	51eb851f 	.word	0x51eb851f

08005258 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b088      	sub	sp, #32
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
 8005260:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8005266:	2300      	movs	r3, #0
 8005268:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f7ff fd8c 	bl	8004d88 <LL_USART_IsEnabled>
 8005270:	4603      	mov	r3, r0
 8005272:	2b00      	cmp	r3, #0
 8005274:	d15e      	bne.n	8005334 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	68db      	ldr	r3, [r3, #12]
 800527a:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 800527e:	f023 030c 	bic.w	r3, r3, #12
 8005282:	683a      	ldr	r2, [r7, #0]
 8005284:	6851      	ldr	r1, [r2, #4]
 8005286:	683a      	ldr	r2, [r7, #0]
 8005288:	68d2      	ldr	r2, [r2, #12]
 800528a:	4311      	orrs	r1, r2
 800528c:	683a      	ldr	r2, [r7, #0]
 800528e:	6912      	ldr	r2, [r2, #16]
 8005290:	4311      	orrs	r1, r2
 8005292:	683a      	ldr	r2, [r7, #0]
 8005294:	6992      	ldr	r2, [r2, #24]
 8005296:	430a      	orrs	r2, r1
 8005298:	431a      	orrs	r2, r3
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	689b      	ldr	r3, [r3, #8]
 80052a2:	4619      	mov	r1, r3
 80052a4:	6878      	ldr	r0, [r7, #4]
 80052a6:	f7ff fd83 	bl	8004db0 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	695b      	ldr	r3, [r3, #20]
 80052ae:	4619      	mov	r1, r3
 80052b0:	6878      	ldr	r0, [r7, #4]
 80052b2:	f7ff fd90 	bl	8004dd6 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80052b6:	f107 0308 	add.w	r3, r7, #8
 80052ba:	4618      	mov	r0, r3
 80052bc:	f7ff f966 	bl	800458c <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	4a1f      	ldr	r2, [pc, #124]	@ (8005340 <LL_USART_Init+0xe8>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d102      	bne.n	80052ce <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	61bb      	str	r3, [r7, #24]
 80052cc:	e021      	b.n	8005312 <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	4a1c      	ldr	r2, [pc, #112]	@ (8005344 <LL_USART_Init+0xec>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d102      	bne.n	80052dc <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80052d6:	693b      	ldr	r3, [r7, #16]
 80052d8:	61bb      	str	r3, [r7, #24]
 80052da:	e01a      	b.n	8005312 <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	4a1a      	ldr	r2, [pc, #104]	@ (8005348 <LL_USART_Init+0xf0>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d102      	bne.n	80052ea <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	61bb      	str	r3, [r7, #24]
 80052e8:	e013      	b.n	8005312 <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	4a17      	ldr	r2, [pc, #92]	@ (800534c <LL_USART_Init+0xf4>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d102      	bne.n	80052f8 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	61bb      	str	r3, [r7, #24]
 80052f6:	e00c      	b.n	8005312 <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	4a15      	ldr	r2, [pc, #84]	@ (8005350 <LL_USART_Init+0xf8>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d102      	bne.n	8005306 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	61bb      	str	r3, [r7, #24]
 8005304:	e005      	b.n	8005312 <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	4a12      	ldr	r2, [pc, #72]	@ (8005354 <LL_USART_Init+0xfc>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d101      	bne.n	8005312 <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8005312:	69bb      	ldr	r3, [r7, #24]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d00d      	beq.n	8005334 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d009      	beq.n	8005334 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8005320:	2300      	movs	r3, #0
 8005322:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 800532c:	69b9      	ldr	r1, [r7, #24]
 800532e:	6878      	ldr	r0, [r7, #4]
 8005330:	f7ff fd64 	bl	8004dfc <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8005334:	7ffb      	ldrb	r3, [r7, #31]
}
 8005336:	4618      	mov	r0, r3
 8005338:	3720      	adds	r7, #32
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}
 800533e:	bf00      	nop
 8005340:	40011000 	.word	0x40011000
 8005344:	40004400 	.word	0x40004400
 8005348:	40004800 	.word	0x40004800
 800534c:	40011400 	.word	0x40011400
 8005350:	40004c00 	.word	0x40004c00
 8005354:	40005000 	.word	0x40005000

08005358 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Frequency of Ticks (Hz)
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8005358:	b480      	push	{r7}
 800535a:	b083      	sub	sp, #12
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
 8005360:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8005362:	687a      	ldr	r2, [r7, #4]
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	fbb2 f3f3 	udiv	r3, r2, r3
 800536a:	4a07      	ldr	r2, [pc, #28]	@ (8005388 <LL_InitTick+0x30>)
 800536c:	3b01      	subs	r3, #1
 800536e:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8005370:	4b05      	ldr	r3, [pc, #20]	@ (8005388 <LL_InitTick+0x30>)
 8005372:	2200      	movs	r2, #0
 8005374:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005376:	4b04      	ldr	r3, [pc, #16]	@ (8005388 <LL_InitTick+0x30>)
 8005378:	2205      	movs	r2, #5
 800537a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 800537c:	bf00      	nop
 800537e:	370c      	adds	r7, #12
 8005380:	46bd      	mov	sp, r7
 8005382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005386:	4770      	bx	lr
 8005388:	e000e010 	.word	0xe000e010

0800538c <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b082      	sub	sp, #8
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8005394:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8005398:	6878      	ldr	r0, [r7, #4]
 800539a:	f7ff ffdd 	bl	8005358 <LL_InitTick>
}
 800539e:	bf00      	nop
 80053a0:	3708      	adds	r7, #8
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}
	...

080053a8 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80053a8:	b480      	push	{r7}
 80053aa:	b083      	sub	sp, #12
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80053b0:	4a04      	ldr	r2, [pc, #16]	@ (80053c4 <LL_SetSystemCoreClock+0x1c>)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6013      	str	r3, [r2, #0]
}
 80053b6:	bf00      	nop
 80053b8:	370c      	adds	r7, #12
 80053ba:	46bd      	mov	sp, r7
 80053bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c0:	4770      	bx	lr
 80053c2:	bf00      	nop
 80053c4:	20000000 	.word	0x20000000

080053c8 <memset>:
 80053c8:	4402      	add	r2, r0
 80053ca:	4603      	mov	r3, r0
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d100      	bne.n	80053d2 <memset+0xa>
 80053d0:	4770      	bx	lr
 80053d2:	f803 1b01 	strb.w	r1, [r3], #1
 80053d6:	e7f9      	b.n	80053cc <memset+0x4>

080053d8 <__errno>:
 80053d8:	4b01      	ldr	r3, [pc, #4]	@ (80053e0 <__errno+0x8>)
 80053da:	6818      	ldr	r0, [r3, #0]
 80053dc:	4770      	bx	lr
 80053de:	bf00      	nop
 80053e0:	20000234 	.word	0x20000234

080053e4 <__libc_init_array>:
 80053e4:	b570      	push	{r4, r5, r6, lr}
 80053e6:	4d0d      	ldr	r5, [pc, #52]	@ (800541c <__libc_init_array+0x38>)
 80053e8:	4c0d      	ldr	r4, [pc, #52]	@ (8005420 <__libc_init_array+0x3c>)
 80053ea:	1b64      	subs	r4, r4, r5
 80053ec:	10a4      	asrs	r4, r4, #2
 80053ee:	2600      	movs	r6, #0
 80053f0:	42a6      	cmp	r6, r4
 80053f2:	d109      	bne.n	8005408 <__libc_init_array+0x24>
 80053f4:	4d0b      	ldr	r5, [pc, #44]	@ (8005424 <__libc_init_array+0x40>)
 80053f6:	4c0c      	ldr	r4, [pc, #48]	@ (8005428 <__libc_init_array+0x44>)
 80053f8:	f000 fdae 	bl	8005f58 <_init>
 80053fc:	1b64      	subs	r4, r4, r5
 80053fe:	10a4      	asrs	r4, r4, #2
 8005400:	2600      	movs	r6, #0
 8005402:	42a6      	cmp	r6, r4
 8005404:	d105      	bne.n	8005412 <__libc_init_array+0x2e>
 8005406:	bd70      	pop	{r4, r5, r6, pc}
 8005408:	f855 3b04 	ldr.w	r3, [r5], #4
 800540c:	4798      	blx	r3
 800540e:	3601      	adds	r6, #1
 8005410:	e7ee      	b.n	80053f0 <__libc_init_array+0xc>
 8005412:	f855 3b04 	ldr.w	r3, [r5], #4
 8005416:	4798      	blx	r3
 8005418:	3601      	adds	r6, #1
 800541a:	e7f2      	b.n	8005402 <__libc_init_array+0x1e>
 800541c:	080090bc 	.word	0x080090bc
 8005420:	080090bc 	.word	0x080090bc
 8005424:	080090bc 	.word	0x080090bc
 8005428:	080090c0 	.word	0x080090c0

0800542c <sqrtf>:
 800542c:	b508      	push	{r3, lr}
 800542e:	ed2d 8b02 	vpush	{d8}
 8005432:	eeb0 8a40 	vmov.f32	s16, s0
 8005436:	f000 f8a1 	bl	800557c <__ieee754_sqrtf>
 800543a:	eeb4 8a48 	vcmp.f32	s16, s16
 800543e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005442:	d60c      	bvs.n	800545e <sqrtf+0x32>
 8005444:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8005464 <sqrtf+0x38>
 8005448:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800544c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005450:	d505      	bpl.n	800545e <sqrtf+0x32>
 8005452:	f7ff ffc1 	bl	80053d8 <__errno>
 8005456:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800545a:	2321      	movs	r3, #33	@ 0x21
 800545c:	6003      	str	r3, [r0, #0]
 800545e:	ecbd 8b02 	vpop	{d8}
 8005462:	bd08      	pop	{r3, pc}
 8005464:	00000000 	.word	0x00000000

08005468 <cosf>:
 8005468:	ee10 3a10 	vmov	r3, s0
 800546c:	b507      	push	{r0, r1, r2, lr}
 800546e:	4a1e      	ldr	r2, [pc, #120]	@ (80054e8 <cosf+0x80>)
 8005470:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005474:	4293      	cmp	r3, r2
 8005476:	d806      	bhi.n	8005486 <cosf+0x1e>
 8005478:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 80054ec <cosf+0x84>
 800547c:	b003      	add	sp, #12
 800547e:	f85d eb04 	ldr.w	lr, [sp], #4
 8005482:	f000 b87f 	b.w	8005584 <__kernel_cosf>
 8005486:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800548a:	d304      	bcc.n	8005496 <cosf+0x2e>
 800548c:	ee30 0a40 	vsub.f32	s0, s0, s0
 8005490:	b003      	add	sp, #12
 8005492:	f85d fb04 	ldr.w	pc, [sp], #4
 8005496:	4668      	mov	r0, sp
 8005498:	f000 f914 	bl	80056c4 <__ieee754_rem_pio2f>
 800549c:	f000 0003 	and.w	r0, r0, #3
 80054a0:	2801      	cmp	r0, #1
 80054a2:	d009      	beq.n	80054b8 <cosf+0x50>
 80054a4:	2802      	cmp	r0, #2
 80054a6:	d010      	beq.n	80054ca <cosf+0x62>
 80054a8:	b9b0      	cbnz	r0, 80054d8 <cosf+0x70>
 80054aa:	eddd 0a01 	vldr	s1, [sp, #4]
 80054ae:	ed9d 0a00 	vldr	s0, [sp]
 80054b2:	f000 f867 	bl	8005584 <__kernel_cosf>
 80054b6:	e7eb      	b.n	8005490 <cosf+0x28>
 80054b8:	eddd 0a01 	vldr	s1, [sp, #4]
 80054bc:	ed9d 0a00 	vldr	s0, [sp]
 80054c0:	f000 f8b8 	bl	8005634 <__kernel_sinf>
 80054c4:	eeb1 0a40 	vneg.f32	s0, s0
 80054c8:	e7e2      	b.n	8005490 <cosf+0x28>
 80054ca:	eddd 0a01 	vldr	s1, [sp, #4]
 80054ce:	ed9d 0a00 	vldr	s0, [sp]
 80054d2:	f000 f857 	bl	8005584 <__kernel_cosf>
 80054d6:	e7f5      	b.n	80054c4 <cosf+0x5c>
 80054d8:	eddd 0a01 	vldr	s1, [sp, #4]
 80054dc:	ed9d 0a00 	vldr	s0, [sp]
 80054e0:	2001      	movs	r0, #1
 80054e2:	f000 f8a7 	bl	8005634 <__kernel_sinf>
 80054e6:	e7d3      	b.n	8005490 <cosf+0x28>
 80054e8:	3f490fd8 	.word	0x3f490fd8
 80054ec:	00000000 	.word	0x00000000

080054f0 <sinf>:
 80054f0:	ee10 3a10 	vmov	r3, s0
 80054f4:	b507      	push	{r0, r1, r2, lr}
 80054f6:	4a1f      	ldr	r2, [pc, #124]	@ (8005574 <sinf+0x84>)
 80054f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d807      	bhi.n	8005510 <sinf+0x20>
 8005500:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8005578 <sinf+0x88>
 8005504:	2000      	movs	r0, #0
 8005506:	b003      	add	sp, #12
 8005508:	f85d eb04 	ldr.w	lr, [sp], #4
 800550c:	f000 b892 	b.w	8005634 <__kernel_sinf>
 8005510:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8005514:	d304      	bcc.n	8005520 <sinf+0x30>
 8005516:	ee30 0a40 	vsub.f32	s0, s0, s0
 800551a:	b003      	add	sp, #12
 800551c:	f85d fb04 	ldr.w	pc, [sp], #4
 8005520:	4668      	mov	r0, sp
 8005522:	f000 f8cf 	bl	80056c4 <__ieee754_rem_pio2f>
 8005526:	f000 0003 	and.w	r0, r0, #3
 800552a:	2801      	cmp	r0, #1
 800552c:	d00a      	beq.n	8005544 <sinf+0x54>
 800552e:	2802      	cmp	r0, #2
 8005530:	d00f      	beq.n	8005552 <sinf+0x62>
 8005532:	b9c0      	cbnz	r0, 8005566 <sinf+0x76>
 8005534:	eddd 0a01 	vldr	s1, [sp, #4]
 8005538:	ed9d 0a00 	vldr	s0, [sp]
 800553c:	2001      	movs	r0, #1
 800553e:	f000 f879 	bl	8005634 <__kernel_sinf>
 8005542:	e7ea      	b.n	800551a <sinf+0x2a>
 8005544:	eddd 0a01 	vldr	s1, [sp, #4]
 8005548:	ed9d 0a00 	vldr	s0, [sp]
 800554c:	f000 f81a 	bl	8005584 <__kernel_cosf>
 8005550:	e7e3      	b.n	800551a <sinf+0x2a>
 8005552:	eddd 0a01 	vldr	s1, [sp, #4]
 8005556:	ed9d 0a00 	vldr	s0, [sp]
 800555a:	2001      	movs	r0, #1
 800555c:	f000 f86a 	bl	8005634 <__kernel_sinf>
 8005560:	eeb1 0a40 	vneg.f32	s0, s0
 8005564:	e7d9      	b.n	800551a <sinf+0x2a>
 8005566:	eddd 0a01 	vldr	s1, [sp, #4]
 800556a:	ed9d 0a00 	vldr	s0, [sp]
 800556e:	f000 f809 	bl	8005584 <__kernel_cosf>
 8005572:	e7f5      	b.n	8005560 <sinf+0x70>
 8005574:	3f490fd8 	.word	0x3f490fd8
 8005578:	00000000 	.word	0x00000000

0800557c <__ieee754_sqrtf>:
 800557c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8005580:	4770      	bx	lr
	...

08005584 <__kernel_cosf>:
 8005584:	ee10 3a10 	vmov	r3, s0
 8005588:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800558c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8005590:	eef0 6a40 	vmov.f32	s13, s0
 8005594:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8005598:	d204      	bcs.n	80055a4 <__kernel_cosf+0x20>
 800559a:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800559e:	ee17 2a90 	vmov	r2, s15
 80055a2:	b342      	cbz	r2, 80055f6 <__kernel_cosf+0x72>
 80055a4:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80055a8:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8005614 <__kernel_cosf+0x90>
 80055ac:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8005618 <__kernel_cosf+0x94>
 80055b0:	4a1a      	ldr	r2, [pc, #104]	@ (800561c <__kernel_cosf+0x98>)
 80055b2:	eea7 6a27 	vfma.f32	s12, s14, s15
 80055b6:	4293      	cmp	r3, r2
 80055b8:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8005620 <__kernel_cosf+0x9c>
 80055bc:	eee6 7a07 	vfma.f32	s15, s12, s14
 80055c0:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8005624 <__kernel_cosf+0xa0>
 80055c4:	eea7 6a87 	vfma.f32	s12, s15, s14
 80055c8:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8005628 <__kernel_cosf+0xa4>
 80055cc:	eee6 7a07 	vfma.f32	s15, s12, s14
 80055d0:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800562c <__kernel_cosf+0xa8>
 80055d4:	eea7 6a87 	vfma.f32	s12, s15, s14
 80055d8:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 80055dc:	ee26 6a07 	vmul.f32	s12, s12, s14
 80055e0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80055e4:	eee7 0a06 	vfma.f32	s1, s14, s12
 80055e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055ec:	d804      	bhi.n	80055f8 <__kernel_cosf+0x74>
 80055ee:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80055f2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80055f6:	4770      	bx	lr
 80055f8:	4a0d      	ldr	r2, [pc, #52]	@ (8005630 <__kernel_cosf+0xac>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	bf9a      	itte	ls
 80055fe:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8005602:	ee07 3a10 	vmovls	s14, r3
 8005606:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800560a:	ee30 0a47 	vsub.f32	s0, s0, s14
 800560e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005612:	e7ec      	b.n	80055ee <__kernel_cosf+0x6a>
 8005614:	ad47d74e 	.word	0xad47d74e
 8005618:	310f74f6 	.word	0x310f74f6
 800561c:	3e999999 	.word	0x3e999999
 8005620:	b493f27c 	.word	0xb493f27c
 8005624:	37d00d01 	.word	0x37d00d01
 8005628:	bab60b61 	.word	0xbab60b61
 800562c:	3d2aaaab 	.word	0x3d2aaaab
 8005630:	3f480000 	.word	0x3f480000

08005634 <__kernel_sinf>:
 8005634:	ee10 3a10 	vmov	r3, s0
 8005638:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800563c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8005640:	d204      	bcs.n	800564c <__kernel_sinf+0x18>
 8005642:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8005646:	ee17 3a90 	vmov	r3, s15
 800564a:	b35b      	cbz	r3, 80056a4 <__kernel_sinf+0x70>
 800564c:	ee20 7a00 	vmul.f32	s14, s0, s0
 8005650:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80056a8 <__kernel_sinf+0x74>
 8005654:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 80056ac <__kernel_sinf+0x78>
 8005658:	eea7 6a27 	vfma.f32	s12, s14, s15
 800565c:	eddf 7a14 	vldr	s15, [pc, #80]	@ 80056b0 <__kernel_sinf+0x7c>
 8005660:	eee6 7a07 	vfma.f32	s15, s12, s14
 8005664:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 80056b4 <__kernel_sinf+0x80>
 8005668:	eea7 6a87 	vfma.f32	s12, s15, s14
 800566c:	eddf 7a12 	vldr	s15, [pc, #72]	@ 80056b8 <__kernel_sinf+0x84>
 8005670:	ee60 6a07 	vmul.f32	s13, s0, s14
 8005674:	eee6 7a07 	vfma.f32	s15, s12, s14
 8005678:	b930      	cbnz	r0, 8005688 <__kernel_sinf+0x54>
 800567a:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 80056bc <__kernel_sinf+0x88>
 800567e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8005682:	eea6 0a26 	vfma.f32	s0, s12, s13
 8005686:	4770      	bx	lr
 8005688:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800568c:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8005690:	eee0 7a86 	vfma.f32	s15, s1, s12
 8005694:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8005698:	eddf 7a09 	vldr	s15, [pc, #36]	@ 80056c0 <__kernel_sinf+0x8c>
 800569c:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80056a0:	ee30 0a60 	vsub.f32	s0, s0, s1
 80056a4:	4770      	bx	lr
 80056a6:	bf00      	nop
 80056a8:	2f2ec9d3 	.word	0x2f2ec9d3
 80056ac:	b2d72f34 	.word	0xb2d72f34
 80056b0:	3638ef1b 	.word	0x3638ef1b
 80056b4:	b9500d01 	.word	0xb9500d01
 80056b8:	3c088889 	.word	0x3c088889
 80056bc:	be2aaaab 	.word	0xbe2aaaab
 80056c0:	3e2aaaab 	.word	0x3e2aaaab

080056c4 <__ieee754_rem_pio2f>:
 80056c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056c6:	ee10 6a10 	vmov	r6, s0
 80056ca:	4b88      	ldr	r3, [pc, #544]	@ (80058ec <__ieee754_rem_pio2f+0x228>)
 80056cc:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 80056d0:	429d      	cmp	r5, r3
 80056d2:	b087      	sub	sp, #28
 80056d4:	4604      	mov	r4, r0
 80056d6:	d805      	bhi.n	80056e4 <__ieee754_rem_pio2f+0x20>
 80056d8:	2300      	movs	r3, #0
 80056da:	ed80 0a00 	vstr	s0, [r0]
 80056de:	6043      	str	r3, [r0, #4]
 80056e0:	2000      	movs	r0, #0
 80056e2:	e022      	b.n	800572a <__ieee754_rem_pio2f+0x66>
 80056e4:	4b82      	ldr	r3, [pc, #520]	@ (80058f0 <__ieee754_rem_pio2f+0x22c>)
 80056e6:	429d      	cmp	r5, r3
 80056e8:	d83a      	bhi.n	8005760 <__ieee754_rem_pio2f+0x9c>
 80056ea:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80056ee:	2e00      	cmp	r6, #0
 80056f0:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 80058f4 <__ieee754_rem_pio2f+0x230>
 80056f4:	4a80      	ldr	r2, [pc, #512]	@ (80058f8 <__ieee754_rem_pio2f+0x234>)
 80056f6:	f023 030f 	bic.w	r3, r3, #15
 80056fa:	dd18      	ble.n	800572e <__ieee754_rem_pio2f+0x6a>
 80056fc:	4293      	cmp	r3, r2
 80056fe:	ee70 7a47 	vsub.f32	s15, s0, s14
 8005702:	bf09      	itett	eq
 8005704:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 80058fc <__ieee754_rem_pio2f+0x238>
 8005708:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8005900 <__ieee754_rem_pio2f+0x23c>
 800570c:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8005904 <__ieee754_rem_pio2f+0x240>
 8005710:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8005714:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8005718:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800571c:	ed80 7a00 	vstr	s14, [r0]
 8005720:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005724:	edc0 7a01 	vstr	s15, [r0, #4]
 8005728:	2001      	movs	r0, #1
 800572a:	b007      	add	sp, #28
 800572c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800572e:	4293      	cmp	r3, r2
 8005730:	ee70 7a07 	vadd.f32	s15, s0, s14
 8005734:	bf09      	itett	eq
 8005736:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 80058fc <__ieee754_rem_pio2f+0x238>
 800573a:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8005900 <__ieee754_rem_pio2f+0x23c>
 800573e:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8005904 <__ieee754_rem_pio2f+0x240>
 8005742:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8005746:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800574a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800574e:	ed80 7a00 	vstr	s14, [r0]
 8005752:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005756:	edc0 7a01 	vstr	s15, [r0, #4]
 800575a:	f04f 30ff 	mov.w	r0, #4294967295
 800575e:	e7e4      	b.n	800572a <__ieee754_rem_pio2f+0x66>
 8005760:	4b69      	ldr	r3, [pc, #420]	@ (8005908 <__ieee754_rem_pio2f+0x244>)
 8005762:	429d      	cmp	r5, r3
 8005764:	d873      	bhi.n	800584e <__ieee754_rem_pio2f+0x18a>
 8005766:	f000 f8dd 	bl	8005924 <fabsf>
 800576a:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800590c <__ieee754_rem_pio2f+0x248>
 800576e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8005772:	eee0 7a07 	vfma.f32	s15, s0, s14
 8005776:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800577a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800577e:	ee17 0a90 	vmov	r0, s15
 8005782:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80058f4 <__ieee754_rem_pio2f+0x230>
 8005786:	eea7 0a67 	vfms.f32	s0, s14, s15
 800578a:	281f      	cmp	r0, #31
 800578c:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8005900 <__ieee754_rem_pio2f+0x23c>
 8005790:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005794:	eeb1 6a47 	vneg.f32	s12, s14
 8005798:	ee70 6a67 	vsub.f32	s13, s0, s15
 800579c:	ee16 1a90 	vmov	r1, s13
 80057a0:	dc09      	bgt.n	80057b6 <__ieee754_rem_pio2f+0xf2>
 80057a2:	4a5b      	ldr	r2, [pc, #364]	@ (8005910 <__ieee754_rem_pio2f+0x24c>)
 80057a4:	1e47      	subs	r7, r0, #1
 80057a6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80057aa:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 80057ae:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d107      	bne.n	80057c6 <__ieee754_rem_pio2f+0x102>
 80057b6:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 80057ba:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 80057be:	2a08      	cmp	r2, #8
 80057c0:	ea4f 53e5 	mov.w	r3, r5, asr #23
 80057c4:	dc14      	bgt.n	80057f0 <__ieee754_rem_pio2f+0x12c>
 80057c6:	6021      	str	r1, [r4, #0]
 80057c8:	ed94 7a00 	vldr	s14, [r4]
 80057cc:	ee30 0a47 	vsub.f32	s0, s0, s14
 80057d0:	2e00      	cmp	r6, #0
 80057d2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80057d6:	ed84 0a01 	vstr	s0, [r4, #4]
 80057da:	daa6      	bge.n	800572a <__ieee754_rem_pio2f+0x66>
 80057dc:	eeb1 7a47 	vneg.f32	s14, s14
 80057e0:	eeb1 0a40 	vneg.f32	s0, s0
 80057e4:	ed84 7a00 	vstr	s14, [r4]
 80057e8:	ed84 0a01 	vstr	s0, [r4, #4]
 80057ec:	4240      	negs	r0, r0
 80057ee:	e79c      	b.n	800572a <__ieee754_rem_pio2f+0x66>
 80057f0:	eddf 5a42 	vldr	s11, [pc, #264]	@ 80058fc <__ieee754_rem_pio2f+0x238>
 80057f4:	eef0 6a40 	vmov.f32	s13, s0
 80057f8:	eee6 6a25 	vfma.f32	s13, s12, s11
 80057fc:	ee70 7a66 	vsub.f32	s15, s0, s13
 8005800:	eee6 7a25 	vfma.f32	s15, s12, s11
 8005804:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005904 <__ieee754_rem_pio2f+0x240>
 8005808:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800580c:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8005810:	ee15 2a90 	vmov	r2, s11
 8005814:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8005818:	1a5b      	subs	r3, r3, r1
 800581a:	2b19      	cmp	r3, #25
 800581c:	dc04      	bgt.n	8005828 <__ieee754_rem_pio2f+0x164>
 800581e:	edc4 5a00 	vstr	s11, [r4]
 8005822:	eeb0 0a66 	vmov.f32	s0, s13
 8005826:	e7cf      	b.n	80057c8 <__ieee754_rem_pio2f+0x104>
 8005828:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8005914 <__ieee754_rem_pio2f+0x250>
 800582c:	eeb0 0a66 	vmov.f32	s0, s13
 8005830:	eea6 0a25 	vfma.f32	s0, s12, s11
 8005834:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8005838:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8005918 <__ieee754_rem_pio2f+0x254>
 800583c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8005840:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8005844:	ee30 7a67 	vsub.f32	s14, s0, s15
 8005848:	ed84 7a00 	vstr	s14, [r4]
 800584c:	e7bc      	b.n	80057c8 <__ieee754_rem_pio2f+0x104>
 800584e:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8005852:	d306      	bcc.n	8005862 <__ieee754_rem_pio2f+0x19e>
 8005854:	ee70 7a40 	vsub.f32	s15, s0, s0
 8005858:	edc0 7a01 	vstr	s15, [r0, #4]
 800585c:	edc0 7a00 	vstr	s15, [r0]
 8005860:	e73e      	b.n	80056e0 <__ieee754_rem_pio2f+0x1c>
 8005862:	15ea      	asrs	r2, r5, #23
 8005864:	3a86      	subs	r2, #134	@ 0x86
 8005866:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800586a:	ee07 3a90 	vmov	s15, r3
 800586e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8005872:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800591c <__ieee754_rem_pio2f+0x258>
 8005876:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800587a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800587e:	ed8d 7a03 	vstr	s14, [sp, #12]
 8005882:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005886:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800588a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800588e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005892:	ed8d 7a04 	vstr	s14, [sp, #16]
 8005896:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800589a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800589e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058a2:	edcd 7a05 	vstr	s15, [sp, #20]
 80058a6:	d11e      	bne.n	80058e6 <__ieee754_rem_pio2f+0x222>
 80058a8:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80058ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058b0:	bf0c      	ite	eq
 80058b2:	2301      	moveq	r3, #1
 80058b4:	2302      	movne	r3, #2
 80058b6:	491a      	ldr	r1, [pc, #104]	@ (8005920 <__ieee754_rem_pio2f+0x25c>)
 80058b8:	9101      	str	r1, [sp, #4]
 80058ba:	2102      	movs	r1, #2
 80058bc:	9100      	str	r1, [sp, #0]
 80058be:	a803      	add	r0, sp, #12
 80058c0:	4621      	mov	r1, r4
 80058c2:	f000 f837 	bl	8005934 <__kernel_rem_pio2f>
 80058c6:	2e00      	cmp	r6, #0
 80058c8:	f6bf af2f 	bge.w	800572a <__ieee754_rem_pio2f+0x66>
 80058cc:	edd4 7a00 	vldr	s15, [r4]
 80058d0:	eef1 7a67 	vneg.f32	s15, s15
 80058d4:	edc4 7a00 	vstr	s15, [r4]
 80058d8:	edd4 7a01 	vldr	s15, [r4, #4]
 80058dc:	eef1 7a67 	vneg.f32	s15, s15
 80058e0:	edc4 7a01 	vstr	s15, [r4, #4]
 80058e4:	e782      	b.n	80057ec <__ieee754_rem_pio2f+0x128>
 80058e6:	2303      	movs	r3, #3
 80058e8:	e7e5      	b.n	80058b6 <__ieee754_rem_pio2f+0x1f2>
 80058ea:	bf00      	nop
 80058ec:	3f490fd8 	.word	0x3f490fd8
 80058f0:	4016cbe3 	.word	0x4016cbe3
 80058f4:	3fc90f80 	.word	0x3fc90f80
 80058f8:	3fc90fd0 	.word	0x3fc90fd0
 80058fc:	37354400 	.word	0x37354400
 8005900:	37354443 	.word	0x37354443
 8005904:	2e85a308 	.word	0x2e85a308
 8005908:	43490f80 	.word	0x43490f80
 800590c:	3f22f984 	.word	0x3f22f984
 8005910:	08008ce4 	.word	0x08008ce4
 8005914:	2e85a300 	.word	0x2e85a300
 8005918:	248d3132 	.word	0x248d3132
 800591c:	43800000 	.word	0x43800000
 8005920:	08008d64 	.word	0x08008d64

08005924 <fabsf>:
 8005924:	ee10 3a10 	vmov	r3, s0
 8005928:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800592c:	ee00 3a10 	vmov	s0, r3
 8005930:	4770      	bx	lr
	...

08005934 <__kernel_rem_pio2f>:
 8005934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005938:	ed2d 8b04 	vpush	{d8-d9}
 800593c:	b0d9      	sub	sp, #356	@ 0x164
 800593e:	4690      	mov	r8, r2
 8005940:	9001      	str	r0, [sp, #4]
 8005942:	4ab6      	ldr	r2, [pc, #728]	@ (8005c1c <__kernel_rem_pio2f+0x2e8>)
 8005944:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8005946:	f118 0f04 	cmn.w	r8, #4
 800594a:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800594e:	460f      	mov	r7, r1
 8005950:	f103 3bff 	add.w	fp, r3, #4294967295
 8005954:	db26      	blt.n	80059a4 <__kernel_rem_pio2f+0x70>
 8005956:	f1b8 0203 	subs.w	r2, r8, #3
 800595a:	bf48      	it	mi
 800595c:	f108 0204 	addmi.w	r2, r8, #4
 8005960:	10d2      	asrs	r2, r2, #3
 8005962:	1c55      	adds	r5, r2, #1
 8005964:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8005966:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8005c2c <__kernel_rem_pio2f+0x2f8>
 800596a:	00e8      	lsls	r0, r5, #3
 800596c:	eba2 060b 	sub.w	r6, r2, fp
 8005970:	9002      	str	r0, [sp, #8]
 8005972:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8005976:	eb0a 0c0b 	add.w	ip, sl, fp
 800597a:	ac1c      	add	r4, sp, #112	@ 0x70
 800597c:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8005980:	2000      	movs	r0, #0
 8005982:	4560      	cmp	r0, ip
 8005984:	dd10      	ble.n	80059a8 <__kernel_rem_pio2f+0x74>
 8005986:	a91c      	add	r1, sp, #112	@ 0x70
 8005988:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800598c:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8005990:	2600      	movs	r6, #0
 8005992:	4556      	cmp	r6, sl
 8005994:	dc24      	bgt.n	80059e0 <__kernel_rem_pio2f+0xac>
 8005996:	f8dd e004 	ldr.w	lr, [sp, #4]
 800599a:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8005c2c <__kernel_rem_pio2f+0x2f8>
 800599e:	4684      	mov	ip, r0
 80059a0:	2400      	movs	r4, #0
 80059a2:	e016      	b.n	80059d2 <__kernel_rem_pio2f+0x9e>
 80059a4:	2200      	movs	r2, #0
 80059a6:	e7dc      	b.n	8005962 <__kernel_rem_pio2f+0x2e>
 80059a8:	42c6      	cmn	r6, r0
 80059aa:	bf5d      	ittte	pl
 80059ac:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 80059b0:	ee07 1a90 	vmovpl	s15, r1
 80059b4:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80059b8:	eef0 7a47 	vmovmi.f32	s15, s14
 80059bc:	ece4 7a01 	vstmia	r4!, {s15}
 80059c0:	3001      	adds	r0, #1
 80059c2:	e7de      	b.n	8005982 <__kernel_rem_pio2f+0x4e>
 80059c4:	ecfe 6a01 	vldmia	lr!, {s13}
 80059c8:	ed3c 7a01 	vldmdb	ip!, {s14}
 80059cc:	eee6 7a87 	vfma.f32	s15, s13, s14
 80059d0:	3401      	adds	r4, #1
 80059d2:	455c      	cmp	r4, fp
 80059d4:	ddf6      	ble.n	80059c4 <__kernel_rem_pio2f+0x90>
 80059d6:	ece9 7a01 	vstmia	r9!, {s15}
 80059da:	3601      	adds	r6, #1
 80059dc:	3004      	adds	r0, #4
 80059de:	e7d8      	b.n	8005992 <__kernel_rem_pio2f+0x5e>
 80059e0:	a908      	add	r1, sp, #32
 80059e2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80059e6:	9104      	str	r1, [sp, #16]
 80059e8:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80059ea:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8005c28 <__kernel_rem_pio2f+0x2f4>
 80059ee:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8005c24 <__kernel_rem_pio2f+0x2f0>
 80059f2:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80059f6:	9203      	str	r2, [sp, #12]
 80059f8:	4654      	mov	r4, sl
 80059fa:	00a2      	lsls	r2, r4, #2
 80059fc:	9205      	str	r2, [sp, #20]
 80059fe:	aa58      	add	r2, sp, #352	@ 0x160
 8005a00:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8005a04:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8005a08:	a944      	add	r1, sp, #272	@ 0x110
 8005a0a:	aa08      	add	r2, sp, #32
 8005a0c:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8005a10:	4694      	mov	ip, r2
 8005a12:	4626      	mov	r6, r4
 8005a14:	2e00      	cmp	r6, #0
 8005a16:	dc4c      	bgt.n	8005ab2 <__kernel_rem_pio2f+0x17e>
 8005a18:	4628      	mov	r0, r5
 8005a1a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005a1e:	f000 f9f1 	bl	8005e04 <scalbnf>
 8005a22:	eeb0 8a40 	vmov.f32	s16, s0
 8005a26:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8005a2a:	ee28 0a00 	vmul.f32	s0, s16, s0
 8005a2e:	f000 fa4f 	bl	8005ed0 <floorf>
 8005a32:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8005a36:	eea0 8a67 	vfms.f32	s16, s0, s15
 8005a3a:	2d00      	cmp	r5, #0
 8005a3c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005a40:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8005a44:	ee17 9a90 	vmov	r9, s15
 8005a48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a4c:	ee38 8a67 	vsub.f32	s16, s16, s15
 8005a50:	dd41      	ble.n	8005ad6 <__kernel_rem_pio2f+0x1a2>
 8005a52:	f104 3cff 	add.w	ip, r4, #4294967295
 8005a56:	a908      	add	r1, sp, #32
 8005a58:	f1c5 0e08 	rsb	lr, r5, #8
 8005a5c:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8005a60:	fa46 f00e 	asr.w	r0, r6, lr
 8005a64:	4481      	add	r9, r0
 8005a66:	fa00 f00e 	lsl.w	r0, r0, lr
 8005a6a:	1a36      	subs	r6, r6, r0
 8005a6c:	f1c5 0007 	rsb	r0, r5, #7
 8005a70:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8005a74:	4106      	asrs	r6, r0
 8005a76:	2e00      	cmp	r6, #0
 8005a78:	dd3c      	ble.n	8005af4 <__kernel_rem_pio2f+0x1c0>
 8005a7a:	f04f 0e00 	mov.w	lr, #0
 8005a7e:	f109 0901 	add.w	r9, r9, #1
 8005a82:	4670      	mov	r0, lr
 8005a84:	4574      	cmp	r4, lr
 8005a86:	dc68      	bgt.n	8005b5a <__kernel_rem_pio2f+0x226>
 8005a88:	2d00      	cmp	r5, #0
 8005a8a:	dd03      	ble.n	8005a94 <__kernel_rem_pio2f+0x160>
 8005a8c:	2d01      	cmp	r5, #1
 8005a8e:	d074      	beq.n	8005b7a <__kernel_rem_pio2f+0x246>
 8005a90:	2d02      	cmp	r5, #2
 8005a92:	d07d      	beq.n	8005b90 <__kernel_rem_pio2f+0x25c>
 8005a94:	2e02      	cmp	r6, #2
 8005a96:	d12d      	bne.n	8005af4 <__kernel_rem_pio2f+0x1c0>
 8005a98:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8005a9c:	ee30 8a48 	vsub.f32	s16, s0, s16
 8005aa0:	b340      	cbz	r0, 8005af4 <__kernel_rem_pio2f+0x1c0>
 8005aa2:	4628      	mov	r0, r5
 8005aa4:	9306      	str	r3, [sp, #24]
 8005aa6:	f000 f9ad 	bl	8005e04 <scalbnf>
 8005aaa:	9b06      	ldr	r3, [sp, #24]
 8005aac:	ee38 8a40 	vsub.f32	s16, s16, s0
 8005ab0:	e020      	b.n	8005af4 <__kernel_rem_pio2f+0x1c0>
 8005ab2:	ee60 7a28 	vmul.f32	s15, s0, s17
 8005ab6:	3e01      	subs	r6, #1
 8005ab8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005abc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005ac0:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8005ac4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8005ac8:	ecac 0a01 	vstmia	ip!, {s0}
 8005acc:	ed30 0a01 	vldmdb	r0!, {s0}
 8005ad0:	ee37 0a80 	vadd.f32	s0, s15, s0
 8005ad4:	e79e      	b.n	8005a14 <__kernel_rem_pio2f+0xe0>
 8005ad6:	d105      	bne.n	8005ae4 <__kernel_rem_pio2f+0x1b0>
 8005ad8:	1e60      	subs	r0, r4, #1
 8005ada:	a908      	add	r1, sp, #32
 8005adc:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8005ae0:	11f6      	asrs	r6, r6, #7
 8005ae2:	e7c8      	b.n	8005a76 <__kernel_rem_pio2f+0x142>
 8005ae4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8005ae8:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8005aec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005af0:	da31      	bge.n	8005b56 <__kernel_rem_pio2f+0x222>
 8005af2:	2600      	movs	r6, #0
 8005af4:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8005af8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005afc:	f040 8098 	bne.w	8005c30 <__kernel_rem_pio2f+0x2fc>
 8005b00:	1e60      	subs	r0, r4, #1
 8005b02:	2200      	movs	r2, #0
 8005b04:	4550      	cmp	r0, sl
 8005b06:	da4b      	bge.n	8005ba0 <__kernel_rem_pio2f+0x26c>
 8005b08:	2a00      	cmp	r2, #0
 8005b0a:	d065      	beq.n	8005bd8 <__kernel_rem_pio2f+0x2a4>
 8005b0c:	3c01      	subs	r4, #1
 8005b0e:	ab08      	add	r3, sp, #32
 8005b10:	3d08      	subs	r5, #8
 8005b12:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d0f8      	beq.n	8005b0c <__kernel_rem_pio2f+0x1d8>
 8005b1a:	4628      	mov	r0, r5
 8005b1c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8005b20:	f000 f970 	bl	8005e04 <scalbnf>
 8005b24:	1c63      	adds	r3, r4, #1
 8005b26:	aa44      	add	r2, sp, #272	@ 0x110
 8005b28:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8005c28 <__kernel_rem_pio2f+0x2f4>
 8005b2c:	0099      	lsls	r1, r3, #2
 8005b2e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8005b32:	4623      	mov	r3, r4
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	f280 80a9 	bge.w	8005c8c <__kernel_rem_pio2f+0x358>
 8005b3a:	4623      	mov	r3, r4
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	f2c0 80c7 	blt.w	8005cd0 <__kernel_rem_pio2f+0x39c>
 8005b42:	aa44      	add	r2, sp, #272	@ 0x110
 8005b44:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8005b48:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8005c20 <__kernel_rem_pio2f+0x2ec>
 8005b4c:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8005c2c <__kernel_rem_pio2f+0x2f8>
 8005b50:	2000      	movs	r0, #0
 8005b52:	1ae2      	subs	r2, r4, r3
 8005b54:	e0b1      	b.n	8005cba <__kernel_rem_pio2f+0x386>
 8005b56:	2602      	movs	r6, #2
 8005b58:	e78f      	b.n	8005a7a <__kernel_rem_pio2f+0x146>
 8005b5a:	f852 1b04 	ldr.w	r1, [r2], #4
 8005b5e:	b948      	cbnz	r0, 8005b74 <__kernel_rem_pio2f+0x240>
 8005b60:	b121      	cbz	r1, 8005b6c <__kernel_rem_pio2f+0x238>
 8005b62:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8005b66:	f842 1c04 	str.w	r1, [r2, #-4]
 8005b6a:	2101      	movs	r1, #1
 8005b6c:	f10e 0e01 	add.w	lr, lr, #1
 8005b70:	4608      	mov	r0, r1
 8005b72:	e787      	b.n	8005a84 <__kernel_rem_pio2f+0x150>
 8005b74:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8005b78:	e7f5      	b.n	8005b66 <__kernel_rem_pio2f+0x232>
 8005b7a:	f104 3cff 	add.w	ip, r4, #4294967295
 8005b7e:	aa08      	add	r2, sp, #32
 8005b80:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8005b84:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005b88:	a908      	add	r1, sp, #32
 8005b8a:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8005b8e:	e781      	b.n	8005a94 <__kernel_rem_pio2f+0x160>
 8005b90:	f104 3cff 	add.w	ip, r4, #4294967295
 8005b94:	aa08      	add	r2, sp, #32
 8005b96:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8005b9a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8005b9e:	e7f3      	b.n	8005b88 <__kernel_rem_pio2f+0x254>
 8005ba0:	a908      	add	r1, sp, #32
 8005ba2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8005ba6:	3801      	subs	r0, #1
 8005ba8:	430a      	orrs	r2, r1
 8005baa:	e7ab      	b.n	8005b04 <__kernel_rem_pio2f+0x1d0>
 8005bac:	3201      	adds	r2, #1
 8005bae:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8005bb2:	2e00      	cmp	r6, #0
 8005bb4:	d0fa      	beq.n	8005bac <__kernel_rem_pio2f+0x278>
 8005bb6:	9905      	ldr	r1, [sp, #20]
 8005bb8:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8005bbc:	eb0d 0001 	add.w	r0, sp, r1
 8005bc0:	18e6      	adds	r6, r4, r3
 8005bc2:	a91c      	add	r1, sp, #112	@ 0x70
 8005bc4:	f104 0c01 	add.w	ip, r4, #1
 8005bc8:	384c      	subs	r0, #76	@ 0x4c
 8005bca:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8005bce:	4422      	add	r2, r4
 8005bd0:	4562      	cmp	r2, ip
 8005bd2:	da04      	bge.n	8005bde <__kernel_rem_pio2f+0x2aa>
 8005bd4:	4614      	mov	r4, r2
 8005bd6:	e710      	b.n	80059fa <__kernel_rem_pio2f+0xc6>
 8005bd8:	9804      	ldr	r0, [sp, #16]
 8005bda:	2201      	movs	r2, #1
 8005bdc:	e7e7      	b.n	8005bae <__kernel_rem_pio2f+0x27a>
 8005bde:	9903      	ldr	r1, [sp, #12]
 8005be0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8005be4:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8005be8:	9105      	str	r1, [sp, #20]
 8005bea:	ee07 1a90 	vmov	s15, r1
 8005bee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005bf2:	2400      	movs	r4, #0
 8005bf4:	ece6 7a01 	vstmia	r6!, {s15}
 8005bf8:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8005c2c <__kernel_rem_pio2f+0x2f8>
 8005bfc:	46b1      	mov	r9, r6
 8005bfe:	455c      	cmp	r4, fp
 8005c00:	dd04      	ble.n	8005c0c <__kernel_rem_pio2f+0x2d8>
 8005c02:	ece0 7a01 	vstmia	r0!, {s15}
 8005c06:	f10c 0c01 	add.w	ip, ip, #1
 8005c0a:	e7e1      	b.n	8005bd0 <__kernel_rem_pio2f+0x29c>
 8005c0c:	ecfe 6a01 	vldmia	lr!, {s13}
 8005c10:	ed39 7a01 	vldmdb	r9!, {s14}
 8005c14:	3401      	adds	r4, #1
 8005c16:	eee6 7a87 	vfma.f32	s15, s13, s14
 8005c1a:	e7f0      	b.n	8005bfe <__kernel_rem_pio2f+0x2ca>
 8005c1c:	080090a8 	.word	0x080090a8
 8005c20:	0800907c 	.word	0x0800907c
 8005c24:	43800000 	.word	0x43800000
 8005c28:	3b800000 	.word	0x3b800000
 8005c2c:	00000000 	.word	0x00000000
 8005c30:	9b02      	ldr	r3, [sp, #8]
 8005c32:	eeb0 0a48 	vmov.f32	s0, s16
 8005c36:	eba3 0008 	sub.w	r0, r3, r8
 8005c3a:	f000 f8e3 	bl	8005e04 <scalbnf>
 8005c3e:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8005c24 <__kernel_rem_pio2f+0x2f0>
 8005c42:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8005c46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c4a:	db19      	blt.n	8005c80 <__kernel_rem_pio2f+0x34c>
 8005c4c:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8005c28 <__kernel_rem_pio2f+0x2f4>
 8005c50:	ee60 7a27 	vmul.f32	s15, s0, s15
 8005c54:	aa08      	add	r2, sp, #32
 8005c56:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005c5a:	3508      	adds	r5, #8
 8005c5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005c60:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8005c64:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005c68:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8005c6c:	ee10 3a10 	vmov	r3, s0
 8005c70:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8005c74:	ee17 3a90 	vmov	r3, s15
 8005c78:	3401      	adds	r4, #1
 8005c7a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8005c7e:	e74c      	b.n	8005b1a <__kernel_rem_pio2f+0x1e6>
 8005c80:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8005c84:	aa08      	add	r2, sp, #32
 8005c86:	ee10 3a10 	vmov	r3, s0
 8005c8a:	e7f6      	b.n	8005c7a <__kernel_rem_pio2f+0x346>
 8005c8c:	a808      	add	r0, sp, #32
 8005c8e:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8005c92:	9001      	str	r0, [sp, #4]
 8005c94:	ee07 0a90 	vmov	s15, r0
 8005c98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005c9c:	3b01      	subs	r3, #1
 8005c9e:	ee67 7a80 	vmul.f32	s15, s15, s0
 8005ca2:	ee20 0a07 	vmul.f32	s0, s0, s14
 8005ca6:	ed62 7a01 	vstmdb	r2!, {s15}
 8005caa:	e743      	b.n	8005b34 <__kernel_rem_pio2f+0x200>
 8005cac:	ecfc 6a01 	vldmia	ip!, {s13}
 8005cb0:	ecb5 7a01 	vldmia	r5!, {s14}
 8005cb4:	eee6 7a87 	vfma.f32	s15, s13, s14
 8005cb8:	3001      	adds	r0, #1
 8005cba:	4550      	cmp	r0, sl
 8005cbc:	dc01      	bgt.n	8005cc2 <__kernel_rem_pio2f+0x38e>
 8005cbe:	4290      	cmp	r0, r2
 8005cc0:	ddf4      	ble.n	8005cac <__kernel_rem_pio2f+0x378>
 8005cc2:	a858      	add	r0, sp, #352	@ 0x160
 8005cc4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8005cc8:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8005ccc:	3b01      	subs	r3, #1
 8005cce:	e735      	b.n	8005b3c <__kernel_rem_pio2f+0x208>
 8005cd0:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8005cd2:	2b02      	cmp	r3, #2
 8005cd4:	dc09      	bgt.n	8005cea <__kernel_rem_pio2f+0x3b6>
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	dc27      	bgt.n	8005d2a <__kernel_rem_pio2f+0x3f6>
 8005cda:	d040      	beq.n	8005d5e <__kernel_rem_pio2f+0x42a>
 8005cdc:	f009 0007 	and.w	r0, r9, #7
 8005ce0:	b059      	add	sp, #356	@ 0x164
 8005ce2:	ecbd 8b04 	vpop	{d8-d9}
 8005ce6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cea:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8005cec:	2b03      	cmp	r3, #3
 8005cee:	d1f5      	bne.n	8005cdc <__kernel_rem_pio2f+0x3a8>
 8005cf0:	aa30      	add	r2, sp, #192	@ 0xc0
 8005cf2:	1f0b      	subs	r3, r1, #4
 8005cf4:	4413      	add	r3, r2
 8005cf6:	461a      	mov	r2, r3
 8005cf8:	4620      	mov	r0, r4
 8005cfa:	2800      	cmp	r0, #0
 8005cfc:	dc50      	bgt.n	8005da0 <__kernel_rem_pio2f+0x46c>
 8005cfe:	4622      	mov	r2, r4
 8005d00:	2a01      	cmp	r2, #1
 8005d02:	dc5d      	bgt.n	8005dc0 <__kernel_rem_pio2f+0x48c>
 8005d04:	ab30      	add	r3, sp, #192	@ 0xc0
 8005d06:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8005c2c <__kernel_rem_pio2f+0x2f8>
 8005d0a:	440b      	add	r3, r1
 8005d0c:	2c01      	cmp	r4, #1
 8005d0e:	dc67      	bgt.n	8005de0 <__kernel_rem_pio2f+0x4ac>
 8005d10:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8005d14:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8005d18:	2e00      	cmp	r6, #0
 8005d1a:	d167      	bne.n	8005dec <__kernel_rem_pio2f+0x4b8>
 8005d1c:	edc7 6a00 	vstr	s13, [r7]
 8005d20:	ed87 7a01 	vstr	s14, [r7, #4]
 8005d24:	edc7 7a02 	vstr	s15, [r7, #8]
 8005d28:	e7d8      	b.n	8005cdc <__kernel_rem_pio2f+0x3a8>
 8005d2a:	ab30      	add	r3, sp, #192	@ 0xc0
 8005d2c:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8005c2c <__kernel_rem_pio2f+0x2f8>
 8005d30:	440b      	add	r3, r1
 8005d32:	4622      	mov	r2, r4
 8005d34:	2a00      	cmp	r2, #0
 8005d36:	da24      	bge.n	8005d82 <__kernel_rem_pio2f+0x44e>
 8005d38:	b34e      	cbz	r6, 8005d8e <__kernel_rem_pio2f+0x45a>
 8005d3a:	eef1 7a47 	vneg.f32	s15, s14
 8005d3e:	edc7 7a00 	vstr	s15, [r7]
 8005d42:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8005d46:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005d4a:	aa31      	add	r2, sp, #196	@ 0xc4
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	429c      	cmp	r4, r3
 8005d50:	da20      	bge.n	8005d94 <__kernel_rem_pio2f+0x460>
 8005d52:	b10e      	cbz	r6, 8005d58 <__kernel_rem_pio2f+0x424>
 8005d54:	eef1 7a67 	vneg.f32	s15, s15
 8005d58:	edc7 7a01 	vstr	s15, [r7, #4]
 8005d5c:	e7be      	b.n	8005cdc <__kernel_rem_pio2f+0x3a8>
 8005d5e:	ab30      	add	r3, sp, #192	@ 0xc0
 8005d60:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8005c2c <__kernel_rem_pio2f+0x2f8>
 8005d64:	440b      	add	r3, r1
 8005d66:	2c00      	cmp	r4, #0
 8005d68:	da05      	bge.n	8005d76 <__kernel_rem_pio2f+0x442>
 8005d6a:	b10e      	cbz	r6, 8005d70 <__kernel_rem_pio2f+0x43c>
 8005d6c:	eef1 7a67 	vneg.f32	s15, s15
 8005d70:	edc7 7a00 	vstr	s15, [r7]
 8005d74:	e7b2      	b.n	8005cdc <__kernel_rem_pio2f+0x3a8>
 8005d76:	ed33 7a01 	vldmdb	r3!, {s14}
 8005d7a:	3c01      	subs	r4, #1
 8005d7c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005d80:	e7f1      	b.n	8005d66 <__kernel_rem_pio2f+0x432>
 8005d82:	ed73 7a01 	vldmdb	r3!, {s15}
 8005d86:	3a01      	subs	r2, #1
 8005d88:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005d8c:	e7d2      	b.n	8005d34 <__kernel_rem_pio2f+0x400>
 8005d8e:	eef0 7a47 	vmov.f32	s15, s14
 8005d92:	e7d4      	b.n	8005d3e <__kernel_rem_pio2f+0x40a>
 8005d94:	ecb2 7a01 	vldmia	r2!, {s14}
 8005d98:	3301      	adds	r3, #1
 8005d9a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005d9e:	e7d6      	b.n	8005d4e <__kernel_rem_pio2f+0x41a>
 8005da0:	ed72 7a01 	vldmdb	r2!, {s15}
 8005da4:	edd2 6a01 	vldr	s13, [r2, #4]
 8005da8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8005dac:	3801      	subs	r0, #1
 8005dae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005db2:	ed82 7a00 	vstr	s14, [r2]
 8005db6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005dba:	edc2 7a01 	vstr	s15, [r2, #4]
 8005dbe:	e79c      	b.n	8005cfa <__kernel_rem_pio2f+0x3c6>
 8005dc0:	ed73 7a01 	vldmdb	r3!, {s15}
 8005dc4:	edd3 6a01 	vldr	s13, [r3, #4]
 8005dc8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8005dcc:	3a01      	subs	r2, #1
 8005dce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005dd2:	ed83 7a00 	vstr	s14, [r3]
 8005dd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005dda:	edc3 7a01 	vstr	s15, [r3, #4]
 8005dde:	e78f      	b.n	8005d00 <__kernel_rem_pio2f+0x3cc>
 8005de0:	ed33 7a01 	vldmdb	r3!, {s14}
 8005de4:	3c01      	subs	r4, #1
 8005de6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005dea:	e78f      	b.n	8005d0c <__kernel_rem_pio2f+0x3d8>
 8005dec:	eef1 6a66 	vneg.f32	s13, s13
 8005df0:	eeb1 7a47 	vneg.f32	s14, s14
 8005df4:	edc7 6a00 	vstr	s13, [r7]
 8005df8:	ed87 7a01 	vstr	s14, [r7, #4]
 8005dfc:	eef1 7a67 	vneg.f32	s15, s15
 8005e00:	e790      	b.n	8005d24 <__kernel_rem_pio2f+0x3f0>
 8005e02:	bf00      	nop

08005e04 <scalbnf>:
 8005e04:	ee10 3a10 	vmov	r3, s0
 8005e08:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8005e0c:	d02b      	beq.n	8005e66 <scalbnf+0x62>
 8005e0e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8005e12:	d302      	bcc.n	8005e1a <scalbnf+0x16>
 8005e14:	ee30 0a00 	vadd.f32	s0, s0, s0
 8005e18:	4770      	bx	lr
 8005e1a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8005e1e:	d123      	bne.n	8005e68 <scalbnf+0x64>
 8005e20:	4b24      	ldr	r3, [pc, #144]	@ (8005eb4 <scalbnf+0xb0>)
 8005e22:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8005eb8 <scalbnf+0xb4>
 8005e26:	4298      	cmp	r0, r3
 8005e28:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005e2c:	db17      	blt.n	8005e5e <scalbnf+0x5a>
 8005e2e:	ee10 3a10 	vmov	r3, s0
 8005e32:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8005e36:	3a19      	subs	r2, #25
 8005e38:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8005e3c:	4288      	cmp	r0, r1
 8005e3e:	dd15      	ble.n	8005e6c <scalbnf+0x68>
 8005e40:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8005ebc <scalbnf+0xb8>
 8005e44:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8005ec0 <scalbnf+0xbc>
 8005e48:	ee10 3a10 	vmov	r3, s0
 8005e4c:	eeb0 7a67 	vmov.f32	s14, s15
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	bfb8      	it	lt
 8005e54:	eef0 7a66 	vmovlt.f32	s15, s13
 8005e58:	ee27 0a87 	vmul.f32	s0, s15, s14
 8005e5c:	4770      	bx	lr
 8005e5e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8005ec4 <scalbnf+0xc0>
 8005e62:	ee27 0a80 	vmul.f32	s0, s15, s0
 8005e66:	4770      	bx	lr
 8005e68:	0dd2      	lsrs	r2, r2, #23
 8005e6a:	e7e5      	b.n	8005e38 <scalbnf+0x34>
 8005e6c:	4410      	add	r0, r2
 8005e6e:	28fe      	cmp	r0, #254	@ 0xfe
 8005e70:	dce6      	bgt.n	8005e40 <scalbnf+0x3c>
 8005e72:	2800      	cmp	r0, #0
 8005e74:	dd06      	ble.n	8005e84 <scalbnf+0x80>
 8005e76:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8005e7a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8005e7e:	ee00 3a10 	vmov	s0, r3
 8005e82:	4770      	bx	lr
 8005e84:	f110 0f16 	cmn.w	r0, #22
 8005e88:	da09      	bge.n	8005e9e <scalbnf+0x9a>
 8005e8a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8005ec4 <scalbnf+0xc0>
 8005e8e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8005ec8 <scalbnf+0xc4>
 8005e92:	ee10 3a10 	vmov	r3, s0
 8005e96:	eeb0 7a67 	vmov.f32	s14, s15
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	e7d9      	b.n	8005e52 <scalbnf+0x4e>
 8005e9e:	3019      	adds	r0, #25
 8005ea0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8005ea4:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8005ea8:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8005ecc <scalbnf+0xc8>
 8005eac:	ee07 3a90 	vmov	s15, r3
 8005eb0:	e7d7      	b.n	8005e62 <scalbnf+0x5e>
 8005eb2:	bf00      	nop
 8005eb4:	ffff3cb0 	.word	0xffff3cb0
 8005eb8:	4c000000 	.word	0x4c000000
 8005ebc:	7149f2ca 	.word	0x7149f2ca
 8005ec0:	f149f2ca 	.word	0xf149f2ca
 8005ec4:	0da24260 	.word	0x0da24260
 8005ec8:	8da24260 	.word	0x8da24260
 8005ecc:	33000000 	.word	0x33000000

08005ed0 <floorf>:
 8005ed0:	ee10 3a10 	vmov	r3, s0
 8005ed4:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8005ed8:	3a7f      	subs	r2, #127	@ 0x7f
 8005eda:	2a16      	cmp	r2, #22
 8005edc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005ee0:	dc2b      	bgt.n	8005f3a <floorf+0x6a>
 8005ee2:	2a00      	cmp	r2, #0
 8005ee4:	da12      	bge.n	8005f0c <floorf+0x3c>
 8005ee6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8005f4c <floorf+0x7c>
 8005eea:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005eee:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005ef2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ef6:	dd06      	ble.n	8005f06 <floorf+0x36>
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	da24      	bge.n	8005f46 <floorf+0x76>
 8005efc:	2900      	cmp	r1, #0
 8005efe:	4b14      	ldr	r3, [pc, #80]	@ (8005f50 <floorf+0x80>)
 8005f00:	bf08      	it	eq
 8005f02:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8005f06:	ee00 3a10 	vmov	s0, r3
 8005f0a:	4770      	bx	lr
 8005f0c:	4911      	ldr	r1, [pc, #68]	@ (8005f54 <floorf+0x84>)
 8005f0e:	4111      	asrs	r1, r2
 8005f10:	420b      	tst	r3, r1
 8005f12:	d0fa      	beq.n	8005f0a <floorf+0x3a>
 8005f14:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8005f4c <floorf+0x7c>
 8005f18:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005f1c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005f20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f24:	ddef      	ble.n	8005f06 <floorf+0x36>
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	bfbe      	ittt	lt
 8005f2a:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8005f2e:	fa40 f202 	asrlt.w	r2, r0, r2
 8005f32:	189b      	addlt	r3, r3, r2
 8005f34:	ea23 0301 	bic.w	r3, r3, r1
 8005f38:	e7e5      	b.n	8005f06 <floorf+0x36>
 8005f3a:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8005f3e:	d3e4      	bcc.n	8005f0a <floorf+0x3a>
 8005f40:	ee30 0a00 	vadd.f32	s0, s0, s0
 8005f44:	4770      	bx	lr
 8005f46:	2300      	movs	r3, #0
 8005f48:	e7dd      	b.n	8005f06 <floorf+0x36>
 8005f4a:	bf00      	nop
 8005f4c:	7149f2ca 	.word	0x7149f2ca
 8005f50:	bf800000 	.word	0xbf800000
 8005f54:	007fffff 	.word	0x007fffff

08005f58 <_init>:
 8005f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f5a:	bf00      	nop
 8005f5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f5e:	bc08      	pop	{r3}
 8005f60:	469e      	mov	lr, r3
 8005f62:	4770      	bx	lr

08005f64 <_fini>:
 8005f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f66:	bf00      	nop
 8005f68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f6a:	bc08      	pop	{r3}
 8005f6c:	469e      	mov	lr, r3
 8005f6e:	4770      	bx	lr
