<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MIPSSCyc.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPSTestBench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MIPSTestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MIPSTestBench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPSTestBench_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MIPSTopLevel.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MIPSTopLevel.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MIPSTopLevel.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MIPSTopLevel.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MIPSTopLevel.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MIPSTopLevel.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MIPSTopLevel.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="MIPSTopLevel.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="MIPSTopLevel.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="MIPSTopLevel.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPSTopLevel.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="MIPSTopLevel.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MIPSTopLevel.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MIPSTopLevel.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="MIPSTopLevel.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="MIPSTopLevel.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="MIPSTopLevel.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="MIPSTopLevel.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="MIPSTopLevel.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MIPSTopLevel.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MIPSTopLevel_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MIPSTopLevel_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MIPSTopLevel_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MIPSTopLevel_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MIPSTopLevel_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="MIPSTopLevel_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MIPSTopLevel_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MIPSTopLevel_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="MIPSTopLevel_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="MIPSTopLevel_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MIPSTopLevel_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MIPSTopLevel_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MIPSTopLevel_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="MIPSTopLevel_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPSTopLevel_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MIPSTopLevel_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mipstoplevel.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="mipstoplevel.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="mipstoplevel.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1302441850" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1302441850">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302441850" xil_pn:in_ck="-8906832118484149296" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1302441850">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU32.vhd"/>
      <outfile xil_pn:name="AdderN.vhd"/>
      <outfile xil_pn:name="AndGate2.vhd"/>
      <outfile xil_pn:name="ControlUnit.vhd"/>
      <outfile xil_pn:name="D_MEM.vhd"/>
      <outfile xil_pn:name="LeftShifter2.vhd"/>
      <outfile xil_pn:name="MIPSPack.vhd"/>
      <outfile xil_pn:name="MIPSTestBench.vhd"/>
      <outfile xil_pn:name="MIPSTopLevel.vhd"/>
      <outfile xil_pn:name="Mux2N.vhd"/>
      <outfile xil_pn:name="ROM_AR.vhd"/>
      <outfile xil_pn:name="RegBank32_32.vhd"/>
      <outfile xil_pn:name="RegN.vhd"/>
      <outfile xil_pn:name="SignExt.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1302441850" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5710271225134385851" xil_pn:start_ts="1302441850">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302441850" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6519581876372304519" xil_pn:start_ts="1302441850">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302441850" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4312652896092930972" xil_pn:start_ts="1302441850">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302441850" xil_pn:in_ck="-8906832118484149296" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1302441850">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU32.vhd"/>
      <outfile xil_pn:name="AdderN.vhd"/>
      <outfile xil_pn:name="AndGate2.vhd"/>
      <outfile xil_pn:name="ControlUnit.vhd"/>
      <outfile xil_pn:name="D_MEM.vhd"/>
      <outfile xil_pn:name="LeftShifter2.vhd"/>
      <outfile xil_pn:name="MIPSPack.vhd"/>
      <outfile xil_pn:name="MIPSTestBench.vhd"/>
      <outfile xil_pn:name="MIPSTopLevel.vhd"/>
      <outfile xil_pn:name="Mux2N.vhd"/>
      <outfile xil_pn:name="ROM_AR.vhd"/>
      <outfile xil_pn:name="RegBank32_32.vhd"/>
      <outfile xil_pn:name="RegN.vhd"/>
      <outfile xil_pn:name="SignExt.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1302441854" xil_pn:in_ck="-8906832118484149296" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3609805873410930693" xil_pn:start_ts="1302441850">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MIPSTestBench_beh.prj"/>
      <outfile xil_pn:name="MIPSTestBench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1302441854" xil_pn:in_ck="-5903352374894077816" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3241435470493963517" xil_pn:start_ts="1302441854">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPSTestBench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1302436096" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1302436096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302436096" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5505564540520666370" xil_pn:start_ts="1302436096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302436096" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4312652896092930972" xil_pn:start_ts="1302436096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302436096" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1302436096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302436096" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1044090375112433412" xil_pn:start_ts="1302436096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302436096" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1302436096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302436096" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5468385734691266770" xil_pn:start_ts="1302436096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302441653" xil_pn:in_ck="-3234576973280347001" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="6485981689159276277" xil_pn:start_ts="1302441641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="MIPSTopLevel.lso"/>
      <outfile xil_pn:name="MIPSTopLevel.ngc"/>
      <outfile xil_pn:name="MIPSTopLevel.ngr"/>
      <outfile xil_pn:name="MIPSTopLevel.prj"/>
      <outfile xil_pn:name="MIPSTopLevel.stx"/>
      <outfile xil_pn:name="MIPSTopLevel.syr"/>
      <outfile xil_pn:name="MIPSTopLevel.xst"/>
      <outfile xil_pn:name="MIPSTopLevel_vhdl.prj"/>
      <outfile xil_pn:name="MIPSTopLevel_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1302436106" xil_pn:in_ck="4007380746862433559" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2857892013112250959" xil_pn:start_ts="1302436106">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302436110" xil_pn:in_ck="2796247176191764321" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6693759498885380593" xil_pn:start_ts="1302436106">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="MIPSTopLevel.bld"/>
      <outfile xil_pn:name="MIPSTopLevel.ngd"/>
      <outfile xil_pn:name="MIPSTopLevel_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1302436114" xil_pn:in_ck="2796247176191764322" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1302436110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPSTopLevel.pcf"/>
      <outfile xil_pn:name="MIPSTopLevel_map.map"/>
      <outfile xil_pn:name="MIPSTopLevel_map.mrp"/>
      <outfile xil_pn:name="MIPSTopLevel_map.ncd"/>
      <outfile xil_pn:name="MIPSTopLevel_map.ngm"/>
      <outfile xil_pn:name="MIPSTopLevel_map.xrpt"/>
      <outfile xil_pn:name="MIPSTopLevel_summary.xml"/>
      <outfile xil_pn:name="MIPSTopLevel_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1302436137" xil_pn:in_ck="-6041204018544961669" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1302436114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="MIPSTopLevel.ncd"/>
      <outfile xil_pn:name="MIPSTopLevel.pad"/>
      <outfile xil_pn:name="MIPSTopLevel.par"/>
      <outfile xil_pn:name="MIPSTopLevel.ptwx"/>
      <outfile xil_pn:name="MIPSTopLevel.unroutes"/>
      <outfile xil_pn:name="MIPSTopLevel.xpi"/>
      <outfile xil_pn:name="MIPSTopLevel_pad.csv"/>
      <outfile xil_pn:name="MIPSTopLevel_pad.txt"/>
      <outfile xil_pn:name="MIPSTopLevel_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1302436143" xil_pn:in_ck="2424473928786412487" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1302436137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPSTopLevel.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="mipstoplevel.bgn"/>
      <outfile xil_pn:name="mipstoplevel.bit"/>
      <outfile xil_pn:name="mipstoplevel.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1302436137" xil_pn:in_ck="2796247176191764190" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1302436134">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="MIPSTopLevel.twr"/>
      <outfile xil_pn:name="MIPSTopLevel.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
