timestamp 1653255048
version 8.3
tech scmos
style lambda=1.0(scna20_orb)
scale 1000 1 100
resistclasses 26670 59550 23860 19690 27260 2000000 49 26 2505830
use nalu2bit nalu2bit_1 1 0 -1112 0 1 0
use nalu2bit nalu2bit_0 1 0 1088 0 1 0
node "m2_2096_32#" 0 304 2096 32 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "m2_n100_32#" 1 10336 -100 32 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 544 280 0 0
node "m2_2096_136#" 0 304 2096 136 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "m2_n100_136#" 1 10336 -100 136 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 544 280 0 0
node "m1_1576_72#" 0 752 1576 72 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_492_72#" 0 752 492 72 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n624_72#" 0 752 -624 72 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1472_72#" 0 752 -1472 72 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1708_72#" 0 752 -1708 72 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_2100_88#" 0 752 2100 88 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_1016_88#" 0 752 1016 88 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n100_88#" 0 752 -100 88 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1184_88#" 0 752 -1184 88 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_1576_96#" 0 752 1576 96 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_492_96#" 0 752 492 96 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n624_96#" 0 752 -624 96 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1472_96#" 0 752 -1472 96 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1708_96#" 0 752 -1708 96 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_184_100#" 8 118816 184 100 m1 0 0 0 0 0 0 0 0 0 0 0 0 2528 1272 0 0 0 0
node "m1_1804_180#" 0 752 1804 180 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n2016_100#" 8 119568 -2016 100 m1 0 0 0 0 0 0 0 0 0 0 0 0 2544 1280 0 0 0 0
node "m1_2000_196#" 0 752 2000 196 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n196_196#" 13 187248 -196 196 m1 0 0 0 0 0 0 0 0 0 0 0 0 3680 1864 832 432 0 0
node "m1_n392_180#" 7 97632 -392 180 m1 0 0 0 0 0 0 0 0 0 0 0 0 2032 1032 144 80 0 0
cap "m1_n392_180#" "m1_n196_196#" 720
cap "nalu2bit_0/nalu1bit_1/2in-OR_0/a_0_8#" "nalu2bit_0/nalu1bit_1/m1_n492_n32#" 720
cap "nalu2bit_0/nalu1bit_1/m1_n484_n24#" "nalu2bit_0/nalu1bit_1/2in-OR_0/a_0_8#" 720
cap "nalu2bit_1/nalu1bit_1/m2_n372_104#" "m1_n2016_100#" 720
cap "m1_n392_180#" "m1_n196_196#" 720
cap "m1_184_100#" "nalu2bit_0/nalu1bit_1/m2_n372_104#" 720
cap "m1_n196_196#" "m1_n392_180#" 720
cap "m1_184_100#" "m1_n196_196#" 720
merge "nalu2bit_0/m1_488_72#" "m1_1576_72#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "nalu2bit_0/m1_n72_88#" "m1_1016_88#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "nalu2bit_1/m1_1012_88#" "m1_n100_88#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -24 0 0 0 0
merge "nalu2bit_0/m1_180_100#" "m1_1804_180#" -1880 0 0 0 0 0 0 0 0 0 0 0 0 -40 -41 0 0 0 0
merge "nalu2bit_1/m1_n372_72#" "m1_n2016_100#" -1880 0 0 0 0 0 0 0 0 0 0 0 0 -40 -44 0 0 0 0
merge "m1_n2016_100#" "m1_n1472_72#"
merge "nalu2bit_1/m1_n596_96#" "m1_n1708_96#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -20 0 0 0 0
merge "nalu2bit_0/m1_1012_88#" "m1_2100_88#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "nalu2bit_0/m1_n372_72#" "m1_184_100#" -2256 0 0 0 0 0 0 0 0 0 0 0 0 -48 -28 0 0 0 0
merge "nalu2bit_0/nalu1bit_1/2in-OR_0/a_0_8#" "nalu2bit_1/m2_1008_32#" -8588 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -420 -230 0 0
merge "nalu2bit_1/m2_1008_32#" "m2_n100_32#"
merge "nalu2bit_0/m2_1008_32#" "m2_2096_32#" -304 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "nalu2bit_1/m1_n596_72#" "m1_n1708_72#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "nalu2bit_0/m2_1008_136#" "m2_2096_136#" -304 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "nalu2bit_1/m1_n72_88#" "m1_n1184_88#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "nalu2bit_0/nalu1bit_1/m1_420_68#" "nalu2bit_1/m1_n168_196#" -118236 0 0 0 0 0 0 0 0 0 0 0 0 -2244 -1392 -704 -436 0 0
merge "nalu2bit_1/m1_n168_196#" "m1_n196_196#"
merge "nalu2bit_0/nalu1bit_1/m1_n372_56#" "nalu2bit_1/m1_180_100#" -57776 0 0 0 0 0 0 0 0 0 0 0 0 -1184 -728 -144 -80 0 0
merge "nalu2bit_1/m1_180_100#" "m1_n392_180#"
merge "nalu2bit_0/nalu1bit_1/2in-OR_0/a_0_96#" "nalu2bit_1/m2_1008_136#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 0 0
merge "nalu2bit_1/m2_1008_136#" "m2_n100_136#"
merge "nalu2bit_1/nalu1bit_1/m1_n324_n16#" "m1_n1472_96#" -1880 0 0 0 0 0 0 0 0 0 0 0 0 -40 -69 0 0 0 0
merge "nalu2bit_0/m1_488_96#" "m1_1576_96#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -26 0 0 0 0
merge "nalu2bit_1/m1_488_96#" "m1_n624_96#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -26 0 0 0 0
merge "nalu2bit_0/m1_n168_196#" "m1_2000_196#" -1880 0 0 0 0 0 0 0 0 0 0 0 0 -40 -114 0 0 0 0
merge "nalu2bit_0/m1_n596_96#" "m1_492_96#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -20 0 0 0 0
merge "nalu2bit_1/m1_488_72#" "m1_n624_72#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "nalu2bit_0/m1_n596_72#" "m1_492_72#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
