(((1782 "ta")
  (1782 1784
	("tb_uart" "read_from_fifo" "serial_tx" "I_UCONTROLLER" "I_TB_PROGRAM" "I_TB_CLOCKS" "tb_ram" "test_gp" "test_regs" "tempdata" "read_ram" "write_ram" "tb_program" "init_values" "tb_top" "tb_dma" "tx_dma" "wait_msb_send_lsb" "get_databus" "start_tx_dma" "rx_dma" "receive_3bytes" "receive_2bytes" "receive_1byte" "serial_rx" "BIT_CYCLES" "dma_req" "init_rom" "ROM" "tb_cpu" "tb_clocks" "tb_bin2bcd" "convert_binary2bcd" "data" "I_DUT" "$timeformat" "tb_alu" "$dumpvars" "$dumpfile" "do_xor" "xorB" "xorA" "do_or" "orB" "orA" "do_and" "andB" "andA" "do_sub" "subB" "subA" "do_add" "sumB" "sumA" "$time" "$display" "op_two_operands" "B" "A" "op_one_operand" "op" "execute_instruction" "DATA" "inst" "CYCLES" "reset_system" "DUT" "CLKT" "TOC_WIDTH" "ROC_WIDTH" "PRLD_int" "PRLD" "GTS_int" "GTS" "GSR_int" "GSR" "p_up_tmp" "GLBL" "\\rsync.rcc.wr_rst_reg_reg" "\\rsync.rcc.wr_rst_reg_i_1" "wr_rst_reg2" "\\rsync.rcc.wr_rst_reg2_reg" "wr_rst_reg1" "PRE" "\\rsync.rcc.wr_rst_reg1_reg" "FDPE" "CLK" "A3" "A2" "A1" "A0" "\\rsync.rcc.wr_rst_fb_reg[1]_srl4" "SRL16E" "srl_name" "srl_bus_name" "\\rsync.rcc.wr_rst_fb_reg[0]" "\\rsync.rcc.power_on_wr_rst_reg[5]" "\\rsync.rcc.power_on_wr_rst_reg[4]" "\\rsync.rcc.power_on_wr_rst_reg[3]" "\\rsync.rcc.power_on_wr_rst_reg[2]" "\\rsync.rcc.power_on_wr_rst_reg[1]" "R" "Q" "D" "CE" "C" "\\rsync.rcc.power_on_wr_rst_reg[0]" "FDRE" "KEEP" "ASYNC_REG" "i_7" "i_6" "i_5" "i_4" "power_on_rd_rst" "rd_rst_reg2" "rd_rst_reg1" "power_on_wr_rst" "I1" "wr_rst_reg" "\\gf18e1_inst.sngfifo18e1_i_1" "LUT2" "\\rsync.rcc.wr_rst_reg_i_1_n_0" "\\rsync.rcc.wr_rst_fb_reg_n_0_[0]" "\\rsync.rcc.wr_rst_fb_reg[1]_srl4_n_0" "\\gconvfifo.rf" "\\v7_bi_fifo.fblk" "\\g7ser_birst.rstbt" "fifo_generator_0_reset_builtin" "inst_fifo_gen" "fifo_generator_0_fifo_generator_v13_2_3_synth" "P" "VCC" "G" "GND" "\\<const1>" "\\<const0>" "\\gbi.bi" "fifo_generator_0_fifo_generator_v13_2_3_builtin" "fifo_generator_0_fifo_generator_top" "\\gextw[1].gnll_fifo.inst_extd" "fifo_generator_0_builtin_top_v6" "p_5_out" "WRERR" "WREN" "WRCOUNT" "WRCLK" "RSTREG" "RST" "REGCE" "p_4_out" "RDERR" "RDEN" "RDCOUNT" "RDCLK" "FULL" "EMPTY" "DOP" "DO" "DIP" "DI" "prog_full_fifo" "ALMOSTFULL" "prog_empty_fifo" "ALMOSTEMPTY" "\\gf18e1_inst.sngfifo18e1" "SRVAL" "SIM_DEVICE" "IS_WREN_INVERTED" "IS_WRCLK_INVERTED" "IS_RST_INVERTED" "IS_RSTREG_INVERTED" "IS_RDEN_INVERTED" "IS_RDCLK_INVERTED" "FIRST_WORD_FALL_THROUGH" "FIFO_MODE" "EN_SYN" "DO_REG" "DATA_WIDTH" "ALMOST_FULL_OFFSET" "ALMOST_EMPTY_OFFSET" "FIFO18E1" "box_type" "\\NLW_gf18e1_inst.sngfifo18e1_WRCOUNT_UNCONNECTED" "\\NLW_gf18e1_inst.sngfifo18e1_RDCOUNT_UNCONNECTED" "\\NLW_gf18e1_inst.sngfifo18e1_DOP_UNCONNECTED" "\\NLW_gf18e1_inst.sngfifo18e1_DO_UNCONNECTED" "\\gf18e1_inst.sngfifo18e1_n_9" "\\gf18e1_inst.sngfifo18e1_n_8" "\\gf18e1_inst.sngfifo18e1_n_65" "\\gf18e1_inst.sngfifo18e1_n_64" "\\gf18e1_inst.sngfifo18e1_n_53" "\\gf18e1_inst.sngfifo18e1_n_52" "\\gf18e1_inst.sngfifo18e1_n_51" "\\gf18e1_inst.sngfifo18e1_n_50" "\\gf18e1_inst.sngfifo18e1_n_49" "\\gf18e1_inst.sngfifo18e1_n_48" "\\gf18e1_inst.sngfifo18e1_n_47" "\\gf18e1_inst.sngfifo18e1_n_46" "\\gf18e1_inst.sngfifo18e1_n_29" "\\gf18e1_inst.sngfifo18e1_n_28" "\\gf18e1_inst.sngfifo18e1_n_27" "\\gf18e1_inst.sngfifo18e1_n_26" "\\gf18e1_inst.sngfifo18e1_n_25" "\\gf18e1_inst.sngfifo18e1_n_24" "\\gf18e1_inst.sngfifo18e1_n_23" "\\gf18e1_inst.sngfifo18e1_n_22" "\\gf18e1_inst.sngfifo18e1_n_21" "\\gf18e1_inst.sngfifo18e1_n_20" "\\gf18e1_inst.sngfifo18e1_n_17" "\\gf18e1_inst.sngfifo18e1_n_16" "\\gf18e1_inst.sngfifo18e1_n_15" "\\gf18e1_inst.sngfifo18e1_n_14" "\\gf18e1_inst.sngfifo18e1_n_13" "\\gf18e1_inst.sngfifo18e1_n_12" "\\gf18e1_inst.sngfifo18e1_n_11" "\\gf18e1_inst.sngfifo18e1_n_10" "dbr_as_reg" "i_3" "sbr_as_reg" "i_2" "dbr_d1" "i_1" "sbr_d1" "O" "I0" "i_0" "INIT" "LUT1" "\\gonep.inst_prim" "fifo_generator_0_builtin_prim_v6" "msgon" "async_reg" "rd_rst_i" "fifo_generator_0_builtin_extdepth_v6" "ORIG_REF_NAME" "NLW_U0_wr_rst_busy_UNCONNECTED" "wr_rst_busy" "wr_rst" "NLW_U0_wr_data_count_UNCONNECTED" "wr_data_count" "wr_clk" "NLW_U0_wr_ack_UNCONNECTED" "wr_ack" "NLW_U0_valid_UNCONNECTED" "valid" "NLW_U0_underflow_UNCONNECTED" "underflow" "srst" "sleep" "NLW_U0_sbiterr_UNCONNECTED" "sbiterr" "s_axis_tvalid" "s_axis_tuser" "s_axis_tstrb" "NLW_U0_s_axis_tready_UNCONNECTED" "s_axis_tready" "s_axis_tlast" "s_axis_tkeep" "s_axis_tid" "s_axis_tdest" "s_axis_tdata" "s_axi_wvalid" "s_axi_wuser" "s_axi_wstrb" "NLW_U0_s_axi_wready_UNCONNECTED" "s_axi_wready" "s_axi_wlast" "s_axi_wid" "s_axi_wdata" "NLW_U0_s_axi_rvalid_UNCONNECTED" "s_axi_rvalid" "NLW_U0_s_axi_ruser_UNCONNECTED" "s_axi_ruser" "NLW_U0_s_axi_rresp_UNCONNECTED" "s_axi_rresp" "s_axi_rready" "NLW_U0_s_axi_rlast_UNCONNECTED" "s_axi_rlast" "NLW_U0_s_axi_rid_UNCONNECTED" "s_axi_rid" "NLW_U0_s_axi_rdata_UNCONNECTED" "s_axi_rdata" "NLW_U0_s_axi_bvalid_UNCONNECTED" "s_axi_bvalid" "NLW_U0_s_axi_buser_UNCONNECTED" "s_axi_buser" "NLW_U0_s_axi_bresp_UNCONNECTED" "s_axi_bresp" "s_axi_bready" "NLW_U0_s_axi_bid_UNCONNECTED" "s_axi_bid" "s_axi_awvalid" "s_axi_awuser" "s_axi_awsize" "s_axi_awregion" "NLW_U0_s_axi_awready_UNCONNECTED" "s_axi_awready" "s_axi_awqos" "s_axi_awprot" "s_axi_awlock" "s_axi_awlen" "s_axi_awid" "s_axi_awcache" "s_axi_awburst" "s_axi_awaddr" "s_axi_arvalid" "s_axi_aruser" "s_axi_arsize" "s_axi_arregion" "NLW_U0_s_axi_arready_UNCONNECTED" "s_axi_arready" "s_axi_arqos" "s_axi_arprot" "s_axi_arlock" "s_axi_arlen" "s_axi_arid" "s_axi_arcache" "s_axi_arburst" "s_axi_araddr" "s_aresetn" "s_aclk_en" "s_aclk" "NLW_U0_rd_rst_busy_UNCONNECTED" "rd_rst_busy" "rd_rst" "NLW_U0_rd_data_count_UNCONNECTED" "rd_data_count" "rd_clk" "prog_full_thresh_negate" "prog_full_thresh_assert" "prog_full_thresh" "NLW_U0_prog_full_UNCONNECTED" "prog_full" "prog_empty_thresh_negate" "prog_empty_thresh_assert" "prog_empty_thresh" "NLW_U0_prog_empty_UNCONNECTED" "prog_empty" "NLW_U0_overflow_UNCONNECTED" "overflow" "NLW_U0_m_axis_tvalid_UNCONNECTED" "m_axis_tvalid" "NLW_U0_m_axis_tuser_UNCONNECTED" "m_axis_tuser" "NLW_U0_m_axis_tstrb_UNCONNECTED" "m_axis_tstrb" "m_axis_tready" "NLW_U0_m_axis_tlast_UNCONNECTED" "m_axis_tlast" "NLW_U0_m_axis_tkeep_UNCONNECTED" "m_axis_tkeep" "NLW_U0_m_axis_tid_UNCONNECTED" "m_axis_tid" "NLW_U0_m_axis_tdest_UNCONNECTED" "m_axis_tdest" "NLW_U0_m_axis_tdata_UNCONNECTED" "m_axis_tdata" "NLW_U0_m_axi_wvalid_UNCONNECTED" "m_axi_wvalid" "NLW_U0_m_axi_wuser_UNCONNECTED" "m_axi_wuser" "NLW_U0_m_axi_wstrb_UNCONNECTED" "m_axi_wstrb" "m_axi_wready" "NLW_U0_m_axi_wlast_UNCONNECTED" "m_axi_wlast" "NLW_U0_m_axi_wid_UNCONNECTED" "m_axi_wid" "NLW_U0_m_axi_wdata_UNCONNECTED" "m_axi_wdata" "m_axi_rvalid" "m_axi_ruser" "m_axi_rresp" "NLW_U0_m_axi_rready_UNCONNECTED" "m_axi_rready" "m_axi_rlast" "m_axi_rid" "m_axi_rdata" "m_axi_bvalid" "m_axi_buser" "m_axi_bresp" "NLW_U0_m_axi_bready_UNCONNECTED" "m_axi_bready" "m_axi_bid" "NLW_U0_m_axi_awvalid_UNCONNECTED" "m_axi_awvalid" "NLW_U0_m_axi_awuser_UNCONNECTED" "m_axi_awuser" "NLW_U0_m_axi_awsize_UNCONNECTED" "m_axi_awsize" "NLW_U0_m_axi_awregion_UNCONNECTED" "m_axi_awregion" "m_axi_awready" "NLW_U0_m_axi_awqos_UNCONNECTED" "m_axi_awqos" "NLW_U0_m_axi_awprot_UNCONNECTED" "m_axi_awprot" "NLW_U0_m_axi_awlock_UNCONNECTED" "m_axi_awlock" "NLW_U0_m_axi_awlen_UNCONNECTED" "m_axi_awlen" "NLW_U0_m_axi_awid_UNCONNECTED" "m_axi_awid" "NLW_U0_m_axi_awcache_UNCONNECTED" "m_axi_awcache" "NLW_U0_m_axi_awburst_UNCONNECTED" "m_axi_awburst" "NLW_U0_m_axi_awaddr_UNCONNECTED" "m_axi_awaddr" "NLW_U0_m_axi_arvalid_UNCONNECTED" "m_axi_arvalid" "NLW_U0_m_axi_aruser_UNCONNECTED" "m_axi_aruser" "NLW_U0_m_axi_arsize_UNCONNECTED" "m_axi_arsize" "NLW_U0_m_axi_arregion_UNCONNECTED" "m_axi_arregion" "m_axi_arready" "NLW_U0_m_axi_arqos_UNCONNECTED" "m_axi_arqos" "NLW_U0_m_axi_arprot_UNCONNECTED" "m_axi_arprot" "NLW_U0_m_axi_arlock_UNCONNECTED" "m_axi_arlock" "NLW_U0_m_axi_arlen_UNCONNECTED" "m_axi_arlen" "NLW_U0_m_axi_arid_UNCONNECTED" "m_axi_arid" "NLW_U0_m_axi_arcache_UNCONNECTED" "m_axi_arcache" "NLW_U0_m_axi_arburst_UNCONNECTED" "m_axi_arburst" "NLW_U0_m_axi_araddr_UNCONNECTED" "m_axi_araddr" "m_aclk_en" "m_aclk" "int_clk" "injectsbiterr" "injectdbiterr" "NLW_U0_dbiterr_UNCONNECTED" "dbiterr" "NLW_U0_data_count_UNCONNECTED" "data_count" "backup_marker" "backup" "NLW_U0_axis_wr_data_count_UNCONNECTED" "axis_wr_data_count" "NLW_U0_axis_underflow_UNCONNECTED" "axis_underflow" "NLW_U0_axis_sbiterr_UNCONNECTED" "axis_sbiterr" "NLW_U0_axis_rd_data_count_UNCONNECTED" "axis_rd_data_count" "axis_prog_full_thresh" "NLW_U0_axis_prog_full_UNCONNECTED" "axis_prog_full" "axis_prog_empty_thresh" "NLW_U0_axis_prog_empty_UNCONNECTED" "axis_prog_empty" "NLW_U0_axis_overflow_UNCONNECTED" "axis_overflow" "axis_injectsbiterr" "axis_injectdbiterr" "NLW_U0_axis_dbiterr_UNCONNECTED" "axis_dbiterr" "NLW_U0_axis_data_count_UNCONNECTED" "axis_data_count" "NLW_U0_axi_w_wr_data_count_UNCONNECTED" "axi_w_wr_data_count" "NLW_U0_axi_w_underflow_UNCONNECTED" "axi_w_underflow" "NLW_U0_axi_w_sbiterr_UNCONNECTED" "axi_w_sbiterr" "NLW_U0_axi_w_rd_data_count_UNCONNECTED" "axi_w_rd_data_count" "axi_w_prog_full_thresh" "NLW_U0_axi_w_prog_full_UNCONNECTED" "axi_w_prog_full" "axi_w_prog_empty_thresh" "NLW_U0_axi_w_prog_empty_UNCONNECTED" "axi_w_prog_empty" "NLW_U0_axi_w_overflow_UNCONNECTED" "axi_w_overflow" "axi_w_injectsbiterr" "axi_w_injectdbiterr" "NLW_U0_axi_w_dbiterr_UNCONNECTED" "axi_w_dbiterr" "NLW_U0_axi_w_data_count_UNCONNECTED" "axi_w_data_count" "NLW_U0_axi_r_wr_data_count_UNCONNECTED" "axi_r_wr_data_count" "NLW_U0_axi_r_underflow_UNCONNECTED" "axi_r_underflow" "NLW_U0_axi_r_sbiterr_UNCONNECTED" "axi_r_sbiterr" "NLW_U0_axi_r_rd_data_count_UNCONNECTED" "axi_r_rd_data_count" "axi_r_prog_full_thresh" "NLW_U0_axi_r_prog_full_UNCONNECTED" "axi_r_prog_full" "axi_r_prog_empty_thresh" "NLW_U0_axi_r_prog_empty_UNCONNECTED" "axi_r_prog_empty" "NLW_U0_axi_r_overflow_UNCONNECTED" "axi_r_overflow" "axi_r_injectsbiterr" "axi_r_injectdbiterr" "NLW_U0_axi_r_dbiterr_UNCONNECTED" "axi_r_dbiterr" "NLW_U0_axi_r_data_count_UNCONNECTED" "axi_r_data_count" "NLW_U0_axi_b_wr_data_count_UNCONNECTED" "axi_b_wr_data_count" "NLW_U0_axi_b_underflow_UNCONNECTED" "axi_b_underflow" "NLW_U0_axi_b_sbiterr_UNCONNECTED" "axi_b_sbiterr" "NLW_U0_axi_b_rd_data_count_UNCONNECTED" "axi_b_rd_data_count" "axi_b_prog_full_thresh" "NLW_U0_axi_b_prog_full_UNCONNECTED" "axi_b_prog_full" "axi_b_prog_empty_thresh" "NLW_U0_axi_b_prog_empty_UNCONNECTED" "axi_b_prog_empty" "NLW_U0_axi_b_overflow_UNCONNECTED" "axi_b_overflow" "axi_b_injectsbiterr" "axi_b_injectdbiterr" "NLW_U0_axi_b_dbiterr_UNCONNECTED" "axi_b_dbiterr" "NLW_U0_axi_b_data_count_UNCONNECTED" "axi_b_data_count" "NLW_U0_axi_aw_wr_data_count_UNCONNECTED" "axi_aw_wr_data_count" "NLW_U0_axi_aw_underflow_UNCONNECTED" "axi_aw_underflow" "NLW_U0_axi_aw_sbiterr_UNCONNECTED" "axi_aw_sbiterr" "NLW_U0_axi_aw_rd_data_count_UNCONNECTED" "axi_aw_rd_data_count" "axi_aw_prog_full_thresh" "NLW_U0_axi_aw_prog_full_UNCONNECTED" "axi_aw_prog_full" "axi_aw_prog_empty_thresh" "NLW_U0_axi_aw_prog_empty_UNCONNECTED" "axi_aw_prog_empty" "NLW_U0_axi_aw_overflow_UNCONNECTED" "axi_aw_overflow" "axi_aw_injectsbiterr" "axi_aw_injectdbiterr" "NLW_U0_axi_aw_dbiterr_UNCONNECTED" "axi_aw_dbiterr" "NLW_U0_axi_aw_data_count_UNCONNECTED" "axi_aw_data_count" "NLW_U0_axi_ar_wr_data_count_UNCONNECTED" "axi_ar_wr_data_count" "NLW_U0_axi_ar_underflow_UNCONNECTED" "axi_ar_underflow" "NLW_U0_axi_ar_sbiterr_UNCONNECTED" "axi_ar_sbiterr" "NLW_U0_axi_ar_rd_data_count_UNCONNECTED" "axi_ar_rd_data_count" "axi_ar_prog_full_thresh" "NLW_U0_axi_ar_prog_full_UNCONNECTED" "axi_ar_prog_full" "axi_ar_prog_empty_thresh" "NLW_U0_axi_ar_prog_empty_UNCONNECTED" "axi_ar_prog_empty" "NLW_U0_axi_ar_overflow_UNCONNECTED" "axi_ar_overflow" "axi_ar_injectsbiterr" "axi_ar_injectdbiterr" "NLW_U0_axi_ar_dbiterr_UNCONNECTED" "axi_ar_dbiterr" "NLW_U0_axi_ar_data_count_UNCONNECTED" "axi_ar_data_count" "NLW_U0_almost_full_UNCONNECTED" "almost_full" "NLW_U0_almost_empty_UNCONNECTED" "almost_empty" "U0" "fifo_generator_0_fifo_generator_v13_2_3" "C_WR_RESPONSE_LATENCY" "C_WR_PNTR_WIDTH_WRCH" "C_WR_PNTR_WIDTH_WDCH" "C_WR_PNTR_WIDTH_WACH" "C_WR_PNTR_WIDTH_RDCH" "C_WR_PNTR_WIDTH_RACH" "C_WR_PNTR_WIDTH_AXIS" "C_WR_PNTR_WIDTH" "C_WR_FREQ" "C_WR_DEPTH_WRCH" "C_WR_DEPTH_WDCH" "C_WR_DEPTH_WACH" "C_WR_DEPTH_RDCH" "C_WR_DEPTH_RACH" "C_WR_DEPTH_AXIS" "C_WR_DEPTH" "C_WR_DATA_COUNT_WIDTH" "C_WR_ACK_LOW" "C_WRCH_TYPE" "C_WDCH_TYPE" "C_WACH_TYPE" "C_VALID_LOW" "C_USE_PIPELINE_REG" "C_USE_FWFT_DATA_COUNT" "C_USE_FIFO16_FLAGS" "C_USE_EMBEDDED_REG" "C_USE_ECC_WRCH" "C_USE_ECC_WDCH" "C_USE_ECC_WACH" "C_USE_ECC_RDCH" "C_USE_ECC_RACH" "C_USE_ECC_AXIS" "C_USE_ECC" "C_USE_DOUT_RST" "C_USE_DEFAULT_SETTINGS" "C_USE_COMMON_UNDERFLOW" "C_USE_COMMON_OVERFLOW" "C_UNDERFLOW_LOW" "C_SYNCHRONIZER_STAGE" "C_SELECT_XPM" "C_REG_SLICE_MODE_WRCH" "C_REG_SLICE_MODE_WDCH" "C_REG_SLICE_MODE_WACH" "C_REG_SLICE_MODE_RDCH" "C_REG_SLICE_MODE_RACH" "C_REG_SLICE_MODE_AXIS" "C_RD_PNTR_WIDTH" "C_RD_FREQ" "C_RD_DEPTH" "C_RD_DATA_COUNT_WIDTH" "C_RDCH_TYPE" "C_RACH_TYPE" "C_PROG_FULL_TYPE_WRCH" "C_PROG_FULL_TYPE_WDCH" "C_PROG_FULL_TYPE_WACH" "C_PROG_FULL_TYPE_RDCH" "C_PROG_FULL_TYPE_RACH" "C_PROG_FULL_TYPE_AXIS" "C_PROG_FULL_TYPE" "C_PROG_FULL_THRESH_NEGATE_VAL" "C_PROG_FULL_THRESH_ASSERT_VAL_WRCH" "C_PROG_FULL_THRESH_ASSERT_VAL_WDCH" "C_PROG_FULL_THRESH_ASSERT_VAL_WACH" "C_PROG_FULL_THRESH_ASSERT_VAL_RDCH" "C_PROG_FULL_THRESH_ASSERT_VAL_RACH" "C_PROG_FULL_THRESH_ASSERT_VAL_AXIS" "C_PROG_FULL_THRESH_ASSERT_VAL" "C_PROG_EMPTY_TYPE_WRCH" "C_PROG_EMPTY_TYPE_WDCH" "C_PROG_EMPTY_TYPE_WACH" "C_PROG_EMPTY_TYPE_RDCH" "C_PROG_EMPTY_TYPE_RACH" "C_PROG_EMPTY_TYPE_AXIS" "C_PROG_EMPTY_TYPE" "C_PROG_EMPTY_THRESH_NEGATE_VAL" "C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH" "C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH" "C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH" "C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH" "C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH" "C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS" "C_PROG_EMPTY_THRESH_ASSERT_VAL" "C_PRIM_FIFO_TYPE_WRCH" "C_PRIM_FIFO_TYPE_WDCH" "C_PRIM_FIFO_TYPE_WACH" "C_PRIM_FIFO_TYPE_RDCH" "C_PRIM_FIFO_TYPE_RACH" "C_PRIM_FIFO_TYPE_AXIS" "C_PRIM_FIFO_TYPE" "C_PRELOAD_REGS" "C_PRELOAD_LATENCY" "C_POWER_SAVING_MODE" "C_OVERFLOW_LOW" "C_OPTIMIZATION_MODE" "C_MSGON_VAL" "C_MIF_FILE_NAME" "C_MEMORY_TYPE" "C_INTERFACE_TYPE" "C_INIT_WR_PNTR_VAL" "C_IMPLEMENTATION_TYPE_WRCH" "C_IMPLEMENTATION_TYPE_WDCH" "C_IMPLEMENTATION_TYPE_WACH" "C_IMPLEMENTATION_TYPE_RDCH" "C_IMPLEMENTATION_TYPE_RACH" "C_IMPLEMENTATION_TYPE_AXIS" "C_IMPLEMENTATION_TYPE" "C_HAS_WR_RST" "C_HAS_WR_DATA_COUNT" "C_HAS_WR_ACK" "C_HAS_VALID" "C_HAS_UNDERFLOW" "C_HAS_SRST" "C_HAS_SLAVE_CE" "C_HAS_RST" "C_HAS_RD_RST" "C_HAS_RD_DATA_COUNT" "C_HAS_PROG_FLAGS_WRCH" "C_HAS_PROG_FLAGS_WDCH" "C_HAS_PROG_FLAGS_WACH" "C_HAS_PROG_FLAGS_RDCH" "C_HAS_PROG_FLAGS_RACH" "C_HAS_PROG_FLAGS_AXIS" "C_HAS_OVERFLOW" "C_HAS_MEMINIT_FILE" "C_HAS_MASTER_CE" "C_HAS_INT_CLK" "C_HAS_DATA_COUNTS_WRCH" "C_HAS_DATA_COUNTS_WDCH" "C_HAS_DATA_COUNTS_WACH" "C_HAS_DATA_COUNTS_RDCH" "C_HAS_DATA_COUNTS_RACH" "C_HAS_DATA_COUNTS_AXIS" "C_HAS_DATA_COUNT" "C_HAS_BACKUP" "C_HAS_AXI_WUSER" "C_HAS_AXI_WR_CHANNEL" "C_HAS_AXI_RUSER" "C_HAS_AXI_RD_CHANNEL" "C_HAS_AXI_ID" "C_HAS_AXI_BUSER" "C_HAS_AXI_AWUSER" "C_HAS_AXI_ARUSER" "C_HAS_AXIS_TUSER" "C_HAS_AXIS_TSTRB" "C_HAS_AXIS_TREADY" "C_HAS_AXIS_TLAST" "C_HAS_AXIS_TKEEP" "C_HAS_AXIS_TID" "C_HAS_AXIS_TDEST" "C_HAS_AXIS_TDATA" "C_HAS_ALMOST_FULL" "C_HAS_ALMOST_EMPTY" "C_FULL_FLAGS_RST_VAL" "C_FAMILY" "C_ERROR_INJECTION_TYPE_WRCH" "C_ERROR_INJECTION_TYPE_WDCH" "C_ERROR_INJECTION_TYPE_WACH" "C_ERROR_INJECTION_TYPE_RDCH" "C_ERROR_INJECTION_TYPE_RACH" "C_ERROR_INJECTION_TYPE_AXIS" "C_ERROR_INJECTION_TYPE" "C_EN_SAFETY_CKT" "C_ENABLE_RST_SYNC" "C_ENABLE_RLOCS" "C_DOUT_WIDTH" "C_DOUT_RST_VAL" "C_DIN_WIDTH_WRCH" "C_DIN_WIDTH_WDCH" "C_DIN_WIDTH_WACH" "C_DIN_WIDTH_RDCH" "C_DIN_WIDTH_RACH" "C_DIN_WIDTH_AXIS" "C_DIN_WIDTH" "C_DEFAULT_VALUE" "C_DATA_COUNT_WIDTH" "C_COUNT_TYPE" "C_COMMON_CLOCK" "C_AXI_WUSER_WIDTH" "C_AXI_TYPE" "C_AXI_RUSER_WIDTH" "C_AXI_LOCK_WIDTH" "C_AXI_LEN_WIDTH" "C_AXI_ID_WIDTH" "C_AXI_DATA_WIDTH" "C_AXI_BUSER_WIDTH" "C_AXI_AWUSER_WIDTH" "C_AXI_ARUSER_WIDTH" "C_AXI_ADDR_WIDTH" "C_AXIS_TYPE" "C_AXIS_TUSER_WIDTH" "C_AXIS_TSTRB_WIDTH" "C_AXIS_TKEEP_WIDTH" "C_AXIS_TID_WIDTH" "C_AXIS_TDEST_WIDTH" "C_AXIS_TDATA_WIDTH" "C_APPLICATION_TYPE_WRCH" "C_APPLICATION_TYPE_WDCH" "C_APPLICATION_TYPE_WACH" "C_APPLICATION_TYPE_RDCH" "C_APPLICATION_TYPE_RACH" "C_APPLICATION_TYPE_AXIS" "C_ADD_NGC_CONSTRAINT" "x_interface_parameter" "x_interface_info" "NotValidForBitStream" "x_core_info" "downgradeipidentifiedwarnings" "CHECK_LICENSE_TYPE" "ucontroller" "I_RAM" "ram" "I_RAM_ARBITER" "I_UART" "uart" "I_DMA" "dma" "I_ALU" "alu" "DMA_Ready" "RAM_DataOut" "I_CPU" "cpu" "load_data" "data_reg" "SEND_DATA" "data_send_end" "STOP_BIT" "HALF_BIT_DLY" "PULSE_END_OF_COUNT_HALF" "half_bit_cnt" "START_BIT" "half_bit_rstn" "bit_ctr_ena" "period_ctr_ena" "half_bit_ctr_ena" "bit_cnt" "RCV_DATA" "data_rcv_end" "PULSE_END_OF_COUNT" "period_cnt" "bit_end" "Data_Out" "I_FIFO" "Fifo_In" "I_SREG" "sreg" "Fifo_Wren" "RX_Load" "RX_Valid" "RXD" "I_UART_RX" "uart_rx" "TXD" "TX_Ready_i" "EOT" "TX_DataIn" "Data" "I_UART_TX" "TX_SPEED" "FREQ_CLK" "uart_tx" "Qout" "data_out" "gen_switches" "i" "bin2bcd_temperature" "BIN2BCD_PERIOD" "bin2bcd_cnt" "bin2bcd_mgt" "bin2bcd_done" "bin2bcd_temp" "bin2bcd_start" "I_BIN2BCD" "T_STAT" "CAL_OP" "LEVER_BASE" "SWITCH_BASE" "NEW_INST" "T_STAT_AUX" "CAL_OP_AUX" "LEVER_BASE_AUX10" "LEVER_BASE_AUX9" "LEVER_BASE_AUX8" "LEVER_BASE_AUX7" "LEVER_BASE_AUX6" "LEVER_BASE_AUX5" "LEVER_BASE_AUX4" "LEVER_BASE_AUX3" "LEVER_BASE_AUX2" "LEVER_BASE_AUX" "SWITCH_BASE_AUX8" "SWITCH_BASE_AUX7" "SWITCH_BASE_AUX6" "SWITCH_BASE_AUX5" "SWITCH_BASE_AUX4" "SWITCH_BASE_AUX3" "SWITCH_BASE_AUX2" "SWITCH_BASE_AUX" "DMA_TX_BUFFER_LSB_AUX" "DMA_TX_BUFFER_MSB_AUX" "NEW_INST_AUX" "DMA_RX_BUFFER_LSB_AUX" "DMA_RX_BUFFER_MID_AUX" "DMA_RX_BUFFER_MSB_AUX" "ram_arbiter" "DMA_Oen" "CPU_Oen" "DMA_Wen" "CPU_Wen" "DMA_Cs" "CPU_Cs" "DMA_Address" "CPU_Address" "RAM_Address" "DMA_DataOut" "CPU_DataOut" "RAM_DataIn" "DMA_Idle" "GRANT_DMA" "DMA_Bus_grant" "DMA_Bus_req" "GRANT_CPU" "GP" "GP_RAM_BASE" "REGS" "last_mem_space" "Temp" "Switches" "DataOut_regs" "Cs_regs" "I_REGS_RAM" "regs_ram" "DataOut_gp" "Cs_gp" "I_GP_RAM" "gp_ram" "mem" "RAM_DEPTH" "fifo_wrapper" "Empty" "empty" "Full" "full" "Dout" "dout" "Rden" "rd_en" "Wren" "wr_en" "Din" "din" "rst" "clk" "I_FIFO_GENERATOR_0" "fifo_generator_0" "DMA_TX_BUFFER_LSB" "SEND_LSB" "DMA_TX_BUFFER_MSB" "SEND_MSB" "DMA_END" "DMA_RX_BUFFER_LSB" "RECEIVE_LSB" "READ_LSB" "DMA_RX_BUFFER_MID" "RECEIVE_MID" "READ_MID" "DMA_RX_BUFFER_MSB" "RECEIVE_MSB" "READ_MSB" "BUS_REQUEST" "RX_ON" "TX_ON" "Enable_rx" "Enable_tx" "Dma_Idle" "RX_Pending" "TX_Start" "I_DMA_ARBITER" "dma_arbiter" "Bus_req_rx" "Wen" "Wena" "Cs_rx" "Data_Read" "Address_rx" "RX_Empty" "RX_Full" "RX_Data" "Dma_Rx_End" "Dma_End" "Ena_rx" "I_DMA_RX" "dma_rx" "Dma_Tx_Ready" "Dma_Ready" "Bus_req_tx" "Bus_req" "Oen" "Cs_tx" "Cs" "TX_Data" "TX_Valid" "Address_tx" "Address" "Dma_Tx_Start" "Bus_grant" "TX_Ready" "Databus" "Ena_tx" "Ena" "I_DMA_TX" "dma_tx" "ALU_DataIn" "DMA_Ack" "ROM_Data" "ROM_Addr" "DataIn" "TYPE_4" "TYPE_3" "TYPE_2" "TYPE_1" "DECODE" "FETCH" "WAIT_DMA" "DMA_Req" "load_inst" "execute_type3_inst" "ALU_DataOut" "DataOut" "RAM_Wen" "DST_MEM" "WR_SRC_ACC" "LD_SRC_INDXD_MEM" "READ_MEM" "RAM_Addr" "RAM_Oen" "RAM_Cs" "LD_SRC_MEM" "alu_data" "DST_ACC" "LD_SRC_CONSTANT" "execute_type2_inst" "JMP_COND" "rom_aux" "JMP_UNCOND" "decode_type4_inst" "DMA_Tx_Start" "decode_type3_inst" "DST_INDX" "DST_B" "DST_A" "LD_SRC_ACC" "decode_type2_inst" "EXECUTE" "addr_aux" "addr" "load_inst_auxbyte" "pc_ena" "decode_type1_inst" "next_state" "ALU_BIN2ASCII" "ALU_ASCII2BIN" "ALU_CMPL" "ALU_CMPG" "ALU_CMPE" "ALU_XOR" "ALU_OR" "ALU_AND" "ALU_SHIFTR" "ALU_SHIFTL" "ALU_SUB" "ALU_ADD" "rom_instruction" "bin2bcd" "DataBCD" "CHECK_DIGIT_INDEX" "bcd_digit" "ADD" "BCD_DONE" "CHECK_SHIFT_INDEX" "SHIFT" "DataBin" "Start" "IDLE" "state" "loop_count" "digit_idx" "databin_i" "bcd_i" "Done" "state_t" "DEC_DIGITS" "BIN_WIDTH" "FlagE" "FlagN" "FlagC" "FlagZ" "OutIndex" "Rst_n" "Clk" "op_oeacc" "op_bin2ascii" "ASCII_BINARY_9" "ASCII_BINARY_0" "op_ascii2bin" "op_cmpg" "op_cmpl" "op_cmpe" "op_xor" "op_or" "op_and" "op_shiftr" "op_shiftl" "op_sub" "OutB" "OutA" "op_add" "op_mvacc2b" "op_mvacc2a" "OutAcc" "op_mvacc2id" "op_ldid" "op_ldacc" "op_ldb" "InData" "op_lda" "nop" "ALU_op" "InE" "InN" "InC" "InZ" "InIndex" "InAcc" "InB" "InA" "EnE" "EnN" "EnC" "EnZ" "EnIndex" "EnAcc" "EnB" "EnA" "OutData" "alu_op" "global_pkg" "JTAG_USER_TDO4_GLBL" "JTAG_USER_TDO3_GLBL" "JTAG_USER_TDO2_GLBL" "JTAG_USER_TDO1_GLBL" "JTAG_SEL4_GLBL" "JTAG_SEL3_GLBL" "JTAG_SEL2_GLBL" "JTAG_SEL1_GLBL" "JTAG_RUNTEST_GLBL" "JTAG_UPDATE_GLBL" "JTAG_SHIFT_GLBL" "JTAG_RESET_GLBL" "JTAG_CAPTURE_GLBL" "JTAG_TRST_GLBL" "JTAG_TMS_GLBL" "JTAG_TDI_GLBL" "JTAG_TCK_GLBL" "JTAG_TDO_GLBL" "DI_GLBL" "DO_GLBL" "FCSBO_GLBL" "CCLKO_GLBL" "PROGB_GLBL" "PLL_LOCKG" "GWE" "glbl" nil "ASDF2" "ASD" "asdf_e" "DST_INDXD_MEM" "`__FILE__" "`__LINE" "`begin_keywords" "`celldefine" "`default_nettype" "`define" "`else" "`elsif" "`end_keywords" "`endcelldefine" "`endif" "`ifdef" "`ifndef" "`include" "`line" "`nounconnected_drive" "`pragma" "`resetall" "`timescale" "`unconnected_drive" "`undef" "`undefineall" "`case" "`default" "`endfor" "`endprotect" "`endswitch" "`endwhile" "`for" "`format" "`if" "`let" "`protect" "`switch" "`time_scale" "`uselib" "`while" "after" "alias" "always" "always_comb" "always_ff" "always_latch" "analog" "and" "assert" "assign" "assume" "automatic" "before" "begin" "bind" "bins" "binsof" "bit" "break" "buf" "bufif0" "bufif1" "byte" "case" "casex" "casez" "cell" "chandle" "class" "clocking" "cmos" "config" "const" "constraint" "context" "continue" "cover" "covergroup" "coverpoint" "cross" "deassign" "default" "defparam" "design" "disable" "dist" "do" "edge" "else" "end" "endcase" "endclass" "endclocking" "endconfig" "endfunction" "endgenerate" "endgroup" "endinterface" "endmodule" "endpackage" "endprimitive" "endprogram" "endproperty" "endspecify" "endsequence" "endtable" "endtask" "enum" "event" "expect" "export" "extends" "extern" "final" "first_match" "for" "force" "foreach" "forever" "fork" "forkjoin" "function" "generate" "genvar" "highz0" "highz1" "if" "iff" "ifnone" "ignore_bins" "illegal_bins" "import" "incdir" "include" "initial" "inout" "input" "inside" "instance" "int" "integer" "interface" "intersect" "join" "join_any" "join_none" "large" "liblist" "library" "local" "localparam" "logic" "longint" "macromodule" "mailbox" "matches" "medium" "modport" "module" "nand" "negedge" "new" "nmos" "nor" "noshowcancelled" "not" "notif0" "notif1" "null" "or" "output" "package" "packed" "parameter" "pmos" "posedge" "primitive" "priority" "program" "property" "protected" "pull0" "pull1" "pulldown" "pullup" "pulsestyle_onevent" "pulsestyle_ondetect" "pure" "rand" "randc" "randcase" "randsequence" "rcmos" "real" "realtime" "ref" "reg" "release" "repeat" "return" "rnmos" "rpmos" "rtran" "rtranif0" "rtranif1" "scalared" "semaphore" "sequence" "shortint" "shortreal" "showcancelled" "signed" "small" "solve" "specify" "specparam" "static" "string" "strong0" "strong1" "struct" "super" "supply0" "supply1" "table" "tagged" "task" "this" "throughout" "time" "timeprecision" "timeunit" "tran" "tranif0" "tranif1" "tri" "tri0" "tri1" "triand" "trior" "trireg" "type" "typedef" "union" "unique" "unsigned" "use" "uwire" "var" "vectored" "virtual" "void" "wait" "wait_order" "wand" "weak0" "weak1" "while" "wildcard" "wire" "with" "within" "wor" "xnor" "xor" "accept_on" "checker" "endchecker" "eventually" "global" "implies" "let" "nexttime" "reject_on" "restrict" "s_always" "s_eventually" "s_nexttime" "s_until" "s_until_with" "strong" "sync_accept_on" "sync_reject_on" "unique0" "until" "until_with" "untyped" "weak" "implements" "interconnect" "nettype" "soft" "connectmodule" "endconnectmodule")
	:annotation-function verilog-ext-capf-annotation-function :company-docsig identity))
 ((1782 "fun")
  (1782 1785
	("tb_uart" "read_from_fifo" "serial_tx" "I_UCONTROLLER" "I_TB_PROGRAM" "I_TB_CLOCKS" "tb_ram" "test_gp" "test_regs" "tempdata" "read_ram" "write_ram" "tb_program" "init_values" "tb_top" "tb_dma" "tx_dma" "wait_msb_send_lsb" "get_databus" "start_tx_dma" "rx_dma" "receive_3bytes" "receive_2bytes" "receive_1byte" "serial_rx" "BIT_CYCLES" "dma_req" "init_rom" "ROM" "tb_cpu" "tb_clocks" "tb_bin2bcd" "convert_binary2bcd" "data" "I_DUT" "$timeformat" "tb_alu" "$dumpvars" "$dumpfile" "do_xor" "xorB" "xorA" "do_or" "orB" "orA" "do_and" "andB" "andA" "do_sub" "subB" "subA" "do_add" "sumB" "sumA" "$time" "$display" "op_two_operands" "B" "A" "op_one_operand" "op" "execute_instruction" "DATA" "inst" "CYCLES" "reset_system" "DUT" "CLKT" "TOC_WIDTH" "ROC_WIDTH" "PRLD_int" "PRLD" "GTS_int" "GTS" "GSR_int" "GSR" "p_up_tmp" "GLBL" "\\rsync.rcc.wr_rst_reg_reg" "\\rsync.rcc.wr_rst_reg_i_1" "wr_rst_reg2" "\\rsync.rcc.wr_rst_reg2_reg" "wr_rst_reg1" "PRE" "\\rsync.rcc.wr_rst_reg1_reg" "FDPE" "CLK" "A3" "A2" "A1" "A0" "\\rsync.rcc.wr_rst_fb_reg[1]_srl4" "SRL16E" "srl_name" "srl_bus_name" "\\rsync.rcc.wr_rst_fb_reg[0]" "\\rsync.rcc.power_on_wr_rst_reg[5]" "\\rsync.rcc.power_on_wr_rst_reg[4]" "\\rsync.rcc.power_on_wr_rst_reg[3]" "\\rsync.rcc.power_on_wr_rst_reg[2]" "\\rsync.rcc.power_on_wr_rst_reg[1]" "R" "Q" "D" "CE" "C" "\\rsync.rcc.power_on_wr_rst_reg[0]" "FDRE" "KEEP" "ASYNC_REG" "i_7" "i_6" "i_5" "i_4" "power_on_rd_rst" "rd_rst_reg2" "rd_rst_reg1" "power_on_wr_rst" "I1" "wr_rst_reg" "\\gf18e1_inst.sngfifo18e1_i_1" "LUT2" "\\rsync.rcc.wr_rst_reg_i_1_n_0" "\\rsync.rcc.wr_rst_fb_reg_n_0_[0]" "\\rsync.rcc.wr_rst_fb_reg[1]_srl4_n_0" "\\gconvfifo.rf" "\\v7_bi_fifo.fblk" "\\g7ser_birst.rstbt" "fifo_generator_0_reset_builtin" "inst_fifo_gen" "fifo_generator_0_fifo_generator_v13_2_3_synth" "P" "VCC" "G" "GND" "\\<const1>" "\\<const0>" "\\gbi.bi" "fifo_generator_0_fifo_generator_v13_2_3_builtin" "fifo_generator_0_fifo_generator_top" "\\gextw[1].gnll_fifo.inst_extd" "fifo_generator_0_builtin_top_v6" "p_5_out" "WRERR" "WREN" "WRCOUNT" "WRCLK" "RSTREG" "RST" "REGCE" "p_4_out" "RDERR" "RDEN" "RDCOUNT" "RDCLK" "FULL" "EMPTY" "DOP" "DO" "DIP" "DI" "prog_full_fifo" "ALMOSTFULL" "prog_empty_fifo" "ALMOSTEMPTY" "\\gf18e1_inst.sngfifo18e1" "SRVAL" "SIM_DEVICE" "IS_WREN_INVERTED" "IS_WRCLK_INVERTED" "IS_RST_INVERTED" "IS_RSTREG_INVERTED" "IS_RDEN_INVERTED" "IS_RDCLK_INVERTED" "FIRST_WORD_FALL_THROUGH" "FIFO_MODE" "EN_SYN" "DO_REG" "DATA_WIDTH" "ALMOST_FULL_OFFSET" "ALMOST_EMPTY_OFFSET" "FIFO18E1" "box_type" "\\NLW_gf18e1_inst.sngfifo18e1_WRCOUNT_UNCONNECTED" "\\NLW_gf18e1_inst.sngfifo18e1_RDCOUNT_UNCONNECTED" "\\NLW_gf18e1_inst.sngfifo18e1_DOP_UNCONNECTED" "\\NLW_gf18e1_inst.sngfifo18e1_DO_UNCONNECTED" "\\gf18e1_inst.sngfifo18e1_n_9" "\\gf18e1_inst.sngfifo18e1_n_8" "\\gf18e1_inst.sngfifo18e1_n_65" "\\gf18e1_inst.sngfifo18e1_n_64" "\\gf18e1_inst.sngfifo18e1_n_53" "\\gf18e1_inst.sngfifo18e1_n_52" "\\gf18e1_inst.sngfifo18e1_n_51" "\\gf18e1_inst.sngfifo18e1_n_50" "\\gf18e1_inst.sngfifo18e1_n_49" "\\gf18e1_inst.sngfifo18e1_n_48" "\\gf18e1_inst.sngfifo18e1_n_47" "\\gf18e1_inst.sngfifo18e1_n_46" "\\gf18e1_inst.sngfifo18e1_n_29" "\\gf18e1_inst.sngfifo18e1_n_28" "\\gf18e1_inst.sngfifo18e1_n_27" "\\gf18e1_inst.sngfifo18e1_n_26" "\\gf18e1_inst.sngfifo18e1_n_25" "\\gf18e1_inst.sngfifo18e1_n_24" "\\gf18e1_inst.sngfifo18e1_n_23" "\\gf18e1_inst.sngfifo18e1_n_22" "\\gf18e1_inst.sngfifo18e1_n_21" "\\gf18e1_inst.sngfifo18e1_n_20" "\\gf18e1_inst.sngfifo18e1_n_17" "\\gf18e1_inst.sngfifo18e1_n_16" "\\gf18e1_inst.sngfifo18e1_n_15" "\\gf18e1_inst.sngfifo18e1_n_14" "\\gf18e1_inst.sngfifo18e1_n_13" "\\gf18e1_inst.sngfifo18e1_n_12" "\\gf18e1_inst.sngfifo18e1_n_11" "\\gf18e1_inst.sngfifo18e1_n_10" "dbr_as_reg" "i_3" "sbr_as_reg" "i_2" "dbr_d1" "i_1" "sbr_d1" "O" "I0" "i_0" "INIT" "LUT1" "\\gonep.inst_prim" "fifo_generator_0_builtin_prim_v6" "msgon" "async_reg" "rd_rst_i" "fifo_generator_0_builtin_extdepth_v6" "ORIG_REF_NAME" "NLW_U0_wr_rst_busy_UNCONNECTED" "wr_rst_busy" "wr_rst" "NLW_U0_wr_data_count_UNCONNECTED" "wr_data_count" "wr_clk" "NLW_U0_wr_ack_UNCONNECTED" "wr_ack" "NLW_U0_valid_UNCONNECTED" "valid" "NLW_U0_underflow_UNCONNECTED" "underflow" "srst" "sleep" "NLW_U0_sbiterr_UNCONNECTED" "sbiterr" "s_axis_tvalid" "s_axis_tuser" "s_axis_tstrb" "NLW_U0_s_axis_tready_UNCONNECTED" "s_axis_tready" "s_axis_tlast" "s_axis_tkeep" "s_axis_tid" "s_axis_tdest" "s_axis_tdata" "s_axi_wvalid" "s_axi_wuser" "s_axi_wstrb" "NLW_U0_s_axi_wready_UNCONNECTED" "s_axi_wready" "s_axi_wlast" "s_axi_wid" "s_axi_wdata" "NLW_U0_s_axi_rvalid_UNCONNECTED" "s_axi_rvalid" "NLW_U0_s_axi_ruser_UNCONNECTED" "s_axi_ruser" "NLW_U0_s_axi_rresp_UNCONNECTED" "s_axi_rresp" "s_axi_rready" "NLW_U0_s_axi_rlast_UNCONNECTED" "s_axi_rlast" "NLW_U0_s_axi_rid_UNCONNECTED" "s_axi_rid" "NLW_U0_s_axi_rdata_UNCONNECTED" "s_axi_rdata" "NLW_U0_s_axi_bvalid_UNCONNECTED" "s_axi_bvalid" "NLW_U0_s_axi_buser_UNCONNECTED" "s_axi_buser" "NLW_U0_s_axi_bresp_UNCONNECTED" "s_axi_bresp" "s_axi_bready" "NLW_U0_s_axi_bid_UNCONNECTED" "s_axi_bid" "s_axi_awvalid" "s_axi_awuser" "s_axi_awsize" "s_axi_awregion" "NLW_U0_s_axi_awready_UNCONNECTED" "s_axi_awready" "s_axi_awqos" "s_axi_awprot" "s_axi_awlock" "s_axi_awlen" "s_axi_awid" "s_axi_awcache" "s_axi_awburst" "s_axi_awaddr" "s_axi_arvalid" "s_axi_aruser" "s_axi_arsize" "s_axi_arregion" "NLW_U0_s_axi_arready_UNCONNECTED" "s_axi_arready" "s_axi_arqos" "s_axi_arprot" "s_axi_arlock" "s_axi_arlen" "s_axi_arid" "s_axi_arcache" "s_axi_arburst" "s_axi_araddr" "s_aresetn" "s_aclk_en" "s_aclk" "NLW_U0_rd_rst_busy_UNCONNECTED" "rd_rst_busy" "rd_rst" "NLW_U0_rd_data_count_UNCONNECTED" "rd_data_count" "rd_clk" "prog_full_thresh_negate" "prog_full_thresh_assert" "prog_full_thresh" "NLW_U0_prog_full_UNCONNECTED" "prog_full" "prog_empty_thresh_negate" "prog_empty_thresh_assert" "prog_empty_thresh" "NLW_U0_prog_empty_UNCONNECTED" "prog_empty" "NLW_U0_overflow_UNCONNECTED" "overflow" "NLW_U0_m_axis_tvalid_UNCONNECTED" "m_axis_tvalid" "NLW_U0_m_axis_tuser_UNCONNECTED" "m_axis_tuser" "NLW_U0_m_axis_tstrb_UNCONNECTED" "m_axis_tstrb" "m_axis_tready" "NLW_U0_m_axis_tlast_UNCONNECTED" "m_axis_tlast" "NLW_U0_m_axis_tkeep_UNCONNECTED" "m_axis_tkeep" "NLW_U0_m_axis_tid_UNCONNECTED" "m_axis_tid" "NLW_U0_m_axis_tdest_UNCONNECTED" "m_axis_tdest" "NLW_U0_m_axis_tdata_UNCONNECTED" "m_axis_tdata" "NLW_U0_m_axi_wvalid_UNCONNECTED" "m_axi_wvalid" "NLW_U0_m_axi_wuser_UNCONNECTED" "m_axi_wuser" "NLW_U0_m_axi_wstrb_UNCONNECTED" "m_axi_wstrb" "m_axi_wready" "NLW_U0_m_axi_wlast_UNCONNECTED" "m_axi_wlast" "NLW_U0_m_axi_wid_UNCONNECTED" "m_axi_wid" "NLW_U0_m_axi_wdata_UNCONNECTED" "m_axi_wdata" "m_axi_rvalid" "m_axi_ruser" "m_axi_rresp" "NLW_U0_m_axi_rready_UNCONNECTED" "m_axi_rready" "m_axi_rlast" "m_axi_rid" "m_axi_rdata" "m_axi_bvalid" "m_axi_buser" "m_axi_bresp" "NLW_U0_m_axi_bready_UNCONNECTED" "m_axi_bready" "m_axi_bid" "NLW_U0_m_axi_awvalid_UNCONNECTED" "m_axi_awvalid" "NLW_U0_m_axi_awuser_UNCONNECTED" "m_axi_awuser" "NLW_U0_m_axi_awsize_UNCONNECTED" "m_axi_awsize" "NLW_U0_m_axi_awregion_UNCONNECTED" "m_axi_awregion" "m_axi_awready" "NLW_U0_m_axi_awqos_UNCONNECTED" "m_axi_awqos" "NLW_U0_m_axi_awprot_UNCONNECTED" "m_axi_awprot" "NLW_U0_m_axi_awlock_UNCONNECTED" "m_axi_awlock" "NLW_U0_m_axi_awlen_UNCONNECTED" "m_axi_awlen" "NLW_U0_m_axi_awid_UNCONNECTED" "m_axi_awid" "NLW_U0_m_axi_awcache_UNCONNECTED" "m_axi_awcache" "NLW_U0_m_axi_awburst_UNCONNECTED" "m_axi_awburst" "NLW_U0_m_axi_awaddr_UNCONNECTED" "m_axi_awaddr" "NLW_U0_m_axi_arvalid_UNCONNECTED" "m_axi_arvalid" "NLW_U0_m_axi_aruser_UNCONNECTED" "m_axi_aruser" "NLW_U0_m_axi_arsize_UNCONNECTED" "m_axi_arsize" "NLW_U0_m_axi_arregion_UNCONNECTED" "m_axi_arregion" "m_axi_arready" "NLW_U0_m_axi_arqos_UNCONNECTED" "m_axi_arqos" "NLW_U0_m_axi_arprot_UNCONNECTED" "m_axi_arprot" "NLW_U0_m_axi_arlock_UNCONNECTED" "m_axi_arlock" "NLW_U0_m_axi_arlen_UNCONNECTED" "m_axi_arlen" "NLW_U0_m_axi_arid_UNCONNECTED" "m_axi_arid" "NLW_U0_m_axi_arcache_UNCONNECTED" "m_axi_arcache" "NLW_U0_m_axi_arburst_UNCONNECTED" "m_axi_arburst" "NLW_U0_m_axi_araddr_UNCONNECTED" "m_axi_araddr" "m_aclk_en" "m_aclk" "int_clk" "injectsbiterr" "injectdbiterr" "NLW_U0_dbiterr_UNCONNECTED" "dbiterr" "NLW_U0_data_count_UNCONNECTED" "data_count" "backup_marker" "backup" "NLW_U0_axis_wr_data_count_UNCONNECTED" "axis_wr_data_count" "NLW_U0_axis_underflow_UNCONNECTED" "axis_underflow" "NLW_U0_axis_sbiterr_UNCONNECTED" "axis_sbiterr" "NLW_U0_axis_rd_data_count_UNCONNECTED" "axis_rd_data_count" "axis_prog_full_thresh" "NLW_U0_axis_prog_full_UNCONNECTED" "axis_prog_full" "axis_prog_empty_thresh" "NLW_U0_axis_prog_empty_UNCONNECTED" "axis_prog_empty" "NLW_U0_axis_overflow_UNCONNECTED" "axis_overflow" "axis_injectsbiterr" "axis_injectdbiterr" "NLW_U0_axis_dbiterr_UNCONNECTED" "axis_dbiterr" "NLW_U0_axis_data_count_UNCONNECTED" "axis_data_count" "NLW_U0_axi_w_wr_data_count_UNCONNECTED" "axi_w_wr_data_count" "NLW_U0_axi_w_underflow_UNCONNECTED" "axi_w_underflow" "NLW_U0_axi_w_sbiterr_UNCONNECTED" "axi_w_sbiterr" "NLW_U0_axi_w_rd_data_count_UNCONNECTED" "axi_w_rd_data_count" "axi_w_prog_full_thresh" "NLW_U0_axi_w_prog_full_UNCONNECTED" "axi_w_prog_full" "axi_w_prog_empty_thresh" "NLW_U0_axi_w_prog_empty_UNCONNECTED" "axi_w_prog_empty" "NLW_U0_axi_w_overflow_UNCONNECTED" "axi_w_overflow" "axi_w_injectsbiterr" "axi_w_injectdbiterr" "NLW_U0_axi_w_dbiterr_UNCONNECTED" "axi_w_dbiterr" "NLW_U0_axi_w_data_count_UNCONNECTED" "axi_w_data_count" "NLW_U0_axi_r_wr_data_count_UNCONNECTED" "axi_r_wr_data_count" "NLW_U0_axi_r_underflow_UNCONNECTED" "axi_r_underflow" "NLW_U0_axi_r_sbiterr_UNCONNECTED" "axi_r_sbiterr" "NLW_U0_axi_r_rd_data_count_UNCONNECTED" "axi_r_rd_data_count" "axi_r_prog_full_thresh" "NLW_U0_axi_r_prog_full_UNCONNECTED" "axi_r_prog_full" "axi_r_prog_empty_thresh" "NLW_U0_axi_r_prog_empty_UNCONNECTED" "axi_r_prog_empty" "NLW_U0_axi_r_overflow_UNCONNECTED" "axi_r_overflow" "axi_r_injectsbiterr" "axi_r_injectdbiterr" "NLW_U0_axi_r_dbiterr_UNCONNECTED" "axi_r_dbiterr" "NLW_U0_axi_r_data_count_UNCONNECTED" "axi_r_data_count" "NLW_U0_axi_b_wr_data_count_UNCONNECTED" "axi_b_wr_data_count" "NLW_U0_axi_b_underflow_UNCONNECTED" "axi_b_underflow" "NLW_U0_axi_b_sbiterr_UNCONNECTED" "axi_b_sbiterr" "NLW_U0_axi_b_rd_data_count_UNCONNECTED" "axi_b_rd_data_count" "axi_b_prog_full_thresh" "NLW_U0_axi_b_prog_full_UNCONNECTED" "axi_b_prog_full" "axi_b_prog_empty_thresh" "NLW_U0_axi_b_prog_empty_UNCONNECTED" "axi_b_prog_empty" "NLW_U0_axi_b_overflow_UNCONNECTED" "axi_b_overflow" "axi_b_injectsbiterr" "axi_b_injectdbiterr" "NLW_U0_axi_b_dbiterr_UNCONNECTED" "axi_b_dbiterr" "NLW_U0_axi_b_data_count_UNCONNECTED" "axi_b_data_count" "NLW_U0_axi_aw_wr_data_count_UNCONNECTED" "axi_aw_wr_data_count" "NLW_U0_axi_aw_underflow_UNCONNECTED" "axi_aw_underflow" "NLW_U0_axi_aw_sbiterr_UNCONNECTED" "axi_aw_sbiterr" "NLW_U0_axi_aw_rd_data_count_UNCONNECTED" "axi_aw_rd_data_count" "axi_aw_prog_full_thresh" "NLW_U0_axi_aw_prog_full_UNCONNECTED" "axi_aw_prog_full" "axi_aw_prog_empty_thresh" "NLW_U0_axi_aw_prog_empty_UNCONNECTED" "axi_aw_prog_empty" "NLW_U0_axi_aw_overflow_UNCONNECTED" "axi_aw_overflow" "axi_aw_injectsbiterr" "axi_aw_injectdbiterr" "NLW_U0_axi_aw_dbiterr_UNCONNECTED" "axi_aw_dbiterr" "NLW_U0_axi_aw_data_count_UNCONNECTED" "axi_aw_data_count" "NLW_U0_axi_ar_wr_data_count_UNCONNECTED" "axi_ar_wr_data_count" "NLW_U0_axi_ar_underflow_UNCONNECTED" "axi_ar_underflow" "NLW_U0_axi_ar_sbiterr_UNCONNECTED" "axi_ar_sbiterr" "NLW_U0_axi_ar_rd_data_count_UNCONNECTED" "axi_ar_rd_data_count" "axi_ar_prog_full_thresh" "NLW_U0_axi_ar_prog_full_UNCONNECTED" "axi_ar_prog_full" "axi_ar_prog_empty_thresh" "NLW_U0_axi_ar_prog_empty_UNCONNECTED" "axi_ar_prog_empty" "NLW_U0_axi_ar_overflow_UNCONNECTED" "axi_ar_overflow" "axi_ar_injectsbiterr" "axi_ar_injectdbiterr" "NLW_U0_axi_ar_dbiterr_UNCONNECTED" "axi_ar_dbiterr" "NLW_U0_axi_ar_data_count_UNCONNECTED" "axi_ar_data_count" "NLW_U0_almost_full_UNCONNECTED" "almost_full" "NLW_U0_almost_empty_UNCONNECTED" "almost_empty" "U0" "fifo_generator_0_fifo_generator_v13_2_3" "C_WR_RESPONSE_LATENCY" "C_WR_PNTR_WIDTH_WRCH" "C_WR_PNTR_WIDTH_WDCH" "C_WR_PNTR_WIDTH_WACH" "C_WR_PNTR_WIDTH_RDCH" "C_WR_PNTR_WIDTH_RACH" "C_WR_PNTR_WIDTH_AXIS" "C_WR_PNTR_WIDTH" "C_WR_FREQ" "C_WR_DEPTH_WRCH" "C_WR_DEPTH_WDCH" "C_WR_DEPTH_WACH" "C_WR_DEPTH_RDCH" "C_WR_DEPTH_RACH" "C_WR_DEPTH_AXIS" "C_WR_DEPTH" "C_WR_DATA_COUNT_WIDTH" "C_WR_ACK_LOW" "C_WRCH_TYPE" "C_WDCH_TYPE" "C_WACH_TYPE" "C_VALID_LOW" "C_USE_PIPELINE_REG" "C_USE_FWFT_DATA_COUNT" "C_USE_FIFO16_FLAGS" "C_USE_EMBEDDED_REG" "C_USE_ECC_WRCH" "C_USE_ECC_WDCH" "C_USE_ECC_WACH" "C_USE_ECC_RDCH" "C_USE_ECC_RACH" "C_USE_ECC_AXIS" "C_USE_ECC" "C_USE_DOUT_RST" "C_USE_DEFAULT_SETTINGS" "C_USE_COMMON_UNDERFLOW" "C_USE_COMMON_OVERFLOW" "C_UNDERFLOW_LOW" "C_SYNCHRONIZER_STAGE" "C_SELECT_XPM" "C_REG_SLICE_MODE_WRCH" "C_REG_SLICE_MODE_WDCH" "C_REG_SLICE_MODE_WACH" "C_REG_SLICE_MODE_RDCH" "C_REG_SLICE_MODE_RACH" "C_REG_SLICE_MODE_AXIS" "C_RD_PNTR_WIDTH" "C_RD_FREQ" "C_RD_DEPTH" "C_RD_DATA_COUNT_WIDTH" "C_RDCH_TYPE" "C_RACH_TYPE" "C_PROG_FULL_TYPE_WRCH" "C_PROG_FULL_TYPE_WDCH" "C_PROG_FULL_TYPE_WACH" "C_PROG_FULL_TYPE_RDCH" "C_PROG_FULL_TYPE_RACH" "C_PROG_FULL_TYPE_AXIS" "C_PROG_FULL_TYPE" "C_PROG_FULL_THRESH_NEGATE_VAL" "C_PROG_FULL_THRESH_ASSERT_VAL_WRCH" "C_PROG_FULL_THRESH_ASSERT_VAL_WDCH" "C_PROG_FULL_THRESH_ASSERT_VAL_WACH" "C_PROG_FULL_THRESH_ASSERT_VAL_RDCH" "C_PROG_FULL_THRESH_ASSERT_VAL_RACH" "C_PROG_FULL_THRESH_ASSERT_VAL_AXIS" "C_PROG_FULL_THRESH_ASSERT_VAL" "C_PROG_EMPTY_TYPE_WRCH" "C_PROG_EMPTY_TYPE_WDCH" "C_PROG_EMPTY_TYPE_WACH" "C_PROG_EMPTY_TYPE_RDCH" "C_PROG_EMPTY_TYPE_RACH" "C_PROG_EMPTY_TYPE_AXIS" "C_PROG_EMPTY_TYPE" "C_PROG_EMPTY_THRESH_NEGATE_VAL" "C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH" "C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH" "C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH" "C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH" "C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH" "C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS" "C_PROG_EMPTY_THRESH_ASSERT_VAL" "C_PRIM_FIFO_TYPE_WRCH" "C_PRIM_FIFO_TYPE_WDCH" "C_PRIM_FIFO_TYPE_WACH" "C_PRIM_FIFO_TYPE_RDCH" "C_PRIM_FIFO_TYPE_RACH" "C_PRIM_FIFO_TYPE_AXIS" "C_PRIM_FIFO_TYPE" "C_PRELOAD_REGS" "C_PRELOAD_LATENCY" "C_POWER_SAVING_MODE" "C_OVERFLOW_LOW" "C_OPTIMIZATION_MODE" "C_MSGON_VAL" "C_MIF_FILE_NAME" "C_MEMORY_TYPE" "C_INTERFACE_TYPE" "C_INIT_WR_PNTR_VAL" "C_IMPLEMENTATION_TYPE_WRCH" "C_IMPLEMENTATION_TYPE_WDCH" "C_IMPLEMENTATION_TYPE_WACH" "C_IMPLEMENTATION_TYPE_RDCH" "C_IMPLEMENTATION_TYPE_RACH" "C_IMPLEMENTATION_TYPE_AXIS" "C_IMPLEMENTATION_TYPE" "C_HAS_WR_RST" "C_HAS_WR_DATA_COUNT" "C_HAS_WR_ACK" "C_HAS_VALID" "C_HAS_UNDERFLOW" "C_HAS_SRST" "C_HAS_SLAVE_CE" "C_HAS_RST" "C_HAS_RD_RST" "C_HAS_RD_DATA_COUNT" "C_HAS_PROG_FLAGS_WRCH" "C_HAS_PROG_FLAGS_WDCH" "C_HAS_PROG_FLAGS_WACH" "C_HAS_PROG_FLAGS_RDCH" "C_HAS_PROG_FLAGS_RACH" "C_HAS_PROG_FLAGS_AXIS" "C_HAS_OVERFLOW" "C_HAS_MEMINIT_FILE" "C_HAS_MASTER_CE" "C_HAS_INT_CLK" "C_HAS_DATA_COUNTS_WRCH" "C_HAS_DATA_COUNTS_WDCH" "C_HAS_DATA_COUNTS_WACH" "C_HAS_DATA_COUNTS_RDCH" "C_HAS_DATA_COUNTS_RACH" "C_HAS_DATA_COUNTS_AXIS" "C_HAS_DATA_COUNT" "C_HAS_BACKUP" "C_HAS_AXI_WUSER" "C_HAS_AXI_WR_CHANNEL" "C_HAS_AXI_RUSER" "C_HAS_AXI_RD_CHANNEL" "C_HAS_AXI_ID" "C_HAS_AXI_BUSER" "C_HAS_AXI_AWUSER" "C_HAS_AXI_ARUSER" "C_HAS_AXIS_TUSER" "C_HAS_AXIS_TSTRB" "C_HAS_AXIS_TREADY" "C_HAS_AXIS_TLAST" "C_HAS_AXIS_TKEEP" "C_HAS_AXIS_TID" "C_HAS_AXIS_TDEST" "C_HAS_AXIS_TDATA" "C_HAS_ALMOST_FULL" "C_HAS_ALMOST_EMPTY" "C_FULL_FLAGS_RST_VAL" "C_FAMILY" "C_ERROR_INJECTION_TYPE_WRCH" "C_ERROR_INJECTION_TYPE_WDCH" "C_ERROR_INJECTION_TYPE_WACH" "C_ERROR_INJECTION_TYPE_RDCH" "C_ERROR_INJECTION_TYPE_RACH" "C_ERROR_INJECTION_TYPE_AXIS" "C_ERROR_INJECTION_TYPE" "C_EN_SAFETY_CKT" "C_ENABLE_RST_SYNC" "C_ENABLE_RLOCS" "C_DOUT_WIDTH" "C_DOUT_RST_VAL" "C_DIN_WIDTH_WRCH" "C_DIN_WIDTH_WDCH" "C_DIN_WIDTH_WACH" "C_DIN_WIDTH_RDCH" "C_DIN_WIDTH_RACH" "C_DIN_WIDTH_AXIS" "C_DIN_WIDTH" "C_DEFAULT_VALUE" "C_DATA_COUNT_WIDTH" "C_COUNT_TYPE" "C_COMMON_CLOCK" "C_AXI_WUSER_WIDTH" "C_AXI_TYPE" "C_AXI_RUSER_WIDTH" "C_AXI_LOCK_WIDTH" "C_AXI_LEN_WIDTH" "C_AXI_ID_WIDTH" "C_AXI_DATA_WIDTH" "C_AXI_BUSER_WIDTH" "C_AXI_AWUSER_WIDTH" "C_AXI_ARUSER_WIDTH" "C_AXI_ADDR_WIDTH" "C_AXIS_TYPE" "C_AXIS_TUSER_WIDTH" "C_AXIS_TSTRB_WIDTH" "C_AXIS_TKEEP_WIDTH" "C_AXIS_TID_WIDTH" "C_AXIS_TDEST_WIDTH" "C_AXIS_TDATA_WIDTH" "C_APPLICATION_TYPE_WRCH" "C_APPLICATION_TYPE_WDCH" "C_APPLICATION_TYPE_WACH" "C_APPLICATION_TYPE_RDCH" "C_APPLICATION_TYPE_RACH" "C_APPLICATION_TYPE_AXIS" "C_ADD_NGC_CONSTRAINT" "x_interface_parameter" "x_interface_info" "NotValidForBitStream" "x_core_info" "downgradeipidentifiedwarnings" "CHECK_LICENSE_TYPE" "ucontroller" "I_RAM" "ram" "I_RAM_ARBITER" "I_UART" "uart" "I_DMA" "dma" "I_ALU" "alu" "DMA_Ready" "RAM_DataOut" "I_CPU" "cpu" "load_data" "data_reg" "SEND_DATA" "data_send_end" "STOP_BIT" "HALF_BIT_DLY" "PULSE_END_OF_COUNT_HALF" "half_bit_cnt" "START_BIT" "half_bit_rstn" "bit_ctr_ena" "period_ctr_ena" "half_bit_ctr_ena" "bit_cnt" "RCV_DATA" "data_rcv_end" "PULSE_END_OF_COUNT" "period_cnt" "bit_end" "Data_Out" "I_FIFO" "Fifo_In" "I_SREG" "sreg" "Fifo_Wren" "RX_Load" "RX_Valid" "RXD" "I_UART_RX" "uart_rx" "TXD" "TX_Ready_i" "EOT" "TX_DataIn" "Data" "I_UART_TX" "TX_SPEED" "FREQ_CLK" "uart_tx" "Qout" "data_out" "gen_switches" "i" "bin2bcd_temperature" "BIN2BCD_PERIOD" "bin2bcd_cnt" "bin2bcd_mgt" "bin2bcd_done" "bin2bcd_temp" "bin2bcd_start" "I_BIN2BCD" "T_STAT" "CAL_OP" "LEVER_BASE" "SWITCH_BASE" "NEW_INST" "T_STAT_AUX" "CAL_OP_AUX" "LEVER_BASE_AUX10" "LEVER_BASE_AUX9" "LEVER_BASE_AUX8" "LEVER_BASE_AUX7" "LEVER_BASE_AUX6" "LEVER_BASE_AUX5" "LEVER_BASE_AUX4" "LEVER_BASE_AUX3" "LEVER_BASE_AUX2" "LEVER_BASE_AUX" "SWITCH_BASE_AUX8" "SWITCH_BASE_AUX7" "SWITCH_BASE_AUX6" "SWITCH_BASE_AUX5" "SWITCH_BASE_AUX4" "SWITCH_BASE_AUX3" "SWITCH_BASE_AUX2" "SWITCH_BASE_AUX" "DMA_TX_BUFFER_LSB_AUX" "DMA_TX_BUFFER_MSB_AUX" "NEW_INST_AUX" "DMA_RX_BUFFER_LSB_AUX" "DMA_RX_BUFFER_MID_AUX" "DMA_RX_BUFFER_MSB_AUX" "ram_arbiter" "DMA_Oen" "CPU_Oen" "DMA_Wen" "CPU_Wen" "DMA_Cs" "CPU_Cs" "DMA_Address" "CPU_Address" "RAM_Address" "DMA_DataOut" "CPU_DataOut" "RAM_DataIn" "DMA_Idle" "GRANT_DMA" "DMA_Bus_grant" "DMA_Bus_req" "GRANT_CPU" "GP" "GP_RAM_BASE" "REGS" "last_mem_space" "Temp" "Switches" "DataOut_regs" "Cs_regs" "I_REGS_RAM" "regs_ram" "DataOut_gp" "Cs_gp" "I_GP_RAM" "gp_ram" "mem" "RAM_DEPTH" "fifo_wrapper" "Empty" "empty" "Full" "full" "Dout" "dout" "Rden" "rd_en" "Wren" "wr_en" "Din" "din" "rst" "clk" "I_FIFO_GENERATOR_0" "fifo_generator_0" "DMA_TX_BUFFER_LSB" "SEND_LSB" "DMA_TX_BUFFER_MSB" "SEND_MSB" "DMA_END" "DMA_RX_BUFFER_LSB" "RECEIVE_LSB" "READ_LSB" "DMA_RX_BUFFER_MID" "RECEIVE_MID" "READ_MID" "DMA_RX_BUFFER_MSB" "RECEIVE_MSB" "READ_MSB" "BUS_REQUEST" "RX_ON" "TX_ON" "Enable_rx" "Enable_tx" "Dma_Idle" "RX_Pending" "TX_Start" "I_DMA_ARBITER" "dma_arbiter" "Bus_req_rx" "Wen" "Wena" "Cs_rx" "Data_Read" "Address_rx" "RX_Empty" "RX_Full" "RX_Data" "Dma_Rx_End" "Dma_End" "Ena_rx" "I_DMA_RX" "dma_rx" "Dma_Tx_Ready" "Dma_Ready" "Bus_req_tx" "Bus_req" "Oen" "Cs_tx" "Cs" "TX_Data" "TX_Valid" "Address_tx" "Address" "Dma_Tx_Start" "Bus_grant" "TX_Ready" "Databus" "Ena_tx" "Ena" "I_DMA_TX" "dma_tx" "ALU_DataIn" "DMA_Ack" "ROM_Data" "ROM_Addr" "DataIn" "TYPE_4" "TYPE_3" "TYPE_2" "TYPE_1" "DECODE" "FETCH" "WAIT_DMA" "DMA_Req" "load_inst" "execute_type3_inst" "ALU_DataOut" "DataOut" "RAM_Wen" "DST_MEM" "WR_SRC_ACC" "LD_SRC_INDXD_MEM" "READ_MEM" "RAM_Addr" "RAM_Oen" "RAM_Cs" "LD_SRC_MEM" "alu_data" "DST_ACC" "LD_SRC_CONSTANT" "execute_type2_inst" "JMP_COND" "rom_aux" "JMP_UNCOND" "decode_type4_inst" "DMA_Tx_Start" "decode_type3_inst" "DST_INDX" "DST_B" "DST_A" "LD_SRC_ACC" "decode_type2_inst" "EXECUTE" "addr_aux" "addr" "load_inst_auxbyte" "pc_ena" "decode_type1_inst" "next_state" "ALU_BIN2ASCII" "ALU_ASCII2BIN" "ALU_CMPL" "ALU_CMPG" "ALU_CMPE" "ALU_XOR" "ALU_OR" "ALU_AND" "ALU_SHIFTR" "ALU_SHIFTL" "ALU_SUB" "ALU_ADD" "rom_instruction" "bin2bcd" "DataBCD" "CHECK_DIGIT_INDEX" "bcd_digit" "ADD" "BCD_DONE" "CHECK_SHIFT_INDEX" "SHIFT" "DataBin" "Start" "IDLE" "state" "loop_count" "digit_idx" "databin_i" "bcd_i" "Done" "state_t" "DEC_DIGITS" "BIN_WIDTH" "FlagE" "FlagN" "FlagC" "FlagZ" "OutIndex" "Rst_n" "Clk" "op_oeacc" "op_bin2ascii" "ASCII_BINARY_9" "ASCII_BINARY_0" "op_ascii2bin" "op_cmpg" "op_cmpl" "op_cmpe" "op_xor" "op_or" "op_and" "op_shiftr" "op_shiftl" "op_sub" "OutB" "OutA" "op_add" "op_mvacc2b" "op_mvacc2a" "OutAcc" "op_mvacc2id" "op_ldid" "op_ldacc" "op_ldb" "InData" "op_lda" "nop" "ALU_op" "InE" "InN" "InC" "InZ" "InIndex" "InAcc" "InB" "InA" "EnE" "EnN" "EnC" "EnZ" "EnIndex" "EnAcc" "EnB" "EnA" "OutData" "alu_op" "global_pkg" "JTAG_USER_TDO4_GLBL" "JTAG_USER_TDO3_GLBL" "JTAG_USER_TDO2_GLBL" "JTAG_USER_TDO1_GLBL" "JTAG_SEL4_GLBL" "JTAG_SEL3_GLBL" "JTAG_SEL2_GLBL" "JTAG_SEL1_GLBL" "JTAG_RUNTEST_GLBL" "JTAG_UPDATE_GLBL" "JTAG_SHIFT_GLBL" "JTAG_RESET_GLBL" "JTAG_CAPTURE_GLBL" "JTAG_TRST_GLBL" "JTAG_TMS_GLBL" "JTAG_TDI_GLBL" "JTAG_TCK_GLBL" "JTAG_TDO_GLBL" "DI_GLBL" "DO_GLBL" "FCSBO_GLBL" "CCLKO_GLBL" "PROGB_GLBL" "PLL_LOCKG" "GWE" "glbl" nil "ASDF2" "ASD" "asdf_e" "DST_INDXD_MEM" "`__FILE__" "`__LINE" "`begin_keywords" "`celldefine" "`default_nettype" "`define" "`else" "`elsif" "`end_keywords" "`endcelldefine" "`endif" "`ifdef" "`ifndef" "`include" "`line" "`nounconnected_drive" "`pragma" "`resetall" "`timescale" "`unconnected_drive" "`undef" "`undefineall" "`case" "`default" "`endfor" "`endprotect" "`endswitch" "`endwhile" "`for" "`format" "`if" "`let" "`protect" "`switch" "`time_scale" "`uselib" "`while" "after" "alias" "always" "always_comb" "always_ff" "always_latch" "analog" "and" "assert" "assign" "assume" "automatic" "before" "begin" "bind" "bins" "binsof" "bit" "break" "buf" "bufif0" "bufif1" "byte" "case" "casex" "casez" "cell" "chandle" "class" "clocking" "cmos" "config" "const" "constraint" "context" "continue" "cover" "covergroup" "coverpoint" "cross" "deassign" "default" "defparam" "design" "disable" "dist" "do" "edge" "else" "end" "endcase" "endclass" "endclocking" "endconfig" "endfunction" "endgenerate" "endgroup" "endinterface" "endmodule" "endpackage" "endprimitive" "endprogram" "endproperty" "endspecify" "endsequence" "endtable" "endtask" "enum" "event" "expect" "export" "extends" "extern" "final" "first_match" "for" "force" "foreach" "forever" "fork" "forkjoin" "function" "generate" "genvar" "highz0" "highz1" "if" "iff" "ifnone" "ignore_bins" "illegal_bins" "import" "incdir" "include" "initial" "inout" "input" "inside" "instance" "int" "integer" "interface" "intersect" "join" "join_any" "join_none" "large" "liblist" "library" "local" "localparam" "logic" "longint" "macromodule" "mailbox" "matches" "medium" "modport" "module" "nand" "negedge" "new" "nmos" "nor" "noshowcancelled" "not" "notif0" "notif1" "null" "or" "output" "package" "packed" "parameter" "pmos" "posedge" "primitive" "priority" "program" "property" "protected" "pull0" "pull1" "pulldown" "pullup" "pulsestyle_onevent" "pulsestyle_ondetect" "pure" "rand" "randc" "randcase" "randsequence" "rcmos" "real" "realtime" "ref" "reg" "release" "repeat" "return" "rnmos" "rpmos" "rtran" "rtranif0" "rtranif1" "scalared" "semaphore" "sequence" "shortint" "shortreal" "showcancelled" "signed" "small" "solve" "specify" "specparam" "static" "string" "strong0" "strong1" "struct" "super" "supply0" "supply1" "table" "tagged" "task" "this" "throughout" "time" "timeprecision" "timeunit" "tran" "tranif0" "tranif1" "tri" "tri0" "tri1" "triand" "trior" "trireg" "type" "typedef" "union" "unique" "unsigned" "use" "uwire" "var" "vectored" "virtual" "void" "wait" "wait_order" "wand" "weak0" "weak1" "while" "wildcard" "wire" "with" "within" "wor" "xnor" "xor" "accept_on" "checker" "endchecker" "eventually" "global" "implies" "let" "nexttime" "reject_on" "restrict" "s_always" "s_eventually" "s_nexttime" "s_until" "s_until_with" "strong" "sync_accept_on" "sync_reject_on" "unique0" "until" "until_with" "untyped" "weak" "implements" "interconnect" "nettype" "soft" "connectmodule" "endconnectmodule")
	:annotation-function verilog-ext-capf-annotation-function :company-docsig identity))
 ((4626 "init")
  (4626 4630
	("tb_uart" "read_from_fifo" "serial_tx" "I_UCONTROLLER" "I_TB_PROGRAM" "I_TB_CLOCKS" "tb_ram" "test_gp" "test_regs" "tempdata" "read_ram" "write_ram" "tb_program" "init_values" "tb_top" "tb_dma" "tx_dma" "wait_msb_send_lsb" "get_databus" "start_tx_dma" "rx_dma" "receive_3bytes" "receive_2bytes" "receive_1byte" "serial_rx" "BIT_CYCLES" "dma_req" "init_rom" "ROM" "tb_cpu" "tb_clocks" "tb_bin2bcd" "convert_binary2bcd" "data" "I_DUT" "$timeformat" "tb_alu" "$dumpvars" "$dumpfile" "do_xor" "xorB" "xorA" "do_or" "orB" "orA" "do_and" "andB" "andA" "do_sub" "subB" "subA" "do_add" "sumB" "sumA" "$time" "$display" "op_two_operands" "B" "A" "op_one_operand" "op" "execute_instruction" "DATA" "inst" "CYCLES" "reset_system" "DUT" "CLKT" "TOC_WIDTH" "ROC_WIDTH" "PRLD_int" "PRLD" "GTS_int" "GTS" "GSR_int" "GSR" "p_up_tmp" "GLBL" "\\rsync.rcc.wr_rst_reg_reg" "\\rsync.rcc.wr_rst_reg_i_1" "wr_rst_reg2" "\\rsync.rcc.wr_rst_reg2_reg" "wr_rst_reg1" "PRE" "\\rsync.rcc.wr_rst_reg1_reg" "FDPE" "CLK" "A3" "A2" "A1" "A0" "\\rsync.rcc.wr_rst_fb_reg[1]_srl4" "SRL16E" "srl_name" "srl_bus_name" "\\rsync.rcc.wr_rst_fb_reg[0]" "\\rsync.rcc.power_on_wr_rst_reg[5]" "\\rsync.rcc.power_on_wr_rst_reg[4]" "\\rsync.rcc.power_on_wr_rst_reg[3]" "\\rsync.rcc.power_on_wr_rst_reg[2]" "\\rsync.rcc.power_on_wr_rst_reg[1]" "R" "Q" "D" "CE" "C" "\\rsync.rcc.power_on_wr_rst_reg[0]" "FDRE" "KEEP" "ASYNC_REG" "i_7" "i_6" "i_5" "i_4" "power_on_rd_rst" "rd_rst_reg2" "rd_rst_reg1" "power_on_wr_rst" "I1" "wr_rst_reg" "\\gf18e1_inst.sngfifo18e1_i_1" "LUT2" "\\rsync.rcc.wr_rst_reg_i_1_n_0" "\\rsync.rcc.wr_rst_fb_reg_n_0_[0]" "\\rsync.rcc.wr_rst_fb_reg[1]_srl4_n_0" "\\gconvfifo.rf" "\\v7_bi_fifo.fblk" "\\g7ser_birst.rstbt" "fifo_generator_0_reset_builtin" "inst_fifo_gen" "fifo_generator_0_fifo_generator_v13_2_3_synth" "P" "VCC" "G" "GND" "\\<const1>" "\\<const0>" "\\gbi.bi" "fifo_generator_0_fifo_generator_v13_2_3_builtin" "fifo_generator_0_fifo_generator_top" "\\gextw[1].gnll_fifo.inst_extd" "fifo_generator_0_builtin_top_v6" "p_5_out" "WRERR" "WREN" "WRCOUNT" "WRCLK" "RSTREG" "RST" "REGCE" "p_4_out" "RDERR" "RDEN" "RDCOUNT" "RDCLK" "FULL" "EMPTY" "DOP" "DO" "DIP" "DI" "prog_full_fifo" "ALMOSTFULL" "prog_empty_fifo" "ALMOSTEMPTY" "\\gf18e1_inst.sngfifo18e1" "SRVAL" "SIM_DEVICE" "IS_WREN_INVERTED" "IS_WRCLK_INVERTED" "IS_RST_INVERTED" "IS_RSTREG_INVERTED" "IS_RDEN_INVERTED" "IS_RDCLK_INVERTED" "FIRST_WORD_FALL_THROUGH" "FIFO_MODE" "EN_SYN" "DO_REG" "DATA_WIDTH" "ALMOST_FULL_OFFSET" "ALMOST_EMPTY_OFFSET" "FIFO18E1" "box_type" "\\NLW_gf18e1_inst.sngfifo18e1_WRCOUNT_UNCONNECTED" "\\NLW_gf18e1_inst.sngfifo18e1_RDCOUNT_UNCONNECTED" "\\NLW_gf18e1_inst.sngfifo18e1_DOP_UNCONNECTED" "\\NLW_gf18e1_inst.sngfifo18e1_DO_UNCONNECTED" "\\gf18e1_inst.sngfifo18e1_n_9" "\\gf18e1_inst.sngfifo18e1_n_8" "\\gf18e1_inst.sngfifo18e1_n_65" "\\gf18e1_inst.sngfifo18e1_n_64" "\\gf18e1_inst.sngfifo18e1_n_53" "\\gf18e1_inst.sngfifo18e1_n_52" "\\gf18e1_inst.sngfifo18e1_n_51" "\\gf18e1_inst.sngfifo18e1_n_50" "\\gf18e1_inst.sngfifo18e1_n_49" "\\gf18e1_inst.sngfifo18e1_n_48" "\\gf18e1_inst.sngfifo18e1_n_47" "\\gf18e1_inst.sngfifo18e1_n_46" "\\gf18e1_inst.sngfifo18e1_n_29" "\\gf18e1_inst.sngfifo18e1_n_28" "\\gf18e1_inst.sngfifo18e1_n_27" "\\gf18e1_inst.sngfifo18e1_n_26" "\\gf18e1_inst.sngfifo18e1_n_25" "\\gf18e1_inst.sngfifo18e1_n_24" "\\gf18e1_inst.sngfifo18e1_n_23" "\\gf18e1_inst.sngfifo18e1_n_22" "\\gf18e1_inst.sngfifo18e1_n_21" "\\gf18e1_inst.sngfifo18e1_n_20" "\\gf18e1_inst.sngfifo18e1_n_17" "\\gf18e1_inst.sngfifo18e1_n_16" "\\gf18e1_inst.sngfifo18e1_n_15" "\\gf18e1_inst.sngfifo18e1_n_14" "\\gf18e1_inst.sngfifo18e1_n_13" "\\gf18e1_inst.sngfifo18e1_n_12" "\\gf18e1_inst.sngfifo18e1_n_11" "\\gf18e1_inst.sngfifo18e1_n_10" "dbr_as_reg" "i_3" "sbr_as_reg" "i_2" "dbr_d1" "i_1" "sbr_d1" "O" "I0" "i_0" "INIT" "LUT1" "\\gonep.inst_prim" "fifo_generator_0_builtin_prim_v6" "msgon" "async_reg" "rd_rst_i" "fifo_generator_0_builtin_extdepth_v6" "ORIG_REF_NAME" "NLW_U0_wr_rst_busy_UNCONNECTED" "wr_rst_busy" "wr_rst" "NLW_U0_wr_data_count_UNCONNECTED" "wr_data_count" "wr_clk" "NLW_U0_wr_ack_UNCONNECTED" "wr_ack" "NLW_U0_valid_UNCONNECTED" "valid" "NLW_U0_underflow_UNCONNECTED" "underflow" "srst" "sleep" "NLW_U0_sbiterr_UNCONNECTED" "sbiterr" "s_axis_tvalid" "s_axis_tuser" "s_axis_tstrb" "NLW_U0_s_axis_tready_UNCONNECTED" "s_axis_tready" "s_axis_tlast" "s_axis_tkeep" "s_axis_tid" "s_axis_tdest" "s_axis_tdata" "s_axi_wvalid" "s_axi_wuser" "s_axi_wstrb" "NLW_U0_s_axi_wready_UNCONNECTED" "s_axi_wready" "s_axi_wlast" "s_axi_wid" "s_axi_wdata" "NLW_U0_s_axi_rvalid_UNCONNECTED" "s_axi_rvalid" "NLW_U0_s_axi_ruser_UNCONNECTED" "s_axi_ruser" "NLW_U0_s_axi_rresp_UNCONNECTED" "s_axi_rresp" "s_axi_rready" "NLW_U0_s_axi_rlast_UNCONNECTED" "s_axi_rlast" "NLW_U0_s_axi_rid_UNCONNECTED" "s_axi_rid" "NLW_U0_s_axi_rdata_UNCONNECTED" "s_axi_rdata" "NLW_U0_s_axi_bvalid_UNCONNECTED" "s_axi_bvalid" "NLW_U0_s_axi_buser_UNCONNECTED" "s_axi_buser" "NLW_U0_s_axi_bresp_UNCONNECTED" "s_axi_bresp" "s_axi_bready" "NLW_U0_s_axi_bid_UNCONNECTED" "s_axi_bid" "s_axi_awvalid" "s_axi_awuser" "s_axi_awsize" "s_axi_awregion" "NLW_U0_s_axi_awready_UNCONNECTED" "s_axi_awready" "s_axi_awqos" "s_axi_awprot" "s_axi_awlock" "s_axi_awlen" "s_axi_awid" "s_axi_awcache" "s_axi_awburst" "s_axi_awaddr" "s_axi_arvalid" "s_axi_aruser" "s_axi_arsize" "s_axi_arregion" "NLW_U0_s_axi_arready_UNCONNECTED" "s_axi_arready" "s_axi_arqos" "s_axi_arprot" "s_axi_arlock" "s_axi_arlen" "s_axi_arid" "s_axi_arcache" "s_axi_arburst" "s_axi_araddr" "s_aresetn" "s_aclk_en" "s_aclk" "NLW_U0_rd_rst_busy_UNCONNECTED" "rd_rst_busy" "rd_rst" "NLW_U0_rd_data_count_UNCONNECTED" "rd_data_count" "rd_clk" "prog_full_thresh_negate" "prog_full_thresh_assert" "prog_full_thresh" "NLW_U0_prog_full_UNCONNECTED" "prog_full" "prog_empty_thresh_negate" "prog_empty_thresh_assert" "prog_empty_thresh" "NLW_U0_prog_empty_UNCONNECTED" "prog_empty" "NLW_U0_overflow_UNCONNECTED" "overflow" "NLW_U0_m_axis_tvalid_UNCONNECTED" "m_axis_tvalid" "NLW_U0_m_axis_tuser_UNCONNECTED" "m_axis_tuser" "NLW_U0_m_axis_tstrb_UNCONNECTED" "m_axis_tstrb" "m_axis_tready" "NLW_U0_m_axis_tlast_UNCONNECTED" "m_axis_tlast" "NLW_U0_m_axis_tkeep_UNCONNECTED" "m_axis_tkeep" "NLW_U0_m_axis_tid_UNCONNECTED" "m_axis_tid" "NLW_U0_m_axis_tdest_UNCONNECTED" "m_axis_tdest" "NLW_U0_m_axis_tdata_UNCONNECTED" "m_axis_tdata" "NLW_U0_m_axi_wvalid_UNCONNECTED" "m_axi_wvalid" "NLW_U0_m_axi_wuser_UNCONNECTED" "m_axi_wuser" "NLW_U0_m_axi_wstrb_UNCONNECTED" "m_axi_wstrb" "m_axi_wready" "NLW_U0_m_axi_wlast_UNCONNECTED" "m_axi_wlast" "NLW_U0_m_axi_wid_UNCONNECTED" "m_axi_wid" "NLW_U0_m_axi_wdata_UNCONNECTED" "m_axi_wdata" "m_axi_rvalid" "m_axi_ruser" "m_axi_rresp" "NLW_U0_m_axi_rready_UNCONNECTED" "m_axi_rready" "m_axi_rlast" "m_axi_rid" "m_axi_rdata" "m_axi_bvalid" "m_axi_buser" "m_axi_bresp" "NLW_U0_m_axi_bready_UNCONNECTED" "m_axi_bready" "m_axi_bid" "NLW_U0_m_axi_awvalid_UNCONNECTED" "m_axi_awvalid" "NLW_U0_m_axi_awuser_UNCONNECTED" "m_axi_awuser" "NLW_U0_m_axi_awsize_UNCONNECTED" "m_axi_awsize" "NLW_U0_m_axi_awregion_UNCONNECTED" "m_axi_awregion" "m_axi_awready" "NLW_U0_m_axi_awqos_UNCONNECTED" "m_axi_awqos" "NLW_U0_m_axi_awprot_UNCONNECTED" "m_axi_awprot" "NLW_U0_m_axi_awlock_UNCONNECTED" "m_axi_awlock" "NLW_U0_m_axi_awlen_UNCONNECTED" "m_axi_awlen" "NLW_U0_m_axi_awid_UNCONNECTED" "m_axi_awid" "NLW_U0_m_axi_awcache_UNCONNECTED" "m_axi_awcache" "NLW_U0_m_axi_awburst_UNCONNECTED" "m_axi_awburst" "NLW_U0_m_axi_awaddr_UNCONNECTED" "m_axi_awaddr" "NLW_U0_m_axi_arvalid_UNCONNECTED" "m_axi_arvalid" "NLW_U0_m_axi_aruser_UNCONNECTED" "m_axi_aruser" "NLW_U0_m_axi_arsize_UNCONNECTED" "m_axi_arsize" "NLW_U0_m_axi_arregion_UNCONNECTED" "m_axi_arregion" "m_axi_arready" "NLW_U0_m_axi_arqos_UNCONNECTED" "m_axi_arqos" "NLW_U0_m_axi_arprot_UNCONNECTED" "m_axi_arprot" "NLW_U0_m_axi_arlock_UNCONNECTED" "m_axi_arlock" "NLW_U0_m_axi_arlen_UNCONNECTED" "m_axi_arlen" "NLW_U0_m_axi_arid_UNCONNECTED" "m_axi_arid" "NLW_U0_m_axi_arcache_UNCONNECTED" "m_axi_arcache" "NLW_U0_m_axi_arburst_UNCONNECTED" "m_axi_arburst" "NLW_U0_m_axi_araddr_UNCONNECTED" "m_axi_araddr" "m_aclk_en" "m_aclk" "int_clk" "injectsbiterr" "injectdbiterr" "NLW_U0_dbiterr_UNCONNECTED" "dbiterr" "NLW_U0_data_count_UNCONNECTED" "data_count" "backup_marker" "backup" "NLW_U0_axis_wr_data_count_UNCONNECTED" "axis_wr_data_count" "NLW_U0_axis_underflow_UNCONNECTED" "axis_underflow" "NLW_U0_axis_sbiterr_UNCONNECTED" "axis_sbiterr" "NLW_U0_axis_rd_data_count_UNCONNECTED" "axis_rd_data_count" "axis_prog_full_thresh" "NLW_U0_axis_prog_full_UNCONNECTED" "axis_prog_full" "axis_prog_empty_thresh" "NLW_U0_axis_prog_empty_UNCONNECTED" "axis_prog_empty" "NLW_U0_axis_overflow_UNCONNECTED" "axis_overflow" "axis_injectsbiterr" "axis_injectdbiterr" "NLW_U0_axis_dbiterr_UNCONNECTED" "axis_dbiterr" "NLW_U0_axis_data_count_UNCONNECTED" "axis_data_count" "NLW_U0_axi_w_wr_data_count_UNCONNECTED" "axi_w_wr_data_count" "NLW_U0_axi_w_underflow_UNCONNECTED" "axi_w_underflow" "NLW_U0_axi_w_sbiterr_UNCONNECTED" "axi_w_sbiterr" "NLW_U0_axi_w_rd_data_count_UNCONNECTED" "axi_w_rd_data_count" "axi_w_prog_full_thresh" "NLW_U0_axi_w_prog_full_UNCONNECTED" "axi_w_prog_full" "axi_w_prog_empty_thresh" "NLW_U0_axi_w_prog_empty_UNCONNECTED" "axi_w_prog_empty" "NLW_U0_axi_w_overflow_UNCONNECTED" "axi_w_overflow" "axi_w_injectsbiterr" "axi_w_injectdbiterr" "NLW_U0_axi_w_dbiterr_UNCONNECTED" "axi_w_dbiterr" "NLW_U0_axi_w_data_count_UNCONNECTED" "axi_w_data_count" "NLW_U0_axi_r_wr_data_count_UNCONNECTED" "axi_r_wr_data_count" "NLW_U0_axi_r_underflow_UNCONNECTED" "axi_r_underflow" "NLW_U0_axi_r_sbiterr_UNCONNECTED" "axi_r_sbiterr" "NLW_U0_axi_r_rd_data_count_UNCONNECTED" "axi_r_rd_data_count" "axi_r_prog_full_thresh" "NLW_U0_axi_r_prog_full_UNCONNECTED" "axi_r_prog_full" "axi_r_prog_empty_thresh" "NLW_U0_axi_r_prog_empty_UNCONNECTED" "axi_r_prog_empty" "NLW_U0_axi_r_overflow_UNCONNECTED" "axi_r_overflow" "axi_r_injectsbiterr" "axi_r_injectdbiterr" "NLW_U0_axi_r_dbiterr_UNCONNECTED" "axi_r_dbiterr" "NLW_U0_axi_r_data_count_UNCONNECTED" "axi_r_data_count" "NLW_U0_axi_b_wr_data_count_UNCONNECTED" "axi_b_wr_data_count" "NLW_U0_axi_b_underflow_UNCONNECTED" "axi_b_underflow" "NLW_U0_axi_b_sbiterr_UNCONNECTED" "axi_b_sbiterr" "NLW_U0_axi_b_rd_data_count_UNCONNECTED" "axi_b_rd_data_count" "axi_b_prog_full_thresh" "NLW_U0_axi_b_prog_full_UNCONNECTED" "axi_b_prog_full" "axi_b_prog_empty_thresh" "NLW_U0_axi_b_prog_empty_UNCONNECTED" "axi_b_prog_empty" "NLW_U0_axi_b_overflow_UNCONNECTED" "axi_b_overflow" "axi_b_injectsbiterr" "axi_b_injectdbiterr" "NLW_U0_axi_b_dbiterr_UNCONNECTED" "axi_b_dbiterr" "NLW_U0_axi_b_data_count_UNCONNECTED" "axi_b_data_count" "NLW_U0_axi_aw_wr_data_count_UNCONNECTED" "axi_aw_wr_data_count" "NLW_U0_axi_aw_underflow_UNCONNECTED" "axi_aw_underflow" "NLW_U0_axi_aw_sbiterr_UNCONNECTED" "axi_aw_sbiterr" "NLW_U0_axi_aw_rd_data_count_UNCONNECTED" "axi_aw_rd_data_count" "axi_aw_prog_full_thresh" "NLW_U0_axi_aw_prog_full_UNCONNECTED" "axi_aw_prog_full" "axi_aw_prog_empty_thresh" "NLW_U0_axi_aw_prog_empty_UNCONNECTED" "axi_aw_prog_empty" "NLW_U0_axi_aw_overflow_UNCONNECTED" "axi_aw_overflow" "axi_aw_injectsbiterr" "axi_aw_injectdbiterr" "NLW_U0_axi_aw_dbiterr_UNCONNECTED" "axi_aw_dbiterr" "NLW_U0_axi_aw_data_count_UNCONNECTED" "axi_aw_data_count" "NLW_U0_axi_ar_wr_data_count_UNCONNECTED" "axi_ar_wr_data_count" "NLW_U0_axi_ar_underflow_UNCONNECTED" "axi_ar_underflow" "NLW_U0_axi_ar_sbiterr_UNCONNECTED" "axi_ar_sbiterr" "NLW_U0_axi_ar_rd_data_count_UNCONNECTED" "axi_ar_rd_data_count" "axi_ar_prog_full_thresh" "NLW_U0_axi_ar_prog_full_UNCONNECTED" "axi_ar_prog_full" "axi_ar_prog_empty_thresh" "NLW_U0_axi_ar_prog_empty_UNCONNECTED" "axi_ar_prog_empty" "NLW_U0_axi_ar_overflow_UNCONNECTED" "axi_ar_overflow" "axi_ar_injectsbiterr" "axi_ar_injectdbiterr" "NLW_U0_axi_ar_dbiterr_UNCONNECTED" "axi_ar_dbiterr" "NLW_U0_axi_ar_data_count_UNCONNECTED" "axi_ar_data_count" "NLW_U0_almost_full_UNCONNECTED" "almost_full" "NLW_U0_almost_empty_UNCONNECTED" "almost_empty" "U0" "fifo_generator_0_fifo_generator_v13_2_3" "C_WR_RESPONSE_LATENCY" "C_WR_PNTR_WIDTH_WRCH" "C_WR_PNTR_WIDTH_WDCH" "C_WR_PNTR_WIDTH_WACH" "C_WR_PNTR_WIDTH_RDCH" "C_WR_PNTR_WIDTH_RACH" "C_WR_PNTR_WIDTH_AXIS" "C_WR_PNTR_WIDTH" "C_WR_FREQ" "C_WR_DEPTH_WRCH" "C_WR_DEPTH_WDCH" "C_WR_DEPTH_WACH" "C_WR_DEPTH_RDCH" "C_WR_DEPTH_RACH" "C_WR_DEPTH_AXIS" "C_WR_DEPTH" "C_WR_DATA_COUNT_WIDTH" "C_WR_ACK_LOW" "C_WRCH_TYPE" "C_WDCH_TYPE" "C_WACH_TYPE" "C_VALID_LOW" "C_USE_PIPELINE_REG" "C_USE_FWFT_DATA_COUNT" "C_USE_FIFO16_FLAGS" "C_USE_EMBEDDED_REG" "C_USE_ECC_WRCH" "C_USE_ECC_WDCH" "C_USE_ECC_WACH" "C_USE_ECC_RDCH" "C_USE_ECC_RACH" "C_USE_ECC_AXIS" "C_USE_ECC" "C_USE_DOUT_RST" "C_USE_DEFAULT_SETTINGS" "C_USE_COMMON_UNDERFLOW" "C_USE_COMMON_OVERFLOW" "C_UNDERFLOW_LOW" "C_SYNCHRONIZER_STAGE" "C_SELECT_XPM" "C_REG_SLICE_MODE_WRCH" "C_REG_SLICE_MODE_WDCH" "C_REG_SLICE_MODE_WACH" "C_REG_SLICE_MODE_RDCH" "C_REG_SLICE_MODE_RACH" "C_REG_SLICE_MODE_AXIS" "C_RD_PNTR_WIDTH" "C_RD_FREQ" "C_RD_DEPTH" "C_RD_DATA_COUNT_WIDTH" "C_RDCH_TYPE" "C_RACH_TYPE" "C_PROG_FULL_TYPE_WRCH" "C_PROG_FULL_TYPE_WDCH" "C_PROG_FULL_TYPE_WACH" "C_PROG_FULL_TYPE_RDCH" "C_PROG_FULL_TYPE_RACH" "C_PROG_FULL_TYPE_AXIS" "C_PROG_FULL_TYPE" "C_PROG_FULL_THRESH_NEGATE_VAL" "C_PROG_FULL_THRESH_ASSERT_VAL_WRCH" "C_PROG_FULL_THRESH_ASSERT_VAL_WDCH" "C_PROG_FULL_THRESH_ASSERT_VAL_WACH" "C_PROG_FULL_THRESH_ASSERT_VAL_RDCH" "C_PROG_FULL_THRESH_ASSERT_VAL_RACH" "C_PROG_FULL_THRESH_ASSERT_VAL_AXIS" "C_PROG_FULL_THRESH_ASSERT_VAL" "C_PROG_EMPTY_TYPE_WRCH" "C_PROG_EMPTY_TYPE_WDCH" "C_PROG_EMPTY_TYPE_WACH" "C_PROG_EMPTY_TYPE_RDCH" "C_PROG_EMPTY_TYPE_RACH" "C_PROG_EMPTY_TYPE_AXIS" "C_PROG_EMPTY_TYPE" "C_PROG_EMPTY_THRESH_NEGATE_VAL" "C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH" "C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH" "C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH" "C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH" "C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH" "C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS" "C_PROG_EMPTY_THRESH_ASSERT_VAL" "C_PRIM_FIFO_TYPE_WRCH" "C_PRIM_FIFO_TYPE_WDCH" "C_PRIM_FIFO_TYPE_WACH" "C_PRIM_FIFO_TYPE_RDCH" "C_PRIM_FIFO_TYPE_RACH" "C_PRIM_FIFO_TYPE_AXIS" "C_PRIM_FIFO_TYPE" "C_PRELOAD_REGS" "C_PRELOAD_LATENCY" "C_POWER_SAVING_MODE" "C_OVERFLOW_LOW" "C_OPTIMIZATION_MODE" "C_MSGON_VAL" "C_MIF_FILE_NAME" "C_MEMORY_TYPE" "C_INTERFACE_TYPE" "C_INIT_WR_PNTR_VAL" "C_IMPLEMENTATION_TYPE_WRCH" "C_IMPLEMENTATION_TYPE_WDCH" "C_IMPLEMENTATION_TYPE_WACH" "C_IMPLEMENTATION_TYPE_RDCH" "C_IMPLEMENTATION_TYPE_RACH" "C_IMPLEMENTATION_TYPE_AXIS" "C_IMPLEMENTATION_TYPE" "C_HAS_WR_RST" "C_HAS_WR_DATA_COUNT" "C_HAS_WR_ACK" "C_HAS_VALID" "C_HAS_UNDERFLOW" "C_HAS_SRST" "C_HAS_SLAVE_CE" "C_HAS_RST" "C_HAS_RD_RST" "C_HAS_RD_DATA_COUNT" "C_HAS_PROG_FLAGS_WRCH" "C_HAS_PROG_FLAGS_WDCH" "C_HAS_PROG_FLAGS_WACH" "C_HAS_PROG_FLAGS_RDCH" "C_HAS_PROG_FLAGS_RACH" "C_HAS_PROG_FLAGS_AXIS" "C_HAS_OVERFLOW" "C_HAS_MEMINIT_FILE" "C_HAS_MASTER_CE" "C_HAS_INT_CLK" "C_HAS_DATA_COUNTS_WRCH" "C_HAS_DATA_COUNTS_WDCH" "C_HAS_DATA_COUNTS_WACH" "C_HAS_DATA_COUNTS_RDCH" "C_HAS_DATA_COUNTS_RACH" "C_HAS_DATA_COUNTS_AXIS" "C_HAS_DATA_COUNT" "C_HAS_BACKUP" "C_HAS_AXI_WUSER" "C_HAS_AXI_WR_CHANNEL" "C_HAS_AXI_RUSER" "C_HAS_AXI_RD_CHANNEL" "C_HAS_AXI_ID" "C_HAS_AXI_BUSER" "C_HAS_AXI_AWUSER" "C_HAS_AXI_ARUSER" "C_HAS_AXIS_TUSER" "C_HAS_AXIS_TSTRB" "C_HAS_AXIS_TREADY" "C_HAS_AXIS_TLAST" "C_HAS_AXIS_TKEEP" "C_HAS_AXIS_TID" "C_HAS_AXIS_TDEST" "C_HAS_AXIS_TDATA" "C_HAS_ALMOST_FULL" "C_HAS_ALMOST_EMPTY" "C_FULL_FLAGS_RST_VAL" "C_FAMILY" "C_ERROR_INJECTION_TYPE_WRCH" "C_ERROR_INJECTION_TYPE_WDCH" "C_ERROR_INJECTION_TYPE_WACH" "C_ERROR_INJECTION_TYPE_RDCH" "C_ERROR_INJECTION_TYPE_RACH" "C_ERROR_INJECTION_TYPE_AXIS" "C_ERROR_INJECTION_TYPE" "C_EN_SAFETY_CKT" "C_ENABLE_RST_SYNC" "C_ENABLE_RLOCS" "C_DOUT_WIDTH" "C_DOUT_RST_VAL" "C_DIN_WIDTH_WRCH" "C_DIN_WIDTH_WDCH" "C_DIN_WIDTH_WACH" "C_DIN_WIDTH_RDCH" "C_DIN_WIDTH_RACH" "C_DIN_WIDTH_AXIS" "C_DIN_WIDTH" "C_DEFAULT_VALUE" "C_DATA_COUNT_WIDTH" "C_COUNT_TYPE" "C_COMMON_CLOCK" "C_AXI_WUSER_WIDTH" "C_AXI_TYPE" "C_AXI_RUSER_WIDTH" "C_AXI_LOCK_WIDTH" "C_AXI_LEN_WIDTH" "C_AXI_ID_WIDTH" "C_AXI_DATA_WIDTH" "C_AXI_BUSER_WIDTH" "C_AXI_AWUSER_WIDTH" "C_AXI_ARUSER_WIDTH" "C_AXI_ADDR_WIDTH" "C_AXIS_TYPE" "C_AXIS_TUSER_WIDTH" "C_AXIS_TSTRB_WIDTH" "C_AXIS_TKEEP_WIDTH" "C_AXIS_TID_WIDTH" "C_AXIS_TDEST_WIDTH" "C_AXIS_TDATA_WIDTH" "C_APPLICATION_TYPE_WRCH" "C_APPLICATION_TYPE_WDCH" "C_APPLICATION_TYPE_WACH" "C_APPLICATION_TYPE_RDCH" "C_APPLICATION_TYPE_RACH" "C_APPLICATION_TYPE_AXIS" "C_ADD_NGC_CONSTRAINT" "x_interface_parameter" "x_interface_info" "NotValidForBitStream" "x_core_info" "downgradeipidentifiedwarnings" "CHECK_LICENSE_TYPE" "ucontroller" "I_RAM" "ram" "I_RAM_ARBITER" "I_UART" "uart" "I_DMA" "dma" "I_ALU" "alu" "DMA_Ready" "RAM_DataOut" "I_CPU" "cpu" "load_data" "data_reg" "SEND_DATA" "data_send_end" "STOP_BIT" "HALF_BIT_DLY" "PULSE_END_OF_COUNT_HALF" "half_bit_cnt" "START_BIT" "half_bit_rstn" "bit_ctr_ena" "period_ctr_ena" "half_bit_ctr_ena" "bit_cnt" "RCV_DATA" "data_rcv_end" "PULSE_END_OF_COUNT" "period_cnt" "bit_end" "Data_Out" "I_FIFO" "Fifo_In" "I_SREG" "sreg" "Fifo_Wren" "RX_Load" "RX_Valid" "RXD" "I_UART_RX" "uart_rx" "TXD" "TX_Ready_i" "EOT" "TX_DataIn" "Data" "I_UART_TX" "TX_SPEED" "FREQ_CLK" "uart_tx" "Qout" "data_out" "gen_switches" "i" "bin2bcd_temperature" "BIN2BCD_PERIOD" "bin2bcd_cnt" "bin2bcd_mgt" "bin2bcd_done" "bin2bcd_temp" "bin2bcd_start" "I_BIN2BCD" "T_STAT" "CAL_OP" "LEVER_BASE" "SWITCH_BASE" "NEW_INST" "T_STAT_AUX" "CAL_OP_AUX" "LEVER_BASE_AUX10" "LEVER_BASE_AUX9" "LEVER_BASE_AUX8" "LEVER_BASE_AUX7" "LEVER_BASE_AUX6" "LEVER_BASE_AUX5" "LEVER_BASE_AUX4" "LEVER_BASE_AUX3" "LEVER_BASE_AUX2" "LEVER_BASE_AUX" "SWITCH_BASE_AUX8" "SWITCH_BASE_AUX7" "SWITCH_BASE_AUX6" "SWITCH_BASE_AUX5" "SWITCH_BASE_AUX4" "SWITCH_BASE_AUX3" "SWITCH_BASE_AUX2" "SWITCH_BASE_AUX" "DMA_TX_BUFFER_LSB_AUX" "DMA_TX_BUFFER_MSB_AUX" "NEW_INST_AUX" "DMA_RX_BUFFER_LSB_AUX" "DMA_RX_BUFFER_MID_AUX" "DMA_RX_BUFFER_MSB_AUX" "ram_arbiter" "DMA_Oen" "CPU_Oen" "DMA_Wen" "CPU_Wen" "DMA_Cs" "CPU_Cs" "DMA_Address" "CPU_Address" "RAM_Address" "DMA_DataOut" "CPU_DataOut" "RAM_DataIn" "DMA_Idle" "GRANT_DMA" "DMA_Bus_grant" "DMA_Bus_req" "GRANT_CPU" "GP" "GP_RAM_BASE" "REGS" "last_mem_space" "Temp" "Switches" "DataOut_regs" "Cs_regs" "I_REGS_RAM" "regs_ram" "DataOut_gp" "Cs_gp" "I_GP_RAM" "gp_ram" "mem" "RAM_DEPTH" "fifo_wrapper" "Empty" "empty" "Full" "full" "Dout" "dout" "Rden" "rd_en" "Wren" "wr_en" "Din" "din" "rst" "clk" "I_FIFO_GENERATOR_0" "fifo_generator_0" "DMA_TX_BUFFER_LSB" "SEND_LSB" "DMA_TX_BUFFER_MSB" "SEND_MSB" "DMA_END" "DMA_RX_BUFFER_LSB" "RECEIVE_LSB" "READ_LSB" "DMA_RX_BUFFER_MID" "RECEIVE_MID" "READ_MID" "DMA_RX_BUFFER_MSB" "RECEIVE_MSB" "READ_MSB" "BUS_REQUEST" "RX_ON" "TX_ON" "Enable_rx" "Enable_tx" "Dma_Idle" "RX_Pending" "TX_Start" "I_DMA_ARBITER" "dma_arbiter" "Bus_req_rx" "Wen" "Wena" "Cs_rx" "Data_Read" "Address_rx" "RX_Empty" "RX_Full" "RX_Data" "Dma_Rx_End" "Dma_End" "Ena_rx" "I_DMA_RX" "dma_rx" "Dma_Tx_Ready" "Dma_Ready" "Bus_req_tx" "Bus_req" "Oen" "Cs_tx" "Cs" "TX_Data" "TX_Valid" "Address_tx" "Address" "Dma_Tx_Start" "Bus_grant" "TX_Ready" "Databus" "Ena_tx" "Ena" "I_DMA_TX" "dma_tx" "ALU_DataIn" "DMA_Ack" "ROM_Data" "ROM_Addr" "DataIn" "TYPE_4" "TYPE_3" "TYPE_2" "TYPE_1" "DECODE" "FETCH" "WAIT_DMA" "DMA_Req" "load_inst" "execute_type3_inst" "ALU_DataOut" "DataOut" "RAM_Wen" "DST_MEM" "WR_SRC_ACC" "LD_SRC_INDXD_MEM" "READ_MEM" "RAM_Addr" "RAM_Oen" "RAM_Cs" "LD_SRC_MEM" "alu_data" "DST_ACC" "LD_SRC_CONSTANT" "execute_type2_inst" "JMP_COND" "rom_aux" "JMP_UNCOND" "decode_type4_inst" "DMA_Tx_Start" "decode_type3_inst" "DST_INDX" "DST_B" "DST_A" "LD_SRC_ACC" "decode_type2_inst" "EXECUTE" "addr_aux" "addr" "load_inst_auxbyte" "pc_ena" "decode_type1_inst" "next_state" "ALU_BIN2ASCII" "ALU_ASCII2BIN" "ALU_CMPL" "ALU_CMPG" "ALU_CMPE" "ALU_XOR" "ALU_OR" "ALU_AND" "ALU_SHIFTR" "ALU_SHIFTL" "ALU_SUB" "ALU_ADD" "rom_instruction" "bin2bcd" "DataBCD" "CHECK_DIGIT_INDEX" "bcd_digit" "ADD" "BCD_DONE" "CHECK_SHIFT_INDEX" "SHIFT" "DataBin" "Start" "IDLE" "state" "loop_count" "digit_idx" "databin_i" "bcd_i" "Done" "state_t" "DEC_DIGITS" "BIN_WIDTH" "FlagE" "FlagN" "FlagC" "FlagZ" "OutIndex" "Rst_n" "Clk" "op_oeacc" "op_bin2ascii" "ASCII_BINARY_9" "ASCII_BINARY_0" "op_ascii2bin" "op_cmpg" "op_cmpl" "op_cmpe" "op_xor" "op_or" "op_and" "op_shiftr" "op_shiftl" "op_sub" "OutB" "OutA" "op_add" "op_mvacc2b" "op_mvacc2a" "OutAcc" "op_mvacc2id" "op_ldid" "op_ldacc" "op_ldb" "InData" "op_lda" "nop" "ALU_op" "InE" "InN" "InC" "InZ" "InIndex" "InAcc" "InB" "InA" "EnE" "EnN" "EnC" "EnZ" "EnIndex" "EnAcc" "EnB" "EnA" "OutData" "alu_op" "global_pkg" "JTAG_USER_TDO4_GLBL" "JTAG_USER_TDO3_GLBL" "JTAG_USER_TDO2_GLBL" "JTAG_USER_TDO1_GLBL" "JTAG_SEL4_GLBL" "JTAG_SEL3_GLBL" "JTAG_SEL2_GLBL" "JTAG_SEL1_GLBL" "JTAG_RUNTEST_GLBL" "JTAG_UPDATE_GLBL" "JTAG_SHIFT_GLBL" "JTAG_RESET_GLBL" "JTAG_CAPTURE_GLBL" "JTAG_TRST_GLBL" "JTAG_TMS_GLBL" "JTAG_TDI_GLBL" "JTAG_TCK_GLBL" "JTAG_TDO_GLBL" "DI_GLBL" "DO_GLBL" "FCSBO_GLBL" "CCLKO_GLBL" "PROGB_GLBL" "PLL_LOCKG" "GWE" "glbl" nil "ASDF2" "ASD" "asdf_e" "DST_INDXD_MEM" "`__FILE__" "`__LINE" "`begin_keywords" "`celldefine" "`default_nettype" "`define" "`else" "`elsif" "`end_keywords" "`endcelldefine" "`endif" "`ifdef" "`ifndef" "`include" "`line" "`nounconnected_drive" "`pragma" "`resetall" "`timescale" "`unconnected_drive" "`undef" "`undefineall" "`case" "`default" "`endfor" "`endprotect" "`endswitch" "`endwhile" "`for" "`format" "`if" "`let" "`protect" "`switch" "`time_scale" "`uselib" "`while" "after" "alias" "always" "always_comb" "always_ff" "always_latch" "analog" "and" "assert" "assign" "assume" "automatic" "before" "begin" "bind" "bins" "binsof" "bit" "break" "buf" "bufif0" "bufif1" "byte" "case" "casex" "casez" "cell" "chandle" "class" "clocking" "cmos" "config" "const" "constraint" "context" "continue" "cover" "covergroup" "coverpoint" "cross" "deassign" "default" "defparam" "design" "disable" "dist" "do" "edge" "else" "end" "endcase" "endclass" "endclocking" "endconfig" "endfunction" "endgenerate" "endgroup" "endinterface" "endmodule" "endpackage" "endprimitive" "endprogram" "endproperty" "endspecify" "endsequence" "endtable" "endtask" "enum" "event" "expect" "export" "extends" "extern" "final" "first_match" "for" "force" "foreach" "forever" "fork" "forkjoin" "function" "generate" "genvar" "highz0" "highz1" "if" "iff" "ifnone" "ignore_bins" "illegal_bins" "import" "incdir" "include" "initial" "inout" "input" "inside" "instance" "int" "integer" "interface" "intersect" "join" "join_any" "join_none" "large" "liblist" "library" "local" "localparam" "logic" "longint" "macromodule" "mailbox" "matches" "medium" "modport" "module" "nand" "negedge" "new" "nmos" "nor" "noshowcancelled" "not" "notif0" "notif1" "null" "or" "output" "package" "packed" "parameter" "pmos" "posedge" "primitive" "priority" "program" "property" "protected" "pull0" "pull1" "pulldown" "pullup" "pulsestyle_onevent" "pulsestyle_ondetect" "pure" "rand" "randc" "randcase" "randsequence" "rcmos" "real" "realtime" "ref" "reg" "release" "repeat" "return" "rnmos" "rpmos" "rtran" "rtranif0" "rtranif1" "scalared" "semaphore" "sequence" "shortint" "shortreal" "showcancelled" "signed" "small" "solve" "specify" "specparam" "static" "string" "strong0" "strong1" "struct" "super" "supply0" "supply1" "table" "tagged" "task" "this" "throughout" "time" "timeprecision" "timeunit" "tran" "tranif0" "tranif1" "tri" "tri0" "tri1" "triand" "trior" "trireg" "type" "typedef" "union" "unique" "unsigned" "use" "uwire" "var" "vectored" "virtual" "void" "wait" "wait_order" "wand" "weak0" "weak1" "while" "wildcard" "wire" "with" "within" "wor" "xnor" "xor" "accept_on" "checker" "endchecker" "eventually" "global" "implies" "let" "nexttime" "reject_on" "restrict" "s_always" "s_eventually" "s_nexttime" "s_until" "s_until_with" "strong" "sync_accept_on" "sync_reject_on" "unique0" "until" "until_with" "untyped" "weak" "implements" "interconnect" "nettype" "soft" "connectmodule" "endconnectmodule")
	:annotation-function verilog-ext-capf-annotation-function :company-docsig identity))
 ((point-max "pac")
  (4658 4661
	("tb_uart" "read_from_fifo" "serial_tx" "I_UCONTROLLER" "I_TB_PROGRAM" "I_TB_CLOCKS" "tb_ram" "test_gp" "test_regs" "tempdata" "read_ram" "write_ram" "tb_program" "init_values" "tb_top" "tb_dma" "tx_dma" "wait_msb_send_lsb" "get_databus" "start_tx_dma" "rx_dma" "receive_3bytes" "receive_2bytes" "receive_1byte" "serial_rx" "BIT_CYCLES" "dma_req" "init_rom" "ROM" "tb_cpu" "tb_clocks" "tb_bin2bcd" "convert_binary2bcd" "data" "I_DUT" "$timeformat" "tb_alu" "$dumpvars" "$dumpfile" "do_xor" "xorB" "xorA" "do_or" "orB" "orA" "do_and" "andB" "andA" "do_sub" "subB" "subA" "do_add" "sumB" "sumA" "$time" "$display" "op_two_operands" "B" "A" "op_one_operand" "op" "execute_instruction" "DATA" "inst" "CYCLES" "reset_system" "DUT" "CLKT" "TOC_WIDTH" "ROC_WIDTH" "PRLD_int" "PRLD" "GTS_int" "GTS" "GSR_int" "GSR" "p_up_tmp" "GLBL" "\\rsync.rcc.wr_rst_reg_reg" "\\rsync.rcc.wr_rst_reg_i_1" "wr_rst_reg2" "\\rsync.rcc.wr_rst_reg2_reg" "wr_rst_reg1" "PRE" "\\rsync.rcc.wr_rst_reg1_reg" "FDPE" "CLK" "A3" "A2" "A1" "A0" "\\rsync.rcc.wr_rst_fb_reg[1]_srl4" "SRL16E" "srl_name" "srl_bus_name" "\\rsync.rcc.wr_rst_fb_reg[0]" "\\rsync.rcc.power_on_wr_rst_reg[5]" "\\rsync.rcc.power_on_wr_rst_reg[4]" "\\rsync.rcc.power_on_wr_rst_reg[3]" "\\rsync.rcc.power_on_wr_rst_reg[2]" "\\rsync.rcc.power_on_wr_rst_reg[1]" "R" "Q" "D" "CE" "C" "\\rsync.rcc.power_on_wr_rst_reg[0]" "FDRE" "KEEP" "ASYNC_REG" "i_7" "i_6" "i_5" "i_4" "power_on_rd_rst" "rd_rst_reg2" "rd_rst_reg1" "power_on_wr_rst" "I1" "wr_rst_reg" "\\gf18e1_inst.sngfifo18e1_i_1" "LUT2" "\\rsync.rcc.wr_rst_reg_i_1_n_0" "\\rsync.rcc.wr_rst_fb_reg_n_0_[0]" "\\rsync.rcc.wr_rst_fb_reg[1]_srl4_n_0" "\\gconvfifo.rf" "\\v7_bi_fifo.fblk" "\\g7ser_birst.rstbt" "fifo_generator_0_reset_builtin" "inst_fifo_gen" "fifo_generator_0_fifo_generator_v13_2_3_synth" "P" "VCC" "G" "GND" "\\<const1>" "\\<const0>" "\\gbi.bi" "fifo_generator_0_fifo_generator_v13_2_3_builtin" "fifo_generator_0_fifo_generator_top" "\\gextw[1].gnll_fifo.inst_extd" "fifo_generator_0_builtin_top_v6" "p_5_out" "WRERR" "WREN" "WRCOUNT" "WRCLK" "RSTREG" "RST" "REGCE" "p_4_out" "RDERR" "RDEN" "RDCOUNT" "RDCLK" "FULL" "EMPTY" "DOP" "DO" "DIP" "DI" "prog_full_fifo" "ALMOSTFULL" "prog_empty_fifo" "ALMOSTEMPTY" "\\gf18e1_inst.sngfifo18e1" "SRVAL" "SIM_DEVICE" "IS_WREN_INVERTED" "IS_WRCLK_INVERTED" "IS_RST_INVERTED" "IS_RSTREG_INVERTED" "IS_RDEN_INVERTED" "IS_RDCLK_INVERTED" "FIRST_WORD_FALL_THROUGH" "FIFO_MODE" "EN_SYN" "DO_REG" "DATA_WIDTH" "ALMOST_FULL_OFFSET" "ALMOST_EMPTY_OFFSET" "FIFO18E1" "box_type" "\\NLW_gf18e1_inst.sngfifo18e1_WRCOUNT_UNCONNECTED" "\\NLW_gf18e1_inst.sngfifo18e1_RDCOUNT_UNCONNECTED" "\\NLW_gf18e1_inst.sngfifo18e1_DOP_UNCONNECTED" "\\NLW_gf18e1_inst.sngfifo18e1_DO_UNCONNECTED" "\\gf18e1_inst.sngfifo18e1_n_9" "\\gf18e1_inst.sngfifo18e1_n_8" "\\gf18e1_inst.sngfifo18e1_n_65" "\\gf18e1_inst.sngfifo18e1_n_64" "\\gf18e1_inst.sngfifo18e1_n_53" "\\gf18e1_inst.sngfifo18e1_n_52" "\\gf18e1_inst.sngfifo18e1_n_51" "\\gf18e1_inst.sngfifo18e1_n_50" "\\gf18e1_inst.sngfifo18e1_n_49" "\\gf18e1_inst.sngfifo18e1_n_48" "\\gf18e1_inst.sngfifo18e1_n_47" "\\gf18e1_inst.sngfifo18e1_n_46" "\\gf18e1_inst.sngfifo18e1_n_29" "\\gf18e1_inst.sngfifo18e1_n_28" "\\gf18e1_inst.sngfifo18e1_n_27" "\\gf18e1_inst.sngfifo18e1_n_26" "\\gf18e1_inst.sngfifo18e1_n_25" "\\gf18e1_inst.sngfifo18e1_n_24" "\\gf18e1_inst.sngfifo18e1_n_23" "\\gf18e1_inst.sngfifo18e1_n_22" "\\gf18e1_inst.sngfifo18e1_n_21" "\\gf18e1_inst.sngfifo18e1_n_20" "\\gf18e1_inst.sngfifo18e1_n_17" "\\gf18e1_inst.sngfifo18e1_n_16" "\\gf18e1_inst.sngfifo18e1_n_15" "\\gf18e1_inst.sngfifo18e1_n_14" "\\gf18e1_inst.sngfifo18e1_n_13" "\\gf18e1_inst.sngfifo18e1_n_12" "\\gf18e1_inst.sngfifo18e1_n_11" "\\gf18e1_inst.sngfifo18e1_n_10" "dbr_as_reg" "i_3" "sbr_as_reg" "i_2" "dbr_d1" "i_1" "sbr_d1" "O" "I0" "i_0" "INIT" "LUT1" "\\gonep.inst_prim" "fifo_generator_0_builtin_prim_v6" "msgon" "async_reg" "rd_rst_i" "fifo_generator_0_builtin_extdepth_v6" "ORIG_REF_NAME" "NLW_U0_wr_rst_busy_UNCONNECTED" "wr_rst_busy" "wr_rst" "NLW_U0_wr_data_count_UNCONNECTED" "wr_data_count" "wr_clk" "NLW_U0_wr_ack_UNCONNECTED" "wr_ack" "NLW_U0_valid_UNCONNECTED" "valid" "NLW_U0_underflow_UNCONNECTED" "underflow" "srst" "sleep" "NLW_U0_sbiterr_UNCONNECTED" "sbiterr" "s_axis_tvalid" "s_axis_tuser" "s_axis_tstrb" "NLW_U0_s_axis_tready_UNCONNECTED" "s_axis_tready" "s_axis_tlast" "s_axis_tkeep" "s_axis_tid" "s_axis_tdest" "s_axis_tdata" "s_axi_wvalid" "s_axi_wuser" "s_axi_wstrb" "NLW_U0_s_axi_wready_UNCONNECTED" "s_axi_wready" "s_axi_wlast" "s_axi_wid" "s_axi_wdata" "NLW_U0_s_axi_rvalid_UNCONNECTED" "s_axi_rvalid" "NLW_U0_s_axi_ruser_UNCONNECTED" "s_axi_ruser" "NLW_U0_s_axi_rresp_UNCONNECTED" "s_axi_rresp" "s_axi_rready" "NLW_U0_s_axi_rlast_UNCONNECTED" "s_axi_rlast" "NLW_U0_s_axi_rid_UNCONNECTED" "s_axi_rid" "NLW_U0_s_axi_rdata_UNCONNECTED" "s_axi_rdata" "NLW_U0_s_axi_bvalid_UNCONNECTED" "s_axi_bvalid" "NLW_U0_s_axi_buser_UNCONNECTED" "s_axi_buser" "NLW_U0_s_axi_bresp_UNCONNECTED" "s_axi_bresp" "s_axi_bready" "NLW_U0_s_axi_bid_UNCONNECTED" "s_axi_bid" "s_axi_awvalid" "s_axi_awuser" "s_axi_awsize" "s_axi_awregion" "NLW_U0_s_axi_awready_UNCONNECTED" "s_axi_awready" "s_axi_awqos" "s_axi_awprot" "s_axi_awlock" "s_axi_awlen" "s_axi_awid" "s_axi_awcache" "s_axi_awburst" "s_axi_awaddr" "s_axi_arvalid" "s_axi_aruser" "s_axi_arsize" "s_axi_arregion" "NLW_U0_s_axi_arready_UNCONNECTED" "s_axi_arready" "s_axi_arqos" "s_axi_arprot" "s_axi_arlock" "s_axi_arlen" "s_axi_arid" "s_axi_arcache" "s_axi_arburst" "s_axi_araddr" "s_aresetn" "s_aclk_en" "s_aclk" "NLW_U0_rd_rst_busy_UNCONNECTED" "rd_rst_busy" "rd_rst" "NLW_U0_rd_data_count_UNCONNECTED" "rd_data_count" "rd_clk" "prog_full_thresh_negate" "prog_full_thresh_assert" "prog_full_thresh" "NLW_U0_prog_full_UNCONNECTED" "prog_full" "prog_empty_thresh_negate" "prog_empty_thresh_assert" "prog_empty_thresh" "NLW_U0_prog_empty_UNCONNECTED" "prog_empty" "NLW_U0_overflow_UNCONNECTED" "overflow" "NLW_U0_m_axis_tvalid_UNCONNECTED" "m_axis_tvalid" "NLW_U0_m_axis_tuser_UNCONNECTED" "m_axis_tuser" "NLW_U0_m_axis_tstrb_UNCONNECTED" "m_axis_tstrb" "m_axis_tready" "NLW_U0_m_axis_tlast_UNCONNECTED" "m_axis_tlast" "NLW_U0_m_axis_tkeep_UNCONNECTED" "m_axis_tkeep" "NLW_U0_m_axis_tid_UNCONNECTED" "m_axis_tid" "NLW_U0_m_axis_tdest_UNCONNECTED" "m_axis_tdest" "NLW_U0_m_axis_tdata_UNCONNECTED" "m_axis_tdata" "NLW_U0_m_axi_wvalid_UNCONNECTED" "m_axi_wvalid" "NLW_U0_m_axi_wuser_UNCONNECTED" "m_axi_wuser" "NLW_U0_m_axi_wstrb_UNCONNECTED" "m_axi_wstrb" "m_axi_wready" "NLW_U0_m_axi_wlast_UNCONNECTED" "m_axi_wlast" "NLW_U0_m_axi_wid_UNCONNECTED" "m_axi_wid" "NLW_U0_m_axi_wdata_UNCONNECTED" "m_axi_wdata" "m_axi_rvalid" "m_axi_ruser" "m_axi_rresp" "NLW_U0_m_axi_rready_UNCONNECTED" "m_axi_rready" "m_axi_rlast" "m_axi_rid" "m_axi_rdata" "m_axi_bvalid" "m_axi_buser" "m_axi_bresp" "NLW_U0_m_axi_bready_UNCONNECTED" "m_axi_bready" "m_axi_bid" "NLW_U0_m_axi_awvalid_UNCONNECTED" "m_axi_awvalid" "NLW_U0_m_axi_awuser_UNCONNECTED" "m_axi_awuser" "NLW_U0_m_axi_awsize_UNCONNECTED" "m_axi_awsize" "NLW_U0_m_axi_awregion_UNCONNECTED" "m_axi_awregion" "m_axi_awready" "NLW_U0_m_axi_awqos_UNCONNECTED" "m_axi_awqos" "NLW_U0_m_axi_awprot_UNCONNECTED" "m_axi_awprot" "NLW_U0_m_axi_awlock_UNCONNECTED" "m_axi_awlock" "NLW_U0_m_axi_awlen_UNCONNECTED" "m_axi_awlen" "NLW_U0_m_axi_awid_UNCONNECTED" "m_axi_awid" "NLW_U0_m_axi_awcache_UNCONNECTED" "m_axi_awcache" "NLW_U0_m_axi_awburst_UNCONNECTED" "m_axi_awburst" "NLW_U0_m_axi_awaddr_UNCONNECTED" "m_axi_awaddr" "NLW_U0_m_axi_arvalid_UNCONNECTED" "m_axi_arvalid" "NLW_U0_m_axi_aruser_UNCONNECTED" "m_axi_aruser" "NLW_U0_m_axi_arsize_UNCONNECTED" "m_axi_arsize" "NLW_U0_m_axi_arregion_UNCONNECTED" "m_axi_arregion" "m_axi_arready" "NLW_U0_m_axi_arqos_UNCONNECTED" "m_axi_arqos" "NLW_U0_m_axi_arprot_UNCONNECTED" "m_axi_arprot" "NLW_U0_m_axi_arlock_UNCONNECTED" "m_axi_arlock" "NLW_U0_m_axi_arlen_UNCONNECTED" "m_axi_arlen" "NLW_U0_m_axi_arid_UNCONNECTED" "m_axi_arid" "NLW_U0_m_axi_arcache_UNCONNECTED" "m_axi_arcache" "NLW_U0_m_axi_arburst_UNCONNECTED" "m_axi_arburst" "NLW_U0_m_axi_araddr_UNCONNECTED" "m_axi_araddr" "m_aclk_en" "m_aclk" "int_clk" "injectsbiterr" "injectdbiterr" "NLW_U0_dbiterr_UNCONNECTED" "dbiterr" "NLW_U0_data_count_UNCONNECTED" "data_count" "backup_marker" "backup" "NLW_U0_axis_wr_data_count_UNCONNECTED" "axis_wr_data_count" "NLW_U0_axis_underflow_UNCONNECTED" "axis_underflow" "NLW_U0_axis_sbiterr_UNCONNECTED" "axis_sbiterr" "NLW_U0_axis_rd_data_count_UNCONNECTED" "axis_rd_data_count" "axis_prog_full_thresh" "NLW_U0_axis_prog_full_UNCONNECTED" "axis_prog_full" "axis_prog_empty_thresh" "NLW_U0_axis_prog_empty_UNCONNECTED" "axis_prog_empty" "NLW_U0_axis_overflow_UNCONNECTED" "axis_overflow" "axis_injectsbiterr" "axis_injectdbiterr" "NLW_U0_axis_dbiterr_UNCONNECTED" "axis_dbiterr" "NLW_U0_axis_data_count_UNCONNECTED" "axis_data_count" "NLW_U0_axi_w_wr_data_count_UNCONNECTED" "axi_w_wr_data_count" "NLW_U0_axi_w_underflow_UNCONNECTED" "axi_w_underflow" "NLW_U0_axi_w_sbiterr_UNCONNECTED" "axi_w_sbiterr" "NLW_U0_axi_w_rd_data_count_UNCONNECTED" "axi_w_rd_data_count" "axi_w_prog_full_thresh" "NLW_U0_axi_w_prog_full_UNCONNECTED" "axi_w_prog_full" "axi_w_prog_empty_thresh" "NLW_U0_axi_w_prog_empty_UNCONNECTED" "axi_w_prog_empty" "NLW_U0_axi_w_overflow_UNCONNECTED" "axi_w_overflow" "axi_w_injectsbiterr" "axi_w_injectdbiterr" "NLW_U0_axi_w_dbiterr_UNCONNECTED" "axi_w_dbiterr" "NLW_U0_axi_w_data_count_UNCONNECTED" "axi_w_data_count" "NLW_U0_axi_r_wr_data_count_UNCONNECTED" "axi_r_wr_data_count" "NLW_U0_axi_r_underflow_UNCONNECTED" "axi_r_underflow" "NLW_U0_axi_r_sbiterr_UNCONNECTED" "axi_r_sbiterr" "NLW_U0_axi_r_rd_data_count_UNCONNECTED" "axi_r_rd_data_count" "axi_r_prog_full_thresh" "NLW_U0_axi_r_prog_full_UNCONNECTED" "axi_r_prog_full" "axi_r_prog_empty_thresh" "NLW_U0_axi_r_prog_empty_UNCONNECTED" "axi_r_prog_empty" "NLW_U0_axi_r_overflow_UNCONNECTED" "axi_r_overflow" "axi_r_injectsbiterr" "axi_r_injectdbiterr" "NLW_U0_axi_r_dbiterr_UNCONNECTED" "axi_r_dbiterr" "NLW_U0_axi_r_data_count_UNCONNECTED" "axi_r_data_count" "NLW_U0_axi_b_wr_data_count_UNCONNECTED" "axi_b_wr_data_count" "NLW_U0_axi_b_underflow_UNCONNECTED" "axi_b_underflow" "NLW_U0_axi_b_sbiterr_UNCONNECTED" "axi_b_sbiterr" "NLW_U0_axi_b_rd_data_count_UNCONNECTED" "axi_b_rd_data_count" "axi_b_prog_full_thresh" "NLW_U0_axi_b_prog_full_UNCONNECTED" "axi_b_prog_full" "axi_b_prog_empty_thresh" "NLW_U0_axi_b_prog_empty_UNCONNECTED" "axi_b_prog_empty" "NLW_U0_axi_b_overflow_UNCONNECTED" "axi_b_overflow" "axi_b_injectsbiterr" "axi_b_injectdbiterr" "NLW_U0_axi_b_dbiterr_UNCONNECTED" "axi_b_dbiterr" "NLW_U0_axi_b_data_count_UNCONNECTED" "axi_b_data_count" "NLW_U0_axi_aw_wr_data_count_UNCONNECTED" "axi_aw_wr_data_count" "NLW_U0_axi_aw_underflow_UNCONNECTED" "axi_aw_underflow" "NLW_U0_axi_aw_sbiterr_UNCONNECTED" "axi_aw_sbiterr" "NLW_U0_axi_aw_rd_data_count_UNCONNECTED" "axi_aw_rd_data_count" "axi_aw_prog_full_thresh" "NLW_U0_axi_aw_prog_full_UNCONNECTED" "axi_aw_prog_full" "axi_aw_prog_empty_thresh" "NLW_U0_axi_aw_prog_empty_UNCONNECTED" "axi_aw_prog_empty" "NLW_U0_axi_aw_overflow_UNCONNECTED" "axi_aw_overflow" "axi_aw_injectsbiterr" "axi_aw_injectdbiterr" "NLW_U0_axi_aw_dbiterr_UNCONNECTED" "axi_aw_dbiterr" "NLW_U0_axi_aw_data_count_UNCONNECTED" "axi_aw_data_count" "NLW_U0_axi_ar_wr_data_count_UNCONNECTED" "axi_ar_wr_data_count" "NLW_U0_axi_ar_underflow_UNCONNECTED" "axi_ar_underflow" "NLW_U0_axi_ar_sbiterr_UNCONNECTED" "axi_ar_sbiterr" "NLW_U0_axi_ar_rd_data_count_UNCONNECTED" "axi_ar_rd_data_count" "axi_ar_prog_full_thresh" "NLW_U0_axi_ar_prog_full_UNCONNECTED" "axi_ar_prog_full" "axi_ar_prog_empty_thresh" "NLW_U0_axi_ar_prog_empty_UNCONNECTED" "axi_ar_prog_empty" "NLW_U0_axi_ar_overflow_UNCONNECTED" "axi_ar_overflow" "axi_ar_injectsbiterr" "axi_ar_injectdbiterr" "NLW_U0_axi_ar_dbiterr_UNCONNECTED" "axi_ar_dbiterr" "NLW_U0_axi_ar_data_count_UNCONNECTED" "axi_ar_data_count" "NLW_U0_almost_full_UNCONNECTED" "almost_full" "NLW_U0_almost_empty_UNCONNECTED" "almost_empty" "U0" "fifo_generator_0_fifo_generator_v13_2_3" "C_WR_RESPONSE_LATENCY" "C_WR_PNTR_WIDTH_WRCH" "C_WR_PNTR_WIDTH_WDCH" "C_WR_PNTR_WIDTH_WACH" "C_WR_PNTR_WIDTH_RDCH" "C_WR_PNTR_WIDTH_RACH" "C_WR_PNTR_WIDTH_AXIS" "C_WR_PNTR_WIDTH" "C_WR_FREQ" "C_WR_DEPTH_WRCH" "C_WR_DEPTH_WDCH" "C_WR_DEPTH_WACH" "C_WR_DEPTH_RDCH" "C_WR_DEPTH_RACH" "C_WR_DEPTH_AXIS" "C_WR_DEPTH" "C_WR_DATA_COUNT_WIDTH" "C_WR_ACK_LOW" "C_WRCH_TYPE" "C_WDCH_TYPE" "C_WACH_TYPE" "C_VALID_LOW" "C_USE_PIPELINE_REG" "C_USE_FWFT_DATA_COUNT" "C_USE_FIFO16_FLAGS" "C_USE_EMBEDDED_REG" "C_USE_ECC_WRCH" "C_USE_ECC_WDCH" "C_USE_ECC_WACH" "C_USE_ECC_RDCH" "C_USE_ECC_RACH" "C_USE_ECC_AXIS" "C_USE_ECC" "C_USE_DOUT_RST" "C_USE_DEFAULT_SETTINGS" "C_USE_COMMON_UNDERFLOW" "C_USE_COMMON_OVERFLOW" "C_UNDERFLOW_LOW" "C_SYNCHRONIZER_STAGE" "C_SELECT_XPM" "C_REG_SLICE_MODE_WRCH" "C_REG_SLICE_MODE_WDCH" "C_REG_SLICE_MODE_WACH" "C_REG_SLICE_MODE_RDCH" "C_REG_SLICE_MODE_RACH" "C_REG_SLICE_MODE_AXIS" "C_RD_PNTR_WIDTH" "C_RD_FREQ" "C_RD_DEPTH" "C_RD_DATA_COUNT_WIDTH" "C_RDCH_TYPE" "C_RACH_TYPE" "C_PROG_FULL_TYPE_WRCH" "C_PROG_FULL_TYPE_WDCH" "C_PROG_FULL_TYPE_WACH" "C_PROG_FULL_TYPE_RDCH" "C_PROG_FULL_TYPE_RACH" "C_PROG_FULL_TYPE_AXIS" "C_PROG_FULL_TYPE" "C_PROG_FULL_THRESH_NEGATE_VAL" "C_PROG_FULL_THRESH_ASSERT_VAL_WRCH" "C_PROG_FULL_THRESH_ASSERT_VAL_WDCH" "C_PROG_FULL_THRESH_ASSERT_VAL_WACH" "C_PROG_FULL_THRESH_ASSERT_VAL_RDCH" "C_PROG_FULL_THRESH_ASSERT_VAL_RACH" "C_PROG_FULL_THRESH_ASSERT_VAL_AXIS" "C_PROG_FULL_THRESH_ASSERT_VAL" "C_PROG_EMPTY_TYPE_WRCH" "C_PROG_EMPTY_TYPE_WDCH" "C_PROG_EMPTY_TYPE_WACH" "C_PROG_EMPTY_TYPE_RDCH" "C_PROG_EMPTY_TYPE_RACH" "C_PROG_EMPTY_TYPE_AXIS" "C_PROG_EMPTY_TYPE" "C_PROG_EMPTY_THRESH_NEGATE_VAL" "C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH" "C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH" "C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH" "C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH" "C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH" "C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS" "C_PROG_EMPTY_THRESH_ASSERT_VAL" "C_PRIM_FIFO_TYPE_WRCH" "C_PRIM_FIFO_TYPE_WDCH" "C_PRIM_FIFO_TYPE_WACH" "C_PRIM_FIFO_TYPE_RDCH" "C_PRIM_FIFO_TYPE_RACH" "C_PRIM_FIFO_TYPE_AXIS" "C_PRIM_FIFO_TYPE" "C_PRELOAD_REGS" "C_PRELOAD_LATENCY" "C_POWER_SAVING_MODE" "C_OVERFLOW_LOW" "C_OPTIMIZATION_MODE" "C_MSGON_VAL" "C_MIF_FILE_NAME" "C_MEMORY_TYPE" "C_INTERFACE_TYPE" "C_INIT_WR_PNTR_VAL" "C_IMPLEMENTATION_TYPE_WRCH" "C_IMPLEMENTATION_TYPE_WDCH" "C_IMPLEMENTATION_TYPE_WACH" "C_IMPLEMENTATION_TYPE_RDCH" "C_IMPLEMENTATION_TYPE_RACH" "C_IMPLEMENTATION_TYPE_AXIS" "C_IMPLEMENTATION_TYPE" "C_HAS_WR_RST" "C_HAS_WR_DATA_COUNT" "C_HAS_WR_ACK" "C_HAS_VALID" "C_HAS_UNDERFLOW" "C_HAS_SRST" "C_HAS_SLAVE_CE" "C_HAS_RST" "C_HAS_RD_RST" "C_HAS_RD_DATA_COUNT" "C_HAS_PROG_FLAGS_WRCH" "C_HAS_PROG_FLAGS_WDCH" "C_HAS_PROG_FLAGS_WACH" "C_HAS_PROG_FLAGS_RDCH" "C_HAS_PROG_FLAGS_RACH" "C_HAS_PROG_FLAGS_AXIS" "C_HAS_OVERFLOW" "C_HAS_MEMINIT_FILE" "C_HAS_MASTER_CE" "C_HAS_INT_CLK" "C_HAS_DATA_COUNTS_WRCH" "C_HAS_DATA_COUNTS_WDCH" "C_HAS_DATA_COUNTS_WACH" "C_HAS_DATA_COUNTS_RDCH" "C_HAS_DATA_COUNTS_RACH" "C_HAS_DATA_COUNTS_AXIS" "C_HAS_DATA_COUNT" "C_HAS_BACKUP" "C_HAS_AXI_WUSER" "C_HAS_AXI_WR_CHANNEL" "C_HAS_AXI_RUSER" "C_HAS_AXI_RD_CHANNEL" "C_HAS_AXI_ID" "C_HAS_AXI_BUSER" "C_HAS_AXI_AWUSER" "C_HAS_AXI_ARUSER" "C_HAS_AXIS_TUSER" "C_HAS_AXIS_TSTRB" "C_HAS_AXIS_TREADY" "C_HAS_AXIS_TLAST" "C_HAS_AXIS_TKEEP" "C_HAS_AXIS_TID" "C_HAS_AXIS_TDEST" "C_HAS_AXIS_TDATA" "C_HAS_ALMOST_FULL" "C_HAS_ALMOST_EMPTY" "C_FULL_FLAGS_RST_VAL" "C_FAMILY" "C_ERROR_INJECTION_TYPE_WRCH" "C_ERROR_INJECTION_TYPE_WDCH" "C_ERROR_INJECTION_TYPE_WACH" "C_ERROR_INJECTION_TYPE_RDCH" "C_ERROR_INJECTION_TYPE_RACH" "C_ERROR_INJECTION_TYPE_AXIS" "C_ERROR_INJECTION_TYPE" "C_EN_SAFETY_CKT" "C_ENABLE_RST_SYNC" "C_ENABLE_RLOCS" "C_DOUT_WIDTH" "C_DOUT_RST_VAL" "C_DIN_WIDTH_WRCH" "C_DIN_WIDTH_WDCH" "C_DIN_WIDTH_WACH" "C_DIN_WIDTH_RDCH" "C_DIN_WIDTH_RACH" "C_DIN_WIDTH_AXIS" "C_DIN_WIDTH" "C_DEFAULT_VALUE" "C_DATA_COUNT_WIDTH" "C_COUNT_TYPE" "C_COMMON_CLOCK" "C_AXI_WUSER_WIDTH" "C_AXI_TYPE" "C_AXI_RUSER_WIDTH" "C_AXI_LOCK_WIDTH" "C_AXI_LEN_WIDTH" "C_AXI_ID_WIDTH" "C_AXI_DATA_WIDTH" "C_AXI_BUSER_WIDTH" "C_AXI_AWUSER_WIDTH" "C_AXI_ARUSER_WIDTH" "C_AXI_ADDR_WIDTH" "C_AXIS_TYPE" "C_AXIS_TUSER_WIDTH" "C_AXIS_TSTRB_WIDTH" "C_AXIS_TKEEP_WIDTH" "C_AXIS_TID_WIDTH" "C_AXIS_TDEST_WIDTH" "C_AXIS_TDATA_WIDTH" "C_APPLICATION_TYPE_WRCH" "C_APPLICATION_TYPE_WDCH" "C_APPLICATION_TYPE_WACH" "C_APPLICATION_TYPE_RDCH" "C_APPLICATION_TYPE_RACH" "C_APPLICATION_TYPE_AXIS" "C_ADD_NGC_CONSTRAINT" "x_interface_parameter" "x_interface_info" "NotValidForBitStream" "x_core_info" "downgradeipidentifiedwarnings" "CHECK_LICENSE_TYPE" "ucontroller" "I_RAM" "ram" "I_RAM_ARBITER" "I_UART" "uart" "I_DMA" "dma" "I_ALU" "alu" "DMA_Ready" "RAM_DataOut" "I_CPU" "cpu" "load_data" "data_reg" "SEND_DATA" "data_send_end" "STOP_BIT" "HALF_BIT_DLY" "PULSE_END_OF_COUNT_HALF" "half_bit_cnt" "START_BIT" "half_bit_rstn" "bit_ctr_ena" "period_ctr_ena" "half_bit_ctr_ena" "bit_cnt" "RCV_DATA" "data_rcv_end" "PULSE_END_OF_COUNT" "period_cnt" "bit_end" "Data_Out" "I_FIFO" "Fifo_In" "I_SREG" "sreg" "Fifo_Wren" "RX_Load" "RX_Valid" "RXD" "I_UART_RX" "uart_rx" "TXD" "TX_Ready_i" "EOT" "TX_DataIn" "Data" "I_UART_TX" "TX_SPEED" "FREQ_CLK" "uart_tx" "Qout" "data_out" "gen_switches" "i" "bin2bcd_temperature" "BIN2BCD_PERIOD" "bin2bcd_cnt" "bin2bcd_mgt" "bin2bcd_done" "bin2bcd_temp" "bin2bcd_start" "I_BIN2BCD" "T_STAT" "CAL_OP" "LEVER_BASE" "SWITCH_BASE" "NEW_INST" "T_STAT_AUX" "CAL_OP_AUX" "LEVER_BASE_AUX10" "LEVER_BASE_AUX9" "LEVER_BASE_AUX8" "LEVER_BASE_AUX7" "LEVER_BASE_AUX6" "LEVER_BASE_AUX5" "LEVER_BASE_AUX4" "LEVER_BASE_AUX3" "LEVER_BASE_AUX2" "LEVER_BASE_AUX" "SWITCH_BASE_AUX8" "SWITCH_BASE_AUX7" "SWITCH_BASE_AUX6" "SWITCH_BASE_AUX5" "SWITCH_BASE_AUX4" "SWITCH_BASE_AUX3" "SWITCH_BASE_AUX2" "SWITCH_BASE_AUX" "DMA_TX_BUFFER_LSB_AUX" "DMA_TX_BUFFER_MSB_AUX" "NEW_INST_AUX" "DMA_RX_BUFFER_LSB_AUX" "DMA_RX_BUFFER_MID_AUX" "DMA_RX_BUFFER_MSB_AUX" "ram_arbiter" "DMA_Oen" "CPU_Oen" "DMA_Wen" "CPU_Wen" "DMA_Cs" "CPU_Cs" "DMA_Address" "CPU_Address" "RAM_Address" "DMA_DataOut" "CPU_DataOut" "RAM_DataIn" "DMA_Idle" "GRANT_DMA" "DMA_Bus_grant" "DMA_Bus_req" "GRANT_CPU" "GP" "GP_RAM_BASE" "REGS" "last_mem_space" "Temp" "Switches" "DataOut_regs" "Cs_regs" "I_REGS_RAM" "regs_ram" "DataOut_gp" "Cs_gp" "I_GP_RAM" "gp_ram" "mem" "RAM_DEPTH" "fifo_wrapper" "Empty" "empty" "Full" "full" "Dout" "dout" "Rden" "rd_en" "Wren" "wr_en" "Din" "din" "rst" "clk" "I_FIFO_GENERATOR_0" "fifo_generator_0" "DMA_TX_BUFFER_LSB" "SEND_LSB" "DMA_TX_BUFFER_MSB" "SEND_MSB" "DMA_END" "DMA_RX_BUFFER_LSB" "RECEIVE_LSB" "READ_LSB" "DMA_RX_BUFFER_MID" "RECEIVE_MID" "READ_MID" "DMA_RX_BUFFER_MSB" "RECEIVE_MSB" "READ_MSB" "BUS_REQUEST" "RX_ON" "TX_ON" "Enable_rx" "Enable_tx" "Dma_Idle" "RX_Pending" "TX_Start" "I_DMA_ARBITER" "dma_arbiter" "Bus_req_rx" "Wen" "Wena" "Cs_rx" "Data_Read" "Address_rx" "RX_Empty" "RX_Full" "RX_Data" "Dma_Rx_End" "Dma_End" "Ena_rx" "I_DMA_RX" "dma_rx" "Dma_Tx_Ready" "Dma_Ready" "Bus_req_tx" "Bus_req" "Oen" "Cs_tx" "Cs" "TX_Data" "TX_Valid" "Address_tx" "Address" "Dma_Tx_Start" "Bus_grant" "TX_Ready" "Databus" "Ena_tx" "Ena" "I_DMA_TX" "dma_tx" "ALU_DataIn" "DMA_Ack" "ROM_Data" "ROM_Addr" "DataIn" "TYPE_4" "TYPE_3" "TYPE_2" "TYPE_1" "DECODE" "FETCH" "WAIT_DMA" "DMA_Req" "load_inst" "execute_type3_inst" "ALU_DataOut" "DataOut" "RAM_Wen" "DST_MEM" "WR_SRC_ACC" "LD_SRC_INDXD_MEM" "READ_MEM" "RAM_Addr" "RAM_Oen" "RAM_Cs" "LD_SRC_MEM" "alu_data" "DST_ACC" "LD_SRC_CONSTANT" "execute_type2_inst" "JMP_COND" "rom_aux" "JMP_UNCOND" "decode_type4_inst" "DMA_Tx_Start" "decode_type3_inst" "DST_INDX" "DST_B" "DST_A" "LD_SRC_ACC" "decode_type2_inst" "EXECUTE" "addr_aux" "addr" "load_inst_auxbyte" "pc_ena" "decode_type1_inst" "next_state" "ALU_BIN2ASCII" "ALU_ASCII2BIN" "ALU_CMPL" "ALU_CMPG" "ALU_CMPE" "ALU_XOR" "ALU_OR" "ALU_AND" "ALU_SHIFTR" "ALU_SHIFTL" "ALU_SUB" "ALU_ADD" "rom_instruction" "bin2bcd" "DataBCD" "CHECK_DIGIT_INDEX" "bcd_digit" "ADD" "BCD_DONE" "CHECK_SHIFT_INDEX" "SHIFT" "DataBin" "Start" "IDLE" "state" "loop_count" "digit_idx" "databin_i" "bcd_i" "Done" "state_t" "DEC_DIGITS" "BIN_WIDTH" "FlagE" "FlagN" "FlagC" "FlagZ" "OutIndex" "Rst_n" "Clk" "op_oeacc" "op_bin2ascii" "ASCII_BINARY_9" "ASCII_BINARY_0" "op_ascii2bin" "op_cmpg" "op_cmpl" "op_cmpe" "op_xor" "op_or" "op_and" "op_shiftr" "op_shiftl" "op_sub" "OutB" "OutA" "op_add" "op_mvacc2b" "op_mvacc2a" "OutAcc" "op_mvacc2id" "op_ldid" "op_ldacc" "op_ldb" "InData" "op_lda" "nop" "ALU_op" "InE" "InN" "InC" "InZ" "InIndex" "InAcc" "InB" "InA" "EnE" "EnN" "EnC" "EnZ" "EnIndex" "EnAcc" "EnB" "EnA" "OutData" "alu_op" "global_pkg" "JTAG_USER_TDO4_GLBL" "JTAG_USER_TDO3_GLBL" "JTAG_USER_TDO2_GLBL" "JTAG_USER_TDO1_GLBL" "JTAG_SEL4_GLBL" "JTAG_SEL3_GLBL" "JTAG_SEL2_GLBL" "JTAG_SEL1_GLBL" "JTAG_RUNTEST_GLBL" "JTAG_UPDATE_GLBL" "JTAG_SHIFT_GLBL" "JTAG_RESET_GLBL" "JTAG_CAPTURE_GLBL" "JTAG_TRST_GLBL" "JTAG_TMS_GLBL" "JTAG_TDI_GLBL" "JTAG_TCK_GLBL" "JTAG_TDO_GLBL" "DI_GLBL" "DO_GLBL" "FCSBO_GLBL" "CCLKO_GLBL" "PROGB_GLBL" "PLL_LOCKG" "GWE" "glbl" nil "ASDF2" "ASD" "asdf_e" "DST_INDXD_MEM" "`__FILE__" "`__LINE" "`begin_keywords" "`celldefine" "`default_nettype" "`define" "`else" "`elsif" "`end_keywords" "`endcelldefine" "`endif" "`ifdef" "`ifndef" "`include" "`line" "`nounconnected_drive" "`pragma" "`resetall" "`timescale" "`unconnected_drive" "`undef" "`undefineall" "`case" "`default" "`endfor" "`endprotect" "`endswitch" "`endwhile" "`for" "`format" "`if" "`let" "`protect" "`switch" "`time_scale" "`uselib" "`while" "after" "alias" "always" "always_comb" "always_ff" "always_latch" "analog" "and" "assert" "assign" "assume" "automatic" "before" "begin" "bind" "bins" "binsof" "bit" "break" "buf" "bufif0" "bufif1" "byte" "case" "casex" "casez" "cell" "chandle" "class" "clocking" "cmos" "config" "const" "constraint" "context" "continue" "cover" "covergroup" "coverpoint" "cross" "deassign" "default" "defparam" "design" "disable" "dist" "do" "edge" "else" "end" "endcase" "endclass" "endclocking" "endconfig" "endfunction" "endgenerate" "endgroup" "endinterface" "endmodule" "endpackage" "endprimitive" "endprogram" "endproperty" "endspecify" "endsequence" "endtable" "endtask" "enum" "event" "expect" "export" "extends" "extern" "final" "first_match" "for" "force" "foreach" "forever" "fork" "forkjoin" "function" "generate" "genvar" "highz0" "highz1" "if" "iff" "ifnone" "ignore_bins" "illegal_bins" "import" "incdir" "include" "initial" "inout" "input" "inside" "instance" "int" "integer" "interface" "intersect" "join" "join_any" "join_none" "large" "liblist" "library" "local" "localparam" "logic" "longint" "macromodule" "mailbox" "matches" "medium" "modport" "module" "nand" "negedge" "new" "nmos" "nor" "noshowcancelled" "not" "notif0" "notif1" "null" "or" "output" "package" "packed" "parameter" "pmos" "posedge" "primitive" "priority" "program" "property" "protected" "pull0" "pull1" "pulldown" "pullup" "pulsestyle_onevent" "pulsestyle_ondetect" "pure" "rand" "randc" "randcase" "randsequence" "rcmos" "real" "realtime" "ref" "reg" "release" "repeat" "return" "rnmos" "rpmos" "rtran" "rtranif0" "rtranif1" "scalared" "semaphore" "sequence" "shortint" "shortreal" "showcancelled" "signed" "small" "solve" "specify" "specparam" "static" "string" "strong0" "strong1" "struct" "super" "supply0" "supply1" "table" "tagged" "task" "this" "throughout" "time" "timeprecision" "timeunit" "tran" "tranif0" "tranif1" "tri" "tri0" "tri1" "triand" "trior" "trireg" "type" "typedef" "union" "unique" "unsigned" "use" "uwire" "var" "vectored" "virtual" "void" "wait" "wait_order" "wand" "weak0" "weak1" "while" "wildcard" "wire" "with" "within" "wor" "xnor" "xor" "accept_on" "checker" "endchecker" "eventually" "global" "implies" "let" "nexttime" "reject_on" "restrict" "s_always" "s_eventually" "s_nexttime" "s_until" "s_until_with" "strong" "sync_accept_on" "sync_reject_on" "unique0" "until" "until_with" "untyped" "weak" "implements" "interconnect" "nettype" "soft" "connectmodule" "endconnectmodule")
	:annotation-function verilog-ext-capf-annotation-function :company-docsig identity)))
