$date
2025-01-13T07:13+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module Top $end
 $var wire 2 ! io_mainLight $end
 $var wire 3 " stateReg $end
 $var wire 1 # io_timestate $end
 $var wire 1 $ io_minorcar $end
 $var wire 1 % clock $end
 $var wire 2 & io_minorLight $end
 $var wire 1 ' reset $end
$upscope $end
$enddefinitions $end
$dumpvars
0#
b00 &
0$
b000 "
0%
0'
b00 !
$end
#0
b10 !
1'
#1
1%
#6
0%
0'
#11
1%
#16
0%
#21
1%
#26
0%
#31
1%
#36
0%
#41
1%
#46
0%
#51
1%
#56
0%
#61
1%
#66
0%
#71
1%
#76
0%
#81
1%
#86
0%
#91
1%
#96
0%
#101
1%
#106
1$
0%
#111
b01 !
b001 "
1%
#116
1#
0%
#121
b00 !
b010 "
1%
#126
0%
#131
b011 "
1%
b10 &
#136
0$
0%
#141
b100 "
1%
b01 &
#146
0%
#151
b10 !
b000 "
1%
b00 &
#156
0#
0%
#161
1%
#166
0%
#171
1%
#176
0%
#181
1%
#186
0%
#191
1%
#196
0%
#201
1%
#206
0%
#211
1%
#216
0%
#221
1%
#226
0%
#231
1%
#236
0%
#241
1%
#246
0%
#251
1%
#256
0%
