* Name of circuit:  circuits/s344.bench
* Primary inputs :
  START B0 B1 B2 B3 A0 A1 A2 A3 CT2 CT1 CT0 ACVQN3 
  ACVQN2 ACVQN1 ACVQN0 MRVQN3 MRVQN2 MRVQN1 MRVQN0 AX3 AX2 AX1 AX0 
  
* Primary outputs:
  P7_EXTRA P6_EXTRA P5_EXTRA P4_EXTRA P3_EXTRA P2_EXTRA P1_EXTRA P0_EXTRA READY_EXTRA AM3 AM2 AM1 AM0 
  CNTVCON2 ACVG1VD1 ACVG2VD1 ACVG4VD1 ACVG3VD1 CNTVCO2 CNTVG3VD CNTVG2VD CNTVG1VD MRVG4VD MRVG3VD 
  MRVG2VD MRVG1VD 
  

* Test patterns and fault free responses:

   1: 000000100101110100001011 00101111110111101101010000
   2: 001101011110010110110110 10100100001101011001111101
   3: 011110111101100010001101 01110111111011001001011000
   4: 000110111001000011001111 11110011011111000000101110
   5: 100010100001011111111100 10000000011001111100001111
   6: 011111011100101001100110 01011001001101011001010011
   7: 001011001111010101100111 10101001001110110110000011
   8: 000100000000001001001010 11011011000001010000011011
   9: 001010011010111101100111 00001001001111001100110011
  10: 110001011000011100010001 10001110011011111100001110
  11: 111000001000011011110110 10010000010001111100001100
  12: 001110111000101101000111 01001011011101111000010001
  13: 000111101011000001100101 11111001001011100101001011
  14: 110110111111000101100000 11101001000000111110001011
  15: 011010010011100011001010 01110011010101110101000110
  16: 000011101100001010100001 11010101000011001001011101
  17: 010110100011110111111110 00100000011101011101001111
  18: 100101111101001111001001 11000011110011111100001100
  19: 010100000011011100001001 10001111010011110101000000
  20: 011000000101111111110110 00000000101101111101011111
  21: 001001010001100011010101 01110010001011001100100110
  22: 000101111111111011101011 00010001010110101010001111
