

================================================================
== Vitis HLS Report for 'DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2'
================================================================
* Date:           Fri Jun  2 02:54:21 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        DNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  9.663 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      102|      102|  3.060 us|  3.060 us|  102|  102|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1_VITIS_LOOP_19_2  |      100|      100|         2|          1|          1|   100|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    110|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      25|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      25|    182|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln18_1_fu_114_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln18_fu_126_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln19_fu_215_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln20_1_fu_194_p2     |         +|   0|  0|  13|           5|           5|
    |add_ln20_2_fu_174_p2     |         +|   0|  0|   7|           7|           7|
    |add_ln20_3_fu_184_p2     |         +|   0|  0|   7|           7|           7|
    |add_ln20_fu_204_p2       |         +|   0|  0|  14|           7|           7|
    |icmp_ln18_fu_108_p2      |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln19_fu_132_p2      |      icmp|   0|  0|   9|           4|           4|
    |select_ln18_1_fu_146_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln18_fu_138_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 110|          55|          46|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_p_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_q_load               |   9|          2|    4|          8|
    |indvar_flatten_fu_60                  |   9|          2|    7|         14|
    |p_fu_56                               |   9|          2|    4|          8|
    |q_fu_52                               |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln20_3_reg_269       |  7|   0|    7|          0|
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |indvar_flatten_fu_60     |  7|   0|    7|          0|
    |p_fu_56                  |  4|   0|    4|          0|
    |q_fu_52                  |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 25|   0|   25|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2|  return value|
|temp_input_address0  |  out|    7|   ap_memory|                                    temp_input|         array|
|temp_input_ce0       |  out|    1|   ap_memory|                                    temp_input|         array|
|temp_input_we0       |  out|    1|   ap_memory|                                    temp_input|         array|
|temp_input_d0        |  out|   32|   ap_memory|                                    temp_input|         array|
|input_r_address0     |  out|    7|   ap_memory|                                       input_r|         array|
|input_r_ce0          |  out|    1|   ap_memory|                                       input_r|         array|
|input_r_q0           |   in|   32|   ap_memory|                                       input_r|         array|
+---------------------+-----+-----+------------+----------------------------------------------+--------------+

