Active-HDL 13.0.375.8320 2023-05-31 21:26:36

Elaboration top modules:
Architecture                  testbench(my_example_tb)


------------------------------------------------------------------------------------------------
Entity        | Architecture | Library | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------
my_example_tb | testbench    | q1      |      | 13.0.375.8320 (Windows64) | -O3
my_example    | behave       | q1      |      | 13.0.375.8320 (Windows64) | -O3
------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------
VHDL Package                 | Library | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------
standard                     | std     |      |                           | <unavailable>
TEXTIO                       | std     |      | 13.0.375.8320 (Windows64) |  -2019
std_logic_1164               | ieee    |      | 13.0.375.8320 (Windows64) |  -2008
NUMERIC_STD                  | ieee    |      | 13.0.375.8320 (Windows64) |  -2008
my_array                     | q1      |      | 13.0.375.8320 (Windows64) | -O3
------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------
Library                      | Comment
------------------------------------------------------------------------------------------------
ieee                         | Standard IEEE packages library
q1                           | None
std                          | Standard VHDL library
------------------------------------------------------------------------------------------------
