# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2022.06
# platform  : Linux 4.18.0-513.9.1.el8_9.x86_64
# version   : 2022.06p002 64 bits
# build date: 2022.08.24 16:38:21 UTC
# ----------------------------------------
# started   : 2024-04-10 13:26:10 CDT
# hostname  : pal-achieve-06.(none)
# pid       : 160507
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:37005' '-nowindow' '-style' 'windows' '-data' 'AAABFnicJY/BasJAFEVPKIhIKX5Av0BQilBw4UIKdlEqSgpug9ZUUtSEmlRw46/6J/FknGHuu/Pem3fvRMD4Utc1YT2chS6fzIiZinOWRvjglSEjXpjwzYoNKQdZSkVmHHCSrzlSkvMnH5jfuTP7cvFoJvVddVeKrvfIOBJanif6oTVhG4ZC28wPBf/yZ95ZaCZRJFMk1sTekaXiO+sdewuFc369Pcqa+lvohZ7VVbCTazRx/kFDlS+KYLcM1hK/+9V4ugFHPSw1' '-proj' '/home/vpulav2/Work/Jasper/bitRam/ramBit/sessionLogs/session_0' '-init' '-hidden' '/home/vpulav2/Work/Jasper/bitRam/ramBit/.tmp/.initCmds.tcl' 'FPV_bitRam.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2022 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /home/vpulav2/Work/Jasper/bitRam/ramBit/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/home/vpulav2/.config/cadence/jasper.conf".
% # ----------------------------------------
% #  Copyright (c) 2017 Cadence Design Systems, Inc. All Rights
% #  Reserved.  Unpublished -- rights reserved under the copyright 
% #  laws of the United States.
% # ----------------------------------------
% 
% # Analyze design under verification files
% set ROOT_PATH ./
./
% set RTL_PATH ${ROOT_PATH}
./
% set PROP_PATH ${ROOT_PATH}
./
% 
% analyze -v2k \
  ${RTL_PATH}/ramBit.v
[-- (VERI-1482)] Analyzing Verilog file './/ramBit.v'
[INFO (VERI-1328)] .//ramBit.v(41): analyzing included file './/timescale.v'
[INFO (VERI-1328)] .//ramBit.v(42): analyzing included file './/defines.v'
% #  ${RTL_PATH}/port_select.v \
#  ${RTL_PATH}/bridge.v \
#  ${RTL_PATH}/egress.v \
#  ${RTL_PATH}/ingress.v \
#  ${RTL_PATH}/top.v
% 
% # Analyze property files
% analyze -sva \
  ${RTL_PATH}/bindings.sva \
  ${RTL_PATH}/property.sva
[-- (VERI-1482)] Analyzing Verilog file '/tools/Cadence/Jasper/jasper_2022.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './/bindings.sva'
[-- (VERI-1482)] Analyzing Verilog file './/property.sva'
[INFO (VERI-1328)] .//property.sva(1): analyzing included file './/defines.v'
[WARN (VERI-2190)] .//property.sva(738): extra semicolon in $unit (global) scope
%   
% # Elaborate design and properties
% elaborate -top bitRam
INFO (ISW003): Top module name is "bitRam".
[INFO (HIER-8002)] .//ramBit.v(93): Disabling old hierarchical reference handler
[WARN (VERI-2435)] .//bindings.sva(9): port 'bitRam' is not connected on this instance
[INFO (VERI-1018)] .//property.sva(3): compiling module 'i_bitRam'
[INFO (VERI-1018)] .//ramBit.v(44): compiling module 'bitRam'
[WARN (VERI-1142)] .//ramBit.v(62): system task 'write' is ignored for synthesis
[WARN (VERI-8028)] .//bindings.sva(1): missing/open ports on instance v_bitRam of module i_bitRam
[WARN (VDB-1013)] .//bindings.sva(9): input port 'bitRam[127]' is not connected on this instance
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IMDS005): Number of multiple-driven bits in design: 1. Use "get_design_info -list multiple_driven" for more information.
bitRam
[<embedded>] % 
[<embedded>] % # Set up Clocks and Resets
[<embedded>] % clock clk
[<embedded>] % reset reset
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
[<embedded>] % 
[<embedded>] % # Get design information to check general complexity
[<embedded>] % get_design_info
Statistics [for instance "bitRam"]
--------------------------
# Flops:         1 (4120) (3990 property flop bits)
# Latches:       0 (0)
# Gates:         19985 (194126)
# Nets:          20054
# Ports:         7
# RTL Lines:     786
# RTL Instances: 2
# Embedded Assumptions: 0
# Embedded Assertions:  588
# Embedded Covers:      588
4120
[<embedded>] % 
[<embedded>] % # Prove properties
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3NZbhPDfiY2AbBQnsjfOxn6c+6e6yL+/e8fYmWaKaTqwEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
INFO (IPF036): Starting proof on task: "<embedded>", 1176 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 0 of 128 design flops, 0 of 0 design latches, 5168 of 5168 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom4: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom5: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom6: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Ncustom7: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom8: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_37" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_39" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_42" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_43" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_46" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_49" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_54" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_55" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_56" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_69" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_73" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_76" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_80" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_83" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_88" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_98" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_121" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_125" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_129" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_130" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_136" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_294" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_294:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_295:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_353" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_353:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_354:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_514:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_517" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_517:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_518:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_569:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 32 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.076s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_295" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_335" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_335:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_336" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_336:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_337" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_337:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_354" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_374" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_374:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_375" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_375:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_376" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_376:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_511" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_511:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_514" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_518" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_527" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_527:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_528" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_528:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_529" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_529:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_547" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_547:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_548" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_548:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_550" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_550:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_569" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_570" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_570:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_571" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_571:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 35 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "bitRam.v_bitRam.assert_a19" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "bitRam.v_bitRam.assert_a19:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_38:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_40:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_44:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_48:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_60:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_70:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_71:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_100:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "bitRam.v_bitRam._assert_111:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_36" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_38" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_44" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_71" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.05 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "bitRam.v_bitRam._assert_59" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 3	[0.06 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.27 s
0.0.N: Identified and disabled 17 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1086
0: ProofGrid is starting event handling
0.0.N: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Hp: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Ht: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.B: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.B: Proofgrid shell started at 160603@pal-achieve-06(local) jg_160507_pal-achieve-06_1
0.0.Ht: Proofgrid shell started at 160588@pal-achieve-06(local) jg_160507_pal-achieve-06_1
0.0.Hp: Proofgrid shell started at 160572@pal-achieve-06(local) jg_160507_pal-achieve-06_1
0.0.N: Proofgrid shell started at 160571@pal-achieve-06(local) jg_160507_pal-achieve-06_1
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "bitRam.v_bitRam.assert_a22"	[0.00 s].
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "bitRam.v_bitRam.assert_a22"	[0.00 s].
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: A trace with 2 cycles was found. [0.03 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam.assert_a22" in 0.10 s.
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam.assert_a22:precondition1" was covered in 2 cycles in 0.10 s by the incidental trace "bitRam.v_bitRam.assert_a22".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_35:precondition1" was covered in 1 cycles in 0.10 s by the incidental trace "bitRam.v_bitRam.assert_a22".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_39:precondition1" was covered in 1 cycles in 0.10 s by the incidental trace "bitRam.v_bitRam.assert_a22".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_46:precondition1" was covered in 1 cycles in 0.10 s by the incidental trace "bitRam.v_bitRam.assert_a22".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_50:precondition1" was covered in 2 cycles in 0.10 s by the incidental trace "bitRam.v_bitRam.assert_a22".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_55:precondition1" was covered in 1 cycles in 0.10 s by the incidental trace "bitRam.v_bitRam.assert_a22".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_58:precondition1" was covered in 1 cycles in 0.10 s by the incidental trace "bitRam.v_bitRam.assert_a22".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_62:precondition1" was covered in 2 cycles in 0.10 s by the incidental trace "bitRam.v_bitRam.assert_a22".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_66:precondition1" was covered in 1 cycles in 0.10 s by the incidental trace "bitRam.v_bitRam.assert_a22".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_80:precondition1" was covered in 1 cycles in 0.10 s by the incidental trace "bitRam.v_bitRam.assert_a22".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_84:precondition1" was covered in 2 cycles in 0.10 s by the incidental trace "bitRam.v_bitRam.assert_a22".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_91:precondition1" was covered in 1 cycles in 0.10 s by the incidental trace "bitRam.v_bitRam.assert_a22".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_96:precondition1" was covered in 2 cycles in 0.10 s by the incidental trace "bitRam.v_bitRam.assert_a22".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_105:precondition1" was covered in 2 cycles in 0.10 s by the incidental trace "bitRam.v_bitRam.assert_a22".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_110:precondition1" was covered in 1 cycles in 0.10 s by the incidental trace "bitRam.v_bitRam.assert_a22".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_131:precondition1" was covered in 1 cycles in 0.10 s by the incidental trace "bitRam.v_bitRam.assert_a22".
0.0.N: Stopped processing property "bitRam.v_bitRam.assert_a22"	[0.10 s].
0.0.N: Starting proof for property "bitRam.v_bitRam.assert_a10"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam.assert_a10" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam.assert_a10:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "bitRam.v_bitRam.assert_a10".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam._assert_87" in 0.00 s by the incidental trace "bitRam.v_bitRam.assert_a10".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_87:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "bitRam.v_bitRam.assert_a10".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam._assert_120" in 0.00 s by the incidental trace "bitRam.v_bitRam.assert_a10".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_120:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "bitRam.v_bitRam.assert_a10".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam._assert_140" in 0.00 s by the incidental trace "bitRam.v_bitRam.assert_a10".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_140:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "bitRam.v_bitRam.assert_a10".
0.0.N: Stopped processing property "bitRam.v_bitRam.assert_a10"	[0.01 s].
0.0.N: Starting proof for property "bitRam.v_bitRam.assert_a14"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam.assert_a14" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam.assert_a14:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "bitRam.v_bitRam.assert_a14".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_81:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "bitRam.v_bitRam.assert_a14".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_93:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "bitRam.v_bitRam.assert_a14".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_99:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "bitRam.v_bitRam.assert_a14".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_115:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "bitRam.v_bitRam.assert_a14".
0.0.N: Stopped processing property "bitRam.v_bitRam.assert_a14"	[0.01 s].
0.0.N: Starting proof for property "bitRam.v_bitRam.assert_a16"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam.assert_a16" in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam.assert_a16:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam.assert_a16".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam.assert_a15" in 0.01 s by the incidental trace "bitRam.v_bitRam.assert_a16".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam.assert_a15:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam.assert_a16".
0.0.N: Stopped processing property "bitRam.v_bitRam.assert_a16"	[0.01 s].
0.0.N: Starting proof for property "bitRam.v_bitRam.assert_a13"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam.assert_a13" in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam.assert_a13:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam.assert_a13".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_47:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam.assert_a13".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_49:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam.assert_a13".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_64:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam.assert_a13".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_67:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam.assert_a13".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_76:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam.assert_a13".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_92:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam.assert_a13".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_95:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam.assert_a13".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_98:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam.assert_a13".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_116:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam.assert_a13".
0.0.N: Stopped processing property "bitRam.v_bitRam.assert_a13"	[0.01 s].
0.0.N: Starting proof for property "bitRam.v_bitRam.assert_a20"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "bitRam.v_bitRam.assert_a20" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam.assert_a20:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "bitRam.v_bitRam.assert_a20".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "bitRam.v_bitRam.assert_a17" in 0.00 s by the incidental trace "bitRam.v_bitRam.assert_a20".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam.assert_a17:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "bitRam.v_bitRam.assert_a20".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_36:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "bitRam.v_bitRam.assert_a20".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_41:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "bitRam.v_bitRam.assert_a20".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_57:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "bitRam.v_bitRam.assert_a20".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_61:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "bitRam.v_bitRam.assert_a20".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_78:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "bitRam.v_bitRam.assert_a20".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_109:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "bitRam.v_bitRam.assert_a20".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_112:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "bitRam.v_bitRam.assert_a20".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_139:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "bitRam.v_bitRam.assert_a20".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "bitRam.v_bitRam._assert_225" in 0.00 s by the incidental trace "bitRam.v_bitRam.assert_a20".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_45:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "bitRam.v_bitRam.assert_a20".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_79:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "bitRam.v_bitRam.assert_a20".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_225:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "bitRam.v_bitRam.assert_a20".
0.0.N: Stopped processing property "bitRam.v_bitRam.assert_a20"	[0.01 s].
0.0.N: Starting proof for property "bitRam.v_bitRam.assert_a9"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam.assert_a9" in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam.assert_a9:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam.assert_a9".
0: ProofGrid usable level: 1025
0.0.N: Stopped processing property "bitRam.v_bitRam.assert_a9"	[0.01 s].
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_35" was proven in 0.17 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_40" was proven in 0.17 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_41" was proven in 0.17 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_45" was proven in 0.17 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_47" was proven in 0.17 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_48" was proven in 0.17 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_50" was proven in 0.17 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_51" was proven in 0.17 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_52" was proven in 0.17 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_53" was proven in 0.17 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_57" was proven in 0.17 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_58" was proven in 0.17 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_60" was proven in 0.17 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_61" was proven in 0.17 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_62" was proven in 0.17 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_63" was proven in 0.17 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_64" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_65" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_66" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_67" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_68" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_70" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_72" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_74" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_75" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_77" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_78" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_79" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_81" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_82" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_84" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_85" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_86" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_89" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_90" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_91" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_92" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_93" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_94" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_95" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_96" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_97" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_99" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_100" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_101" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_102" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_103" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_104" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_105" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_106" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_107" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_108" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_109" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_110" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_111" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_112" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_113" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_114" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_115" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_116" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_117" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_118" was proven in 0.18 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_119" was proven in 0.19 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_122" was proven in 0.19 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_123" was proven in 0.19 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_124" was proven in 0.19 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_126" was proven in 0.19 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_127" was proven in 0.19 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_128" was proven in 0.19 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_131" was proven in 0.19 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_132" was proven in 0.19 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_133" was proven in 0.19 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_134" was proven in 0.19 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_135" was proven in 0.19 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_137" was proven in 0.19 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_138" was proven in 0.19 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.Hp: The property "bitRam.v_bitRam._assert_139" was proven in 0.19 s.
0.0.Hp: Trace Attempt  1	[0.31 s]
0.0.Hp: A trace with 1 cycles was found. [0.31 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "bitRam.v_bitRam.assert_a28" in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.v_bitRam.assert_a28:precondition1" was covered in 1 cycles in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.v_bitRam._assert_43:precondition1" was covered in 1 cycles in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.v_bitRam._assert_53:precondition1" was covered in 1 cycles in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.v_bitRam._assert_59:precondition1" was covered in 1 cycles in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.v_bitRam._assert_63:precondition1" was covered in 1 cycles in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.v_bitRam._assert_69:precondition1" was covered in 1 cycles in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.v_bitRam._assert_74:precondition1" was covered in 1 cycles in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.v_bitRam._assert_102:precondition1" was covered in 1 cycles in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.v_bitRam._assert_106:precondition1" was covered in 1 cycles in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.v_bitRam._assert_107:precondition1" was covered in 1 cycles in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.v_bitRam._assert_119:precondition1" was covered in 1 cycles in 0.20 s.
0.0.Hp: A trace with 1 cycles was found. [0.31 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "bitRam.v_bitRam.assert_a30" in 0.21 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.v_bitRam.assert_a30:precondition1" was covered in 1 cycles in 0.21 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.v_bitRam._assert_132:precondition1" was covered in 1 cycles in 0.21 s.
0.0.Ht: Trace Attempt  1	[0.23 s]
0.0.Ht: A trace with 1 cycles was found. [0.24 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "bitRam.v_bitRam.assert_a26" in 0.11 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam.assert_a26:precondition1" was covered in 1 cycles in 0.11 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_73:precondition1" was covered in 1 cycles in 0.11 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_114:precondition1" was covered in 1 cycles in 0.11 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_129:precondition1" was covered in 1 cycles in 0.11 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_136:precondition1" was covered in 1 cycles in 0.11 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.24 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "bitRam.v_bitRam.assert_a31" in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam.assert_a31:precondition1" was covered in 1 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_37:precondition1" was covered in 1 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_42:precondition1" was covered in 1 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_51:precondition1" was covered in 1 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_54:precondition1" was covered in 1 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_72:precondition1" was covered in 1 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_118:precondition1" was covered in 1 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_124:precondition1" was covered in 1 cycles in 0.13 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.33 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "bitRam.v_bitRam.assert_a18" in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam.assert_a18:precondition1" was covered in 1 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_68:precondition1" was covered in 1 cycles in 0.14 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.33 s]
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam.assert_a2:precondition1" was covered in 1 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam.assert_a4:precondition1" was covered in 1 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_52:precondition1" was covered in 1 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_85:precondition1" was covered in 1 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_88:precondition1" was covered in 1 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_97:precondition1" was covered in 1 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_104:precondition1" was covered in 1 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_130:precondition1" was covered in 1 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_135:precondition1" was covered in 1 cycles in 0.14 s.
0.0.Ht: A trace with 1 cycles was found. [0.33 s]
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam.assert_a7:precondition1" was covered in 1 cycles in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_137:precondition1" was covered in 1 cycles in 0.15 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.34 s]
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_56:precondition1" was covered in 1 cycles in 0.16 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_65:precondition1" was covered in 1 cycles in 0.16 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_90:precondition1" was covered in 1 cycles in 0.16 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_103:precondition1" was covered in 1 cycles in 0.16 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_108:precondition1" was covered in 1 cycles in 0.16 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_122:precondition1" was covered in 1 cycles in 0.16 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.34 s]
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_75:precondition1" was covered in 1 cycles in 0.17 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_77:precondition1" was covered in 1 cycles in 0.17 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_83:precondition1" was covered in 1 cycles in 0.17 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_126:precondition1" was covered in 1 cycles in 0.17 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_138:precondition1" was covered in 1 cycles in 0.17 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.34 s]
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_82:precondition1" was covered in 1 cycles in 0.17 s.
0.0.Ht: A trace with 1 cycles was found. [0.34 s]
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_86:precondition1" was covered in 1 cycles in 0.18 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_123:precondition1" was covered in 1 cycles in 0.18 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_128:precondition1" was covered in 1 cycles in 0.18 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.34 s]
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_89:precondition1" was covered in 1 cycles in 0.19 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_94:precondition1" was covered in 1 cycles in 0.19 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_113:precondition1" was covered in 1 cycles in 0.19 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.34 s]
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_101:precondition1" was covered in 1 cycles in 0.20 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.34 s]
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_117:precondition1" was covered in 1 cycles in 0.21 s.
0.0.Ht: A trace with 1 cycles was found. [0.35 s]
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_121:precondition1" was covered in 1 cycles in 0.21 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_125:precondition1" was covered in 1 cycles in 0.21 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.35 s]
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_127:precondition1" was covered in 1 cycles in 0.23 s.
0.0.B: Stopped processing property "bitRam.v_bitRam.assert_a22"	[0.44 s].
0.0.B: Starting proof for property "bitRam.v_bitRam.assert_a21"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.B: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.B: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam.assert_a21" in 0.01 s.
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam.assert_a21:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam.assert_a21".
INFO (IPF055): 0.0.B: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam.assert_a29" in 0.01 s by the incidental trace "bitRam.v_bitRam.assert_a21".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam.assert_a29:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam.assert_a21".
0.0.B: Stopped processing property "bitRam.v_bitRam.assert_a21"	[0.01 s].
0.0.N: Starting proof for property "bitRam.v_bitRam.assert_a21"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "bitRam.v_bitRam.assert_a21"	[0.00 s].
0.0.Hp: A trace with 1 cycles was found. [0.51 s]
INFO (IPF047): 0.0.Hp: The cover property "bitRam.v_bitRam._assert_133:precondition1" was covered in 1 cycles in 0.36 s.
0.0.Hp: A trace with 1 cycles was found. [0.51 s]
INFO (IPF047): 0.0.Hp: The cover property "bitRam.v_bitRam._assert_134:precondition1" was covered in 1 cycles in 0.37 s.
0.0.Ht: Trace Attempt  2	[0.35 s]
0.0.Ht: A trace with 2 cycles was found. [0.35 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam.assert_a23" in 0.27 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam.assert_a23:precondition1" was covered in 2 cycles in 0.27 s.
0.0.Ht: A trace with 2 cycles was found. [0.35 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam.assert_a25" in 0.29 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam.assert_a25:precondition1" was covered in 2 cycles in 0.29 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.53 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam.assert_a32" in 0.30 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam.assert_a32:precondition1" was covered in 2 cycles in 0.30 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.53 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam.assert_a11" in 0.32 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam.assert_a11:precondition1" was covered in 2 cycles in 0.32 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.53 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam.assert_a6" in 0.33 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam.assert_a6:precondition1" was covered in 2 cycles in 0.33 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.53 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam.assert_a8" in 0.34 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam.assert_a8:precondition1" was covered in 2 cycles in 0.34 s.
0.0.B: Starting proof for property "bitRam.v_bitRam.assert_a23"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam.assert_a23"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam.assert_a23"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "bitRam.v_bitRam.assert_a23"	[0.00 s].
0.0.Ht: A trace with 2 cycles was found. [0.54 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam.assert_a24" in 0.36 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam.assert_a24:precondition1" was covered in 2 cycles in 0.36 s.
0.0.Ht: A trace with 2 cycles was found. [0.54 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam.assert_a27" in 0.37 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam.assert_a27:precondition1" was covered in 2 cycles in 0.37 s.
0.0.Ht: A trace with 2 cycles was found. [0.54 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam.assert_a33" in 0.38 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam.assert_a33:precondition1" was covered in 2 cycles in 0.38 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam.assert_a3:precondition1" was covered in 2 cycles in 0.38 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam.assert_a5:precondition1" was covered in 2 cycles in 0.38 s.
0.0.Ht: A trace with 2 cycles was found. [0.54 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam.assert_a12" in 0.40 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam.assert_a12:precondition1" was covered in 2 cycles in 0.40 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam.assert_a5" in 0.40 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.54 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam.assert_a1" in 0.41 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam.assert_a1:precondition1" was covered in 2 cycles in 0.41 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam.assert_a3" in 0.41 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam.assert_a7" in 0.41 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.60 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam.assert_a0" in 0.43 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam.assert_a0:precondition1" was covered in 2 cycles in 0.43 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam.assert_a2" in 0.43 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.60 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam.assert_a4" in 0.44 s.
0.0.Ht: A trace with 2 cycles was found. [0.61 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam._assert_142" in 0.44 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_142:precondition1" was covered in 2 cycles in 0.44 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.61 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam._assert_184" in 0.47 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_184:precondition1" was covered in 2 cycles in 0.47 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.61 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam._assert_186" in 0.47 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_186:precondition1" was covered in 2 cycles in 0.47 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam._assert_438" in 0.47 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_438:precondition1" was covered in 2 cycles in 0.47 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam._assert_444" in 0.47 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_444:precondition1" was covered in 2 cycles in 0.47 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam._assert_587" in 0.47 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_587:precondition1" was covered in 2 cycles in 0.47 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.61 s]
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_371:precondition1" was covered in 2 cycles in 0.50 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.61 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam._assert_430" in 0.52 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_430:precondition1" was covered in 2 cycles in 0.52 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam._assert_505" in 0.52 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_505:precondition1" was covered in 2 cycles in 0.52 s.
0.0.Ht: A trace with 2 cycles was found. [0.62 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam._assert_437" in 0.53 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_437:precondition1" was covered in 2 cycles in 0.53 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.62 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam._assert_441" in 0.54 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_441:precondition1" was covered in 2 cycles in 0.54 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.62 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam._assert_519" in 0.56 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_519:precondition1" was covered in 2 cycles in 0.56 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.62 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam._assert_532" in 0.57 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_532:precondition1" was covered in 2 cycles in 0.57 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "bitRam.v_bitRam._assert_556" in 0.57 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_556:precondition1" was covered in 2 cycles in 0.57 s.
0.0.Ht: Trace Attempt  3	[0.63 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.63 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "bitRam.v_bitRam._assert_277" in 0.60 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.63 s]
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_277:precondition1" was covered in 3 cycles in 0.61 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "bitRam.v_bitRam._assert_281" in 0.61 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_281:precondition1" was covered in 3 cycles in 0.61 s.
0.0.Ht: A trace with 3 cycles was found. [0.63 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "bitRam.v_bitRam._assert_283" in 0.63 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_283:precondition1" was covered in 3 cycles in 0.63 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.63 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "bitRam.v_bitRam._assert_370" in 0.65 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_370:precondition1" was covered in 3 cycles in 0.65 s.
0.0.B: Starting proof for property "bitRam.v_bitRam.assert_a11"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam.assert_a11"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam.assert_a8"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Stopped processing property "bitRam.v_bitRam.assert_a8"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam.assert_a24"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam.assert_a24"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam.assert_a11"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "bitRam.v_bitRam.assert_a11"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam.assert_a6"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "bitRam.v_bitRam.assert_a6"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam.assert_a8"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "bitRam.v_bitRam.assert_a8"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam.assert_a24"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "bitRam.v_bitRam.assert_a24"	[0.00 s].
0.0.Ht: A trace with 3 cycles was found. [0.64 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "bitRam.v_bitRam._assert_371" in 0.67 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.64 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "bitRam.v_bitRam._assert_372" in 0.67 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_372:precondition1" was covered in 3 cycles in 0.67 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.64 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "bitRam.v_bitRam._assert_373" in 0.68 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_373:precondition1" was covered in 3 cycles in 0.68 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.64 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "bitRam.v_bitRam._assert_384" in 0.70 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_384:precondition1" was covered in 3 cycles in 0.70 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "bitRam.v_bitRam._assert_388" in 0.70 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_388:precondition1" was covered in 3 cycles in 0.70 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.64 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "bitRam.v_bitRam._assert_390" in 0.71 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_390:precondition1" was covered in 3 cycles in 0.71 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "bitRam.v_bitRam._assert_426" in 0.71 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_426:precondition1" was covered in 3 cycles in 0.71 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "bitRam.v_bitRam._assert_446" in 0.71 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_446:precondition1" was covered in 3 cycles in 0.71 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "bitRam.v_bitRam._assert_501" in 0.71 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_501:precondition1" was covered in 3 cycles in 0.71 s.
0.0.B: Starting proof for property "bitRam.v_bitRam.assert_a0"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam.assert_a0"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam.assert_a4"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam.assert_a4"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_141"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  4	[0.02 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.B: A trace with 4 cycles was found. [0.03 s]
INFO (IPF055): 0.0.B: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_141" in 0.01 s.
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_141:precondition1" was covered in 4 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_141".
INFO (IPF055): 0.0.B: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_165" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_141".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_165:precondition1" was covered in 4 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_141".
INFO (IPF055): 0.0.B: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_166" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_141".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_166:precondition1" was covered in 4 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_141".
INFO (IPF055): 0.0.B: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_168" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_141".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_168:precondition1" was covered in 4 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_141".
INFO (IPF055): 0.0.B: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_169" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_141".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_169:precondition1" was covered in 4 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_141".
INFO (IPF055): 0.0.B: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_198" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_141".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_198:precondition1" was covered in 4 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_141".
INFO (IPF055): 0.0.B: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_422" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_141".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_422:precondition1" was covered in 4 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_141".
INFO (IPF055): 0.0.B: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_423" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_141".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_423:precondition1" was covered in 4 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_141".
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_141"	[0.02 s].
0.0.N: Starting proof for property "bitRam.v_bitRam.assert_a0"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "bitRam.v_bitRam.assert_a0"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam.assert_a4"	[0.00 s].
0.0.N: Stopped processing property "bitRam.v_bitRam.assert_a4"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_141"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 4 cycles was found. [0.01 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_199" in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_199".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_199:precondition1" was covered in 4 cycles in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_199".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_360" in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_199".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_360:precondition1" was covered in 4 cycles in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_199".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_494" in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_199".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_494:precondition1" was covered in 4 cycles in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_199".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_508" in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_199".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_508:precondition1" was covered in 4 cycles in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_199".
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_141"	[0.02 s].
INFO (IPF054): 0.0.Ht: A min_length bound of 4 was found for the property "bitRam.v_bitRam._assert_422" in 0.77 s.
INFO (IPF054): 0.0.Ht: A min_length bound of 4 was found for the property "bitRam.v_bitRam._assert_422:precondition1" in 0.77 s.
INFO (IPF054): 0.0.Ht: A min_length bound of 4 was found for the property "bitRam.v_bitRam._assert_423" in 0.77 s.
INFO (IPF054): 0.0.Ht: A min_length bound of 4 was found for the property "bitRam.v_bitRam._assert_423:precondition1" in 0.77 s.
INFO (IPF054): 0.0.Ht: A min_length bound of 4 was found for the property "bitRam.v_bitRam._assert_494" in 0.77 s.
0.0.Ht: A trace with 3 cycles was found. [0.88 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "bitRam.v_bitRam._assert_498" in 0.78 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_498:precondition1" was covered in 3 cycles in 0.78 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "bitRam.v_bitRam._assert_500" in 0.78 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_500:precondition1" was covered in 3 cycles in 0.78 s.
0.0.Ht: A trace with 3 cycles was found. [0.88 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "bitRam.v_bitRam._assert_507" in 0.80 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_507:precondition1" was covered in 3 cycles in 0.80 s.
INFO (IPF054): 0.0.Ht: A min_length bound of 4 was found for the property "bitRam.v_bitRam._assert_508" in 0.80 s.
0.0.Ht: A trace with 3 cycles was found. [0.88 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "bitRam.v_bitRam._assert_583" in 0.81 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_583:precondition1" was covered in 3 cycles in 0.81 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.88 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "bitRam.v_bitRam._assert_584" in 0.83 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_584:precondition1" was covered in 3 cycles in 0.83 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [1.00 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "bitRam.v_bitRam._assert_586" in 0.84 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_586:precondition1" was covered in 3 cycles in 0.84 s.
0.0.Ht: Trace Attempt  4	[1.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_148" in 0.86 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_148:precondition1" was covered in 4 cycles in 0.86 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_149" in 0.87 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_149:precondition1" was covered in 4 cycles in 0.87 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_170" in 0.87 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_170:precondition1" was covered in 4 cycles in 0.87 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_152" in 0.88 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_152:precondition1" was covered in 4 cycles in 0.88 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_153" in 0.88 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_153:precondition1" was covered in 4 cycles in 0.88 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_161" in 0.89 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_161:precondition1" was covered in 4 cycles in 0.89 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_189" in 0.89 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_189:precondition1" was covered in 4 cycles in 0.89 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_220" in 0.89 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_220:precondition1" was covered in 4 cycles in 0.89 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_434" in 0.89 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_434:precondition1" was covered in 4 cycles in 0.89 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_162" in 0.91 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_162:precondition1" was covered in 4 cycles in 0.91 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_202:precondition1" was covered in 4 cycles in 0.91 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_164" in 0.92 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_164:precondition1" was covered in 4 cycles in 0.92 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_190" in 0.92 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_190:precondition1" was covered in 4 cycles in 0.92 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_197" in 0.92 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_200" in 0.92 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_200:precondition1" was covered in 4 cycles in 0.92 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_202" in 0.92 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_300" in 0.92 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_300:precondition1" was covered in 4 cycles in 0.92 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_356" in 0.92 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_482:precondition1" was covered in 4 cycles in 0.92 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_197:precondition1" was covered in 4 cycles in 0.92 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_356:precondition1" was covered in 4 cycles in 0.92 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_167" in 0.93 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_167:precondition1" was covered in 4 cycles in 0.93 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_182" in 0.94 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_182:precondition1" was covered in 4 cycles in 0.94 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_349:precondition1" was covered in 4 cycles in 0.94 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_188" in 0.96 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_188:precondition1" was covered in 4 cycles in 0.96 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_261" in 0.96 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_261:precondition1" was covered in 4 cycles in 0.96 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_262" in 0.96 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_262:precondition1" was covered in 4 cycles in 0.96 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_263" in 0.96 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_263:precondition1" was covered in 4 cycles in 0.96 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_266" in 0.96 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_266:precondition1" was covered in 4 cycles in 0.96 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_268" in 0.96 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_268:precondition1" was covered in 4 cycles in 0.96 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_269" in 0.96 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_269:precondition1" was covered in 4 cycles in 0.96 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_275" in 0.96 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_275:precondition1" was covered in 4 cycles in 0.96 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_276" in 0.96 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_276:precondition1" was covered in 4 cycles in 0.96 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_282" in 0.96 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_282:precondition1" was covered in 4 cycles in 0.96 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_287" in 0.96 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_287:precondition1" was covered in 4 cycles in 0.96 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_289" in 0.96 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_289:precondition1" was covered in 4 cycles in 0.96 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_292" in 0.96 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_292:precondition1" was covered in 4 cycles in 0.96 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_296" in 0.96 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_296:precondition1" was covered in 4 cycles in 0.96 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_201" in 0.98 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_201:precondition1" was covered in 4 cycles in 0.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_349" in 0.98 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_279" in 0.99 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_279:precondition1" was covered in 4 cycles in 0.99 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_280" in 0.99 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_280:precondition1" was covered in 4 cycles in 0.99 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_380" in 0.99 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_380:precondition1" was covered in 4 cycles in 0.99 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_392" in 0.99 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_392:precondition1" was covered in 4 cycles in 0.99 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_397" in 0.99 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_397:precondition1" was covered in 4 cycles in 0.99 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_414" in 0.99 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_414:precondition1" was covered in 4 cycles in 0.99 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_415" in 0.99 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_415:precondition1" was covered in 4 cycles in 0.99 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_431" in 0.99 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_431:precondition1" was covered in 4 cycles in 0.99 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_433" in 0.99 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_433:precondition1" was covered in 4 cycles in 0.99 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_442" in 0.99 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_442:precondition1" was covered in 4 cycles in 0.99 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.04 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_286" in 1.01 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_286:precondition1" was covered in 4 cycles in 1.01 s.
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_143"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  4	[0.02 s]
0.0.B: Trace Attempt  5	[0.03 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.B: Trace Attempt  6	[0.05 s]
0.0.B: A trace with 6 cycles was found. [0.05 s]
INFO (IPF055): 0.0.B: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_143" in 0.01 s.
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_143:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_143".
INFO (IPF055): 0.0.B: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_144" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_143".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_144:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_143".
INFO (IPF055): 0.0.B: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_160" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_143".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_160:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_143".
INFO (IPF055): 0.0.B: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_278" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_143".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_278:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_143".
INFO (IPF055): 0.0.B: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_436" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_143".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_436:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_143".
INFO (IPF055): 0.0.B: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_515" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_143".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_515:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_143".
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_143"	[0.01 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_143"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A trace with 6 cycles was found. There may exist shorter traces (as short as 5 cycles) [0.01 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_187" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_187:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_205:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_274" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_274:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_284" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_284:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_288" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_288:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_290" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_290:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_307" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_307:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_352:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_399:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_416" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_416:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_418" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_418:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_420:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_443" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_443:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_448:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_451:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_473" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_473:precondition1" was covered in 4 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_491:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_493:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_496" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_496:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_506" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_506:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_541:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_549:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_552:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_555:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_558:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_559:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_575:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_578:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_581:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_585:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_187".
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_143"	[0.01 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_288" in 1.05 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_288:precondition1" was covered in 4 cycles in 1.05 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_290" in 1.06 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_290:precondition1" was covered in 4 cycles in 1.06 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.05 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_293" in 1.07 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_293:precondition1" was covered in 4 cycles in 1.07 s.
0: ProofGrid usable level: 609
0.0.Ht: A trace with 4 cycles was found. [1.05 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_297" in 1.08 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_297:precondition1" was covered in 4 cycles in 1.08 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_357:precondition1" was covered in 4 cycles in 1.08 s.
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_145"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_145"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 5 cycles was found. [0.02 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_145" in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_145:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_145".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_146" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_145".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_146:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_145".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_147" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_145".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_147:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_145".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_157" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_145".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_157:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_145".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_158" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_145".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_158:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_145".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_159" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_145".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_159:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_145".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_204" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_145".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_204:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_145".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_425" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_145".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_425:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_145".
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_145"	[0.02 s].
0.0.Ht: A trace with 4 cycles was found. [1.28 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_298" in 1.13 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_298:precondition1" was covered in 4 cycles in 1.13 s.
0.0.Ht: A trace with 4 cycles was found. [1.28 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_301" in 1.13 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_301:precondition1" was covered in 4 cycles in 1.13 s.
0.0.Ht: A trace with 4 cycles was found. [1.28 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_302" in 1.15 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_302:precondition1" was covered in 4 cycles in 1.15 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_362:precondition1" was covered in 4 cycles in 1.15 s.
0.0.Ht: A trace with 4 cycles was found. [1.28 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_346" in 1.16 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_346:precondition1" was covered in 4 cycles in 1.16 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_347" in 1.16 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_347:precondition1" was covered in 4 cycles in 1.16 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_509" in 1.16 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_509:precondition1" was covered in 4 cycles in 1.16 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_522" in 1.16 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_522:precondition1" was covered in 4 cycles in 1.16 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_534" in 1.16 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_534:precondition1" was covered in 4 cycles in 1.16 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_535" in 1.16 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_535:precondition1" was covered in 4 cycles in 1.16 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_537" in 1.16 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_537:precondition1" was covered in 4 cycles in 1.16 s.
0.0.Ht: A trace with 4 cycles was found. [1.36 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_355" in 1.18 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_355:precondition1" was covered in 4 cycles in 1.18 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_362" in 1.18 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.36 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_357" in 1.19 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.36 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_359" in 1.20 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_359:precondition1" was covered in 4 cycles in 1.20 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.36 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_386" in 1.22 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_386:precondition1" was covered in 4 cycles in 1.22 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.37 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_429" in 1.23 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_429:precondition1" was covered in 4 cycles in 1.23 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_567" in 1.23 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_567:precondition1" was covered in 4 cycles in 1.23 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_568" in 1.23 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_568:precondition1" was covered in 4 cycles in 1.23 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.37 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_435" in 1.25 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_435:precondition1" was covered in 4 cycles in 1.25 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.37 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_482" in 1.26 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.38 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_485" in 1.28 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_485:precondition1" was covered in 4 cycles in 1.28 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.38 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_487" in 1.29 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_487:precondition1" was covered in 4 cycles in 1.29 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_561" in 1.29 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_561:precondition1" was covered in 4 cycles in 1.29 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.38 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_489" in 1.30 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_489:precondition1" was covered in 4 cycles in 1.30 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.38 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_497" in 1.32 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_497:precondition1" was covered in 4 cycles in 1.32 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.38 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_546" in 1.33 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_546:precondition1" was covered in 4 cycles in 1.33 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.38 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_562" in 1.35 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_562:precondition1" was covered in 4 cycles in 1.35 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.39 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_563" in 1.36 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_563:precondition1" was covered in 4 cycles in 1.36 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.39 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_564" in 1.38 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_564:precondition1" was covered in 4 cycles in 1.38 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.39 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_565" in 1.39 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_565:precondition1" was covered in 4 cycles in 1.39 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.40 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_566" in 1.39 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_566:precondition1" was covered in 4 cycles in 1.39 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [1.40 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_588" in 1.42 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_588:precondition1" was covered in 4 cycles in 1.42 s.
0.0.Ht: Trace Attempt  5	[1.40 s]
0.0.Ht: A trace with 5 cycles was found. [1.40 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_203" in 1.43 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_203:precondition1" was covered in 5 cycles in 1.43 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.41 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_222" in 1.45 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_222:precondition1" was covered in 5 cycles in 1.45 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_428" in 1.45 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_428:precondition1" was covered in 5 cycles in 1.45 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_554" in 1.45 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_554:precondition1" was covered in 5 cycles in 1.45 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.41 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_267" in 1.46 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_267:precondition1" was covered in 5 cycles in 1.46 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_285" in 1.46 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_285:precondition1" was covered in 5 cycles in 1.46 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_299" in 1.46 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_299:precondition1" was covered in 5 cycles in 1.46 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_303" in 1.46 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_303:precondition1" was covered in 5 cycles in 1.46 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_341" in 1.46 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_341:precondition1" was covered in 5 cycles in 1.46 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_579" in 1.46 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_579:precondition1" was covered in 5 cycles in 1.46 s.
0.0.Ht: A trace with 5 cycles was found. [1.41 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_291" in 1.48 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_291:precondition1" was covered in 5 cycles in 1.48 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.41 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_304" in 1.49 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_304:precondition1" was covered in 5 cycles in 1.49 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_322" in 1.49 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_322:precondition1" was covered in 5 cycles in 1.49 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_350:precondition1" was covered in 5 cycles in 1.49 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_365" in 1.49 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_365:precondition1" was covered in 5 cycles in 1.49 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_387" in 1.49 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_387:precondition1" was covered in 5 cycles in 1.49 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_389" in 1.49 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_389:precondition1" was covered in 5 cycles in 1.49 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_400" in 1.49 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_400:precondition1" was covered in 5 cycles in 1.49 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_456" in 1.49 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_456:precondition1" was covered in 5 cycles in 1.49 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_457" in 1.49 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_457:precondition1" was covered in 5 cycles in 1.49 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_472" in 1.49 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_472:precondition1" was covered in 5 cycles in 1.49 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.41 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_339" in 1.50 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_339:precondition1" was covered in 5 cycles in 1.50 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_521" in 1.50 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_521:precondition1" was covered in 5 cycles in 1.50 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_523" in 1.50 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_523:precondition1" was covered in 5 cycles in 1.50 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_525" in 1.50 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_525:precondition1" was covered in 5 cycles in 1.50 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_526" in 1.50 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_526:precondition1" was covered in 5 cycles in 1.50 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.42 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_342" in 1.52 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_342:precondition1" was covered in 5 cycles in 1.52 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.42 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_343" in 1.53 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_343:precondition1" was covered in 5 cycles in 1.53 s.
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.04 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_145"	[0.44 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_150"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.07 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.B: Trace Attempt  6	[0.07 s]
0.0.B: A trace with 6 cycles was found. [0.08 s]
INFO (IPF055): 0.0.B: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_150" in 0.01 s.
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_150:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF055): 0.0.B: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_151" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_151:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF055): 0.0.B: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_175" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_175:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF055): 0.0.B: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_179" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_179:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF055): 0.0.B: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_180" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_180:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF055): 0.0.B: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_208" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_208:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF055): 0.0.B: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_216" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_216:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF055): 0.0.B: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_217" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_217:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF055): 0.0.B: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_345" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_345:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF055): 0.0.B: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_393" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_393:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF055): 0.0.B: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_408" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_408:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF055): 0.0.B: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_453" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_453:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF055): 0.0.B: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_454" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_454:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF055): 0.0.B: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_463" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_463:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF055): 0.0.B: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_466" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_466:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF055): 0.0.B: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_468" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_468:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF055): 0.0.B: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_471" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_471:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF055): 0.0.B: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_474" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_474:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF055): 0.0.B: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_492" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_492:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF055): 0.0.B: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_495" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_495:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_150".
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_150"	[0.01 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_150"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A trace with 6 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.03 s]
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_96:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_154" in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_154:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_172" in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_172:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_173" in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_173:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_174" in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_174:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_176" in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_176:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_177" in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_177:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_181" in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_181:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_183" in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_183:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_211" in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_211:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_221" in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_221:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_223" in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_223:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_344:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_417:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_421:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_449:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_455" in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_455:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_459" in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_459:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_460" in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_460:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_465" in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_465:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_475:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_540:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_551:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_574:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_585" in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_585:precondition1" was covered in 5 cycles in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_96:precondition1".
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_150"	[0.02 s].
0.0.Ht: A trace with 5 cycles was found. [1.42 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_364" in 1.59 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_364:precondition1" was covered in 5 cycles in 1.59 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_379" in 1.59 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_379:precondition1" was covered in 5 cycles in 1.59 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_382" in 1.59 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_382:precondition1" was covered in 5 cycles in 1.59 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_580" in 1.59 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_580:precondition1" was covered in 5 cycles in 1.59 s.
0.0.Ht: A trace with 5 cycles was found. [1.42 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_350" in 1.60 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.43 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_351" in 1.61 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_351:precondition1" was covered in 5 cycles in 1.61 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_358" in 1.61 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_358:precondition1" was covered in 5 cycles in 1.61 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.43 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_361" in 1.63 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_361:precondition1" was covered in 5 cycles in 1.63 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_385" in 1.63 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_385:precondition1" was covered in 5 cycles in 1.63 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.81 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_363" in 1.64 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_363:precondition1" was covered in 5 cycles in 1.64 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.81 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_366" in 1.65 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_366:precondition1" was covered in 5 cycles in 1.65 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.82 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_367" in 1.67 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_367:precondition1" was covered in 5 cycles in 1.67 s.
0.0.Ht: A trace with 5 cycles was found. [1.82 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_368" in 1.67 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_368:precondition1" was covered in 5 cycles in 1.67 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.83 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_369" in 1.70 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_369:precondition1" was covered in 5 cycles in 1.70 s.
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_154"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.02 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_154"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_155"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  4	[0.02 s]
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_154"	[0.00 s].
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_154"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_155"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.83 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_378" in 1.71 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_378:precondition1" was covered in 5 cycles in 1.71 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_381" in 1.71 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_381:precondition1" was covered in 5 cycles in 1.71 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.85 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_383" in 1.73 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_383:precondition1" was covered in 5 cycles in 1.73 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.85 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_419" in 1.74 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_419:precondition1" was covered in 5 cycles in 1.74 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_427" in 1.74 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_427:precondition1" was covered in 5 cycles in 1.74 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_479" in 1.74 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_479:precondition1" was covered in 5 cycles in 1.74 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [1.85 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_478" in 1.75 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_478:precondition1" was covered in 5 cycles in 1.75 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_481" in 1.75 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_481:precondition1" was covered in 5 cycles in 1.75 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_483" in 1.75 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_483:precondition1" was covered in 5 cycles in 1.75 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_484" in 1.75 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_484:precondition1" was covered in 5 cycles in 1.75 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_490" in 1.75 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_490:precondition1" was covered in 5 cycles in 1.75 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_545" in 1.75 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_545:precondition1" was covered in 5 cycles in 1.75 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_576" in 1.75 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_576:precondition1" was covered in 5 cycles in 1.75 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_577" in 1.75 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_577:precondition1" was covered in 5 cycles in 1.75 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_582" in 1.75 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_582:precondition1" was covered in 5 cycles in 1.75 s.
0.0.B: Trace Attempt  5	[0.03 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.B: Trace Attempt  6	[0.04 s]
0.0.B: A trace with 6 cycles was found. [0.04 s]
INFO (IPF055): 0.0.B: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_155" in 0.07 s.
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_155:precondition1" was covered in 6 cycles in 0.07 s by the incidental trace "bitRam.v_bitRam._assert_155".
INFO (IPF055): 0.0.B: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_185" in 0.07 s by the incidental trace "bitRam.v_bitRam._assert_155".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_185:precondition1" was covered in 6 cycles in 0.07 s by the incidental trace "bitRam.v_bitRam._assert_155".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_206:precondition1" was covered in 6 cycles in 0.07 s by the incidental trace "bitRam.v_bitRam._assert_155".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_391:precondition1" was covered in 6 cycles in 0.07 s by the incidental trace "bitRam.v_bitRam._assert_155".
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_155"	[0.07 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A trace with 6 cycles was found. There may exist shorter traces (as short as 5 cycles) [0.01 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_503" in 0.08 s by the incidental trace "bitRam.v_bitRam._assert_503".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_503:precondition1" was covered in 6 cycles in 0.08 s by the incidental trace "bitRam.v_bitRam._assert_503".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_510" in 0.08 s by the incidental trace "bitRam.v_bitRam._assert_503".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_510:precondition1" was covered in 6 cycles in 0.08 s by the incidental trace "bitRam.v_bitRam._assert_503".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_544:precondition1" was covered in 6 cycles in 0.08 s by the incidental trace "bitRam.v_bitRam._assert_503".
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_155"	[0.08 s].
0.0.Ht: A trace with 5 cycles was found. [1.94 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_486" in 1.79 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_486:precondition1" was covered in 5 cycles in 1.79 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "bitRam.v_bitRam._assert_504" in 1.79 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_504:precondition1" was covered in 5 cycles in 1.79 s.
INFO (IPF054): 0.0.Ht: A min_length bound of 6 was found for the property "bitRam.v_bitRam._assert_503" in 1.80 s.
INFO (IPF054): 0.0.Ht: A min_length bound of 6 was found for the property "bitRam.v_bitRam._assert_503:precondition1" in 1.80 s.
INFO (IPF054): 0.0.Ht: A min_length bound of 6 was found for the property "bitRam.v_bitRam._assert_510" in 1.80 s.
INFO (IPF054): 0.0.Ht: A min_length bound of 6 was found for the property "bitRam.v_bitRam._assert_510:precondition1" in 1.80 s.
INFO (IPF054): 0.0.Ht: A min_length bound of 6 was found for the property "bitRam.v_bitRam._assert_544:precondition1" in 1.81 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  6	[1.95 s]
0.0.Ht: A trace with 6 cycles was found. [1.95 s]
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_348:precondition1" was covered in 6 cycles in 1.82 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_543:precondition1" was covered in 6 cycles in 1.82 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_553:precondition1" was covered in 6 cycles in 1.82 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_573:precondition1" was covered in 6 cycles in 1.82 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [1.95 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_156" in 1.82 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_156:precondition1" was covered in 6 cycles in 1.82 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [1.95 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_163" in 1.84 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_163:precondition1" was covered in 6 cycles in 1.84 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_227:precondition1" was covered in 6 cycles in 1.84 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_530:precondition1" was covered in 6 cycles in 1.84 s.
0.0.Ht: A trace with 6 cycles was found. [2.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_171" in 1.84 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_171:precondition1" was covered in 6 cycles in 1.84 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_178" in 1.86 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_178:precondition1" was covered in 6 cycles in 1.86 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_207" in 1.86 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_207:precondition1" was covered in 6 cycles in 1.86 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_377" in 1.86 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_377:precondition1" was covered in 6 cycles in 1.86 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_424" in 1.86 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_424:precondition1" was covered in 6 cycles in 1.86 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_450" in 1.86 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_450:precondition1" was covered in 6 cycles in 1.86 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_469" in 1.86 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_469:precondition1" was covered in 6 cycles in 1.86 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_470" in 1.86 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_470:precondition1" was covered in 6 cycles in 1.86 s.
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_156"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.04 s]
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_156"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_440:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_440:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_447:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_440:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_502" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_440:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_502:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_440:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_533:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_440:precondition1".
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_156"	[0.01 s].
0.0.Ht: A trace with 6 cycles was found. [2.05 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_191" in 1.89 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_191:precondition1" was covered in 6 cycles in 1.89 s.
0.0.Ht: A trace with 6 cycles was found. [2.05 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_192" in 1.91 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_192:precondition1" was covered in 6 cycles in 1.91 s.
0.0.Ht: A trace with 6 cycles was found. [2.05 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_193" in 1.91 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_193:precondition1" was covered in 6 cycles in 1.91 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.05 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_194" in 1.92 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_194:precondition1" was covered in 6 cycles in 1.92 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_205" in 1.92 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_206" in 1.92 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_348" in 1.92 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_352" in 1.92 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_391" in 1.92 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_451" in 1.92 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_530" in 1.92 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_557" in 1.92 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_557:precondition1" was covered in 6 cycles in 1.92 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_573" in 1.92 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.13 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_195" in 1.94 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_195:precondition1" was covered in 6 cycles in 1.94 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.13 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_196" in 1.95 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_196:precondition1" was covered in 6 cycles in 1.95 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_524" in 1.95 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_524:precondition1" was covered in 6 cycles in 1.95 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.13 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_209" in 1.97 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_209:precondition1" was covered in 6 cycles in 1.97 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_210" in 1.97 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_210:precondition1" was covered in 6 cycles in 1.97 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_213" in 1.97 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_213:precondition1" was covered in 6 cycles in 1.97 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_214" in 1.97 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_214:precondition1" was covered in 6 cycles in 1.97 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_215" in 1.97 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_215:precondition1" was covered in 6 cycles in 1.97 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_394" in 1.97 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_394:precondition1" was covered in 6 cycles in 1.97 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_398" in 1.97 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_398:precondition1" was covered in 6 cycles in 1.97 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_401" in 1.97 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_401:precondition1" was covered in 6 cycles in 1.97 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_420" in 1.97 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_477:precondition1" was covered in 6 cycles in 1.97 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_488" in 1.97 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_488:precondition1" was covered in 6 cycles in 1.97 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_491" in 1.97 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.14 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_212" in 1.99 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_212:precondition1" was covered in 6 cycles in 1.99 s.
0.0.Ht: A trace with 6 cycles was found. [2.14 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_218" in 2.00 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_218:precondition1" was covered in 6 cycles in 2.00 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_412" in 2.00 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_412:precondition1" was covered in 6 cycles in 2.00 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_413" in 2.00 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_413:precondition1" was covered in 6 cycles in 2.00 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.14 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_219" in 2.02 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_219:precondition1" was covered in 6 cycles in 2.02 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.15 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_224" in 2.03 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_224:precondition1" was covered in 6 cycles in 2.03 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.15 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_226" in 2.04 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_226:precondition1" was covered in 6 cycles in 2.04 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.15 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_227" in 2.06 s.
0.0.Ht: A trace with 6 cycles was found. [2.15 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_228" in 2.07 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_228:precondition1" was covered in 6 cycles in 2.07 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.16 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_229" in 2.09 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_229:precondition1" was covered in 6 cycles in 2.09 s.
0: ProofGrid usable level: 229
0.0.B: Trace Attempt  6	[0.06 s]
0.0.B: A trace with 6 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_47:precondition1" was covered in 1 cycles in 0.23 s by the incidental trace "bitRam.v_bitRam._assert_47:precondition1".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_49:precondition1" was covered in 1 cycles in 0.23 s by the incidental trace "bitRam.v_bitRam._assert_47:precondition1".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_64:precondition1" was covered in 1 cycles in 0.23 s by the incidental trace "bitRam.v_bitRam._assert_47:precondition1".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_67:precondition1" was covered in 1 cycles in 0.23 s by the incidental trace "bitRam.v_bitRam._assert_47:precondition1".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_76:precondition1" was covered in 1 cycles in 0.23 s by the incidental trace "bitRam.v_bitRam._assert_47:precondition1".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_95:precondition1" was covered in 1 cycles in 0.23 s by the incidental trace "bitRam.v_bitRam._assert_47:precondition1".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_98:precondition1" was covered in 1 cycles in 0.23 s by the incidental trace "bitRam.v_bitRam._assert_47:precondition1".
INFO (IPF055): 0.0.B: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_410" in 0.23 s by the incidental trace "bitRam.v_bitRam._assert_47:precondition1".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_410:precondition1" was covered in 6 cycles in 0.23 s by the incidental trace "bitRam.v_bitRam._assert_47:precondition1".
INFO (IPF055): 0.0.B: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_411" in 0.23 s by the incidental trace "bitRam.v_bitRam._assert_47:precondition1".
INFO (IPF047): 0.0.B: The cover property "bitRam.v_bitRam._assert_411:precondition1" was covered in 6 cycles in 0.23 s by the incidental trace "bitRam.v_bitRam._assert_47:precondition1".
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_156"	[0.23 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_171"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_171"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_191"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.04 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_191"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_163"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_163"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_171"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_231:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_231:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_257:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_231:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_452:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_231:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_531:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_231:precondition1".
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_171"	[0.02 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_191"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt  6	[0.02 s]
0.0.N: A trace with 6 cycles was found. [0.02 s]
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_458:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_458:precondition1".
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_191"	[0.01 s].
0.0.Ht: A trace with 6 cycles was found. [2.17 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_230" in 2.14 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_230:precondition1" was covered in 6 cycles in 2.14 s.
0.0.Ht: A trace with 6 cycles was found. [2.17 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_231" in 2.14 s.
0.0.Ht: A trace with 6 cycles was found. [2.18 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_232" in 2.16 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_232:precondition1" was covered in 6 cycles in 2.16 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.18 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_233" in 2.17 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_233:precondition1" was covered in 6 cycles in 2.17 s.
0.0.Ht: A trace with 6 cycles was found. [2.38 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_234" in 2.18 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_234:precondition1" was covered in 6 cycles in 2.18 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.38 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_235" in 2.21 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_235:precondition1" was covered in 6 cycles in 2.21 s.
0.0.Ht: A trace with 6 cycles was found. [2.39 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_236" in 2.22 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_236:precondition1" was covered in 6 cycles in 2.22 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_245" in 2.22 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_245:precondition1" was covered in 6 cycles in 2.22 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_259" in 2.22 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_259:precondition1" was covered in 6 cycles in 2.22 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.39 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_237" in 2.24 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_237:precondition1" was covered in 6 cycles in 2.24 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_239" in 2.24 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_239:precondition1" was covered in 6 cycles in 2.24 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_240" in 2.24 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_240:precondition1" was covered in 6 cycles in 2.24 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_241" in 2.24 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_241:precondition1" was covered in 6 cycles in 2.24 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_243" in 2.24 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_243:precondition1" was covered in 6 cycles in 2.24 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.40 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_238" in 2.24 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_238:precondition1" was covered in 6 cycles in 2.24 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_242" in 2.24 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_242:precondition1" was covered in 6 cycles in 2.24 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.40 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_244" in 2.26 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_244:precondition1" was covered in 6 cycles in 2.26 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_260" in 2.26 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_260:precondition1" was covered in 6 cycles in 2.26 s.
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_195"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_195"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_212"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_212"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_218"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_218"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_224"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_224"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_226"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_226"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_227"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_227"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_228"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  4	[0.02 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_228"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_230"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  4	[0.02 s]
0.0.B: Trace Attempt  5	[0.03 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_230"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_195"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_195"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_196"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_196"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_212"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A trace with 6 cycles was found. [0.01 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_344" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_344".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_395" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_344".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_395:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_344".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_396" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_344".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_396:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_344".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_403" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_344".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_403:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_344".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_405" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_344".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_405:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_344".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_406" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_344".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_406:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_344".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_407" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_344".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_407:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_344".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_409" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_344".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_409:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_344".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_448" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_344".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_476" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_344".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_476:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_344".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_493" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_344".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_541" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_344".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_549" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_344".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_552" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_344".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_553" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_344".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_558" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_344".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_559" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_344".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_578" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_344".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_581" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_344".
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_212"	[0.01 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_218"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A trace with 6 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_81:precondition1" was covered in 1 cycles in 0.03 s by the incidental trace "bitRam.v_bitRam._assert_81:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_93:precondition1" was covered in 1 cycles in 0.03 s by the incidental trace "bitRam.v_bitRam._assert_81:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_99:precondition1" was covered in 1 cycles in 0.03 s by the incidental trace "bitRam.v_bitRam._assert_81:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_115:precondition1" was covered in 1 cycles in 0.03 s by the incidental trace "bitRam.v_bitRam._assert_81:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_439:precondition1" was covered in 6 cycles in 0.03 s by the incidental trace "bitRam.v_bitRam._assert_81:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_462" in 0.03 s by the incidental trace "bitRam.v_bitRam._assert_81:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_462:precondition1" was covered in 6 cycles in 0.03 s by the incidental trace "bitRam.v_bitRam._assert_81:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_572:precondition1" was covered in 6 cycles in 0.03 s by the incidental trace "bitRam.v_bitRam._assert_81:precondition1".
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_218"	[0.03 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_224"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_224"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_226"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A trace with 6 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.03 s]
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_50:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_50:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_62:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_50:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_92:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_50:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_255" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_50:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_255:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_50:precondition1".
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_226"	[0.01 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_230"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Ht: A trace with 6 cycles was found. [2.40 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_246" in 2.33 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_246:precondition1" was covered in 6 cycles in 2.33 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_247" in 2.33 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_247:precondition1" was covered in 6 cycles in 2.33 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_249" in 2.33 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_249:precondition1" was covered in 6 cycles in 2.33 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.40 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_248" in 2.35 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_248:precondition1" was covered in 6 cycles in 2.35 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_256" in 2.35 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_256:precondition1" was covered in 6 cycles in 2.35 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.40 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_250" in 2.36 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_250:precondition1" was covered in 6 cycles in 2.36 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.40 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_251" in 2.37 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_251:precondition1" was covered in 6 cycles in 2.37 s.
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_234"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_234"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_236"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_236"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_238"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_238"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_244"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_244"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_246"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.02 s]
0.0.B: Trace Attempt  5	[0.03 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_246"	[0.00 s].
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_230"	[0.05 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_231"	[0.00 s].
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_231"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_233"	[0.00 s].
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_233"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_234"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A trace with 6 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_116:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_116:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_308" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_116:precondition1".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_308:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_116:precondition1".
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_234"	[0.02 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_236"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A trace with 6 cycles was found. [0.01 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_264" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_264".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_264:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_264".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_265" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_264".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_265:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_264".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_272" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_264".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_272:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_264".
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_236"	[0.01 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_238"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_238"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_246"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.56 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_252" in 2.41 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_252:precondition1" was covered in 6 cycles in 2.41 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.56 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_253" in 2.42 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_253:precondition1" was covered in 6 cycles in 2.42 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.58 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_254" in 2.44 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_254:precondition1" was covered in 6 cycles in 2.44 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.58 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_257" in 2.45 s.
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_250"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_250"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_251"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_251"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_252"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.02 s]
0.0.B: Trace Attempt  5	[0.03 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_246"	[0.05 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_250"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_250"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_251"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_251"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_252"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_252"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.65 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_258" in 2.46 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_258:precondition1" was covered in 6 cycles in 2.46 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.66 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_270" in 2.47 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_270:precondition1" was covered in 6 cycles in 2.47 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.66 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_271" in 2.49 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_271:precondition1" was covered in 6 cycles in 2.49 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.66 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_273" in 2.49 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_273:precondition1" was covered in 6 cycles in 2.49 s.
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_252"	[0.05 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_253"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_253"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_254"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_254"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_257"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_257"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_258"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_253"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_253"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_254"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_254"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_257"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.70 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_305" in 2.51 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_305:precondition1" was covered in 6 cycles in 2.51 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_312" in 2.51 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_312:precondition1" was covered in 6 cycles in 2.51 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_314" in 2.51 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_314:precondition1" was covered in 6 cycles in 2.51 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_316" in 2.51 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_316:precondition1" was covered in 6 cycles in 2.51 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_321" in 2.51 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_321:precondition1" was covered in 6 cycles in 2.51 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_323" in 2.51 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_323:precondition1" was covered in 6 cycles in 2.51 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_326" in 2.51 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_326:precondition1" was covered in 6 cycles in 2.51 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.71 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_306" in 2.53 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_306:precondition1" was covered in 6 cycles in 2.53 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.71 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_309" in 2.53 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_309:precondition1" was covered in 6 cycles in 2.53 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.71 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_310" in 2.55 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_310:precondition1" was covered in 6 cycles in 2.55 s.
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_258"	[0.07 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_270"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_270"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_271"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_271"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_273"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_273"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_305"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_257"	[0.07 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_270"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_270"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_271"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_271"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_273"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Ht: A trace with 6 cycles was found. [2.75 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_311" in 2.57 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_311:precondition1" was covered in 6 cycles in 2.57 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.76 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_313" in 2.58 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_313:precondition1" was covered in 6 cycles in 2.58 s.
0.0.Ht: A trace with 6 cycles was found. [2.76 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_315" in 2.60 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_315:precondition1" was covered in 6 cycles in 2.60 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.76 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_317" in 2.61 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_317:precondition1" was covered in 6 cycles in 2.61 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.81 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_318" in 2.63 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_318:precondition1" was covered in 6 cycles in 2.63 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.81 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_319" in 2.64 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_319:precondition1" was covered in 6 cycles in 2.64 s.
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_305"	[0.08 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_306"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_306"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_309"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_309"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_310"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_310"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_311"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_273"	[0.08 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_306"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_306"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_309"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_309"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_311"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.81 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_320" in 2.66 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_320:precondition1" was covered in 6 cycles in 2.66 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.82 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_324" in 2.67 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_324:precondition1" was covered in 6 cycles in 2.67 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.82 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_325" in 2.69 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_325:precondition1" was covered in 6 cycles in 2.69 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_445" in 2.69 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_445:precondition1" was covered in 6 cycles in 2.69 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.82 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_327" in 2.71 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_327:precondition1" was covered in 6 cycles in 2.71 s.
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_311"	[0.06 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_315"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  4	[0.02 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_315"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_318"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_318"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_319"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  4	[0.02 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_319"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_320"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_311"	[0.06 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_315"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_315"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_318"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_318"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_319"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_319"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_320"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Ht: A trace with 6 cycles was found. [2.90 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_328" in 2.72 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_328:precondition1" was covered in 6 cycles in 2.72 s.
0.0.Ht: A trace with 6 cycles was found. [2.90 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_329" in 2.74 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_329:precondition1" was covered in 6 cycles in 2.74 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.92 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_330" in 2.75 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_330:precondition1" was covered in 6 cycles in 2.75 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.92 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_331" in 2.76 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_331:precondition1" was covered in 6 cycles in 2.76 s.
0.0.Ht: A trace with 6 cycles was found. [2.96 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_332" in 2.77 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_332:precondition1" was covered in 6 cycles in 2.77 s.
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_320"	[0.07 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_324"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_324"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_325"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_325"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_327"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_327"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_328"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_320"	[0.07 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_324"	[0.00 s].
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_324"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_325"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_325"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_328"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A trace with 6 cycles was found. [0.01 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_333" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_333".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_333:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_333".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_334" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_333".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_334:precondition1" was covered in 6 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_333".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "bitRam.v_bitRam._assert_425" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_333".
INFO (IPF047): 0.0.N: The cover property "bitRam.v_bitRam._assert_425:precondition1" was covered in 4 cycles in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_333".
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_328"	[0.01 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.98 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_338" in 2.80 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_338:precondition1" was covered in 6 cycles in 2.80 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [2.98 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_340" in 2.81 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_340:precondition1" was covered in 6 cycles in 2.81 s.
0.0.Ht: A trace with 6 cycles was found. [3.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_399" in 2.83 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_480" in 2.83 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_480:precondition1" was covered in 6 cycles in 2.83 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_575" in 2.83 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [3.04 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_402" in 2.84 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_402:precondition1" was covered in 6 cycles in 2.84 s.
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_328"	[0.06 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_331"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_331"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_332"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_332"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_338"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_331"	[0.00 s].
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_331"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_332"	[0.00 s].
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_332"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_338"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [3.06 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_404" in 2.85 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_404:precondition1" was covered in 6 cycles in 2.85 s.
0.0.Ht: A trace with 6 cycles was found. [3.06 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_417" in 2.88 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_421" in 2.88 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_449" in 2.88 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_458" in 2.88 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_475" in 2.88 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_574" in 2.88 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [3.07 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_432" in 2.90 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_432:precondition1" was covered in 6 cycles in 2.90 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_499" in 2.90 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_499:precondition1" was covered in 6 cycles in 2.90 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [3.07 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_439" in 2.91 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_440" in 2.91 s.
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_338"	[0.08 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_340"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_340"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_399"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_338"	[0.08 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_399"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A trace with 6 cycles was found. [0.01 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_447" in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_447".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_533" in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_447".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_543" in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_447".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_555" in 0.02 s by the incidental trace "bitRam.v_bitRam._assert_447".
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_399"	[0.02 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_404"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A trace with 6 cycles was found. [0.02 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_544" in 0.01 s by the incidental trace "bitRam.v_bitRam._assert_544".
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_404"	[0.01 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [3.09 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_452" in 2.95 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_531" in 2.95 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [3.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_461" in 2.97 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_461:precondition1" was covered in 6 cycles in 2.97 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_464" in 2.97 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_464:precondition1" was covered in 6 cycles in 2.97 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_467" in 2.97 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_467:precondition1" was covered in 6 cycles in 2.97 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_538:precondition1" was covered in 6 cycles in 2.97 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_539:precondition1" was covered in 6 cycles in 2.97 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [3.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_477" in 2.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_538" in 2.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_539" in 2.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_540" in 2.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_551" in 2.98 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [3.17 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_512" in 2.99 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_512:precondition1" was covered in 6 cycles in 2.99 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [3.17 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_513" in 3.01 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_513:precondition1" was covered in 6 cycles in 3.01 s.
0.0.Ht: A trace with 6 cycles was found. [3.18 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_516" in 3.02 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_516:precondition1" was covered in 6 cycles in 3.02 s.
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_399"	[0.11 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_417"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_417"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_439"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_439"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_447"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_447"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_452"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  4	[0.02 s]
0.0.B: Trace Attempt  5	[0.03 s]
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_417"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_417"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_439"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_439"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_447"	[0.00 s].
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_447"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_452"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_452"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [3.18 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_520" in 3.04 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_520:precondition1" was covered in 6 cycles in 3.04 s.
0.0.Ht: A trace with 6 cycles was found. [3.18 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_536" in 3.05 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_536:precondition1" was covered in 6 cycles in 3.05 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [3.18 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_542" in 3.06 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_542:precondition1" was covered in 6 cycles in 3.06 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [3.19 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_560" in 3.08 s.
INFO (IPF047): 0.0.Ht: The cover property "bitRam.v_bitRam._assert_560:precondition1" was covered in 6 cycles in 3.08 s.
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [3.48 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [3.27 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "bitRam.v_bitRam._assert_572" in 3.09 s.
0: ProofGrid usable level: 0
0.0.Ht: All properties determined. [3.27 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_452"	[0.06 s].
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_461"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_461"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_477"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_477"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_512"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_512"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_513"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  4	[0.02 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_513"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_516"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_516"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_520"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_461"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_461"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_477"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_477"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_512"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_512"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_513"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_513"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_520"	[0.00 s].
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_520"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_536"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_536"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_560"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_560"	[0.00 s].
0.0.B: Starting proof for property "bitRam.v_bitRam._assert_572"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "bitRam.v_bitRam._assert_572"	[0.00 s].
0.0.B: Interrupted. [0.02 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_520"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_536"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_536"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_560"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_560"	[0.00 s].
0.0.N: Starting proof for property "bitRam.v_bitRam._assert_572"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Stopped processing property "bitRam.v_bitRam._assert_572"	[0.00 s].
0.0.N: Interrupted. [0.01 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [3.35 s]
0.0.Ht: Exited with Success (@ 3.50 s)
0.0.B: Exited with Success (@ 3.50 s)
0.0.N: Exited with Success (@ 3.50 s)
0.0.Hp: Exited with Success (@ 3.50 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 84.81 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.71        3.32        0.00       82.46 %
     Hp        0.68        3.33        0.00       83.05 %
     Ht        0.57        3.33        0.00       85.44 %
      B        0.43        3.32        0.00       88.56 %
    all        0.60        3.33        0.00       84.81 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.38       13.30        0.00

    Data read    : 4.56 MiB
    Data written : 106.29 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1176
                 assertions                   : 588
                  - proven                    : 126 (21.4286%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 462 (78.5714%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 588
                  - unreachable               : 23 (3.91156%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 565 (96.0884%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
[<embedded>] % 
[<embedded>] % # Report proof results
[<embedded>] % report

==============================================================
    Jasper Verification Results
==============================================================
    2022.06p002 64 bits for Linux64 3.10.0-1160.21.1.el7.x86_64
    Host Name: pal-achieve-06.uic.edu
    User Name: vpulav2
    Printed on: Wednesday, Apr10, 2024 01:26:23 PM CDT
    Working Directory: /home/vpulav2/Work/Jasper/bitRam


==============================================================
RESULTS
==============================================================

------------------------------------------------------------------------------------------------------
       Name                                          |    Result    |  Engine  |  Bound  |  Time    
------------------------------------------------------------------------------------------------------

---[ <embedded> ]-------------------------------------------------------------------------------------
[1]   bitRam.v_bitRam.assert_a22                          cex             N             2    0.096 s      
[2]   bitRam.v_bitRam.assert_a22:precondition1            covered         N             2    0.096 s      
[3]   bitRam.v_bitRam.assert_a10                          cex             N             2    0.004 s      
[4]   bitRam.v_bitRam.assert_a10:precondition1            covered         N             2    0.004 s      
[5]   bitRam.v_bitRam.assert_a14                          cex             N             2    0.004 s      
[6]   bitRam.v_bitRam.assert_a14:precondition1            covered         N             2    0.004 s      
[7]   bitRam.v_bitRam.assert_a16                          cex             N             2    0.008 s      
[8]   bitRam.v_bitRam.assert_a16:precondition1            covered         N             2    0.008 s      
[9]   bitRam.v_bitRam.assert_a13                          cex             N             2    0.007 s      
[10]  bitRam.v_bitRam.assert_a13:precondition1            covered         N             2    0.007 s      
[11]  bitRam.v_bitRam.assert_a20                          cex             N             1    0.004 s      
[12]  bitRam.v_bitRam.assert_a20:precondition1            covered         N             1    0.004 s      
[13]  bitRam.v_bitRam.assert_a17                          cex             N             1    0.004 s      
[14]  bitRam.v_bitRam.assert_a17:precondition1            covered         N             1    0.004 s      
[15]  bitRam.v_bitRam.assert_a19                          cex             PRE           1    0.000 s      
[16]  bitRam.v_bitRam.assert_a19:precondition1            covered         PRE           1    0.000 s      
[17]  bitRam.v_bitRam.assert_a9                           cex             N             2    0.010 s      
[18]  bitRam.v_bitRam.assert_a9:precondition1             covered         N         1 - 2    0.010 s      
[19]  bitRam.v_bitRam.assert_a21                          cex             B             2    0.008 s      
[20]  bitRam.v_bitRam.assert_a21:precondition1            covered         B             2    0.008 s      
[21]  bitRam.v_bitRam.assert_a23                          cex             Ht            2    0.275 s      
[22]  bitRam.v_bitRam.assert_a23:precondition1            covered         Ht            2    0.275 s      
[23]  bitRam.v_bitRam.assert_a25                          cex             Ht            2    0.288 s      
[24]  bitRam.v_bitRam.assert_a25:precondition1            covered         Ht            2    0.288 s      
[25]  bitRam.v_bitRam.assert_a29                          cex             B             2    0.008 s      
[26]  bitRam.v_bitRam.assert_a29:precondition1            covered         B             2    0.008 s      
[27]  bitRam.v_bitRam.assert_a32                          cex             Ht            2    0.302 s      
[28]  bitRam.v_bitRam.assert_a32:precondition1            covered         Ht            2    0.302 s      
[29]  bitRam.v_bitRam.assert_a11                          cex             Ht            2    0.318 s      
[30]  bitRam.v_bitRam.assert_a11:precondition1            covered         Ht            2    0.318 s      
[31]  bitRam.v_bitRam.assert_a6                           cex             Ht            2    0.331 s      
[32]  bitRam.v_bitRam.assert_a6:precondition1             covered         Ht            2    0.331 s      
[33]  bitRam.v_bitRam.assert_a8                           cex             Ht            2    0.341 s      
[34]  bitRam.v_bitRam.assert_a8:precondition1             covered         Ht            2    0.341 s      
[35]  bitRam.v_bitRam.assert_a24                          cex             Ht            2    0.358 s      
[36]  bitRam.v_bitRam.assert_a24:precondition1            covered         Ht            2    0.358 s      
[37]  bitRam.v_bitRam.assert_a27                          cex             Ht            2    0.369 s      
[38]  bitRam.v_bitRam.assert_a27:precondition1            covered         Ht            2    0.369 s      
[39]  bitRam.v_bitRam.assert_a33                          cex             Ht            2    0.377 s      
[40]  bitRam.v_bitRam.assert_a33:precondition1            covered         Ht            2    0.377 s      
[41]  bitRam.v_bitRam.assert_a15                          cex             N             2    0.008 s      
[42]  bitRam.v_bitRam.assert_a15:precondition1            covered         N             2    0.008 s      
[43]  bitRam.v_bitRam.assert_a12                          cex             Ht            2    0.397 s      
[44]  bitRam.v_bitRam.assert_a12:precondition1            covered         Ht            2    0.397 s      
[45]  bitRam.v_bitRam.assert_a1                           cex             Ht            2    0.408 s      
[46]  bitRam.v_bitRam.assert_a1:precondition1             covered         Ht            2    0.408 s      
[47]  bitRam.v_bitRam.assert_a0                           cex             Ht            2    0.426 s      
[48]  bitRam.v_bitRam.assert_a0:precondition1             covered         Ht            2    0.426 s      
[49]  bitRam.v_bitRam.assert_a28                          cex             Hp            1    0.201 s      
[50]  bitRam.v_bitRam.assert_a28:precondition1            covered         Hp            1    0.201 s      
[51]  bitRam.v_bitRam.assert_a30                          cex             Hp            1    0.209 s      
[52]  bitRam.v_bitRam.assert_a30:precondition1            covered         Hp            1    0.209 s      
[53]  bitRam.v_bitRam.assert_a3                           cex             Ht            2    0.408 s      
[54]  bitRam.v_bitRam.assert_a3:precondition1             covered         Ht            2    0.377 s      
[55]  bitRam.v_bitRam.assert_a5                           cex             Ht            2    0.397 s      
[56]  bitRam.v_bitRam.assert_a5:precondition1             covered         Ht            2    0.377 s      
[57]  bitRam.v_bitRam.assert_a26                          cex             Ht            1    0.111 s      
[58]  bitRam.v_bitRam.assert_a26:precondition1            covered         Ht            1    0.111 s      
[59]  bitRam.v_bitRam.assert_a31                          cex             Ht            1    0.126 s      
[60]  bitRam.v_bitRam.assert_a31:precondition1            covered         Ht            1    0.126 s      
[61]  bitRam.v_bitRam.assert_a18                          cex             Ht            1    0.135 s      
[62]  bitRam.v_bitRam.assert_a18:precondition1            covered         Ht            1    0.135 s      
[63]  bitRam.v_bitRam.assert_a2                           cex             Ht            2    0.426 s      
[64]  bitRam.v_bitRam.assert_a2:precondition1             covered         Ht            1    0.141 s      
[65]  bitRam.v_bitRam.assert_a4                           cex             Ht            2    0.438 s      
[66]  bitRam.v_bitRam.assert_a4:precondition1             covered         Ht            1    0.141 s      
[67]  bitRam.v_bitRam.assert_a7                           cex             Ht            2    0.408 s      
[68]  bitRam.v_bitRam.assert_a7:precondition1             covered         Ht            1    0.148 s      
[69]  bitRam.v_bitRam._assert_35                          proven          Hp     Infinite    0.171 s      
[70]  bitRam.v_bitRam._assert_35:precondition1            covered         N             1    0.096 s      
[71]  bitRam.v_bitRam._assert_36                          proven          PRE    Infinite    0.000 s      
[72]  bitRam.v_bitRam._assert_36:precondition1            covered         N             1    0.004 s      
[73]  bitRam.v_bitRam._assert_37                          proven          PRE    Infinite    0.000 s      
[74]  bitRam.v_bitRam._assert_37:precondition1            covered         Ht            1    0.126 s      
[75]  bitRam.v_bitRam._assert_38                          proven          PRE    Infinite    0.000 s      
[76]  bitRam.v_bitRam._assert_38:precondition1            covered         PRE           1    0.000 s      
[77]  bitRam.v_bitRam._assert_39                          proven          PRE    Infinite    0.000 s      
[78]  bitRam.v_bitRam._assert_39:precondition1            covered         N             1    0.096 s      
[79]  bitRam.v_bitRam._assert_40                          proven          Hp     Infinite    0.172 s      
[80]  bitRam.v_bitRam._assert_40:precondition1            covered         PRE           1    0.000 s      
[81]  bitRam.v_bitRam._assert_41                          proven          Hp     Infinite    0.172 s      
[82]  bitRam.v_bitRam._assert_41:precondition1            covered         N             1    0.004 s      
[83]  bitRam.v_bitRam._assert_42                          proven          PRE    Infinite    0.000 s      
[84]  bitRam.v_bitRam._assert_42:precondition1            covered         Ht            1    0.126 s      
[85]  bitRam.v_bitRam._assert_43                          proven          PRE    Infinite    0.000 s      
[86]  bitRam.v_bitRam._assert_43:precondition1            covered         Hp            1    0.201 s      
[87]  bitRam.v_bitRam._assert_44                          proven          PRE    Infinite    0.000 s      
[88]  bitRam.v_bitRam._assert_44:precondition1            covered         PRE           1    0.000 s      
[89]  bitRam.v_bitRam._assert_45                          proven          Hp     Infinite    0.172 s      
[90]  bitRam.v_bitRam._assert_45:precondition1            covered         N             1    0.004 s      
[91]  bitRam.v_bitRam._assert_46                          proven          PRE    Infinite    0.000 s      
[92]  bitRam.v_bitRam._assert_46:precondition1            covered         N             1    0.096 s      
[93]  bitRam.v_bitRam._assert_47                          proven          Hp     Infinite    0.173 s      
[94]  bitRam.v_bitRam._assert_47:precondition1            covered         N             1    0.007 s      
[95]  bitRam.v_bitRam._assert_48                          proven          Hp     Infinite    0.173 s      
[96]  bitRam.v_bitRam._assert_48:precondition1            covered         PRE           1    0.000 s      
[97]  bitRam.v_bitRam._assert_49                          proven          PRE    Infinite    0.000 s      
[98]  bitRam.v_bitRam._assert_49:precondition1            covered         N             1    0.007 s      
[99]  bitRam.v_bitRam._assert_50                          proven          Hp     Infinite    0.173 s      
[100] bitRam.v_bitRam._assert_50:precondition1            covered         N             1    0.096 s      
[101] bitRam.v_bitRam._assert_51                          proven          Hp     Infinite    0.173 s      
[102] bitRam.v_bitRam._assert_51:precondition1            covered         Ht            1    0.126 s      
[103] bitRam.v_bitRam._assert_52                          proven          Hp     Infinite    0.173 s      
[104] bitRam.v_bitRam._assert_52:precondition1            covered         Ht            1    0.141 s      
[105] bitRam.v_bitRam._assert_53                          proven          Hp     Infinite    0.174 s      
[106] bitRam.v_bitRam._assert_53:precondition1            covered         Hp            1    0.201 s      
[107] bitRam.v_bitRam._assert_54                          proven          PRE    Infinite    0.000 s      
[108] bitRam.v_bitRam._assert_54:precondition1            covered         Ht            1    0.126 s      
[109] bitRam.v_bitRam._assert_55                          proven          PRE    Infinite    0.000 s      
[110] bitRam.v_bitRam._assert_55:precondition1            covered         N             1    0.096 s      
[111] bitRam.v_bitRam._assert_56                          proven          PRE    Infinite    0.000 s      
[112] bitRam.v_bitRam._assert_56:precondition1            covered         Ht            1    0.161 s      
[113] bitRam.v_bitRam._assert_57                          proven          Hp     Infinite    0.174 s      
[114] bitRam.v_bitRam._assert_57:precondition1            covered         N             1    0.004 s      
[115] bitRam.v_bitRam._assert_58                          proven          Hp     Infinite    0.174 s      
[116] bitRam.v_bitRam._assert_58:precondition1            covered         N             1    0.096 s      
[117] bitRam.v_bitRam._assert_59                          proven          PRE    Infinite    0.000 s      
[118] bitRam.v_bitRam._assert_59:precondition1            covered         Hp            1    0.201 s      
[119] bitRam.v_bitRam._assert_60                          proven          Hp     Infinite    0.174 s      
[120] bitRam.v_bitRam._assert_60:precondition1            covered         PRE           1    0.000 s      
[121] bitRam.v_bitRam._assert_61                          proven          Hp     Infinite    0.174 s      
[122] bitRam.v_bitRam._assert_61:precondition1            covered         N             1    0.004 s      
[123] bitRam.v_bitRam._assert_62                          proven          Hp     Infinite    0.175 s      
[124] bitRam.v_bitRam._assert_62:precondition1            covered         N             1    0.096 s      
[125] bitRam.v_bitRam._assert_63                          proven          Hp     Infinite    0.175 s      
[126] bitRam.v_bitRam._assert_63:precondition1            covered         Hp            1    0.201 s      
[127] bitRam.v_bitRam._assert_64                          proven          Hp     Infinite    0.175 s      
[128] bitRam.v_bitRam._assert_64:precondition1            covered         N             1    0.007 s      
[129] bitRam.v_bitRam._assert_65                          proven          Hp     Infinite    0.175 s      
[130] bitRam.v_bitRam._assert_65:precondition1            covered         Ht            1    0.161 s      
[131] bitRam.v_bitRam._assert_66                          proven          Hp     Infinite    0.176 s      
[132] bitRam.v_bitRam._assert_66:precondition1            covered         N             1    0.096 s      
[133] bitRam.v_bitRam._assert_67                          proven          Hp     Infinite    0.176 s      
[134] bitRam.v_bitRam._assert_67:precondition1            covered         N             1    0.007 s      
[135] bitRam.v_bitRam._assert_68                          proven          Hp     Infinite    0.176 s      
[136] bitRam.v_bitRam._assert_68:precondition1            covered         Ht            1    0.135 s      
[137] bitRam.v_bitRam._assert_69                          proven          PRE    Infinite    0.000 s      
[138] bitRam.v_bitRam._assert_69:precondition1            covered         Hp            1    0.201 s      
[139] bitRam.v_bitRam._assert_70                          proven          Hp     Infinite    0.176 s      
[140] bitRam.v_bitRam._assert_70:precondition1            covered         PRE           1    0.000 s      
[141] bitRam.v_bitRam._assert_71                          proven          PRE    Infinite    0.000 s      
[142] bitRam.v_bitRam._assert_71:precondition1            covered         PRE           1    0.000 s      
[143] bitRam.v_bitRam._assert_72                          proven          Hp     Infinite    0.176 s      
[144] bitRam.v_bitRam._assert_72:precondition1            covered         Ht            1    0.126 s      
[145] bitRam.v_bitRam._assert_73                          proven          PRE    Infinite    0.000 s      
[146] bitRam.v_bitRam._assert_73:precondition1            covered         Ht            1    0.111 s      
[147] bitRam.v_bitRam._assert_74                          proven          Hp     Infinite    0.177 s      
[148] bitRam.v_bitRam._assert_74:precondition1            covered         Hp            1    0.201 s      
[149] bitRam.v_bitRam._assert_75                          proven          Hp     Infinite    0.177 s      
[150] bitRam.v_bitRam._assert_75:precondition1            covered         Ht            1    0.169 s      
[151] bitRam.v_bitRam._assert_76                          proven          PRE    Infinite    0.000 s      
[152] bitRam.v_bitRam._assert_76:precondition1            covered         N             1    0.007 s      
[153] bitRam.v_bitRam._assert_77                          proven          Hp     Infinite    0.177 s      
[154] bitRam.v_bitRam._assert_77:precondition1            covered         Ht            1    0.169 s      
[155] bitRam.v_bitRam._assert_78                          proven          Hp     Infinite    0.177 s      
[156] bitRam.v_bitRam._assert_78:precondition1            covered         N             1    0.004 s      
[157] bitRam.v_bitRam._assert_79                          proven          Hp     Infinite    0.177 s      
[158] bitRam.v_bitRam._assert_79:precondition1            covered         N             1    0.004 s      
[159] bitRam.v_bitRam._assert_80                          proven          PRE    Infinite    0.000 s      
[160] bitRam.v_bitRam._assert_80:precondition1            covered         N             1    0.096 s      
[161] bitRam.v_bitRam._assert_81                          proven          Hp     Infinite    0.178 s      
[162] bitRam.v_bitRam._assert_81:precondition1            covered         N             1    0.004 s      
[163] bitRam.v_bitRam._assert_82                          proven          Hp     Infinite    0.178 s      
[164] bitRam.v_bitRam._assert_82:precondition1            covered         Ht            1    0.174 s      
[165] bitRam.v_bitRam._assert_83                          proven          PRE    Infinite    0.000 s      
[166] bitRam.v_bitRam._assert_83:precondition1            covered         Ht            1    0.169 s      
[167] bitRam.v_bitRam._assert_84                          proven          Hp     Infinite    0.178 s      
[168] bitRam.v_bitRam._assert_84:precondition1            covered         N         1 - 2    0.096 s      
[169] bitRam.v_bitRam._assert_85                          proven          Hp     Infinite    0.178 s      
[170] bitRam.v_bitRam._assert_85:precondition1            covered         Ht            1    0.141 s      
[171] bitRam.v_bitRam._assert_86                          proven          Hp     Infinite    0.178 s      
[172] bitRam.v_bitRam._assert_86:precondition1            covered         Ht            1    0.178 s      
[173] bitRam.v_bitRam._assert_87                          cex             N             2    0.004 s      
[174] bitRam.v_bitRam._assert_87:precondition1            covered         N             2    0.004 s      
[175] bitRam.v_bitRam._assert_88                          proven          PRE    Infinite    0.000 s      
[176] bitRam.v_bitRam._assert_88:precondition1            covered         Ht            1    0.141 s      
[177] bitRam.v_bitRam._assert_89                          proven          Hp     Infinite    0.179 s      
[178] bitRam.v_bitRam._assert_89:precondition1            covered         Ht            1    0.194 s      
[179] bitRam.v_bitRam._assert_90                          proven          Hp     Infinite    0.179 s      
[180] bitRam.v_bitRam._assert_90:precondition1            covered         Ht            1    0.161 s      
[181] bitRam.v_bitRam._assert_91                          proven          Hp     Infinite    0.179 s      
[182] bitRam.v_bitRam._assert_91:precondition1            covered         N             1    0.096 s      
[183] bitRam.v_bitRam._assert_92                          proven          Hp     Infinite    0.179 s      
[184] bitRam.v_bitRam._assert_92:precondition1            covered         N             1    0.007 s      
[185] bitRam.v_bitRam._assert_93                          proven          Hp     Infinite    0.179 s      
[186] bitRam.v_bitRam._assert_93:precondition1            covered         N             1    0.004 s      
[187] bitRam.v_bitRam._assert_94                          proven          Hp     Infinite    0.180 s      
[188] bitRam.v_bitRam._assert_94:precondition1            covered         Ht            1    0.194 s      
[189] bitRam.v_bitRam._assert_95                          proven          Hp     Infinite    0.180 s      
[190] bitRam.v_bitRam._assert_95:precondition1            covered         N             1    0.007 s      
[191] bitRam.v_bitRam._assert_96                          proven          Hp     Infinite    0.180 s      
[192] bitRam.v_bitRam._assert_96:precondition1            covered         N             1    0.096 s      
[193] bitRam.v_bitRam._assert_97                          proven          Hp     Infinite    0.180 s      
[194] bitRam.v_bitRam._assert_97:precondition1            covered         Ht            1    0.141 s      
[195] bitRam.v_bitRam._assert_98                          proven          PRE    Infinite    0.000 s      
[196] bitRam.v_bitRam._assert_98:precondition1            covered         N             1    0.007 s      
[197] bitRam.v_bitRam._assert_99                          proven          Hp     Infinite    0.180 s      
[198] bitRam.v_bitRam._assert_99:precondition1            covered         N             1    0.004 s      
[199] bitRam.v_bitRam._assert_100                         proven          Hp     Infinite    0.181 s      
[200] bitRam.v_bitRam._assert_100:precondition1           covered         PRE           1    0.000 s      
[201] bitRam.v_bitRam._assert_101                         proven          Hp     Infinite    0.181 s      
[202] bitRam.v_bitRam._assert_101:precondition1           covered         Ht            1    0.203 s      
[203] bitRam.v_bitRam._assert_102                         proven          Hp     Infinite    0.181 s      
[204] bitRam.v_bitRam._assert_102:precondition1           covered         Hp            1    0.201 s      
[205] bitRam.v_bitRam._assert_103                         proven          Hp     Infinite    0.181 s      
[206] bitRam.v_bitRam._assert_103:precondition1           covered         Ht            1    0.161 s      
[207] bitRam.v_bitRam._assert_104                         proven          Hp     Infinite    0.181 s      
[208] bitRam.v_bitRam._assert_104:precondition1           covered         Ht            1    0.141 s      
[209] bitRam.v_bitRam._assert_105                         proven          Hp     Infinite    0.182 s      
[210] bitRam.v_bitRam._assert_105:precondition1           covered         N         1 - 2    0.096 s      
[211] bitRam.v_bitRam._assert_106                         proven          Hp     Infinite    0.182 s      
[212] bitRam.v_bitRam._assert_106:precondition1           covered         Hp            1    0.201 s      
[213] bitRam.v_bitRam._assert_107                         proven          Hp     Infinite    0.182 s      
[214] bitRam.v_bitRam._assert_107:precondition1           covered         Hp            1    0.201 s      
[215] bitRam.v_bitRam._assert_108                         proven          Hp     Infinite    0.182 s      
[216] bitRam.v_bitRam._assert_108:precondition1           covered         Ht            1    0.161 s      
[217] bitRam.v_bitRam._assert_109                         proven          Hp     Infinite    0.183 s      
[218] bitRam.v_bitRam._assert_109:precondition1           covered         N             1    0.004 s      
[219] bitRam.v_bitRam._assert_110                         proven          Hp     Infinite    0.183 s      
[220] bitRam.v_bitRam._assert_110:precondition1           covered         N             1    0.096 s      
[221] bitRam.v_bitRam._assert_111                         proven          Hp     Infinite    0.183 s      
[222] bitRam.v_bitRam._assert_111:precondition1           covered         PRE           1    0.000 s      
[223] bitRam.v_bitRam._assert_112                         proven          Hp     Infinite    0.183 s      
[224] bitRam.v_bitRam._assert_112:precondition1           covered         N             1    0.004 s      
[225] bitRam.v_bitRam._assert_113                         proven          Hp     Infinite    0.184 s      
[226] bitRam.v_bitRam._assert_113:precondition1           covered         Ht            1    0.194 s      
[227] bitRam.v_bitRam._assert_114                         proven          Hp     Infinite    0.184 s      
[228] bitRam.v_bitRam._assert_114:precondition1           covered         Ht            1    0.111 s      
[229] bitRam.v_bitRam._assert_115                         proven          Hp     Infinite    0.184 s      
[230] bitRam.v_bitRam._assert_115:precondition1           covered         N             1    0.004 s      
[231] bitRam.v_bitRam._assert_116                         proven          Hp     Infinite    0.184 s      
[232] bitRam.v_bitRam._assert_116:precondition1           covered         N             1    0.007 s      
[233] bitRam.v_bitRam._assert_117                         proven          Hp     Infinite    0.185 s      
[234] bitRam.v_bitRam._assert_117:precondition1           covered         Ht            1    0.208 s      
[235] bitRam.v_bitRam._assert_118                         proven          Hp     Infinite    0.185 s      
[236] bitRam.v_bitRam._assert_118:precondition1           covered         Ht            1    0.126 s      
[237] bitRam.v_bitRam._assert_119                         proven          Hp     Infinite    0.185 s      
[238] bitRam.v_bitRam._assert_119:precondition1           covered         Hp            1    0.201 s      
[239] bitRam.v_bitRam._assert_120                         cex             N             2    0.004 s      
[240] bitRam.v_bitRam._assert_120:precondition1           covered         N             2    0.004 s      
[241] bitRam.v_bitRam._assert_121                         proven          PRE    Infinite    0.000 s      
[242] bitRam.v_bitRam._assert_121:precondition1           covered         Ht            1    0.213 s      
[243] bitRam.v_bitRam._assert_122                         proven          Hp     Infinite    0.185 s      
[244] bitRam.v_bitRam._assert_122:precondition1           covered         Ht            1    0.161 s      
[245] bitRam.v_bitRam._assert_123                         proven          Hp     Infinite    0.185 s      
[246] bitRam.v_bitRam._assert_123:precondition1           covered         Ht            1    0.178 s      
[247] bitRam.v_bitRam._assert_124                         proven          Hp     Infinite    0.186 s      
[248] bitRam.v_bitRam._assert_124:precondition1           covered         Ht            1    0.126 s      
[249] bitRam.v_bitRam._assert_125                         proven          PRE    Infinite    0.000 s      
[250] bitRam.v_bitRam._assert_125:precondition1           covered         Ht            1    0.213 s      
[251] bitRam.v_bitRam._assert_126                         proven          Hp     Infinite    0.186 s      
[252] bitRam.v_bitRam._assert_126:precondition1           covered         Ht            1    0.169 s      
[253] bitRam.v_bitRam._assert_127                         proven          Hp     Infinite    0.186 s      
[254] bitRam.v_bitRam._assert_127:precondition1           covered         Ht            1    0.226 s      
[255] bitRam.v_bitRam._assert_128                         proven          Hp     Infinite    0.186 s      
[256] bitRam.v_bitRam._assert_128:precondition1           covered         Ht            1    0.178 s      
[257] bitRam.v_bitRam._assert_129                         proven          PRE    Infinite    0.000 s      
[258] bitRam.v_bitRam._assert_129:precondition1           covered         Ht            1    0.111 s      
[259] bitRam.v_bitRam._assert_130                         proven          PRE    Infinite    0.000 s      
[260] bitRam.v_bitRam._assert_130:precondition1           covered         Ht            1    0.141 s      
[261] bitRam.v_bitRam._assert_131                         proven          Hp     Infinite    0.187 s      
[262] bitRam.v_bitRam._assert_131:precondition1           covered         N             1    0.096 s      
[263] bitRam.v_bitRam._assert_132                         proven          Hp     Infinite    0.187 s      
[264] bitRam.v_bitRam._assert_132:precondition1           covered         Hp            1    0.209 s      
[265] bitRam.v_bitRam._assert_133                         proven          Hp     Infinite    0.187 s      
[266] bitRam.v_bitRam._assert_133:precondition1           covered         Hp            1    0.358 s      
[267] bitRam.v_bitRam._assert_134                         proven          Hp     Infinite    0.187 s      
[268] bitRam.v_bitRam._assert_134:precondition1           covered         Hp            1    0.371 s      
[269] bitRam.v_bitRam._assert_135                         proven          Hp     Infinite    0.188 s      
[270] bitRam.v_bitRam._assert_135:precondition1           covered         Ht            1    0.141 s      
[271] bitRam.v_bitRam._assert_136                         proven          PRE    Infinite    0.000 s      
[272] bitRam.v_bitRam._assert_136:precondition1           covered         Ht            1    0.111 s      
[273] bitRam.v_bitRam._assert_137                         proven          Hp     Infinite    0.189 s      
[274] bitRam.v_bitRam._assert_137:precondition1           covered         Ht            1    0.148 s      
[275] bitRam.v_bitRam._assert_138                         proven          Hp     Infinite    0.190 s      
[276] bitRam.v_bitRam._assert_138:precondition1           covered         Ht            1    0.169 s      
[277] bitRam.v_bitRam._assert_139                         proven          Hp     Infinite    0.191 s      
[278] bitRam.v_bitRam._assert_139:precondition1           covered         N             1    0.004 s      
[279] bitRam.v_bitRam._assert_140                         cex             N             2    0.004 s      
[280] bitRam.v_bitRam._assert_140:precondition1           covered         N             2    0.004 s      
[281] bitRam.v_bitRam._assert_141                         cex             B             4    0.011 s      
[282] bitRam.v_bitRam._assert_141:precondition1           covered         B             4    0.011 s      
[283] bitRam.v_bitRam._assert_142                         cex             Ht            2    0.445 s      
[284] bitRam.v_bitRam._assert_142:precondition1           covered         Ht            2    0.445 s      
[285] bitRam.v_bitRam._assert_143                         cex             B             6    0.005 s      
[286] bitRam.v_bitRam._assert_143:precondition1           covered         B         5 - 6    0.005 s      
[287] bitRam.v_bitRam._assert_144                         cex             B         5 - 6    0.005 s      
[288] bitRam.v_bitRam._assert_144:precondition1           covered         B         5 - 6    0.005 s      
[289] bitRam.v_bitRam._assert_145                         cex             N             5    0.007 s      
[290] bitRam.v_bitRam._assert_145:precondition1           covered         N             5    0.007 s      
[291] bitRam.v_bitRam._assert_146                         cex             N             5    0.007 s      
[292] bitRam.v_bitRam._assert_146:precondition1           covered         N             5    0.007 s      
[293] bitRam.v_bitRam._assert_147                         cex             N             5    0.007 s      
[294] bitRam.v_bitRam._assert_147:precondition1           covered         N             5    0.007 s      
[295] bitRam.v_bitRam._assert_148                         cex             Ht            4    0.856 s      
[296] bitRam.v_bitRam._assert_148:precondition1           covered         Ht            4    0.856 s      
[297] bitRam.v_bitRam._assert_149                         cex             Ht            4    0.869 s      
[298] bitRam.v_bitRam._assert_149:precondition1           covered         Ht            4    0.869 s      
[299] bitRam.v_bitRam._assert_150                         cex             B             6    0.006 s      
[300] bitRam.v_bitRam._assert_150:precondition1           covered         B             6    0.006 s      
[301] bitRam.v_bitRam._assert_151                         cex             B             6    0.006 s      
[302] bitRam.v_bitRam._assert_151:precondition1           covered         B             6    0.006 s      
[303] bitRam.v_bitRam._assert_152                         cex             Ht            4    0.876 s      
[304] bitRam.v_bitRam._assert_152:precondition1           covered         Ht            4    0.876 s      
[305] bitRam.v_bitRam._assert_153                         cex             Ht            4    0.876 s      
[306] bitRam.v_bitRam._assert_153:precondition1           covered         Ht            4    0.876 s      
[307] bitRam.v_bitRam._assert_154                         cex             N             6    0.016 s      
[308] bitRam.v_bitRam._assert_154:precondition1           covered         N             6    0.016 s      
[309] bitRam.v_bitRam._assert_155                         cex             B             6    0.072 s      
[310] bitRam.v_bitRam._assert_155:precondition1           covered         B             6    0.072 s      
[311] bitRam.v_bitRam._assert_156                         cex             Ht            6    1.824 s      
[312] bitRam.v_bitRam._assert_156:precondition1           covered         Ht            6    1.824 s      
[313] bitRam.v_bitRam._assert_157                         cex             N             5    0.007 s      
[314] bitRam.v_bitRam._assert_157:precondition1           covered         N             5    0.007 s      
[315] bitRam.v_bitRam._assert_158                         cex             N             5    0.007 s      
[316] bitRam.v_bitRam._assert_158:precondition1           covered         N             5    0.007 s      
[317] bitRam.v_bitRam._assert_159                         cex             N             5    0.007 s      
[318] bitRam.v_bitRam._assert_159:precondition1           covered         N             5    0.007 s      
[319] bitRam.v_bitRam._assert_160                         cex             B         5 - 6    0.005 s      
[320] bitRam.v_bitRam._assert_160:precondition1           covered         B         5 - 6    0.005 s      
[321] bitRam.v_bitRam._assert_161                         cex             Ht            4    0.893 s      
[322] bitRam.v_bitRam._assert_161:precondition1           covered         Ht            4    0.893 s      
[323] bitRam.v_bitRam._assert_162                         cex             Ht            4    0.906 s      
[324] bitRam.v_bitRam._assert_162:precondition1           covered         Ht            4    0.906 s      
[325] bitRam.v_bitRam._assert_163                         cex             Ht            6    1.836 s      
[326] bitRam.v_bitRam._assert_163:precondition1           covered         Ht            6    1.836 s      
[327] bitRam.v_bitRam._assert_164                         cex             Ht            4    0.916 s      
[328] bitRam.v_bitRam._assert_164:precondition1           covered         Ht            4    0.916 s      
[329] bitRam.v_bitRam._assert_165                         cex             B             4    0.011 s      
[330] bitRam.v_bitRam._assert_165:precondition1           covered         B             4    0.011 s      
[331] bitRam.v_bitRam._assert_166                         cex             B             4    0.011 s      
[332] bitRam.v_bitRam._assert_166:precondition1           covered         B             4    0.011 s      
[333] bitRam.v_bitRam._assert_167                         cex             Ht            4    0.934 s      
[334] bitRam.v_bitRam._assert_167:precondition1           covered         Ht            4    0.934 s      
[335] bitRam.v_bitRam._assert_168                         cex             B             4    0.011 s      
[336] bitRam.v_bitRam._assert_168:precondition1           covered         B             4    0.011 s      
[337] bitRam.v_bitRam._assert_169                         cex             B             4    0.011 s      
[338] bitRam.v_bitRam._assert_169:precondition1           covered         B             4    0.011 s      
[339] bitRam.v_bitRam._assert_170                         cex             Ht            4    0.869 s      
[340] bitRam.v_bitRam._assert_170:precondition1           covered         Ht            4    0.869 s      
[341] bitRam.v_bitRam._assert_171                         cex             Ht            6    1.844 s      
[342] bitRam.v_bitRam._assert_171:precondition1           covered         Ht            6    1.844 s      
[343] bitRam.v_bitRam._assert_172                         cex             N             6    0.016 s      
[344] bitRam.v_bitRam._assert_172:precondition1           covered         N             6    0.016 s      
[345] bitRam.v_bitRam._assert_173                         cex             N             6    0.016 s      
[346] bitRam.v_bitRam._assert_173:precondition1           covered         N             6    0.016 s      
[347] bitRam.v_bitRam._assert_174                         cex             N             6    0.016 s      
[348] bitRam.v_bitRam._assert_174:precondition1           covered         N             6    0.016 s      
[349] bitRam.v_bitRam._assert_175                         cex             B             6    0.006 s      
[350] bitRam.v_bitRam._assert_175:precondition1           covered         B             6    0.006 s      
[351] bitRam.v_bitRam._assert_176                         cex             N             6    0.016 s      
[352] bitRam.v_bitRam._assert_176:precondition1           covered         N             6    0.016 s      
[353] bitRam.v_bitRam._assert_177                         cex             N             6    0.016 s      
[354] bitRam.v_bitRam._assert_177:precondition1           covered         N             6    0.016 s      
[355] bitRam.v_bitRam._assert_178                         cex             Ht            6    1.862 s      
[356] bitRam.v_bitRam._assert_178:precondition1           covered         Ht            6    1.862 s      
[357] bitRam.v_bitRam._assert_179                         cex             B             6    0.006 s      
[358] bitRam.v_bitRam._assert_179:precondition1           covered         B             6    0.006 s      
[359] bitRam.v_bitRam._assert_180                         cex             B             6    0.006 s      
[360] bitRam.v_bitRam._assert_180:precondition1           covered         B             6    0.006 s      
[361] bitRam.v_bitRam._assert_181                         cex             N             6    0.016 s      
[362] bitRam.v_bitRam._assert_181:precondition1           covered         N             6    0.016 s      
[363] bitRam.v_bitRam._assert_182                         cex             Ht            4    0.943 s      
[364] bitRam.v_bitRam._assert_182:precondition1           covered         Ht            4    0.943 s      
[365] bitRam.v_bitRam._assert_183                         cex             N             6    0.016 s      
[366] bitRam.v_bitRam._assert_183:precondition1           covered         N             6    0.016 s      
[367] bitRam.v_bitRam._assert_184                         cex             Ht            2    0.467 s      
[368] bitRam.v_bitRam._assert_184:precondition1           covered         Ht            2    0.467 s      
[369] bitRam.v_bitRam._assert_185                         cex             B             6    0.072 s      
[370] bitRam.v_bitRam._assert_185:precondition1           covered         B             6    0.072 s      
[371] bitRam.v_bitRam._assert_186                         cex             Ht            2    0.474 s      
[372] bitRam.v_bitRam._assert_186:precondition1           covered         Ht            2    0.474 s      
[373] bitRam.v_bitRam._assert_187                         cex             N         5 - 6    0.006 s      
[374] bitRam.v_bitRam._assert_187:precondition1           covered         N         5 - 6    0.006 s      
[375] bitRam.v_bitRam._assert_188                         cex             Ht            4    0.960 s      
[376] bitRam.v_bitRam._assert_188:precondition1           covered         Ht            4    0.960 s      
[377] bitRam.v_bitRam._assert_189                         cex             Ht            4    0.893 s      
[378] bitRam.v_bitRam._assert_189:precondition1           covered         Ht            4    0.893 s      
[379] bitRam.v_bitRam._assert_190                         cex             Ht            4    0.916 s      
[380] bitRam.v_bitRam._assert_190:precondition1           covered         Ht            4    0.916 s      
[381] bitRam.v_bitRam._assert_191                         cex             Ht            6    1.891 s      
[382] bitRam.v_bitRam._assert_191:precondition1           covered         Ht            6    1.891 s      
[383] bitRam.v_bitRam._assert_192                         cex             Ht            6    1.906 s      
[384] bitRam.v_bitRam._assert_192:precondition1           covered         Ht            6    1.906 s      
[385] bitRam.v_bitRam._assert_193                         cex             Ht            6    1.914 s      
[386] bitRam.v_bitRam._assert_193:precondition1           covered         Ht            6    1.914 s      
[387] bitRam.v_bitRam._assert_194                         cex             Ht            6    1.923 s      
[388] bitRam.v_bitRam._assert_194:precondition1           covered         Ht            6    1.923 s      
[389] bitRam.v_bitRam._assert_195                         cex             Ht            6    1.944 s      
[390] bitRam.v_bitRam._assert_195:precondition1           covered         Ht            6    1.944 s      
[391] bitRam.v_bitRam._assert_196                         cex             Ht            6    1.955 s      
[392] bitRam.v_bitRam._assert_196:precondition1           covered         Ht            6    1.955 s      
[393] bitRam.v_bitRam._assert_197                         cex             Ht            4    0.916 s      
[394] bitRam.v_bitRam._assert_197:precondition1           covered         Ht            4    0.916 s      
[395] bitRam.v_bitRam._assert_198                         cex             B             4    0.011 s      
[396] bitRam.v_bitRam._assert_198:precondition1           covered         B             4    0.011 s      
[397] bitRam.v_bitRam._assert_199                         cex             N             4    0.015 s      
[398] bitRam.v_bitRam._assert_199:precondition1           covered         N             4    0.015 s      
[399] bitRam.v_bitRam._assert_200                         cex             Ht            4    0.916 s      
[400] bitRam.v_bitRam._assert_200:precondition1           covered         Ht            4    0.916 s      
[401] bitRam.v_bitRam._assert_201                         cex             Ht            4    0.976 s      
[402] bitRam.v_bitRam._assert_201:precondition1           covered         Ht            4    0.976 s      
[403] bitRam.v_bitRam._assert_202                         cex             Ht            4    0.916 s      
[404] bitRam.v_bitRam._assert_202:precondition1           covered         Ht            4    0.906 s      
[405] bitRam.v_bitRam._assert_203                         cex             Ht            5    1.427 s      
[406] bitRam.v_bitRam._assert_203:precondition1           covered         Ht            5    1.427 s      
[407] bitRam.v_bitRam._assert_204                         cex             N             5    0.007 s      
[408] bitRam.v_bitRam._assert_204:precondition1           covered         N             5    0.007 s      
[409] bitRam.v_bitRam._assert_205                         cex             Ht            6    1.923 s      
[410] bitRam.v_bitRam._assert_205:precondition1           covered         N         5 - 6    0.006 s      
[411] bitRam.v_bitRam._assert_206                         cex             Ht            6    1.923 s      
[412] bitRam.v_bitRam._assert_206:precondition1           covered         B             6    0.072 s      
[413] bitRam.v_bitRam._assert_207                         cex             Ht            6    1.862 s      
[414] bitRam.v_bitRam._assert_207:precondition1           covered         Ht            6    1.862 s      
[415] bitRam.v_bitRam._assert_208                         cex             B             6    0.006 s      
[416] bitRam.v_bitRam._assert_208:precondition1           covered         B             6    0.006 s      
[417] bitRam.v_bitRam._assert_209                         cex             Ht            6    1.965 s      
[418] bitRam.v_bitRam._assert_209:precondition1           covered         Ht            6    1.965 s      
[419] bitRam.v_bitRam._assert_210                         cex             Ht            6    1.965 s      
[420] bitRam.v_bitRam._assert_210:precondition1           covered         Ht            6    1.965 s      
[421] bitRam.v_bitRam._assert_211                         cex             N             6    0.016 s      
[422] bitRam.v_bitRam._assert_211:precondition1           covered         N             6    0.016 s      
[423] bitRam.v_bitRam._assert_212                         cex             Ht            6    1.989 s      
[424] bitRam.v_bitRam._assert_212:precondition1           covered         Ht            6    1.989 s      
[425] bitRam.v_bitRam._assert_213                         cex             Ht            6    1.965 s      
[426] bitRam.v_bitRam._assert_213:precondition1           covered         Ht            6    1.965 s      
[427] bitRam.v_bitRam._assert_214                         cex             Ht            6    1.965 s      
[428] bitRam.v_bitRam._assert_214:precondition1           covered         Ht            6    1.965 s      
[429] bitRam.v_bitRam._assert_215                         cex             Ht            6    1.965 s      
[430] bitRam.v_bitRam._assert_215:precondition1           covered         Ht            6    1.965 s      
[431] bitRam.v_bitRam._assert_216                         cex             B             6    0.006 s      
[432] bitRam.v_bitRam._assert_216:precondition1           covered         B             6    0.006 s      
[433] bitRam.v_bitRam._assert_217                         cex             B             6    0.006 s      
[434] bitRam.v_bitRam._assert_217:precondition1           covered         B             6    0.006 s      
[435] bitRam.v_bitRam._assert_218                         cex             Ht            6    2.000 s      
[436] bitRam.v_bitRam._assert_218:precondition1           covered         Ht            6    2.000 s      
[437] bitRam.v_bitRam._assert_219                         cex             Ht            6    2.017 s      
[438] bitRam.v_bitRam._assert_219:precondition1           covered         Ht            6    2.017 s      
[439] bitRam.v_bitRam._assert_220                         cex             Ht            4    0.893 s      
[440] bitRam.v_bitRam._assert_220:precondition1           covered         Ht            4    0.893 s      
[441] bitRam.v_bitRam._assert_221                         cex             N             6    0.016 s      
[442] bitRam.v_bitRam._assert_221:precondition1           covered         N             6    0.016 s      
[443] bitRam.v_bitRam._assert_222                         cex             Ht            5    1.446 s      
[444] bitRam.v_bitRam._assert_222:precondition1           covered         Ht            5    1.446 s      
[445] bitRam.v_bitRam._assert_223                         cex             N             6    0.016 s      
[446] bitRam.v_bitRam._assert_223:precondition1           covered         N             6    0.016 s      
[447] bitRam.v_bitRam._assert_224                         cex             Ht            6    2.026 s      
[448] bitRam.v_bitRam._assert_224:precondition1           covered         Ht            6    2.026 s      
[449] bitRam.v_bitRam._assert_225                         cex             N             1    0.004 s      
[450] bitRam.v_bitRam._assert_225:precondition1           covered         N             1    0.004 s      
[451] bitRam.v_bitRam._assert_226                         cex             Ht            6    2.043 s      
[452] bitRam.v_bitRam._assert_226:precondition1           covered         Ht            6    2.043 s      
[453] bitRam.v_bitRam._assert_227                         cex             Ht            6    2.056 s      
[454] bitRam.v_bitRam._assert_227:precondition1           covered         Ht            6    1.836 s      
[455] bitRam.v_bitRam._assert_228                         cex             Ht            6    2.071 s      
[456] bitRam.v_bitRam._assert_228:precondition1           covered         Ht            6    2.071 s      
[457] bitRam.v_bitRam._assert_229                         cex             Ht            6    2.086 s      
[458] bitRam.v_bitRam._assert_229:precondition1           covered         Ht            6    2.086 s      
[459] bitRam.v_bitRam._assert_230                         cex             Ht            6    2.135 s      
[460] bitRam.v_bitRam._assert_230:precondition1           covered         Ht            6    2.135 s      
[461] bitRam.v_bitRam._assert_231                         cex             Ht            6    2.144 s      
[462] bitRam.v_bitRam._assert_231:precondition1           covered         N             6    0.015 s      
[463] bitRam.v_bitRam._assert_232                         cex             Ht            6    2.162 s      
[464] bitRam.v_bitRam._assert_232:precondition1           covered         Ht            6    2.162 s      
[465] bitRam.v_bitRam._assert_233                         cex             Ht            6    2.175 s      
[466] bitRam.v_bitRam._assert_233:precondition1           covered         Ht            6    2.175 s      
[467] bitRam.v_bitRam._assert_234                         cex             Ht            6    2.184 s      
[468] bitRam.v_bitRam._assert_234:precondition1           covered         Ht            6    2.184 s      
[469] bitRam.v_bitRam._assert_235                         cex             Ht            6    2.206 s      
[470] bitRam.v_bitRam._assert_235:precondition1           covered         Ht            6    2.206 s      
[471] bitRam.v_bitRam._assert_236                         cex             Ht            6    2.217 s      
[472] bitRam.v_bitRam._assert_236:precondition1           covered         Ht            6    2.217 s      
[473] bitRam.v_bitRam._assert_237                         cex             Ht            6    2.235 s      
[474] bitRam.v_bitRam._assert_237:precondition1           covered         Ht            6    2.235 s      
[475] bitRam.v_bitRam._assert_238                         cex             Ht            6    2.244 s      
[476] bitRam.v_bitRam._assert_238:precondition1           covered         Ht            6    2.244 s      
[477] bitRam.v_bitRam._assert_239                         cex             Ht            6    2.235 s      
[478] bitRam.v_bitRam._assert_239:precondition1           covered         Ht            6    2.235 s      
[479] bitRam.v_bitRam._assert_240                         cex             Ht            6    2.235 s      
[480] bitRam.v_bitRam._assert_240:precondition1           covered         Ht            6    2.235 s      
[481] bitRam.v_bitRam._assert_241                         cex             Ht            6    2.235 s      
[482] bitRam.v_bitRam._assert_241:precondition1           covered         Ht            6    2.235 s      
[483] bitRam.v_bitRam._assert_242                         cex             Ht            6    2.244 s      
[484] bitRam.v_bitRam._assert_242:precondition1           covered         Ht            6    2.244 s      
[485] bitRam.v_bitRam._assert_243                         cex             Ht            6    2.235 s      
[486] bitRam.v_bitRam._assert_243:precondition1           covered         Ht            6    2.235 s      
[487] bitRam.v_bitRam._assert_244                         cex             Ht            6    2.264 s      
[488] bitRam.v_bitRam._assert_244:precondition1           covered         Ht            6    2.264 s      
[489] bitRam.v_bitRam._assert_245                         cex             Ht            6    2.217 s      
[490] bitRam.v_bitRam._assert_245:precondition1           covered         Ht            6    2.217 s      
[491] bitRam.v_bitRam._assert_246                         cex             Ht            6    2.334 s      
[492] bitRam.v_bitRam._assert_246:precondition1           covered         Ht            6    2.334 s      
[493] bitRam.v_bitRam._assert_247                         cex             Ht            6    2.334 s      
[494] bitRam.v_bitRam._assert_247:precondition1           covered         Ht            6    2.334 s      
[495] bitRam.v_bitRam._assert_248                         cex             Ht            6    2.352 s      
[496] bitRam.v_bitRam._assert_248:precondition1           covered         Ht            6    2.352 s      
[497] bitRam.v_bitRam._assert_249                         cex             Ht            6    2.334 s      
[498] bitRam.v_bitRam._assert_249:precondition1           covered         Ht            6    2.334 s      
[499] bitRam.v_bitRam._assert_250                         cex             Ht            6    2.360 s      
[500] bitRam.v_bitRam._assert_250:precondition1           covered         Ht            6    2.360 s      
[501] bitRam.v_bitRam._assert_251                         cex             Ht            6    2.371 s      
[502] bitRam.v_bitRam._assert_251:precondition1           covered         Ht            6    2.371 s      
[503] bitRam.v_bitRam._assert_252                         cex             Ht            6    2.411 s      
[504] bitRam.v_bitRam._assert_252:precondition1           covered         Ht            6    2.411 s      
[505] bitRam.v_bitRam._assert_253                         cex             Ht            6    2.422 s      
[506] bitRam.v_bitRam._assert_253:precondition1           covered         Ht            6    2.422 s      
[507] bitRam.v_bitRam._assert_254                         cex             Ht            6    2.435 s      
[508] bitRam.v_bitRam._assert_254:precondition1           covered         Ht            6    2.435 s      
[509] bitRam.v_bitRam._assert_255                         cex             N             6    0.006 s      
[510] bitRam.v_bitRam._assert_255:precondition1           covered         N             6    0.006 s      
[511] bitRam.v_bitRam._assert_256                         cex             Ht            6    2.352 s      
[512] bitRam.v_bitRam._assert_256:precondition1           covered         Ht            6    2.352 s      
[513] bitRam.v_bitRam._assert_257                         cex             Ht            6    2.447 s      
[514] bitRam.v_bitRam._assert_257:precondition1           covered         N             6    0.015 s      
[515] bitRam.v_bitRam._assert_258                         cex             Ht            6    2.457 s      
[516] bitRam.v_bitRam._assert_258:precondition1           covered         Ht            6    2.457 s      
[517] bitRam.v_bitRam._assert_259                         cex             Ht            6    2.217 s      
[518] bitRam.v_bitRam._assert_259:precondition1           covered         Ht            6    2.217 s      
[519] bitRam.v_bitRam._assert_260                         cex             Ht            6    2.264 s      
[520] bitRam.v_bitRam._assert_260:precondition1           covered         Ht            6    2.264 s      
[521] bitRam.v_bitRam._assert_261                         cex             Ht            4    0.960 s      
[522] bitRam.v_bitRam._assert_261:precondition1           covered         Ht            4    0.960 s      
[523] bitRam.v_bitRam._assert_262                         cex             Ht            4    0.960 s      
[524] bitRam.v_bitRam._assert_262:precondition1           covered         Ht            4    0.960 s      
[525] bitRam.v_bitRam._assert_263                         cex             Ht            4    0.960 s      
[526] bitRam.v_bitRam._assert_263:precondition1           covered         Ht            4    0.960 s      
[527] bitRam.v_bitRam._assert_264                         cex             N             6    0.011 s      
[528] bitRam.v_bitRam._assert_264:precondition1           covered         N             6    0.011 s      
[529] bitRam.v_bitRam._assert_265                         cex             N             6    0.011 s      
[530] bitRam.v_bitRam._assert_265:precondition1           covered         N             6    0.011 s      
[531] bitRam.v_bitRam._assert_266                         cex             Ht            4    0.960 s      
[532] bitRam.v_bitRam._assert_266:precondition1           covered         Ht            4    0.960 s      
[533] bitRam.v_bitRam._assert_267                         cex             Ht            5    1.460 s      
[534] bitRam.v_bitRam._assert_267:precondition1           covered         Ht            5    1.460 s      
[535] bitRam.v_bitRam._assert_268                         cex             Ht            4    0.960 s      
[536] bitRam.v_bitRam._assert_268:precondition1           covered         Ht            4    0.960 s      
[537] bitRam.v_bitRam._assert_269                         cex             Ht            4    0.960 s      
[538] bitRam.v_bitRam._assert_269:precondition1           covered         Ht            4    0.960 s      
[539] bitRam.v_bitRam._assert_270                         cex             Ht            6    2.469 s      
[540] bitRam.v_bitRam._assert_270:precondition1           covered         Ht            6    2.469 s      
[541] bitRam.v_bitRam._assert_271                         cex             Ht            6    2.485 s      
[542] bitRam.v_bitRam._assert_271:precondition1           covered         Ht            6    2.485 s      
[543] bitRam.v_bitRam._assert_272                         cex             N             6    0.011 s      
[544] bitRam.v_bitRam._assert_272:precondition1           covered         N             6    0.011 s      
[545] bitRam.v_bitRam._assert_273                         cex             Ht            6    2.493 s      
[546] bitRam.v_bitRam._assert_273:precondition1           covered         Ht            6    2.493 s      
[547] bitRam.v_bitRam._assert_274                         cex             N         5 - 6    0.006 s      
[548] bitRam.v_bitRam._assert_274:precondition1           covered         N         5 - 6    0.006 s      
[549] bitRam.v_bitRam._assert_275                         cex             Ht            4    0.960 s      
[550] bitRam.v_bitRam._assert_275:precondition1           covered         Ht            4    0.960 s      
[551] bitRam.v_bitRam._assert_276                         cex             Ht            4    0.960 s      
[552] bitRam.v_bitRam._assert_276:precondition1           covered         Ht            4    0.960 s      
[553] bitRam.v_bitRam._assert_277                         cex             Ht            3    0.604 s      
[554] bitRam.v_bitRam._assert_277:precondition1           covered         Ht            3    0.611 s      
[555] bitRam.v_bitRam._assert_278                         cex             B         5 - 6    0.005 s      
[556] bitRam.v_bitRam._assert_278:precondition1           covered         B         5 - 6    0.005 s      
[557] bitRam.v_bitRam._assert_279                         cex             Ht            4    0.992 s      
[558] bitRam.v_bitRam._assert_279:precondition1           covered         Ht            4    0.992 s      
[559] bitRam.v_bitRam._assert_280                         cex             Ht            4    0.992 s      
[560] bitRam.v_bitRam._assert_280:precondition1           covered         Ht            4    0.992 s      
[561] bitRam.v_bitRam._assert_281                         cex             Ht            3    0.611 s      
[562] bitRam.v_bitRam._assert_281:precondition1           covered         Ht            3    0.611 s      
[563] bitRam.v_bitRam._assert_282                         cex             Ht            4    0.960 s      
[564] bitRam.v_bitRam._assert_282:precondition1           covered         Ht            4    0.960 s      
[565] bitRam.v_bitRam._assert_283                         cex             Ht            3    0.629 s      
[566] bitRam.v_bitRam._assert_283:precondition1           covered         Ht            3    0.629 s      
[567] bitRam.v_bitRam._assert_284                         cex             N         5 - 6    0.006 s      
[568] bitRam.v_bitRam._assert_284:precondition1           covered         N         5 - 6    0.006 s      
[569] bitRam.v_bitRam._assert_285                         cex             Ht            5    1.460 s      
[570] bitRam.v_bitRam._assert_285:precondition1           covered         Ht            5    1.460 s      
[571] bitRam.v_bitRam._assert_286                         cex             Ht            4    1.012 s      
[572] bitRam.v_bitRam._assert_286:precondition1           covered         Ht            4    1.012 s      
[573] bitRam.v_bitRam._assert_287                         cex             Ht            4    0.960 s      
[574] bitRam.v_bitRam._assert_287:precondition1           covered         Ht            4    0.960 s      
[575] bitRam.v_bitRam._assert_288                         cex             N             4    0.006 s      
[576] bitRam.v_bitRam._assert_288:precondition1           covered         N             4    0.006 s      
[577] bitRam.v_bitRam._assert_289                         cex             Ht            4    0.960 s      
[578] bitRam.v_bitRam._assert_289:precondition1           covered         Ht            4    0.960 s      
[579] bitRam.v_bitRam._assert_290                         cex             N             4    0.006 s      
[580] bitRam.v_bitRam._assert_290:precondition1           covered         N             4    0.006 s      
[581] bitRam.v_bitRam._assert_291                         cex             Ht            5    1.480 s      
[582] bitRam.v_bitRam._assert_291:precondition1           covered         Ht            5    1.480 s      
[583] bitRam.v_bitRam._assert_292                         cex             Ht            4    0.960 s      
[584] bitRam.v_bitRam._assert_292:precondition1           covered         Ht            4    0.960 s      
[585] bitRam.v_bitRam._assert_293                         cex             Ht            4    1.072 s      
[586] bitRam.v_bitRam._assert_293:precondition1           covered         Ht            4    1.072 s      
[587] bitRam.v_bitRam._assert_294                         proven          PRE    Infinite    0.000 s      
[588] bitRam.v_bitRam._assert_294:precondition1           unreachable     PRE    Infinite    0.000 s      
[589] bitRam.v_bitRam._assert_295                         proven          PRE    Infinite    0.000 s      
[590] bitRam.v_bitRam._assert_295:precondition1           unreachable     PRE    Infinite    0.000 s      
[591] bitRam.v_bitRam._assert_296                         cex             Ht            4    0.960 s      
[592] bitRam.v_bitRam._assert_296:precondition1           covered         Ht            4    0.960 s      
[593] bitRam.v_bitRam._assert_297                         cex             Ht            4    1.079 s      
[594] bitRam.v_bitRam._assert_297:precondition1           covered         Ht            4    1.079 s      
[595] bitRam.v_bitRam._assert_298                         cex             Ht            4    1.125 s      
[596] bitRam.v_bitRam._assert_298:precondition1           covered         Ht            4    1.125 s      
[597] bitRam.v_bitRam._assert_299                         cex             Ht            5    1.460 s      
[598] bitRam.v_bitRam._assert_299:precondition1           covered         Ht            5    1.460 s      
[599] bitRam.v_bitRam._assert_300                         cex             Ht            4    0.916 s      
[600] bitRam.v_bitRam._assert_300:precondition1           covered         Ht            4    0.916 s      
[601] bitRam.v_bitRam._assert_301                         cex             Ht            4    1.133 s      
[602] bitRam.v_bitRam._assert_301:precondition1           covered         Ht            4    1.133 s      
[603] bitRam.v_bitRam._assert_302                         cex             Ht            4    1.150 s      
[604] bitRam.v_bitRam._assert_302:precondition1           covered         Ht            4    1.150 s      
[605] bitRam.v_bitRam._assert_303                         cex             Ht            5    1.460 s      
[606] bitRam.v_bitRam._assert_303:precondition1           covered         Ht            5    1.460 s      
[607] bitRam.v_bitRam._assert_304                         cex             Ht            5    1.490 s      
[608] bitRam.v_bitRam._assert_304:precondition1           covered         Ht            5    1.490 s      
[609] bitRam.v_bitRam._assert_305                         cex             Ht            6    2.514 s      
[610] bitRam.v_bitRam._assert_305:precondition1           covered         Ht            6    2.514 s      
[611] bitRam.v_bitRam._assert_306                         cex             Ht            6    2.525 s      
[612] bitRam.v_bitRam._assert_306:precondition1           covered         Ht            6    2.525 s      
[613] bitRam.v_bitRam._assert_307                         cex             N         4 - 6    0.006 s      
[614] bitRam.v_bitRam._assert_307:precondition1           covered         N         4 - 6    0.006 s      
[615] bitRam.v_bitRam._assert_308                         cex             N             6    0.007 s      
[616] bitRam.v_bitRam._assert_308:precondition1           covered         N             6    0.007 s      
[617] bitRam.v_bitRam._assert_309                         cex             Ht            6    2.533 s      
[618] bitRam.v_bitRam._assert_309:precondition1           covered         Ht            6    2.533 s      
[619] bitRam.v_bitRam._assert_310                         cex             Ht            6    2.553 s      
[620] bitRam.v_bitRam._assert_310:precondition1           covered         Ht            6    2.553 s      
[621] bitRam.v_bitRam._assert_311                         cex             Ht            6    2.573 s      
[622] bitRam.v_bitRam._assert_311:precondition1           covered         Ht            6    2.573 s      
[623] bitRam.v_bitRam._assert_312                         cex             Ht            6    2.514 s      
[624] bitRam.v_bitRam._assert_312:precondition1           covered         Ht            6    2.514 s      
[625] bitRam.v_bitRam._assert_313                         cex             Ht            6    2.580 s      
[626] bitRam.v_bitRam._assert_313:precondition1           covered         Ht            6    2.580 s      
[627] bitRam.v_bitRam._assert_314                         cex             Ht            6    2.514 s      
[628] bitRam.v_bitRam._assert_314:precondition1           covered         Ht            6    2.514 s      
[629] bitRam.v_bitRam._assert_315                         cex             Ht            6    2.604 s      
[630] bitRam.v_bitRam._assert_315:precondition1           covered         Ht            6    2.604 s      
[631] bitRam.v_bitRam._assert_316                         cex             Ht            6    2.514 s      
[632] bitRam.v_bitRam._assert_316:precondition1           covered         Ht            6    2.514 s      
[633] bitRam.v_bitRam._assert_317                         cex             Ht            6    2.612 s      
[634] bitRam.v_bitRam._assert_317:precondition1           covered         Ht            6    2.612 s      
[635] bitRam.v_bitRam._assert_318                         cex             Ht            6    2.631 s      
[636] bitRam.v_bitRam._assert_318:precondition1           covered         Ht            6    2.631 s      
[637] bitRam.v_bitRam._assert_319                         cex             Ht            6    2.642 s      
[638] bitRam.v_bitRam._assert_319:precondition1           covered         Ht            6    2.642 s      
[639] bitRam.v_bitRam._assert_320                         cex             Ht            6    2.662 s      
[640] bitRam.v_bitRam._assert_320:precondition1           covered         Ht            6    2.662 s      
[641] bitRam.v_bitRam._assert_321                         cex             Ht            6    2.514 s      
[642] bitRam.v_bitRam._assert_321:precondition1           covered         Ht            6    2.514 s      
[643] bitRam.v_bitRam._assert_322                         cex             Ht            5    1.490 s      
[644] bitRam.v_bitRam._assert_322:precondition1           covered         Ht            5    1.490 s      
[645] bitRam.v_bitRam._assert_323                         cex             Ht            6    2.514 s      
[646] bitRam.v_bitRam._assert_323:precondition1           covered         Ht            6    2.514 s      
[647] bitRam.v_bitRam._assert_324                         cex             Ht            6    2.675 s      
[648] bitRam.v_bitRam._assert_324:precondition1           covered         Ht            6    2.675 s      
[649] bitRam.v_bitRam._assert_325                         cex             Ht            6    2.694 s      
[650] bitRam.v_bitRam._assert_325:precondition1           covered         Ht            6    2.694 s      
[651] bitRam.v_bitRam._assert_326                         cex             Ht            6    2.514 s      
[652] bitRam.v_bitRam._assert_326:precondition1           covered         Ht            6    2.514 s      
[653] bitRam.v_bitRam._assert_327                         cex             Ht            6    2.706 s      
[654] bitRam.v_bitRam._assert_327:precondition1           covered         Ht            6    2.706 s      
[655] bitRam.v_bitRam._assert_328                         cex             Ht            6    2.718 s      
[656] bitRam.v_bitRam._assert_328:precondition1           covered         Ht            6    2.718 s      
[657] bitRam.v_bitRam._assert_329                         cex             Ht            6    2.735 s      
[658] bitRam.v_bitRam._assert_329:precondition1           covered         Ht            6    2.735 s      
[659] bitRam.v_bitRam._assert_330                         cex             Ht            6    2.746 s      
[660] bitRam.v_bitRam._assert_330:precondition1           covered         Ht            6    2.746 s      
[661] bitRam.v_bitRam._assert_331                         cex             Ht            6    2.758 s      
[662] bitRam.v_bitRam._assert_331:precondition1           covered         Ht            6    2.758 s      
[663] bitRam.v_bitRam._assert_332                         cex             Ht            6    2.766 s      
[664] bitRam.v_bitRam._assert_332:precondition1           covered         Ht            6    2.766 s      
[665] bitRam.v_bitRam._assert_333                         cex             N             6    0.010 s      
[666] bitRam.v_bitRam._assert_333:precondition1           covered         N             6    0.010 s      
[667] bitRam.v_bitRam._assert_334                         cex             N             6    0.010 s      
[668] bitRam.v_bitRam._assert_334:precondition1           covered         N             6    0.010 s      
[669] bitRam.v_bitRam._assert_335                         proven          PRE    Infinite    0.000 s      
[670] bitRam.v_bitRam._assert_335:precondition1           unreachable     PRE    Infinite    0.000 s      
[671] bitRam.v_bitRam._assert_336                         proven          PRE    Infinite    0.000 s      
[672] bitRam.v_bitRam._assert_336:precondition1           unreachable     PRE    Infinite    0.000 s      
[673] bitRam.v_bitRam._assert_337                         proven          PRE    Infinite    0.000 s      
[674] bitRam.v_bitRam._assert_337:precondition1           unreachable     PRE    Infinite    0.000 s      
[675] bitRam.v_bitRam._assert_338                         cex             Ht            6    2.796 s      
[676] bitRam.v_bitRam._assert_338:precondition1           covered         Ht            6    2.796 s      
[677] bitRam.v_bitRam._assert_339                         cex             Ht            5    1.503 s      
[678] bitRam.v_bitRam._assert_339:precondition1           covered         Ht            5    1.503 s      
[679] bitRam.v_bitRam._assert_340                         cex             Ht            6    2.813 s      
[680] bitRam.v_bitRam._assert_340:precondition1           covered         Ht            6    2.813 s      
[681] bitRam.v_bitRam._assert_341                         cex             Ht            5    1.460 s      
[682] bitRam.v_bitRam._assert_341:precondition1           covered         Ht            5    1.460 s      
[683] bitRam.v_bitRam._assert_342                         cex             Ht            5    1.520 s      
[684] bitRam.v_bitRam._assert_342:precondition1           covered         Ht            5    1.520 s      
[685] bitRam.v_bitRam._assert_343                         cex             Ht            5    1.533 s      
[686] bitRam.v_bitRam._assert_343:precondition1           covered         Ht            5    1.533 s      
[687] bitRam.v_bitRam._assert_344                         cex             N             6    0.007 s      
[688] bitRam.v_bitRam._assert_344:precondition1           covered         N             6    0.016 s      
[689] bitRam.v_bitRam._assert_345                         cex             B             5    0.006 s      
[690] bitRam.v_bitRam._assert_345:precondition1           covered         B             5    0.006 s      
[691] bitRam.v_bitRam._assert_346                         cex             Ht            4    1.162 s      
[692] bitRam.v_bitRam._assert_346:precondition1           covered         Ht            4    1.162 s      
[693] bitRam.v_bitRam._assert_347                         cex             Ht            4    1.162 s      
[694] bitRam.v_bitRam._assert_347:precondition1           covered         Ht            4    1.162 s      
[695] bitRam.v_bitRam._assert_348                         cex             Ht            6    1.923 s      
[696] bitRam.v_bitRam._assert_348:precondition1           covered         Ht            6    1.816 s      
[697] bitRam.v_bitRam._assert_349                         cex             Ht            4    0.976 s      
[698] bitRam.v_bitRam._assert_349:precondition1           covered         Ht            4    0.943 s      
[699] bitRam.v_bitRam._assert_350                         cex             Ht            5    1.601 s      
[700] bitRam.v_bitRam._assert_350:precondition1           covered         Ht            5    1.490 s      
[701] bitRam.v_bitRam._assert_351                         cex             Ht            5    1.609 s      
[702] bitRam.v_bitRam._assert_351:precondition1           covered         Ht            5    1.609 s      
[703] bitRam.v_bitRam._assert_352                         cex             Ht            6    1.923 s      
[704] bitRam.v_bitRam._assert_352:precondition1           covered         N         4 - 6    0.006 s      
[705] bitRam.v_bitRam._assert_353                         proven          PRE    Infinite    0.000 s      
[706] bitRam.v_bitRam._assert_353:precondition1           unreachable     PRE    Infinite    0.000 s      
[707] bitRam.v_bitRam._assert_354                         proven          PRE    Infinite    0.000 s      
[708] bitRam.v_bitRam._assert_354:precondition1           unreachable     PRE    Infinite    0.000 s      
[709] bitRam.v_bitRam._assert_355                         cex             Ht            4    1.183 s      
[710] bitRam.v_bitRam._assert_355:precondition1           covered         Ht            4    1.183 s      
[711] bitRam.v_bitRam._assert_356                         cex             Ht            4    0.916 s      
[712] bitRam.v_bitRam._assert_356:precondition1           covered         Ht            4    0.916 s      
[713] bitRam.v_bitRam._assert_357                         cex             Ht            4    1.191 s      
[714] bitRam.v_bitRam._assert_357:precondition1           covered         Ht            4    1.079 s      
[715] bitRam.v_bitRam._assert_358                         cex             Ht            5    1.609 s      
[716] bitRam.v_bitRam._assert_358:precondition1           covered         Ht            5    1.609 s      
[717] bitRam.v_bitRam._assert_359                         cex             Ht            4    1.204 s      
[718] bitRam.v_bitRam._assert_359:precondition1           covered         Ht            4    1.204 s      
[719] bitRam.v_bitRam._assert_360                         cex             N             4    0.015 s      
[720] bitRam.v_bitRam._assert_360:precondition1           covered         N             4    0.015 s      
[721] bitRam.v_bitRam._assert_361                         cex             Ht            5    1.626 s      
[722] bitRam.v_bitRam._assert_361:precondition1           covered         Ht            5    1.626 s      
[723] bitRam.v_bitRam._assert_362                         cex             Ht            4    1.183 s      
[724] bitRam.v_bitRam._assert_362:precondition1           covered         Ht            4    1.150 s      
[725] bitRam.v_bitRam._assert_363                         cex             Ht            5    1.638 s      
[726] bitRam.v_bitRam._assert_363:precondition1           covered         Ht            5    1.638 s      
[727] bitRam.v_bitRam._assert_364                         cex             Ht            5    1.586 s      
[728] bitRam.v_bitRam._assert_364:precondition1           covered         Ht            5    1.586 s      
[729] bitRam.v_bitRam._assert_365                         cex             Ht            5    1.490 s      
[730] bitRam.v_bitRam._assert_365:precondition1           covered         Ht            5    1.490 s      
[731] bitRam.v_bitRam._assert_366                         cex             Ht            5    1.650 s      
[732] bitRam.v_bitRam._assert_366:precondition1           covered         Ht            5    1.650 s      
[733] bitRam.v_bitRam._assert_367                         cex             Ht            5    1.668 s      
[734] bitRam.v_bitRam._assert_367:precondition1           covered         Ht            5    1.668 s      
[735] bitRam.v_bitRam._assert_368                         cex             Ht            5    1.675 s      
[736] bitRam.v_bitRam._assert_368:precondition1           covered         Ht            5    1.675 s      
[737] bitRam.v_bitRam._assert_369                         cex             Ht            5    1.700 s      
[738] bitRam.v_bitRam._assert_369:precondition1           covered         Ht            5    1.700 s      
[739] bitRam.v_bitRam._assert_370                         cex             Ht            3    0.645 s      
[740] bitRam.v_bitRam._assert_370:precondition1           covered         Ht            3    0.645 s      
[741] bitRam.v_bitRam._assert_371                         cex             Ht            3    0.665 s      
[742] bitRam.v_bitRam._assert_371:precondition1           covered         Ht            2    0.502 s      
[743] bitRam.v_bitRam._assert_372                         cex             Ht            3    0.674 s      
[744] bitRam.v_bitRam._assert_372:precondition1           covered         Ht            3    0.674 s      
[745] bitRam.v_bitRam._assert_373                         cex             Ht            3    0.681 s      
[746] bitRam.v_bitRam._assert_373:precondition1           covered         Ht            3    0.681 s      
[747] bitRam.v_bitRam._assert_374                         proven          PRE    Infinite    0.000 s      
[748] bitRam.v_bitRam._assert_374:precondition1           unreachable     PRE    Infinite    0.000 s      
[749] bitRam.v_bitRam._assert_375                         proven          PRE    Infinite    0.000 s      
[750] bitRam.v_bitRam._assert_375:precondition1           unreachable     PRE    Infinite    0.000 s      
[751] bitRam.v_bitRam._assert_376                         proven          PRE    Infinite    0.000 s      
[752] bitRam.v_bitRam._assert_376:precondition1           unreachable     PRE    Infinite    0.000 s      
[753] bitRam.v_bitRam._assert_377                         cex             Ht            6    1.862 s      
[754] bitRam.v_bitRam._assert_377:precondition1           covered         Ht            6    1.862 s      
[755] bitRam.v_bitRam._assert_378                         cex             Ht            5    1.709 s      
[756] bitRam.v_bitRam._assert_378:precondition1           covered         Ht            5    1.709 s      
[757] bitRam.v_bitRam._assert_379                         cex             Ht            5    1.586 s      
[758] bitRam.v_bitRam._assert_379:precondition1           covered         Ht            5    1.586 s      
[759] bitRam.v_bitRam._assert_380                         cex             Ht            4    0.992 s      
[760] bitRam.v_bitRam._assert_380:precondition1           covered         Ht            4    0.992 s      
[761] bitRam.v_bitRam._assert_381                         cex             Ht            5    1.709 s      
[762] bitRam.v_bitRam._assert_381:precondition1           covered         Ht            5    1.709 s      
[763] bitRam.v_bitRam._assert_382                         cex             Ht            5    1.586 s      
[764] bitRam.v_bitRam._assert_382:precondition1           covered         Ht            5    1.586 s      
[765] bitRam.v_bitRam._assert_383                         cex             Ht            5    1.728 s      
[766] bitRam.v_bitRam._assert_383:precondition1           covered         Ht            5    1.728 s      
[767] bitRam.v_bitRam._assert_384                         cex             Ht            3    0.703 s      
[768] bitRam.v_bitRam._assert_384:precondition1           covered         Ht            3    0.703 s      
[769] bitRam.v_bitRam._assert_385                         cex             Ht            5    1.626 s      
[770] bitRam.v_bitRam._assert_385:precondition1           covered         Ht            5    1.626 s      
[771] bitRam.v_bitRam._assert_386                         cex             Ht            4    1.220 s      
[772] bitRam.v_bitRam._assert_386:precondition1           covered         Ht            4    1.220 s      
[773] bitRam.v_bitRam._assert_387                         cex             Ht            5    1.490 s      
[774] bitRam.v_bitRam._assert_387:precondition1           covered         Ht            5    1.490 s      
[775] bitRam.v_bitRam._assert_388                         cex             Ht            3    0.703 s      
[776] bitRam.v_bitRam._assert_388:precondition1           covered         Ht            3    0.703 s      
[777] bitRam.v_bitRam._assert_389                         cex             Ht            5    1.490 s      
[778] bitRam.v_bitRam._assert_389:precondition1           covered         Ht            5    1.490 s      
[779] bitRam.v_bitRam._assert_390                         cex             Ht            3    0.714 s      
[780] bitRam.v_bitRam._assert_390:precondition1           covered         Ht            3    0.714 s      
[781] bitRam.v_bitRam._assert_391                         cex             Ht            6    1.923 s      
[782] bitRam.v_bitRam._assert_391:precondition1           covered         B             6    0.072 s      
[783] bitRam.v_bitRam._assert_392                         cex             Ht            4    0.992 s      
[784] bitRam.v_bitRam._assert_392:precondition1           covered         Ht            4    0.992 s      
[785] bitRam.v_bitRam._assert_393                         cex             B         5 - 6    0.006 s      
[786] bitRam.v_bitRam._assert_393:precondition1           covered         B         5 - 6    0.006 s      
[787] bitRam.v_bitRam._assert_394                         cex             Ht            6    1.965 s      
[788] bitRam.v_bitRam._assert_394:precondition1           covered         Ht            6    1.965 s      
[789] bitRam.v_bitRam._assert_395                         cex             N             6    0.007 s      
[790] bitRam.v_bitRam._assert_395:precondition1           covered         N             6    0.007 s      
[791] bitRam.v_bitRam._assert_396                         cex             N             6    0.007 s      
[792] bitRam.v_bitRam._assert_396:precondition1           covered         N             6    0.007 s      
[793] bitRam.v_bitRam._assert_397                         cex             Ht            4    0.992 s      
[794] bitRam.v_bitRam._assert_397:precondition1           covered         Ht            4    0.992 s      
[795] bitRam.v_bitRam._assert_398                         cex             Ht            6    1.965 s      
[796] bitRam.v_bitRam._assert_398:precondition1           covered         Ht            6    1.965 s      
[797] bitRam.v_bitRam._assert_399                         cex             Ht            6    2.828 s      
[798] bitRam.v_bitRam._assert_399:precondition1           covered         N         4 - 6    0.006 s      
[799] bitRam.v_bitRam._assert_400                         cex             Ht            5    1.490 s      
[800] bitRam.v_bitRam._assert_400:precondition1           covered         Ht            5    1.490 s      
[801] bitRam.v_bitRam._assert_401                         cex             Ht            6    1.965 s      
[802] bitRam.v_bitRam._assert_401:precondition1           covered         Ht            6    1.965 s      
[803] bitRam.v_bitRam._assert_402                         cex             Ht            6    2.836 s      
[804] bitRam.v_bitRam._assert_402:precondition1           covered         Ht            6    2.836 s      
[805] bitRam.v_bitRam._assert_403                         cex             N             6    0.007 s      
[806] bitRam.v_bitRam._assert_403:precondition1           covered         N             6    0.007 s      
[807] bitRam.v_bitRam._assert_404                         cex             Ht            6    2.846 s      
[808] bitRam.v_bitRam._assert_404:precondition1           covered         Ht            6    2.846 s      
[809] bitRam.v_bitRam._assert_405                         cex             N             6    0.007 s      
[810] bitRam.v_bitRam._assert_405:precondition1           covered         N             6    0.007 s      
[811] bitRam.v_bitRam._assert_406                         cex             N             6    0.007 s      
[812] bitRam.v_bitRam._assert_406:precondition1           covered         N             6    0.007 s      
[813] bitRam.v_bitRam._assert_407                         cex             N             6    0.007 s      
[814] bitRam.v_bitRam._assert_407:precondition1           covered         N             6    0.007 s      
[815] bitRam.v_bitRam._assert_408                         cex             B         5 - 6    0.006 s      
[816] bitRam.v_bitRam._assert_408:precondition1           covered         B         5 - 6    0.006 s      
[817] bitRam.v_bitRam._assert_409                         cex             N             6    0.007 s      
[818] bitRam.v_bitRam._assert_409:precondition1           covered         N             6    0.007 s      
[819] bitRam.v_bitRam._assert_410                         cex             B             6    0.226 s      
[820] bitRam.v_bitRam._assert_410:precondition1           covered         B             6    0.226 s      
[821] bitRam.v_bitRam._assert_411                         cex             B             6    0.226 s      
[822] bitRam.v_bitRam._assert_411:precondition1           covered         B             6    0.226 s      
[823] bitRam.v_bitRam._assert_412                         cex             Ht            6    2.000 s      
[824] bitRam.v_bitRam._assert_412:precondition1           covered         Ht            6    2.000 s      
[825] bitRam.v_bitRam._assert_413                         cex             Ht            6    2.000 s      
[826] bitRam.v_bitRam._assert_413:precondition1           covered         Ht            6    2.000 s      
[827] bitRam.v_bitRam._assert_414                         cex             Ht            4    0.992 s      
[828] bitRam.v_bitRam._assert_414:precondition1           covered         Ht            4    0.992 s      
[829] bitRam.v_bitRam._assert_415                         cex             Ht            4    0.992 s      
[830] bitRam.v_bitRam._assert_415:precondition1           covered         Ht            4    0.992 s      
[831] bitRam.v_bitRam._assert_416                         cex             N         4 - 6    0.006 s      
[832] bitRam.v_bitRam._assert_416:precondition1           covered         N         4 - 6    0.006 s      
[833] bitRam.v_bitRam._assert_417                         cex             Ht            6    2.883 s      
[834] bitRam.v_bitRam._assert_417:precondition1           covered         N         5 - 6    0.016 s      
[835] bitRam.v_bitRam._assert_418                         cex             N         4 - 6    0.006 s      
[836] bitRam.v_bitRam._assert_418:precondition1           covered         N         4 - 6    0.006 s      
[837] bitRam.v_bitRam._assert_419                         cex             Ht            5    1.742 s      
[838] bitRam.v_bitRam._assert_419:precondition1           covered         Ht            5    1.742 s      
[839] bitRam.v_bitRam._assert_420                         cex             Ht            6    1.965 s      
[840] bitRam.v_bitRam._assert_420:precondition1           covered         N         4 - 6    0.006 s      
[841] bitRam.v_bitRam._assert_421                         cex             Ht            6    2.883 s      
[842] bitRam.v_bitRam._assert_421:precondition1           covered         N         5 - 6    0.016 s      
[843] bitRam.v_bitRam._assert_422                         cex             B             4    0.011 s      
[844] bitRam.v_bitRam._assert_422:precondition1           covered         B             4    0.011 s      
[845] bitRam.v_bitRam._assert_423                         cex             B             4    0.011 s      
[846] bitRam.v_bitRam._assert_423:precondition1           covered         B             4    0.011 s      
[847] bitRam.v_bitRam._assert_424                         cex             Ht            6    1.862 s      
[848] bitRam.v_bitRam._assert_424:precondition1           covered         Ht            6    1.862 s      
[849] bitRam.v_bitRam._assert_425                         cex             N             4    0.007 s      
[850] bitRam.v_bitRam._assert_425:precondition1           covered         N             4    0.007 s      
[851] bitRam.v_bitRam._assert_426                         cex             Ht            3    0.714 s      
[852] bitRam.v_bitRam._assert_426:precondition1           covered         Ht            3    0.714 s      
[853] bitRam.v_bitRam._assert_427                         cex             Ht            5    1.742 s      
[854] bitRam.v_bitRam._assert_427:precondition1           covered         Ht            5    1.742 s      
[855] bitRam.v_bitRam._assert_428                         cex             Ht            5    1.446 s      
[856] bitRam.v_bitRam._assert_428:precondition1           covered         Ht            5    1.446 s      
[857] bitRam.v_bitRam._assert_429                         cex             Ht            4    1.234 s      
[858] bitRam.v_bitRam._assert_429:precondition1           covered         Ht            4    1.234 s      
[859] bitRam.v_bitRam._assert_430                         cex             Ht            2    0.518 s      
[860] bitRam.v_bitRam._assert_430:precondition1           covered         Ht            2    0.518 s      
[861] bitRam.v_bitRam._assert_431                         cex             Ht            4    0.992 s      
[862] bitRam.v_bitRam._assert_431:precondition1           covered         Ht            4    0.992 s      
[863] bitRam.v_bitRam._assert_432                         cex             Ht            6    2.905 s      
[864] bitRam.v_bitRam._assert_432:precondition1           covered         Ht            6    2.905 s      
[865] bitRam.v_bitRam._assert_433                         cex             Ht            4    0.992 s      
[866] bitRam.v_bitRam._assert_433:precondition1           covered         Ht            4    0.992 s      
[867] bitRam.v_bitRam._assert_434                         cex             Ht            4    0.893 s      
[868] bitRam.v_bitRam._assert_434:precondition1           covered         Ht            4    0.893 s      
[869] bitRam.v_bitRam._assert_435                         cex             Ht            4    1.252 s      
[870] bitRam.v_bitRam._assert_435:precondition1           covered         Ht            4    1.252 s      
[871] bitRam.v_bitRam._assert_436                         cex             B         4 - 6    0.005 s      
[872] bitRam.v_bitRam._assert_436:precondition1           covered         B         4 - 6    0.005 s      
[873] bitRam.v_bitRam._assert_437                         cex             Ht            2    0.534 s      
[874] bitRam.v_bitRam._assert_437:precondition1           covered         Ht            2    0.534 s      
[875] bitRam.v_bitRam._assert_438                         cex             Ht            2    0.474 s      
[876] bitRam.v_bitRam._assert_438:precondition1           covered         Ht            2    0.474 s      
[877] bitRam.v_bitRam._assert_439                         cex             Ht            6    2.913 s      
[878] bitRam.v_bitRam._assert_439:precondition1           covered         N             6    0.025 s      
[879] bitRam.v_bitRam._assert_440                         cex             Ht            6    2.913 s      
[880] bitRam.v_bitRam._assert_440:precondition1           covered         N             6    0.006 s      
[881] bitRam.v_bitRam._assert_441                         cex             Ht            2    0.541 s      
[882] bitRam.v_bitRam._assert_441:precondition1           covered         Ht            2    0.541 s      
[883] bitRam.v_bitRam._assert_442                         cex             Ht            4    0.992 s      
[884] bitRam.v_bitRam._assert_442:precondition1           covered         Ht            4    0.992 s      
[885] bitRam.v_bitRam._assert_443                         cex             N         4 - 6    0.006 s      
[886] bitRam.v_bitRam._assert_443:precondition1           covered         N         4 - 6    0.006 s      
[887] bitRam.v_bitRam._assert_444                         cex             Ht            2    0.474 s      
[888] bitRam.v_bitRam._assert_444:precondition1           covered         Ht            2    0.474 s      
[889] bitRam.v_bitRam._assert_445                         cex             Ht            6    2.694 s      
[890] bitRam.v_bitRam._assert_445:precondition1           covered         Ht            6    2.694 s      
[891] bitRam.v_bitRam._assert_446                         cex             Ht            3    0.714 s      
[892] bitRam.v_bitRam._assert_446:precondition1           covered         Ht            3    0.714 s      
[893] bitRam.v_bitRam._assert_447                         cex             N             6    0.017 s      
[894] bitRam.v_bitRam._assert_447:precondition1           covered         N             6    0.006 s      
[895] bitRam.v_bitRam._assert_448                         cex             N             6    0.007 s      
[896] bitRam.v_bitRam._assert_448:precondition1           covered         N         4 - 6    0.006 s      
[897] bitRam.v_bitRam._assert_449                         cex             Ht            6    2.883 s      
[898] bitRam.v_bitRam._assert_449:precondition1           covered         N         5 - 6    0.016 s      
[899] bitRam.v_bitRam._assert_450                         cex             Ht            6    1.862 s      
[900] bitRam.v_bitRam._assert_450:precondition1           covered         Ht            6    1.862 s      
[901] bitRam.v_bitRam._assert_451                         cex             Ht            6    1.923 s      
[902] bitRam.v_bitRam._assert_451:precondition1           covered         N         4 - 6    0.006 s      
[903] bitRam.v_bitRam._assert_452                         cex             Ht            6    2.953 s      
[904] bitRam.v_bitRam._assert_452:precondition1           covered         N             6    0.015 s      
[905] bitRam.v_bitRam._assert_453                         cex             B         5 - 6    0.006 s      
[906] bitRam.v_bitRam._assert_453:precondition1           covered         B         5 - 6    0.006 s      
[907] bitRam.v_bitRam._assert_454                         cex             B         5 - 6    0.006 s      
[908] bitRam.v_bitRam._assert_454:precondition1           covered         B         5 - 6    0.006 s      
[909] bitRam.v_bitRam._assert_455                         cex             N         5 - 6    0.016 s      
[910] bitRam.v_bitRam._assert_455:precondition1           covered         N         5 - 6    0.016 s      
[911] bitRam.v_bitRam._assert_456                         cex             Ht            5    1.490 s      
[912] bitRam.v_bitRam._assert_456:precondition1           covered         Ht            5    1.490 s      
[913] bitRam.v_bitRam._assert_457                         cex             Ht            5    1.490 s      
[914] bitRam.v_bitRam._assert_457:precondition1           covered         Ht            5    1.490 s      
[915] bitRam.v_bitRam._assert_458                         cex             Ht            6    2.883 s      
[916] bitRam.v_bitRam._assert_458:precondition1           covered         N             6    0.006 s      
[917] bitRam.v_bitRam._assert_459                         cex             N         5 - 6    0.016 s      
[918] bitRam.v_bitRam._assert_459:precondition1           covered         N         5 - 6    0.016 s      
[919] bitRam.v_bitRam._assert_460                         cex             N         5 - 6    0.016 s      
[920] bitRam.v_bitRam._assert_460:precondition1           covered         N         5 - 6    0.016 s      
[921] bitRam.v_bitRam._assert_461                         cex             Ht            6    2.975 s      
[922] bitRam.v_bitRam._assert_461:precondition1           covered         Ht            6    2.975 s      
[923] bitRam.v_bitRam._assert_462                         cex             N             6    0.025 s      
[924] bitRam.v_bitRam._assert_462:precondition1           covered         N             6    0.025 s      
[925] bitRam.v_bitRam._assert_463                         cex             B         5 - 6    0.006 s      
[926] bitRam.v_bitRam._assert_463:precondition1           covered         B         5 - 6    0.006 s      
[927] bitRam.v_bitRam._assert_464                         cex             Ht            6    2.975 s      
[928] bitRam.v_bitRam._assert_464:precondition1           covered         Ht            6    2.975 s      
[929] bitRam.v_bitRam._assert_465                         cex             N         5 - 6    0.016 s      
[930] bitRam.v_bitRam._assert_465:precondition1           covered         N         5 - 6    0.016 s      
[931] bitRam.v_bitRam._assert_466                         cex             B         5 - 6    0.006 s      
[932] bitRam.v_bitRam._assert_466:precondition1           covered         B         5 - 6    0.006 s      
[933] bitRam.v_bitRam._assert_467                         cex             Ht            6    2.975 s      
[934] bitRam.v_bitRam._assert_467:precondition1           covered         Ht            6    2.975 s      
[935] bitRam.v_bitRam._assert_468                         cex             B         5 - 6    0.006 s      
[936] bitRam.v_bitRam._assert_468:precondition1           covered         B         5 - 6    0.006 s      
[937] bitRam.v_bitRam._assert_469                         cex             Ht            6    1.862 s      
[938] bitRam.v_bitRam._assert_469:precondition1           covered         Ht            6    1.862 s      
[939] bitRam.v_bitRam._assert_470                         cex             Ht            6    1.862 s      
[940] bitRam.v_bitRam._assert_470:precondition1           covered         Ht            6    1.862 s      
[941] bitRam.v_bitRam._assert_471                         cex             B         5 - 6    0.006 s      
[942] bitRam.v_bitRam._assert_471:precondition1           covered         B         5 - 6    0.006 s      
[943] bitRam.v_bitRam._assert_472                         cex             Ht            5    1.490 s      
[944] bitRam.v_bitRam._assert_472:precondition1           covered         Ht            5    1.490 s      
[945] bitRam.v_bitRam._assert_473                         cex             N             4    0.006 s      
[946] bitRam.v_bitRam._assert_473:precondition1           covered         N             4    0.006 s      
[947] bitRam.v_bitRam._assert_474                         cex             B         5 - 6    0.006 s      
[948] bitRam.v_bitRam._assert_474:precondition1           covered         B         5 - 6    0.006 s      
[949] bitRam.v_bitRam._assert_475                         cex             Ht            6    2.883 s      
[950] bitRam.v_bitRam._assert_475:precondition1           covered         N         5 - 6    0.016 s      
[951] bitRam.v_bitRam._assert_476                         cex             N             6    0.007 s      
[952] bitRam.v_bitRam._assert_476:precondition1           covered         N             6    0.007 s      
[953] bitRam.v_bitRam._assert_477                         cex             Ht            6    2.983 s      
[954] bitRam.v_bitRam._assert_477:precondition1           covered         Ht            6    1.965 s      
[955] bitRam.v_bitRam._assert_478                         cex             Ht            5    1.754 s      
[956] bitRam.v_bitRam._assert_478:precondition1           covered         Ht            5    1.754 s      
[957] bitRam.v_bitRam._assert_479                         cex             Ht            5    1.742 s      
[958] bitRam.v_bitRam._assert_479:precondition1           covered         Ht            5    1.742 s      
[959] bitRam.v_bitRam._assert_480                         cex             Ht            6    2.828 s      
[960] bitRam.v_bitRam._assert_480:precondition1           covered         Ht            6    2.828 s      
[961] bitRam.v_bitRam._assert_481                         cex             Ht            5    1.754 s      
[962] bitRam.v_bitRam._assert_481:precondition1           covered         Ht            5    1.754 s      
[963] bitRam.v_bitRam._assert_482                         cex             Ht            4    1.263 s      
[964] bitRam.v_bitRam._assert_482:precondition1           covered         Ht            4    0.916 s      
[965] bitRam.v_bitRam._assert_483                         cex             Ht            5    1.754 s      
[966] bitRam.v_bitRam._assert_483:precondition1           covered         Ht            5    1.754 s      
[967] bitRam.v_bitRam._assert_484                         cex             Ht            5    1.754 s      
[968] bitRam.v_bitRam._assert_484:precondition1           covered         Ht            5    1.754 s      
[969] bitRam.v_bitRam._assert_485                         cex             Ht            4    1.283 s      
[970] bitRam.v_bitRam._assert_485:precondition1           covered         Ht            4    1.283 s      
[971] bitRam.v_bitRam._assert_486                         cex             Ht            5    1.791 s      
[972] bitRam.v_bitRam._assert_486:precondition1           covered         Ht            5    1.791 s      
[973] bitRam.v_bitRam._assert_487                         cex             Ht            4    1.290 s      
[974] bitRam.v_bitRam._assert_487:precondition1           covered         Ht            4    1.290 s      
[975] bitRam.v_bitRam._assert_488                         cex             Ht            6    1.965 s      
[976] bitRam.v_bitRam._assert_488:precondition1           covered         Ht            6    1.965 s      
[977] bitRam.v_bitRam._assert_489                         cex             Ht            4    1.304 s      
[978] bitRam.v_bitRam._assert_489:precondition1           covered         Ht            4    1.304 s      
[979] bitRam.v_bitRam._assert_490                         cex             Ht            5    1.754 s      
[980] bitRam.v_bitRam._assert_490:precondition1           covered         Ht            5    1.754 s      
[981] bitRam.v_bitRam._assert_491                         cex             Ht            6    1.965 s      
[982] bitRam.v_bitRam._assert_491:precondition1           covered         N         4 - 6    0.006 s      
[983] bitRam.v_bitRam._assert_492                         cex             B         5 - 6    0.006 s      
[984] bitRam.v_bitRam._assert_492:precondition1           covered         B         5 - 6    0.006 s      
[985] bitRam.v_bitRam._assert_493                         cex             N             6    0.007 s      
[986] bitRam.v_bitRam._assert_493:precondition1           covered         N         4 - 6    0.006 s      
[987] bitRam.v_bitRam._assert_494                         cex             N             4    0.015 s      
[988] bitRam.v_bitRam._assert_494:precondition1           covered         N             4    0.015 s      
[989] bitRam.v_bitRam._assert_495                         cex             B         5 - 6    0.006 s      
[990] bitRam.v_bitRam._assert_495:precondition1           covered         B         5 - 6    0.006 s      
[991] bitRam.v_bitRam._assert_496                         cex             N         4 - 6    0.006 s      
[992] bitRam.v_bitRam._assert_496:precondition1           covered         N         4 - 6    0.006 s      
[993] bitRam.v_bitRam._assert_497                         cex             Ht            4    1.320 s      
[994] bitRam.v_bitRam._assert_497:precondition1           covered         Ht            4    1.320 s      
[995] bitRam.v_bitRam._assert_498                         cex             Ht            3    0.778 s      
[996] bitRam.v_bitRam._assert_498:precondition1           covered         Ht            3    0.778 s      
[997] bitRam.v_bitRam._assert_499                         cex             Ht            6    2.905 s      
[998] bitRam.v_bitRam._assert_499:precondition1           covered         Ht            6    2.905 s      
[999] bitRam.v_bitRam._assert_500                         cex             Ht            3    0.778 s      
[1000] bitRam.v_bitRam._assert_500:precondition1          covered         Ht            3    0.778 s      
[1001] bitRam.v_bitRam._assert_501                        cex             Ht            3    0.714 s      
[1002] bitRam.v_bitRam._assert_501:precondition1          covered         Ht            3    0.714 s      
[1003] bitRam.v_bitRam._assert_502                        cex             N             6    0.006 s      
[1004] bitRam.v_bitRam._assert_502:precondition1          covered         N             6    0.006 s      
[1005] bitRam.v_bitRam._assert_503                        cex             N             6    0.080 s      
[1006] bitRam.v_bitRam._assert_503:precondition1          covered         N             6    0.080 s      
[1007] bitRam.v_bitRam._assert_504                        cex             Ht            5    1.791 s      
[1008] bitRam.v_bitRam._assert_504:precondition1          covered         Ht            5    1.791 s      
[1009] bitRam.v_bitRam._assert_505                        cex             Ht            2    0.518 s      
[1010] bitRam.v_bitRam._assert_505:precondition1          covered         Ht            2    0.518 s      
[1011] bitRam.v_bitRam._assert_506                        cex             N         4 - 6    0.006 s      
[1012] bitRam.v_bitRam._assert_506:precondition1          covered         N         4 - 6    0.006 s      
[1013] bitRam.v_bitRam._assert_507                        cex             Ht            3    0.797 s      
[1014] bitRam.v_bitRam._assert_507:precondition1          covered         Ht            3    0.797 s      
[1015] bitRam.v_bitRam._assert_508                        cex             N             4    0.015 s      
[1016] bitRam.v_bitRam._assert_508:precondition1          covered         N             4    0.015 s      
[1017] bitRam.v_bitRam._assert_509                        cex             Ht            4    1.162 s      
[1018] bitRam.v_bitRam._assert_509:precondition1          covered         Ht            4    1.162 s      
[1019] bitRam.v_bitRam._assert_510                        cex             N             6    0.080 s      
[1020] bitRam.v_bitRam._assert_510:precondition1          covered         N             6    0.080 s      
[1021] bitRam.v_bitRam._assert_511                        proven          PRE    Infinite    0.000 s      
[1022] bitRam.v_bitRam._assert_511:precondition1          unreachable     PRE    Infinite    0.000 s      
[1023] bitRam.v_bitRam._assert_512                        cex             Ht            6    2.994 s      
[1024] bitRam.v_bitRam._assert_512:precondition1          covered         Ht            6    2.994 s      
[1025] bitRam.v_bitRam._assert_513                        cex             Ht            6    3.012 s      
[1026] bitRam.v_bitRam._assert_513:precondition1          covered         Ht            6    3.012 s      
[1027] bitRam.v_bitRam._assert_514                        proven          PRE    Infinite    0.000 s      
[1028] bitRam.v_bitRam._assert_514:precondition1          unreachable     PRE    Infinite    0.000 s      
[1029] bitRam.v_bitRam._assert_515                        cex             B         4 - 6    0.005 s      
[1030] bitRam.v_bitRam._assert_515:precondition1          covered         B         4 - 6    0.005 s      
[1031] bitRam.v_bitRam._assert_516                        cex             Ht            6    3.020 s      
[1032] bitRam.v_bitRam._assert_516:precondition1          covered         Ht            6    3.020 s      
[1033] bitRam.v_bitRam._assert_517                        proven          PRE    Infinite    0.000 s      
[1034] bitRam.v_bitRam._assert_517:precondition1          unreachable     PRE    Infinite    0.000 s      
[1035] bitRam.v_bitRam._assert_518                        proven          PRE    Infinite    0.000 s      
[1036] bitRam.v_bitRam._assert_518:precondition1          unreachable     PRE    Infinite    0.000 s      
[1037] bitRam.v_bitRam._assert_519                        cex             Ht            2    0.564 s      
[1038] bitRam.v_bitRam._assert_519:precondition1          covered         Ht            2    0.564 s      
[1039] bitRam.v_bitRam._assert_520                        cex             Ht            6    3.043 s      
[1040] bitRam.v_bitRam._assert_520:precondition1          covered         Ht            6    3.043 s      
[1041] bitRam.v_bitRam._assert_521                        cex             Ht            5    1.503 s      
[1042] bitRam.v_bitRam._assert_521:precondition1          covered         Ht            5    1.503 s      
[1043] bitRam.v_bitRam._assert_522                        cex             Ht            4    1.162 s      
[1044] bitRam.v_bitRam._assert_522:precondition1          covered         Ht            4    1.162 s      
[1045] bitRam.v_bitRam._assert_523                        cex             Ht            5    1.503 s      
[1046] bitRam.v_bitRam._assert_523:precondition1          covered         Ht            5    1.503 s      
[1047] bitRam.v_bitRam._assert_524                        cex             Ht            6    1.955 s      
[1048] bitRam.v_bitRam._assert_524:precondition1          covered         Ht            6    1.955 s      
[1049] bitRam.v_bitRam._assert_525                        cex             Ht            5    1.503 s      
[1050] bitRam.v_bitRam._assert_525:precondition1          covered         Ht            5    1.503 s      
[1051] bitRam.v_bitRam._assert_526                        cex             Ht            5    1.503 s      
[1052] bitRam.v_bitRam._assert_526:precondition1          covered         Ht            5    1.503 s      
[1053] bitRam.v_bitRam._assert_527                        proven          PRE    Infinite    0.000 s      
[1054] bitRam.v_bitRam._assert_527:precondition1          unreachable     PRE    Infinite    0.000 s      
[1055] bitRam.v_bitRam._assert_528                        proven          PRE    Infinite    0.000 s      
[1056] bitRam.v_bitRam._assert_528:precondition1          unreachable     PRE    Infinite    0.000 s      
[1057] bitRam.v_bitRam._assert_529                        proven          PRE    Infinite    0.000 s      
[1058] bitRam.v_bitRam._assert_529:precondition1          unreachable     PRE    Infinite    0.000 s      
[1059] bitRam.v_bitRam._assert_530                        cex             Ht            6    1.923 s      
[1060] bitRam.v_bitRam._assert_530:precondition1          covered         Ht            6    1.836 s      
[1061] bitRam.v_bitRam._assert_531                        cex             Ht            6    2.953 s      
[1062] bitRam.v_bitRam._assert_531:precondition1          covered         N             6    0.015 s      
[1063] bitRam.v_bitRam._assert_532                        cex             Ht            2    0.573 s      
[1064] bitRam.v_bitRam._assert_532:precondition1          covered         Ht            2    0.573 s      
[1065] bitRam.v_bitRam._assert_533                        cex             N             6    0.017 s      
[1066] bitRam.v_bitRam._assert_533:precondition1          covered         N             6    0.006 s      
[1067] bitRam.v_bitRam._assert_534                        cex             Ht            4    1.162 s      
[1068] bitRam.v_bitRam._assert_534:precondition1          covered         Ht            4    1.162 s      
[1069] bitRam.v_bitRam._assert_535                        cex             Ht            4    1.162 s      
[1070] bitRam.v_bitRam._assert_535:precondition1          covered         Ht            4    1.162 s      
[1071] bitRam.v_bitRam._assert_536                        cex             Ht            6    3.055 s      
[1072] bitRam.v_bitRam._assert_536:precondition1          covered         Ht            6    3.055 s      
[1073] bitRam.v_bitRam._assert_537                        cex             Ht            4    1.162 s      
[1074] bitRam.v_bitRam._assert_537:precondition1          covered         Ht            4    1.162 s      
[1075] bitRam.v_bitRam._assert_538                        cex             Ht            6    2.983 s      
[1076] bitRam.v_bitRam._assert_538:precondition1          covered         Ht            6    2.975 s      
[1077] bitRam.v_bitRam._assert_539                        cex             Ht            6    2.983 s      
[1078] bitRam.v_bitRam._assert_539:precondition1          covered         Ht            6    2.975 s      
[1079] bitRam.v_bitRam._assert_540                        cex             Ht            6    2.983 s      
[1080] bitRam.v_bitRam._assert_540:precondition1          covered         N         5 - 6    0.016 s      
[1081] bitRam.v_bitRam._assert_541                        cex             N             6    0.007 s      
[1082] bitRam.v_bitRam._assert_541:precondition1          covered         N         4 - 6    0.006 s      
[1083] bitRam.v_bitRam._assert_542                        cex             Ht            6    3.061 s      
[1084] bitRam.v_bitRam._assert_542:precondition1          covered         Ht            6    3.061 s      
[1085] bitRam.v_bitRam._assert_543                        cex             N             6    0.017 s      
[1086] bitRam.v_bitRam._assert_543:precondition1          covered         Ht            6    1.816 s      
[1087] bitRam.v_bitRam._assert_544                        cex             N             6    0.005 s      
[1088] bitRam.v_bitRam._assert_544:precondition1          covered         N             6    0.080 s      
[1089] bitRam.v_bitRam._assert_545                        cex             Ht            5    1.754 s      
[1090] bitRam.v_bitRam._assert_545:precondition1          covered         Ht            5    1.754 s      
[1091] bitRam.v_bitRam._assert_546                        cex             Ht            4    1.331 s      
[1092] bitRam.v_bitRam._assert_546:precondition1          covered         Ht            4    1.331 s      
[1093] bitRam.v_bitRam._assert_547                        proven          PRE    Infinite    0.000 s      
[1094] bitRam.v_bitRam._assert_547:precondition1          unreachable     PRE    Infinite    0.000 s      
[1095] bitRam.v_bitRam._assert_548                        proven          PRE    Infinite    0.000 s      
[1096] bitRam.v_bitRam._assert_548:precondition1          unreachable     PRE    Infinite    0.000 s      
[1097] bitRam.v_bitRam._assert_549                        cex             N             6    0.007 s      
[1098] bitRam.v_bitRam._assert_549:precondition1          covered         N         4 - 6    0.006 s      
[1099] bitRam.v_bitRam._assert_550                        proven          PRE    Infinite    0.000 s      
[1100] bitRam.v_bitRam._assert_550:precondition1          unreachable     PRE    Infinite    0.000 s      
[1101] bitRam.v_bitRam._assert_551                        cex             Ht            6    2.983 s      
[1102] bitRam.v_bitRam._assert_551:precondition1          covered         N         5 - 6    0.016 s      
[1103] bitRam.v_bitRam._assert_552                        cex             N             6    0.007 s      
[1104] bitRam.v_bitRam._assert_552:precondition1          covered         N         4 - 6    0.006 s      
[1105] bitRam.v_bitRam._assert_553                        cex             N             6    0.007 s      
[1106] bitRam.v_bitRam._assert_553:precondition1          covered         Ht            6    1.816 s      
[1107] bitRam.v_bitRam._assert_554                        cex             Ht            5    1.446 s      
[1108] bitRam.v_bitRam._assert_554:precondition1          covered         Ht            5    1.446 s      
[1109] bitRam.v_bitRam._assert_555                        cex             N             6    0.017 s      
[1110] bitRam.v_bitRam._assert_555:precondition1          covered         N         4 - 6    0.006 s      
[1111] bitRam.v_bitRam._assert_556                        cex             Ht            2    0.573 s      
[1112] bitRam.v_bitRam._assert_556:precondition1          covered         Ht            2    0.573 s      
[1113] bitRam.v_bitRam._assert_557                        cex             Ht            6    1.923 s      
[1114] bitRam.v_bitRam._assert_557:precondition1          covered         Ht            6    1.923 s      
[1115] bitRam.v_bitRam._assert_558                        cex             N             6    0.007 s      
[1116] bitRam.v_bitRam._assert_558:precondition1          covered         N         4 - 6    0.006 s      
[1117] bitRam.v_bitRam._assert_559                        cex             N             6    0.007 s      
[1118] bitRam.v_bitRam._assert_559:precondition1          covered         N         4 - 6    0.006 s      
[1119] bitRam.v_bitRam._assert_560                        cex             Ht            6    3.079 s      
[1120] bitRam.v_bitRam._assert_560:precondition1          covered         Ht            6    3.079 s      
[1121] bitRam.v_bitRam._assert_561                        cex             Ht            4    1.290 s      
[1122] bitRam.v_bitRam._assert_561:precondition1          covered         Ht            4    1.290 s      
[1123] bitRam.v_bitRam._assert_562                        cex             Ht            4    1.351 s      
[1124] bitRam.v_bitRam._assert_562:precondition1          covered         Ht            4    1.351 s      
[1125] bitRam.v_bitRam._assert_563                        cex             Ht            4    1.358 s      
[1126] bitRam.v_bitRam._assert_563:precondition1          covered         Ht            4    1.358 s      
[1127] bitRam.v_bitRam._assert_564                        cex             Ht            4    1.375 s      
[1128] bitRam.v_bitRam._assert_564:precondition1          covered         Ht            4    1.375 s      
[1129] bitRam.v_bitRam._assert_565                        cex             Ht            4    1.387 s      
[1130] bitRam.v_bitRam._assert_565:precondition1          covered         Ht            4    1.387 s      
[1131] bitRam.v_bitRam._assert_566                        cex             Ht            4    1.395 s      
[1132] bitRam.v_bitRam._assert_566:precondition1          covered         Ht            4    1.395 s      
[1133] bitRam.v_bitRam._assert_567                        cex             Ht            4    1.234 s      
[1134] bitRam.v_bitRam._assert_567:precondition1          covered         Ht            4    1.234 s      
[1135] bitRam.v_bitRam._assert_568                        cex             Ht            4    1.234 s      
[1136] bitRam.v_bitRam._assert_568:precondition1          covered         Ht            4    1.234 s      
[1137] bitRam.v_bitRam._assert_569                        proven          PRE    Infinite    0.000 s      
[1138] bitRam.v_bitRam._assert_569:precondition1          unreachable     PRE    Infinite    0.000 s      
[1139] bitRam.v_bitRam._assert_570                        proven          PRE    Infinite    0.000 s      
[1140] bitRam.v_bitRam._assert_570:precondition1          unreachable     PRE    Infinite    0.000 s      
[1141] bitRam.v_bitRam._assert_571                        proven          PRE    Infinite    0.000 s      
[1142] bitRam.v_bitRam._assert_571:precondition1          unreachable     PRE    Infinite    0.000 s      
[1143] bitRam.v_bitRam._assert_572                        cex             Ht            6    3.087 s      
[1144] bitRam.v_bitRam._assert_572:precondition1          covered         N             6    0.025 s      
[1145] bitRam.v_bitRam._assert_573                        cex             Ht            6    1.923 s      
[1146] bitRam.v_bitRam._assert_573:precondition1          covered         Ht            6    1.816 s      
[1147] bitRam.v_bitRam._assert_574                        cex             Ht            6    2.883 s      
[1148] bitRam.v_bitRam._assert_574:precondition1          covered         N         5 - 6    0.016 s      
[1149] bitRam.v_bitRam._assert_575                        cex             Ht            6    2.828 s      
[1150] bitRam.v_bitRam._assert_575:precondition1          covered         N         4 - 6    0.006 s      
[1151] bitRam.v_bitRam._assert_576                        cex             Ht            5    1.754 s      
[1152] bitRam.v_bitRam._assert_576:precondition1          covered         Ht            5    1.754 s      
[1153] bitRam.v_bitRam._assert_577                        cex             Ht            5    1.754 s      
[1154] bitRam.v_bitRam._assert_577:precondition1          covered         Ht            5    1.754 s      
[1155] bitRam.v_bitRam._assert_578                        cex             N             6    0.007 s      
[1156] bitRam.v_bitRam._assert_578:precondition1          covered         N         4 - 6    0.006 s      
[1157] bitRam.v_bitRam._assert_579                        cex             Ht            5    1.460 s      
[1158] bitRam.v_bitRam._assert_579:precondition1          covered         Ht            5    1.460 s      
[1159] bitRam.v_bitRam._assert_580                        cex             Ht            5    1.586 s      
[1160] bitRam.v_bitRam._assert_580:precondition1          covered         Ht            5    1.586 s      
[1161] bitRam.v_bitRam._assert_581                        cex             N             6    0.007 s      
[1162] bitRam.v_bitRam._assert_581:precondition1          covered         N         4 - 6    0.006 s      
[1163] bitRam.v_bitRam._assert_582                        cex             Ht            5    1.754 s      
[1164] bitRam.v_bitRam._assert_582:precondition1          covered         Ht            5    1.754 s      
[1165] bitRam.v_bitRam._assert_583                        cex             Ht            3    0.812 s      
[1166] bitRam.v_bitRam._assert_583:precondition1          covered         Ht            3    0.812 s      
[1167] bitRam.v_bitRam._assert_584                        cex             Ht            3    0.832 s      
[1168] bitRam.v_bitRam._assert_584:precondition1          covered         Ht            3    0.832 s      
[1169] bitRam.v_bitRam._assert_585                        cex             N             5    0.016 s      
[1170] bitRam.v_bitRam._assert_585:precondition1          covered         N         4 - 5    0.006 s      
[1171] bitRam.v_bitRam._assert_586                        cex             Ht            3    0.841 s      
[1172] bitRam.v_bitRam._assert_586:precondition1          covered         Ht            3    0.841 s      
[1173] bitRam.v_bitRam._assert_587                        cex             Ht            2    0.474 s      
[1174] bitRam.v_bitRam._assert_587:precondition1          covered         Ht            2    0.474 s      
[1175] bitRam.v_bitRam._assert_588                        cex             Ht            4    1.415 s      
[1176] bitRam.v_bitRam._assert_588:precondition1          covered         Ht            4    1.415 s      
[<embedded>] % 
[<embedded>] % exit
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.555 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
