C:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/sim2/adder.v {1 {vlog -work work -stats=none C:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/sim2/adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module adder

Top level modules:
	adder

} {} {}} C:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/sim1/decoder7.v {1 {vlog -work work -stats=none C:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/sim1/decoder7.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module decoder7

Top level modules:
	decoder7

} {} {}} C:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/src/Lab1_SBUCUR_S.v {1 {vlog -work work -stats=none C:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/src/Lab1_SBUCUR_S.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Lab1_BUCUR_S

Top level modules:
	Lab1_BUCUR_S

} {} {}} C:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/bonus/check.v {1 {vlog -work work -stats=none C:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/bonus/check.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module check

Top level modules:
	check

} {} {}}
