0 1 0  -- reset active, output should be 0
1 1 0
0 1 0
1 0 0  -- reset released, clock running
0 0 0
1 0 0
0 0 1  -- output toggled after MAX_COUNT cycles, assuming MAX_COUNT=5
1 0 1
0 0 1
1 0 1
0 0 0  -- output toggled again (one more clock cycle)
1 0 0
