{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655324616245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655324616246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 17:23:36 2022 " "Processing started: Wed Jun 15 17:23:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655324616246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324616246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multiciclo -c Multiciclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Multiciclo -c Multiciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324616246 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655324616945 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655324616945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-RegFile " "Found design unit 1: RegFile-RegFile" {  } { { "RegFile.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/RegFile.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324628469 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/RegFile.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324628469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324628469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-Reg " "Found design unit 1: Reg-Reg" {  } { { "Reg.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/Reg.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324628472 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/Reg.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324628472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324628472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram-Ram " "Found design unit 1: Ram-Ram" {  } { { "Ram.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/Ram.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324628475 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "Ram.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/Ram.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324628475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324628475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4-Mux4 " "Found design unit 1: Mux4-Mux4" {  } { { "Mux4.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/Mux4.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324628476 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "Mux4.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/Mux4.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324628476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324628476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2-Mux2 " "Found design unit 1: Mux2-Mux2" {  } { { "Mux2.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/Mux2.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324628478 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "Mux2.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/Mux2.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324628478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324628478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediategenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file immediategenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ImmediateGenerator-ImmediateGenerator " "Found design unit 1: ImmediateGenerator-ImmediateGenerator" {  } { { "ImmediateGenerator.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/ImmediateGenerator.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324628481 ""} { "Info" "ISGN_ENTITY_NAME" "1 ImmediateGenerator " "Found entity 1: ImmediateGenerator" {  } { { "ImmediateGenerator.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/ImmediateGenerator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324628481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324628481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FD-architecture_fd " "Found design unit 1: FD-architecture_fd" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324628484 ""} { "Info" "ISGN_ENTITY_NAME" "1 FD " "Found entity 1: FD" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324628484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324628484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator-Comparator " "Found design unit 1: Comparator-Comparator" {  } { { "Comparator.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/Comparator.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324628486 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/Comparator.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324628486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324628486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU " "Found design unit 1: ALU-ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/ALU.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324628488 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/ALU.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324628488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324628488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-Adder " "Found design unit 1: Adder-Adder" {  } { { "Adder.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/Adder.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324628491 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/Adder.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324628491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324628491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_mem-RTL " "Found design unit 1: ram_mem-RTL" {  } { { "ram_mem.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/ram_mem.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324628493 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_mem " "Found entity 1: ram_mem" {  } { { "ram_mem.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/ram_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324628493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324628493 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FD " "Elaborating entity \"FD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655324628587 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_end FD.vhd(103) " "VHDL Process Statement warning at FD.vhd(103): signal \"pc_end\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655324628589 "|FD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc FD.vhd(104) " "VHDL Process Statement warning at FD.vhd(104): signal \"pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655324628589 "|FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Mux2:MULTIPLEXER_1 " "Elaborating entity \"Mux2\" for hierarchy \"Mux2:MULTIPLEXER_1\"" {  } { { "FD.vhd" "MULTIPLEXER_1" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655324628624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:PROGRAM_COUNTER " "Elaborating entity \"Reg\" for hierarchy \"Reg:PROGRAM_COUNTER\"" {  } { { "FD.vhd" "PROGRAM_COUNTER" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655324628626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:ADD4 " "Elaborating entity \"Adder\" for hierarchy \"Adder:ADD4\"" {  } { { "FD.vhd" "ADD4" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655324628627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_mem ram_mem:Instruction_mem " "Elaborating entity \"ram_mem\" for hierarchy \"ram_mem:Instruction_mem\"" {  } { { "FD.vhd" "Instruction_mem" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655324628629 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "ram_mem.vhd(17) " "VHDL warning at ram_mem.vhd(17): constant value overflow" {  } { { "ram_mem.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/ram_mem.vhd" 17 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1655324628630 "|FD|ram_mem:Instruction_mem"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "ram_mem.vhd(17) " "VHDL Subtype or Type Declaration warning at ram_mem.vhd(17): subtype or type has null range" {  } { { "ram_mem.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/ram_mem.vhd" 17 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1655324628630 "|FD|ram_mem:Instruction_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:REGISTER_FILE " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:REGISTER_FILE\"" {  } { { "FD.vhd" "REGISTER_FILE" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655324628631 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ce_regfile RegFile.vhd(49) " "VHDL Process Statement warning at RegFile.vhd(49): signal \"ce_regfile\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegFile.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/RegFile.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655324628633 "|FD|RegFile:REGISTER_FILE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmediateGenerator ImmediateGenerator:IMMED_GENERATOR " "Elaborating entity \"ImmediateGenerator\" for hierarchy \"ImmediateGenerator:IMMED_GENERATOR\"" {  } { { "FD.vhd" "IMMED_GENERATOR" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655324628645 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ri ImmediateGenerator.vhd(39) " "VHDL Process Statement warning at ImmediateGenerator.vhd(39): signal \"ri\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ImmediateGenerator.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/ImmediateGenerator.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655324628646 "|FD|ImmediateGenerator:IMMED_GENERATOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ri ImmediateGenerator.vhd(40) " "VHDL Process Statement warning at ImmediateGenerator.vhd(40): signal \"ri\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ImmediateGenerator.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/ImmediateGenerator.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655324628646 "|FD|ImmediateGenerator:IMMED_GENERATOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ri ImmediateGenerator.vhd(43) " "VHDL Process Statement warning at ImmediateGenerator.vhd(43): signal \"ri\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ImmediateGenerator.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/ImmediateGenerator.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655324628646 "|FD|ImmediateGenerator:IMMED_GENERATOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ri ImmediateGenerator.vhd(44) " "VHDL Process Statement warning at ImmediateGenerator.vhd(44): signal \"ri\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ImmediateGenerator.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/ImmediateGenerator.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655324628646 "|FD|ImmediateGenerator:IMMED_GENERATOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ri ImmediateGenerator.vhd(47) " "VHDL Process Statement warning at ImmediateGenerator.vhd(47): signal \"ri\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ImmediateGenerator.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/ImmediateGenerator.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655324628646 "|FD|ImmediateGenerator:IMMED_GENERATOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ri ImmediateGenerator.vhd(48) " "VHDL Process Statement warning at ImmediateGenerator.vhd(48): signal \"ri\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ImmediateGenerator.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/ImmediateGenerator.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655324628646 "|FD|ImmediateGenerator:IMMED_GENERATOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ri ImmediateGenerator.vhd(51) " "VHDL Process Statement warning at ImmediateGenerator.vhd(51): signal \"ri\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ImmediateGenerator.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/ImmediateGenerator.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655324628647 "|FD|ImmediateGenerator:IMMED_GENERATOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ri ImmediateGenerator.vhd(52) " "VHDL Process Statement warning at ImmediateGenerator.vhd(52): signal \"ri\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ImmediateGenerator.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/ImmediateGenerator.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655324628647 "|FD|ImmediateGenerator:IMMED_GENERATOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Comparator:BRANCH_COMP " "Elaborating entity \"Comparator\" for hierarchy \"Comparator:BRANCH_COMP\"" {  } { { "FD.vhd" "BRANCH_COMP" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655324628647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:MULTIFUNCIONAL_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:MULTIFUNCIONAL_ALU\"" {  } { { "FD.vhd" "MULTIFUNCIONAL_ALU" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655324628650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 Mux4:MULTIPLEXER_4 " "Elaborating entity \"Mux4\" for hierarchy \"Mux4:MULTIPLEXER_4\"" {  } { { "FD.vhd" "MULTIPLEXER_4" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655324628653 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RegFile:REGISTER_FILE\|ram_rtl_0 " "Inferred RAM node \"RegFile:REGISTER_FILE\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1655324629210 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RegFile:REGISTER_FILE\|ram_rtl_1 " "Inferred RAM node \"RegFile:REGISTER_FILE\|ram_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1655324629212 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_mem:Data_mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_mem:Data_mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 1 " "Parameter WIDTHAD_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2 " "Parameter NUMWORDS_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RegFile:REGISTER_FILE\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RegFile:REGISTER_FILE\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RegFile:REGISTER_FILE\|ram_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"RegFile:REGISTER_FILE\|ram_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_mem:Instruction_mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_mem:Instruction_mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 1 " "Parameter WIDTHAD_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2 " "Parameter NUMWORDS_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655324630069 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1655324630069 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1655324630069 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:MULTIFUNCIONAL_ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:MULTIFUNCIONAL_ALU\|Div0\"" {  } { { "ALU.vhd" "Div0" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/ALU.vhd" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324630071 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1655324630071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_mem:Data_mem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"ram_mem:Data_mem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655324630150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_mem:Data_mem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"ram_mem:Data_mem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655324630150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655324630150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 1 " "Parameter \"WIDTHAD_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655324630150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2 " "Parameter \"NUMWORDS_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655324630150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655324630150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655324630150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655324630150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655324630150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655324630150 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655324630150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aia1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aia1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aia1 " "Found entity 1: altsyncram_aia1" {  } { { "db/altsyncram_aia1.tdf" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/db/altsyncram_aia1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324630214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324630214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegFile:REGISTER_FILE\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"RegFile:REGISTER_FILE\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655324630271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegFile:REGISTER_FILE\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"RegFile:REGISTER_FILE\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655324630271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655324630271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655324630271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655324630271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655324630271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655324630271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655324630271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655324630271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655324630271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655324630271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655324630271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655324630271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655324630271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655324630271 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655324630271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d2k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d2k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d2k1 " "Found entity 1: altsyncram_d2k1" {  } { { "db/altsyncram_d2k1.tdf" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/db/altsyncram_d2k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324630342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324630342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:MULTIFUNCIONAL_ALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:MULTIFUNCIONAL_ALU\|lpm_divide:Div0\"" {  } { { "ALU.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/ALU.vhd" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655324630421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:MULTIFUNCIONAL_ALU\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:MULTIFUNCIONAL_ALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655324630421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 31 " "Parameter \"LPM_WIDTHD\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655324630421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655324630421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655324630421 ""}  } { { "ALU.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/ALU.vhd" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655324630421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1dm " "Found entity 1: lpm_divide_1dm" {  } { { "db/lpm_divide_1dm.tdf" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/db/lpm_divide_1dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324630480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324630480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324630498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324630498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/db/alt_u_div_k2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324630591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324630591 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655324634607 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655324638050 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655324638050 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "31 " "Design contains 31 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[1\] " "No output dependent on input pin \"pc_end\[1\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[2\] " "No output dependent on input pin \"pc_end\[2\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[3\] " "No output dependent on input pin \"pc_end\[3\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[4\] " "No output dependent on input pin \"pc_end\[4\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[5\] " "No output dependent on input pin \"pc_end\[5\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[6\] " "No output dependent on input pin \"pc_end\[6\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[7\] " "No output dependent on input pin \"pc_end\[7\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[8\] " "No output dependent on input pin \"pc_end\[8\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[9\] " "No output dependent on input pin \"pc_end\[9\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[10\] " "No output dependent on input pin \"pc_end\[10\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[11\] " "No output dependent on input pin \"pc_end\[11\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[12\] " "No output dependent on input pin \"pc_end\[12\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[13\] " "No output dependent on input pin \"pc_end\[13\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[14\] " "No output dependent on input pin \"pc_end\[14\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[15\] " "No output dependent on input pin \"pc_end\[15\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[16\] " "No output dependent on input pin \"pc_end\[16\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[17\] " "No output dependent on input pin \"pc_end\[17\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[18\] " "No output dependent on input pin \"pc_end\[18\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[19\] " "No output dependent on input pin \"pc_end\[19\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[20\] " "No output dependent on input pin \"pc_end\[20\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[21\] " "No output dependent on input pin \"pc_end\[21\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[22\] " "No output dependent on input pin \"pc_end\[22\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[23\] " "No output dependent on input pin \"pc_end\[23\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[24\] " "No output dependent on input pin \"pc_end\[24\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[25\] " "No output dependent on input pin \"pc_end\[25\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[26\] " "No output dependent on input pin \"pc_end\[26\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[27\] " "No output dependent on input pin \"pc_end\[27\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[28\] " "No output dependent on input pin \"pc_end\[28\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[29\] " "No output dependent on input pin \"pc_end\[29\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[30\] " "No output dependent on input pin \"pc_end\[30\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_end\[31\] " "No output dependent on input pin \"pc_end\[31\]\"" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655324638281 "|FD|pc_end[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1655324638281 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2405 " "Implemented 2405 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "82 " "Implemented 82 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655324638292 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655324638292 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2174 " "Implemented 2174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655324638292 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1655324638292 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1655324638292 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655324638292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655324638329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 17:23:58 2022 " "Processing ended: Wed Jun 15 17:23:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655324638329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655324638329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655324638329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324638329 ""}
