#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5bdcab7eee10 .scope module, "testbench_clk_rtl" "testbench_clk_rtl" 2 3;
 .timescale -9 -9;
v0x5bdcab817dd0_0 .var "A", 9 0;
v0x5bdcab817eb0_0 .var "C", 8 0;
v0x5bdcab817f80_0 .var "clk", 0 0;
v0x5bdcab818050_0 .net "out", 10 0, v0x5bdcab817930_0;  1 drivers
v0x5bdcab818120_0 .var "rst", 0 0;
S_0x5bdcab7eefa0 .scope module, "dut" "rtl_topmodule" 2 13, 3 2 0, S_0x5bdcab7eee10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 10 "A";
    .port_info 3 /INPUT 9 "C";
    .port_info 4 /OUTPUT 11 "out";
v0x5bdcab817320_0 .net "A", 9 0, v0x5bdcab817dd0_0;  1 drivers
v0x5bdcab817400_0 .var "A_reg", 9 0;
v0x5bdcab817510_0 .net "C", 8 0, v0x5bdcab817eb0_0;  1 drivers
v0x5bdcab8175d0_0 .var "C_reg", 8 0;
v0x5bdcab8176b0_0 .net "clk", 0 0, v0x5bdcab817f80_0;  1 drivers
v0x5bdcab8177f0_0 .net "clk_div", 0 0, v0x5bdcab816060_0;  1 drivers
v0x5bdcab817890_0 .net "lfsr_out", 9 0, v0x5bdcab816d20_0;  1 drivers
v0x5bdcab817930_0 .var "out", 10 0;
v0x5bdcab8179f0_0 .var "out_reg", 10 0;
v0x5bdcab817ad0_0 .net "parity_out", 0 0, L_0x5bdcab8182b0;  1 drivers
v0x5bdcab817ba0_0 .net "rst", 0 0, v0x5bdcab818120_0;  1 drivers
v0x5bdcab817c70_0 .net "shifter_out", 9 0, v0x5bdcab816690_0;  1 drivers
E_0x5bdcab7f2a80 .event posedge, v0x5bdcab7dce10_0;
E_0x5bdcab7f33a0/0 .event anyedge, v0x5bdcab8175d0_0, v0x5bdcab816060_0, v0x5bdcab816690_0, v0x5bdcab817220_0;
E_0x5bdcab7f33a0/1 .event anyedge, v0x5bdcab816d20_0;
E_0x5bdcab7f33a0 .event/or E_0x5bdcab7f33a0/0, E_0x5bdcab7f33a0/1;
L_0x5bdcab818210 .part v0x5bdcab8175d0_0, 0, 3;
S_0x5bdcab7f56e0 .scope module, "u1" "clk_divider" 3 23, 4 2 0, S_0x5bdcab7eefa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "clk_out";
P_0x5bdcab7f58c0 .param/l "div_value" 0 4 2, +C4<00000000000000000000000000000100>;
v0x5bdcab7dce10_0 .net "clk_in", 0 0, v0x5bdcab817f80_0;  alias, 1 drivers
v0x5bdcab816060_0 .var "clk_out", 0 0;
v0x5bdcab816120_0 .var "count", 3 0;
o0x7315bafa00a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5bdcab8161e0_0 .net "rst", 0 0, o0x7315bafa00a8;  0 drivers
E_0x5bdcab7f2f30 .event posedge, v0x5bdcab8161e0_0, v0x5bdcab7dce10_0;
S_0x5bdcab816320 .scope module, "u2" "barrel_shifter" 3 29, 5 3 0, S_0x5bdcab7eefa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "data_in";
    .port_info 1 /INPUT 3 "shift_amt";
    .port_info 2 /OUTPUT 10 "data_out";
v0x5bdcab816590_0 .net "data_in", 9 0, v0x5bdcab817400_0;  1 drivers
v0x5bdcab816690_0 .var "data_out", 9 0;
v0x5bdcab816770_0 .net "shift_amt", 2 0, L_0x5bdcab818210;  1 drivers
E_0x5bdcab7d3210 .event anyedge, v0x5bdcab816770_0, v0x5bdcab816590_0;
S_0x5bdcab8168e0 .scope module, "u3" "lfsr" 3 36, 6 3 0, S_0x5bdcab7eefa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 10 "rnd";
P_0x5bdcab816af0 .param/l "WIDTH" 0 6 3, +C4<00000000000000000000000000001010>;
v0x5bdcab816c30_0 .net "clk", 0 0, v0x5bdcab817f80_0;  alias, 1 drivers
v0x5bdcab816d20_0 .var "rnd", 9 0;
v0x5bdcab816de0_0 .net "rst", 0 0, v0x5bdcab818120_0;  alias, 1 drivers
E_0x5bdcab7e0a60 .event posedge, v0x5bdcab816de0_0, v0x5bdcab7dce10_0;
S_0x5bdcab816f30 .scope module, "u4" "parity_gen" 3 43, 7 3 0, S_0x5bdcab7eefa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "data_in";
    .port_info 1 /OUTPUT 1 "parity";
v0x5bdcab817110_0 .net "data_in", 9 0, v0x5bdcab817400_0;  alias, 1 drivers
v0x5bdcab817220_0 .net "parity", 0 0, L_0x5bdcab8182b0;  alias, 1 drivers
L_0x5bdcab8182b0 .reduce/xor v0x5bdcab817400_0;
    .scope S_0x5bdcab7f56e0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bdcab816060_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bdcab816120_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x5bdcab7f56e0;
T_1 ;
    %wait E_0x5bdcab7f2f30;
    %load/vec4 v0x5bdcab8161e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5bdcab816120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bdcab816060_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5bdcab816120_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5bdcab816120_0, 0;
    %load/vec4 v0x5bdcab816060_0;
    %inv;
    %assign/vec4 v0x5bdcab816060_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5bdcab816120_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5bdcab816120_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5bdcab816320;
T_2 ;
    %wait E_0x5bdcab7d3210;
    %load/vec4 v0x5bdcab816770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %load/vec4 v0x5bdcab816590_0;
    %store/vec4 v0x5bdcab816690_0, 0, 10;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0x5bdcab816590_0;
    %store/vec4 v0x5bdcab816690_0, 0, 10;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0x5bdcab816590_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5bdcab816690_0, 0, 10;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0x5bdcab816590_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5bdcab816690_0, 0, 10;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0x5bdcab816590_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5bdcab816690_0, 0, 10;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0x5bdcab816590_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5bdcab816690_0, 0, 10;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x5bdcab816590_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5bdcab816690_0, 0, 10;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x5bdcab816590_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5bdcab816690_0, 0, 10;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x5bdcab816590_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5bdcab816690_0, 0, 10;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5bdcab8168e0;
T_3 ;
    %wait E_0x5bdcab7e0a60;
    %load/vec4 v0x5bdcab816de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1023, 0, 10;
    %assign/vec4 v0x5bdcab816d20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5bdcab816d20_0;
    %parti/s 9, 0, 2;
    %load/vec4 v0x5bdcab816d20_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x5bdcab816d20_0;
    %parti/s 1, 6, 4;
    %xor;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5bdcab816d20_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5bdcab7eefa0;
T_4 ;
    %wait E_0x5bdcab7f2a80;
    %load/vec4 v0x5bdcab817ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5bdcab817400_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5bdcab8175d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5bdcab817320_0;
    %assign/vec4 v0x5bdcab817400_0, 0;
    %load/vec4 v0x5bdcab817510_0;
    %assign/vec4 v0x5bdcab8175d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5bdcab7eefa0;
T_5 ;
    %wait E_0x5bdcab7f33a0;
    %load/vec4 v0x5bdcab8175d0_0;
    %cmpi/u 51, 0, 9;
    %jmp/0xz  T_5.0, 5;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0x5bdcab8177f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bdcab8179f0_0, 0, 11;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5bdcab8175d0_0;
    %cmpi/u 100, 0, 9;
    %jmp/0xz  T_5.2, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5bdcab817c70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bdcab8179f0_0, 0, 11;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5bdcab8175d0_0;
    %cmpi/u 128, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_5.4, 5;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0x5bdcab817ad0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bdcab8179f0_0, 0, 11;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5bdcab817890_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bdcab8179f0_0, 0, 11;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5bdcab7eefa0;
T_6 ;
    %wait E_0x5bdcab7f2a80;
    %load/vec4 v0x5bdcab817ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5bdcab817930_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5bdcab8179f0_0;
    %assign/vec4 v0x5bdcab817930_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5bdcab7eee10;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bdcab817f80_0, 0, 1;
T_7.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5bdcab817f80_0;
    %inv;
    %store/vec4 v0x5bdcab817f80_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0x5bdcab7eee10;
T_8 ;
    %vpi_call 2 31 "$display", $time, " ===== Testbench Start ===== " {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bdcab818120_0, 0, 1;
    %pushi/vec4 15, 0, 10;
    %store/vec4 v0x5bdcab817dd0_0, 0, 10;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5bdcab817eb0_0, 0, 9;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bdcab818120_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bdcab818120_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 9;
    %store/vec4 v0x5bdcab817eb0_0, 0, 9;
    %end;
    .thread T_8;
    .scope S_0x5bdcab7eee10;
T_9 ;
    %vpi_call 2 51 "$dumpfile", "testbench_clk_rtl.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5bdcab7eee10 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5bdcab7eee10;
T_10 ;
    %vpi_call 2 57 "$monitor", "Time=%0t | clk=%b rst=%b | A=%d C=%d | out=%d", $time, v0x5bdcab817f80_0, v0x5bdcab818120_0, v0x5bdcab817dd0_0, v0x5bdcab817eb0_0, v0x5bdcab818050_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5bdcab7eee10;
T_11 ;
    %delay 500000, 0;
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "testbench_clk_rtl.v";
    "rtl_topmodule.v";
    "clk_divider.v";
    "barrel_shifter.v";
    "lfsr.v";
    "parity_gen.v";
