ARM GAS  /tmp/ccgNvlLN.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"xpd_usart.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.USART_prvDmaTransmitRedirect,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	USART_prvDmaTransmitRedirect:
  27              	.LVL0:
  28              	.LFB168:
  29              		.file 1 "STM32_XPD/STM32H7_XPD/src/xpd_usart.c"
   1:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
   2:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****   ******************************************************************************
   3:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****   * @file    xpd_usart.c
   4:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****   * @author  Benedek Kupper
   5:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****   * @version 0.2
   6:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****   * @date    2018-01-28
   7:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****   * @brief   STM32 eXtensible Peripheral Drivers USART Module
   8:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****   *
   9:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****   * Copyright (c) 2018 Benedek Kupper
  10:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****   *
  11:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****   * Licensed under the Apache License, Version 2.0 (the "License");
  12:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****   * you may not use this file except in compliance with the License.
  13:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****   * You may obtain a copy of the License at
  14:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****   *
  15:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****   *     http://www.apache.org/licenses/LICENSE-2.0
  16:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****   *
  17:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****   * Unless required by applicable law or agreed to in writing, software
  18:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****   * distributed under the License is distributed on an "AS IS" BASIS,
  19:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  20:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****   * See the License for the specific language governing permissions and
  21:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****   * limitations under the License.
  22:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****   */
  23:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
  24:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #include <xpd_usart.h>
  25:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #include <xpd_utils.h>
  26:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
  27:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @addtogroup USART
  28:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @{ */
  29:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
ARM GAS  /tmp/ccgNvlLN.s 			page 2


  30:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @addtogroup USART_Common
  31:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @{ */
  32:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
  33:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /* clock is enabled */
  34:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #define USART_SYNCHRONOUS_MODE(HANDLE) (USART_REG_BIT(HANDLE, CR2, CLKEN) != 0)
  35:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
  36:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /* half-duplex */
  37:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #define USART_HALF_DUPLEX_MODE(HANDLE) (USART_REG_BIT(HANDLE, CR3, HDSEL) != 0)
  38:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
  39:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #define USART_APPLY_CONFIG(HANDLE, REG, MASK, CONFIG)                               \
  40:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     do{ uint32_t ulCR1 = (HANDLE)->Inst->CR1.w; uint32_t uartEn = ulCR1 & USART_CR1_UE; \
  41:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (uartEn != 0) { pxUSART->Inst->CR1.w = ulCR1 & ~USART_CR1_UE; }                 \
  42:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     MODIFY_REG((HANDLE)->Inst->REG.w, (MASK), (CONFIG));                            \
  43:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1.w |= uartEn;} while (0)
  44:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
  45:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #if defined(__XPD_USART_ERROR_DETECT) || defined(__XPD_DMA_ERROR_DETECT)
  46:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #define USART_RESET_ERRORS(HANDLE)    ((HANDLE)->Errors = USART_ERROR_NONE)
  47:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #else
  48:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #define USART_RESET_ERRORS(HANDLE)    ((void)0)
  49:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
  50:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
  51:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #if (__USART_PERIPHERAL_VERSION > 1)
  52:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #define USART_STATR(HANDLE)         ((HANDLE)->Inst->ISR.w)
  53:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #define USART_STATF(FLAG_NAME)      (USART_ISR_##FLAG_NAME)
  54:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #define USART_RXDR(HANDLE)          ((HANDLE)->Inst->RDR)
  55:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #define USART_TXDR(HANDLE)          ((HANDLE)->Inst->TDR)
  56:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
  57:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #define USART_INVERSION_MASK        (USART_CR2_TXINV | USART_CR2_RXINV | USART_CR2_DATAINV | USART_
  58:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #define USART_BAUDRATEMODE_MASK     (USART_CR2_ABREN | USART_CR2_ABRMODE)
  59:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #else
  60:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #define USART_STATR(HANDLE)         ((HANDLE)->Inst->SR.w)
  61:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #define USART_STATF(FLAG_NAME)      (USART_SR_##FLAG_NAME)
  62:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #define USART_RXDR(HANDLE)          ((HANDLE)->Inst->DR)
  63:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #define USART_TXDR(HANDLE)          ((HANDLE)->Inst->DR)
  64:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
  65:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #define USART_INVERSION_MASK        0
  66:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #define USART_BAUDRATEMODE_MASK     0
  67:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
  68:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
  69:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef __XPD_DMA_ERROR_DETECT
  70:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** static void USART_prvDmaErrorRedirect(void *pxDMA)
  71:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
  72:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_HandleType * pxUSART = (USART_HandleType*) ((DMA_HandleType*) pxDMA)->Owner;
  73:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
  74:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Errors |= USART_ERROR_DMA;
  75:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
  76:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_SAFE_CALLBACK(pxUSART->Callbacks.Error, pxUSART);
  77:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
  78:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
  79:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
  80:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** static void USART_prvDmaTransmitRedirect(void *pxDMA)
  81:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
  30              		.loc 1 81 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
ARM GAS  /tmp/ccgNvlLN.s 			page 3


  82:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_HandleType * pxUSART = (USART_HandleType*) ((DMA_HandleType*) pxDMA)->Owner;
  35              		.loc 1 82 5 view .LVU1
  83:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
  84:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* DMA normal mode */
  85:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (DMA_eCircularMode((DMA_HandleType*)pxDMA) == 0)
  36              		.loc 1 85 9 is_stmt 0 view .LVU2
  37 0000 0368     		ldr	r3, [r0]
  82:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_HandleType * pxUSART = (USART_HandleType*) ((DMA_HandleType*) pxDMA)->Owner;
  38              		.loc 1 82 24 view .LVU3
  39 0002 4069     		ldr	r0, [r0, #20]
  40              	.LVL1:
  41              		.loc 1 85 5 is_stmt 1 view .LVU4
  42              	.LBB27:
  43              	.LBI27:
  44              		.file 2 "STM32_XPD/STM32H7_XPD/inc/xpd_dma.h"
   1:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /**
   2:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   ******************************************************************************
   3:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   * @file    xpd_dma.h
   4:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   * @author  Benedek Kupper
   5:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   * @version 0.2
   6:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   * @date    2018-01-28
   7:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   * @brief   STM32 eXtensible Peripheral Drivers DMA Module
   8:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   *
   9:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   * Copyright (c) 2018 Benedek Kupper
  10:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   *
  11:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   * Licensed under the Apache License, Version 2.0 (the "License");
  12:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   * you may not use this file except in compliance with the License.
  13:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   * You may obtain a copy of the License at
  14:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   *
  15:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   *     http://www.apache.org/licenses/LICENSE-2.0
  16:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   *
  17:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   * Unless required by applicable law or agreed to in writing, software
  18:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   * distributed under the License is distributed on an "AS IS" BASIS,
  19:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  20:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   * See the License for the specific language governing permissions and
  21:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   * limitations under the License.
  22:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   */
  23:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #ifndef __XPD_DMA_H_
  24:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #define __XPD_DMA_H_
  25:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
  26:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #ifdef __cplusplus
  27:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** extern "C"
  28:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** {
  29:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #endif
  30:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
  31:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #include <xpd_common.h>
  32:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
  33:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /** @defgroup DMA
  34:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @{ */
  35:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
  36:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /** @defgroup DMA_Exported_Types DMA Exported Types
  37:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @{ */
  38:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
  39:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /** @brief DMA transfer direction types */
  40:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** typedef enum
  41:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** {
  42:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_PERIPH2MEMORY = 0, /*!< Data is transferred from peripheral to memory */
ARM GAS  /tmp/ccgNvlLN.s 			page 4


  43:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_MEMORY2PERIPH = 1, /*!< Data is transferred from memory to peripheral */
  44:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_MEMORY2MEMORY = 2  /*!< Data is transferred from memory to memory
  45:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****                                 @note Must use normal mode with FIFO for this direction */
  46:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** }DMA_DirectionType;
  47:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
  48:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /** @brief DMA data alignment types */
  49:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** typedef enum
  50:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** {
  51:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_ALIGN_BYTE     = 0, /*!< Data is byte aligned */
  52:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_ALIGN_HALFWORD = 1, /*!< Data is half word aligned */
  53:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_ALIGN_WORD     = 2  /*!< Data is word aligned */
  54:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** }DMA_AlignmentType;
  55:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
  56:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /** @brief DMA transfer mode types */
  57:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** typedef enum
  58:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** {
  59:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_MODE_NORMAL    = 0, /*!< Normal DMA transfer */
  60:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_MODE_CIRCULAR  = 1, /*!< Circular DMA transfer */
  61:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_MODE_PERIPH_FC = 4, /*!< DMA transfer with peripheral flow control (completion is indicated
  62:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_MODE_DBUFFER   = 3, /*!< Double-buffered DMA transfer (which is inherently circular) */
  63:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** }DMA_ModeType;
  64:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
  65:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /** @brief DMA FIFO burst mode types */
  66:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** typedef enum
  67:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** {
  68:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_BURST_SINGLE = 0, /*!< FIFOs use single transfer */
  69:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_BURST_INC4   = 1, /*!< FIFOs transfer 4 data items in one burst */
  70:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_BURST_INC8   = 2, /*!< FIFOs transfer 8 data items in one burst */
  71:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_BURST_INC16  = 3  /*!< FIFOs transfer 16 data items in one burst */
  72:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** }DMA_BurstType;
  73:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
  74:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /** @brief DMA transfer error types */
  75:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** typedef enum
  76:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** {
  77:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_ERROR_NONE     = 0,  /*!< No error             */
  78:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_ERROR_TRANSFER = 1,  /*!< Transfer error       */
  79:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_ERROR_FIFO     = 2,  /*!< FIFO error           */
  80:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_ERROR_DIRECTM  = 4,  /*!< Direct Mode error    */
  81:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** }DMA_ErrorType;
  82:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
  83:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /** @brief DMA operation types */
  84:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** typedef enum
  85:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** {
  86:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_OPERATION_TRANSFER     = 0, /*!< DMA transfer operation */
  87:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_OPERATION_HALFTRANSFER = 1  /*!< DMA half transfer operation */
  88:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** }DMA_OperationType;
  89:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
  90:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /** @brief DMA channel setup structure */
  91:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** typedef union
  92:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** {
  93:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     struct {
  94:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     uint32_t : 3;
  95:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_ModeType      Mode : 3;            /*!< DMA operating mode */
  96:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_DirectionType Direction : 2;       /*!< DMA channel direction */
  97:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     uint32_t : 1;
  98:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     FunctionalState   PeriphInc : 1;       /*!< The peripheral address is incremented after each tr
  99:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     FunctionalState   MemoryInc : 1;       /*!< The memory is incremented after each transfer */
ARM GAS  /tmp/ccgNvlLN.s 			page 5


 100:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_AlignmentType PeriphDataAlign : 2; /*!< The peripheral data width */
 101:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_AlignmentType MemoryDataAlign : 2; /*!< The memory data width */
 102:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     FunctionalState   PeriphWordInc : 1;   /*!< When enabled with @ref DMA_InitType::PeriphInc,
 103:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****                                                 the peripheral address is incremented by 32 bits
 104:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****                                                 (instead of what's dictated by @ref DMA_InitType::P
 105:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     LevelType         Priority : 2;        /*!< DMA bus arbitration priority level */
 106:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     uint32_t : 3;
 107:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_BurstType     PeriphBurst : 2;     /*!< The peripheral burst size (forced to 0 when FIFO is
 108:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_BurstType     MemoryBurst : 2;     /*!< The memory burst size (forced to 0 when FIFO isn't 
 109:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     uint32_t          Channel : 3;         /*!< Channel selection for the DMA stream [0 .. 7] */
 110:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     uint32_t : 1;
 111:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     uint32_t          FifoThreshold : 3;   /*!< The number of FIFO quarters to fill before transfer
 112:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****                                                 (set to 0 to disable the FIFO) */
 113:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     };
 114:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     uint32_t w;
 115:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** }DMA_InitType;
 116:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 117:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /** @brief DMA stream handle structure */
 118:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** typedef struct
 119:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** {
 120:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_Stream_TypeDef * Inst;                /*!< The address of the peripheral instance used by t
 121:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #ifdef DMA_Stream_BB
 122:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_Stream_BitBand_TypeDef * Inst_BB;     /*!< The address of the peripheral instance in the bi
 123:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #endif
 124:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_TypeDef * Base;                       /*!< [Internal] The address of the master DMA used by
 125:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     uint8_t StreamOffset;                     /*!< [Internal] The offset of the stream in the maste
 126:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     struct {
 127:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****         XPD_HandleCallbackType Complete;      /*!< DMA transfer complete callback */
 128:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****         XPD_HandleCallbackType HalfComplete;  /*!< DMA transfer half complete callback */
 129:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #ifdef __XPD_DMA_ERROR_DETECT
 130:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****         XPD_HandleCallbackType Error;         /*!< DMA transfer error callback */
 131:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #endif
 132:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     } Callbacks;                              /*   Handle Callbacks */
 133:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     void * Owner;                             /*!< [Internal] The pointer of the peripheral handle 
 134:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #ifdef __XPD_DMA_ERROR_DETECT
 135:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     volatile DMA_ErrorType Errors;            /*!< Transfer errors */
 136:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #endif
 137:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** }DMA_HandleType;
 138:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 139:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /** @} */
 140:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 141:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /** @defgroup DMA_Exported_Macros DMA Exported Macros
 142:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @{ */
 143:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 144:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #ifdef DMA_Stream_BB
 145:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /**
 146:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @brief DMA Instance to handle binder macro
 147:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param HANDLE: specifies the peripheral handle.
 148:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param INSTANCE: specifies the DMA peripheral instance.
 149:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  */
 150:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #define         DMA_INST2HANDLE(HANDLE, INSTANCE)           \
 151:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     ((HANDLE)->Inst    = (INSTANCE),                        \
 152:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****      (HANDLE)->Inst_BB = DMA_Stream_BB(INSTANCE))
 153:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 154:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /**
 155:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @brief DMA register bit accessing macro
 156:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param HANDLE: specifies the peripheral handle.
ARM GAS  /tmp/ccgNvlLN.s 			page 6


 157:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param REG_NAME: specifies the register name.
 158:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param BIT_NAME: specifies the register bit name.
 159:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  */
 160:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #define         DMA_REG_BIT(HANDLE, REG_NAME, BIT_NAME)     \
 161:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     ((HANDLE)->Inst_BB->REG_NAME.BIT_NAME)
 162:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 163:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #else
 164:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /**
 165:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @brief DMA Instance to handle binder macro
 166:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param HANDLE: specifies the peripheral handle.
 167:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param INSTANCE: specifies the DMA peripheral instance.
 168:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  */
 169:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #define         DMA_INST2HANDLE(HANDLE, INSTANCE)           \
 170:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     ((HANDLE)->Inst    = (INSTANCE))
 171:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 172:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /**
 173:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @brief DMA register bit accessing macro
 174:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param HANDLE: specifies the peripheral handle.
 175:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param REG_NAME: specifies the register name.
 176:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param BIT_NAME: specifies the register bit name.
 177:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  */
 178:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #define         DMA_REG_BIT(HANDLE, REG_NAME, BIT_NAME)     \
 179:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     ((HANDLE)->Inst->REG_NAME.b.BIT_NAME)
 180:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 181:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #endif /* DMA_Stream_BB */
 182:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 183:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /**
 184:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @brief  Enable the specified DMA interrupt.
 185:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param  HANDLE: specifies the DMA Handle.
 186:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param  IT_NAME: specifies the interrupt to enable.
 187:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *         This parameter can be one of the following values:
 188:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg TC:      Transfer Complete Interrupt
 189:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg HT:      Half Transfer Complete Interrupt
 190:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg TE:      Transfer Error Interrupt
 191:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg DME:     Direct Mode Error Interrupt
 192:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg FE:      FIFO Error Interrupt
 193:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  */
 194:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #define         DMA_IT_ENABLE(HANDLE, IT_NAME)              \
 195:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     __XPD_DMA_ITConfig_##IT_NAME(HANDLE, 1)
 196:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 197:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /**
 198:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @brief  Disable the specified DMA interrupt.
 199:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param  HANDLE: specifies the DMA Handle.
 200:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param  IT_NAME: specifies the interrupt to enable.
 201:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *         This parameter can be one of the following values:
 202:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg TC:      Transfer Complete Interrupt
 203:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg HT:      Half Transfer Complete Interrupt
 204:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg TE:      Transfer Error Interrupt
 205:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg DME:     Direct Mode Error Interrupt
 206:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg FE:      FIFO Error Interrupt
 207:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  */
 208:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #define         DMA_IT_DISABLE(HANDLE, IT_NAME)             \
 209:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     __XPD_DMA_ITConfig_##IT_NAME(HANDLE, 0)
 210:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 211:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /**
 212:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @brief  Get the specified DMA flag.
 213:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param  HANDLE: specifies the DMA Handle.
ARM GAS  /tmp/ccgNvlLN.s 			page 7


 214:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param  FLAG_NAME: specifies the flag to return.
 215:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *         This parameter can be one of the following values:
 216:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg TC:      Transfer Complete
 217:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg HT:      Half Transfer Complete
 218:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg TE:      Transfer Error
 219:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg DME:     Direct Mode Error
 220:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg FE:      FIFO Error
 221:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  */
 222:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #define         DMA_FLAG_STATUS(HANDLE, FLAG_NAME)          \
 223:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     (((HANDLE)->Base->LISR.w >> (DMA_LISR_##FLAG_NAME##IF0_Pos \
 224:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****             + (uint32_t)((HANDLE)->StreamOffset))) & 1)
 225:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 226:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /**
 227:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @brief  Clear the specified DMA flag.
 228:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param  HANDLE: specifies the DMA Handle.
 229:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param  FLAG_NAME: specifies the flag to clear.
 230:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *         This parameter can be one of the following values:
 231:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg TC:      Transfer Complete
 232:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg HT:      Half Transfer Complete
 233:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg TE:      Transfer Error
 234:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg DME:     Direct Mode Error
 235:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg FE:      FIFO Error
 236:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  */
 237:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #define         DMA_FLAG_CLEAR(HANDLE, FLAG_NAME)           \
 238:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     ((HANDLE)->Base->LIFCR.w = (DMA_LIFCR_C##FLAG_NAME##IF0 \
 239:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****             << (uint32_t)((HANDLE)->StreamOffset)))
 240:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 241:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #define         __XPD_DMA_ITConfig_TC(HANDLE,VALUE)         \
 242:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     (DMA_REG_BIT((HANDLE),CR,TCIE) = (VALUE))
 243:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #define         __XPD_DMA_ITConfig_TE(HANDLE,VALUE)         \
 244:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     (DMA_REG_BIT((HANDLE),CR,TEIE) = (VALUE))
 245:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #define         __XPD_DMA_ITConfig_HT(HANDLE,VALUE)         \
 246:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     (DMA_REG_BIT((HANDLE),CR,HTIE) = (VALUE))
 247:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #define         __XPD_DMA_ITConfig_DME(HANDLE,VALUE)        \
 248:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     (DMA_REG_BIT((HANDLE),CR,DMEIE) = (VALUE))
 249:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #define         __XPD_DMA_ITConfig_FE(HANDLE,VALUE)         \
 250:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     (DMA_REG_BIT((HANDLE),FCR,FEIE) = (VALUE))
 251:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 252:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /** @} */
 253:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 254:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /** @addtogroup DMA_Exported_Functions
 255:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @{ */
 256:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** void            DMA_vInit           (DMA_HandleType * pxDMA, const DMA_InitType * pxConfig);
 257:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** void            DMA_vDeinit         (DMA_HandleType * pxDMA);
 258:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 259:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** XPD_ReturnType  DMA_eStart          (DMA_HandleType * pxDMA, void * pvPeriphAddress,
 260:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****                                      void * pvMemAddress, uint16_t usDataCount);
 261:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** XPD_ReturnType  DMA_eStart_IT       (DMA_HandleType * pxDMA, void * pvPeriphAddress,
 262:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****                                      void * pvMemAddress, uint16_t usDataCount);
 263:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** void            DMA_vStop           (DMA_HandleType * pxDMA);
 264:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** void            DMA_vStop_IT        (DMA_HandleType * pxDMA);
 265:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 266:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** uint16_t        DMA_usGetStatus     (DMA_HandleType * pxDMA);
 267:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** XPD_ReturnType  DMA_ePollStatus     (DMA_HandleType * pxDMA, DMA_OperationType eOperation,
 268:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****                                      uint32_t ulTimeout);
 269:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 270:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** void            DMA_vIRQHandler     (DMA_HandleType * pxDMA);
ARM GAS  /tmp/ccgNvlLN.s 			page 8


 271:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 272:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** uint32_t        DMA_ulActiveMemory  (DMA_HandleType * pxDMA);
 273:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** void            DMA_vSetSwapMemory  (DMA_HandleType * pxDMA, void * pvAddress);
 274:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 275:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /**
 276:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @brief  Provides the circular mode of DMA stream.
 277:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param  HANDLE: specifies the DMA Handle.
 278:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  */
 279:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** __STATIC_INLINE bool DMA_eCircularMode(DMA_HandleType * pxDMA)
  45              		.loc 2 279 22 view .LVU5
  46              	.LBB28:
 280:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** {
 281:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   return pxDMA->Inst->CR & DMA_SxCR_CIRC;
  47              		.loc 2 281 3 view .LVU6
  48              		.loc 2 281 21 is_stmt 0 view .LVU7
  49 0004 1B68     		ldr	r3, [r3]
  50 0006 0268     		ldr	r2, [r0]
  51              	.LBE28:
  52              	.LBE27:
  53              		.loc 1 85 8 view .LVU8
  54 0008 13F48073 		ands	r3, r3, #256
  55 000c 14D1     		bne	.L8
  86:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
  87:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* Disable Tx DMA Request */
  88:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->CR3 &= ~USART_CR3_DMAT;
  56              		.loc 1 88 9 is_stmt 1 view .LVU9
  89:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
  90:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* Update stream status */
  91:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->TxStream.buffer += pxUSART->TxStream.length * pxUSART->TxStream.size;
  57              		.loc 1 91 54 is_stmt 0 view .LVU10
  58 000e 818E     		ldrh	r1, [r0, #52]
  81:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_HandleType * pxUSART = (USART_HandleType*) ((DMA_HandleType*) pxDMA)->Owner;
  59              		.loc 1 81 1 view .LVU11
  60 0010 70B4     		push	{r4, r5, r6}
  61              	.LCFI0:
  62              		.cfi_def_cfa_offset 12
  63              		.cfi_offset 4, -12
  64              		.cfi_offset 5, -8
  65              		.cfi_offset 6, -4
  88:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
  66              		.loc 1 88 28 view .LVU12
  67 0012 9468     		ldr	r4, [r2, #8]
  68              		.loc 1 91 34 view .LVU13
  69 0014 056B     		ldr	r5, [r0, #48]
  88:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
  70              		.loc 1 88 28 view .LVU14
  71 0016 24F08004 		bic	r4, r4, #128
  72              		.loc 1 91 81 view .LVU15
  73 001a C68E     		ldrh	r6, [r0, #54]
  88:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
  74              		.loc 1 88 28 view .LVU16
  75 001c 9460     		str	r4, [r2, #8]
  76              		.loc 1 91 9 is_stmt 1 view .LVU17
  92:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->TxStream.length = 0;
  77              		.loc 1 92 34 is_stmt 0 view .LVU18
  78 001e 8386     		strh	r3, [r0, #52]	@ movhi
  93:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
ARM GAS  /tmp/ccgNvlLN.s 			page 9


  94:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
  95:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* If the completion of the character sending isn't waited for,
  96:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****      * provide callback now */
  97:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if ((pxUSART->Inst->CR1 & USART_CR1_TCIE) == 0)
  79              		.loc 1 97 23 view .LVU19
  80 0020 1368     		ldr	r3, [r2]
  91:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->TxStream.length = 0;
  81              		.loc 1 91 34 view .LVU20
  82 0022 06FB0151 		mla	r1, r6, r1, r5
  83              		.loc 1 97 8 view .LVU21
  84 0026 5A06     		lsls	r2, r3, #25
  91:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->TxStream.length = 0;
  85              		.loc 1 91 34 view .LVU22
  86 0028 0163     		str	r1, [r0, #48]
  92:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->TxStream.length = 0;
  87              		.loc 1 92 9 is_stmt 1 view .LVU23
  88              		.loc 1 97 5 view .LVU24
  89              		.loc 1 97 8 is_stmt 0 view .LVU25
  90 002a 03D4     		bmi	.L1
  98:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
  99:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         XPD_SAFE_CALLBACK(pxUSART->Callbacks.Transmit, pxUSART);
  91              		.loc 1 99 9 is_stmt 1 view .LVU26
  92              		.loc 1 99 9 view .LVU27
  93 002c C368     		ldr	r3, [r0, #12]
  94 002e 0BB1     		cbz	r3, .L1
  95              		.loc 1 99 9 discriminator 1 view .LVU28
 100:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 101:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
  96              		.loc 1 101 1 is_stmt 0 discriminator 1 view .LVU29
  97 0030 70BC     		pop	{r4, r5, r6}
  98              	.LCFI1:
  99              		.cfi_remember_state
 100              		.cfi_restore 6
 101              		.cfi_restore 5
 102              		.cfi_restore 4
 103              		.cfi_def_cfa_offset 0
  99:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 104              		.loc 1 99 9 discriminator 1 view .LVU30
 105 0032 1847     		bx	r3	@ indirect register sibling call
 106              	.LVL2:
 107              	.L1:
 108              	.LCFI2:
 109              		.cfi_restore_state
 110              		.loc 1 101 1 view .LVU31
 111 0034 70BC     		pop	{r4, r5, r6}
 112              	.LCFI3:
 113              		.cfi_restore 6
 114              		.cfi_restore 5
 115              		.cfi_restore 4
 116              		.cfi_def_cfa_offset 0
 117 0036 7047     		bx	lr
 118              	.L8:
  97:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 119              		.loc 1 97 5 is_stmt 1 view .LVU32
  97:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 120              		.loc 1 97 23 is_stmt 0 view .LVU33
 121 0038 1368     		ldr	r3, [r2]
ARM GAS  /tmp/ccgNvlLN.s 			page 10


  97:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 122              		.loc 1 97 8 view .LVU34
 123 003a 5B06     		lsls	r3, r3, #25
 124 003c 02D4     		bmi	.L10
  99:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 125              		.loc 1 99 9 is_stmt 1 view .LVU35
  99:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 126              		.loc 1 99 9 view .LVU36
 127 003e C368     		ldr	r3, [r0, #12]
 128 0040 03B1     		cbz	r3, .L10
  99:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 129              		.loc 1 99 9 view .LVU37
 130 0042 1847     		bx	r3	@ indirect register sibling call
 131              	.LVL3:
 132              	.L10:
  99:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 133              		.loc 1 99 9 is_stmt 0 view .LVU38
 134 0044 7047     		bx	lr
 135              		.cfi_endproc
 136              	.LFE168:
 138 0046 00BF     		.section	.text.USART_prvDmaReceiveRedirect,"ax",%progbits
 139              		.align	1
 140              		.p2align 2,,3
 141              		.syntax unified
 142              		.thumb
 143              		.thumb_func
 144              		.fpu fpv4-sp-d16
 146              	USART_prvDmaReceiveRedirect:
 147              	.LVL4:
 148              	.LFB169:
 102:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 103:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** static void USART_prvDmaReceiveRedirect(void *pxDMA)
 104:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 149              		.loc 1 104 1 is_stmt 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 0
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153              		@ link register save eliminated.
 105:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_HandleType * pxUSART = (USART_HandleType*) ((DMA_HandleType*) pxDMA)->Owner;
 154              		.loc 1 105 5 view .LVU40
 106:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 107:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* DMA normal mode */
 108:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (DMA_eCircularMode((DMA_HandleType*)pxDMA) == 0)
 155              		.loc 1 108 9 is_stmt 0 view .LVU41
 156 0000 0368     		ldr	r3, [r0]
 105:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_HandleType * pxUSART = (USART_HandleType*) ((DMA_HandleType*) pxDMA)->Owner;
 157              		.loc 1 105 24 view .LVU42
 158 0002 4069     		ldr	r0, [r0, #20]
 159              	.LVL5:
 160              		.loc 1 108 5 is_stmt 1 view .LVU43
 161              	.LBB29:
 162              	.LBI29:
 279:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** {
 163              		.loc 2 279 22 view .LVU44
 164              	.LBB30:
 165              		.loc 2 281 3 view .LVU45
 166              		.loc 2 281 21 is_stmt 0 view .LVU46
ARM GAS  /tmp/ccgNvlLN.s 			page 11


 167 0004 1B68     		ldr	r3, [r3]
 168              	.LBE30:
 169              	.LBE29:
 170              		.loc 1 108 8 view .LVU47
 171 0006 13F48073 		ands	r3, r3, #256
 172 000a 10D1     		bne	.L19
 109:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 110:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* Disable Rx DMA Request */
 111:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->CR3 &= ~USART_CR3_DMAR;
 173              		.loc 1 111 9 is_stmt 1 view .LVU48
 112:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 113:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* Update stream status */
 114:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->RxStream.buffer += pxUSART->RxStream.length * pxUSART->RxStream.size;
 174              		.loc 1 114 54 is_stmt 0 view .LVU49
 175 000c 828D     		ldrh	r2, [r0, #44]
 104:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_HandleType * pxUSART = (USART_HandleType*) ((DMA_HandleType*) pxDMA)->Owner;
 176              		.loc 1 104 1 view .LVU50
 177 000e 70B4     		push	{r4, r5, r6}
 178              	.LCFI4:
 179              		.cfi_def_cfa_offset 12
 180              		.cfi_offset 4, -12
 181              		.cfi_offset 5, -8
 182              		.cfi_offset 6, -4
 111:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 183              		.loc 1 111 16 view .LVU51
 184 0010 0468     		ldr	r4, [r0]
 185              		.loc 1 114 34 view .LVU52
 186 0012 856A     		ldr	r5, [r0, #40]
 111:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 187              		.loc 1 111 28 view .LVU53
 188 0014 A168     		ldr	r1, [r4, #8]
 189              		.loc 1 114 81 view .LVU54
 190 0016 C68D     		ldrh	r6, [r0, #46]
 111:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 191              		.loc 1 111 28 view .LVU55
 192 0018 21F04001 		bic	r1, r1, #64
 193              		.loc 1 114 34 view .LVU56
 194 001c 06FB0252 		mla	r2, r6, r2, r5
 111:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 195              		.loc 1 111 28 view .LVU57
 196 0020 A160     		str	r1, [r4, #8]
 197              		.loc 1 114 9 is_stmt 1 view .LVU58
 115:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->RxStream.length = 0;
 198              		.loc 1 115 34 is_stmt 0 view .LVU59
 199 0022 8385     		strh	r3, [r0, #44]	@ movhi
 116:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 117:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_SAFE_CALLBACK(pxUSART->Callbacks.Receive, pxUSART);
 200              		.loc 1 117 5 view .LVU60
 201 0024 0369     		ldr	r3, [r0, #16]
 114:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->RxStream.length = 0;
 202              		.loc 1 114 34 view .LVU61
 203 0026 8262     		str	r2, [r0, #40]
 115:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->RxStream.length = 0;
 204              		.loc 1 115 9 is_stmt 1 view .LVU62
 205              		.loc 1 117 5 view .LVU63
 206              		.loc 1 117 5 view .LVU64
 207 0028 23B1     		cbz	r3, .L15
ARM GAS  /tmp/ccgNvlLN.s 			page 12


 208              		.loc 1 117 5 discriminator 1 view .LVU65
 118:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 209              		.loc 1 118 1 is_stmt 0 discriminator 1 view .LVU66
 210 002a 70BC     		pop	{r4, r5, r6}
 211              	.LCFI5:
 212              		.cfi_restore 6
 213              		.cfi_restore 5
 214              		.cfi_restore 4
 215              		.cfi_def_cfa_offset 0
 117:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 216              		.loc 1 117 5 discriminator 1 view .LVU67
 217 002c 1847     		bx	r3	@ indirect register sibling call
 218              	.LVL6:
 219              	.L19:
 117:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 220              		.loc 1 117 5 is_stmt 1 view .LVU68
 117:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 221              		.loc 1 117 5 view .LVU69
 222 002e 0369     		ldr	r3, [r0, #16]
 223 0030 13B1     		cbz	r3, .L21
 117:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 224              		.loc 1 117 5 view .LVU70
 225 0032 1847     		bx	r3	@ indirect register sibling call
 226              	.LVL7:
 227              	.L15:
 228              	.LCFI6:
 229              		.cfi_def_cfa_offset 12
 230              		.cfi_offset 4, -12
 231              		.cfi_offset 5, -8
 232              		.cfi_offset 6, -4
 233              		.loc 1 118 1 is_stmt 0 view .LVU71
 234 0034 70BC     		pop	{r4, r5, r6}
 235              	.LCFI7:
 236              		.cfi_restore 6
 237              		.cfi_restore 5
 238              		.cfi_restore 4
 239              		.cfi_def_cfa_offset 0
 240 0036 7047     		bx	lr
 241              	.L21:
 242              		.loc 1 118 1 view .LVU72
 243 0038 7047     		bx	lr
 244              		.cfi_endproc
 245              	.LFE169:
 247 003a 00BF     		.section	.text.USART_prvPreinit,"ax",%progbits
 248              		.align	1
 249              		.p2align 2,,3
 250              		.syntax unified
 251              		.thumb
 252              		.thumb_func
 253              		.fpu fpv4-sp-d16
 255              	USART_prvPreinit:
 256              	.LVL8:
 257              	.LFB174:
 119:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 120:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /* Calculates and configures the baudrate */
 121:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** static void USART_prvSetBaudrate(USART_HandleType * pxUSART, uint32_t ulBaudrate)
 122:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
ARM GAS  /tmp/ccgNvlLN.s 			page 13


 123:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #if (__USART_PERIPHERAL_VERSION > 1)
 124:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if ((pxUSART->Inst->CR1 & USART_CR1_OVER8) == 0)
 125:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (USART_ulClockFreq_Hz(pxUSART) + (ulBaudrate / 2)) / ulBaudrate;
 127:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 128:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     else
 129:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         uint32_t ulTmp = ((USART_ulClockFreq_Hz(pxUSART) * 2) + (ulBaudrate / 2)) / ulBaudrate;
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 132:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 133:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #else
 134:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulOver8   = USART_REG_BIT(pxUSART, CR1, OVER8);
 135:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulDiv     = USART_ulClockFreq_Hz(pxUSART) * 25 / ((4 >> ulOver8) * ulBaudrate);
 136:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulDivMant = ulDiv / 100;
 137:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulDivFraq = ((ulDiv - (ulDivMant * 100)) * (16 >> ulOver8) + 50) / 100;
 138:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 139:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* Mantissa is filled with the USARTDIV integer part + fractional overflow */
 140:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->BRR = ((ulDivMant + (ulDivFraw >> (4 - ulOver8))) << USART_BRR_DIV_MANTISSA_Pos)
 141:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
 142:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 143:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 144:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /* Enables the USART peripheral */
 145:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** __STATIC_INLINE void USART_prvEnable(USART_HandleType * pxUSART)
 146:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 147:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 |= USART_CR1_UE;
 148:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 149:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 150:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /* Disables the USART peripheral */
 151:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** __STATIC_INLINE void USART_prvDisable(USART_HandleType * pxUSART)
 152:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 153:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 &= ~USART_CR1_UE;
 154:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 155:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 156:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef IS_UART_WAKEUP_FROMSTOP_INSTANCE
 157:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** static void USART_prvWaitIdle(USART_HandleType * pxUSART)
 158:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 159:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulTimeout = 1000;
 160:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulFlags = (USART_ISR_TEACK | USART_ISR_REACK) &
 161:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((pxUSART->Inst->CR1 & (USART_CR1_TE | USART_CR1_RE)) <<
 162:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                     (USART_ISR_TEACK_Pos - USART_CR1_TE_Pos));
 163:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 164:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     (void) XPD_eWaitForMatch(&pxUSART->Inst->ISR, ulFlags, ulFlags, &ulTimeout);
 165:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 166:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
 167:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 168:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** static void USART_prvPreinit(USART_HandleType * pxUSART, uint8_t ucDataSize, USART_ParityType ePari
 169:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 258              		.loc 1 169 1 is_stmt 1 view -0
 259              		.cfi_startproc
 260              		@ args = 0, pretend = 0, frame = 0
 261              		@ frame_needed = 0, uses_anonymous_args = 0
 170:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint8_t ucFrameSize = ucDataSize + ((eParity != USART_PARITY_NONE) ? 1 : 0);
 262              		.loc 1 170 5 view .LVU74
 263              		.loc 1 170 13 is_stmt 0 view .LVU75
 264 0000 002A     		cmp	r2, #0
 265 0002 18BF     		it	ne
 266 0004 0131     		addne	r1, r1, #1
ARM GAS  /tmp/ccgNvlLN.s 			page 14


 267              	.LVL9:
 169:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint8_t ucFrameSize = ucDataSize + ((eParity != USART_PARITY_NONE) ? 1 : 0);
 268              		.loc 1 169 1 view .LVU76
 269 0006 70B5     		push	{r4, r5, r6, lr}
 270              	.LCFI8:
 271              		.cfi_def_cfa_offset 16
 272              		.cfi_offset 4, -16
 273              		.cfi_offset 5, -12
 274              		.cfi_offset 6, -8
 275              		.cfi_offset 14, -4
 276              		.loc 1 170 76 view .LVU77
 277 0008 1546     		mov	r5, r2
 169:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint8_t ucFrameSize = ucDataSize + ((eParity != USART_PARITY_NONE) ? 1 : 0);
 278              		.loc 1 169 1 view .LVU78
 279 000a 0446     		mov	r4, r0
 171:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 172:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* enable clock */
 173:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     RCC_vClockEnable(pxUSART->CtrlPos);
 280              		.loc 1 173 5 view .LVU79
 281 000c 008F     		ldrh	r0, [r0, #56]
 282              	.LVL10:
 170:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 283              		.loc 1 170 13 view .LVU80
 284 000e CEB2     		uxtb	r6, r1
 285              	.LVL11:
 286              		.loc 1 173 5 is_stmt 1 view .LVU81
 287 0010 FFF7FEFF 		bl	RCC_vClockEnable
 288              	.LVL12:
 174:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 175:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 = (eParity << USART_CR1_PS_Pos) & (USART_CR1_PS | USART_CR1_PCE);
 289              		.loc 1 175 5 view .LVU82
 290              		.loc 1 175 12 is_stmt 0 view .LVU83
 291 0014 2368     		ldr	r3, [r4]
 292              		.loc 1 175 35 view .LVU84
 293 0016 6A02     		lsls	r2, r5, #9
 176:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 = 0;
 294              		.loc 1 176 24 view .LVU85
 295 0018 0021     		movs	r1, #0
 177:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 = 0;
 178:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 179:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* Dependencies initialization */
 180:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_SAFE_CALLBACK(pxUSART->Callbacks.DepInit, pxUSART);
 296              		.loc 1 180 5 view .LVU86
 297 001a 6568     		ldr	r5, [r4, #4]
 175:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 = 0;
 298              		.loc 1 175 56 view .LVU87
 299 001c 02F4C062 		and	r2, r2, #1536
 175:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 = 0;
 300              		.loc 1 175 24 view .LVU88
 301 0020 1A60     		str	r2, [r3]
 176:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 = 0;
 302              		.loc 1 176 5 is_stmt 1 view .LVU89
 176:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 = 0;
 303              		.loc 1 176 24 is_stmt 0 view .LVU90
 304 0022 5960     		str	r1, [r3, #4]
 177:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 = 0;
 305              		.loc 1 177 5 is_stmt 1 view .LVU91
ARM GAS  /tmp/ccgNvlLN.s 			page 15


 177:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 = 0;
 306              		.loc 1 177 24 is_stmt 0 view .LVU92
 307 0024 9960     		str	r1, [r3, #8]
 308              		.loc 1 180 5 is_stmt 1 view .LVU93
 309              		.loc 1 180 5 view .LVU94
 310 0026 15B1     		cbz	r5, .L25
 311              		.loc 1 180 5 discriminator 1 view .LVU95
 312 0028 2046     		mov	r0, r4
 313 002a A847     		blx	r5
 314              	.LVL13:
 315 002c 2368     		ldr	r3, [r4]
 316              	.L25:
 317              		.loc 1 180 5 discriminator 3 view .LVU96
 181:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 182:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef USART_CR1_M1
 183:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (ucFrameSize > 8) {
 318              		.loc 1 183 5 discriminator 3 view .LVU97
 319              		.loc 1 183 8 is_stmt 0 discriminator 3 view .LVU98
 320 002e 082E     		cmp	r6, #8
 321 0030 11D9     		bls	.L26
 184:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****       pxUSART->Inst->CR1 |= USART_CR1_M0;
 322              		.loc 1 184 7 is_stmt 1 view .LVU99
 323              		.loc 1 184 26 is_stmt 0 view .LVU100
 324 0032 1A68     		ldr	r2, [r3]
 325 0034 42F48052 		orr	r2, r2, #4096
 326 0038 1A60     		str	r2, [r3]
 185:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 186:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (ucFrameSize < 8) {
 327              		.loc 1 186 5 is_stmt 1 view .LVU101
 328              	.L27:
 187:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****       pxUSART->Inst->CR1 |= USART_CR1_M1;
 188:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 189:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #else
 190:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (ucFrameSize > 8) {
 191:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****       pxUSART->Inst->CR1 |= USART_CR1_M;
 192:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 193:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
 194:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 195:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* Set data transfer size */
 196:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     switch (pxUSART->Inst->CR1 & (USART_CR1_M | USART_CR1_PCE))
 329              		.loc 1 196 5 view .LVU102
 330              		.loc 1 196 26 is_stmt 0 view .LVU103
 331 003a 1968     		ldr	r1, [r3]
 197:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 198:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* data size = 9, no parity -> mask = 0x1FF */
 199:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef USART_CR1_M0
 200:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         case USART_CR1_M0:
 201:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #else
 202:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         case USART_CR1_M:
 203:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
 204:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             pxUSART->TxStream.size = pxUSART->RxStream.size = 2;
 205:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             break;
 206:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 207:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef USART_CR1_M1
 208:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* data size = 7 including parity -> mask = 0x3F */
 209:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         case USART_CR1_M1 | USART_CR1_PCE:
 210:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* data size = 8 including parity -> mask = 0x7F */
ARM GAS  /tmp/ccgNvlLN.s 			page 16


 211:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         case USART_CR1_M1:
 212:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
 213:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* data size = 8 including parity -> mask = 0x7F */
 214:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         case USART_CR1_PCE:
 215:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* data size = 8, or = 9 with parity -> mask = 0xFF */
 216:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         default:
 217:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             pxUSART->TxStream.size = pxUSART->RxStream.size = 1;
 218:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             break;
 219:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 220:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = pxUSART->RxStream.length = 0;
 332              		.loc 1 220 57 view .LVU104
 333 003c 0022     		movs	r2, #0
 196:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 334              		.loc 1 196 32 view .LVU105
 335 003e 094B     		ldr	r3, .L34
 336              		.loc 1 220 57 view .LVU106
 337 0040 A285     		strh	r2, [r4, #44]	@ movhi
 196:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 338              		.loc 1 196 32 view .LVU107
 339 0042 0B40     		ands	r3, r3, r1
 340              		.loc 1 220 30 view .LVU108
 341 0044 A286     		strh	r2, [r4, #52]	@ movhi
 217:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             break;
 342              		.loc 1 217 61 view .LVU109
 343 0046 B3F5805F 		cmp	r3, #4096
 344 004a 0CBF     		ite	eq
 345 004c 0223     		moveq	r3, #2
 346 004e 0123     		movne	r3, #1
 347 0050 E386     		strh	r3, [r4, #54]	@ movhi
 348 0052 E385     		strh	r3, [r4, #46]	@ movhi
 349              		.loc 1 220 5 is_stmt 1 view .LVU110
 221:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 350              		.loc 1 221 1 is_stmt 0 view .LVU111
 351 0054 70BD     		pop	{r4, r5, r6, pc}
 352              	.LVL14:
 353              	.L26:
 186:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****       pxUSART->Inst->CR1 |= USART_CR1_M1;
 354              		.loc 1 186 5 is_stmt 1 view .LVU112
 186:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****       pxUSART->Inst->CR1 |= USART_CR1_M1;
 355              		.loc 1 186 8 is_stmt 0 view .LVU113
 356 0056 F0D0     		beq	.L27
 187:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 357              		.loc 1 187 7 is_stmt 1 view .LVU114
 187:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 358              		.loc 1 187 26 is_stmt 0 view .LVU115
 359 0058 1A68     		ldr	r2, [r3]
 360 005a 42F08052 		orr	r2, r2, #268435456
 361 005e 1A60     		str	r2, [r3]
 362 0060 EBE7     		b	.L27
 363              	.L35:
 364 0062 00BF     		.align	2
 365              	.L34:
 366 0064 00140010 		.word	268440576
 367              		.cfi_endproc
 368              	.LFE174:
 370              		.section	.text.USART_vDeinit,"ax",%progbits
 371              		.align	1
ARM GAS  /tmp/ccgNvlLN.s 			page 17


 372              		.p2align 2,,3
 373              		.global	USART_vDeinit
 374              		.syntax unified
 375              		.thumb
 376              		.thumb_func
 377              		.fpu fpv4-sp-d16
 379              	USART_vDeinit:
 380              	.LVL15:
 381              	.LFB175:
 222:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 223:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @defgroup USART_Common_Exported_Functions USART Common Exported Functions
 224:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @{ */
 225:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 226:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
 227:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Restores the USART peripheral to its default inactive state
 228:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
 229:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @return ERROR if input is incorrect, OK if success
 230:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
 231:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** void USART_vDeinit(USART_HandleType * pxUSART)
 232:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 382              		.loc 1 232 1 is_stmt 1 view -0
 383              		.cfi_startproc
 384              		@ args = 0, pretend = 0, frame = 0
 385              		@ frame_needed = 0, uses_anonymous_args = 0
 233:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvDisable(pxUSART);
 386              		.loc 1 233 5 view .LVU117
 387 0000 0268     		ldr	r2, [r0]
 388              	.LBB31:
 389              	.LBI31:
 151:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 390              		.loc 1 151 22 view .LVU118
 391              	.LVL16:
 392              	.LBB32:
 153:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 393              		.loc 1 153 5 view .LVU119
 394              	.LBE32:
 395              	.LBE31:
 234:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 235:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* Deinitialize peripheral dependencies */
 236:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_SAFE_CALLBACK(pxUSART->Callbacks.DepDeinit, pxUSART);
 396              		.loc 1 236 5 is_stmt 0 view .LVU120
 397 0002 8168     		ldr	r1, [r0, #8]
 398              	.LBB35:
 399              	.LBB33:
 153:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 400              		.loc 1 153 24 view .LVU121
 401 0004 1368     		ldr	r3, [r2]
 402 0006 23F00103 		bic	r3, r3, #1
 403              	.LBE33:
 404              	.LBE35:
 232:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvDisable(pxUSART);
 405              		.loc 1 232 1 view .LVU122
 406 000a 10B5     		push	{r4, lr}
 407              	.LCFI9:
 408              		.cfi_def_cfa_offset 8
 409              		.cfi_offset 4, -8
 410              		.cfi_offset 14, -4
ARM GAS  /tmp/ccgNvlLN.s 			page 18


 232:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvDisable(pxUSART);
 411              		.loc 1 232 1 view .LVU123
 412 000c 0446     		mov	r4, r0
 413              	.LBB36:
 414              	.LBB34:
 153:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 415              		.loc 1 153 24 view .LVU124
 416 000e 1360     		str	r3, [r2]
 417              	.LBE34:
 418              	.LBE36:
 419              		.loc 1 236 5 is_stmt 1 view .LVU125
 420              		.loc 1 236 5 view .LVU126
 421 0010 01B1     		cbz	r1, .L37
 422              		.loc 1 236 5 discriminator 1 view .LVU127
 423 0012 8847     		blx	r1
 424              	.LVL17:
 425              	.L37:
 426              		.loc 1 236 5 discriminator 3 view .LVU128
 237:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 238:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* disable clock */
 239:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     RCC_vClockDisable(pxUSART->CtrlPos);
 427              		.loc 1 239 5 discriminator 3 view .LVU129
 428 0014 208F     		ldrh	r0, [r4, #56]
 240:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 429              		.loc 1 240 1 is_stmt 0 discriminator 3 view .LVU130
 430 0016 BDE81040 		pop	{r4, lr}
 431              	.LCFI10:
 432              		.cfi_restore 14
 433              		.cfi_restore 4
 434              		.cfi_def_cfa_offset 0
 435              	.LVL18:
 239:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 436              		.loc 1 239 5 discriminator 3 view .LVU131
 437 001a FFF7FEBF 		b	RCC_vClockDisable
 438              	.LVL19:
 439              		.cfi_endproc
 440              	.LFE175:
 442 001e 00BF     		.section	.text.USART_vSetDirection,"ax",%progbits
 443              		.align	1
 444              		.p2align 2,,3
 445              		.global	USART_vSetDirection
 446              		.syntax unified
 447              		.thumb
 448              		.thumb_func
 449              		.fpu fpv4-sp-d16
 451              	USART_vSetDirection:
 452              	.LVL20:
 453              	.LFB176:
 241:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 242:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
 243:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Sets the communication direction in half-duplex mode.
 244:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
 245:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param eDirection: desired communication direction(s)
 246:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
 247:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** void USART_vSetDirection(USART_HandleType * pxUSART, USART_DirectionType eDirection)
 248:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 454              		.loc 1 248 1 is_stmt 1 view -0
ARM GAS  /tmp/ccgNvlLN.s 			page 19


 455              		.cfi_startproc
 456              		@ args = 0, pretend = 0, frame = 0
 457              		@ frame_needed = 0, uses_anonymous_args = 0
 458              		@ link register save eliminated.
 249:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulCR1 = pxUSART->Inst->CR1;
 459              		.loc 1 249 5 view .LVU133
 460              		.loc 1 249 29 is_stmt 0 view .LVU134
 461 0000 0268     		ldr	r2, [r0]
 462              		.loc 1 249 14 view .LVU135
 463 0002 1368     		ldr	r3, [r2]
 464              	.LVL21:
 250:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 251:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if ((ulCR1 & (USART_CR1_TE | USART_CR1_RE)) != eDirection)
 465              		.loc 1 251 5 is_stmt 1 view .LVU136
 466              		.loc 1 251 16 is_stmt 0 view .LVU137
 467 0004 03F00C00 		and	r0, r3, #12
 468              	.LVL22:
 469              		.loc 1 251 8 view .LVU138
 470 0008 8842     		cmp	r0, r1
 471 000a 06D0     		beq	.L42
 252:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 253:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         CLEAR_BIT(ulCR1, USART_CR1_UE | USART_CR1_TE | USART_CR1_RE);
 472              		.loc 1 253 9 is_stmt 1 view .LVU139
 473 000c 23F00D03 		bic	r3, r3, #13
 474              	.LVL23:
 254:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->CR1 = ulCR1;
 475              		.loc 1 254 9 view .LVU140
 255:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         SET_BIT(ulCR1, USART_CR1_UE | eDirection);
 476              		.loc 1 255 9 is_stmt 0 view .LVU141
 477 0010 41F00101 		orr	r1, r1, #1
 478              	.LVL24:
 479              		.loc 1 255 9 view .LVU142
 480 0014 1943     		orrs	r1, r1, r3
 254:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->CR1 = ulCR1;
 481              		.loc 1 254 28 view .LVU143
 482 0016 1360     		str	r3, [r2]
 483              		.loc 1 255 9 is_stmt 1 view .LVU144
 484              	.LVL25:
 256:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->CR1 = ulCR1;
 485              		.loc 1 256 9 view .LVU145
 486              		.loc 1 256 28 is_stmt 0 view .LVU146
 487 0018 1160     		str	r1, [r2]
 488              	.LVL26:
 489              	.L42:
 257:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 258:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 490              		.loc 1 258 1 view .LVU147
 491 001a 7047     		bx	lr
 492              		.cfi_endproc
 493              	.LFE176:
 495              		.section	.text.USART_eGetStatus,"ax",%progbits
 496              		.align	1
 497              		.p2align 2,,3
 498              		.global	USART_eGetStatus
 499              		.syntax unified
 500              		.thumb
 501              		.thumb_func
ARM GAS  /tmp/ccgNvlLN.s 			page 20


 502              		.fpu fpv4-sp-d16
 504              	USART_eGetStatus:
 505              	.LVL27:
 506              	.LFB177:
 259:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 260:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
 261:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Determines the current status of USART peripheral.
 262:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
 263:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @return BUSY if a transmission is in progress, OK if USART is ready for new transfer
 264:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
 265:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** XPD_ReturnType USART_eGetStatus(USART_HandleType * pxUSART)
 266:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 507              		.loc 1 266 1 is_stmt 1 view -0
 508              		.cfi_startproc
 509              		@ args = 0, pretend = 0, frame = 0
 510              		@ frame_needed = 0, uses_anonymous_args = 0
 511              		@ link register save eliminated.
 267:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****   return ((pxUSART->Inst->ISR & (USART_ISR_RXNE_RXFNE | USART_ISR_TC)) != 0)
 512              		.loc 1 267 3 view .LVU149
 513              		.loc 1 267 19 is_stmt 0 view .LVU150
 514 0000 0368     		ldr	r3, [r0]
 515              		.loc 1 267 25 view .LVU151
 516 0002 DB69     		ldr	r3, [r3, #28]
 268:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ? XPD_OK : XPD_BUSY;
 517              		.loc 1 268 22 view .LVU152
 518 0004 13F0600F 		tst	r3, #96
 269:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 519              		.loc 1 269 1 view .LVU153
 520 0008 0CBF     		ite	eq
 521 000a 0220     		moveq	r0, #2
 522              	.LVL28:
 523              		.loc 1 269 1 view .LVU154
 524 000c 0020     		movne	r0, #0
 525 000e 7047     		bx	lr
 526              		.cfi_endproc
 527              	.LFE177:
 529              		.section	.text.USART_ePollStatus,"ax",%progbits
 530              		.align	1
 531              		.p2align 2,,3
 532              		.global	USART_ePollStatus
 533              		.syntax unified
 534              		.thumb
 535              		.thumb_func
 536              		.fpu fpv4-sp-d16
 538              	USART_ePollStatus:
 539              	.LVL29:
 540              	.LFB178:
 270:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 271:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
 272:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Polls the status of the USART transfer.
 273:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
 274:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param ulTimeout: the timeout in ms for the polling.
 275:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @return ERROR if there were transfer errors, TIMEOUT if timed out, OK if successful
 276:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
 277:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** XPD_ReturnType USART_ePollStatus(USART_HandleType * pxUSART, uint32_t ulTimeout)
 278:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 541              		.loc 1 278 1 is_stmt 1 view -0
ARM GAS  /tmp/ccgNvlLN.s 			page 21


 542              		.cfi_startproc
 543              		@ args = 0, pretend = 0, frame = 8
 544              		@ frame_needed = 0, uses_anonymous_args = 0
 279:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef __XPD_USART_ERROR_DETECT
 280:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* wait until not busy, or until an error is present */
 281:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult = XPD_eWaitForDiff(&(pxUSART->Inst->ISR),
 282:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             USART_ISR_RXNE_RXFNE | USART_ISR_TC | USART_ISR_PE |
 283:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             USART_ISR_FE   | USART_ISR_NE | USART_ISR_ORE,
 284:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             0, &ulTimeout);
 285:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 286:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* Error checks */
 287:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if ((pxUSART->Inst->ISR & USART_ISR_PE) != 0)
 288:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 289:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* Update error code */
 290:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Errors |= USART_ERROR_PARITY;
 291:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 292:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* Clear the transfer error flag */
 293:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->ISR &= ~USART_ISR_PE;
 294:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 295:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         eResult = XPD_ERROR;
 296:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 297:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if ((pxUSART->Inst->ISR & USART_ISR_NE) != 0)
 298:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 299:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* Update error code */
 300:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Errors |= USART_ERROR_NOISE;
 301:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 302:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* Clear the transfer error flag */
 303:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->ISR &= ~USART_ISR_NE;
 304:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 305:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         eResult = XPD_ERROR;
 306:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 307:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if ((pxUSART->Inst->ISR & USART_ISR_FE) != 0)
 308:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 309:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* Update error code */
 310:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Errors |= USART_ERROR_FRAME;
 311:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 312:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* Clear the transfer error flag */
 313:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->ISR &= ~USART_ISR_FE;
 314:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 315:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         eResult = XPD_ERROR;
 316:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 317:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if ((pxUSART->Inst->ISR & USART_ISR_ORE) != 0)
 318:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 319:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* Update error code */
 320:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Errors |= USART_ERROR_OVERRUN;
 321:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 322:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* Clear the transfer error flag */
 323:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->ISR &= ~USART_ISR_ORE;
 324:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 325:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         eResult = XPD_ERROR;
 326:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 327:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #else
 328:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult = XPD_eWaitForDiff(&(pxUSART->Inst->ISR),
 545              		.loc 1 328 5 view .LVU156
 278:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef __XPD_USART_ERROR_DETECT
 546              		.loc 1 278 1 is_stmt 0 view .LVU157
 547 0000 10B5     		push	{r4, lr}
ARM GAS  /tmp/ccgNvlLN.s 			page 22


 548              	.LCFI11:
 549              		.cfi_def_cfa_offset 8
 550              		.cfi_offset 4, -8
 551              		.cfi_offset 14, -4
 552              		.loc 1 328 30 view .LVU158
 553 0002 0468     		ldr	r4, [r0]
 278:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef __XPD_USART_ERROR_DETECT
 554              		.loc 1 278 1 view .LVU159
 555 0004 82B0     		sub	sp, sp, #8
 556              	.LCFI12:
 557              		.cfi_def_cfa_offset 16
 558              		.loc 1 328 30 view .LVU160
 559 0006 1C34     		adds	r4, r4, #28
 560              	.LVL30:
 561              	.LBB37:
 562              	.LBI37:
 563              		.file 3 "STM32_XPD/STM32H7_XPD/inc/xpd_utils.h"
   1:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /**
   2:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   ******************************************************************************
   3:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * @file    xpd_utils.h
   4:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * @author  Benedek Kupper
   5:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * @version 0.3
   6:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * @date    2018-01-28
   7:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * @brief   STM32 eXtensible Peripheral Drivers Utilities
   8:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   *
   9:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * Copyright (c) 2018 Benedek Kupper
  10:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   *
  11:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * Licensed under the Apache License, Version 2.0 (the "License");
  12:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * you may not use this file except in compliance with the License.
  13:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * You may obtain a copy of the License at
  14:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   *
  15:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   *     http://www.apache.org/licenses/LICENSE-2.0
  16:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   *
  17:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * Unless required by applicable law or agreed to in writing, software
  18:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * distributed under the License is distributed on an "AS IS" BASIS,
  19:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  20:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * See the License for the specific language governing permissions and
  21:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * limitations under the License.
  22:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   */
  23:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #ifndef __XPD_UTILS_H_
  24:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #define __XPD_UTILS_H_
  25:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  26:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #ifdef __cplusplus
  27:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** extern "C"
  28:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** {
  29:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #endif
  30:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  31:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #include <xpd_common.h>
  32:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  33:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @defgroup XPD_Utils XPD Utilities
  34:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @{ */
  35:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  36:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @defgroup XPD_Exported_Types XPD Exported Types
  37:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @{ */
  38:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  39:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @brief Time service functions structure */
  40:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** typedef struct
ARM GAS  /tmp/ccgNvlLN.s 			page 23


  41:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** {
  42:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     void            (*Init)         (uint32_t ulCoreFreq_Hz);
  43:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     /*!< Prepares the time service for operation */
  44:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  45:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     void            (*Block_ms)     (uint32_t ulBlocktime_ms);
  46:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     /*!< Blocks the thread for the specified time */
  47:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  48:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     XPD_ReturnType  (*MatchBlock_ms)(volatile uint32_t* pulVarAddress,
  49:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****                                      uint32_t ulBitSelector,
  50:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****                                      uint32_t ulMatch,
  51:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****                                      uint32_t * pulTimeout);
  52:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     /*!< Blocks until the masked value read from address matches the input ulMatch, or until times 
  53:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  54:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     XPD_ReturnType  (*DiffBlock_ms) (volatile uint32_t* pulVarAddress,
  55:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****                                      uint32_t ulBitSelector,
  56:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****                                      uint32_t ulMatch,
  57:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****                                      uint32_t * pulTimeout);
  58:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     /*!< Blocks until the masked value read from address differs from the input ulMatch, or until t
  59:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  60:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** }XPD_TimeServiceType;
  61:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  62:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @} */
  63:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  64:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @defgroup XPD_Exported_Macros XPD Exported Macros
  65:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @{ */
  66:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  67:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #ifndef XPD_ENTER_CRITICAL
  68:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /**
  69:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @brief Enters a critical section by disabling interrupts.
  70:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param HANDLE: pointer to the requester handle
  71:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  */
  72:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #define         XPD_ENTER_CRITICAL(HANDLE)
  73:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #endif
  74:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  75:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #ifndef XPD_EXIT_CRITICAL
  76:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /**
  77:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @brief Leaves a critical section by enabling interrupts.
  78:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param HANDLE: pointer to the requester handle
  79:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  */
  80:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #define         XPD_EXIT_CRITICAL(HANDLE)
  81:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #endif
  82:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  83:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @} */
  84:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  85:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @addtogroup XPD_Exported_Functions
  86:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @{ */
  87:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  88:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @addtogroup XPD_Exported_Functions_Timer
  89:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @{ */
  90:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** const XPD_TimeServiceType* XPD_pxTimeService(void);
  91:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** void            XPD_vSetTimeService     (const XPD_TimeServiceType* pxTimeService);
  92:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** void            XPD_vResetTimeService   (void);
  93:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  94:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** void            XPD_vDelay_us           (uint32_t ulMicroseconds);
  95:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  96:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /**
  97:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @brief Initialize the timer of the XPD time service.
ARM GAS  /tmp/ccgNvlLN.s 			page 24


  98:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param ulCoreFreq_Hz: the new core frequency in Hz
  99:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  */
 100:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** __STATIC_INLINE void XPD_vInitTimer(uint32_t ulCoreFreq_Hz)
 101:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** {
 102:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     XPD_pxTimeService()->Init(ulCoreFreq_Hz);
 103:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** }
 104:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
 105:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /**
 106:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @brief Insert a delay of a specified time in the execution.
 107:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param ulBlocktime_ms: the amount of delay in ms
 108:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  */
 109:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** __STATIC_INLINE void XPD_vDelay_ms(uint32_t ulBlocktime_ms)
 110:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** {
 111:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     XPD_pxTimeService()->Block_ms(ulBlocktime_ms);
 112:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** }
 113:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
 114:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /**
 115:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @brief Waits until the masked value at address matches the input, or until timeout.
 116:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param pulVarAddress: the word address that needs to be monitored
 117:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param ulBitSelector: a bit mask that selects which bits should be considered
 118:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param ulMatch: the expected value to wait for
 119:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param pulTimeout: pointer to the timeout in ms
 120:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @return TIMEOUT if timed out, or OK if ulMatch occurred within the deadline
 121:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  */
 122:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** __STATIC_INLINE XPD_ReturnType XPD_eWaitForMatch(
 123:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 124:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         uint32_t            ulBitSelector,
 125:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         uint32_t            ulMatch,
 126:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         uint32_t *          pulTimeout)
 127:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** {
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     return XPD_pxTimeService()->MatchBlock_ms(pulVarAddress, ulBitSelector,
 129:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 130:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** }
 131:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
 132:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /**
 133:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @brief Waits until the masked value at address differs from the input, or until timeout.
 134:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param pulVarAddress: the word address that needs to be monitored
 135:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param ulBitSelector: a bit mask that selects which bits should be considered
 136:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param ulMatch: the expected value to wait for
 137:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param pulTimeout: pointer to the timeout in ms
 138:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @return TIMEOUT if timed out, or OK if ulMatch occurred within the deadline
 139:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  */
 140:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** __STATIC_INLINE XPD_ReturnType XPD_eWaitForDiff(
 564              		.loc 3 140 32 is_stmt 1 view .LVU161
 565              	.LBB38:
 141:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 142:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         uint32_t            ulBitSelector,
 143:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         uint32_t            ulMatch,
 144:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         uint32_t *          pulTimeout)
 145:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** {
 146:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     return XPD_pxTimeService()->DiffBlock_ms(pulVarAddress, ulBitSelector,
 566              		.loc 3 146 5 view .LVU162
 567              	.LBE38:
 568              	.LBE37:
 278:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef __XPD_USART_ERROR_DETECT
 569              		.loc 1 278 1 is_stmt 0 view .LVU163
 570 0008 0191     		str	r1, [sp, #4]
ARM GAS  /tmp/ccgNvlLN.s 			page 25


 571              	.LBB40:
 572              	.LBB39:
 573              		.loc 3 146 12 view .LVU164
 574 000a FFF7FEFF 		bl	XPD_pxTimeService
 575              	.LVL31:
 576              		.loc 3 146 12 view .LVU165
 577 000e 0146     		mov	r1, r0
 578 0010 01AB     		add	r3, sp, #4
 579              	.LVL32:
 580              		.loc 3 146 12 view .LVU166
 581 0012 2046     		mov	r0, r4
 582 0014 0022     		movs	r2, #0
 583 0016 CC68     		ldr	r4, [r1, #12]
 584              	.LVL33:
 585              		.loc 3 146 12 view .LVU167
 586 0018 6021     		movs	r1, #96
 587 001a A047     		blx	r4
 588              	.LVL34:
 589              		.loc 3 146 12 view .LVU168
 590              	.LBE39:
 591              	.LBE40:
 329:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             USART_ISR_RXNE_RXFNE | USART_ISR_TC, 0, &ulTimeout);
 330:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
 331:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     return eResult;
 592              		.loc 1 331 5 is_stmt 1 view .LVU169
 332:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 593              		.loc 1 332 1 is_stmt 0 view .LVU170
 594 001c 02B0     		add	sp, sp, #8
 595              	.LCFI13:
 596              		.cfi_def_cfa_offset 8
 597              		@ sp needed
 598 001e 10BD     		pop	{r4, pc}
 599              		.cfi_endproc
 600              	.LFE178:
 602              		.section	.text.USART_eTransmit,"ax",%progbits
 603              		.align	1
 604              		.p2align 2,,3
 605              		.global	USART_eTransmit
 606              		.syntax unified
 607              		.thumb
 608              		.thumb_func
 609              		.fpu fpv4-sp-d16
 611              	USART_eTransmit:
 612              	.LVL35:
 613              	.LFB179:
 333:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 334:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
 335:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Transmits data over USART.
 336:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
 337:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pvTxData: pointer to the data buffer
 338:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param usLength: amount of data transfers
 339:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param ulTimeout: available time for successful transmission in ms
 340:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @return TIMEOUT if transmission or reception times out,
 341:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  *         OK if transfer is completed
 342:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
 343:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** XPD_ReturnType USART_eTransmit(
 344:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_HandleType *  pxUSART,
ARM GAS  /tmp/ccgNvlLN.s 			page 26


 345:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         void *              pvTxData,
 346:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         uint16_t            usLength,
 347:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         uint32_t            ulTimeout)
 348:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 614              		.loc 1 348 1 is_stmt 1 view -0
 615              		.cfi_startproc
 616              		@ args = 0, pretend = 0, frame = 8
 617              		@ frame_needed = 0, uses_anonymous_args = 0
 349:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult;
 618              		.loc 1 349 5 view .LVU172
 350:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 351:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* save stream info */
 352:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.buffer = pvTxData;
 619              		.loc 1 352 5 view .LVU173
 348:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult;
 620              		.loc 1 348 1 is_stmt 0 view .LVU174
 621 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 622              	.LCFI14:
 623              		.cfi_def_cfa_offset 20
 624              		.cfi_offset 4, -20
 625              		.cfi_offset 5, -16
 626              		.cfi_offset 6, -12
 627              		.cfi_offset 7, -8
 628              		.cfi_offset 14, -4
 629 0002 83B0     		sub	sp, sp, #12
 630              	.LCFI15:
 631              		.cfi_def_cfa_offset 32
 348:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult;
 632              		.loc 1 348 1 view .LVU175
 633 0004 0546     		mov	r5, r0
 634              		.loc 1 352 30 view .LVU176
 635 0006 0163     		str	r1, [r0, #48]
 353:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = usLength;
 636              		.loc 1 353 5 is_stmt 1 view .LVU177
 637 0008 01AE     		add	r6, sp, #4
 348:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult;
 638              		.loc 1 348 1 is_stmt 0 view .LVU178
 639 000a 0193     		str	r3, [sp, #4]
 640              		.loc 1 353 30 view .LVU179
 641 000c 8286     		strh	r2, [r0, #52]	@ movhi
 354:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_RESET_ERRORS(pxUSART);
 642              		.loc 1 354 5 is_stmt 1 view .LVU180
 355:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 356:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     while (pxUSART->TxStream.length > 0)
 643              		.loc 1 356 5 view .LVU181
 644              		.loc 1 356 11 view .LVU182
 645 000e CAB1     		cbz	r2, .L50
 357:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 358:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* wait for empty transmit buffer */
 359:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         eResult = XPD_eWaitForDiff(&(pxUSART->Inst->ISR), USART_ISR_TXE_TXFNF, 0, &ulTimeout);
 360:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         if (eResult != XPD_OK)
 361:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 362:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             return eResult;
 363:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         }
 364:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 365:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         XPD_vWriteFromStream((uint32_t*)&USART_TXDR(pxUSART), &pxUSART->TxStream);
 646              		.loc 1 365 9 is_stmt 0 view .LVU183
ARM GAS  /tmp/ccgNvlLN.s 			page 27


 647 0010 00F13007 		add	r7, r0, #48
 648 0014 05E0     		b	.L52
 649              	.LVL36:
 650              	.L58:
 651              		.loc 1 365 41 view .LVU184
 652 0016 2868     		ldr	r0, [r5]
 653              	.LVL37:
 654              		.loc 1 365 9 view .LVU185
 655 0018 2830     		adds	r0, r0, #40
 656 001a FFF7FEFF 		bl	XPD_vWriteFromStream
 657              	.LVL38:
 356:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 658              		.loc 1 356 11 is_stmt 1 view .LVU186
 659 001e AB8E     		ldrh	r3, [r5, #52]
 660 0020 83B1     		cbz	r3, .L50
 661              	.L52:
 359:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         if (eResult != XPD_OK)
 662              		.loc 1 359 9 view .LVU187
 359:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         if (eResult != XPD_OK)
 663              		.loc 1 359 19 is_stmt 0 view .LVU188
 664 0022 2868     		ldr	r0, [r5]
 665 0024 00F11C04 		add	r4, r0, #28
 666              	.LVL39:
 667              	.LBB41:
 668              	.LBI41:
 140:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 669              		.loc 3 140 32 is_stmt 1 view .LVU189
 670              	.LBB42:
 671              		.loc 3 146 5 view .LVU190
 672              		.loc 3 146 12 is_stmt 0 view .LVU191
 673 0028 FFF7FEFF 		bl	XPD_pxTimeService
 674              	.LVL40:
 675 002c 0146     		mov	r1, r0
 676 002e 3346     		mov	r3, r6
 677 0030 2046     		mov	r0, r4
 678 0032 0022     		movs	r2, #0
 679 0034 CC68     		ldr	r4, [r1, #12]
 680              	.LVL41:
 681              		.loc 3 146 12 view .LVU192
 682 0036 8021     		movs	r1, #128
 683 0038 A047     		blx	r4
 684              	.LVL42:
 685              		.loc 3 146 12 view .LVU193
 686              	.LBE42:
 687              	.LBE41:
 688              		.loc 1 365 9 is_stmt 1 view .LVU194
 360:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 689              		.loc 1 360 9 view .LVU195
 690              		.loc 1 365 9 is_stmt 0 view .LVU196
 691 003a 3946     		mov	r1, r7
 360:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 692              		.loc 1 360 12 view .LVU197
 693 003c 0028     		cmp	r0, #0
 694 003e EAD0     		beq	.L58
 366:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 367:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* wait for the last transmission to finish */
 368:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     eResult = XPD_eWaitForDiff(&(pxUSART->Inst->ISR), USART_ISR_TC, 0, &ulTimeout);
ARM GAS  /tmp/ccgNvlLN.s 			page 28


 369:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 370:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* Clear overrun flag because received data is not read */
 371:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->ISR &= ~USART_ISR_ORE;
 372:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 373:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     return eResult;
 374:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 695              		.loc 1 374 1 view .LVU198
 696 0040 03B0     		add	sp, sp, #12
 697              	.LCFI16:
 698              		.cfi_remember_state
 699              		.cfi_def_cfa_offset 20
 700              		@ sp needed
 701 0042 F0BD     		pop	{r4, r5, r6, r7, pc}
 702              	.LVL43:
 703              	.L50:
 704              	.LCFI17:
 705              		.cfi_restore_state
 368:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 706              		.loc 1 368 5 is_stmt 1 view .LVU199
 368:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 707              		.loc 1 368 15 is_stmt 0 view .LVU200
 708 0044 2868     		ldr	r0, [r5]
 709 0046 00F11C04 		add	r4, r0, #28
 710              	.LVL44:
 711              	.LBB43:
 712              	.LBI43:
 140:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 713              		.loc 3 140 32 is_stmt 1 view .LVU201
 714              	.LBB44:
 715              		.loc 3 146 5 view .LVU202
 716              		.loc 3 146 12 is_stmt 0 view .LVU203
 717 004a FFF7FEFF 		bl	XPD_pxTimeService
 718              	.LVL45:
 719 004e 0146     		mov	r1, r0
 720 0050 3346     		mov	r3, r6
 721 0052 2046     		mov	r0, r4
 722 0054 0022     		movs	r2, #0
 723 0056 CC68     		ldr	r4, [r1, #12]
 724              	.LVL46:
 725              		.loc 3 146 12 view .LVU204
 726 0058 4021     		movs	r1, #64
 727 005a A047     		blx	r4
 728              	.LVL47:
 729              		.loc 3 146 12 view .LVU205
 730              	.LBE44:
 731              	.LBE43:
 371:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 732              		.loc 1 371 12 view .LVU206
 733 005c 2A68     		ldr	r2, [r5]
 734              	.LVL48:
 371:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 735              		.loc 1 371 5 is_stmt 1 view .LVU207
 371:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 736              		.loc 1 371 24 is_stmt 0 view .LVU208
 737 005e D369     		ldr	r3, [r2, #28]
 738 0060 23F00803 		bic	r3, r3, #8
 739 0064 D361     		str	r3, [r2, #28]
ARM GAS  /tmp/ccgNvlLN.s 			page 29


 373:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 740              		.loc 1 373 5 is_stmt 1 view .LVU209
 741              		.loc 1 374 1 is_stmt 0 view .LVU210
 742 0066 03B0     		add	sp, sp, #12
 743              	.LCFI18:
 744              		.cfi_def_cfa_offset 20
 745              		@ sp needed
 746 0068 F0BD     		pop	{r4, r5, r6, r7, pc}
 747              		.loc 1 374 1 view .LVU211
 748              		.cfi_endproc
 749              	.LFE179:
 751 006a 00BF     		.section	.text.USART_eSend,"ax",%progbits
 752              		.align	1
 753              		.p2align 2,,3
 754              		.global	USART_eSend
 755              		.syntax unified
 756              		.thumb
 757              		.thumb_func
 758              		.fpu fpv4-sp-d16
 760              	USART_eSend:
 761              	.LVL49:
 762              	.LFB180:
 375:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 376:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
 377:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Transmits data over USART and waits for the completion of the transfer.
 378:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
 379:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pvTxData: pointer to the data buffer
 380:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param usLength: amount of data transfers
 381:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param ulTimeout: available time for successful transmission in ms
 382:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @return TIMEOUT if transmission or reception times out,
 383:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  *         OK if transfer is completed
 384:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
 385:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** XPD_ReturnType USART_eSend(
 386:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_HandleType *  pxUSART,
 387:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         void *              pvTxData,
 388:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         uint16_t            usLength,
 389:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         uint32_t            ulTimeout)
 390:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 763              		.loc 1 390 1 is_stmt 1 view -0
 764              		.cfi_startproc
 765              		@ args = 0, pretend = 0, frame = 8
 766              		@ frame_needed = 0, uses_anonymous_args = 0
 391:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult = USART_eTransmit(pxUSART, pvTxData, usLength, ulTimeout);
 767              		.loc 1 391 5 view .LVU213
 390:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult = USART_eTransmit(pxUSART, pvTxData, usLength, ulTimeout);
 768              		.loc 1 390 1 is_stmt 0 view .LVU214
 769 0000 70B5     		push	{r4, r5, r6, lr}
 770              	.LCFI19:
 771              		.cfi_def_cfa_offset 16
 772              		.cfi_offset 4, -16
 773              		.cfi_offset 5, -12
 774              		.cfi_offset 6, -8
 775              		.cfi_offset 14, -4
 776 0002 82B0     		sub	sp, sp, #8
 777              	.LCFI20:
 778              		.cfi_def_cfa_offset 24
 390:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult = USART_eTransmit(pxUSART, pvTxData, usLength, ulTimeout);
ARM GAS  /tmp/ccgNvlLN.s 			page 30


 779              		.loc 1 390 1 view .LVU215
 780 0004 0546     		mov	r5, r0
 781 0006 0193     		str	r3, [sp, #4]
 782              		.loc 1 391 30 view .LVU216
 783 0008 FFF7FEFF 		bl	USART_eTransmit
 784              	.LVL50:
 392:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 393:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (eResult == XPD_OK)
 785              		.loc 1 393 5 is_stmt 1 view .LVU217
 786              		.loc 1 393 8 is_stmt 0 view .LVU218
 787 000c 0446     		mov	r4, r0
 788 000e 10B1     		cbz	r0, .L62
 789              	.LVL51:
 394:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 395:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* wait for the last transmission to finish */
 396:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         eResult = XPD_eWaitForDiff(&(pxUSART->Inst->ISR), USART_ISR_TC, 0, &ulTimeout);
 397:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 398:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* Clear overrun flag because received data is not read */
 399:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->ISR &= ~USART_ISR_ORE;
 400:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 401:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 402:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     return eResult;
 790              		.loc 1 402 5 is_stmt 1 view .LVU219
 403:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 791              		.loc 1 403 1 is_stmt 0 view .LVU220
 792 0010 2046     		mov	r0, r4
 793 0012 02B0     		add	sp, sp, #8
 794              	.LCFI21:
 795              		.cfi_remember_state
 796              		.cfi_def_cfa_offset 16
 797              		@ sp needed
 798 0014 70BD     		pop	{r4, r5, r6, pc}
 799              	.LVL52:
 800              	.L62:
 801              	.LCFI22:
 802              		.cfi_restore_state
 396:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 803              		.loc 1 396 9 is_stmt 1 view .LVU221
 396:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 804              		.loc 1 396 19 is_stmt 0 view .LVU222
 805 0016 2868     		ldr	r0, [r5]
 806              	.LVL53:
 396:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 807              		.loc 1 396 19 view .LVU223
 808 0018 00F11C06 		add	r6, r0, #28
 809              	.LVL54:
 810              	.LBB45:
 811              	.LBI45:
 140:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 812              		.loc 3 140 32 is_stmt 1 view .LVU224
 813              	.LBB46:
 814              		.loc 3 146 5 view .LVU225
 815              		.loc 3 146 12 is_stmt 0 view .LVU226
 816 001c FFF7FEFF 		bl	XPD_pxTimeService
 817              	.LVL55:
 818 0020 0146     		mov	r1, r0
 819 0022 2246     		mov	r2, r4
ARM GAS  /tmp/ccgNvlLN.s 			page 31


 820 0024 01AB     		add	r3, sp, #4
 821              	.LVL56:
 822              		.loc 3 146 12 view .LVU227
 823 0026 3046     		mov	r0, r6
 824 0028 CC68     		ldr	r4, [r1, #12]
 825 002a 4021     		movs	r1, #64
 826 002c A047     		blx	r4
 827              	.LVL57:
 828              		.loc 3 146 12 view .LVU228
 829              	.LBE46:
 830              	.LBE45:
 399:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 831              		.loc 1 399 16 view .LVU229
 832 002e 2A68     		ldr	r2, [r5]
 833              	.LBB48:
 834              	.LBB47:
 835              		.loc 3 146 12 view .LVU230
 836 0030 0446     		mov	r4, r0
 837              	.LVL58:
 838              		.loc 3 146 12 view .LVU231
 839              	.LBE47:
 840              	.LBE48:
 399:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 841              		.loc 1 399 9 is_stmt 1 view .LVU232
 399:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 842              		.loc 1 399 28 is_stmt 0 view .LVU233
 843 0032 D369     		ldr	r3, [r2, #28]
 844              		.loc 1 403 1 view .LVU234
 845 0034 2046     		mov	r0, r4
 399:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 846              		.loc 1 399 28 view .LVU235
 847 0036 23F00803 		bic	r3, r3, #8
 848 003a D361     		str	r3, [r2, #28]
 402:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 849              		.loc 1 402 5 is_stmt 1 view .LVU236
 850              		.loc 1 403 1 is_stmt 0 view .LVU237
 851 003c 02B0     		add	sp, sp, #8
 852              	.LCFI23:
 853              		.cfi_def_cfa_offset 16
 854              		@ sp needed
 855 003e 70BD     		pop	{r4, r5, r6, pc}
 856              		.loc 1 403 1 view .LVU238
 857              		.cfi_endproc
 858              	.LFE180:
 860              		.section	.text.USART_eReceive,"ax",%progbits
 861              		.align	1
 862              		.p2align 2,,3
 863              		.global	USART_eReceive
 864              		.syntax unified
 865              		.thumb
 866              		.thumb_func
 867              		.fpu fpv4-sp-d16
 869              	USART_eReceive:
 870              	.LVL59:
 871              	.LFB181:
 404:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 405:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
ARM GAS  /tmp/ccgNvlLN.s 			page 32


 406:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Receives data over USART.
 407:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
 408:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pvRxData: pointer to the data buffer
 409:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param usLength: amount of data transfers
 410:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param ulTimeout: available time for successful transmission in ms
 411:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @return TIMEOUT if transmission or reception times out,
 412:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  *         ERROR if a reception error occurs,
 413:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  *         OK if transfer is completed
 414:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
 415:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** XPD_ReturnType USART_eReceive(
 416:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_HandleType *  pxUSART,
 417:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         void *              pvRxData,
 418:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         uint16_t            usLength,
 419:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         uint32_t            ulTimeout)
 420:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 872              		.loc 1 420 1 is_stmt 1 view -0
 873              		.cfi_startproc
 874              		@ args = 0, pretend = 0, frame = 8
 875              		@ frame_needed = 0, uses_anonymous_args = 0
 421:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult;
 876              		.loc 1 421 5 view .LVU240
 422:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 423:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* save stream info */
 424:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.buffer = pvRxData;
 877              		.loc 1 424 5 view .LVU241
 420:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult;
 878              		.loc 1 420 1 is_stmt 0 view .LVU242
 879 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 880              	.LCFI24:
 881              		.cfi_def_cfa_offset 20
 882              		.cfi_offset 4, -20
 883              		.cfi_offset 5, -16
 884              		.cfi_offset 6, -12
 885              		.cfi_offset 7, -8
 886              		.cfi_offset 14, -4
 887 0002 83B0     		sub	sp, sp, #12
 888              	.LCFI25:
 889              		.cfi_def_cfa_offset 32
 890              		.loc 1 424 30 view .LVU243
 891 0004 8162     		str	r1, [r0, #40]
 425:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.length = usLength;
 892              		.loc 1 425 5 is_stmt 1 view .LVU244
 893              		.loc 1 425 30 is_stmt 0 view .LVU245
 894 0006 8285     		strh	r2, [r0, #44]	@ movhi
 426:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_RESET_ERRORS(pxUSART);
 895              		.loc 1 426 5 is_stmt 1 view .LVU246
 427:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 428:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     while (pxUSART->RxStream.length > 0)
 896              		.loc 1 428 5 view .LVU247
 897              	.LVL60:
 898              		.loc 1 428 11 view .LVU248
 420:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult;
 899              		.loc 1 420 1 is_stmt 0 view .LVU249
 900 0008 0193     		str	r3, [sp, #4]
 901              		.loc 1 428 11 view .LVU250
 902 000a 0AB3     		cbz	r2, .L64
 903 000c 0546     		mov	r5, r0
ARM GAS  /tmp/ccgNvlLN.s 			page 33


 429:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 430:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* Send data to generate clock */
 431:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         if (((pxUSART->Inst->CR2 & USART_CR2_CLKEN) != 0) && (pxUSART->Inst->ISR & USART_ISR_TXE_TX
 432:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 433:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             USART_TXDR(pxUSART) = 0;
 904              		.loc 1 433 33 view .LVU251
 905 000e 0027     		movs	r7, #0
 434:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         }
 435:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 436:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* Wait for not empty receive buffer */
 437:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         eResult = XPD_eWaitForDiff(&(pxUSART->Inst->ISR), USART_ISR_RXNE_RXFNE, 0, &ulTimeout);
 438:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         if (eResult != XPD_OK)
 439:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 440:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             return eResult;
 441:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         }
 442:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 443:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         XPD_vReadToStream((const uint32_t*)&USART_RXDR(pxUSART), &pxUSART->RxStream);
 906              		.loc 1 443 9 view .LVU252
 907 0010 00F12806 		add	r6, r0, #40
 908 0014 05E0     		b	.L67
 909              	.LVL61:
 910              	.L79:
 911              		.loc 1 443 44 view .LVU253
 912 0016 2868     		ldr	r0, [r5]
 913              	.LVL62:
 914              		.loc 1 443 9 view .LVU254
 915 0018 2430     		adds	r0, r0, #36
 916 001a FFF7FEFF 		bl	XPD_vReadToStream
 917              	.LVL63:
 428:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 918              		.loc 1 428 11 is_stmt 1 view .LVU255
 919 001e AB8D     		ldrh	r3, [r5, #44]
 920 0020 B3B1     		cbz	r3, .L64
 921              	.L67:
 431:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 922              		.loc 1 431 9 view .LVU256
 437:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         if (eResult != XPD_OK)
 923              		.loc 1 437 9 view .LVU257
 431:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 924              		.loc 1 431 22 is_stmt 0 view .LVU258
 925 0022 2C68     		ldr	r4, [r5]
 926              	.LVL64:
 927              	.LBB49:
 928              	.LBI49:
 140:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 929              		.loc 3 140 32 is_stmt 1 view .LVU259
 930              	.LBB50:
 931              		.loc 3 146 5 view .LVU260
 932              	.LBE50:
 933              	.LBE49:
 431:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 934              		.loc 1 431 28 is_stmt 0 view .LVU261
 935 0024 6368     		ldr	r3, [r4, #4]
 431:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 936              		.loc 1 431 12 view .LVU262
 937 0026 1A05     		lsls	r2, r3, #20
 938 0028 03D5     		bpl	.L65
ARM GAS  /tmp/ccgNvlLN.s 			page 34


 433:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         }
 939              		.loc 1 433 13 is_stmt 1 discriminator 1 view .LVU263
 431:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 940              		.loc 1 431 76 is_stmt 0 discriminator 1 view .LVU264
 941 002a E369     		ldr	r3, [r4, #28]
 431:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 942              		.loc 1 431 59 discriminator 1 view .LVU265
 943 002c 1B06     		lsls	r3, r3, #24
 944 002e 00D5     		bpl	.L65
 433:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         }
 945              		.loc 1 433 33 view .LVU266
 946 0030 A762     		str	r7, [r4, #40]
 947              	.L65:
 948              	.LBB52:
 949              	.LBB51:
 950              		.loc 3 146 12 view .LVU267
 951 0032 FFF7FEFF 		bl	XPD_pxTimeService
 952              	.LVL65:
 953 0036 0246     		mov	r2, r0
 954 0038 2021     		movs	r1, #32
 955 003a 04F11C00 		add	r0, r4, #28
 956 003e 01AB     		add	r3, sp, #4
 957              	.LVL66:
 958              		.loc 3 146 12 view .LVU268
 959 0040 D468     		ldr	r4, [r2, #12]
 960              	.LVL67:
 961              		.loc 3 146 12 view .LVU269
 962 0042 0022     		movs	r2, #0
 963 0044 A047     		blx	r4
 964              	.LVL68:
 965              		.loc 3 146 12 view .LVU270
 966              	.LBE51:
 967              	.LBE52:
 968              		.loc 1 443 9 is_stmt 1 view .LVU271
 438:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 969              		.loc 1 438 9 view .LVU272
 970              		.loc 1 443 9 is_stmt 0 view .LVU273
 971 0046 3146     		mov	r1, r6
 438:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 972              		.loc 1 438 12 view .LVU274
 973 0048 0028     		cmp	r0, #0
 974 004a E4D0     		beq	.L79
 444:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 445:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     return eResult;
 446:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 975              		.loc 1 446 1 view .LVU275
 976 004c 03B0     		add	sp, sp, #12
 977              	.LCFI26:
 978              		.cfi_remember_state
 979              		.cfi_def_cfa_offset 20
 980              		@ sp needed
 981 004e F0BD     		pop	{r4, r5, r6, r7, pc}
 982              	.LVL69:
 983              	.L64:
 984              	.LCFI27:
 985              		.cfi_restore_state
 445:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
ARM GAS  /tmp/ccgNvlLN.s 			page 35


 986              		.loc 1 445 12 view .LVU276
 987 0050 0020     		movs	r0, #0
 988              		.loc 1 446 1 view .LVU277
 989 0052 03B0     		add	sp, sp, #12
 990              	.LCFI28:
 991              		.cfi_def_cfa_offset 20
 992              		@ sp needed
 993 0054 F0BD     		pop	{r4, r5, r6, r7, pc}
 994              		.cfi_endproc
 995              	.LFE181:
 997 0056 00BF     		.section	.text.USART_eTransmitReceive,"ax",%progbits
 998              		.align	1
 999              		.p2align 2,,3
 1000              		.global	USART_eTransmitReceive
 1001              		.syntax unified
 1002              		.thumb
 1003              		.thumb_func
 1004              		.fpu fpv4-sp-d16
 1006              	USART_eTransmitReceive:
 1007              	.LVL70:
 1008              	.LFB182:
 447:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 448:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
 449:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Simultaneously transmits and receives data over USART (full duplex communication).
 450:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
 451:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pvTxData: pointer to the transmitted data buffer
 452:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pvRxData: pointer to the received data buffer
 453:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param usLength: amount of data transfers
 454:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param ulTimeout: available time for successful transfer in ms
 455:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @return TIMEOUT if transmission or reception times out,
 456:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  *         ERROR if a reception error occurs,
 457:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  *         OK if transfer is completed
 458:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
 459:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** XPD_ReturnType USART_eTransmitReceive(
 460:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_HandleType *  pxUSART,
 461:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         void *              pvTxData,
 462:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         void *              pvRxData,
 463:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         uint16_t            usLength,
 464:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         uint32_t            ulTimeout)
 465:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 1009              		.loc 1 465 1 is_stmt 1 view -0
 1010              		.cfi_startproc
 1011              		@ args = 4, pretend = 0, frame = 0
 1012              		@ frame_needed = 0, uses_anonymous_args = 0
 466:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult;
 1013              		.loc 1 466 5 view .LVU279
 467:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 468:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* save stream info */
 469:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.buffer = pvTxData;
 1014              		.loc 1 469 5 view .LVU280
 1015              		.loc 1 469 30 is_stmt 0 view .LVU281
 1016 0000 0163     		str	r1, [r0, #48]
 470:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = usLength;
 1017              		.loc 1 470 5 is_stmt 1 view .LVU282
 1018              		.loc 1 470 30 is_stmt 0 view .LVU283
 1019 0002 8386     		strh	r3, [r0, #52]	@ movhi
 471:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.buffer = pvRxData;
ARM GAS  /tmp/ccgNvlLN.s 			page 36


 1020              		.loc 1 471 5 is_stmt 1 view .LVU284
 472:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.length = usLength;
 1021              		.loc 1 472 30 is_stmt 0 view .LVU285
 1022 0004 8385     		strh	r3, [r0, #44]	@ movhi
 471:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.buffer = pvRxData;
 1023              		.loc 1 471 30 view .LVU286
 1024 0006 8262     		str	r2, [r0, #40]
 1025              		.loc 1 472 5 is_stmt 1 view .LVU287
 473:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_RESET_ERRORS(pxUSART);
 1026              		.loc 1 473 5 view .LVU288
 474:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 475:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     while ((pxUSART->TxStream.length + pxUSART->RxStream.length) > 0)
 1027              		.loc 1 475 5 view .LVU289
 1028              	.LVL71:
 1029              		.loc 1 475 11 view .LVU290
 1030 0008 002B     		cmp	r3, #0
 1031 000a 33D0     		beq	.L104
 465:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult;
 1032              		.loc 1 465 1 is_stmt 0 view .LVU291
 1033 000c F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1034              	.LCFI29:
 1035              		.cfi_def_cfa_offset 24
 1036              		.cfi_offset 3, -24
 1037              		.cfi_offset 4, -20
 1038              		.cfi_offset 5, -16
 1039              		.cfi_offset 6, -12
 1040              		.cfi_offset 7, -8
 1041              		.cfi_offset 14, -4
 1042 000e 0746     		mov	r7, r0
 1043 0010 0546     		mov	r5, r0
 1044              	.LBB53:
 1045              	.LBB54:
 1046              		.loc 3 146 12 view .LVU292
 1047 0012 194E     		ldr	r6, .L108
 1048 0014 57F8284B 		ldr	r4, [r7], #40
 1049              	.LVL72:
 1050              	.L81:
 1051              		.loc 3 146 12 view .LVU293
 1052              	.LBE54:
 1053              	.LBE53:
 476:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 477:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* wait for buffer change */
 478:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         eResult = XPD_eWaitForDiff(&(pxUSART->Inst->ISR),
 1054              		.loc 1 478 9 is_stmt 1 view .LVU294
 1055              	.LBB57:
 1056              	.LBB55:
 1057              		.loc 3 146 12 is_stmt 0 view .LVU295
 1058 0018 FFF7FEFF 		bl	XPD_pxTimeService
 1059              	.LVL73:
 1060              	.LBE55:
 1061              	.LBE57:
 1062              		.loc 1 478 19 view .LVU296
 1063 001c 1C34     		adds	r4, r4, #28
 1064              	.LVL74:
 1065              	.LBB58:
 1066              	.LBI53:
 140:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
ARM GAS  /tmp/ccgNvlLN.s 			page 37


 1067              		.loc 3 140 32 is_stmt 1 view .LVU297
 1068              	.LBB56:
 1069              		.loc 3 146 5 view .LVU298
 1070              		.loc 3 146 12 is_stmt 0 view .LVU299
 1071 001e 0146     		mov	r1, r0
 1072 0020 06AB     		add	r3, sp, #24
 1073              	.LVL75:
 1074              		.loc 3 146 12 view .LVU300
 1075 0022 2046     		mov	r0, r4
 1076 0024 0022     		movs	r2, #0
 1077 0026 CC68     		ldr	r4, [r1, #12]
 1078              	.LVL76:
 1079              		.loc 3 146 12 view .LVU301
 1080 0028 3146     		mov	r1, r6
 1081 002a A047     		blx	r4
 1082              	.LVL77:
 1083              		.loc 3 146 12 view .LVU302
 1084              	.LBE56:
 1085              	.LBE58:
 479:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                 USART_ISR_TXFE | USART_ISR_RXNE_RXFNE, 0, &ulTimeout);
 480:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         if (eResult != XPD_OK)
 481:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 482:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             return eResult;
 483:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         }
 484:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 485:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* Time to transmit */
 486:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         if ((pxUSART->TxStream.length > 0) && ((pxUSART->Inst->ISR & USART_ISR_TXE_TXFNF_Msk) != 0)
 1086              		.loc 1 486 9 is_stmt 1 view .LVU303
 487:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 488:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             XPD_vWriteFromStream((uint32_t*)&USART_TXDR(pxUSART), &pxUSART->TxStream);
 489:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         }
 490:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 491:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* Time to receive */
 492:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         if ((pxUSART->RxStream.length > 0) && ((pxUSART->Inst->ISR & USART_ISR_RXNE_RXFNE) != 0))
 1087              		.loc 1 492 9 view .LVU304
 480:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 1088              		.loc 1 480 9 view .LVU305
 480:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 1089              		.loc 1 480 12 is_stmt 0 view .LVU306
 1090 002c 08BB     		cbnz	r0, .L89
 486:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 1091              		.loc 1 486 12 view .LVU307
 1092 002e AB8E     		ldrh	r3, [r5, #52]
 1093 0030 53B1     		cbz	r3, .L83
 486:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 1094              		.loc 1 486 56 discriminator 1 view .LVU308
 1095 0032 2C68     		ldr	r4, [r5]
 486:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 1096              		.loc 1 486 62 discriminator 1 view .LVU309
 1097 0034 E369     		ldr	r3, [r4, #28]
 486:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 1098              		.loc 1 486 44 discriminator 1 view .LVU310
 1099 0036 1A06     		lsls	r2, r3, #24
 1100 0038 13D4     		bmi	.L107
 1101              	.LVL78:
 1102              	.L84:
 1103              		.loc 1 492 9 is_stmt 1 view .LVU311
ARM GAS  /tmp/ccgNvlLN.s 			page 38


 1104              		.loc 1 492 31 is_stmt 0 view .LVU312
 1105 003a AB8D     		ldrh	r3, [r5, #44]
 1106              		.loc 1 492 12 view .LVU313
 1107 003c 33B9     		cbnz	r3, .L88
 1108              	.L85:
 1109              	.LVL79:
 475:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 1110              		.loc 1 475 11 is_stmt 1 view .LVU314
 475:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 1111              		.loc 1 475 30 is_stmt 0 view .LVU315
 1112 003e AA8E     		ldrh	r2, [r5, #52]
 475:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 1113              		.loc 1 475 11 view .LVU316
 1114 0040 DA42     		cmn	r2, r3
 1115 0042 15D0     		beq	.L87
 1116 0044 2C68     		ldr	r4, [r5]
 475:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 1117              		.loc 1 475 11 view .LVU317
 1118 0046 E7E7     		b	.L81
 1119              	.LVL80:
 1120              	.L83:
 1121              		.loc 1 492 12 view .LVU318
 1122 0048 AB8D     		ldrh	r3, [r5, #44]
 1123 004a 8BB1     		cbz	r3, .L87
 1124              	.LVL81:
 1125              	.L88:
 1126              		.loc 1 492 56 discriminator 1 view .LVU319
 1127 004c 2C68     		ldr	r4, [r5]
 1128              		.loc 1 492 62 discriminator 1 view .LVU320
 1129 004e E369     		ldr	r3, [r4, #28]
 1130              		.loc 1 492 44 discriminator 1 view .LVU321
 1131 0050 9B06     		lsls	r3, r3, #26
 1132 0052 E1D5     		bpl	.L81
 493:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 494:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             XPD_vReadToStream((const uint32_t*)&USART_RXDR(pxUSART), &pxUSART->RxStream);
 1133              		.loc 1 494 13 is_stmt 1 view .LVU322
 1134 0054 04F12400 		add	r0, r4, #36
 1135 0058 3946     		mov	r1, r7
 1136 005a FFF7FEFF 		bl	XPD_vReadToStream
 1137              	.LVL82:
 1138 005e AB8D     		ldrh	r3, [r5, #44]
 1139 0060 EDE7     		b	.L85
 1140              	.LVL83:
 1141              	.L107:
 488:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         }
 1142              		.loc 1 488 13 view .LVU323
 1143 0062 04F12800 		add	r0, r4, #40
 1144              	.LVL84:
 488:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         }
 1145              		.loc 1 488 13 is_stmt 0 view .LVU324
 1146 0066 05F13001 		add	r1, r5, #48
 1147 006a FFF7FEFF 		bl	XPD_vWriteFromStream
 1148              	.LVL85:
 1149 006e E4E7     		b	.L84
 1150              	.L87:
 495:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         }
 496:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
ARM GAS  /tmp/ccgNvlLN.s 			page 39


 497:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 498:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     return eResult;
 1151              		.loc 1 498 12 view .LVU325
 1152 0070 0020     		movs	r0, #0
 1153              	.L89:
 499:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 1154              		.loc 1 499 1 view .LVU326
 1155 0072 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1156              	.LVL86:
 1157              	.L104:
 1158              	.LCFI30:
 1159              		.cfi_def_cfa_offset 0
 1160              		.cfi_restore 3
 1161              		.cfi_restore 4
 1162              		.cfi_restore 5
 1163              		.cfi_restore 6
 1164              		.cfi_restore 7
 1165              		.cfi_restore 14
 498:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 1166              		.loc 1 498 12 view .LVU327
 1167 0074 0020     		movs	r0, #0
 1168              	.LVL87:
 1169              		.loc 1 499 1 view .LVU328
 1170 0076 7047     		bx	lr
 1171              	.L109:
 1172              		.align	2
 1173              	.L108:
 1174 0078 20008000 		.word	8388640
 1175              		.cfi_endproc
 1176              	.LFE182:
 1178              		.section	.text.USART_eSendReceive,"ax",%progbits
 1179              		.align	1
 1180              		.p2align 2,,3
 1181              		.global	USART_eSendReceive
 1182              		.syntax unified
 1183              		.thumb
 1184              		.thumb_func
 1185              		.fpu fpv4-sp-d16
 1187              	USART_eSendReceive:
 1188              	.LVL88:
 1189              	.LFB183:
 500:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 501:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
 502:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Simultaneously transmits and receives data over USART (full duplex communication).
 503:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
 504:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pvTxData: pointer to the transmitted data buffer
 505:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pvRxData: pointer to the received data buffer
 506:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param usLength: amount of data transfers
 507:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param ulTimeout: available time for successful transfer in ms
 508:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @return TIMEOUT if transmission or reception times out,
 509:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  *         ERROR if a reception error occurs,
 510:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  *         OK if transfer is completed
 511:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
 512:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** XPD_ReturnType USART_eSendReceive(
 513:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_HandleType *  pxUSART,
 514:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         void *              pvTxData,
 515:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         void *              pvRxData,
ARM GAS  /tmp/ccgNvlLN.s 			page 40


 516:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         uint16_t            usLength,
 517:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         uint32_t            ulTimeout)
 518:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 1190              		.loc 1 518 1 is_stmt 1 view -0
 1191              		.cfi_startproc
 1192              		@ args = 4, pretend = 0, frame = 0
 1193              		@ frame_needed = 0, uses_anonymous_args = 0
 519:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult = USART_eTransmitReceive(pxUSART,
 1194              		.loc 1 519 5 view .LVU330
 518:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult = USART_eTransmitReceive(pxUSART,
 1195              		.loc 1 518 1 is_stmt 0 view .LVU331
 1196 0000 30B5     		push	{r4, r5, lr}
 1197              	.LCFI31:
 1198              		.cfi_def_cfa_offset 12
 1199              		.cfi_offset 4, -12
 1200              		.cfi_offset 5, -8
 1201              		.cfi_offset 14, -4
 1202 0002 83B0     		sub	sp, sp, #12
 1203              	.LCFI32:
 1204              		.cfi_def_cfa_offset 24
 518:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult = USART_eTransmitReceive(pxUSART,
 1205              		.loc 1 518 1 view .LVU332
 1206 0004 0546     		mov	r5, r0
 1207              		.loc 1 519 30 view .LVU333
 1208 0006 069C     		ldr	r4, [sp, #24]
 1209 0008 0094     		str	r4, [sp]
 1210 000a FFF7FEFF 		bl	USART_eTransmitReceive
 1211              	.LVL89:
 520:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             pvTxData, pvRxData, usLength, ulTimeout);
 521:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 522:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (eResult == XPD_OK)
 1212              		.loc 1 522 5 is_stmt 1 view .LVU334
 1213              		.loc 1 522 8 is_stmt 0 view .LVU335
 1214 000e 0446     		mov	r4, r0
 1215 0010 10B1     		cbz	r0, .L113
 1216              	.LVL90:
 523:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 524:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* wait for the last transmission to finish */
 525:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         eResult = XPD_eWaitForDiff(&(pxUSART->Inst->ISR),
 526:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                 USART_ISR_TC, 0, &ulTimeout);
 527:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 528:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 529:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     return eResult;
 1217              		.loc 1 529 5 is_stmt 1 view .LVU336
 530:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 1218              		.loc 1 530 1 is_stmt 0 view .LVU337
 1219 0012 2046     		mov	r0, r4
 1220 0014 03B0     		add	sp, sp, #12
 1221              	.LCFI33:
 1222              		.cfi_remember_state
 1223              		.cfi_def_cfa_offset 12
 1224              		@ sp needed
 1225 0016 30BD     		pop	{r4, r5, pc}
 1226              	.LVL91:
 1227              	.L113:
 1228              	.LCFI34:
 1229              		.cfi_restore_state
ARM GAS  /tmp/ccgNvlLN.s 			page 41


 525:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                 USART_ISR_TC, 0, &ulTimeout);
 1230              		.loc 1 525 9 is_stmt 1 view .LVU338
 525:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                 USART_ISR_TC, 0, &ulTimeout);
 1231              		.loc 1 525 19 is_stmt 0 view .LVU339
 1232 0018 2D68     		ldr	r5, [r5]
 1233              	.LVL92:
 1234              	.LBB59:
 1235              	.LBB60:
 1236              		.loc 3 146 12 view .LVU340
 1237 001a FFF7FEFF 		bl	XPD_pxTimeService
 1238              	.LVL93:
 1239              		.loc 3 146 12 view .LVU341
 1240 001e 0146     		mov	r1, r0
 1241 0020 2246     		mov	r2, r4
 1242              	.LBE60:
 1243              	.LBE59:
 525:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                 USART_ISR_TC, 0, &ulTimeout);
 1244              		.loc 1 525 19 view .LVU342
 1245 0022 1C35     		adds	r5, r5, #28
 1246              	.LVL94:
 1247              	.LBB62:
 1248              	.LBI59:
 140:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 1249              		.loc 3 140 32 is_stmt 1 view .LVU343
 1250              	.LBB61:
 1251              		.loc 3 146 5 view .LVU344
 1252              		.loc 3 146 12 is_stmt 0 view .LVU345
 1253 0024 06AB     		add	r3, sp, #24
 1254              	.LVL95:
 1255              		.loc 3 146 12 view .LVU346
 1256 0026 CC68     		ldr	r4, [r1, #12]
 1257 0028 4021     		movs	r1, #64
 1258 002a 2846     		mov	r0, r5
 1259 002c A047     		blx	r4
 1260              	.LVL96:
 1261              		.loc 3 146 12 view .LVU347
 1262 002e 0446     		mov	r4, r0
 1263              	.LVL97:
 1264              		.loc 3 146 12 view .LVU348
 1265              	.LBE61:
 1266              	.LBE62:
 529:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 1267              		.loc 1 529 5 is_stmt 1 view .LVU349
 1268              		.loc 1 530 1 is_stmt 0 view .LVU350
 1269 0030 2046     		mov	r0, r4
 1270 0032 03B0     		add	sp, sp, #12
 1271              	.LCFI35:
 1272              		.cfi_def_cfa_offset 12
 1273              		@ sp needed
 1274 0034 30BD     		pop	{r4, r5, pc}
 1275              		.loc 1 530 1 view .LVU351
 1276              		.cfi_endproc
 1277              	.LFE183:
 1279 0036 00BF     		.section	.text.USART_vTransmit_IT,"ax",%progbits
 1280              		.align	1
 1281              		.p2align 2,,3
 1282              		.global	USART_vTransmit_IT
ARM GAS  /tmp/ccgNvlLN.s 			page 42


 1283              		.syntax unified
 1284              		.thumb
 1285              		.thumb_func
 1286              		.fpu fpv4-sp-d16
 1288              	USART_vTransmit_IT:
 1289              	.LVL98:
 1290              	.LFB184:
 531:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 532:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
 533:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Starts interrupt-driven data transmission over USART.
 534:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
 535:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pvTxData: pointer to the data buffer
 536:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param usLength: amount of data transfers
 537:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
 538:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** void USART_vTransmit_IT(
 539:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_HandleType *  pxUSART,
 540:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         void *              pvTxData,
 541:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         uint16_t            usLength)
 542:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 1291              		.loc 1 542 1 is_stmt 1 view -0
 1292              		.cfi_startproc
 1293              		@ args = 0, pretend = 0, frame = 0
 1294              		@ frame_needed = 0, uses_anonymous_args = 0
 1295              		@ link register save eliminated.
 543:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* save stream info */
 544:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.buffer = pvTxData;
 1296              		.loc 1 544 5 view .LVU353
 542:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* save stream info */
 1297              		.loc 1 542 1 is_stmt 0 view .LVU354
 1298 0000 10B4     		push	{r4}
 1299              	.LCFI36:
 1300              		.cfi_def_cfa_offset 4
 1301              		.cfi_offset 4, -4
 545:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = usLength;
 546:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_RESET_ERRORS(pxUSART);
 547:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 548:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* Enable TXE interrupt */
 549:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 |= USART_CR1_TXEIE_TXFNFIE;
 1302              		.loc 1 549 12 view .LVU355
 1303 0002 0468     		ldr	r4, [r0]
 544:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = usLength;
 1304              		.loc 1 544 30 view .LVU356
 1305 0004 0163     		str	r1, [r0, #48]
 545:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = usLength;
 1306              		.loc 1 545 5 is_stmt 1 view .LVU357
 1307              		.loc 1 549 24 is_stmt 0 view .LVU358
 1308 0006 2368     		ldr	r3, [r4]
 545:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = usLength;
 1309              		.loc 1 545 30 view .LVU359
 1310 0008 8286     		strh	r2, [r0, #52]	@ movhi
 546:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1311              		.loc 1 546 5 is_stmt 1 view .LVU360
 1312              		.loc 1 549 5 view .LVU361
 1313              		.loc 1 549 24 is_stmt 0 view .LVU362
 1314 000a 43F08003 		orr	r3, r3, #128
 1315 000e 2360     		str	r3, [r4]
 550:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
ARM GAS  /tmp/ccgNvlLN.s 			page 43


 1316              		.loc 1 550 1 view .LVU363
 1317 0010 5DF8044B 		ldr	r4, [sp], #4
 1318              	.LCFI37:
 1319              		.cfi_restore 4
 1320              		.cfi_def_cfa_offset 0
 1321 0014 7047     		bx	lr
 1322              		.cfi_endproc
 1323              	.LFE184:
 1325 0016 00BF     		.section	.text.USART_vSend_IT,"ax",%progbits
 1326              		.align	1
 1327              		.p2align 2,,3
 1328              		.global	USART_vSend_IT
 1329              		.syntax unified
 1330              		.thumb
 1331              		.thumb_func
 1332              		.fpu fpv4-sp-d16
 1334              	USART_vSend_IT:
 1335              	.LVL99:
 1336              	.LFB185:
 551:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 552:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
 553:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Starts interrupt-driven data transmission over USART.
 554:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
 555:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pvTxData: pointer to the data buffer
 556:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param usLength: amount of data transfers
 557:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
 558:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** void USART_vSend_IT(
 559:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_HandleType *  pxUSART,
 560:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         void *              pvTxData,
 561:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         uint16_t            usLength)
 562:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 1337              		.loc 1 562 1 is_stmt 1 view -0
 1338              		.cfi_startproc
 1339              		@ args = 0, pretend = 0, frame = 0
 1340              		@ frame_needed = 0, uses_anonymous_args = 0
 1341              		@ link register save eliminated.
 563:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* save stream info */
 564:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.buffer = pvTxData;
 1342              		.loc 1 564 5 view .LVU365
 562:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* save stream info */
 1343              		.loc 1 562 1 is_stmt 0 view .LVU366
 1344 0000 10B4     		push	{r4}
 1345              	.LCFI38:
 1346              		.cfi_def_cfa_offset 4
 1347              		.cfi_offset 4, -4
 565:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = usLength;
 566:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_RESET_ERRORS(pxUSART);
 567:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 568:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* Enable TXE and TC interrupts */
 569:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 |= (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE);
 1348              		.loc 1 569 12 view .LVU367
 1349 0002 0468     		ldr	r4, [r0]
 564:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = usLength;
 1350              		.loc 1 564 30 view .LVU368
 1351 0004 0163     		str	r1, [r0, #48]
 565:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = usLength;
 1352              		.loc 1 565 5 is_stmt 1 view .LVU369
ARM GAS  /tmp/ccgNvlLN.s 			page 44


 1353              		.loc 1 569 24 is_stmt 0 view .LVU370
 1354 0006 2368     		ldr	r3, [r4]
 565:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = usLength;
 1355              		.loc 1 565 30 view .LVU371
 1356 0008 8286     		strh	r2, [r0, #52]	@ movhi
 566:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1357              		.loc 1 566 5 is_stmt 1 view .LVU372
 1358              		.loc 1 569 5 view .LVU373
 1359              		.loc 1 569 24 is_stmt 0 view .LVU374
 1360 000a 43F0C003 		orr	r3, r3, #192
 1361 000e 2360     		str	r3, [r4]
 570:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 1362              		.loc 1 570 1 view .LVU375
 1363 0010 5DF8044B 		ldr	r4, [sp], #4
 1364              	.LCFI39:
 1365              		.cfi_restore 4
 1366              		.cfi_def_cfa_offset 0
 1367 0014 7047     		bx	lr
 1368              		.cfi_endproc
 1369              	.LFE185:
 1371 0016 00BF     		.section	.text.USART_vReceive_IT,"ax",%progbits
 1372              		.align	1
 1373              		.p2align 2,,3
 1374              		.global	USART_vReceive_IT
 1375              		.syntax unified
 1376              		.thumb
 1377              		.thumb_func
 1378              		.fpu fpv4-sp-d16
 1380              	USART_vReceive_IT:
 1381              	.LVL100:
 1382              	.LFB186:
 571:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 572:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
 573:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Starts interrupt-driven data reception over USART.
 574:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @note  In synchronous mode the user has to ensure data transmission in order to generate clock.
 575:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
 576:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pvTxData: pointer to the data buffer
 577:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param usLength: amount of data transfers
 578:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
 579:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** void USART_vReceive_IT(
 580:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_HandleType *  pxUSART,
 581:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         void *              pvRxData,
 582:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         uint16_t            usLength)
 583:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 1383              		.loc 1 583 1 is_stmt 1 view -0
 1384              		.cfi_startproc
 1385              		@ args = 0, pretend = 0, frame = 0
 1386              		@ frame_needed = 0, uses_anonymous_args = 0
 1387              		@ link register save eliminated.
 584:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* save stream info */
 585:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.buffer = pvRxData;
 1388              		.loc 1 585 5 view .LVU377
 583:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* save stream info */
 1389              		.loc 1 583 1 is_stmt 0 view .LVU378
 1390 0000 10B4     		push	{r4}
 1391              	.LCFI40:
 1392              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccgNvlLN.s 			page 45


 1393              		.cfi_offset 4, -4
 586:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.length = usLength;
 587:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_RESET_ERRORS(pxUSART);
 588:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 589:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef __XPD_USART_ERROR_DETECT
 590:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_IT_ENABLE(pxUSART, PE);
 591:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 |= USART_CR1_PEIE;
 592:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
 593:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* Enable RXNE interrupt */
 594:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 |= USART_CR1_RXNEIE_RXFNEIE;
 1394              		.loc 1 594 12 view .LVU379
 1395 0002 0468     		ldr	r4, [r0]
 585:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.length = usLength;
 1396              		.loc 1 585 30 view .LVU380
 1397 0004 8162     		str	r1, [r0, #40]
 586:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.length = usLength;
 1398              		.loc 1 586 5 is_stmt 1 view .LVU381
 1399              		.loc 1 594 24 is_stmt 0 view .LVU382
 1400 0006 2368     		ldr	r3, [r4]
 586:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.length = usLength;
 1401              		.loc 1 586 30 view .LVU383
 1402 0008 8285     		strh	r2, [r0, #44]	@ movhi
 587:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1403              		.loc 1 587 5 is_stmt 1 view .LVU384
 1404              		.loc 1 594 5 view .LVU385
 1405              		.loc 1 594 24 is_stmt 0 view .LVU386
 1406 000a 43F02003 		orr	r3, r3, #32
 1407 000e 2360     		str	r3, [r4]
 595:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 1408              		.loc 1 595 1 view .LVU387
 1409 0010 5DF8044B 		ldr	r4, [sp], #4
 1410              	.LCFI41:
 1411              		.cfi_restore 4
 1412              		.cfi_def_cfa_offset 0
 1413 0014 7047     		bx	lr
 1414              		.cfi_endproc
 1415              	.LFE186:
 1417 0016 00BF     		.section	.text.USART_vTransmitReceive_IT,"ax",%progbits
 1418              		.align	1
 1419              		.p2align 2,,3
 1420              		.global	USART_vTransmitReceive_IT
 1421              		.syntax unified
 1422              		.thumb
 1423              		.thumb_func
 1424              		.fpu fpv4-sp-d16
 1426              	USART_vTransmitReceive_IT:
 1427              	.LVL101:
 1428              	.LFB187:
 596:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 597:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
 598:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Starts interrupt-driven full-duplex data transfer over USART.
 599:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
 600:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pvTxData: pointer to the transmitted data buffer
 601:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pvRxData: pointer to the received data buffer
 602:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param usLength: amount of data transfers
 603:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
 604:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** void USART_vTransmitReceive_IT(
ARM GAS  /tmp/ccgNvlLN.s 			page 46


 605:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_HandleType *  pxUSART,
 606:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         void *              pvTxData,
 607:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         void *              pvRxData,
 608:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         uint16_t            usLength)
 609:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 1429              		.loc 1 609 1 is_stmt 1 view -0
 1430              		.cfi_startproc
 1431              		@ args = 0, pretend = 0, frame = 0
 1432              		@ frame_needed = 0, uses_anonymous_args = 0
 1433              		@ link register save eliminated.
 610:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* save stream info */
 611:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.buffer = pvTxData;
 1434              		.loc 1 611 5 view .LVU389
 609:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* save stream info */
 1435              		.loc 1 609 1 is_stmt 0 view .LVU390
 1436 0000 30B4     		push	{r4, r5}
 1437              	.LCFI42:
 1438              		.cfi_def_cfa_offset 8
 1439              		.cfi_offset 4, -8
 1440              		.cfi_offset 5, -4
 612:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = usLength;
 613:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.buffer = pvRxData;
 614:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.length = usLength;
 615:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_RESET_ERRORS(pxUSART);
 616:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 617:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef __XPD_USART_ERROR_DETECT
 618:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 |= USART_CR1_PEIE;
 619:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
 620:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* Enable TXE, RXNE interrupt */
 621:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 |= USART_CR1_RXNEIE_RXFNEIE | USART_CR1_TXEIE_TXFNFIE;
 1441              		.loc 1 621 12 view .LVU391
 1442 0002 0568     		ldr	r5, [r0]
 612:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = usLength;
 1443              		.loc 1 612 30 view .LVU392
 1444 0004 8386     		strh	r3, [r0, #52]	@ movhi
 1445              		.loc 1 621 24 view .LVU393
 1446 0006 2C68     		ldr	r4, [r5]
 614:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_RESET_ERRORS(pxUSART);
 1447              		.loc 1 614 30 view .LVU394
 1448 0008 8385     		strh	r3, [r0, #44]	@ movhi
 1449              		.loc 1 621 24 view .LVU395
 1450 000a 44F0A004 		orr	r4, r4, #160
 611:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = usLength;
 1451              		.loc 1 611 30 view .LVU396
 1452 000e 0163     		str	r1, [r0, #48]
 612:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = usLength;
 1453              		.loc 1 612 5 is_stmt 1 view .LVU397
 613:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.length = usLength;
 1454              		.loc 1 613 5 view .LVU398
 613:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.length = usLength;
 1455              		.loc 1 613 30 is_stmt 0 view .LVU399
 1456 0010 8262     		str	r2, [r0, #40]
 614:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_RESET_ERRORS(pxUSART);
 1457              		.loc 1 614 5 is_stmt 1 view .LVU400
 615:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1458              		.loc 1 615 5 view .LVU401
 1459              		.loc 1 621 5 view .LVU402
ARM GAS  /tmp/ccgNvlLN.s 			page 47


 1460              		.loc 1 621 24 is_stmt 0 view .LVU403
 1461 0012 2C60     		str	r4, [r5]
 622:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 623:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 1462              		.loc 1 623 1 view .LVU404
 1463 0014 30BC     		pop	{r4, r5}
 1464              	.LCFI43:
 1465              		.cfi_restore 5
 1466              		.cfi_restore 4
 1467              		.cfi_def_cfa_offset 0
 1468 0016 7047     		bx	lr
 1469              		.cfi_endproc
 1470              	.LFE187:
 1472              		.section	.text.USART_vSendReceive_IT,"ax",%progbits
 1473              		.align	1
 1474              		.p2align 2,,3
 1475              		.global	USART_vSendReceive_IT
 1476              		.syntax unified
 1477              		.thumb
 1478              		.thumb_func
 1479              		.fpu fpv4-sp-d16
 1481              	USART_vSendReceive_IT:
 1482              	.LVL102:
 1483              	.LFB188:
 624:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 625:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
 626:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Starts interrupt-driven full-duplex data transfer over USART.
 627:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
 628:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pvTxData: pointer to the transmitted data buffer
 629:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pvRxData: pointer to the received data buffer
 630:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param usLength: amount of data transfers
 631:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
 632:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** void USART_vSendReceive_IT(
 633:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_HandleType *  pxUSART,
 634:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         void *              pvTxData,
 635:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         void *              pvRxData,
 636:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         uint16_t            usLength)
 637:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 1484              		.loc 1 637 1 is_stmt 1 view -0
 1485              		.cfi_startproc
 1486              		@ args = 0, pretend = 0, frame = 0
 1487              		@ frame_needed = 0, uses_anonymous_args = 0
 1488              		@ link register save eliminated.
 638:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* save stream info */
 639:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.buffer = pvTxData;
 1489              		.loc 1 639 5 view .LVU406
 637:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* save stream info */
 1490              		.loc 1 637 1 is_stmt 0 view .LVU407
 1491 0000 30B4     		push	{r4, r5}
 1492              	.LCFI44:
 1493              		.cfi_def_cfa_offset 8
 1494              		.cfi_offset 4, -8
 1495              		.cfi_offset 5, -4
 640:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = usLength;
 641:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.buffer = pvRxData;
 642:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.length = usLength;
 643:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_RESET_ERRORS(pxUSART);
ARM GAS  /tmp/ccgNvlLN.s 			page 48


 644:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 645:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef __XPD_USART_ERROR_DETECT
 646:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 |= USART_CR1_PEIE;
 647:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
 648:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* Enable TXE, TC, RXNE interrupt */
 649:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 |= USART_CR1_RXNEIE_RXFNEIE | USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE;
 1496              		.loc 1 649 12 view .LVU408
 1497 0002 0568     		ldr	r5, [r0]
 640:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = usLength;
 1498              		.loc 1 640 30 view .LVU409
 1499 0004 8386     		strh	r3, [r0, #52]	@ movhi
 1500              		.loc 1 649 24 view .LVU410
 1501 0006 2C68     		ldr	r4, [r5]
 642:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_RESET_ERRORS(pxUSART);
 1502              		.loc 1 642 30 view .LVU411
 1503 0008 8385     		strh	r3, [r0, #44]	@ movhi
 1504              		.loc 1 649 24 view .LVU412
 1505 000a 44F0E004 		orr	r4, r4, #224
 639:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = usLength;
 1506              		.loc 1 639 30 view .LVU413
 1507 000e 0163     		str	r1, [r0, #48]
 640:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = usLength;
 1508              		.loc 1 640 5 is_stmt 1 view .LVU414
 641:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.length = usLength;
 1509              		.loc 1 641 5 view .LVU415
 641:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.length = usLength;
 1510              		.loc 1 641 30 is_stmt 0 view .LVU416
 1511 0010 8262     		str	r2, [r0, #40]
 642:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_RESET_ERRORS(pxUSART);
 1512              		.loc 1 642 5 is_stmt 1 view .LVU417
 643:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1513              		.loc 1 643 5 view .LVU418
 1514              		.loc 1 649 5 view .LVU419
 1515              		.loc 1 649 24 is_stmt 0 view .LVU420
 1516 0012 2C60     		str	r4, [r5]
 650:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 1517              		.loc 1 650 1 view .LVU421
 1518 0014 30BC     		pop	{r4, r5}
 1519              	.LCFI45:
 1520              		.cfi_restore 5
 1521              		.cfi_restore 4
 1522              		.cfi_def_cfa_offset 0
 1523 0016 7047     		bx	lr
 1524              		.cfi_endproc
 1525              	.LFE188:
 1527              		.section	.text.USART_vIRQHandler,"ax",%progbits
 1528              		.align	1
 1529              		.p2align 2,,3
 1530              		.global	USART_vIRQHandler
 1531              		.syntax unified
 1532              		.thumb
 1533              		.thumb_func
 1534              		.fpu fpv4-sp-d16
 1536              	USART_vIRQHandler:
 1537              	.LVL103:
 1538              	.LFB189:
 651:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
ARM GAS  /tmp/ccgNvlLN.s 			page 49


 652:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
 653:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief USART transfer interrupt handler that provides handle callbacks.
 654:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
 655:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
 656:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** void USART_vIRQHandler(USART_HandleType * pxUSART)
 657:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 1539              		.loc 1 657 1 is_stmt 1 view -0
 1540              		.cfi_startproc
 1541              		@ args = 0, pretend = 0, frame = 0
 1542              		@ frame_needed = 0, uses_anonymous_args = 0
 658:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulSR  = pxUSART->Inst->ISR;
 1543              		.loc 1 658 5 view .LVU423
 657:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulSR  = pxUSART->Inst->ISR;
 1544              		.loc 1 657 1 is_stmt 0 view .LVU424
 1545 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1546              	.LCFI46:
 1547              		.cfi_def_cfa_offset 24
 1548              		.cfi_offset 4, -24
 1549              		.cfi_offset 5, -20
 1550              		.cfi_offset 6, -16
 1551              		.cfi_offset 7, -12
 1552              		.cfi_offset 8, -8
 1553              		.cfi_offset 14, -4
 657:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulSR  = pxUSART->Inst->ISR;
 1554              		.loc 1 657 1 view .LVU425
 1555 0004 0446     		mov	r4, r0
 1556              		.loc 1 658 29 view .LVU426
 1557 0006 0068     		ldr	r0, [r0]
 1558              	.LVL104:
 1559              		.loc 1 658 14 view .LVU427
 1560 0008 C669     		ldr	r6, [r0, #28]
 1561              	.LVL105:
 659:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulCR1 = pxUSART->Inst->CR1;
 1562              		.loc 1 659 5 is_stmt 1 view .LVU428
 1563              		.loc 1 659 14 is_stmt 0 view .LVU429
 1564 000a 0568     		ldr	r5, [r0]
 1565              	.LVL106:
 660:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulCR2 = pxUSART->Inst->CR2;
 1566              		.loc 1 660 5 is_stmt 1 view .LVU430
 661:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulCR3 = pxUSART->Inst->CR3;
 662:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 663:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef __XPD_USART_ERROR_DETECT
 664:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* parity error */
 665:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (((ulSR & USART_ISR_PE)) != 0) && ((ulCR1 & USART_CR1_PEIE) != 0))
 666:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 667:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Errors |= USART_ERROR_PARITY;
 668:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->ISR &= ~USART_ISR_PE;
 669:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 670:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* channel errors */
 671:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if ((ulCR3 & USART_CR3_EIE) != 0)
 672:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 673:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         if ((ulSR & USART_ISR_NE) != 0)
 674:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 675:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             pxUSART->Errors |= USART_ERROR_NOISE;
 676:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             pxUSART->Inst->ISR &= ~USART_ISR_NE;
 677:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         }
 678:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         if ((ulSR & USART_ISR_FE != 0)
ARM GAS  /tmp/ccgNvlLN.s 			page 50


 679:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 680:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             pxUSART->Errors |= USART_ERROR_FRAME;
 681:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             pxUSART->Inst->ISR &= ~USART_ISR_FE;
 682:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         }
 683:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         if ((ulSR & USART_STATF(ORE)) != 0)
 684:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 685:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             pxUSART->Errors |= USART_ERROR_OVERRUN;
 686:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             pxUSART->Inst->ISR &= ~USART_ISR_ORE;
 687:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         }
 688:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 689:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (pxUSART->Errors != USART_ERROR_NONE)
 690:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 691:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         XPD_SAFE_CALLBACK(pxUSART->Callbacks.Error, pxUSART);
 692:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 693:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
 694:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 695:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* successful reception */
 696:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (((ulSR & USART_ISR_RXNE_RXFNE) != 0) && ((ulCR1 & USART_CR1_RXNEIE) != 0))
 1567              		.loc 1 696 8 is_stmt 0 view .LVU431
 1568 000c B206     		lsls	r2, r6, #26
 660:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulCR2 = pxUSART->Inst->CR2;
 1569              		.loc 1 660 14 view .LVU432
 1570 000e D0F80480 		ldr	r8, [r0, #4]
 1571              	.LVL107:
 661:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulCR3 = pxUSART->Inst->CR3;
 1572              		.loc 1 661 5 is_stmt 1 view .LVU433
 661:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulCR3 = pxUSART->Inst->CR3;
 1573              		.loc 1 661 14 is_stmt 0 view .LVU434
 1574 0012 8768     		ldr	r7, [r0, #8]
 1575              	.LVL108:
 1576              		.loc 1 696 5 is_stmt 1 view .LVU435
 1577              		.loc 1 696 8 is_stmt 0 view .LVU436
 1578 0014 01D5     		bpl	.L126
 1579              		.loc 1 696 46 discriminator 1 view .LVU437
 1580 0016 AB06     		lsls	r3, r5, #26
 1581 0018 4FD4     		bmi	.L194
 1582              	.L126:
 697:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 698:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         XPD_vReadToStream((const uint32_t*)&USART_RXDR(pxUSART), &pxUSART->RxStream);
 699:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 700:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* End of reception */
 701:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         if (pxUSART->RxStream.length == 0)
 702:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 703:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             pxUSART->Inst->CR1 &= ~USART_CR1_RXNEIE_RXFNEIE;
 704:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef __XPD_USART_ERROR_DETECT
 705:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             pxUSART->Inst->CR1 &= ~USART_CR1_PEIE;
 706:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
 707:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 708:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             /* reception finished callback */
 709:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             XPD_SAFE_CALLBACK(pxUSART->Callbacks.Receive, pxUSART);
 1583              		.loc 1 709 13 is_stmt 1 discriminator 3 view .LVU438
 710:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         }
 711:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 712:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 713:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* successful transmission */
 714:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (((ulSR & USART_ISR_TXE_TXFNF) != 0) && ((ulCR1 & USART_CR1_TXEIE) != 0))
 1584              		.loc 1 714 5 discriminator 3 view .LVU439
ARM GAS  /tmp/ccgNvlLN.s 			page 51


 1585              		.loc 1 714 8 is_stmt 0 discriminator 3 view .LVU440
 1586 001a 3106     		lsls	r1, r6, #24
 1587 001c 01D5     		bpl	.L128
 1588              		.loc 1 714 45 discriminator 1 view .LVU441
 1589 001e 2A06     		lsls	r2, r5, #24
 1590 0020 5ED4     		bmi	.L195
 1591              	.L128:
 715:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 716:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         XPD_vWriteFromStream((uint32_t*)&USART_TXDR(pxUSART), &pxUSART->TxStream);
 717:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 718:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* last transmission, disable TXE */
 719:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         if (pxUSART->TxStream.length == 0)
 720:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 721:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             pxUSART->Inst->CR1 &= ~USART_CR1_TXEIE;
 722:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 723:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             /* callback if transmit completion isn't waited for */
 724:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             if ((ulCR1 & USART_CR1_TCIE) != 0)
 725:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             {
 726:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                 XPD_SAFE_CALLBACK(pxUSART->Callbacks.Transmit, pxUSART);
 727:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             }
 728:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         }
 729:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 730:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 731:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* last element in data stream is sent successfully */
 732:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     else if (((ulSR & USART_ISR_TC) != 0) && ((ulCR1 & USART_CR1_TCIE) != 0))
 1592              		.loc 1 732 10 is_stmt 1 view .LVU442
 1593              		.loc 1 732 13 is_stmt 0 view .LVU443
 1594 0022 7006     		lsls	r0, r6, #25
 1595 0024 10D5     		bpl	.L130
 1596              		.loc 1 732 43 discriminator 1 view .LVU444
 1597 0026 6906     		lsls	r1, r5, #25
 1598 0028 0ED5     		bpl	.L130
 733:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 734:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->ISR &= ~USART_ISR_TC;
 1599              		.loc 1 734 9 is_stmt 1 view .LVU445
 1600              		.loc 1 734 16 is_stmt 0 view .LVU446
 1601 002a 2368     		ldr	r3, [r4]
 735:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 736:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* data is successfully sent */
 737:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         if (pxUSART->TxStream.length == 0)
 1602              		.loc 1 737 12 view .LVU447
 1603 002c A18E     		ldrh	r1, [r4, #52]
 734:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1604              		.loc 1 734 28 view .LVU448
 1605 002e DA69     		ldr	r2, [r3, #28]
 1606 0030 22F04002 		bic	r2, r2, #64
 1607 0034 DA61     		str	r2, [r3, #28]
 1608              		.loc 1 737 9 is_stmt 1 view .LVU449
 1609              		.loc 1 737 12 is_stmt 0 view .LVU450
 1610 0036 39B9     		cbnz	r1, .L130
 738:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 739:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             pxUSART->Inst->CR1 &= ~USART_CR1_TCIE;
 1611              		.loc 1 739 13 is_stmt 1 view .LVU451
 1612              		.loc 1 739 32 is_stmt 0 view .LVU452
 1613 0038 1A68     		ldr	r2, [r3]
 740:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 741:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             /* transmission finished callback */
ARM GAS  /tmp/ccgNvlLN.s 			page 52


 742:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             XPD_SAFE_CALLBACK(pxUSART->Callbacks.Transmit, pxUSART);
 1614              		.loc 1 742 13 view .LVU453
 1615 003a E168     		ldr	r1, [r4, #12]
 739:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1616              		.loc 1 739 32 view .LVU454
 1617 003c 22F04002 		bic	r2, r2, #64
 1618 0040 1A60     		str	r2, [r3]
 1619              		.loc 1 742 13 is_stmt 1 view .LVU455
 1620              		.loc 1 742 13 view .LVU456
 1621 0042 09B1     		cbz	r1, .L130
 1622              		.loc 1 742 13 discriminator 1 view .LVU457
 1623 0044 2046     		mov	r0, r4
 1624 0046 8847     		blx	r1
 1625              	.LVL109:
 1626              	.L130:
 1627              		.loc 1 742 13 discriminator 3 view .LVU458
 743:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         }
 744:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 745:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 746:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* IDLE detected */
 747:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (((ulSR & USART_ISR_IDLE) != 0) && ((ulCR1 & USART_CR1_IDLEIE) != 0))
 1628              		.loc 1 747 5 discriminator 3 view .LVU459
 1629              		.loc 1 747 8 is_stmt 0 discriminator 3 view .LVU460
 1630 0048 F206     		lsls	r2, r6, #27
 1631 004a 01D5     		bpl	.L133
 1632              		.loc 1 747 40 discriminator 1 view .LVU461
 1633 004c EB06     		lsls	r3, r5, #27
 1634 004e 29D4     		bmi	.L196
 1635              	.L133:
 748:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 749:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->ISR &= ~USART_ISR_IDLE;
 750:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 751:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         XPD_SAFE_CALLBACK(pxUSART->Callbacks.Idle, pxUSART);
 1636              		.loc 1 751 9 is_stmt 1 discriminator 3 view .LVU462
 752:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 753:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 754:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* LIN break detected */
 755:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (((ulSR & USART_ISR_LBD) != 0) && ((ulCR2 & USART_CR2_LBDIE) != 0))
 1637              		.loc 1 755 5 discriminator 3 view .LVU463
 1638              		.loc 1 755 8 is_stmt 0 discriminator 3 view .LVU464
 1639 0050 F505     		lsls	r5, r6, #23
 1640              	.LVL110:
 1641              		.loc 1 755 8 discriminator 3 view .LVU465
 1642 0052 02D5     		bpl	.L136
 1643              		.loc 1 755 39 discriminator 1 view .LVU466
 1644 0054 18F0400F 		tst	r8, #64
 1645 0058 19D1     		bne	.L197
 1646              	.L136:
 756:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 757:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->ISR &= ~USART_ISR_LBDF;
 758:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 759:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         XPD_SAFE_CALLBACK(pxUSART->Callbacks.Break, pxUSART);
 1647              		.loc 1 759 9 is_stmt 1 discriminator 3 view .LVU467
 760:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 761:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 762:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* CTS detected */
 763:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (((ulSR & USART_ISR_CTS) != 0) && ((ulCR3 & USART_CR3_CTSIE) != 0))
ARM GAS  /tmp/ccgNvlLN.s 			page 53


 1648              		.loc 1 763 5 discriminator 3 view .LVU468
 1649              		.loc 1 763 8 is_stmt 0 discriminator 3 view .LVU469
 1650 005a 7005     		lsls	r0, r6, #21
 1651 005c 01D5     		bpl	.L139
 1652              		.loc 1 763 39 discriminator 1 view .LVU470
 1653 005e 7905     		lsls	r1, r7, #21
 1654 0060 0AD4     		bmi	.L198
 1655              	.L139:
 764:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 765:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->ISR &= ~USART_ISR_CTSIF;
 766:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 767:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         XPD_SAFE_CALLBACK(pxUSART->Callbacks.ClearToSend, pxUSART);
 1656              		.loc 1 767 9 is_stmt 1 discriminator 3 view .LVU471
 768:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 769:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 770:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #if (__USART_PERIPHERAL_VERSION > 2)
 771:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* UART wakeup from Stop mode interrupt occurred */
 772:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if(((ulSR & USART_ISR_WUF) != 0) && ((ulCR3 & USART_CR3_WUFIE) != 0))
 1657              		.loc 1 772 5 discriminator 3 view .LVU472
 1658              		.loc 1 772 7 is_stmt 0 discriminator 3 view .LVU473
 1659 0062 F202     		lsls	r2, r6, #11
 1660 0064 06D5     		bpl	.L124
 1661              		.loc 1 772 38 discriminator 1 view .LVU474
 1662 0066 7B02     		lsls	r3, r7, #9
 1663 0068 04D5     		bpl	.L124
 773:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 774:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->ISR &= ~USART_ISR_WUF;
 1664              		.loc 1 774 9 is_stmt 1 view .LVU475
 1665              		.loc 1 774 16 is_stmt 0 view .LVU476
 1666 006a 2268     		ldr	r2, [r4]
 1667              		.loc 1 774 28 view .LVU477
 1668 006c D369     		ldr	r3, [r2, #28]
 1669 006e 23F48013 		bic	r3, r3, #1048576
 1670 0072 D361     		str	r3, [r2, #28]
 1671              	.L124:
 775:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 776:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
 777:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 1672              		.loc 1 777 1 view .LVU478
 1673 0074 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1674              	.LVL111:
 1675              	.L198:
 765:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1676              		.loc 1 765 9 is_stmt 1 view .LVU479
 765:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1677              		.loc 1 765 16 is_stmt 0 view .LVU480
 1678 0078 2268     		ldr	r2, [r4]
 767:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 1679              		.loc 1 767 9 view .LVU481
 1680 007a E169     		ldr	r1, [r4, #28]
 765:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1681              		.loc 1 765 28 view .LVU482
 1682 007c D369     		ldr	r3, [r2, #28]
 1683 007e 23F40073 		bic	r3, r3, #512
 1684 0082 D361     		str	r3, [r2, #28]
 767:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 1685              		.loc 1 767 9 is_stmt 1 view .LVU483
ARM GAS  /tmp/ccgNvlLN.s 			page 54


 767:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 1686              		.loc 1 767 9 view .LVU484
 1687 0084 0029     		cmp	r1, #0
 1688 0086 ECD0     		beq	.L139
 767:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 1689              		.loc 1 767 9 discriminator 1 view .LVU485
 1690 0088 2046     		mov	r0, r4
 1691 008a 8847     		blx	r1
 1692              	.LVL112:
 1693 008c E9E7     		b	.L139
 1694              	.L197:
 757:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1695              		.loc 1 757 9 view .LVU486
 757:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1696              		.loc 1 757 16 is_stmt 0 view .LVU487
 1697 008e 2268     		ldr	r2, [r4]
 759:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 1698              		.loc 1 759 9 view .LVU488
 1699 0090 6169     		ldr	r1, [r4, #20]
 757:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1700              		.loc 1 757 28 view .LVU489
 1701 0092 D369     		ldr	r3, [r2, #28]
 1702 0094 23F48073 		bic	r3, r3, #256
 1703 0098 D361     		str	r3, [r2, #28]
 759:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 1704              		.loc 1 759 9 is_stmt 1 view .LVU490
 759:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 1705              		.loc 1 759 9 view .LVU491
 1706 009a 0029     		cmp	r1, #0
 1707 009c DDD0     		beq	.L136
 759:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 1708              		.loc 1 759 9 discriminator 1 view .LVU492
 1709 009e 2046     		mov	r0, r4
 1710 00a0 8847     		blx	r1
 1711              	.LVL113:
 1712 00a2 DAE7     		b	.L136
 1713              	.LVL114:
 1714              	.L196:
 749:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1715              		.loc 1 749 9 view .LVU493
 749:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1716              		.loc 1 749 16 is_stmt 0 view .LVU494
 1717 00a4 2268     		ldr	r2, [r4]
 751:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 1718              		.loc 1 751 9 view .LVU495
 1719 00a6 A169     		ldr	r1, [r4, #24]
 749:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1720              		.loc 1 749 28 view .LVU496
 1721 00a8 D369     		ldr	r3, [r2, #28]
 1722 00aa 23F01003 		bic	r3, r3, #16
 1723 00ae D361     		str	r3, [r2, #28]
 751:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 1724              		.loc 1 751 9 is_stmt 1 view .LVU497
 751:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 1725              		.loc 1 751 9 view .LVU498
 1726 00b0 0029     		cmp	r1, #0
 1727 00b2 CDD0     		beq	.L133
ARM GAS  /tmp/ccgNvlLN.s 			page 55


 751:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 1728              		.loc 1 751 9 discriminator 1 view .LVU499
 1729 00b4 2046     		mov	r0, r4
 1730 00b6 8847     		blx	r1
 1731              	.LVL115:
 1732 00b8 CAE7     		b	.L133
 1733              	.L194:
 698:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1734              		.loc 1 698 9 view .LVU500
 1735 00ba 2430     		adds	r0, r0, #36
 1736 00bc 04F12801 		add	r1, r4, #40
 1737 00c0 FFF7FEFF 		bl	XPD_vReadToStream
 1738              	.LVL116:
 701:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 1739              		.loc 1 701 9 view .LVU501
 701:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 1740              		.loc 1 701 12 is_stmt 0 view .LVU502
 1741 00c4 A38D     		ldrh	r3, [r4, #44]
 1742 00c6 002B     		cmp	r3, #0
 1743 00c8 A7D1     		bne	.L126
 703:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef __XPD_USART_ERROR_DETECT
 1744              		.loc 1 703 13 is_stmt 1 view .LVU503
 703:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef __XPD_USART_ERROR_DETECT
 1745              		.loc 1 703 20 is_stmt 0 view .LVU504
 1746 00ca 2268     		ldr	r2, [r4]
 709:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         }
 1747              		.loc 1 709 13 view .LVU505
 1748 00cc 2169     		ldr	r1, [r4, #16]
 703:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef __XPD_USART_ERROR_DETECT
 1749              		.loc 1 703 32 view .LVU506
 1750 00ce 1368     		ldr	r3, [r2]
 1751 00d0 23F02003 		bic	r3, r3, #32
 1752 00d4 1360     		str	r3, [r2]
 709:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         }
 1753              		.loc 1 709 13 is_stmt 1 view .LVU507
 709:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         }
 1754              		.loc 1 709 13 view .LVU508
 1755 00d6 0029     		cmp	r1, #0
 1756 00d8 9FD0     		beq	.L126
 709:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         }
 1757              		.loc 1 709 13 discriminator 1 view .LVU509
 1758 00da 2046     		mov	r0, r4
 1759 00dc 8847     		blx	r1
 1760              	.LVL117:
 1761 00de 9CE7     		b	.L126
 1762              	.L195:
 716:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1763              		.loc 1 716 9 view .LVU510
 1764 00e0 2146     		mov	r1, r4
 716:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1765              		.loc 1 716 41 is_stmt 0 view .LVU511
 1766 00e2 51F8300B 		ldr	r0, [r1], #48
 716:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1767              		.loc 1 716 9 view .LVU512
 1768 00e6 2830     		adds	r0, r0, #40
 1769 00e8 FFF7FEFF 		bl	XPD_vWriteFromStream
 1770              	.LVL118:
ARM GAS  /tmp/ccgNvlLN.s 			page 56


 719:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 1771              		.loc 1 719 9 is_stmt 1 view .LVU513
 719:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 1772              		.loc 1 719 12 is_stmt 0 view .LVU514
 1773 00ec A38E     		ldrh	r3, [r4, #52]
 1774 00ee 002B     		cmp	r3, #0
 1775 00f0 AAD1     		bne	.L130
 721:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1776              		.loc 1 721 13 is_stmt 1 view .LVU515
 721:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1777              		.loc 1 721 20 is_stmt 0 view .LVU516
 1778 00f2 2268     		ldr	r2, [r4]
 721:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1779              		.loc 1 721 32 view .LVU517
 1780 00f4 1368     		ldr	r3, [r2]
 1781 00f6 23F08003 		bic	r3, r3, #128
 1782 00fa 1360     		str	r3, [r2]
 724:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             {
 1783              		.loc 1 724 13 is_stmt 1 view .LVU518
 724:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             {
 1784              		.loc 1 724 16 is_stmt 0 view .LVU519
 1785 00fc 6B06     		lsls	r3, r5, #25
 1786 00fe A3D5     		bpl	.L130
 726:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             }
 1787              		.loc 1 726 17 is_stmt 1 view .LVU520
 726:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             }
 1788              		.loc 1 726 17 view .LVU521
 1789 0100 E368     		ldr	r3, [r4, #12]
 1790 0102 002B     		cmp	r3, #0
 1791 0104 A0D0     		beq	.L130
 726:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             }
 1792              		.loc 1 726 17 discriminator 1 view .LVU522
 1793 0106 2046     		mov	r0, r4
 1794 0108 9847     		blx	r3
 1795              	.LVL119:
 1796 010a 9DE7     		b	.L130
 1797              		.cfi_endproc
 1798              	.LFE189:
 1800              		.section	.text.USART_eTransmit_DMA,"ax",%progbits
 1801              		.align	1
 1802              		.p2align 2,,3
 1803              		.global	USART_eTransmit_DMA
 1804              		.syntax unified
 1805              		.thumb
 1806              		.thumb_func
 1807              		.fpu fpv4-sp-d16
 1809              	USART_eTransmit_DMA:
 1810              	.LVL120:
 1811              	.LFB190:
 778:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 779:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
 780:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Starts DMA-managed data transmission over USART.
 781:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
 782:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pvTxData: pointer to the data buffer
 783:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param usLength: amount of data transfers
 784:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @return BUSY if DMA is in use, OK if transfer is started
 785:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
ARM GAS  /tmp/ccgNvlLN.s 			page 57


 786:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** XPD_ReturnType USART_eTransmit_DMA(
 787:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_HandleType *  pxUSART,
 788:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         void *              pvTxData,
 789:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         uint16_t            usLength)
 790:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 1812              		.loc 1 790 1 view -0
 1813              		.cfi_startproc
 1814              		@ args = 0, pretend = 0, frame = 0
 1815              		@ frame_needed = 0, uses_anonymous_args = 0
 1816              		.loc 1 790 1 is_stmt 0 view .LVU524
 1817 0000 38B5     		push	{r3, r4, r5, lr}
 1818              	.LCFI47:
 1819              		.cfi_def_cfa_offset 16
 1820              		.cfi_offset 3, -16
 1821              		.cfi_offset 4, -12
 1822              		.cfi_offset 5, -8
 1823              		.cfi_offset 14, -4
 1824              		.loc 1 790 1 view .LVU525
 1825 0002 0446     		mov	r4, r0
 791:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult;
 1826              		.loc 1 791 5 is_stmt 1 view .LVU526
 792:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 793:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* save stream info */
 794:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.buffer = pvTxData;
 1827              		.loc 1 794 5 view .LVU527
 790:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult;
 1828              		.loc 1 790 1 is_stmt 0 view .LVU528
 1829 0004 1346     		mov	r3, r2
 795:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = usLength;
 796:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 797:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* Set up DMA for transfer */
 798:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     eResult = DMA_eStart_IT(pxUSART->DMA.Transmit,
 799:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             (void*)&USART_TXDR(pxUSART), pvTxData, usLength);
 1830              		.loc 1 799 20 view .LVU529
 1831 0006 0068     		ldr	r0, [r0]
 1832              	.LVL121:
 798:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             (void*)&USART_TXDR(pxUSART), pvTxData, usLength);
 1833              		.loc 1 798 15 view .LVU530
 1834 0008 0A46     		mov	r2, r1
 1835              	.LVL122:
 794:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = usLength;
 1836              		.loc 1 794 30 view .LVU531
 1837 000a 2163     		str	r1, [r4, #48]
 795:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = usLength;
 1838              		.loc 1 795 5 is_stmt 1 view .LVU532
 795:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = usLength;
 1839              		.loc 1 795 30 is_stmt 0 view .LVU533
 1840 000c A386     		strh	r3, [r4, #52]	@ movhi
 798:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             (void*)&USART_TXDR(pxUSART), pvTxData, usLength);
 1841              		.loc 1 798 5 is_stmt 1 view .LVU534
 798:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             (void*)&USART_TXDR(pxUSART), pvTxData, usLength);
 1842              		.loc 1 798 15 is_stmt 0 view .LVU535
 1843 000e 00F12801 		add	r1, r0, #40
 1844              	.LVL123:
 798:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             (void*)&USART_TXDR(pxUSART), pvTxData, usLength);
 1845              		.loc 1 798 15 view .LVU536
 1846 0012 206A     		ldr	r0, [r4, #32]
ARM GAS  /tmp/ccgNvlLN.s 			page 58


 1847 0014 FFF7FEFF 		bl	DMA_eStart_IT
 1848              	.LVL124:
 800:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 801:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (eResult == XPD_OK)
 1849              		.loc 1 801 5 is_stmt 1 view .LVU537
 1850              		.loc 1 801 8 is_stmt 0 view .LVU538
 1851 0018 60B9     		cbnz	r0, .L200
 1852              	.LVL125:
 1853              	.LBB65:
 1854              	.LBI65:
 786:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_HandleType *  pxUSART,
 1855              		.loc 1 786 16 is_stmt 1 view .LVU539
 1856              	.LBB66:
 802:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 803:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* Set the callback owner */
 804:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->DMA.Transmit->Owner = pxUSART;
 1857              		.loc 1 804 9 view .LVU540
 805:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 806:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* Set the DMA transfer callbacks */
 807:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->DMA.Transmit->Callbacks.Complete     = USART_prvDmaTransmitRedirect;
 808:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef __XPD_DMA_ERROR_DETECT
 809:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->DMA.Transmit->Callbacks.Error        = USART_prvDmaErrorRedirect;
 810:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
 811:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_RESET_ERRORS(pxUSART);
 812:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 813:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->ISR &= ~USART_ISR_TC;
 1858              		.loc 1 813 16 is_stmt 0 view .LVU541
 1859 001a 2368     		ldr	r3, [r4]
 804:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1860              		.loc 1 804 21 view .LVU542
 1861 001c 216A     		ldr	r1, [r4, #32]
 1862              		.loc 1 813 28 view .LVU543
 1863 001e DA69     		ldr	r2, [r3, #28]
 807:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef __XPD_DMA_ERROR_DETECT
 1864              		.loc 1 807 55 view .LVU544
 1865 0020 054D     		ldr	r5, .L202
 1866              		.loc 1 813 28 view .LVU545
 1867 0022 22F04002 		bic	r2, r2, #64
 804:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1868              		.loc 1 804 38 view .LVU546
 1869 0026 4C61     		str	r4, [r1, #20]
 807:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef __XPD_DMA_ERROR_DETECT
 1870              		.loc 1 807 9 is_stmt 1 view .LVU547
 807:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef __XPD_DMA_ERROR_DETECT
 1871              		.loc 1 807 55 is_stmt 0 view .LVU548
 1872 0028 CD60     		str	r5, [r1, #12]
 811:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1873              		.loc 1 811 9 is_stmt 1 view .LVU549
 1874              		.loc 1 813 9 view .LVU550
 1875              		.loc 1 813 28 is_stmt 0 view .LVU551
 1876 002a DA61     		str	r2, [r3, #28]
 814:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 815:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->CR3 |= USART_CR3_DMAT;
 1877              		.loc 1 815 9 is_stmt 1 view .LVU552
 1878              		.loc 1 815 28 is_stmt 0 view .LVU553
 1879 002c 9A68     		ldr	r2, [r3, #8]
 1880 002e 42F08002 		orr	r2, r2, #128
ARM GAS  /tmp/ccgNvlLN.s 			page 59


 1881 0032 9A60     		str	r2, [r3, #8]
 1882              	.LVL126:
 1883              	.L200:
 1884              		.loc 1 815 28 view .LVU554
 1885              	.LBE66:
 1886              	.LBE65:
 816:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 817:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     return eResult;
 1887              		.loc 1 817 5 is_stmt 1 view .LVU555
 818:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 1888              		.loc 1 818 1 is_stmt 0 view .LVU556
 1889 0034 38BD     		pop	{r3, r4, r5, pc}
 1890              	.LVL127:
 1891              	.L203:
 1892              		.loc 1 818 1 view .LVU557
 1893 0036 00BF     		.align	2
 1894              	.L202:
 1895 0038 00000000 		.word	USART_prvDmaTransmitRedirect
 1896              		.cfi_endproc
 1897              	.LFE190:
 1899              		.section	.text.USART_eSend_DMA,"ax",%progbits
 1900              		.align	1
 1901              		.p2align 2,,3
 1902              		.global	USART_eSend_DMA
 1903              		.syntax unified
 1904              		.thumb
 1905              		.thumb_func
 1906              		.fpu fpv4-sp-d16
 1908              	USART_eSend_DMA:
 1909              	.LVL128:
 1910              	.LFB191:
 819:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 820:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
 821:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Starts DMA-managed data transmission over USART.
 822:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
 823:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pvTxData: pointer to the data buffer
 824:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param usLength: amount of data transfers
 825:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @return BUSY if DMA is in use, OK if transfer is started
 826:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
 827:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** XPD_ReturnType USART_eSend_DMA(
 828:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_HandleType *  pxUSART,
 829:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         void *              pvTxData,
 830:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         uint16_t            usLength)
 831:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 1911              		.loc 1 831 1 is_stmt 1 view -0
 1912              		.cfi_startproc
 1913              		@ args = 0, pretend = 0, frame = 0
 1914              		@ frame_needed = 0, uses_anonymous_args = 0
 1915              		.loc 1 831 1 is_stmt 0 view .LVU559
 1916 0000 38B5     		push	{r3, r4, r5, lr}
 1917              	.LCFI48:
 1918              		.cfi_def_cfa_offset 16
 1919              		.cfi_offset 3, -16
 1920              		.cfi_offset 4, -12
 1921              		.cfi_offset 5, -8
 1922              		.cfi_offset 14, -4
 1923              		.loc 1 831 1 view .LVU560
ARM GAS  /tmp/ccgNvlLN.s 			page 60


 1924 0002 0446     		mov	r4, r0
 832:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult = USART_eTransmit_DMA(pxUSART, pvTxData, usLength);
 1925              		.loc 1 832 5 is_stmt 1 view .LVU561
 1926              	.LVL129:
 1927              	.LBB71:
 1928              	.LBI71:
 786:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_HandleType *  pxUSART,
 1929              		.loc 1 786 16 view .LVU562
 1930              	.LBB72:
 791:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1931              		.loc 1 791 5 view .LVU563
 794:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = usLength;
 1932              		.loc 1 794 5 view .LVU564
 1933              	.LBE72:
 1934              	.LBE71:
 831:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult = USART_eTransmit_DMA(pxUSART, pvTxData, usLength);
 1935              		.loc 1 831 1 is_stmt 0 view .LVU565
 1936 0004 1346     		mov	r3, r2
 1937              	.LBB76:
 1938              	.LBB75:
 799:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1939              		.loc 1 799 20 view .LVU566
 1940 0006 0068     		ldr	r0, [r0]
 1941              	.LVL130:
 798:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             (void*)&USART_TXDR(pxUSART), pvTxData, usLength);
 1942              		.loc 1 798 15 view .LVU567
 1943 0008 0A46     		mov	r2, r1
 1944              	.LVL131:
 794:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = usLength;
 1945              		.loc 1 794 30 view .LVU568
 1946 000a 2163     		str	r1, [r4, #48]
 795:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1947              		.loc 1 795 5 is_stmt 1 view .LVU569
 795:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1948              		.loc 1 795 30 is_stmt 0 view .LVU570
 1949 000c A386     		strh	r3, [r4, #52]	@ movhi
 798:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             (void*)&USART_TXDR(pxUSART), pvTxData, usLength);
 1950              		.loc 1 798 5 is_stmt 1 view .LVU571
 798:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             (void*)&USART_TXDR(pxUSART), pvTxData, usLength);
 1951              		.loc 1 798 15 is_stmt 0 view .LVU572
 1952 000e 00F12801 		add	r1, r0, #40
 1953              	.LVL132:
 798:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             (void*)&USART_TXDR(pxUSART), pvTxData, usLength);
 1954              		.loc 1 798 15 view .LVU573
 1955 0012 206A     		ldr	r0, [r4, #32]
 1956 0014 FFF7FEFF 		bl	DMA_eStart_IT
 1957              	.LVL133:
 801:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 1958              		.loc 1 801 5 is_stmt 1 view .LVU574
 801:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 1959              		.loc 1 801 8 is_stmt 0 view .LVU575
 1960 0018 80B9     		cbnz	r0, .L205
 1961              	.LVL134:
 1962              	.LBB73:
 1963              	.LBI73:
 786:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_HandleType *  pxUSART,
 1964              		.loc 1 786 16 is_stmt 1 view .LVU576
ARM GAS  /tmp/ccgNvlLN.s 			page 61


 1965              	.LBB74:
 804:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1966              		.loc 1 804 9 view .LVU577
 813:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1967              		.loc 1 813 16 is_stmt 0 view .LVU578
 1968 001a 2368     		ldr	r3, [r4]
 804:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1969              		.loc 1 804 21 view .LVU579
 1970 001c 216A     		ldr	r1, [r4, #32]
 813:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1971              		.loc 1 813 28 view .LVU580
 1972 001e DA69     		ldr	r2, [r3, #28]
 807:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef __XPD_DMA_ERROR_DETECT
 1973              		.loc 1 807 55 view .LVU581
 1974 0020 074D     		ldr	r5, .L207
 813:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1975              		.loc 1 813 28 view .LVU582
 1976 0022 22F04002 		bic	r2, r2, #64
 804:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1977              		.loc 1 804 38 view .LVU583
 1978 0026 4C61     		str	r4, [r1, #20]
 807:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef __XPD_DMA_ERROR_DETECT
 1979              		.loc 1 807 9 is_stmt 1 view .LVU584
 807:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef __XPD_DMA_ERROR_DETECT
 1980              		.loc 1 807 55 is_stmt 0 view .LVU585
 1981 0028 CD60     		str	r5, [r1, #12]
 811:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1982              		.loc 1 811 9 is_stmt 1 view .LVU586
 813:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1983              		.loc 1 813 9 view .LVU587
 813:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 1984              		.loc 1 813 28 is_stmt 0 view .LVU588
 1985 002a DA61     		str	r2, [r3, #28]
 815:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 1986              		.loc 1 815 9 is_stmt 1 view .LVU589
 815:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 1987              		.loc 1 815 28 is_stmt 0 view .LVU590
 1988 002c 9A68     		ldr	r2, [r3, #8]
 1989 002e 42F08002 		orr	r2, r2, #128
 1990 0032 9A60     		str	r2, [r3, #8]
 1991              	.LVL135:
 815:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 1992              		.loc 1 815 28 view .LVU591
 1993              	.LBE74:
 1994              	.LBE73:
 817:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 1995              		.loc 1 817 5 is_stmt 1 view .LVU592
 817:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 1996              		.loc 1 817 5 is_stmt 0 view .LVU593
 1997              	.LBE75:
 1998              	.LBE76:
 833:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 834:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (eResult == XPD_OK)
 1999              		.loc 1 834 5 is_stmt 1 view .LVU594
 835:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 836:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->ISR |= USART_CR1_TCIE;
 2000              		.loc 1 836 9 view .LVU595
ARM GAS  /tmp/ccgNvlLN.s 			page 62


 2001              		.loc 1 836 28 is_stmt 0 view .LVU596
 2002 0034 DA69     		ldr	r2, [r3, #28]
 2003 0036 42F04002 		orr	r2, r2, #64
 2004 003a DA61     		str	r2, [r3, #28]
 2005              	.LVL136:
 2006              	.L205:
 837:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 838:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 839:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     return eResult;
 2007              		.loc 1 839 5 is_stmt 1 view .LVU597
 840:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 2008              		.loc 1 840 1 is_stmt 0 view .LVU598
 2009 003c 38BD     		pop	{r3, r4, r5, pc}
 2010              	.LVL137:
 2011              	.L208:
 2012              		.loc 1 840 1 view .LVU599
 2013 003e 00BF     		.align	2
 2014              	.L207:
 2015 0040 00000000 		.word	USART_prvDmaTransmitRedirect
 2016              		.cfi_endproc
 2017              	.LFE191:
 2019              		.section	.text.USART_eReceive_DMA,"ax",%progbits
 2020              		.align	1
 2021              		.p2align 2,,3
 2022              		.global	USART_eReceive_DMA
 2023              		.syntax unified
 2024              		.thumb
 2025              		.thumb_func
 2026              		.fpu fpv4-sp-d16
 2028              	USART_eReceive_DMA:
 2029              	.LVL138:
 2030              	.LFB192:
 841:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 842:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
 843:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Starts DMA-managed data reception over USART.
 844:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @note  In synchronous mode the user has to ensure data transmission in order to generate clock.
 845:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
 846:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pvRxData: pointer to the data buffer
 847:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param usLength: amount of data transfers
 848:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @return BUSY if DMA is in use, OK if transfer is started
 849:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
 850:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** XPD_ReturnType USART_eReceive_DMA(
 851:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_HandleType *  pxUSART,
 852:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         void *              pvRxData,
 853:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         uint16_t            usLength)
 854:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 2031              		.loc 1 854 1 is_stmt 1 view -0
 2032              		.cfi_startproc
 2033              		@ args = 0, pretend = 0, frame = 0
 2034              		@ frame_needed = 0, uses_anonymous_args = 0
 855:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult;
 2035              		.loc 1 855 5 view .LVU601
 856:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 857:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* save stream info */
 858:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.buffer = pvRxData;
 2036              		.loc 1 858 5 view .LVU602
 854:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult;
ARM GAS  /tmp/ccgNvlLN.s 			page 63


 2037              		.loc 1 854 1 is_stmt 0 view .LVU603
 2038 0000 38B5     		push	{r3, r4, r5, lr}
 2039              	.LCFI49:
 2040              		.cfi_def_cfa_offset 16
 2041              		.cfi_offset 3, -16
 2042              		.cfi_offset 4, -12
 2043              		.cfi_offset 5, -8
 2044              		.cfi_offset 14, -4
 854:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult;
 2045              		.loc 1 854 1 view .LVU604
 2046 0002 0446     		mov	r4, r0
 2047 0004 1346     		mov	r3, r2
 859:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.length = usLength;
 860:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 861:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* Set up DMA for transfer */
 862:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     eResult = DMA_eStart_IT(pxUSART->DMA.Receive,
 863:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             (void*)&USART_RXDR(pxUSART), pvRxData, usLength);
 2048              		.loc 1 863 20 view .LVU605
 2049 0006 0068     		ldr	r0, [r0]
 2050              	.LVL139:
 862:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             (void*)&USART_RXDR(pxUSART), pvRxData, usLength);
 2051              		.loc 1 862 15 view .LVU606
 2052 0008 0A46     		mov	r2, r1
 2053              	.LVL140:
 858:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.length = usLength;
 2054              		.loc 1 858 30 view .LVU607
 2055 000a A162     		str	r1, [r4, #40]
 859:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.length = usLength;
 2056              		.loc 1 859 5 is_stmt 1 view .LVU608
 859:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.length = usLength;
 2057              		.loc 1 859 30 is_stmt 0 view .LVU609
 2058 000c A385     		strh	r3, [r4, #44]	@ movhi
 862:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             (void*)&USART_RXDR(pxUSART), pvRxData, usLength);
 2059              		.loc 1 862 5 is_stmt 1 view .LVU610
 862:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             (void*)&USART_RXDR(pxUSART), pvRxData, usLength);
 2060              		.loc 1 862 15 is_stmt 0 view .LVU611
 2061 000e 00F12401 		add	r1, r0, #36
 2062              	.LVL141:
 862:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             (void*)&USART_RXDR(pxUSART), pvRxData, usLength);
 2063              		.loc 1 862 15 view .LVU612
 2064 0012 606A     		ldr	r0, [r4, #36]
 2065 0014 FFF7FEFF 		bl	DMA_eStart_IT
 2066              	.LVL142:
 864:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 865:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (eResult == XPD_OK)
 2067              		.loc 1 865 5 is_stmt 1 view .LVU613
 2068              		.loc 1 865 8 is_stmt 0 view .LVU614
 2069 0018 60B9     		cbnz	r0, .L210
 866:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 867:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* Set the callback owner */
 868:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->DMA.Receive->Owner = pxUSART;
 2070              		.loc 1 868 9 is_stmt 1 view .LVU615
 869:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 870:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* Set the DMA transfer callbacks */
 871:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->DMA.Receive->Callbacks.Complete     = USART_prvDmaReceiveRedirect;
 872:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef __XPD_DMA_ERROR_DETECT
 873:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->DMA.Receive->Callbacks.Error        = USART_prvDmaErrorRedirect;
ARM GAS  /tmp/ccgNvlLN.s 			page 64


 874:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
 875:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_RESET_ERRORS(pxUSART);
 876:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->ISR &= ~USART_ISR_ORE;
 2071              		.loc 1 876 16 is_stmt 0 view .LVU616
 2072 001a 2368     		ldr	r3, [r4]
 868:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2073              		.loc 1 868 21 view .LVU617
 2074 001c 616A     		ldr	r1, [r4, #36]
 2075              		.loc 1 876 28 view .LVU618
 2076 001e DA69     		ldr	r2, [r3, #28]
 871:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef __XPD_DMA_ERROR_DETECT
 2077              		.loc 1 871 54 view .LVU619
 2078 0020 054D     		ldr	r5, .L212
 2079              		.loc 1 876 28 view .LVU620
 2080 0022 22F00802 		bic	r2, r2, #8
 868:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2081              		.loc 1 868 37 view .LVU621
 2082 0026 4C61     		str	r4, [r1, #20]
 871:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef __XPD_DMA_ERROR_DETECT
 2083              		.loc 1 871 9 is_stmt 1 view .LVU622
 871:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef __XPD_DMA_ERROR_DETECT
 2084              		.loc 1 871 54 is_stmt 0 view .LVU623
 2085 0028 CD60     		str	r5, [r1, #12]
 875:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->ISR &= ~USART_ISR_ORE;
 2086              		.loc 1 875 9 is_stmt 1 view .LVU624
 2087              		.loc 1 876 9 view .LVU625
 2088              		.loc 1 876 28 is_stmt 0 view .LVU626
 2089 002a DA61     		str	r2, [r3, #28]
 877:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->CR3 |= USART_CR3_DMAR;
 2090              		.loc 1 877 9 is_stmt 1 view .LVU627
 2091              		.loc 1 877 28 is_stmt 0 view .LVU628
 2092 002c 9A68     		ldr	r2, [r3, #8]
 2093 002e 42F04002 		orr	r2, r2, #64
 2094 0032 9A60     		str	r2, [r3, #8]
 2095              	.L210:
 878:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 879:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     return eResult;
 2096              		.loc 1 879 5 is_stmt 1 view .LVU629
 880:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 2097              		.loc 1 880 1 is_stmt 0 view .LVU630
 2098 0034 38BD     		pop	{r3, r4, r5, pc}
 2099              	.LVL143:
 2100              	.L213:
 2101              		.loc 1 880 1 view .LVU631
 2102 0036 00BF     		.align	2
 2103              	.L212:
 2104 0038 00000000 		.word	USART_prvDmaReceiveRedirect
 2105              		.cfi_endproc
 2106              	.LFE192:
 2108              		.section	.text.USART_eTransmitReceive_DMA,"ax",%progbits
 2109              		.align	1
 2110              		.p2align 2,,3
 2111              		.global	USART_eTransmitReceive_DMA
 2112              		.syntax unified
 2113              		.thumb
 2114              		.thumb_func
 2115              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccgNvlLN.s 			page 65


 2117              	USART_eTransmitReceive_DMA:
 2118              	.LVL144:
 2119              	.LFB193:
 881:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 882:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
 883:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Starts DMA-managed full-duplex data transfer over USART.
 884:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
 885:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pvTxData: pointer to the transmitted data buffer
 886:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pvRxData: pointer to the received data buffer
 887:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param usLength: amount of data transfers
 888:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @return BUSY if DMA is in use, OK if transfer is started
 889:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
 890:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** XPD_ReturnType USART_eTransmitReceive_DMA(
 891:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_HandleType *  pxUSART,
 892:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         void *              pvTxData,
 893:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         void *              pvRxData,
 894:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         uint16_t            usLength)
 895:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 2120              		.loc 1 895 1 is_stmt 1 view -0
 2121              		.cfi_startproc
 2122              		@ args = 0, pretend = 0, frame = 0
 2123              		@ frame_needed = 0, uses_anonymous_args = 0
 2124              		.loc 1 895 1 is_stmt 0 view .LVU633
 2125 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2126              	.LCFI50:
 2127              		.cfi_def_cfa_offset 24
 2128              		.cfi_offset 3, -24
 2129              		.cfi_offset 4, -20
 2130              		.cfi_offset 5, -16
 2131              		.cfi_offset 6, -12
 2132              		.cfi_offset 7, -8
 2133              		.cfi_offset 14, -4
 2134              		.loc 1 895 1 view .LVU634
 2135 0002 0F46     		mov	r7, r1
 896:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult;
 897:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 898:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* save stream info */
 899:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.buffer = pvTxData;
 900:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = usLength;
 901:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.buffer = pvRxData;
 902:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.length = usLength;
 903:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 904:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* Set up DMAs for transfers */
 905:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     eResult = DMA_eStart_IT(pxUSART->DMA.Receive,
 906:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             (void*)&USART_RXDR(pxUSART), pvRxData, usLength);
 2136              		.loc 1 906 20 view .LVU635
 2137 0004 0168     		ldr	r1, [r0]
 2138              	.LVL145:
 901:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.length = usLength;
 2139              		.loc 1 901 30 view .LVU636
 2140 0006 8262     		str	r2, [r0, #40]
 895:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult;
 2141              		.loc 1 895 1 view .LVU637
 2142 0008 0446     		mov	r4, r0
 896:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult;
 2143              		.loc 1 896 5 is_stmt 1 view .LVU638
 899:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = usLength;
ARM GAS  /tmp/ccgNvlLN.s 			page 66


 2144              		.loc 1 899 5 view .LVU639
 899:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = usLength;
 2145              		.loc 1 899 30 is_stmt 0 view .LVU640
 2146 000a 0763     		str	r7, [r0, #48]
 900:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.buffer = pvRxData;
 2147              		.loc 1 900 5 is_stmt 1 view .LVU641
 905:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             (void*)&USART_RXDR(pxUSART), pvRxData, usLength);
 2148              		.loc 1 905 15 is_stmt 0 view .LVU642
 2149 000c 2431     		adds	r1, r1, #36
 900:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.buffer = pvRxData;
 2150              		.loc 1 900 30 view .LVU643
 2151 000e 8386     		strh	r3, [r0, #52]	@ movhi
 901:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.length = usLength;
 2152              		.loc 1 901 5 is_stmt 1 view .LVU644
 902:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2153              		.loc 1 902 5 view .LVU645
 895:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult;
 2154              		.loc 1 895 1 is_stmt 0 view .LVU646
 2155 0010 1E46     		mov	r6, r3
 902:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2156              		.loc 1 902 30 view .LVU647
 2157 0012 8385     		strh	r3, [r0, #44]	@ movhi
 905:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             (void*)&USART_RXDR(pxUSART), pvRxData, usLength);
 2158              		.loc 1 905 5 is_stmt 1 view .LVU648
 905:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             (void*)&USART_RXDR(pxUSART), pvRxData, usLength);
 2159              		.loc 1 905 15 is_stmt 0 view .LVU649
 2160 0014 406A     		ldr	r0, [r0, #36]
 2161              	.LVL146:
 905:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             (void*)&USART_RXDR(pxUSART), pvRxData, usLength);
 2162              		.loc 1 905 15 view .LVU650
 2163 0016 FFF7FEFF 		bl	DMA_eStart_IT
 2164              	.LVL147:
 907:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 908:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (eResult == XPD_OK)
 2165              		.loc 1 908 5 is_stmt 1 view .LVU651
 2166              		.loc 1 908 8 is_stmt 0 view .LVU652
 2167 001a 0546     		mov	r5, r0
 2168 001c 08B1     		cbz	r0, .L218
 2169              	.LVL148:
 2170              	.L215:
 909:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 910:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         eResult = DMA_eStart_IT(pxUSART->DMA.Transmit,
 911:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                 (void*)&USART_TXDR(pxUSART), pvTxData, usLength);
 912:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 913:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* If one DMA allocation failed, reset the other and exit */
 914:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         if (eResult != XPD_OK)
 915:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 916:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             DMA_vStop_IT(pxUSART->DMA.Receive);
 917:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             return eResult;
 918:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         }
 919:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 920:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* Set the callback owner */
 921:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->DMA.Transmit->Owner = pxUSART;
 922:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->DMA.Receive->Owner  = pxUSART;
 923:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 924:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* Set the DMA transfer callbacks */
 925:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->DMA.Transmit->Callbacks.Complete     = USART_prvDmaTransmitRedirect;
ARM GAS  /tmp/ccgNvlLN.s 			page 67


 926:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->DMA.Receive->Callbacks.Complete      = USART_prvDmaReceiveRedirect;
 927:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef __XPD_DMA_ERROR_DETECT
 928:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->DMA.Transmit->Callbacks.Error        = USART_prvDmaErrorRedirect;
 929:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->DMA.Receive->Callbacks.Error         = USART_prvDmaErrorRedirect;
 930:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
 931:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_RESET_ERRORS(pxUSART);
 932:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 933:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->ISR &= ~(USART_ISR_ORE | USART_ISR_TC);
 934:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 935:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->CR3 |= (USART_CR3_DMAR | USART_CR3_DMAT);
 936:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 937:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 938:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     return eResult;
 939:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 2171              		.loc 1 939 1 view .LVU653
 2172 001e 2846     		mov	r0, r5
 2173 0020 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2174              	.LVL149:
 2175              	.L218:
 910:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                 (void*)&USART_TXDR(pxUSART), pvTxData, usLength);
 2176              		.loc 1 910 9 is_stmt 1 view .LVU654
 911:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2177              		.loc 1 911 24 is_stmt 0 view .LVU655
 2178 0022 2168     		ldr	r1, [r4]
 910:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                 (void*)&USART_TXDR(pxUSART), pvTxData, usLength);
 2179              		.loc 1 910 19 view .LVU656
 2180 0024 3346     		mov	r3, r6
 2181 0026 3A46     		mov	r2, r7
 2182 0028 206A     		ldr	r0, [r4, #32]
 2183              	.LVL150:
 910:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                 (void*)&USART_TXDR(pxUSART), pvTxData, usLength);
 2184              		.loc 1 910 19 view .LVU657
 2185 002a 2831     		adds	r1, r1, #40
 2186 002c FFF7FEFF 		bl	DMA_eStart_IT
 2187              	.LVL151:
 914:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 2188              		.loc 1 914 9 is_stmt 1 view .LVU658
 914:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 2189              		.loc 1 914 12 is_stmt 0 view .LVU659
 2190 0030 0546     		mov	r5, r0
 2191 0032 90B9     		cbnz	r0, .L219
 2192              	.LVL152:
 2193              	.LBB79:
 2194              	.LBI79:
 890:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_HandleType *  pxUSART,
 2195              		.loc 1 890 16 is_stmt 1 view .LVU660
 2196              	.LBB80:
 921:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->DMA.Receive->Owner  = pxUSART;
 2197              		.loc 1 921 9 view .LVU661
 933:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2198              		.loc 1 933 16 is_stmt 0 view .LVU662
 2199 0034 2368     		ldr	r3, [r4]
 921:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->DMA.Receive->Owner  = pxUSART;
 2200              		.loc 1 921 21 view .LVU663
 2201 0036 206A     		ldr	r0, [r4, #32]
 2202              	.LVL153:
 933:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
ARM GAS  /tmp/ccgNvlLN.s 			page 68


 2203              		.loc 1 933 28 view .LVU664
 2204 0038 DA69     		ldr	r2, [r3, #28]
 922:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2205              		.loc 1 922 21 view .LVU665
 2206 003a 616A     		ldr	r1, [r4, #36]
 925:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->DMA.Receive->Callbacks.Complete      = USART_prvDmaReceiveRedirect;
 2207              		.loc 1 925 55 view .LVU666
 2208 003c 094E     		ldr	r6, .L220
 2209              	.LVL154:
 933:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2210              		.loc 1 933 28 view .LVU667
 2211 003e 22F04802 		bic	r2, r2, #72
 921:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->DMA.Receive->Owner  = pxUSART;
 2212              		.loc 1 921 38 view .LVU668
 2213 0042 4461     		str	r4, [r0, #20]
 922:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2214              		.loc 1 922 9 is_stmt 1 view .LVU669
 922:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2215              		.loc 1 922 38 is_stmt 0 view .LVU670
 2216 0044 4C61     		str	r4, [r1, #20]
 925:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->DMA.Receive->Callbacks.Complete      = USART_prvDmaReceiveRedirect;
 2217              		.loc 1 925 9 is_stmt 1 view .LVU671
 925:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->DMA.Receive->Callbacks.Complete      = USART_prvDmaReceiveRedirect;
 2218              		.loc 1 925 55 is_stmt 0 view .LVU672
 2219 0046 C660     		str	r6, [r0, #12]
 926:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef __XPD_DMA_ERROR_DETECT
 2220              		.loc 1 926 9 is_stmt 1 view .LVU673
 926:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef __XPD_DMA_ERROR_DETECT
 2221              		.loc 1 926 55 is_stmt 0 view .LVU674
 2222 0048 0748     		ldr	r0, .L220+4
 2223 004a C860     		str	r0, [r1, #12]
 931:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2224              		.loc 1 931 9 is_stmt 1 view .LVU675
 933:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2225              		.loc 1 933 9 view .LVU676
 2226              	.LBE80:
 2227              	.LBE79:
 2228              		.loc 1 939 1 is_stmt 0 view .LVU677
 2229 004c 2846     		mov	r0, r5
 2230              	.LBB82:
 2231              	.LBB81:
 933:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2232              		.loc 1 933 28 view .LVU678
 2233 004e DA61     		str	r2, [r3, #28]
 935:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2234              		.loc 1 935 9 is_stmt 1 view .LVU679
 935:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2235              		.loc 1 935 28 is_stmt 0 view .LVU680
 2236 0050 9A68     		ldr	r2, [r3, #8]
 2237 0052 42F0C002 		orr	r2, r2, #192
 2238 0056 9A60     		str	r2, [r3, #8]
 2239              	.LVL155:
 935:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2240              		.loc 1 935 28 view .LVU681
 2241              	.LBE81:
 2242              	.LBE82:
 2243              		.loc 1 939 1 view .LVU682
ARM GAS  /tmp/ccgNvlLN.s 			page 69


 2244 0058 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2245              	.LVL156:
 2246              	.L219:
 916:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             return eResult;
 2247              		.loc 1 916 13 is_stmt 1 view .LVU683
 2248 005a 606A     		ldr	r0, [r4, #36]
 2249              	.LVL157:
 916:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             return eResult;
 2250              		.loc 1 916 13 is_stmt 0 view .LVU684
 2251 005c FFF7FEFF 		bl	DMA_vStop_IT
 2252              	.LVL158:
 917:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         }
 2253              		.loc 1 917 13 is_stmt 1 view .LVU685
 917:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         }
 2254              		.loc 1 917 20 is_stmt 0 view .LVU686
 2255 0060 DDE7     		b	.L215
 2256              	.L221:
 2257 0062 00BF     		.align	2
 2258              	.L220:
 2259 0064 00000000 		.word	USART_prvDmaTransmitRedirect
 2260 0068 00000000 		.word	USART_prvDmaReceiveRedirect
 2261              		.cfi_endproc
 2262              	.LFE193:
 2264              		.section	.text.USART_eSendReceive_DMA,"ax",%progbits
 2265              		.align	1
 2266              		.p2align 2,,3
 2267              		.global	USART_eSendReceive_DMA
 2268              		.syntax unified
 2269              		.thumb
 2270              		.thumb_func
 2271              		.fpu fpv4-sp-d16
 2273              	USART_eSendReceive_DMA:
 2274              	.LVL159:
 2275              	.LFB194:
 940:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 941:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
 942:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Starts DMA-managed full-duplex data transfer over USART.
 943:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
 944:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pvTxData: pointer to the transmitted data buffer
 945:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pvRxData: pointer to the received data buffer
 946:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param usLength: amount of data transfers
 947:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @return BUSY if DMA is in use, OK if transfer is started
 948:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
 949:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** XPD_ReturnType USART_eSendReceive_DMA(
 950:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_HandleType *  pxUSART,
 951:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         void *              pvTxData,
 952:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         void *              pvRxData,
 953:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         uint16_t            usLength)
 954:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 2276              		.loc 1 954 1 is_stmt 1 view -0
 2277              		.cfi_startproc
 2278              		@ args = 0, pretend = 0, frame = 0
 2279              		@ frame_needed = 0, uses_anonymous_args = 0
 2280              		.loc 1 954 1 is_stmt 0 view .LVU688
 2281 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2282              	.LCFI51:
 2283              		.cfi_def_cfa_offset 24
ARM GAS  /tmp/ccgNvlLN.s 			page 70


 2284              		.cfi_offset 3, -24
 2285              		.cfi_offset 4, -20
 2286              		.cfi_offset 5, -16
 2287              		.cfi_offset 6, -12
 2288              		.cfi_offset 7, -8
 2289              		.cfi_offset 14, -4
 2290              		.loc 1 954 1 view .LVU689
 2291 0002 0F46     		mov	r7, r1
 2292              	.LBB87:
 2293              	.LBB88:
 906:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2294              		.loc 1 906 20 view .LVU690
 2295 0004 0168     		ldr	r1, [r0]
 2296              	.LVL160:
 901:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.length = usLength;
 2297              		.loc 1 901 30 view .LVU691
 2298 0006 8262     		str	r2, [r0, #40]
 2299              	.LBE88:
 2300              	.LBE87:
 2301              		.loc 1 954 1 view .LVU692
 2302 0008 0446     		mov	r4, r0
 955:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult = USART_eTransmitReceive_DMA(pxUSART, pvTxData, pvRxData, usLength);
 2303              		.loc 1 955 5 is_stmt 1 view .LVU693
 2304              	.LVL161:
 2305              	.LBB98:
 2306              	.LBI87:
 890:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_HandleType *  pxUSART,
 2307              		.loc 1 890 16 view .LVU694
 2308              	.LBB93:
 896:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2309              		.loc 1 896 5 view .LVU695
 899:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = usLength;
 2310              		.loc 1 899 5 view .LVU696
 899:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->TxStream.length = usLength;
 2311              		.loc 1 899 30 is_stmt 0 view .LVU697
 2312 000a 0763     		str	r7, [r0, #48]
 900:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.buffer = pvRxData;
 2313              		.loc 1 900 5 is_stmt 1 view .LVU698
 905:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             (void*)&USART_RXDR(pxUSART), pvRxData, usLength);
 2314              		.loc 1 905 15 is_stmt 0 view .LVU699
 2315 000c 2431     		adds	r1, r1, #36
 900:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.buffer = pvRxData;
 2316              		.loc 1 900 30 view .LVU700
 2317 000e 8386     		strh	r3, [r0, #52]	@ movhi
 901:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->RxStream.length = usLength;
 2318              		.loc 1 901 5 is_stmt 1 view .LVU701
 902:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2319              		.loc 1 902 5 view .LVU702
 2320              	.LBE93:
 2321              	.LBE98:
 954:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     XPD_ReturnType eResult = USART_eTransmitReceive_DMA(pxUSART, pvTxData, pvRxData, usLength);
 2322              		.loc 1 954 1 is_stmt 0 view .LVU703
 2323 0010 1E46     		mov	r6, r3
 2324              	.LBB99:
 2325              	.LBB94:
 902:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2326              		.loc 1 902 30 view .LVU704
ARM GAS  /tmp/ccgNvlLN.s 			page 71


 2327 0012 8385     		strh	r3, [r0, #44]	@ movhi
 905:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             (void*)&USART_RXDR(pxUSART), pvRxData, usLength);
 2328              		.loc 1 905 5 is_stmt 1 view .LVU705
 905:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             (void*)&USART_RXDR(pxUSART), pvRxData, usLength);
 2329              		.loc 1 905 15 is_stmt 0 view .LVU706
 2330 0014 406A     		ldr	r0, [r0, #36]
 2331              	.LVL162:
 905:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             (void*)&USART_RXDR(pxUSART), pvRxData, usLength);
 2332              		.loc 1 905 15 view .LVU707
 2333 0016 FFF7FEFF 		bl	DMA_eStart_IT
 2334              	.LVL163:
 908:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 2335              		.loc 1 908 5 is_stmt 1 view .LVU708
 908:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 2336              		.loc 1 908 8 is_stmt 0 view .LVU709
 2337 001a 0546     		mov	r5, r0
 2338 001c 08B1     		cbz	r0, .L226
 2339              	.LVL164:
 2340              	.L223:
 908:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 2341              		.loc 1 908 8 view .LVU710
 2342              	.LBE94:
 2343              	.LBE99:
 956:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 957:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (eResult == XPD_OK)
 958:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 959:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->CR1 |= USART_CR1_TCIE;
 960:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 961:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 962:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     return eResult;
 2344              		.loc 1 962 5 is_stmt 1 view .LVU711
 963:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 2345              		.loc 1 963 1 is_stmt 0 view .LVU712
 2346 001e 2846     		mov	r0, r5
 2347 0020 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2348              	.LVL165:
 2349              	.L226:
 2350              	.LBB100:
 2351              	.LBB95:
 910:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                 (void*)&USART_TXDR(pxUSART), pvTxData, usLength);
 2352              		.loc 1 910 9 is_stmt 1 view .LVU713
 911:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2353              		.loc 1 911 24 is_stmt 0 view .LVU714
 2354 0022 2168     		ldr	r1, [r4]
 910:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                 (void*)&USART_TXDR(pxUSART), pvTxData, usLength);
 2355              		.loc 1 910 19 view .LVU715
 2356 0024 3346     		mov	r3, r6
 2357 0026 3A46     		mov	r2, r7
 2358 0028 206A     		ldr	r0, [r4, #32]
 2359              	.LVL166:
 910:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                 (void*)&USART_TXDR(pxUSART), pvTxData, usLength);
 2360              		.loc 1 910 19 view .LVU716
 2361 002a 2831     		adds	r1, r1, #40
 2362 002c FFF7FEFF 		bl	DMA_eStart_IT
 2363              	.LVL167:
 914:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 2364              		.loc 1 914 9 is_stmt 1 view .LVU717
ARM GAS  /tmp/ccgNvlLN.s 			page 72


 914:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         {
 2365              		.loc 1 914 12 is_stmt 0 view .LVU718
 2366 0030 0546     		mov	r5, r0
 2367 0032 B0B9     		cbnz	r0, .L227
 2368              	.LVL168:
 2369              	.LBB89:
 2370              	.LBI89:
 890:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_HandleType *  pxUSART,
 2371              		.loc 1 890 16 is_stmt 1 view .LVU719
 2372              	.LBB90:
 921:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->DMA.Receive->Owner  = pxUSART;
 2373              		.loc 1 921 9 view .LVU720
 933:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2374              		.loc 1 933 16 is_stmt 0 view .LVU721
 2375 0034 2368     		ldr	r3, [r4]
 921:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->DMA.Receive->Owner  = pxUSART;
 2376              		.loc 1 921 21 view .LVU722
 2377 0036 206A     		ldr	r0, [r4, #32]
 2378              	.LVL169:
 933:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2379              		.loc 1 933 28 view .LVU723
 2380 0038 DA69     		ldr	r2, [r3, #28]
 922:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2381              		.loc 1 922 21 view .LVU724
 2382 003a 616A     		ldr	r1, [r4, #36]
 925:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->DMA.Receive->Callbacks.Complete      = USART_prvDmaReceiveRedirect;
 2383              		.loc 1 925 55 view .LVU725
 2384 003c 0B4E     		ldr	r6, .L228
 2385              	.LVL170:
 933:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2386              		.loc 1 933 28 view .LVU726
 2387 003e 22F04802 		bic	r2, r2, #72
 921:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->DMA.Receive->Owner  = pxUSART;
 2388              		.loc 1 921 38 view .LVU727
 2389 0042 4461     		str	r4, [r0, #20]
 922:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2390              		.loc 1 922 9 is_stmt 1 view .LVU728
 922:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2391              		.loc 1 922 38 is_stmt 0 view .LVU729
 2392 0044 4C61     		str	r4, [r1, #20]
 925:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->DMA.Receive->Callbacks.Complete      = USART_prvDmaReceiveRedirect;
 2393              		.loc 1 925 9 is_stmt 1 view .LVU730
 925:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->DMA.Receive->Callbacks.Complete      = USART_prvDmaReceiveRedirect;
 2394              		.loc 1 925 55 is_stmt 0 view .LVU731
 2395 0046 C660     		str	r6, [r0, #12]
 926:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef __XPD_DMA_ERROR_DETECT
 2396              		.loc 1 926 9 is_stmt 1 view .LVU732
 926:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef __XPD_DMA_ERROR_DETECT
 2397              		.loc 1 926 55 is_stmt 0 view .LVU733
 2398 0048 0948     		ldr	r0, .L228+4
 2399 004a C860     		str	r0, [r1, #12]
 931:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2400              		.loc 1 931 9 is_stmt 1 view .LVU734
 933:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2401              		.loc 1 933 9 view .LVU735
 2402              	.LBE90:
 2403              	.LBE89:
ARM GAS  /tmp/ccgNvlLN.s 			page 73


 2404              	.LBE95:
 2405              	.LBE100:
 2406              		.loc 1 963 1 is_stmt 0 view .LVU736
 2407 004c 2846     		mov	r0, r5
 2408              	.LBB101:
 2409              	.LBB96:
 2410              	.LBB92:
 2411              	.LBB91:
 933:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2412              		.loc 1 933 28 view .LVU737
 2413 004e DA61     		str	r2, [r3, #28]
 935:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2414              		.loc 1 935 9 is_stmt 1 view .LVU738
 935:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2415              		.loc 1 935 28 is_stmt 0 view .LVU739
 2416 0050 9A68     		ldr	r2, [r3, #8]
 2417 0052 42F0C002 		orr	r2, r2, #192
 2418 0056 9A60     		str	r2, [r3, #8]
 2419              	.LVL171:
 935:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2420              		.loc 1 935 28 view .LVU740
 2421              	.LBE91:
 2422              	.LBE92:
 2423              	.LBE96:
 2424              	.LBE101:
 957:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 2425              		.loc 1 957 5 is_stmt 1 view .LVU741
 959:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 2426              		.loc 1 959 9 view .LVU742
 959:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 2427              		.loc 1 959 28 is_stmt 0 view .LVU743
 2428 0058 1A68     		ldr	r2, [r3]
 2429 005a 42F04002 		orr	r2, r2, #64
 2430 005e 1A60     		str	r2, [r3]
 2431              	.LVL172:
 962:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 2432              		.loc 1 962 5 is_stmt 1 view .LVU744
 2433              		.loc 1 963 1 is_stmt 0 view .LVU745
 2434 0060 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2435              	.LVL173:
 2436              	.L227:
 2437              	.LBB102:
 2438              	.LBB97:
 916:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             return eResult;
 2439              		.loc 1 916 13 is_stmt 1 view .LVU746
 2440 0062 606A     		ldr	r0, [r4, #36]
 2441              	.LVL174:
 916:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             return eResult;
 2442              		.loc 1 916 13 is_stmt 0 view .LVU747
 2443 0064 FFF7FEFF 		bl	DMA_vStop_IT
 2444              	.LVL175:
 917:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         }
 2445              		.loc 1 917 13 is_stmt 1 view .LVU748
 917:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         }
 2446              		.loc 1 917 20 is_stmt 0 view .LVU749
 2447 0068 D9E7     		b	.L223
 2448              	.L229:
ARM GAS  /tmp/ccgNvlLN.s 			page 74


 2449 006a 00BF     		.align	2
 2450              	.L228:
 2451 006c 00000000 		.word	USART_prvDmaTransmitRedirect
 2452 0070 00000000 		.word	USART_prvDmaReceiveRedirect
 2453              	.LBE97:
 2454              	.LBE102:
 2455              		.cfi_endproc
 2456              	.LFE194:
 2458              		.section	.text.USART_vStop_DMA,"ax",%progbits
 2459              		.align	1
 2460              		.p2align 2,,3
 2461              		.global	USART_vStop_DMA
 2462              		.syntax unified
 2463              		.thumb
 2464              		.thumb_func
 2465              		.fpu fpv4-sp-d16
 2467              	USART_vStop_DMA:
 2468              	.LVL176:
 2469              	.LFB195:
 964:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 965:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
 966:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Stops all ongoing DMA-managed transfers over USART.
 967:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
 968:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
 969:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** void USART_vStop_DMA(USART_HandleType * pxUSART)
 970:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 2470              		.loc 1 970 1 is_stmt 1 view -0
 2471              		.cfi_startproc
 2472              		@ args = 0, pretend = 0, frame = 0
 2473              		@ frame_needed = 0, uses_anonymous_args = 0
 971:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* Transmit DMA disable */
 972:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****   if ((pxUSART->Inst->CR3 & USART_CR3_DMAT_Msk) != 0)
 2474              		.loc 1 972 3 view .LVU751
 2475              		.loc 1 972 15 is_stmt 0 view .LVU752
 2476 0000 0368     		ldr	r3, [r0]
 2477              		.loc 1 972 21 view .LVU753
 2478 0002 9A68     		ldr	r2, [r3, #8]
 2479              		.loc 1 972 6 view .LVU754
 2480 0004 1106     		lsls	r1, r2, #24
 970:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* Transmit DMA disable */
 2481              		.loc 1 970 1 view .LVU755
 2482 0006 10B5     		push	{r4, lr}
 2483              	.LCFI52:
 2484              		.cfi_def_cfa_offset 8
 2485              		.cfi_offset 4, -8
 2486              		.cfi_offset 14, -4
 970:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* Transmit DMA disable */
 2487              		.loc 1 970 1 view .LVU756
 2488 0008 0446     		mov	r4, r0
 2489              		.loc 1 972 6 view .LVU757
 2490 000a 03D4     		bmi	.L237
 973:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 974:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         uint16_t remaining;
 975:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->CR3 &= ~USART_CR3_DMAT;
 976:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 977:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* Read remaining transfer count */
 978:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         remaining = DMA_usGetStatus(pxUSART->DMA.Transmit);
ARM GAS  /tmp/ccgNvlLN.s 			page 75


 979:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 980:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* Update transfer context */
 981:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->TxStream.buffer += (pxUSART->TxStream.length - remaining)
 982:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                 * pxUSART->TxStream.size;
 983:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->TxStream.length = remaining;
 984:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 985:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         DMA_vStop_IT(pxUSART->DMA.Transmit);
 986:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 987:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* Receive DMA disable */
 988:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if ((pxUSART->Inst->CR3 & USART_CR3_DMAR) != 0)
 2491              		.loc 1 988 5 is_stmt 1 view .LVU758
 2492              		.loc 1 988 23 is_stmt 0 view .LVU759
 2493 000c 9A68     		ldr	r2, [r3, #8]
 2494              		.loc 1 988 8 view .LVU760
 2495 000e 5206     		lsls	r2, r2, #25
 2496 0010 16D4     		bmi	.L238
 2497              	.LVL177:
 2498              	.L230:
 989:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 990:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         uint16_t remaining;
 991:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->CR3 &= ~USART_CR3_DMAR;
 992:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 993:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* Read remaining transfer count */
 994:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         remaining = DMA_usGetStatus(pxUSART->DMA.Receive);
 995:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 996:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         /* Update transfer context */
 997:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->RxStream.buffer += (pxUSART->RxStream.length - remaining)
 998:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                 * pxUSART->RxStream.size;
 999:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->RxStream.length = remaining;
1000:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1001:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         DMA_vStop_IT(pxUSART->DMA.Receive);
1002:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
1003:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 2499              		.loc 1 1003 1 view .LVU761
 2500 0012 10BD     		pop	{r4, pc}
 2501              	.LVL178:
 2502              	.L237:
 2503              	.LBB103:
 974:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->CR3 &= ~USART_CR3_DMAT;
 2504              		.loc 1 974 9 is_stmt 1 view .LVU762
 975:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2505              		.loc 1 975 9 view .LVU763
 975:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2506              		.loc 1 975 28 is_stmt 0 view .LVU764
 2507 0014 9A68     		ldr	r2, [r3, #8]
 978:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2508              		.loc 1 978 21 view .LVU765
 2509 0016 006A     		ldr	r0, [r0, #32]
 2510              	.LVL179:
 975:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2511              		.loc 1 975 28 view .LVU766
 2512 0018 22F08002 		bic	r2, r2, #128
 2513 001c 9A60     		str	r2, [r3, #8]
 978:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2514              		.loc 1 978 9 is_stmt 1 view .LVU767
 978:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2515              		.loc 1 978 21 is_stmt 0 view .LVU768
ARM GAS  /tmp/ccgNvlLN.s 			page 76


 2516 001e FFF7FEFF 		bl	DMA_usGetStatus
 2517              	.LVL180:
 981:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                 * pxUSART->TxStream.size;
 2518              		.loc 1 981 55 view .LVU769
 2519 0022 A38E     		ldrh	r3, [r4, #52]
 2520              	.LVL181:
 981:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                 * pxUSART->TxStream.size;
 2521              		.loc 1 981 9 is_stmt 1 view .LVU770
 981:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                 * pxUSART->TxStream.size;
 2522              		.loc 1 981 34 is_stmt 0 view .LVU771
 2523 0024 226B     		ldr	r2, [r4, #48]
 982:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->TxStream.length = remaining;
 2524              		.loc 1 982 36 view .LVU772
 2525 0026 E18E     		ldrh	r1, [r4, #54]
 981:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                 * pxUSART->TxStream.size;
 2526              		.loc 1 981 63 view .LVU773
 2527 0028 1B1A     		subs	r3, r3, r0
 983:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2528              		.loc 1 983 34 view .LVU774
 2529 002a A086     		strh	r0, [r4, #52]	@ movhi
 981:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                 * pxUSART->TxStream.size;
 2530              		.loc 1 981 34 view .LVU775
 2531 002c 01FB0323 		mla	r3, r1, r3, r2
 985:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 2532              		.loc 1 985 9 view .LVU776
 2533 0030 206A     		ldr	r0, [r4, #32]
 2534              	.LVL182:
 981:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                 * pxUSART->TxStream.size;
 2535              		.loc 1 981 34 view .LVU777
 2536 0032 2363     		str	r3, [r4, #48]
 983:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2537              		.loc 1 983 9 is_stmt 1 view .LVU778
 985:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 2538              		.loc 1 985 9 view .LVU779
 2539 0034 FFF7FEFF 		bl	DMA_vStop_IT
 2540              	.LVL183:
 985:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 2541              		.loc 1 985 9 is_stmt 0 view .LVU780
 2542 0038 2368     		ldr	r3, [r4]
 2543              	.LBE103:
 988:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 2544              		.loc 1 988 5 is_stmt 1 view .LVU781
 988:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 2545              		.loc 1 988 23 is_stmt 0 view .LVU782
 2546 003a 9A68     		ldr	r2, [r3, #8]
 988:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 2547              		.loc 1 988 8 view .LVU783
 2548 003c 5206     		lsls	r2, r2, #25
 2549 003e E8D5     		bpl	.L230
 2550              	.L238:
 2551              	.LBB104:
 990:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->CR3 &= ~USART_CR3_DMAR;
 2552              		.loc 1 990 9 is_stmt 1 view .LVU784
 991:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2553              		.loc 1 991 9 view .LVU785
 991:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2554              		.loc 1 991 28 is_stmt 0 view .LVU786
ARM GAS  /tmp/ccgNvlLN.s 			page 77


 2555 0040 9A68     		ldr	r2, [r3, #8]
 994:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2556              		.loc 1 994 21 view .LVU787
 2557 0042 606A     		ldr	r0, [r4, #36]
 991:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2558              		.loc 1 991 28 view .LVU788
 2559 0044 22F04002 		bic	r2, r2, #64
 2560 0048 9A60     		str	r2, [r3, #8]
 994:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2561              		.loc 1 994 9 is_stmt 1 view .LVU789
 994:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2562              		.loc 1 994 21 is_stmt 0 view .LVU790
 2563 004a FFF7FEFF 		bl	DMA_usGetStatus
 2564              	.LVL184:
 997:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                 * pxUSART->RxStream.size;
 2565              		.loc 1 997 55 view .LVU791
 2566 004e A38D     		ldrh	r3, [r4, #44]
 2567              	.LVL185:
 997:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                 * pxUSART->RxStream.size;
 2568              		.loc 1 997 9 is_stmt 1 view .LVU792
 997:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                 * pxUSART->RxStream.size;
 2569              		.loc 1 997 34 is_stmt 0 view .LVU793
 2570 0050 A26A     		ldr	r2, [r4, #40]
 998:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->RxStream.length = remaining;
 2571              		.loc 1 998 36 view .LVU794
 2572 0052 E18D     		ldrh	r1, [r4, #46]
 997:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                 * pxUSART->RxStream.size;
 2573              		.loc 1 997 63 view .LVU795
 2574 0054 1B1A     		subs	r3, r3, r0
 999:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2575              		.loc 1 999 34 view .LVU796
 2576 0056 A085     		strh	r0, [r4, #44]	@ movhi
 997:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                 * pxUSART->RxStream.size;
 2577              		.loc 1 997 34 view .LVU797
 2578 0058 01FB0323 		mla	r3, r1, r3, r2
1001:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 2579              		.loc 1 1001 9 view .LVU798
 2580 005c 606A     		ldr	r0, [r4, #36]
 2581              	.LVL186:
 997:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                 * pxUSART->RxStream.size;
 2582              		.loc 1 997 34 view .LVU799
 2583 005e A362     		str	r3, [r4, #40]
 999:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 2584              		.loc 1 999 9 is_stmt 1 view .LVU800
1001:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 2585              		.loc 1 1001 9 view .LVU801
 2586              	.LBE104:
 2587              		.loc 1 1003 1 is_stmt 0 view .LVU802
 2588 0060 BDE81040 		pop	{r4, lr}
 2589              	.LCFI53:
 2590              		.cfi_restore 14
 2591              		.cfi_restore 4
 2592              		.cfi_def_cfa_offset 0
 2593              	.LVL187:
 2594              	.LBB105:
1001:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 2595              		.loc 1 1001 9 view .LVU803
ARM GAS  /tmp/ccgNvlLN.s 			page 78


 2596 0064 FFF7FEBF 		b	DMA_vStop_IT
 2597              	.LVL188:
1001:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 2598              		.loc 1 1001 9 view .LVU804
 2599              	.LBE105:
 2600              		.cfi_endproc
 2601              	.LFE195:
 2603              		.section	.text.USART_vOverrunEnable,"ax",%progbits
 2604              		.align	1
 2605              		.p2align 2,,3
 2606              		.global	USART_vOverrunEnable
 2607              		.syntax unified
 2608              		.thumb
 2609              		.thumb_func
 2610              		.fpu fpv4-sp-d16
 2612              	USART_vOverrunEnable:
 2613              	.LVL189:
 2614              	.LFB196:
1004:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1005:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef USART_CR3_OVRDIS
1006:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
1007:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Sets the overrun detection configuration for the USART (enabled by default)
1008:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
1009:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
1010:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** void USART_vOverrunEnable(USART_HandleType * pxUSART)
1011:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 2615              		.loc 1 1011 1 is_stmt 1 view -0
 2616              		.cfi_startproc
 2617              		@ args = 0, pretend = 0, frame = 0
 2618              		@ frame_needed = 0, uses_anonymous_args = 0
 2619              		@ link register save eliminated.
1012:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulCR1 = pxUSART->Inst->CR1;
 2620              		.loc 1 1012 5 view .LVU806
 2621              		.loc 1 1012 29 is_stmt 0 view .LVU807
 2622 0000 0368     		ldr	r3, [r0]
 2623              		.loc 1 1012 14 view .LVU808
 2624 0002 1A68     		ldr	r2, [r3]
 2625              	.LVL190:
1013:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulUE = ulCR1 & USART_CR1_UE;
 2626              		.loc 1 1013 5 is_stmt 1 view .LVU809
1014:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1015:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (ulUE != 0)
 2627              		.loc 1 1015 5 view .LVU810
 2628              		.loc 1 1015 8 is_stmt 0 view .LVU811
 2629 0004 12F00100 		ands	r0, r2, #1
 2630              	.LVL191:
 2631              		.loc 1 1015 8 view .LVU812
 2632 0008 02D0     		beq	.L240
1016:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
1017:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->CR1 = ulCR1 & ~USART_CR1_UE;
 2633              		.loc 1 1017 9 is_stmt 1 view .LVU813
 2634              		.loc 1 1017 36 is_stmt 0 view .LVU814
 2635 000a 22F00102 		bic	r2, r2, #1
 2636              	.LVL192:
 2637              		.loc 1 1017 28 view .LVU815
 2638 000e 1A60     		str	r2, [r3]
 2639              	.L240:
ARM GAS  /tmp/ccgNvlLN.s 			page 79


1018:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
1019:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 &= ~USART_CR3_OVRDIS;
 2640              		.loc 1 1019 5 is_stmt 1 view .LVU816
 2641              		.loc 1 1019 24 is_stmt 0 view .LVU817
 2642 0010 9968     		ldr	r1, [r3, #8]
 2643 0012 21F48051 		bic	r1, r1, #4096
 2644 0016 9960     		str	r1, [r3, #8]
1020:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 |= ulUE;
 2645              		.loc 1 1020 5 is_stmt 1 view .LVU818
 2646              		.loc 1 1020 24 is_stmt 0 view .LVU819
 2647 0018 1A68     		ldr	r2, [r3]
 2648 001a 0243     		orrs	r2, r2, r0
 2649 001c 1A60     		str	r2, [r3]
1021:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 2650              		.loc 1 1021 1 view .LVU820
 2651 001e 7047     		bx	lr
 2652              		.cfi_endproc
 2653              	.LFE196:
 2655              		.section	.text.USART_vOverrunDisable,"ax",%progbits
 2656              		.align	1
 2657              		.p2align 2,,3
 2658              		.global	USART_vOverrunDisable
 2659              		.syntax unified
 2660              		.thumb
 2661              		.thumb_func
 2662              		.fpu fpv4-sp-d16
 2664              	USART_vOverrunDisable:
 2665              	.LVL193:
 2666              	.LFB197:
1022:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1023:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
1024:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Sets the overrun detection configuration for the USART (enabled by default)
1025:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
1026:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
1027:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** void USART_vOverrunDisable(USART_HandleType * pxUSART)
1028:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 2667              		.loc 1 1028 1 is_stmt 1 view -0
 2668              		.cfi_startproc
 2669              		@ args = 0, pretend = 0, frame = 0
 2670              		@ frame_needed = 0, uses_anonymous_args = 0
 2671              		@ link register save eliminated.
1029:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulCR1 = pxUSART->Inst->CR1;
 2672              		.loc 1 1029 5 view .LVU822
 2673              		.loc 1 1029 29 is_stmt 0 view .LVU823
 2674 0000 0368     		ldr	r3, [r0]
 2675              		.loc 1 1029 14 view .LVU824
 2676 0002 1A68     		ldr	r2, [r3]
 2677              	.LVL194:
1030:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulUE = ulCR1 & USART_CR1_UE;
 2678              		.loc 1 1030 5 is_stmt 1 view .LVU825
1031:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1032:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (ulUE != 0)
 2679              		.loc 1 1032 5 view .LVU826
 2680              		.loc 1 1032 8 is_stmt 0 view .LVU827
 2681 0004 12F00100 		ands	r0, r2, #1
 2682              	.LVL195:
 2683              		.loc 1 1032 8 view .LVU828
ARM GAS  /tmp/ccgNvlLN.s 			page 80


 2684 0008 02D0     		beq	.L245
1033:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
1034:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->CR1 = ulCR1 & ~USART_CR1_UE;
 2685              		.loc 1 1034 9 is_stmt 1 view .LVU829
 2686              		.loc 1 1034 36 is_stmt 0 view .LVU830
 2687 000a 22F00102 		bic	r2, r2, #1
 2688              	.LVL196:
 2689              		.loc 1 1034 28 view .LVU831
 2690 000e 1A60     		str	r2, [r3]
 2691              	.L245:
1035:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
1036:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= USART_CR3_OVRDIS;
 2692              		.loc 1 1036 5 is_stmt 1 view .LVU832
 2693              		.loc 1 1036 24 is_stmt 0 view .LVU833
 2694 0010 9968     		ldr	r1, [r3, #8]
 2695 0012 41F48051 		orr	r1, r1, #4096
 2696 0016 9960     		str	r1, [r3, #8]
1037:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 |= ulUE;
 2697              		.loc 1 1037 5 is_stmt 1 view .LVU834
 2698              		.loc 1 1037 24 is_stmt 0 view .LVU835
 2699 0018 1A68     		ldr	r2, [r3]
 2700 001a 0243     		orrs	r2, r2, r0
 2701 001c 1A60     		str	r2, [r3]
1038:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 2702              		.loc 1 1038 1 view .LVU836
 2703 001e 7047     		bx	lr
 2704              		.cfi_endproc
 2705              	.LFE197:
 2707              		.section	.text.USART_vInitAsync,"ax",%progbits
 2708              		.align	1
 2709              		.p2align 2,,3
 2710              		.global	USART_vInitAsync
 2711              		.syntax unified
 2712              		.thumb
 2713              		.thumb_func
 2714              		.fpu fpv4-sp-d16
 2716              	USART_vInitAsync:
 2717              	.LVL197:
 2718              	.LFB198:
1039:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif /* USART_CR3_OVRDIS */
1040:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1041:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @} */
1042:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1043:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @} */
1044:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1045:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @addtogroup UART
1046:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @{ */
1047:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1048:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @defgroup UART_Exported_Functions UART Exported Functions
1049:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @{ */
1050:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1051:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
1052:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Initializes the USART peripheral in asynchronous mode using the setup configuration
1053:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
1054:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxConfig: UART setup configuration
1055:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
1056:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** void USART_vInitAsync(USART_HandleType * pxUSART, const UART_InitType * pxConfig)
ARM GAS  /tmp/ccgNvlLN.s 			page 81


1057:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 2719              		.loc 1 1057 1 is_stmt 1 view -0
 2720              		.cfi_startproc
 2721              		@ args = 0, pretend = 0, frame = 16
 2722              		@ frame_needed = 0, uses_anonymous_args = 0
1058:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvPreinit(pxUSART, pxConfig->DataSize, pxConfig->Parity);
 2723              		.loc 1 1058 5 view .LVU838
1057:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvPreinit(pxUSART, pxConfig->DataSize, pxConfig->Parity);
 2724              		.loc 1 1057 1 is_stmt 0 view .LVU839
 2725 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2726              	.LCFI54:
 2727              		.cfi_def_cfa_offset 20
 2728              		.cfi_offset 4, -20
 2729              		.cfi_offset 5, -16
 2730              		.cfi_offset 6, -12
 2731              		.cfi_offset 7, -8
 2732              		.cfi_offset 14, -4
 2733 0002 0546     		mov	r5, r0
 2734 0004 0C46     		mov	r4, r1
 2735              		.loc 1 1058 5 view .LVU840
 2736 0006 0A7A     		ldrb	r2, [r1, #8]	@ zero_extendqisi2
1057:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvPreinit(pxUSART, pxConfig->DataSize, pxConfig->Parity);
 2737              		.loc 1 1057 1 view .LVU841
 2738 0008 85B0     		sub	sp, sp, #20
 2739              	.LCFI55:
 2740              		.cfi_def_cfa_offset 40
 2741              		.loc 1 1058 5 view .LVU842
 2742 000a 4979     		ldrb	r1, [r1, #5]	@ zero_extendqisi2
 2743              	.LVL198:
 2744              		.loc 1 1058 5 view .LVU843
 2745 000c FFF7FEFF 		bl	USART_prvPreinit
 2746              	.LVL199:
1059:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1060:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 &= ~USART_CR2_STOP;
 2747              		.loc 1 1060 5 is_stmt 1 view .LVU844
 2748              		.loc 1 1060 12 is_stmt 0 view .LVU845
 2749 0010 2B68     		ldr	r3, [r5]
1061:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->StopBits << USART_CR2_STOP_Pos) & USART_CR2_STOP_Msk;
1062:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 &= ~USART_CR3_HDSEL;
1063:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->HalfDuplex << USART_CR3_HDSEL_Pos) & USART_CR3_HDSEL_Msk;
1064:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef IS_LPUART_INSTANCE
1065:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (!IS_LPUART_INSTANCE(pxUSART->Inst))
 2750              		.loc 1 1065 8 view .LVU846
 2751 0012 5649     		ldr	r1, .L260
1060:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->StopBits << USART_CR2_STOP_Pos) & USART_CR2_STOP_Msk;
 2752              		.loc 1 1060 24 view .LVU847
 2753 0014 5A68     		ldr	r2, [r3, #4]
 2754              		.loc 1 1065 8 view .LVU848
 2755 0016 8B42     		cmp	r3, r1
1060:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->StopBits << USART_CR2_STOP_Pos) & USART_CR2_STOP_Msk;
 2756              		.loc 1 1060 24 view .LVU849
 2757 0018 22F44052 		bic	r2, r2, #12288
 2758 001c 5A60     		str	r2, [r3, #4]
1061:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->StopBits << USART_CR2_STOP_Pos) & USART_CR2_STOP_Msk;
 2759              		.loc 1 1061 5 is_stmt 1 view .LVU850
1061:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->StopBits << USART_CR2_STOP_Pos) & USART_CR2_STOP_Msk;
 2760              		.loc 1 1061 36 is_stmt 0 view .LVU851
ARM GAS  /tmp/ccgNvlLN.s 			page 82


 2761 001e A279     		ldrb	r2, [r4, #6]	@ zero_extendqisi2
1061:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->StopBits << USART_CR2_STOP_Pos) & USART_CR2_STOP_Msk;
 2762              		.loc 1 1061 24 view .LVU852
 2763 0020 5868     		ldr	r0, [r3, #4]
1061:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->StopBits << USART_CR2_STOP_Pos) & USART_CR2_STOP_Msk;
 2764              		.loc 1 1061 47 view .LVU853
 2765 0022 4FEA0232 		lsl	r2, r2, #12
1061:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->StopBits << USART_CR2_STOP_Pos) & USART_CR2_STOP_Msk;
 2766              		.loc 1 1061 70 view .LVU854
 2767 0026 02F44052 		and	r2, r2, #12288
1061:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->StopBits << USART_CR2_STOP_Pos) & USART_CR2_STOP_Msk;
 2768              		.loc 1 1061 24 view .LVU855
 2769 002a 42EA0002 		orr	r2, r2, r0
 2770 002e 5A60     		str	r2, [r3, #4]
1062:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->HalfDuplex << USART_CR3_HDSEL_Pos) & USART_CR3_HDSEL_Msk;
 2771              		.loc 1 1062 5 is_stmt 1 view .LVU856
1062:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->HalfDuplex << USART_CR3_HDSEL_Pos) & USART_CR3_HDSEL_Msk;
 2772              		.loc 1 1062 24 is_stmt 0 view .LVU857
 2773 0030 9A68     		ldr	r2, [r3, #8]
 2774 0032 22F00802 		bic	r2, r2, #8
 2775 0036 9A60     		str	r2, [r3, #8]
1063:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef IS_LPUART_INSTANCE
 2776              		.loc 1 1063 5 is_stmt 1 view .LVU858
1063:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef IS_LPUART_INSTANCE
 2777              		.loc 1 1063 36 is_stmt 0 view .LVU859
 2778 0038 227B     		ldrb	r2, [r4, #12]	@ zero_extendqisi2
1063:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef IS_LPUART_INSTANCE
 2779              		.loc 1 1063 24 view .LVU860
 2780 003a 9868     		ldr	r0, [r3, #8]
1063:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef IS_LPUART_INSTANCE
 2781              		.loc 1 1063 49 view .LVU861
 2782 003c 4FEAC202 		lsl	r2, r2, #3
1063:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef IS_LPUART_INSTANCE
 2783              		.loc 1 1063 73 view .LVU862
 2784 0040 02F00802 		and	r2, r2, #8
1063:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef IS_LPUART_INSTANCE
 2785              		.loc 1 1063 24 view .LVU863
 2786 0044 42EA0002 		orr	r2, r2, r0
 2787 0048 9A60     		str	r2, [r3, #8]
 2788              		.loc 1 1065 5 is_stmt 1 view .LVU864
 2789              		.loc 1 1065 8 is_stmt 0 view .LVU865
 2790 004a 14D0     		beq	.L250
1066:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
1067:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->CR1 &=  ~USART_CR1_OVER8;
 2791              		.loc 1 1067 9 is_stmt 1 view .LVU866
 2792              		.loc 1 1067 28 is_stmt 0 view .LVU867
 2793 004c 1A68     		ldr	r2, [r3]
 2794 004e 22F40042 		bic	r2, r2, #32768
 2795 0052 1A60     		str	r2, [r3]
1068:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->CR1 |= (pxConfig->OverSampling8 << USART_CR1_OVER8_Pos) & USART_CR1_OVER8_Ms
 2796              		.loc 1 1068 9 is_stmt 1 view .LVU868
 2797              		.loc 1 1068 40 is_stmt 0 view .LVU869
 2798 0054 E27A     		ldrb	r2, [r4, #11]	@ zero_extendqisi2
 2799              		.loc 1 1068 28 view .LVU870
 2800 0056 1968     		ldr	r1, [r3]
 2801              		.loc 1 1068 56 view .LVU871
 2802 0058 D203     		lsls	r2, r2, #15
ARM GAS  /tmp/ccgNvlLN.s 			page 83


 2803              		.loc 1 1068 80 view .LVU872
 2804 005a 92B2     		uxth	r2, r2
 2805              		.loc 1 1068 28 view .LVU873
 2806 005c 0A43     		orrs	r2, r2, r1
 2807 005e 1A60     		str	r2, [r3]
1069:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->CR3 &= ~USART_CR3_ONEBIT;
 2808              		.loc 1 1069 9 is_stmt 1 view .LVU874
 2809              		.loc 1 1069 28 is_stmt 0 view .LVU875
 2810 0060 9A68     		ldr	r2, [r3, #8]
 2811 0062 22F40062 		bic	r2, r2, #2048
 2812 0066 9A60     		str	r2, [r3, #8]
1070:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->CR3 |= (pxConfig->SingleSample << USART_CR3_ONEBIT_Pos) & USART_CR3_ONEBIT_M
 2813              		.loc 1 1070 9 is_stmt 1 view .LVU876
 2814              		.loc 1 1070 40 is_stmt 0 view .LVU877
 2815 0068 E279     		ldrb	r2, [r4, #7]	@ zero_extendqisi2
 2816              		.loc 1 1070 28 view .LVU878
 2817 006a 9968     		ldr	r1, [r3, #8]
 2818              		.loc 1 1070 55 view .LVU879
 2819 006c D202     		lsls	r2, r2, #11
 2820              		.loc 1 1070 80 view .LVU880
 2821 006e 02F40062 		and	r2, r2, #2048
 2822              		.loc 1 1070 28 view .LVU881
 2823 0072 0A43     		orrs	r2, r2, r1
 2824 0074 9A60     		str	r2, [r3, #8]
 2825              	.L250:
1071:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
1072:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
1073:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1074:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* configure hardware flow control */
1075:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     SET_BIT(pxUSART->Inst->CR3, (USART_CR3_RTSE | USART_CR3_CTSE) &
 2826              		.loc 1 1075 5 is_stmt 1 view .LVU882
 2827 0076 A27A     		ldrb	r2, [r4, #10]	@ zero_extendqisi2
 2828              	.LBB115:
 2829              	.LBB116:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 2830              		.loc 1 126 31 is_stmt 0 view .LVU883
 2831 0078 2846     		mov	r0, r5
 2832              	.LBE116:
 2833              	.LBE115:
 2834              		.loc 1 1075 5 view .LVU884
 2835 007a 9968     		ldr	r1, [r3, #8]
 2836 007c 1202     		lsls	r2, r2, #8
1076:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((uint32_t)pxConfig->FlowControl << USART_CR3_RTSE_Pos));
1077:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1078:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #if (USART_INVERSION_MASK != 0)
1079:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* set inversions */
1080:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     SET_BIT(pxUSART->Inst->CR2, USART_INVERSION_MASK &
1081:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((uint32_t)pxConfig->Inversions << USART_CR2_SWAP_Pos));
1082:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
1083:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1084:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #if (USART_BAUDRATEMODE_MASK != 0)
1085:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* set the baudrate detection strategy for the UART */
1086:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     SET_BIT(pxUSART->Inst->CR2, USART_BAUDRATEMODE_MASK &
1087:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((uint32_t)pxConfig->BaudrateMode << USART_CR2_ABREN_Pos));
1088:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
1089:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1090:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* baudrate configuration */
ARM GAS  /tmp/ccgNvlLN.s 			page 84


1091:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvSetBaudrate(pxUSART, pxConfig->Baudrate);
 2837              		.loc 1 1091 5 view .LVU885
 2838 007e 2768     		ldr	r7, [r4]
1075:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((uint32_t)pxConfig->FlowControl << USART_CR3_RTSE_Pos));
 2839              		.loc 1 1075 5 view .LVU886
 2840 0080 02F44072 		and	r2, r2, #768
 2841 0084 7E08     		lsrs	r6, r7, #1
 2842 0086 0A43     		orrs	r2, r2, r1
 2843 0088 9A60     		str	r2, [r3, #8]
1080:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((uint32_t)pxConfig->Inversions << USART_CR2_SWAP_Pos));
 2844              		.loc 1 1080 5 is_stmt 1 view .LVU887
 2845 008a 627A     		ldrb	r2, [r4, #9]	@ zero_extendqisi2
 2846 008c 5968     		ldr	r1, [r3, #4]
 2847 008e D203     		lsls	r2, r2, #15
 2848 0090 02F47822 		and	r2, r2, #1015808
 2849 0094 0A43     		orrs	r2, r2, r1
 2850 0096 5A60     		str	r2, [r3, #4]
1086:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((uint32_t)pxConfig->BaudrateMode << USART_CR2_ABREN_Pos));
 2851              		.loc 1 1086 5 view .LVU888
 2852 0098 627B     		ldrb	r2, [r4, #13]	@ zero_extendqisi2
 2853 009a 5968     		ldr	r1, [r3, #4]
 2854 009c 1205     		lsls	r2, r2, #20
 2855 009e 02F4E002 		and	r2, r2, #7340032
 2856 00a2 0A43     		orrs	r2, r2, r1
 2857 00a4 5A60     		str	r2, [r3, #4]
 2858              		.loc 1 1091 5 view .LVU889
 2859              	.LVL200:
 2860              	.LBB122:
 2861              	.LBI115:
 121:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 2862              		.loc 1 121 13 view .LVU890
 2863              	.LBB120:
 124:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 2864              		.loc 1 124 5 view .LVU891
 124:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 2865              		.loc 1 124 23 is_stmt 0 view .LVU892
 2866 00a6 1B68     		ldr	r3, [r3]
 124:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 2867              		.loc 1 124 8 view .LVU893
 2868 00a8 1B04     		lsls	r3, r3, #16
 2869 00aa 4FD4     		bmi	.L251
 2870              	.LVL201:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 2871              		.loc 1 126 9 is_stmt 1 view .LVU894
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 2872              		.loc 1 126 31 is_stmt 0 view .LVU895
 2873 00ac FFF7FEFF 		bl	USART_ulClockFreq_Hz
 2874              	.LVL202:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 2875              		.loc 1 126 61 view .LVU896
 2876 00b0 3044     		add	r0, r0, r6
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 2877              		.loc 1 126 16 view .LVU897
 2878 00b2 2B68     		ldr	r3, [r5]
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 2879              		.loc 1 126 81 view .LVU898
 2880 00b4 B0FBF7F7 		udiv	r7, r0, r7
ARM GAS  /tmp/ccgNvlLN.s 			page 85


 2881              	.LVL203:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 2882              		.loc 1 126 28 view .LVU899
 2883 00b8 DF60     		str	r7, [r3, #12]
 2884              	.L252:
 2885              	.LVL204:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 2886              		.loc 1 126 28 view .LVU900
 2887              	.LBE120:
 2888              	.LBE122:
1092:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1093:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* enable USART with the selected directions */
1094:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     SET_BIT(pxUSART->Inst->CR1, USART_CR1_UE |
 2889              		.loc 1 1094 5 is_stmt 1 view .LVU901
1095:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((USART_CR1_TE | USART_CR1_RE) & pxConfig->Directions));
1096:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1097:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef IS_UART_WAKEUP_FROMSTOP_INSTANCE
1098:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(pxUSART->Inst))
 2890              		.loc 1 1098 9 is_stmt 0 view .LVU902
 2891 00ba 2D4A     		ldr	r2, .L260+4
 2892 00bc 2D49     		ldr	r1, .L260+8
 2893 00be 2E48     		ldr	r0, .L260+12
 2894 00c0 8B42     		cmp	r3, r1
 2895 00c2 18BF     		it	ne
 2896 00c4 9342     		cmpne	r3, r2
 2897 00c6 2D4D     		ldr	r5, .L260+16
 2898              	.LVL205:
1094:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((USART_CR1_TE | USART_CR1_RE) & pxConfig->Directions));
 2899              		.loc 1 1094 5 view .LVU903
 2900 00c8 2179     		ldrb	r1, [r4, #4]	@ zero_extendqisi2
 2901              		.loc 1 1098 9 view .LVU904
 2902 00ca 0CBF     		ite	eq
 2903 00cc 0122     		moveq	r2, #1
 2904 00ce 0022     		movne	r2, #0
 2905 00d0 2B4C     		ldr	r4, .L260+20
 2906              	.LVL206:
1094:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((USART_CR1_TE | USART_CR1_RE) & pxConfig->Directions));
 2907              		.loc 1 1094 5 view .LVU905
 2908 00d2 01F00C01 		and	r1, r1, #12
 2909              		.loc 1 1098 9 view .LVU906
 2910 00d6 8342     		cmp	r3, r0
 2911 00d8 08BF     		it	eq
 2912 00da 42F00102 		orreq	r2, r2, #1
1094:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((USART_CR1_TE | USART_CR1_RE) & pxConfig->Directions));
 2913              		.loc 1 1094 5 view .LVU907
 2914 00de 1868     		ldr	r0, [r3]
 2915 00e0 41F00101 		orr	r1, r1, #1
 2916              		.loc 1 1098 9 view .LVU908
 2917 00e4 AB42     		cmp	r3, r5
 2918 00e6 08BF     		it	eq
 2919 00e8 42F00102 		orreq	r2, r2, #1
 2920 00ec 05F54845 		add	r5, r5, #51200
1094:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((USART_CR1_TE | USART_CR1_RE) & pxConfig->Directions));
 2921              		.loc 1 1094 5 view .LVU909
 2922 00f0 0143     		orrs	r1, r1, r0
 2923              		.loc 1 1098 9 view .LVU910
 2924 00f2 2448     		ldr	r0, .L260+24
ARM GAS  /tmp/ccgNvlLN.s 			page 86


 2925 00f4 A342     		cmp	r3, r4
 2926 00f6 08BF     		it	eq
 2927 00f8 42F00102 		orreq	r2, r2, #1
 2928 00fc 04F52054 		add	r4, r4, #10240
1094:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((USART_CR1_TE | USART_CR1_RE) & pxConfig->Directions));
 2929              		.loc 1 1094 5 view .LVU911
 2930 0100 1960     		str	r1, [r3]
 2931              		.loc 1 1098 5 is_stmt 1 view .LVU912
 2932              		.loc 1 1098 9 is_stmt 0 view .LVU913
 2933 0102 AB42     		cmp	r3, r5
 2934 0104 08BF     		it	eq
 2935 0106 42F00102 		orreq	r2, r2, #1
 2936 010a A342     		cmp	r3, r4
 2937 010c 08BF     		it	eq
 2938 010e 42F00102 		orreq	r2, r2, #1
 2939 0112 8342     		cmp	r3, r0
 2940 0114 08BF     		it	eq
 2941 0116 42F00102 		orreq	r2, r2, #1
 2942 011a 12B9     		cbnz	r2, .L255
 2943 011c 134A     		ldr	r2, .L260
 2944 011e 9342     		cmp	r3, r2
 2945 0120 12D1     		bne	.L249
 2946              	.L255:
1099:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
1100:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_prvWaitIdle(pxUSART);
 2947              		.loc 1 1100 9 is_stmt 1 view .LVU914
 2948              	.LBB123:
 2949              	.LBI123:
 157:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 2950              		.loc 1 157 13 view .LVU915
 2951              	.LVL207:
 2952              	.LBB124:
 159:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulFlags = (USART_ISR_TEACK | USART_ISR_REACK) &
 2953              		.loc 1 159 5 view .LVU916
 161:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                     (USART_ISR_TEACK_Pos - USART_CR1_TE_Pos));
 2954              		.loc 1 161 28 is_stmt 0 view .LVU917
 2955 0122 1C46     		mov	r4, r3
 159:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulFlags = (USART_ISR_TEACK | USART_ISR_REACK) &
 2956              		.loc 1 159 14 view .LVU918
 2957 0124 4FF47A73 		mov	r3, #1000
 161:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                     (USART_ISR_TEACK_Pos - USART_CR1_TE_Pos));
 2958              		.loc 1 161 28 view .LVU919
 2959 0128 54F81C2B 		ldr	r2, [r4], #28
 159:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulFlags = (USART_ISR_TEACK | USART_ISR_REACK) &
 2960              		.loc 1 159 14 view .LVU920
 2961 012c 0393     		str	r3, [sp, #12]
 160:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((pxUSART->Inst->CR1 & (USART_CR1_TE | USART_CR1_RE)) <<
 2962              		.loc 1 160 5 is_stmt 1 view .LVU921
 161:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                     (USART_ISR_TEACK_Pos - USART_CR1_TE_Pos));
 2963              		.loc 1 161 67 is_stmt 0 view .LVU922
 2964 012e 9204     		lsls	r2, r2, #18
 160:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((pxUSART->Inst->CR1 & (USART_CR1_TE | USART_CR1_RE)) <<
 2965              		.loc 1 160 14 view .LVU923
 2966 0130 02F40012 		and	r2, r2, #2097152
 2967 0134 0192     		str	r2, [sp, #4]
 2968              	.LVL208:
 164:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
ARM GAS  /tmp/ccgNvlLN.s 			page 87


 2969              		.loc 1 164 5 is_stmt 1 view .LVU924
 2970              	.LBB125:
 2971              	.LBI125:
 122:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 2972              		.loc 3 122 32 view .LVU925
 2973              	.LBB126:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 2974              		.loc 3 128 5 view .LVU926
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 2975              		.loc 3 128 12 is_stmt 0 view .LVU927
 2976 0136 FFF7FEFF 		bl	XPD_pxTimeService
 2977              	.LVL209:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 2978              		.loc 3 128 12 view .LVU928
 2979 013a 019A     		ldr	r2, [sp, #4]
 2980 013c 0146     		mov	r1, r0
 2981 013e 03AB     		add	r3, sp, #12
 2982              	.LVL210:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 2983              		.loc 3 128 12 view .LVU929
 2984 0140 2046     		mov	r0, r4
 2985 0142 8C68     		ldr	r4, [r1, #8]
 2986              	.LVL211:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 2987              		.loc 3 128 12 view .LVU930
 2988 0144 1146     		mov	r1, r2
 2989 0146 A047     		blx	r4
 2990              	.LVL212:
 2991              	.L249:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 2992              		.loc 3 128 12 view .LVU931
 2993              	.LBE126:
 2994              	.LBE125:
 2995              	.LBE124:
 2996              	.LBE123:
1101:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
1102:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
1103:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 2997              		.loc 1 1103 1 view .LVU932
 2998 0148 05B0     		add	sp, sp, #20
 2999              	.LCFI56:
 3000              		.cfi_remember_state
 3001              		.cfi_def_cfa_offset 20
 3002              		@ sp needed
 3003 014a F0BD     		pop	{r4, r5, r6, r7, pc}
 3004              	.LVL213:
 3005              	.L251:
 3006              	.LCFI57:
 3007              		.cfi_restore_state
 3008              	.LBB127:
 3009              	.LBB121:
 3010              	.LBB117:
 3011              	.LBI117:
 121:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 3012              		.loc 1 121 13 is_stmt 1 view .LVU933
 3013              	.LBB118:
 3014              	.LBB119:
ARM GAS  /tmp/ccgNvlLN.s 			page 88


 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 3015              		.loc 1 130 9 view .LVU934
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 3016              		.loc 1 130 28 is_stmt 0 view .LVU935
 3017 014c FFF7FEFF 		bl	USART_ulClockFreq_Hz
 3018              	.LVL214:
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3019              		.loc 1 131 37 view .LVU936
 3020 0150 4FF6F071 		movw	r1, #65520
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 3021              		.loc 1 130 63 view .LVU937
 3022 0154 06EB4000 		add	r0, r6, r0, lsl #1
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3023              		.loc 1 131 16 view .LVU938
 3024 0158 2B68     		ldr	r3, [r5]
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 3025              		.loc 1 130 18 view .LVU939
 3026 015a B0FBF7F7 		udiv	r7, r0, r7
 3027              	.LVL215:
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3028              		.loc 1 131 9 is_stmt 1 view .LVU940
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3029              		.loc 1 131 99 is_stmt 0 view .LVU941
 3030 015e C7F34202 		ubfx	r2, r7, #1, #3
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3031              		.loc 1 131 37 view .LVU942
 3032 0162 0F40     		ands	r7, r7, r1
 3033              	.LVL216:
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3034              		.loc 1 131 63 view .LVU943
 3035 0164 1743     		orrs	r7, r7, r2
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3036              		.loc 1 131 28 view .LVU944
 3037 0166 DF60     		str	r7, [r3, #12]
 3038              	.LBE119:
 142:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3039              		.loc 1 142 1 view .LVU945
 3040 0168 A7E7     		b	.L252
 3041              	.L261:
 3042 016a 00BF     		.align	2
 3043              	.L260:
 3044 016c 000C0058 		.word	1476398080
 3045 0170 00100140 		.word	1073811456
 3046 0174 00440040 		.word	1073759232
 3047 0178 00480040 		.word	1073760256
 3048 017c 004C0040 		.word	1073761280
 3049 0180 00500040 		.word	1073762304
 3050 0184 007C0040 		.word	1073773568
 3051              	.LBE118:
 3052              	.LBE117:
 3053              	.LBE121:
 3054              	.LBE127:
 3055              		.cfi_endproc
 3056              	.LFE198:
 3058              		.section	.text.USART_vInitSync,"ax",%progbits
 3059              		.align	1
 3060              		.p2align 2,,3
ARM GAS  /tmp/ccgNvlLN.s 			page 89


 3061              		.global	USART_vInitSync
 3062              		.syntax unified
 3063              		.thumb
 3064              		.thumb_func
 3065              		.fpu fpv4-sp-d16
 3067              	USART_vInitSync:
 3068              	.LVL217:
 3069              	.LFB199:
1104:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1105:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @} */
1106:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1107:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @} */
1108:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1109:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @addtogroup USRT
1110:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @{ */
1111:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1112:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @defgroup USRT_Exported_Functions USRT Exported Functions
1113:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @{ */
1114:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1115:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
1116:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Initializes the USART peripheral in synchronous mode using the setup configuration
1117:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
1118:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxConfig: USRT setup configuration
1119:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
1120:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** void USART_vInitSync(USART_HandleType * pxUSART, const USRT_InitType * pxConfig)
1121:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 3070              		.loc 1 1121 1 is_stmt 1 view -0
 3071              		.cfi_startproc
 3072              		@ args = 0, pretend = 0, frame = 16
 3073              		@ frame_needed = 0, uses_anonymous_args = 0
1122:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvPreinit(pxUSART, pxConfig->DataSize, pxConfig->Parity);
 3074              		.loc 1 1122 5 view .LVU947
1121:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvPreinit(pxUSART, pxConfig->DataSize, pxConfig->Parity);
 3075              		.loc 1 1121 1 is_stmt 0 view .LVU948
 3076 0000 70B5     		push	{r4, r5, r6, lr}
 3077              	.LCFI58:
 3078              		.cfi_def_cfa_offset 16
 3079              		.cfi_offset 4, -16
 3080              		.cfi_offset 5, -12
 3081              		.cfi_offset 6, -8
 3082              		.cfi_offset 14, -4
 3083 0002 0546     		mov	r5, r0
 3084 0004 0C46     		mov	r4, r1
 3085              		.loc 1 1122 5 view .LVU949
 3086 0006 CA79     		ldrb	r2, [r1, #7]	@ zero_extendqisi2
1121:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvPreinit(pxUSART, pxConfig->DataSize, pxConfig->Parity);
 3087              		.loc 1 1121 1 view .LVU950
 3088 0008 84B0     		sub	sp, sp, #16
 3089              	.LCFI59:
 3090              		.cfi_def_cfa_offset 32
 3091              		.loc 1 1122 5 view .LVU951
 3092 000a 0979     		ldrb	r1, [r1, #4]	@ zero_extendqisi2
 3093              	.LVL218:
 3094              		.loc 1 1122 5 view .LVU952
 3095 000c FFF7FEFF 		bl	USART_prvPreinit
 3096              	.LVL219:
1123:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
ARM GAS  /tmp/ccgNvlLN.s 			page 90


1124:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* configure clock settings and stop mode */
1125:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 |= USART_CR1_OVER8;
 3097              		.loc 1 1125 5 is_stmt 1 view .LVU953
 3098              		.loc 1 1125 12 is_stmt 0 view .LVU954
 3099 0010 2B68     		ldr	r3, [r5]
1126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= USART_CR2_CLKEN;
1127:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 &= ~(USART_CR2_CPOL | USART_CR2_CPHA | USART_CR2_LBCL | USART_CR2_STOP);
1128:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->Clock.Polarity << USART_CR2_CPOL_Pos) & USART_CR2_CPOL_Msk;
1129:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->Clock.Phase << USART_CR2_CPHA_Pos) & USART_CR2_CPHA_Msk;
1130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->Clock.LastBit << USART_CR2_LBCL_Pos) & USART_CR2_LBCL_Msk;
1131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->StopBits << USART_CR2_STOP_Pos) & USART_CR2_STOP_Msk;
1132:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1133:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 &= ~USART_CR3_ONEBIT;
1134:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->SingleSample << USART_CR3_ONEBIT_Pos) & USART_CR3_ONEBIT_Msk;
1135:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1136:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #if (USART_INVERSION_MASK != 0)
1137:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* set inversions */
1138:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     SET_BIT(pxUSART->Inst->CR2, USART_INVERSION_MASK &
1139:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((uint32_t)pxConfig->Inversions << USART_CR2_SWAP_Pos));
1140:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
1141:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1142:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* baudrate configuration */
1143:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvSetBaudrate(pxUSART, pxConfig->Baudrate);
 3100              		.loc 1 1143 5 view .LVU955
 3101 0012 2668     		ldr	r6, [r4]
 3102              	.LBB137:
 3103              	.LBB138:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3104              		.loc 1 126 31 view .LVU956
 3105 0014 2846     		mov	r0, r5
 3106              	.LBE138:
 3107              	.LBE137:
1125:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= USART_CR2_CLKEN;
 3108              		.loc 1 1125 24 view .LVU957
 3109 0016 1A68     		ldr	r2, [r3]
 3110 0018 42F40042 		orr	r2, r2, #32768
 3111 001c 1A60     		str	r2, [r3]
1126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= USART_CR2_CLKEN;
 3112              		.loc 1 1126 5 is_stmt 1 view .LVU958
1126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= USART_CR2_CLKEN;
 3113              		.loc 1 1126 24 is_stmt 0 view .LVU959
 3114 001e 5A68     		ldr	r2, [r3, #4]
 3115 0020 42F40062 		orr	r2, r2, #2048
 3116 0024 5A60     		str	r2, [r3, #4]
1127:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->Clock.Polarity << USART_CR2_CPOL_Pos) & USART_CR2_CPOL_Msk;
 3117              		.loc 1 1127 5 is_stmt 1 view .LVU960
1127:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->Clock.Polarity << USART_CR2_CPOL_Pos) & USART_CR2_CPOL_Msk;
 3118              		.loc 1 1127 24 is_stmt 0 view .LVU961
 3119 0026 5A68     		ldr	r2, [r3, #4]
 3120 0028 22F45C52 		bic	r2, r2, #14080
 3121 002c 5A60     		str	r2, [r3, #4]
1128:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->Clock.Phase << USART_CR2_CPHA_Pos) & USART_CR2_CPHA_Msk;
 3122              		.loc 1 1128 5 is_stmt 1 view .LVU962
1128:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->Clock.Phase << USART_CR2_CPHA_Pos) & USART_CR2_CPHA_Msk;
 3123              		.loc 1 1128 43 is_stmt 0 view .LVU963
 3124 002e 627A     		ldrb	r2, [r4, #9]	@ zero_extendqisi2
1128:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->Clock.Phase << USART_CR2_CPHA_Pos) & USART_CR2_CPHA_Msk;
ARM GAS  /tmp/ccgNvlLN.s 			page 91


 3125              		.loc 1 1128 24 view .LVU964
 3126 0030 5968     		ldr	r1, [r3, #4]
1128:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->Clock.Phase << USART_CR2_CPHA_Pos) & USART_CR2_CPHA_Msk;
 3127              		.loc 1 1128 53 view .LVU965
 3128 0032 9202     		lsls	r2, r2, #10
1128:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->Clock.Phase << USART_CR2_CPHA_Pos) & USART_CR2_CPHA_Msk;
 3129              		.loc 1 1128 76 view .LVU966
 3130 0034 02F48062 		and	r2, r2, #1024
1128:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->Clock.Phase << USART_CR2_CPHA_Pos) & USART_CR2_CPHA_Msk;
 3131              		.loc 1 1128 24 view .LVU967
 3132 0038 0A43     		orrs	r2, r2, r1
 3133 003a 5A60     		str	r2, [r3, #4]
1129:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->Clock.LastBit << USART_CR2_LBCL_Pos) & USART_CR2_LBCL_Msk;
 3134              		.loc 1 1129 5 is_stmt 1 view .LVU968
1129:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->Clock.LastBit << USART_CR2_LBCL_Pos) & USART_CR2_LBCL_Msk;
 3135              		.loc 1 1129 43 is_stmt 0 view .LVU969
 3136 003c A27A     		ldrb	r2, [r4, #10]	@ zero_extendqisi2
1129:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->Clock.LastBit << USART_CR2_LBCL_Pos) & USART_CR2_LBCL_Msk;
 3137              		.loc 1 1129 24 view .LVU970
 3138 003e 5968     		ldr	r1, [r3, #4]
1129:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->Clock.LastBit << USART_CR2_LBCL_Pos) & USART_CR2_LBCL_Msk;
 3139              		.loc 1 1129 50 view .LVU971
 3140 0040 5202     		lsls	r2, r2, #9
1129:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->Clock.LastBit << USART_CR2_LBCL_Pos) & USART_CR2_LBCL_Msk;
 3141              		.loc 1 1129 73 view .LVU972
 3142 0042 02F40072 		and	r2, r2, #512
1129:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->Clock.LastBit << USART_CR2_LBCL_Pos) & USART_CR2_LBCL_Msk;
 3143              		.loc 1 1129 24 view .LVU973
 3144 0046 0A43     		orrs	r2, r2, r1
 3145 0048 5A60     		str	r2, [r3, #4]
1130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->StopBits << USART_CR2_STOP_Pos) & USART_CR2_STOP_Msk;
 3146              		.loc 1 1130 5 is_stmt 1 view .LVU974
1130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->StopBits << USART_CR2_STOP_Pos) & USART_CR2_STOP_Msk;
 3147              		.loc 1 1130 43 is_stmt 0 view .LVU975
 3148 004a E27A     		ldrb	r2, [r4, #11]	@ zero_extendqisi2
1130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->StopBits << USART_CR2_STOP_Pos) & USART_CR2_STOP_Msk;
 3149              		.loc 1 1130 24 view .LVU976
 3150 004c 5968     		ldr	r1, [r3, #4]
1130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->StopBits << USART_CR2_STOP_Pos) & USART_CR2_STOP_Msk;
 3151              		.loc 1 1130 52 view .LVU977
 3152 004e 1202     		lsls	r2, r2, #8
1130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->StopBits << USART_CR2_STOP_Pos) & USART_CR2_STOP_Msk;
 3153              		.loc 1 1130 75 view .LVU978
 3154 0050 02F48072 		and	r2, r2, #256
1130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->StopBits << USART_CR2_STOP_Pos) & USART_CR2_STOP_Msk;
 3155              		.loc 1 1130 24 view .LVU979
 3156 0054 0A43     		orrs	r2, r2, r1
 3157 0056 5A60     		str	r2, [r3, #4]
1131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3158              		.loc 1 1131 5 is_stmt 1 view .LVU980
1131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3159              		.loc 1 1131 36 is_stmt 0 view .LVU981
 3160 0058 6279     		ldrb	r2, [r4, #5]	@ zero_extendqisi2
1131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3161              		.loc 1 1131 24 view .LVU982
 3162 005a 5968     		ldr	r1, [r3, #4]
1131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
ARM GAS  /tmp/ccgNvlLN.s 			page 92


 3163              		.loc 1 1131 47 view .LVU983
 3164 005c 1203     		lsls	r2, r2, #12
1131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3165              		.loc 1 1131 70 view .LVU984
 3166 005e 02F44052 		and	r2, r2, #12288
1131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3167              		.loc 1 1131 24 view .LVU985
 3168 0062 0A43     		orrs	r2, r2, r1
 3169 0064 5A60     		str	r2, [r3, #4]
1133:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->SingleSample << USART_CR3_ONEBIT_Pos) & USART_CR3_ONEBIT_Msk;
 3170              		.loc 1 1133 5 is_stmt 1 view .LVU986
1133:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->SingleSample << USART_CR3_ONEBIT_Pos) & USART_CR3_ONEBIT_Msk;
 3171              		.loc 1 1133 24 is_stmt 0 view .LVU987
 3172 0066 9A68     		ldr	r2, [r3, #8]
 3173 0068 22F40062 		bic	r2, r2, #2048
 3174 006c 9A60     		str	r2, [r3, #8]
1134:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3175              		.loc 1 1134 5 is_stmt 1 view .LVU988
1134:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3176              		.loc 1 1134 36 is_stmt 0 view .LVU989
 3177 006e A279     		ldrb	r2, [r4, #6]	@ zero_extendqisi2
1134:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3178              		.loc 1 1134 24 view .LVU990
 3179 0070 9968     		ldr	r1, [r3, #8]
1134:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3180              		.loc 1 1134 51 view .LVU991
 3181 0072 D202     		lsls	r2, r2, #11
1134:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3182              		.loc 1 1134 76 view .LVU992
 3183 0074 02F40062 		and	r2, r2, #2048
1134:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3184              		.loc 1 1134 24 view .LVU993
 3185 0078 0A43     		orrs	r2, r2, r1
 3186 007a 9A60     		str	r2, [r3, #8]
1138:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((uint32_t)pxConfig->Inversions << USART_CR2_SWAP_Pos));
 3187              		.loc 1 1138 5 is_stmt 1 view .LVU994
 3188 007c 227A     		ldrb	r2, [r4, #8]	@ zero_extendqisi2
 3189 007e 5968     		ldr	r1, [r3, #4]
 3190 0080 D203     		lsls	r2, r2, #15
 3191 0082 02F47822 		and	r2, r2, #1015808
 3192 0086 0A43     		orrs	r2, r2, r1
 3193 0088 5A60     		str	r2, [r3, #4]
 3194              		.loc 1 1143 5 view .LVU995
 3195              	.LVL220:
 3196              	.LBB144:
 3197              	.LBI137:
 121:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 3198              		.loc 1 121 13 view .LVU996
 3199              	.LBB142:
 124:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 3200              		.loc 1 124 5 view .LVU997
 124:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 3201              		.loc 1 124 23 is_stmt 0 view .LVU998
 3202 008a 1B68     		ldr	r3, [r3]
 124:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 3203              		.loc 1 124 8 view .LVU999
 3204 008c 1B04     		lsls	r3, r3, #16
ARM GAS  /tmp/ccgNvlLN.s 			page 93


 3205 008e 4DD4     		bmi	.L263
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3206              		.loc 1 126 9 is_stmt 1 view .LVU1000
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3207              		.loc 1 126 31 is_stmt 0 view .LVU1001
 3208 0090 FFF7FEFF 		bl	USART_ulClockFreq_Hz
 3209              	.LVL221:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3210              		.loc 1 126 16 view .LVU1002
 3211 0094 2B68     		ldr	r3, [r5]
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3212              		.loc 1 126 61 view .LVU1003
 3213 0096 00EB5600 		add	r0, r0, r6, lsr #1
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3214              		.loc 1 126 81 view .LVU1004
 3215 009a B0FBF6F6 		udiv	r6, r0, r6
 3216              	.LVL222:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3217              		.loc 1 126 28 view .LVU1005
 3218 009e DE60     		str	r6, [r3, #12]
 3219              	.L264:
 3220              	.LVL223:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3221              		.loc 1 126 28 view .LVU1006
 3222              	.LBE142:
 3223              	.LBE144:
1144:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1145:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* enable USART with both directions */
1146:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     SET_BIT(pxUSART->Inst->CR1, USART_CR1_UE |
 3224              		.loc 1 1146 5 is_stmt 1 view .LVU1007
1147:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             USART_CR1_TE | USART_CR1_RE);
1148:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1149:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef IS_UART_WAKEUP_FROMSTOP_INSTANCE
1150:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(pxUSART->Inst))
 3225              		.loc 1 1150 9 is_stmt 0 view .LVU1008
 3226 00a0 2A4A     		ldr	r2, .L272
 3227 00a2 2B49     		ldr	r1, .L272+4
 3228 00a4 2B4C     		ldr	r4, .L272+8
 3229              	.LVL224:
 3230              		.loc 1 1150 9 view .LVU1009
 3231 00a6 8B42     		cmp	r3, r1
 3232 00a8 18BF     		it	ne
 3233 00aa 9342     		cmpne	r3, r2
 3234 00ac 2A48     		ldr	r0, .L272+12
 3235 00ae 01F54061 		add	r1, r1, #3072
 3236 00b2 2A4D     		ldr	r5, .L272+16
 3237              	.LVL225:
 3238              		.loc 1 1150 9 view .LVU1010
 3239 00b4 0CBF     		ite	eq
 3240 00b6 0122     		moveq	r2, #1
 3241 00b8 0022     		movne	r2, #0
 3242 00ba A342     		cmp	r3, r4
 3243 00bc 08BF     		it	eq
 3244 00be 42F00102 		orreq	r2, r2, #1
 3245 00c2 04F54054 		add	r4, r4, #12288
 3246 00c6 8342     		cmp	r3, r0
 3247 00c8 08BF     		it	eq
ARM GAS  /tmp/ccgNvlLN.s 			page 94


 3248 00ca 42F00102 		orreq	r2, r2, #1
 3249 00ce 00F54050 		add	r0, r0, #12288
 3250 00d2 8B42     		cmp	r3, r1
 3251 00d4 08BF     		it	eq
 3252 00d6 42F00102 		orreq	r2, r2, #1
1146:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             USART_CR1_TE | USART_CR1_RE);
 3253              		.loc 1 1146 5 view .LVU1011
 3254 00da 1968     		ldr	r1, [r3]
 3255              		.loc 1 1150 9 view .LVU1012
 3256 00dc AB42     		cmp	r3, r5
 3257 00de 08BF     		it	eq
 3258 00e0 42F00102 		orreq	r2, r2, #1
1146:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             USART_CR1_TE | USART_CR1_RE);
 3259              		.loc 1 1146 5 view .LVU1013
 3260 00e4 41F00D01 		orr	r1, r1, #13
 3261              		.loc 1 1150 9 view .LVU1014
 3262 00e8 A342     		cmp	r3, r4
 3263 00ea 08BF     		it	eq
 3264 00ec 42F00102 		orreq	r2, r2, #1
1146:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             USART_CR1_TE | USART_CR1_RE);
 3265              		.loc 1 1146 5 view .LVU1015
 3266 00f0 1960     		str	r1, [r3]
 3267              		.loc 1 1150 5 is_stmt 1 view .LVU1016
 3268              		.loc 1 1150 9 is_stmt 0 view .LVU1017
 3269 00f2 8342     		cmp	r3, r0
 3270 00f4 08BF     		it	eq
 3271 00f6 42F00102 		orreq	r2, r2, #1
 3272 00fa 12B9     		cbnz	r2, .L267
 3273 00fc 184A     		ldr	r2, .L272+20
 3274 00fe 9342     		cmp	r3, r2
 3275 0100 12D1     		bne	.L262
 3276              	.L267:
1151:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
1152:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_prvWaitIdle(pxUSART);
 3277              		.loc 1 1152 9 is_stmt 1 view .LVU1018
 3278              	.LBB145:
 3279              	.LBI145:
 157:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 3280              		.loc 1 157 13 view .LVU1019
 3281              	.LVL226:
 3282              	.LBB146:
 159:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulFlags = (USART_ISR_TEACK | USART_ISR_REACK) &
 3283              		.loc 1 159 5 view .LVU1020
 161:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                     (USART_ISR_TEACK_Pos - USART_CR1_TE_Pos));
 3284              		.loc 1 161 28 is_stmt 0 view .LVU1021
 3285 0102 1C46     		mov	r4, r3
 159:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulFlags = (USART_ISR_TEACK | USART_ISR_REACK) &
 3286              		.loc 1 159 14 view .LVU1022
 3287 0104 4FF47A73 		mov	r3, #1000
 161:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                     (USART_ISR_TEACK_Pos - USART_CR1_TE_Pos));
 3288              		.loc 1 161 28 view .LVU1023
 3289 0108 54F81C2B 		ldr	r2, [r4], #28
 159:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulFlags = (USART_ISR_TEACK | USART_ISR_REACK) &
 3290              		.loc 1 159 14 view .LVU1024
 3291 010c 0393     		str	r3, [sp, #12]
 160:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((pxUSART->Inst->CR1 & (USART_CR1_TE | USART_CR1_RE)) <<
 3292              		.loc 1 160 5 is_stmt 1 view .LVU1025
ARM GAS  /tmp/ccgNvlLN.s 			page 95


 161:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                     (USART_ISR_TEACK_Pos - USART_CR1_TE_Pos));
 3293              		.loc 1 161 67 is_stmt 0 view .LVU1026
 3294 010e 9204     		lsls	r2, r2, #18
 160:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((pxUSART->Inst->CR1 & (USART_CR1_TE | USART_CR1_RE)) <<
 3295              		.loc 1 160 14 view .LVU1027
 3296 0110 02F40012 		and	r2, r2, #2097152
 3297 0114 0192     		str	r2, [sp, #4]
 3298              	.LVL227:
 164:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 3299              		.loc 1 164 5 is_stmt 1 view .LVU1028
 3300              	.LBB147:
 3301              	.LBI147:
 122:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 3302              		.loc 3 122 32 view .LVU1029
 3303              	.LBB148:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 3304              		.loc 3 128 5 view .LVU1030
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 3305              		.loc 3 128 12 is_stmt 0 view .LVU1031
 3306 0116 FFF7FEFF 		bl	XPD_pxTimeService
 3307              	.LVL228:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 3308              		.loc 3 128 12 view .LVU1032
 3309 011a 019A     		ldr	r2, [sp, #4]
 3310 011c 0146     		mov	r1, r0
 3311 011e 03AB     		add	r3, sp, #12
 3312              	.LVL229:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 3313              		.loc 3 128 12 view .LVU1033
 3314 0120 2046     		mov	r0, r4
 3315 0122 8C68     		ldr	r4, [r1, #8]
 3316              	.LVL230:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 3317              		.loc 3 128 12 view .LVU1034
 3318 0124 1146     		mov	r1, r2
 3319 0126 A047     		blx	r4
 3320              	.LVL231:
 3321              	.L262:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 3322              		.loc 3 128 12 view .LVU1035
 3323              	.LBE148:
 3324              	.LBE147:
 3325              	.LBE146:
 3326              	.LBE145:
1153:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
1154:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
1155:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 3327              		.loc 1 1155 1 view .LVU1036
 3328 0128 04B0     		add	sp, sp, #16
 3329              	.LCFI60:
 3330              		.cfi_remember_state
 3331              		.cfi_def_cfa_offset 16
 3332              		@ sp needed
 3333 012a 70BD     		pop	{r4, r5, r6, pc}
 3334              	.LVL232:
 3335              	.L263:
 3336              	.LCFI61:
ARM GAS  /tmp/ccgNvlLN.s 			page 96


 3337              		.cfi_restore_state
 3338              	.LBB149:
 3339              	.LBB143:
 3340              	.LBB139:
 3341              	.LBI139:
 121:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 3342              		.loc 1 121 13 is_stmt 1 view .LVU1037
 3343              	.LBB140:
 3344              	.LBB141:
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 3345              		.loc 1 130 9 view .LVU1038
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 3346              		.loc 1 130 28 is_stmt 0 view .LVU1039
 3347 012c FFF7FEFF 		bl	USART_ulClockFreq_Hz
 3348              	.LVL233:
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3349              		.loc 1 131 37 view .LVU1040
 3350 0130 4FF6F071 		movw	r1, #65520
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 3351              		.loc 1 130 77 view .LVU1041
 3352 0134 7208     		lsrs	r2, r6, #1
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3353              		.loc 1 131 16 view .LVU1042
 3354 0136 2B68     		ldr	r3, [r5]
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 3355              		.loc 1 130 63 view .LVU1043
 3356 0138 02EB4000 		add	r0, r2, r0, lsl #1
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 3357              		.loc 1 130 18 view .LVU1044
 3358 013c B0FBF6F6 		udiv	r6, r0, r6
 3359              	.LVL234:
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3360              		.loc 1 131 9 is_stmt 1 view .LVU1045
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3361              		.loc 1 131 99 is_stmt 0 view .LVU1046
 3362 0140 C6F34202 		ubfx	r2, r6, #1, #3
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3363              		.loc 1 131 37 view .LVU1047
 3364 0144 0E40     		ands	r6, r6, r1
 3365              	.LVL235:
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3366              		.loc 1 131 63 view .LVU1048
 3367 0146 1643     		orrs	r6, r6, r2
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3368              		.loc 1 131 28 view .LVU1049
 3369 0148 DE60     		str	r6, [r3, #12]
 3370              	.LBE141:
 142:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3371              		.loc 1 142 1 view .LVU1050
 3372 014a A9E7     		b	.L264
 3373              	.L273:
 3374              		.align	2
 3375              	.L272:
 3376 014c 00100140 		.word	1073811456
 3377 0150 00440040 		.word	1073759232
 3378 0154 00480040 		.word	1073760256
 3379 0158 004C0040 		.word	1073761280
ARM GAS  /tmp/ccgNvlLN.s 			page 97


 3380 015c 00140140 		.word	1073812480
 3381 0160 000C0058 		.word	1476398080
 3382              	.LBE140:
 3383              	.LBE139:
 3384              	.LBE143:
 3385              	.LBE149:
 3386              		.cfi_endproc
 3387              	.LFE199:
 3389              		.section	.text.USART_vInitLIN,"ax",%progbits
 3390              		.align	1
 3391              		.p2align 2,,3
 3392              		.global	USART_vInitLIN
 3393              		.syntax unified
 3394              		.thumb
 3395              		.thumb_func
 3396              		.fpu fpv4-sp-d16
 3398              	USART_vInitLIN:
 3399              	.LVL236:
 3400              	.LFB200:
1156:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1157:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @} */
1158:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1159:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @} */
1160:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1161:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @addtogroup LIN
1162:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @{ */
1163:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1164:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @defgroup LIN_Exported_Functions LIN Exported Functions
1165:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @{ */
1166:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1167:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
1168:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Sets the UART peripheral in LIN protocol mode
1169:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
1170:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxConfig: LIN setup configuration
1171:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
1172:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** void USART_vInitLIN(USART_HandleType * pxUSART, const LIN_InitType * pxConfig)
1173:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 3401              		.loc 1 1173 1 is_stmt 1 view -0
 3402              		.cfi_startproc
 3403              		@ args = 0, pretend = 0, frame = 16
 3404              		@ frame_needed = 0, uses_anonymous_args = 0
1174:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvPreinit(pxUSART, 8, USART_PARITY_NONE);
 3405              		.loc 1 1174 5 view .LVU1052
 3406              	.LBB161:
 3407              	.LBI161:
 168:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 3408              		.loc 1 168 13 view .LVU1053
 3409              	.LBB162:
 170:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3410              		.loc 1 170 5 view .LVU1054
 173:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3411              		.loc 1 173 5 view .LVU1055
 3412              	.LBE162:
 3413              	.LBE161:
1173:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvPreinit(pxUSART, 8, USART_PARITY_NONE);
 3414              		.loc 1 1173 1 is_stmt 0 view .LVU1056
 3415 0000 F0B5     		push	{r4, r5, r6, r7, lr}
ARM GAS  /tmp/ccgNvlLN.s 			page 98


 3416              	.LCFI62:
 3417              		.cfi_def_cfa_offset 20
 3418              		.cfi_offset 4, -20
 3419              		.cfi_offset 5, -16
 3420              		.cfi_offset 6, -12
 3421              		.cfi_offset 7, -8
 3422              		.cfi_offset 14, -4
 3423 0002 0446     		mov	r4, r0
 3424 0004 85B0     		sub	sp, sp, #20
 3425              	.LCFI63:
 3426              		.cfi_def_cfa_offset 40
 3427              	.LBB167:
 3428              	.LBB163:
 173:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3429              		.loc 1 173 5 view .LVU1057
 3430 0006 008F     		ldrh	r0, [r0, #56]
 3431              	.LVL237:
 173:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3432              		.loc 1 173 5 view .LVU1058
 3433              	.LBE163:
 3434              	.LBE167:
1173:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvPreinit(pxUSART, 8, USART_PARITY_NONE);
 3435              		.loc 1 1173 1 view .LVU1059
 3436 0008 0F46     		mov	r7, r1
 3437              	.LBB168:
 3438              	.LBB164:
 173:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3439              		.loc 1 173 5 view .LVU1060
 3440 000a FFF7FEFF 		bl	RCC_vClockEnable
 3441              	.LVL238:
 175:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 = 0;
 3442              		.loc 1 175 5 is_stmt 1 view .LVU1061
 175:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 = 0;
 3443              		.loc 1 175 12 is_stmt 0 view .LVU1062
 3444 000e 2368     		ldr	r3, [r4]
 175:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 = 0;
 3445              		.loc 1 175 24 view .LVU1063
 3446 0010 0022     		movs	r2, #0
 180:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3447              		.loc 1 180 5 view .LVU1064
 3448 0012 6168     		ldr	r1, [r4, #4]
 175:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 = 0;
 3449              		.loc 1 175 24 view .LVU1065
 3450 0014 1A60     		str	r2, [r3]
 176:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 = 0;
 3451              		.loc 1 176 5 is_stmt 1 view .LVU1066
 176:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 = 0;
 3452              		.loc 1 176 24 is_stmt 0 view .LVU1067
 3453 0016 5A60     		str	r2, [r3, #4]
 177:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3454              		.loc 1 177 5 is_stmt 1 view .LVU1068
 177:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3455              		.loc 1 177 24 is_stmt 0 view .LVU1069
 3456 0018 9A60     		str	r2, [r3, #8]
 180:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3457              		.loc 1 180 5 is_stmt 1 view .LVU1070
 180:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
ARM GAS  /tmp/ccgNvlLN.s 			page 99


 3458              		.loc 1 180 5 view .LVU1071
 3459 001a 11B1     		cbz	r1, .L275
 180:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3460              		.loc 1 180 5 view .LVU1072
 3461 001c 2046     		mov	r0, r4
 3462 001e 8847     		blx	r1
 3463              	.LVL239:
 3464 0020 2368     		ldr	r3, [r4]
 3465              	.L275:
 180:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3466              		.loc 1 180 5 view .LVU1073
 183:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****       pxUSART->Inst->CR1 |= USART_CR1_M0;
 3467              		.loc 1 183 5 view .LVU1074
 186:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****       pxUSART->Inst->CR1 |= USART_CR1_M1;
 3468              		.loc 1 186 5 view .LVU1075
 196:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 3469              		.loc 1 196 5 view .LVU1076
 196:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 3470              		.loc 1 196 26 is_stmt 0 view .LVU1077
 3471 0022 1868     		ldr	r0, [r3]
 220:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 3472              		.loc 1 220 57 view .LVU1078
 3473 0024 0021     		movs	r1, #0
 196:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 3474              		.loc 1 196 32 view .LVU1079
 3475 0026 3F4A     		ldr	r2, .L290
 220:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 3476              		.loc 1 220 57 view .LVU1080
 3477 0028 A185     		strh	r1, [r4, #44]	@ movhi
 196:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 3478              		.loc 1 196 32 view .LVU1081
 3479 002a 0240     		ands	r2, r2, r0
 220:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 3480              		.loc 1 220 30 view .LVU1082
 3481 002c A186     		strh	r1, [r4, #52]	@ movhi
 3482              	.LBE164:
 3483              	.LBE168:
1175:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1176:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* Set LIN mode, break length */
1177:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 = USART_CR2_LINEN | (pxConfig->BreakSize > 10) ? USART_CR2_LBDL : 0;
 3484              		.loc 1 1177 24 view .LVU1083
 3485 002e 2021     		movs	r1, #32
1178:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1179:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #if (USART_INVERSION_MASK != 0)
1180:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* set inversions */
1181:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     SET_BIT(pxUSART->Inst->CR2, USART_INVERSION_MASK &
1182:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((uint32_t)pxConfig->Inversions << USART_CR2_SWAP_Pos));
1183:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
1184:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1185:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #if (USART_BAUDRATEMODE_MASK != 0)
1186:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* set the baudrate detection strategy for the UART */
1187:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     SET_BIT(pxUSART->Inst->CR2, USART_BAUDRATEMODE_MASK &
1188:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((uint32_t)pxConfig->BaudrateMode << USART_CR2_ABREN_Pos));
1189:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
1190:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1191:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* baudrate configuration */
1192:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvSetBaudrate(pxUSART, pxConfig->Baudrate);
ARM GAS  /tmp/ccgNvlLN.s 			page 100


 3486              		.loc 1 1192 5 view .LVU1084
 3487 0030 3E68     		ldr	r6, [r7]
 3488              	.LBB169:
 3489              	.LBB165:
 217:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             break;
 3490              		.loc 1 217 61 view .LVU1085
 3491 0032 B2F5805F 		cmp	r2, #4096
 3492              	.LBE165:
 3493              	.LBE169:
 3494              	.LBB170:
 3495              	.LBB171:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3496              		.loc 1 126 31 view .LVU1086
 3497 0036 2046     		mov	r0, r4
 3498 0038 4FEA5605 		lsr	r5, r6, #1
 3499              	.LBE171:
 3500              	.LBE170:
 3501              	.LBB177:
 3502              	.LBB166:
 217:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             break;
 3503              		.loc 1 217 61 view .LVU1087
 3504 003c 0CBF     		ite	eq
 3505 003e 0222     		moveq	r2, #2
 3506 0040 0122     		movne	r2, #1
 3507 0042 E286     		strh	r2, [r4, #54]	@ movhi
 3508 0044 E285     		strh	r2, [r4, #46]	@ movhi
 220:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 3509              		.loc 1 220 5 is_stmt 1 view .LVU1088
 3510              	.LVL240:
 220:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 3511              		.loc 1 220 5 is_stmt 0 view .LVU1089
 3512              	.LBE166:
 3513              	.LBE177:
1177:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3514              		.loc 1 1177 5 is_stmt 1 view .LVU1090
1177:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3515              		.loc 1 1177 24 is_stmt 0 view .LVU1091
 3516 0046 5960     		str	r1, [r3, #4]
1181:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((uint32_t)pxConfig->Inversions << USART_CR2_SWAP_Pos));
 3517              		.loc 1 1181 5 is_stmt 1 view .LVU1092
 3518 0048 3A79     		ldrb	r2, [r7, #4]	@ zero_extendqisi2
 3519 004a 5968     		ldr	r1, [r3, #4]
 3520 004c D203     		lsls	r2, r2, #15
 3521 004e 02F47822 		and	r2, r2, #1015808
 3522 0052 0A43     		orrs	r2, r2, r1
 3523 0054 5A60     		str	r2, [r3, #4]
1187:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((uint32_t)pxConfig->BaudrateMode << USART_CR2_ABREN_Pos));
 3524              		.loc 1 1187 5 view .LVU1093
 3525 0056 7A79     		ldrb	r2, [r7, #5]	@ zero_extendqisi2
 3526 0058 5968     		ldr	r1, [r3, #4]
 3527 005a 1205     		lsls	r2, r2, #20
 3528 005c 02F4E002 		and	r2, r2, #7340032
 3529 0060 0A43     		orrs	r2, r2, r1
 3530 0062 5A60     		str	r2, [r3, #4]
 3531              		.loc 1 1192 5 view .LVU1094
 3532              	.LVL241:
 3533              	.LBB178:
ARM GAS  /tmp/ccgNvlLN.s 			page 101


 3534              	.LBI170:
 121:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 3535              		.loc 1 121 13 view .LVU1095
 3536              	.LBB175:
 124:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 3537              		.loc 1 124 5 view .LVU1096
 124:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 3538              		.loc 1 124 23 is_stmt 0 view .LVU1097
 3539 0064 1B68     		ldr	r3, [r3]
 124:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 3540              		.loc 1 124 8 view .LVU1098
 3541 0066 1B04     		lsls	r3, r3, #16
 3542 0068 4CD4     		bmi	.L277
 3543              	.LVL242:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3544              		.loc 1 126 9 is_stmt 1 view .LVU1099
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3545              		.loc 1 126 31 is_stmt 0 view .LVU1100
 3546 006a FFF7FEFF 		bl	USART_ulClockFreq_Hz
 3547              	.LVL243:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3548              		.loc 1 126 61 view .LVU1101
 3549 006e 2844     		add	r0, r0, r5
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3550              		.loc 1 126 16 view .LVU1102
 3551 0070 2368     		ldr	r3, [r4]
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3552              		.loc 1 126 81 view .LVU1103
 3553 0072 B0FBF6F6 		udiv	r6, r0, r6
 3554              	.LVL244:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3555              		.loc 1 126 28 view .LVU1104
 3556 0076 DE60     		str	r6, [r3, #12]
 3557              	.L278:
 3558              	.LVL245:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3559              		.loc 1 126 28 view .LVU1105
 3560              	.LBE175:
 3561              	.LBE178:
1193:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1194:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* enable USART with both directions */
1195:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     SET_BIT(pxUSART->Inst->CR1, USART_CR1_UE |
 3562              		.loc 1 1195 5 is_stmt 1 view .LVU1106
1196:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             USART_CR1_TE | USART_CR1_RE);
1197:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1198:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef IS_UART_WAKEUP_FROMSTOP_INSTANCE
1199:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(pxUSART->Inst))
 3563              		.loc 1 1199 9 is_stmt 0 view .LVU1107
 3564 0078 2B4A     		ldr	r2, .L290+4
 3565 007a 2C49     		ldr	r1, .L290+8
 3566 007c 2C4C     		ldr	r4, .L290+12
 3567              	.LVL246:
 3568              		.loc 1 1199 9 view .LVU1108
 3569 007e 8B42     		cmp	r3, r1
 3570 0080 18BF     		it	ne
 3571 0082 9342     		cmpne	r3, r2
 3572 0084 2B48     		ldr	r0, .L290+16
ARM GAS  /tmp/ccgNvlLN.s 			page 102


 3573 0086 01F54061 		add	r1, r1, #3072
 3574 008a 2B4D     		ldr	r5, .L290+20
 3575 008c 0CBF     		ite	eq
 3576 008e 0122     		moveq	r2, #1
 3577 0090 0022     		movne	r2, #0
 3578 0092 A342     		cmp	r3, r4
 3579 0094 08BF     		it	eq
 3580 0096 42F00102 		orreq	r2, r2, #1
 3581 009a 04F54054 		add	r4, r4, #12288
 3582 009e 8342     		cmp	r3, r0
 3583 00a0 08BF     		it	eq
 3584 00a2 42F00102 		orreq	r2, r2, #1
 3585 00a6 00F54050 		add	r0, r0, #12288
 3586 00aa 8B42     		cmp	r3, r1
 3587 00ac 08BF     		it	eq
 3588 00ae 42F00102 		orreq	r2, r2, #1
1195:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             USART_CR1_TE | USART_CR1_RE);
 3589              		.loc 1 1195 5 view .LVU1109
 3590 00b2 1968     		ldr	r1, [r3]
 3591              		.loc 1 1199 9 view .LVU1110
 3592 00b4 AB42     		cmp	r3, r5
 3593 00b6 08BF     		it	eq
 3594 00b8 42F00102 		orreq	r2, r2, #1
1195:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             USART_CR1_TE | USART_CR1_RE);
 3595              		.loc 1 1195 5 view .LVU1111
 3596 00bc 41F00D01 		orr	r1, r1, #13
 3597              		.loc 1 1199 9 view .LVU1112
 3598 00c0 A342     		cmp	r3, r4
 3599 00c2 08BF     		it	eq
 3600 00c4 42F00102 		orreq	r2, r2, #1
1195:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             USART_CR1_TE | USART_CR1_RE);
 3601              		.loc 1 1195 5 view .LVU1113
 3602 00c8 1960     		str	r1, [r3]
 3603              		.loc 1 1199 5 is_stmt 1 view .LVU1114
 3604              		.loc 1 1199 9 is_stmt 0 view .LVU1115
 3605 00ca 8342     		cmp	r3, r0
 3606 00cc 08BF     		it	eq
 3607 00ce 42F00102 		orreq	r2, r2, #1
 3608 00d2 12B9     		cbnz	r2, .L282
 3609 00d4 194A     		ldr	r2, .L290+24
 3610 00d6 9342     		cmp	r3, r2
 3611 00d8 12D1     		bne	.L274
 3612              	.L282:
1200:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
1201:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_prvWaitIdle(pxUSART);
 3613              		.loc 1 1201 9 is_stmt 1 view .LVU1116
 3614              	.LBB179:
 3615              	.LBI179:
 157:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 3616              		.loc 1 157 13 view .LVU1117
 3617              	.LVL247:
 3618              	.LBB180:
 159:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulFlags = (USART_ISR_TEACK | USART_ISR_REACK) &
 3619              		.loc 1 159 5 view .LVU1118
 161:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                     (USART_ISR_TEACK_Pos - USART_CR1_TE_Pos));
 3620              		.loc 1 161 28 is_stmt 0 view .LVU1119
 3621 00da 1C46     		mov	r4, r3
ARM GAS  /tmp/ccgNvlLN.s 			page 103


 159:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulFlags = (USART_ISR_TEACK | USART_ISR_REACK) &
 3622              		.loc 1 159 14 view .LVU1120
 3623 00dc 4FF47A73 		mov	r3, #1000
 161:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                     (USART_ISR_TEACK_Pos - USART_CR1_TE_Pos));
 3624              		.loc 1 161 28 view .LVU1121
 3625 00e0 54F81C2B 		ldr	r2, [r4], #28
 159:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulFlags = (USART_ISR_TEACK | USART_ISR_REACK) &
 3626              		.loc 1 159 14 view .LVU1122
 3627 00e4 0393     		str	r3, [sp, #12]
 160:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((pxUSART->Inst->CR1 & (USART_CR1_TE | USART_CR1_RE)) <<
 3628              		.loc 1 160 5 is_stmt 1 view .LVU1123
 161:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                     (USART_ISR_TEACK_Pos - USART_CR1_TE_Pos));
 3629              		.loc 1 161 67 is_stmt 0 view .LVU1124
 3630 00e6 9204     		lsls	r2, r2, #18
 160:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((pxUSART->Inst->CR1 & (USART_CR1_TE | USART_CR1_RE)) <<
 3631              		.loc 1 160 14 view .LVU1125
 3632 00e8 02F40012 		and	r2, r2, #2097152
 3633 00ec 0192     		str	r2, [sp, #4]
 3634              	.LVL248:
 164:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 3635              		.loc 1 164 5 is_stmt 1 view .LVU1126
 3636              	.LBB181:
 3637              	.LBI181:
 122:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 3638              		.loc 3 122 32 view .LVU1127
 3639              	.LBB182:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 3640              		.loc 3 128 5 view .LVU1128
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 3641              		.loc 3 128 12 is_stmt 0 view .LVU1129
 3642 00ee FFF7FEFF 		bl	XPD_pxTimeService
 3643              	.LVL249:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 3644              		.loc 3 128 12 view .LVU1130
 3645 00f2 019A     		ldr	r2, [sp, #4]
 3646 00f4 0146     		mov	r1, r0
 3647 00f6 03AB     		add	r3, sp, #12
 3648              	.LVL250:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 3649              		.loc 3 128 12 view .LVU1131
 3650 00f8 2046     		mov	r0, r4
 3651 00fa 8C68     		ldr	r4, [r1, #8]
 3652              	.LVL251:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 3653              		.loc 3 128 12 view .LVU1132
 3654 00fc 1146     		mov	r1, r2
 3655 00fe A047     		blx	r4
 3656              	.LVL252:
 3657              	.L274:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 3658              		.loc 3 128 12 view .LVU1133
 3659              	.LBE182:
 3660              	.LBE181:
 3661              	.LBE180:
 3662              	.LBE179:
1202:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
1203:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
ARM GAS  /tmp/ccgNvlLN.s 			page 104


1204:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 3663              		.loc 1 1204 1 view .LVU1134
 3664 0100 05B0     		add	sp, sp, #20
 3665              	.LCFI64:
 3666              		.cfi_remember_state
 3667              		.cfi_def_cfa_offset 20
 3668              		@ sp needed
 3669 0102 F0BD     		pop	{r4, r5, r6, r7, pc}
 3670              	.LVL253:
 3671              	.L277:
 3672              	.LCFI65:
 3673              		.cfi_restore_state
 3674              	.LBB183:
 3675              	.LBB176:
 3676              	.LBB172:
 3677              	.LBI172:
 121:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 3678              		.loc 1 121 13 is_stmt 1 view .LVU1135
 3679              	.LBB173:
 3680              	.LBB174:
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 3681              		.loc 1 130 9 view .LVU1136
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 3682              		.loc 1 130 28 is_stmt 0 view .LVU1137
 3683 0104 FFF7FEFF 		bl	USART_ulClockFreq_Hz
 3684              	.LVL254:
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3685              		.loc 1 131 37 view .LVU1138
 3686 0108 4FF6F071 		movw	r1, #65520
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 3687              		.loc 1 130 63 view .LVU1139
 3688 010c 05EB4000 		add	r0, r5, r0, lsl #1
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3689              		.loc 1 131 16 view .LVU1140
 3690 0110 2368     		ldr	r3, [r4]
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 3691              		.loc 1 130 18 view .LVU1141
 3692 0112 B0FBF6F6 		udiv	r6, r0, r6
 3693              	.LVL255:
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3694              		.loc 1 131 9 is_stmt 1 view .LVU1142
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3695              		.loc 1 131 99 is_stmt 0 view .LVU1143
 3696 0116 C6F34202 		ubfx	r2, r6, #1, #3
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3697              		.loc 1 131 37 view .LVU1144
 3698 011a 0E40     		ands	r6, r6, r1
 3699              	.LVL256:
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3700              		.loc 1 131 63 view .LVU1145
 3701 011c 1643     		orrs	r6, r6, r2
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3702              		.loc 1 131 28 view .LVU1146
 3703 011e DE60     		str	r6, [r3, #12]
 3704              	.LBE174:
 142:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3705              		.loc 1 142 1 view .LVU1147
ARM GAS  /tmp/ccgNvlLN.s 			page 105


 3706 0120 AAE7     		b	.L278
 3707              	.L291:
 3708 0122 00BF     		.align	2
 3709              	.L290:
 3710 0124 00140010 		.word	268440576
 3711 0128 00100140 		.word	1073811456
 3712 012c 00440040 		.word	1073759232
 3713 0130 00480040 		.word	1073760256
 3714 0134 004C0040 		.word	1073761280
 3715 0138 00140140 		.word	1073812480
 3716 013c 000C0058 		.word	1476398080
 3717              	.LBE173:
 3718              	.LBE172:
 3719              	.LBE176:
 3720              	.LBE183:
 3721              		.cfi_endproc
 3722              	.LFE200:
 3724              		.section	.text.USART_vSendBreak,"ax",%progbits
 3725              		.align	1
 3726              		.p2align 2,,3
 3727              		.global	USART_vSendBreak
 3728              		.syntax unified
 3729              		.thumb
 3730              		.thumb_func
 3731              		.fpu fpv4-sp-d16
 3733              	USART_vSendBreak:
 3734              	.LVL257:
 3735              	.LFB201:
1205:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1206:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
1207:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Sends a BREAK frame
1208:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
1209:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
1210:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** void USART_vSendBreak(USART_HandleType * pxUSART)
1211:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 3736              		.loc 1 1211 1 is_stmt 1 view -0
 3737              		.cfi_startproc
 3738              		@ args = 0, pretend = 0, frame = 0
 3739              		@ frame_needed = 0, uses_anonymous_args = 0
 3740              		@ link register save eliminated.
1212:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #if (__USART_PERIPHERAL_VERSION > 1)
1213:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->RQR = USART_RQR_SBKRQ;
 3741              		.loc 1 1213 5 view .LVU1149
 3742              		.loc 1 1213 24 is_stmt 0 view .LVU1150
 3743 0000 0222     		movs	r2, #2
 3744              		.loc 1 1213 12 view .LVU1151
 3745 0002 0368     		ldr	r3, [r0]
 3746              		.loc 1 1213 24 view .LVU1152
 3747 0004 9A61     		str	r2, [r3, #24]
1214:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #else
1215:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_REG_BIT(pxUSART, CR1, SBK) = 1;
1216:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
1217:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 3748              		.loc 1 1217 1 view .LVU1153
 3749 0006 7047     		bx	lr
 3750              		.cfi_endproc
 3751              	.LFE201:
ARM GAS  /tmp/ccgNvlLN.s 			page 106


 3753              		.section	.text.USART_InitMultiSlave,"ax",%progbits
 3754              		.align	1
 3755              		.p2align 2,,3
 3756              		.global	USART_InitMultiSlave
 3757              		.syntax unified
 3758              		.thumb
 3759              		.thumb_func
 3760              		.fpu fpv4-sp-d16
 3762              	USART_InitMultiSlave:
 3763              	.LVL258:
 3764              	.LFB202:
1218:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1219:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @} */
1220:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1221:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @} */
1222:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1223:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @addtogroup MSUART
1224:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @{ */
1225:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1226:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @defgroup MSUART_Exported_Functions MultiSlave UART Exported Functions
1227:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @{ */
1228:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1229:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
1230:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Sets the UART peripheral in MultiProcessor slave mode
1231:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
1232:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxConfig: MultiSlave UART setup configuration
1233:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
1234:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** void USART_InitMultiSlave(USART_HandleType * pxUSART, const MSUART_InitType * pxConfig)
1235:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 3765              		.loc 1 1235 1 is_stmt 1 view -0
 3766              		.cfi_startproc
 3767              		@ args = 0, pretend = 0, frame = 16
 3768              		@ frame_needed = 0, uses_anonymous_args = 0
1236:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvPreinit(pxUSART, pxConfig->DataSize, pxConfig->Parity);
 3769              		.loc 1 1236 5 view .LVU1155
1235:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvPreinit(pxUSART, pxConfig->DataSize, pxConfig->Parity);
 3770              		.loc 1 1235 1 is_stmt 0 view .LVU1156
 3771 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 3772              	.LCFI66:
 3773              		.cfi_def_cfa_offset 20
 3774              		.cfi_offset 4, -20
 3775              		.cfi_offset 5, -16
 3776              		.cfi_offset 6, -12
 3777              		.cfi_offset 7, -8
 3778              		.cfi_offset 14, -4
 3779 0002 0546     		mov	r5, r0
 3780 0004 0C46     		mov	r4, r1
 3781              		.loc 1 1236 5 view .LVU1157
 3782 0006 0A7A     		ldrb	r2, [r1, #8]	@ zero_extendqisi2
1235:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvPreinit(pxUSART, pxConfig->DataSize, pxConfig->Parity);
 3783              		.loc 1 1235 1 view .LVU1158
 3784 0008 85B0     		sub	sp, sp, #20
 3785              	.LCFI67:
 3786              		.cfi_def_cfa_offset 40
 3787              		.loc 1 1236 5 view .LVU1159
 3788 000a 4979     		ldrb	r1, [r1, #5]	@ zero_extendqisi2
 3789              	.LVL259:
ARM GAS  /tmp/ccgNvlLN.s 			page 107


 3790              		.loc 1 1236 5 view .LVU1160
 3791 000c FFF7FEFF 		bl	USART_prvPreinit
 3792              	.LVL260:
1237:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1238:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 &= ~USART_CR2_STOP;
 3793              		.loc 1 1238 5 is_stmt 1 view .LVU1161
 3794              		.loc 1 1238 12 is_stmt 0 view .LVU1162
 3795 0010 2B68     		ldr	r3, [r5]
1239:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->StopBits << USART_CR2_STOP_Pos) & USART_CR2_STOP_Msk;
1240:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1241:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 &= ~USART_CR1_OVER8;
1242:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 |= (pxConfig->OverSampling8 << USART_CR1_OVER8_Pos) & USART_CR1_OVER8_Msk;
1243:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1244:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 &= ~(USART_CR3_ONEBIT | USART_CR3_HDSEL);
 3796              		.loc 1 1244 24 view .LVU1163
 3797 0012 6549     		ldr	r1, .L310
1238:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->StopBits << USART_CR2_STOP_Pos) & USART_CR2_STOP_Msk;
 3798              		.loc 1 1238 24 view .LVU1164
 3799 0014 5A68     		ldr	r2, [r3, #4]
 3800 0016 22F44052 		bic	r2, r2, #12288
 3801 001a 5A60     		str	r2, [r3, #4]
1239:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->StopBits << USART_CR2_STOP_Pos) & USART_CR2_STOP_Msk;
 3802              		.loc 1 1239 5 is_stmt 1 view .LVU1165
1239:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->StopBits << USART_CR2_STOP_Pos) & USART_CR2_STOP_Msk;
 3803              		.loc 1 1239 36 is_stmt 0 view .LVU1166
 3804 001c A279     		ldrb	r2, [r4, #6]	@ zero_extendqisi2
1239:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->StopBits << USART_CR2_STOP_Pos) & USART_CR2_STOP_Msk;
 3805              		.loc 1 1239 24 view .LVU1167
 3806 001e 5868     		ldr	r0, [r3, #4]
1239:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->StopBits << USART_CR2_STOP_Pos) & USART_CR2_STOP_Msk;
 3807              		.loc 1 1239 47 view .LVU1168
 3808 0020 1203     		lsls	r2, r2, #12
1239:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->StopBits << USART_CR2_STOP_Pos) & USART_CR2_STOP_Msk;
 3809              		.loc 1 1239 70 view .LVU1169
 3810 0022 02F44052 		and	r2, r2, #12288
1239:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->StopBits << USART_CR2_STOP_Pos) & USART_CR2_STOP_Msk;
 3811              		.loc 1 1239 24 view .LVU1170
 3812 0026 0243     		orrs	r2, r2, r0
 3813 0028 5A60     		str	r2, [r3, #4]
1241:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 |= (pxConfig->OverSampling8 << USART_CR1_OVER8_Pos) & USART_CR1_OVER8_Msk;
 3814              		.loc 1 1241 5 is_stmt 1 view .LVU1171
1241:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 |= (pxConfig->OverSampling8 << USART_CR1_OVER8_Pos) & USART_CR1_OVER8_Msk;
 3815              		.loc 1 1241 24 is_stmt 0 view .LVU1172
 3816 002a 1A68     		ldr	r2, [r3]
 3817 002c 22F40042 		bic	r2, r2, #32768
 3818 0030 1A60     		str	r2, [r3]
1242:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3819              		.loc 1 1242 5 is_stmt 1 view .LVU1173
1242:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3820              		.loc 1 1242 36 is_stmt 0 view .LVU1174
 3821 0032 A27A     		ldrb	r2, [r4, #10]	@ zero_extendqisi2
1242:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3822              		.loc 1 1242 24 view .LVU1175
 3823 0034 1868     		ldr	r0, [r3]
1242:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3824              		.loc 1 1242 52 view .LVU1176
 3825 0036 D203     		lsls	r2, r2, #15
ARM GAS  /tmp/ccgNvlLN.s 			page 108


1242:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3826              		.loc 1 1242 76 view .LVU1177
 3827 0038 92B2     		uxth	r2, r2
1242:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 3828              		.loc 1 1242 24 view .LVU1178
 3829 003a 0243     		orrs	r2, r2, r0
 3830 003c 1A60     		str	r2, [r3]
 3831              		.loc 1 1244 5 is_stmt 1 view .LVU1179
 3832              		.loc 1 1244 24 is_stmt 0 view .LVU1180
 3833 003e 9A68     		ldr	r2, [r3, #8]
 3834 0040 1140     		ands	r1, r1, r2
 3835 0042 9960     		str	r1, [r3, #8]
1245:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->SingleSample << USART_CR3_ONEBIT_Pos) & USART_CR3_ONEBIT_Msk;
 3836              		.loc 1 1245 5 is_stmt 1 view .LVU1181
 3837              		.loc 1 1245 36 is_stmt 0 view .LVU1182
 3838 0044 E279     		ldrb	r2, [r4, #7]	@ zero_extendqisi2
 3839              		.loc 1 1245 24 view .LVU1183
 3840 0046 9968     		ldr	r1, [r3, #8]
 3841              		.loc 1 1245 51 view .LVU1184
 3842 0048 D202     		lsls	r2, r2, #11
 3843              		.loc 1 1245 76 view .LVU1185
 3844 004a 02F40062 		and	r2, r2, #2048
 3845              		.loc 1 1245 24 view .LVU1186
 3846 004e 0A43     		orrs	r2, r2, r1
 3847 0050 9A60     		str	r2, [r3, #8]
1246:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->HalfDuplex << USART_CR3_HDSEL_Pos) & USART_CR3_HDSEL_Msk;
 3848              		.loc 1 1246 5 is_stmt 1 view .LVU1187
 3849              		.loc 1 1246 36 is_stmt 0 view .LVU1188
 3850 0052 E27A     		ldrb	r2, [r4, #11]	@ zero_extendqisi2
 3851              		.loc 1 1246 24 view .LVU1189
 3852 0054 9968     		ldr	r1, [r3, #8]
 3853              		.loc 1 1246 49 view .LVU1190
 3854 0056 D200     		lsls	r2, r2, #3
 3855              		.loc 1 1246 73 view .LVU1191
 3856 0058 02F00802 		and	r2, r2, #8
 3857              		.loc 1 1246 24 view .LVU1192
 3858 005c 0A43     		orrs	r2, r2, r1
 3859 005e 9A60     		str	r2, [r3, #8]
1247:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1248:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* configure multislave settings */
1249:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 &= ~USART_CR1_WAKE;
 3860              		.loc 1 1249 5 is_stmt 1 view .LVU1193
 3861              		.loc 1 1249 24 is_stmt 0 view .LVU1194
 3862 0060 1A68     		ldr	r2, [r3]
 3863 0062 22F40062 		bic	r2, r2, #2048
 3864 0066 1A60     		str	r2, [r3]
1250:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 |= (pxConfig->UnmuteMethod << USART_CR1_WAKE_Pos) & USART_CR1_WAKE_Msk;
 3865              		.loc 1 1250 5 is_stmt 1 view .LVU1195
 3866              		.loc 1 1250 36 is_stmt 0 view .LVU1196
 3867 0068 E17B     		ldrb	r1, [r4, #15]	@ zero_extendqisi2
 3868              		.loc 1 1250 24 view .LVU1197
 3869 006a 1868     		ldr	r0, [r3]
 3870              		.loc 1 1250 51 view .LVU1198
 3871 006c CA02     		lsls	r2, r1, #11
1251:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1252:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #if (__USART_PERIPHERAL_VERSION > 2)
1253:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 &= ~USART_CR3_WUS;
ARM GAS  /tmp/ccgNvlLN.s 			page 109


1254:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->WakeUpMethod << USART_CR3_WUS_Pos) & USART_CR3_WUS_Msk;
1255:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
1256:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1257:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if ((pxConfig->UnmuteMethod == MSUART_UNMUTE_ADDRESSED)
1258:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #if (__USART_PERIPHERAL_VERSION > 2)
1259:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****      || (pxConfig->WakeUpMethod == MSUART_WAKEUP_ADDRESSED)
 3872              		.loc 1 1259 6 view .LVU1199
 3873 006e 0129     		cmp	r1, #1
1250:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 |= (pxConfig->UnmuteMethod << USART_CR1_WAKE_Pos) & USART_CR1_WAKE_Msk;
 3874              		.loc 1 1250 74 view .LVU1200
 3875 0070 02F40062 		and	r2, r2, #2048
1250:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 |= (pxConfig->UnmuteMethod << USART_CR1_WAKE_Pos) & USART_CR1_WAKE_Msk;
 3876              		.loc 1 1250 24 view .LVU1201
 3877 0074 42EA0002 		orr	r2, r2, r0
 3878 0078 1A60     		str	r2, [r3]
1253:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->WakeUpMethod << USART_CR3_WUS_Pos) & USART_CR3_WUS_Msk;
 3879              		.loc 1 1253 5 is_stmt 1 view .LVU1202
1253:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->WakeUpMethod << USART_CR3_WUS_Pos) & USART_CR3_WUS_Msk;
 3880              		.loc 1 1253 24 is_stmt 0 view .LVU1203
 3881 007a 9A68     		ldr	r2, [r3, #8]
 3882 007c 22F44012 		bic	r2, r2, #3145728
 3883 0080 9A60     		str	r2, [r3, #8]
1254:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
 3884              		.loc 1 1254 5 is_stmt 1 view .LVU1204
1254:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
 3885              		.loc 1 1254 36 is_stmt 0 view .LVU1205
 3886 0082 207C     		ldrb	r0, [r4, #16]	@ zero_extendqisi2
1254:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
 3887              		.loc 1 1254 24 view .LVU1206
 3888 0084 9E68     		ldr	r6, [r3, #8]
1254:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
 3889              		.loc 1 1254 51 view .LVU1207
 3890 0086 4FEA0052 		lsl	r2, r0, #20
1254:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
 3891              		.loc 1 1254 73 view .LVU1208
 3892 008a 02F44012 		and	r2, r2, #3145728
1254:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
 3893              		.loc 1 1254 24 view .LVU1209
 3894 008e 42EA0602 		orr	r2, r2, r6
 3895 0092 9A60     		str	r2, [r3, #8]
1257:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #if (__USART_PERIPHERAL_VERSION > 2)
 3896              		.loc 1 1257 5 is_stmt 1 view .LVU1210
 3897              		.loc 1 1259 6 is_stmt 0 view .LVU1211
 3898 0094 65D0     		beq	.L301
 3899 0096 0128     		cmp	r0, #1
 3900 0098 63D0     		beq	.L301
 3901              	.L294:
1260:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
1261:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****      )
1262:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
1263:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->CR2 &= ~USART_CR2_ADD;
1264:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->CR2 |= (pxConfig->Address << USART_CR2_ADD_Pos) & USART_CR2_ADD_Msk;
1265:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef USART_CR2_ADDM7
1266:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         if (pxConfig->AddressLength == 7) {
1267:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****           pxUSART->Inst->CR2 |= USART_CR2_ADDM7;
1268:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         } else {
1269:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****           pxUSART->Inst->CR2 &= ~USART_CR2_ADDM7;
ARM GAS  /tmp/ccgNvlLN.s 			page 110


1270:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         }
1271:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1272:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
1273:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
1274:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1275:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #if (USART_INVERSION_MASK != 0)
1276:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* set inversions */
1277:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     SET_BIT(pxUSART->Inst->CR2, USART_INVERSION_MASK &
 3902              		.loc 1 1277 5 is_stmt 1 view .LVU1212
 3903 009a 627A     		ldrb	r2, [r4, #9]	@ zero_extendqisi2
 3904              	.LBB193:
 3905              	.LBB194:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3906              		.loc 1 126 31 is_stmt 0 view .LVU1213
 3907 009c 2846     		mov	r0, r5
 3908              	.LBE194:
 3909              	.LBE193:
 3910              		.loc 1 1277 5 view .LVU1214
 3911 009e 5968     		ldr	r1, [r3, #4]
 3912 00a0 D203     		lsls	r2, r2, #15
1278:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((uint32_t)pxConfig->Inversions << USART_CR2_SWAP_Pos));
1279:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
1280:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1281:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #if (USART_BAUDRATEMODE_MASK != 0)
1282:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* set the baudrate detection strategy for the UART */
1283:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     SET_BIT(pxUSART->Inst->CR2, USART_BAUDRATEMODE_MASK &
1284:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((uint32_t)pxConfig->BaudrateMode << USART_CR2_ABREN_Pos));
1285:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
1286:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1287:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* baudrate configuration */
1288:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvSetBaudrate(pxUSART, pxConfig->Baudrate);
 3913              		.loc 1 1288 5 view .LVU1215
 3914 00a2 2768     		ldr	r7, [r4]
1277:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((uint32_t)pxConfig->Inversions << USART_CR2_SWAP_Pos));
 3915              		.loc 1 1277 5 view .LVU1216
 3916 00a4 02F47822 		and	r2, r2, #1015808
 3917 00a8 7E08     		lsrs	r6, r7, #1
 3918 00aa 0A43     		orrs	r2, r2, r1
 3919 00ac 5A60     		str	r2, [r3, #4]
1283:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((uint32_t)pxConfig->BaudrateMode << USART_CR2_ABREN_Pos));
 3920              		.loc 1 1283 5 is_stmt 1 view .LVU1217
 3921 00ae 227B     		ldrb	r2, [r4, #12]	@ zero_extendqisi2
 3922 00b0 5968     		ldr	r1, [r3, #4]
 3923 00b2 1205     		lsls	r2, r2, #20
 3924 00b4 02F4E002 		and	r2, r2, #7340032
 3925 00b8 0A43     		orrs	r2, r2, r1
 3926 00ba 5A60     		str	r2, [r3, #4]
 3927              		.loc 1 1288 5 view .LVU1218
 3928              	.LVL261:
 3929              	.LBB200:
 3930              	.LBI193:
 121:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 3931              		.loc 1 121 13 view .LVU1219
 3932              	.LBB198:
 124:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 3933              		.loc 1 124 5 view .LVU1220
 124:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
ARM GAS  /tmp/ccgNvlLN.s 			page 111


 3934              		.loc 1 124 23 is_stmt 0 view .LVU1221
 3935 00bc 1B68     		ldr	r3, [r3]
 124:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 3936              		.loc 1 124 8 view .LVU1222
 3937 00be 1B04     		lsls	r3, r3, #16
 3938 00c0 62D4     		bmi	.L297
 3939              	.LVL262:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3940              		.loc 1 126 9 is_stmt 1 view .LVU1223
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3941              		.loc 1 126 31 is_stmt 0 view .LVU1224
 3942 00c2 FFF7FEFF 		bl	USART_ulClockFreq_Hz
 3943              	.LVL263:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3944              		.loc 1 126 61 view .LVU1225
 3945 00c6 3044     		add	r0, r0, r6
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3946              		.loc 1 126 16 view .LVU1226
 3947 00c8 2B68     		ldr	r3, [r5]
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3948              		.loc 1 126 81 view .LVU1227
 3949 00ca B0FBF7F7 		udiv	r7, r0, r7
 3950              	.LVL264:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3951              		.loc 1 126 28 view .LVU1228
 3952 00ce DF60     		str	r7, [r3, #12]
 3953              	.L298:
 3954              	.LVL265:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 3955              		.loc 1 126 28 view .LVU1229
 3956              	.LBE198:
 3957              	.LBE200:
1289:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1290:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* enable USART with the selected directions */
1291:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     SET_BIT(pxUSART->Inst->CR1, USART_CR1_UE |
 3958              		.loc 1 1291 5 is_stmt 1 view .LVU1230
1292:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((USART_CR1_TE | USART_CR1_RE) & pxConfig->Directions));
1293:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1294:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef IS_UART_WAKEUP_FROMSTOP_INSTANCE
1295:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(pxUSART->Inst))
 3959              		.loc 1 1295 9 is_stmt 0 view .LVU1231
 3960 00d0 364A     		ldr	r2, .L310+4
 3961 00d2 3749     		ldr	r1, .L310+8
 3962 00d4 3748     		ldr	r0, .L310+12
 3963 00d6 8B42     		cmp	r3, r1
 3964 00d8 18BF     		it	ne
 3965 00da 9342     		cmpne	r3, r2
 3966 00dc 364D     		ldr	r5, .L310+16
 3967              	.LVL266:
1291:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((USART_CR1_TE | USART_CR1_RE) & pxConfig->Directions));
 3968              		.loc 1 1291 5 view .LVU1232
 3969 00de 2179     		ldrb	r1, [r4, #4]	@ zero_extendqisi2
 3970              		.loc 1 1295 9 view .LVU1233
 3971 00e0 0CBF     		ite	eq
 3972 00e2 0122     		moveq	r2, #1
 3973 00e4 0022     		movne	r2, #0
 3974 00e6 354C     		ldr	r4, .L310+20
ARM GAS  /tmp/ccgNvlLN.s 			page 112


 3975              	.LVL267:
1291:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((USART_CR1_TE | USART_CR1_RE) & pxConfig->Directions));
 3976              		.loc 1 1291 5 view .LVU1234
 3977 00e8 01F00C01 		and	r1, r1, #12
 3978              		.loc 1 1295 9 view .LVU1235
 3979 00ec 8342     		cmp	r3, r0
 3980 00ee 08BF     		it	eq
 3981 00f0 42F00102 		orreq	r2, r2, #1
1291:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((USART_CR1_TE | USART_CR1_RE) & pxConfig->Directions));
 3982              		.loc 1 1291 5 view .LVU1236
 3983 00f4 1868     		ldr	r0, [r3]
 3984 00f6 41F00101 		orr	r1, r1, #1
 3985              		.loc 1 1295 9 view .LVU1237
 3986 00fa AB42     		cmp	r3, r5
 3987 00fc 08BF     		it	eq
 3988 00fe 42F00102 		orreq	r2, r2, #1
 3989 0102 05F54845 		add	r5, r5, #51200
1291:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((USART_CR1_TE | USART_CR1_RE) & pxConfig->Directions));
 3990              		.loc 1 1291 5 view .LVU1238
 3991 0106 0143     		orrs	r1, r1, r0
 3992              		.loc 1 1295 9 view .LVU1239
 3993 0108 2D48     		ldr	r0, .L310+24
 3994 010a A342     		cmp	r3, r4
 3995 010c 08BF     		it	eq
 3996 010e 42F00102 		orreq	r2, r2, #1
 3997 0112 04F52054 		add	r4, r4, #10240
1291:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((USART_CR1_TE | USART_CR1_RE) & pxConfig->Directions));
 3998              		.loc 1 1291 5 view .LVU1240
 3999 0116 1960     		str	r1, [r3]
 4000              		.loc 1 1295 5 is_stmt 1 view .LVU1241
 4001              		.loc 1 1295 9 is_stmt 0 view .LVU1242
 4002 0118 AB42     		cmp	r3, r5
 4003 011a 08BF     		it	eq
 4004 011c 42F00102 		orreq	r2, r2, #1
 4005 0120 A342     		cmp	r3, r4
 4006 0122 08BF     		it	eq
 4007 0124 42F00102 		orreq	r2, r2, #1
 4008 0128 8342     		cmp	r3, r0
 4009 012a 08BF     		it	eq
 4010 012c 42F00102 		orreq	r2, r2, #1
 4011 0130 12B9     		cbnz	r2, .L302
 4012 0132 244A     		ldr	r2, .L310+28
 4013 0134 9342     		cmp	r3, r2
 4014 0136 12D1     		bne	.L293
 4015              	.L302:
1296:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
1297:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_prvWaitIdle(pxUSART);
 4016              		.loc 1 1297 9 is_stmt 1 view .LVU1243
 4017              	.LBB201:
 4018              	.LBI201:
 157:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 4019              		.loc 1 157 13 view .LVU1244
 4020              	.LVL268:
 4021              	.LBB202:
 159:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulFlags = (USART_ISR_TEACK | USART_ISR_REACK) &
 4022              		.loc 1 159 5 view .LVU1245
 161:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                     (USART_ISR_TEACK_Pos - USART_CR1_TE_Pos));
ARM GAS  /tmp/ccgNvlLN.s 			page 113


 4023              		.loc 1 161 28 is_stmt 0 view .LVU1246
 4024 0138 1C46     		mov	r4, r3
 159:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulFlags = (USART_ISR_TEACK | USART_ISR_REACK) &
 4025              		.loc 1 159 14 view .LVU1247
 4026 013a 4FF47A73 		mov	r3, #1000
 161:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                     (USART_ISR_TEACK_Pos - USART_CR1_TE_Pos));
 4027              		.loc 1 161 28 view .LVU1248
 4028 013e 54F81C2B 		ldr	r2, [r4], #28
 159:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulFlags = (USART_ISR_TEACK | USART_ISR_REACK) &
 4029              		.loc 1 159 14 view .LVU1249
 4030 0142 0393     		str	r3, [sp, #12]
 160:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((pxUSART->Inst->CR1 & (USART_CR1_TE | USART_CR1_RE)) <<
 4031              		.loc 1 160 5 is_stmt 1 view .LVU1250
 161:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                     (USART_ISR_TEACK_Pos - USART_CR1_TE_Pos));
 4032              		.loc 1 161 67 is_stmt 0 view .LVU1251
 4033 0144 9204     		lsls	r2, r2, #18
 160:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((pxUSART->Inst->CR1 & (USART_CR1_TE | USART_CR1_RE)) <<
 4034              		.loc 1 160 14 view .LVU1252
 4035 0146 02F40012 		and	r2, r2, #2097152
 4036 014a 0192     		str	r2, [sp, #4]
 4037              	.LVL269:
 164:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 4038              		.loc 1 164 5 is_stmt 1 view .LVU1253
 4039              	.LBB203:
 4040              	.LBI203:
 122:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 4041              		.loc 3 122 32 view .LVU1254
 4042              	.LBB204:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 4043              		.loc 3 128 5 view .LVU1255
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 4044              		.loc 3 128 12 is_stmt 0 view .LVU1256
 4045 014c FFF7FEFF 		bl	XPD_pxTimeService
 4046              	.LVL270:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 4047              		.loc 3 128 12 view .LVU1257
 4048 0150 019A     		ldr	r2, [sp, #4]
 4049 0152 0146     		mov	r1, r0
 4050 0154 03AB     		add	r3, sp, #12
 4051              	.LVL271:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 4052              		.loc 3 128 12 view .LVU1258
 4053 0156 2046     		mov	r0, r4
 4054 0158 8C68     		ldr	r4, [r1, #8]
 4055              	.LVL272:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 4056              		.loc 3 128 12 view .LVU1259
 4057 015a 1146     		mov	r1, r2
 4058 015c A047     		blx	r4
 4059              	.LVL273:
 4060              	.L293:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 4061              		.loc 3 128 12 view .LVU1260
 4062              	.LBE204:
 4063              	.LBE203:
 4064              	.LBE202:
 4065              	.LBE201:
ARM GAS  /tmp/ccgNvlLN.s 			page 114


1298:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
1299:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
1300:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 4066              		.loc 1 1300 1 view .LVU1261
 4067 015e 05B0     		add	sp, sp, #20
 4068              	.LCFI68:
 4069              		.cfi_remember_state
 4070              		.cfi_def_cfa_offset 20
 4071              		@ sp needed
 4072 0160 F0BD     		pop	{r4, r5, r6, r7, pc}
 4073              	.LVL274:
 4074              	.L301:
 4075              	.LCFI69:
 4076              		.cfi_restore_state
1263:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->CR2 |= (pxConfig->Address << USART_CR2_ADD_Pos) & USART_CR2_ADD_Msk;
 4077              		.loc 1 1263 9 is_stmt 1 view .LVU1262
1263:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->CR2 |= (pxConfig->Address << USART_CR2_ADD_Pos) & USART_CR2_ADD_Msk;
 4078              		.loc 1 1263 28 is_stmt 0 view .LVU1263
 4079 0162 5A68     		ldr	r2, [r3, #4]
 4080 0164 22F07F42 		bic	r2, r2, #-16777216
 4081 0168 5A60     		str	r2, [r3, #4]
1264:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef USART_CR2_ADDM7
 4082              		.loc 1 1264 9 is_stmt 1 view .LVU1264
1264:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef USART_CR2_ADDM7
 4083              		.loc 1 1264 28 is_stmt 0 view .LVU1265
 4084 016a 5A68     		ldr	r2, [r3, #4]
1264:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef USART_CR2_ADDM7
 4085              		.loc 1 1264 40 view .LVU1266
 4086 016c 617B     		ldrb	r1, [r4, #13]	@ zero_extendqisi2
1264:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef USART_CR2_ADDM7
 4087              		.loc 1 1264 28 view .LVU1267
 4088 016e 42EA0162 		orr	r2, r2, r1, lsl #24
 4089 0172 5A60     		str	r2, [r3, #4]
1266:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****           pxUSART->Inst->CR2 |= USART_CR2_ADDM7;
 4090              		.loc 1 1266 9 is_stmt 1 view .LVU1268
1266:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****           pxUSART->Inst->CR2 |= USART_CR2_ADDM7;
 4091              		.loc 1 1266 12 is_stmt 0 view .LVU1269
 4092 0174 A27B     		ldrb	r2, [r4, #14]	@ zero_extendqisi2
 4093 0176 072A     		cmp	r2, #7
1267:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         } else {
 4094              		.loc 1 1267 30 view .LVU1270
 4095 0178 5A68     		ldr	r2, [r3, #4]
1267:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         } else {
 4096              		.loc 1 1267 11 is_stmt 1 view .LVU1271
1267:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         } else {
 4097              		.loc 1 1267 30 is_stmt 0 view .LVU1272
 4098 017a 0CBF     		ite	eq
 4099 017c 42F01002 		orreq	r2, r2, #16
1269:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         }
 4100              		.loc 1 1269 11 is_stmt 1 view .LVU1273
1269:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         }
 4101              		.loc 1 1269 30 is_stmt 0 view .LVU1274
 4102 0180 22F01002 		bicne	r2, r2, #16
 4103 0184 5A60     		str	r2, [r3, #4]
 4104 0186 88E7     		b	.L294
 4105              	.LVL275:
 4106              	.L297:
ARM GAS  /tmp/ccgNvlLN.s 			page 115


 4107              	.LBB205:
 4108              	.LBB199:
 4109              	.LBB195:
 4110              	.LBI195:
 121:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 4111              		.loc 1 121 13 is_stmt 1 view .LVU1275
 4112              	.LBB196:
 4113              	.LBB197:
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 4114              		.loc 1 130 9 view .LVU1276
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 4115              		.loc 1 130 28 is_stmt 0 view .LVU1277
 4116 0188 FFF7FEFF 		bl	USART_ulClockFreq_Hz
 4117              	.LVL276:
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4118              		.loc 1 131 37 view .LVU1278
 4119 018c 4FF6F071 		movw	r1, #65520
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 4120              		.loc 1 130 63 view .LVU1279
 4121 0190 06EB4000 		add	r0, r6, r0, lsl #1
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4122              		.loc 1 131 16 view .LVU1280
 4123 0194 2B68     		ldr	r3, [r5]
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 4124              		.loc 1 130 18 view .LVU1281
 4125 0196 B0FBF7F7 		udiv	r7, r0, r7
 4126              	.LVL277:
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4127              		.loc 1 131 9 is_stmt 1 view .LVU1282
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4128              		.loc 1 131 99 is_stmt 0 view .LVU1283
 4129 019a C7F34202 		ubfx	r2, r7, #1, #3
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4130              		.loc 1 131 37 view .LVU1284
 4131 019e 0F40     		ands	r7, r7, r1
 4132              	.LVL278:
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4133              		.loc 1 131 63 view .LVU1285
 4134 01a0 1743     		orrs	r7, r7, r2
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4135              		.loc 1 131 28 view .LVU1286
 4136 01a2 DF60     		str	r7, [r3, #12]
 4137              	.LBE197:
 142:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 4138              		.loc 1 142 1 view .LVU1287
 4139 01a4 94E7     		b	.L298
 4140              	.L311:
 4141 01a6 00BF     		.align	2
 4142              	.L310:
 4143 01a8 F7F7FFFF 		.word	-2057
 4144 01ac 00100140 		.word	1073811456
 4145 01b0 00440040 		.word	1073759232
 4146 01b4 00480040 		.word	1073760256
 4147 01b8 004C0040 		.word	1073761280
 4148 01bc 00500040 		.word	1073762304
 4149 01c0 007C0040 		.word	1073773568
 4150 01c4 000C0058 		.word	1476398080
ARM GAS  /tmp/ccgNvlLN.s 			page 116


 4151              	.LBE196:
 4152              	.LBE195:
 4153              	.LBE199:
 4154              	.LBE205:
 4155              		.cfi_endproc
 4156              	.LFE202:
 4158              		.section	.text.USART_vInitSmartCard,"ax",%progbits
 4159              		.align	1
 4160              		.p2align 2,,3
 4161              		.global	USART_vInitSmartCard
 4162              		.syntax unified
 4163              		.thumb
 4164              		.thumb_func
 4165              		.fpu fpv4-sp-d16
 4167              	USART_vInitSmartCard:
 4168              	.LVL279:
 4169              	.LFB203:
1301:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1302:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @} */
1303:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1304:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @} */
1305:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1306:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @addtogroup SmartCard
1307:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @{ */
1308:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1309:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @defgroup SmartCard_Exported_Functions SmartCard Exported Functions
1310:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @{ */
1311:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1312:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
1313:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Sets the UART peripheral in SmartCard mode
1314:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
1315:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxConfig: SmartCard setup configuration
1316:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
1317:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** void USART_vInitSmartCard(USART_HandleType * pxUSART, const SmartCard_InitType * pxConfig)
1318:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 4170              		.loc 1 1318 1 is_stmt 1 view -0
 4171              		.cfi_startproc
 4172              		@ args = 0, pretend = 0, frame = 16
 4173              		@ frame_needed = 0, uses_anonymous_args = 0
1319:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvPreinit(pxUSART, 8, USART_PARITY_EVEN | pxConfig->Parity);
 4174              		.loc 1 1319 5 view .LVU1289
1318:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvPreinit(pxUSART, 8, USART_PARITY_EVEN | pxConfig->Parity);
 4175              		.loc 1 1318 1 is_stmt 0 view .LVU1290
 4176 0000 70B5     		push	{r4, r5, r6, lr}
 4177              	.LCFI70:
 4178              		.cfi_def_cfa_offset 16
 4179              		.cfi_offset 4, -16
 4180              		.cfi_offset 5, -12
 4181              		.cfi_offset 6, -8
 4182              		.cfi_offset 14, -4
 4183 0002 0C46     		mov	r4, r1
 4184 0004 0546     		mov	r5, r0
 4185              		.loc 1 1319 5 view .LVU1291
 4186 0006 0821     		movs	r1, #8
 4187              	.LVL280:
1318:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvPreinit(pxUSART, 8, USART_PARITY_EVEN | pxConfig->Parity);
 4188              		.loc 1 1318 1 view .LVU1292
ARM GAS  /tmp/ccgNvlLN.s 			page 117


 4189 0008 84B0     		sub	sp, sp, #16
 4190              	.LCFI71:
 4191              		.cfi_def_cfa_offset 32
 4192              		.loc 1 1319 5 view .LVU1293
 4193 000a E279     		ldrb	r2, [r4, #7]	@ zero_extendqisi2
 4194 000c 42F00202 		orr	r2, r2, #2
 4195 0010 FFF7FEFF 		bl	USART_prvPreinit
 4196              	.LVL281:
1320:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1321:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* Set Smartcard features, output clock */
1322:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= USART_CR3_SCEN;
 4197              		.loc 1 1322 5 is_stmt 1 view .LVU1294
 4198              		.loc 1 1322 12 is_stmt 0 view .LVU1295
 4199 0014 2B68     		ldr	r3, [r5]
 4200              		.loc 1 1322 24 view .LVU1296
 4201 0016 9A68     		ldr	r2, [r3, #8]
 4202 0018 42F02002 		orr	r2, r2, #32
 4203 001c 9A60     		str	r2, [r3, #8]
1323:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 &= ~USART_CR2_STOP;
 4204              		.loc 1 1323 5 is_stmt 1 view .LVU1297
 4205              		.loc 1 1323 24 is_stmt 0 view .LVU1298
 4206 001e 5A68     		ldr	r2, [r3, #4]
 4207 0020 22F44052 		bic	r2, r2, #12288
 4208 0024 5A60     		str	r2, [r3, #4]
1324:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= USART_STOPBITS_1p5;
 4209              		.loc 1 1324 5 is_stmt 1 view .LVU1299
 4210              		.loc 1 1324 24 is_stmt 0 view .LVU1300
 4211 0026 5A68     		ldr	r2, [r3, #4]
 4212 0028 42F00302 		orr	r2, r2, #3
 4213 002c 5A60     		str	r2, [r3, #4]
1325:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 &= ~(USART_CR3_NACK | USART_CR3_ONEBIT);
 4214              		.loc 1 1325 5 is_stmt 1 view .LVU1301
 4215              		.loc 1 1325 24 is_stmt 0 view .LVU1302
 4216 002e 9A68     		ldr	r2, [r3, #8]
 4217 0030 22F40162 		bic	r2, r2, #2064
 4218 0034 9A60     		str	r2, [r3, #8]
1326:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->NACK << USART_CR3_NACK_Pos) & USART_CR3_NACK_Msk;
 4219              		.loc 1 1326 5 is_stmt 1 view .LVU1303
 4220              		.loc 1 1326 36 is_stmt 0 view .LVU1304
 4221 0036 A27A     		ldrb	r2, [r4, #10]	@ zero_extendqisi2
 4222              		.loc 1 1326 24 view .LVU1305
 4223 0038 9968     		ldr	r1, [r3, #8]
 4224              		.loc 1 1326 43 view .LVU1306
 4225 003a 1201     		lsls	r2, r2, #4
 4226              		.loc 1 1326 66 view .LVU1307
 4227 003c 02F01002 		and	r2, r2, #16
 4228              		.loc 1 1326 24 view .LVU1308
 4229 0040 0A43     		orrs	r2, r2, r1
 4230 0042 9A60     		str	r2, [r3, #8]
1327:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->GTPR &= ~USART_GTPR_GT;
 4231              		.loc 1 1327 5 is_stmt 1 view .LVU1309
 4232              		.loc 1 1327 25 is_stmt 0 view .LVU1310
 4233 0044 1A69     		ldr	r2, [r3, #16]
 4234 0046 22F47F42 		bic	r2, r2, #65280
 4235 004a 1A61     		str	r2, [r3, #16]
1328:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->GTPR |= (pxConfig->GuardTime << USART_GTPR_GT_Pos) & USART_GTPR_GT_Msk;
 4236              		.loc 1 1328 5 is_stmt 1 view .LVU1311
ARM GAS  /tmp/ccgNvlLN.s 			page 118


 4237              		.loc 1 1328 25 is_stmt 0 view .LVU1312
 4238 004c 1A69     		ldr	r2, [r3, #16]
 4239              		.loc 1 1328 37 view .LVU1313
 4240 004e 617A     		ldrb	r1, [r4, #9]	@ zero_extendqisi2
 4241              		.loc 1 1328 25 view .LVU1314
 4242 0050 42EA0122 		orr	r2, r2, r1, lsl #8
 4243 0054 1A61     		str	r2, [r3, #16]
1329:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->SingleSample << USART_CR3_ONEBIT_Pos) & USART_CR3_ONEBIT_Msk;
 4244              		.loc 1 1329 5 is_stmt 1 view .LVU1315
 4245              		.loc 1 1329 36 is_stmt 0 view .LVU1316
 4246 0056 A279     		ldrb	r2, [r4, #6]	@ zero_extendqisi2
 4247              		.loc 1 1329 24 view .LVU1317
 4248 0058 9968     		ldr	r1, [r3, #8]
 4249              		.loc 1 1329 51 view .LVU1318
 4250 005a D202     		lsls	r2, r2, #11
 4251              		.loc 1 1329 76 view .LVU1319
 4252 005c 02F40062 		and	r2, r2, #2048
 4253              		.loc 1 1329 24 view .LVU1320
 4254 0060 0A43     		orrs	r2, r2, r1
 4255 0062 9A60     		str	r2, [r3, #8]
1330:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1331:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* Optional clock */
1332:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= USART_CR2_CLKEN;
 4256              		.loc 1 1332 5 is_stmt 1 view .LVU1321
 4257              		.loc 1 1332 24 is_stmt 0 view .LVU1322
 4258 0064 5A68     		ldr	r2, [r3, #4]
 4259 0066 42F40062 		orr	r2, r2, #2048
 4260 006a 5A60     		str	r2, [r3, #4]
1333:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1334:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 &= ~(USART_CR2_CPOL | USART_CR2_CPHA);
 4261              		.loc 1 1334 5 is_stmt 1 view .LVU1323
 4262              		.loc 1 1334 24 is_stmt 0 view .LVU1324
 4263 006c 5A68     		ldr	r2, [r3, #4]
 4264 006e 22F4C062 		bic	r2, r2, #1536
 4265 0072 5A60     		str	r2, [r3, #4]
1335:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->Clock.Polarity << USART_CR2_CPOL_Pos) & USART_CR2_CPOL_Msk;
 4266              		.loc 1 1335 5 is_stmt 1 view .LVU1325
 4267              		.loc 1 1335 43 is_stmt 0 view .LVU1326
 4268 0074 E27A     		ldrb	r2, [r4, #11]	@ zero_extendqisi2
 4269              		.loc 1 1335 24 view .LVU1327
 4270 0076 5968     		ldr	r1, [r3, #4]
 4271              		.loc 1 1335 53 view .LVU1328
 4272 0078 9202     		lsls	r2, r2, #10
 4273              		.loc 1 1335 76 view .LVU1329
 4274 007a 02F48062 		and	r2, r2, #1024
 4275              		.loc 1 1335 24 view .LVU1330
 4276 007e 0A43     		orrs	r2, r2, r1
 4277 0080 5A60     		str	r2, [r3, #4]
1336:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->Clock.Phase << USART_CR2_CPHA_Pos) & USART_CR2_CPHA_Msk;
 4278              		.loc 1 1336 5 is_stmt 1 view .LVU1331
 4279              		.loc 1 1336 43 is_stmt 0 view .LVU1332
 4280 0082 227B     		ldrb	r2, [r4, #12]	@ zero_extendqisi2
 4281              		.loc 1 1336 24 view .LVU1333
 4282 0084 5968     		ldr	r1, [r3, #4]
 4283              		.loc 1 1336 50 view .LVU1334
 4284 0086 5202     		lsls	r2, r2, #9
 4285              		.loc 1 1336 73 view .LVU1335
ARM GAS  /tmp/ccgNvlLN.s 			page 119


 4286 0088 02F40072 		and	r2, r2, #512
 4287              		.loc 1 1336 24 view .LVU1336
 4288 008c 0A43     		orrs	r2, r2, r1
 4289 008e 5A60     		str	r2, [r3, #4]
1337:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->GTPR &= ~USART_GTPR_PSC;
 4290              		.loc 1 1337 5 is_stmt 1 view .LVU1337
 4291              		.loc 1 1337 25 is_stmt 0 view .LVU1338
 4292 0090 1A69     		ldr	r2, [r3, #16]
 4293 0092 22F0FF02 		bic	r2, r2, #255
 4294 0096 1A61     		str	r2, [r3, #16]
1338:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->GTPR |= ((pxConfig->Clock.Divider / 2) << USART_GTPR_PSC_Pos) & USART_GTPR_PSC_M
 4295              		.loc 1 1338 5 is_stmt 1 view .LVU1339
 4296              		.loc 1 1338 25 is_stmt 0 view .LVU1340
 4297 0098 1A69     		ldr	r2, [r3, #16]
 4298              		.loc 1 1338 82 view .LVU1341
 4299 009a 607B     		ldrb	r0, [r4, #13]	@ zero_extendqisi2
1339:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1340:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #if (__USART_PERIPHERAL_VERSION > 1)
1341:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 &= ~USART_CR3_SCARCNT;
1342:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->AutoRetries << USART_CR3_SCARCNT_Pos) & USART_CR3_SCARCNT_Msk;
1343:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->RTOR &= ~USART_RTOR_BLEN;
1344:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->RTOR |= (pxConfig->BlockLength << USART_RTOR_BLEN_Pos) & USART_RTOR_BLEN_Msk;
1345:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1346:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (pxConfig->RxTimeout > 0)
 4300              		.loc 1 1346 17 view .LVU1342
 4301 009c 2169     		ldr	r1, [r4, #16]
1338:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->GTPR |= ((pxConfig->Clock.Divider / 2) << USART_GTPR_PSC_Pos) & USART_GTPR_PSC_M
 4302              		.loc 1 1338 25 view .LVU1343
 4303 009e 42EA5002 		orr	r2, r2, r0, lsr #1
 4304 00a2 1A61     		str	r2, [r3, #16]
1341:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->AutoRetries << USART_CR3_SCARCNT_Pos) & USART_CR3_SCARCNT_Msk;
 4305              		.loc 1 1341 5 is_stmt 1 view .LVU1344
1341:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->AutoRetries << USART_CR3_SCARCNT_Pos) & USART_CR3_SCARCNT_Msk;
 4306              		.loc 1 1341 24 is_stmt 0 view .LVU1345
 4307 00a4 9A68     		ldr	r2, [r3, #8]
 4308 00a6 22F46022 		bic	r2, r2, #917504
 4309 00aa 9A60     		str	r2, [r3, #8]
1342:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->RTOR &= ~USART_RTOR_BLEN;
 4310              		.loc 1 1342 5 is_stmt 1 view .LVU1346
1342:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->RTOR &= ~USART_RTOR_BLEN;
 4311              		.loc 1 1342 36 is_stmt 0 view .LVU1347
 4312 00ac 627D     		ldrb	r2, [r4, #21]	@ zero_extendqisi2
1342:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->RTOR &= ~USART_RTOR_BLEN;
 4313              		.loc 1 1342 24 view .LVU1348
 4314 00ae 9868     		ldr	r0, [r3, #8]
1342:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->RTOR &= ~USART_RTOR_BLEN;
 4315              		.loc 1 1342 50 view .LVU1349
 4316 00b0 5204     		lsls	r2, r2, #17
1342:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->RTOR &= ~USART_RTOR_BLEN;
 4317              		.loc 1 1342 76 view .LVU1350
 4318 00b2 02F46022 		and	r2, r2, #917504
1342:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->RTOR &= ~USART_RTOR_BLEN;
 4319              		.loc 1 1342 24 view .LVU1351
 4320 00b6 0243     		orrs	r2, r2, r0
 4321 00b8 9A60     		str	r2, [r3, #8]
1343:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->RTOR |= (pxConfig->BlockLength << USART_RTOR_BLEN_Pos) & USART_RTOR_BLEN_Msk;
 4322              		.loc 1 1343 5 is_stmt 1 view .LVU1352
ARM GAS  /tmp/ccgNvlLN.s 			page 120


1343:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->RTOR |= (pxConfig->BlockLength << USART_RTOR_BLEN_Pos) & USART_RTOR_BLEN_Msk;
 4323              		.loc 1 1343 25 is_stmt 0 view .LVU1353
 4324 00ba 5A69     		ldr	r2, [r3, #20]
 4325 00bc 22F07F42 		bic	r2, r2, #-16777216
 4326 00c0 5A61     		str	r2, [r3, #20]
1344:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 4327              		.loc 1 1344 5 is_stmt 1 view .LVU1354
1344:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 4328              		.loc 1 1344 25 is_stmt 0 view .LVU1355
 4329 00c2 5A69     		ldr	r2, [r3, #20]
1344:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 4330              		.loc 1 1344 37 view .LVU1356
 4331 00c4 207D     		ldrb	r0, [r4, #20]	@ zero_extendqisi2
1344:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 4332              		.loc 1 1344 25 view .LVU1357
 4333 00c6 42EA0062 		orr	r2, r2, r0, lsl #24
 4334 00ca 5A61     		str	r2, [r3, #20]
 4335              		.loc 1 1346 5 is_stmt 1 view .LVU1358
1347:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
1348:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->CR2 |= USART_CR2_RTOEN;
 4336              		.loc 1 1348 28 is_stmt 0 view .LVU1359
 4337 00cc 5A68     		ldr	r2, [r3, #4]
1346:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 4338              		.loc 1 1346 8 view .LVU1360
 4339 00ce 0029     		cmp	r1, #0
 4340 00d0 74D0     		beq	.L313
 4341              		.loc 1 1348 9 is_stmt 1 view .LVU1361
 4342              		.loc 1 1348 28 is_stmt 0 view .LVU1362
 4343 00d2 42F40002 		orr	r2, r2, #8388608
1349:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->RTOR &= ~USART_RTOR_RTO;
1350:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->RTOR |= (pxConfig->RxTimeout << USART_RTOR_RTO_Pos) & USART_RTOR_RTO_Msk;
 4344              		.loc 1 1350 76 view .LVU1363
 4345 00d6 21F07F41 		bic	r1, r1, #-16777216
1348:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->RTOR &= ~USART_RTOR_RTO;
 4346              		.loc 1 1348 28 view .LVU1364
 4347 00da 5A60     		str	r2, [r3, #4]
1349:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->RTOR &= ~USART_RTOR_RTO;
 4348              		.loc 1 1349 9 is_stmt 1 view .LVU1365
1349:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->RTOR &= ~USART_RTOR_RTO;
 4349              		.loc 1 1349 29 is_stmt 0 view .LVU1366
 4350 00dc 5A69     		ldr	r2, [r3, #20]
 4351 00de 02F07F42 		and	r2, r2, #-16777216
 4352 00e2 5A61     		str	r2, [r3, #20]
 4353              		.loc 1 1350 9 is_stmt 1 view .LVU1367
 4354              		.loc 1 1350 29 is_stmt 0 view .LVU1368
 4355 00e4 5A69     		ldr	r2, [r3, #20]
 4356 00e6 1143     		orrs	r1, r1, r2
 4357 00e8 5961     		str	r1, [r3, #20]
 4358              	.L314:
1351:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
1352:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     else
1353:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
1354:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->CR2 &= ~USART_CR2_RTOEN;
1355:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
1356:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
1357:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1358:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #if (USART_INVERSION_MASK != 0)
ARM GAS  /tmp/ccgNvlLN.s 			page 121


1359:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* set inversions */
1360:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     SET_BIT(pxUSART->Inst->CR2, USART_INVERSION_MASK &
 4359              		.loc 1 1360 5 is_stmt 1 view .LVU1369
 4360 00ea 227A     		ldrb	r2, [r4, #8]	@ zero_extendqisi2
 4361              	.LBB215:
 4362              	.LBB216:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4363              		.loc 1 126 31 is_stmt 0 view .LVU1370
 4364 00ec 2846     		mov	r0, r5
 4365              	.LBE216:
 4366              	.LBE215:
 4367              		.loc 1 1360 5 view .LVU1371
 4368 00ee 5968     		ldr	r1, [r3, #4]
 4369 00f0 D203     		lsls	r2, r2, #15
1361:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((uint32_t)pxConfig->Inversions << USART_CR2_SWAP_Pos));
1362:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
1363:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1364:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* baudrate configuration */
1365:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvSetBaudrate(pxUSART, pxConfig->Baudrate);
 4370              		.loc 1 1365 5 view .LVU1372
 4371 00f2 2668     		ldr	r6, [r4]
1360:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((uint32_t)pxConfig->Inversions << USART_CR2_SWAP_Pos));
 4372              		.loc 1 1360 5 view .LVU1373
 4373 00f4 02F47822 		and	r2, r2, #1015808
 4374 00f8 7408     		lsrs	r4, r6, #1
 4375              	.LVL282:
1360:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((uint32_t)pxConfig->Inversions << USART_CR2_SWAP_Pos));
 4376              		.loc 1 1360 5 view .LVU1374
 4377 00fa 0A43     		orrs	r2, r2, r1
 4378 00fc 5A60     		str	r2, [r3, #4]
 4379              		.loc 1 1365 5 is_stmt 1 view .LVU1375
 4380              	.LVL283:
 4381              	.LBB222:
 4382              	.LBI215:
 121:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 4383              		.loc 1 121 13 view .LVU1376
 4384              	.LBB220:
 124:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 4385              		.loc 1 124 5 view .LVU1377
 124:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 4386              		.loc 1 124 23 is_stmt 0 view .LVU1378
 4387 00fe 1B68     		ldr	r3, [r3]
 124:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 4388              		.loc 1 124 8 view .LVU1379
 4389 0100 1B04     		lsls	r3, r3, #16
 4390 0102 4CD4     		bmi	.L315
 4391              	.LVL284:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4392              		.loc 1 126 9 is_stmt 1 view .LVU1380
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4393              		.loc 1 126 31 is_stmt 0 view .LVU1381
 4394 0104 FFF7FEFF 		bl	USART_ulClockFreq_Hz
 4395              	.LVL285:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4396              		.loc 1 126 61 view .LVU1382
 4397 0108 2044     		add	r0, r0, r4
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
ARM GAS  /tmp/ccgNvlLN.s 			page 122


 4398              		.loc 1 126 16 view .LVU1383
 4399 010a 2B68     		ldr	r3, [r5]
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4400              		.loc 1 126 81 view .LVU1384
 4401 010c B0FBF6F0 		udiv	r0, r0, r6
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4402              		.loc 1 126 28 view .LVU1385
 4403 0110 D860     		str	r0, [r3, #12]
 4404              	.L316:
 4405              	.LVL286:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4406              		.loc 1 126 28 view .LVU1386
 4407              	.LBE220:
 4408              	.LBE222:
1366:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1367:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* enable USART with transmit direction by default */
1368:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     SET_BIT(pxUSART->Inst->CR1, USART_CR1_UE |
 4409              		.loc 1 1368 5 is_stmt 1 view .LVU1387
1369:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             USART_CR1_TE);
1370:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1371:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef IS_UART_WAKEUP_FROMSTOP_INSTANCE
1372:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(pxUSART->Inst))
 4410              		.loc 1 1372 9 is_stmt 0 view .LVU1388
 4411 0112 2C4A     		ldr	r2, .L324
 4412 0114 2C49     		ldr	r1, .L324+4
 4413 0116 2D4C     		ldr	r4, .L324+8
 4414 0118 8B42     		cmp	r3, r1
 4415 011a 18BF     		it	ne
 4416 011c 9342     		cmpne	r3, r2
 4417 011e 2C48     		ldr	r0, .L324+12
 4418 0120 01F54061 		add	r1, r1, #3072
 4419 0124 2B4D     		ldr	r5, .L324+16
 4420              	.LVL287:
 4421              		.loc 1 1372 9 view .LVU1389
 4422 0126 0CBF     		ite	eq
 4423 0128 0122     		moveq	r2, #1
 4424 012a 0022     		movne	r2, #0
 4425 012c A342     		cmp	r3, r4
 4426 012e 08BF     		it	eq
 4427 0130 42F00102 		orreq	r2, r2, #1
 4428 0134 04F54054 		add	r4, r4, #12288
 4429 0138 8342     		cmp	r3, r0
 4430 013a 08BF     		it	eq
 4431 013c 42F00102 		orreq	r2, r2, #1
 4432 0140 00F54050 		add	r0, r0, #12288
 4433 0144 8B42     		cmp	r3, r1
 4434 0146 08BF     		it	eq
 4435 0148 42F00102 		orreq	r2, r2, #1
1368:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             USART_CR1_TE);
 4436              		.loc 1 1368 5 view .LVU1390
 4437 014c 1968     		ldr	r1, [r3]
 4438              		.loc 1 1372 9 view .LVU1391
 4439 014e AB42     		cmp	r3, r5
 4440 0150 08BF     		it	eq
 4441 0152 42F00102 		orreq	r2, r2, #1
1368:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             USART_CR1_TE);
 4442              		.loc 1 1368 5 view .LVU1392
ARM GAS  /tmp/ccgNvlLN.s 			page 123


 4443 0156 41F00901 		orr	r1, r1, #9
 4444              		.loc 1 1372 9 view .LVU1393
 4445 015a A342     		cmp	r3, r4
 4446 015c 08BF     		it	eq
 4447 015e 42F00102 		orreq	r2, r2, #1
1368:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             USART_CR1_TE);
 4448              		.loc 1 1368 5 view .LVU1394
 4449 0162 1960     		str	r1, [r3]
 4450              		.loc 1 1372 5 is_stmt 1 view .LVU1395
 4451              		.loc 1 1372 9 is_stmt 0 view .LVU1396
 4452 0164 8342     		cmp	r3, r0
 4453 0166 08BF     		it	eq
 4454 0168 42F00102 		orreq	r2, r2, #1
 4455 016c 12B9     		cbnz	r2, .L319
 4456 016e 1A4A     		ldr	r2, .L324+20
 4457 0170 9342     		cmp	r3, r2
 4458 0172 12D1     		bne	.L312
 4459              	.L319:
1373:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
1374:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_prvWaitIdle(pxUSART);
 4460              		.loc 1 1374 9 is_stmt 1 view .LVU1397
 4461              	.LBB223:
 4462              	.LBI223:
 157:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 4463              		.loc 1 157 13 view .LVU1398
 4464              	.LVL288:
 4465              	.LBB224:
 159:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulFlags = (USART_ISR_TEACK | USART_ISR_REACK) &
 4466              		.loc 1 159 5 view .LVU1399
 161:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                     (USART_ISR_TEACK_Pos - USART_CR1_TE_Pos));
 4467              		.loc 1 161 28 is_stmt 0 view .LVU1400
 4468 0174 1C46     		mov	r4, r3
 159:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulFlags = (USART_ISR_TEACK | USART_ISR_REACK) &
 4469              		.loc 1 159 14 view .LVU1401
 4470 0176 4FF47A73 		mov	r3, #1000
 161:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                     (USART_ISR_TEACK_Pos - USART_CR1_TE_Pos));
 4471              		.loc 1 161 28 view .LVU1402
 4472 017a 54F81C2B 		ldr	r2, [r4], #28
 159:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulFlags = (USART_ISR_TEACK | USART_ISR_REACK) &
 4473              		.loc 1 159 14 view .LVU1403
 4474 017e 0393     		str	r3, [sp, #12]
 160:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((pxUSART->Inst->CR1 & (USART_CR1_TE | USART_CR1_RE)) <<
 4475              		.loc 1 160 5 is_stmt 1 view .LVU1404
 161:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                     (USART_ISR_TEACK_Pos - USART_CR1_TE_Pos));
 4476              		.loc 1 161 67 is_stmt 0 view .LVU1405
 4477 0180 9204     		lsls	r2, r2, #18
 160:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((pxUSART->Inst->CR1 & (USART_CR1_TE | USART_CR1_RE)) <<
 4478              		.loc 1 160 14 view .LVU1406
 4479 0182 02F40012 		and	r2, r2, #2097152
 4480 0186 0192     		str	r2, [sp, #4]
 4481              	.LVL289:
 164:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 4482              		.loc 1 164 5 is_stmt 1 view .LVU1407
 4483              	.LBB225:
 4484              	.LBI225:
 122:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 4485              		.loc 3 122 32 view .LVU1408
ARM GAS  /tmp/ccgNvlLN.s 			page 124


 4486              	.LBB226:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 4487              		.loc 3 128 5 view .LVU1409
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 4488              		.loc 3 128 12 is_stmt 0 view .LVU1410
 4489 0188 FFF7FEFF 		bl	XPD_pxTimeService
 4490              	.LVL290:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 4491              		.loc 3 128 12 view .LVU1411
 4492 018c 019A     		ldr	r2, [sp, #4]
 4493 018e 0146     		mov	r1, r0
 4494 0190 03AB     		add	r3, sp, #12
 4495              	.LVL291:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 4496              		.loc 3 128 12 view .LVU1412
 4497 0192 2046     		mov	r0, r4
 4498 0194 8C68     		ldr	r4, [r1, #8]
 4499              	.LVL292:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 4500              		.loc 3 128 12 view .LVU1413
 4501 0196 1146     		mov	r1, r2
 4502 0198 A047     		blx	r4
 4503              	.LVL293:
 4504              	.L312:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 4505              		.loc 3 128 12 view .LVU1414
 4506              	.LBE226:
 4507              	.LBE225:
 4508              	.LBE224:
 4509              	.LBE223:
1375:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
1376:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
1377:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 4510              		.loc 1 1377 1 view .LVU1415
 4511 019a 04B0     		add	sp, sp, #16
 4512              	.LCFI72:
 4513              		.cfi_remember_state
 4514              		.cfi_def_cfa_offset 16
 4515              		@ sp needed
 4516 019c 70BD     		pop	{r4, r5, r6, pc}
 4517              	.LVL294:
 4518              	.L315:
 4519              	.LCFI73:
 4520              		.cfi_restore_state
 4521              	.LBB227:
 4522              	.LBB221:
 4523              	.LBB217:
 4524              	.LBI217:
 121:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 4525              		.loc 1 121 13 is_stmt 1 view .LVU1416
 4526              	.LBB218:
 4527              	.LBB219:
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 4528              		.loc 1 130 9 view .LVU1417
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 4529              		.loc 1 130 28 is_stmt 0 view .LVU1418
 4530 019e FFF7FEFF 		bl	USART_ulClockFreq_Hz
ARM GAS  /tmp/ccgNvlLN.s 			page 125


 4531              	.LVL295:
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4532              		.loc 1 131 37 view .LVU1419
 4533 01a2 4FF6F071 		movw	r1, #65520
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 4534              		.loc 1 130 63 view .LVU1420
 4535 01a6 04EB4000 		add	r0, r4, r0, lsl #1
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4536              		.loc 1 131 16 view .LVU1421
 4537 01aa 2B68     		ldr	r3, [r5]
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 4538              		.loc 1 130 18 view .LVU1422
 4539 01ac B0FBF6F0 		udiv	r0, r0, r6
 4540              	.LVL296:
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4541              		.loc 1 131 9 is_stmt 1 view .LVU1423
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4542              		.loc 1 131 99 is_stmt 0 view .LVU1424
 4543 01b0 C0F34202 		ubfx	r2, r0, #1, #3
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4544              		.loc 1 131 37 view .LVU1425
 4545 01b4 0840     		ands	r0, r0, r1
 4546              	.LVL297:
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4547              		.loc 1 131 63 view .LVU1426
 4548 01b6 1043     		orrs	r0, r0, r2
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4549              		.loc 1 131 28 view .LVU1427
 4550 01b8 D860     		str	r0, [r3, #12]
 4551              	.LBE219:
 142:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 4552              		.loc 1 142 1 view .LVU1428
 4553 01ba AAE7     		b	.L316
 4554              	.LVL298:
 4555              	.L313:
 142:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 4556              		.loc 1 142 1 view .LVU1429
 4557              	.LBE218:
 4558              	.LBE217:
 4559              	.LBE221:
 4560              	.LBE227:
1354:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4561              		.loc 1 1354 9 is_stmt 1 view .LVU1430
1354:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4562              		.loc 1 1354 28 is_stmt 0 view .LVU1431
 4563 01bc 22F40002 		bic	r2, r2, #8388608
 4564 01c0 5A60     		str	r2, [r3, #4]
 4565 01c2 92E7     		b	.L314
 4566              	.L325:
 4567              		.align	2
 4568              	.L324:
 4569 01c4 00100140 		.word	1073811456
 4570 01c8 00440040 		.word	1073759232
 4571 01cc 00480040 		.word	1073760256
 4572 01d0 004C0040 		.word	1073761280
 4573 01d4 00140140 		.word	1073812480
 4574 01d8 000C0058 		.word	1476398080
ARM GAS  /tmp/ccgNvlLN.s 			page 126


 4575              		.cfi_endproc
 4576              	.LFE203:
 4578              		.section	.text.USART_vInitIrDA,"ax",%progbits
 4579              		.align	1
 4580              		.p2align 2,,3
 4581              		.global	USART_vInitIrDA
 4582              		.syntax unified
 4583              		.thumb
 4584              		.thumb_func
 4585              		.fpu fpv4-sp-d16
 4587              	USART_vInitIrDA:
 4588              	.LVL299:
 4589              	.LFB204:
1378:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1379:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @} */
1380:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1381:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @} */
1382:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1383:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @addtogroup IrDA
1384:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @{ */
1385:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1386:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @defgroup IrDA_Exported_Functions IrDA Exported Functions
1387:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @{ */
1388:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1389:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
1390:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Sets the UART peripheral in IrDA mode
1391:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
1392:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxConfig: IrDA setup configuration
1393:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
1394:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** void USART_vInitIrDA(USART_HandleType * pxUSART, const IrDA_InitType * pxConfig)
1395:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 4590              		.loc 1 1395 1 is_stmt 1 view -0
 4591              		.cfi_startproc
 4592              		@ args = 0, pretend = 0, frame = 16
 4593              		@ frame_needed = 0, uses_anonymous_args = 0
1396:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvPreinit(pxUSART, pxConfig->DataSize, pxConfig->Parity);
 4594              		.loc 1 1396 5 view .LVU1433
1395:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvPreinit(pxUSART, pxConfig->DataSize, pxConfig->Parity);
 4595              		.loc 1 1395 1 is_stmt 0 view .LVU1434
 4596 0000 70B5     		push	{r4, r5, r6, lr}
 4597              	.LCFI74:
 4598              		.cfi_def_cfa_offset 16
 4599              		.cfi_offset 4, -16
 4600              		.cfi_offset 5, -12
 4601              		.cfi_offset 6, -8
 4602              		.cfi_offset 14, -4
 4603 0002 0546     		mov	r5, r0
 4604 0004 0C46     		mov	r4, r1
 4605              		.loc 1 1396 5 view .LVU1435
 4606 0006 4A79     		ldrb	r2, [r1, #5]	@ zero_extendqisi2
1395:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvPreinit(pxUSART, pxConfig->DataSize, pxConfig->Parity);
 4607              		.loc 1 1395 1 view .LVU1436
 4608 0008 84B0     		sub	sp, sp, #16
 4609              	.LCFI75:
 4610              		.cfi_def_cfa_offset 32
 4611              		.loc 1 1396 5 view .LVU1437
 4612 000a 0979     		ldrb	r1, [r1, #4]	@ zero_extendqisi2
ARM GAS  /tmp/ccgNvlLN.s 			page 127


 4613              	.LVL300:
 4614              		.loc 1 1396 5 view .LVU1438
 4615 000c FFF7FEFF 		bl	USART_prvPreinit
 4616              	.LVL301:
1397:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1398:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* IrDA features configuration */
1399:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->GTPR &= ~USART_GTPR_PSC;
 4617              		.loc 1 1399 5 is_stmt 1 view .LVU1439
 4618              		.loc 1 1399 12 is_stmt 0 view .LVU1440
 4619 0010 2B68     		ldr	r3, [r5]
1400:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->GTPR |= (pxConfig->Prescaler << USART_GTPR_PSC_Pos) & USART_GTPR_PSC_Msk;
1401:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 &= ~USART_CR2_STOP;
1402:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 &= ~USART_CR3_IRLP;
1403:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->LowPowerMode << USART_CR3_IRLP_Pos) & USART_CR3_IRLP_Msk;
1404:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= USART_CR3_IREN;
1405:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1406:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #if (USART_INVERSION_MASK != 0)
1407:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* set inversions */
1408:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     SET_BIT(pxUSART->Inst->CR2, USART_INVERSION_MASK &
1409:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((uint32_t)pxConfig->Inversions << USART_CR2_SWAP_Pos));
1410:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
1411:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1412:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* baudrate configuration */
1413:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvSetBaudrate(pxUSART, pxConfig->Baudrate);
 4620              		.loc 1 1413 5 view .LVU1441
 4621 0012 2668     		ldr	r6, [r4]
 4622              	.LBB237:
 4623              	.LBB238:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4624              		.loc 1 126 31 view .LVU1442
 4625 0014 2846     		mov	r0, r5
 4626              	.LBE238:
 4627              	.LBE237:
1399:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->GTPR |= (pxConfig->Prescaler << USART_GTPR_PSC_Pos) & USART_GTPR_PSC_Msk;
 4628              		.loc 1 1399 25 view .LVU1443
 4629 0016 1A69     		ldr	r2, [r3, #16]
 4630 0018 22F0FF02 		bic	r2, r2, #255
 4631 001c 1A61     		str	r2, [r3, #16]
1400:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->GTPR |= (pxConfig->Prescaler << USART_GTPR_PSC_Pos) & USART_GTPR_PSC_Msk;
 4632              		.loc 1 1400 5 is_stmt 1 view .LVU1444
1400:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->GTPR |= (pxConfig->Prescaler << USART_GTPR_PSC_Pos) & USART_GTPR_PSC_Msk;
 4633              		.loc 1 1400 25 is_stmt 0 view .LVU1445
 4634 001e 1969     		ldr	r1, [r3, #16]
1400:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->GTPR |= (pxConfig->Prescaler << USART_GTPR_PSC_Pos) & USART_GTPR_PSC_Msk;
 4635              		.loc 1 1400 72 view .LVU1446
 4636 0020 E279     		ldrb	r2, [r4, #7]	@ zero_extendqisi2
1400:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->GTPR |= (pxConfig->Prescaler << USART_GTPR_PSC_Pos) & USART_GTPR_PSC_Msk;
 4637              		.loc 1 1400 25 view .LVU1447
 4638 0022 0A43     		orrs	r2, r2, r1
 4639 0024 1A61     		str	r2, [r3, #16]
1401:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 &= ~USART_CR3_IRLP;
 4640              		.loc 1 1401 5 is_stmt 1 view .LVU1448
1401:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 &= ~USART_CR3_IRLP;
 4641              		.loc 1 1401 24 is_stmt 0 view .LVU1449
 4642 0026 5A68     		ldr	r2, [r3, #4]
 4643 0028 22F44052 		bic	r2, r2, #12288
 4644 002c 5A60     		str	r2, [r3, #4]
ARM GAS  /tmp/ccgNvlLN.s 			page 128


1402:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->LowPowerMode << USART_CR3_IRLP_Pos) & USART_CR3_IRLP_Msk;
 4645              		.loc 1 1402 5 is_stmt 1 view .LVU1450
1402:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->LowPowerMode << USART_CR3_IRLP_Pos) & USART_CR3_IRLP_Msk;
 4646              		.loc 1 1402 24 is_stmt 0 view .LVU1451
 4647 002e 9A68     		ldr	r2, [r3, #8]
 4648 0030 22F00402 		bic	r2, r2, #4
 4649 0034 9A60     		str	r2, [r3, #8]
1403:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= USART_CR3_IREN;
 4650              		.loc 1 1403 5 is_stmt 1 view .LVU1452
1403:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= USART_CR3_IREN;
 4651              		.loc 1 1403 36 is_stmt 0 view .LVU1453
 4652 0036 227A     		ldrb	r2, [r4, #8]	@ zero_extendqisi2
1403:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= USART_CR3_IREN;
 4653              		.loc 1 1403 24 view .LVU1454
 4654 0038 9968     		ldr	r1, [r3, #8]
1403:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= USART_CR3_IREN;
 4655              		.loc 1 1403 51 view .LVU1455
 4656 003a 9200     		lsls	r2, r2, #2
1403:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= USART_CR3_IREN;
 4657              		.loc 1 1403 74 view .LVU1456
 4658 003c 02F00402 		and	r2, r2, #4
1403:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= USART_CR3_IREN;
 4659              		.loc 1 1403 24 view .LVU1457
 4660 0040 0A43     		orrs	r2, r2, r1
 4661 0042 9A60     		str	r2, [r3, #8]
1404:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 4662              		.loc 1 1404 5 is_stmt 1 view .LVU1458
1404:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 4663              		.loc 1 1404 24 is_stmt 0 view .LVU1459
 4664 0044 9A68     		ldr	r2, [r3, #8]
 4665 0046 42F00202 		orr	r2, r2, #2
 4666 004a 9A60     		str	r2, [r3, #8]
1408:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((uint32_t)pxConfig->Inversions << USART_CR2_SWAP_Pos));
 4667              		.loc 1 1408 5 is_stmt 1 view .LVU1460
 4668 004c A279     		ldrb	r2, [r4, #6]	@ zero_extendqisi2
 4669 004e 5968     		ldr	r1, [r3, #4]
 4670 0050 D203     		lsls	r2, r2, #15
 4671 0052 02F47822 		and	r2, r2, #1015808
 4672 0056 0A43     		orrs	r2, r2, r1
 4673 0058 5A60     		str	r2, [r3, #4]
 4674              		.loc 1 1413 5 view .LVU1461
 4675              	.LVL302:
 4676              	.LBB244:
 4677              	.LBI237:
 121:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 4678              		.loc 1 121 13 view .LVU1462
 4679              	.LBB242:
 124:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 4680              		.loc 1 124 5 view .LVU1463
 124:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 4681              		.loc 1 124 23 is_stmt 0 view .LVU1464
 4682 005a 1B68     		ldr	r3, [r3]
 124:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 4683              		.loc 1 124 8 view .LVU1465
 4684 005c 1B04     		lsls	r3, r3, #16
 4685 005e 4DD4     		bmi	.L327
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
ARM GAS  /tmp/ccgNvlLN.s 			page 129


 4686              		.loc 1 126 9 is_stmt 1 view .LVU1466
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4687              		.loc 1 126 31 is_stmt 0 view .LVU1467
 4688 0060 FFF7FEFF 		bl	USART_ulClockFreq_Hz
 4689              	.LVL303:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4690              		.loc 1 126 16 view .LVU1468
 4691 0064 2B68     		ldr	r3, [r5]
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4692              		.loc 1 126 61 view .LVU1469
 4693 0066 00EB5600 		add	r0, r0, r6, lsr #1
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4694              		.loc 1 126 81 view .LVU1470
 4695 006a B0FBF6F6 		udiv	r6, r0, r6
 4696              	.LVL304:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4697              		.loc 1 126 28 view .LVU1471
 4698 006e DE60     		str	r6, [r3, #12]
 4699              	.L328:
 4700              	.LVL305:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4701              		.loc 1 126 28 view .LVU1472
 4702              	.LBE242:
 4703              	.LBE244:
1414:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1415:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* enable USART with transmit direction by default */
1416:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     SET_BIT(pxUSART->Inst->CR1, USART_CR1_UE |
 4704              		.loc 1 1416 5 is_stmt 1 view .LVU1473
1417:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             USART_CR1_TE);
1418:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1419:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef IS_UART_WAKEUP_FROMSTOP_INSTANCE
1420:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(pxUSART->Inst))
 4705              		.loc 1 1420 9 is_stmt 0 view .LVU1474
 4706 0070 2A4A     		ldr	r2, .L336
 4707 0072 2B49     		ldr	r1, .L336+4
 4708 0074 2B4C     		ldr	r4, .L336+8
 4709              	.LVL306:
 4710              		.loc 1 1420 9 view .LVU1475
 4711 0076 8B42     		cmp	r3, r1
 4712 0078 18BF     		it	ne
 4713 007a 9342     		cmpne	r3, r2
 4714 007c 2A48     		ldr	r0, .L336+12
 4715 007e 01F54061 		add	r1, r1, #3072
 4716 0082 2A4D     		ldr	r5, .L336+16
 4717              	.LVL307:
 4718              		.loc 1 1420 9 view .LVU1476
 4719 0084 0CBF     		ite	eq
 4720 0086 0122     		moveq	r2, #1
 4721 0088 0022     		movne	r2, #0
 4722 008a A342     		cmp	r3, r4
 4723 008c 08BF     		it	eq
 4724 008e 42F00102 		orreq	r2, r2, #1
 4725 0092 04F54054 		add	r4, r4, #12288
 4726 0096 8342     		cmp	r3, r0
 4727 0098 08BF     		it	eq
 4728 009a 42F00102 		orreq	r2, r2, #1
 4729 009e 00F54050 		add	r0, r0, #12288
ARM GAS  /tmp/ccgNvlLN.s 			page 130


 4730 00a2 8B42     		cmp	r3, r1
 4731 00a4 08BF     		it	eq
 4732 00a6 42F00102 		orreq	r2, r2, #1
1416:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             USART_CR1_TE);
 4733              		.loc 1 1416 5 view .LVU1477
 4734 00aa 1968     		ldr	r1, [r3]
 4735              		.loc 1 1420 9 view .LVU1478
 4736 00ac AB42     		cmp	r3, r5
 4737 00ae 08BF     		it	eq
 4738 00b0 42F00102 		orreq	r2, r2, #1
1416:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             USART_CR1_TE);
 4739              		.loc 1 1416 5 view .LVU1479
 4740 00b4 41F00901 		orr	r1, r1, #9
 4741              		.loc 1 1420 9 view .LVU1480
 4742 00b8 A342     		cmp	r3, r4
 4743 00ba 08BF     		it	eq
 4744 00bc 42F00102 		orreq	r2, r2, #1
1416:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             USART_CR1_TE);
 4745              		.loc 1 1416 5 view .LVU1481
 4746 00c0 1960     		str	r1, [r3]
 4747              		.loc 1 1420 5 is_stmt 1 view .LVU1482
 4748              		.loc 1 1420 9 is_stmt 0 view .LVU1483
 4749 00c2 8342     		cmp	r3, r0
 4750 00c4 08BF     		it	eq
 4751 00c6 42F00102 		orreq	r2, r2, #1
 4752 00ca 12B9     		cbnz	r2, .L331
 4753 00cc 184A     		ldr	r2, .L336+20
 4754 00ce 9342     		cmp	r3, r2
 4755 00d0 12D1     		bne	.L326
 4756              	.L331:
1421:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
1422:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_prvWaitIdle(pxUSART);
 4757              		.loc 1 1422 9 is_stmt 1 view .LVU1484
 4758              	.LBB245:
 4759              	.LBI245:
 157:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 4760              		.loc 1 157 13 view .LVU1485
 4761              	.LVL308:
 4762              	.LBB246:
 159:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulFlags = (USART_ISR_TEACK | USART_ISR_REACK) &
 4763              		.loc 1 159 5 view .LVU1486
 161:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                     (USART_ISR_TEACK_Pos - USART_CR1_TE_Pos));
 4764              		.loc 1 161 28 is_stmt 0 view .LVU1487
 4765 00d2 1C46     		mov	r4, r3
 159:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulFlags = (USART_ISR_TEACK | USART_ISR_REACK) &
 4766              		.loc 1 159 14 view .LVU1488
 4767 00d4 4FF47A73 		mov	r3, #1000
 161:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                     (USART_ISR_TEACK_Pos - USART_CR1_TE_Pos));
 4768              		.loc 1 161 28 view .LVU1489
 4769 00d8 54F81C2B 		ldr	r2, [r4], #28
 159:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulFlags = (USART_ISR_TEACK | USART_ISR_REACK) &
 4770              		.loc 1 159 14 view .LVU1490
 4771 00dc 0393     		str	r3, [sp, #12]
 160:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((pxUSART->Inst->CR1 & (USART_CR1_TE | USART_CR1_RE)) <<
 4772              		.loc 1 160 5 is_stmt 1 view .LVU1491
 161:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                     (USART_ISR_TEACK_Pos - USART_CR1_TE_Pos));
 4773              		.loc 1 161 67 is_stmt 0 view .LVU1492
ARM GAS  /tmp/ccgNvlLN.s 			page 131


 4774 00de 9204     		lsls	r2, r2, #18
 160:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((pxUSART->Inst->CR1 & (USART_CR1_TE | USART_CR1_RE)) <<
 4775              		.loc 1 160 14 view .LVU1493
 4776 00e0 02F40012 		and	r2, r2, #2097152
 4777 00e4 0192     		str	r2, [sp, #4]
 4778              	.LVL309:
 164:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 4779              		.loc 1 164 5 is_stmt 1 view .LVU1494
 4780              	.LBB247:
 4781              	.LBI247:
 122:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 4782              		.loc 3 122 32 view .LVU1495
 4783              	.LBB248:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 4784              		.loc 3 128 5 view .LVU1496
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 4785              		.loc 3 128 12 is_stmt 0 view .LVU1497
 4786 00e6 FFF7FEFF 		bl	XPD_pxTimeService
 4787              	.LVL310:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 4788              		.loc 3 128 12 view .LVU1498
 4789 00ea 019A     		ldr	r2, [sp, #4]
 4790 00ec 0146     		mov	r1, r0
 4791 00ee 03AB     		add	r3, sp, #12
 4792              	.LVL311:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 4793              		.loc 3 128 12 view .LVU1499
 4794 00f0 2046     		mov	r0, r4
 4795 00f2 8C68     		ldr	r4, [r1, #8]
 4796              	.LVL312:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 4797              		.loc 3 128 12 view .LVU1500
 4798 00f4 1146     		mov	r1, r2
 4799 00f6 A047     		blx	r4
 4800              	.LVL313:
 4801              	.L326:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 4802              		.loc 3 128 12 view .LVU1501
 4803              	.LBE248:
 4804              	.LBE247:
 4805              	.LBE246:
 4806              	.LBE245:
1423:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
1424:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
1425:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 4807              		.loc 1 1425 1 view .LVU1502
 4808 00f8 04B0     		add	sp, sp, #16
 4809              	.LCFI76:
 4810              		.cfi_remember_state
 4811              		.cfi_def_cfa_offset 16
 4812              		@ sp needed
 4813 00fa 70BD     		pop	{r4, r5, r6, pc}
 4814              	.LVL314:
 4815              	.L327:
 4816              	.LCFI77:
 4817              		.cfi_restore_state
 4818              	.LBB249:
ARM GAS  /tmp/ccgNvlLN.s 			page 132


 4819              	.LBB243:
 4820              	.LBB239:
 4821              	.LBI239:
 121:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 4822              		.loc 1 121 13 is_stmt 1 view .LVU1503
 4823              	.LBB240:
 4824              	.LBB241:
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 4825              		.loc 1 130 9 view .LVU1504
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 4826              		.loc 1 130 28 is_stmt 0 view .LVU1505
 4827 00fc FFF7FEFF 		bl	USART_ulClockFreq_Hz
 4828              	.LVL315:
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4829              		.loc 1 131 37 view .LVU1506
 4830 0100 4FF6F071 		movw	r1, #65520
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 4831              		.loc 1 130 77 view .LVU1507
 4832 0104 7208     		lsrs	r2, r6, #1
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4833              		.loc 1 131 16 view .LVU1508
 4834 0106 2B68     		ldr	r3, [r5]
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 4835              		.loc 1 130 63 view .LVU1509
 4836 0108 02EB4000 		add	r0, r2, r0, lsl #1
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 4837              		.loc 1 130 18 view .LVU1510
 4838 010c B0FBF6F6 		udiv	r6, r0, r6
 4839              	.LVL316:
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4840              		.loc 1 131 9 is_stmt 1 view .LVU1511
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4841              		.loc 1 131 99 is_stmt 0 view .LVU1512
 4842 0110 C6F34202 		ubfx	r2, r6, #1, #3
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4843              		.loc 1 131 37 view .LVU1513
 4844 0114 0E40     		ands	r6, r6, r1
 4845              	.LVL317:
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4846              		.loc 1 131 63 view .LVU1514
 4847 0116 1643     		orrs	r6, r6, r2
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 4848              		.loc 1 131 28 view .LVU1515
 4849 0118 DE60     		str	r6, [r3, #12]
 4850              	.LBE241:
 142:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 4851              		.loc 1 142 1 view .LVU1516
 4852 011a A9E7     		b	.L328
 4853              	.L337:
 4854              		.align	2
 4855              	.L336:
 4856 011c 00100140 		.word	1073811456
 4857 0120 00440040 		.word	1073759232
 4858 0124 00480040 		.word	1073760256
 4859 0128 004C0040 		.word	1073761280
 4860 012c 00140140 		.word	1073812480
 4861 0130 000C0058 		.word	1476398080
ARM GAS  /tmp/ccgNvlLN.s 			page 133


 4862              	.LBE240:
 4863              	.LBE239:
 4864              	.LBE243:
 4865              	.LBE249:
 4866              		.cfi_endproc
 4867              	.LFE204:
 4869              		.section	.text.USART_vInitRS485,"ax",%progbits
 4870              		.align	1
 4871              		.p2align 2,,3
 4872              		.global	USART_vInitRS485
 4873              		.syntax unified
 4874              		.thumb
 4875              		.thumb_func
 4876              		.fpu fpv4-sp-d16
 4878              	USART_vInitRS485:
 4879              	.LVL318:
 4880              	.LFB205:
1426:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1427:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @} */
1428:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1429:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @} */
1430:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1431:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef USART_CR3_DEM
1432:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @addtogroup RS485
1433:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @{ */
1434:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1435:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /** @defgroup RS485_Exported_Functions RS485 Exported Functions
1436:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @{ */
1437:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1438:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** /**
1439:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @brief Sets the UART peripheral in RS485 mode
1440:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxUSART: pointer to the USART handle structure
1441:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  * @param pxConfig: RS485 setup configuration
1442:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****  */
1443:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** void USART_vInitRS485(USART_HandleType * pxUSART, const RS485_InitType * pxConfig)
1444:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 4881              		.loc 1 1444 1 is_stmt 1 view -0
 4882              		.cfi_startproc
 4883              		@ args = 0, pretend = 0, frame = 16
 4884              		@ frame_needed = 0, uses_anonymous_args = 0
1445:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvPreinit(pxUSART, pxConfig->DataSize, pxConfig->Parity);
 4885              		.loc 1 1445 5 view .LVU1518
1444:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvPreinit(pxUSART, pxConfig->DataSize, pxConfig->Parity);
 4886              		.loc 1 1444 1 is_stmt 0 view .LVU1519
 4887 0000 70B5     		push	{r4, r5, r6, lr}
 4888              	.LCFI78:
 4889              		.cfi_def_cfa_offset 16
 4890              		.cfi_offset 4, -16
 4891              		.cfi_offset 5, -12
 4892              		.cfi_offset 6, -8
 4893              		.cfi_offset 14, -4
 4894 0002 0546     		mov	r5, r0
 4895 0004 0C46     		mov	r4, r1
 4896              		.loc 1 1445 5 view .LVU1520
 4897 0006 0A7A     		ldrb	r2, [r1, #8]	@ zero_extendqisi2
1444:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvPreinit(pxUSART, pxConfig->DataSize, pxConfig->Parity);
 4898              		.loc 1 1444 1 view .LVU1521
ARM GAS  /tmp/ccgNvlLN.s 			page 134


 4899 0008 84B0     		sub	sp, sp, #16
 4900              	.LCFI79:
 4901              		.cfi_def_cfa_offset 32
 4902              		.loc 1 1445 5 view .LVU1522
 4903 000a 4979     		ldrb	r1, [r1, #5]	@ zero_extendqisi2
 4904              	.LVL319:
 4905              		.loc 1 1445 5 view .LVU1523
 4906 000c FFF7FEFF 		bl	USART_prvPreinit
 4907              	.LVL320:
1446:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1447:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 &= ~USART_CR2_STOP;
 4908              		.loc 1 1447 5 is_stmt 1 view .LVU1524
 4909              		.loc 1 1447 12 is_stmt 0 view .LVU1525
 4910 0010 2B68     		ldr	r3, [r5]
1448:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->StopBits << USART_CR2_STOP_Pos) & USART_CR2_STOP_Msk;
1449:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 &= ~(USART_CR3_HDSEL | USART_CR3_ONEBIT);
 4911              		.loc 1 1449 24 view .LVU1526
 4912 0012 5D48     		ldr	r0, .L348
1447:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->StopBits << USART_CR2_STOP_Pos) & USART_CR2_STOP_Msk;
 4913              		.loc 1 1447 24 view .LVU1527
 4914 0014 5A68     		ldr	r2, [r3, #4]
1450:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->HalfDuplex << USART_CR3_HDSEL_Pos) & USART_CR3_HDSEL_Msk;
1451:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 &= ~(USART_CR1_OVER8);
1452:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 |= (pxConfig->OverSampling8 << USART_CR1_OVER8_Pos) & USART_CR1_OVER8_Msk;
1453:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->SingleSample << USART_CR3_ONEBIT_Pos) & USART_CR3_ONEBIT_Msk;
1454:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1455:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* configure DE signal */
1456:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= USART_CR3_DEM;
1457:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 &= ~USART_CR3_DEP;
1458:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->DE.Polarity << USART_CR3_DEP_Pos) & USART_CR3_DEP_Msk;
1459:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 &= ~(USART_CR1_DEAT | USART_CR1_DEDT);
 4915              		.loc 1 1459 24 view .LVU1528
 4916 0016 5D49     		ldr	r1, .L348+4
1447:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR2 |= (pxConfig->StopBits << USART_CR2_STOP_Pos) & USART_CR2_STOP_Msk;
 4917              		.loc 1 1447 24 view .LVU1529
 4918 0018 22F44052 		bic	r2, r2, #12288
 4919 001c 5A60     		str	r2, [r3, #4]
1448:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 &= ~(USART_CR3_HDSEL | USART_CR3_ONEBIT);
 4920              		.loc 1 1448 5 is_stmt 1 view .LVU1530
1448:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 &= ~(USART_CR3_HDSEL | USART_CR3_ONEBIT);
 4921              		.loc 1 1448 36 is_stmt 0 view .LVU1531
 4922 001e A279     		ldrb	r2, [r4, #6]	@ zero_extendqisi2
1448:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 &= ~(USART_CR3_HDSEL | USART_CR3_ONEBIT);
 4923              		.loc 1 1448 24 view .LVU1532
 4924 0020 5E68     		ldr	r6, [r3, #4]
1448:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 &= ~(USART_CR3_HDSEL | USART_CR3_ONEBIT);
 4925              		.loc 1 1448 47 view .LVU1533
 4926 0022 1203     		lsls	r2, r2, #12
1448:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 &= ~(USART_CR3_HDSEL | USART_CR3_ONEBIT);
 4927              		.loc 1 1448 70 view .LVU1534
 4928 0024 02F44052 		and	r2, r2, #12288
1448:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 &= ~(USART_CR3_HDSEL | USART_CR3_ONEBIT);
 4929              		.loc 1 1448 24 view .LVU1535
 4930 0028 3243     		orrs	r2, r2, r6
 4931 002a 5A60     		str	r2, [r3, #4]
1449:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->HalfDuplex << USART_CR3_HDSEL_Pos) & USART_CR3_HDSEL_Msk;
 4932              		.loc 1 1449 5 is_stmt 1 view .LVU1536
ARM GAS  /tmp/ccgNvlLN.s 			page 135


1449:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->HalfDuplex << USART_CR3_HDSEL_Pos) & USART_CR3_HDSEL_Msk;
 4933              		.loc 1 1449 24 is_stmt 0 view .LVU1537
 4934 002c 9A68     		ldr	r2, [r3, #8]
 4935 002e 1040     		ands	r0, r0, r2
 4936 0030 9860     		str	r0, [r3, #8]
1450:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->HalfDuplex << USART_CR3_HDSEL_Pos) & USART_CR3_HDSEL_Msk;
 4937              		.loc 1 1450 5 is_stmt 1 view .LVU1538
1450:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->HalfDuplex << USART_CR3_HDSEL_Pos) & USART_CR3_HDSEL_Msk;
 4938              		.loc 1 1450 36 is_stmt 0 view .LVU1539
 4939 0032 E27A     		ldrb	r2, [r4, #11]	@ zero_extendqisi2
1450:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->HalfDuplex << USART_CR3_HDSEL_Pos) & USART_CR3_HDSEL_Msk;
 4940              		.loc 1 1450 24 view .LVU1540
 4941 0034 9868     		ldr	r0, [r3, #8]
1450:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->HalfDuplex << USART_CR3_HDSEL_Pos) & USART_CR3_HDSEL_Msk;
 4942              		.loc 1 1450 49 view .LVU1541
 4943 0036 D200     		lsls	r2, r2, #3
1450:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->HalfDuplex << USART_CR3_HDSEL_Pos) & USART_CR3_HDSEL_Msk;
 4944              		.loc 1 1450 73 view .LVU1542
 4945 0038 02F00802 		and	r2, r2, #8
1450:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->HalfDuplex << USART_CR3_HDSEL_Pos) & USART_CR3_HDSEL_Msk;
 4946              		.loc 1 1450 24 view .LVU1543
 4947 003c 0243     		orrs	r2, r2, r0
 4948 003e 9A60     		str	r2, [r3, #8]
1451:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 |= (pxConfig->OverSampling8 << USART_CR1_OVER8_Pos) & USART_CR1_OVER8_Msk;
 4949              		.loc 1 1451 5 is_stmt 1 view .LVU1544
1451:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 |= (pxConfig->OverSampling8 << USART_CR1_OVER8_Pos) & USART_CR1_OVER8_Msk;
 4950              		.loc 1 1451 24 is_stmt 0 view .LVU1545
 4951 0040 1A68     		ldr	r2, [r3]
 4952 0042 22F40042 		bic	r2, r2, #32768
 4953 0046 1A60     		str	r2, [r3]
1452:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->SingleSample << USART_CR3_ONEBIT_Pos) & USART_CR3_ONEBIT_Msk;
 4954              		.loc 1 1452 5 is_stmt 1 view .LVU1546
1452:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->SingleSample << USART_CR3_ONEBIT_Pos) & USART_CR3_ONEBIT_Msk;
 4955              		.loc 1 1452 36 is_stmt 0 view .LVU1547
 4956 0048 A27A     		ldrb	r2, [r4, #10]	@ zero_extendqisi2
1452:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->SingleSample << USART_CR3_ONEBIT_Pos) & USART_CR3_ONEBIT_Msk;
 4957              		.loc 1 1452 24 view .LVU1548
 4958 004a 1868     		ldr	r0, [r3]
1452:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->SingleSample << USART_CR3_ONEBIT_Pos) & USART_CR3_ONEBIT_Msk;
 4959              		.loc 1 1452 52 view .LVU1549
 4960 004c D203     		lsls	r2, r2, #15
1452:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->SingleSample << USART_CR3_ONEBIT_Pos) & USART_CR3_ONEBIT_Msk;
 4961              		.loc 1 1452 76 view .LVU1550
 4962 004e 92B2     		uxth	r2, r2
1452:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->SingleSample << USART_CR3_ONEBIT_Pos) & USART_CR3_ONEBIT_Msk;
 4963              		.loc 1 1452 24 view .LVU1551
 4964 0050 0243     		orrs	r2, r2, r0
 4965 0052 1A60     		str	r2, [r3]
1453:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 4966              		.loc 1 1453 5 is_stmt 1 view .LVU1552
1453:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 4967              		.loc 1 1453 36 is_stmt 0 view .LVU1553
 4968 0054 E279     		ldrb	r2, [r4, #7]	@ zero_extendqisi2
1453:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 4969              		.loc 1 1453 24 view .LVU1554
 4970 0056 9868     		ldr	r0, [r3, #8]
1453:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
ARM GAS  /tmp/ccgNvlLN.s 			page 136


 4971              		.loc 1 1453 51 view .LVU1555
 4972 0058 D202     		lsls	r2, r2, #11
1453:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 4973              		.loc 1 1453 76 view .LVU1556
 4974 005a 02F40062 		and	r2, r2, #2048
1453:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 4975              		.loc 1 1453 24 view .LVU1557
 4976 005e 0243     		orrs	r2, r2, r0
 4977 0060 9A60     		str	r2, [r3, #8]
1456:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 &= ~USART_CR3_DEP;
 4978              		.loc 1 1456 5 is_stmt 1 view .LVU1558
1456:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 &= ~USART_CR3_DEP;
 4979              		.loc 1 1456 24 is_stmt 0 view .LVU1559
 4980 0062 9A68     		ldr	r2, [r3, #8]
 4981 0064 42F48042 		orr	r2, r2, #16384
 4982 0068 9A60     		str	r2, [r3, #8]
1457:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->DE.Polarity << USART_CR3_DEP_Pos) & USART_CR3_DEP_Msk;
 4983              		.loc 1 1457 5 is_stmt 1 view .LVU1560
1457:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR3 |= (pxConfig->DE.Polarity << USART_CR3_DEP_Pos) & USART_CR3_DEP_Msk;
 4984              		.loc 1 1457 24 is_stmt 0 view .LVU1561
 4985 006a 9A68     		ldr	r2, [r3, #8]
 4986 006c 22F40042 		bic	r2, r2, #32768
 4987 0070 9A60     		str	r2, [r3, #8]
1458:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 &= ~(USART_CR1_DEAT | USART_CR1_DEDT);
 4988              		.loc 1 1458 5 is_stmt 1 view .LVU1562
1458:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 &= ~(USART_CR1_DEAT | USART_CR1_DEDT);
 4989              		.loc 1 1458 40 is_stmt 0 view .LVU1563
 4990 0072 627B     		ldrb	r2, [r4, #13]	@ zero_extendqisi2
1458:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 &= ~(USART_CR1_DEAT | USART_CR1_DEDT);
 4991              		.loc 1 1458 24 view .LVU1564
 4992 0074 9868     		ldr	r0, [r3, #8]
1458:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 &= ~(USART_CR1_DEAT | USART_CR1_DEDT);
 4993              		.loc 1 1458 50 view .LVU1565
 4994 0076 D203     		lsls	r2, r2, #15
1458:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 &= ~(USART_CR1_DEAT | USART_CR1_DEDT);
 4995              		.loc 1 1458 72 view .LVU1566
 4996 0078 92B2     		uxth	r2, r2
1458:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 &= ~(USART_CR1_DEAT | USART_CR1_DEDT);
 4997              		.loc 1 1458 24 view .LVU1567
 4998 007a 0243     		orrs	r2, r2, r0
 4999              	.LBB259:
 5000              	.LBB260:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 5001              		.loc 1 126 31 view .LVU1568
 5002 007c 2846     		mov	r0, r5
 5003              	.LBE260:
 5004              	.LBE259:
1458:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 &= ~(USART_CR1_DEAT | USART_CR1_DEDT);
 5005              		.loc 1 1458 24 view .LVU1569
 5006 007e 9A60     		str	r2, [r3, #8]
 5007              		.loc 1 1459 5 is_stmt 1 view .LVU1570
 5008              		.loc 1 1459 24 is_stmt 0 view .LVU1571
 5009 0080 1A68     		ldr	r2, [r3]
 5010 0082 1140     		ands	r1, r1, r2
 5011 0084 1960     		str	r1, [r3]
1460:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 |= (pxConfig->DE.AssertionTime << USART_CR1_DEAT_Pos) & USART_CR1_DEAT_Msk;
 5012              		.loc 1 1460 5 is_stmt 1 view .LVU1572
ARM GAS  /tmp/ccgNvlLN.s 			page 137


 5013              		.loc 1 1460 40 is_stmt 0 view .LVU1573
 5014 0086 A27B     		ldrb	r2, [r4, #14]	@ zero_extendqisi2
 5015              		.loc 1 1460 24 view .LVU1574
 5016 0088 1968     		ldr	r1, [r3]
 5017              		.loc 1 1460 55 view .LVU1575
 5018 008a 5205     		lsls	r2, r2, #21
 5019              		.loc 1 1460 78 view .LVU1576
 5020 008c 02F07872 		and	r2, r2, #65011712
 5021              		.loc 1 1460 24 view .LVU1577
 5022 0090 0A43     		orrs	r2, r2, r1
 5023 0092 1A60     		str	r2, [r3]
1461:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 |= (pxConfig->DE.DeassertionTime << USART_CR1_DEDT_Pos) & USART_CR1_DEDT_Msk
 5024              		.loc 1 1461 5 is_stmt 1 view .LVU1578
 5025              		.loc 1 1461 24 is_stmt 0 view .LVU1579
 5026 0094 1968     		ldr	r1, [r3]
 5027              		.loc 1 1461 40 view .LVU1580
 5028 0096 E27B     		ldrb	r2, [r4, #15]	@ zero_extendqisi2
1462:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1463:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #if (USART_INVERSION_MASK != 0)
1464:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* set inversions */
1465:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     SET_BIT(pxUSART->Inst->CR2, USART_INVERSION_MASK &
1466:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((uint32_t)pxConfig->Inversions << USART_CR2_SWAP_Pos));
1467:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
1468:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1469:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #if (USART_BAUDRATEMODE_MASK != 0)
1470:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* set the baudrate detection strategy for the UART */
1471:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     SET_BIT(pxUSART->Inst->CR2, USART_BAUDRATEMODE_MASK &
1472:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((uint32_t)pxConfig->BaudrateMode << USART_CR2_ABREN_Pos));
1473:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
1474:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1475:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* baudrate configuration */
1476:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     USART_prvSetBaudrate(pxUSART, pxConfig->Baudrate);
 5029              		.loc 1 1476 5 view .LVU1581
 5030 0098 2668     		ldr	r6, [r4]
1461:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 |= (pxConfig->DE.DeassertionTime << USART_CR1_DEDT_Pos) & USART_CR1_DEDT_Msk
 5031              		.loc 1 1461 57 view .LVU1582
 5032 009a 1204     		lsls	r2, r2, #16
1461:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 |= (pxConfig->DE.DeassertionTime << USART_CR1_DEDT_Pos) & USART_CR1_DEDT_Msk
 5033              		.loc 1 1461 80 view .LVU1583
 5034 009c 02F4F812 		and	r2, r2, #2031616
1461:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     pxUSART->Inst->CR1 |= (pxConfig->DE.DeassertionTime << USART_CR1_DEDT_Pos) & USART_CR1_DEDT_Msk
 5035              		.loc 1 1461 24 view .LVU1584
 5036 00a0 0A43     		orrs	r2, r2, r1
 5037 00a2 1A60     		str	r2, [r3]
1465:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((uint32_t)pxConfig->Inversions << USART_CR2_SWAP_Pos));
 5038              		.loc 1 1465 5 is_stmt 1 view .LVU1585
 5039 00a4 627A     		ldrb	r2, [r4, #9]	@ zero_extendqisi2
 5040 00a6 5968     		ldr	r1, [r3, #4]
 5041 00a8 D203     		lsls	r2, r2, #15
 5042 00aa 02F47822 		and	r2, r2, #1015808
 5043 00ae 0A43     		orrs	r2, r2, r1
 5044 00b0 5A60     		str	r2, [r3, #4]
1471:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((uint32_t)pxConfig->BaudrateMode << USART_CR2_ABREN_Pos));
 5045              		.loc 1 1471 5 view .LVU1586
 5046 00b2 227B     		ldrb	r2, [r4, #12]	@ zero_extendqisi2
 5047 00b4 5968     		ldr	r1, [r3, #4]
 5048 00b6 1205     		lsls	r2, r2, #20
ARM GAS  /tmp/ccgNvlLN.s 			page 138


 5049 00b8 02F4E002 		and	r2, r2, #7340032
 5050 00bc 0A43     		orrs	r2, r2, r1
 5051 00be 5A60     		str	r2, [r3, #4]
 5052              		.loc 1 1476 5 view .LVU1587
 5053              	.LVL321:
 5054              	.LBB266:
 5055              	.LBI259:
 121:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 5056              		.loc 1 121 13 view .LVU1588
 5057              	.LBB264:
 124:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 5058              		.loc 1 124 5 view .LVU1589
 124:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 5059              		.loc 1 124 23 is_stmt 0 view .LVU1590
 5060 00c0 1B68     		ldr	r3, [r3]
 124:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
 5061              		.loc 1 124 8 view .LVU1591
 5062 00c2 1B04     		lsls	r3, r3, #16
 5063 00c4 50D4     		bmi	.L339
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 5064              		.loc 1 126 9 is_stmt 1 view .LVU1592
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 5065              		.loc 1 126 31 is_stmt 0 view .LVU1593
 5066 00c6 FFF7FEFF 		bl	USART_ulClockFreq_Hz
 5067              	.LVL322:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 5068              		.loc 1 126 16 view .LVU1594
 5069 00ca 2B68     		ldr	r3, [r5]
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 5070              		.loc 1 126 61 view .LVU1595
 5071 00cc 00EB5600 		add	r0, r0, r6, lsr #1
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 5072              		.loc 1 126 81 view .LVU1596
 5073 00d0 B0FBF6F6 		udiv	r6, r0, r6
 5074              	.LVL323:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 5075              		.loc 1 126 28 view .LVU1597
 5076 00d4 DE60     		str	r6, [r3, #12]
 5077              	.L340:
 5078              	.LVL324:
 126:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 5079              		.loc 1 126 28 view .LVU1598
 5080              	.LBE264:
 5081              	.LBE266:
1477:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1478:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     /* enable USART with the selected directions */
1479:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     SET_BIT(pxUSART->Inst->CR1, USART_CR1_UE |
 5082              		.loc 1 1479 5 is_stmt 1 view .LVU1599
1480:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((USART_CR1_TE | USART_CR1_RE) & pxConfig->Directions));
1481:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
1482:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #ifdef IS_UART_WAKEUP_FROMSTOP_INSTANCE
1483:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(pxUSART->Inst))
 5083              		.loc 1 1483 9 is_stmt 0 view .LVU1600
 5084 00d6 2E4A     		ldr	r2, .L348+8
 5085 00d8 2E49     		ldr	r1, .L348+12
 5086 00da 2F48     		ldr	r0, .L348+16
 5087 00dc 8B42     		cmp	r3, r1
ARM GAS  /tmp/ccgNvlLN.s 			page 139


 5088 00de 18BF     		it	ne
 5089 00e0 9342     		cmpne	r3, r2
 5090 00e2 2E4D     		ldr	r5, .L348+20
 5091              	.LVL325:
1479:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((USART_CR1_TE | USART_CR1_RE) & pxConfig->Directions));
 5092              		.loc 1 1479 5 view .LVU1601
 5093 00e4 2179     		ldrb	r1, [r4, #4]	@ zero_extendqisi2
 5094              		.loc 1 1483 9 view .LVU1602
 5095 00e6 0CBF     		ite	eq
 5096 00e8 0122     		moveq	r2, #1
 5097 00ea 0022     		movne	r2, #0
 5098 00ec 2C4C     		ldr	r4, .L348+24
 5099              	.LVL326:
1479:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((USART_CR1_TE | USART_CR1_RE) & pxConfig->Directions));
 5100              		.loc 1 1479 5 view .LVU1603
 5101 00ee 01F00C01 		and	r1, r1, #12
 5102              		.loc 1 1483 9 view .LVU1604
 5103 00f2 8342     		cmp	r3, r0
 5104 00f4 08BF     		it	eq
 5105 00f6 42F00102 		orreq	r2, r2, #1
1479:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((USART_CR1_TE | USART_CR1_RE) & pxConfig->Directions));
 5106              		.loc 1 1479 5 view .LVU1605
 5107 00fa 1868     		ldr	r0, [r3]
 5108 00fc 41F00101 		orr	r1, r1, #1
 5109              		.loc 1 1483 9 view .LVU1606
 5110 0100 AB42     		cmp	r3, r5
 5111 0102 08BF     		it	eq
 5112 0104 42F00102 		orreq	r2, r2, #1
 5113 0108 05F54845 		add	r5, r5, #51200
1479:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((USART_CR1_TE | USART_CR1_RE) & pxConfig->Directions));
 5114              		.loc 1 1479 5 view .LVU1607
 5115 010c 0143     		orrs	r1, r1, r0
 5116              		.loc 1 1483 9 view .LVU1608
 5117 010e 2548     		ldr	r0, .L348+28
 5118 0110 A342     		cmp	r3, r4
 5119 0112 08BF     		it	eq
 5120 0114 42F00102 		orreq	r2, r2, #1
 5121 0118 04F52054 		add	r4, r4, #10240
1479:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((USART_CR1_TE | USART_CR1_RE) & pxConfig->Directions));
 5122              		.loc 1 1479 5 view .LVU1609
 5123 011c 1960     		str	r1, [r3]
 5124              		.loc 1 1483 5 is_stmt 1 view .LVU1610
 5125              		.loc 1 1483 9 is_stmt 0 view .LVU1611
 5126 011e AB42     		cmp	r3, r5
 5127 0120 08BF     		it	eq
 5128 0122 42F00102 		orreq	r2, r2, #1
 5129 0126 A342     		cmp	r3, r4
 5130 0128 08BF     		it	eq
 5131 012a 42F00102 		orreq	r2, r2, #1
 5132 012e 8342     		cmp	r3, r0
 5133 0130 08BF     		it	eq
 5134 0132 42F00102 		orreq	r2, r2, #1
 5135 0136 12B9     		cbnz	r2, .L343
 5136 0138 1B4A     		ldr	r2, .L348+32
 5137 013a 9342     		cmp	r3, r2
 5138 013c 12D1     		bne	.L338
 5139              	.L343:
ARM GAS  /tmp/ccgNvlLN.s 			page 140


1484:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     {
1485:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         USART_prvWaitIdle(pxUSART);
 5140              		.loc 1 1485 9 is_stmt 1 view .LVU1612
 5141              	.LBB267:
 5142              	.LBI267:
 157:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 5143              		.loc 1 157 13 view .LVU1613
 5144              	.LVL327:
 5145              	.LBB268:
 159:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulFlags = (USART_ISR_TEACK | USART_ISR_REACK) &
 5146              		.loc 1 159 5 view .LVU1614
 161:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                     (USART_ISR_TEACK_Pos - USART_CR1_TE_Pos));
 5147              		.loc 1 161 28 is_stmt 0 view .LVU1615
 5148 013e 1C46     		mov	r4, r3
 159:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulFlags = (USART_ISR_TEACK | USART_ISR_REACK) &
 5149              		.loc 1 159 14 view .LVU1616
 5150 0140 4FF47A73 		mov	r3, #1000
 161:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                     (USART_ISR_TEACK_Pos - USART_CR1_TE_Pos));
 5151              		.loc 1 161 28 view .LVU1617
 5152 0144 54F81C2B 		ldr	r2, [r4], #28
 159:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     uint32_t ulFlags = (USART_ISR_TEACK | USART_ISR_REACK) &
 5153              		.loc 1 159 14 view .LVU1618
 5154 0148 0393     		str	r3, [sp, #12]
 160:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((pxUSART->Inst->CR1 & (USART_CR1_TE | USART_CR1_RE)) <<
 5155              		.loc 1 160 5 is_stmt 1 view .LVU1619
 161:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****                     (USART_ISR_TEACK_Pos - USART_CR1_TE_Pos));
 5156              		.loc 1 161 67 is_stmt 0 view .LVU1620
 5157 014a 9204     		lsls	r2, r2, #18
 160:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****             ((pxUSART->Inst->CR1 & (USART_CR1_TE | USART_CR1_RE)) <<
 5158              		.loc 1 160 14 view .LVU1621
 5159 014c 02F40012 		and	r2, r2, #2097152
 5160 0150 0192     		str	r2, [sp, #4]
 5161              	.LVL328:
 164:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 5162              		.loc 1 164 5 is_stmt 1 view .LVU1622
 5163              	.LBB269:
 5164              	.LBI269:
 122:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 5165              		.loc 3 122 32 view .LVU1623
 5166              	.LBB270:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 5167              		.loc 3 128 5 view .LVU1624
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 5168              		.loc 3 128 12 is_stmt 0 view .LVU1625
 5169 0152 FFF7FEFF 		bl	XPD_pxTimeService
 5170              	.LVL329:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 5171              		.loc 3 128 12 view .LVU1626
 5172 0156 019A     		ldr	r2, [sp, #4]
 5173 0158 0146     		mov	r1, r0
 5174 015a 03AB     		add	r3, sp, #12
 5175              	.LVL330:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 5176              		.loc 3 128 12 view .LVU1627
 5177 015c 2046     		mov	r0, r4
 5178 015e 8C68     		ldr	r4, [r1, #8]
 5179              	.LVL331:
ARM GAS  /tmp/ccgNvlLN.s 			page 141


 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 5180              		.loc 3 128 12 view .LVU1628
 5181 0160 1146     		mov	r1, r2
 5182 0162 A047     		blx	r4
 5183              	.LVL332:
 5184              	.L338:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 5185              		.loc 3 128 12 view .LVU1629
 5186              	.LBE270:
 5187              	.LBE269:
 5188              	.LBE268:
 5189              	.LBE267:
1486:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
1487:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** #endif
1488:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** }
 5190              		.loc 1 1488 1 view .LVU1630
 5191 0164 04B0     		add	sp, sp, #16
 5192              	.LCFI80:
 5193              		.cfi_remember_state
 5194              		.cfi_def_cfa_offset 16
 5195              		@ sp needed
 5196 0166 70BD     		pop	{r4, r5, r6, pc}
 5197              	.LVL333:
 5198              	.L339:
 5199              	.LCFI81:
 5200              		.cfi_restore_state
 5201              	.LBB271:
 5202              	.LBB265:
 5203              	.LBB261:
 5204              	.LBI261:
 121:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** {
 5205              		.loc 1 121 13 is_stmt 1 view .LVU1631
 5206              	.LBB262:
 5207              	.LBB263:
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 5208              		.loc 1 130 9 view .LVU1632
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 5209              		.loc 1 130 28 is_stmt 0 view .LVU1633
 5210 0168 FFF7FEFF 		bl	USART_ulClockFreq_Hz
 5211              	.LVL334:
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 5212              		.loc 1 131 37 view .LVU1634
 5213 016c 4FF6F071 		movw	r1, #65520
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 5214              		.loc 1 130 77 view .LVU1635
 5215 0170 7208     		lsrs	r2, r6, #1
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 5216              		.loc 1 131 16 view .LVU1636
 5217 0172 2B68     		ldr	r3, [r5]
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 5218              		.loc 1 130 63 view .LVU1637
 5219 0174 02EB4000 		add	r0, r2, r0, lsl #1
 130:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****         pxUSART->Inst->BRR = (ulTmp & USART_BRR_DIV_MANTISSA) | ((ulTmp & USART_BRR_DIV_FRACTION) >
 5220              		.loc 1 130 18 view .LVU1638
 5221 0178 B0FBF6F6 		udiv	r6, r0, r6
 5222              	.LVL335:
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
ARM GAS  /tmp/ccgNvlLN.s 			page 142


 5223              		.loc 1 131 9 is_stmt 1 view .LVU1639
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 5224              		.loc 1 131 99 is_stmt 0 view .LVU1640
 5225 017c C6F34202 		ubfx	r2, r6, #1, #3
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 5226              		.loc 1 131 37 view .LVU1641
 5227 0180 0E40     		ands	r6, r6, r1
 5228              	.LVL336:
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 5229              		.loc 1 131 63 view .LVU1642
 5230 0182 1643     		orrs	r6, r6, r2
 131:STM32_XPD/STM32H7_XPD/src/xpd_usart.c ****     }
 5231              		.loc 1 131 28 view .LVU1643
 5232 0184 DE60     		str	r6, [r3, #12]
 5233              	.LBE263:
 142:STM32_XPD/STM32H7_XPD/src/xpd_usart.c **** 
 5234              		.loc 1 142 1 view .LVU1644
 5235 0186 A6E7     		b	.L340
 5236              	.L349:
 5237              		.align	2
 5238              	.L348:
 5239 0188 F7F7FFFF 		.word	-2057
 5240 018c FFFF00FC 		.word	-67043329
 5241 0190 00100140 		.word	1073811456
 5242 0194 00440040 		.word	1073759232
 5243 0198 00480040 		.word	1073760256
 5244 019c 004C0040 		.word	1073761280
 5245 01a0 00500040 		.word	1073762304
 5246 01a4 007C0040 		.word	1073773568
 5247 01a8 000C0058 		.word	1476398080
 5248              	.LBE262:
 5249              	.LBE261:
 5250              	.LBE265:
 5251              	.LBE271:
 5252              		.cfi_endproc
 5253              	.LFE205:
 5255              		.text
 5256              	.Letext0:
 5257              		.file 4 "/usr/arm-none-eabi/include/machine/_default_types.h"
 5258              		.file 5 "/usr/arm-none-eabi/include/sys/_stdint.h"
 5259              		.file 6 "STM32_XPD/STM32H7_XPD/inc/xpd_common.h"
 5260              		.file 7 "STM32_XPD/CMSIS/Include/core_cm7.h"
 5261              		.file 8 "STM32_XPD/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 5262              		.file 9 "STM32_XPD/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 5263              		.file 10 "STM32_XPD/STM32H7_XPD/inc/xpd_rcc.h"
 5264              		.file 11 "STM32_XPD/STM32H7_XPD/inc/xpd_exti.h"
 5265              		.file 12 "STM32_XPD/STM32H7_XPD/inc/xpd_rcc_cc.h"
 5266              		.file 13 "STM32_XPD/STM32H7_XPD/inc/xpd_usart.h"
 5267              		.file 14 "STM32_XPD/STM32H7_XPD/inc/xpd_rcc_pc.h"
ARM GAS  /tmp/ccgNvlLN.s 			page 143


DEFINED SYMBOLS
                            *ABS*:0000000000000000 xpd_usart.c
     /tmp/ccgNvlLN.s:18     .text.USART_prvDmaTransmitRedirect:0000000000000000 $t
     /tmp/ccgNvlLN.s:26     .text.USART_prvDmaTransmitRedirect:0000000000000000 USART_prvDmaTransmitRedirect
     /tmp/ccgNvlLN.s:139    .text.USART_prvDmaReceiveRedirect:0000000000000000 $t
     /tmp/ccgNvlLN.s:146    .text.USART_prvDmaReceiveRedirect:0000000000000000 USART_prvDmaReceiveRedirect
     /tmp/ccgNvlLN.s:248    .text.USART_prvPreinit:0000000000000000 $t
     /tmp/ccgNvlLN.s:255    .text.USART_prvPreinit:0000000000000000 USART_prvPreinit
     /tmp/ccgNvlLN.s:366    .text.USART_prvPreinit:0000000000000064 $d
     /tmp/ccgNvlLN.s:371    .text.USART_vDeinit:0000000000000000 $t
     /tmp/ccgNvlLN.s:379    .text.USART_vDeinit:0000000000000000 USART_vDeinit
     /tmp/ccgNvlLN.s:443    .text.USART_vSetDirection:0000000000000000 $t
     /tmp/ccgNvlLN.s:451    .text.USART_vSetDirection:0000000000000000 USART_vSetDirection
     /tmp/ccgNvlLN.s:496    .text.USART_eGetStatus:0000000000000000 $t
     /tmp/ccgNvlLN.s:504    .text.USART_eGetStatus:0000000000000000 USART_eGetStatus
     /tmp/ccgNvlLN.s:530    .text.USART_ePollStatus:0000000000000000 $t
     /tmp/ccgNvlLN.s:538    .text.USART_ePollStatus:0000000000000000 USART_ePollStatus
     /tmp/ccgNvlLN.s:603    .text.USART_eTransmit:0000000000000000 $t
     /tmp/ccgNvlLN.s:611    .text.USART_eTransmit:0000000000000000 USART_eTransmit
     /tmp/ccgNvlLN.s:752    .text.USART_eSend:0000000000000000 $t
     /tmp/ccgNvlLN.s:760    .text.USART_eSend:0000000000000000 USART_eSend
     /tmp/ccgNvlLN.s:861    .text.USART_eReceive:0000000000000000 $t
     /tmp/ccgNvlLN.s:869    .text.USART_eReceive:0000000000000000 USART_eReceive
     /tmp/ccgNvlLN.s:998    .text.USART_eTransmitReceive:0000000000000000 $t
     /tmp/ccgNvlLN.s:1006   .text.USART_eTransmitReceive:0000000000000000 USART_eTransmitReceive
     /tmp/ccgNvlLN.s:1174   .text.USART_eTransmitReceive:0000000000000078 $d
     /tmp/ccgNvlLN.s:1179   .text.USART_eSendReceive:0000000000000000 $t
     /tmp/ccgNvlLN.s:1187   .text.USART_eSendReceive:0000000000000000 USART_eSendReceive
     /tmp/ccgNvlLN.s:1280   .text.USART_vTransmit_IT:0000000000000000 $t
     /tmp/ccgNvlLN.s:1288   .text.USART_vTransmit_IT:0000000000000000 USART_vTransmit_IT
     /tmp/ccgNvlLN.s:1326   .text.USART_vSend_IT:0000000000000000 $t
     /tmp/ccgNvlLN.s:1334   .text.USART_vSend_IT:0000000000000000 USART_vSend_IT
     /tmp/ccgNvlLN.s:1372   .text.USART_vReceive_IT:0000000000000000 $t
     /tmp/ccgNvlLN.s:1380   .text.USART_vReceive_IT:0000000000000000 USART_vReceive_IT
     /tmp/ccgNvlLN.s:1418   .text.USART_vTransmitReceive_IT:0000000000000000 $t
     /tmp/ccgNvlLN.s:1426   .text.USART_vTransmitReceive_IT:0000000000000000 USART_vTransmitReceive_IT
     /tmp/ccgNvlLN.s:1473   .text.USART_vSendReceive_IT:0000000000000000 $t
     /tmp/ccgNvlLN.s:1481   .text.USART_vSendReceive_IT:0000000000000000 USART_vSendReceive_IT
     /tmp/ccgNvlLN.s:1528   .text.USART_vIRQHandler:0000000000000000 $t
     /tmp/ccgNvlLN.s:1536   .text.USART_vIRQHandler:0000000000000000 USART_vIRQHandler
     /tmp/ccgNvlLN.s:1801   .text.USART_eTransmit_DMA:0000000000000000 $t
     /tmp/ccgNvlLN.s:1809   .text.USART_eTransmit_DMA:0000000000000000 USART_eTransmit_DMA
     /tmp/ccgNvlLN.s:1895   .text.USART_eTransmit_DMA:0000000000000038 $d
     /tmp/ccgNvlLN.s:1900   .text.USART_eSend_DMA:0000000000000000 $t
     /tmp/ccgNvlLN.s:1908   .text.USART_eSend_DMA:0000000000000000 USART_eSend_DMA
     /tmp/ccgNvlLN.s:2015   .text.USART_eSend_DMA:0000000000000040 $d
     /tmp/ccgNvlLN.s:2020   .text.USART_eReceive_DMA:0000000000000000 $t
     /tmp/ccgNvlLN.s:2028   .text.USART_eReceive_DMA:0000000000000000 USART_eReceive_DMA
     /tmp/ccgNvlLN.s:2104   .text.USART_eReceive_DMA:0000000000000038 $d
     /tmp/ccgNvlLN.s:2109   .text.USART_eTransmitReceive_DMA:0000000000000000 $t
     /tmp/ccgNvlLN.s:2117   .text.USART_eTransmitReceive_DMA:0000000000000000 USART_eTransmitReceive_DMA
     /tmp/ccgNvlLN.s:2259   .text.USART_eTransmitReceive_DMA:0000000000000064 $d
     /tmp/ccgNvlLN.s:2265   .text.USART_eSendReceive_DMA:0000000000000000 $t
     /tmp/ccgNvlLN.s:2273   .text.USART_eSendReceive_DMA:0000000000000000 USART_eSendReceive_DMA
     /tmp/ccgNvlLN.s:2451   .text.USART_eSendReceive_DMA:000000000000006c $d
     /tmp/ccgNvlLN.s:2459   .text.USART_vStop_DMA:0000000000000000 $t
     /tmp/ccgNvlLN.s:2467   .text.USART_vStop_DMA:0000000000000000 USART_vStop_DMA
ARM GAS  /tmp/ccgNvlLN.s 			page 144


     /tmp/ccgNvlLN.s:2604   .text.USART_vOverrunEnable:0000000000000000 $t
     /tmp/ccgNvlLN.s:2612   .text.USART_vOverrunEnable:0000000000000000 USART_vOverrunEnable
     /tmp/ccgNvlLN.s:2656   .text.USART_vOverrunDisable:0000000000000000 $t
     /tmp/ccgNvlLN.s:2664   .text.USART_vOverrunDisable:0000000000000000 USART_vOverrunDisable
     /tmp/ccgNvlLN.s:2708   .text.USART_vInitAsync:0000000000000000 $t
     /tmp/ccgNvlLN.s:2716   .text.USART_vInitAsync:0000000000000000 USART_vInitAsync
     /tmp/ccgNvlLN.s:3044   .text.USART_vInitAsync:000000000000016c $d
     /tmp/ccgNvlLN.s:3059   .text.USART_vInitSync:0000000000000000 $t
     /tmp/ccgNvlLN.s:3067   .text.USART_vInitSync:0000000000000000 USART_vInitSync
     /tmp/ccgNvlLN.s:3376   .text.USART_vInitSync:000000000000014c $d
     /tmp/ccgNvlLN.s:3390   .text.USART_vInitLIN:0000000000000000 $t
     /tmp/ccgNvlLN.s:3398   .text.USART_vInitLIN:0000000000000000 USART_vInitLIN
     /tmp/ccgNvlLN.s:3710   .text.USART_vInitLIN:0000000000000124 $d
     /tmp/ccgNvlLN.s:3725   .text.USART_vSendBreak:0000000000000000 $t
     /tmp/ccgNvlLN.s:3733   .text.USART_vSendBreak:0000000000000000 USART_vSendBreak
     /tmp/ccgNvlLN.s:3754   .text.USART_InitMultiSlave:0000000000000000 $t
     /tmp/ccgNvlLN.s:3762   .text.USART_InitMultiSlave:0000000000000000 USART_InitMultiSlave
     /tmp/ccgNvlLN.s:4143   .text.USART_InitMultiSlave:00000000000001a8 $d
     /tmp/ccgNvlLN.s:4159   .text.USART_vInitSmartCard:0000000000000000 $t
     /tmp/ccgNvlLN.s:4167   .text.USART_vInitSmartCard:0000000000000000 USART_vInitSmartCard
     /tmp/ccgNvlLN.s:4569   .text.USART_vInitSmartCard:00000000000001c4 $d
     /tmp/ccgNvlLN.s:4579   .text.USART_vInitIrDA:0000000000000000 $t
     /tmp/ccgNvlLN.s:4587   .text.USART_vInitIrDA:0000000000000000 USART_vInitIrDA
     /tmp/ccgNvlLN.s:4856   .text.USART_vInitIrDA:000000000000011c $d
     /tmp/ccgNvlLN.s:4870   .text.USART_vInitRS485:0000000000000000 $t
     /tmp/ccgNvlLN.s:4878   .text.USART_vInitRS485:0000000000000000 USART_vInitRS485
     /tmp/ccgNvlLN.s:5239   .text.USART_vInitRS485:0000000000000188 $d

UNDEFINED SYMBOLS
RCC_vClockEnable
RCC_vClockDisable
XPD_pxTimeService
XPD_vWriteFromStream
XPD_vReadToStream
DMA_eStart_IT
DMA_vStop_IT
DMA_usGetStatus
USART_ulClockFreq_Hz
