
Grad_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009410  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000440  080095b0  080095b0  000195b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080099f0  080099f0  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  080099f0  080099f0  000199f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080099f8  080099f8  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080099f8  080099f8  000199f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080099fc  080099fc  000199fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08009a00  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000368  200001d4  08009bd4  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000053c  08009bd4  0002053c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ece6  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000239b  00000000  00000000  0002ef2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000db0  00000000  00000000  000312c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000aa7  00000000  00000000  00032078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000177b8  00000000  00000000  00032b1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010cf7  00000000  00000000  0004a2d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f96a  00000000  00000000  0005afce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004e30  00000000  00000000  000ea938  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000ef768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009598 	.word	0x08009598

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08009598 	.word	0x08009598

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a6 	b.w	8000ffc <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9e08      	ldr	r6, [sp, #32]
 8000d3a:	460d      	mov	r5, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	460f      	mov	r7, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4694      	mov	ip, r2
 8000d48:	d965      	bls.n	8000e16 <__udivmoddi4+0xe2>
 8000d4a:	fab2 f382 	clz	r3, r2
 8000d4e:	b143      	cbz	r3, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d54:	f1c3 0220 	rsb	r2, r3, #32
 8000d58:	409f      	lsls	r7, r3
 8000d5a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d5e:	4317      	orrs	r7, r2
 8000d60:	409c      	lsls	r4, r3
 8000d62:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d66:	fa1f f58c 	uxth.w	r5, ip
 8000d6a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d6e:	0c22      	lsrs	r2, r4, #16
 8000d70:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d74:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d78:	fb01 f005 	mul.w	r0, r1, r5
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	d90a      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d80:	eb1c 0202 	adds.w	r2, ip, r2
 8000d84:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d88:	f080 811c 	bcs.w	8000fc4 <__udivmoddi4+0x290>
 8000d8c:	4290      	cmp	r0, r2
 8000d8e:	f240 8119 	bls.w	8000fc4 <__udivmoddi4+0x290>
 8000d92:	3902      	subs	r1, #2
 8000d94:	4462      	add	r2, ip
 8000d96:	1a12      	subs	r2, r2, r0
 8000d98:	b2a4      	uxth	r4, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000da6:	fb00 f505 	mul.w	r5, r0, r5
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	d90a      	bls.n	8000dc4 <__udivmoddi4+0x90>
 8000dae:	eb1c 0404 	adds.w	r4, ip, r4
 8000db2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db6:	f080 8107 	bcs.w	8000fc8 <__udivmoddi4+0x294>
 8000dba:	42a5      	cmp	r5, r4
 8000dbc:	f240 8104 	bls.w	8000fc8 <__udivmoddi4+0x294>
 8000dc0:	4464      	add	r4, ip
 8000dc2:	3802      	subs	r0, #2
 8000dc4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11e      	cbz	r6, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40dc      	lsrs	r4, r3
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0xbc>
 8000dde:	2e00      	cmp	r6, #0
 8000de0:	f000 80ed 	beq.w	8000fbe <__udivmoddi4+0x28a>
 8000de4:	2100      	movs	r1, #0
 8000de6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dea:	4608      	mov	r0, r1
 8000dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df0:	fab3 f183 	clz	r1, r3
 8000df4:	2900      	cmp	r1, #0
 8000df6:	d149      	bne.n	8000e8c <__udivmoddi4+0x158>
 8000df8:	42ab      	cmp	r3, r5
 8000dfa:	d302      	bcc.n	8000e02 <__udivmoddi4+0xce>
 8000dfc:	4282      	cmp	r2, r0
 8000dfe:	f200 80f8 	bhi.w	8000ff2 <__udivmoddi4+0x2be>
 8000e02:	1a84      	subs	r4, r0, r2
 8000e04:	eb65 0203 	sbc.w	r2, r5, r3
 8000e08:	2001      	movs	r0, #1
 8000e0a:	4617      	mov	r7, r2
 8000e0c:	2e00      	cmp	r6, #0
 8000e0e:	d0e2      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	e9c6 4700 	strd	r4, r7, [r6]
 8000e14:	e7df      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e16:	b902      	cbnz	r2, 8000e1a <__udivmoddi4+0xe6>
 8000e18:	deff      	udf	#255	; 0xff
 8000e1a:	fab2 f382 	clz	r3, r2
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	f040 8090 	bne.w	8000f44 <__udivmoddi4+0x210>
 8000e24:	1a8a      	subs	r2, r1, r2
 8000e26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e2a:	fa1f fe8c 	uxth.w	lr, ip
 8000e2e:	2101      	movs	r1, #1
 8000e30:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e34:	fb07 2015 	mls	r0, r7, r5, r2
 8000e38:	0c22      	lsrs	r2, r4, #16
 8000e3a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e3e:	fb0e f005 	mul.w	r0, lr, r5
 8000e42:	4290      	cmp	r0, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x124>
 8000e46:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e4e:	d202      	bcs.n	8000e56 <__udivmoddi4+0x122>
 8000e50:	4290      	cmp	r0, r2
 8000e52:	f200 80cb 	bhi.w	8000fec <__udivmoddi4+0x2b8>
 8000e56:	4645      	mov	r5, r8
 8000e58:	1a12      	subs	r2, r2, r0
 8000e5a:	b2a4      	uxth	r4, r4
 8000e5c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e60:	fb07 2210 	mls	r2, r7, r0, r2
 8000e64:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e68:	fb0e fe00 	mul.w	lr, lr, r0
 8000e6c:	45a6      	cmp	lr, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x14e>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x14c>
 8000e7a:	45a6      	cmp	lr, r4
 8000e7c:	f200 80bb 	bhi.w	8000ff6 <__udivmoddi4+0x2c2>
 8000e80:	4610      	mov	r0, r2
 8000e82:	eba4 040e 	sub.w	r4, r4, lr
 8000e86:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e8a:	e79f      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e8c:	f1c1 0720 	rsb	r7, r1, #32
 8000e90:	408b      	lsls	r3, r1
 8000e92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e96:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e9a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e9e:	fa20 f307 	lsr.w	r3, r0, r7
 8000ea2:	40fd      	lsrs	r5, r7
 8000ea4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea8:	4323      	orrs	r3, r4
 8000eaa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eae:	fa1f fe8c 	uxth.w	lr, ip
 8000eb2:	fb09 5518 	mls	r5, r9, r8, r5
 8000eb6:	0c1c      	lsrs	r4, r3, #16
 8000eb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ebc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ec0:	42a5      	cmp	r5, r4
 8000ec2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eca:	d90b      	bls.n	8000ee4 <__udivmoddi4+0x1b0>
 8000ecc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ed4:	f080 8088 	bcs.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ed8:	42a5      	cmp	r5, r4
 8000eda:	f240 8085 	bls.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ede:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee2:	4464      	add	r4, ip
 8000ee4:	1b64      	subs	r4, r4, r5
 8000ee6:	b29d      	uxth	r5, r3
 8000ee8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000eec:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ef4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	d908      	bls.n	8000f0e <__udivmoddi4+0x1da>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f04:	d26c      	bcs.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f06:	45a6      	cmp	lr, r4
 8000f08:	d96a      	bls.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f0a:	3b02      	subs	r3, #2
 8000f0c:	4464      	add	r4, ip
 8000f0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f12:	fba3 9502 	umull	r9, r5, r3, r2
 8000f16:	eba4 040e 	sub.w	r4, r4, lr
 8000f1a:	42ac      	cmp	r4, r5
 8000f1c:	46c8      	mov	r8, r9
 8000f1e:	46ae      	mov	lr, r5
 8000f20:	d356      	bcc.n	8000fd0 <__udivmoddi4+0x29c>
 8000f22:	d053      	beq.n	8000fcc <__udivmoddi4+0x298>
 8000f24:	b156      	cbz	r6, 8000f3c <__udivmoddi4+0x208>
 8000f26:	ebb0 0208 	subs.w	r2, r0, r8
 8000f2a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f2e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f32:	40ca      	lsrs	r2, r1
 8000f34:	40cc      	lsrs	r4, r1
 8000f36:	4317      	orrs	r7, r2
 8000f38:	e9c6 7400 	strd	r7, r4, [r6]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	2100      	movs	r1, #0
 8000f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f44:	f1c3 0120 	rsb	r1, r3, #32
 8000f48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f4c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f50:	fa25 f101 	lsr.w	r1, r5, r1
 8000f54:	409d      	lsls	r5, r3
 8000f56:	432a      	orrs	r2, r5
 8000f58:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f5c:	fa1f fe8c 	uxth.w	lr, ip
 8000f60:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f64:	fb07 1510 	mls	r5, r7, r0, r1
 8000f68:	0c11      	lsrs	r1, r2, #16
 8000f6a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f6e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f72:	428d      	cmp	r5, r1
 8000f74:	fa04 f403 	lsl.w	r4, r4, r3
 8000f78:	d908      	bls.n	8000f8c <__udivmoddi4+0x258>
 8000f7a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f7e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f82:	d22f      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f84:	428d      	cmp	r5, r1
 8000f86:	d92d      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f88:	3802      	subs	r0, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	1b49      	subs	r1, r1, r5
 8000f8e:	b292      	uxth	r2, r2
 8000f90:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f94:	fb07 1115 	mls	r1, r7, r5, r1
 8000f98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f9c:	fb05 f10e 	mul.w	r1, r5, lr
 8000fa0:	4291      	cmp	r1, r2
 8000fa2:	d908      	bls.n	8000fb6 <__udivmoddi4+0x282>
 8000fa4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fa8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fac:	d216      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000fae:	4291      	cmp	r1, r2
 8000fb0:	d914      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000fb2:	3d02      	subs	r5, #2
 8000fb4:	4462      	add	r2, ip
 8000fb6:	1a52      	subs	r2, r2, r1
 8000fb8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fbc:	e738      	b.n	8000e30 <__udivmoddi4+0xfc>
 8000fbe:	4631      	mov	r1, r6
 8000fc0:	4630      	mov	r0, r6
 8000fc2:	e708      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000fc4:	4639      	mov	r1, r7
 8000fc6:	e6e6      	b.n	8000d96 <__udivmoddi4+0x62>
 8000fc8:	4610      	mov	r0, r2
 8000fca:	e6fb      	b.n	8000dc4 <__udivmoddi4+0x90>
 8000fcc:	4548      	cmp	r0, r9
 8000fce:	d2a9      	bcs.n	8000f24 <__udivmoddi4+0x1f0>
 8000fd0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fd4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fd8:	3b01      	subs	r3, #1
 8000fda:	e7a3      	b.n	8000f24 <__udivmoddi4+0x1f0>
 8000fdc:	4645      	mov	r5, r8
 8000fde:	e7ea      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000fe0:	462b      	mov	r3, r5
 8000fe2:	e794      	b.n	8000f0e <__udivmoddi4+0x1da>
 8000fe4:	4640      	mov	r0, r8
 8000fe6:	e7d1      	b.n	8000f8c <__udivmoddi4+0x258>
 8000fe8:	46d0      	mov	r8, sl
 8000fea:	e77b      	b.n	8000ee4 <__udivmoddi4+0x1b0>
 8000fec:	3d02      	subs	r5, #2
 8000fee:	4462      	add	r2, ip
 8000ff0:	e732      	b.n	8000e58 <__udivmoddi4+0x124>
 8000ff2:	4608      	mov	r0, r1
 8000ff4:	e70a      	b.n	8000e0c <__udivmoddi4+0xd8>
 8000ff6:	4464      	add	r4, ip
 8000ff8:	3802      	subs	r0, #2
 8000ffa:	e742      	b.n	8000e82 <__udivmoddi4+0x14e>

08000ffc <__aeabi_idiv0>:
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop

08001000 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001006:	f000 fc81 	bl	800190c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800100a:	f000 f84b 	bl	80010a4 <SystemClock_Config>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
//  ultraSonic_Init();
//  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
  motor_init(MOTOR_A);
 800100e:	2000      	movs	r0, #0
 8001010:	f003 fcca 	bl	80049a8 <motor_init>
  motor_init(MOTOR_B);
 8001014:	2001      	movs	r0, #1
 8001016:	f003 fcc7 	bl	80049a8 <motor_init>

  ultraSonic_Init();
 800101a:	f003 fe0f 	bl	8004c3c <ultraSonic_Init>
  MX_USART6_UART_Init();
 800101e:	f000 f8a1 	bl	8001164 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
int speed=200,flag=0;
 8001022:	23c8      	movs	r3, #200	; 0xc8
 8001024:	607b      	str	r3, [r7, #4]
 8001026:	2300      	movs	r3, #0
 8001028:	603b      	str	r3, [r7, #0]
//	  }
//	  TIM2->CCR2=100;
//	  speed+=20;
//	  HAL_Delay(1000);

	  motor_forward(speed);
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	b2db      	uxtb	r3, r3
 800102e:	4618      	mov	r0, r3
 8001030:	f003 fd4c 	bl	8004acc <motor_forward>
	  HAL_Delay(3000);
 8001034:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001038:	f000 fcda 	bl	80019f0 <HAL_Delay>
	  motor_stop();
 800103c:	f003 fd1e 	bl	8004a7c <motor_stop>
	  HAL_Delay(1000);
 8001040:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001044:	f000 fcd4 	bl	80019f0 <HAL_Delay>
	  motor_reverse(speed);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	b2db      	uxtb	r3, r3
 800104c:	4618      	mov	r0, r3
 800104e:	f003 fd6b 	bl	8004b28 <motor_reverse>
	  HAL_Delay(3000);
 8001052:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001056:	f000 fccb 	bl	80019f0 <HAL_Delay>
	  motor_stop();
 800105a:	f003 fd0f 	bl	8004a7c <motor_stop>
	  HAL_Delay(1000);
 800105e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001062:	f000 fcc5 	bl	80019f0 <HAL_Delay>
	  motor_left(speed);
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	b2db      	uxtb	r3, r3
 800106a:	4618      	mov	r0, r3
 800106c:	f003 fdb8 	bl	8004be0 <motor_left>
	  HAL_Delay(3000);
 8001070:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001074:	f000 fcbc 	bl	80019f0 <HAL_Delay>
	  motor_stop();
 8001078:	f003 fd00 	bl	8004a7c <motor_stop>
	  HAL_Delay(1000);
 800107c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001080:	f000 fcb6 	bl	80019f0 <HAL_Delay>
	  motor_right(speed);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	b2db      	uxtb	r3, r3
 8001088:	4618      	mov	r0, r3
 800108a:	f003 fd7b 	bl	8004b84 <motor_right>
	  HAL_Delay(3000);
 800108e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001092:	f000 fcad 	bl	80019f0 <HAL_Delay>
	  motor_stop();
 8001096:	f003 fcf1 	bl	8004a7c <motor_stop>
	  HAL_Delay(1000);
 800109a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800109e:	f000 fca7 	bl	80019f0 <HAL_Delay>
	  motor_forward(speed);
 80010a2:	e7c2      	b.n	800102a <main+0x2a>

080010a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b094      	sub	sp, #80	; 0x50
 80010a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010aa:	f107 0320 	add.w	r3, r7, #32
 80010ae:	2230      	movs	r2, #48	; 0x30
 80010b0:	2100      	movs	r1, #0
 80010b2:	4618      	mov	r0, r3
 80010b4:	f004 fe35 	bl	8005d22 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010b8:	f107 030c 	add.w	r3, r7, #12
 80010bc:	2200      	movs	r2, #0
 80010be:	601a      	str	r2, [r3, #0]
 80010c0:	605a      	str	r2, [r3, #4]
 80010c2:	609a      	str	r2, [r3, #8]
 80010c4:	60da      	str	r2, [r3, #12]
 80010c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010c8:	2300      	movs	r3, #0
 80010ca:	60bb      	str	r3, [r7, #8]
 80010cc:	4b23      	ldr	r3, [pc, #140]	; (800115c <SystemClock_Config+0xb8>)
 80010ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d0:	4a22      	ldr	r2, [pc, #136]	; (800115c <SystemClock_Config+0xb8>)
 80010d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010d6:	6413      	str	r3, [r2, #64]	; 0x40
 80010d8:	4b20      	ldr	r3, [pc, #128]	; (800115c <SystemClock_Config+0xb8>)
 80010da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010e0:	60bb      	str	r3, [r7, #8]
 80010e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80010e4:	2300      	movs	r3, #0
 80010e6:	607b      	str	r3, [r7, #4]
 80010e8:	4b1d      	ldr	r3, [pc, #116]	; (8001160 <SystemClock_Config+0xbc>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80010f0:	4a1b      	ldr	r2, [pc, #108]	; (8001160 <SystemClock_Config+0xbc>)
 80010f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80010f6:	6013      	str	r3, [r2, #0]
 80010f8:	4b19      	ldr	r3, [pc, #100]	; (8001160 <SystemClock_Config+0xbc>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001100:	607b      	str	r3, [r7, #4]
 8001102:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001104:	2302      	movs	r3, #2
 8001106:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001108:	2301      	movs	r3, #1
 800110a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800110c:	2310      	movs	r3, #16
 800110e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001110:	2300      	movs	r3, #0
 8001112:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001114:	f107 0320 	add.w	r3, r7, #32
 8001118:	4618      	mov	r0, r3
 800111a:	f000 ffcf 	bl	80020bc <HAL_RCC_OscConfig>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001124:	f000 f85a 	bl	80011dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001128:	230f      	movs	r3, #15
 800112a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800112c:	2300      	movs	r3, #0
 800112e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001130:	2300      	movs	r3, #0
 8001132:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001134:	2300      	movs	r3, #0
 8001136:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001138:	2300      	movs	r3, #0
 800113a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800113c:	f107 030c 	add.w	r3, r7, #12
 8001140:	2100      	movs	r1, #0
 8001142:	4618      	mov	r0, r3
 8001144:	f001 fa32 	bl	80025ac <HAL_RCC_ClockConfig>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800114e:	f000 f845 	bl	80011dc <Error_Handler>
  }
}
 8001152:	bf00      	nop
 8001154:	3750      	adds	r7, #80	; 0x50
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	40023800 	.word	0x40023800
 8001160:	40007000 	.word	0x40007000

08001164 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001168:	4b11      	ldr	r3, [pc, #68]	; (80011b0 <MX_USART6_UART_Init+0x4c>)
 800116a:	4a12      	ldr	r2, [pc, #72]	; (80011b4 <MX_USART6_UART_Init+0x50>)
 800116c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800116e:	4b10      	ldr	r3, [pc, #64]	; (80011b0 <MX_USART6_UART_Init+0x4c>)
 8001170:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001174:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001176:	4b0e      	ldr	r3, [pc, #56]	; (80011b0 <MX_USART6_UART_Init+0x4c>)
 8001178:	2200      	movs	r2, #0
 800117a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800117c:	4b0c      	ldr	r3, [pc, #48]	; (80011b0 <MX_USART6_UART_Init+0x4c>)
 800117e:	2200      	movs	r2, #0
 8001180:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001182:	4b0b      	ldr	r3, [pc, #44]	; (80011b0 <MX_USART6_UART_Init+0x4c>)
 8001184:	2200      	movs	r2, #0
 8001186:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001188:	4b09      	ldr	r3, [pc, #36]	; (80011b0 <MX_USART6_UART_Init+0x4c>)
 800118a:	220c      	movs	r2, #12
 800118c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800118e:	4b08      	ldr	r3, [pc, #32]	; (80011b0 <MX_USART6_UART_Init+0x4c>)
 8001190:	2200      	movs	r2, #0
 8001192:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001194:	4b06      	ldr	r3, [pc, #24]	; (80011b0 <MX_USART6_UART_Init+0x4c>)
 8001196:	2200      	movs	r2, #0
 8001198:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800119a:	4805      	ldr	r0, [pc, #20]	; (80011b0 <MX_USART6_UART_Init+0x4c>)
 800119c:	f002 fba0 	bl	80038e0 <HAL_UART_Init>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80011a6:	f000 f819 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80011aa:	bf00      	nop
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	200001f0 	.word	0x200001f0
 80011b4:	40011400 	.word	0x40011400

080011b8 <__io_putchar>:
  * @param None
  * @retval None
  */

/* USER CODE BEGIN 4 */
int __io_putchar(int ch){
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]

	  /* Place your implementation of fputc here */
	  /* e.g. write a character to the USART1 and Loop until the end of transmission */
	  HAL_UART_Transmit(&huart6, (uint8_t *)&ch, 1, 0xFFFF);
 80011c0:	1d39      	adds	r1, r7, #4
 80011c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011c6:	2201      	movs	r2, #1
 80011c8:	4803      	ldr	r0, [pc, #12]	; (80011d8 <__io_putchar+0x20>)
 80011ca:	f002 fbd9 	bl	8003980 <HAL_UART_Transmit>
	  return ch;
 80011ce:	687b      	ldr	r3, [r7, #4]
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	3708      	adds	r7, #8
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	200001f0 	.word	0x200001f0

080011dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011e0:	b672      	cpsid	i
}
 80011e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011e4:	e7fe      	b.n	80011e4 <Error_Handler+0x8>
	...

080011e8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011ee:	2300      	movs	r3, #0
 80011f0:	607b      	str	r3, [r7, #4]
 80011f2:	4b10      	ldr	r3, [pc, #64]	; (8001234 <HAL_MspInit+0x4c>)
 80011f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011f6:	4a0f      	ldr	r2, [pc, #60]	; (8001234 <HAL_MspInit+0x4c>)
 80011f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011fc:	6453      	str	r3, [r2, #68]	; 0x44
 80011fe:	4b0d      	ldr	r3, [pc, #52]	; (8001234 <HAL_MspInit+0x4c>)
 8001200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001202:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001206:	607b      	str	r3, [r7, #4]
 8001208:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800120a:	2300      	movs	r3, #0
 800120c:	603b      	str	r3, [r7, #0]
 800120e:	4b09      	ldr	r3, [pc, #36]	; (8001234 <HAL_MspInit+0x4c>)
 8001210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001212:	4a08      	ldr	r2, [pc, #32]	; (8001234 <HAL_MspInit+0x4c>)
 8001214:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001218:	6413      	str	r3, [r2, #64]	; 0x40
 800121a:	4b06      	ldr	r3, [pc, #24]	; (8001234 <HAL_MspInit+0x4c>)
 800121c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800121e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001222:	603b      	str	r3, [r7, #0]
 8001224:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001226:	bf00      	nop
 8001228:	370c      	adds	r7, #12
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	40023800 	.word	0x40023800

08001238 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b094      	sub	sp, #80	; 0x50
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001240:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001244:	2200      	movs	r2, #0
 8001246:	601a      	str	r2, [r3, #0]
 8001248:	605a      	str	r2, [r3, #4]
 800124a:	609a      	str	r2, [r3, #8]
 800124c:	60da      	str	r2, [r3, #12]
 800124e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a90      	ldr	r2, [pc, #576]	; (8001498 <HAL_TIM_Base_MspInit+0x260>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d135      	bne.n	80012c6 <HAL_TIM_Base_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800125a:	2300      	movs	r3, #0
 800125c:	63bb      	str	r3, [r7, #56]	; 0x38
 800125e:	4b8f      	ldr	r3, [pc, #572]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 8001260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001262:	4a8e      	ldr	r2, [pc, #568]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 8001264:	f043 0301 	orr.w	r3, r3, #1
 8001268:	6453      	str	r3, [r2, #68]	; 0x44
 800126a:	4b8c      	ldr	r3, [pc, #560]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 800126c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800126e:	f003 0301 	and.w	r3, r3, #1
 8001272:	63bb      	str	r3, [r7, #56]	; 0x38
 8001274:	6bbb      	ldr	r3, [r7, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001276:	2300      	movs	r3, #0
 8001278:	637b      	str	r3, [r7, #52]	; 0x34
 800127a:	4b88      	ldr	r3, [pc, #544]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127e:	4a87      	ldr	r2, [pc, #540]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 8001280:	f043 0301 	orr.w	r3, r3, #1
 8001284:	6313      	str	r3, [r2, #48]	; 0x30
 8001286:	4b85      	ldr	r3, [pc, #532]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128a:	f003 0301 	and.w	r3, r3, #1
 800128e:	637b      	str	r3, [r7, #52]	; 0x34
 8001290:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = Echo1_Pin;
 8001292:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001296:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001298:	2302      	movs	r3, #2
 800129a:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129c:	2300      	movs	r3, #0
 800129e:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a0:	2300      	movs	r3, #0
 80012a2:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80012a4:	2301      	movs	r3, #1
 80012a6:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(Echo1_GPIO_Port, &GPIO_InitStruct);
 80012a8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80012ac:	4619      	mov	r1, r3
 80012ae:	487c      	ldr	r0, [pc, #496]	; (80014a0 <HAL_TIM_Base_MspInit+0x268>)
 80012b0:	f000 fd66 	bl	8001d80 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80012b4:	2200      	movs	r2, #0
 80012b6:	2100      	movs	r1, #0
 80012b8:	201b      	movs	r0, #27
 80012ba:	f000 fc98 	bl	8001bee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80012be:	201b      	movs	r0, #27
 80012c0:	f000 fcb1 	bl	8001c26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 80012c4:	e127      	b.n	8001516 <HAL_TIM_Base_MspInit+0x2de>
  else if(htim_base->Instance==TIM2)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80012ce:	d134      	bne.n	800133a <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80012d0:	2300      	movs	r3, #0
 80012d2:	633b      	str	r3, [r7, #48]	; 0x30
 80012d4:	4b71      	ldr	r3, [pc, #452]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 80012d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d8:	4a70      	ldr	r2, [pc, #448]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 80012da:	f043 0301 	orr.w	r3, r3, #1
 80012de:	6413      	str	r3, [r2, #64]	; 0x40
 80012e0:	4b6e      	ldr	r3, [pc, #440]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 80012e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012e4:	f003 0301 	and.w	r3, r3, #1
 80012e8:	633b      	str	r3, [r7, #48]	; 0x30
 80012ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ec:	2300      	movs	r3, #0
 80012ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80012f0:	4b6a      	ldr	r3, [pc, #424]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 80012f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f4:	4a69      	ldr	r2, [pc, #420]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 80012f6:	f043 0301 	orr.w	r3, r3, #1
 80012fa:	6313      	str	r3, [r2, #48]	; 0x30
 80012fc:	4b67      	ldr	r3, [pc, #412]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 80012fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001300:	f003 0301 	and.w	r3, r3, #1
 8001304:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pin = Echo2_Pin;
 8001308:	2320      	movs	r3, #32
 800130a:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800130c:	2302      	movs	r3, #2
 800130e:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001310:	2300      	movs	r3, #0
 8001312:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001314:	2300      	movs	r3, #0
 8001316:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001318:	2301      	movs	r3, #1
 800131a:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(Echo2_GPIO_Port, &GPIO_InitStruct);
 800131c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001320:	4619      	mov	r1, r3
 8001322:	485f      	ldr	r0, [pc, #380]	; (80014a0 <HAL_TIM_Base_MspInit+0x268>)
 8001324:	f000 fd2c 	bl	8001d80 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001328:	2200      	movs	r2, #0
 800132a:	2100      	movs	r1, #0
 800132c:	201c      	movs	r0, #28
 800132e:	f000 fc5e 	bl	8001bee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001332:	201c      	movs	r0, #28
 8001334:	f000 fc77 	bl	8001c26 <HAL_NVIC_EnableIRQ>
}
 8001338:	e0ed      	b.n	8001516 <HAL_TIM_Base_MspInit+0x2de>
  else if(htim_base->Instance==TIM3)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a59      	ldr	r2, [pc, #356]	; (80014a4 <HAL_TIM_Base_MspInit+0x26c>)
 8001340:	4293      	cmp	r3, r2
 8001342:	d134      	bne.n	80013ae <HAL_TIM_Base_MspInit+0x176>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001344:	2300      	movs	r3, #0
 8001346:	62bb      	str	r3, [r7, #40]	; 0x28
 8001348:	4b54      	ldr	r3, [pc, #336]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 800134a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800134c:	4a53      	ldr	r2, [pc, #332]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 800134e:	f043 0302 	orr.w	r3, r3, #2
 8001352:	6413      	str	r3, [r2, #64]	; 0x40
 8001354:	4b51      	ldr	r3, [pc, #324]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 8001356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001358:	f003 0302 	and.w	r3, r3, #2
 800135c:	62bb      	str	r3, [r7, #40]	; 0x28
 800135e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001360:	2300      	movs	r3, #0
 8001362:	627b      	str	r3, [r7, #36]	; 0x24
 8001364:	4b4d      	ldr	r3, [pc, #308]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 8001366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001368:	4a4c      	ldr	r2, [pc, #304]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 800136a:	f043 0301 	orr.w	r3, r3, #1
 800136e:	6313      	str	r3, [r2, #48]	; 0x30
 8001370:	4b4a      	ldr	r3, [pc, #296]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 8001372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001374:	f003 0301 	and.w	r3, r3, #1
 8001378:	627b      	str	r3, [r7, #36]	; 0x24
 800137a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pin = Echo3_Pin;
 800137c:	2340      	movs	r3, #64	; 0x40
 800137e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001380:	2302      	movs	r3, #2
 8001382:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001384:	2300      	movs	r3, #0
 8001386:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001388:	2300      	movs	r3, #0
 800138a:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800138c:	2302      	movs	r3, #2
 800138e:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(Echo3_GPIO_Port, &GPIO_InitStruct);
 8001390:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001394:	4619      	mov	r1, r3
 8001396:	4842      	ldr	r0, [pc, #264]	; (80014a0 <HAL_TIM_Base_MspInit+0x268>)
 8001398:	f000 fcf2 	bl	8001d80 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800139c:	2200      	movs	r2, #0
 800139e:	2100      	movs	r1, #0
 80013a0:	201d      	movs	r0, #29
 80013a2:	f000 fc24 	bl	8001bee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80013a6:	201d      	movs	r0, #29
 80013a8:	f000 fc3d 	bl	8001c26 <HAL_NVIC_EnableIRQ>
}
 80013ac:	e0b3      	b.n	8001516 <HAL_TIM_Base_MspInit+0x2de>
  else if(htim_base->Instance==TIM4)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4a3d      	ldr	r2, [pc, #244]	; (80014a8 <HAL_TIM_Base_MspInit+0x270>)
 80013b4:	4293      	cmp	r3, r2
 80013b6:	d134      	bne.n	8001422 <HAL_TIM_Base_MspInit+0x1ea>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80013b8:	2300      	movs	r3, #0
 80013ba:	623b      	str	r3, [r7, #32]
 80013bc:	4b37      	ldr	r3, [pc, #220]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 80013be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013c0:	4a36      	ldr	r2, [pc, #216]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 80013c2:	f043 0304 	orr.w	r3, r3, #4
 80013c6:	6413      	str	r3, [r2, #64]	; 0x40
 80013c8:	4b34      	ldr	r3, [pc, #208]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 80013ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013cc:	f003 0304 	and.w	r3, r3, #4
 80013d0:	623b      	str	r3, [r7, #32]
 80013d2:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013d4:	2300      	movs	r3, #0
 80013d6:	61fb      	str	r3, [r7, #28]
 80013d8:	4b30      	ldr	r3, [pc, #192]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 80013da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013dc:	4a2f      	ldr	r2, [pc, #188]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 80013de:	f043 0302 	orr.w	r3, r3, #2
 80013e2:	6313      	str	r3, [r2, #48]	; 0x30
 80013e4:	4b2d      	ldr	r3, [pc, #180]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 80013e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e8:	f003 0302 	and.w	r3, r3, #2
 80013ec:	61fb      	str	r3, [r7, #28]
 80013ee:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = Echo4_Pin;
 80013f0:	2340      	movs	r3, #64	; 0x40
 80013f2:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f4:	2302      	movs	r3, #2
 80013f6:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f8:	2300      	movs	r3, #0
 80013fa:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013fc:	2300      	movs	r3, #0
 80013fe:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001400:	2302      	movs	r3, #2
 8001402:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(Echo4_GPIO_Port, &GPIO_InitStruct);
 8001404:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001408:	4619      	mov	r1, r3
 800140a:	4828      	ldr	r0, [pc, #160]	; (80014ac <HAL_TIM_Base_MspInit+0x274>)
 800140c:	f000 fcb8 	bl	8001d80 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001410:	2200      	movs	r2, #0
 8001412:	2100      	movs	r1, #0
 8001414:	201e      	movs	r0, #30
 8001416:	f000 fbea 	bl	8001bee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800141a:	201e      	movs	r0, #30
 800141c:	f000 fc03 	bl	8001c26 <HAL_NVIC_EnableIRQ>
}
 8001420:	e079      	b.n	8001516 <HAL_TIM_Base_MspInit+0x2de>
  else if(htim_base->Instance==TIM5)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4a22      	ldr	r2, [pc, #136]	; (80014b0 <HAL_TIM_Base_MspInit+0x278>)
 8001428:	4293      	cmp	r3, r2
 800142a:	d143      	bne.n	80014b4 <HAL_TIM_Base_MspInit+0x27c>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800142c:	2300      	movs	r3, #0
 800142e:	61bb      	str	r3, [r7, #24]
 8001430:	4b1a      	ldr	r3, [pc, #104]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 8001432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001434:	4a19      	ldr	r2, [pc, #100]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 8001436:	f043 0308 	orr.w	r3, r3, #8
 800143a:	6413      	str	r3, [r2, #64]	; 0x40
 800143c:	4b17      	ldr	r3, [pc, #92]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 800143e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001440:	f003 0308 	and.w	r3, r3, #8
 8001444:	61bb      	str	r3, [r7, #24]
 8001446:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001448:	2300      	movs	r3, #0
 800144a:	617b      	str	r3, [r7, #20]
 800144c:	4b13      	ldr	r3, [pc, #76]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 800144e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001450:	4a12      	ldr	r2, [pc, #72]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 8001452:	f043 0301 	orr.w	r3, r3, #1
 8001456:	6313      	str	r3, [r2, #48]	; 0x30
 8001458:	4b10      	ldr	r3, [pc, #64]	; (800149c <HAL_TIM_Base_MspInit+0x264>)
 800145a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145c:	f003 0301 	and.w	r3, r3, #1
 8001460:	617b      	str	r3, [r7, #20]
 8001462:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = Echo5_Pin;
 8001464:	2301      	movs	r3, #1
 8001466:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001468:	2302      	movs	r3, #2
 800146a:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146c:	2300      	movs	r3, #0
 800146e:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001470:	2300      	movs	r3, #0
 8001472:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001474:	2302      	movs	r3, #2
 8001476:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(Echo5_GPIO_Port, &GPIO_InitStruct);
 8001478:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800147c:	4619      	mov	r1, r3
 800147e:	4808      	ldr	r0, [pc, #32]	; (80014a0 <HAL_TIM_Base_MspInit+0x268>)
 8001480:	f000 fc7e 	bl	8001d80 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8001484:	2200      	movs	r2, #0
 8001486:	2100      	movs	r1, #0
 8001488:	2032      	movs	r0, #50	; 0x32
 800148a:	f000 fbb0 	bl	8001bee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800148e:	2032      	movs	r0, #50	; 0x32
 8001490:	f000 fbc9 	bl	8001c26 <HAL_NVIC_EnableIRQ>
}
 8001494:	e03f      	b.n	8001516 <HAL_TIM_Base_MspInit+0x2de>
 8001496:	bf00      	nop
 8001498:	40010000 	.word	0x40010000
 800149c:	40023800 	.word	0x40023800
 80014a0:	40020000 	.word	0x40020000
 80014a4:	40000400 	.word	0x40000400
 80014a8:	40000800 	.word	0x40000800
 80014ac:	40020400 	.word	0x40020400
 80014b0:	40000c00 	.word	0x40000c00
  else if(htim_base->Instance==TIM9)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a19      	ldr	r2, [pc, #100]	; (8001520 <HAL_TIM_Base_MspInit+0x2e8>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d12b      	bne.n	8001516 <HAL_TIM_Base_MspInit+0x2de>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80014be:	2300      	movs	r3, #0
 80014c0:	613b      	str	r3, [r7, #16]
 80014c2:	4b18      	ldr	r3, [pc, #96]	; (8001524 <HAL_TIM_Base_MspInit+0x2ec>)
 80014c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014c6:	4a17      	ldr	r2, [pc, #92]	; (8001524 <HAL_TIM_Base_MspInit+0x2ec>)
 80014c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014cc:	6453      	str	r3, [r2, #68]	; 0x44
 80014ce:	4b15      	ldr	r3, [pc, #84]	; (8001524 <HAL_TIM_Base_MspInit+0x2ec>)
 80014d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014d6:	613b      	str	r3, [r7, #16]
 80014d8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	60fb      	str	r3, [r7, #12]
 80014de:	4b11      	ldr	r3, [pc, #68]	; (8001524 <HAL_TIM_Base_MspInit+0x2ec>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e2:	4a10      	ldr	r2, [pc, #64]	; (8001524 <HAL_TIM_Base_MspInit+0x2ec>)
 80014e4:	f043 0301 	orr.w	r3, r3, #1
 80014e8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ea:	4b0e      	ldr	r3, [pc, #56]	; (8001524 <HAL_TIM_Base_MspInit+0x2ec>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ee:	f003 0301 	and.w	r3, r3, #1
 80014f2:	60fb      	str	r3, [r7, #12]
 80014f4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Echo6_Pin;
 80014f6:	2304      	movs	r3, #4
 80014f8:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014fa:	2302      	movs	r3, #2
 80014fc:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fe:	2300      	movs	r3, #0
 8001500:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001502:	2300      	movs	r3, #0
 8001504:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8001506:	2303      	movs	r3, #3
 8001508:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(Echo6_GPIO_Port, &GPIO_InitStruct);
 800150a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800150e:	4619      	mov	r1, r3
 8001510:	4805      	ldr	r0, [pc, #20]	; (8001528 <HAL_TIM_Base_MspInit+0x2f0>)
 8001512:	f000 fc35 	bl	8001d80 <HAL_GPIO_Init>
}
 8001516:	bf00      	nop
 8001518:	3750      	adds	r7, #80	; 0x50
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	40014000 	.word	0x40014000
 8001524:	40023800 	.word	0x40023800
 8001528:	40020000 	.word	0x40020000

0800152c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b088      	sub	sp, #32
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001534:	f107 030c 	add.w	r3, r7, #12
 8001538:	2200      	movs	r2, #0
 800153a:	601a      	str	r2, [r3, #0]
 800153c:	605a      	str	r2, [r3, #4]
 800153e:	609a      	str	r2, [r3, #8]
 8001540:	60da      	str	r2, [r3, #12]
 8001542:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800154c:	d11e      	bne.n	800158c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800154e:	2300      	movs	r3, #0
 8001550:	60bb      	str	r3, [r7, #8]
 8001552:	4b10      	ldr	r3, [pc, #64]	; (8001594 <HAL_TIM_MspPostInit+0x68>)
 8001554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001556:	4a0f      	ldr	r2, [pc, #60]	; (8001594 <HAL_TIM_MspPostInit+0x68>)
 8001558:	f043 0302 	orr.w	r3, r3, #2
 800155c:	6313      	str	r3, [r2, #48]	; 0x30
 800155e:	4b0d      	ldr	r3, [pc, #52]	; (8001594 <HAL_TIM_MspPostInit+0x68>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001562:	f003 0302 	and.w	r3, r3, #2
 8001566:	60bb      	str	r3, [r7, #8]
 8001568:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3;
 800156a:	f44f 6381 	mov.w	r3, #1032	; 0x408
 800156e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001570:	2302      	movs	r3, #2
 8001572:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001574:	2300      	movs	r3, #0
 8001576:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001578:	2300      	movs	r3, #0
 800157a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800157c:	2301      	movs	r3, #1
 800157e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001580:	f107 030c 	add.w	r3, r7, #12
 8001584:	4619      	mov	r1, r3
 8001586:	4804      	ldr	r0, [pc, #16]	; (8001598 <HAL_TIM_MspPostInit+0x6c>)
 8001588:	f000 fbfa 	bl	8001d80 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800158c:	bf00      	nop
 800158e:	3720      	adds	r7, #32
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	40023800 	.word	0x40023800
 8001598:	40020400 	.word	0x40020400

0800159c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b08a      	sub	sp, #40	; 0x28
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015a4:	f107 0314 	add.w	r3, r7, #20
 80015a8:	2200      	movs	r2, #0
 80015aa:	601a      	str	r2, [r3, #0]
 80015ac:	605a      	str	r2, [r3, #4]
 80015ae:	609a      	str	r2, [r3, #8]
 80015b0:	60da      	str	r2, [r3, #12]
 80015b2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a1d      	ldr	r2, [pc, #116]	; (8001630 <HAL_UART_MspInit+0x94>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d134      	bne.n	8001628 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 80015be:	2300      	movs	r3, #0
 80015c0:	613b      	str	r3, [r7, #16]
 80015c2:	4b1c      	ldr	r3, [pc, #112]	; (8001634 <HAL_UART_MspInit+0x98>)
 80015c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015c6:	4a1b      	ldr	r2, [pc, #108]	; (8001634 <HAL_UART_MspInit+0x98>)
 80015c8:	f043 0320 	orr.w	r3, r3, #32
 80015cc:	6453      	str	r3, [r2, #68]	; 0x44
 80015ce:	4b19      	ldr	r3, [pc, #100]	; (8001634 <HAL_UART_MspInit+0x98>)
 80015d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015d2:	f003 0320 	and.w	r3, r3, #32
 80015d6:	613b      	str	r3, [r7, #16]
 80015d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015da:	2300      	movs	r3, #0
 80015dc:	60fb      	str	r3, [r7, #12]
 80015de:	4b15      	ldr	r3, [pc, #84]	; (8001634 <HAL_UART_MspInit+0x98>)
 80015e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e2:	4a14      	ldr	r2, [pc, #80]	; (8001634 <HAL_UART_MspInit+0x98>)
 80015e4:	f043 0301 	orr.w	r3, r3, #1
 80015e8:	6313      	str	r3, [r2, #48]	; 0x30
 80015ea:	4b12      	ldr	r3, [pc, #72]	; (8001634 <HAL_UART_MspInit+0x98>)
 80015ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ee:	f003 0301 	and.w	r3, r3, #1
 80015f2:	60fb      	str	r3, [r7, #12]
 80015f4:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PA11     ------> USART6_TX
    PA12     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80015f6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80015fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015fc:	2302      	movs	r3, #2
 80015fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001600:	2300      	movs	r3, #0
 8001602:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001604:	2303      	movs	r3, #3
 8001606:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001608:	2308      	movs	r3, #8
 800160a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800160c:	f107 0314 	add.w	r3, r7, #20
 8001610:	4619      	mov	r1, r3
 8001612:	4809      	ldr	r0, [pc, #36]	; (8001638 <HAL_UART_MspInit+0x9c>)
 8001614:	f000 fbb4 	bl	8001d80 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001618:	2200      	movs	r2, #0
 800161a:	2100      	movs	r1, #0
 800161c:	2047      	movs	r0, #71	; 0x47
 800161e:	f000 fae6 	bl	8001bee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001622:	2047      	movs	r0, #71	; 0x47
 8001624:	f000 faff 	bl	8001c26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001628:	bf00      	nop
 800162a:	3728      	adds	r7, #40	; 0x28
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	40011400 	.word	0x40011400
 8001634:	40023800 	.word	0x40023800
 8001638:	40020000 	.word	0x40020000

0800163c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001640:	e7fe      	b.n	8001640 <NMI_Handler+0x4>

08001642 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001642:	b480      	push	{r7}
 8001644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001646:	e7fe      	b.n	8001646 <HardFault_Handler+0x4>

08001648 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800164c:	e7fe      	b.n	800164c <MemManage_Handler+0x4>

0800164e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800164e:	b480      	push	{r7}
 8001650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001652:	e7fe      	b.n	8001652 <BusFault_Handler+0x4>

08001654 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001658:	e7fe      	b.n	8001658 <UsageFault_Handler+0x4>

0800165a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800165a:	b480      	push	{r7}
 800165c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800165e:	bf00      	nop
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr

08001668 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800166c:	bf00      	nop
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr

08001676 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001676:	b480      	push	{r7}
 8001678:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800167a:	bf00      	nop
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr

08001684 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001688:	f000 f992 	bl	80019b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800168c:	bf00      	nop
 800168e:	bd80      	pop	{r7, pc}

08001690 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */
//
  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001694:	4802      	ldr	r0, [pc, #8]	; (80016a0 <TIM1_CC_IRQHandler+0x10>)
 8001696:	f001 fb1d 	bl	8002cd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */
//
  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800169a:	bf00      	nop
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	20000240 	.word	0x20000240

080016a4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
//
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80016a8:	4802      	ldr	r0, [pc, #8]	; (80016b4 <TIM2_IRQHandler+0x10>)
 80016aa:	f001 fb13 	bl	8002cd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
//
  /* USER CODE END TIM2_IRQn 1 */
}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	20000288 	.word	0x20000288

080016b8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
//
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80016bc:	4802      	ldr	r0, [pc, #8]	; (80016c8 <TIM3_IRQHandler+0x10>)
 80016be:	f001 fb09 	bl	8002cd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
//
  /* USER CODE END TIM3_IRQn 1 */
}
 80016c2:	bf00      	nop
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	200002d0 	.word	0x200002d0

080016cc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
//
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80016d0:	4802      	ldr	r0, [pc, #8]	; (80016dc <TIM4_IRQHandler+0x10>)
 80016d2:	f001 faff 	bl	8002cd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */
//
  /* USER CODE END TIM4_IRQn 1 */
}
 80016d6:	bf00      	nop
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	20000318 	.word	0x20000318

080016e0 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
//
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80016e4:	4802      	ldr	r0, [pc, #8]	; (80016f0 <TIM5_IRQHandler+0x10>)
 80016e6:	f001 faf5 	bl	8002cd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */
//
  /* USER CODE END TIM5_IRQn 1 */
}
 80016ea:	bf00      	nop
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	20000360 	.word	0x20000360

080016f4 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80016f8:	4802      	ldr	r0, [pc, #8]	; (8001704 <USART6_IRQHandler+0x10>)
 80016fa:	f002 f9cd 	bl	8003a98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	200001f0 	.word	0x200001f0

08001708 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  return 1;
 800170c:	2301      	movs	r3, #1
}
 800170e:	4618      	mov	r0, r3
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr

08001718 <_kill>:

int _kill(int pid, int sig)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001722:	f004 fb51 	bl	8005dc8 <__errno>
 8001726:	4603      	mov	r3, r0
 8001728:	2216      	movs	r2, #22
 800172a:	601a      	str	r2, [r3, #0]
  return -1;
 800172c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001730:	4618      	mov	r0, r3
 8001732:	3708      	adds	r7, #8
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}

08001738 <_exit>:

void _exit (int status)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001740:	f04f 31ff 	mov.w	r1, #4294967295
 8001744:	6878      	ldr	r0, [r7, #4]
 8001746:	f7ff ffe7 	bl	8001718 <_kill>
  while (1) {}    /* Make sure we hang here */
 800174a:	e7fe      	b.n	800174a <_exit+0x12>

0800174c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b086      	sub	sp, #24
 8001750:	af00      	add	r7, sp, #0
 8001752:	60f8      	str	r0, [r7, #12]
 8001754:	60b9      	str	r1, [r7, #8]
 8001756:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001758:	2300      	movs	r3, #0
 800175a:	617b      	str	r3, [r7, #20]
 800175c:	e00a      	b.n	8001774 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800175e:	f3af 8000 	nop.w
 8001762:	4601      	mov	r1, r0
 8001764:	68bb      	ldr	r3, [r7, #8]
 8001766:	1c5a      	adds	r2, r3, #1
 8001768:	60ba      	str	r2, [r7, #8]
 800176a:	b2ca      	uxtb	r2, r1
 800176c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	3301      	adds	r3, #1
 8001772:	617b      	str	r3, [r7, #20]
 8001774:	697a      	ldr	r2, [r7, #20]
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	429a      	cmp	r2, r3
 800177a:	dbf0      	blt.n	800175e <_read+0x12>
  }

  return len;
 800177c:	687b      	ldr	r3, [r7, #4]
}
 800177e:	4618      	mov	r0, r3
 8001780:	3718      	adds	r7, #24
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}

08001786 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001786:	b580      	push	{r7, lr}
 8001788:	b086      	sub	sp, #24
 800178a:	af00      	add	r7, sp, #0
 800178c:	60f8      	str	r0, [r7, #12]
 800178e:	60b9      	str	r1, [r7, #8]
 8001790:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001792:	2300      	movs	r3, #0
 8001794:	617b      	str	r3, [r7, #20]
 8001796:	e009      	b.n	80017ac <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	1c5a      	adds	r2, r3, #1
 800179c:	60ba      	str	r2, [r7, #8]
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7ff fd09 	bl	80011b8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	3301      	adds	r3, #1
 80017aa:	617b      	str	r3, [r7, #20]
 80017ac:	697a      	ldr	r2, [r7, #20]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	dbf1      	blt.n	8001798 <_write+0x12>
  }
  return len;
 80017b4:	687b      	ldr	r3, [r7, #4]
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3718      	adds	r7, #24
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}

080017be <_close>:

int _close(int file)
{
 80017be:	b480      	push	{r7}
 80017c0:	b083      	sub	sp, #12
 80017c2:	af00      	add	r7, sp, #0
 80017c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	370c      	adds	r7, #12
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr

080017d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017d6:	b480      	push	{r7}
 80017d8:	b083      	sub	sp, #12
 80017da:	af00      	add	r7, sp, #0
 80017dc:	6078      	str	r0, [r7, #4]
 80017de:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017e6:	605a      	str	r2, [r3, #4]
  return 0;
 80017e8:	2300      	movs	r3, #0
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	370c      	adds	r7, #12
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr

080017f6 <_isatty>:

int _isatty(int file)
{
 80017f6:	b480      	push	{r7}
 80017f8:	b083      	sub	sp, #12
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80017fe:	2301      	movs	r3, #1
}
 8001800:	4618      	mov	r0, r3
 8001802:	370c      	adds	r7, #12
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr

0800180c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800180c:	b480      	push	{r7}
 800180e:	b085      	sub	sp, #20
 8001810:	af00      	add	r7, sp, #0
 8001812:	60f8      	str	r0, [r7, #12]
 8001814:	60b9      	str	r1, [r7, #8]
 8001816:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001818:	2300      	movs	r3, #0
}
 800181a:	4618      	mov	r0, r3
 800181c:	3714      	adds	r7, #20
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr
	...

08001828 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b086      	sub	sp, #24
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001830:	4a14      	ldr	r2, [pc, #80]	; (8001884 <_sbrk+0x5c>)
 8001832:	4b15      	ldr	r3, [pc, #84]	; (8001888 <_sbrk+0x60>)
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800183c:	4b13      	ldr	r3, [pc, #76]	; (800188c <_sbrk+0x64>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d102      	bne.n	800184a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001844:	4b11      	ldr	r3, [pc, #68]	; (800188c <_sbrk+0x64>)
 8001846:	4a12      	ldr	r2, [pc, #72]	; (8001890 <_sbrk+0x68>)
 8001848:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800184a:	4b10      	ldr	r3, [pc, #64]	; (800188c <_sbrk+0x64>)
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	4413      	add	r3, r2
 8001852:	693a      	ldr	r2, [r7, #16]
 8001854:	429a      	cmp	r2, r3
 8001856:	d207      	bcs.n	8001868 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001858:	f004 fab6 	bl	8005dc8 <__errno>
 800185c:	4603      	mov	r3, r0
 800185e:	220c      	movs	r2, #12
 8001860:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001862:	f04f 33ff 	mov.w	r3, #4294967295
 8001866:	e009      	b.n	800187c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001868:	4b08      	ldr	r3, [pc, #32]	; (800188c <_sbrk+0x64>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800186e:	4b07      	ldr	r3, [pc, #28]	; (800188c <_sbrk+0x64>)
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4413      	add	r3, r2
 8001876:	4a05      	ldr	r2, [pc, #20]	; (800188c <_sbrk+0x64>)
 8001878:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800187a:	68fb      	ldr	r3, [r7, #12]
}
 800187c:	4618      	mov	r0, r3
 800187e:	3718      	adds	r7, #24
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}
 8001884:	20010000 	.word	0x20010000
 8001888:	00000400 	.word	0x00000400
 800188c:	20000238 	.word	0x20000238
 8001890:	20000540 	.word	0x20000540

08001894 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001898:	4b06      	ldr	r3, [pc, #24]	; (80018b4 <SystemInit+0x20>)
 800189a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800189e:	4a05      	ldr	r2, [pc, #20]	; (80018b4 <SystemInit+0x20>)
 80018a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80018a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018a8:	bf00      	nop
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
 80018b2:	bf00      	nop
 80018b4:	e000ed00 	.word	0xe000ed00

080018b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80018b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018f0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80018bc:	f7ff ffea 	bl	8001894 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018c0:	480c      	ldr	r0, [pc, #48]	; (80018f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80018c2:	490d      	ldr	r1, [pc, #52]	; (80018f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80018c4:	4a0d      	ldr	r2, [pc, #52]	; (80018fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80018c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018c8:	e002      	b.n	80018d0 <LoopCopyDataInit>

080018ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018ce:	3304      	adds	r3, #4

080018d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018d4:	d3f9      	bcc.n	80018ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018d6:	4a0a      	ldr	r2, [pc, #40]	; (8001900 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80018d8:	4c0a      	ldr	r4, [pc, #40]	; (8001904 <LoopFillZerobss+0x22>)
  movs r3, #0
 80018da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018dc:	e001      	b.n	80018e2 <LoopFillZerobss>

080018de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018e0:	3204      	adds	r2, #4

080018e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018e4:	d3fb      	bcc.n	80018de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018e6:	f004 fa75 	bl	8005dd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018ea:	f7ff fb89 	bl	8001000 <main>
  bx  lr    
 80018ee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80018f0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80018f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018f8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80018fc:	08009a00 	.word	0x08009a00
  ldr r2, =_sbss
 8001900:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001904:	2000053c 	.word	0x2000053c

08001908 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001908:	e7fe      	b.n	8001908 <ADC_IRQHandler>
	...

0800190c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001910:	4b0e      	ldr	r3, [pc, #56]	; (800194c <HAL_Init+0x40>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a0d      	ldr	r2, [pc, #52]	; (800194c <HAL_Init+0x40>)
 8001916:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800191a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800191c:	4b0b      	ldr	r3, [pc, #44]	; (800194c <HAL_Init+0x40>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a0a      	ldr	r2, [pc, #40]	; (800194c <HAL_Init+0x40>)
 8001922:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001926:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001928:	4b08      	ldr	r3, [pc, #32]	; (800194c <HAL_Init+0x40>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a07      	ldr	r2, [pc, #28]	; (800194c <HAL_Init+0x40>)
 800192e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001932:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001934:	2003      	movs	r0, #3
 8001936:	f000 f94f 	bl	8001bd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800193a:	200f      	movs	r0, #15
 800193c:	f000 f808 	bl	8001950 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001940:	f7ff fc52 	bl	80011e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001944:	2300      	movs	r3, #0
}
 8001946:	4618      	mov	r0, r3
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	40023c00 	.word	0x40023c00

08001950 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001958:	4b12      	ldr	r3, [pc, #72]	; (80019a4 <HAL_InitTick+0x54>)
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	4b12      	ldr	r3, [pc, #72]	; (80019a8 <HAL_InitTick+0x58>)
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	4619      	mov	r1, r3
 8001962:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001966:	fbb3 f3f1 	udiv	r3, r3, r1
 800196a:	fbb2 f3f3 	udiv	r3, r2, r3
 800196e:	4618      	mov	r0, r3
 8001970:	f000 f967 	bl	8001c42 <HAL_SYSTICK_Config>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
 800197c:	e00e      	b.n	800199c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2b0f      	cmp	r3, #15
 8001982:	d80a      	bhi.n	800199a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001984:	2200      	movs	r2, #0
 8001986:	6879      	ldr	r1, [r7, #4]
 8001988:	f04f 30ff 	mov.w	r0, #4294967295
 800198c:	f000 f92f 	bl	8001bee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001990:	4a06      	ldr	r2, [pc, #24]	; (80019ac <HAL_InitTick+0x5c>)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001996:	2300      	movs	r3, #0
 8001998:	e000      	b.n	800199c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
}
 800199c:	4618      	mov	r0, r3
 800199e:	3708      	adds	r7, #8
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	20000000 	.word	0x20000000
 80019a8:	20000008 	.word	0x20000008
 80019ac:	20000004 	.word	0x20000004

080019b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019b4:	4b06      	ldr	r3, [pc, #24]	; (80019d0 <HAL_IncTick+0x20>)
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	461a      	mov	r2, r3
 80019ba:	4b06      	ldr	r3, [pc, #24]	; (80019d4 <HAL_IncTick+0x24>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4413      	add	r3, r2
 80019c0:	4a04      	ldr	r2, [pc, #16]	; (80019d4 <HAL_IncTick+0x24>)
 80019c2:	6013      	str	r3, [r2, #0]
}
 80019c4:	bf00      	nop
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr
 80019ce:	bf00      	nop
 80019d0:	20000008 	.word	0x20000008
 80019d4:	2000023c 	.word	0x2000023c

080019d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
  return uwTick;
 80019dc:	4b03      	ldr	r3, [pc, #12]	; (80019ec <HAL_GetTick+0x14>)
 80019de:	681b      	ldr	r3, [r3, #0]
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	2000023c 	.word	0x2000023c

080019f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019f8:	f7ff ffee 	bl	80019d8 <HAL_GetTick>
 80019fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a08:	d005      	beq.n	8001a16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a0a:	4b0a      	ldr	r3, [pc, #40]	; (8001a34 <HAL_Delay+0x44>)
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	461a      	mov	r2, r3
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	4413      	add	r3, r2
 8001a14:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a16:	bf00      	nop
 8001a18:	f7ff ffde 	bl	80019d8 <HAL_GetTick>
 8001a1c:	4602      	mov	r2, r0
 8001a1e:	68bb      	ldr	r3, [r7, #8]
 8001a20:	1ad3      	subs	r3, r2, r3
 8001a22:	68fa      	ldr	r2, [r7, #12]
 8001a24:	429a      	cmp	r2, r3
 8001a26:	d8f7      	bhi.n	8001a18 <HAL_Delay+0x28>
  {
  }
}
 8001a28:	bf00      	nop
 8001a2a:	bf00      	nop
 8001a2c:	3710      	adds	r7, #16
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	20000008 	.word	0x20000008

08001a38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b085      	sub	sp, #20
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	f003 0307 	and.w	r3, r3, #7
 8001a46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a48:	4b0c      	ldr	r3, [pc, #48]	; (8001a7c <__NVIC_SetPriorityGrouping+0x44>)
 8001a4a:	68db      	ldr	r3, [r3, #12]
 8001a4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a4e:	68ba      	ldr	r2, [r7, #8]
 8001a50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a54:	4013      	ands	r3, r2
 8001a56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a5c:	68bb      	ldr	r3, [r7, #8]
 8001a5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a6a:	4a04      	ldr	r2, [pc, #16]	; (8001a7c <__NVIC_SetPriorityGrouping+0x44>)
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	60d3      	str	r3, [r2, #12]
}
 8001a70:	bf00      	nop
 8001a72:	3714      	adds	r7, #20
 8001a74:	46bd      	mov	sp, r7
 8001a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7a:	4770      	bx	lr
 8001a7c:	e000ed00 	.word	0xe000ed00

08001a80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a84:	4b04      	ldr	r3, [pc, #16]	; (8001a98 <__NVIC_GetPriorityGrouping+0x18>)
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	0a1b      	lsrs	r3, r3, #8
 8001a8a:	f003 0307 	and.w	r3, r3, #7
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr
 8001a98:	e000ed00 	.word	0xe000ed00

08001a9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001aa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	db0b      	blt.n	8001ac6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001aae:	79fb      	ldrb	r3, [r7, #7]
 8001ab0:	f003 021f 	and.w	r2, r3, #31
 8001ab4:	4907      	ldr	r1, [pc, #28]	; (8001ad4 <__NVIC_EnableIRQ+0x38>)
 8001ab6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aba:	095b      	lsrs	r3, r3, #5
 8001abc:	2001      	movs	r0, #1
 8001abe:	fa00 f202 	lsl.w	r2, r0, r2
 8001ac2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001ac6:	bf00      	nop
 8001ac8:	370c      	adds	r7, #12
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	e000e100 	.word	0xe000e100

08001ad8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	4603      	mov	r3, r0
 8001ae0:	6039      	str	r1, [r7, #0]
 8001ae2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	db0a      	blt.n	8001b02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	b2da      	uxtb	r2, r3
 8001af0:	490c      	ldr	r1, [pc, #48]	; (8001b24 <__NVIC_SetPriority+0x4c>)
 8001af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af6:	0112      	lsls	r2, r2, #4
 8001af8:	b2d2      	uxtb	r2, r2
 8001afa:	440b      	add	r3, r1
 8001afc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b00:	e00a      	b.n	8001b18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	b2da      	uxtb	r2, r3
 8001b06:	4908      	ldr	r1, [pc, #32]	; (8001b28 <__NVIC_SetPriority+0x50>)
 8001b08:	79fb      	ldrb	r3, [r7, #7]
 8001b0a:	f003 030f 	and.w	r3, r3, #15
 8001b0e:	3b04      	subs	r3, #4
 8001b10:	0112      	lsls	r2, r2, #4
 8001b12:	b2d2      	uxtb	r2, r2
 8001b14:	440b      	add	r3, r1
 8001b16:	761a      	strb	r2, [r3, #24]
}
 8001b18:	bf00      	nop
 8001b1a:	370c      	adds	r7, #12
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr
 8001b24:	e000e100 	.word	0xe000e100
 8001b28:	e000ed00 	.word	0xe000ed00

08001b2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b089      	sub	sp, #36	; 0x24
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	60f8      	str	r0, [r7, #12]
 8001b34:	60b9      	str	r1, [r7, #8]
 8001b36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	f003 0307 	and.w	r3, r3, #7
 8001b3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b40:	69fb      	ldr	r3, [r7, #28]
 8001b42:	f1c3 0307 	rsb	r3, r3, #7
 8001b46:	2b04      	cmp	r3, #4
 8001b48:	bf28      	it	cs
 8001b4a:	2304      	movcs	r3, #4
 8001b4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	3304      	adds	r3, #4
 8001b52:	2b06      	cmp	r3, #6
 8001b54:	d902      	bls.n	8001b5c <NVIC_EncodePriority+0x30>
 8001b56:	69fb      	ldr	r3, [r7, #28]
 8001b58:	3b03      	subs	r3, #3
 8001b5a:	e000      	b.n	8001b5e <NVIC_EncodePriority+0x32>
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b60:	f04f 32ff 	mov.w	r2, #4294967295
 8001b64:	69bb      	ldr	r3, [r7, #24]
 8001b66:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6a:	43da      	mvns	r2, r3
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	401a      	ands	r2, r3
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b74:	f04f 31ff 	mov.w	r1, #4294967295
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b7e:	43d9      	mvns	r1, r3
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b84:	4313      	orrs	r3, r2
         );
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3724      	adds	r7, #36	; 0x24
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
	...

08001b94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	3b01      	subs	r3, #1
 8001ba0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ba4:	d301      	bcc.n	8001baa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e00f      	b.n	8001bca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001baa:	4a0a      	ldr	r2, [pc, #40]	; (8001bd4 <SysTick_Config+0x40>)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	3b01      	subs	r3, #1
 8001bb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bb2:	210f      	movs	r1, #15
 8001bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8001bb8:	f7ff ff8e 	bl	8001ad8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bbc:	4b05      	ldr	r3, [pc, #20]	; (8001bd4 <SysTick_Config+0x40>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bc2:	4b04      	ldr	r3, [pc, #16]	; (8001bd4 <SysTick_Config+0x40>)
 8001bc4:	2207      	movs	r2, #7
 8001bc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bc8:	2300      	movs	r3, #0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3708      	adds	r7, #8
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	e000e010 	.word	0xe000e010

08001bd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001be0:	6878      	ldr	r0, [r7, #4]
 8001be2:	f7ff ff29 	bl	8001a38 <__NVIC_SetPriorityGrouping>
}
 8001be6:	bf00      	nop
 8001be8:	3708      	adds	r7, #8
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}

08001bee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b086      	sub	sp, #24
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	60b9      	str	r1, [r7, #8]
 8001bf8:	607a      	str	r2, [r7, #4]
 8001bfa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c00:	f7ff ff3e 	bl	8001a80 <__NVIC_GetPriorityGrouping>
 8001c04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c06:	687a      	ldr	r2, [r7, #4]
 8001c08:	68b9      	ldr	r1, [r7, #8]
 8001c0a:	6978      	ldr	r0, [r7, #20]
 8001c0c:	f7ff ff8e 	bl	8001b2c <NVIC_EncodePriority>
 8001c10:	4602      	mov	r2, r0
 8001c12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c16:	4611      	mov	r1, r2
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f7ff ff5d 	bl	8001ad8 <__NVIC_SetPriority>
}
 8001c1e:	bf00      	nop
 8001c20:	3718      	adds	r7, #24
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}

08001c26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c26:	b580      	push	{r7, lr}
 8001c28:	b082      	sub	sp, #8
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c34:	4618      	mov	r0, r3
 8001c36:	f7ff ff31 	bl	8001a9c <__NVIC_EnableIRQ>
}
 8001c3a:	bf00      	nop
 8001c3c:	3708      	adds	r7, #8
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}

08001c42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c42:	b580      	push	{r7, lr}
 8001c44:	b082      	sub	sp, #8
 8001c46:	af00      	add	r7, sp, #0
 8001c48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c4a:	6878      	ldr	r0, [r7, #4]
 8001c4c:	f7ff ffa2 	bl	8001b94 <SysTick_Config>
 8001c50:	4603      	mov	r3, r0
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3708      	adds	r7, #8
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}

08001c5a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001c5a:	b580      	push	{r7, lr}
 8001c5c:	b084      	sub	sp, #16
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c66:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001c68:	f7ff feb6 	bl	80019d8 <HAL_GetTick>
 8001c6c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	2b02      	cmp	r3, #2
 8001c78:	d008      	beq.n	8001c8c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2280      	movs	r2, #128	; 0x80
 8001c7e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2200      	movs	r2, #0
 8001c84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e052      	b.n	8001d32 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	681a      	ldr	r2, [r3, #0]
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f022 0216 	bic.w	r2, r2, #22
 8001c9a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	695a      	ldr	r2, [r3, #20]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001caa:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d103      	bne.n	8001cbc <HAL_DMA_Abort+0x62>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d007      	beq.n	8001ccc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	681a      	ldr	r2, [r3, #0]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f022 0208 	bic.w	r2, r2, #8
 8001cca:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f022 0201 	bic.w	r2, r2, #1
 8001cda:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001cdc:	e013      	b.n	8001d06 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001cde:	f7ff fe7b 	bl	80019d8 <HAL_GetTick>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	1ad3      	subs	r3, r2, r3
 8001ce8:	2b05      	cmp	r3, #5
 8001cea:	d90c      	bls.n	8001d06 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2220      	movs	r2, #32
 8001cf0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2203      	movs	r2, #3
 8001cf6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001d02:	2303      	movs	r3, #3
 8001d04:	e015      	b.n	8001d32 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 0301 	and.w	r3, r3, #1
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d1e4      	bne.n	8001cde <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d18:	223f      	movs	r2, #63	; 0x3f
 8001d1a:	409a      	lsls	r2, r3
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2201      	movs	r2, #1
 8001d24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001d30:	2300      	movs	r3, #0
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3710      	adds	r7, #16
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}

08001d3a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001d3a:	b480      	push	{r7}
 8001d3c:	b083      	sub	sp, #12
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001d48:	b2db      	uxtb	r3, r3
 8001d4a:	2b02      	cmp	r3, #2
 8001d4c:	d004      	beq.n	8001d58 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2280      	movs	r2, #128	; 0x80
 8001d52:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001d54:	2301      	movs	r3, #1
 8001d56:	e00c      	b.n	8001d72 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2205      	movs	r2, #5
 8001d5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f022 0201 	bic.w	r2, r2, #1
 8001d6e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001d70:	2300      	movs	r3, #0
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	370c      	adds	r7, #12
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
	...

08001d80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b089      	sub	sp, #36	; 0x24
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d92:	2300      	movs	r3, #0
 8001d94:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d96:	2300      	movs	r3, #0
 8001d98:	61fb      	str	r3, [r7, #28]
 8001d9a:	e159      	b.n	8002050 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	69fb      	ldr	r3, [r7, #28]
 8001da0:	fa02 f303 	lsl.w	r3, r2, r3
 8001da4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	697a      	ldr	r2, [r7, #20]
 8001dac:	4013      	ands	r3, r2
 8001dae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001db0:	693a      	ldr	r2, [r7, #16]
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	f040 8148 	bne.w	800204a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	f003 0303 	and.w	r3, r3, #3
 8001dc2:	2b01      	cmp	r3, #1
 8001dc4:	d005      	beq.n	8001dd2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001dce:	2b02      	cmp	r3, #2
 8001dd0:	d130      	bne.n	8001e34 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	689b      	ldr	r3, [r3, #8]
 8001dd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001dd8:	69fb      	ldr	r3, [r7, #28]
 8001dda:	005b      	lsls	r3, r3, #1
 8001ddc:	2203      	movs	r2, #3
 8001dde:	fa02 f303 	lsl.w	r3, r2, r3
 8001de2:	43db      	mvns	r3, r3
 8001de4:	69ba      	ldr	r2, [r7, #24]
 8001de6:	4013      	ands	r3, r2
 8001de8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	68da      	ldr	r2, [r3, #12]
 8001dee:	69fb      	ldr	r3, [r7, #28]
 8001df0:	005b      	lsls	r3, r3, #1
 8001df2:	fa02 f303 	lsl.w	r3, r2, r3
 8001df6:	69ba      	ldr	r2, [r7, #24]
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	69ba      	ldr	r2, [r7, #24]
 8001e00:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e08:	2201      	movs	r2, #1
 8001e0a:	69fb      	ldr	r3, [r7, #28]
 8001e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e10:	43db      	mvns	r3, r3
 8001e12:	69ba      	ldr	r2, [r7, #24]
 8001e14:	4013      	ands	r3, r2
 8001e16:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	091b      	lsrs	r3, r3, #4
 8001e1e:	f003 0201 	and.w	r2, r3, #1
 8001e22:	69fb      	ldr	r3, [r7, #28]
 8001e24:	fa02 f303 	lsl.w	r3, r2, r3
 8001e28:	69ba      	ldr	r2, [r7, #24]
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	69ba      	ldr	r2, [r7, #24]
 8001e32:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	f003 0303 	and.w	r3, r3, #3
 8001e3c:	2b03      	cmp	r3, #3
 8001e3e:	d017      	beq.n	8001e70 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	68db      	ldr	r3, [r3, #12]
 8001e44:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001e46:	69fb      	ldr	r3, [r7, #28]
 8001e48:	005b      	lsls	r3, r3, #1
 8001e4a:	2203      	movs	r2, #3
 8001e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e50:	43db      	mvns	r3, r3
 8001e52:	69ba      	ldr	r2, [r7, #24]
 8001e54:	4013      	ands	r3, r2
 8001e56:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	689a      	ldr	r2, [r3, #8]
 8001e5c:	69fb      	ldr	r3, [r7, #28]
 8001e5e:	005b      	lsls	r3, r3, #1
 8001e60:	fa02 f303 	lsl.w	r3, r2, r3
 8001e64:	69ba      	ldr	r2, [r7, #24]
 8001e66:	4313      	orrs	r3, r2
 8001e68:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	69ba      	ldr	r2, [r7, #24]
 8001e6e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	f003 0303 	and.w	r3, r3, #3
 8001e78:	2b02      	cmp	r3, #2
 8001e7a:	d123      	bne.n	8001ec4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e7c:	69fb      	ldr	r3, [r7, #28]
 8001e7e:	08da      	lsrs	r2, r3, #3
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	3208      	adds	r2, #8
 8001e84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e88:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e8a:	69fb      	ldr	r3, [r7, #28]
 8001e8c:	f003 0307 	and.w	r3, r3, #7
 8001e90:	009b      	lsls	r3, r3, #2
 8001e92:	220f      	movs	r2, #15
 8001e94:	fa02 f303 	lsl.w	r3, r2, r3
 8001e98:	43db      	mvns	r3, r3
 8001e9a:	69ba      	ldr	r2, [r7, #24]
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	691a      	ldr	r2, [r3, #16]
 8001ea4:	69fb      	ldr	r3, [r7, #28]
 8001ea6:	f003 0307 	and.w	r3, r3, #7
 8001eaa:	009b      	lsls	r3, r3, #2
 8001eac:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb0:	69ba      	ldr	r2, [r7, #24]
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001eb6:	69fb      	ldr	r3, [r7, #28]
 8001eb8:	08da      	lsrs	r2, r3, #3
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	3208      	adds	r2, #8
 8001ebe:	69b9      	ldr	r1, [r7, #24]
 8001ec0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001eca:	69fb      	ldr	r3, [r7, #28]
 8001ecc:	005b      	lsls	r3, r3, #1
 8001ece:	2203      	movs	r2, #3
 8001ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed4:	43db      	mvns	r3, r3
 8001ed6:	69ba      	ldr	r2, [r7, #24]
 8001ed8:	4013      	ands	r3, r2
 8001eda:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f003 0203 	and.w	r2, r3, #3
 8001ee4:	69fb      	ldr	r3, [r7, #28]
 8001ee6:	005b      	lsls	r3, r3, #1
 8001ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eec:	69ba      	ldr	r2, [r7, #24]
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	69ba      	ldr	r2, [r7, #24]
 8001ef6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	f000 80a2 	beq.w	800204a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f06:	2300      	movs	r3, #0
 8001f08:	60fb      	str	r3, [r7, #12]
 8001f0a:	4b57      	ldr	r3, [pc, #348]	; (8002068 <HAL_GPIO_Init+0x2e8>)
 8001f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f0e:	4a56      	ldr	r2, [pc, #344]	; (8002068 <HAL_GPIO_Init+0x2e8>)
 8001f10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f14:	6453      	str	r3, [r2, #68]	; 0x44
 8001f16:	4b54      	ldr	r3, [pc, #336]	; (8002068 <HAL_GPIO_Init+0x2e8>)
 8001f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f1e:	60fb      	str	r3, [r7, #12]
 8001f20:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001f22:	4a52      	ldr	r2, [pc, #328]	; (800206c <HAL_GPIO_Init+0x2ec>)
 8001f24:	69fb      	ldr	r3, [r7, #28]
 8001f26:	089b      	lsrs	r3, r3, #2
 8001f28:	3302      	adds	r3, #2
 8001f2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001f30:	69fb      	ldr	r3, [r7, #28]
 8001f32:	f003 0303 	and.w	r3, r3, #3
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	220f      	movs	r2, #15
 8001f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3e:	43db      	mvns	r3, r3
 8001f40:	69ba      	ldr	r2, [r7, #24]
 8001f42:	4013      	ands	r3, r2
 8001f44:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4a49      	ldr	r2, [pc, #292]	; (8002070 <HAL_GPIO_Init+0x2f0>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d019      	beq.n	8001f82 <HAL_GPIO_Init+0x202>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4a48      	ldr	r2, [pc, #288]	; (8002074 <HAL_GPIO_Init+0x2f4>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d013      	beq.n	8001f7e <HAL_GPIO_Init+0x1fe>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	4a47      	ldr	r2, [pc, #284]	; (8002078 <HAL_GPIO_Init+0x2f8>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d00d      	beq.n	8001f7a <HAL_GPIO_Init+0x1fa>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	4a46      	ldr	r2, [pc, #280]	; (800207c <HAL_GPIO_Init+0x2fc>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d007      	beq.n	8001f76 <HAL_GPIO_Init+0x1f6>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	4a45      	ldr	r2, [pc, #276]	; (8002080 <HAL_GPIO_Init+0x300>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d101      	bne.n	8001f72 <HAL_GPIO_Init+0x1f2>
 8001f6e:	2304      	movs	r3, #4
 8001f70:	e008      	b.n	8001f84 <HAL_GPIO_Init+0x204>
 8001f72:	2307      	movs	r3, #7
 8001f74:	e006      	b.n	8001f84 <HAL_GPIO_Init+0x204>
 8001f76:	2303      	movs	r3, #3
 8001f78:	e004      	b.n	8001f84 <HAL_GPIO_Init+0x204>
 8001f7a:	2302      	movs	r3, #2
 8001f7c:	e002      	b.n	8001f84 <HAL_GPIO_Init+0x204>
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e000      	b.n	8001f84 <HAL_GPIO_Init+0x204>
 8001f82:	2300      	movs	r3, #0
 8001f84:	69fa      	ldr	r2, [r7, #28]
 8001f86:	f002 0203 	and.w	r2, r2, #3
 8001f8a:	0092      	lsls	r2, r2, #2
 8001f8c:	4093      	lsls	r3, r2
 8001f8e:	69ba      	ldr	r2, [r7, #24]
 8001f90:	4313      	orrs	r3, r2
 8001f92:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f94:	4935      	ldr	r1, [pc, #212]	; (800206c <HAL_GPIO_Init+0x2ec>)
 8001f96:	69fb      	ldr	r3, [r7, #28]
 8001f98:	089b      	lsrs	r3, r3, #2
 8001f9a:	3302      	adds	r3, #2
 8001f9c:	69ba      	ldr	r2, [r7, #24]
 8001f9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001fa2:	4b38      	ldr	r3, [pc, #224]	; (8002084 <HAL_GPIO_Init+0x304>)
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	43db      	mvns	r3, r3
 8001fac:	69ba      	ldr	r2, [r7, #24]
 8001fae:	4013      	ands	r3, r2
 8001fb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d003      	beq.n	8001fc6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001fbe:	69ba      	ldr	r2, [r7, #24]
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001fc6:	4a2f      	ldr	r2, [pc, #188]	; (8002084 <HAL_GPIO_Init+0x304>)
 8001fc8:	69bb      	ldr	r3, [r7, #24]
 8001fca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001fcc:	4b2d      	ldr	r3, [pc, #180]	; (8002084 <HAL_GPIO_Init+0x304>)
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	43db      	mvns	r3, r3
 8001fd6:	69ba      	ldr	r2, [r7, #24]
 8001fd8:	4013      	ands	r3, r2
 8001fda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d003      	beq.n	8001ff0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001fe8:	69ba      	ldr	r2, [r7, #24]
 8001fea:	693b      	ldr	r3, [r7, #16]
 8001fec:	4313      	orrs	r3, r2
 8001fee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001ff0:	4a24      	ldr	r2, [pc, #144]	; (8002084 <HAL_GPIO_Init+0x304>)
 8001ff2:	69bb      	ldr	r3, [r7, #24]
 8001ff4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001ff6:	4b23      	ldr	r3, [pc, #140]	; (8002084 <HAL_GPIO_Init+0x304>)
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	43db      	mvns	r3, r3
 8002000:	69ba      	ldr	r2, [r7, #24]
 8002002:	4013      	ands	r3, r2
 8002004:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800200e:	2b00      	cmp	r3, #0
 8002010:	d003      	beq.n	800201a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002012:	69ba      	ldr	r2, [r7, #24]
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	4313      	orrs	r3, r2
 8002018:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800201a:	4a1a      	ldr	r2, [pc, #104]	; (8002084 <HAL_GPIO_Init+0x304>)
 800201c:	69bb      	ldr	r3, [r7, #24]
 800201e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002020:	4b18      	ldr	r3, [pc, #96]	; (8002084 <HAL_GPIO_Init+0x304>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002026:	693b      	ldr	r3, [r7, #16]
 8002028:	43db      	mvns	r3, r3
 800202a:	69ba      	ldr	r2, [r7, #24]
 800202c:	4013      	ands	r3, r2
 800202e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002038:	2b00      	cmp	r3, #0
 800203a:	d003      	beq.n	8002044 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800203c:	69ba      	ldr	r2, [r7, #24]
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	4313      	orrs	r3, r2
 8002042:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002044:	4a0f      	ldr	r2, [pc, #60]	; (8002084 <HAL_GPIO_Init+0x304>)
 8002046:	69bb      	ldr	r3, [r7, #24]
 8002048:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800204a:	69fb      	ldr	r3, [r7, #28]
 800204c:	3301      	adds	r3, #1
 800204e:	61fb      	str	r3, [r7, #28]
 8002050:	69fb      	ldr	r3, [r7, #28]
 8002052:	2b0f      	cmp	r3, #15
 8002054:	f67f aea2 	bls.w	8001d9c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002058:	bf00      	nop
 800205a:	bf00      	nop
 800205c:	3724      	adds	r7, #36	; 0x24
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	40023800 	.word	0x40023800
 800206c:	40013800 	.word	0x40013800
 8002070:	40020000 	.word	0x40020000
 8002074:	40020400 	.word	0x40020400
 8002078:	40020800 	.word	0x40020800
 800207c:	40020c00 	.word	0x40020c00
 8002080:	40021000 	.word	0x40021000
 8002084:	40013c00 	.word	0x40013c00

08002088 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002088:	b480      	push	{r7}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	460b      	mov	r3, r1
 8002092:	807b      	strh	r3, [r7, #2]
 8002094:	4613      	mov	r3, r2
 8002096:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002098:	787b      	ldrb	r3, [r7, #1]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d003      	beq.n	80020a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800209e:	887a      	ldrh	r2, [r7, #2]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80020a4:	e003      	b.n	80020ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80020a6:	887b      	ldrh	r3, [r7, #2]
 80020a8:	041a      	lsls	r2, r3, #16
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	619a      	str	r2, [r3, #24]
}
 80020ae:	bf00      	nop
 80020b0:	370c      	adds	r7, #12
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr
	...

080020bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b086      	sub	sp, #24
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d101      	bne.n	80020ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020ca:	2301      	movs	r3, #1
 80020cc:	e267      	b.n	800259e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 0301 	and.w	r3, r3, #1
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d075      	beq.n	80021c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80020da:	4b88      	ldr	r3, [pc, #544]	; (80022fc <HAL_RCC_OscConfig+0x240>)
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	f003 030c 	and.w	r3, r3, #12
 80020e2:	2b04      	cmp	r3, #4
 80020e4:	d00c      	beq.n	8002100 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020e6:	4b85      	ldr	r3, [pc, #532]	; (80022fc <HAL_RCC_OscConfig+0x240>)
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80020ee:	2b08      	cmp	r3, #8
 80020f0:	d112      	bne.n	8002118 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020f2:	4b82      	ldr	r3, [pc, #520]	; (80022fc <HAL_RCC_OscConfig+0x240>)
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80020fe:	d10b      	bne.n	8002118 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002100:	4b7e      	ldr	r3, [pc, #504]	; (80022fc <HAL_RCC_OscConfig+0x240>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002108:	2b00      	cmp	r3, #0
 800210a:	d05b      	beq.n	80021c4 <HAL_RCC_OscConfig+0x108>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d157      	bne.n	80021c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	e242      	b.n	800259e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002120:	d106      	bne.n	8002130 <HAL_RCC_OscConfig+0x74>
 8002122:	4b76      	ldr	r3, [pc, #472]	; (80022fc <HAL_RCC_OscConfig+0x240>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a75      	ldr	r2, [pc, #468]	; (80022fc <HAL_RCC_OscConfig+0x240>)
 8002128:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800212c:	6013      	str	r3, [r2, #0]
 800212e:	e01d      	b.n	800216c <HAL_RCC_OscConfig+0xb0>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002138:	d10c      	bne.n	8002154 <HAL_RCC_OscConfig+0x98>
 800213a:	4b70      	ldr	r3, [pc, #448]	; (80022fc <HAL_RCC_OscConfig+0x240>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a6f      	ldr	r2, [pc, #444]	; (80022fc <HAL_RCC_OscConfig+0x240>)
 8002140:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002144:	6013      	str	r3, [r2, #0]
 8002146:	4b6d      	ldr	r3, [pc, #436]	; (80022fc <HAL_RCC_OscConfig+0x240>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a6c      	ldr	r2, [pc, #432]	; (80022fc <HAL_RCC_OscConfig+0x240>)
 800214c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002150:	6013      	str	r3, [r2, #0]
 8002152:	e00b      	b.n	800216c <HAL_RCC_OscConfig+0xb0>
 8002154:	4b69      	ldr	r3, [pc, #420]	; (80022fc <HAL_RCC_OscConfig+0x240>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a68      	ldr	r2, [pc, #416]	; (80022fc <HAL_RCC_OscConfig+0x240>)
 800215a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800215e:	6013      	str	r3, [r2, #0]
 8002160:	4b66      	ldr	r3, [pc, #408]	; (80022fc <HAL_RCC_OscConfig+0x240>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a65      	ldr	r2, [pc, #404]	; (80022fc <HAL_RCC_OscConfig+0x240>)
 8002166:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800216a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d013      	beq.n	800219c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002174:	f7ff fc30 	bl	80019d8 <HAL_GetTick>
 8002178:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800217a:	e008      	b.n	800218e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800217c:	f7ff fc2c 	bl	80019d8 <HAL_GetTick>
 8002180:	4602      	mov	r2, r0
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	1ad3      	subs	r3, r2, r3
 8002186:	2b64      	cmp	r3, #100	; 0x64
 8002188:	d901      	bls.n	800218e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800218a:	2303      	movs	r3, #3
 800218c:	e207      	b.n	800259e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800218e:	4b5b      	ldr	r3, [pc, #364]	; (80022fc <HAL_RCC_OscConfig+0x240>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002196:	2b00      	cmp	r3, #0
 8002198:	d0f0      	beq.n	800217c <HAL_RCC_OscConfig+0xc0>
 800219a:	e014      	b.n	80021c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800219c:	f7ff fc1c 	bl	80019d8 <HAL_GetTick>
 80021a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021a2:	e008      	b.n	80021b6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021a4:	f7ff fc18 	bl	80019d8 <HAL_GetTick>
 80021a8:	4602      	mov	r2, r0
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	2b64      	cmp	r3, #100	; 0x64
 80021b0:	d901      	bls.n	80021b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80021b2:	2303      	movs	r3, #3
 80021b4:	e1f3      	b.n	800259e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021b6:	4b51      	ldr	r3, [pc, #324]	; (80022fc <HAL_RCC_OscConfig+0x240>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d1f0      	bne.n	80021a4 <HAL_RCC_OscConfig+0xe8>
 80021c2:	e000      	b.n	80021c6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f003 0302 	and.w	r3, r3, #2
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d063      	beq.n	800229a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80021d2:	4b4a      	ldr	r3, [pc, #296]	; (80022fc <HAL_RCC_OscConfig+0x240>)
 80021d4:	689b      	ldr	r3, [r3, #8]
 80021d6:	f003 030c 	and.w	r3, r3, #12
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d00b      	beq.n	80021f6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021de:	4b47      	ldr	r3, [pc, #284]	; (80022fc <HAL_RCC_OscConfig+0x240>)
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80021e6:	2b08      	cmp	r3, #8
 80021e8:	d11c      	bne.n	8002224 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021ea:	4b44      	ldr	r3, [pc, #272]	; (80022fc <HAL_RCC_OscConfig+0x240>)
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d116      	bne.n	8002224 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021f6:	4b41      	ldr	r3, [pc, #260]	; (80022fc <HAL_RCC_OscConfig+0x240>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f003 0302 	and.w	r3, r3, #2
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d005      	beq.n	800220e <HAL_RCC_OscConfig+0x152>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	68db      	ldr	r3, [r3, #12]
 8002206:	2b01      	cmp	r3, #1
 8002208:	d001      	beq.n	800220e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800220a:	2301      	movs	r3, #1
 800220c:	e1c7      	b.n	800259e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800220e:	4b3b      	ldr	r3, [pc, #236]	; (80022fc <HAL_RCC_OscConfig+0x240>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	691b      	ldr	r3, [r3, #16]
 800221a:	00db      	lsls	r3, r3, #3
 800221c:	4937      	ldr	r1, [pc, #220]	; (80022fc <HAL_RCC_OscConfig+0x240>)
 800221e:	4313      	orrs	r3, r2
 8002220:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002222:	e03a      	b.n	800229a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	68db      	ldr	r3, [r3, #12]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d020      	beq.n	800226e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800222c:	4b34      	ldr	r3, [pc, #208]	; (8002300 <HAL_RCC_OscConfig+0x244>)
 800222e:	2201      	movs	r2, #1
 8002230:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002232:	f7ff fbd1 	bl	80019d8 <HAL_GetTick>
 8002236:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002238:	e008      	b.n	800224c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800223a:	f7ff fbcd 	bl	80019d8 <HAL_GetTick>
 800223e:	4602      	mov	r2, r0
 8002240:	693b      	ldr	r3, [r7, #16]
 8002242:	1ad3      	subs	r3, r2, r3
 8002244:	2b02      	cmp	r3, #2
 8002246:	d901      	bls.n	800224c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002248:	2303      	movs	r3, #3
 800224a:	e1a8      	b.n	800259e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800224c:	4b2b      	ldr	r3, [pc, #172]	; (80022fc <HAL_RCC_OscConfig+0x240>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f003 0302 	and.w	r3, r3, #2
 8002254:	2b00      	cmp	r3, #0
 8002256:	d0f0      	beq.n	800223a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002258:	4b28      	ldr	r3, [pc, #160]	; (80022fc <HAL_RCC_OscConfig+0x240>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	691b      	ldr	r3, [r3, #16]
 8002264:	00db      	lsls	r3, r3, #3
 8002266:	4925      	ldr	r1, [pc, #148]	; (80022fc <HAL_RCC_OscConfig+0x240>)
 8002268:	4313      	orrs	r3, r2
 800226a:	600b      	str	r3, [r1, #0]
 800226c:	e015      	b.n	800229a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800226e:	4b24      	ldr	r3, [pc, #144]	; (8002300 <HAL_RCC_OscConfig+0x244>)
 8002270:	2200      	movs	r2, #0
 8002272:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002274:	f7ff fbb0 	bl	80019d8 <HAL_GetTick>
 8002278:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800227a:	e008      	b.n	800228e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800227c:	f7ff fbac 	bl	80019d8 <HAL_GetTick>
 8002280:	4602      	mov	r2, r0
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	2b02      	cmp	r3, #2
 8002288:	d901      	bls.n	800228e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800228a:	2303      	movs	r3, #3
 800228c:	e187      	b.n	800259e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800228e:	4b1b      	ldr	r3, [pc, #108]	; (80022fc <HAL_RCC_OscConfig+0x240>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f003 0302 	and.w	r3, r3, #2
 8002296:	2b00      	cmp	r3, #0
 8002298:	d1f0      	bne.n	800227c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 0308 	and.w	r3, r3, #8
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d036      	beq.n	8002314 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	695b      	ldr	r3, [r3, #20]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d016      	beq.n	80022dc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022ae:	4b15      	ldr	r3, [pc, #84]	; (8002304 <HAL_RCC_OscConfig+0x248>)
 80022b0:	2201      	movs	r2, #1
 80022b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022b4:	f7ff fb90 	bl	80019d8 <HAL_GetTick>
 80022b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022ba:	e008      	b.n	80022ce <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022bc:	f7ff fb8c 	bl	80019d8 <HAL_GetTick>
 80022c0:	4602      	mov	r2, r0
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	2b02      	cmp	r3, #2
 80022c8:	d901      	bls.n	80022ce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80022ca:	2303      	movs	r3, #3
 80022cc:	e167      	b.n	800259e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022ce:	4b0b      	ldr	r3, [pc, #44]	; (80022fc <HAL_RCC_OscConfig+0x240>)
 80022d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022d2:	f003 0302 	and.w	r3, r3, #2
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d0f0      	beq.n	80022bc <HAL_RCC_OscConfig+0x200>
 80022da:	e01b      	b.n	8002314 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022dc:	4b09      	ldr	r3, [pc, #36]	; (8002304 <HAL_RCC_OscConfig+0x248>)
 80022de:	2200      	movs	r2, #0
 80022e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022e2:	f7ff fb79 	bl	80019d8 <HAL_GetTick>
 80022e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022e8:	e00e      	b.n	8002308 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022ea:	f7ff fb75 	bl	80019d8 <HAL_GetTick>
 80022ee:	4602      	mov	r2, r0
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	2b02      	cmp	r3, #2
 80022f6:	d907      	bls.n	8002308 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80022f8:	2303      	movs	r3, #3
 80022fa:	e150      	b.n	800259e <HAL_RCC_OscConfig+0x4e2>
 80022fc:	40023800 	.word	0x40023800
 8002300:	42470000 	.word	0x42470000
 8002304:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002308:	4b88      	ldr	r3, [pc, #544]	; (800252c <HAL_RCC_OscConfig+0x470>)
 800230a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800230c:	f003 0302 	and.w	r3, r3, #2
 8002310:	2b00      	cmp	r3, #0
 8002312:	d1ea      	bne.n	80022ea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 0304 	and.w	r3, r3, #4
 800231c:	2b00      	cmp	r3, #0
 800231e:	f000 8097 	beq.w	8002450 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002322:	2300      	movs	r3, #0
 8002324:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002326:	4b81      	ldr	r3, [pc, #516]	; (800252c <HAL_RCC_OscConfig+0x470>)
 8002328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800232e:	2b00      	cmp	r3, #0
 8002330:	d10f      	bne.n	8002352 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002332:	2300      	movs	r3, #0
 8002334:	60bb      	str	r3, [r7, #8]
 8002336:	4b7d      	ldr	r3, [pc, #500]	; (800252c <HAL_RCC_OscConfig+0x470>)
 8002338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800233a:	4a7c      	ldr	r2, [pc, #496]	; (800252c <HAL_RCC_OscConfig+0x470>)
 800233c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002340:	6413      	str	r3, [r2, #64]	; 0x40
 8002342:	4b7a      	ldr	r3, [pc, #488]	; (800252c <HAL_RCC_OscConfig+0x470>)
 8002344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002346:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800234a:	60bb      	str	r3, [r7, #8]
 800234c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800234e:	2301      	movs	r3, #1
 8002350:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002352:	4b77      	ldr	r3, [pc, #476]	; (8002530 <HAL_RCC_OscConfig+0x474>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800235a:	2b00      	cmp	r3, #0
 800235c:	d118      	bne.n	8002390 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800235e:	4b74      	ldr	r3, [pc, #464]	; (8002530 <HAL_RCC_OscConfig+0x474>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a73      	ldr	r2, [pc, #460]	; (8002530 <HAL_RCC_OscConfig+0x474>)
 8002364:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002368:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800236a:	f7ff fb35 	bl	80019d8 <HAL_GetTick>
 800236e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002370:	e008      	b.n	8002384 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002372:	f7ff fb31 	bl	80019d8 <HAL_GetTick>
 8002376:	4602      	mov	r2, r0
 8002378:	693b      	ldr	r3, [r7, #16]
 800237a:	1ad3      	subs	r3, r2, r3
 800237c:	2b02      	cmp	r3, #2
 800237e:	d901      	bls.n	8002384 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002380:	2303      	movs	r3, #3
 8002382:	e10c      	b.n	800259e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002384:	4b6a      	ldr	r3, [pc, #424]	; (8002530 <HAL_RCC_OscConfig+0x474>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800238c:	2b00      	cmp	r3, #0
 800238e:	d0f0      	beq.n	8002372 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	2b01      	cmp	r3, #1
 8002396:	d106      	bne.n	80023a6 <HAL_RCC_OscConfig+0x2ea>
 8002398:	4b64      	ldr	r3, [pc, #400]	; (800252c <HAL_RCC_OscConfig+0x470>)
 800239a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800239c:	4a63      	ldr	r2, [pc, #396]	; (800252c <HAL_RCC_OscConfig+0x470>)
 800239e:	f043 0301 	orr.w	r3, r3, #1
 80023a2:	6713      	str	r3, [r2, #112]	; 0x70
 80023a4:	e01c      	b.n	80023e0 <HAL_RCC_OscConfig+0x324>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	2b05      	cmp	r3, #5
 80023ac:	d10c      	bne.n	80023c8 <HAL_RCC_OscConfig+0x30c>
 80023ae:	4b5f      	ldr	r3, [pc, #380]	; (800252c <HAL_RCC_OscConfig+0x470>)
 80023b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023b2:	4a5e      	ldr	r2, [pc, #376]	; (800252c <HAL_RCC_OscConfig+0x470>)
 80023b4:	f043 0304 	orr.w	r3, r3, #4
 80023b8:	6713      	str	r3, [r2, #112]	; 0x70
 80023ba:	4b5c      	ldr	r3, [pc, #368]	; (800252c <HAL_RCC_OscConfig+0x470>)
 80023bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023be:	4a5b      	ldr	r2, [pc, #364]	; (800252c <HAL_RCC_OscConfig+0x470>)
 80023c0:	f043 0301 	orr.w	r3, r3, #1
 80023c4:	6713      	str	r3, [r2, #112]	; 0x70
 80023c6:	e00b      	b.n	80023e0 <HAL_RCC_OscConfig+0x324>
 80023c8:	4b58      	ldr	r3, [pc, #352]	; (800252c <HAL_RCC_OscConfig+0x470>)
 80023ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023cc:	4a57      	ldr	r2, [pc, #348]	; (800252c <HAL_RCC_OscConfig+0x470>)
 80023ce:	f023 0301 	bic.w	r3, r3, #1
 80023d2:	6713      	str	r3, [r2, #112]	; 0x70
 80023d4:	4b55      	ldr	r3, [pc, #340]	; (800252c <HAL_RCC_OscConfig+0x470>)
 80023d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023d8:	4a54      	ldr	r2, [pc, #336]	; (800252c <HAL_RCC_OscConfig+0x470>)
 80023da:	f023 0304 	bic.w	r3, r3, #4
 80023de:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d015      	beq.n	8002414 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023e8:	f7ff faf6 	bl	80019d8 <HAL_GetTick>
 80023ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023ee:	e00a      	b.n	8002406 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023f0:	f7ff faf2 	bl	80019d8 <HAL_GetTick>
 80023f4:	4602      	mov	r2, r0
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80023fe:	4293      	cmp	r3, r2
 8002400:	d901      	bls.n	8002406 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002402:	2303      	movs	r3, #3
 8002404:	e0cb      	b.n	800259e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002406:	4b49      	ldr	r3, [pc, #292]	; (800252c <HAL_RCC_OscConfig+0x470>)
 8002408:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800240a:	f003 0302 	and.w	r3, r3, #2
 800240e:	2b00      	cmp	r3, #0
 8002410:	d0ee      	beq.n	80023f0 <HAL_RCC_OscConfig+0x334>
 8002412:	e014      	b.n	800243e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002414:	f7ff fae0 	bl	80019d8 <HAL_GetTick>
 8002418:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800241a:	e00a      	b.n	8002432 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800241c:	f7ff fadc 	bl	80019d8 <HAL_GetTick>
 8002420:	4602      	mov	r2, r0
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	1ad3      	subs	r3, r2, r3
 8002426:	f241 3288 	movw	r2, #5000	; 0x1388
 800242a:	4293      	cmp	r3, r2
 800242c:	d901      	bls.n	8002432 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800242e:	2303      	movs	r3, #3
 8002430:	e0b5      	b.n	800259e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002432:	4b3e      	ldr	r3, [pc, #248]	; (800252c <HAL_RCC_OscConfig+0x470>)
 8002434:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002436:	f003 0302 	and.w	r3, r3, #2
 800243a:	2b00      	cmp	r3, #0
 800243c:	d1ee      	bne.n	800241c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800243e:	7dfb      	ldrb	r3, [r7, #23]
 8002440:	2b01      	cmp	r3, #1
 8002442:	d105      	bne.n	8002450 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002444:	4b39      	ldr	r3, [pc, #228]	; (800252c <HAL_RCC_OscConfig+0x470>)
 8002446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002448:	4a38      	ldr	r2, [pc, #224]	; (800252c <HAL_RCC_OscConfig+0x470>)
 800244a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800244e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	699b      	ldr	r3, [r3, #24]
 8002454:	2b00      	cmp	r3, #0
 8002456:	f000 80a1 	beq.w	800259c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800245a:	4b34      	ldr	r3, [pc, #208]	; (800252c <HAL_RCC_OscConfig+0x470>)
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	f003 030c 	and.w	r3, r3, #12
 8002462:	2b08      	cmp	r3, #8
 8002464:	d05c      	beq.n	8002520 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	699b      	ldr	r3, [r3, #24]
 800246a:	2b02      	cmp	r3, #2
 800246c:	d141      	bne.n	80024f2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800246e:	4b31      	ldr	r3, [pc, #196]	; (8002534 <HAL_RCC_OscConfig+0x478>)
 8002470:	2200      	movs	r2, #0
 8002472:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002474:	f7ff fab0 	bl	80019d8 <HAL_GetTick>
 8002478:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800247a:	e008      	b.n	800248e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800247c:	f7ff faac 	bl	80019d8 <HAL_GetTick>
 8002480:	4602      	mov	r2, r0
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	2b02      	cmp	r3, #2
 8002488:	d901      	bls.n	800248e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800248a:	2303      	movs	r3, #3
 800248c:	e087      	b.n	800259e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800248e:	4b27      	ldr	r3, [pc, #156]	; (800252c <HAL_RCC_OscConfig+0x470>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002496:	2b00      	cmp	r3, #0
 8002498:	d1f0      	bne.n	800247c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	69da      	ldr	r2, [r3, #28]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6a1b      	ldr	r3, [r3, #32]
 80024a2:	431a      	orrs	r2, r3
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024a8:	019b      	lsls	r3, r3, #6
 80024aa:	431a      	orrs	r2, r3
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024b0:	085b      	lsrs	r3, r3, #1
 80024b2:	3b01      	subs	r3, #1
 80024b4:	041b      	lsls	r3, r3, #16
 80024b6:	431a      	orrs	r2, r3
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024bc:	061b      	lsls	r3, r3, #24
 80024be:	491b      	ldr	r1, [pc, #108]	; (800252c <HAL_RCC_OscConfig+0x470>)
 80024c0:	4313      	orrs	r3, r2
 80024c2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024c4:	4b1b      	ldr	r3, [pc, #108]	; (8002534 <HAL_RCC_OscConfig+0x478>)
 80024c6:	2201      	movs	r2, #1
 80024c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024ca:	f7ff fa85 	bl	80019d8 <HAL_GetTick>
 80024ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024d0:	e008      	b.n	80024e4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024d2:	f7ff fa81 	bl	80019d8 <HAL_GetTick>
 80024d6:	4602      	mov	r2, r0
 80024d8:	693b      	ldr	r3, [r7, #16]
 80024da:	1ad3      	subs	r3, r2, r3
 80024dc:	2b02      	cmp	r3, #2
 80024de:	d901      	bls.n	80024e4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80024e0:	2303      	movs	r3, #3
 80024e2:	e05c      	b.n	800259e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024e4:	4b11      	ldr	r3, [pc, #68]	; (800252c <HAL_RCC_OscConfig+0x470>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d0f0      	beq.n	80024d2 <HAL_RCC_OscConfig+0x416>
 80024f0:	e054      	b.n	800259c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024f2:	4b10      	ldr	r3, [pc, #64]	; (8002534 <HAL_RCC_OscConfig+0x478>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024f8:	f7ff fa6e 	bl	80019d8 <HAL_GetTick>
 80024fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024fe:	e008      	b.n	8002512 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002500:	f7ff fa6a 	bl	80019d8 <HAL_GetTick>
 8002504:	4602      	mov	r2, r0
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	1ad3      	subs	r3, r2, r3
 800250a:	2b02      	cmp	r3, #2
 800250c:	d901      	bls.n	8002512 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800250e:	2303      	movs	r3, #3
 8002510:	e045      	b.n	800259e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002512:	4b06      	ldr	r3, [pc, #24]	; (800252c <HAL_RCC_OscConfig+0x470>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800251a:	2b00      	cmp	r3, #0
 800251c:	d1f0      	bne.n	8002500 <HAL_RCC_OscConfig+0x444>
 800251e:	e03d      	b.n	800259c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	699b      	ldr	r3, [r3, #24]
 8002524:	2b01      	cmp	r3, #1
 8002526:	d107      	bne.n	8002538 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	e038      	b.n	800259e <HAL_RCC_OscConfig+0x4e2>
 800252c:	40023800 	.word	0x40023800
 8002530:	40007000 	.word	0x40007000
 8002534:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002538:	4b1b      	ldr	r3, [pc, #108]	; (80025a8 <HAL_RCC_OscConfig+0x4ec>)
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	699b      	ldr	r3, [r3, #24]
 8002542:	2b01      	cmp	r3, #1
 8002544:	d028      	beq.n	8002598 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002550:	429a      	cmp	r2, r3
 8002552:	d121      	bne.n	8002598 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800255e:	429a      	cmp	r2, r3
 8002560:	d11a      	bne.n	8002598 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002562:	68fa      	ldr	r2, [r7, #12]
 8002564:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002568:	4013      	ands	r3, r2
 800256a:	687a      	ldr	r2, [r7, #4]
 800256c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800256e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002570:	4293      	cmp	r3, r2
 8002572:	d111      	bne.n	8002598 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800257e:	085b      	lsrs	r3, r3, #1
 8002580:	3b01      	subs	r3, #1
 8002582:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002584:	429a      	cmp	r2, r3
 8002586:	d107      	bne.n	8002598 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002592:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002594:	429a      	cmp	r2, r3
 8002596:	d001      	beq.n	800259c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002598:	2301      	movs	r3, #1
 800259a:	e000      	b.n	800259e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800259c:	2300      	movs	r3, #0
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3718      	adds	r7, #24
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	40023800 	.word	0x40023800

080025ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b084      	sub	sp, #16
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
 80025b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d101      	bne.n	80025c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	e0cc      	b.n	800275a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80025c0:	4b68      	ldr	r3, [pc, #416]	; (8002764 <HAL_RCC_ClockConfig+0x1b8>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 0307 	and.w	r3, r3, #7
 80025c8:	683a      	ldr	r2, [r7, #0]
 80025ca:	429a      	cmp	r2, r3
 80025cc:	d90c      	bls.n	80025e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025ce:	4b65      	ldr	r3, [pc, #404]	; (8002764 <HAL_RCC_ClockConfig+0x1b8>)
 80025d0:	683a      	ldr	r2, [r7, #0]
 80025d2:	b2d2      	uxtb	r2, r2
 80025d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025d6:	4b63      	ldr	r3, [pc, #396]	; (8002764 <HAL_RCC_ClockConfig+0x1b8>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f003 0307 	and.w	r3, r3, #7
 80025de:	683a      	ldr	r2, [r7, #0]
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d001      	beq.n	80025e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80025e4:	2301      	movs	r3, #1
 80025e6:	e0b8      	b.n	800275a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f003 0302 	and.w	r3, r3, #2
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d020      	beq.n	8002636 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f003 0304 	and.w	r3, r3, #4
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d005      	beq.n	800260c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002600:	4b59      	ldr	r3, [pc, #356]	; (8002768 <HAL_RCC_ClockConfig+0x1bc>)
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	4a58      	ldr	r2, [pc, #352]	; (8002768 <HAL_RCC_ClockConfig+0x1bc>)
 8002606:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800260a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 0308 	and.w	r3, r3, #8
 8002614:	2b00      	cmp	r3, #0
 8002616:	d005      	beq.n	8002624 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002618:	4b53      	ldr	r3, [pc, #332]	; (8002768 <HAL_RCC_ClockConfig+0x1bc>)
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	4a52      	ldr	r2, [pc, #328]	; (8002768 <HAL_RCC_ClockConfig+0x1bc>)
 800261e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002622:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002624:	4b50      	ldr	r3, [pc, #320]	; (8002768 <HAL_RCC_ClockConfig+0x1bc>)
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	494d      	ldr	r1, [pc, #308]	; (8002768 <HAL_RCC_ClockConfig+0x1bc>)
 8002632:	4313      	orrs	r3, r2
 8002634:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f003 0301 	and.w	r3, r3, #1
 800263e:	2b00      	cmp	r3, #0
 8002640:	d044      	beq.n	80026cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	2b01      	cmp	r3, #1
 8002648:	d107      	bne.n	800265a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800264a:	4b47      	ldr	r3, [pc, #284]	; (8002768 <HAL_RCC_ClockConfig+0x1bc>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002652:	2b00      	cmp	r3, #0
 8002654:	d119      	bne.n	800268a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	e07f      	b.n	800275a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	2b02      	cmp	r3, #2
 8002660:	d003      	beq.n	800266a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002666:	2b03      	cmp	r3, #3
 8002668:	d107      	bne.n	800267a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800266a:	4b3f      	ldr	r3, [pc, #252]	; (8002768 <HAL_RCC_ClockConfig+0x1bc>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002672:	2b00      	cmp	r3, #0
 8002674:	d109      	bne.n	800268a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e06f      	b.n	800275a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800267a:	4b3b      	ldr	r3, [pc, #236]	; (8002768 <HAL_RCC_ClockConfig+0x1bc>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f003 0302 	and.w	r3, r3, #2
 8002682:	2b00      	cmp	r3, #0
 8002684:	d101      	bne.n	800268a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e067      	b.n	800275a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800268a:	4b37      	ldr	r3, [pc, #220]	; (8002768 <HAL_RCC_ClockConfig+0x1bc>)
 800268c:	689b      	ldr	r3, [r3, #8]
 800268e:	f023 0203 	bic.w	r2, r3, #3
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	4934      	ldr	r1, [pc, #208]	; (8002768 <HAL_RCC_ClockConfig+0x1bc>)
 8002698:	4313      	orrs	r3, r2
 800269a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800269c:	f7ff f99c 	bl	80019d8 <HAL_GetTick>
 80026a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026a2:	e00a      	b.n	80026ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026a4:	f7ff f998 	bl	80019d8 <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d901      	bls.n	80026ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e04f      	b.n	800275a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026ba:	4b2b      	ldr	r3, [pc, #172]	; (8002768 <HAL_RCC_ClockConfig+0x1bc>)
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	f003 020c 	and.w	r2, r3, #12
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	009b      	lsls	r3, r3, #2
 80026c8:	429a      	cmp	r2, r3
 80026ca:	d1eb      	bne.n	80026a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80026cc:	4b25      	ldr	r3, [pc, #148]	; (8002764 <HAL_RCC_ClockConfig+0x1b8>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f003 0307 	and.w	r3, r3, #7
 80026d4:	683a      	ldr	r2, [r7, #0]
 80026d6:	429a      	cmp	r2, r3
 80026d8:	d20c      	bcs.n	80026f4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026da:	4b22      	ldr	r3, [pc, #136]	; (8002764 <HAL_RCC_ClockConfig+0x1b8>)
 80026dc:	683a      	ldr	r2, [r7, #0]
 80026de:	b2d2      	uxtb	r2, r2
 80026e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026e2:	4b20      	ldr	r3, [pc, #128]	; (8002764 <HAL_RCC_ClockConfig+0x1b8>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 0307 	and.w	r3, r3, #7
 80026ea:	683a      	ldr	r2, [r7, #0]
 80026ec:	429a      	cmp	r2, r3
 80026ee:	d001      	beq.n	80026f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	e032      	b.n	800275a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f003 0304 	and.w	r3, r3, #4
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d008      	beq.n	8002712 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002700:	4b19      	ldr	r3, [pc, #100]	; (8002768 <HAL_RCC_ClockConfig+0x1bc>)
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	4916      	ldr	r1, [pc, #88]	; (8002768 <HAL_RCC_ClockConfig+0x1bc>)
 800270e:	4313      	orrs	r3, r2
 8002710:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 0308 	and.w	r3, r3, #8
 800271a:	2b00      	cmp	r3, #0
 800271c:	d009      	beq.n	8002732 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800271e:	4b12      	ldr	r3, [pc, #72]	; (8002768 <HAL_RCC_ClockConfig+0x1bc>)
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	691b      	ldr	r3, [r3, #16]
 800272a:	00db      	lsls	r3, r3, #3
 800272c:	490e      	ldr	r1, [pc, #56]	; (8002768 <HAL_RCC_ClockConfig+0x1bc>)
 800272e:	4313      	orrs	r3, r2
 8002730:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002732:	f000 f821 	bl	8002778 <HAL_RCC_GetSysClockFreq>
 8002736:	4602      	mov	r2, r0
 8002738:	4b0b      	ldr	r3, [pc, #44]	; (8002768 <HAL_RCC_ClockConfig+0x1bc>)
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	091b      	lsrs	r3, r3, #4
 800273e:	f003 030f 	and.w	r3, r3, #15
 8002742:	490a      	ldr	r1, [pc, #40]	; (800276c <HAL_RCC_ClockConfig+0x1c0>)
 8002744:	5ccb      	ldrb	r3, [r1, r3]
 8002746:	fa22 f303 	lsr.w	r3, r2, r3
 800274a:	4a09      	ldr	r2, [pc, #36]	; (8002770 <HAL_RCC_ClockConfig+0x1c4>)
 800274c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800274e:	4b09      	ldr	r3, [pc, #36]	; (8002774 <HAL_RCC_ClockConfig+0x1c8>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4618      	mov	r0, r3
 8002754:	f7ff f8fc 	bl	8001950 <HAL_InitTick>

  return HAL_OK;
 8002758:	2300      	movs	r3, #0
}
 800275a:	4618      	mov	r0, r3
 800275c:	3710      	adds	r7, #16
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	40023c00 	.word	0x40023c00
 8002768:	40023800 	.word	0x40023800
 800276c:	080095b0 	.word	0x080095b0
 8002770:	20000000 	.word	0x20000000
 8002774:	20000004 	.word	0x20000004

08002778 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002778:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800277c:	b090      	sub	sp, #64	; 0x40
 800277e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002780:	2300      	movs	r3, #0
 8002782:	637b      	str	r3, [r7, #52]	; 0x34
 8002784:	2300      	movs	r3, #0
 8002786:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002788:	2300      	movs	r3, #0
 800278a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800278c:	2300      	movs	r3, #0
 800278e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002790:	4b59      	ldr	r3, [pc, #356]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	f003 030c 	and.w	r3, r3, #12
 8002798:	2b08      	cmp	r3, #8
 800279a:	d00d      	beq.n	80027b8 <HAL_RCC_GetSysClockFreq+0x40>
 800279c:	2b08      	cmp	r3, #8
 800279e:	f200 80a1 	bhi.w	80028e4 <HAL_RCC_GetSysClockFreq+0x16c>
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d002      	beq.n	80027ac <HAL_RCC_GetSysClockFreq+0x34>
 80027a6:	2b04      	cmp	r3, #4
 80027a8:	d003      	beq.n	80027b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80027aa:	e09b      	b.n	80028e4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80027ac:	4b53      	ldr	r3, [pc, #332]	; (80028fc <HAL_RCC_GetSysClockFreq+0x184>)
 80027ae:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80027b0:	e09b      	b.n	80028ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80027b2:	4b53      	ldr	r3, [pc, #332]	; (8002900 <HAL_RCC_GetSysClockFreq+0x188>)
 80027b4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80027b6:	e098      	b.n	80028ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80027b8:	4b4f      	ldr	r3, [pc, #316]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80027c0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80027c2:	4b4d      	ldr	r3, [pc, #308]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d028      	beq.n	8002820 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027ce:	4b4a      	ldr	r3, [pc, #296]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	099b      	lsrs	r3, r3, #6
 80027d4:	2200      	movs	r2, #0
 80027d6:	623b      	str	r3, [r7, #32]
 80027d8:	627a      	str	r2, [r7, #36]	; 0x24
 80027da:	6a3b      	ldr	r3, [r7, #32]
 80027dc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80027e0:	2100      	movs	r1, #0
 80027e2:	4b47      	ldr	r3, [pc, #284]	; (8002900 <HAL_RCC_GetSysClockFreq+0x188>)
 80027e4:	fb03 f201 	mul.w	r2, r3, r1
 80027e8:	2300      	movs	r3, #0
 80027ea:	fb00 f303 	mul.w	r3, r0, r3
 80027ee:	4413      	add	r3, r2
 80027f0:	4a43      	ldr	r2, [pc, #268]	; (8002900 <HAL_RCC_GetSysClockFreq+0x188>)
 80027f2:	fba0 1202 	umull	r1, r2, r0, r2
 80027f6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80027f8:	460a      	mov	r2, r1
 80027fa:	62ba      	str	r2, [r7, #40]	; 0x28
 80027fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80027fe:	4413      	add	r3, r2
 8002800:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002802:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002804:	2200      	movs	r2, #0
 8002806:	61bb      	str	r3, [r7, #24]
 8002808:	61fa      	str	r2, [r7, #28]
 800280a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800280e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002812:	f7fe fa41 	bl	8000c98 <__aeabi_uldivmod>
 8002816:	4602      	mov	r2, r0
 8002818:	460b      	mov	r3, r1
 800281a:	4613      	mov	r3, r2
 800281c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800281e:	e053      	b.n	80028c8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002820:	4b35      	ldr	r3, [pc, #212]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	099b      	lsrs	r3, r3, #6
 8002826:	2200      	movs	r2, #0
 8002828:	613b      	str	r3, [r7, #16]
 800282a:	617a      	str	r2, [r7, #20]
 800282c:	693b      	ldr	r3, [r7, #16]
 800282e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002832:	f04f 0b00 	mov.w	fp, #0
 8002836:	4652      	mov	r2, sl
 8002838:	465b      	mov	r3, fp
 800283a:	f04f 0000 	mov.w	r0, #0
 800283e:	f04f 0100 	mov.w	r1, #0
 8002842:	0159      	lsls	r1, r3, #5
 8002844:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002848:	0150      	lsls	r0, r2, #5
 800284a:	4602      	mov	r2, r0
 800284c:	460b      	mov	r3, r1
 800284e:	ebb2 080a 	subs.w	r8, r2, sl
 8002852:	eb63 090b 	sbc.w	r9, r3, fp
 8002856:	f04f 0200 	mov.w	r2, #0
 800285a:	f04f 0300 	mov.w	r3, #0
 800285e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002862:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002866:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800286a:	ebb2 0408 	subs.w	r4, r2, r8
 800286e:	eb63 0509 	sbc.w	r5, r3, r9
 8002872:	f04f 0200 	mov.w	r2, #0
 8002876:	f04f 0300 	mov.w	r3, #0
 800287a:	00eb      	lsls	r3, r5, #3
 800287c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002880:	00e2      	lsls	r2, r4, #3
 8002882:	4614      	mov	r4, r2
 8002884:	461d      	mov	r5, r3
 8002886:	eb14 030a 	adds.w	r3, r4, sl
 800288a:	603b      	str	r3, [r7, #0]
 800288c:	eb45 030b 	adc.w	r3, r5, fp
 8002890:	607b      	str	r3, [r7, #4]
 8002892:	f04f 0200 	mov.w	r2, #0
 8002896:	f04f 0300 	mov.w	r3, #0
 800289a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800289e:	4629      	mov	r1, r5
 80028a0:	028b      	lsls	r3, r1, #10
 80028a2:	4621      	mov	r1, r4
 80028a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80028a8:	4621      	mov	r1, r4
 80028aa:	028a      	lsls	r2, r1, #10
 80028ac:	4610      	mov	r0, r2
 80028ae:	4619      	mov	r1, r3
 80028b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028b2:	2200      	movs	r2, #0
 80028b4:	60bb      	str	r3, [r7, #8]
 80028b6:	60fa      	str	r2, [r7, #12]
 80028b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80028bc:	f7fe f9ec 	bl	8000c98 <__aeabi_uldivmod>
 80028c0:	4602      	mov	r2, r0
 80028c2:	460b      	mov	r3, r1
 80028c4:	4613      	mov	r3, r2
 80028c6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80028c8:	4b0b      	ldr	r3, [pc, #44]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	0c1b      	lsrs	r3, r3, #16
 80028ce:	f003 0303 	and.w	r3, r3, #3
 80028d2:	3301      	adds	r3, #1
 80028d4:	005b      	lsls	r3, r3, #1
 80028d6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80028d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80028da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80028e0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80028e2:	e002      	b.n	80028ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80028e4:	4b05      	ldr	r3, [pc, #20]	; (80028fc <HAL_RCC_GetSysClockFreq+0x184>)
 80028e6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80028e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3740      	adds	r7, #64	; 0x40
 80028f0:	46bd      	mov	sp, r7
 80028f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80028f6:	bf00      	nop
 80028f8:	40023800 	.word	0x40023800
 80028fc:	00f42400 	.word	0x00f42400
 8002900:	017d7840 	.word	0x017d7840

08002904 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002904:	b480      	push	{r7}
 8002906:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002908:	4b03      	ldr	r3, [pc, #12]	; (8002918 <HAL_RCC_GetHCLKFreq+0x14>)
 800290a:	681b      	ldr	r3, [r3, #0]
}
 800290c:	4618      	mov	r0, r3
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr
 8002916:	bf00      	nop
 8002918:	20000000 	.word	0x20000000

0800291c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002920:	f7ff fff0 	bl	8002904 <HAL_RCC_GetHCLKFreq>
 8002924:	4602      	mov	r2, r0
 8002926:	4b05      	ldr	r3, [pc, #20]	; (800293c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	0a9b      	lsrs	r3, r3, #10
 800292c:	f003 0307 	and.w	r3, r3, #7
 8002930:	4903      	ldr	r1, [pc, #12]	; (8002940 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002932:	5ccb      	ldrb	r3, [r1, r3]
 8002934:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002938:	4618      	mov	r0, r3
 800293a:	bd80      	pop	{r7, pc}
 800293c:	40023800 	.word	0x40023800
 8002940:	080095c0 	.word	0x080095c0

08002944 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002948:	f7ff ffdc 	bl	8002904 <HAL_RCC_GetHCLKFreq>
 800294c:	4602      	mov	r2, r0
 800294e:	4b05      	ldr	r3, [pc, #20]	; (8002964 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	0b5b      	lsrs	r3, r3, #13
 8002954:	f003 0307 	and.w	r3, r3, #7
 8002958:	4903      	ldr	r1, [pc, #12]	; (8002968 <HAL_RCC_GetPCLK2Freq+0x24>)
 800295a:	5ccb      	ldrb	r3, [r1, r3]
 800295c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002960:	4618      	mov	r0, r3
 8002962:	bd80      	pop	{r7, pc}
 8002964:	40023800 	.word	0x40023800
 8002968:	080095c0 	.word	0x080095c0

0800296c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b082      	sub	sp, #8
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d101      	bne.n	800297e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	e041      	b.n	8002a02 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002984:	b2db      	uxtb	r3, r3
 8002986:	2b00      	cmp	r3, #0
 8002988:	d106      	bne.n	8002998 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2200      	movs	r2, #0
 800298e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f7fe fc50 	bl	8001238 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2202      	movs	r2, #2
 800299c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	3304      	adds	r3, #4
 80029a8:	4619      	mov	r1, r3
 80029aa:	4610      	mov	r0, r2
 80029ac:	f000 fc3e 	bl	800322c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2201      	movs	r2, #1
 80029b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2201      	movs	r2, #1
 80029bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2201      	movs	r2, #1
 80029c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2201      	movs	r2, #1
 80029cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2201      	movs	r2, #1
 80029d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2201      	movs	r2, #1
 80029dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2201      	movs	r2, #1
 80029e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2201      	movs	r2, #1
 80029ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2201      	movs	r2, #1
 80029f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2201      	movs	r2, #1
 80029fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a00:	2300      	movs	r3, #0
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3708      	adds	r7, #8
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
	...

08002a0c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b085      	sub	sp, #20
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a1a:	b2db      	uxtb	r3, r3
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d001      	beq.n	8002a24 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	e03c      	b.n	8002a9e <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2202      	movs	r2, #2
 8002a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a1e      	ldr	r2, [pc, #120]	; (8002aac <HAL_TIM_Base_Start+0xa0>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d018      	beq.n	8002a68 <HAL_TIM_Base_Start+0x5c>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a3e:	d013      	beq.n	8002a68 <HAL_TIM_Base_Start+0x5c>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a1a      	ldr	r2, [pc, #104]	; (8002ab0 <HAL_TIM_Base_Start+0xa4>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d00e      	beq.n	8002a68 <HAL_TIM_Base_Start+0x5c>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a19      	ldr	r2, [pc, #100]	; (8002ab4 <HAL_TIM_Base_Start+0xa8>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d009      	beq.n	8002a68 <HAL_TIM_Base_Start+0x5c>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a17      	ldr	r2, [pc, #92]	; (8002ab8 <HAL_TIM_Base_Start+0xac>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d004      	beq.n	8002a68 <HAL_TIM_Base_Start+0x5c>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a16      	ldr	r2, [pc, #88]	; (8002abc <HAL_TIM_Base_Start+0xb0>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d111      	bne.n	8002a8c <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	f003 0307 	and.w	r3, r3, #7
 8002a72:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	2b06      	cmp	r3, #6
 8002a78:	d010      	beq.n	8002a9c <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f042 0201 	orr.w	r2, r2, #1
 8002a88:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a8a:	e007      	b.n	8002a9c <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f042 0201 	orr.w	r2, r2, #1
 8002a9a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002a9c:	2300      	movs	r3, #0
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3714      	adds	r7, #20
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr
 8002aaa:	bf00      	nop
 8002aac:	40010000 	.word	0x40010000
 8002ab0:	40000400 	.word	0x40000400
 8002ab4:	40000800 	.word	0x40000800
 8002ab8:	40000c00 	.word	0x40000c00
 8002abc:	40014000 	.word	0x40014000

08002ac0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b082      	sub	sp, #8
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d101      	bne.n	8002ad2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e041      	b.n	8002b56 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d106      	bne.n	8002aec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002ae6:	6878      	ldr	r0, [r7, #4]
 8002ae8:	f000 f839 	bl	8002b5e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2202      	movs	r2, #2
 8002af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	3304      	adds	r3, #4
 8002afc:	4619      	mov	r1, r3
 8002afe:	4610      	mov	r0, r2
 8002b00:	f000 fb94 	bl	800322c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2201      	movs	r2, #1
 8002b08:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2201      	movs	r2, #1
 8002b10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2201      	movs	r2, #1
 8002b18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2201      	movs	r2, #1
 8002b20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2201      	movs	r2, #1
 8002b28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2201      	movs	r2, #1
 8002b38:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2201      	movs	r2, #1
 8002b48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2201      	movs	r2, #1
 8002b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b54:	2300      	movs	r3, #0
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3708      	adds	r7, #8
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}

08002b5e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002b5e:	b480      	push	{r7}
 8002b60:	b083      	sub	sp, #12
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002b66:	bf00      	nop
 8002b68:	370c      	adds	r7, #12
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr
	...

08002b74 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
 8002b7c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d109      	bne.n	8002b98 <HAL_TIM_PWM_Start+0x24>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	bf14      	ite	ne
 8002b90:	2301      	movne	r3, #1
 8002b92:	2300      	moveq	r3, #0
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	e022      	b.n	8002bde <HAL_TIM_PWM_Start+0x6a>
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	2b04      	cmp	r3, #4
 8002b9c:	d109      	bne.n	8002bb2 <HAL_TIM_PWM_Start+0x3e>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	bf14      	ite	ne
 8002baa:	2301      	movne	r3, #1
 8002bac:	2300      	moveq	r3, #0
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	e015      	b.n	8002bde <HAL_TIM_PWM_Start+0x6a>
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	2b08      	cmp	r3, #8
 8002bb6:	d109      	bne.n	8002bcc <HAL_TIM_PWM_Start+0x58>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	bf14      	ite	ne
 8002bc4:	2301      	movne	r3, #1
 8002bc6:	2300      	moveq	r3, #0
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	e008      	b.n	8002bde <HAL_TIM_PWM_Start+0x6a>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002bd2:	b2db      	uxtb	r3, r3
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	bf14      	ite	ne
 8002bd8:	2301      	movne	r3, #1
 8002bda:	2300      	moveq	r3, #0
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d001      	beq.n	8002be6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e068      	b.n	8002cb8 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d104      	bne.n	8002bf6 <HAL_TIM_PWM_Start+0x82>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2202      	movs	r2, #2
 8002bf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002bf4:	e013      	b.n	8002c1e <HAL_TIM_PWM_Start+0xaa>
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	2b04      	cmp	r3, #4
 8002bfa:	d104      	bne.n	8002c06 <HAL_TIM_PWM_Start+0x92>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2202      	movs	r2, #2
 8002c00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002c04:	e00b      	b.n	8002c1e <HAL_TIM_PWM_Start+0xaa>
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	2b08      	cmp	r3, #8
 8002c0a:	d104      	bne.n	8002c16 <HAL_TIM_PWM_Start+0xa2>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2202      	movs	r2, #2
 8002c10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002c14:	e003      	b.n	8002c1e <HAL_TIM_PWM_Start+0xaa>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2202      	movs	r2, #2
 8002c1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	2201      	movs	r2, #1
 8002c24:	6839      	ldr	r1, [r7, #0]
 8002c26:	4618      	mov	r0, r3
 8002c28:	f000 fdb2 	bl	8003790 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a23      	ldr	r2, [pc, #140]	; (8002cc0 <HAL_TIM_PWM_Start+0x14c>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d107      	bne.n	8002c46 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002c44:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a1d      	ldr	r2, [pc, #116]	; (8002cc0 <HAL_TIM_PWM_Start+0x14c>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d018      	beq.n	8002c82 <HAL_TIM_PWM_Start+0x10e>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c58:	d013      	beq.n	8002c82 <HAL_TIM_PWM_Start+0x10e>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a19      	ldr	r2, [pc, #100]	; (8002cc4 <HAL_TIM_PWM_Start+0x150>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d00e      	beq.n	8002c82 <HAL_TIM_PWM_Start+0x10e>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a17      	ldr	r2, [pc, #92]	; (8002cc8 <HAL_TIM_PWM_Start+0x154>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d009      	beq.n	8002c82 <HAL_TIM_PWM_Start+0x10e>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a16      	ldr	r2, [pc, #88]	; (8002ccc <HAL_TIM_PWM_Start+0x158>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d004      	beq.n	8002c82 <HAL_TIM_PWM_Start+0x10e>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a14      	ldr	r2, [pc, #80]	; (8002cd0 <HAL_TIM_PWM_Start+0x15c>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d111      	bne.n	8002ca6 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	f003 0307 	and.w	r3, r3, #7
 8002c8c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2b06      	cmp	r3, #6
 8002c92:	d010      	beq.n	8002cb6 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f042 0201 	orr.w	r2, r2, #1
 8002ca2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ca4:	e007      	b.n	8002cb6 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f042 0201 	orr.w	r2, r2, #1
 8002cb4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002cb6:	2300      	movs	r3, #0
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3710      	adds	r7, #16
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	40010000 	.word	0x40010000
 8002cc4:	40000400 	.word	0x40000400
 8002cc8:	40000800 	.word	0x40000800
 8002ccc:	40000c00 	.word	0x40000c00
 8002cd0:	40014000 	.word	0x40014000

08002cd4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b084      	sub	sp, #16
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	68db      	ldr	r3, [r3, #12]
 8002ce2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	691b      	ldr	r3, [r3, #16]
 8002cea:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	f003 0302 	and.w	r3, r3, #2
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d020      	beq.n	8002d38 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	f003 0302 	and.w	r3, r3, #2
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d01b      	beq.n	8002d38 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f06f 0202 	mvn.w	r2, #2
 8002d08:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	699b      	ldr	r3, [r3, #24]
 8002d16:	f003 0303 	and.w	r3, r3, #3
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d003      	beq.n	8002d26 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002d1e:	6878      	ldr	r0, [r7, #4]
 8002d20:	f000 fa65 	bl	80031ee <HAL_TIM_IC_CaptureCallback>
 8002d24:	e005      	b.n	8002d32 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	f000 fa57 	bl	80031da <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	f000 fa68 	bl	8003202 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2200      	movs	r2, #0
 8002d36:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	f003 0304 	and.w	r3, r3, #4
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d020      	beq.n	8002d84 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	f003 0304 	and.w	r3, r3, #4
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d01b      	beq.n	8002d84 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f06f 0204 	mvn.w	r2, #4
 8002d54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2202      	movs	r2, #2
 8002d5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	699b      	ldr	r3, [r3, #24]
 8002d62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d003      	beq.n	8002d72 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	f000 fa3f 	bl	80031ee <HAL_TIM_IC_CaptureCallback>
 8002d70:	e005      	b.n	8002d7e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f000 fa31 	bl	80031da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	f000 fa42 	bl	8003202 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2200      	movs	r2, #0
 8002d82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	f003 0308 	and.w	r3, r3, #8
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d020      	beq.n	8002dd0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	f003 0308 	and.w	r3, r3, #8
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d01b      	beq.n	8002dd0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f06f 0208 	mvn.w	r2, #8
 8002da0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2204      	movs	r2, #4
 8002da6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	69db      	ldr	r3, [r3, #28]
 8002dae:	f003 0303 	and.w	r3, r3, #3
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d003      	beq.n	8002dbe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	f000 fa19 	bl	80031ee <HAL_TIM_IC_CaptureCallback>
 8002dbc:	e005      	b.n	8002dca <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dbe:	6878      	ldr	r0, [r7, #4]
 8002dc0:	f000 fa0b 	bl	80031da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dc4:	6878      	ldr	r0, [r7, #4]
 8002dc6:	f000 fa1c 	bl	8003202 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	f003 0310 	and.w	r3, r3, #16
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d020      	beq.n	8002e1c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	f003 0310 	and.w	r3, r3, #16
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d01b      	beq.n	8002e1c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f06f 0210 	mvn.w	r2, #16
 8002dec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2208      	movs	r2, #8
 8002df2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	69db      	ldr	r3, [r3, #28]
 8002dfa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d003      	beq.n	8002e0a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	f000 f9f3 	bl	80031ee <HAL_TIM_IC_CaptureCallback>
 8002e08:	e005      	b.n	8002e16 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f000 f9e5 	bl	80031da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e10:	6878      	ldr	r0, [r7, #4]
 8002e12:	f000 f9f6 	bl	8003202 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	f003 0301 	and.w	r3, r3, #1
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d00c      	beq.n	8002e40 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	f003 0301 	and.w	r3, r3, #1
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d007      	beq.n	8002e40 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f06f 0201 	mvn.w	r2, #1
 8002e38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f000 f9c3 	bl	80031c6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d00c      	beq.n	8002e64 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d007      	beq.n	8002e64 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002e5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f000 fd34 	bl	80038cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d00c      	beq.n	8002e88 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d007      	beq.n	8002e88 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002e80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e82:	6878      	ldr	r0, [r7, #4]
 8002e84:	f000 f9c7 	bl	8003216 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	f003 0320 	and.w	r3, r3, #32
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d00c      	beq.n	8002eac <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	f003 0320 	and.w	r3, r3, #32
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d007      	beq.n	8002eac <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f06f 0220 	mvn.w	r2, #32
 8002ea4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	f000 fd06 	bl	80038b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002eac:	bf00      	nop
 8002eae:	3710      	adds	r7, #16
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}

08002eb4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b086      	sub	sp, #24
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	60f8      	str	r0, [r7, #12]
 8002ebc:	60b9      	str	r1, [r7, #8]
 8002ebe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	d101      	bne.n	8002ed2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002ece:	2302      	movs	r3, #2
 8002ed0:	e0ae      	b.n	8003030 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2b0c      	cmp	r3, #12
 8002ede:	f200 809f 	bhi.w	8003020 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002ee2:	a201      	add	r2, pc, #4	; (adr r2, 8002ee8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ee8:	08002f1d 	.word	0x08002f1d
 8002eec:	08003021 	.word	0x08003021
 8002ef0:	08003021 	.word	0x08003021
 8002ef4:	08003021 	.word	0x08003021
 8002ef8:	08002f5d 	.word	0x08002f5d
 8002efc:	08003021 	.word	0x08003021
 8002f00:	08003021 	.word	0x08003021
 8002f04:	08003021 	.word	0x08003021
 8002f08:	08002f9f 	.word	0x08002f9f
 8002f0c:	08003021 	.word	0x08003021
 8002f10:	08003021 	.word	0x08003021
 8002f14:	08003021 	.word	0x08003021
 8002f18:	08002fdf 	.word	0x08002fdf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	68b9      	ldr	r1, [r7, #8]
 8002f22:	4618      	mov	r0, r3
 8002f24:	f000 fa0e 	bl	8003344 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	699a      	ldr	r2, [r3, #24]
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f042 0208 	orr.w	r2, r2, #8
 8002f36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	699a      	ldr	r2, [r3, #24]
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f022 0204 	bic.w	r2, r2, #4
 8002f46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	6999      	ldr	r1, [r3, #24]
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	691a      	ldr	r2, [r3, #16]
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	430a      	orrs	r2, r1
 8002f58:	619a      	str	r2, [r3, #24]
      break;
 8002f5a:	e064      	b.n	8003026 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	68b9      	ldr	r1, [r7, #8]
 8002f62:	4618      	mov	r0, r3
 8002f64:	f000 fa54 	bl	8003410 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	699a      	ldr	r2, [r3, #24]
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	699a      	ldr	r2, [r3, #24]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	6999      	ldr	r1, [r3, #24]
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	691b      	ldr	r3, [r3, #16]
 8002f92:	021a      	lsls	r2, r3, #8
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	430a      	orrs	r2, r1
 8002f9a:	619a      	str	r2, [r3, #24]
      break;
 8002f9c:	e043      	b.n	8003026 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	68b9      	ldr	r1, [r7, #8]
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f000 fa9f 	bl	80034e8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	69da      	ldr	r2, [r3, #28]
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f042 0208 	orr.w	r2, r2, #8
 8002fb8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	69da      	ldr	r2, [r3, #28]
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f022 0204 	bic.w	r2, r2, #4
 8002fc8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	69d9      	ldr	r1, [r3, #28]
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	691a      	ldr	r2, [r3, #16]
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	430a      	orrs	r2, r1
 8002fda:	61da      	str	r2, [r3, #28]
      break;
 8002fdc:	e023      	b.n	8003026 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	68b9      	ldr	r1, [r7, #8]
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f000 fae9 	bl	80035bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	69da      	ldr	r2, [r3, #28]
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ff8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	69da      	ldr	r2, [r3, #28]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003008:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	69d9      	ldr	r1, [r3, #28]
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	691b      	ldr	r3, [r3, #16]
 8003014:	021a      	lsls	r2, r3, #8
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	430a      	orrs	r2, r1
 800301c:	61da      	str	r2, [r3, #28]
      break;
 800301e:	e002      	b.n	8003026 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	75fb      	strb	r3, [r7, #23]
      break;
 8003024:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2200      	movs	r2, #0
 800302a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800302e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003030:	4618      	mov	r0, r3
 8003032:	3718      	adds	r7, #24
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}

08003038 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b084      	sub	sp, #16
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
 8003040:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003042:	2300      	movs	r3, #0
 8003044:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800304c:	2b01      	cmp	r3, #1
 800304e:	d101      	bne.n	8003054 <HAL_TIM_ConfigClockSource+0x1c>
 8003050:	2302      	movs	r3, #2
 8003052:	e0b4      	b.n	80031be <HAL_TIM_ConfigClockSource+0x186>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2201      	movs	r2, #1
 8003058:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2202      	movs	r2, #2
 8003060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003072:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800307a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	68ba      	ldr	r2, [r7, #8]
 8003082:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800308c:	d03e      	beq.n	800310c <HAL_TIM_ConfigClockSource+0xd4>
 800308e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003092:	f200 8087 	bhi.w	80031a4 <HAL_TIM_ConfigClockSource+0x16c>
 8003096:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800309a:	f000 8086 	beq.w	80031aa <HAL_TIM_ConfigClockSource+0x172>
 800309e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030a2:	d87f      	bhi.n	80031a4 <HAL_TIM_ConfigClockSource+0x16c>
 80030a4:	2b70      	cmp	r3, #112	; 0x70
 80030a6:	d01a      	beq.n	80030de <HAL_TIM_ConfigClockSource+0xa6>
 80030a8:	2b70      	cmp	r3, #112	; 0x70
 80030aa:	d87b      	bhi.n	80031a4 <HAL_TIM_ConfigClockSource+0x16c>
 80030ac:	2b60      	cmp	r3, #96	; 0x60
 80030ae:	d050      	beq.n	8003152 <HAL_TIM_ConfigClockSource+0x11a>
 80030b0:	2b60      	cmp	r3, #96	; 0x60
 80030b2:	d877      	bhi.n	80031a4 <HAL_TIM_ConfigClockSource+0x16c>
 80030b4:	2b50      	cmp	r3, #80	; 0x50
 80030b6:	d03c      	beq.n	8003132 <HAL_TIM_ConfigClockSource+0xfa>
 80030b8:	2b50      	cmp	r3, #80	; 0x50
 80030ba:	d873      	bhi.n	80031a4 <HAL_TIM_ConfigClockSource+0x16c>
 80030bc:	2b40      	cmp	r3, #64	; 0x40
 80030be:	d058      	beq.n	8003172 <HAL_TIM_ConfigClockSource+0x13a>
 80030c0:	2b40      	cmp	r3, #64	; 0x40
 80030c2:	d86f      	bhi.n	80031a4 <HAL_TIM_ConfigClockSource+0x16c>
 80030c4:	2b30      	cmp	r3, #48	; 0x30
 80030c6:	d064      	beq.n	8003192 <HAL_TIM_ConfigClockSource+0x15a>
 80030c8:	2b30      	cmp	r3, #48	; 0x30
 80030ca:	d86b      	bhi.n	80031a4 <HAL_TIM_ConfigClockSource+0x16c>
 80030cc:	2b20      	cmp	r3, #32
 80030ce:	d060      	beq.n	8003192 <HAL_TIM_ConfigClockSource+0x15a>
 80030d0:	2b20      	cmp	r3, #32
 80030d2:	d867      	bhi.n	80031a4 <HAL_TIM_ConfigClockSource+0x16c>
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d05c      	beq.n	8003192 <HAL_TIM_ConfigClockSource+0x15a>
 80030d8:	2b10      	cmp	r3, #16
 80030da:	d05a      	beq.n	8003192 <HAL_TIM_ConfigClockSource+0x15a>
 80030dc:	e062      	b.n	80031a4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80030ee:	f000 fb2f 	bl	8003750 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003100:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	68ba      	ldr	r2, [r7, #8]
 8003108:	609a      	str	r2, [r3, #8]
      break;
 800310a:	e04f      	b.n	80031ac <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800311c:	f000 fb18 	bl	8003750 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	689a      	ldr	r2, [r3, #8]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800312e:	609a      	str	r2, [r3, #8]
      break;
 8003130:	e03c      	b.n	80031ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800313e:	461a      	mov	r2, r3
 8003140:	f000 fa8c 	bl	800365c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2150      	movs	r1, #80	; 0x50
 800314a:	4618      	mov	r0, r3
 800314c:	f000 fae5 	bl	800371a <TIM_ITRx_SetConfig>
      break;
 8003150:	e02c      	b.n	80031ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800315e:	461a      	mov	r2, r3
 8003160:	f000 faab 	bl	80036ba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	2160      	movs	r1, #96	; 0x60
 800316a:	4618      	mov	r0, r3
 800316c:	f000 fad5 	bl	800371a <TIM_ITRx_SetConfig>
      break;
 8003170:	e01c      	b.n	80031ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800317e:	461a      	mov	r2, r3
 8003180:	f000 fa6c 	bl	800365c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	2140      	movs	r1, #64	; 0x40
 800318a:	4618      	mov	r0, r3
 800318c:	f000 fac5 	bl	800371a <TIM_ITRx_SetConfig>
      break;
 8003190:	e00c      	b.n	80031ac <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4619      	mov	r1, r3
 800319c:	4610      	mov	r0, r2
 800319e:	f000 fabc 	bl	800371a <TIM_ITRx_SetConfig>
      break;
 80031a2:	e003      	b.n	80031ac <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	73fb      	strb	r3, [r7, #15]
      break;
 80031a8:	e000      	b.n	80031ac <HAL_TIM_ConfigClockSource+0x174>
      break;
 80031aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2201      	movs	r2, #1
 80031b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2200      	movs	r2, #0
 80031b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80031bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3710      	adds	r7, #16
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}

080031c6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80031c6:	b480      	push	{r7}
 80031c8:	b083      	sub	sp, #12
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80031ce:	bf00      	nop
 80031d0:	370c      	adds	r7, #12
 80031d2:	46bd      	mov	sp, r7
 80031d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d8:	4770      	bx	lr

080031da <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80031da:	b480      	push	{r7}
 80031dc:	b083      	sub	sp, #12
 80031de:	af00      	add	r7, sp, #0
 80031e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80031e2:	bf00      	nop
 80031e4:	370c      	adds	r7, #12
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr

080031ee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80031ee:	b480      	push	{r7}
 80031f0:	b083      	sub	sp, #12
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80031f6:	bf00      	nop
 80031f8:	370c      	adds	r7, #12
 80031fa:	46bd      	mov	sp, r7
 80031fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003200:	4770      	bx	lr

08003202 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003202:	b480      	push	{r7}
 8003204:	b083      	sub	sp, #12
 8003206:	af00      	add	r7, sp, #0
 8003208:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800320a:	bf00      	nop
 800320c:	370c      	adds	r7, #12
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr

08003216 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003216:	b480      	push	{r7}
 8003218:	b083      	sub	sp, #12
 800321a:	af00      	add	r7, sp, #0
 800321c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800321e:	bf00      	nop
 8003220:	370c      	adds	r7, #12
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr
	...

0800322c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800322c:	b480      	push	{r7}
 800322e:	b085      	sub	sp, #20
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
 8003234:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	4a3a      	ldr	r2, [pc, #232]	; (8003328 <TIM_Base_SetConfig+0xfc>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d00f      	beq.n	8003264 <TIM_Base_SetConfig+0x38>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800324a:	d00b      	beq.n	8003264 <TIM_Base_SetConfig+0x38>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	4a37      	ldr	r2, [pc, #220]	; (800332c <TIM_Base_SetConfig+0x100>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d007      	beq.n	8003264 <TIM_Base_SetConfig+0x38>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	4a36      	ldr	r2, [pc, #216]	; (8003330 <TIM_Base_SetConfig+0x104>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d003      	beq.n	8003264 <TIM_Base_SetConfig+0x38>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	4a35      	ldr	r2, [pc, #212]	; (8003334 <TIM_Base_SetConfig+0x108>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d108      	bne.n	8003276 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800326a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	68fa      	ldr	r2, [r7, #12]
 8003272:	4313      	orrs	r3, r2
 8003274:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	4a2b      	ldr	r2, [pc, #172]	; (8003328 <TIM_Base_SetConfig+0xfc>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d01b      	beq.n	80032b6 <TIM_Base_SetConfig+0x8a>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003284:	d017      	beq.n	80032b6 <TIM_Base_SetConfig+0x8a>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	4a28      	ldr	r2, [pc, #160]	; (800332c <TIM_Base_SetConfig+0x100>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d013      	beq.n	80032b6 <TIM_Base_SetConfig+0x8a>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	4a27      	ldr	r2, [pc, #156]	; (8003330 <TIM_Base_SetConfig+0x104>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d00f      	beq.n	80032b6 <TIM_Base_SetConfig+0x8a>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4a26      	ldr	r2, [pc, #152]	; (8003334 <TIM_Base_SetConfig+0x108>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d00b      	beq.n	80032b6 <TIM_Base_SetConfig+0x8a>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	4a25      	ldr	r2, [pc, #148]	; (8003338 <TIM_Base_SetConfig+0x10c>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d007      	beq.n	80032b6 <TIM_Base_SetConfig+0x8a>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	4a24      	ldr	r2, [pc, #144]	; (800333c <TIM_Base_SetConfig+0x110>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d003      	beq.n	80032b6 <TIM_Base_SetConfig+0x8a>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4a23      	ldr	r2, [pc, #140]	; (8003340 <TIM_Base_SetConfig+0x114>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d108      	bne.n	80032c8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	68db      	ldr	r3, [r3, #12]
 80032c2:	68fa      	ldr	r2, [r7, #12]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	695b      	ldr	r3, [r3, #20]
 80032d2:	4313      	orrs	r3, r2
 80032d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	68fa      	ldr	r2, [r7, #12]
 80032da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	689a      	ldr	r2, [r3, #8]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	4a0e      	ldr	r2, [pc, #56]	; (8003328 <TIM_Base_SetConfig+0xfc>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d103      	bne.n	80032fc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	691a      	ldr	r2, [r3, #16]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2201      	movs	r2, #1
 8003300:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	691b      	ldr	r3, [r3, #16]
 8003306:	f003 0301 	and.w	r3, r3, #1
 800330a:	2b01      	cmp	r3, #1
 800330c:	d105      	bne.n	800331a <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	691b      	ldr	r3, [r3, #16]
 8003312:	f023 0201 	bic.w	r2, r3, #1
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	611a      	str	r2, [r3, #16]
  }
}
 800331a:	bf00      	nop
 800331c:	3714      	adds	r7, #20
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr
 8003326:	bf00      	nop
 8003328:	40010000 	.word	0x40010000
 800332c:	40000400 	.word	0x40000400
 8003330:	40000800 	.word	0x40000800
 8003334:	40000c00 	.word	0x40000c00
 8003338:	40014000 	.word	0x40014000
 800333c:	40014400 	.word	0x40014400
 8003340:	40014800 	.word	0x40014800

08003344 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003344:	b480      	push	{r7}
 8003346:	b087      	sub	sp, #28
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6a1b      	ldr	r3, [r3, #32]
 8003352:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6a1b      	ldr	r3, [r3, #32]
 8003358:	f023 0201 	bic.w	r2, r3, #1
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	699b      	ldr	r3, [r3, #24]
 800336a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003372:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f023 0303 	bic.w	r3, r3, #3
 800337a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	68fa      	ldr	r2, [r7, #12]
 8003382:	4313      	orrs	r3, r2
 8003384:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	f023 0302 	bic.w	r3, r3, #2
 800338c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	689b      	ldr	r3, [r3, #8]
 8003392:	697a      	ldr	r2, [r7, #20]
 8003394:	4313      	orrs	r3, r2
 8003396:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	4a1c      	ldr	r2, [pc, #112]	; (800340c <TIM_OC1_SetConfig+0xc8>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d10c      	bne.n	80033ba <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	f023 0308 	bic.w	r3, r3, #8
 80033a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	68db      	ldr	r3, [r3, #12]
 80033ac:	697a      	ldr	r2, [r7, #20]
 80033ae:	4313      	orrs	r3, r2
 80033b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	f023 0304 	bic.w	r3, r3, #4
 80033b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	4a13      	ldr	r2, [pc, #76]	; (800340c <TIM_OC1_SetConfig+0xc8>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d111      	bne.n	80033e6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80033c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80033d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	695b      	ldr	r3, [r3, #20]
 80033d6:	693a      	ldr	r2, [r7, #16]
 80033d8:	4313      	orrs	r3, r2
 80033da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	699b      	ldr	r3, [r3, #24]
 80033e0:	693a      	ldr	r2, [r7, #16]
 80033e2:	4313      	orrs	r3, r2
 80033e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	693a      	ldr	r2, [r7, #16]
 80033ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	68fa      	ldr	r2, [r7, #12]
 80033f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	685a      	ldr	r2, [r3, #4]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	697a      	ldr	r2, [r7, #20]
 80033fe:	621a      	str	r2, [r3, #32]
}
 8003400:	bf00      	nop
 8003402:	371c      	adds	r7, #28
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr
 800340c:	40010000 	.word	0x40010000

08003410 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003410:	b480      	push	{r7}
 8003412:	b087      	sub	sp, #28
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
 8003418:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6a1b      	ldr	r3, [r3, #32]
 800341e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6a1b      	ldr	r3, [r3, #32]
 8003424:	f023 0210 	bic.w	r2, r3, #16
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	699b      	ldr	r3, [r3, #24]
 8003436:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800343e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003446:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	021b      	lsls	r3, r3, #8
 800344e:	68fa      	ldr	r2, [r7, #12]
 8003450:	4313      	orrs	r3, r2
 8003452:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	f023 0320 	bic.w	r3, r3, #32
 800345a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	011b      	lsls	r3, r3, #4
 8003462:	697a      	ldr	r2, [r7, #20]
 8003464:	4313      	orrs	r3, r2
 8003466:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	4a1e      	ldr	r2, [pc, #120]	; (80034e4 <TIM_OC2_SetConfig+0xd4>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d10d      	bne.n	800348c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003476:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	68db      	ldr	r3, [r3, #12]
 800347c:	011b      	lsls	r3, r3, #4
 800347e:	697a      	ldr	r2, [r7, #20]
 8003480:	4313      	orrs	r3, r2
 8003482:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003484:	697b      	ldr	r3, [r7, #20]
 8003486:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800348a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	4a15      	ldr	r2, [pc, #84]	; (80034e4 <TIM_OC2_SetConfig+0xd4>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d113      	bne.n	80034bc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003494:	693b      	ldr	r3, [r7, #16]
 8003496:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800349a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80034a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	695b      	ldr	r3, [r3, #20]
 80034a8:	009b      	lsls	r3, r3, #2
 80034aa:	693a      	ldr	r2, [r7, #16]
 80034ac:	4313      	orrs	r3, r2
 80034ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	699b      	ldr	r3, [r3, #24]
 80034b4:	009b      	lsls	r3, r3, #2
 80034b6:	693a      	ldr	r2, [r7, #16]
 80034b8:	4313      	orrs	r3, r2
 80034ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	693a      	ldr	r2, [r7, #16]
 80034c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	68fa      	ldr	r2, [r7, #12]
 80034c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	685a      	ldr	r2, [r3, #4]
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	697a      	ldr	r2, [r7, #20]
 80034d4:	621a      	str	r2, [r3, #32]
}
 80034d6:	bf00      	nop
 80034d8:	371c      	adds	r7, #28
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr
 80034e2:	bf00      	nop
 80034e4:	40010000 	.word	0x40010000

080034e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b087      	sub	sp, #28
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
 80034f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6a1b      	ldr	r3, [r3, #32]
 80034f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6a1b      	ldr	r3, [r3, #32]
 80034fc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	69db      	ldr	r3, [r3, #28]
 800350e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003516:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	f023 0303 	bic.w	r3, r3, #3
 800351e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	68fa      	ldr	r2, [r7, #12]
 8003526:	4313      	orrs	r3, r2
 8003528:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003530:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	021b      	lsls	r3, r3, #8
 8003538:	697a      	ldr	r2, [r7, #20]
 800353a:	4313      	orrs	r3, r2
 800353c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	4a1d      	ldr	r2, [pc, #116]	; (80035b8 <TIM_OC3_SetConfig+0xd0>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d10d      	bne.n	8003562 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800354c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	68db      	ldr	r3, [r3, #12]
 8003552:	021b      	lsls	r3, r3, #8
 8003554:	697a      	ldr	r2, [r7, #20]
 8003556:	4313      	orrs	r3, r2
 8003558:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003560:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	4a14      	ldr	r2, [pc, #80]	; (80035b8 <TIM_OC3_SetConfig+0xd0>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d113      	bne.n	8003592 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003570:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003578:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	695b      	ldr	r3, [r3, #20]
 800357e:	011b      	lsls	r3, r3, #4
 8003580:	693a      	ldr	r2, [r7, #16]
 8003582:	4313      	orrs	r3, r2
 8003584:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	699b      	ldr	r3, [r3, #24]
 800358a:	011b      	lsls	r3, r3, #4
 800358c:	693a      	ldr	r2, [r7, #16]
 800358e:	4313      	orrs	r3, r2
 8003590:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	693a      	ldr	r2, [r7, #16]
 8003596:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	68fa      	ldr	r2, [r7, #12]
 800359c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	685a      	ldr	r2, [r3, #4]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	697a      	ldr	r2, [r7, #20]
 80035aa:	621a      	str	r2, [r3, #32]
}
 80035ac:	bf00      	nop
 80035ae:	371c      	adds	r7, #28
 80035b0:	46bd      	mov	sp, r7
 80035b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b6:	4770      	bx	lr
 80035b8:	40010000 	.word	0x40010000

080035bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80035bc:	b480      	push	{r7}
 80035be:	b087      	sub	sp, #28
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
 80035c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6a1b      	ldr	r3, [r3, #32]
 80035ca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6a1b      	ldr	r3, [r3, #32]
 80035d0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	69db      	ldr	r3, [r3, #28]
 80035e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80035ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	021b      	lsls	r3, r3, #8
 80035fa:	68fa      	ldr	r2, [r7, #12]
 80035fc:	4313      	orrs	r3, r2
 80035fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003606:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	031b      	lsls	r3, r3, #12
 800360e:	693a      	ldr	r2, [r7, #16]
 8003610:	4313      	orrs	r3, r2
 8003612:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	4a10      	ldr	r2, [pc, #64]	; (8003658 <TIM_OC4_SetConfig+0x9c>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d109      	bne.n	8003630 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003622:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	695b      	ldr	r3, [r3, #20]
 8003628:	019b      	lsls	r3, r3, #6
 800362a:	697a      	ldr	r2, [r7, #20]
 800362c:	4313      	orrs	r3, r2
 800362e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	697a      	ldr	r2, [r7, #20]
 8003634:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	68fa      	ldr	r2, [r7, #12]
 800363a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	685a      	ldr	r2, [r3, #4]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	693a      	ldr	r2, [r7, #16]
 8003648:	621a      	str	r2, [r3, #32]
}
 800364a:	bf00      	nop
 800364c:	371c      	adds	r7, #28
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr
 8003656:	bf00      	nop
 8003658:	40010000 	.word	0x40010000

0800365c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800365c:	b480      	push	{r7}
 800365e:	b087      	sub	sp, #28
 8003660:	af00      	add	r7, sp, #0
 8003662:	60f8      	str	r0, [r7, #12]
 8003664:	60b9      	str	r1, [r7, #8]
 8003666:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	6a1b      	ldr	r3, [r3, #32]
 800366c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	6a1b      	ldr	r3, [r3, #32]
 8003672:	f023 0201 	bic.w	r2, r3, #1
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	699b      	ldr	r3, [r3, #24]
 800367e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003686:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	011b      	lsls	r3, r3, #4
 800368c:	693a      	ldr	r2, [r7, #16]
 800368e:	4313      	orrs	r3, r2
 8003690:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	f023 030a 	bic.w	r3, r3, #10
 8003698:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800369a:	697a      	ldr	r2, [r7, #20]
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	4313      	orrs	r3, r2
 80036a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	693a      	ldr	r2, [r7, #16]
 80036a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	697a      	ldr	r2, [r7, #20]
 80036ac:	621a      	str	r2, [r3, #32]
}
 80036ae:	bf00      	nop
 80036b0:	371c      	adds	r7, #28
 80036b2:	46bd      	mov	sp, r7
 80036b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b8:	4770      	bx	lr

080036ba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80036ba:	b480      	push	{r7}
 80036bc:	b087      	sub	sp, #28
 80036be:	af00      	add	r7, sp, #0
 80036c0:	60f8      	str	r0, [r7, #12]
 80036c2:	60b9      	str	r1, [r7, #8]
 80036c4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	6a1b      	ldr	r3, [r3, #32]
 80036ca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	6a1b      	ldr	r3, [r3, #32]
 80036d0:	f023 0210 	bic.w	r2, r3, #16
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	699b      	ldr	r3, [r3, #24]
 80036dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80036e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	031b      	lsls	r3, r3, #12
 80036ea:	693a      	ldr	r2, [r7, #16]
 80036ec:	4313      	orrs	r3, r2
 80036ee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80036f6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	011b      	lsls	r3, r3, #4
 80036fc:	697a      	ldr	r2, [r7, #20]
 80036fe:	4313      	orrs	r3, r2
 8003700:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	693a      	ldr	r2, [r7, #16]
 8003706:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	697a      	ldr	r2, [r7, #20]
 800370c:	621a      	str	r2, [r3, #32]
}
 800370e:	bf00      	nop
 8003710:	371c      	adds	r7, #28
 8003712:	46bd      	mov	sp, r7
 8003714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003718:	4770      	bx	lr

0800371a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800371a:	b480      	push	{r7}
 800371c:	b085      	sub	sp, #20
 800371e:	af00      	add	r7, sp, #0
 8003720:	6078      	str	r0, [r7, #4]
 8003722:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003730:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003732:	683a      	ldr	r2, [r7, #0]
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	4313      	orrs	r3, r2
 8003738:	f043 0307 	orr.w	r3, r3, #7
 800373c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	68fa      	ldr	r2, [r7, #12]
 8003742:	609a      	str	r2, [r3, #8]
}
 8003744:	bf00      	nop
 8003746:	3714      	adds	r7, #20
 8003748:	46bd      	mov	sp, r7
 800374a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374e:	4770      	bx	lr

08003750 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003750:	b480      	push	{r7}
 8003752:	b087      	sub	sp, #28
 8003754:	af00      	add	r7, sp, #0
 8003756:	60f8      	str	r0, [r7, #12]
 8003758:	60b9      	str	r1, [r7, #8]
 800375a:	607a      	str	r2, [r7, #4]
 800375c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003764:	697b      	ldr	r3, [r7, #20]
 8003766:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800376a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	021a      	lsls	r2, r3, #8
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	431a      	orrs	r2, r3
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	4313      	orrs	r3, r2
 8003778:	697a      	ldr	r2, [r7, #20]
 800377a:	4313      	orrs	r3, r2
 800377c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	697a      	ldr	r2, [r7, #20]
 8003782:	609a      	str	r2, [r3, #8]
}
 8003784:	bf00      	nop
 8003786:	371c      	adds	r7, #28
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr

08003790 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003790:	b480      	push	{r7}
 8003792:	b087      	sub	sp, #28
 8003794:	af00      	add	r7, sp, #0
 8003796:	60f8      	str	r0, [r7, #12]
 8003798:	60b9      	str	r1, [r7, #8]
 800379a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	f003 031f 	and.w	r3, r3, #31
 80037a2:	2201      	movs	r2, #1
 80037a4:	fa02 f303 	lsl.w	r3, r2, r3
 80037a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	6a1a      	ldr	r2, [r3, #32]
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	43db      	mvns	r3, r3
 80037b2:	401a      	ands	r2, r3
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6a1a      	ldr	r2, [r3, #32]
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	f003 031f 	and.w	r3, r3, #31
 80037c2:	6879      	ldr	r1, [r7, #4]
 80037c4:	fa01 f303 	lsl.w	r3, r1, r3
 80037c8:	431a      	orrs	r2, r3
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	621a      	str	r2, [r3, #32]
}
 80037ce:	bf00      	nop
 80037d0:	371c      	adds	r7, #28
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr
	...

080037dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80037dc:	b480      	push	{r7}
 80037de:	b085      	sub	sp, #20
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d101      	bne.n	80037f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80037f0:	2302      	movs	r3, #2
 80037f2:	e050      	b.n	8003896 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2201      	movs	r2, #1
 80037f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2202      	movs	r2, #2
 8003800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800381a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	68fa      	ldr	r2, [r7, #12]
 8003822:	4313      	orrs	r3, r2
 8003824:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	68fa      	ldr	r2, [r7, #12]
 800382c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a1c      	ldr	r2, [pc, #112]	; (80038a4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d018      	beq.n	800386a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003840:	d013      	beq.n	800386a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a18      	ldr	r2, [pc, #96]	; (80038a8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d00e      	beq.n	800386a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a16      	ldr	r2, [pc, #88]	; (80038ac <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d009      	beq.n	800386a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a15      	ldr	r2, [pc, #84]	; (80038b0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d004      	beq.n	800386a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a13      	ldr	r2, [pc, #76]	; (80038b4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d10c      	bne.n	8003884 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003870:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	68ba      	ldr	r2, [r7, #8]
 8003878:	4313      	orrs	r3, r2
 800387a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	68ba      	ldr	r2, [r7, #8]
 8003882:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2201      	movs	r2, #1
 8003888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003894:	2300      	movs	r3, #0
}
 8003896:	4618      	mov	r0, r3
 8003898:	3714      	adds	r7, #20
 800389a:	46bd      	mov	sp, r7
 800389c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a0:	4770      	bx	lr
 80038a2:	bf00      	nop
 80038a4:	40010000 	.word	0x40010000
 80038a8:	40000400 	.word	0x40000400
 80038ac:	40000800 	.word	0x40000800
 80038b0:	40000c00 	.word	0x40000c00
 80038b4:	40014000 	.word	0x40014000

080038b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b083      	sub	sp, #12
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80038c0:	bf00      	nop
 80038c2:	370c      	adds	r7, #12
 80038c4:	46bd      	mov	sp, r7
 80038c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ca:	4770      	bx	lr

080038cc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b083      	sub	sp, #12
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80038d4:	bf00      	nop
 80038d6:	370c      	adds	r7, #12
 80038d8:	46bd      	mov	sp, r7
 80038da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038de:	4770      	bx	lr

080038e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b082      	sub	sp, #8
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d101      	bne.n	80038f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	e042      	b.n	8003978 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d106      	bne.n	800390c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2200      	movs	r2, #0
 8003902:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f7fd fe48 	bl	800159c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2224      	movs	r2, #36	; 0x24
 8003910:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	68da      	ldr	r2, [r3, #12]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003922:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003924:	6878      	ldr	r0, [r7, #4]
 8003926:	f000 fd69 	bl	80043fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	691a      	ldr	r2, [r3, #16]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003938:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	695a      	ldr	r2, [r3, #20]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003948:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	68da      	ldr	r2, [r3, #12]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003958:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2200      	movs	r2, #0
 800395e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2220      	movs	r2, #32
 8003964:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2220      	movs	r2, #32
 800396c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2200      	movs	r2, #0
 8003974:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003976:	2300      	movs	r3, #0
}
 8003978:	4618      	mov	r0, r3
 800397a:	3708      	adds	r7, #8
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}

08003980 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b08a      	sub	sp, #40	; 0x28
 8003984:	af02      	add	r7, sp, #8
 8003986:	60f8      	str	r0, [r7, #12]
 8003988:	60b9      	str	r1, [r7, #8]
 800398a:	603b      	str	r3, [r7, #0]
 800398c:	4613      	mov	r3, r2
 800398e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003990:	2300      	movs	r3, #0
 8003992:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800399a:	b2db      	uxtb	r3, r3
 800399c:	2b20      	cmp	r3, #32
 800399e:	d175      	bne.n	8003a8c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d002      	beq.n	80039ac <HAL_UART_Transmit+0x2c>
 80039a6:	88fb      	ldrh	r3, [r7, #6]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d101      	bne.n	80039b0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	e06e      	b.n	8003a8e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2200      	movs	r2, #0
 80039b4:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2221      	movs	r2, #33	; 0x21
 80039ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80039be:	f7fe f80b 	bl	80019d8 <HAL_GetTick>
 80039c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	88fa      	ldrh	r2, [r7, #6]
 80039c8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	88fa      	ldrh	r2, [r7, #6]
 80039ce:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	689b      	ldr	r3, [r3, #8]
 80039d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039d8:	d108      	bne.n	80039ec <HAL_UART_Transmit+0x6c>
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	691b      	ldr	r3, [r3, #16]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d104      	bne.n	80039ec <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80039e2:	2300      	movs	r3, #0
 80039e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	61bb      	str	r3, [r7, #24]
 80039ea:	e003      	b.n	80039f4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80039f0:	2300      	movs	r3, #0
 80039f2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80039f4:	e02e      	b.n	8003a54 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	9300      	str	r3, [sp, #0]
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	2200      	movs	r2, #0
 80039fe:	2180      	movs	r1, #128	; 0x80
 8003a00:	68f8      	ldr	r0, [r7, #12]
 8003a02:	f000 fb05 	bl	8004010 <UART_WaitOnFlagUntilTimeout>
 8003a06:	4603      	mov	r3, r0
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d005      	beq.n	8003a18 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2220      	movs	r2, #32
 8003a10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8003a14:	2303      	movs	r3, #3
 8003a16:	e03a      	b.n	8003a8e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003a18:	69fb      	ldr	r3, [r7, #28]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d10b      	bne.n	8003a36 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a1e:	69bb      	ldr	r3, [r7, #24]
 8003a20:	881b      	ldrh	r3, [r3, #0]
 8003a22:	461a      	mov	r2, r3
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a2c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003a2e:	69bb      	ldr	r3, [r7, #24]
 8003a30:	3302      	adds	r3, #2
 8003a32:	61bb      	str	r3, [r7, #24]
 8003a34:	e007      	b.n	8003a46 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a36:	69fb      	ldr	r3, [r7, #28]
 8003a38:	781a      	ldrb	r2, [r3, #0]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003a40:	69fb      	ldr	r3, [r7, #28]
 8003a42:	3301      	adds	r3, #1
 8003a44:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003a4a:	b29b      	uxth	r3, r3
 8003a4c:	3b01      	subs	r3, #1
 8003a4e:	b29a      	uxth	r2, r3
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003a58:	b29b      	uxth	r3, r3
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d1cb      	bne.n	80039f6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	9300      	str	r3, [sp, #0]
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	2200      	movs	r2, #0
 8003a66:	2140      	movs	r1, #64	; 0x40
 8003a68:	68f8      	ldr	r0, [r7, #12]
 8003a6a:	f000 fad1 	bl	8004010 <UART_WaitOnFlagUntilTimeout>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d005      	beq.n	8003a80 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2220      	movs	r2, #32
 8003a78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8003a7c:	2303      	movs	r3, #3
 8003a7e:	e006      	b.n	8003a8e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2220      	movs	r2, #32
 8003a84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	e000      	b.n	8003a8e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003a8c:	2302      	movs	r3, #2
  }
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3720      	adds	r7, #32
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}
	...

08003a98 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b0ba      	sub	sp, #232	; 0xe8
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	68db      	ldr	r3, [r3, #12]
 8003ab0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	695b      	ldr	r3, [r3, #20]
 8003aba:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003aca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ace:	f003 030f 	and.w	r3, r3, #15
 8003ad2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003ad6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d10f      	bne.n	8003afe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ade:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ae2:	f003 0320 	and.w	r3, r3, #32
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d009      	beq.n	8003afe <HAL_UART_IRQHandler+0x66>
 8003aea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003aee:	f003 0320 	and.w	r3, r3, #32
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d003      	beq.n	8003afe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003af6:	6878      	ldr	r0, [r7, #4]
 8003af8:	f000 fbc2 	bl	8004280 <UART_Receive_IT>
      return;
 8003afc:	e25b      	b.n	8003fb6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003afe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	f000 80de 	beq.w	8003cc4 <HAL_UART_IRQHandler+0x22c>
 8003b08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003b0c:	f003 0301 	and.w	r3, r3, #1
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d106      	bne.n	8003b22 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003b14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b18:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	f000 80d1 	beq.w	8003cc4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003b22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b26:	f003 0301 	and.w	r3, r3, #1
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d00b      	beq.n	8003b46 <HAL_UART_IRQHandler+0xae>
 8003b2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d005      	beq.n	8003b46 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b3e:	f043 0201 	orr.w	r2, r3, #1
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b4a:	f003 0304 	and.w	r3, r3, #4
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d00b      	beq.n	8003b6a <HAL_UART_IRQHandler+0xd2>
 8003b52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003b56:	f003 0301 	and.w	r3, r3, #1
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d005      	beq.n	8003b6a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b62:	f043 0202 	orr.w	r2, r3, #2
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b6e:	f003 0302 	and.w	r3, r3, #2
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d00b      	beq.n	8003b8e <HAL_UART_IRQHandler+0xf6>
 8003b76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003b7a:	f003 0301 	and.w	r3, r3, #1
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d005      	beq.n	8003b8e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b86:	f043 0204 	orr.w	r2, r3, #4
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003b8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b92:	f003 0308 	and.w	r3, r3, #8
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d011      	beq.n	8003bbe <HAL_UART_IRQHandler+0x126>
 8003b9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b9e:	f003 0320 	and.w	r3, r3, #32
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d105      	bne.n	8003bb2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003ba6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003baa:	f003 0301 	and.w	r3, r3, #1
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d005      	beq.n	8003bbe <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bb6:	f043 0208 	orr.w	r2, r3, #8
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	f000 81f2 	beq.w	8003fac <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003bc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003bcc:	f003 0320 	and.w	r3, r3, #32
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d008      	beq.n	8003be6 <HAL_UART_IRQHandler+0x14e>
 8003bd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003bd8:	f003 0320 	and.w	r3, r3, #32
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d002      	beq.n	8003be6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003be0:	6878      	ldr	r0, [r7, #4]
 8003be2:	f000 fb4d 	bl	8004280 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	695b      	ldr	r3, [r3, #20]
 8003bec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bf0:	2b40      	cmp	r3, #64	; 0x40
 8003bf2:	bf0c      	ite	eq
 8003bf4:	2301      	moveq	r3, #1
 8003bf6:	2300      	movne	r3, #0
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c02:	f003 0308 	and.w	r3, r3, #8
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d103      	bne.n	8003c12 <HAL_UART_IRQHandler+0x17a>
 8003c0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d04f      	beq.n	8003cb2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	f000 fa55 	bl	80040c2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	695b      	ldr	r3, [r3, #20]
 8003c1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c22:	2b40      	cmp	r3, #64	; 0x40
 8003c24:	d141      	bne.n	8003caa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	3314      	adds	r3, #20
 8003c2c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c30:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003c34:	e853 3f00 	ldrex	r3, [r3]
 8003c38:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003c3c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003c40:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003c44:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	3314      	adds	r3, #20
 8003c4e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003c52:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003c56:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c5a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003c5e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003c62:	e841 2300 	strex	r3, r2, [r1]
 8003c66:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003c6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d1d9      	bne.n	8003c26 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d013      	beq.n	8003ca2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c7e:	4a7e      	ldr	r2, [pc, #504]	; (8003e78 <HAL_UART_IRQHandler+0x3e0>)
 8003c80:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c86:	4618      	mov	r0, r3
 8003c88:	f7fe f857 	bl	8001d3a <HAL_DMA_Abort_IT>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d016      	beq.n	8003cc0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c98:	687a      	ldr	r2, [r7, #4]
 8003c9a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003c9c:	4610      	mov	r0, r2
 8003c9e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ca0:	e00e      	b.n	8003cc0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f000 f99e 	bl	8003fe4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ca8:	e00a      	b.n	8003cc0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	f000 f99a 	bl	8003fe4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cb0:	e006      	b.n	8003cc0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003cb2:	6878      	ldr	r0, [r7, #4]
 8003cb4:	f000 f996 	bl	8003fe4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8003cbe:	e175      	b.n	8003fac <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cc0:	bf00      	nop
    return;
 8003cc2:	e173      	b.n	8003fac <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cc8:	2b01      	cmp	r3, #1
 8003cca:	f040 814f 	bne.w	8003f6c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003cce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003cd2:	f003 0310 	and.w	r3, r3, #16
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	f000 8148 	beq.w	8003f6c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003cdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ce0:	f003 0310 	and.w	r3, r3, #16
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	f000 8141 	beq.w	8003f6c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003cea:	2300      	movs	r3, #0
 8003cec:	60bb      	str	r3, [r7, #8]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	60bb      	str	r3, [r7, #8]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	60bb      	str	r3, [r7, #8]
 8003cfe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	695b      	ldr	r3, [r3, #20]
 8003d06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d0a:	2b40      	cmp	r3, #64	; 0x40
 8003d0c:	f040 80b6 	bne.w	8003e7c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003d1c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	f000 8145 	beq.w	8003fb0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003d2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003d2e:	429a      	cmp	r2, r3
 8003d30:	f080 813e 	bcs.w	8003fb0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003d3a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d40:	69db      	ldr	r3, [r3, #28]
 8003d42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d46:	f000 8088 	beq.w	8003e5a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	330c      	adds	r3, #12
 8003d50:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d54:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003d58:	e853 3f00 	ldrex	r3, [r3]
 8003d5c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003d60:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003d64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d68:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	330c      	adds	r3, #12
 8003d72:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003d76:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003d7a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d7e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003d82:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003d86:	e841 2300 	strex	r3, r2, [r1]
 8003d8a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003d8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d1d9      	bne.n	8003d4a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	3314      	adds	r3, #20
 8003d9c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d9e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003da0:	e853 3f00 	ldrex	r3, [r3]
 8003da4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003da6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003da8:	f023 0301 	bic.w	r3, r3, #1
 8003dac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	3314      	adds	r3, #20
 8003db6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003dba:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003dbe:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dc0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003dc2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003dc6:	e841 2300 	strex	r3, r2, [r1]
 8003dca:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003dcc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d1e1      	bne.n	8003d96 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	3314      	adds	r3, #20
 8003dd8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dda:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003ddc:	e853 3f00 	ldrex	r3, [r3]
 8003de0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003de2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003de4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003de8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	3314      	adds	r3, #20
 8003df2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003df6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003df8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dfa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003dfc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003dfe:	e841 2300 	strex	r3, r2, [r1]
 8003e02:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003e04:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d1e3      	bne.n	8003dd2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2220      	movs	r2, #32
 8003e0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2200      	movs	r2, #0
 8003e16:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	330c      	adds	r3, #12
 8003e1e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e22:	e853 3f00 	ldrex	r3, [r3]
 8003e26:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003e28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e2a:	f023 0310 	bic.w	r3, r3, #16
 8003e2e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	330c      	adds	r3, #12
 8003e38:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003e3c:	65ba      	str	r2, [r7, #88]	; 0x58
 8003e3e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e40:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003e42:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003e44:	e841 2300 	strex	r3, r2, [r1]
 8003e48:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003e4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d1e3      	bne.n	8003e18 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e54:	4618      	mov	r0, r3
 8003e56:	f7fd ff00 	bl	8001c5a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2202      	movs	r2, #2
 8003e5e:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003e68:	b29b      	uxth	r3, r3
 8003e6a:	1ad3      	subs	r3, r2, r3
 8003e6c:	b29b      	uxth	r3, r3
 8003e6e:	4619      	mov	r1, r3
 8003e70:	6878      	ldr	r0, [r7, #4]
 8003e72:	f000 f8c1 	bl	8003ff8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003e76:	e09b      	b.n	8003fb0 <HAL_UART_IRQHandler+0x518>
 8003e78:	08004189 	.word	0x08004189
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003e84:	b29b      	uxth	r3, r3
 8003e86:	1ad3      	subs	r3, r2, r3
 8003e88:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003e90:	b29b      	uxth	r3, r3
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	f000 808e 	beq.w	8003fb4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003e98:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	f000 8089 	beq.w	8003fb4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	330c      	adds	r3, #12
 8003ea8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003eac:	e853 3f00 	ldrex	r3, [r3]
 8003eb0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003eb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003eb4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003eb8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	330c      	adds	r3, #12
 8003ec2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003ec6:	647a      	str	r2, [r7, #68]	; 0x44
 8003ec8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eca:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003ecc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003ece:	e841 2300 	strex	r3, r2, [r1]
 8003ed2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003ed4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d1e3      	bne.n	8003ea2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	3314      	adds	r3, #20
 8003ee0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ee4:	e853 3f00 	ldrex	r3, [r3]
 8003ee8:	623b      	str	r3, [r7, #32]
   return(result);
 8003eea:	6a3b      	ldr	r3, [r7, #32]
 8003eec:	f023 0301 	bic.w	r3, r3, #1
 8003ef0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	3314      	adds	r3, #20
 8003efa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003efe:	633a      	str	r2, [r7, #48]	; 0x30
 8003f00:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f02:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003f04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f06:	e841 2300 	strex	r3, r2, [r1]
 8003f0a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003f0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d1e3      	bne.n	8003eda <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2220      	movs	r2, #32
 8003f16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	330c      	adds	r3, #12
 8003f26:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	e853 3f00 	ldrex	r3, [r3]
 8003f2e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	f023 0310 	bic.w	r3, r3, #16
 8003f36:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	330c      	adds	r3, #12
 8003f40:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003f44:	61fa      	str	r2, [r7, #28]
 8003f46:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f48:	69b9      	ldr	r1, [r7, #24]
 8003f4a:	69fa      	ldr	r2, [r7, #28]
 8003f4c:	e841 2300 	strex	r3, r2, [r1]
 8003f50:	617b      	str	r3, [r7, #20]
   return(result);
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d1e3      	bne.n	8003f20 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2202      	movs	r2, #2
 8003f5c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003f5e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003f62:	4619      	mov	r1, r3
 8003f64:	6878      	ldr	r0, [r7, #4]
 8003f66:	f000 f847 	bl	8003ff8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003f6a:	e023      	b.n	8003fb4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003f6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d009      	beq.n	8003f8c <HAL_UART_IRQHandler+0x4f4>
 8003f78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d003      	beq.n	8003f8c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	f000 f913 	bl	80041b0 <UART_Transmit_IT>
    return;
 8003f8a:	e014      	b.n	8003fb6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003f8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d00e      	beq.n	8003fb6 <HAL_UART_IRQHandler+0x51e>
 8003f98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d008      	beq.n	8003fb6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003fa4:	6878      	ldr	r0, [r7, #4]
 8003fa6:	f000 f953 	bl	8004250 <UART_EndTransmit_IT>
    return;
 8003faa:	e004      	b.n	8003fb6 <HAL_UART_IRQHandler+0x51e>
    return;
 8003fac:	bf00      	nop
 8003fae:	e002      	b.n	8003fb6 <HAL_UART_IRQHandler+0x51e>
      return;
 8003fb0:	bf00      	nop
 8003fb2:	e000      	b.n	8003fb6 <HAL_UART_IRQHandler+0x51e>
      return;
 8003fb4:	bf00      	nop
  }
}
 8003fb6:	37e8      	adds	r7, #232	; 0xe8
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}

08003fbc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b083      	sub	sp, #12
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003fc4:	bf00      	nop
 8003fc6:	370c      	adds	r7, #12
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fce:	4770      	bx	lr

08003fd0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	b083      	sub	sp, #12
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003fd8:	bf00      	nop
 8003fda:	370c      	adds	r7, #12
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe2:	4770      	bx	lr

08003fe4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b083      	sub	sp, #12
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003fec:	bf00      	nop
 8003fee:	370c      	adds	r7, #12
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff6:	4770      	bx	lr

08003ff8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b083      	sub	sp, #12
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
 8004000:	460b      	mov	r3, r1
 8004002:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004004:	bf00      	nop
 8004006:	370c      	adds	r7, #12
 8004008:	46bd      	mov	sp, r7
 800400a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400e:	4770      	bx	lr

08004010 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b086      	sub	sp, #24
 8004014:	af00      	add	r7, sp, #0
 8004016:	60f8      	str	r0, [r7, #12]
 8004018:	60b9      	str	r1, [r7, #8]
 800401a:	603b      	str	r3, [r7, #0]
 800401c:	4613      	mov	r3, r2
 800401e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004020:	e03b      	b.n	800409a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004022:	6a3b      	ldr	r3, [r7, #32]
 8004024:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004028:	d037      	beq.n	800409a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800402a:	f7fd fcd5 	bl	80019d8 <HAL_GetTick>
 800402e:	4602      	mov	r2, r0
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	1ad3      	subs	r3, r2, r3
 8004034:	6a3a      	ldr	r2, [r7, #32]
 8004036:	429a      	cmp	r2, r3
 8004038:	d302      	bcc.n	8004040 <UART_WaitOnFlagUntilTimeout+0x30>
 800403a:	6a3b      	ldr	r3, [r7, #32]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d101      	bne.n	8004044 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004040:	2303      	movs	r3, #3
 8004042:	e03a      	b.n	80040ba <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	68db      	ldr	r3, [r3, #12]
 800404a:	f003 0304 	and.w	r3, r3, #4
 800404e:	2b00      	cmp	r3, #0
 8004050:	d023      	beq.n	800409a <UART_WaitOnFlagUntilTimeout+0x8a>
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	2b80      	cmp	r3, #128	; 0x80
 8004056:	d020      	beq.n	800409a <UART_WaitOnFlagUntilTimeout+0x8a>
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	2b40      	cmp	r3, #64	; 0x40
 800405c:	d01d      	beq.n	800409a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 0308 	and.w	r3, r3, #8
 8004068:	2b08      	cmp	r3, #8
 800406a:	d116      	bne.n	800409a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800406c:	2300      	movs	r3, #0
 800406e:	617b      	str	r3, [r7, #20]
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	617b      	str	r3, [r7, #20]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	617b      	str	r3, [r7, #20]
 8004080:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004082:	68f8      	ldr	r0, [r7, #12]
 8004084:	f000 f81d 	bl	80040c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2208      	movs	r2, #8
 800408c:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2200      	movs	r2, #0
 8004092:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e00f      	b.n	80040ba <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	4013      	ands	r3, r2
 80040a4:	68ba      	ldr	r2, [r7, #8]
 80040a6:	429a      	cmp	r2, r3
 80040a8:	bf0c      	ite	eq
 80040aa:	2301      	moveq	r3, #1
 80040ac:	2300      	movne	r3, #0
 80040ae:	b2db      	uxtb	r3, r3
 80040b0:	461a      	mov	r2, r3
 80040b2:	79fb      	ldrb	r3, [r7, #7]
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d0b4      	beq.n	8004022 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80040b8:	2300      	movs	r3, #0
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	3718      	adds	r7, #24
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}

080040c2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80040c2:	b480      	push	{r7}
 80040c4:	b095      	sub	sp, #84	; 0x54
 80040c6:	af00      	add	r7, sp, #0
 80040c8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	330c      	adds	r3, #12
 80040d0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040d4:	e853 3f00 	ldrex	r3, [r3]
 80040d8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80040da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040dc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80040e0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	330c      	adds	r3, #12
 80040e8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80040ea:	643a      	str	r2, [r7, #64]	; 0x40
 80040ec:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040ee:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80040f0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80040f2:	e841 2300 	strex	r3, r2, [r1]
 80040f6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80040f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d1e5      	bne.n	80040ca <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	3314      	adds	r3, #20
 8004104:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004106:	6a3b      	ldr	r3, [r7, #32]
 8004108:	e853 3f00 	ldrex	r3, [r3]
 800410c:	61fb      	str	r3, [r7, #28]
   return(result);
 800410e:	69fb      	ldr	r3, [r7, #28]
 8004110:	f023 0301 	bic.w	r3, r3, #1
 8004114:	64bb      	str	r3, [r7, #72]	; 0x48
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	3314      	adds	r3, #20
 800411c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800411e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004120:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004122:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004124:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004126:	e841 2300 	strex	r3, r2, [r1]
 800412a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800412c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800412e:	2b00      	cmp	r3, #0
 8004130:	d1e5      	bne.n	80040fe <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004136:	2b01      	cmp	r3, #1
 8004138:	d119      	bne.n	800416e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	330c      	adds	r3, #12
 8004140:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	e853 3f00 	ldrex	r3, [r3]
 8004148:	60bb      	str	r3, [r7, #8]
   return(result);
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	f023 0310 	bic.w	r3, r3, #16
 8004150:	647b      	str	r3, [r7, #68]	; 0x44
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	330c      	adds	r3, #12
 8004158:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800415a:	61ba      	str	r2, [r7, #24]
 800415c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800415e:	6979      	ldr	r1, [r7, #20]
 8004160:	69ba      	ldr	r2, [r7, #24]
 8004162:	e841 2300 	strex	r3, r2, [r1]
 8004166:	613b      	str	r3, [r7, #16]
   return(result);
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d1e5      	bne.n	800413a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2220      	movs	r2, #32
 8004172:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2200      	movs	r2, #0
 800417a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800417c:	bf00      	nop
 800417e:	3754      	adds	r7, #84	; 0x54
 8004180:	46bd      	mov	sp, r7
 8004182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004186:	4770      	bx	lr

08004188 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b084      	sub	sp, #16
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004194:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2200      	movs	r2, #0
 800419a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2200      	movs	r2, #0
 80041a0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80041a2:	68f8      	ldr	r0, [r7, #12]
 80041a4:	f7ff ff1e 	bl	8003fe4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80041a8:	bf00      	nop
 80041aa:	3710      	adds	r7, #16
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd80      	pop	{r7, pc}

080041b0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80041b0:	b480      	push	{r7}
 80041b2:	b085      	sub	sp, #20
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041be:	b2db      	uxtb	r3, r3
 80041c0:	2b21      	cmp	r3, #33	; 0x21
 80041c2:	d13e      	bne.n	8004242 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041cc:	d114      	bne.n	80041f8 <UART_Transmit_IT+0x48>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	691b      	ldr	r3, [r3, #16]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d110      	bne.n	80041f8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6a1b      	ldr	r3, [r3, #32]
 80041da:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	881b      	ldrh	r3, [r3, #0]
 80041e0:	461a      	mov	r2, r3
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80041ea:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6a1b      	ldr	r3, [r3, #32]
 80041f0:	1c9a      	adds	r2, r3, #2
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	621a      	str	r2, [r3, #32]
 80041f6:	e008      	b.n	800420a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6a1b      	ldr	r3, [r3, #32]
 80041fc:	1c59      	adds	r1, r3, #1
 80041fe:	687a      	ldr	r2, [r7, #4]
 8004200:	6211      	str	r1, [r2, #32]
 8004202:	781a      	ldrb	r2, [r3, #0]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800420e:	b29b      	uxth	r3, r3
 8004210:	3b01      	subs	r3, #1
 8004212:	b29b      	uxth	r3, r3
 8004214:	687a      	ldr	r2, [r7, #4]
 8004216:	4619      	mov	r1, r3
 8004218:	84d1      	strh	r1, [r2, #38]	; 0x26
 800421a:	2b00      	cmp	r3, #0
 800421c:	d10f      	bne.n	800423e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	68da      	ldr	r2, [r3, #12]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800422c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	68da      	ldr	r2, [r3, #12]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800423c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800423e:	2300      	movs	r3, #0
 8004240:	e000      	b.n	8004244 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004242:	2302      	movs	r3, #2
  }
}
 8004244:	4618      	mov	r0, r3
 8004246:	3714      	adds	r7, #20
 8004248:	46bd      	mov	sp, r7
 800424a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424e:	4770      	bx	lr

08004250 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b082      	sub	sp, #8
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	68da      	ldr	r2, [r3, #12]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004266:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2220      	movs	r2, #32
 800426c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004270:	6878      	ldr	r0, [r7, #4]
 8004272:	f7ff fea3 	bl	8003fbc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004276:	2300      	movs	r3, #0
}
 8004278:	4618      	mov	r0, r3
 800427a:	3708      	adds	r7, #8
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}

08004280 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b08c      	sub	sp, #48	; 0x30
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800428e:	b2db      	uxtb	r3, r3
 8004290:	2b22      	cmp	r3, #34	; 0x22
 8004292:	f040 80ae 	bne.w	80043f2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	689b      	ldr	r3, [r3, #8]
 800429a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800429e:	d117      	bne.n	80042d0 <UART_Receive_IT+0x50>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	691b      	ldr	r3, [r3, #16]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d113      	bne.n	80042d0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80042a8:	2300      	movs	r3, #0
 80042aa:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042b0:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	b29b      	uxth	r3, r3
 80042ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042be:	b29a      	uxth	r2, r3
 80042c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042c2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042c8:	1c9a      	adds	r2, r3, #2
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	629a      	str	r2, [r3, #40]	; 0x28
 80042ce:	e026      	b.n	800431e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042d4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80042d6:	2300      	movs	r3, #0
 80042d8:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042e2:	d007      	beq.n	80042f4 <UART_Receive_IT+0x74>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d10a      	bne.n	8004302 <UART_Receive_IT+0x82>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	691b      	ldr	r3, [r3, #16]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d106      	bne.n	8004302 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	b2da      	uxtb	r2, r3
 80042fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042fe:	701a      	strb	r2, [r3, #0]
 8004300:	e008      	b.n	8004314 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	b2db      	uxtb	r3, r3
 800430a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800430e:	b2da      	uxtb	r2, r3
 8004310:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004312:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004318:	1c5a      	adds	r2, r3, #1
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004322:	b29b      	uxth	r3, r3
 8004324:	3b01      	subs	r3, #1
 8004326:	b29b      	uxth	r3, r3
 8004328:	687a      	ldr	r2, [r7, #4]
 800432a:	4619      	mov	r1, r3
 800432c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800432e:	2b00      	cmp	r3, #0
 8004330:	d15d      	bne.n	80043ee <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	68da      	ldr	r2, [r3, #12]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f022 0220 	bic.w	r2, r2, #32
 8004340:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	68da      	ldr	r2, [r3, #12]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004350:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	695a      	ldr	r2, [r3, #20]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f022 0201 	bic.w	r2, r2, #1
 8004360:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2220      	movs	r2, #32
 8004366:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2200      	movs	r2, #0
 800436e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004374:	2b01      	cmp	r3, #1
 8004376:	d135      	bne.n	80043e4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2200      	movs	r2, #0
 800437c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	330c      	adds	r3, #12
 8004384:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	e853 3f00 	ldrex	r3, [r3]
 800438c:	613b      	str	r3, [r7, #16]
   return(result);
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	f023 0310 	bic.w	r3, r3, #16
 8004394:	627b      	str	r3, [r7, #36]	; 0x24
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	330c      	adds	r3, #12
 800439c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800439e:	623a      	str	r2, [r7, #32]
 80043a0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043a2:	69f9      	ldr	r1, [r7, #28]
 80043a4:	6a3a      	ldr	r2, [r7, #32]
 80043a6:	e841 2300 	strex	r3, r2, [r1]
 80043aa:	61bb      	str	r3, [r7, #24]
   return(result);
 80043ac:	69bb      	ldr	r3, [r7, #24]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d1e5      	bne.n	800437e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f003 0310 	and.w	r3, r3, #16
 80043bc:	2b10      	cmp	r3, #16
 80043be:	d10a      	bne.n	80043d6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80043c0:	2300      	movs	r3, #0
 80043c2:	60fb      	str	r3, [r7, #12]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	60fb      	str	r3, [r7, #12]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	60fb      	str	r3, [r7, #12]
 80043d4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80043da:	4619      	mov	r1, r3
 80043dc:	6878      	ldr	r0, [r7, #4]
 80043de:	f7ff fe0b 	bl	8003ff8 <HAL_UARTEx_RxEventCallback>
 80043e2:	e002      	b.n	80043ea <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80043e4:	6878      	ldr	r0, [r7, #4]
 80043e6:	f7ff fdf3 	bl	8003fd0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80043ea:	2300      	movs	r3, #0
 80043ec:	e002      	b.n	80043f4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80043ee:	2300      	movs	r3, #0
 80043f0:	e000      	b.n	80043f4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80043f2:	2302      	movs	r3, #2
  }
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	3730      	adds	r7, #48	; 0x30
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}

080043fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80043fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004400:	b0c0      	sub	sp, #256	; 0x100
 8004402:	af00      	add	r7, sp, #0
 8004404:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004408:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	691b      	ldr	r3, [r3, #16]
 8004410:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004418:	68d9      	ldr	r1, [r3, #12]
 800441a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	ea40 0301 	orr.w	r3, r0, r1
 8004424:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004426:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800442a:	689a      	ldr	r2, [r3, #8]
 800442c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004430:	691b      	ldr	r3, [r3, #16]
 8004432:	431a      	orrs	r2, r3
 8004434:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004438:	695b      	ldr	r3, [r3, #20]
 800443a:	431a      	orrs	r2, r3
 800443c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004440:	69db      	ldr	r3, [r3, #28]
 8004442:	4313      	orrs	r3, r2
 8004444:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004448:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	68db      	ldr	r3, [r3, #12]
 8004450:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004454:	f021 010c 	bic.w	r1, r1, #12
 8004458:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004462:	430b      	orrs	r3, r1
 8004464:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004466:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	695b      	ldr	r3, [r3, #20]
 800446e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004472:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004476:	6999      	ldr	r1, [r3, #24]
 8004478:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800447c:	681a      	ldr	r2, [r3, #0]
 800447e:	ea40 0301 	orr.w	r3, r0, r1
 8004482:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004484:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	4b8f      	ldr	r3, [pc, #572]	; (80046c8 <UART_SetConfig+0x2cc>)
 800448c:	429a      	cmp	r2, r3
 800448e:	d005      	beq.n	800449c <UART_SetConfig+0xa0>
 8004490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004494:	681a      	ldr	r2, [r3, #0]
 8004496:	4b8d      	ldr	r3, [pc, #564]	; (80046cc <UART_SetConfig+0x2d0>)
 8004498:	429a      	cmp	r2, r3
 800449a:	d104      	bne.n	80044a6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800449c:	f7fe fa52 	bl	8002944 <HAL_RCC_GetPCLK2Freq>
 80044a0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80044a4:	e003      	b.n	80044ae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80044a6:	f7fe fa39 	bl	800291c <HAL_RCC_GetPCLK1Freq>
 80044aa:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80044ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044b2:	69db      	ldr	r3, [r3, #28]
 80044b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044b8:	f040 810c 	bne.w	80046d4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80044bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80044c0:	2200      	movs	r2, #0
 80044c2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80044c6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80044ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80044ce:	4622      	mov	r2, r4
 80044d0:	462b      	mov	r3, r5
 80044d2:	1891      	adds	r1, r2, r2
 80044d4:	65b9      	str	r1, [r7, #88]	; 0x58
 80044d6:	415b      	adcs	r3, r3
 80044d8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80044da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80044de:	4621      	mov	r1, r4
 80044e0:	eb12 0801 	adds.w	r8, r2, r1
 80044e4:	4629      	mov	r1, r5
 80044e6:	eb43 0901 	adc.w	r9, r3, r1
 80044ea:	f04f 0200 	mov.w	r2, #0
 80044ee:	f04f 0300 	mov.w	r3, #0
 80044f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80044f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80044fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80044fe:	4690      	mov	r8, r2
 8004500:	4699      	mov	r9, r3
 8004502:	4623      	mov	r3, r4
 8004504:	eb18 0303 	adds.w	r3, r8, r3
 8004508:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800450c:	462b      	mov	r3, r5
 800450e:	eb49 0303 	adc.w	r3, r9, r3
 8004512:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004516:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	2200      	movs	r2, #0
 800451e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004522:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004526:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800452a:	460b      	mov	r3, r1
 800452c:	18db      	adds	r3, r3, r3
 800452e:	653b      	str	r3, [r7, #80]	; 0x50
 8004530:	4613      	mov	r3, r2
 8004532:	eb42 0303 	adc.w	r3, r2, r3
 8004536:	657b      	str	r3, [r7, #84]	; 0x54
 8004538:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800453c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004540:	f7fc fbaa 	bl	8000c98 <__aeabi_uldivmod>
 8004544:	4602      	mov	r2, r0
 8004546:	460b      	mov	r3, r1
 8004548:	4b61      	ldr	r3, [pc, #388]	; (80046d0 <UART_SetConfig+0x2d4>)
 800454a:	fba3 2302 	umull	r2, r3, r3, r2
 800454e:	095b      	lsrs	r3, r3, #5
 8004550:	011c      	lsls	r4, r3, #4
 8004552:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004556:	2200      	movs	r2, #0
 8004558:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800455c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004560:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004564:	4642      	mov	r2, r8
 8004566:	464b      	mov	r3, r9
 8004568:	1891      	adds	r1, r2, r2
 800456a:	64b9      	str	r1, [r7, #72]	; 0x48
 800456c:	415b      	adcs	r3, r3
 800456e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004570:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004574:	4641      	mov	r1, r8
 8004576:	eb12 0a01 	adds.w	sl, r2, r1
 800457a:	4649      	mov	r1, r9
 800457c:	eb43 0b01 	adc.w	fp, r3, r1
 8004580:	f04f 0200 	mov.w	r2, #0
 8004584:	f04f 0300 	mov.w	r3, #0
 8004588:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800458c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004590:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004594:	4692      	mov	sl, r2
 8004596:	469b      	mov	fp, r3
 8004598:	4643      	mov	r3, r8
 800459a:	eb1a 0303 	adds.w	r3, sl, r3
 800459e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80045a2:	464b      	mov	r3, r9
 80045a4:	eb4b 0303 	adc.w	r3, fp, r3
 80045a8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80045ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	2200      	movs	r2, #0
 80045b4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80045b8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80045bc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80045c0:	460b      	mov	r3, r1
 80045c2:	18db      	adds	r3, r3, r3
 80045c4:	643b      	str	r3, [r7, #64]	; 0x40
 80045c6:	4613      	mov	r3, r2
 80045c8:	eb42 0303 	adc.w	r3, r2, r3
 80045cc:	647b      	str	r3, [r7, #68]	; 0x44
 80045ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80045d2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80045d6:	f7fc fb5f 	bl	8000c98 <__aeabi_uldivmod>
 80045da:	4602      	mov	r2, r0
 80045dc:	460b      	mov	r3, r1
 80045de:	4611      	mov	r1, r2
 80045e0:	4b3b      	ldr	r3, [pc, #236]	; (80046d0 <UART_SetConfig+0x2d4>)
 80045e2:	fba3 2301 	umull	r2, r3, r3, r1
 80045e6:	095b      	lsrs	r3, r3, #5
 80045e8:	2264      	movs	r2, #100	; 0x64
 80045ea:	fb02 f303 	mul.w	r3, r2, r3
 80045ee:	1acb      	subs	r3, r1, r3
 80045f0:	00db      	lsls	r3, r3, #3
 80045f2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80045f6:	4b36      	ldr	r3, [pc, #216]	; (80046d0 <UART_SetConfig+0x2d4>)
 80045f8:	fba3 2302 	umull	r2, r3, r3, r2
 80045fc:	095b      	lsrs	r3, r3, #5
 80045fe:	005b      	lsls	r3, r3, #1
 8004600:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004604:	441c      	add	r4, r3
 8004606:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800460a:	2200      	movs	r2, #0
 800460c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004610:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004614:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004618:	4642      	mov	r2, r8
 800461a:	464b      	mov	r3, r9
 800461c:	1891      	adds	r1, r2, r2
 800461e:	63b9      	str	r1, [r7, #56]	; 0x38
 8004620:	415b      	adcs	r3, r3
 8004622:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004624:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004628:	4641      	mov	r1, r8
 800462a:	1851      	adds	r1, r2, r1
 800462c:	6339      	str	r1, [r7, #48]	; 0x30
 800462e:	4649      	mov	r1, r9
 8004630:	414b      	adcs	r3, r1
 8004632:	637b      	str	r3, [r7, #52]	; 0x34
 8004634:	f04f 0200 	mov.w	r2, #0
 8004638:	f04f 0300 	mov.w	r3, #0
 800463c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004640:	4659      	mov	r1, fp
 8004642:	00cb      	lsls	r3, r1, #3
 8004644:	4651      	mov	r1, sl
 8004646:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800464a:	4651      	mov	r1, sl
 800464c:	00ca      	lsls	r2, r1, #3
 800464e:	4610      	mov	r0, r2
 8004650:	4619      	mov	r1, r3
 8004652:	4603      	mov	r3, r0
 8004654:	4642      	mov	r2, r8
 8004656:	189b      	adds	r3, r3, r2
 8004658:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800465c:	464b      	mov	r3, r9
 800465e:	460a      	mov	r2, r1
 8004660:	eb42 0303 	adc.w	r3, r2, r3
 8004664:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004668:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	2200      	movs	r2, #0
 8004670:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004674:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004678:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800467c:	460b      	mov	r3, r1
 800467e:	18db      	adds	r3, r3, r3
 8004680:	62bb      	str	r3, [r7, #40]	; 0x28
 8004682:	4613      	mov	r3, r2
 8004684:	eb42 0303 	adc.w	r3, r2, r3
 8004688:	62fb      	str	r3, [r7, #44]	; 0x2c
 800468a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800468e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004692:	f7fc fb01 	bl	8000c98 <__aeabi_uldivmod>
 8004696:	4602      	mov	r2, r0
 8004698:	460b      	mov	r3, r1
 800469a:	4b0d      	ldr	r3, [pc, #52]	; (80046d0 <UART_SetConfig+0x2d4>)
 800469c:	fba3 1302 	umull	r1, r3, r3, r2
 80046a0:	095b      	lsrs	r3, r3, #5
 80046a2:	2164      	movs	r1, #100	; 0x64
 80046a4:	fb01 f303 	mul.w	r3, r1, r3
 80046a8:	1ad3      	subs	r3, r2, r3
 80046aa:	00db      	lsls	r3, r3, #3
 80046ac:	3332      	adds	r3, #50	; 0x32
 80046ae:	4a08      	ldr	r2, [pc, #32]	; (80046d0 <UART_SetConfig+0x2d4>)
 80046b0:	fba2 2303 	umull	r2, r3, r2, r3
 80046b4:	095b      	lsrs	r3, r3, #5
 80046b6:	f003 0207 	and.w	r2, r3, #7
 80046ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4422      	add	r2, r4
 80046c2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80046c4:	e106      	b.n	80048d4 <UART_SetConfig+0x4d8>
 80046c6:	bf00      	nop
 80046c8:	40011000 	.word	0x40011000
 80046cc:	40011400 	.word	0x40011400
 80046d0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80046d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80046d8:	2200      	movs	r2, #0
 80046da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80046de:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80046e2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80046e6:	4642      	mov	r2, r8
 80046e8:	464b      	mov	r3, r9
 80046ea:	1891      	adds	r1, r2, r2
 80046ec:	6239      	str	r1, [r7, #32]
 80046ee:	415b      	adcs	r3, r3
 80046f0:	627b      	str	r3, [r7, #36]	; 0x24
 80046f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80046f6:	4641      	mov	r1, r8
 80046f8:	1854      	adds	r4, r2, r1
 80046fa:	4649      	mov	r1, r9
 80046fc:	eb43 0501 	adc.w	r5, r3, r1
 8004700:	f04f 0200 	mov.w	r2, #0
 8004704:	f04f 0300 	mov.w	r3, #0
 8004708:	00eb      	lsls	r3, r5, #3
 800470a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800470e:	00e2      	lsls	r2, r4, #3
 8004710:	4614      	mov	r4, r2
 8004712:	461d      	mov	r5, r3
 8004714:	4643      	mov	r3, r8
 8004716:	18e3      	adds	r3, r4, r3
 8004718:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800471c:	464b      	mov	r3, r9
 800471e:	eb45 0303 	adc.w	r3, r5, r3
 8004722:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004726:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	2200      	movs	r2, #0
 800472e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004732:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004736:	f04f 0200 	mov.w	r2, #0
 800473a:	f04f 0300 	mov.w	r3, #0
 800473e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004742:	4629      	mov	r1, r5
 8004744:	008b      	lsls	r3, r1, #2
 8004746:	4621      	mov	r1, r4
 8004748:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800474c:	4621      	mov	r1, r4
 800474e:	008a      	lsls	r2, r1, #2
 8004750:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004754:	f7fc faa0 	bl	8000c98 <__aeabi_uldivmod>
 8004758:	4602      	mov	r2, r0
 800475a:	460b      	mov	r3, r1
 800475c:	4b60      	ldr	r3, [pc, #384]	; (80048e0 <UART_SetConfig+0x4e4>)
 800475e:	fba3 2302 	umull	r2, r3, r3, r2
 8004762:	095b      	lsrs	r3, r3, #5
 8004764:	011c      	lsls	r4, r3, #4
 8004766:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800476a:	2200      	movs	r2, #0
 800476c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004770:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004774:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004778:	4642      	mov	r2, r8
 800477a:	464b      	mov	r3, r9
 800477c:	1891      	adds	r1, r2, r2
 800477e:	61b9      	str	r1, [r7, #24]
 8004780:	415b      	adcs	r3, r3
 8004782:	61fb      	str	r3, [r7, #28]
 8004784:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004788:	4641      	mov	r1, r8
 800478a:	1851      	adds	r1, r2, r1
 800478c:	6139      	str	r1, [r7, #16]
 800478e:	4649      	mov	r1, r9
 8004790:	414b      	adcs	r3, r1
 8004792:	617b      	str	r3, [r7, #20]
 8004794:	f04f 0200 	mov.w	r2, #0
 8004798:	f04f 0300 	mov.w	r3, #0
 800479c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80047a0:	4659      	mov	r1, fp
 80047a2:	00cb      	lsls	r3, r1, #3
 80047a4:	4651      	mov	r1, sl
 80047a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80047aa:	4651      	mov	r1, sl
 80047ac:	00ca      	lsls	r2, r1, #3
 80047ae:	4610      	mov	r0, r2
 80047b0:	4619      	mov	r1, r3
 80047b2:	4603      	mov	r3, r0
 80047b4:	4642      	mov	r2, r8
 80047b6:	189b      	adds	r3, r3, r2
 80047b8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80047bc:	464b      	mov	r3, r9
 80047be:	460a      	mov	r2, r1
 80047c0:	eb42 0303 	adc.w	r3, r2, r3
 80047c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80047c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	67bb      	str	r3, [r7, #120]	; 0x78
 80047d2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80047d4:	f04f 0200 	mov.w	r2, #0
 80047d8:	f04f 0300 	mov.w	r3, #0
 80047dc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80047e0:	4649      	mov	r1, r9
 80047e2:	008b      	lsls	r3, r1, #2
 80047e4:	4641      	mov	r1, r8
 80047e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80047ea:	4641      	mov	r1, r8
 80047ec:	008a      	lsls	r2, r1, #2
 80047ee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80047f2:	f7fc fa51 	bl	8000c98 <__aeabi_uldivmod>
 80047f6:	4602      	mov	r2, r0
 80047f8:	460b      	mov	r3, r1
 80047fa:	4611      	mov	r1, r2
 80047fc:	4b38      	ldr	r3, [pc, #224]	; (80048e0 <UART_SetConfig+0x4e4>)
 80047fe:	fba3 2301 	umull	r2, r3, r3, r1
 8004802:	095b      	lsrs	r3, r3, #5
 8004804:	2264      	movs	r2, #100	; 0x64
 8004806:	fb02 f303 	mul.w	r3, r2, r3
 800480a:	1acb      	subs	r3, r1, r3
 800480c:	011b      	lsls	r3, r3, #4
 800480e:	3332      	adds	r3, #50	; 0x32
 8004810:	4a33      	ldr	r2, [pc, #204]	; (80048e0 <UART_SetConfig+0x4e4>)
 8004812:	fba2 2303 	umull	r2, r3, r2, r3
 8004816:	095b      	lsrs	r3, r3, #5
 8004818:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800481c:	441c      	add	r4, r3
 800481e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004822:	2200      	movs	r2, #0
 8004824:	673b      	str	r3, [r7, #112]	; 0x70
 8004826:	677a      	str	r2, [r7, #116]	; 0x74
 8004828:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800482c:	4642      	mov	r2, r8
 800482e:	464b      	mov	r3, r9
 8004830:	1891      	adds	r1, r2, r2
 8004832:	60b9      	str	r1, [r7, #8]
 8004834:	415b      	adcs	r3, r3
 8004836:	60fb      	str	r3, [r7, #12]
 8004838:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800483c:	4641      	mov	r1, r8
 800483e:	1851      	adds	r1, r2, r1
 8004840:	6039      	str	r1, [r7, #0]
 8004842:	4649      	mov	r1, r9
 8004844:	414b      	adcs	r3, r1
 8004846:	607b      	str	r3, [r7, #4]
 8004848:	f04f 0200 	mov.w	r2, #0
 800484c:	f04f 0300 	mov.w	r3, #0
 8004850:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004854:	4659      	mov	r1, fp
 8004856:	00cb      	lsls	r3, r1, #3
 8004858:	4651      	mov	r1, sl
 800485a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800485e:	4651      	mov	r1, sl
 8004860:	00ca      	lsls	r2, r1, #3
 8004862:	4610      	mov	r0, r2
 8004864:	4619      	mov	r1, r3
 8004866:	4603      	mov	r3, r0
 8004868:	4642      	mov	r2, r8
 800486a:	189b      	adds	r3, r3, r2
 800486c:	66bb      	str	r3, [r7, #104]	; 0x68
 800486e:	464b      	mov	r3, r9
 8004870:	460a      	mov	r2, r1
 8004872:	eb42 0303 	adc.w	r3, r2, r3
 8004876:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	2200      	movs	r2, #0
 8004880:	663b      	str	r3, [r7, #96]	; 0x60
 8004882:	667a      	str	r2, [r7, #100]	; 0x64
 8004884:	f04f 0200 	mov.w	r2, #0
 8004888:	f04f 0300 	mov.w	r3, #0
 800488c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004890:	4649      	mov	r1, r9
 8004892:	008b      	lsls	r3, r1, #2
 8004894:	4641      	mov	r1, r8
 8004896:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800489a:	4641      	mov	r1, r8
 800489c:	008a      	lsls	r2, r1, #2
 800489e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80048a2:	f7fc f9f9 	bl	8000c98 <__aeabi_uldivmod>
 80048a6:	4602      	mov	r2, r0
 80048a8:	460b      	mov	r3, r1
 80048aa:	4b0d      	ldr	r3, [pc, #52]	; (80048e0 <UART_SetConfig+0x4e4>)
 80048ac:	fba3 1302 	umull	r1, r3, r3, r2
 80048b0:	095b      	lsrs	r3, r3, #5
 80048b2:	2164      	movs	r1, #100	; 0x64
 80048b4:	fb01 f303 	mul.w	r3, r1, r3
 80048b8:	1ad3      	subs	r3, r2, r3
 80048ba:	011b      	lsls	r3, r3, #4
 80048bc:	3332      	adds	r3, #50	; 0x32
 80048be:	4a08      	ldr	r2, [pc, #32]	; (80048e0 <UART_SetConfig+0x4e4>)
 80048c0:	fba2 2303 	umull	r2, r3, r2, r3
 80048c4:	095b      	lsrs	r3, r3, #5
 80048c6:	f003 020f 	and.w	r2, r3, #15
 80048ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4422      	add	r2, r4
 80048d2:	609a      	str	r2, [r3, #8]
}
 80048d4:	bf00      	nop
 80048d6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80048da:	46bd      	mov	sp, r7
 80048dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80048e0:	51eb851f 	.word	0x51eb851f

080048e4 <Init_PWM_Timer>:
extern TIM_HandleTypeDef htim3;
extern TIM_HandleTypeDef htim4;
extern TIM_HandleTypeDef htim5;
extern TIM_HandleTypeDef htim9;

void Init_PWM_Timer(TIM_HandleTypeDef *htim, TIM_TypeDef *timerInstance, uint32_t Prescaler, uint32_t Period, uint32_t pwm_channel_init) {
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b092      	sub	sp, #72	; 0x48
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	60f8      	str	r0, [r7, #12]
 80048ec:	60b9      	str	r1, [r7, #8]
 80048ee:	607a      	str	r2, [r7, #4]
 80048f0:	603b      	str	r3, [r7, #0]
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80048f2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80048f6:	2200      	movs	r2, #0
 80048f8:	601a      	str	r2, [r3, #0]
 80048fa:	605a      	str	r2, [r3, #4]
 80048fc:	609a      	str	r2, [r3, #8]
 80048fe:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004900:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004904:	2200      	movs	r2, #0
 8004906:	601a      	str	r2, [r3, #0]
 8004908:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 800490a:	f107 0314 	add.w	r3, r7, #20
 800490e:	2200      	movs	r2, #0
 8004910:	601a      	str	r2, [r3, #0]
 8004912:	605a      	str	r2, [r3, #4]
 8004914:	609a      	str	r2, [r3, #8]
 8004916:	60da      	str	r2, [r3, #12]
 8004918:	611a      	str	r2, [r3, #16]
 800491a:	615a      	str	r2, [r3, #20]
 800491c:	619a      	str	r2, [r3, #24]

    htim->Instance = timerInstance; // Adjust the timer instance as per your requirement
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	68ba      	ldr	r2, [r7, #8]
 8004922:	601a      	str	r2, [r3, #0]
    htim->Init.Prescaler = Prescaler;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	687a      	ldr	r2, [r7, #4]
 8004928:	605a      	str	r2, [r3, #4]
    htim->Init.CounterMode = TIM_COUNTERMODE_UP;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2200      	movs	r2, #0
 800492e:	609a      	str	r2, [r3, #8]
    htim->Init.Period = Period;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	683a      	ldr	r2, [r7, #0]
 8004934:	60da      	str	r2, [r3, #12]
    htim->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	2200      	movs	r2, #0
 800493a:	611a      	str	r2, [r3, #16]
    htim->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2200      	movs	r2, #0
 8004940:	619a      	str	r2, [r3, #24]
    HAL_TIM_Base_Init(htim);
 8004942:	68f8      	ldr	r0, [r7, #12]
 8004944:	f7fe f812 	bl	800296c <HAL_TIM_Base_Init>
    HAL_TIM_PWM_Init(htim);
 8004948:	68f8      	ldr	r0, [r7, #12]
 800494a:	f7fe f8b9 	bl	8002ac0 <HAL_TIM_PWM_Init>
    HAL_TIM_PWM_Start(htim, pwm_channel_init);
 800494e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004950:	68f8      	ldr	r0, [r7, #12]
 8004952:	f7fe f90f 	bl	8002b74 <HAL_TIM_PWM_Start>

    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004956:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800495a:	63bb      	str	r3, [r7, #56]	; 0x38
    HAL_TIM_ConfigClockSource(htim, &sClockSourceConfig);
 800495c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004960:	4619      	mov	r1, r3
 8004962:	68f8      	ldr	r0, [r7, #12]
 8004964:	f7fe fb68 	bl	8003038 <HAL_TIM_ConfigClockSource>

    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004968:	2300      	movs	r3, #0
 800496a:	633b      	str	r3, [r7, #48]	; 0x30
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800496c:	2300      	movs	r3, #0
 800496e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_TIMEx_MasterConfigSynchronization(htim, &sMasterConfig);
 8004970:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004974:	4619      	mov	r1, r3
 8004976:	68f8      	ldr	r0, [r7, #12]
 8004978:	f7fe ff30 	bl	80037dc <HAL_TIMEx_MasterConfigSynchronization>

    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800497c:	2360      	movs	r3, #96	; 0x60
 800497e:	617b      	str	r3, [r7, #20]
    sConfigOC.Pulse = 0;
 8004980:	2300      	movs	r3, #0
 8004982:	61bb      	str	r3, [r7, #24]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004984:	2300      	movs	r3, #0
 8004986:	61fb      	str	r3, [r7, #28]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004988:	2300      	movs	r3, #0
 800498a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_TIM_PWM_ConfigChannel(htim, &sConfigOC, pwm_channel_init);
 800498c:	f107 0314 	add.w	r3, r7, #20
 8004990:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004992:	4619      	mov	r1, r3
 8004994:	68f8      	ldr	r0, [r7, #12]
 8004996:	f7fe fa8d 	bl	8002eb4 <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_MspPostInit(htim);
 800499a:	68f8      	ldr	r0, [r7, #12]
 800499c:	f7fc fdc6 	bl	800152c <HAL_TIM_MspPostInit>
}
 80049a0:	bf00      	nop
 80049a2:	3748      	adds	r7, #72	; 0x48
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}

080049a8 <motor_init>:


void motor_init(Motor motor){
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b08a      	sub	sp, #40	; 0x28
 80049ac:	af02      	add	r7, sp, #8
 80049ae:	4603      	mov	r3, r0
 80049b0:	71fb      	strb	r3, [r7, #7]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049b2:	f107 030c 	add.w	r3, r7, #12
 80049b6:	2200      	movs	r2, #0
 80049b8:	601a      	str	r2, [r3, #0]
 80049ba:	605a      	str	r2, [r3, #4]
 80049bc:	609a      	str	r2, [r3, #8]
 80049be:	60da      	str	r2, [r3, #12]
 80049c0:	611a      	str	r2, [r3, #16]
switch(motor)
 80049c2:	79fb      	ldrb	r3, [r7, #7]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d002      	beq.n	80049ce <motor_init+0x26>
 80049c8:	2b01      	cmp	r3, #1
 80049ca:	d028      	beq.n	8004a1e <motor_init+0x76>
	HAL_GPIO_WritePin(MOTOR_B_IN1_PORT, MOTOR_B_IN1_PIN, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(MOTOR_B_IN2_PORT, MOTOR_B_IN2_PIN, GPIO_PIN_RESET);


}
}
 80049cc:	e04d      	b.n	8004a6a <motor_init+0xc2>
	Init_PWM_Timer(MOTOR_A_TIM,TIM2, 4, 255, MOTOR_A_CHANNEL);
 80049ce:	2304      	movs	r3, #4
 80049d0:	9300      	str	r3, [sp, #0]
 80049d2:	23ff      	movs	r3, #255	; 0xff
 80049d4:	2204      	movs	r2, #4
 80049d6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80049da:	4826      	ldr	r0, [pc, #152]	; (8004a74 <motor_init+0xcc>)
 80049dc:	f7ff ff82 	bl	80048e4 <Init_PWM_Timer>
	GPIO_InitStruct.Pin = MOTOR_A_IN1_PIN| MOTOR_A_IN2_PIN;
 80049e0:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80049e4:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80049e6:	2301      	movs	r3, #1
 80049e8:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(MOTOR_A_IN1_PORT, &GPIO_InitStruct);
 80049ea:	f107 030c 	add.w	r3, r7, #12
 80049ee:	4619      	mov	r1, r3
 80049f0:	4821      	ldr	r0, [pc, #132]	; (8004a78 <motor_init+0xd0>)
 80049f2:	f7fd f9c5 	bl	8001d80 <HAL_GPIO_Init>
	HAL_GPIO_Init(MOTOR_A_IN2_PORT, &GPIO_InitStruct);
 80049f6:	f107 030c 	add.w	r3, r7, #12
 80049fa:	4619      	mov	r1, r3
 80049fc:	481e      	ldr	r0, [pc, #120]	; (8004a78 <motor_init+0xd0>)
 80049fe:	f7fd f9bf 	bl	8001d80 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(MOTOR_A_IN1_PORT, MOTOR_A_IN1_PIN, GPIO_PIN_RESET);
 8004a02:	2200      	movs	r2, #0
 8004a04:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004a08:	481b      	ldr	r0, [pc, #108]	; (8004a78 <motor_init+0xd0>)
 8004a0a:	f7fd fb3d 	bl	8002088 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MOTOR_A_IN2_PORT, MOTOR_A_IN2_PIN, GPIO_PIN_RESET);
 8004a0e:	2200      	movs	r2, #0
 8004a10:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004a14:	4818      	ldr	r0, [pc, #96]	; (8004a78 <motor_init+0xd0>)
 8004a16:	f7fd fb37 	bl	8002088 <HAL_GPIO_WritePin>
    break;
 8004a1a:	bf00      	nop
}
 8004a1c:	e025      	b.n	8004a6a <motor_init+0xc2>
	Init_PWM_Timer(MOTOR_B_TIM,TIM2, 4, 255, MOTOR_B_CHANNEL);
 8004a1e:	2308      	movs	r3, #8
 8004a20:	9300      	str	r3, [sp, #0]
 8004a22:	23ff      	movs	r3, #255	; 0xff
 8004a24:	2204      	movs	r2, #4
 8004a26:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8004a2a:	4812      	ldr	r0, [pc, #72]	; (8004a74 <motor_init+0xcc>)
 8004a2c:	f7ff ff5a 	bl	80048e4 <Init_PWM_Timer>
	GPIO_InitStruct.Pin = MOTOR_B_IN1_PIN| MOTOR_B_IN2_PIN;
 8004a30:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8004a34:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004a36:	2301      	movs	r3, #1
 8004a38:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(MOTOR_B_IN1_PORT, &GPIO_InitStruct);
 8004a3a:	f107 030c 	add.w	r3, r7, #12
 8004a3e:	4619      	mov	r1, r3
 8004a40:	480d      	ldr	r0, [pc, #52]	; (8004a78 <motor_init+0xd0>)
 8004a42:	f7fd f99d 	bl	8001d80 <HAL_GPIO_Init>
	HAL_GPIO_Init(MOTOR_B_IN2_PORT, &GPIO_InitStruct);
 8004a46:	f107 030c 	add.w	r3, r7, #12
 8004a4a:	4619      	mov	r1, r3
 8004a4c:	480a      	ldr	r0, [pc, #40]	; (8004a78 <motor_init+0xd0>)
 8004a4e:	f7fd f997 	bl	8001d80 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(MOTOR_B_IN1_PORT, MOTOR_B_IN1_PIN, GPIO_PIN_RESET);
 8004a52:	2200      	movs	r2, #0
 8004a54:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004a58:	4807      	ldr	r0, [pc, #28]	; (8004a78 <motor_init+0xd0>)
 8004a5a:	f7fd fb15 	bl	8002088 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_B_IN2_PORT, MOTOR_B_IN2_PIN, GPIO_PIN_RESET);
 8004a5e:	2200      	movs	r2, #0
 8004a60:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004a64:	4804      	ldr	r0, [pc, #16]	; (8004a78 <motor_init+0xd0>)
 8004a66:	f7fd fb0f 	bl	8002088 <HAL_GPIO_WritePin>
}
 8004a6a:	bf00      	nop
 8004a6c:	3720      	adds	r7, #32
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}
 8004a72:	bf00      	nop
 8004a74:	20000288 	.word	0x20000288
 8004a78:	40020400 	.word	0x40020400

08004a7c <motor_stop>:
    		}
    }

}

void motor_stop(void){
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MOTOR_A_IN1_PORT, MOTOR_A_IN1_PIN, GPIO_PIN_RESET);
 8004a80:	2200      	movs	r2, #0
 8004a82:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004a86:	480f      	ldr	r0, [pc, #60]	; (8004ac4 <motor_stop+0x48>)
 8004a88:	f7fd fafe 	bl	8002088 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_A_IN2_PORT, MOTOR_A_IN2_PIN, GPIO_PIN_RESET);
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004a92:	480c      	ldr	r0, [pc, #48]	; (8004ac4 <motor_stop+0x48>)
 8004a94:	f7fd faf8 	bl	8002088 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(MOTOR_A_TIM, MOTOR_A_CHANNEL, 0);
 8004a98:	4b0b      	ldr	r3, [pc, #44]	; (8004ac8 <motor_stop+0x4c>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_GPIO_WritePin(MOTOR_B_IN1_PORT, MOTOR_B_IN1_PIN, GPIO_PIN_RESET);
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004aa6:	4807      	ldr	r0, [pc, #28]	; (8004ac4 <motor_stop+0x48>)
 8004aa8:	f7fd faee 	bl	8002088 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_B_IN2_PORT, MOTOR_B_IN2_PIN, GPIO_PIN_RESET);
 8004aac:	2200      	movs	r2, #0
 8004aae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004ab2:	4804      	ldr	r0, [pc, #16]	; (8004ac4 <motor_stop+0x48>)
 8004ab4:	f7fd fae8 	bl	8002088 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(MOTOR_B_TIM, MOTOR_B_CHANNEL, 0);
 8004ab8:	4b03      	ldr	r3, [pc, #12]	; (8004ac8 <motor_stop+0x4c>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	2200      	movs	r2, #0
 8004abe:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8004ac0:	bf00      	nop
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	40020400 	.word	0x40020400
 8004ac8:	20000288 	.word	0x20000288

08004acc <motor_forward>:
void motor_forward(uint8_t speed){
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b082      	sub	sp, #8
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	71fb      	strb	r3, [r7, #7]

	HAL_GPIO_WritePin(MOTOR_A_IN1_PORT, MOTOR_A_IN1_PIN, GPIO_PIN_SET);
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004adc:	4810      	ldr	r0, [pc, #64]	; (8004b20 <motor_forward+0x54>)
 8004ade:	f7fd fad3 	bl	8002088 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_A_IN2_PORT, MOTOR_A_IN2_PIN, GPIO_PIN_RESET);
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004ae8:	480d      	ldr	r0, [pc, #52]	; (8004b20 <motor_forward+0x54>)
 8004aea:	f7fd facd 	bl	8002088 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(MOTOR_A_TIM, MOTOR_A_CHANNEL, speed);
 8004aee:	4b0d      	ldr	r3, [pc, #52]	; (8004b24 <motor_forward+0x58>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	79fa      	ldrb	r2, [r7, #7]
 8004af4:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_GPIO_WritePin(MOTOR_B_IN1_PORT, MOTOR_B_IN1_PIN, GPIO_PIN_SET);
 8004af6:	2201      	movs	r2, #1
 8004af8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004afc:	4808      	ldr	r0, [pc, #32]	; (8004b20 <motor_forward+0x54>)
 8004afe:	f7fd fac3 	bl	8002088 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_B_IN2_PORT, MOTOR_B_IN2_PIN, GPIO_PIN_RESET);
 8004b02:	2200      	movs	r2, #0
 8004b04:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004b08:	4805      	ldr	r0, [pc, #20]	; (8004b20 <motor_forward+0x54>)
 8004b0a:	f7fd fabd 	bl	8002088 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(MOTOR_B_TIM, MOTOR_B_CHANNEL, speed);
 8004b0e:	4b05      	ldr	r3, [pc, #20]	; (8004b24 <motor_forward+0x58>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	79fa      	ldrb	r2, [r7, #7]
 8004b14:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8004b16:	bf00      	nop
 8004b18:	3708      	adds	r7, #8
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	bf00      	nop
 8004b20:	40020400 	.word	0x40020400
 8004b24:	20000288 	.word	0x20000288

08004b28 <motor_reverse>:
void motor_reverse(uint8_t speed){
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b082      	sub	sp, #8
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	4603      	mov	r3, r0
 8004b30:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(MOTOR_A_IN1_PORT, MOTOR_A_IN1_PIN, GPIO_PIN_RESET);
 8004b32:	2200      	movs	r2, #0
 8004b34:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004b38:	4810      	ldr	r0, [pc, #64]	; (8004b7c <motor_reverse+0x54>)
 8004b3a:	f7fd faa5 	bl	8002088 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_A_IN2_PORT, MOTOR_A_IN2_PIN, GPIO_PIN_SET);
 8004b3e:	2201      	movs	r2, #1
 8004b40:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004b44:	480d      	ldr	r0, [pc, #52]	; (8004b7c <motor_reverse+0x54>)
 8004b46:	f7fd fa9f 	bl	8002088 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(MOTOR_A_TIM, MOTOR_A_CHANNEL, speed);
 8004b4a:	4b0d      	ldr	r3, [pc, #52]	; (8004b80 <motor_reverse+0x58>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	79fa      	ldrb	r2, [r7, #7]
 8004b50:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_GPIO_WritePin(MOTOR_B_IN1_PORT, MOTOR_B_IN1_PIN, GPIO_PIN_RESET);
 8004b52:	2200      	movs	r2, #0
 8004b54:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004b58:	4808      	ldr	r0, [pc, #32]	; (8004b7c <motor_reverse+0x54>)
 8004b5a:	f7fd fa95 	bl	8002088 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_B_IN2_PORT, MOTOR_B_IN2_PIN, GPIO_PIN_SET);
 8004b5e:	2201      	movs	r2, #1
 8004b60:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004b64:	4805      	ldr	r0, [pc, #20]	; (8004b7c <motor_reverse+0x54>)
 8004b66:	f7fd fa8f 	bl	8002088 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(MOTOR_B_TIM, MOTOR_B_CHANNEL, speed);
 8004b6a:	4b05      	ldr	r3, [pc, #20]	; (8004b80 <motor_reverse+0x58>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	79fa      	ldrb	r2, [r7, #7]
 8004b70:	63da      	str	r2, [r3, #60]	; 0x3c

}
 8004b72:	bf00      	nop
 8004b74:	3708      	adds	r7, #8
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}
 8004b7a:	bf00      	nop
 8004b7c:	40020400 	.word	0x40020400
 8004b80:	20000288 	.word	0x20000288

08004b84 <motor_right>:
void motor_right(uint8_t speed){
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b082      	sub	sp, #8
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(MOTOR_A_IN1_PORT, MOTOR_A_IN1_PIN, GPIO_PIN_RESET);
 8004b8e:	2200      	movs	r2, #0
 8004b90:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004b94:	4810      	ldr	r0, [pc, #64]	; (8004bd8 <motor_right+0x54>)
 8004b96:	f7fd fa77 	bl	8002088 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_A_IN2_PORT, MOTOR_A_IN2_PIN, GPIO_PIN_SET);
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004ba0:	480d      	ldr	r0, [pc, #52]	; (8004bd8 <motor_right+0x54>)
 8004ba2:	f7fd fa71 	bl	8002088 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(MOTOR_A_TIM, MOTOR_A_CHANNEL, speed);
 8004ba6:	4b0d      	ldr	r3, [pc, #52]	; (8004bdc <motor_right+0x58>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	79fa      	ldrb	r2, [r7, #7]
 8004bac:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_GPIO_WritePin(MOTOR_B_IN1_PORT, MOTOR_B_IN1_PIN, GPIO_PIN_SET);
 8004bae:	2201      	movs	r2, #1
 8004bb0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004bb4:	4808      	ldr	r0, [pc, #32]	; (8004bd8 <motor_right+0x54>)
 8004bb6:	f7fd fa67 	bl	8002088 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_B_IN2_PORT, MOTOR_B_IN2_PIN, GPIO_PIN_RESET);
 8004bba:	2200      	movs	r2, #0
 8004bbc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004bc0:	4805      	ldr	r0, [pc, #20]	; (8004bd8 <motor_right+0x54>)
 8004bc2:	f7fd fa61 	bl	8002088 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(MOTOR_B_TIM, MOTOR_B_CHANNEL, speed);
 8004bc6:	4b05      	ldr	r3, [pc, #20]	; (8004bdc <motor_right+0x58>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	79fa      	ldrb	r2, [r7, #7]
 8004bcc:	63da      	str	r2, [r3, #60]	; 0x3c

}
 8004bce:	bf00      	nop
 8004bd0:	3708      	adds	r7, #8
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	40020400 	.word	0x40020400
 8004bdc:	20000288 	.word	0x20000288

08004be0 <motor_left>:
void motor_left(uint8_t speed){
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b082      	sub	sp, #8
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	4603      	mov	r3, r0
 8004be8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(MOTOR_A_IN1_PORT, MOTOR_A_IN1_PIN, GPIO_PIN_SET);
 8004bea:	2201      	movs	r2, #1
 8004bec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004bf0:	4810      	ldr	r0, [pc, #64]	; (8004c34 <motor_left+0x54>)
 8004bf2:	f7fd fa49 	bl	8002088 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_A_IN2_PORT, MOTOR_A_IN2_PIN, GPIO_PIN_RESET);
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004bfc:	480d      	ldr	r0, [pc, #52]	; (8004c34 <motor_left+0x54>)
 8004bfe:	f7fd fa43 	bl	8002088 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(MOTOR_A_TIM, MOTOR_A_CHANNEL, speed);
 8004c02:	4b0d      	ldr	r3, [pc, #52]	; (8004c38 <motor_left+0x58>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	79fa      	ldrb	r2, [r7, #7]
 8004c08:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_GPIO_WritePin(MOTOR_B_IN1_PORT, MOTOR_B_IN1_PIN, GPIO_PIN_RESET);
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004c10:	4808      	ldr	r0, [pc, #32]	; (8004c34 <motor_left+0x54>)
 8004c12:	f7fd fa39 	bl	8002088 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_B_IN2_PORT, MOTOR_B_IN2_PIN, GPIO_PIN_SET);
 8004c16:	2201      	movs	r2, #1
 8004c18:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004c1c:	4805      	ldr	r0, [pc, #20]	; (8004c34 <motor_left+0x54>)
 8004c1e:	f7fd fa33 	bl	8002088 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(MOTOR_B_TIM, MOTOR_B_CHANNEL, speed);
 8004c22:	4b05      	ldr	r3, [pc, #20]	; (8004c38 <motor_left+0x58>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	79fa      	ldrb	r2, [r7, #7]
 8004c28:	63da      	str	r2, [r3, #60]	; 0x3c


}
 8004c2a:	bf00      	nop
 8004c2c:	3708      	adds	r7, #8
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	bf00      	nop
 8004c34:	40020400 	.word	0x40020400
 8004c38:	20000288 	.word	0x20000288

08004c3c <ultraSonic_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim9;



void ultraSonic_Init(void){
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	af00      	add	r7, sp, #0
		Init_Timer(&htim1,TIM1);
 8004c40:	4919      	ldr	r1, [pc, #100]	; (8004ca8 <ultraSonic_Init+0x6c>)
 8004c42:	481a      	ldr	r0, [pc, #104]	; (8004cac <ultraSonic_Init+0x70>)
 8004c44:	f000 f84a 	bl	8004cdc <Init_Timer>
	    Init_Timer(&htim2,TIM2);
 8004c48:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8004c4c:	4818      	ldr	r0, [pc, #96]	; (8004cb0 <ultraSonic_Init+0x74>)
 8004c4e:	f000 f845 	bl	8004cdc <Init_Timer>
	    Init_Timer(&htim3,TIM3);
 8004c52:	4918      	ldr	r1, [pc, #96]	; (8004cb4 <ultraSonic_Init+0x78>)
 8004c54:	4818      	ldr	r0, [pc, #96]	; (8004cb8 <ultraSonic_Init+0x7c>)
 8004c56:	f000 f841 	bl	8004cdc <Init_Timer>
	    Init_Timer(&htim4,TIM4);
 8004c5a:	4918      	ldr	r1, [pc, #96]	; (8004cbc <ultraSonic_Init+0x80>)
 8004c5c:	4818      	ldr	r0, [pc, #96]	; (8004cc0 <ultraSonic_Init+0x84>)
 8004c5e:	f000 f83d 	bl	8004cdc <Init_Timer>
	    Init_Timer(&htim5,TIM5);
 8004c62:	4918      	ldr	r1, [pc, #96]	; (8004cc4 <ultraSonic_Init+0x88>)
 8004c64:	4818      	ldr	r0, [pc, #96]	; (8004cc8 <ultraSonic_Init+0x8c>)
 8004c66:	f000 f839 	bl	8004cdc <Init_Timer>
	    Init_Timer(&htim9,TIM9);
 8004c6a:	4918      	ldr	r1, [pc, #96]	; (8004ccc <ultraSonic_Init+0x90>)
 8004c6c:	4818      	ldr	r0, [pc, #96]	; (8004cd0 <ultraSonic_Init+0x94>)
 8004c6e:	f000 f835 	bl	8004cdc <Init_Timer>

	    Init_GPIO(TRIG_1_PORT, TRIG_1_PIN);
 8004c72:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004c76:	4817      	ldr	r0, [pc, #92]	; (8004cd4 <ultraSonic_Init+0x98>)
 8004c78:	f000 f852 	bl	8004d20 <Init_GPIO>
	    Init_GPIO(TRIG_2_PORT, TRIG_2_PIN);
 8004c7c:	2110      	movs	r1, #16
 8004c7e:	4815      	ldr	r0, [pc, #84]	; (8004cd4 <ultraSonic_Init+0x98>)
 8004c80:	f000 f84e 	bl	8004d20 <Init_GPIO>
	    Init_GPIO(TRIG_3_PORT, TRIG_3_PIN);
 8004c84:	2180      	movs	r1, #128	; 0x80
 8004c86:	4813      	ldr	r0, [pc, #76]	; (8004cd4 <ultraSonic_Init+0x98>)
 8004c88:	f000 f84a 	bl	8004d20 <Init_GPIO>
	    Init_GPIO(TRIG_4_PORT, TRIG_4_PIN);
 8004c8c:	2120      	movs	r1, #32
 8004c8e:	4812      	ldr	r0, [pc, #72]	; (8004cd8 <ultraSonic_Init+0x9c>)
 8004c90:	f000 f846 	bl	8004d20 <Init_GPIO>
	    Init_GPIO(TRIG_5_PORT, TRIG_5_PIN);
 8004c94:	2102      	movs	r1, #2
 8004c96:	480f      	ldr	r0, [pc, #60]	; (8004cd4 <ultraSonic_Init+0x98>)
 8004c98:	f000 f842 	bl	8004d20 <Init_GPIO>
	    Init_GPIO(TRIG_6_PORT, TRIG_6_PIN);
 8004c9c:	2108      	movs	r1, #8
 8004c9e:	480d      	ldr	r0, [pc, #52]	; (8004cd4 <ultraSonic_Init+0x98>)
 8004ca0:	f000 f83e 	bl	8004d20 <Init_GPIO>
}
 8004ca4:	bf00      	nop
 8004ca6:	bd80      	pop	{r7, pc}
 8004ca8:	40010000 	.word	0x40010000
 8004cac:	20000240 	.word	0x20000240
 8004cb0:	20000288 	.word	0x20000288
 8004cb4:	40000400 	.word	0x40000400
 8004cb8:	200002d0 	.word	0x200002d0
 8004cbc:	40000800 	.word	0x40000800
 8004cc0:	20000318 	.word	0x20000318
 8004cc4:	40000c00 	.word	0x40000c00
 8004cc8:	20000360 	.word	0x20000360
 8004ccc:	40014000 	.word	0x40014000
 8004cd0:	200003a8 	.word	0x200003a8
 8004cd4:	40020000 	.word	0x40020000
 8004cd8:	40020400 	.word	0x40020400

08004cdc <Init_Timer>:




void Init_Timer(TIM_HandleTypeDef *htim,TIM_TypeDef *timerInstance) {
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b082      	sub	sp, #8
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
 8004ce4:	6039      	str	r1, [r7, #0]
    htim->Instance = timerInstance; // Adjust the timer instance as per your requirement
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	683a      	ldr	r2, [r7, #0]
 8004cea:	601a      	str	r2, [r3, #0]
    htim->Init.Prescaler = prescaler;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2204      	movs	r2, #4
 8004cf0:	605a      	str	r2, [r3, #4]
    htim->Init.CounterMode = TIM_COUNTERMODE_UP;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	609a      	str	r2, [r3, #8]
    htim->Init.Period = period;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	22ff      	movs	r2, #255	; 0xff
 8004cfc:	60da      	str	r2, [r3, #12]
    htim->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2200      	movs	r2, #0
 8004d02:	611a      	str	r2, [r3, #16]
    htim->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2200      	movs	r2, #0
 8004d08:	619a      	str	r2, [r3, #24]

    HAL_TIM_Base_Init(htim);
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f7fd fe2e 	bl	800296c <HAL_TIM_Base_Init>
    HAL_TIM_Base_Start(htim);
 8004d10:	6878      	ldr	r0, [r7, #4]
 8004d12:	f7fd fe7b 	bl	8002a0c <HAL_TIM_Base_Start>

}
 8004d16:	bf00      	nop
 8004d18:	3708      	adds	r7, #8
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}
	...

08004d20 <Init_GPIO>:


void Init_GPIO(GPIO_TypeDef *TRIG_Port, uint16_t TRIG_Pin)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b08a      	sub	sp, #40	; 0x28
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
 8004d28:	460b      	mov	r3, r1
 8004d2a:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d2c:	f107 0314 	add.w	r3, r7, #20
 8004d30:	2200      	movs	r2, #0
 8004d32:	601a      	str	r2, [r3, #0]
 8004d34:	605a      	str	r2, [r3, #4]
 8004d36:	609a      	str	r2, [r3, #8]
 8004d38:	60da      	str	r2, [r3, #12]
 8004d3a:	611a      	str	r2, [r3, #16]
	if (TRIG_Port == GPIOA)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	4a27      	ldr	r2, [pc, #156]	; (8004ddc <Init_GPIO+0xbc>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d10e      	bne.n	8004d62 <Init_GPIO+0x42>
	{__HAL_RCC_GPIOA_CLK_ENABLE();}
 8004d44:	2300      	movs	r3, #0
 8004d46:	613b      	str	r3, [r7, #16]
 8004d48:	4b25      	ldr	r3, [pc, #148]	; (8004de0 <Init_GPIO+0xc0>)
 8004d4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d4c:	4a24      	ldr	r2, [pc, #144]	; (8004de0 <Init_GPIO+0xc0>)
 8004d4e:	f043 0301 	orr.w	r3, r3, #1
 8004d52:	6313      	str	r3, [r2, #48]	; 0x30
 8004d54:	4b22      	ldr	r3, [pc, #136]	; (8004de0 <Init_GPIO+0xc0>)
 8004d56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d58:	f003 0301 	and.w	r3, r3, #1
 8004d5c:	613b      	str	r3, [r7, #16]
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	e024      	b.n	8004dac <Init_GPIO+0x8c>
	else if(TRIG_Port == GPIOB)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	4a1f      	ldr	r2, [pc, #124]	; (8004de4 <Init_GPIO+0xc4>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d10e      	bne.n	8004d88 <Init_GPIO+0x68>
	{__HAL_RCC_GPIOB_CLK_ENABLE();}
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	60fb      	str	r3, [r7, #12]
 8004d6e:	4b1c      	ldr	r3, [pc, #112]	; (8004de0 <Init_GPIO+0xc0>)
 8004d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d72:	4a1b      	ldr	r2, [pc, #108]	; (8004de0 <Init_GPIO+0xc0>)
 8004d74:	f043 0302 	orr.w	r3, r3, #2
 8004d78:	6313      	str	r3, [r2, #48]	; 0x30
 8004d7a:	4b19      	ldr	r3, [pc, #100]	; (8004de0 <Init_GPIO+0xc0>)
 8004d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d7e:	f003 0302 	and.w	r3, r3, #2
 8004d82:	60fb      	str	r3, [r7, #12]
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	e011      	b.n	8004dac <Init_GPIO+0x8c>
	else if (TRIG_Port == GPIOC)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	4a17      	ldr	r2, [pc, #92]	; (8004de8 <Init_GPIO+0xc8>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d10d      	bne.n	8004dac <Init_GPIO+0x8c>
	{__HAL_RCC_GPIOC_CLK_ENABLE();}
 8004d90:	2300      	movs	r3, #0
 8004d92:	60bb      	str	r3, [r7, #8]
 8004d94:	4b12      	ldr	r3, [pc, #72]	; (8004de0 <Init_GPIO+0xc0>)
 8004d96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d98:	4a11      	ldr	r2, [pc, #68]	; (8004de0 <Init_GPIO+0xc0>)
 8004d9a:	f043 0304 	orr.w	r3, r3, #4
 8004d9e:	6313      	str	r3, [r2, #48]	; 0x30
 8004da0:	4b0f      	ldr	r3, [pc, #60]	; (8004de0 <Init_GPIO+0xc0>)
 8004da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004da4:	f003 0304 	and.w	r3, r3, #4
 8004da8:	60bb      	str	r3, [r7, #8]
 8004daa:	68bb      	ldr	r3, [r7, #8]

	HAL_GPIO_WritePin(TRIG_Port, TRIG_Pin, GPIO_PIN_RESET);
 8004dac:	887b      	ldrh	r3, [r7, #2]
 8004dae:	2200      	movs	r2, #0
 8004db0:	4619      	mov	r1, r3
 8004db2:	6878      	ldr	r0, [r7, #4]
 8004db4:	f7fd f968 	bl	8002088 <HAL_GPIO_WritePin>

		  /*Configure GPIO pins */
		GPIO_InitStruct.Pin = TRIG_Pin;
 8004db8:	887b      	ldrh	r3, [r7, #2]
 8004dba:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	623b      	str	r3, [r7, #32]
		HAL_GPIO_Init(TRIG_Port, &GPIO_InitStruct);
 8004dc8:	f107 0314 	add.w	r3, r7, #20
 8004dcc:	4619      	mov	r1, r3
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f7fc ffd6 	bl	8001d80 <HAL_GPIO_Init>



}
 8004dd4:	bf00      	nop
 8004dd6:	3728      	adds	r7, #40	; 0x28
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}
 8004ddc:	40020000 	.word	0x40020000
 8004de0:	40023800 	.word	0x40023800
 8004de4:	40020400 	.word	0x40020400
 8004de8:	40020800 	.word	0x40020800

08004dec <__cvt>:
 8004dec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004df0:	ec55 4b10 	vmov	r4, r5, d0
 8004df4:	2d00      	cmp	r5, #0
 8004df6:	460e      	mov	r6, r1
 8004df8:	4619      	mov	r1, r3
 8004dfa:	462b      	mov	r3, r5
 8004dfc:	bfbb      	ittet	lt
 8004dfe:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004e02:	461d      	movlt	r5, r3
 8004e04:	2300      	movge	r3, #0
 8004e06:	232d      	movlt	r3, #45	; 0x2d
 8004e08:	700b      	strb	r3, [r1, #0]
 8004e0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e0c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004e10:	4691      	mov	r9, r2
 8004e12:	f023 0820 	bic.w	r8, r3, #32
 8004e16:	bfbc      	itt	lt
 8004e18:	4622      	movlt	r2, r4
 8004e1a:	4614      	movlt	r4, r2
 8004e1c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004e20:	d005      	beq.n	8004e2e <__cvt+0x42>
 8004e22:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004e26:	d100      	bne.n	8004e2a <__cvt+0x3e>
 8004e28:	3601      	adds	r6, #1
 8004e2a:	2102      	movs	r1, #2
 8004e2c:	e000      	b.n	8004e30 <__cvt+0x44>
 8004e2e:	2103      	movs	r1, #3
 8004e30:	ab03      	add	r3, sp, #12
 8004e32:	9301      	str	r3, [sp, #4]
 8004e34:	ab02      	add	r3, sp, #8
 8004e36:	9300      	str	r3, [sp, #0]
 8004e38:	ec45 4b10 	vmov	d0, r4, r5
 8004e3c:	4653      	mov	r3, sl
 8004e3e:	4632      	mov	r2, r6
 8004e40:	f001 f87e 	bl	8005f40 <_dtoa_r>
 8004e44:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004e48:	4607      	mov	r7, r0
 8004e4a:	d102      	bne.n	8004e52 <__cvt+0x66>
 8004e4c:	f019 0f01 	tst.w	r9, #1
 8004e50:	d022      	beq.n	8004e98 <__cvt+0xac>
 8004e52:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004e56:	eb07 0906 	add.w	r9, r7, r6
 8004e5a:	d110      	bne.n	8004e7e <__cvt+0x92>
 8004e5c:	783b      	ldrb	r3, [r7, #0]
 8004e5e:	2b30      	cmp	r3, #48	; 0x30
 8004e60:	d10a      	bne.n	8004e78 <__cvt+0x8c>
 8004e62:	2200      	movs	r2, #0
 8004e64:	2300      	movs	r3, #0
 8004e66:	4620      	mov	r0, r4
 8004e68:	4629      	mov	r1, r5
 8004e6a:	f7fb fe35 	bl	8000ad8 <__aeabi_dcmpeq>
 8004e6e:	b918      	cbnz	r0, 8004e78 <__cvt+0x8c>
 8004e70:	f1c6 0601 	rsb	r6, r6, #1
 8004e74:	f8ca 6000 	str.w	r6, [sl]
 8004e78:	f8da 3000 	ldr.w	r3, [sl]
 8004e7c:	4499      	add	r9, r3
 8004e7e:	2200      	movs	r2, #0
 8004e80:	2300      	movs	r3, #0
 8004e82:	4620      	mov	r0, r4
 8004e84:	4629      	mov	r1, r5
 8004e86:	f7fb fe27 	bl	8000ad8 <__aeabi_dcmpeq>
 8004e8a:	b108      	cbz	r0, 8004e90 <__cvt+0xa4>
 8004e8c:	f8cd 900c 	str.w	r9, [sp, #12]
 8004e90:	2230      	movs	r2, #48	; 0x30
 8004e92:	9b03      	ldr	r3, [sp, #12]
 8004e94:	454b      	cmp	r3, r9
 8004e96:	d307      	bcc.n	8004ea8 <__cvt+0xbc>
 8004e98:	9b03      	ldr	r3, [sp, #12]
 8004e9a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004e9c:	1bdb      	subs	r3, r3, r7
 8004e9e:	4638      	mov	r0, r7
 8004ea0:	6013      	str	r3, [r2, #0]
 8004ea2:	b004      	add	sp, #16
 8004ea4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ea8:	1c59      	adds	r1, r3, #1
 8004eaa:	9103      	str	r1, [sp, #12]
 8004eac:	701a      	strb	r2, [r3, #0]
 8004eae:	e7f0      	b.n	8004e92 <__cvt+0xa6>

08004eb0 <__exponent>:
 8004eb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	2900      	cmp	r1, #0
 8004eb6:	bfb8      	it	lt
 8004eb8:	4249      	neglt	r1, r1
 8004eba:	f803 2b02 	strb.w	r2, [r3], #2
 8004ebe:	bfb4      	ite	lt
 8004ec0:	222d      	movlt	r2, #45	; 0x2d
 8004ec2:	222b      	movge	r2, #43	; 0x2b
 8004ec4:	2909      	cmp	r1, #9
 8004ec6:	7042      	strb	r2, [r0, #1]
 8004ec8:	dd2a      	ble.n	8004f20 <__exponent+0x70>
 8004eca:	f10d 0207 	add.w	r2, sp, #7
 8004ece:	4617      	mov	r7, r2
 8004ed0:	260a      	movs	r6, #10
 8004ed2:	4694      	mov	ip, r2
 8004ed4:	fb91 f5f6 	sdiv	r5, r1, r6
 8004ed8:	fb06 1415 	mls	r4, r6, r5, r1
 8004edc:	3430      	adds	r4, #48	; 0x30
 8004ede:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004ee2:	460c      	mov	r4, r1
 8004ee4:	2c63      	cmp	r4, #99	; 0x63
 8004ee6:	f102 32ff 	add.w	r2, r2, #4294967295
 8004eea:	4629      	mov	r1, r5
 8004eec:	dcf1      	bgt.n	8004ed2 <__exponent+0x22>
 8004eee:	3130      	adds	r1, #48	; 0x30
 8004ef0:	f1ac 0402 	sub.w	r4, ip, #2
 8004ef4:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004ef8:	1c41      	adds	r1, r0, #1
 8004efa:	4622      	mov	r2, r4
 8004efc:	42ba      	cmp	r2, r7
 8004efe:	d30a      	bcc.n	8004f16 <__exponent+0x66>
 8004f00:	f10d 0209 	add.w	r2, sp, #9
 8004f04:	eba2 020c 	sub.w	r2, r2, ip
 8004f08:	42bc      	cmp	r4, r7
 8004f0a:	bf88      	it	hi
 8004f0c:	2200      	movhi	r2, #0
 8004f0e:	4413      	add	r3, r2
 8004f10:	1a18      	subs	r0, r3, r0
 8004f12:	b003      	add	sp, #12
 8004f14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f16:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004f1a:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004f1e:	e7ed      	b.n	8004efc <__exponent+0x4c>
 8004f20:	2330      	movs	r3, #48	; 0x30
 8004f22:	3130      	adds	r1, #48	; 0x30
 8004f24:	7083      	strb	r3, [r0, #2]
 8004f26:	70c1      	strb	r1, [r0, #3]
 8004f28:	1d03      	adds	r3, r0, #4
 8004f2a:	e7f1      	b.n	8004f10 <__exponent+0x60>

08004f2c <_printf_float>:
 8004f2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f30:	ed2d 8b02 	vpush	{d8}
 8004f34:	b08d      	sub	sp, #52	; 0x34
 8004f36:	460c      	mov	r4, r1
 8004f38:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004f3c:	4616      	mov	r6, r2
 8004f3e:	461f      	mov	r7, r3
 8004f40:	4605      	mov	r5, r0
 8004f42:	f000 fef7 	bl	8005d34 <_localeconv_r>
 8004f46:	f8d0 a000 	ldr.w	sl, [r0]
 8004f4a:	4650      	mov	r0, sl
 8004f4c:	f7fb f998 	bl	8000280 <strlen>
 8004f50:	2300      	movs	r3, #0
 8004f52:	930a      	str	r3, [sp, #40]	; 0x28
 8004f54:	6823      	ldr	r3, [r4, #0]
 8004f56:	9305      	str	r3, [sp, #20]
 8004f58:	f8d8 3000 	ldr.w	r3, [r8]
 8004f5c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004f60:	3307      	adds	r3, #7
 8004f62:	f023 0307 	bic.w	r3, r3, #7
 8004f66:	f103 0208 	add.w	r2, r3, #8
 8004f6a:	f8c8 2000 	str.w	r2, [r8]
 8004f6e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004f72:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004f76:	9307      	str	r3, [sp, #28]
 8004f78:	f8cd 8018 	str.w	r8, [sp, #24]
 8004f7c:	ee08 0a10 	vmov	s16, r0
 8004f80:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8004f84:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004f88:	4b9e      	ldr	r3, [pc, #632]	; (8005204 <_printf_float+0x2d8>)
 8004f8a:	f04f 32ff 	mov.w	r2, #4294967295
 8004f8e:	f7fb fdd5 	bl	8000b3c <__aeabi_dcmpun>
 8004f92:	bb88      	cbnz	r0, 8004ff8 <_printf_float+0xcc>
 8004f94:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004f98:	4b9a      	ldr	r3, [pc, #616]	; (8005204 <_printf_float+0x2d8>)
 8004f9a:	f04f 32ff 	mov.w	r2, #4294967295
 8004f9e:	f7fb fdaf 	bl	8000b00 <__aeabi_dcmple>
 8004fa2:	bb48      	cbnz	r0, 8004ff8 <_printf_float+0xcc>
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	4640      	mov	r0, r8
 8004faa:	4649      	mov	r1, r9
 8004fac:	f7fb fd9e 	bl	8000aec <__aeabi_dcmplt>
 8004fb0:	b110      	cbz	r0, 8004fb8 <_printf_float+0x8c>
 8004fb2:	232d      	movs	r3, #45	; 0x2d
 8004fb4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fb8:	4a93      	ldr	r2, [pc, #588]	; (8005208 <_printf_float+0x2dc>)
 8004fba:	4b94      	ldr	r3, [pc, #592]	; (800520c <_printf_float+0x2e0>)
 8004fbc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004fc0:	bf94      	ite	ls
 8004fc2:	4690      	movls	r8, r2
 8004fc4:	4698      	movhi	r8, r3
 8004fc6:	2303      	movs	r3, #3
 8004fc8:	6123      	str	r3, [r4, #16]
 8004fca:	9b05      	ldr	r3, [sp, #20]
 8004fcc:	f023 0304 	bic.w	r3, r3, #4
 8004fd0:	6023      	str	r3, [r4, #0]
 8004fd2:	f04f 0900 	mov.w	r9, #0
 8004fd6:	9700      	str	r7, [sp, #0]
 8004fd8:	4633      	mov	r3, r6
 8004fda:	aa0b      	add	r2, sp, #44	; 0x2c
 8004fdc:	4621      	mov	r1, r4
 8004fde:	4628      	mov	r0, r5
 8004fe0:	f000 f9da 	bl	8005398 <_printf_common>
 8004fe4:	3001      	adds	r0, #1
 8004fe6:	f040 8090 	bne.w	800510a <_printf_float+0x1de>
 8004fea:	f04f 30ff 	mov.w	r0, #4294967295
 8004fee:	b00d      	add	sp, #52	; 0x34
 8004ff0:	ecbd 8b02 	vpop	{d8}
 8004ff4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ff8:	4642      	mov	r2, r8
 8004ffa:	464b      	mov	r3, r9
 8004ffc:	4640      	mov	r0, r8
 8004ffe:	4649      	mov	r1, r9
 8005000:	f7fb fd9c 	bl	8000b3c <__aeabi_dcmpun>
 8005004:	b140      	cbz	r0, 8005018 <_printf_float+0xec>
 8005006:	464b      	mov	r3, r9
 8005008:	2b00      	cmp	r3, #0
 800500a:	bfbc      	itt	lt
 800500c:	232d      	movlt	r3, #45	; 0x2d
 800500e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005012:	4a7f      	ldr	r2, [pc, #508]	; (8005210 <_printf_float+0x2e4>)
 8005014:	4b7f      	ldr	r3, [pc, #508]	; (8005214 <_printf_float+0x2e8>)
 8005016:	e7d1      	b.n	8004fbc <_printf_float+0x90>
 8005018:	6863      	ldr	r3, [r4, #4]
 800501a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800501e:	9206      	str	r2, [sp, #24]
 8005020:	1c5a      	adds	r2, r3, #1
 8005022:	d13f      	bne.n	80050a4 <_printf_float+0x178>
 8005024:	2306      	movs	r3, #6
 8005026:	6063      	str	r3, [r4, #4]
 8005028:	9b05      	ldr	r3, [sp, #20]
 800502a:	6861      	ldr	r1, [r4, #4]
 800502c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005030:	2300      	movs	r3, #0
 8005032:	9303      	str	r3, [sp, #12]
 8005034:	ab0a      	add	r3, sp, #40	; 0x28
 8005036:	e9cd b301 	strd	fp, r3, [sp, #4]
 800503a:	ab09      	add	r3, sp, #36	; 0x24
 800503c:	ec49 8b10 	vmov	d0, r8, r9
 8005040:	9300      	str	r3, [sp, #0]
 8005042:	6022      	str	r2, [r4, #0]
 8005044:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005048:	4628      	mov	r0, r5
 800504a:	f7ff fecf 	bl	8004dec <__cvt>
 800504e:	9b06      	ldr	r3, [sp, #24]
 8005050:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005052:	2b47      	cmp	r3, #71	; 0x47
 8005054:	4680      	mov	r8, r0
 8005056:	d108      	bne.n	800506a <_printf_float+0x13e>
 8005058:	1cc8      	adds	r0, r1, #3
 800505a:	db02      	blt.n	8005062 <_printf_float+0x136>
 800505c:	6863      	ldr	r3, [r4, #4]
 800505e:	4299      	cmp	r1, r3
 8005060:	dd41      	ble.n	80050e6 <_printf_float+0x1ba>
 8005062:	f1ab 0302 	sub.w	r3, fp, #2
 8005066:	fa5f fb83 	uxtb.w	fp, r3
 800506a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800506e:	d820      	bhi.n	80050b2 <_printf_float+0x186>
 8005070:	3901      	subs	r1, #1
 8005072:	465a      	mov	r2, fp
 8005074:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005078:	9109      	str	r1, [sp, #36]	; 0x24
 800507a:	f7ff ff19 	bl	8004eb0 <__exponent>
 800507e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005080:	1813      	adds	r3, r2, r0
 8005082:	2a01      	cmp	r2, #1
 8005084:	4681      	mov	r9, r0
 8005086:	6123      	str	r3, [r4, #16]
 8005088:	dc02      	bgt.n	8005090 <_printf_float+0x164>
 800508a:	6822      	ldr	r2, [r4, #0]
 800508c:	07d2      	lsls	r2, r2, #31
 800508e:	d501      	bpl.n	8005094 <_printf_float+0x168>
 8005090:	3301      	adds	r3, #1
 8005092:	6123      	str	r3, [r4, #16]
 8005094:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005098:	2b00      	cmp	r3, #0
 800509a:	d09c      	beq.n	8004fd6 <_printf_float+0xaa>
 800509c:	232d      	movs	r3, #45	; 0x2d
 800509e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050a2:	e798      	b.n	8004fd6 <_printf_float+0xaa>
 80050a4:	9a06      	ldr	r2, [sp, #24]
 80050a6:	2a47      	cmp	r2, #71	; 0x47
 80050a8:	d1be      	bne.n	8005028 <_printf_float+0xfc>
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d1bc      	bne.n	8005028 <_printf_float+0xfc>
 80050ae:	2301      	movs	r3, #1
 80050b0:	e7b9      	b.n	8005026 <_printf_float+0xfa>
 80050b2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80050b6:	d118      	bne.n	80050ea <_printf_float+0x1be>
 80050b8:	2900      	cmp	r1, #0
 80050ba:	6863      	ldr	r3, [r4, #4]
 80050bc:	dd0b      	ble.n	80050d6 <_printf_float+0x1aa>
 80050be:	6121      	str	r1, [r4, #16]
 80050c0:	b913      	cbnz	r3, 80050c8 <_printf_float+0x19c>
 80050c2:	6822      	ldr	r2, [r4, #0]
 80050c4:	07d0      	lsls	r0, r2, #31
 80050c6:	d502      	bpl.n	80050ce <_printf_float+0x1a2>
 80050c8:	3301      	adds	r3, #1
 80050ca:	440b      	add	r3, r1
 80050cc:	6123      	str	r3, [r4, #16]
 80050ce:	65a1      	str	r1, [r4, #88]	; 0x58
 80050d0:	f04f 0900 	mov.w	r9, #0
 80050d4:	e7de      	b.n	8005094 <_printf_float+0x168>
 80050d6:	b913      	cbnz	r3, 80050de <_printf_float+0x1b2>
 80050d8:	6822      	ldr	r2, [r4, #0]
 80050da:	07d2      	lsls	r2, r2, #31
 80050dc:	d501      	bpl.n	80050e2 <_printf_float+0x1b6>
 80050de:	3302      	adds	r3, #2
 80050e0:	e7f4      	b.n	80050cc <_printf_float+0x1a0>
 80050e2:	2301      	movs	r3, #1
 80050e4:	e7f2      	b.n	80050cc <_printf_float+0x1a0>
 80050e6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80050ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050ec:	4299      	cmp	r1, r3
 80050ee:	db05      	blt.n	80050fc <_printf_float+0x1d0>
 80050f0:	6823      	ldr	r3, [r4, #0]
 80050f2:	6121      	str	r1, [r4, #16]
 80050f4:	07d8      	lsls	r0, r3, #31
 80050f6:	d5ea      	bpl.n	80050ce <_printf_float+0x1a2>
 80050f8:	1c4b      	adds	r3, r1, #1
 80050fa:	e7e7      	b.n	80050cc <_printf_float+0x1a0>
 80050fc:	2900      	cmp	r1, #0
 80050fe:	bfd4      	ite	le
 8005100:	f1c1 0202 	rsble	r2, r1, #2
 8005104:	2201      	movgt	r2, #1
 8005106:	4413      	add	r3, r2
 8005108:	e7e0      	b.n	80050cc <_printf_float+0x1a0>
 800510a:	6823      	ldr	r3, [r4, #0]
 800510c:	055a      	lsls	r2, r3, #21
 800510e:	d407      	bmi.n	8005120 <_printf_float+0x1f4>
 8005110:	6923      	ldr	r3, [r4, #16]
 8005112:	4642      	mov	r2, r8
 8005114:	4631      	mov	r1, r6
 8005116:	4628      	mov	r0, r5
 8005118:	47b8      	blx	r7
 800511a:	3001      	adds	r0, #1
 800511c:	d12c      	bne.n	8005178 <_printf_float+0x24c>
 800511e:	e764      	b.n	8004fea <_printf_float+0xbe>
 8005120:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005124:	f240 80e0 	bls.w	80052e8 <_printf_float+0x3bc>
 8005128:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800512c:	2200      	movs	r2, #0
 800512e:	2300      	movs	r3, #0
 8005130:	f7fb fcd2 	bl	8000ad8 <__aeabi_dcmpeq>
 8005134:	2800      	cmp	r0, #0
 8005136:	d034      	beq.n	80051a2 <_printf_float+0x276>
 8005138:	4a37      	ldr	r2, [pc, #220]	; (8005218 <_printf_float+0x2ec>)
 800513a:	2301      	movs	r3, #1
 800513c:	4631      	mov	r1, r6
 800513e:	4628      	mov	r0, r5
 8005140:	47b8      	blx	r7
 8005142:	3001      	adds	r0, #1
 8005144:	f43f af51 	beq.w	8004fea <_printf_float+0xbe>
 8005148:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800514c:	429a      	cmp	r2, r3
 800514e:	db02      	blt.n	8005156 <_printf_float+0x22a>
 8005150:	6823      	ldr	r3, [r4, #0]
 8005152:	07d8      	lsls	r0, r3, #31
 8005154:	d510      	bpl.n	8005178 <_printf_float+0x24c>
 8005156:	ee18 3a10 	vmov	r3, s16
 800515a:	4652      	mov	r2, sl
 800515c:	4631      	mov	r1, r6
 800515e:	4628      	mov	r0, r5
 8005160:	47b8      	blx	r7
 8005162:	3001      	adds	r0, #1
 8005164:	f43f af41 	beq.w	8004fea <_printf_float+0xbe>
 8005168:	f04f 0800 	mov.w	r8, #0
 800516c:	f104 091a 	add.w	r9, r4, #26
 8005170:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005172:	3b01      	subs	r3, #1
 8005174:	4543      	cmp	r3, r8
 8005176:	dc09      	bgt.n	800518c <_printf_float+0x260>
 8005178:	6823      	ldr	r3, [r4, #0]
 800517a:	079b      	lsls	r3, r3, #30
 800517c:	f100 8107 	bmi.w	800538e <_printf_float+0x462>
 8005180:	68e0      	ldr	r0, [r4, #12]
 8005182:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005184:	4298      	cmp	r0, r3
 8005186:	bfb8      	it	lt
 8005188:	4618      	movlt	r0, r3
 800518a:	e730      	b.n	8004fee <_printf_float+0xc2>
 800518c:	2301      	movs	r3, #1
 800518e:	464a      	mov	r2, r9
 8005190:	4631      	mov	r1, r6
 8005192:	4628      	mov	r0, r5
 8005194:	47b8      	blx	r7
 8005196:	3001      	adds	r0, #1
 8005198:	f43f af27 	beq.w	8004fea <_printf_float+0xbe>
 800519c:	f108 0801 	add.w	r8, r8, #1
 80051a0:	e7e6      	b.n	8005170 <_printf_float+0x244>
 80051a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	dc39      	bgt.n	800521c <_printf_float+0x2f0>
 80051a8:	4a1b      	ldr	r2, [pc, #108]	; (8005218 <_printf_float+0x2ec>)
 80051aa:	2301      	movs	r3, #1
 80051ac:	4631      	mov	r1, r6
 80051ae:	4628      	mov	r0, r5
 80051b0:	47b8      	blx	r7
 80051b2:	3001      	adds	r0, #1
 80051b4:	f43f af19 	beq.w	8004fea <_printf_float+0xbe>
 80051b8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80051bc:	4313      	orrs	r3, r2
 80051be:	d102      	bne.n	80051c6 <_printf_float+0x29a>
 80051c0:	6823      	ldr	r3, [r4, #0]
 80051c2:	07d9      	lsls	r1, r3, #31
 80051c4:	d5d8      	bpl.n	8005178 <_printf_float+0x24c>
 80051c6:	ee18 3a10 	vmov	r3, s16
 80051ca:	4652      	mov	r2, sl
 80051cc:	4631      	mov	r1, r6
 80051ce:	4628      	mov	r0, r5
 80051d0:	47b8      	blx	r7
 80051d2:	3001      	adds	r0, #1
 80051d4:	f43f af09 	beq.w	8004fea <_printf_float+0xbe>
 80051d8:	f04f 0900 	mov.w	r9, #0
 80051dc:	f104 0a1a 	add.w	sl, r4, #26
 80051e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051e2:	425b      	negs	r3, r3
 80051e4:	454b      	cmp	r3, r9
 80051e6:	dc01      	bgt.n	80051ec <_printf_float+0x2c0>
 80051e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051ea:	e792      	b.n	8005112 <_printf_float+0x1e6>
 80051ec:	2301      	movs	r3, #1
 80051ee:	4652      	mov	r2, sl
 80051f0:	4631      	mov	r1, r6
 80051f2:	4628      	mov	r0, r5
 80051f4:	47b8      	blx	r7
 80051f6:	3001      	adds	r0, #1
 80051f8:	f43f aef7 	beq.w	8004fea <_printf_float+0xbe>
 80051fc:	f109 0901 	add.w	r9, r9, #1
 8005200:	e7ee      	b.n	80051e0 <_printf_float+0x2b4>
 8005202:	bf00      	nop
 8005204:	7fefffff 	.word	0x7fefffff
 8005208:	080095c8 	.word	0x080095c8
 800520c:	080095cc 	.word	0x080095cc
 8005210:	080095d0 	.word	0x080095d0
 8005214:	080095d4 	.word	0x080095d4
 8005218:	080095d8 	.word	0x080095d8
 800521c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800521e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005220:	429a      	cmp	r2, r3
 8005222:	bfa8      	it	ge
 8005224:	461a      	movge	r2, r3
 8005226:	2a00      	cmp	r2, #0
 8005228:	4691      	mov	r9, r2
 800522a:	dc37      	bgt.n	800529c <_printf_float+0x370>
 800522c:	f04f 0b00 	mov.w	fp, #0
 8005230:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005234:	f104 021a 	add.w	r2, r4, #26
 8005238:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800523a:	9305      	str	r3, [sp, #20]
 800523c:	eba3 0309 	sub.w	r3, r3, r9
 8005240:	455b      	cmp	r3, fp
 8005242:	dc33      	bgt.n	80052ac <_printf_float+0x380>
 8005244:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005248:	429a      	cmp	r2, r3
 800524a:	db3b      	blt.n	80052c4 <_printf_float+0x398>
 800524c:	6823      	ldr	r3, [r4, #0]
 800524e:	07da      	lsls	r2, r3, #31
 8005250:	d438      	bmi.n	80052c4 <_printf_float+0x398>
 8005252:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005256:	eba2 0903 	sub.w	r9, r2, r3
 800525a:	9b05      	ldr	r3, [sp, #20]
 800525c:	1ad2      	subs	r2, r2, r3
 800525e:	4591      	cmp	r9, r2
 8005260:	bfa8      	it	ge
 8005262:	4691      	movge	r9, r2
 8005264:	f1b9 0f00 	cmp.w	r9, #0
 8005268:	dc35      	bgt.n	80052d6 <_printf_float+0x3aa>
 800526a:	f04f 0800 	mov.w	r8, #0
 800526e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005272:	f104 0a1a 	add.w	sl, r4, #26
 8005276:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800527a:	1a9b      	subs	r3, r3, r2
 800527c:	eba3 0309 	sub.w	r3, r3, r9
 8005280:	4543      	cmp	r3, r8
 8005282:	f77f af79 	ble.w	8005178 <_printf_float+0x24c>
 8005286:	2301      	movs	r3, #1
 8005288:	4652      	mov	r2, sl
 800528a:	4631      	mov	r1, r6
 800528c:	4628      	mov	r0, r5
 800528e:	47b8      	blx	r7
 8005290:	3001      	adds	r0, #1
 8005292:	f43f aeaa 	beq.w	8004fea <_printf_float+0xbe>
 8005296:	f108 0801 	add.w	r8, r8, #1
 800529a:	e7ec      	b.n	8005276 <_printf_float+0x34a>
 800529c:	4613      	mov	r3, r2
 800529e:	4631      	mov	r1, r6
 80052a0:	4642      	mov	r2, r8
 80052a2:	4628      	mov	r0, r5
 80052a4:	47b8      	blx	r7
 80052a6:	3001      	adds	r0, #1
 80052a8:	d1c0      	bne.n	800522c <_printf_float+0x300>
 80052aa:	e69e      	b.n	8004fea <_printf_float+0xbe>
 80052ac:	2301      	movs	r3, #1
 80052ae:	4631      	mov	r1, r6
 80052b0:	4628      	mov	r0, r5
 80052b2:	9205      	str	r2, [sp, #20]
 80052b4:	47b8      	blx	r7
 80052b6:	3001      	adds	r0, #1
 80052b8:	f43f ae97 	beq.w	8004fea <_printf_float+0xbe>
 80052bc:	9a05      	ldr	r2, [sp, #20]
 80052be:	f10b 0b01 	add.w	fp, fp, #1
 80052c2:	e7b9      	b.n	8005238 <_printf_float+0x30c>
 80052c4:	ee18 3a10 	vmov	r3, s16
 80052c8:	4652      	mov	r2, sl
 80052ca:	4631      	mov	r1, r6
 80052cc:	4628      	mov	r0, r5
 80052ce:	47b8      	blx	r7
 80052d0:	3001      	adds	r0, #1
 80052d2:	d1be      	bne.n	8005252 <_printf_float+0x326>
 80052d4:	e689      	b.n	8004fea <_printf_float+0xbe>
 80052d6:	9a05      	ldr	r2, [sp, #20]
 80052d8:	464b      	mov	r3, r9
 80052da:	4442      	add	r2, r8
 80052dc:	4631      	mov	r1, r6
 80052de:	4628      	mov	r0, r5
 80052e0:	47b8      	blx	r7
 80052e2:	3001      	adds	r0, #1
 80052e4:	d1c1      	bne.n	800526a <_printf_float+0x33e>
 80052e6:	e680      	b.n	8004fea <_printf_float+0xbe>
 80052e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80052ea:	2a01      	cmp	r2, #1
 80052ec:	dc01      	bgt.n	80052f2 <_printf_float+0x3c6>
 80052ee:	07db      	lsls	r3, r3, #31
 80052f0:	d53a      	bpl.n	8005368 <_printf_float+0x43c>
 80052f2:	2301      	movs	r3, #1
 80052f4:	4642      	mov	r2, r8
 80052f6:	4631      	mov	r1, r6
 80052f8:	4628      	mov	r0, r5
 80052fa:	47b8      	blx	r7
 80052fc:	3001      	adds	r0, #1
 80052fe:	f43f ae74 	beq.w	8004fea <_printf_float+0xbe>
 8005302:	ee18 3a10 	vmov	r3, s16
 8005306:	4652      	mov	r2, sl
 8005308:	4631      	mov	r1, r6
 800530a:	4628      	mov	r0, r5
 800530c:	47b8      	blx	r7
 800530e:	3001      	adds	r0, #1
 8005310:	f43f ae6b 	beq.w	8004fea <_printf_float+0xbe>
 8005314:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005318:	2200      	movs	r2, #0
 800531a:	2300      	movs	r3, #0
 800531c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8005320:	f7fb fbda 	bl	8000ad8 <__aeabi_dcmpeq>
 8005324:	b9d8      	cbnz	r0, 800535e <_printf_float+0x432>
 8005326:	f10a 33ff 	add.w	r3, sl, #4294967295
 800532a:	f108 0201 	add.w	r2, r8, #1
 800532e:	4631      	mov	r1, r6
 8005330:	4628      	mov	r0, r5
 8005332:	47b8      	blx	r7
 8005334:	3001      	adds	r0, #1
 8005336:	d10e      	bne.n	8005356 <_printf_float+0x42a>
 8005338:	e657      	b.n	8004fea <_printf_float+0xbe>
 800533a:	2301      	movs	r3, #1
 800533c:	4652      	mov	r2, sl
 800533e:	4631      	mov	r1, r6
 8005340:	4628      	mov	r0, r5
 8005342:	47b8      	blx	r7
 8005344:	3001      	adds	r0, #1
 8005346:	f43f ae50 	beq.w	8004fea <_printf_float+0xbe>
 800534a:	f108 0801 	add.w	r8, r8, #1
 800534e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005350:	3b01      	subs	r3, #1
 8005352:	4543      	cmp	r3, r8
 8005354:	dcf1      	bgt.n	800533a <_printf_float+0x40e>
 8005356:	464b      	mov	r3, r9
 8005358:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800535c:	e6da      	b.n	8005114 <_printf_float+0x1e8>
 800535e:	f04f 0800 	mov.w	r8, #0
 8005362:	f104 0a1a 	add.w	sl, r4, #26
 8005366:	e7f2      	b.n	800534e <_printf_float+0x422>
 8005368:	2301      	movs	r3, #1
 800536a:	4642      	mov	r2, r8
 800536c:	e7df      	b.n	800532e <_printf_float+0x402>
 800536e:	2301      	movs	r3, #1
 8005370:	464a      	mov	r2, r9
 8005372:	4631      	mov	r1, r6
 8005374:	4628      	mov	r0, r5
 8005376:	47b8      	blx	r7
 8005378:	3001      	adds	r0, #1
 800537a:	f43f ae36 	beq.w	8004fea <_printf_float+0xbe>
 800537e:	f108 0801 	add.w	r8, r8, #1
 8005382:	68e3      	ldr	r3, [r4, #12]
 8005384:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005386:	1a5b      	subs	r3, r3, r1
 8005388:	4543      	cmp	r3, r8
 800538a:	dcf0      	bgt.n	800536e <_printf_float+0x442>
 800538c:	e6f8      	b.n	8005180 <_printf_float+0x254>
 800538e:	f04f 0800 	mov.w	r8, #0
 8005392:	f104 0919 	add.w	r9, r4, #25
 8005396:	e7f4      	b.n	8005382 <_printf_float+0x456>

08005398 <_printf_common>:
 8005398:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800539c:	4616      	mov	r6, r2
 800539e:	4699      	mov	r9, r3
 80053a0:	688a      	ldr	r2, [r1, #8]
 80053a2:	690b      	ldr	r3, [r1, #16]
 80053a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80053a8:	4293      	cmp	r3, r2
 80053aa:	bfb8      	it	lt
 80053ac:	4613      	movlt	r3, r2
 80053ae:	6033      	str	r3, [r6, #0]
 80053b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80053b4:	4607      	mov	r7, r0
 80053b6:	460c      	mov	r4, r1
 80053b8:	b10a      	cbz	r2, 80053be <_printf_common+0x26>
 80053ba:	3301      	adds	r3, #1
 80053bc:	6033      	str	r3, [r6, #0]
 80053be:	6823      	ldr	r3, [r4, #0]
 80053c0:	0699      	lsls	r1, r3, #26
 80053c2:	bf42      	ittt	mi
 80053c4:	6833      	ldrmi	r3, [r6, #0]
 80053c6:	3302      	addmi	r3, #2
 80053c8:	6033      	strmi	r3, [r6, #0]
 80053ca:	6825      	ldr	r5, [r4, #0]
 80053cc:	f015 0506 	ands.w	r5, r5, #6
 80053d0:	d106      	bne.n	80053e0 <_printf_common+0x48>
 80053d2:	f104 0a19 	add.w	sl, r4, #25
 80053d6:	68e3      	ldr	r3, [r4, #12]
 80053d8:	6832      	ldr	r2, [r6, #0]
 80053da:	1a9b      	subs	r3, r3, r2
 80053dc:	42ab      	cmp	r3, r5
 80053de:	dc26      	bgt.n	800542e <_printf_common+0x96>
 80053e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80053e4:	1e13      	subs	r3, r2, #0
 80053e6:	6822      	ldr	r2, [r4, #0]
 80053e8:	bf18      	it	ne
 80053ea:	2301      	movne	r3, #1
 80053ec:	0692      	lsls	r2, r2, #26
 80053ee:	d42b      	bmi.n	8005448 <_printf_common+0xb0>
 80053f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80053f4:	4649      	mov	r1, r9
 80053f6:	4638      	mov	r0, r7
 80053f8:	47c0      	blx	r8
 80053fa:	3001      	adds	r0, #1
 80053fc:	d01e      	beq.n	800543c <_printf_common+0xa4>
 80053fe:	6823      	ldr	r3, [r4, #0]
 8005400:	6922      	ldr	r2, [r4, #16]
 8005402:	f003 0306 	and.w	r3, r3, #6
 8005406:	2b04      	cmp	r3, #4
 8005408:	bf02      	ittt	eq
 800540a:	68e5      	ldreq	r5, [r4, #12]
 800540c:	6833      	ldreq	r3, [r6, #0]
 800540e:	1aed      	subeq	r5, r5, r3
 8005410:	68a3      	ldr	r3, [r4, #8]
 8005412:	bf0c      	ite	eq
 8005414:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005418:	2500      	movne	r5, #0
 800541a:	4293      	cmp	r3, r2
 800541c:	bfc4      	itt	gt
 800541e:	1a9b      	subgt	r3, r3, r2
 8005420:	18ed      	addgt	r5, r5, r3
 8005422:	2600      	movs	r6, #0
 8005424:	341a      	adds	r4, #26
 8005426:	42b5      	cmp	r5, r6
 8005428:	d11a      	bne.n	8005460 <_printf_common+0xc8>
 800542a:	2000      	movs	r0, #0
 800542c:	e008      	b.n	8005440 <_printf_common+0xa8>
 800542e:	2301      	movs	r3, #1
 8005430:	4652      	mov	r2, sl
 8005432:	4649      	mov	r1, r9
 8005434:	4638      	mov	r0, r7
 8005436:	47c0      	blx	r8
 8005438:	3001      	adds	r0, #1
 800543a:	d103      	bne.n	8005444 <_printf_common+0xac>
 800543c:	f04f 30ff 	mov.w	r0, #4294967295
 8005440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005444:	3501      	adds	r5, #1
 8005446:	e7c6      	b.n	80053d6 <_printf_common+0x3e>
 8005448:	18e1      	adds	r1, r4, r3
 800544a:	1c5a      	adds	r2, r3, #1
 800544c:	2030      	movs	r0, #48	; 0x30
 800544e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005452:	4422      	add	r2, r4
 8005454:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005458:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800545c:	3302      	adds	r3, #2
 800545e:	e7c7      	b.n	80053f0 <_printf_common+0x58>
 8005460:	2301      	movs	r3, #1
 8005462:	4622      	mov	r2, r4
 8005464:	4649      	mov	r1, r9
 8005466:	4638      	mov	r0, r7
 8005468:	47c0      	blx	r8
 800546a:	3001      	adds	r0, #1
 800546c:	d0e6      	beq.n	800543c <_printf_common+0xa4>
 800546e:	3601      	adds	r6, #1
 8005470:	e7d9      	b.n	8005426 <_printf_common+0x8e>
	...

08005474 <_printf_i>:
 8005474:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005478:	7e0f      	ldrb	r7, [r1, #24]
 800547a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800547c:	2f78      	cmp	r7, #120	; 0x78
 800547e:	4691      	mov	r9, r2
 8005480:	4680      	mov	r8, r0
 8005482:	460c      	mov	r4, r1
 8005484:	469a      	mov	sl, r3
 8005486:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800548a:	d807      	bhi.n	800549c <_printf_i+0x28>
 800548c:	2f62      	cmp	r7, #98	; 0x62
 800548e:	d80a      	bhi.n	80054a6 <_printf_i+0x32>
 8005490:	2f00      	cmp	r7, #0
 8005492:	f000 80d4 	beq.w	800563e <_printf_i+0x1ca>
 8005496:	2f58      	cmp	r7, #88	; 0x58
 8005498:	f000 80c0 	beq.w	800561c <_printf_i+0x1a8>
 800549c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80054a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80054a4:	e03a      	b.n	800551c <_printf_i+0xa8>
 80054a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80054aa:	2b15      	cmp	r3, #21
 80054ac:	d8f6      	bhi.n	800549c <_printf_i+0x28>
 80054ae:	a101      	add	r1, pc, #4	; (adr r1, 80054b4 <_printf_i+0x40>)
 80054b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80054b4:	0800550d 	.word	0x0800550d
 80054b8:	08005521 	.word	0x08005521
 80054bc:	0800549d 	.word	0x0800549d
 80054c0:	0800549d 	.word	0x0800549d
 80054c4:	0800549d 	.word	0x0800549d
 80054c8:	0800549d 	.word	0x0800549d
 80054cc:	08005521 	.word	0x08005521
 80054d0:	0800549d 	.word	0x0800549d
 80054d4:	0800549d 	.word	0x0800549d
 80054d8:	0800549d 	.word	0x0800549d
 80054dc:	0800549d 	.word	0x0800549d
 80054e0:	08005625 	.word	0x08005625
 80054e4:	0800554d 	.word	0x0800554d
 80054e8:	080055df 	.word	0x080055df
 80054ec:	0800549d 	.word	0x0800549d
 80054f0:	0800549d 	.word	0x0800549d
 80054f4:	08005647 	.word	0x08005647
 80054f8:	0800549d 	.word	0x0800549d
 80054fc:	0800554d 	.word	0x0800554d
 8005500:	0800549d 	.word	0x0800549d
 8005504:	0800549d 	.word	0x0800549d
 8005508:	080055e7 	.word	0x080055e7
 800550c:	682b      	ldr	r3, [r5, #0]
 800550e:	1d1a      	adds	r2, r3, #4
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	602a      	str	r2, [r5, #0]
 8005514:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005518:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800551c:	2301      	movs	r3, #1
 800551e:	e09f      	b.n	8005660 <_printf_i+0x1ec>
 8005520:	6820      	ldr	r0, [r4, #0]
 8005522:	682b      	ldr	r3, [r5, #0]
 8005524:	0607      	lsls	r7, r0, #24
 8005526:	f103 0104 	add.w	r1, r3, #4
 800552a:	6029      	str	r1, [r5, #0]
 800552c:	d501      	bpl.n	8005532 <_printf_i+0xbe>
 800552e:	681e      	ldr	r6, [r3, #0]
 8005530:	e003      	b.n	800553a <_printf_i+0xc6>
 8005532:	0646      	lsls	r6, r0, #25
 8005534:	d5fb      	bpl.n	800552e <_printf_i+0xba>
 8005536:	f9b3 6000 	ldrsh.w	r6, [r3]
 800553a:	2e00      	cmp	r6, #0
 800553c:	da03      	bge.n	8005546 <_printf_i+0xd2>
 800553e:	232d      	movs	r3, #45	; 0x2d
 8005540:	4276      	negs	r6, r6
 8005542:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005546:	485a      	ldr	r0, [pc, #360]	; (80056b0 <_printf_i+0x23c>)
 8005548:	230a      	movs	r3, #10
 800554a:	e012      	b.n	8005572 <_printf_i+0xfe>
 800554c:	682b      	ldr	r3, [r5, #0]
 800554e:	6820      	ldr	r0, [r4, #0]
 8005550:	1d19      	adds	r1, r3, #4
 8005552:	6029      	str	r1, [r5, #0]
 8005554:	0605      	lsls	r5, r0, #24
 8005556:	d501      	bpl.n	800555c <_printf_i+0xe8>
 8005558:	681e      	ldr	r6, [r3, #0]
 800555a:	e002      	b.n	8005562 <_printf_i+0xee>
 800555c:	0641      	lsls	r1, r0, #25
 800555e:	d5fb      	bpl.n	8005558 <_printf_i+0xe4>
 8005560:	881e      	ldrh	r6, [r3, #0]
 8005562:	4853      	ldr	r0, [pc, #332]	; (80056b0 <_printf_i+0x23c>)
 8005564:	2f6f      	cmp	r7, #111	; 0x6f
 8005566:	bf0c      	ite	eq
 8005568:	2308      	moveq	r3, #8
 800556a:	230a      	movne	r3, #10
 800556c:	2100      	movs	r1, #0
 800556e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005572:	6865      	ldr	r5, [r4, #4]
 8005574:	60a5      	str	r5, [r4, #8]
 8005576:	2d00      	cmp	r5, #0
 8005578:	bfa2      	ittt	ge
 800557a:	6821      	ldrge	r1, [r4, #0]
 800557c:	f021 0104 	bicge.w	r1, r1, #4
 8005580:	6021      	strge	r1, [r4, #0]
 8005582:	b90e      	cbnz	r6, 8005588 <_printf_i+0x114>
 8005584:	2d00      	cmp	r5, #0
 8005586:	d04b      	beq.n	8005620 <_printf_i+0x1ac>
 8005588:	4615      	mov	r5, r2
 800558a:	fbb6 f1f3 	udiv	r1, r6, r3
 800558e:	fb03 6711 	mls	r7, r3, r1, r6
 8005592:	5dc7      	ldrb	r7, [r0, r7]
 8005594:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005598:	4637      	mov	r7, r6
 800559a:	42bb      	cmp	r3, r7
 800559c:	460e      	mov	r6, r1
 800559e:	d9f4      	bls.n	800558a <_printf_i+0x116>
 80055a0:	2b08      	cmp	r3, #8
 80055a2:	d10b      	bne.n	80055bc <_printf_i+0x148>
 80055a4:	6823      	ldr	r3, [r4, #0]
 80055a6:	07de      	lsls	r6, r3, #31
 80055a8:	d508      	bpl.n	80055bc <_printf_i+0x148>
 80055aa:	6923      	ldr	r3, [r4, #16]
 80055ac:	6861      	ldr	r1, [r4, #4]
 80055ae:	4299      	cmp	r1, r3
 80055b0:	bfde      	ittt	le
 80055b2:	2330      	movle	r3, #48	; 0x30
 80055b4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80055b8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80055bc:	1b52      	subs	r2, r2, r5
 80055be:	6122      	str	r2, [r4, #16]
 80055c0:	f8cd a000 	str.w	sl, [sp]
 80055c4:	464b      	mov	r3, r9
 80055c6:	aa03      	add	r2, sp, #12
 80055c8:	4621      	mov	r1, r4
 80055ca:	4640      	mov	r0, r8
 80055cc:	f7ff fee4 	bl	8005398 <_printf_common>
 80055d0:	3001      	adds	r0, #1
 80055d2:	d14a      	bne.n	800566a <_printf_i+0x1f6>
 80055d4:	f04f 30ff 	mov.w	r0, #4294967295
 80055d8:	b004      	add	sp, #16
 80055da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055de:	6823      	ldr	r3, [r4, #0]
 80055e0:	f043 0320 	orr.w	r3, r3, #32
 80055e4:	6023      	str	r3, [r4, #0]
 80055e6:	4833      	ldr	r0, [pc, #204]	; (80056b4 <_printf_i+0x240>)
 80055e8:	2778      	movs	r7, #120	; 0x78
 80055ea:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80055ee:	6823      	ldr	r3, [r4, #0]
 80055f0:	6829      	ldr	r1, [r5, #0]
 80055f2:	061f      	lsls	r7, r3, #24
 80055f4:	f851 6b04 	ldr.w	r6, [r1], #4
 80055f8:	d402      	bmi.n	8005600 <_printf_i+0x18c>
 80055fa:	065f      	lsls	r7, r3, #25
 80055fc:	bf48      	it	mi
 80055fe:	b2b6      	uxthmi	r6, r6
 8005600:	07df      	lsls	r7, r3, #31
 8005602:	bf48      	it	mi
 8005604:	f043 0320 	orrmi.w	r3, r3, #32
 8005608:	6029      	str	r1, [r5, #0]
 800560a:	bf48      	it	mi
 800560c:	6023      	strmi	r3, [r4, #0]
 800560e:	b91e      	cbnz	r6, 8005618 <_printf_i+0x1a4>
 8005610:	6823      	ldr	r3, [r4, #0]
 8005612:	f023 0320 	bic.w	r3, r3, #32
 8005616:	6023      	str	r3, [r4, #0]
 8005618:	2310      	movs	r3, #16
 800561a:	e7a7      	b.n	800556c <_printf_i+0xf8>
 800561c:	4824      	ldr	r0, [pc, #144]	; (80056b0 <_printf_i+0x23c>)
 800561e:	e7e4      	b.n	80055ea <_printf_i+0x176>
 8005620:	4615      	mov	r5, r2
 8005622:	e7bd      	b.n	80055a0 <_printf_i+0x12c>
 8005624:	682b      	ldr	r3, [r5, #0]
 8005626:	6826      	ldr	r6, [r4, #0]
 8005628:	6961      	ldr	r1, [r4, #20]
 800562a:	1d18      	adds	r0, r3, #4
 800562c:	6028      	str	r0, [r5, #0]
 800562e:	0635      	lsls	r5, r6, #24
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	d501      	bpl.n	8005638 <_printf_i+0x1c4>
 8005634:	6019      	str	r1, [r3, #0]
 8005636:	e002      	b.n	800563e <_printf_i+0x1ca>
 8005638:	0670      	lsls	r0, r6, #25
 800563a:	d5fb      	bpl.n	8005634 <_printf_i+0x1c0>
 800563c:	8019      	strh	r1, [r3, #0]
 800563e:	2300      	movs	r3, #0
 8005640:	6123      	str	r3, [r4, #16]
 8005642:	4615      	mov	r5, r2
 8005644:	e7bc      	b.n	80055c0 <_printf_i+0x14c>
 8005646:	682b      	ldr	r3, [r5, #0]
 8005648:	1d1a      	adds	r2, r3, #4
 800564a:	602a      	str	r2, [r5, #0]
 800564c:	681d      	ldr	r5, [r3, #0]
 800564e:	6862      	ldr	r2, [r4, #4]
 8005650:	2100      	movs	r1, #0
 8005652:	4628      	mov	r0, r5
 8005654:	f7fa fdc4 	bl	80001e0 <memchr>
 8005658:	b108      	cbz	r0, 800565e <_printf_i+0x1ea>
 800565a:	1b40      	subs	r0, r0, r5
 800565c:	6060      	str	r0, [r4, #4]
 800565e:	6863      	ldr	r3, [r4, #4]
 8005660:	6123      	str	r3, [r4, #16]
 8005662:	2300      	movs	r3, #0
 8005664:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005668:	e7aa      	b.n	80055c0 <_printf_i+0x14c>
 800566a:	6923      	ldr	r3, [r4, #16]
 800566c:	462a      	mov	r2, r5
 800566e:	4649      	mov	r1, r9
 8005670:	4640      	mov	r0, r8
 8005672:	47d0      	blx	sl
 8005674:	3001      	adds	r0, #1
 8005676:	d0ad      	beq.n	80055d4 <_printf_i+0x160>
 8005678:	6823      	ldr	r3, [r4, #0]
 800567a:	079b      	lsls	r3, r3, #30
 800567c:	d413      	bmi.n	80056a6 <_printf_i+0x232>
 800567e:	68e0      	ldr	r0, [r4, #12]
 8005680:	9b03      	ldr	r3, [sp, #12]
 8005682:	4298      	cmp	r0, r3
 8005684:	bfb8      	it	lt
 8005686:	4618      	movlt	r0, r3
 8005688:	e7a6      	b.n	80055d8 <_printf_i+0x164>
 800568a:	2301      	movs	r3, #1
 800568c:	4632      	mov	r2, r6
 800568e:	4649      	mov	r1, r9
 8005690:	4640      	mov	r0, r8
 8005692:	47d0      	blx	sl
 8005694:	3001      	adds	r0, #1
 8005696:	d09d      	beq.n	80055d4 <_printf_i+0x160>
 8005698:	3501      	adds	r5, #1
 800569a:	68e3      	ldr	r3, [r4, #12]
 800569c:	9903      	ldr	r1, [sp, #12]
 800569e:	1a5b      	subs	r3, r3, r1
 80056a0:	42ab      	cmp	r3, r5
 80056a2:	dcf2      	bgt.n	800568a <_printf_i+0x216>
 80056a4:	e7eb      	b.n	800567e <_printf_i+0x20a>
 80056a6:	2500      	movs	r5, #0
 80056a8:	f104 0619 	add.w	r6, r4, #25
 80056ac:	e7f5      	b.n	800569a <_printf_i+0x226>
 80056ae:	bf00      	nop
 80056b0:	080095da 	.word	0x080095da
 80056b4:	080095eb 	.word	0x080095eb

080056b8 <_scanf_float>:
 80056b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056bc:	b087      	sub	sp, #28
 80056be:	4617      	mov	r7, r2
 80056c0:	9303      	str	r3, [sp, #12]
 80056c2:	688b      	ldr	r3, [r1, #8]
 80056c4:	1e5a      	subs	r2, r3, #1
 80056c6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80056ca:	bf83      	ittte	hi
 80056cc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80056d0:	195b      	addhi	r3, r3, r5
 80056d2:	9302      	strhi	r3, [sp, #8]
 80056d4:	2300      	movls	r3, #0
 80056d6:	bf86      	itte	hi
 80056d8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80056dc:	608b      	strhi	r3, [r1, #8]
 80056de:	9302      	strls	r3, [sp, #8]
 80056e0:	680b      	ldr	r3, [r1, #0]
 80056e2:	468b      	mov	fp, r1
 80056e4:	2500      	movs	r5, #0
 80056e6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80056ea:	f84b 3b1c 	str.w	r3, [fp], #28
 80056ee:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80056f2:	4680      	mov	r8, r0
 80056f4:	460c      	mov	r4, r1
 80056f6:	465e      	mov	r6, fp
 80056f8:	46aa      	mov	sl, r5
 80056fa:	46a9      	mov	r9, r5
 80056fc:	9501      	str	r5, [sp, #4]
 80056fe:	68a2      	ldr	r2, [r4, #8]
 8005700:	b152      	cbz	r2, 8005718 <_scanf_float+0x60>
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	781b      	ldrb	r3, [r3, #0]
 8005706:	2b4e      	cmp	r3, #78	; 0x4e
 8005708:	d864      	bhi.n	80057d4 <_scanf_float+0x11c>
 800570a:	2b40      	cmp	r3, #64	; 0x40
 800570c:	d83c      	bhi.n	8005788 <_scanf_float+0xd0>
 800570e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8005712:	b2c8      	uxtb	r0, r1
 8005714:	280e      	cmp	r0, #14
 8005716:	d93a      	bls.n	800578e <_scanf_float+0xd6>
 8005718:	f1b9 0f00 	cmp.w	r9, #0
 800571c:	d003      	beq.n	8005726 <_scanf_float+0x6e>
 800571e:	6823      	ldr	r3, [r4, #0]
 8005720:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005724:	6023      	str	r3, [r4, #0]
 8005726:	f10a 3aff 	add.w	sl, sl, #4294967295
 800572a:	f1ba 0f01 	cmp.w	sl, #1
 800572e:	f200 8113 	bhi.w	8005958 <_scanf_float+0x2a0>
 8005732:	455e      	cmp	r6, fp
 8005734:	f200 8105 	bhi.w	8005942 <_scanf_float+0x28a>
 8005738:	2501      	movs	r5, #1
 800573a:	4628      	mov	r0, r5
 800573c:	b007      	add	sp, #28
 800573e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005742:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8005746:	2a0d      	cmp	r2, #13
 8005748:	d8e6      	bhi.n	8005718 <_scanf_float+0x60>
 800574a:	a101      	add	r1, pc, #4	; (adr r1, 8005750 <_scanf_float+0x98>)
 800574c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005750:	0800588f 	.word	0x0800588f
 8005754:	08005719 	.word	0x08005719
 8005758:	08005719 	.word	0x08005719
 800575c:	08005719 	.word	0x08005719
 8005760:	080058ef 	.word	0x080058ef
 8005764:	080058c7 	.word	0x080058c7
 8005768:	08005719 	.word	0x08005719
 800576c:	08005719 	.word	0x08005719
 8005770:	0800589d 	.word	0x0800589d
 8005774:	08005719 	.word	0x08005719
 8005778:	08005719 	.word	0x08005719
 800577c:	08005719 	.word	0x08005719
 8005780:	08005719 	.word	0x08005719
 8005784:	08005855 	.word	0x08005855
 8005788:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800578c:	e7db      	b.n	8005746 <_scanf_float+0x8e>
 800578e:	290e      	cmp	r1, #14
 8005790:	d8c2      	bhi.n	8005718 <_scanf_float+0x60>
 8005792:	a001      	add	r0, pc, #4	; (adr r0, 8005798 <_scanf_float+0xe0>)
 8005794:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005798:	08005847 	.word	0x08005847
 800579c:	08005719 	.word	0x08005719
 80057a0:	08005847 	.word	0x08005847
 80057a4:	080058db 	.word	0x080058db
 80057a8:	08005719 	.word	0x08005719
 80057ac:	080057f5 	.word	0x080057f5
 80057b0:	08005831 	.word	0x08005831
 80057b4:	08005831 	.word	0x08005831
 80057b8:	08005831 	.word	0x08005831
 80057bc:	08005831 	.word	0x08005831
 80057c0:	08005831 	.word	0x08005831
 80057c4:	08005831 	.word	0x08005831
 80057c8:	08005831 	.word	0x08005831
 80057cc:	08005831 	.word	0x08005831
 80057d0:	08005831 	.word	0x08005831
 80057d4:	2b6e      	cmp	r3, #110	; 0x6e
 80057d6:	d809      	bhi.n	80057ec <_scanf_float+0x134>
 80057d8:	2b60      	cmp	r3, #96	; 0x60
 80057da:	d8b2      	bhi.n	8005742 <_scanf_float+0x8a>
 80057dc:	2b54      	cmp	r3, #84	; 0x54
 80057de:	d077      	beq.n	80058d0 <_scanf_float+0x218>
 80057e0:	2b59      	cmp	r3, #89	; 0x59
 80057e2:	d199      	bne.n	8005718 <_scanf_float+0x60>
 80057e4:	2d07      	cmp	r5, #7
 80057e6:	d197      	bne.n	8005718 <_scanf_float+0x60>
 80057e8:	2508      	movs	r5, #8
 80057ea:	e029      	b.n	8005840 <_scanf_float+0x188>
 80057ec:	2b74      	cmp	r3, #116	; 0x74
 80057ee:	d06f      	beq.n	80058d0 <_scanf_float+0x218>
 80057f0:	2b79      	cmp	r3, #121	; 0x79
 80057f2:	e7f6      	b.n	80057e2 <_scanf_float+0x12a>
 80057f4:	6821      	ldr	r1, [r4, #0]
 80057f6:	05c8      	lsls	r0, r1, #23
 80057f8:	d51a      	bpl.n	8005830 <_scanf_float+0x178>
 80057fa:	9b02      	ldr	r3, [sp, #8]
 80057fc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005800:	6021      	str	r1, [r4, #0]
 8005802:	f109 0901 	add.w	r9, r9, #1
 8005806:	b11b      	cbz	r3, 8005810 <_scanf_float+0x158>
 8005808:	3b01      	subs	r3, #1
 800580a:	3201      	adds	r2, #1
 800580c:	9302      	str	r3, [sp, #8]
 800580e:	60a2      	str	r2, [r4, #8]
 8005810:	68a3      	ldr	r3, [r4, #8]
 8005812:	3b01      	subs	r3, #1
 8005814:	60a3      	str	r3, [r4, #8]
 8005816:	6923      	ldr	r3, [r4, #16]
 8005818:	3301      	adds	r3, #1
 800581a:	6123      	str	r3, [r4, #16]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	3b01      	subs	r3, #1
 8005820:	2b00      	cmp	r3, #0
 8005822:	607b      	str	r3, [r7, #4]
 8005824:	f340 8084 	ble.w	8005930 <_scanf_float+0x278>
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	3301      	adds	r3, #1
 800582c:	603b      	str	r3, [r7, #0]
 800582e:	e766      	b.n	80056fe <_scanf_float+0x46>
 8005830:	eb1a 0f05 	cmn.w	sl, r5
 8005834:	f47f af70 	bne.w	8005718 <_scanf_float+0x60>
 8005838:	6822      	ldr	r2, [r4, #0]
 800583a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800583e:	6022      	str	r2, [r4, #0]
 8005840:	f806 3b01 	strb.w	r3, [r6], #1
 8005844:	e7e4      	b.n	8005810 <_scanf_float+0x158>
 8005846:	6822      	ldr	r2, [r4, #0]
 8005848:	0610      	lsls	r0, r2, #24
 800584a:	f57f af65 	bpl.w	8005718 <_scanf_float+0x60>
 800584e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005852:	e7f4      	b.n	800583e <_scanf_float+0x186>
 8005854:	f1ba 0f00 	cmp.w	sl, #0
 8005858:	d10e      	bne.n	8005878 <_scanf_float+0x1c0>
 800585a:	f1b9 0f00 	cmp.w	r9, #0
 800585e:	d10e      	bne.n	800587e <_scanf_float+0x1c6>
 8005860:	6822      	ldr	r2, [r4, #0]
 8005862:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005866:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800586a:	d108      	bne.n	800587e <_scanf_float+0x1c6>
 800586c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005870:	6022      	str	r2, [r4, #0]
 8005872:	f04f 0a01 	mov.w	sl, #1
 8005876:	e7e3      	b.n	8005840 <_scanf_float+0x188>
 8005878:	f1ba 0f02 	cmp.w	sl, #2
 800587c:	d055      	beq.n	800592a <_scanf_float+0x272>
 800587e:	2d01      	cmp	r5, #1
 8005880:	d002      	beq.n	8005888 <_scanf_float+0x1d0>
 8005882:	2d04      	cmp	r5, #4
 8005884:	f47f af48 	bne.w	8005718 <_scanf_float+0x60>
 8005888:	3501      	adds	r5, #1
 800588a:	b2ed      	uxtb	r5, r5
 800588c:	e7d8      	b.n	8005840 <_scanf_float+0x188>
 800588e:	f1ba 0f01 	cmp.w	sl, #1
 8005892:	f47f af41 	bne.w	8005718 <_scanf_float+0x60>
 8005896:	f04f 0a02 	mov.w	sl, #2
 800589a:	e7d1      	b.n	8005840 <_scanf_float+0x188>
 800589c:	b97d      	cbnz	r5, 80058be <_scanf_float+0x206>
 800589e:	f1b9 0f00 	cmp.w	r9, #0
 80058a2:	f47f af3c 	bne.w	800571e <_scanf_float+0x66>
 80058a6:	6822      	ldr	r2, [r4, #0]
 80058a8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80058ac:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80058b0:	f47f af39 	bne.w	8005726 <_scanf_float+0x6e>
 80058b4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80058b8:	6022      	str	r2, [r4, #0]
 80058ba:	2501      	movs	r5, #1
 80058bc:	e7c0      	b.n	8005840 <_scanf_float+0x188>
 80058be:	2d03      	cmp	r5, #3
 80058c0:	d0e2      	beq.n	8005888 <_scanf_float+0x1d0>
 80058c2:	2d05      	cmp	r5, #5
 80058c4:	e7de      	b.n	8005884 <_scanf_float+0x1cc>
 80058c6:	2d02      	cmp	r5, #2
 80058c8:	f47f af26 	bne.w	8005718 <_scanf_float+0x60>
 80058cc:	2503      	movs	r5, #3
 80058ce:	e7b7      	b.n	8005840 <_scanf_float+0x188>
 80058d0:	2d06      	cmp	r5, #6
 80058d2:	f47f af21 	bne.w	8005718 <_scanf_float+0x60>
 80058d6:	2507      	movs	r5, #7
 80058d8:	e7b2      	b.n	8005840 <_scanf_float+0x188>
 80058da:	6822      	ldr	r2, [r4, #0]
 80058dc:	0591      	lsls	r1, r2, #22
 80058de:	f57f af1b 	bpl.w	8005718 <_scanf_float+0x60>
 80058e2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80058e6:	6022      	str	r2, [r4, #0]
 80058e8:	f8cd 9004 	str.w	r9, [sp, #4]
 80058ec:	e7a8      	b.n	8005840 <_scanf_float+0x188>
 80058ee:	6822      	ldr	r2, [r4, #0]
 80058f0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80058f4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80058f8:	d006      	beq.n	8005908 <_scanf_float+0x250>
 80058fa:	0550      	lsls	r0, r2, #21
 80058fc:	f57f af0c 	bpl.w	8005718 <_scanf_float+0x60>
 8005900:	f1b9 0f00 	cmp.w	r9, #0
 8005904:	f43f af0f 	beq.w	8005726 <_scanf_float+0x6e>
 8005908:	0591      	lsls	r1, r2, #22
 800590a:	bf58      	it	pl
 800590c:	9901      	ldrpl	r1, [sp, #4]
 800590e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005912:	bf58      	it	pl
 8005914:	eba9 0101 	subpl.w	r1, r9, r1
 8005918:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800591c:	bf58      	it	pl
 800591e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005922:	6022      	str	r2, [r4, #0]
 8005924:	f04f 0900 	mov.w	r9, #0
 8005928:	e78a      	b.n	8005840 <_scanf_float+0x188>
 800592a:	f04f 0a03 	mov.w	sl, #3
 800592e:	e787      	b.n	8005840 <_scanf_float+0x188>
 8005930:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005934:	4639      	mov	r1, r7
 8005936:	4640      	mov	r0, r8
 8005938:	4798      	blx	r3
 800593a:	2800      	cmp	r0, #0
 800593c:	f43f aedf 	beq.w	80056fe <_scanf_float+0x46>
 8005940:	e6ea      	b.n	8005718 <_scanf_float+0x60>
 8005942:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005946:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800594a:	463a      	mov	r2, r7
 800594c:	4640      	mov	r0, r8
 800594e:	4798      	blx	r3
 8005950:	6923      	ldr	r3, [r4, #16]
 8005952:	3b01      	subs	r3, #1
 8005954:	6123      	str	r3, [r4, #16]
 8005956:	e6ec      	b.n	8005732 <_scanf_float+0x7a>
 8005958:	1e6b      	subs	r3, r5, #1
 800595a:	2b06      	cmp	r3, #6
 800595c:	d825      	bhi.n	80059aa <_scanf_float+0x2f2>
 800595e:	2d02      	cmp	r5, #2
 8005960:	d836      	bhi.n	80059d0 <_scanf_float+0x318>
 8005962:	455e      	cmp	r6, fp
 8005964:	f67f aee8 	bls.w	8005738 <_scanf_float+0x80>
 8005968:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800596c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005970:	463a      	mov	r2, r7
 8005972:	4640      	mov	r0, r8
 8005974:	4798      	blx	r3
 8005976:	6923      	ldr	r3, [r4, #16]
 8005978:	3b01      	subs	r3, #1
 800597a:	6123      	str	r3, [r4, #16]
 800597c:	e7f1      	b.n	8005962 <_scanf_float+0x2aa>
 800597e:	9802      	ldr	r0, [sp, #8]
 8005980:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005984:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005988:	9002      	str	r0, [sp, #8]
 800598a:	463a      	mov	r2, r7
 800598c:	4640      	mov	r0, r8
 800598e:	4798      	blx	r3
 8005990:	6923      	ldr	r3, [r4, #16]
 8005992:	3b01      	subs	r3, #1
 8005994:	6123      	str	r3, [r4, #16]
 8005996:	f10a 3aff 	add.w	sl, sl, #4294967295
 800599a:	fa5f fa8a 	uxtb.w	sl, sl
 800599e:	f1ba 0f02 	cmp.w	sl, #2
 80059a2:	d1ec      	bne.n	800597e <_scanf_float+0x2c6>
 80059a4:	3d03      	subs	r5, #3
 80059a6:	b2ed      	uxtb	r5, r5
 80059a8:	1b76      	subs	r6, r6, r5
 80059aa:	6823      	ldr	r3, [r4, #0]
 80059ac:	05da      	lsls	r2, r3, #23
 80059ae:	d52f      	bpl.n	8005a10 <_scanf_float+0x358>
 80059b0:	055b      	lsls	r3, r3, #21
 80059b2:	d510      	bpl.n	80059d6 <_scanf_float+0x31e>
 80059b4:	455e      	cmp	r6, fp
 80059b6:	f67f aebf 	bls.w	8005738 <_scanf_float+0x80>
 80059ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80059be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80059c2:	463a      	mov	r2, r7
 80059c4:	4640      	mov	r0, r8
 80059c6:	4798      	blx	r3
 80059c8:	6923      	ldr	r3, [r4, #16]
 80059ca:	3b01      	subs	r3, #1
 80059cc:	6123      	str	r3, [r4, #16]
 80059ce:	e7f1      	b.n	80059b4 <_scanf_float+0x2fc>
 80059d0:	46aa      	mov	sl, r5
 80059d2:	9602      	str	r6, [sp, #8]
 80059d4:	e7df      	b.n	8005996 <_scanf_float+0x2de>
 80059d6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80059da:	6923      	ldr	r3, [r4, #16]
 80059dc:	2965      	cmp	r1, #101	; 0x65
 80059de:	f103 33ff 	add.w	r3, r3, #4294967295
 80059e2:	f106 35ff 	add.w	r5, r6, #4294967295
 80059e6:	6123      	str	r3, [r4, #16]
 80059e8:	d00c      	beq.n	8005a04 <_scanf_float+0x34c>
 80059ea:	2945      	cmp	r1, #69	; 0x45
 80059ec:	d00a      	beq.n	8005a04 <_scanf_float+0x34c>
 80059ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80059f2:	463a      	mov	r2, r7
 80059f4:	4640      	mov	r0, r8
 80059f6:	4798      	blx	r3
 80059f8:	6923      	ldr	r3, [r4, #16]
 80059fa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80059fe:	3b01      	subs	r3, #1
 8005a00:	1eb5      	subs	r5, r6, #2
 8005a02:	6123      	str	r3, [r4, #16]
 8005a04:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005a08:	463a      	mov	r2, r7
 8005a0a:	4640      	mov	r0, r8
 8005a0c:	4798      	blx	r3
 8005a0e:	462e      	mov	r6, r5
 8005a10:	6825      	ldr	r5, [r4, #0]
 8005a12:	f015 0510 	ands.w	r5, r5, #16
 8005a16:	d158      	bne.n	8005aca <_scanf_float+0x412>
 8005a18:	7035      	strb	r5, [r6, #0]
 8005a1a:	6823      	ldr	r3, [r4, #0]
 8005a1c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005a20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a24:	d11c      	bne.n	8005a60 <_scanf_float+0x3a8>
 8005a26:	9b01      	ldr	r3, [sp, #4]
 8005a28:	454b      	cmp	r3, r9
 8005a2a:	eba3 0209 	sub.w	r2, r3, r9
 8005a2e:	d124      	bne.n	8005a7a <_scanf_float+0x3c2>
 8005a30:	2200      	movs	r2, #0
 8005a32:	4659      	mov	r1, fp
 8005a34:	4640      	mov	r0, r8
 8005a36:	f002 fc2f 	bl	8008298 <_strtod_r>
 8005a3a:	9b03      	ldr	r3, [sp, #12]
 8005a3c:	6821      	ldr	r1, [r4, #0]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f011 0f02 	tst.w	r1, #2
 8005a44:	ec57 6b10 	vmov	r6, r7, d0
 8005a48:	f103 0204 	add.w	r2, r3, #4
 8005a4c:	d020      	beq.n	8005a90 <_scanf_float+0x3d8>
 8005a4e:	9903      	ldr	r1, [sp, #12]
 8005a50:	600a      	str	r2, [r1, #0]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	e9c3 6700 	strd	r6, r7, [r3]
 8005a58:	68e3      	ldr	r3, [r4, #12]
 8005a5a:	3301      	adds	r3, #1
 8005a5c:	60e3      	str	r3, [r4, #12]
 8005a5e:	e66c      	b.n	800573a <_scanf_float+0x82>
 8005a60:	9b04      	ldr	r3, [sp, #16]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d0e4      	beq.n	8005a30 <_scanf_float+0x378>
 8005a66:	9905      	ldr	r1, [sp, #20]
 8005a68:	230a      	movs	r3, #10
 8005a6a:	462a      	mov	r2, r5
 8005a6c:	3101      	adds	r1, #1
 8005a6e:	4640      	mov	r0, r8
 8005a70:	f002 fc9a 	bl	80083a8 <_strtol_r>
 8005a74:	9b04      	ldr	r3, [sp, #16]
 8005a76:	9e05      	ldr	r6, [sp, #20]
 8005a78:	1ac2      	subs	r2, r0, r3
 8005a7a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005a7e:	429e      	cmp	r6, r3
 8005a80:	bf28      	it	cs
 8005a82:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8005a86:	4912      	ldr	r1, [pc, #72]	; (8005ad0 <_scanf_float+0x418>)
 8005a88:	4630      	mov	r0, r6
 8005a8a:	f000 f8e7 	bl	8005c5c <siprintf>
 8005a8e:	e7cf      	b.n	8005a30 <_scanf_float+0x378>
 8005a90:	f011 0f04 	tst.w	r1, #4
 8005a94:	9903      	ldr	r1, [sp, #12]
 8005a96:	600a      	str	r2, [r1, #0]
 8005a98:	d1db      	bne.n	8005a52 <_scanf_float+0x39a>
 8005a9a:	f8d3 8000 	ldr.w	r8, [r3]
 8005a9e:	ee10 2a10 	vmov	r2, s0
 8005aa2:	ee10 0a10 	vmov	r0, s0
 8005aa6:	463b      	mov	r3, r7
 8005aa8:	4639      	mov	r1, r7
 8005aaa:	f7fb f847 	bl	8000b3c <__aeabi_dcmpun>
 8005aae:	b128      	cbz	r0, 8005abc <_scanf_float+0x404>
 8005ab0:	4808      	ldr	r0, [pc, #32]	; (8005ad4 <_scanf_float+0x41c>)
 8005ab2:	f000 f9b7 	bl	8005e24 <nanf>
 8005ab6:	ed88 0a00 	vstr	s0, [r8]
 8005aba:	e7cd      	b.n	8005a58 <_scanf_float+0x3a0>
 8005abc:	4630      	mov	r0, r6
 8005abe:	4639      	mov	r1, r7
 8005ac0:	f7fb f89a 	bl	8000bf8 <__aeabi_d2f>
 8005ac4:	f8c8 0000 	str.w	r0, [r8]
 8005ac8:	e7c6      	b.n	8005a58 <_scanf_float+0x3a0>
 8005aca:	2500      	movs	r5, #0
 8005acc:	e635      	b.n	800573a <_scanf_float+0x82>
 8005ace:	bf00      	nop
 8005ad0:	080095fc 	.word	0x080095fc
 8005ad4:	0800998d 	.word	0x0800998d

08005ad8 <std>:
 8005ad8:	2300      	movs	r3, #0
 8005ada:	b510      	push	{r4, lr}
 8005adc:	4604      	mov	r4, r0
 8005ade:	e9c0 3300 	strd	r3, r3, [r0]
 8005ae2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005ae6:	6083      	str	r3, [r0, #8]
 8005ae8:	8181      	strh	r1, [r0, #12]
 8005aea:	6643      	str	r3, [r0, #100]	; 0x64
 8005aec:	81c2      	strh	r2, [r0, #14]
 8005aee:	6183      	str	r3, [r0, #24]
 8005af0:	4619      	mov	r1, r3
 8005af2:	2208      	movs	r2, #8
 8005af4:	305c      	adds	r0, #92	; 0x5c
 8005af6:	f000 f914 	bl	8005d22 <memset>
 8005afa:	4b0d      	ldr	r3, [pc, #52]	; (8005b30 <std+0x58>)
 8005afc:	6263      	str	r3, [r4, #36]	; 0x24
 8005afe:	4b0d      	ldr	r3, [pc, #52]	; (8005b34 <std+0x5c>)
 8005b00:	62a3      	str	r3, [r4, #40]	; 0x28
 8005b02:	4b0d      	ldr	r3, [pc, #52]	; (8005b38 <std+0x60>)
 8005b04:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005b06:	4b0d      	ldr	r3, [pc, #52]	; (8005b3c <std+0x64>)
 8005b08:	6323      	str	r3, [r4, #48]	; 0x30
 8005b0a:	4b0d      	ldr	r3, [pc, #52]	; (8005b40 <std+0x68>)
 8005b0c:	6224      	str	r4, [r4, #32]
 8005b0e:	429c      	cmp	r4, r3
 8005b10:	d006      	beq.n	8005b20 <std+0x48>
 8005b12:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005b16:	4294      	cmp	r4, r2
 8005b18:	d002      	beq.n	8005b20 <std+0x48>
 8005b1a:	33d0      	adds	r3, #208	; 0xd0
 8005b1c:	429c      	cmp	r4, r3
 8005b1e:	d105      	bne.n	8005b2c <std+0x54>
 8005b20:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005b24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b28:	f000 b978 	b.w	8005e1c <__retarget_lock_init_recursive>
 8005b2c:	bd10      	pop	{r4, pc}
 8005b2e:	bf00      	nop
 8005b30:	08005c9d 	.word	0x08005c9d
 8005b34:	08005cbf 	.word	0x08005cbf
 8005b38:	08005cf7 	.word	0x08005cf7
 8005b3c:	08005d1b 	.word	0x08005d1b
 8005b40:	200003f0 	.word	0x200003f0

08005b44 <stdio_exit_handler>:
 8005b44:	4a02      	ldr	r2, [pc, #8]	; (8005b50 <stdio_exit_handler+0xc>)
 8005b46:	4903      	ldr	r1, [pc, #12]	; (8005b54 <stdio_exit_handler+0x10>)
 8005b48:	4803      	ldr	r0, [pc, #12]	; (8005b58 <stdio_exit_handler+0x14>)
 8005b4a:	f000 b869 	b.w	8005c20 <_fwalk_sglue>
 8005b4e:	bf00      	nop
 8005b50:	2000000c 	.word	0x2000000c
 8005b54:	080089f1 	.word	0x080089f1
 8005b58:	20000018 	.word	0x20000018

08005b5c <cleanup_stdio>:
 8005b5c:	6841      	ldr	r1, [r0, #4]
 8005b5e:	4b0c      	ldr	r3, [pc, #48]	; (8005b90 <cleanup_stdio+0x34>)
 8005b60:	4299      	cmp	r1, r3
 8005b62:	b510      	push	{r4, lr}
 8005b64:	4604      	mov	r4, r0
 8005b66:	d001      	beq.n	8005b6c <cleanup_stdio+0x10>
 8005b68:	f002 ff42 	bl	80089f0 <_fflush_r>
 8005b6c:	68a1      	ldr	r1, [r4, #8]
 8005b6e:	4b09      	ldr	r3, [pc, #36]	; (8005b94 <cleanup_stdio+0x38>)
 8005b70:	4299      	cmp	r1, r3
 8005b72:	d002      	beq.n	8005b7a <cleanup_stdio+0x1e>
 8005b74:	4620      	mov	r0, r4
 8005b76:	f002 ff3b 	bl	80089f0 <_fflush_r>
 8005b7a:	68e1      	ldr	r1, [r4, #12]
 8005b7c:	4b06      	ldr	r3, [pc, #24]	; (8005b98 <cleanup_stdio+0x3c>)
 8005b7e:	4299      	cmp	r1, r3
 8005b80:	d004      	beq.n	8005b8c <cleanup_stdio+0x30>
 8005b82:	4620      	mov	r0, r4
 8005b84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b88:	f002 bf32 	b.w	80089f0 <_fflush_r>
 8005b8c:	bd10      	pop	{r4, pc}
 8005b8e:	bf00      	nop
 8005b90:	200003f0 	.word	0x200003f0
 8005b94:	20000458 	.word	0x20000458
 8005b98:	200004c0 	.word	0x200004c0

08005b9c <global_stdio_init.part.0>:
 8005b9c:	b510      	push	{r4, lr}
 8005b9e:	4b0b      	ldr	r3, [pc, #44]	; (8005bcc <global_stdio_init.part.0+0x30>)
 8005ba0:	4c0b      	ldr	r4, [pc, #44]	; (8005bd0 <global_stdio_init.part.0+0x34>)
 8005ba2:	4a0c      	ldr	r2, [pc, #48]	; (8005bd4 <global_stdio_init.part.0+0x38>)
 8005ba4:	601a      	str	r2, [r3, #0]
 8005ba6:	4620      	mov	r0, r4
 8005ba8:	2200      	movs	r2, #0
 8005baa:	2104      	movs	r1, #4
 8005bac:	f7ff ff94 	bl	8005ad8 <std>
 8005bb0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	2109      	movs	r1, #9
 8005bb8:	f7ff ff8e 	bl	8005ad8 <std>
 8005bbc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005bc0:	2202      	movs	r2, #2
 8005bc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005bc6:	2112      	movs	r1, #18
 8005bc8:	f7ff bf86 	b.w	8005ad8 <std>
 8005bcc:	20000528 	.word	0x20000528
 8005bd0:	200003f0 	.word	0x200003f0
 8005bd4:	08005b45 	.word	0x08005b45

08005bd8 <__sfp_lock_acquire>:
 8005bd8:	4801      	ldr	r0, [pc, #4]	; (8005be0 <__sfp_lock_acquire+0x8>)
 8005bda:	f000 b920 	b.w	8005e1e <__retarget_lock_acquire_recursive>
 8005bde:	bf00      	nop
 8005be0:	20000531 	.word	0x20000531

08005be4 <__sfp_lock_release>:
 8005be4:	4801      	ldr	r0, [pc, #4]	; (8005bec <__sfp_lock_release+0x8>)
 8005be6:	f000 b91b 	b.w	8005e20 <__retarget_lock_release_recursive>
 8005bea:	bf00      	nop
 8005bec:	20000531 	.word	0x20000531

08005bf0 <__sinit>:
 8005bf0:	b510      	push	{r4, lr}
 8005bf2:	4604      	mov	r4, r0
 8005bf4:	f7ff fff0 	bl	8005bd8 <__sfp_lock_acquire>
 8005bf8:	6a23      	ldr	r3, [r4, #32]
 8005bfa:	b11b      	cbz	r3, 8005c04 <__sinit+0x14>
 8005bfc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c00:	f7ff bff0 	b.w	8005be4 <__sfp_lock_release>
 8005c04:	4b04      	ldr	r3, [pc, #16]	; (8005c18 <__sinit+0x28>)
 8005c06:	6223      	str	r3, [r4, #32]
 8005c08:	4b04      	ldr	r3, [pc, #16]	; (8005c1c <__sinit+0x2c>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d1f5      	bne.n	8005bfc <__sinit+0xc>
 8005c10:	f7ff ffc4 	bl	8005b9c <global_stdio_init.part.0>
 8005c14:	e7f2      	b.n	8005bfc <__sinit+0xc>
 8005c16:	bf00      	nop
 8005c18:	08005b5d 	.word	0x08005b5d
 8005c1c:	20000528 	.word	0x20000528

08005c20 <_fwalk_sglue>:
 8005c20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c24:	4607      	mov	r7, r0
 8005c26:	4688      	mov	r8, r1
 8005c28:	4614      	mov	r4, r2
 8005c2a:	2600      	movs	r6, #0
 8005c2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005c30:	f1b9 0901 	subs.w	r9, r9, #1
 8005c34:	d505      	bpl.n	8005c42 <_fwalk_sglue+0x22>
 8005c36:	6824      	ldr	r4, [r4, #0]
 8005c38:	2c00      	cmp	r4, #0
 8005c3a:	d1f7      	bne.n	8005c2c <_fwalk_sglue+0xc>
 8005c3c:	4630      	mov	r0, r6
 8005c3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c42:	89ab      	ldrh	r3, [r5, #12]
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d907      	bls.n	8005c58 <_fwalk_sglue+0x38>
 8005c48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005c4c:	3301      	adds	r3, #1
 8005c4e:	d003      	beq.n	8005c58 <_fwalk_sglue+0x38>
 8005c50:	4629      	mov	r1, r5
 8005c52:	4638      	mov	r0, r7
 8005c54:	47c0      	blx	r8
 8005c56:	4306      	orrs	r6, r0
 8005c58:	3568      	adds	r5, #104	; 0x68
 8005c5a:	e7e9      	b.n	8005c30 <_fwalk_sglue+0x10>

08005c5c <siprintf>:
 8005c5c:	b40e      	push	{r1, r2, r3}
 8005c5e:	b500      	push	{lr}
 8005c60:	b09c      	sub	sp, #112	; 0x70
 8005c62:	ab1d      	add	r3, sp, #116	; 0x74
 8005c64:	9002      	str	r0, [sp, #8]
 8005c66:	9006      	str	r0, [sp, #24]
 8005c68:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005c6c:	4809      	ldr	r0, [pc, #36]	; (8005c94 <siprintf+0x38>)
 8005c6e:	9107      	str	r1, [sp, #28]
 8005c70:	9104      	str	r1, [sp, #16]
 8005c72:	4909      	ldr	r1, [pc, #36]	; (8005c98 <siprintf+0x3c>)
 8005c74:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c78:	9105      	str	r1, [sp, #20]
 8005c7a:	6800      	ldr	r0, [r0, #0]
 8005c7c:	9301      	str	r3, [sp, #4]
 8005c7e:	a902      	add	r1, sp, #8
 8005c80:	f002 fbee 	bl	8008460 <_svfiprintf_r>
 8005c84:	9b02      	ldr	r3, [sp, #8]
 8005c86:	2200      	movs	r2, #0
 8005c88:	701a      	strb	r2, [r3, #0]
 8005c8a:	b01c      	add	sp, #112	; 0x70
 8005c8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c90:	b003      	add	sp, #12
 8005c92:	4770      	bx	lr
 8005c94:	20000064 	.word	0x20000064
 8005c98:	ffff0208 	.word	0xffff0208

08005c9c <__sread>:
 8005c9c:	b510      	push	{r4, lr}
 8005c9e:	460c      	mov	r4, r1
 8005ca0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ca4:	f000 f86c 	bl	8005d80 <_read_r>
 8005ca8:	2800      	cmp	r0, #0
 8005caa:	bfab      	itete	ge
 8005cac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005cae:	89a3      	ldrhlt	r3, [r4, #12]
 8005cb0:	181b      	addge	r3, r3, r0
 8005cb2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005cb6:	bfac      	ite	ge
 8005cb8:	6563      	strge	r3, [r4, #84]	; 0x54
 8005cba:	81a3      	strhlt	r3, [r4, #12]
 8005cbc:	bd10      	pop	{r4, pc}

08005cbe <__swrite>:
 8005cbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cc2:	461f      	mov	r7, r3
 8005cc4:	898b      	ldrh	r3, [r1, #12]
 8005cc6:	05db      	lsls	r3, r3, #23
 8005cc8:	4605      	mov	r5, r0
 8005cca:	460c      	mov	r4, r1
 8005ccc:	4616      	mov	r6, r2
 8005cce:	d505      	bpl.n	8005cdc <__swrite+0x1e>
 8005cd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cd4:	2302      	movs	r3, #2
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	f000 f840 	bl	8005d5c <_lseek_r>
 8005cdc:	89a3      	ldrh	r3, [r4, #12]
 8005cde:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ce2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005ce6:	81a3      	strh	r3, [r4, #12]
 8005ce8:	4632      	mov	r2, r6
 8005cea:	463b      	mov	r3, r7
 8005cec:	4628      	mov	r0, r5
 8005cee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005cf2:	f000 b857 	b.w	8005da4 <_write_r>

08005cf6 <__sseek>:
 8005cf6:	b510      	push	{r4, lr}
 8005cf8:	460c      	mov	r4, r1
 8005cfa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cfe:	f000 f82d 	bl	8005d5c <_lseek_r>
 8005d02:	1c43      	adds	r3, r0, #1
 8005d04:	89a3      	ldrh	r3, [r4, #12]
 8005d06:	bf15      	itete	ne
 8005d08:	6560      	strne	r0, [r4, #84]	; 0x54
 8005d0a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005d0e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005d12:	81a3      	strheq	r3, [r4, #12]
 8005d14:	bf18      	it	ne
 8005d16:	81a3      	strhne	r3, [r4, #12]
 8005d18:	bd10      	pop	{r4, pc}

08005d1a <__sclose>:
 8005d1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d1e:	f000 b80d 	b.w	8005d3c <_close_r>

08005d22 <memset>:
 8005d22:	4402      	add	r2, r0
 8005d24:	4603      	mov	r3, r0
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d100      	bne.n	8005d2c <memset+0xa>
 8005d2a:	4770      	bx	lr
 8005d2c:	f803 1b01 	strb.w	r1, [r3], #1
 8005d30:	e7f9      	b.n	8005d26 <memset+0x4>
	...

08005d34 <_localeconv_r>:
 8005d34:	4800      	ldr	r0, [pc, #0]	; (8005d38 <_localeconv_r+0x4>)
 8005d36:	4770      	bx	lr
 8005d38:	20000158 	.word	0x20000158

08005d3c <_close_r>:
 8005d3c:	b538      	push	{r3, r4, r5, lr}
 8005d3e:	4d06      	ldr	r5, [pc, #24]	; (8005d58 <_close_r+0x1c>)
 8005d40:	2300      	movs	r3, #0
 8005d42:	4604      	mov	r4, r0
 8005d44:	4608      	mov	r0, r1
 8005d46:	602b      	str	r3, [r5, #0]
 8005d48:	f7fb fd39 	bl	80017be <_close>
 8005d4c:	1c43      	adds	r3, r0, #1
 8005d4e:	d102      	bne.n	8005d56 <_close_r+0x1a>
 8005d50:	682b      	ldr	r3, [r5, #0]
 8005d52:	b103      	cbz	r3, 8005d56 <_close_r+0x1a>
 8005d54:	6023      	str	r3, [r4, #0]
 8005d56:	bd38      	pop	{r3, r4, r5, pc}
 8005d58:	2000052c 	.word	0x2000052c

08005d5c <_lseek_r>:
 8005d5c:	b538      	push	{r3, r4, r5, lr}
 8005d5e:	4d07      	ldr	r5, [pc, #28]	; (8005d7c <_lseek_r+0x20>)
 8005d60:	4604      	mov	r4, r0
 8005d62:	4608      	mov	r0, r1
 8005d64:	4611      	mov	r1, r2
 8005d66:	2200      	movs	r2, #0
 8005d68:	602a      	str	r2, [r5, #0]
 8005d6a:	461a      	mov	r2, r3
 8005d6c:	f7fb fd4e 	bl	800180c <_lseek>
 8005d70:	1c43      	adds	r3, r0, #1
 8005d72:	d102      	bne.n	8005d7a <_lseek_r+0x1e>
 8005d74:	682b      	ldr	r3, [r5, #0]
 8005d76:	b103      	cbz	r3, 8005d7a <_lseek_r+0x1e>
 8005d78:	6023      	str	r3, [r4, #0]
 8005d7a:	bd38      	pop	{r3, r4, r5, pc}
 8005d7c:	2000052c 	.word	0x2000052c

08005d80 <_read_r>:
 8005d80:	b538      	push	{r3, r4, r5, lr}
 8005d82:	4d07      	ldr	r5, [pc, #28]	; (8005da0 <_read_r+0x20>)
 8005d84:	4604      	mov	r4, r0
 8005d86:	4608      	mov	r0, r1
 8005d88:	4611      	mov	r1, r2
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	602a      	str	r2, [r5, #0]
 8005d8e:	461a      	mov	r2, r3
 8005d90:	f7fb fcdc 	bl	800174c <_read>
 8005d94:	1c43      	adds	r3, r0, #1
 8005d96:	d102      	bne.n	8005d9e <_read_r+0x1e>
 8005d98:	682b      	ldr	r3, [r5, #0]
 8005d9a:	b103      	cbz	r3, 8005d9e <_read_r+0x1e>
 8005d9c:	6023      	str	r3, [r4, #0]
 8005d9e:	bd38      	pop	{r3, r4, r5, pc}
 8005da0:	2000052c 	.word	0x2000052c

08005da4 <_write_r>:
 8005da4:	b538      	push	{r3, r4, r5, lr}
 8005da6:	4d07      	ldr	r5, [pc, #28]	; (8005dc4 <_write_r+0x20>)
 8005da8:	4604      	mov	r4, r0
 8005daa:	4608      	mov	r0, r1
 8005dac:	4611      	mov	r1, r2
 8005dae:	2200      	movs	r2, #0
 8005db0:	602a      	str	r2, [r5, #0]
 8005db2:	461a      	mov	r2, r3
 8005db4:	f7fb fce7 	bl	8001786 <_write>
 8005db8:	1c43      	adds	r3, r0, #1
 8005dba:	d102      	bne.n	8005dc2 <_write_r+0x1e>
 8005dbc:	682b      	ldr	r3, [r5, #0]
 8005dbe:	b103      	cbz	r3, 8005dc2 <_write_r+0x1e>
 8005dc0:	6023      	str	r3, [r4, #0]
 8005dc2:	bd38      	pop	{r3, r4, r5, pc}
 8005dc4:	2000052c 	.word	0x2000052c

08005dc8 <__errno>:
 8005dc8:	4b01      	ldr	r3, [pc, #4]	; (8005dd0 <__errno+0x8>)
 8005dca:	6818      	ldr	r0, [r3, #0]
 8005dcc:	4770      	bx	lr
 8005dce:	bf00      	nop
 8005dd0:	20000064 	.word	0x20000064

08005dd4 <__libc_init_array>:
 8005dd4:	b570      	push	{r4, r5, r6, lr}
 8005dd6:	4d0d      	ldr	r5, [pc, #52]	; (8005e0c <__libc_init_array+0x38>)
 8005dd8:	4c0d      	ldr	r4, [pc, #52]	; (8005e10 <__libc_init_array+0x3c>)
 8005dda:	1b64      	subs	r4, r4, r5
 8005ddc:	10a4      	asrs	r4, r4, #2
 8005dde:	2600      	movs	r6, #0
 8005de0:	42a6      	cmp	r6, r4
 8005de2:	d109      	bne.n	8005df8 <__libc_init_array+0x24>
 8005de4:	4d0b      	ldr	r5, [pc, #44]	; (8005e14 <__libc_init_array+0x40>)
 8005de6:	4c0c      	ldr	r4, [pc, #48]	; (8005e18 <__libc_init_array+0x44>)
 8005de8:	f003 fbd6 	bl	8009598 <_init>
 8005dec:	1b64      	subs	r4, r4, r5
 8005dee:	10a4      	asrs	r4, r4, #2
 8005df0:	2600      	movs	r6, #0
 8005df2:	42a6      	cmp	r6, r4
 8005df4:	d105      	bne.n	8005e02 <__libc_init_array+0x2e>
 8005df6:	bd70      	pop	{r4, r5, r6, pc}
 8005df8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005dfc:	4798      	blx	r3
 8005dfe:	3601      	adds	r6, #1
 8005e00:	e7ee      	b.n	8005de0 <__libc_init_array+0xc>
 8005e02:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e06:	4798      	blx	r3
 8005e08:	3601      	adds	r6, #1
 8005e0a:	e7f2      	b.n	8005df2 <__libc_init_array+0x1e>
 8005e0c:	080099f8 	.word	0x080099f8
 8005e10:	080099f8 	.word	0x080099f8
 8005e14:	080099f8 	.word	0x080099f8
 8005e18:	080099fc 	.word	0x080099fc

08005e1c <__retarget_lock_init_recursive>:
 8005e1c:	4770      	bx	lr

08005e1e <__retarget_lock_acquire_recursive>:
 8005e1e:	4770      	bx	lr

08005e20 <__retarget_lock_release_recursive>:
 8005e20:	4770      	bx	lr
	...

08005e24 <nanf>:
 8005e24:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8005e2c <nanf+0x8>
 8005e28:	4770      	bx	lr
 8005e2a:	bf00      	nop
 8005e2c:	7fc00000 	.word	0x7fc00000

08005e30 <quorem>:
 8005e30:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e34:	6903      	ldr	r3, [r0, #16]
 8005e36:	690c      	ldr	r4, [r1, #16]
 8005e38:	42a3      	cmp	r3, r4
 8005e3a:	4607      	mov	r7, r0
 8005e3c:	db7e      	blt.n	8005f3c <quorem+0x10c>
 8005e3e:	3c01      	subs	r4, #1
 8005e40:	f101 0814 	add.w	r8, r1, #20
 8005e44:	f100 0514 	add.w	r5, r0, #20
 8005e48:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e4c:	9301      	str	r3, [sp, #4]
 8005e4e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005e52:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e56:	3301      	adds	r3, #1
 8005e58:	429a      	cmp	r2, r3
 8005e5a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005e5e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005e62:	fbb2 f6f3 	udiv	r6, r2, r3
 8005e66:	d331      	bcc.n	8005ecc <quorem+0x9c>
 8005e68:	f04f 0e00 	mov.w	lr, #0
 8005e6c:	4640      	mov	r0, r8
 8005e6e:	46ac      	mov	ip, r5
 8005e70:	46f2      	mov	sl, lr
 8005e72:	f850 2b04 	ldr.w	r2, [r0], #4
 8005e76:	b293      	uxth	r3, r2
 8005e78:	fb06 e303 	mla	r3, r6, r3, lr
 8005e7c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005e80:	0c1a      	lsrs	r2, r3, #16
 8005e82:	b29b      	uxth	r3, r3
 8005e84:	ebaa 0303 	sub.w	r3, sl, r3
 8005e88:	f8dc a000 	ldr.w	sl, [ip]
 8005e8c:	fa13 f38a 	uxtah	r3, r3, sl
 8005e90:	fb06 220e 	mla	r2, r6, lr, r2
 8005e94:	9300      	str	r3, [sp, #0]
 8005e96:	9b00      	ldr	r3, [sp, #0]
 8005e98:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005e9c:	b292      	uxth	r2, r2
 8005e9e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005ea2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005ea6:	f8bd 3000 	ldrh.w	r3, [sp]
 8005eaa:	4581      	cmp	r9, r0
 8005eac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005eb0:	f84c 3b04 	str.w	r3, [ip], #4
 8005eb4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005eb8:	d2db      	bcs.n	8005e72 <quorem+0x42>
 8005eba:	f855 300b 	ldr.w	r3, [r5, fp]
 8005ebe:	b92b      	cbnz	r3, 8005ecc <quorem+0x9c>
 8005ec0:	9b01      	ldr	r3, [sp, #4]
 8005ec2:	3b04      	subs	r3, #4
 8005ec4:	429d      	cmp	r5, r3
 8005ec6:	461a      	mov	r2, r3
 8005ec8:	d32c      	bcc.n	8005f24 <quorem+0xf4>
 8005eca:	613c      	str	r4, [r7, #16]
 8005ecc:	4638      	mov	r0, r7
 8005ece:	f001 f9ef 	bl	80072b0 <__mcmp>
 8005ed2:	2800      	cmp	r0, #0
 8005ed4:	db22      	blt.n	8005f1c <quorem+0xec>
 8005ed6:	3601      	adds	r6, #1
 8005ed8:	4629      	mov	r1, r5
 8005eda:	2000      	movs	r0, #0
 8005edc:	f858 2b04 	ldr.w	r2, [r8], #4
 8005ee0:	f8d1 c000 	ldr.w	ip, [r1]
 8005ee4:	b293      	uxth	r3, r2
 8005ee6:	1ac3      	subs	r3, r0, r3
 8005ee8:	0c12      	lsrs	r2, r2, #16
 8005eea:	fa13 f38c 	uxtah	r3, r3, ip
 8005eee:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005ef2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005ef6:	b29b      	uxth	r3, r3
 8005ef8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005efc:	45c1      	cmp	r9, r8
 8005efe:	f841 3b04 	str.w	r3, [r1], #4
 8005f02:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005f06:	d2e9      	bcs.n	8005edc <quorem+0xac>
 8005f08:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f0c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f10:	b922      	cbnz	r2, 8005f1c <quorem+0xec>
 8005f12:	3b04      	subs	r3, #4
 8005f14:	429d      	cmp	r5, r3
 8005f16:	461a      	mov	r2, r3
 8005f18:	d30a      	bcc.n	8005f30 <quorem+0x100>
 8005f1a:	613c      	str	r4, [r7, #16]
 8005f1c:	4630      	mov	r0, r6
 8005f1e:	b003      	add	sp, #12
 8005f20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f24:	6812      	ldr	r2, [r2, #0]
 8005f26:	3b04      	subs	r3, #4
 8005f28:	2a00      	cmp	r2, #0
 8005f2a:	d1ce      	bne.n	8005eca <quorem+0x9a>
 8005f2c:	3c01      	subs	r4, #1
 8005f2e:	e7c9      	b.n	8005ec4 <quorem+0x94>
 8005f30:	6812      	ldr	r2, [r2, #0]
 8005f32:	3b04      	subs	r3, #4
 8005f34:	2a00      	cmp	r2, #0
 8005f36:	d1f0      	bne.n	8005f1a <quorem+0xea>
 8005f38:	3c01      	subs	r4, #1
 8005f3a:	e7eb      	b.n	8005f14 <quorem+0xe4>
 8005f3c:	2000      	movs	r0, #0
 8005f3e:	e7ee      	b.n	8005f1e <quorem+0xee>

08005f40 <_dtoa_r>:
 8005f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f44:	ed2d 8b04 	vpush	{d8-d9}
 8005f48:	69c5      	ldr	r5, [r0, #28]
 8005f4a:	b093      	sub	sp, #76	; 0x4c
 8005f4c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005f50:	ec57 6b10 	vmov	r6, r7, d0
 8005f54:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005f58:	9107      	str	r1, [sp, #28]
 8005f5a:	4604      	mov	r4, r0
 8005f5c:	920a      	str	r2, [sp, #40]	; 0x28
 8005f5e:	930d      	str	r3, [sp, #52]	; 0x34
 8005f60:	b975      	cbnz	r5, 8005f80 <_dtoa_r+0x40>
 8005f62:	2010      	movs	r0, #16
 8005f64:	f000 fe2a 	bl	8006bbc <malloc>
 8005f68:	4602      	mov	r2, r0
 8005f6a:	61e0      	str	r0, [r4, #28]
 8005f6c:	b920      	cbnz	r0, 8005f78 <_dtoa_r+0x38>
 8005f6e:	4bae      	ldr	r3, [pc, #696]	; (8006228 <_dtoa_r+0x2e8>)
 8005f70:	21ef      	movs	r1, #239	; 0xef
 8005f72:	48ae      	ldr	r0, [pc, #696]	; (800622c <_dtoa_r+0x2ec>)
 8005f74:	f002 fe4c 	bl	8008c10 <__assert_func>
 8005f78:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005f7c:	6005      	str	r5, [r0, #0]
 8005f7e:	60c5      	str	r5, [r0, #12]
 8005f80:	69e3      	ldr	r3, [r4, #28]
 8005f82:	6819      	ldr	r1, [r3, #0]
 8005f84:	b151      	cbz	r1, 8005f9c <_dtoa_r+0x5c>
 8005f86:	685a      	ldr	r2, [r3, #4]
 8005f88:	604a      	str	r2, [r1, #4]
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	4093      	lsls	r3, r2
 8005f8e:	608b      	str	r3, [r1, #8]
 8005f90:	4620      	mov	r0, r4
 8005f92:	f000 ff07 	bl	8006da4 <_Bfree>
 8005f96:	69e3      	ldr	r3, [r4, #28]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	601a      	str	r2, [r3, #0]
 8005f9c:	1e3b      	subs	r3, r7, #0
 8005f9e:	bfbb      	ittet	lt
 8005fa0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005fa4:	9303      	strlt	r3, [sp, #12]
 8005fa6:	2300      	movge	r3, #0
 8005fa8:	2201      	movlt	r2, #1
 8005faa:	bfac      	ite	ge
 8005fac:	f8c8 3000 	strge.w	r3, [r8]
 8005fb0:	f8c8 2000 	strlt.w	r2, [r8]
 8005fb4:	4b9e      	ldr	r3, [pc, #632]	; (8006230 <_dtoa_r+0x2f0>)
 8005fb6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005fba:	ea33 0308 	bics.w	r3, r3, r8
 8005fbe:	d11b      	bne.n	8005ff8 <_dtoa_r+0xb8>
 8005fc0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005fc2:	f242 730f 	movw	r3, #9999	; 0x270f
 8005fc6:	6013      	str	r3, [r2, #0]
 8005fc8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005fcc:	4333      	orrs	r3, r6
 8005fce:	f000 8593 	beq.w	8006af8 <_dtoa_r+0xbb8>
 8005fd2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005fd4:	b963      	cbnz	r3, 8005ff0 <_dtoa_r+0xb0>
 8005fd6:	4b97      	ldr	r3, [pc, #604]	; (8006234 <_dtoa_r+0x2f4>)
 8005fd8:	e027      	b.n	800602a <_dtoa_r+0xea>
 8005fda:	4b97      	ldr	r3, [pc, #604]	; (8006238 <_dtoa_r+0x2f8>)
 8005fdc:	9300      	str	r3, [sp, #0]
 8005fde:	3308      	adds	r3, #8
 8005fe0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005fe2:	6013      	str	r3, [r2, #0]
 8005fe4:	9800      	ldr	r0, [sp, #0]
 8005fe6:	b013      	add	sp, #76	; 0x4c
 8005fe8:	ecbd 8b04 	vpop	{d8-d9}
 8005fec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ff0:	4b90      	ldr	r3, [pc, #576]	; (8006234 <_dtoa_r+0x2f4>)
 8005ff2:	9300      	str	r3, [sp, #0]
 8005ff4:	3303      	adds	r3, #3
 8005ff6:	e7f3      	b.n	8005fe0 <_dtoa_r+0xa0>
 8005ff8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	ec51 0b17 	vmov	r0, r1, d7
 8006002:	eeb0 8a47 	vmov.f32	s16, s14
 8006006:	eef0 8a67 	vmov.f32	s17, s15
 800600a:	2300      	movs	r3, #0
 800600c:	f7fa fd64 	bl	8000ad8 <__aeabi_dcmpeq>
 8006010:	4681      	mov	r9, r0
 8006012:	b160      	cbz	r0, 800602e <_dtoa_r+0xee>
 8006014:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006016:	2301      	movs	r3, #1
 8006018:	6013      	str	r3, [r2, #0]
 800601a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800601c:	2b00      	cmp	r3, #0
 800601e:	f000 8568 	beq.w	8006af2 <_dtoa_r+0xbb2>
 8006022:	4b86      	ldr	r3, [pc, #536]	; (800623c <_dtoa_r+0x2fc>)
 8006024:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006026:	6013      	str	r3, [r2, #0]
 8006028:	3b01      	subs	r3, #1
 800602a:	9300      	str	r3, [sp, #0]
 800602c:	e7da      	b.n	8005fe4 <_dtoa_r+0xa4>
 800602e:	aa10      	add	r2, sp, #64	; 0x40
 8006030:	a911      	add	r1, sp, #68	; 0x44
 8006032:	4620      	mov	r0, r4
 8006034:	eeb0 0a48 	vmov.f32	s0, s16
 8006038:	eef0 0a68 	vmov.f32	s1, s17
 800603c:	f001 fa4e 	bl	80074dc <__d2b>
 8006040:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006044:	4682      	mov	sl, r0
 8006046:	2d00      	cmp	r5, #0
 8006048:	d07f      	beq.n	800614a <_dtoa_r+0x20a>
 800604a:	ee18 3a90 	vmov	r3, s17
 800604e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006052:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006056:	ec51 0b18 	vmov	r0, r1, d8
 800605a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800605e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006062:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006066:	4619      	mov	r1, r3
 8006068:	2200      	movs	r2, #0
 800606a:	4b75      	ldr	r3, [pc, #468]	; (8006240 <_dtoa_r+0x300>)
 800606c:	f7fa f914 	bl	8000298 <__aeabi_dsub>
 8006070:	a367      	add	r3, pc, #412	; (adr r3, 8006210 <_dtoa_r+0x2d0>)
 8006072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006076:	f7fa fac7 	bl	8000608 <__aeabi_dmul>
 800607a:	a367      	add	r3, pc, #412	; (adr r3, 8006218 <_dtoa_r+0x2d8>)
 800607c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006080:	f7fa f90c 	bl	800029c <__adddf3>
 8006084:	4606      	mov	r6, r0
 8006086:	4628      	mov	r0, r5
 8006088:	460f      	mov	r7, r1
 800608a:	f7fa fa53 	bl	8000534 <__aeabi_i2d>
 800608e:	a364      	add	r3, pc, #400	; (adr r3, 8006220 <_dtoa_r+0x2e0>)
 8006090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006094:	f7fa fab8 	bl	8000608 <__aeabi_dmul>
 8006098:	4602      	mov	r2, r0
 800609a:	460b      	mov	r3, r1
 800609c:	4630      	mov	r0, r6
 800609e:	4639      	mov	r1, r7
 80060a0:	f7fa f8fc 	bl	800029c <__adddf3>
 80060a4:	4606      	mov	r6, r0
 80060a6:	460f      	mov	r7, r1
 80060a8:	f7fa fd5e 	bl	8000b68 <__aeabi_d2iz>
 80060ac:	2200      	movs	r2, #0
 80060ae:	4683      	mov	fp, r0
 80060b0:	2300      	movs	r3, #0
 80060b2:	4630      	mov	r0, r6
 80060b4:	4639      	mov	r1, r7
 80060b6:	f7fa fd19 	bl	8000aec <__aeabi_dcmplt>
 80060ba:	b148      	cbz	r0, 80060d0 <_dtoa_r+0x190>
 80060bc:	4658      	mov	r0, fp
 80060be:	f7fa fa39 	bl	8000534 <__aeabi_i2d>
 80060c2:	4632      	mov	r2, r6
 80060c4:	463b      	mov	r3, r7
 80060c6:	f7fa fd07 	bl	8000ad8 <__aeabi_dcmpeq>
 80060ca:	b908      	cbnz	r0, 80060d0 <_dtoa_r+0x190>
 80060cc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80060d0:	f1bb 0f16 	cmp.w	fp, #22
 80060d4:	d857      	bhi.n	8006186 <_dtoa_r+0x246>
 80060d6:	4b5b      	ldr	r3, [pc, #364]	; (8006244 <_dtoa_r+0x304>)
 80060d8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80060dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060e0:	ec51 0b18 	vmov	r0, r1, d8
 80060e4:	f7fa fd02 	bl	8000aec <__aeabi_dcmplt>
 80060e8:	2800      	cmp	r0, #0
 80060ea:	d04e      	beq.n	800618a <_dtoa_r+0x24a>
 80060ec:	f10b 3bff 	add.w	fp, fp, #4294967295
 80060f0:	2300      	movs	r3, #0
 80060f2:	930c      	str	r3, [sp, #48]	; 0x30
 80060f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80060f6:	1b5b      	subs	r3, r3, r5
 80060f8:	1e5a      	subs	r2, r3, #1
 80060fa:	bf45      	ittet	mi
 80060fc:	f1c3 0301 	rsbmi	r3, r3, #1
 8006100:	9305      	strmi	r3, [sp, #20]
 8006102:	2300      	movpl	r3, #0
 8006104:	2300      	movmi	r3, #0
 8006106:	9206      	str	r2, [sp, #24]
 8006108:	bf54      	ite	pl
 800610a:	9305      	strpl	r3, [sp, #20]
 800610c:	9306      	strmi	r3, [sp, #24]
 800610e:	f1bb 0f00 	cmp.w	fp, #0
 8006112:	db3c      	blt.n	800618e <_dtoa_r+0x24e>
 8006114:	9b06      	ldr	r3, [sp, #24]
 8006116:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800611a:	445b      	add	r3, fp
 800611c:	9306      	str	r3, [sp, #24]
 800611e:	2300      	movs	r3, #0
 8006120:	9308      	str	r3, [sp, #32]
 8006122:	9b07      	ldr	r3, [sp, #28]
 8006124:	2b09      	cmp	r3, #9
 8006126:	d868      	bhi.n	80061fa <_dtoa_r+0x2ba>
 8006128:	2b05      	cmp	r3, #5
 800612a:	bfc4      	itt	gt
 800612c:	3b04      	subgt	r3, #4
 800612e:	9307      	strgt	r3, [sp, #28]
 8006130:	9b07      	ldr	r3, [sp, #28]
 8006132:	f1a3 0302 	sub.w	r3, r3, #2
 8006136:	bfcc      	ite	gt
 8006138:	2500      	movgt	r5, #0
 800613a:	2501      	movle	r5, #1
 800613c:	2b03      	cmp	r3, #3
 800613e:	f200 8085 	bhi.w	800624c <_dtoa_r+0x30c>
 8006142:	e8df f003 	tbb	[pc, r3]
 8006146:	3b2e      	.short	0x3b2e
 8006148:	5839      	.short	0x5839
 800614a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800614e:	441d      	add	r5, r3
 8006150:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006154:	2b20      	cmp	r3, #32
 8006156:	bfc1      	itttt	gt
 8006158:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800615c:	fa08 f803 	lslgt.w	r8, r8, r3
 8006160:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8006164:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006168:	bfd6      	itet	le
 800616a:	f1c3 0320 	rsble	r3, r3, #32
 800616e:	ea48 0003 	orrgt.w	r0, r8, r3
 8006172:	fa06 f003 	lslle.w	r0, r6, r3
 8006176:	f7fa f9cd 	bl	8000514 <__aeabi_ui2d>
 800617a:	2201      	movs	r2, #1
 800617c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006180:	3d01      	subs	r5, #1
 8006182:	920e      	str	r2, [sp, #56]	; 0x38
 8006184:	e76f      	b.n	8006066 <_dtoa_r+0x126>
 8006186:	2301      	movs	r3, #1
 8006188:	e7b3      	b.n	80060f2 <_dtoa_r+0x1b2>
 800618a:	900c      	str	r0, [sp, #48]	; 0x30
 800618c:	e7b2      	b.n	80060f4 <_dtoa_r+0x1b4>
 800618e:	9b05      	ldr	r3, [sp, #20]
 8006190:	eba3 030b 	sub.w	r3, r3, fp
 8006194:	9305      	str	r3, [sp, #20]
 8006196:	f1cb 0300 	rsb	r3, fp, #0
 800619a:	9308      	str	r3, [sp, #32]
 800619c:	2300      	movs	r3, #0
 800619e:	930b      	str	r3, [sp, #44]	; 0x2c
 80061a0:	e7bf      	b.n	8006122 <_dtoa_r+0x1e2>
 80061a2:	2300      	movs	r3, #0
 80061a4:	9309      	str	r3, [sp, #36]	; 0x24
 80061a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	dc52      	bgt.n	8006252 <_dtoa_r+0x312>
 80061ac:	2301      	movs	r3, #1
 80061ae:	9301      	str	r3, [sp, #4]
 80061b0:	9304      	str	r3, [sp, #16]
 80061b2:	461a      	mov	r2, r3
 80061b4:	920a      	str	r2, [sp, #40]	; 0x28
 80061b6:	e00b      	b.n	80061d0 <_dtoa_r+0x290>
 80061b8:	2301      	movs	r3, #1
 80061ba:	e7f3      	b.n	80061a4 <_dtoa_r+0x264>
 80061bc:	2300      	movs	r3, #0
 80061be:	9309      	str	r3, [sp, #36]	; 0x24
 80061c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061c2:	445b      	add	r3, fp
 80061c4:	9301      	str	r3, [sp, #4]
 80061c6:	3301      	adds	r3, #1
 80061c8:	2b01      	cmp	r3, #1
 80061ca:	9304      	str	r3, [sp, #16]
 80061cc:	bfb8      	it	lt
 80061ce:	2301      	movlt	r3, #1
 80061d0:	69e0      	ldr	r0, [r4, #28]
 80061d2:	2100      	movs	r1, #0
 80061d4:	2204      	movs	r2, #4
 80061d6:	f102 0614 	add.w	r6, r2, #20
 80061da:	429e      	cmp	r6, r3
 80061dc:	d93d      	bls.n	800625a <_dtoa_r+0x31a>
 80061de:	6041      	str	r1, [r0, #4]
 80061e0:	4620      	mov	r0, r4
 80061e2:	f000 fd9f 	bl	8006d24 <_Balloc>
 80061e6:	9000      	str	r0, [sp, #0]
 80061e8:	2800      	cmp	r0, #0
 80061ea:	d139      	bne.n	8006260 <_dtoa_r+0x320>
 80061ec:	4b16      	ldr	r3, [pc, #88]	; (8006248 <_dtoa_r+0x308>)
 80061ee:	4602      	mov	r2, r0
 80061f0:	f240 11af 	movw	r1, #431	; 0x1af
 80061f4:	e6bd      	b.n	8005f72 <_dtoa_r+0x32>
 80061f6:	2301      	movs	r3, #1
 80061f8:	e7e1      	b.n	80061be <_dtoa_r+0x27e>
 80061fa:	2501      	movs	r5, #1
 80061fc:	2300      	movs	r3, #0
 80061fe:	9307      	str	r3, [sp, #28]
 8006200:	9509      	str	r5, [sp, #36]	; 0x24
 8006202:	f04f 33ff 	mov.w	r3, #4294967295
 8006206:	9301      	str	r3, [sp, #4]
 8006208:	9304      	str	r3, [sp, #16]
 800620a:	2200      	movs	r2, #0
 800620c:	2312      	movs	r3, #18
 800620e:	e7d1      	b.n	80061b4 <_dtoa_r+0x274>
 8006210:	636f4361 	.word	0x636f4361
 8006214:	3fd287a7 	.word	0x3fd287a7
 8006218:	8b60c8b3 	.word	0x8b60c8b3
 800621c:	3fc68a28 	.word	0x3fc68a28
 8006220:	509f79fb 	.word	0x509f79fb
 8006224:	3fd34413 	.word	0x3fd34413
 8006228:	0800960e 	.word	0x0800960e
 800622c:	08009625 	.word	0x08009625
 8006230:	7ff00000 	.word	0x7ff00000
 8006234:	0800960a 	.word	0x0800960a
 8006238:	08009601 	.word	0x08009601
 800623c:	080095d9 	.word	0x080095d9
 8006240:	3ff80000 	.word	0x3ff80000
 8006244:	08009710 	.word	0x08009710
 8006248:	0800967d 	.word	0x0800967d
 800624c:	2301      	movs	r3, #1
 800624e:	9309      	str	r3, [sp, #36]	; 0x24
 8006250:	e7d7      	b.n	8006202 <_dtoa_r+0x2c2>
 8006252:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006254:	9301      	str	r3, [sp, #4]
 8006256:	9304      	str	r3, [sp, #16]
 8006258:	e7ba      	b.n	80061d0 <_dtoa_r+0x290>
 800625a:	3101      	adds	r1, #1
 800625c:	0052      	lsls	r2, r2, #1
 800625e:	e7ba      	b.n	80061d6 <_dtoa_r+0x296>
 8006260:	69e3      	ldr	r3, [r4, #28]
 8006262:	9a00      	ldr	r2, [sp, #0]
 8006264:	601a      	str	r2, [r3, #0]
 8006266:	9b04      	ldr	r3, [sp, #16]
 8006268:	2b0e      	cmp	r3, #14
 800626a:	f200 80a8 	bhi.w	80063be <_dtoa_r+0x47e>
 800626e:	2d00      	cmp	r5, #0
 8006270:	f000 80a5 	beq.w	80063be <_dtoa_r+0x47e>
 8006274:	f1bb 0f00 	cmp.w	fp, #0
 8006278:	dd38      	ble.n	80062ec <_dtoa_r+0x3ac>
 800627a:	4bc0      	ldr	r3, [pc, #768]	; (800657c <_dtoa_r+0x63c>)
 800627c:	f00b 020f 	and.w	r2, fp, #15
 8006280:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006284:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006288:	e9d3 6700 	ldrd	r6, r7, [r3]
 800628c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006290:	d019      	beq.n	80062c6 <_dtoa_r+0x386>
 8006292:	4bbb      	ldr	r3, [pc, #748]	; (8006580 <_dtoa_r+0x640>)
 8006294:	ec51 0b18 	vmov	r0, r1, d8
 8006298:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800629c:	f7fa fade 	bl	800085c <__aeabi_ddiv>
 80062a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062a4:	f008 080f 	and.w	r8, r8, #15
 80062a8:	2503      	movs	r5, #3
 80062aa:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006580 <_dtoa_r+0x640>
 80062ae:	f1b8 0f00 	cmp.w	r8, #0
 80062b2:	d10a      	bne.n	80062ca <_dtoa_r+0x38a>
 80062b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80062b8:	4632      	mov	r2, r6
 80062ba:	463b      	mov	r3, r7
 80062bc:	f7fa face 	bl	800085c <__aeabi_ddiv>
 80062c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062c4:	e02b      	b.n	800631e <_dtoa_r+0x3de>
 80062c6:	2502      	movs	r5, #2
 80062c8:	e7ef      	b.n	80062aa <_dtoa_r+0x36a>
 80062ca:	f018 0f01 	tst.w	r8, #1
 80062ce:	d008      	beq.n	80062e2 <_dtoa_r+0x3a2>
 80062d0:	4630      	mov	r0, r6
 80062d2:	4639      	mov	r1, r7
 80062d4:	e9d9 2300 	ldrd	r2, r3, [r9]
 80062d8:	f7fa f996 	bl	8000608 <__aeabi_dmul>
 80062dc:	3501      	adds	r5, #1
 80062de:	4606      	mov	r6, r0
 80062e0:	460f      	mov	r7, r1
 80062e2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80062e6:	f109 0908 	add.w	r9, r9, #8
 80062ea:	e7e0      	b.n	80062ae <_dtoa_r+0x36e>
 80062ec:	f000 809f 	beq.w	800642e <_dtoa_r+0x4ee>
 80062f0:	f1cb 0600 	rsb	r6, fp, #0
 80062f4:	4ba1      	ldr	r3, [pc, #644]	; (800657c <_dtoa_r+0x63c>)
 80062f6:	4fa2      	ldr	r7, [pc, #648]	; (8006580 <_dtoa_r+0x640>)
 80062f8:	f006 020f 	and.w	r2, r6, #15
 80062fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006304:	ec51 0b18 	vmov	r0, r1, d8
 8006308:	f7fa f97e 	bl	8000608 <__aeabi_dmul>
 800630c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006310:	1136      	asrs	r6, r6, #4
 8006312:	2300      	movs	r3, #0
 8006314:	2502      	movs	r5, #2
 8006316:	2e00      	cmp	r6, #0
 8006318:	d17e      	bne.n	8006418 <_dtoa_r+0x4d8>
 800631a:	2b00      	cmp	r3, #0
 800631c:	d1d0      	bne.n	80062c0 <_dtoa_r+0x380>
 800631e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006320:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006324:	2b00      	cmp	r3, #0
 8006326:	f000 8084 	beq.w	8006432 <_dtoa_r+0x4f2>
 800632a:	4b96      	ldr	r3, [pc, #600]	; (8006584 <_dtoa_r+0x644>)
 800632c:	2200      	movs	r2, #0
 800632e:	4640      	mov	r0, r8
 8006330:	4649      	mov	r1, r9
 8006332:	f7fa fbdb 	bl	8000aec <__aeabi_dcmplt>
 8006336:	2800      	cmp	r0, #0
 8006338:	d07b      	beq.n	8006432 <_dtoa_r+0x4f2>
 800633a:	9b04      	ldr	r3, [sp, #16]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d078      	beq.n	8006432 <_dtoa_r+0x4f2>
 8006340:	9b01      	ldr	r3, [sp, #4]
 8006342:	2b00      	cmp	r3, #0
 8006344:	dd39      	ble.n	80063ba <_dtoa_r+0x47a>
 8006346:	4b90      	ldr	r3, [pc, #576]	; (8006588 <_dtoa_r+0x648>)
 8006348:	2200      	movs	r2, #0
 800634a:	4640      	mov	r0, r8
 800634c:	4649      	mov	r1, r9
 800634e:	f7fa f95b 	bl	8000608 <__aeabi_dmul>
 8006352:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006356:	9e01      	ldr	r6, [sp, #4]
 8006358:	f10b 37ff 	add.w	r7, fp, #4294967295
 800635c:	3501      	adds	r5, #1
 800635e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006362:	4628      	mov	r0, r5
 8006364:	f7fa f8e6 	bl	8000534 <__aeabi_i2d>
 8006368:	4642      	mov	r2, r8
 800636a:	464b      	mov	r3, r9
 800636c:	f7fa f94c 	bl	8000608 <__aeabi_dmul>
 8006370:	4b86      	ldr	r3, [pc, #536]	; (800658c <_dtoa_r+0x64c>)
 8006372:	2200      	movs	r2, #0
 8006374:	f7f9 ff92 	bl	800029c <__adddf3>
 8006378:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800637c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006380:	9303      	str	r3, [sp, #12]
 8006382:	2e00      	cmp	r6, #0
 8006384:	d158      	bne.n	8006438 <_dtoa_r+0x4f8>
 8006386:	4b82      	ldr	r3, [pc, #520]	; (8006590 <_dtoa_r+0x650>)
 8006388:	2200      	movs	r2, #0
 800638a:	4640      	mov	r0, r8
 800638c:	4649      	mov	r1, r9
 800638e:	f7f9 ff83 	bl	8000298 <__aeabi_dsub>
 8006392:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006396:	4680      	mov	r8, r0
 8006398:	4689      	mov	r9, r1
 800639a:	f7fa fbc5 	bl	8000b28 <__aeabi_dcmpgt>
 800639e:	2800      	cmp	r0, #0
 80063a0:	f040 8296 	bne.w	80068d0 <_dtoa_r+0x990>
 80063a4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80063a8:	4640      	mov	r0, r8
 80063aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80063ae:	4649      	mov	r1, r9
 80063b0:	f7fa fb9c 	bl	8000aec <__aeabi_dcmplt>
 80063b4:	2800      	cmp	r0, #0
 80063b6:	f040 8289 	bne.w	80068cc <_dtoa_r+0x98c>
 80063ba:	ed8d 8b02 	vstr	d8, [sp, #8]
 80063be:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	f2c0 814e 	blt.w	8006662 <_dtoa_r+0x722>
 80063c6:	f1bb 0f0e 	cmp.w	fp, #14
 80063ca:	f300 814a 	bgt.w	8006662 <_dtoa_r+0x722>
 80063ce:	4b6b      	ldr	r3, [pc, #428]	; (800657c <_dtoa_r+0x63c>)
 80063d0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80063d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80063d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063da:	2b00      	cmp	r3, #0
 80063dc:	f280 80dc 	bge.w	8006598 <_dtoa_r+0x658>
 80063e0:	9b04      	ldr	r3, [sp, #16]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	f300 80d8 	bgt.w	8006598 <_dtoa_r+0x658>
 80063e8:	f040 826f 	bne.w	80068ca <_dtoa_r+0x98a>
 80063ec:	4b68      	ldr	r3, [pc, #416]	; (8006590 <_dtoa_r+0x650>)
 80063ee:	2200      	movs	r2, #0
 80063f0:	4640      	mov	r0, r8
 80063f2:	4649      	mov	r1, r9
 80063f4:	f7fa f908 	bl	8000608 <__aeabi_dmul>
 80063f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80063fc:	f7fa fb8a 	bl	8000b14 <__aeabi_dcmpge>
 8006400:	9e04      	ldr	r6, [sp, #16]
 8006402:	4637      	mov	r7, r6
 8006404:	2800      	cmp	r0, #0
 8006406:	f040 8245 	bne.w	8006894 <_dtoa_r+0x954>
 800640a:	9d00      	ldr	r5, [sp, #0]
 800640c:	2331      	movs	r3, #49	; 0x31
 800640e:	f805 3b01 	strb.w	r3, [r5], #1
 8006412:	f10b 0b01 	add.w	fp, fp, #1
 8006416:	e241      	b.n	800689c <_dtoa_r+0x95c>
 8006418:	07f2      	lsls	r2, r6, #31
 800641a:	d505      	bpl.n	8006428 <_dtoa_r+0x4e8>
 800641c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006420:	f7fa f8f2 	bl	8000608 <__aeabi_dmul>
 8006424:	3501      	adds	r5, #1
 8006426:	2301      	movs	r3, #1
 8006428:	1076      	asrs	r6, r6, #1
 800642a:	3708      	adds	r7, #8
 800642c:	e773      	b.n	8006316 <_dtoa_r+0x3d6>
 800642e:	2502      	movs	r5, #2
 8006430:	e775      	b.n	800631e <_dtoa_r+0x3de>
 8006432:	9e04      	ldr	r6, [sp, #16]
 8006434:	465f      	mov	r7, fp
 8006436:	e792      	b.n	800635e <_dtoa_r+0x41e>
 8006438:	9900      	ldr	r1, [sp, #0]
 800643a:	4b50      	ldr	r3, [pc, #320]	; (800657c <_dtoa_r+0x63c>)
 800643c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006440:	4431      	add	r1, r6
 8006442:	9102      	str	r1, [sp, #8]
 8006444:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006446:	eeb0 9a47 	vmov.f32	s18, s14
 800644a:	eef0 9a67 	vmov.f32	s19, s15
 800644e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006452:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006456:	2900      	cmp	r1, #0
 8006458:	d044      	beq.n	80064e4 <_dtoa_r+0x5a4>
 800645a:	494e      	ldr	r1, [pc, #312]	; (8006594 <_dtoa_r+0x654>)
 800645c:	2000      	movs	r0, #0
 800645e:	f7fa f9fd 	bl	800085c <__aeabi_ddiv>
 8006462:	ec53 2b19 	vmov	r2, r3, d9
 8006466:	f7f9 ff17 	bl	8000298 <__aeabi_dsub>
 800646a:	9d00      	ldr	r5, [sp, #0]
 800646c:	ec41 0b19 	vmov	d9, r0, r1
 8006470:	4649      	mov	r1, r9
 8006472:	4640      	mov	r0, r8
 8006474:	f7fa fb78 	bl	8000b68 <__aeabi_d2iz>
 8006478:	4606      	mov	r6, r0
 800647a:	f7fa f85b 	bl	8000534 <__aeabi_i2d>
 800647e:	4602      	mov	r2, r0
 8006480:	460b      	mov	r3, r1
 8006482:	4640      	mov	r0, r8
 8006484:	4649      	mov	r1, r9
 8006486:	f7f9 ff07 	bl	8000298 <__aeabi_dsub>
 800648a:	3630      	adds	r6, #48	; 0x30
 800648c:	f805 6b01 	strb.w	r6, [r5], #1
 8006490:	ec53 2b19 	vmov	r2, r3, d9
 8006494:	4680      	mov	r8, r0
 8006496:	4689      	mov	r9, r1
 8006498:	f7fa fb28 	bl	8000aec <__aeabi_dcmplt>
 800649c:	2800      	cmp	r0, #0
 800649e:	d164      	bne.n	800656a <_dtoa_r+0x62a>
 80064a0:	4642      	mov	r2, r8
 80064a2:	464b      	mov	r3, r9
 80064a4:	4937      	ldr	r1, [pc, #220]	; (8006584 <_dtoa_r+0x644>)
 80064a6:	2000      	movs	r0, #0
 80064a8:	f7f9 fef6 	bl	8000298 <__aeabi_dsub>
 80064ac:	ec53 2b19 	vmov	r2, r3, d9
 80064b0:	f7fa fb1c 	bl	8000aec <__aeabi_dcmplt>
 80064b4:	2800      	cmp	r0, #0
 80064b6:	f040 80b6 	bne.w	8006626 <_dtoa_r+0x6e6>
 80064ba:	9b02      	ldr	r3, [sp, #8]
 80064bc:	429d      	cmp	r5, r3
 80064be:	f43f af7c 	beq.w	80063ba <_dtoa_r+0x47a>
 80064c2:	4b31      	ldr	r3, [pc, #196]	; (8006588 <_dtoa_r+0x648>)
 80064c4:	ec51 0b19 	vmov	r0, r1, d9
 80064c8:	2200      	movs	r2, #0
 80064ca:	f7fa f89d 	bl	8000608 <__aeabi_dmul>
 80064ce:	4b2e      	ldr	r3, [pc, #184]	; (8006588 <_dtoa_r+0x648>)
 80064d0:	ec41 0b19 	vmov	d9, r0, r1
 80064d4:	2200      	movs	r2, #0
 80064d6:	4640      	mov	r0, r8
 80064d8:	4649      	mov	r1, r9
 80064da:	f7fa f895 	bl	8000608 <__aeabi_dmul>
 80064de:	4680      	mov	r8, r0
 80064e0:	4689      	mov	r9, r1
 80064e2:	e7c5      	b.n	8006470 <_dtoa_r+0x530>
 80064e4:	ec51 0b17 	vmov	r0, r1, d7
 80064e8:	f7fa f88e 	bl	8000608 <__aeabi_dmul>
 80064ec:	9b02      	ldr	r3, [sp, #8]
 80064ee:	9d00      	ldr	r5, [sp, #0]
 80064f0:	930f      	str	r3, [sp, #60]	; 0x3c
 80064f2:	ec41 0b19 	vmov	d9, r0, r1
 80064f6:	4649      	mov	r1, r9
 80064f8:	4640      	mov	r0, r8
 80064fa:	f7fa fb35 	bl	8000b68 <__aeabi_d2iz>
 80064fe:	4606      	mov	r6, r0
 8006500:	f7fa f818 	bl	8000534 <__aeabi_i2d>
 8006504:	3630      	adds	r6, #48	; 0x30
 8006506:	4602      	mov	r2, r0
 8006508:	460b      	mov	r3, r1
 800650a:	4640      	mov	r0, r8
 800650c:	4649      	mov	r1, r9
 800650e:	f7f9 fec3 	bl	8000298 <__aeabi_dsub>
 8006512:	f805 6b01 	strb.w	r6, [r5], #1
 8006516:	9b02      	ldr	r3, [sp, #8]
 8006518:	429d      	cmp	r5, r3
 800651a:	4680      	mov	r8, r0
 800651c:	4689      	mov	r9, r1
 800651e:	f04f 0200 	mov.w	r2, #0
 8006522:	d124      	bne.n	800656e <_dtoa_r+0x62e>
 8006524:	4b1b      	ldr	r3, [pc, #108]	; (8006594 <_dtoa_r+0x654>)
 8006526:	ec51 0b19 	vmov	r0, r1, d9
 800652a:	f7f9 feb7 	bl	800029c <__adddf3>
 800652e:	4602      	mov	r2, r0
 8006530:	460b      	mov	r3, r1
 8006532:	4640      	mov	r0, r8
 8006534:	4649      	mov	r1, r9
 8006536:	f7fa faf7 	bl	8000b28 <__aeabi_dcmpgt>
 800653a:	2800      	cmp	r0, #0
 800653c:	d173      	bne.n	8006626 <_dtoa_r+0x6e6>
 800653e:	ec53 2b19 	vmov	r2, r3, d9
 8006542:	4914      	ldr	r1, [pc, #80]	; (8006594 <_dtoa_r+0x654>)
 8006544:	2000      	movs	r0, #0
 8006546:	f7f9 fea7 	bl	8000298 <__aeabi_dsub>
 800654a:	4602      	mov	r2, r0
 800654c:	460b      	mov	r3, r1
 800654e:	4640      	mov	r0, r8
 8006550:	4649      	mov	r1, r9
 8006552:	f7fa facb 	bl	8000aec <__aeabi_dcmplt>
 8006556:	2800      	cmp	r0, #0
 8006558:	f43f af2f 	beq.w	80063ba <_dtoa_r+0x47a>
 800655c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800655e:	1e6b      	subs	r3, r5, #1
 8006560:	930f      	str	r3, [sp, #60]	; 0x3c
 8006562:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006566:	2b30      	cmp	r3, #48	; 0x30
 8006568:	d0f8      	beq.n	800655c <_dtoa_r+0x61c>
 800656a:	46bb      	mov	fp, r7
 800656c:	e04a      	b.n	8006604 <_dtoa_r+0x6c4>
 800656e:	4b06      	ldr	r3, [pc, #24]	; (8006588 <_dtoa_r+0x648>)
 8006570:	f7fa f84a 	bl	8000608 <__aeabi_dmul>
 8006574:	4680      	mov	r8, r0
 8006576:	4689      	mov	r9, r1
 8006578:	e7bd      	b.n	80064f6 <_dtoa_r+0x5b6>
 800657a:	bf00      	nop
 800657c:	08009710 	.word	0x08009710
 8006580:	080096e8 	.word	0x080096e8
 8006584:	3ff00000 	.word	0x3ff00000
 8006588:	40240000 	.word	0x40240000
 800658c:	401c0000 	.word	0x401c0000
 8006590:	40140000 	.word	0x40140000
 8006594:	3fe00000 	.word	0x3fe00000
 8006598:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800659c:	9d00      	ldr	r5, [sp, #0]
 800659e:	4642      	mov	r2, r8
 80065a0:	464b      	mov	r3, r9
 80065a2:	4630      	mov	r0, r6
 80065a4:	4639      	mov	r1, r7
 80065a6:	f7fa f959 	bl	800085c <__aeabi_ddiv>
 80065aa:	f7fa fadd 	bl	8000b68 <__aeabi_d2iz>
 80065ae:	9001      	str	r0, [sp, #4]
 80065b0:	f7f9 ffc0 	bl	8000534 <__aeabi_i2d>
 80065b4:	4642      	mov	r2, r8
 80065b6:	464b      	mov	r3, r9
 80065b8:	f7fa f826 	bl	8000608 <__aeabi_dmul>
 80065bc:	4602      	mov	r2, r0
 80065be:	460b      	mov	r3, r1
 80065c0:	4630      	mov	r0, r6
 80065c2:	4639      	mov	r1, r7
 80065c4:	f7f9 fe68 	bl	8000298 <__aeabi_dsub>
 80065c8:	9e01      	ldr	r6, [sp, #4]
 80065ca:	9f04      	ldr	r7, [sp, #16]
 80065cc:	3630      	adds	r6, #48	; 0x30
 80065ce:	f805 6b01 	strb.w	r6, [r5], #1
 80065d2:	9e00      	ldr	r6, [sp, #0]
 80065d4:	1bae      	subs	r6, r5, r6
 80065d6:	42b7      	cmp	r7, r6
 80065d8:	4602      	mov	r2, r0
 80065da:	460b      	mov	r3, r1
 80065dc:	d134      	bne.n	8006648 <_dtoa_r+0x708>
 80065de:	f7f9 fe5d 	bl	800029c <__adddf3>
 80065e2:	4642      	mov	r2, r8
 80065e4:	464b      	mov	r3, r9
 80065e6:	4606      	mov	r6, r0
 80065e8:	460f      	mov	r7, r1
 80065ea:	f7fa fa9d 	bl	8000b28 <__aeabi_dcmpgt>
 80065ee:	b9c8      	cbnz	r0, 8006624 <_dtoa_r+0x6e4>
 80065f0:	4642      	mov	r2, r8
 80065f2:	464b      	mov	r3, r9
 80065f4:	4630      	mov	r0, r6
 80065f6:	4639      	mov	r1, r7
 80065f8:	f7fa fa6e 	bl	8000ad8 <__aeabi_dcmpeq>
 80065fc:	b110      	cbz	r0, 8006604 <_dtoa_r+0x6c4>
 80065fe:	9b01      	ldr	r3, [sp, #4]
 8006600:	07db      	lsls	r3, r3, #31
 8006602:	d40f      	bmi.n	8006624 <_dtoa_r+0x6e4>
 8006604:	4651      	mov	r1, sl
 8006606:	4620      	mov	r0, r4
 8006608:	f000 fbcc 	bl	8006da4 <_Bfree>
 800660c:	2300      	movs	r3, #0
 800660e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006610:	702b      	strb	r3, [r5, #0]
 8006612:	f10b 0301 	add.w	r3, fp, #1
 8006616:	6013      	str	r3, [r2, #0]
 8006618:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800661a:	2b00      	cmp	r3, #0
 800661c:	f43f ace2 	beq.w	8005fe4 <_dtoa_r+0xa4>
 8006620:	601d      	str	r5, [r3, #0]
 8006622:	e4df      	b.n	8005fe4 <_dtoa_r+0xa4>
 8006624:	465f      	mov	r7, fp
 8006626:	462b      	mov	r3, r5
 8006628:	461d      	mov	r5, r3
 800662a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800662e:	2a39      	cmp	r2, #57	; 0x39
 8006630:	d106      	bne.n	8006640 <_dtoa_r+0x700>
 8006632:	9a00      	ldr	r2, [sp, #0]
 8006634:	429a      	cmp	r2, r3
 8006636:	d1f7      	bne.n	8006628 <_dtoa_r+0x6e8>
 8006638:	9900      	ldr	r1, [sp, #0]
 800663a:	2230      	movs	r2, #48	; 0x30
 800663c:	3701      	adds	r7, #1
 800663e:	700a      	strb	r2, [r1, #0]
 8006640:	781a      	ldrb	r2, [r3, #0]
 8006642:	3201      	adds	r2, #1
 8006644:	701a      	strb	r2, [r3, #0]
 8006646:	e790      	b.n	800656a <_dtoa_r+0x62a>
 8006648:	4ba3      	ldr	r3, [pc, #652]	; (80068d8 <_dtoa_r+0x998>)
 800664a:	2200      	movs	r2, #0
 800664c:	f7f9 ffdc 	bl	8000608 <__aeabi_dmul>
 8006650:	2200      	movs	r2, #0
 8006652:	2300      	movs	r3, #0
 8006654:	4606      	mov	r6, r0
 8006656:	460f      	mov	r7, r1
 8006658:	f7fa fa3e 	bl	8000ad8 <__aeabi_dcmpeq>
 800665c:	2800      	cmp	r0, #0
 800665e:	d09e      	beq.n	800659e <_dtoa_r+0x65e>
 8006660:	e7d0      	b.n	8006604 <_dtoa_r+0x6c4>
 8006662:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006664:	2a00      	cmp	r2, #0
 8006666:	f000 80ca 	beq.w	80067fe <_dtoa_r+0x8be>
 800666a:	9a07      	ldr	r2, [sp, #28]
 800666c:	2a01      	cmp	r2, #1
 800666e:	f300 80ad 	bgt.w	80067cc <_dtoa_r+0x88c>
 8006672:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006674:	2a00      	cmp	r2, #0
 8006676:	f000 80a5 	beq.w	80067c4 <_dtoa_r+0x884>
 800667a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800667e:	9e08      	ldr	r6, [sp, #32]
 8006680:	9d05      	ldr	r5, [sp, #20]
 8006682:	9a05      	ldr	r2, [sp, #20]
 8006684:	441a      	add	r2, r3
 8006686:	9205      	str	r2, [sp, #20]
 8006688:	9a06      	ldr	r2, [sp, #24]
 800668a:	2101      	movs	r1, #1
 800668c:	441a      	add	r2, r3
 800668e:	4620      	mov	r0, r4
 8006690:	9206      	str	r2, [sp, #24]
 8006692:	f000 fc87 	bl	8006fa4 <__i2b>
 8006696:	4607      	mov	r7, r0
 8006698:	b165      	cbz	r5, 80066b4 <_dtoa_r+0x774>
 800669a:	9b06      	ldr	r3, [sp, #24]
 800669c:	2b00      	cmp	r3, #0
 800669e:	dd09      	ble.n	80066b4 <_dtoa_r+0x774>
 80066a0:	42ab      	cmp	r3, r5
 80066a2:	9a05      	ldr	r2, [sp, #20]
 80066a4:	bfa8      	it	ge
 80066a6:	462b      	movge	r3, r5
 80066a8:	1ad2      	subs	r2, r2, r3
 80066aa:	9205      	str	r2, [sp, #20]
 80066ac:	9a06      	ldr	r2, [sp, #24]
 80066ae:	1aed      	subs	r5, r5, r3
 80066b0:	1ad3      	subs	r3, r2, r3
 80066b2:	9306      	str	r3, [sp, #24]
 80066b4:	9b08      	ldr	r3, [sp, #32]
 80066b6:	b1f3      	cbz	r3, 80066f6 <_dtoa_r+0x7b6>
 80066b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	f000 80a3 	beq.w	8006806 <_dtoa_r+0x8c6>
 80066c0:	2e00      	cmp	r6, #0
 80066c2:	dd10      	ble.n	80066e6 <_dtoa_r+0x7a6>
 80066c4:	4639      	mov	r1, r7
 80066c6:	4632      	mov	r2, r6
 80066c8:	4620      	mov	r0, r4
 80066ca:	f000 fd2b 	bl	8007124 <__pow5mult>
 80066ce:	4652      	mov	r2, sl
 80066d0:	4601      	mov	r1, r0
 80066d2:	4607      	mov	r7, r0
 80066d4:	4620      	mov	r0, r4
 80066d6:	f000 fc7b 	bl	8006fd0 <__multiply>
 80066da:	4651      	mov	r1, sl
 80066dc:	4680      	mov	r8, r0
 80066de:	4620      	mov	r0, r4
 80066e0:	f000 fb60 	bl	8006da4 <_Bfree>
 80066e4:	46c2      	mov	sl, r8
 80066e6:	9b08      	ldr	r3, [sp, #32]
 80066e8:	1b9a      	subs	r2, r3, r6
 80066ea:	d004      	beq.n	80066f6 <_dtoa_r+0x7b6>
 80066ec:	4651      	mov	r1, sl
 80066ee:	4620      	mov	r0, r4
 80066f0:	f000 fd18 	bl	8007124 <__pow5mult>
 80066f4:	4682      	mov	sl, r0
 80066f6:	2101      	movs	r1, #1
 80066f8:	4620      	mov	r0, r4
 80066fa:	f000 fc53 	bl	8006fa4 <__i2b>
 80066fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006700:	2b00      	cmp	r3, #0
 8006702:	4606      	mov	r6, r0
 8006704:	f340 8081 	ble.w	800680a <_dtoa_r+0x8ca>
 8006708:	461a      	mov	r2, r3
 800670a:	4601      	mov	r1, r0
 800670c:	4620      	mov	r0, r4
 800670e:	f000 fd09 	bl	8007124 <__pow5mult>
 8006712:	9b07      	ldr	r3, [sp, #28]
 8006714:	2b01      	cmp	r3, #1
 8006716:	4606      	mov	r6, r0
 8006718:	dd7a      	ble.n	8006810 <_dtoa_r+0x8d0>
 800671a:	f04f 0800 	mov.w	r8, #0
 800671e:	6933      	ldr	r3, [r6, #16]
 8006720:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006724:	6918      	ldr	r0, [r3, #16]
 8006726:	f000 fbef 	bl	8006f08 <__hi0bits>
 800672a:	f1c0 0020 	rsb	r0, r0, #32
 800672e:	9b06      	ldr	r3, [sp, #24]
 8006730:	4418      	add	r0, r3
 8006732:	f010 001f 	ands.w	r0, r0, #31
 8006736:	f000 8094 	beq.w	8006862 <_dtoa_r+0x922>
 800673a:	f1c0 0320 	rsb	r3, r0, #32
 800673e:	2b04      	cmp	r3, #4
 8006740:	f340 8085 	ble.w	800684e <_dtoa_r+0x90e>
 8006744:	9b05      	ldr	r3, [sp, #20]
 8006746:	f1c0 001c 	rsb	r0, r0, #28
 800674a:	4403      	add	r3, r0
 800674c:	9305      	str	r3, [sp, #20]
 800674e:	9b06      	ldr	r3, [sp, #24]
 8006750:	4403      	add	r3, r0
 8006752:	4405      	add	r5, r0
 8006754:	9306      	str	r3, [sp, #24]
 8006756:	9b05      	ldr	r3, [sp, #20]
 8006758:	2b00      	cmp	r3, #0
 800675a:	dd05      	ble.n	8006768 <_dtoa_r+0x828>
 800675c:	4651      	mov	r1, sl
 800675e:	461a      	mov	r2, r3
 8006760:	4620      	mov	r0, r4
 8006762:	f000 fd39 	bl	80071d8 <__lshift>
 8006766:	4682      	mov	sl, r0
 8006768:	9b06      	ldr	r3, [sp, #24]
 800676a:	2b00      	cmp	r3, #0
 800676c:	dd05      	ble.n	800677a <_dtoa_r+0x83a>
 800676e:	4631      	mov	r1, r6
 8006770:	461a      	mov	r2, r3
 8006772:	4620      	mov	r0, r4
 8006774:	f000 fd30 	bl	80071d8 <__lshift>
 8006778:	4606      	mov	r6, r0
 800677a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800677c:	2b00      	cmp	r3, #0
 800677e:	d072      	beq.n	8006866 <_dtoa_r+0x926>
 8006780:	4631      	mov	r1, r6
 8006782:	4650      	mov	r0, sl
 8006784:	f000 fd94 	bl	80072b0 <__mcmp>
 8006788:	2800      	cmp	r0, #0
 800678a:	da6c      	bge.n	8006866 <_dtoa_r+0x926>
 800678c:	2300      	movs	r3, #0
 800678e:	4651      	mov	r1, sl
 8006790:	220a      	movs	r2, #10
 8006792:	4620      	mov	r0, r4
 8006794:	f000 fb28 	bl	8006de8 <__multadd>
 8006798:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800679a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800679e:	4682      	mov	sl, r0
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	f000 81b0 	beq.w	8006b06 <_dtoa_r+0xbc6>
 80067a6:	2300      	movs	r3, #0
 80067a8:	4639      	mov	r1, r7
 80067aa:	220a      	movs	r2, #10
 80067ac:	4620      	mov	r0, r4
 80067ae:	f000 fb1b 	bl	8006de8 <__multadd>
 80067b2:	9b01      	ldr	r3, [sp, #4]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	4607      	mov	r7, r0
 80067b8:	f300 8096 	bgt.w	80068e8 <_dtoa_r+0x9a8>
 80067bc:	9b07      	ldr	r3, [sp, #28]
 80067be:	2b02      	cmp	r3, #2
 80067c0:	dc59      	bgt.n	8006876 <_dtoa_r+0x936>
 80067c2:	e091      	b.n	80068e8 <_dtoa_r+0x9a8>
 80067c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80067c6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80067ca:	e758      	b.n	800667e <_dtoa_r+0x73e>
 80067cc:	9b04      	ldr	r3, [sp, #16]
 80067ce:	1e5e      	subs	r6, r3, #1
 80067d0:	9b08      	ldr	r3, [sp, #32]
 80067d2:	42b3      	cmp	r3, r6
 80067d4:	bfbf      	itttt	lt
 80067d6:	9b08      	ldrlt	r3, [sp, #32]
 80067d8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80067da:	9608      	strlt	r6, [sp, #32]
 80067dc:	1af3      	sublt	r3, r6, r3
 80067de:	bfb4      	ite	lt
 80067e0:	18d2      	addlt	r2, r2, r3
 80067e2:	1b9e      	subge	r6, r3, r6
 80067e4:	9b04      	ldr	r3, [sp, #16]
 80067e6:	bfbc      	itt	lt
 80067e8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80067ea:	2600      	movlt	r6, #0
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	bfb7      	itett	lt
 80067f0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80067f4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80067f8:	1a9d      	sublt	r5, r3, r2
 80067fa:	2300      	movlt	r3, #0
 80067fc:	e741      	b.n	8006682 <_dtoa_r+0x742>
 80067fe:	9e08      	ldr	r6, [sp, #32]
 8006800:	9d05      	ldr	r5, [sp, #20]
 8006802:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006804:	e748      	b.n	8006698 <_dtoa_r+0x758>
 8006806:	9a08      	ldr	r2, [sp, #32]
 8006808:	e770      	b.n	80066ec <_dtoa_r+0x7ac>
 800680a:	9b07      	ldr	r3, [sp, #28]
 800680c:	2b01      	cmp	r3, #1
 800680e:	dc19      	bgt.n	8006844 <_dtoa_r+0x904>
 8006810:	9b02      	ldr	r3, [sp, #8]
 8006812:	b9bb      	cbnz	r3, 8006844 <_dtoa_r+0x904>
 8006814:	9b03      	ldr	r3, [sp, #12]
 8006816:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800681a:	b99b      	cbnz	r3, 8006844 <_dtoa_r+0x904>
 800681c:	9b03      	ldr	r3, [sp, #12]
 800681e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006822:	0d1b      	lsrs	r3, r3, #20
 8006824:	051b      	lsls	r3, r3, #20
 8006826:	b183      	cbz	r3, 800684a <_dtoa_r+0x90a>
 8006828:	9b05      	ldr	r3, [sp, #20]
 800682a:	3301      	adds	r3, #1
 800682c:	9305      	str	r3, [sp, #20]
 800682e:	9b06      	ldr	r3, [sp, #24]
 8006830:	3301      	adds	r3, #1
 8006832:	9306      	str	r3, [sp, #24]
 8006834:	f04f 0801 	mov.w	r8, #1
 8006838:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800683a:	2b00      	cmp	r3, #0
 800683c:	f47f af6f 	bne.w	800671e <_dtoa_r+0x7de>
 8006840:	2001      	movs	r0, #1
 8006842:	e774      	b.n	800672e <_dtoa_r+0x7ee>
 8006844:	f04f 0800 	mov.w	r8, #0
 8006848:	e7f6      	b.n	8006838 <_dtoa_r+0x8f8>
 800684a:	4698      	mov	r8, r3
 800684c:	e7f4      	b.n	8006838 <_dtoa_r+0x8f8>
 800684e:	d082      	beq.n	8006756 <_dtoa_r+0x816>
 8006850:	9a05      	ldr	r2, [sp, #20]
 8006852:	331c      	adds	r3, #28
 8006854:	441a      	add	r2, r3
 8006856:	9205      	str	r2, [sp, #20]
 8006858:	9a06      	ldr	r2, [sp, #24]
 800685a:	441a      	add	r2, r3
 800685c:	441d      	add	r5, r3
 800685e:	9206      	str	r2, [sp, #24]
 8006860:	e779      	b.n	8006756 <_dtoa_r+0x816>
 8006862:	4603      	mov	r3, r0
 8006864:	e7f4      	b.n	8006850 <_dtoa_r+0x910>
 8006866:	9b04      	ldr	r3, [sp, #16]
 8006868:	2b00      	cmp	r3, #0
 800686a:	dc37      	bgt.n	80068dc <_dtoa_r+0x99c>
 800686c:	9b07      	ldr	r3, [sp, #28]
 800686e:	2b02      	cmp	r3, #2
 8006870:	dd34      	ble.n	80068dc <_dtoa_r+0x99c>
 8006872:	9b04      	ldr	r3, [sp, #16]
 8006874:	9301      	str	r3, [sp, #4]
 8006876:	9b01      	ldr	r3, [sp, #4]
 8006878:	b963      	cbnz	r3, 8006894 <_dtoa_r+0x954>
 800687a:	4631      	mov	r1, r6
 800687c:	2205      	movs	r2, #5
 800687e:	4620      	mov	r0, r4
 8006880:	f000 fab2 	bl	8006de8 <__multadd>
 8006884:	4601      	mov	r1, r0
 8006886:	4606      	mov	r6, r0
 8006888:	4650      	mov	r0, sl
 800688a:	f000 fd11 	bl	80072b0 <__mcmp>
 800688e:	2800      	cmp	r0, #0
 8006890:	f73f adbb 	bgt.w	800640a <_dtoa_r+0x4ca>
 8006894:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006896:	9d00      	ldr	r5, [sp, #0]
 8006898:	ea6f 0b03 	mvn.w	fp, r3
 800689c:	f04f 0800 	mov.w	r8, #0
 80068a0:	4631      	mov	r1, r6
 80068a2:	4620      	mov	r0, r4
 80068a4:	f000 fa7e 	bl	8006da4 <_Bfree>
 80068a8:	2f00      	cmp	r7, #0
 80068aa:	f43f aeab 	beq.w	8006604 <_dtoa_r+0x6c4>
 80068ae:	f1b8 0f00 	cmp.w	r8, #0
 80068b2:	d005      	beq.n	80068c0 <_dtoa_r+0x980>
 80068b4:	45b8      	cmp	r8, r7
 80068b6:	d003      	beq.n	80068c0 <_dtoa_r+0x980>
 80068b8:	4641      	mov	r1, r8
 80068ba:	4620      	mov	r0, r4
 80068bc:	f000 fa72 	bl	8006da4 <_Bfree>
 80068c0:	4639      	mov	r1, r7
 80068c2:	4620      	mov	r0, r4
 80068c4:	f000 fa6e 	bl	8006da4 <_Bfree>
 80068c8:	e69c      	b.n	8006604 <_dtoa_r+0x6c4>
 80068ca:	2600      	movs	r6, #0
 80068cc:	4637      	mov	r7, r6
 80068ce:	e7e1      	b.n	8006894 <_dtoa_r+0x954>
 80068d0:	46bb      	mov	fp, r7
 80068d2:	4637      	mov	r7, r6
 80068d4:	e599      	b.n	800640a <_dtoa_r+0x4ca>
 80068d6:	bf00      	nop
 80068d8:	40240000 	.word	0x40240000
 80068dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068de:	2b00      	cmp	r3, #0
 80068e0:	f000 80c8 	beq.w	8006a74 <_dtoa_r+0xb34>
 80068e4:	9b04      	ldr	r3, [sp, #16]
 80068e6:	9301      	str	r3, [sp, #4]
 80068e8:	2d00      	cmp	r5, #0
 80068ea:	dd05      	ble.n	80068f8 <_dtoa_r+0x9b8>
 80068ec:	4639      	mov	r1, r7
 80068ee:	462a      	mov	r2, r5
 80068f0:	4620      	mov	r0, r4
 80068f2:	f000 fc71 	bl	80071d8 <__lshift>
 80068f6:	4607      	mov	r7, r0
 80068f8:	f1b8 0f00 	cmp.w	r8, #0
 80068fc:	d05b      	beq.n	80069b6 <_dtoa_r+0xa76>
 80068fe:	6879      	ldr	r1, [r7, #4]
 8006900:	4620      	mov	r0, r4
 8006902:	f000 fa0f 	bl	8006d24 <_Balloc>
 8006906:	4605      	mov	r5, r0
 8006908:	b928      	cbnz	r0, 8006916 <_dtoa_r+0x9d6>
 800690a:	4b83      	ldr	r3, [pc, #524]	; (8006b18 <_dtoa_r+0xbd8>)
 800690c:	4602      	mov	r2, r0
 800690e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006912:	f7ff bb2e 	b.w	8005f72 <_dtoa_r+0x32>
 8006916:	693a      	ldr	r2, [r7, #16]
 8006918:	3202      	adds	r2, #2
 800691a:	0092      	lsls	r2, r2, #2
 800691c:	f107 010c 	add.w	r1, r7, #12
 8006920:	300c      	adds	r0, #12
 8006922:	f002 f95f 	bl	8008be4 <memcpy>
 8006926:	2201      	movs	r2, #1
 8006928:	4629      	mov	r1, r5
 800692a:	4620      	mov	r0, r4
 800692c:	f000 fc54 	bl	80071d8 <__lshift>
 8006930:	9b00      	ldr	r3, [sp, #0]
 8006932:	3301      	adds	r3, #1
 8006934:	9304      	str	r3, [sp, #16]
 8006936:	e9dd 2300 	ldrd	r2, r3, [sp]
 800693a:	4413      	add	r3, r2
 800693c:	9308      	str	r3, [sp, #32]
 800693e:	9b02      	ldr	r3, [sp, #8]
 8006940:	f003 0301 	and.w	r3, r3, #1
 8006944:	46b8      	mov	r8, r7
 8006946:	9306      	str	r3, [sp, #24]
 8006948:	4607      	mov	r7, r0
 800694a:	9b04      	ldr	r3, [sp, #16]
 800694c:	4631      	mov	r1, r6
 800694e:	3b01      	subs	r3, #1
 8006950:	4650      	mov	r0, sl
 8006952:	9301      	str	r3, [sp, #4]
 8006954:	f7ff fa6c 	bl	8005e30 <quorem>
 8006958:	4641      	mov	r1, r8
 800695a:	9002      	str	r0, [sp, #8]
 800695c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006960:	4650      	mov	r0, sl
 8006962:	f000 fca5 	bl	80072b0 <__mcmp>
 8006966:	463a      	mov	r2, r7
 8006968:	9005      	str	r0, [sp, #20]
 800696a:	4631      	mov	r1, r6
 800696c:	4620      	mov	r0, r4
 800696e:	f000 fcbb 	bl	80072e8 <__mdiff>
 8006972:	68c2      	ldr	r2, [r0, #12]
 8006974:	4605      	mov	r5, r0
 8006976:	bb02      	cbnz	r2, 80069ba <_dtoa_r+0xa7a>
 8006978:	4601      	mov	r1, r0
 800697a:	4650      	mov	r0, sl
 800697c:	f000 fc98 	bl	80072b0 <__mcmp>
 8006980:	4602      	mov	r2, r0
 8006982:	4629      	mov	r1, r5
 8006984:	4620      	mov	r0, r4
 8006986:	9209      	str	r2, [sp, #36]	; 0x24
 8006988:	f000 fa0c 	bl	8006da4 <_Bfree>
 800698c:	9b07      	ldr	r3, [sp, #28]
 800698e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006990:	9d04      	ldr	r5, [sp, #16]
 8006992:	ea43 0102 	orr.w	r1, r3, r2
 8006996:	9b06      	ldr	r3, [sp, #24]
 8006998:	4319      	orrs	r1, r3
 800699a:	d110      	bne.n	80069be <_dtoa_r+0xa7e>
 800699c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80069a0:	d029      	beq.n	80069f6 <_dtoa_r+0xab6>
 80069a2:	9b05      	ldr	r3, [sp, #20]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	dd02      	ble.n	80069ae <_dtoa_r+0xa6e>
 80069a8:	9b02      	ldr	r3, [sp, #8]
 80069aa:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80069ae:	9b01      	ldr	r3, [sp, #4]
 80069b0:	f883 9000 	strb.w	r9, [r3]
 80069b4:	e774      	b.n	80068a0 <_dtoa_r+0x960>
 80069b6:	4638      	mov	r0, r7
 80069b8:	e7ba      	b.n	8006930 <_dtoa_r+0x9f0>
 80069ba:	2201      	movs	r2, #1
 80069bc:	e7e1      	b.n	8006982 <_dtoa_r+0xa42>
 80069be:	9b05      	ldr	r3, [sp, #20]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	db04      	blt.n	80069ce <_dtoa_r+0xa8e>
 80069c4:	9907      	ldr	r1, [sp, #28]
 80069c6:	430b      	orrs	r3, r1
 80069c8:	9906      	ldr	r1, [sp, #24]
 80069ca:	430b      	orrs	r3, r1
 80069cc:	d120      	bne.n	8006a10 <_dtoa_r+0xad0>
 80069ce:	2a00      	cmp	r2, #0
 80069d0:	dded      	ble.n	80069ae <_dtoa_r+0xa6e>
 80069d2:	4651      	mov	r1, sl
 80069d4:	2201      	movs	r2, #1
 80069d6:	4620      	mov	r0, r4
 80069d8:	f000 fbfe 	bl	80071d8 <__lshift>
 80069dc:	4631      	mov	r1, r6
 80069de:	4682      	mov	sl, r0
 80069e0:	f000 fc66 	bl	80072b0 <__mcmp>
 80069e4:	2800      	cmp	r0, #0
 80069e6:	dc03      	bgt.n	80069f0 <_dtoa_r+0xab0>
 80069e8:	d1e1      	bne.n	80069ae <_dtoa_r+0xa6e>
 80069ea:	f019 0f01 	tst.w	r9, #1
 80069ee:	d0de      	beq.n	80069ae <_dtoa_r+0xa6e>
 80069f0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80069f4:	d1d8      	bne.n	80069a8 <_dtoa_r+0xa68>
 80069f6:	9a01      	ldr	r2, [sp, #4]
 80069f8:	2339      	movs	r3, #57	; 0x39
 80069fa:	7013      	strb	r3, [r2, #0]
 80069fc:	462b      	mov	r3, r5
 80069fe:	461d      	mov	r5, r3
 8006a00:	3b01      	subs	r3, #1
 8006a02:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006a06:	2a39      	cmp	r2, #57	; 0x39
 8006a08:	d06c      	beq.n	8006ae4 <_dtoa_r+0xba4>
 8006a0a:	3201      	adds	r2, #1
 8006a0c:	701a      	strb	r2, [r3, #0]
 8006a0e:	e747      	b.n	80068a0 <_dtoa_r+0x960>
 8006a10:	2a00      	cmp	r2, #0
 8006a12:	dd07      	ble.n	8006a24 <_dtoa_r+0xae4>
 8006a14:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006a18:	d0ed      	beq.n	80069f6 <_dtoa_r+0xab6>
 8006a1a:	9a01      	ldr	r2, [sp, #4]
 8006a1c:	f109 0301 	add.w	r3, r9, #1
 8006a20:	7013      	strb	r3, [r2, #0]
 8006a22:	e73d      	b.n	80068a0 <_dtoa_r+0x960>
 8006a24:	9b04      	ldr	r3, [sp, #16]
 8006a26:	9a08      	ldr	r2, [sp, #32]
 8006a28:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d043      	beq.n	8006ab8 <_dtoa_r+0xb78>
 8006a30:	4651      	mov	r1, sl
 8006a32:	2300      	movs	r3, #0
 8006a34:	220a      	movs	r2, #10
 8006a36:	4620      	mov	r0, r4
 8006a38:	f000 f9d6 	bl	8006de8 <__multadd>
 8006a3c:	45b8      	cmp	r8, r7
 8006a3e:	4682      	mov	sl, r0
 8006a40:	f04f 0300 	mov.w	r3, #0
 8006a44:	f04f 020a 	mov.w	r2, #10
 8006a48:	4641      	mov	r1, r8
 8006a4a:	4620      	mov	r0, r4
 8006a4c:	d107      	bne.n	8006a5e <_dtoa_r+0xb1e>
 8006a4e:	f000 f9cb 	bl	8006de8 <__multadd>
 8006a52:	4680      	mov	r8, r0
 8006a54:	4607      	mov	r7, r0
 8006a56:	9b04      	ldr	r3, [sp, #16]
 8006a58:	3301      	adds	r3, #1
 8006a5a:	9304      	str	r3, [sp, #16]
 8006a5c:	e775      	b.n	800694a <_dtoa_r+0xa0a>
 8006a5e:	f000 f9c3 	bl	8006de8 <__multadd>
 8006a62:	4639      	mov	r1, r7
 8006a64:	4680      	mov	r8, r0
 8006a66:	2300      	movs	r3, #0
 8006a68:	220a      	movs	r2, #10
 8006a6a:	4620      	mov	r0, r4
 8006a6c:	f000 f9bc 	bl	8006de8 <__multadd>
 8006a70:	4607      	mov	r7, r0
 8006a72:	e7f0      	b.n	8006a56 <_dtoa_r+0xb16>
 8006a74:	9b04      	ldr	r3, [sp, #16]
 8006a76:	9301      	str	r3, [sp, #4]
 8006a78:	9d00      	ldr	r5, [sp, #0]
 8006a7a:	4631      	mov	r1, r6
 8006a7c:	4650      	mov	r0, sl
 8006a7e:	f7ff f9d7 	bl	8005e30 <quorem>
 8006a82:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006a86:	9b00      	ldr	r3, [sp, #0]
 8006a88:	f805 9b01 	strb.w	r9, [r5], #1
 8006a8c:	1aea      	subs	r2, r5, r3
 8006a8e:	9b01      	ldr	r3, [sp, #4]
 8006a90:	4293      	cmp	r3, r2
 8006a92:	dd07      	ble.n	8006aa4 <_dtoa_r+0xb64>
 8006a94:	4651      	mov	r1, sl
 8006a96:	2300      	movs	r3, #0
 8006a98:	220a      	movs	r2, #10
 8006a9a:	4620      	mov	r0, r4
 8006a9c:	f000 f9a4 	bl	8006de8 <__multadd>
 8006aa0:	4682      	mov	sl, r0
 8006aa2:	e7ea      	b.n	8006a7a <_dtoa_r+0xb3a>
 8006aa4:	9b01      	ldr	r3, [sp, #4]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	bfc8      	it	gt
 8006aaa:	461d      	movgt	r5, r3
 8006aac:	9b00      	ldr	r3, [sp, #0]
 8006aae:	bfd8      	it	le
 8006ab0:	2501      	movle	r5, #1
 8006ab2:	441d      	add	r5, r3
 8006ab4:	f04f 0800 	mov.w	r8, #0
 8006ab8:	4651      	mov	r1, sl
 8006aba:	2201      	movs	r2, #1
 8006abc:	4620      	mov	r0, r4
 8006abe:	f000 fb8b 	bl	80071d8 <__lshift>
 8006ac2:	4631      	mov	r1, r6
 8006ac4:	4682      	mov	sl, r0
 8006ac6:	f000 fbf3 	bl	80072b0 <__mcmp>
 8006aca:	2800      	cmp	r0, #0
 8006acc:	dc96      	bgt.n	80069fc <_dtoa_r+0xabc>
 8006ace:	d102      	bne.n	8006ad6 <_dtoa_r+0xb96>
 8006ad0:	f019 0f01 	tst.w	r9, #1
 8006ad4:	d192      	bne.n	80069fc <_dtoa_r+0xabc>
 8006ad6:	462b      	mov	r3, r5
 8006ad8:	461d      	mov	r5, r3
 8006ada:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006ade:	2a30      	cmp	r2, #48	; 0x30
 8006ae0:	d0fa      	beq.n	8006ad8 <_dtoa_r+0xb98>
 8006ae2:	e6dd      	b.n	80068a0 <_dtoa_r+0x960>
 8006ae4:	9a00      	ldr	r2, [sp, #0]
 8006ae6:	429a      	cmp	r2, r3
 8006ae8:	d189      	bne.n	80069fe <_dtoa_r+0xabe>
 8006aea:	f10b 0b01 	add.w	fp, fp, #1
 8006aee:	2331      	movs	r3, #49	; 0x31
 8006af0:	e796      	b.n	8006a20 <_dtoa_r+0xae0>
 8006af2:	4b0a      	ldr	r3, [pc, #40]	; (8006b1c <_dtoa_r+0xbdc>)
 8006af4:	f7ff ba99 	b.w	800602a <_dtoa_r+0xea>
 8006af8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	f47f aa6d 	bne.w	8005fda <_dtoa_r+0x9a>
 8006b00:	4b07      	ldr	r3, [pc, #28]	; (8006b20 <_dtoa_r+0xbe0>)
 8006b02:	f7ff ba92 	b.w	800602a <_dtoa_r+0xea>
 8006b06:	9b01      	ldr	r3, [sp, #4]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	dcb5      	bgt.n	8006a78 <_dtoa_r+0xb38>
 8006b0c:	9b07      	ldr	r3, [sp, #28]
 8006b0e:	2b02      	cmp	r3, #2
 8006b10:	f73f aeb1 	bgt.w	8006876 <_dtoa_r+0x936>
 8006b14:	e7b0      	b.n	8006a78 <_dtoa_r+0xb38>
 8006b16:	bf00      	nop
 8006b18:	0800967d 	.word	0x0800967d
 8006b1c:	080095d8 	.word	0x080095d8
 8006b20:	08009601 	.word	0x08009601

08006b24 <_free_r>:
 8006b24:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006b26:	2900      	cmp	r1, #0
 8006b28:	d044      	beq.n	8006bb4 <_free_r+0x90>
 8006b2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b2e:	9001      	str	r0, [sp, #4]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	f1a1 0404 	sub.w	r4, r1, #4
 8006b36:	bfb8      	it	lt
 8006b38:	18e4      	addlt	r4, r4, r3
 8006b3a:	f000 f8e7 	bl	8006d0c <__malloc_lock>
 8006b3e:	4a1e      	ldr	r2, [pc, #120]	; (8006bb8 <_free_r+0x94>)
 8006b40:	9801      	ldr	r0, [sp, #4]
 8006b42:	6813      	ldr	r3, [r2, #0]
 8006b44:	b933      	cbnz	r3, 8006b54 <_free_r+0x30>
 8006b46:	6063      	str	r3, [r4, #4]
 8006b48:	6014      	str	r4, [r2, #0]
 8006b4a:	b003      	add	sp, #12
 8006b4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006b50:	f000 b8e2 	b.w	8006d18 <__malloc_unlock>
 8006b54:	42a3      	cmp	r3, r4
 8006b56:	d908      	bls.n	8006b6a <_free_r+0x46>
 8006b58:	6825      	ldr	r5, [r4, #0]
 8006b5a:	1961      	adds	r1, r4, r5
 8006b5c:	428b      	cmp	r3, r1
 8006b5e:	bf01      	itttt	eq
 8006b60:	6819      	ldreq	r1, [r3, #0]
 8006b62:	685b      	ldreq	r3, [r3, #4]
 8006b64:	1949      	addeq	r1, r1, r5
 8006b66:	6021      	streq	r1, [r4, #0]
 8006b68:	e7ed      	b.n	8006b46 <_free_r+0x22>
 8006b6a:	461a      	mov	r2, r3
 8006b6c:	685b      	ldr	r3, [r3, #4]
 8006b6e:	b10b      	cbz	r3, 8006b74 <_free_r+0x50>
 8006b70:	42a3      	cmp	r3, r4
 8006b72:	d9fa      	bls.n	8006b6a <_free_r+0x46>
 8006b74:	6811      	ldr	r1, [r2, #0]
 8006b76:	1855      	adds	r5, r2, r1
 8006b78:	42a5      	cmp	r5, r4
 8006b7a:	d10b      	bne.n	8006b94 <_free_r+0x70>
 8006b7c:	6824      	ldr	r4, [r4, #0]
 8006b7e:	4421      	add	r1, r4
 8006b80:	1854      	adds	r4, r2, r1
 8006b82:	42a3      	cmp	r3, r4
 8006b84:	6011      	str	r1, [r2, #0]
 8006b86:	d1e0      	bne.n	8006b4a <_free_r+0x26>
 8006b88:	681c      	ldr	r4, [r3, #0]
 8006b8a:	685b      	ldr	r3, [r3, #4]
 8006b8c:	6053      	str	r3, [r2, #4]
 8006b8e:	440c      	add	r4, r1
 8006b90:	6014      	str	r4, [r2, #0]
 8006b92:	e7da      	b.n	8006b4a <_free_r+0x26>
 8006b94:	d902      	bls.n	8006b9c <_free_r+0x78>
 8006b96:	230c      	movs	r3, #12
 8006b98:	6003      	str	r3, [r0, #0]
 8006b9a:	e7d6      	b.n	8006b4a <_free_r+0x26>
 8006b9c:	6825      	ldr	r5, [r4, #0]
 8006b9e:	1961      	adds	r1, r4, r5
 8006ba0:	428b      	cmp	r3, r1
 8006ba2:	bf04      	itt	eq
 8006ba4:	6819      	ldreq	r1, [r3, #0]
 8006ba6:	685b      	ldreq	r3, [r3, #4]
 8006ba8:	6063      	str	r3, [r4, #4]
 8006baa:	bf04      	itt	eq
 8006bac:	1949      	addeq	r1, r1, r5
 8006bae:	6021      	streq	r1, [r4, #0]
 8006bb0:	6054      	str	r4, [r2, #4]
 8006bb2:	e7ca      	b.n	8006b4a <_free_r+0x26>
 8006bb4:	b003      	add	sp, #12
 8006bb6:	bd30      	pop	{r4, r5, pc}
 8006bb8:	20000534 	.word	0x20000534

08006bbc <malloc>:
 8006bbc:	4b02      	ldr	r3, [pc, #8]	; (8006bc8 <malloc+0xc>)
 8006bbe:	4601      	mov	r1, r0
 8006bc0:	6818      	ldr	r0, [r3, #0]
 8006bc2:	f000 b823 	b.w	8006c0c <_malloc_r>
 8006bc6:	bf00      	nop
 8006bc8:	20000064 	.word	0x20000064

08006bcc <sbrk_aligned>:
 8006bcc:	b570      	push	{r4, r5, r6, lr}
 8006bce:	4e0e      	ldr	r6, [pc, #56]	; (8006c08 <sbrk_aligned+0x3c>)
 8006bd0:	460c      	mov	r4, r1
 8006bd2:	6831      	ldr	r1, [r6, #0]
 8006bd4:	4605      	mov	r5, r0
 8006bd6:	b911      	cbnz	r1, 8006bde <sbrk_aligned+0x12>
 8006bd8:	f001 fff4 	bl	8008bc4 <_sbrk_r>
 8006bdc:	6030      	str	r0, [r6, #0]
 8006bde:	4621      	mov	r1, r4
 8006be0:	4628      	mov	r0, r5
 8006be2:	f001 ffef 	bl	8008bc4 <_sbrk_r>
 8006be6:	1c43      	adds	r3, r0, #1
 8006be8:	d00a      	beq.n	8006c00 <sbrk_aligned+0x34>
 8006bea:	1cc4      	adds	r4, r0, #3
 8006bec:	f024 0403 	bic.w	r4, r4, #3
 8006bf0:	42a0      	cmp	r0, r4
 8006bf2:	d007      	beq.n	8006c04 <sbrk_aligned+0x38>
 8006bf4:	1a21      	subs	r1, r4, r0
 8006bf6:	4628      	mov	r0, r5
 8006bf8:	f001 ffe4 	bl	8008bc4 <_sbrk_r>
 8006bfc:	3001      	adds	r0, #1
 8006bfe:	d101      	bne.n	8006c04 <sbrk_aligned+0x38>
 8006c00:	f04f 34ff 	mov.w	r4, #4294967295
 8006c04:	4620      	mov	r0, r4
 8006c06:	bd70      	pop	{r4, r5, r6, pc}
 8006c08:	20000538 	.word	0x20000538

08006c0c <_malloc_r>:
 8006c0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c10:	1ccd      	adds	r5, r1, #3
 8006c12:	f025 0503 	bic.w	r5, r5, #3
 8006c16:	3508      	adds	r5, #8
 8006c18:	2d0c      	cmp	r5, #12
 8006c1a:	bf38      	it	cc
 8006c1c:	250c      	movcc	r5, #12
 8006c1e:	2d00      	cmp	r5, #0
 8006c20:	4607      	mov	r7, r0
 8006c22:	db01      	blt.n	8006c28 <_malloc_r+0x1c>
 8006c24:	42a9      	cmp	r1, r5
 8006c26:	d905      	bls.n	8006c34 <_malloc_r+0x28>
 8006c28:	230c      	movs	r3, #12
 8006c2a:	603b      	str	r3, [r7, #0]
 8006c2c:	2600      	movs	r6, #0
 8006c2e:	4630      	mov	r0, r6
 8006c30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c34:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006d08 <_malloc_r+0xfc>
 8006c38:	f000 f868 	bl	8006d0c <__malloc_lock>
 8006c3c:	f8d8 3000 	ldr.w	r3, [r8]
 8006c40:	461c      	mov	r4, r3
 8006c42:	bb5c      	cbnz	r4, 8006c9c <_malloc_r+0x90>
 8006c44:	4629      	mov	r1, r5
 8006c46:	4638      	mov	r0, r7
 8006c48:	f7ff ffc0 	bl	8006bcc <sbrk_aligned>
 8006c4c:	1c43      	adds	r3, r0, #1
 8006c4e:	4604      	mov	r4, r0
 8006c50:	d155      	bne.n	8006cfe <_malloc_r+0xf2>
 8006c52:	f8d8 4000 	ldr.w	r4, [r8]
 8006c56:	4626      	mov	r6, r4
 8006c58:	2e00      	cmp	r6, #0
 8006c5a:	d145      	bne.n	8006ce8 <_malloc_r+0xdc>
 8006c5c:	2c00      	cmp	r4, #0
 8006c5e:	d048      	beq.n	8006cf2 <_malloc_r+0xe6>
 8006c60:	6823      	ldr	r3, [r4, #0]
 8006c62:	4631      	mov	r1, r6
 8006c64:	4638      	mov	r0, r7
 8006c66:	eb04 0903 	add.w	r9, r4, r3
 8006c6a:	f001 ffab 	bl	8008bc4 <_sbrk_r>
 8006c6e:	4581      	cmp	r9, r0
 8006c70:	d13f      	bne.n	8006cf2 <_malloc_r+0xe6>
 8006c72:	6821      	ldr	r1, [r4, #0]
 8006c74:	1a6d      	subs	r5, r5, r1
 8006c76:	4629      	mov	r1, r5
 8006c78:	4638      	mov	r0, r7
 8006c7a:	f7ff ffa7 	bl	8006bcc <sbrk_aligned>
 8006c7e:	3001      	adds	r0, #1
 8006c80:	d037      	beq.n	8006cf2 <_malloc_r+0xe6>
 8006c82:	6823      	ldr	r3, [r4, #0]
 8006c84:	442b      	add	r3, r5
 8006c86:	6023      	str	r3, [r4, #0]
 8006c88:	f8d8 3000 	ldr.w	r3, [r8]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d038      	beq.n	8006d02 <_malloc_r+0xf6>
 8006c90:	685a      	ldr	r2, [r3, #4]
 8006c92:	42a2      	cmp	r2, r4
 8006c94:	d12b      	bne.n	8006cee <_malloc_r+0xe2>
 8006c96:	2200      	movs	r2, #0
 8006c98:	605a      	str	r2, [r3, #4]
 8006c9a:	e00f      	b.n	8006cbc <_malloc_r+0xb0>
 8006c9c:	6822      	ldr	r2, [r4, #0]
 8006c9e:	1b52      	subs	r2, r2, r5
 8006ca0:	d41f      	bmi.n	8006ce2 <_malloc_r+0xd6>
 8006ca2:	2a0b      	cmp	r2, #11
 8006ca4:	d917      	bls.n	8006cd6 <_malloc_r+0xca>
 8006ca6:	1961      	adds	r1, r4, r5
 8006ca8:	42a3      	cmp	r3, r4
 8006caa:	6025      	str	r5, [r4, #0]
 8006cac:	bf18      	it	ne
 8006cae:	6059      	strne	r1, [r3, #4]
 8006cb0:	6863      	ldr	r3, [r4, #4]
 8006cb2:	bf08      	it	eq
 8006cb4:	f8c8 1000 	streq.w	r1, [r8]
 8006cb8:	5162      	str	r2, [r4, r5]
 8006cba:	604b      	str	r3, [r1, #4]
 8006cbc:	4638      	mov	r0, r7
 8006cbe:	f104 060b 	add.w	r6, r4, #11
 8006cc2:	f000 f829 	bl	8006d18 <__malloc_unlock>
 8006cc6:	f026 0607 	bic.w	r6, r6, #7
 8006cca:	1d23      	adds	r3, r4, #4
 8006ccc:	1af2      	subs	r2, r6, r3
 8006cce:	d0ae      	beq.n	8006c2e <_malloc_r+0x22>
 8006cd0:	1b9b      	subs	r3, r3, r6
 8006cd2:	50a3      	str	r3, [r4, r2]
 8006cd4:	e7ab      	b.n	8006c2e <_malloc_r+0x22>
 8006cd6:	42a3      	cmp	r3, r4
 8006cd8:	6862      	ldr	r2, [r4, #4]
 8006cda:	d1dd      	bne.n	8006c98 <_malloc_r+0x8c>
 8006cdc:	f8c8 2000 	str.w	r2, [r8]
 8006ce0:	e7ec      	b.n	8006cbc <_malloc_r+0xb0>
 8006ce2:	4623      	mov	r3, r4
 8006ce4:	6864      	ldr	r4, [r4, #4]
 8006ce6:	e7ac      	b.n	8006c42 <_malloc_r+0x36>
 8006ce8:	4634      	mov	r4, r6
 8006cea:	6876      	ldr	r6, [r6, #4]
 8006cec:	e7b4      	b.n	8006c58 <_malloc_r+0x4c>
 8006cee:	4613      	mov	r3, r2
 8006cf0:	e7cc      	b.n	8006c8c <_malloc_r+0x80>
 8006cf2:	230c      	movs	r3, #12
 8006cf4:	603b      	str	r3, [r7, #0]
 8006cf6:	4638      	mov	r0, r7
 8006cf8:	f000 f80e 	bl	8006d18 <__malloc_unlock>
 8006cfc:	e797      	b.n	8006c2e <_malloc_r+0x22>
 8006cfe:	6025      	str	r5, [r4, #0]
 8006d00:	e7dc      	b.n	8006cbc <_malloc_r+0xb0>
 8006d02:	605b      	str	r3, [r3, #4]
 8006d04:	deff      	udf	#255	; 0xff
 8006d06:	bf00      	nop
 8006d08:	20000534 	.word	0x20000534

08006d0c <__malloc_lock>:
 8006d0c:	4801      	ldr	r0, [pc, #4]	; (8006d14 <__malloc_lock+0x8>)
 8006d0e:	f7ff b886 	b.w	8005e1e <__retarget_lock_acquire_recursive>
 8006d12:	bf00      	nop
 8006d14:	20000530 	.word	0x20000530

08006d18 <__malloc_unlock>:
 8006d18:	4801      	ldr	r0, [pc, #4]	; (8006d20 <__malloc_unlock+0x8>)
 8006d1a:	f7ff b881 	b.w	8005e20 <__retarget_lock_release_recursive>
 8006d1e:	bf00      	nop
 8006d20:	20000530 	.word	0x20000530

08006d24 <_Balloc>:
 8006d24:	b570      	push	{r4, r5, r6, lr}
 8006d26:	69c6      	ldr	r6, [r0, #28]
 8006d28:	4604      	mov	r4, r0
 8006d2a:	460d      	mov	r5, r1
 8006d2c:	b976      	cbnz	r6, 8006d4c <_Balloc+0x28>
 8006d2e:	2010      	movs	r0, #16
 8006d30:	f7ff ff44 	bl	8006bbc <malloc>
 8006d34:	4602      	mov	r2, r0
 8006d36:	61e0      	str	r0, [r4, #28]
 8006d38:	b920      	cbnz	r0, 8006d44 <_Balloc+0x20>
 8006d3a:	4b18      	ldr	r3, [pc, #96]	; (8006d9c <_Balloc+0x78>)
 8006d3c:	4818      	ldr	r0, [pc, #96]	; (8006da0 <_Balloc+0x7c>)
 8006d3e:	216b      	movs	r1, #107	; 0x6b
 8006d40:	f001 ff66 	bl	8008c10 <__assert_func>
 8006d44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d48:	6006      	str	r6, [r0, #0]
 8006d4a:	60c6      	str	r6, [r0, #12]
 8006d4c:	69e6      	ldr	r6, [r4, #28]
 8006d4e:	68f3      	ldr	r3, [r6, #12]
 8006d50:	b183      	cbz	r3, 8006d74 <_Balloc+0x50>
 8006d52:	69e3      	ldr	r3, [r4, #28]
 8006d54:	68db      	ldr	r3, [r3, #12]
 8006d56:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006d5a:	b9b8      	cbnz	r0, 8006d8c <_Balloc+0x68>
 8006d5c:	2101      	movs	r1, #1
 8006d5e:	fa01 f605 	lsl.w	r6, r1, r5
 8006d62:	1d72      	adds	r2, r6, #5
 8006d64:	0092      	lsls	r2, r2, #2
 8006d66:	4620      	mov	r0, r4
 8006d68:	f001 ff70 	bl	8008c4c <_calloc_r>
 8006d6c:	b160      	cbz	r0, 8006d88 <_Balloc+0x64>
 8006d6e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006d72:	e00e      	b.n	8006d92 <_Balloc+0x6e>
 8006d74:	2221      	movs	r2, #33	; 0x21
 8006d76:	2104      	movs	r1, #4
 8006d78:	4620      	mov	r0, r4
 8006d7a:	f001 ff67 	bl	8008c4c <_calloc_r>
 8006d7e:	69e3      	ldr	r3, [r4, #28]
 8006d80:	60f0      	str	r0, [r6, #12]
 8006d82:	68db      	ldr	r3, [r3, #12]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d1e4      	bne.n	8006d52 <_Balloc+0x2e>
 8006d88:	2000      	movs	r0, #0
 8006d8a:	bd70      	pop	{r4, r5, r6, pc}
 8006d8c:	6802      	ldr	r2, [r0, #0]
 8006d8e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006d92:	2300      	movs	r3, #0
 8006d94:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006d98:	e7f7      	b.n	8006d8a <_Balloc+0x66>
 8006d9a:	bf00      	nop
 8006d9c:	0800960e 	.word	0x0800960e
 8006da0:	0800968e 	.word	0x0800968e

08006da4 <_Bfree>:
 8006da4:	b570      	push	{r4, r5, r6, lr}
 8006da6:	69c6      	ldr	r6, [r0, #28]
 8006da8:	4605      	mov	r5, r0
 8006daa:	460c      	mov	r4, r1
 8006dac:	b976      	cbnz	r6, 8006dcc <_Bfree+0x28>
 8006dae:	2010      	movs	r0, #16
 8006db0:	f7ff ff04 	bl	8006bbc <malloc>
 8006db4:	4602      	mov	r2, r0
 8006db6:	61e8      	str	r0, [r5, #28]
 8006db8:	b920      	cbnz	r0, 8006dc4 <_Bfree+0x20>
 8006dba:	4b09      	ldr	r3, [pc, #36]	; (8006de0 <_Bfree+0x3c>)
 8006dbc:	4809      	ldr	r0, [pc, #36]	; (8006de4 <_Bfree+0x40>)
 8006dbe:	218f      	movs	r1, #143	; 0x8f
 8006dc0:	f001 ff26 	bl	8008c10 <__assert_func>
 8006dc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006dc8:	6006      	str	r6, [r0, #0]
 8006dca:	60c6      	str	r6, [r0, #12]
 8006dcc:	b13c      	cbz	r4, 8006dde <_Bfree+0x3a>
 8006dce:	69eb      	ldr	r3, [r5, #28]
 8006dd0:	6862      	ldr	r2, [r4, #4]
 8006dd2:	68db      	ldr	r3, [r3, #12]
 8006dd4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006dd8:	6021      	str	r1, [r4, #0]
 8006dda:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006dde:	bd70      	pop	{r4, r5, r6, pc}
 8006de0:	0800960e 	.word	0x0800960e
 8006de4:	0800968e 	.word	0x0800968e

08006de8 <__multadd>:
 8006de8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dec:	690d      	ldr	r5, [r1, #16]
 8006dee:	4607      	mov	r7, r0
 8006df0:	460c      	mov	r4, r1
 8006df2:	461e      	mov	r6, r3
 8006df4:	f101 0c14 	add.w	ip, r1, #20
 8006df8:	2000      	movs	r0, #0
 8006dfa:	f8dc 3000 	ldr.w	r3, [ip]
 8006dfe:	b299      	uxth	r1, r3
 8006e00:	fb02 6101 	mla	r1, r2, r1, r6
 8006e04:	0c1e      	lsrs	r6, r3, #16
 8006e06:	0c0b      	lsrs	r3, r1, #16
 8006e08:	fb02 3306 	mla	r3, r2, r6, r3
 8006e0c:	b289      	uxth	r1, r1
 8006e0e:	3001      	adds	r0, #1
 8006e10:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006e14:	4285      	cmp	r5, r0
 8006e16:	f84c 1b04 	str.w	r1, [ip], #4
 8006e1a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006e1e:	dcec      	bgt.n	8006dfa <__multadd+0x12>
 8006e20:	b30e      	cbz	r6, 8006e66 <__multadd+0x7e>
 8006e22:	68a3      	ldr	r3, [r4, #8]
 8006e24:	42ab      	cmp	r3, r5
 8006e26:	dc19      	bgt.n	8006e5c <__multadd+0x74>
 8006e28:	6861      	ldr	r1, [r4, #4]
 8006e2a:	4638      	mov	r0, r7
 8006e2c:	3101      	adds	r1, #1
 8006e2e:	f7ff ff79 	bl	8006d24 <_Balloc>
 8006e32:	4680      	mov	r8, r0
 8006e34:	b928      	cbnz	r0, 8006e42 <__multadd+0x5a>
 8006e36:	4602      	mov	r2, r0
 8006e38:	4b0c      	ldr	r3, [pc, #48]	; (8006e6c <__multadd+0x84>)
 8006e3a:	480d      	ldr	r0, [pc, #52]	; (8006e70 <__multadd+0x88>)
 8006e3c:	21ba      	movs	r1, #186	; 0xba
 8006e3e:	f001 fee7 	bl	8008c10 <__assert_func>
 8006e42:	6922      	ldr	r2, [r4, #16]
 8006e44:	3202      	adds	r2, #2
 8006e46:	f104 010c 	add.w	r1, r4, #12
 8006e4a:	0092      	lsls	r2, r2, #2
 8006e4c:	300c      	adds	r0, #12
 8006e4e:	f001 fec9 	bl	8008be4 <memcpy>
 8006e52:	4621      	mov	r1, r4
 8006e54:	4638      	mov	r0, r7
 8006e56:	f7ff ffa5 	bl	8006da4 <_Bfree>
 8006e5a:	4644      	mov	r4, r8
 8006e5c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006e60:	3501      	adds	r5, #1
 8006e62:	615e      	str	r6, [r3, #20]
 8006e64:	6125      	str	r5, [r4, #16]
 8006e66:	4620      	mov	r0, r4
 8006e68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e6c:	0800967d 	.word	0x0800967d
 8006e70:	0800968e 	.word	0x0800968e

08006e74 <__s2b>:
 8006e74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e78:	460c      	mov	r4, r1
 8006e7a:	4615      	mov	r5, r2
 8006e7c:	461f      	mov	r7, r3
 8006e7e:	2209      	movs	r2, #9
 8006e80:	3308      	adds	r3, #8
 8006e82:	4606      	mov	r6, r0
 8006e84:	fb93 f3f2 	sdiv	r3, r3, r2
 8006e88:	2100      	movs	r1, #0
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	429a      	cmp	r2, r3
 8006e8e:	db09      	blt.n	8006ea4 <__s2b+0x30>
 8006e90:	4630      	mov	r0, r6
 8006e92:	f7ff ff47 	bl	8006d24 <_Balloc>
 8006e96:	b940      	cbnz	r0, 8006eaa <__s2b+0x36>
 8006e98:	4602      	mov	r2, r0
 8006e9a:	4b19      	ldr	r3, [pc, #100]	; (8006f00 <__s2b+0x8c>)
 8006e9c:	4819      	ldr	r0, [pc, #100]	; (8006f04 <__s2b+0x90>)
 8006e9e:	21d3      	movs	r1, #211	; 0xd3
 8006ea0:	f001 feb6 	bl	8008c10 <__assert_func>
 8006ea4:	0052      	lsls	r2, r2, #1
 8006ea6:	3101      	adds	r1, #1
 8006ea8:	e7f0      	b.n	8006e8c <__s2b+0x18>
 8006eaa:	9b08      	ldr	r3, [sp, #32]
 8006eac:	6143      	str	r3, [r0, #20]
 8006eae:	2d09      	cmp	r5, #9
 8006eb0:	f04f 0301 	mov.w	r3, #1
 8006eb4:	6103      	str	r3, [r0, #16]
 8006eb6:	dd16      	ble.n	8006ee6 <__s2b+0x72>
 8006eb8:	f104 0909 	add.w	r9, r4, #9
 8006ebc:	46c8      	mov	r8, r9
 8006ebe:	442c      	add	r4, r5
 8006ec0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006ec4:	4601      	mov	r1, r0
 8006ec6:	3b30      	subs	r3, #48	; 0x30
 8006ec8:	220a      	movs	r2, #10
 8006eca:	4630      	mov	r0, r6
 8006ecc:	f7ff ff8c 	bl	8006de8 <__multadd>
 8006ed0:	45a0      	cmp	r8, r4
 8006ed2:	d1f5      	bne.n	8006ec0 <__s2b+0x4c>
 8006ed4:	f1a5 0408 	sub.w	r4, r5, #8
 8006ed8:	444c      	add	r4, r9
 8006eda:	1b2d      	subs	r5, r5, r4
 8006edc:	1963      	adds	r3, r4, r5
 8006ede:	42bb      	cmp	r3, r7
 8006ee0:	db04      	blt.n	8006eec <__s2b+0x78>
 8006ee2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ee6:	340a      	adds	r4, #10
 8006ee8:	2509      	movs	r5, #9
 8006eea:	e7f6      	b.n	8006eda <__s2b+0x66>
 8006eec:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006ef0:	4601      	mov	r1, r0
 8006ef2:	3b30      	subs	r3, #48	; 0x30
 8006ef4:	220a      	movs	r2, #10
 8006ef6:	4630      	mov	r0, r6
 8006ef8:	f7ff ff76 	bl	8006de8 <__multadd>
 8006efc:	e7ee      	b.n	8006edc <__s2b+0x68>
 8006efe:	bf00      	nop
 8006f00:	0800967d 	.word	0x0800967d
 8006f04:	0800968e 	.word	0x0800968e

08006f08 <__hi0bits>:
 8006f08:	0c03      	lsrs	r3, r0, #16
 8006f0a:	041b      	lsls	r3, r3, #16
 8006f0c:	b9d3      	cbnz	r3, 8006f44 <__hi0bits+0x3c>
 8006f0e:	0400      	lsls	r0, r0, #16
 8006f10:	2310      	movs	r3, #16
 8006f12:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006f16:	bf04      	itt	eq
 8006f18:	0200      	lsleq	r0, r0, #8
 8006f1a:	3308      	addeq	r3, #8
 8006f1c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006f20:	bf04      	itt	eq
 8006f22:	0100      	lsleq	r0, r0, #4
 8006f24:	3304      	addeq	r3, #4
 8006f26:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006f2a:	bf04      	itt	eq
 8006f2c:	0080      	lsleq	r0, r0, #2
 8006f2e:	3302      	addeq	r3, #2
 8006f30:	2800      	cmp	r0, #0
 8006f32:	db05      	blt.n	8006f40 <__hi0bits+0x38>
 8006f34:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006f38:	f103 0301 	add.w	r3, r3, #1
 8006f3c:	bf08      	it	eq
 8006f3e:	2320      	moveq	r3, #32
 8006f40:	4618      	mov	r0, r3
 8006f42:	4770      	bx	lr
 8006f44:	2300      	movs	r3, #0
 8006f46:	e7e4      	b.n	8006f12 <__hi0bits+0xa>

08006f48 <__lo0bits>:
 8006f48:	6803      	ldr	r3, [r0, #0]
 8006f4a:	f013 0207 	ands.w	r2, r3, #7
 8006f4e:	d00c      	beq.n	8006f6a <__lo0bits+0x22>
 8006f50:	07d9      	lsls	r1, r3, #31
 8006f52:	d422      	bmi.n	8006f9a <__lo0bits+0x52>
 8006f54:	079a      	lsls	r2, r3, #30
 8006f56:	bf49      	itett	mi
 8006f58:	085b      	lsrmi	r3, r3, #1
 8006f5a:	089b      	lsrpl	r3, r3, #2
 8006f5c:	6003      	strmi	r3, [r0, #0]
 8006f5e:	2201      	movmi	r2, #1
 8006f60:	bf5c      	itt	pl
 8006f62:	6003      	strpl	r3, [r0, #0]
 8006f64:	2202      	movpl	r2, #2
 8006f66:	4610      	mov	r0, r2
 8006f68:	4770      	bx	lr
 8006f6a:	b299      	uxth	r1, r3
 8006f6c:	b909      	cbnz	r1, 8006f72 <__lo0bits+0x2a>
 8006f6e:	0c1b      	lsrs	r3, r3, #16
 8006f70:	2210      	movs	r2, #16
 8006f72:	b2d9      	uxtb	r1, r3
 8006f74:	b909      	cbnz	r1, 8006f7a <__lo0bits+0x32>
 8006f76:	3208      	adds	r2, #8
 8006f78:	0a1b      	lsrs	r3, r3, #8
 8006f7a:	0719      	lsls	r1, r3, #28
 8006f7c:	bf04      	itt	eq
 8006f7e:	091b      	lsreq	r3, r3, #4
 8006f80:	3204      	addeq	r2, #4
 8006f82:	0799      	lsls	r1, r3, #30
 8006f84:	bf04      	itt	eq
 8006f86:	089b      	lsreq	r3, r3, #2
 8006f88:	3202      	addeq	r2, #2
 8006f8a:	07d9      	lsls	r1, r3, #31
 8006f8c:	d403      	bmi.n	8006f96 <__lo0bits+0x4e>
 8006f8e:	085b      	lsrs	r3, r3, #1
 8006f90:	f102 0201 	add.w	r2, r2, #1
 8006f94:	d003      	beq.n	8006f9e <__lo0bits+0x56>
 8006f96:	6003      	str	r3, [r0, #0]
 8006f98:	e7e5      	b.n	8006f66 <__lo0bits+0x1e>
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	e7e3      	b.n	8006f66 <__lo0bits+0x1e>
 8006f9e:	2220      	movs	r2, #32
 8006fa0:	e7e1      	b.n	8006f66 <__lo0bits+0x1e>
	...

08006fa4 <__i2b>:
 8006fa4:	b510      	push	{r4, lr}
 8006fa6:	460c      	mov	r4, r1
 8006fa8:	2101      	movs	r1, #1
 8006faa:	f7ff febb 	bl	8006d24 <_Balloc>
 8006fae:	4602      	mov	r2, r0
 8006fb0:	b928      	cbnz	r0, 8006fbe <__i2b+0x1a>
 8006fb2:	4b05      	ldr	r3, [pc, #20]	; (8006fc8 <__i2b+0x24>)
 8006fb4:	4805      	ldr	r0, [pc, #20]	; (8006fcc <__i2b+0x28>)
 8006fb6:	f240 1145 	movw	r1, #325	; 0x145
 8006fba:	f001 fe29 	bl	8008c10 <__assert_func>
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	6144      	str	r4, [r0, #20]
 8006fc2:	6103      	str	r3, [r0, #16]
 8006fc4:	bd10      	pop	{r4, pc}
 8006fc6:	bf00      	nop
 8006fc8:	0800967d 	.word	0x0800967d
 8006fcc:	0800968e 	.word	0x0800968e

08006fd0 <__multiply>:
 8006fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fd4:	4691      	mov	r9, r2
 8006fd6:	690a      	ldr	r2, [r1, #16]
 8006fd8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006fdc:	429a      	cmp	r2, r3
 8006fde:	bfb8      	it	lt
 8006fe0:	460b      	movlt	r3, r1
 8006fe2:	460c      	mov	r4, r1
 8006fe4:	bfbc      	itt	lt
 8006fe6:	464c      	movlt	r4, r9
 8006fe8:	4699      	movlt	r9, r3
 8006fea:	6927      	ldr	r7, [r4, #16]
 8006fec:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006ff0:	68a3      	ldr	r3, [r4, #8]
 8006ff2:	6861      	ldr	r1, [r4, #4]
 8006ff4:	eb07 060a 	add.w	r6, r7, sl
 8006ff8:	42b3      	cmp	r3, r6
 8006ffa:	b085      	sub	sp, #20
 8006ffc:	bfb8      	it	lt
 8006ffe:	3101      	addlt	r1, #1
 8007000:	f7ff fe90 	bl	8006d24 <_Balloc>
 8007004:	b930      	cbnz	r0, 8007014 <__multiply+0x44>
 8007006:	4602      	mov	r2, r0
 8007008:	4b44      	ldr	r3, [pc, #272]	; (800711c <__multiply+0x14c>)
 800700a:	4845      	ldr	r0, [pc, #276]	; (8007120 <__multiply+0x150>)
 800700c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007010:	f001 fdfe 	bl	8008c10 <__assert_func>
 8007014:	f100 0514 	add.w	r5, r0, #20
 8007018:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800701c:	462b      	mov	r3, r5
 800701e:	2200      	movs	r2, #0
 8007020:	4543      	cmp	r3, r8
 8007022:	d321      	bcc.n	8007068 <__multiply+0x98>
 8007024:	f104 0314 	add.w	r3, r4, #20
 8007028:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800702c:	f109 0314 	add.w	r3, r9, #20
 8007030:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007034:	9202      	str	r2, [sp, #8]
 8007036:	1b3a      	subs	r2, r7, r4
 8007038:	3a15      	subs	r2, #21
 800703a:	f022 0203 	bic.w	r2, r2, #3
 800703e:	3204      	adds	r2, #4
 8007040:	f104 0115 	add.w	r1, r4, #21
 8007044:	428f      	cmp	r7, r1
 8007046:	bf38      	it	cc
 8007048:	2204      	movcc	r2, #4
 800704a:	9201      	str	r2, [sp, #4]
 800704c:	9a02      	ldr	r2, [sp, #8]
 800704e:	9303      	str	r3, [sp, #12]
 8007050:	429a      	cmp	r2, r3
 8007052:	d80c      	bhi.n	800706e <__multiply+0x9e>
 8007054:	2e00      	cmp	r6, #0
 8007056:	dd03      	ble.n	8007060 <__multiply+0x90>
 8007058:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800705c:	2b00      	cmp	r3, #0
 800705e:	d05b      	beq.n	8007118 <__multiply+0x148>
 8007060:	6106      	str	r6, [r0, #16]
 8007062:	b005      	add	sp, #20
 8007064:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007068:	f843 2b04 	str.w	r2, [r3], #4
 800706c:	e7d8      	b.n	8007020 <__multiply+0x50>
 800706e:	f8b3 a000 	ldrh.w	sl, [r3]
 8007072:	f1ba 0f00 	cmp.w	sl, #0
 8007076:	d024      	beq.n	80070c2 <__multiply+0xf2>
 8007078:	f104 0e14 	add.w	lr, r4, #20
 800707c:	46a9      	mov	r9, r5
 800707e:	f04f 0c00 	mov.w	ip, #0
 8007082:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007086:	f8d9 1000 	ldr.w	r1, [r9]
 800708a:	fa1f fb82 	uxth.w	fp, r2
 800708e:	b289      	uxth	r1, r1
 8007090:	fb0a 110b 	mla	r1, sl, fp, r1
 8007094:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007098:	f8d9 2000 	ldr.w	r2, [r9]
 800709c:	4461      	add	r1, ip
 800709e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80070a2:	fb0a c20b 	mla	r2, sl, fp, ip
 80070a6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80070aa:	b289      	uxth	r1, r1
 80070ac:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80070b0:	4577      	cmp	r7, lr
 80070b2:	f849 1b04 	str.w	r1, [r9], #4
 80070b6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80070ba:	d8e2      	bhi.n	8007082 <__multiply+0xb2>
 80070bc:	9a01      	ldr	r2, [sp, #4]
 80070be:	f845 c002 	str.w	ip, [r5, r2]
 80070c2:	9a03      	ldr	r2, [sp, #12]
 80070c4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80070c8:	3304      	adds	r3, #4
 80070ca:	f1b9 0f00 	cmp.w	r9, #0
 80070ce:	d021      	beq.n	8007114 <__multiply+0x144>
 80070d0:	6829      	ldr	r1, [r5, #0]
 80070d2:	f104 0c14 	add.w	ip, r4, #20
 80070d6:	46ae      	mov	lr, r5
 80070d8:	f04f 0a00 	mov.w	sl, #0
 80070dc:	f8bc b000 	ldrh.w	fp, [ip]
 80070e0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80070e4:	fb09 220b 	mla	r2, r9, fp, r2
 80070e8:	4452      	add	r2, sl
 80070ea:	b289      	uxth	r1, r1
 80070ec:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80070f0:	f84e 1b04 	str.w	r1, [lr], #4
 80070f4:	f85c 1b04 	ldr.w	r1, [ip], #4
 80070f8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80070fc:	f8be 1000 	ldrh.w	r1, [lr]
 8007100:	fb09 110a 	mla	r1, r9, sl, r1
 8007104:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007108:	4567      	cmp	r7, ip
 800710a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800710e:	d8e5      	bhi.n	80070dc <__multiply+0x10c>
 8007110:	9a01      	ldr	r2, [sp, #4]
 8007112:	50a9      	str	r1, [r5, r2]
 8007114:	3504      	adds	r5, #4
 8007116:	e799      	b.n	800704c <__multiply+0x7c>
 8007118:	3e01      	subs	r6, #1
 800711a:	e79b      	b.n	8007054 <__multiply+0x84>
 800711c:	0800967d 	.word	0x0800967d
 8007120:	0800968e 	.word	0x0800968e

08007124 <__pow5mult>:
 8007124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007128:	4615      	mov	r5, r2
 800712a:	f012 0203 	ands.w	r2, r2, #3
 800712e:	4606      	mov	r6, r0
 8007130:	460f      	mov	r7, r1
 8007132:	d007      	beq.n	8007144 <__pow5mult+0x20>
 8007134:	4c25      	ldr	r4, [pc, #148]	; (80071cc <__pow5mult+0xa8>)
 8007136:	3a01      	subs	r2, #1
 8007138:	2300      	movs	r3, #0
 800713a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800713e:	f7ff fe53 	bl	8006de8 <__multadd>
 8007142:	4607      	mov	r7, r0
 8007144:	10ad      	asrs	r5, r5, #2
 8007146:	d03d      	beq.n	80071c4 <__pow5mult+0xa0>
 8007148:	69f4      	ldr	r4, [r6, #28]
 800714a:	b97c      	cbnz	r4, 800716c <__pow5mult+0x48>
 800714c:	2010      	movs	r0, #16
 800714e:	f7ff fd35 	bl	8006bbc <malloc>
 8007152:	4602      	mov	r2, r0
 8007154:	61f0      	str	r0, [r6, #28]
 8007156:	b928      	cbnz	r0, 8007164 <__pow5mult+0x40>
 8007158:	4b1d      	ldr	r3, [pc, #116]	; (80071d0 <__pow5mult+0xac>)
 800715a:	481e      	ldr	r0, [pc, #120]	; (80071d4 <__pow5mult+0xb0>)
 800715c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007160:	f001 fd56 	bl	8008c10 <__assert_func>
 8007164:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007168:	6004      	str	r4, [r0, #0]
 800716a:	60c4      	str	r4, [r0, #12]
 800716c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007170:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007174:	b94c      	cbnz	r4, 800718a <__pow5mult+0x66>
 8007176:	f240 2171 	movw	r1, #625	; 0x271
 800717a:	4630      	mov	r0, r6
 800717c:	f7ff ff12 	bl	8006fa4 <__i2b>
 8007180:	2300      	movs	r3, #0
 8007182:	f8c8 0008 	str.w	r0, [r8, #8]
 8007186:	4604      	mov	r4, r0
 8007188:	6003      	str	r3, [r0, #0]
 800718a:	f04f 0900 	mov.w	r9, #0
 800718e:	07eb      	lsls	r3, r5, #31
 8007190:	d50a      	bpl.n	80071a8 <__pow5mult+0x84>
 8007192:	4639      	mov	r1, r7
 8007194:	4622      	mov	r2, r4
 8007196:	4630      	mov	r0, r6
 8007198:	f7ff ff1a 	bl	8006fd0 <__multiply>
 800719c:	4639      	mov	r1, r7
 800719e:	4680      	mov	r8, r0
 80071a0:	4630      	mov	r0, r6
 80071a2:	f7ff fdff 	bl	8006da4 <_Bfree>
 80071a6:	4647      	mov	r7, r8
 80071a8:	106d      	asrs	r5, r5, #1
 80071aa:	d00b      	beq.n	80071c4 <__pow5mult+0xa0>
 80071ac:	6820      	ldr	r0, [r4, #0]
 80071ae:	b938      	cbnz	r0, 80071c0 <__pow5mult+0x9c>
 80071b0:	4622      	mov	r2, r4
 80071b2:	4621      	mov	r1, r4
 80071b4:	4630      	mov	r0, r6
 80071b6:	f7ff ff0b 	bl	8006fd0 <__multiply>
 80071ba:	6020      	str	r0, [r4, #0]
 80071bc:	f8c0 9000 	str.w	r9, [r0]
 80071c0:	4604      	mov	r4, r0
 80071c2:	e7e4      	b.n	800718e <__pow5mult+0x6a>
 80071c4:	4638      	mov	r0, r7
 80071c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071ca:	bf00      	nop
 80071cc:	080097d8 	.word	0x080097d8
 80071d0:	0800960e 	.word	0x0800960e
 80071d4:	0800968e 	.word	0x0800968e

080071d8 <__lshift>:
 80071d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071dc:	460c      	mov	r4, r1
 80071de:	6849      	ldr	r1, [r1, #4]
 80071e0:	6923      	ldr	r3, [r4, #16]
 80071e2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80071e6:	68a3      	ldr	r3, [r4, #8]
 80071e8:	4607      	mov	r7, r0
 80071ea:	4691      	mov	r9, r2
 80071ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80071f0:	f108 0601 	add.w	r6, r8, #1
 80071f4:	42b3      	cmp	r3, r6
 80071f6:	db0b      	blt.n	8007210 <__lshift+0x38>
 80071f8:	4638      	mov	r0, r7
 80071fa:	f7ff fd93 	bl	8006d24 <_Balloc>
 80071fe:	4605      	mov	r5, r0
 8007200:	b948      	cbnz	r0, 8007216 <__lshift+0x3e>
 8007202:	4602      	mov	r2, r0
 8007204:	4b28      	ldr	r3, [pc, #160]	; (80072a8 <__lshift+0xd0>)
 8007206:	4829      	ldr	r0, [pc, #164]	; (80072ac <__lshift+0xd4>)
 8007208:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800720c:	f001 fd00 	bl	8008c10 <__assert_func>
 8007210:	3101      	adds	r1, #1
 8007212:	005b      	lsls	r3, r3, #1
 8007214:	e7ee      	b.n	80071f4 <__lshift+0x1c>
 8007216:	2300      	movs	r3, #0
 8007218:	f100 0114 	add.w	r1, r0, #20
 800721c:	f100 0210 	add.w	r2, r0, #16
 8007220:	4618      	mov	r0, r3
 8007222:	4553      	cmp	r3, sl
 8007224:	db33      	blt.n	800728e <__lshift+0xb6>
 8007226:	6920      	ldr	r0, [r4, #16]
 8007228:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800722c:	f104 0314 	add.w	r3, r4, #20
 8007230:	f019 091f 	ands.w	r9, r9, #31
 8007234:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007238:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800723c:	d02b      	beq.n	8007296 <__lshift+0xbe>
 800723e:	f1c9 0e20 	rsb	lr, r9, #32
 8007242:	468a      	mov	sl, r1
 8007244:	2200      	movs	r2, #0
 8007246:	6818      	ldr	r0, [r3, #0]
 8007248:	fa00 f009 	lsl.w	r0, r0, r9
 800724c:	4310      	orrs	r0, r2
 800724e:	f84a 0b04 	str.w	r0, [sl], #4
 8007252:	f853 2b04 	ldr.w	r2, [r3], #4
 8007256:	459c      	cmp	ip, r3
 8007258:	fa22 f20e 	lsr.w	r2, r2, lr
 800725c:	d8f3      	bhi.n	8007246 <__lshift+0x6e>
 800725e:	ebac 0304 	sub.w	r3, ip, r4
 8007262:	3b15      	subs	r3, #21
 8007264:	f023 0303 	bic.w	r3, r3, #3
 8007268:	3304      	adds	r3, #4
 800726a:	f104 0015 	add.w	r0, r4, #21
 800726e:	4584      	cmp	ip, r0
 8007270:	bf38      	it	cc
 8007272:	2304      	movcc	r3, #4
 8007274:	50ca      	str	r2, [r1, r3]
 8007276:	b10a      	cbz	r2, 800727c <__lshift+0xa4>
 8007278:	f108 0602 	add.w	r6, r8, #2
 800727c:	3e01      	subs	r6, #1
 800727e:	4638      	mov	r0, r7
 8007280:	612e      	str	r6, [r5, #16]
 8007282:	4621      	mov	r1, r4
 8007284:	f7ff fd8e 	bl	8006da4 <_Bfree>
 8007288:	4628      	mov	r0, r5
 800728a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800728e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007292:	3301      	adds	r3, #1
 8007294:	e7c5      	b.n	8007222 <__lshift+0x4a>
 8007296:	3904      	subs	r1, #4
 8007298:	f853 2b04 	ldr.w	r2, [r3], #4
 800729c:	f841 2f04 	str.w	r2, [r1, #4]!
 80072a0:	459c      	cmp	ip, r3
 80072a2:	d8f9      	bhi.n	8007298 <__lshift+0xc0>
 80072a4:	e7ea      	b.n	800727c <__lshift+0xa4>
 80072a6:	bf00      	nop
 80072a8:	0800967d 	.word	0x0800967d
 80072ac:	0800968e 	.word	0x0800968e

080072b0 <__mcmp>:
 80072b0:	b530      	push	{r4, r5, lr}
 80072b2:	6902      	ldr	r2, [r0, #16]
 80072b4:	690c      	ldr	r4, [r1, #16]
 80072b6:	1b12      	subs	r2, r2, r4
 80072b8:	d10e      	bne.n	80072d8 <__mcmp+0x28>
 80072ba:	f100 0314 	add.w	r3, r0, #20
 80072be:	3114      	adds	r1, #20
 80072c0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80072c4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80072c8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80072cc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80072d0:	42a5      	cmp	r5, r4
 80072d2:	d003      	beq.n	80072dc <__mcmp+0x2c>
 80072d4:	d305      	bcc.n	80072e2 <__mcmp+0x32>
 80072d6:	2201      	movs	r2, #1
 80072d8:	4610      	mov	r0, r2
 80072da:	bd30      	pop	{r4, r5, pc}
 80072dc:	4283      	cmp	r3, r0
 80072de:	d3f3      	bcc.n	80072c8 <__mcmp+0x18>
 80072e0:	e7fa      	b.n	80072d8 <__mcmp+0x28>
 80072e2:	f04f 32ff 	mov.w	r2, #4294967295
 80072e6:	e7f7      	b.n	80072d8 <__mcmp+0x28>

080072e8 <__mdiff>:
 80072e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072ec:	460c      	mov	r4, r1
 80072ee:	4606      	mov	r6, r0
 80072f0:	4611      	mov	r1, r2
 80072f2:	4620      	mov	r0, r4
 80072f4:	4690      	mov	r8, r2
 80072f6:	f7ff ffdb 	bl	80072b0 <__mcmp>
 80072fa:	1e05      	subs	r5, r0, #0
 80072fc:	d110      	bne.n	8007320 <__mdiff+0x38>
 80072fe:	4629      	mov	r1, r5
 8007300:	4630      	mov	r0, r6
 8007302:	f7ff fd0f 	bl	8006d24 <_Balloc>
 8007306:	b930      	cbnz	r0, 8007316 <__mdiff+0x2e>
 8007308:	4b3a      	ldr	r3, [pc, #232]	; (80073f4 <__mdiff+0x10c>)
 800730a:	4602      	mov	r2, r0
 800730c:	f240 2137 	movw	r1, #567	; 0x237
 8007310:	4839      	ldr	r0, [pc, #228]	; (80073f8 <__mdiff+0x110>)
 8007312:	f001 fc7d 	bl	8008c10 <__assert_func>
 8007316:	2301      	movs	r3, #1
 8007318:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800731c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007320:	bfa4      	itt	ge
 8007322:	4643      	movge	r3, r8
 8007324:	46a0      	movge	r8, r4
 8007326:	4630      	mov	r0, r6
 8007328:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800732c:	bfa6      	itte	ge
 800732e:	461c      	movge	r4, r3
 8007330:	2500      	movge	r5, #0
 8007332:	2501      	movlt	r5, #1
 8007334:	f7ff fcf6 	bl	8006d24 <_Balloc>
 8007338:	b920      	cbnz	r0, 8007344 <__mdiff+0x5c>
 800733a:	4b2e      	ldr	r3, [pc, #184]	; (80073f4 <__mdiff+0x10c>)
 800733c:	4602      	mov	r2, r0
 800733e:	f240 2145 	movw	r1, #581	; 0x245
 8007342:	e7e5      	b.n	8007310 <__mdiff+0x28>
 8007344:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007348:	6926      	ldr	r6, [r4, #16]
 800734a:	60c5      	str	r5, [r0, #12]
 800734c:	f104 0914 	add.w	r9, r4, #20
 8007350:	f108 0514 	add.w	r5, r8, #20
 8007354:	f100 0e14 	add.w	lr, r0, #20
 8007358:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800735c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007360:	f108 0210 	add.w	r2, r8, #16
 8007364:	46f2      	mov	sl, lr
 8007366:	2100      	movs	r1, #0
 8007368:	f859 3b04 	ldr.w	r3, [r9], #4
 800736c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007370:	fa11 f88b 	uxtah	r8, r1, fp
 8007374:	b299      	uxth	r1, r3
 8007376:	0c1b      	lsrs	r3, r3, #16
 8007378:	eba8 0801 	sub.w	r8, r8, r1
 800737c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007380:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007384:	fa1f f888 	uxth.w	r8, r8
 8007388:	1419      	asrs	r1, r3, #16
 800738a:	454e      	cmp	r6, r9
 800738c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007390:	f84a 3b04 	str.w	r3, [sl], #4
 8007394:	d8e8      	bhi.n	8007368 <__mdiff+0x80>
 8007396:	1b33      	subs	r3, r6, r4
 8007398:	3b15      	subs	r3, #21
 800739a:	f023 0303 	bic.w	r3, r3, #3
 800739e:	3304      	adds	r3, #4
 80073a0:	3415      	adds	r4, #21
 80073a2:	42a6      	cmp	r6, r4
 80073a4:	bf38      	it	cc
 80073a6:	2304      	movcc	r3, #4
 80073a8:	441d      	add	r5, r3
 80073aa:	4473      	add	r3, lr
 80073ac:	469e      	mov	lr, r3
 80073ae:	462e      	mov	r6, r5
 80073b0:	4566      	cmp	r6, ip
 80073b2:	d30e      	bcc.n	80073d2 <__mdiff+0xea>
 80073b4:	f10c 0203 	add.w	r2, ip, #3
 80073b8:	1b52      	subs	r2, r2, r5
 80073ba:	f022 0203 	bic.w	r2, r2, #3
 80073be:	3d03      	subs	r5, #3
 80073c0:	45ac      	cmp	ip, r5
 80073c2:	bf38      	it	cc
 80073c4:	2200      	movcc	r2, #0
 80073c6:	4413      	add	r3, r2
 80073c8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80073cc:	b17a      	cbz	r2, 80073ee <__mdiff+0x106>
 80073ce:	6107      	str	r7, [r0, #16]
 80073d0:	e7a4      	b.n	800731c <__mdiff+0x34>
 80073d2:	f856 8b04 	ldr.w	r8, [r6], #4
 80073d6:	fa11 f288 	uxtah	r2, r1, r8
 80073da:	1414      	asrs	r4, r2, #16
 80073dc:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80073e0:	b292      	uxth	r2, r2
 80073e2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80073e6:	f84e 2b04 	str.w	r2, [lr], #4
 80073ea:	1421      	asrs	r1, r4, #16
 80073ec:	e7e0      	b.n	80073b0 <__mdiff+0xc8>
 80073ee:	3f01      	subs	r7, #1
 80073f0:	e7ea      	b.n	80073c8 <__mdiff+0xe0>
 80073f2:	bf00      	nop
 80073f4:	0800967d 	.word	0x0800967d
 80073f8:	0800968e 	.word	0x0800968e

080073fc <__ulp>:
 80073fc:	b082      	sub	sp, #8
 80073fe:	ed8d 0b00 	vstr	d0, [sp]
 8007402:	9a01      	ldr	r2, [sp, #4]
 8007404:	4b0f      	ldr	r3, [pc, #60]	; (8007444 <__ulp+0x48>)
 8007406:	4013      	ands	r3, r2
 8007408:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800740c:	2b00      	cmp	r3, #0
 800740e:	dc08      	bgt.n	8007422 <__ulp+0x26>
 8007410:	425b      	negs	r3, r3
 8007412:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8007416:	ea4f 5223 	mov.w	r2, r3, asr #20
 800741a:	da04      	bge.n	8007426 <__ulp+0x2a>
 800741c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007420:	4113      	asrs	r3, r2
 8007422:	2200      	movs	r2, #0
 8007424:	e008      	b.n	8007438 <__ulp+0x3c>
 8007426:	f1a2 0314 	sub.w	r3, r2, #20
 800742a:	2b1e      	cmp	r3, #30
 800742c:	bfda      	itte	le
 800742e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8007432:	40da      	lsrle	r2, r3
 8007434:	2201      	movgt	r2, #1
 8007436:	2300      	movs	r3, #0
 8007438:	4619      	mov	r1, r3
 800743a:	4610      	mov	r0, r2
 800743c:	ec41 0b10 	vmov	d0, r0, r1
 8007440:	b002      	add	sp, #8
 8007442:	4770      	bx	lr
 8007444:	7ff00000 	.word	0x7ff00000

08007448 <__b2d>:
 8007448:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800744c:	6906      	ldr	r6, [r0, #16]
 800744e:	f100 0814 	add.w	r8, r0, #20
 8007452:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8007456:	1f37      	subs	r7, r6, #4
 8007458:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800745c:	4610      	mov	r0, r2
 800745e:	f7ff fd53 	bl	8006f08 <__hi0bits>
 8007462:	f1c0 0320 	rsb	r3, r0, #32
 8007466:	280a      	cmp	r0, #10
 8007468:	600b      	str	r3, [r1, #0]
 800746a:	491b      	ldr	r1, [pc, #108]	; (80074d8 <__b2d+0x90>)
 800746c:	dc15      	bgt.n	800749a <__b2d+0x52>
 800746e:	f1c0 0c0b 	rsb	ip, r0, #11
 8007472:	fa22 f30c 	lsr.w	r3, r2, ip
 8007476:	45b8      	cmp	r8, r7
 8007478:	ea43 0501 	orr.w	r5, r3, r1
 800747c:	bf34      	ite	cc
 800747e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007482:	2300      	movcs	r3, #0
 8007484:	3015      	adds	r0, #21
 8007486:	fa02 f000 	lsl.w	r0, r2, r0
 800748a:	fa23 f30c 	lsr.w	r3, r3, ip
 800748e:	4303      	orrs	r3, r0
 8007490:	461c      	mov	r4, r3
 8007492:	ec45 4b10 	vmov	d0, r4, r5
 8007496:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800749a:	45b8      	cmp	r8, r7
 800749c:	bf3a      	itte	cc
 800749e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80074a2:	f1a6 0708 	subcc.w	r7, r6, #8
 80074a6:	2300      	movcs	r3, #0
 80074a8:	380b      	subs	r0, #11
 80074aa:	d012      	beq.n	80074d2 <__b2d+0x8a>
 80074ac:	f1c0 0120 	rsb	r1, r0, #32
 80074b0:	fa23 f401 	lsr.w	r4, r3, r1
 80074b4:	4082      	lsls	r2, r0
 80074b6:	4322      	orrs	r2, r4
 80074b8:	4547      	cmp	r7, r8
 80074ba:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 80074be:	bf8c      	ite	hi
 80074c0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80074c4:	2200      	movls	r2, #0
 80074c6:	4083      	lsls	r3, r0
 80074c8:	40ca      	lsrs	r2, r1
 80074ca:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80074ce:	4313      	orrs	r3, r2
 80074d0:	e7de      	b.n	8007490 <__b2d+0x48>
 80074d2:	ea42 0501 	orr.w	r5, r2, r1
 80074d6:	e7db      	b.n	8007490 <__b2d+0x48>
 80074d8:	3ff00000 	.word	0x3ff00000

080074dc <__d2b>:
 80074dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80074e0:	460f      	mov	r7, r1
 80074e2:	2101      	movs	r1, #1
 80074e4:	ec59 8b10 	vmov	r8, r9, d0
 80074e8:	4616      	mov	r6, r2
 80074ea:	f7ff fc1b 	bl	8006d24 <_Balloc>
 80074ee:	4604      	mov	r4, r0
 80074f0:	b930      	cbnz	r0, 8007500 <__d2b+0x24>
 80074f2:	4602      	mov	r2, r0
 80074f4:	4b24      	ldr	r3, [pc, #144]	; (8007588 <__d2b+0xac>)
 80074f6:	4825      	ldr	r0, [pc, #148]	; (800758c <__d2b+0xb0>)
 80074f8:	f240 310f 	movw	r1, #783	; 0x30f
 80074fc:	f001 fb88 	bl	8008c10 <__assert_func>
 8007500:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007504:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007508:	bb2d      	cbnz	r5, 8007556 <__d2b+0x7a>
 800750a:	9301      	str	r3, [sp, #4]
 800750c:	f1b8 0300 	subs.w	r3, r8, #0
 8007510:	d026      	beq.n	8007560 <__d2b+0x84>
 8007512:	4668      	mov	r0, sp
 8007514:	9300      	str	r3, [sp, #0]
 8007516:	f7ff fd17 	bl	8006f48 <__lo0bits>
 800751a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800751e:	b1e8      	cbz	r0, 800755c <__d2b+0x80>
 8007520:	f1c0 0320 	rsb	r3, r0, #32
 8007524:	fa02 f303 	lsl.w	r3, r2, r3
 8007528:	430b      	orrs	r3, r1
 800752a:	40c2      	lsrs	r2, r0
 800752c:	6163      	str	r3, [r4, #20]
 800752e:	9201      	str	r2, [sp, #4]
 8007530:	9b01      	ldr	r3, [sp, #4]
 8007532:	61a3      	str	r3, [r4, #24]
 8007534:	2b00      	cmp	r3, #0
 8007536:	bf14      	ite	ne
 8007538:	2202      	movne	r2, #2
 800753a:	2201      	moveq	r2, #1
 800753c:	6122      	str	r2, [r4, #16]
 800753e:	b1bd      	cbz	r5, 8007570 <__d2b+0x94>
 8007540:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007544:	4405      	add	r5, r0
 8007546:	603d      	str	r5, [r7, #0]
 8007548:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800754c:	6030      	str	r0, [r6, #0]
 800754e:	4620      	mov	r0, r4
 8007550:	b003      	add	sp, #12
 8007552:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007556:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800755a:	e7d6      	b.n	800750a <__d2b+0x2e>
 800755c:	6161      	str	r1, [r4, #20]
 800755e:	e7e7      	b.n	8007530 <__d2b+0x54>
 8007560:	a801      	add	r0, sp, #4
 8007562:	f7ff fcf1 	bl	8006f48 <__lo0bits>
 8007566:	9b01      	ldr	r3, [sp, #4]
 8007568:	6163      	str	r3, [r4, #20]
 800756a:	3020      	adds	r0, #32
 800756c:	2201      	movs	r2, #1
 800756e:	e7e5      	b.n	800753c <__d2b+0x60>
 8007570:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007574:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007578:	6038      	str	r0, [r7, #0]
 800757a:	6918      	ldr	r0, [r3, #16]
 800757c:	f7ff fcc4 	bl	8006f08 <__hi0bits>
 8007580:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007584:	e7e2      	b.n	800754c <__d2b+0x70>
 8007586:	bf00      	nop
 8007588:	0800967d 	.word	0x0800967d
 800758c:	0800968e 	.word	0x0800968e

08007590 <__ratio>:
 8007590:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007594:	4688      	mov	r8, r1
 8007596:	4669      	mov	r1, sp
 8007598:	4681      	mov	r9, r0
 800759a:	f7ff ff55 	bl	8007448 <__b2d>
 800759e:	a901      	add	r1, sp, #4
 80075a0:	4640      	mov	r0, r8
 80075a2:	ec55 4b10 	vmov	r4, r5, d0
 80075a6:	f7ff ff4f 	bl	8007448 <__b2d>
 80075aa:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80075ae:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80075b2:	eba3 0c02 	sub.w	ip, r3, r2
 80075b6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80075ba:	1a9b      	subs	r3, r3, r2
 80075bc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80075c0:	ec51 0b10 	vmov	r0, r1, d0
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	bfd6      	itet	le
 80075c8:	460a      	movle	r2, r1
 80075ca:	462a      	movgt	r2, r5
 80075cc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80075d0:	468b      	mov	fp, r1
 80075d2:	462f      	mov	r7, r5
 80075d4:	bfd4      	ite	le
 80075d6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80075da:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80075de:	4620      	mov	r0, r4
 80075e0:	ee10 2a10 	vmov	r2, s0
 80075e4:	465b      	mov	r3, fp
 80075e6:	4639      	mov	r1, r7
 80075e8:	f7f9 f938 	bl	800085c <__aeabi_ddiv>
 80075ec:	ec41 0b10 	vmov	d0, r0, r1
 80075f0:	b003      	add	sp, #12
 80075f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080075f6 <__copybits>:
 80075f6:	3901      	subs	r1, #1
 80075f8:	b570      	push	{r4, r5, r6, lr}
 80075fa:	1149      	asrs	r1, r1, #5
 80075fc:	6914      	ldr	r4, [r2, #16]
 80075fe:	3101      	adds	r1, #1
 8007600:	f102 0314 	add.w	r3, r2, #20
 8007604:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007608:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800760c:	1f05      	subs	r5, r0, #4
 800760e:	42a3      	cmp	r3, r4
 8007610:	d30c      	bcc.n	800762c <__copybits+0x36>
 8007612:	1aa3      	subs	r3, r4, r2
 8007614:	3b11      	subs	r3, #17
 8007616:	f023 0303 	bic.w	r3, r3, #3
 800761a:	3211      	adds	r2, #17
 800761c:	42a2      	cmp	r2, r4
 800761e:	bf88      	it	hi
 8007620:	2300      	movhi	r3, #0
 8007622:	4418      	add	r0, r3
 8007624:	2300      	movs	r3, #0
 8007626:	4288      	cmp	r0, r1
 8007628:	d305      	bcc.n	8007636 <__copybits+0x40>
 800762a:	bd70      	pop	{r4, r5, r6, pc}
 800762c:	f853 6b04 	ldr.w	r6, [r3], #4
 8007630:	f845 6f04 	str.w	r6, [r5, #4]!
 8007634:	e7eb      	b.n	800760e <__copybits+0x18>
 8007636:	f840 3b04 	str.w	r3, [r0], #4
 800763a:	e7f4      	b.n	8007626 <__copybits+0x30>

0800763c <__any_on>:
 800763c:	f100 0214 	add.w	r2, r0, #20
 8007640:	6900      	ldr	r0, [r0, #16]
 8007642:	114b      	asrs	r3, r1, #5
 8007644:	4298      	cmp	r0, r3
 8007646:	b510      	push	{r4, lr}
 8007648:	db11      	blt.n	800766e <__any_on+0x32>
 800764a:	dd0a      	ble.n	8007662 <__any_on+0x26>
 800764c:	f011 011f 	ands.w	r1, r1, #31
 8007650:	d007      	beq.n	8007662 <__any_on+0x26>
 8007652:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007656:	fa24 f001 	lsr.w	r0, r4, r1
 800765a:	fa00 f101 	lsl.w	r1, r0, r1
 800765e:	428c      	cmp	r4, r1
 8007660:	d10b      	bne.n	800767a <__any_on+0x3e>
 8007662:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007666:	4293      	cmp	r3, r2
 8007668:	d803      	bhi.n	8007672 <__any_on+0x36>
 800766a:	2000      	movs	r0, #0
 800766c:	bd10      	pop	{r4, pc}
 800766e:	4603      	mov	r3, r0
 8007670:	e7f7      	b.n	8007662 <__any_on+0x26>
 8007672:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007676:	2900      	cmp	r1, #0
 8007678:	d0f5      	beq.n	8007666 <__any_on+0x2a>
 800767a:	2001      	movs	r0, #1
 800767c:	e7f6      	b.n	800766c <__any_on+0x30>

0800767e <sulp>:
 800767e:	b570      	push	{r4, r5, r6, lr}
 8007680:	4604      	mov	r4, r0
 8007682:	460d      	mov	r5, r1
 8007684:	ec45 4b10 	vmov	d0, r4, r5
 8007688:	4616      	mov	r6, r2
 800768a:	f7ff feb7 	bl	80073fc <__ulp>
 800768e:	ec51 0b10 	vmov	r0, r1, d0
 8007692:	b17e      	cbz	r6, 80076b4 <sulp+0x36>
 8007694:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007698:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800769c:	2b00      	cmp	r3, #0
 800769e:	dd09      	ble.n	80076b4 <sulp+0x36>
 80076a0:	051b      	lsls	r3, r3, #20
 80076a2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80076a6:	2400      	movs	r4, #0
 80076a8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80076ac:	4622      	mov	r2, r4
 80076ae:	462b      	mov	r3, r5
 80076b0:	f7f8 ffaa 	bl	8000608 <__aeabi_dmul>
 80076b4:	bd70      	pop	{r4, r5, r6, pc}
	...

080076b8 <_strtod_l>:
 80076b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076bc:	ed2d 8b02 	vpush	{d8}
 80076c0:	b09b      	sub	sp, #108	; 0x6c
 80076c2:	4604      	mov	r4, r0
 80076c4:	9213      	str	r2, [sp, #76]	; 0x4c
 80076c6:	2200      	movs	r2, #0
 80076c8:	9216      	str	r2, [sp, #88]	; 0x58
 80076ca:	460d      	mov	r5, r1
 80076cc:	f04f 0800 	mov.w	r8, #0
 80076d0:	f04f 0900 	mov.w	r9, #0
 80076d4:	460a      	mov	r2, r1
 80076d6:	9215      	str	r2, [sp, #84]	; 0x54
 80076d8:	7811      	ldrb	r1, [r2, #0]
 80076da:	292b      	cmp	r1, #43	; 0x2b
 80076dc:	d04c      	beq.n	8007778 <_strtod_l+0xc0>
 80076de:	d83a      	bhi.n	8007756 <_strtod_l+0x9e>
 80076e0:	290d      	cmp	r1, #13
 80076e2:	d834      	bhi.n	800774e <_strtod_l+0x96>
 80076e4:	2908      	cmp	r1, #8
 80076e6:	d834      	bhi.n	8007752 <_strtod_l+0x9a>
 80076e8:	2900      	cmp	r1, #0
 80076ea:	d03d      	beq.n	8007768 <_strtod_l+0xb0>
 80076ec:	2200      	movs	r2, #0
 80076ee:	920a      	str	r2, [sp, #40]	; 0x28
 80076f0:	9e15      	ldr	r6, [sp, #84]	; 0x54
 80076f2:	7832      	ldrb	r2, [r6, #0]
 80076f4:	2a30      	cmp	r2, #48	; 0x30
 80076f6:	f040 80b4 	bne.w	8007862 <_strtod_l+0x1aa>
 80076fa:	7872      	ldrb	r2, [r6, #1]
 80076fc:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8007700:	2a58      	cmp	r2, #88	; 0x58
 8007702:	d170      	bne.n	80077e6 <_strtod_l+0x12e>
 8007704:	9302      	str	r3, [sp, #8]
 8007706:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007708:	9301      	str	r3, [sp, #4]
 800770a:	ab16      	add	r3, sp, #88	; 0x58
 800770c:	9300      	str	r3, [sp, #0]
 800770e:	4a8e      	ldr	r2, [pc, #568]	; (8007948 <_strtod_l+0x290>)
 8007710:	ab17      	add	r3, sp, #92	; 0x5c
 8007712:	a915      	add	r1, sp, #84	; 0x54
 8007714:	4620      	mov	r0, r4
 8007716:	f001 fb17 	bl	8008d48 <__gethex>
 800771a:	f010 070f 	ands.w	r7, r0, #15
 800771e:	4605      	mov	r5, r0
 8007720:	d005      	beq.n	800772e <_strtod_l+0x76>
 8007722:	2f06      	cmp	r7, #6
 8007724:	d12a      	bne.n	800777c <_strtod_l+0xc4>
 8007726:	3601      	adds	r6, #1
 8007728:	2300      	movs	r3, #0
 800772a:	9615      	str	r6, [sp, #84]	; 0x54
 800772c:	930a      	str	r3, [sp, #40]	; 0x28
 800772e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007730:	2b00      	cmp	r3, #0
 8007732:	f040 857f 	bne.w	8008234 <_strtod_l+0xb7c>
 8007736:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007738:	b1db      	cbz	r3, 8007772 <_strtod_l+0xba>
 800773a:	4642      	mov	r2, r8
 800773c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007740:	ec43 2b10 	vmov	d0, r2, r3
 8007744:	b01b      	add	sp, #108	; 0x6c
 8007746:	ecbd 8b02 	vpop	{d8}
 800774a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800774e:	2920      	cmp	r1, #32
 8007750:	d1cc      	bne.n	80076ec <_strtod_l+0x34>
 8007752:	3201      	adds	r2, #1
 8007754:	e7bf      	b.n	80076d6 <_strtod_l+0x1e>
 8007756:	292d      	cmp	r1, #45	; 0x2d
 8007758:	d1c8      	bne.n	80076ec <_strtod_l+0x34>
 800775a:	2101      	movs	r1, #1
 800775c:	910a      	str	r1, [sp, #40]	; 0x28
 800775e:	1c51      	adds	r1, r2, #1
 8007760:	9115      	str	r1, [sp, #84]	; 0x54
 8007762:	7852      	ldrb	r2, [r2, #1]
 8007764:	2a00      	cmp	r2, #0
 8007766:	d1c3      	bne.n	80076f0 <_strtod_l+0x38>
 8007768:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800776a:	9515      	str	r5, [sp, #84]	; 0x54
 800776c:	2b00      	cmp	r3, #0
 800776e:	f040 855f 	bne.w	8008230 <_strtod_l+0xb78>
 8007772:	4642      	mov	r2, r8
 8007774:	464b      	mov	r3, r9
 8007776:	e7e3      	b.n	8007740 <_strtod_l+0x88>
 8007778:	2100      	movs	r1, #0
 800777a:	e7ef      	b.n	800775c <_strtod_l+0xa4>
 800777c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800777e:	b13a      	cbz	r2, 8007790 <_strtod_l+0xd8>
 8007780:	2135      	movs	r1, #53	; 0x35
 8007782:	a818      	add	r0, sp, #96	; 0x60
 8007784:	f7ff ff37 	bl	80075f6 <__copybits>
 8007788:	9916      	ldr	r1, [sp, #88]	; 0x58
 800778a:	4620      	mov	r0, r4
 800778c:	f7ff fb0a 	bl	8006da4 <_Bfree>
 8007790:	3f01      	subs	r7, #1
 8007792:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007794:	2f04      	cmp	r7, #4
 8007796:	d806      	bhi.n	80077a6 <_strtod_l+0xee>
 8007798:	e8df f007 	tbb	[pc, r7]
 800779c:	201d0314 	.word	0x201d0314
 80077a0:	14          	.byte	0x14
 80077a1:	00          	.byte	0x00
 80077a2:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 80077a6:	05e9      	lsls	r1, r5, #23
 80077a8:	bf48      	it	mi
 80077aa:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 80077ae:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80077b2:	0d1b      	lsrs	r3, r3, #20
 80077b4:	051b      	lsls	r3, r3, #20
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d1b9      	bne.n	800772e <_strtod_l+0x76>
 80077ba:	f7fe fb05 	bl	8005dc8 <__errno>
 80077be:	2322      	movs	r3, #34	; 0x22
 80077c0:	6003      	str	r3, [r0, #0]
 80077c2:	e7b4      	b.n	800772e <_strtod_l+0x76>
 80077c4:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 80077c8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80077cc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80077d0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80077d4:	e7e7      	b.n	80077a6 <_strtod_l+0xee>
 80077d6:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007950 <_strtod_l+0x298>
 80077da:	e7e4      	b.n	80077a6 <_strtod_l+0xee>
 80077dc:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80077e0:	f04f 38ff 	mov.w	r8, #4294967295
 80077e4:	e7df      	b.n	80077a6 <_strtod_l+0xee>
 80077e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80077e8:	1c5a      	adds	r2, r3, #1
 80077ea:	9215      	str	r2, [sp, #84]	; 0x54
 80077ec:	785b      	ldrb	r3, [r3, #1]
 80077ee:	2b30      	cmp	r3, #48	; 0x30
 80077f0:	d0f9      	beq.n	80077e6 <_strtod_l+0x12e>
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d09b      	beq.n	800772e <_strtod_l+0x76>
 80077f6:	2301      	movs	r3, #1
 80077f8:	f04f 0a00 	mov.w	sl, #0
 80077fc:	9304      	str	r3, [sp, #16]
 80077fe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007800:	930b      	str	r3, [sp, #44]	; 0x2c
 8007802:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8007806:	46d3      	mov	fp, sl
 8007808:	220a      	movs	r2, #10
 800780a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800780c:	7806      	ldrb	r6, [r0, #0]
 800780e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007812:	b2d9      	uxtb	r1, r3
 8007814:	2909      	cmp	r1, #9
 8007816:	d926      	bls.n	8007866 <_strtod_l+0x1ae>
 8007818:	494c      	ldr	r1, [pc, #304]	; (800794c <_strtod_l+0x294>)
 800781a:	2201      	movs	r2, #1
 800781c:	f001 f9c0 	bl	8008ba0 <strncmp>
 8007820:	2800      	cmp	r0, #0
 8007822:	d030      	beq.n	8007886 <_strtod_l+0x1ce>
 8007824:	2000      	movs	r0, #0
 8007826:	4632      	mov	r2, r6
 8007828:	9005      	str	r0, [sp, #20]
 800782a:	465e      	mov	r6, fp
 800782c:	4603      	mov	r3, r0
 800782e:	2a65      	cmp	r2, #101	; 0x65
 8007830:	d001      	beq.n	8007836 <_strtod_l+0x17e>
 8007832:	2a45      	cmp	r2, #69	; 0x45
 8007834:	d113      	bne.n	800785e <_strtod_l+0x1a6>
 8007836:	b91e      	cbnz	r6, 8007840 <_strtod_l+0x188>
 8007838:	9a04      	ldr	r2, [sp, #16]
 800783a:	4302      	orrs	r2, r0
 800783c:	d094      	beq.n	8007768 <_strtod_l+0xb0>
 800783e:	2600      	movs	r6, #0
 8007840:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8007842:	1c6a      	adds	r2, r5, #1
 8007844:	9215      	str	r2, [sp, #84]	; 0x54
 8007846:	786a      	ldrb	r2, [r5, #1]
 8007848:	2a2b      	cmp	r2, #43	; 0x2b
 800784a:	d074      	beq.n	8007936 <_strtod_l+0x27e>
 800784c:	2a2d      	cmp	r2, #45	; 0x2d
 800784e:	d078      	beq.n	8007942 <_strtod_l+0x28a>
 8007850:	f04f 0c00 	mov.w	ip, #0
 8007854:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007858:	2909      	cmp	r1, #9
 800785a:	d97f      	bls.n	800795c <_strtod_l+0x2a4>
 800785c:	9515      	str	r5, [sp, #84]	; 0x54
 800785e:	2700      	movs	r7, #0
 8007860:	e09e      	b.n	80079a0 <_strtod_l+0x2e8>
 8007862:	2300      	movs	r3, #0
 8007864:	e7c8      	b.n	80077f8 <_strtod_l+0x140>
 8007866:	f1bb 0f08 	cmp.w	fp, #8
 800786a:	bfd8      	it	le
 800786c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800786e:	f100 0001 	add.w	r0, r0, #1
 8007872:	bfda      	itte	le
 8007874:	fb02 3301 	mlale	r3, r2, r1, r3
 8007878:	9309      	strle	r3, [sp, #36]	; 0x24
 800787a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800787e:	f10b 0b01 	add.w	fp, fp, #1
 8007882:	9015      	str	r0, [sp, #84]	; 0x54
 8007884:	e7c1      	b.n	800780a <_strtod_l+0x152>
 8007886:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007888:	1c5a      	adds	r2, r3, #1
 800788a:	9215      	str	r2, [sp, #84]	; 0x54
 800788c:	785a      	ldrb	r2, [r3, #1]
 800788e:	f1bb 0f00 	cmp.w	fp, #0
 8007892:	d037      	beq.n	8007904 <_strtod_l+0x24c>
 8007894:	9005      	str	r0, [sp, #20]
 8007896:	465e      	mov	r6, fp
 8007898:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800789c:	2b09      	cmp	r3, #9
 800789e:	d912      	bls.n	80078c6 <_strtod_l+0x20e>
 80078a0:	2301      	movs	r3, #1
 80078a2:	e7c4      	b.n	800782e <_strtod_l+0x176>
 80078a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80078a6:	1c5a      	adds	r2, r3, #1
 80078a8:	9215      	str	r2, [sp, #84]	; 0x54
 80078aa:	785a      	ldrb	r2, [r3, #1]
 80078ac:	3001      	adds	r0, #1
 80078ae:	2a30      	cmp	r2, #48	; 0x30
 80078b0:	d0f8      	beq.n	80078a4 <_strtod_l+0x1ec>
 80078b2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80078b6:	2b08      	cmp	r3, #8
 80078b8:	f200 84c1 	bhi.w	800823e <_strtod_l+0xb86>
 80078bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80078be:	9005      	str	r0, [sp, #20]
 80078c0:	2000      	movs	r0, #0
 80078c2:	930b      	str	r3, [sp, #44]	; 0x2c
 80078c4:	4606      	mov	r6, r0
 80078c6:	3a30      	subs	r2, #48	; 0x30
 80078c8:	f100 0301 	add.w	r3, r0, #1
 80078cc:	d014      	beq.n	80078f8 <_strtod_l+0x240>
 80078ce:	9905      	ldr	r1, [sp, #20]
 80078d0:	4419      	add	r1, r3
 80078d2:	9105      	str	r1, [sp, #20]
 80078d4:	4633      	mov	r3, r6
 80078d6:	eb00 0c06 	add.w	ip, r0, r6
 80078da:	210a      	movs	r1, #10
 80078dc:	4563      	cmp	r3, ip
 80078de:	d113      	bne.n	8007908 <_strtod_l+0x250>
 80078e0:	1833      	adds	r3, r6, r0
 80078e2:	2b08      	cmp	r3, #8
 80078e4:	f106 0601 	add.w	r6, r6, #1
 80078e8:	4406      	add	r6, r0
 80078ea:	dc1a      	bgt.n	8007922 <_strtod_l+0x26a>
 80078ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 80078ee:	230a      	movs	r3, #10
 80078f0:	fb03 2301 	mla	r3, r3, r1, r2
 80078f4:	9309      	str	r3, [sp, #36]	; 0x24
 80078f6:	2300      	movs	r3, #0
 80078f8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80078fa:	1c51      	adds	r1, r2, #1
 80078fc:	9115      	str	r1, [sp, #84]	; 0x54
 80078fe:	7852      	ldrb	r2, [r2, #1]
 8007900:	4618      	mov	r0, r3
 8007902:	e7c9      	b.n	8007898 <_strtod_l+0x1e0>
 8007904:	4658      	mov	r0, fp
 8007906:	e7d2      	b.n	80078ae <_strtod_l+0x1f6>
 8007908:	2b08      	cmp	r3, #8
 800790a:	f103 0301 	add.w	r3, r3, #1
 800790e:	dc03      	bgt.n	8007918 <_strtod_l+0x260>
 8007910:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007912:	434f      	muls	r7, r1
 8007914:	9709      	str	r7, [sp, #36]	; 0x24
 8007916:	e7e1      	b.n	80078dc <_strtod_l+0x224>
 8007918:	2b10      	cmp	r3, #16
 800791a:	bfd8      	it	le
 800791c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8007920:	e7dc      	b.n	80078dc <_strtod_l+0x224>
 8007922:	2e10      	cmp	r6, #16
 8007924:	bfdc      	itt	le
 8007926:	230a      	movle	r3, #10
 8007928:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800792c:	e7e3      	b.n	80078f6 <_strtod_l+0x23e>
 800792e:	2300      	movs	r3, #0
 8007930:	9305      	str	r3, [sp, #20]
 8007932:	2301      	movs	r3, #1
 8007934:	e780      	b.n	8007838 <_strtod_l+0x180>
 8007936:	f04f 0c00 	mov.w	ip, #0
 800793a:	1caa      	adds	r2, r5, #2
 800793c:	9215      	str	r2, [sp, #84]	; 0x54
 800793e:	78aa      	ldrb	r2, [r5, #2]
 8007940:	e788      	b.n	8007854 <_strtod_l+0x19c>
 8007942:	f04f 0c01 	mov.w	ip, #1
 8007946:	e7f8      	b.n	800793a <_strtod_l+0x282>
 8007948:	080097e8 	.word	0x080097e8
 800794c:	080097e4 	.word	0x080097e4
 8007950:	7ff00000 	.word	0x7ff00000
 8007954:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007956:	1c51      	adds	r1, r2, #1
 8007958:	9115      	str	r1, [sp, #84]	; 0x54
 800795a:	7852      	ldrb	r2, [r2, #1]
 800795c:	2a30      	cmp	r2, #48	; 0x30
 800795e:	d0f9      	beq.n	8007954 <_strtod_l+0x29c>
 8007960:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007964:	2908      	cmp	r1, #8
 8007966:	f63f af7a 	bhi.w	800785e <_strtod_l+0x1a6>
 800796a:	3a30      	subs	r2, #48	; 0x30
 800796c:	9208      	str	r2, [sp, #32]
 800796e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007970:	920c      	str	r2, [sp, #48]	; 0x30
 8007972:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007974:	1c57      	adds	r7, r2, #1
 8007976:	9715      	str	r7, [sp, #84]	; 0x54
 8007978:	7852      	ldrb	r2, [r2, #1]
 800797a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800797e:	f1be 0f09 	cmp.w	lr, #9
 8007982:	d938      	bls.n	80079f6 <_strtod_l+0x33e>
 8007984:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007986:	1a7f      	subs	r7, r7, r1
 8007988:	2f08      	cmp	r7, #8
 800798a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800798e:	dc03      	bgt.n	8007998 <_strtod_l+0x2e0>
 8007990:	9908      	ldr	r1, [sp, #32]
 8007992:	428f      	cmp	r7, r1
 8007994:	bfa8      	it	ge
 8007996:	460f      	movge	r7, r1
 8007998:	f1bc 0f00 	cmp.w	ip, #0
 800799c:	d000      	beq.n	80079a0 <_strtod_l+0x2e8>
 800799e:	427f      	negs	r7, r7
 80079a0:	2e00      	cmp	r6, #0
 80079a2:	d14f      	bne.n	8007a44 <_strtod_l+0x38c>
 80079a4:	9904      	ldr	r1, [sp, #16]
 80079a6:	4301      	orrs	r1, r0
 80079a8:	f47f aec1 	bne.w	800772e <_strtod_l+0x76>
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	f47f aedb 	bne.w	8007768 <_strtod_l+0xb0>
 80079b2:	2a69      	cmp	r2, #105	; 0x69
 80079b4:	d029      	beq.n	8007a0a <_strtod_l+0x352>
 80079b6:	dc26      	bgt.n	8007a06 <_strtod_l+0x34e>
 80079b8:	2a49      	cmp	r2, #73	; 0x49
 80079ba:	d026      	beq.n	8007a0a <_strtod_l+0x352>
 80079bc:	2a4e      	cmp	r2, #78	; 0x4e
 80079be:	f47f aed3 	bne.w	8007768 <_strtod_l+0xb0>
 80079c2:	499b      	ldr	r1, [pc, #620]	; (8007c30 <_strtod_l+0x578>)
 80079c4:	a815      	add	r0, sp, #84	; 0x54
 80079c6:	f001 fbff 	bl	80091c8 <__match>
 80079ca:	2800      	cmp	r0, #0
 80079cc:	f43f aecc 	beq.w	8007768 <_strtod_l+0xb0>
 80079d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80079d2:	781b      	ldrb	r3, [r3, #0]
 80079d4:	2b28      	cmp	r3, #40	; 0x28
 80079d6:	d12f      	bne.n	8007a38 <_strtod_l+0x380>
 80079d8:	4996      	ldr	r1, [pc, #600]	; (8007c34 <_strtod_l+0x57c>)
 80079da:	aa18      	add	r2, sp, #96	; 0x60
 80079dc:	a815      	add	r0, sp, #84	; 0x54
 80079de:	f001 fc07 	bl	80091f0 <__hexnan>
 80079e2:	2805      	cmp	r0, #5
 80079e4:	d128      	bne.n	8007a38 <_strtod_l+0x380>
 80079e6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80079e8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80079ec:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80079f0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80079f4:	e69b      	b.n	800772e <_strtod_l+0x76>
 80079f6:	9f08      	ldr	r7, [sp, #32]
 80079f8:	210a      	movs	r1, #10
 80079fa:	fb01 2107 	mla	r1, r1, r7, r2
 80079fe:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8007a02:	9208      	str	r2, [sp, #32]
 8007a04:	e7b5      	b.n	8007972 <_strtod_l+0x2ba>
 8007a06:	2a6e      	cmp	r2, #110	; 0x6e
 8007a08:	e7d9      	b.n	80079be <_strtod_l+0x306>
 8007a0a:	498b      	ldr	r1, [pc, #556]	; (8007c38 <_strtod_l+0x580>)
 8007a0c:	a815      	add	r0, sp, #84	; 0x54
 8007a0e:	f001 fbdb 	bl	80091c8 <__match>
 8007a12:	2800      	cmp	r0, #0
 8007a14:	f43f aea8 	beq.w	8007768 <_strtod_l+0xb0>
 8007a18:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007a1a:	4988      	ldr	r1, [pc, #544]	; (8007c3c <_strtod_l+0x584>)
 8007a1c:	3b01      	subs	r3, #1
 8007a1e:	a815      	add	r0, sp, #84	; 0x54
 8007a20:	9315      	str	r3, [sp, #84]	; 0x54
 8007a22:	f001 fbd1 	bl	80091c8 <__match>
 8007a26:	b910      	cbnz	r0, 8007a2e <_strtod_l+0x376>
 8007a28:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007a2a:	3301      	adds	r3, #1
 8007a2c:	9315      	str	r3, [sp, #84]	; 0x54
 8007a2e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8007c4c <_strtod_l+0x594>
 8007a32:	f04f 0800 	mov.w	r8, #0
 8007a36:	e67a      	b.n	800772e <_strtod_l+0x76>
 8007a38:	4881      	ldr	r0, [pc, #516]	; (8007c40 <_strtod_l+0x588>)
 8007a3a:	f001 f8e1 	bl	8008c00 <nan>
 8007a3e:	ec59 8b10 	vmov	r8, r9, d0
 8007a42:	e674      	b.n	800772e <_strtod_l+0x76>
 8007a44:	9b05      	ldr	r3, [sp, #20]
 8007a46:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007a48:	1afb      	subs	r3, r7, r3
 8007a4a:	f1bb 0f00 	cmp.w	fp, #0
 8007a4e:	bf08      	it	eq
 8007a50:	46b3      	moveq	fp, r6
 8007a52:	2e10      	cmp	r6, #16
 8007a54:	9308      	str	r3, [sp, #32]
 8007a56:	4635      	mov	r5, r6
 8007a58:	bfa8      	it	ge
 8007a5a:	2510      	movge	r5, #16
 8007a5c:	f7f8 fd5a 	bl	8000514 <__aeabi_ui2d>
 8007a60:	2e09      	cmp	r6, #9
 8007a62:	4680      	mov	r8, r0
 8007a64:	4689      	mov	r9, r1
 8007a66:	dd13      	ble.n	8007a90 <_strtod_l+0x3d8>
 8007a68:	4b76      	ldr	r3, [pc, #472]	; (8007c44 <_strtod_l+0x58c>)
 8007a6a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007a6e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007a72:	f7f8 fdc9 	bl	8000608 <__aeabi_dmul>
 8007a76:	4680      	mov	r8, r0
 8007a78:	4650      	mov	r0, sl
 8007a7a:	4689      	mov	r9, r1
 8007a7c:	f7f8 fd4a 	bl	8000514 <__aeabi_ui2d>
 8007a80:	4602      	mov	r2, r0
 8007a82:	460b      	mov	r3, r1
 8007a84:	4640      	mov	r0, r8
 8007a86:	4649      	mov	r1, r9
 8007a88:	f7f8 fc08 	bl	800029c <__adddf3>
 8007a8c:	4680      	mov	r8, r0
 8007a8e:	4689      	mov	r9, r1
 8007a90:	2e0f      	cmp	r6, #15
 8007a92:	dc38      	bgt.n	8007b06 <_strtod_l+0x44e>
 8007a94:	9b08      	ldr	r3, [sp, #32]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	f43f ae49 	beq.w	800772e <_strtod_l+0x76>
 8007a9c:	dd24      	ble.n	8007ae8 <_strtod_l+0x430>
 8007a9e:	2b16      	cmp	r3, #22
 8007aa0:	dc0b      	bgt.n	8007aba <_strtod_l+0x402>
 8007aa2:	4968      	ldr	r1, [pc, #416]	; (8007c44 <_strtod_l+0x58c>)
 8007aa4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007aa8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007aac:	4642      	mov	r2, r8
 8007aae:	464b      	mov	r3, r9
 8007ab0:	f7f8 fdaa 	bl	8000608 <__aeabi_dmul>
 8007ab4:	4680      	mov	r8, r0
 8007ab6:	4689      	mov	r9, r1
 8007ab8:	e639      	b.n	800772e <_strtod_l+0x76>
 8007aba:	9a08      	ldr	r2, [sp, #32]
 8007abc:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8007ac0:	4293      	cmp	r3, r2
 8007ac2:	db20      	blt.n	8007b06 <_strtod_l+0x44e>
 8007ac4:	4c5f      	ldr	r4, [pc, #380]	; (8007c44 <_strtod_l+0x58c>)
 8007ac6:	f1c6 060f 	rsb	r6, r6, #15
 8007aca:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8007ace:	4642      	mov	r2, r8
 8007ad0:	464b      	mov	r3, r9
 8007ad2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ad6:	f7f8 fd97 	bl	8000608 <__aeabi_dmul>
 8007ada:	9b08      	ldr	r3, [sp, #32]
 8007adc:	1b9e      	subs	r6, r3, r6
 8007ade:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8007ae2:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007ae6:	e7e3      	b.n	8007ab0 <_strtod_l+0x3f8>
 8007ae8:	9b08      	ldr	r3, [sp, #32]
 8007aea:	3316      	adds	r3, #22
 8007aec:	db0b      	blt.n	8007b06 <_strtod_l+0x44e>
 8007aee:	9b05      	ldr	r3, [sp, #20]
 8007af0:	1bdf      	subs	r7, r3, r7
 8007af2:	4b54      	ldr	r3, [pc, #336]	; (8007c44 <_strtod_l+0x58c>)
 8007af4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8007af8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007afc:	4640      	mov	r0, r8
 8007afe:	4649      	mov	r1, r9
 8007b00:	f7f8 feac 	bl	800085c <__aeabi_ddiv>
 8007b04:	e7d6      	b.n	8007ab4 <_strtod_l+0x3fc>
 8007b06:	9b08      	ldr	r3, [sp, #32]
 8007b08:	1b75      	subs	r5, r6, r5
 8007b0a:	441d      	add	r5, r3
 8007b0c:	2d00      	cmp	r5, #0
 8007b0e:	dd70      	ble.n	8007bf2 <_strtod_l+0x53a>
 8007b10:	f015 030f 	ands.w	r3, r5, #15
 8007b14:	d00a      	beq.n	8007b2c <_strtod_l+0x474>
 8007b16:	494b      	ldr	r1, [pc, #300]	; (8007c44 <_strtod_l+0x58c>)
 8007b18:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007b1c:	4642      	mov	r2, r8
 8007b1e:	464b      	mov	r3, r9
 8007b20:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b24:	f7f8 fd70 	bl	8000608 <__aeabi_dmul>
 8007b28:	4680      	mov	r8, r0
 8007b2a:	4689      	mov	r9, r1
 8007b2c:	f035 050f 	bics.w	r5, r5, #15
 8007b30:	d04d      	beq.n	8007bce <_strtod_l+0x516>
 8007b32:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8007b36:	dd22      	ble.n	8007b7e <_strtod_l+0x4c6>
 8007b38:	2500      	movs	r5, #0
 8007b3a:	46ab      	mov	fp, r5
 8007b3c:	9509      	str	r5, [sp, #36]	; 0x24
 8007b3e:	9505      	str	r5, [sp, #20]
 8007b40:	2322      	movs	r3, #34	; 0x22
 8007b42:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8007c4c <_strtod_l+0x594>
 8007b46:	6023      	str	r3, [r4, #0]
 8007b48:	f04f 0800 	mov.w	r8, #0
 8007b4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	f43f aded 	beq.w	800772e <_strtod_l+0x76>
 8007b54:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007b56:	4620      	mov	r0, r4
 8007b58:	f7ff f924 	bl	8006da4 <_Bfree>
 8007b5c:	9905      	ldr	r1, [sp, #20]
 8007b5e:	4620      	mov	r0, r4
 8007b60:	f7ff f920 	bl	8006da4 <_Bfree>
 8007b64:	4659      	mov	r1, fp
 8007b66:	4620      	mov	r0, r4
 8007b68:	f7ff f91c 	bl	8006da4 <_Bfree>
 8007b6c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b6e:	4620      	mov	r0, r4
 8007b70:	f7ff f918 	bl	8006da4 <_Bfree>
 8007b74:	4629      	mov	r1, r5
 8007b76:	4620      	mov	r0, r4
 8007b78:	f7ff f914 	bl	8006da4 <_Bfree>
 8007b7c:	e5d7      	b.n	800772e <_strtod_l+0x76>
 8007b7e:	4b32      	ldr	r3, [pc, #200]	; (8007c48 <_strtod_l+0x590>)
 8007b80:	9304      	str	r3, [sp, #16]
 8007b82:	2300      	movs	r3, #0
 8007b84:	112d      	asrs	r5, r5, #4
 8007b86:	4640      	mov	r0, r8
 8007b88:	4649      	mov	r1, r9
 8007b8a:	469a      	mov	sl, r3
 8007b8c:	2d01      	cmp	r5, #1
 8007b8e:	dc21      	bgt.n	8007bd4 <_strtod_l+0x51c>
 8007b90:	b10b      	cbz	r3, 8007b96 <_strtod_l+0x4de>
 8007b92:	4680      	mov	r8, r0
 8007b94:	4689      	mov	r9, r1
 8007b96:	492c      	ldr	r1, [pc, #176]	; (8007c48 <_strtod_l+0x590>)
 8007b98:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007b9c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007ba0:	4642      	mov	r2, r8
 8007ba2:	464b      	mov	r3, r9
 8007ba4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ba8:	f7f8 fd2e 	bl	8000608 <__aeabi_dmul>
 8007bac:	4b27      	ldr	r3, [pc, #156]	; (8007c4c <_strtod_l+0x594>)
 8007bae:	460a      	mov	r2, r1
 8007bb0:	400b      	ands	r3, r1
 8007bb2:	4927      	ldr	r1, [pc, #156]	; (8007c50 <_strtod_l+0x598>)
 8007bb4:	428b      	cmp	r3, r1
 8007bb6:	4680      	mov	r8, r0
 8007bb8:	d8be      	bhi.n	8007b38 <_strtod_l+0x480>
 8007bba:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007bbe:	428b      	cmp	r3, r1
 8007bc0:	bf86      	itte	hi
 8007bc2:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8007c54 <_strtod_l+0x59c>
 8007bc6:	f04f 38ff 	movhi.w	r8, #4294967295
 8007bca:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8007bce:	2300      	movs	r3, #0
 8007bd0:	9304      	str	r3, [sp, #16]
 8007bd2:	e07b      	b.n	8007ccc <_strtod_l+0x614>
 8007bd4:	07ea      	lsls	r2, r5, #31
 8007bd6:	d505      	bpl.n	8007be4 <_strtod_l+0x52c>
 8007bd8:	9b04      	ldr	r3, [sp, #16]
 8007bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bde:	f7f8 fd13 	bl	8000608 <__aeabi_dmul>
 8007be2:	2301      	movs	r3, #1
 8007be4:	9a04      	ldr	r2, [sp, #16]
 8007be6:	3208      	adds	r2, #8
 8007be8:	f10a 0a01 	add.w	sl, sl, #1
 8007bec:	106d      	asrs	r5, r5, #1
 8007bee:	9204      	str	r2, [sp, #16]
 8007bf0:	e7cc      	b.n	8007b8c <_strtod_l+0x4d4>
 8007bf2:	d0ec      	beq.n	8007bce <_strtod_l+0x516>
 8007bf4:	426d      	negs	r5, r5
 8007bf6:	f015 020f 	ands.w	r2, r5, #15
 8007bfa:	d00a      	beq.n	8007c12 <_strtod_l+0x55a>
 8007bfc:	4b11      	ldr	r3, [pc, #68]	; (8007c44 <_strtod_l+0x58c>)
 8007bfe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c02:	4640      	mov	r0, r8
 8007c04:	4649      	mov	r1, r9
 8007c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c0a:	f7f8 fe27 	bl	800085c <__aeabi_ddiv>
 8007c0e:	4680      	mov	r8, r0
 8007c10:	4689      	mov	r9, r1
 8007c12:	112d      	asrs	r5, r5, #4
 8007c14:	d0db      	beq.n	8007bce <_strtod_l+0x516>
 8007c16:	2d1f      	cmp	r5, #31
 8007c18:	dd1e      	ble.n	8007c58 <_strtod_l+0x5a0>
 8007c1a:	2500      	movs	r5, #0
 8007c1c:	46ab      	mov	fp, r5
 8007c1e:	9509      	str	r5, [sp, #36]	; 0x24
 8007c20:	9505      	str	r5, [sp, #20]
 8007c22:	2322      	movs	r3, #34	; 0x22
 8007c24:	f04f 0800 	mov.w	r8, #0
 8007c28:	f04f 0900 	mov.w	r9, #0
 8007c2c:	6023      	str	r3, [r4, #0]
 8007c2e:	e78d      	b.n	8007b4c <_strtod_l+0x494>
 8007c30:	080095d5 	.word	0x080095d5
 8007c34:	080097fc 	.word	0x080097fc
 8007c38:	080095cd 	.word	0x080095cd
 8007c3c:	08009604 	.word	0x08009604
 8007c40:	0800998d 	.word	0x0800998d
 8007c44:	08009710 	.word	0x08009710
 8007c48:	080096e8 	.word	0x080096e8
 8007c4c:	7ff00000 	.word	0x7ff00000
 8007c50:	7ca00000 	.word	0x7ca00000
 8007c54:	7fefffff 	.word	0x7fefffff
 8007c58:	f015 0310 	ands.w	r3, r5, #16
 8007c5c:	bf18      	it	ne
 8007c5e:	236a      	movne	r3, #106	; 0x6a
 8007c60:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8008004 <_strtod_l+0x94c>
 8007c64:	9304      	str	r3, [sp, #16]
 8007c66:	4640      	mov	r0, r8
 8007c68:	4649      	mov	r1, r9
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	07ea      	lsls	r2, r5, #31
 8007c6e:	d504      	bpl.n	8007c7a <_strtod_l+0x5c2>
 8007c70:	e9da 2300 	ldrd	r2, r3, [sl]
 8007c74:	f7f8 fcc8 	bl	8000608 <__aeabi_dmul>
 8007c78:	2301      	movs	r3, #1
 8007c7a:	106d      	asrs	r5, r5, #1
 8007c7c:	f10a 0a08 	add.w	sl, sl, #8
 8007c80:	d1f4      	bne.n	8007c6c <_strtod_l+0x5b4>
 8007c82:	b10b      	cbz	r3, 8007c88 <_strtod_l+0x5d0>
 8007c84:	4680      	mov	r8, r0
 8007c86:	4689      	mov	r9, r1
 8007c88:	9b04      	ldr	r3, [sp, #16]
 8007c8a:	b1bb      	cbz	r3, 8007cbc <_strtod_l+0x604>
 8007c8c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8007c90:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	4649      	mov	r1, r9
 8007c98:	dd10      	ble.n	8007cbc <_strtod_l+0x604>
 8007c9a:	2b1f      	cmp	r3, #31
 8007c9c:	f340 811e 	ble.w	8007edc <_strtod_l+0x824>
 8007ca0:	2b34      	cmp	r3, #52	; 0x34
 8007ca2:	bfde      	ittt	le
 8007ca4:	f04f 33ff 	movle.w	r3, #4294967295
 8007ca8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007cac:	4093      	lslle	r3, r2
 8007cae:	f04f 0800 	mov.w	r8, #0
 8007cb2:	bfcc      	ite	gt
 8007cb4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8007cb8:	ea03 0901 	andle.w	r9, r3, r1
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	4640      	mov	r0, r8
 8007cc2:	4649      	mov	r1, r9
 8007cc4:	f7f8 ff08 	bl	8000ad8 <__aeabi_dcmpeq>
 8007cc8:	2800      	cmp	r0, #0
 8007cca:	d1a6      	bne.n	8007c1a <_strtod_l+0x562>
 8007ccc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cce:	9300      	str	r3, [sp, #0]
 8007cd0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007cd2:	4633      	mov	r3, r6
 8007cd4:	465a      	mov	r2, fp
 8007cd6:	4620      	mov	r0, r4
 8007cd8:	f7ff f8cc 	bl	8006e74 <__s2b>
 8007cdc:	9009      	str	r0, [sp, #36]	; 0x24
 8007cde:	2800      	cmp	r0, #0
 8007ce0:	f43f af2a 	beq.w	8007b38 <_strtod_l+0x480>
 8007ce4:	9a08      	ldr	r2, [sp, #32]
 8007ce6:	9b05      	ldr	r3, [sp, #20]
 8007ce8:	2a00      	cmp	r2, #0
 8007cea:	eba3 0307 	sub.w	r3, r3, r7
 8007cee:	bfa8      	it	ge
 8007cf0:	2300      	movge	r3, #0
 8007cf2:	930c      	str	r3, [sp, #48]	; 0x30
 8007cf4:	2500      	movs	r5, #0
 8007cf6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007cfa:	9312      	str	r3, [sp, #72]	; 0x48
 8007cfc:	46ab      	mov	fp, r5
 8007cfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d00:	4620      	mov	r0, r4
 8007d02:	6859      	ldr	r1, [r3, #4]
 8007d04:	f7ff f80e 	bl	8006d24 <_Balloc>
 8007d08:	9005      	str	r0, [sp, #20]
 8007d0a:	2800      	cmp	r0, #0
 8007d0c:	f43f af18 	beq.w	8007b40 <_strtod_l+0x488>
 8007d10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d12:	691a      	ldr	r2, [r3, #16]
 8007d14:	3202      	adds	r2, #2
 8007d16:	f103 010c 	add.w	r1, r3, #12
 8007d1a:	0092      	lsls	r2, r2, #2
 8007d1c:	300c      	adds	r0, #12
 8007d1e:	f000 ff61 	bl	8008be4 <memcpy>
 8007d22:	ec49 8b10 	vmov	d0, r8, r9
 8007d26:	aa18      	add	r2, sp, #96	; 0x60
 8007d28:	a917      	add	r1, sp, #92	; 0x5c
 8007d2a:	4620      	mov	r0, r4
 8007d2c:	f7ff fbd6 	bl	80074dc <__d2b>
 8007d30:	ec49 8b18 	vmov	d8, r8, r9
 8007d34:	9016      	str	r0, [sp, #88]	; 0x58
 8007d36:	2800      	cmp	r0, #0
 8007d38:	f43f af02 	beq.w	8007b40 <_strtod_l+0x488>
 8007d3c:	2101      	movs	r1, #1
 8007d3e:	4620      	mov	r0, r4
 8007d40:	f7ff f930 	bl	8006fa4 <__i2b>
 8007d44:	4683      	mov	fp, r0
 8007d46:	2800      	cmp	r0, #0
 8007d48:	f43f aefa 	beq.w	8007b40 <_strtod_l+0x488>
 8007d4c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8007d4e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007d50:	2e00      	cmp	r6, #0
 8007d52:	bfab      	itete	ge
 8007d54:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8007d56:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8007d58:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8007d5a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8007d5e:	bfac      	ite	ge
 8007d60:	eb06 0a03 	addge.w	sl, r6, r3
 8007d64:	1b9f      	sublt	r7, r3, r6
 8007d66:	9b04      	ldr	r3, [sp, #16]
 8007d68:	1af6      	subs	r6, r6, r3
 8007d6a:	4416      	add	r6, r2
 8007d6c:	4ba0      	ldr	r3, [pc, #640]	; (8007ff0 <_strtod_l+0x938>)
 8007d6e:	3e01      	subs	r6, #1
 8007d70:	429e      	cmp	r6, r3
 8007d72:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007d76:	f280 80c4 	bge.w	8007f02 <_strtod_l+0x84a>
 8007d7a:	1b9b      	subs	r3, r3, r6
 8007d7c:	2b1f      	cmp	r3, #31
 8007d7e:	eba2 0203 	sub.w	r2, r2, r3
 8007d82:	f04f 0101 	mov.w	r1, #1
 8007d86:	f300 80b0 	bgt.w	8007eea <_strtod_l+0x832>
 8007d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8007d8e:	930e      	str	r3, [sp, #56]	; 0x38
 8007d90:	2300      	movs	r3, #0
 8007d92:	930d      	str	r3, [sp, #52]	; 0x34
 8007d94:	eb0a 0602 	add.w	r6, sl, r2
 8007d98:	9b04      	ldr	r3, [sp, #16]
 8007d9a:	45b2      	cmp	sl, r6
 8007d9c:	4417      	add	r7, r2
 8007d9e:	441f      	add	r7, r3
 8007da0:	4653      	mov	r3, sl
 8007da2:	bfa8      	it	ge
 8007da4:	4633      	movge	r3, r6
 8007da6:	42bb      	cmp	r3, r7
 8007da8:	bfa8      	it	ge
 8007daa:	463b      	movge	r3, r7
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	bfc2      	ittt	gt
 8007db0:	1af6      	subgt	r6, r6, r3
 8007db2:	1aff      	subgt	r7, r7, r3
 8007db4:	ebaa 0a03 	subgt.w	sl, sl, r3
 8007db8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	dd17      	ble.n	8007dee <_strtod_l+0x736>
 8007dbe:	4659      	mov	r1, fp
 8007dc0:	461a      	mov	r2, r3
 8007dc2:	4620      	mov	r0, r4
 8007dc4:	f7ff f9ae 	bl	8007124 <__pow5mult>
 8007dc8:	4683      	mov	fp, r0
 8007dca:	2800      	cmp	r0, #0
 8007dcc:	f43f aeb8 	beq.w	8007b40 <_strtod_l+0x488>
 8007dd0:	4601      	mov	r1, r0
 8007dd2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007dd4:	4620      	mov	r0, r4
 8007dd6:	f7ff f8fb 	bl	8006fd0 <__multiply>
 8007dda:	900b      	str	r0, [sp, #44]	; 0x2c
 8007ddc:	2800      	cmp	r0, #0
 8007dde:	f43f aeaf 	beq.w	8007b40 <_strtod_l+0x488>
 8007de2:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007de4:	4620      	mov	r0, r4
 8007de6:	f7fe ffdd 	bl	8006da4 <_Bfree>
 8007dea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007dec:	9316      	str	r3, [sp, #88]	; 0x58
 8007dee:	2e00      	cmp	r6, #0
 8007df0:	f300 808c 	bgt.w	8007f0c <_strtod_l+0x854>
 8007df4:	9b08      	ldr	r3, [sp, #32]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	dd08      	ble.n	8007e0c <_strtod_l+0x754>
 8007dfa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007dfc:	9905      	ldr	r1, [sp, #20]
 8007dfe:	4620      	mov	r0, r4
 8007e00:	f7ff f990 	bl	8007124 <__pow5mult>
 8007e04:	9005      	str	r0, [sp, #20]
 8007e06:	2800      	cmp	r0, #0
 8007e08:	f43f ae9a 	beq.w	8007b40 <_strtod_l+0x488>
 8007e0c:	2f00      	cmp	r7, #0
 8007e0e:	dd08      	ble.n	8007e22 <_strtod_l+0x76a>
 8007e10:	9905      	ldr	r1, [sp, #20]
 8007e12:	463a      	mov	r2, r7
 8007e14:	4620      	mov	r0, r4
 8007e16:	f7ff f9df 	bl	80071d8 <__lshift>
 8007e1a:	9005      	str	r0, [sp, #20]
 8007e1c:	2800      	cmp	r0, #0
 8007e1e:	f43f ae8f 	beq.w	8007b40 <_strtod_l+0x488>
 8007e22:	f1ba 0f00 	cmp.w	sl, #0
 8007e26:	dd08      	ble.n	8007e3a <_strtod_l+0x782>
 8007e28:	4659      	mov	r1, fp
 8007e2a:	4652      	mov	r2, sl
 8007e2c:	4620      	mov	r0, r4
 8007e2e:	f7ff f9d3 	bl	80071d8 <__lshift>
 8007e32:	4683      	mov	fp, r0
 8007e34:	2800      	cmp	r0, #0
 8007e36:	f43f ae83 	beq.w	8007b40 <_strtod_l+0x488>
 8007e3a:	9a05      	ldr	r2, [sp, #20]
 8007e3c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007e3e:	4620      	mov	r0, r4
 8007e40:	f7ff fa52 	bl	80072e8 <__mdiff>
 8007e44:	4605      	mov	r5, r0
 8007e46:	2800      	cmp	r0, #0
 8007e48:	f43f ae7a 	beq.w	8007b40 <_strtod_l+0x488>
 8007e4c:	68c3      	ldr	r3, [r0, #12]
 8007e4e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007e50:	2300      	movs	r3, #0
 8007e52:	60c3      	str	r3, [r0, #12]
 8007e54:	4659      	mov	r1, fp
 8007e56:	f7ff fa2b 	bl	80072b0 <__mcmp>
 8007e5a:	2800      	cmp	r0, #0
 8007e5c:	da60      	bge.n	8007f20 <_strtod_l+0x868>
 8007e5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e60:	ea53 0308 	orrs.w	r3, r3, r8
 8007e64:	f040 8084 	bne.w	8007f70 <_strtod_l+0x8b8>
 8007e68:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d17f      	bne.n	8007f70 <_strtod_l+0x8b8>
 8007e70:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007e74:	0d1b      	lsrs	r3, r3, #20
 8007e76:	051b      	lsls	r3, r3, #20
 8007e78:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007e7c:	d978      	bls.n	8007f70 <_strtod_l+0x8b8>
 8007e7e:	696b      	ldr	r3, [r5, #20]
 8007e80:	b913      	cbnz	r3, 8007e88 <_strtod_l+0x7d0>
 8007e82:	692b      	ldr	r3, [r5, #16]
 8007e84:	2b01      	cmp	r3, #1
 8007e86:	dd73      	ble.n	8007f70 <_strtod_l+0x8b8>
 8007e88:	4629      	mov	r1, r5
 8007e8a:	2201      	movs	r2, #1
 8007e8c:	4620      	mov	r0, r4
 8007e8e:	f7ff f9a3 	bl	80071d8 <__lshift>
 8007e92:	4659      	mov	r1, fp
 8007e94:	4605      	mov	r5, r0
 8007e96:	f7ff fa0b 	bl	80072b0 <__mcmp>
 8007e9a:	2800      	cmp	r0, #0
 8007e9c:	dd68      	ble.n	8007f70 <_strtod_l+0x8b8>
 8007e9e:	9904      	ldr	r1, [sp, #16]
 8007ea0:	4a54      	ldr	r2, [pc, #336]	; (8007ff4 <_strtod_l+0x93c>)
 8007ea2:	464b      	mov	r3, r9
 8007ea4:	2900      	cmp	r1, #0
 8007ea6:	f000 8084 	beq.w	8007fb2 <_strtod_l+0x8fa>
 8007eaa:	ea02 0109 	and.w	r1, r2, r9
 8007eae:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007eb2:	dc7e      	bgt.n	8007fb2 <_strtod_l+0x8fa>
 8007eb4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007eb8:	f77f aeb3 	ble.w	8007c22 <_strtod_l+0x56a>
 8007ebc:	4b4e      	ldr	r3, [pc, #312]	; (8007ff8 <_strtod_l+0x940>)
 8007ebe:	4640      	mov	r0, r8
 8007ec0:	4649      	mov	r1, r9
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	f7f8 fba0 	bl	8000608 <__aeabi_dmul>
 8007ec8:	4b4a      	ldr	r3, [pc, #296]	; (8007ff4 <_strtod_l+0x93c>)
 8007eca:	400b      	ands	r3, r1
 8007ecc:	4680      	mov	r8, r0
 8007ece:	4689      	mov	r9, r1
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	f47f ae3f 	bne.w	8007b54 <_strtod_l+0x49c>
 8007ed6:	2322      	movs	r3, #34	; 0x22
 8007ed8:	6023      	str	r3, [r4, #0]
 8007eda:	e63b      	b.n	8007b54 <_strtod_l+0x49c>
 8007edc:	f04f 32ff 	mov.w	r2, #4294967295
 8007ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ee4:	ea03 0808 	and.w	r8, r3, r8
 8007ee8:	e6e8      	b.n	8007cbc <_strtod_l+0x604>
 8007eea:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8007eee:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8007ef2:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8007ef6:	36e2      	adds	r6, #226	; 0xe2
 8007ef8:	fa01 f306 	lsl.w	r3, r1, r6
 8007efc:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8007f00:	e748      	b.n	8007d94 <_strtod_l+0x6dc>
 8007f02:	2100      	movs	r1, #0
 8007f04:	2301      	movs	r3, #1
 8007f06:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8007f0a:	e743      	b.n	8007d94 <_strtod_l+0x6dc>
 8007f0c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007f0e:	4632      	mov	r2, r6
 8007f10:	4620      	mov	r0, r4
 8007f12:	f7ff f961 	bl	80071d8 <__lshift>
 8007f16:	9016      	str	r0, [sp, #88]	; 0x58
 8007f18:	2800      	cmp	r0, #0
 8007f1a:	f47f af6b 	bne.w	8007df4 <_strtod_l+0x73c>
 8007f1e:	e60f      	b.n	8007b40 <_strtod_l+0x488>
 8007f20:	46ca      	mov	sl, r9
 8007f22:	d171      	bne.n	8008008 <_strtod_l+0x950>
 8007f24:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007f26:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007f2a:	b352      	cbz	r2, 8007f82 <_strtod_l+0x8ca>
 8007f2c:	4a33      	ldr	r2, [pc, #204]	; (8007ffc <_strtod_l+0x944>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d12a      	bne.n	8007f88 <_strtod_l+0x8d0>
 8007f32:	9b04      	ldr	r3, [sp, #16]
 8007f34:	4641      	mov	r1, r8
 8007f36:	b1fb      	cbz	r3, 8007f78 <_strtod_l+0x8c0>
 8007f38:	4b2e      	ldr	r3, [pc, #184]	; (8007ff4 <_strtod_l+0x93c>)
 8007f3a:	ea09 0303 	and.w	r3, r9, r3
 8007f3e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007f42:	f04f 32ff 	mov.w	r2, #4294967295
 8007f46:	d81a      	bhi.n	8007f7e <_strtod_l+0x8c6>
 8007f48:	0d1b      	lsrs	r3, r3, #20
 8007f4a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8007f52:	4299      	cmp	r1, r3
 8007f54:	d118      	bne.n	8007f88 <_strtod_l+0x8d0>
 8007f56:	4b2a      	ldr	r3, [pc, #168]	; (8008000 <_strtod_l+0x948>)
 8007f58:	459a      	cmp	sl, r3
 8007f5a:	d102      	bne.n	8007f62 <_strtod_l+0x8aa>
 8007f5c:	3101      	adds	r1, #1
 8007f5e:	f43f adef 	beq.w	8007b40 <_strtod_l+0x488>
 8007f62:	4b24      	ldr	r3, [pc, #144]	; (8007ff4 <_strtod_l+0x93c>)
 8007f64:	ea0a 0303 	and.w	r3, sl, r3
 8007f68:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8007f6c:	f04f 0800 	mov.w	r8, #0
 8007f70:	9b04      	ldr	r3, [sp, #16]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d1a2      	bne.n	8007ebc <_strtod_l+0x804>
 8007f76:	e5ed      	b.n	8007b54 <_strtod_l+0x49c>
 8007f78:	f04f 33ff 	mov.w	r3, #4294967295
 8007f7c:	e7e9      	b.n	8007f52 <_strtod_l+0x89a>
 8007f7e:	4613      	mov	r3, r2
 8007f80:	e7e7      	b.n	8007f52 <_strtod_l+0x89a>
 8007f82:	ea53 0308 	orrs.w	r3, r3, r8
 8007f86:	d08a      	beq.n	8007e9e <_strtod_l+0x7e6>
 8007f88:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f8a:	b1e3      	cbz	r3, 8007fc6 <_strtod_l+0x90e>
 8007f8c:	ea13 0f0a 	tst.w	r3, sl
 8007f90:	d0ee      	beq.n	8007f70 <_strtod_l+0x8b8>
 8007f92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f94:	9a04      	ldr	r2, [sp, #16]
 8007f96:	4640      	mov	r0, r8
 8007f98:	4649      	mov	r1, r9
 8007f9a:	b1c3      	cbz	r3, 8007fce <_strtod_l+0x916>
 8007f9c:	f7ff fb6f 	bl	800767e <sulp>
 8007fa0:	4602      	mov	r2, r0
 8007fa2:	460b      	mov	r3, r1
 8007fa4:	ec51 0b18 	vmov	r0, r1, d8
 8007fa8:	f7f8 f978 	bl	800029c <__adddf3>
 8007fac:	4680      	mov	r8, r0
 8007fae:	4689      	mov	r9, r1
 8007fb0:	e7de      	b.n	8007f70 <_strtod_l+0x8b8>
 8007fb2:	4013      	ands	r3, r2
 8007fb4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007fb8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8007fbc:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8007fc0:	f04f 38ff 	mov.w	r8, #4294967295
 8007fc4:	e7d4      	b.n	8007f70 <_strtod_l+0x8b8>
 8007fc6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007fc8:	ea13 0f08 	tst.w	r3, r8
 8007fcc:	e7e0      	b.n	8007f90 <_strtod_l+0x8d8>
 8007fce:	f7ff fb56 	bl	800767e <sulp>
 8007fd2:	4602      	mov	r2, r0
 8007fd4:	460b      	mov	r3, r1
 8007fd6:	ec51 0b18 	vmov	r0, r1, d8
 8007fda:	f7f8 f95d 	bl	8000298 <__aeabi_dsub>
 8007fde:	2200      	movs	r2, #0
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	4680      	mov	r8, r0
 8007fe4:	4689      	mov	r9, r1
 8007fe6:	f7f8 fd77 	bl	8000ad8 <__aeabi_dcmpeq>
 8007fea:	2800      	cmp	r0, #0
 8007fec:	d0c0      	beq.n	8007f70 <_strtod_l+0x8b8>
 8007fee:	e618      	b.n	8007c22 <_strtod_l+0x56a>
 8007ff0:	fffffc02 	.word	0xfffffc02
 8007ff4:	7ff00000 	.word	0x7ff00000
 8007ff8:	39500000 	.word	0x39500000
 8007ffc:	000fffff 	.word	0x000fffff
 8008000:	7fefffff 	.word	0x7fefffff
 8008004:	08009810 	.word	0x08009810
 8008008:	4659      	mov	r1, fp
 800800a:	4628      	mov	r0, r5
 800800c:	f7ff fac0 	bl	8007590 <__ratio>
 8008010:	ec57 6b10 	vmov	r6, r7, d0
 8008014:	ee10 0a10 	vmov	r0, s0
 8008018:	2200      	movs	r2, #0
 800801a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800801e:	4639      	mov	r1, r7
 8008020:	f7f8 fd6e 	bl	8000b00 <__aeabi_dcmple>
 8008024:	2800      	cmp	r0, #0
 8008026:	d071      	beq.n	800810c <_strtod_l+0xa54>
 8008028:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800802a:	2b00      	cmp	r3, #0
 800802c:	d17c      	bne.n	8008128 <_strtod_l+0xa70>
 800802e:	f1b8 0f00 	cmp.w	r8, #0
 8008032:	d15a      	bne.n	80080ea <_strtod_l+0xa32>
 8008034:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008038:	2b00      	cmp	r3, #0
 800803a:	d15d      	bne.n	80080f8 <_strtod_l+0xa40>
 800803c:	4b90      	ldr	r3, [pc, #576]	; (8008280 <_strtod_l+0xbc8>)
 800803e:	2200      	movs	r2, #0
 8008040:	4630      	mov	r0, r6
 8008042:	4639      	mov	r1, r7
 8008044:	f7f8 fd52 	bl	8000aec <__aeabi_dcmplt>
 8008048:	2800      	cmp	r0, #0
 800804a:	d15c      	bne.n	8008106 <_strtod_l+0xa4e>
 800804c:	4630      	mov	r0, r6
 800804e:	4639      	mov	r1, r7
 8008050:	4b8c      	ldr	r3, [pc, #560]	; (8008284 <_strtod_l+0xbcc>)
 8008052:	2200      	movs	r2, #0
 8008054:	f7f8 fad8 	bl	8000608 <__aeabi_dmul>
 8008058:	4606      	mov	r6, r0
 800805a:	460f      	mov	r7, r1
 800805c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8008060:	9606      	str	r6, [sp, #24]
 8008062:	9307      	str	r3, [sp, #28]
 8008064:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008068:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800806c:	4b86      	ldr	r3, [pc, #536]	; (8008288 <_strtod_l+0xbd0>)
 800806e:	ea0a 0303 	and.w	r3, sl, r3
 8008072:	930d      	str	r3, [sp, #52]	; 0x34
 8008074:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008076:	4b85      	ldr	r3, [pc, #532]	; (800828c <_strtod_l+0xbd4>)
 8008078:	429a      	cmp	r2, r3
 800807a:	f040 8090 	bne.w	800819e <_strtod_l+0xae6>
 800807e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8008082:	ec49 8b10 	vmov	d0, r8, r9
 8008086:	f7ff f9b9 	bl	80073fc <__ulp>
 800808a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800808e:	ec51 0b10 	vmov	r0, r1, d0
 8008092:	f7f8 fab9 	bl	8000608 <__aeabi_dmul>
 8008096:	4642      	mov	r2, r8
 8008098:	464b      	mov	r3, r9
 800809a:	f7f8 f8ff 	bl	800029c <__adddf3>
 800809e:	460b      	mov	r3, r1
 80080a0:	4979      	ldr	r1, [pc, #484]	; (8008288 <_strtod_l+0xbd0>)
 80080a2:	4a7b      	ldr	r2, [pc, #492]	; (8008290 <_strtod_l+0xbd8>)
 80080a4:	4019      	ands	r1, r3
 80080a6:	4291      	cmp	r1, r2
 80080a8:	4680      	mov	r8, r0
 80080aa:	d944      	bls.n	8008136 <_strtod_l+0xa7e>
 80080ac:	ee18 2a90 	vmov	r2, s17
 80080b0:	4b78      	ldr	r3, [pc, #480]	; (8008294 <_strtod_l+0xbdc>)
 80080b2:	429a      	cmp	r2, r3
 80080b4:	d104      	bne.n	80080c0 <_strtod_l+0xa08>
 80080b6:	ee18 3a10 	vmov	r3, s16
 80080ba:	3301      	adds	r3, #1
 80080bc:	f43f ad40 	beq.w	8007b40 <_strtod_l+0x488>
 80080c0:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8008294 <_strtod_l+0xbdc>
 80080c4:	f04f 38ff 	mov.w	r8, #4294967295
 80080c8:	9916      	ldr	r1, [sp, #88]	; 0x58
 80080ca:	4620      	mov	r0, r4
 80080cc:	f7fe fe6a 	bl	8006da4 <_Bfree>
 80080d0:	9905      	ldr	r1, [sp, #20]
 80080d2:	4620      	mov	r0, r4
 80080d4:	f7fe fe66 	bl	8006da4 <_Bfree>
 80080d8:	4659      	mov	r1, fp
 80080da:	4620      	mov	r0, r4
 80080dc:	f7fe fe62 	bl	8006da4 <_Bfree>
 80080e0:	4629      	mov	r1, r5
 80080e2:	4620      	mov	r0, r4
 80080e4:	f7fe fe5e 	bl	8006da4 <_Bfree>
 80080e8:	e609      	b.n	8007cfe <_strtod_l+0x646>
 80080ea:	f1b8 0f01 	cmp.w	r8, #1
 80080ee:	d103      	bne.n	80080f8 <_strtod_l+0xa40>
 80080f0:	f1b9 0f00 	cmp.w	r9, #0
 80080f4:	f43f ad95 	beq.w	8007c22 <_strtod_l+0x56a>
 80080f8:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8008250 <_strtod_l+0xb98>
 80080fc:	4f60      	ldr	r7, [pc, #384]	; (8008280 <_strtod_l+0xbc8>)
 80080fe:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008102:	2600      	movs	r6, #0
 8008104:	e7ae      	b.n	8008064 <_strtod_l+0x9ac>
 8008106:	4f5f      	ldr	r7, [pc, #380]	; (8008284 <_strtod_l+0xbcc>)
 8008108:	2600      	movs	r6, #0
 800810a:	e7a7      	b.n	800805c <_strtod_l+0x9a4>
 800810c:	4b5d      	ldr	r3, [pc, #372]	; (8008284 <_strtod_l+0xbcc>)
 800810e:	4630      	mov	r0, r6
 8008110:	4639      	mov	r1, r7
 8008112:	2200      	movs	r2, #0
 8008114:	f7f8 fa78 	bl	8000608 <__aeabi_dmul>
 8008118:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800811a:	4606      	mov	r6, r0
 800811c:	460f      	mov	r7, r1
 800811e:	2b00      	cmp	r3, #0
 8008120:	d09c      	beq.n	800805c <_strtod_l+0x9a4>
 8008122:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008126:	e79d      	b.n	8008064 <_strtod_l+0x9ac>
 8008128:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8008258 <_strtod_l+0xba0>
 800812c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008130:	ec57 6b17 	vmov	r6, r7, d7
 8008134:	e796      	b.n	8008064 <_strtod_l+0x9ac>
 8008136:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800813a:	9b04      	ldr	r3, [sp, #16]
 800813c:	46ca      	mov	sl, r9
 800813e:	2b00      	cmp	r3, #0
 8008140:	d1c2      	bne.n	80080c8 <_strtod_l+0xa10>
 8008142:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008146:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008148:	0d1b      	lsrs	r3, r3, #20
 800814a:	051b      	lsls	r3, r3, #20
 800814c:	429a      	cmp	r2, r3
 800814e:	d1bb      	bne.n	80080c8 <_strtod_l+0xa10>
 8008150:	4630      	mov	r0, r6
 8008152:	4639      	mov	r1, r7
 8008154:	f7f8 fdb8 	bl	8000cc8 <__aeabi_d2lz>
 8008158:	f7f8 fa28 	bl	80005ac <__aeabi_l2d>
 800815c:	4602      	mov	r2, r0
 800815e:	460b      	mov	r3, r1
 8008160:	4630      	mov	r0, r6
 8008162:	4639      	mov	r1, r7
 8008164:	f7f8 f898 	bl	8000298 <__aeabi_dsub>
 8008168:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800816a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800816e:	ea43 0308 	orr.w	r3, r3, r8
 8008172:	4313      	orrs	r3, r2
 8008174:	4606      	mov	r6, r0
 8008176:	460f      	mov	r7, r1
 8008178:	d054      	beq.n	8008224 <_strtod_l+0xb6c>
 800817a:	a339      	add	r3, pc, #228	; (adr r3, 8008260 <_strtod_l+0xba8>)
 800817c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008180:	f7f8 fcb4 	bl	8000aec <__aeabi_dcmplt>
 8008184:	2800      	cmp	r0, #0
 8008186:	f47f ace5 	bne.w	8007b54 <_strtod_l+0x49c>
 800818a:	a337      	add	r3, pc, #220	; (adr r3, 8008268 <_strtod_l+0xbb0>)
 800818c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008190:	4630      	mov	r0, r6
 8008192:	4639      	mov	r1, r7
 8008194:	f7f8 fcc8 	bl	8000b28 <__aeabi_dcmpgt>
 8008198:	2800      	cmp	r0, #0
 800819a:	d095      	beq.n	80080c8 <_strtod_l+0xa10>
 800819c:	e4da      	b.n	8007b54 <_strtod_l+0x49c>
 800819e:	9b04      	ldr	r3, [sp, #16]
 80081a0:	b333      	cbz	r3, 80081f0 <_strtod_l+0xb38>
 80081a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80081a4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80081a8:	d822      	bhi.n	80081f0 <_strtod_l+0xb38>
 80081aa:	a331      	add	r3, pc, #196	; (adr r3, 8008270 <_strtod_l+0xbb8>)
 80081ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081b0:	4630      	mov	r0, r6
 80081b2:	4639      	mov	r1, r7
 80081b4:	f7f8 fca4 	bl	8000b00 <__aeabi_dcmple>
 80081b8:	b1a0      	cbz	r0, 80081e4 <_strtod_l+0xb2c>
 80081ba:	4639      	mov	r1, r7
 80081bc:	4630      	mov	r0, r6
 80081be:	f7f8 fcfb 	bl	8000bb8 <__aeabi_d2uiz>
 80081c2:	2801      	cmp	r0, #1
 80081c4:	bf38      	it	cc
 80081c6:	2001      	movcc	r0, #1
 80081c8:	f7f8 f9a4 	bl	8000514 <__aeabi_ui2d>
 80081cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80081ce:	4606      	mov	r6, r0
 80081d0:	460f      	mov	r7, r1
 80081d2:	bb23      	cbnz	r3, 800821e <_strtod_l+0xb66>
 80081d4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80081d8:	9010      	str	r0, [sp, #64]	; 0x40
 80081da:	9311      	str	r3, [sp, #68]	; 0x44
 80081dc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80081e0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80081e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80081e6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80081e8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80081ec:	1a9b      	subs	r3, r3, r2
 80081ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80081f0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80081f4:	eeb0 0a48 	vmov.f32	s0, s16
 80081f8:	eef0 0a68 	vmov.f32	s1, s17
 80081fc:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8008200:	f7ff f8fc 	bl	80073fc <__ulp>
 8008204:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008208:	ec53 2b10 	vmov	r2, r3, d0
 800820c:	f7f8 f9fc 	bl	8000608 <__aeabi_dmul>
 8008210:	ec53 2b18 	vmov	r2, r3, d8
 8008214:	f7f8 f842 	bl	800029c <__adddf3>
 8008218:	4680      	mov	r8, r0
 800821a:	4689      	mov	r9, r1
 800821c:	e78d      	b.n	800813a <_strtod_l+0xa82>
 800821e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8008222:	e7db      	b.n	80081dc <_strtod_l+0xb24>
 8008224:	a314      	add	r3, pc, #80	; (adr r3, 8008278 <_strtod_l+0xbc0>)
 8008226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800822a:	f7f8 fc5f 	bl	8000aec <__aeabi_dcmplt>
 800822e:	e7b3      	b.n	8008198 <_strtod_l+0xae0>
 8008230:	2300      	movs	r3, #0
 8008232:	930a      	str	r3, [sp, #40]	; 0x28
 8008234:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008236:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008238:	6013      	str	r3, [r2, #0]
 800823a:	f7ff ba7c 	b.w	8007736 <_strtod_l+0x7e>
 800823e:	2a65      	cmp	r2, #101	; 0x65
 8008240:	f43f ab75 	beq.w	800792e <_strtod_l+0x276>
 8008244:	2a45      	cmp	r2, #69	; 0x45
 8008246:	f43f ab72 	beq.w	800792e <_strtod_l+0x276>
 800824a:	2301      	movs	r3, #1
 800824c:	f7ff bbaa 	b.w	80079a4 <_strtod_l+0x2ec>
 8008250:	00000000 	.word	0x00000000
 8008254:	bff00000 	.word	0xbff00000
 8008258:	00000000 	.word	0x00000000
 800825c:	3ff00000 	.word	0x3ff00000
 8008260:	94a03595 	.word	0x94a03595
 8008264:	3fdfffff 	.word	0x3fdfffff
 8008268:	35afe535 	.word	0x35afe535
 800826c:	3fe00000 	.word	0x3fe00000
 8008270:	ffc00000 	.word	0xffc00000
 8008274:	41dfffff 	.word	0x41dfffff
 8008278:	94a03595 	.word	0x94a03595
 800827c:	3fcfffff 	.word	0x3fcfffff
 8008280:	3ff00000 	.word	0x3ff00000
 8008284:	3fe00000 	.word	0x3fe00000
 8008288:	7ff00000 	.word	0x7ff00000
 800828c:	7fe00000 	.word	0x7fe00000
 8008290:	7c9fffff 	.word	0x7c9fffff
 8008294:	7fefffff 	.word	0x7fefffff

08008298 <_strtod_r>:
 8008298:	4b01      	ldr	r3, [pc, #4]	; (80082a0 <_strtod_r+0x8>)
 800829a:	f7ff ba0d 	b.w	80076b8 <_strtod_l>
 800829e:	bf00      	nop
 80082a0:	20000068 	.word	0x20000068

080082a4 <_strtol_l.constprop.0>:
 80082a4:	2b01      	cmp	r3, #1
 80082a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082aa:	d001      	beq.n	80082b0 <_strtol_l.constprop.0+0xc>
 80082ac:	2b24      	cmp	r3, #36	; 0x24
 80082ae:	d906      	bls.n	80082be <_strtol_l.constprop.0+0x1a>
 80082b0:	f7fd fd8a 	bl	8005dc8 <__errno>
 80082b4:	2316      	movs	r3, #22
 80082b6:	6003      	str	r3, [r0, #0]
 80082b8:	2000      	movs	r0, #0
 80082ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082be:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80083a4 <_strtol_l.constprop.0+0x100>
 80082c2:	460d      	mov	r5, r1
 80082c4:	462e      	mov	r6, r5
 80082c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80082ca:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80082ce:	f017 0708 	ands.w	r7, r7, #8
 80082d2:	d1f7      	bne.n	80082c4 <_strtol_l.constprop.0+0x20>
 80082d4:	2c2d      	cmp	r4, #45	; 0x2d
 80082d6:	d132      	bne.n	800833e <_strtol_l.constprop.0+0x9a>
 80082d8:	782c      	ldrb	r4, [r5, #0]
 80082da:	2701      	movs	r7, #1
 80082dc:	1cb5      	adds	r5, r6, #2
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d05b      	beq.n	800839a <_strtol_l.constprop.0+0xf6>
 80082e2:	2b10      	cmp	r3, #16
 80082e4:	d109      	bne.n	80082fa <_strtol_l.constprop.0+0x56>
 80082e6:	2c30      	cmp	r4, #48	; 0x30
 80082e8:	d107      	bne.n	80082fa <_strtol_l.constprop.0+0x56>
 80082ea:	782c      	ldrb	r4, [r5, #0]
 80082ec:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80082f0:	2c58      	cmp	r4, #88	; 0x58
 80082f2:	d14d      	bne.n	8008390 <_strtol_l.constprop.0+0xec>
 80082f4:	786c      	ldrb	r4, [r5, #1]
 80082f6:	2310      	movs	r3, #16
 80082f8:	3502      	adds	r5, #2
 80082fa:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80082fe:	f108 38ff 	add.w	r8, r8, #4294967295
 8008302:	f04f 0e00 	mov.w	lr, #0
 8008306:	fbb8 f9f3 	udiv	r9, r8, r3
 800830a:	4676      	mov	r6, lr
 800830c:	fb03 8a19 	mls	sl, r3, r9, r8
 8008310:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008314:	f1bc 0f09 	cmp.w	ip, #9
 8008318:	d816      	bhi.n	8008348 <_strtol_l.constprop.0+0xa4>
 800831a:	4664      	mov	r4, ip
 800831c:	42a3      	cmp	r3, r4
 800831e:	dd24      	ble.n	800836a <_strtol_l.constprop.0+0xc6>
 8008320:	f1be 3fff 	cmp.w	lr, #4294967295
 8008324:	d008      	beq.n	8008338 <_strtol_l.constprop.0+0x94>
 8008326:	45b1      	cmp	r9, r6
 8008328:	d31c      	bcc.n	8008364 <_strtol_l.constprop.0+0xc0>
 800832a:	d101      	bne.n	8008330 <_strtol_l.constprop.0+0x8c>
 800832c:	45a2      	cmp	sl, r4
 800832e:	db19      	blt.n	8008364 <_strtol_l.constprop.0+0xc0>
 8008330:	fb06 4603 	mla	r6, r6, r3, r4
 8008334:	f04f 0e01 	mov.w	lr, #1
 8008338:	f815 4b01 	ldrb.w	r4, [r5], #1
 800833c:	e7e8      	b.n	8008310 <_strtol_l.constprop.0+0x6c>
 800833e:	2c2b      	cmp	r4, #43	; 0x2b
 8008340:	bf04      	itt	eq
 8008342:	782c      	ldrbeq	r4, [r5, #0]
 8008344:	1cb5      	addeq	r5, r6, #2
 8008346:	e7ca      	b.n	80082de <_strtol_l.constprop.0+0x3a>
 8008348:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800834c:	f1bc 0f19 	cmp.w	ip, #25
 8008350:	d801      	bhi.n	8008356 <_strtol_l.constprop.0+0xb2>
 8008352:	3c37      	subs	r4, #55	; 0x37
 8008354:	e7e2      	b.n	800831c <_strtol_l.constprop.0+0x78>
 8008356:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800835a:	f1bc 0f19 	cmp.w	ip, #25
 800835e:	d804      	bhi.n	800836a <_strtol_l.constprop.0+0xc6>
 8008360:	3c57      	subs	r4, #87	; 0x57
 8008362:	e7db      	b.n	800831c <_strtol_l.constprop.0+0x78>
 8008364:	f04f 3eff 	mov.w	lr, #4294967295
 8008368:	e7e6      	b.n	8008338 <_strtol_l.constprop.0+0x94>
 800836a:	f1be 3fff 	cmp.w	lr, #4294967295
 800836e:	d105      	bne.n	800837c <_strtol_l.constprop.0+0xd8>
 8008370:	2322      	movs	r3, #34	; 0x22
 8008372:	6003      	str	r3, [r0, #0]
 8008374:	4646      	mov	r6, r8
 8008376:	b942      	cbnz	r2, 800838a <_strtol_l.constprop.0+0xe6>
 8008378:	4630      	mov	r0, r6
 800837a:	e79e      	b.n	80082ba <_strtol_l.constprop.0+0x16>
 800837c:	b107      	cbz	r7, 8008380 <_strtol_l.constprop.0+0xdc>
 800837e:	4276      	negs	r6, r6
 8008380:	2a00      	cmp	r2, #0
 8008382:	d0f9      	beq.n	8008378 <_strtol_l.constprop.0+0xd4>
 8008384:	f1be 0f00 	cmp.w	lr, #0
 8008388:	d000      	beq.n	800838c <_strtol_l.constprop.0+0xe8>
 800838a:	1e69      	subs	r1, r5, #1
 800838c:	6011      	str	r1, [r2, #0]
 800838e:	e7f3      	b.n	8008378 <_strtol_l.constprop.0+0xd4>
 8008390:	2430      	movs	r4, #48	; 0x30
 8008392:	2b00      	cmp	r3, #0
 8008394:	d1b1      	bne.n	80082fa <_strtol_l.constprop.0+0x56>
 8008396:	2308      	movs	r3, #8
 8008398:	e7af      	b.n	80082fa <_strtol_l.constprop.0+0x56>
 800839a:	2c30      	cmp	r4, #48	; 0x30
 800839c:	d0a5      	beq.n	80082ea <_strtol_l.constprop.0+0x46>
 800839e:	230a      	movs	r3, #10
 80083a0:	e7ab      	b.n	80082fa <_strtol_l.constprop.0+0x56>
 80083a2:	bf00      	nop
 80083a4:	08009839 	.word	0x08009839

080083a8 <_strtol_r>:
 80083a8:	f7ff bf7c 	b.w	80082a4 <_strtol_l.constprop.0>

080083ac <__ssputs_r>:
 80083ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083b0:	688e      	ldr	r6, [r1, #8]
 80083b2:	461f      	mov	r7, r3
 80083b4:	42be      	cmp	r6, r7
 80083b6:	680b      	ldr	r3, [r1, #0]
 80083b8:	4682      	mov	sl, r0
 80083ba:	460c      	mov	r4, r1
 80083bc:	4690      	mov	r8, r2
 80083be:	d82c      	bhi.n	800841a <__ssputs_r+0x6e>
 80083c0:	898a      	ldrh	r2, [r1, #12]
 80083c2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80083c6:	d026      	beq.n	8008416 <__ssputs_r+0x6a>
 80083c8:	6965      	ldr	r5, [r4, #20]
 80083ca:	6909      	ldr	r1, [r1, #16]
 80083cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80083d0:	eba3 0901 	sub.w	r9, r3, r1
 80083d4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80083d8:	1c7b      	adds	r3, r7, #1
 80083da:	444b      	add	r3, r9
 80083dc:	106d      	asrs	r5, r5, #1
 80083de:	429d      	cmp	r5, r3
 80083e0:	bf38      	it	cc
 80083e2:	461d      	movcc	r5, r3
 80083e4:	0553      	lsls	r3, r2, #21
 80083e6:	d527      	bpl.n	8008438 <__ssputs_r+0x8c>
 80083e8:	4629      	mov	r1, r5
 80083ea:	f7fe fc0f 	bl	8006c0c <_malloc_r>
 80083ee:	4606      	mov	r6, r0
 80083f0:	b360      	cbz	r0, 800844c <__ssputs_r+0xa0>
 80083f2:	6921      	ldr	r1, [r4, #16]
 80083f4:	464a      	mov	r2, r9
 80083f6:	f000 fbf5 	bl	8008be4 <memcpy>
 80083fa:	89a3      	ldrh	r3, [r4, #12]
 80083fc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008400:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008404:	81a3      	strh	r3, [r4, #12]
 8008406:	6126      	str	r6, [r4, #16]
 8008408:	6165      	str	r5, [r4, #20]
 800840a:	444e      	add	r6, r9
 800840c:	eba5 0509 	sub.w	r5, r5, r9
 8008410:	6026      	str	r6, [r4, #0]
 8008412:	60a5      	str	r5, [r4, #8]
 8008414:	463e      	mov	r6, r7
 8008416:	42be      	cmp	r6, r7
 8008418:	d900      	bls.n	800841c <__ssputs_r+0x70>
 800841a:	463e      	mov	r6, r7
 800841c:	6820      	ldr	r0, [r4, #0]
 800841e:	4632      	mov	r2, r6
 8008420:	4641      	mov	r1, r8
 8008422:	f000 fba3 	bl	8008b6c <memmove>
 8008426:	68a3      	ldr	r3, [r4, #8]
 8008428:	1b9b      	subs	r3, r3, r6
 800842a:	60a3      	str	r3, [r4, #8]
 800842c:	6823      	ldr	r3, [r4, #0]
 800842e:	4433      	add	r3, r6
 8008430:	6023      	str	r3, [r4, #0]
 8008432:	2000      	movs	r0, #0
 8008434:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008438:	462a      	mov	r2, r5
 800843a:	f000 ff86 	bl	800934a <_realloc_r>
 800843e:	4606      	mov	r6, r0
 8008440:	2800      	cmp	r0, #0
 8008442:	d1e0      	bne.n	8008406 <__ssputs_r+0x5a>
 8008444:	6921      	ldr	r1, [r4, #16]
 8008446:	4650      	mov	r0, sl
 8008448:	f7fe fb6c 	bl	8006b24 <_free_r>
 800844c:	230c      	movs	r3, #12
 800844e:	f8ca 3000 	str.w	r3, [sl]
 8008452:	89a3      	ldrh	r3, [r4, #12]
 8008454:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008458:	81a3      	strh	r3, [r4, #12]
 800845a:	f04f 30ff 	mov.w	r0, #4294967295
 800845e:	e7e9      	b.n	8008434 <__ssputs_r+0x88>

08008460 <_svfiprintf_r>:
 8008460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008464:	4698      	mov	r8, r3
 8008466:	898b      	ldrh	r3, [r1, #12]
 8008468:	061b      	lsls	r3, r3, #24
 800846a:	b09d      	sub	sp, #116	; 0x74
 800846c:	4607      	mov	r7, r0
 800846e:	460d      	mov	r5, r1
 8008470:	4614      	mov	r4, r2
 8008472:	d50e      	bpl.n	8008492 <_svfiprintf_r+0x32>
 8008474:	690b      	ldr	r3, [r1, #16]
 8008476:	b963      	cbnz	r3, 8008492 <_svfiprintf_r+0x32>
 8008478:	2140      	movs	r1, #64	; 0x40
 800847a:	f7fe fbc7 	bl	8006c0c <_malloc_r>
 800847e:	6028      	str	r0, [r5, #0]
 8008480:	6128      	str	r0, [r5, #16]
 8008482:	b920      	cbnz	r0, 800848e <_svfiprintf_r+0x2e>
 8008484:	230c      	movs	r3, #12
 8008486:	603b      	str	r3, [r7, #0]
 8008488:	f04f 30ff 	mov.w	r0, #4294967295
 800848c:	e0d0      	b.n	8008630 <_svfiprintf_r+0x1d0>
 800848e:	2340      	movs	r3, #64	; 0x40
 8008490:	616b      	str	r3, [r5, #20]
 8008492:	2300      	movs	r3, #0
 8008494:	9309      	str	r3, [sp, #36]	; 0x24
 8008496:	2320      	movs	r3, #32
 8008498:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800849c:	f8cd 800c 	str.w	r8, [sp, #12]
 80084a0:	2330      	movs	r3, #48	; 0x30
 80084a2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008648 <_svfiprintf_r+0x1e8>
 80084a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80084aa:	f04f 0901 	mov.w	r9, #1
 80084ae:	4623      	mov	r3, r4
 80084b0:	469a      	mov	sl, r3
 80084b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80084b6:	b10a      	cbz	r2, 80084bc <_svfiprintf_r+0x5c>
 80084b8:	2a25      	cmp	r2, #37	; 0x25
 80084ba:	d1f9      	bne.n	80084b0 <_svfiprintf_r+0x50>
 80084bc:	ebba 0b04 	subs.w	fp, sl, r4
 80084c0:	d00b      	beq.n	80084da <_svfiprintf_r+0x7a>
 80084c2:	465b      	mov	r3, fp
 80084c4:	4622      	mov	r2, r4
 80084c6:	4629      	mov	r1, r5
 80084c8:	4638      	mov	r0, r7
 80084ca:	f7ff ff6f 	bl	80083ac <__ssputs_r>
 80084ce:	3001      	adds	r0, #1
 80084d0:	f000 80a9 	beq.w	8008626 <_svfiprintf_r+0x1c6>
 80084d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80084d6:	445a      	add	r2, fp
 80084d8:	9209      	str	r2, [sp, #36]	; 0x24
 80084da:	f89a 3000 	ldrb.w	r3, [sl]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	f000 80a1 	beq.w	8008626 <_svfiprintf_r+0x1c6>
 80084e4:	2300      	movs	r3, #0
 80084e6:	f04f 32ff 	mov.w	r2, #4294967295
 80084ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80084ee:	f10a 0a01 	add.w	sl, sl, #1
 80084f2:	9304      	str	r3, [sp, #16]
 80084f4:	9307      	str	r3, [sp, #28]
 80084f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80084fa:	931a      	str	r3, [sp, #104]	; 0x68
 80084fc:	4654      	mov	r4, sl
 80084fe:	2205      	movs	r2, #5
 8008500:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008504:	4850      	ldr	r0, [pc, #320]	; (8008648 <_svfiprintf_r+0x1e8>)
 8008506:	f7f7 fe6b 	bl	80001e0 <memchr>
 800850a:	9a04      	ldr	r2, [sp, #16]
 800850c:	b9d8      	cbnz	r0, 8008546 <_svfiprintf_r+0xe6>
 800850e:	06d0      	lsls	r0, r2, #27
 8008510:	bf44      	itt	mi
 8008512:	2320      	movmi	r3, #32
 8008514:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008518:	0711      	lsls	r1, r2, #28
 800851a:	bf44      	itt	mi
 800851c:	232b      	movmi	r3, #43	; 0x2b
 800851e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008522:	f89a 3000 	ldrb.w	r3, [sl]
 8008526:	2b2a      	cmp	r3, #42	; 0x2a
 8008528:	d015      	beq.n	8008556 <_svfiprintf_r+0xf6>
 800852a:	9a07      	ldr	r2, [sp, #28]
 800852c:	4654      	mov	r4, sl
 800852e:	2000      	movs	r0, #0
 8008530:	f04f 0c0a 	mov.w	ip, #10
 8008534:	4621      	mov	r1, r4
 8008536:	f811 3b01 	ldrb.w	r3, [r1], #1
 800853a:	3b30      	subs	r3, #48	; 0x30
 800853c:	2b09      	cmp	r3, #9
 800853e:	d94d      	bls.n	80085dc <_svfiprintf_r+0x17c>
 8008540:	b1b0      	cbz	r0, 8008570 <_svfiprintf_r+0x110>
 8008542:	9207      	str	r2, [sp, #28]
 8008544:	e014      	b.n	8008570 <_svfiprintf_r+0x110>
 8008546:	eba0 0308 	sub.w	r3, r0, r8
 800854a:	fa09 f303 	lsl.w	r3, r9, r3
 800854e:	4313      	orrs	r3, r2
 8008550:	9304      	str	r3, [sp, #16]
 8008552:	46a2      	mov	sl, r4
 8008554:	e7d2      	b.n	80084fc <_svfiprintf_r+0x9c>
 8008556:	9b03      	ldr	r3, [sp, #12]
 8008558:	1d19      	adds	r1, r3, #4
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	9103      	str	r1, [sp, #12]
 800855e:	2b00      	cmp	r3, #0
 8008560:	bfbb      	ittet	lt
 8008562:	425b      	neglt	r3, r3
 8008564:	f042 0202 	orrlt.w	r2, r2, #2
 8008568:	9307      	strge	r3, [sp, #28]
 800856a:	9307      	strlt	r3, [sp, #28]
 800856c:	bfb8      	it	lt
 800856e:	9204      	strlt	r2, [sp, #16]
 8008570:	7823      	ldrb	r3, [r4, #0]
 8008572:	2b2e      	cmp	r3, #46	; 0x2e
 8008574:	d10c      	bne.n	8008590 <_svfiprintf_r+0x130>
 8008576:	7863      	ldrb	r3, [r4, #1]
 8008578:	2b2a      	cmp	r3, #42	; 0x2a
 800857a:	d134      	bne.n	80085e6 <_svfiprintf_r+0x186>
 800857c:	9b03      	ldr	r3, [sp, #12]
 800857e:	1d1a      	adds	r2, r3, #4
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	9203      	str	r2, [sp, #12]
 8008584:	2b00      	cmp	r3, #0
 8008586:	bfb8      	it	lt
 8008588:	f04f 33ff 	movlt.w	r3, #4294967295
 800858c:	3402      	adds	r4, #2
 800858e:	9305      	str	r3, [sp, #20]
 8008590:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008658 <_svfiprintf_r+0x1f8>
 8008594:	7821      	ldrb	r1, [r4, #0]
 8008596:	2203      	movs	r2, #3
 8008598:	4650      	mov	r0, sl
 800859a:	f7f7 fe21 	bl	80001e0 <memchr>
 800859e:	b138      	cbz	r0, 80085b0 <_svfiprintf_r+0x150>
 80085a0:	9b04      	ldr	r3, [sp, #16]
 80085a2:	eba0 000a 	sub.w	r0, r0, sl
 80085a6:	2240      	movs	r2, #64	; 0x40
 80085a8:	4082      	lsls	r2, r0
 80085aa:	4313      	orrs	r3, r2
 80085ac:	3401      	adds	r4, #1
 80085ae:	9304      	str	r3, [sp, #16]
 80085b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085b4:	4825      	ldr	r0, [pc, #148]	; (800864c <_svfiprintf_r+0x1ec>)
 80085b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80085ba:	2206      	movs	r2, #6
 80085bc:	f7f7 fe10 	bl	80001e0 <memchr>
 80085c0:	2800      	cmp	r0, #0
 80085c2:	d038      	beq.n	8008636 <_svfiprintf_r+0x1d6>
 80085c4:	4b22      	ldr	r3, [pc, #136]	; (8008650 <_svfiprintf_r+0x1f0>)
 80085c6:	bb1b      	cbnz	r3, 8008610 <_svfiprintf_r+0x1b0>
 80085c8:	9b03      	ldr	r3, [sp, #12]
 80085ca:	3307      	adds	r3, #7
 80085cc:	f023 0307 	bic.w	r3, r3, #7
 80085d0:	3308      	adds	r3, #8
 80085d2:	9303      	str	r3, [sp, #12]
 80085d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085d6:	4433      	add	r3, r6
 80085d8:	9309      	str	r3, [sp, #36]	; 0x24
 80085da:	e768      	b.n	80084ae <_svfiprintf_r+0x4e>
 80085dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80085e0:	460c      	mov	r4, r1
 80085e2:	2001      	movs	r0, #1
 80085e4:	e7a6      	b.n	8008534 <_svfiprintf_r+0xd4>
 80085e6:	2300      	movs	r3, #0
 80085e8:	3401      	adds	r4, #1
 80085ea:	9305      	str	r3, [sp, #20]
 80085ec:	4619      	mov	r1, r3
 80085ee:	f04f 0c0a 	mov.w	ip, #10
 80085f2:	4620      	mov	r0, r4
 80085f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80085f8:	3a30      	subs	r2, #48	; 0x30
 80085fa:	2a09      	cmp	r2, #9
 80085fc:	d903      	bls.n	8008606 <_svfiprintf_r+0x1a6>
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d0c6      	beq.n	8008590 <_svfiprintf_r+0x130>
 8008602:	9105      	str	r1, [sp, #20]
 8008604:	e7c4      	b.n	8008590 <_svfiprintf_r+0x130>
 8008606:	fb0c 2101 	mla	r1, ip, r1, r2
 800860a:	4604      	mov	r4, r0
 800860c:	2301      	movs	r3, #1
 800860e:	e7f0      	b.n	80085f2 <_svfiprintf_r+0x192>
 8008610:	ab03      	add	r3, sp, #12
 8008612:	9300      	str	r3, [sp, #0]
 8008614:	462a      	mov	r2, r5
 8008616:	4b0f      	ldr	r3, [pc, #60]	; (8008654 <_svfiprintf_r+0x1f4>)
 8008618:	a904      	add	r1, sp, #16
 800861a:	4638      	mov	r0, r7
 800861c:	f7fc fc86 	bl	8004f2c <_printf_float>
 8008620:	1c42      	adds	r2, r0, #1
 8008622:	4606      	mov	r6, r0
 8008624:	d1d6      	bne.n	80085d4 <_svfiprintf_r+0x174>
 8008626:	89ab      	ldrh	r3, [r5, #12]
 8008628:	065b      	lsls	r3, r3, #25
 800862a:	f53f af2d 	bmi.w	8008488 <_svfiprintf_r+0x28>
 800862e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008630:	b01d      	add	sp, #116	; 0x74
 8008632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008636:	ab03      	add	r3, sp, #12
 8008638:	9300      	str	r3, [sp, #0]
 800863a:	462a      	mov	r2, r5
 800863c:	4b05      	ldr	r3, [pc, #20]	; (8008654 <_svfiprintf_r+0x1f4>)
 800863e:	a904      	add	r1, sp, #16
 8008640:	4638      	mov	r0, r7
 8008642:	f7fc ff17 	bl	8005474 <_printf_i>
 8008646:	e7eb      	b.n	8008620 <_svfiprintf_r+0x1c0>
 8008648:	08009939 	.word	0x08009939
 800864c:	08009943 	.word	0x08009943
 8008650:	08004f2d 	.word	0x08004f2d
 8008654:	080083ad 	.word	0x080083ad
 8008658:	0800993f 	.word	0x0800993f

0800865c <__sfputc_r>:
 800865c:	6893      	ldr	r3, [r2, #8]
 800865e:	3b01      	subs	r3, #1
 8008660:	2b00      	cmp	r3, #0
 8008662:	b410      	push	{r4}
 8008664:	6093      	str	r3, [r2, #8]
 8008666:	da08      	bge.n	800867a <__sfputc_r+0x1e>
 8008668:	6994      	ldr	r4, [r2, #24]
 800866a:	42a3      	cmp	r3, r4
 800866c:	db01      	blt.n	8008672 <__sfputc_r+0x16>
 800866e:	290a      	cmp	r1, #10
 8008670:	d103      	bne.n	800867a <__sfputc_r+0x1e>
 8008672:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008676:	f000 b9e3 	b.w	8008a40 <__swbuf_r>
 800867a:	6813      	ldr	r3, [r2, #0]
 800867c:	1c58      	adds	r0, r3, #1
 800867e:	6010      	str	r0, [r2, #0]
 8008680:	7019      	strb	r1, [r3, #0]
 8008682:	4608      	mov	r0, r1
 8008684:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008688:	4770      	bx	lr

0800868a <__sfputs_r>:
 800868a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800868c:	4606      	mov	r6, r0
 800868e:	460f      	mov	r7, r1
 8008690:	4614      	mov	r4, r2
 8008692:	18d5      	adds	r5, r2, r3
 8008694:	42ac      	cmp	r4, r5
 8008696:	d101      	bne.n	800869c <__sfputs_r+0x12>
 8008698:	2000      	movs	r0, #0
 800869a:	e007      	b.n	80086ac <__sfputs_r+0x22>
 800869c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086a0:	463a      	mov	r2, r7
 80086a2:	4630      	mov	r0, r6
 80086a4:	f7ff ffda 	bl	800865c <__sfputc_r>
 80086a8:	1c43      	adds	r3, r0, #1
 80086aa:	d1f3      	bne.n	8008694 <__sfputs_r+0xa>
 80086ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080086b0 <_vfiprintf_r>:
 80086b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086b4:	460d      	mov	r5, r1
 80086b6:	b09d      	sub	sp, #116	; 0x74
 80086b8:	4614      	mov	r4, r2
 80086ba:	4698      	mov	r8, r3
 80086bc:	4606      	mov	r6, r0
 80086be:	b118      	cbz	r0, 80086c8 <_vfiprintf_r+0x18>
 80086c0:	6a03      	ldr	r3, [r0, #32]
 80086c2:	b90b      	cbnz	r3, 80086c8 <_vfiprintf_r+0x18>
 80086c4:	f7fd fa94 	bl	8005bf0 <__sinit>
 80086c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80086ca:	07d9      	lsls	r1, r3, #31
 80086cc:	d405      	bmi.n	80086da <_vfiprintf_r+0x2a>
 80086ce:	89ab      	ldrh	r3, [r5, #12]
 80086d0:	059a      	lsls	r2, r3, #22
 80086d2:	d402      	bmi.n	80086da <_vfiprintf_r+0x2a>
 80086d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80086d6:	f7fd fba2 	bl	8005e1e <__retarget_lock_acquire_recursive>
 80086da:	89ab      	ldrh	r3, [r5, #12]
 80086dc:	071b      	lsls	r3, r3, #28
 80086de:	d501      	bpl.n	80086e4 <_vfiprintf_r+0x34>
 80086e0:	692b      	ldr	r3, [r5, #16]
 80086e2:	b99b      	cbnz	r3, 800870c <_vfiprintf_r+0x5c>
 80086e4:	4629      	mov	r1, r5
 80086e6:	4630      	mov	r0, r6
 80086e8:	f000 f9e8 	bl	8008abc <__swsetup_r>
 80086ec:	b170      	cbz	r0, 800870c <_vfiprintf_r+0x5c>
 80086ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80086f0:	07dc      	lsls	r4, r3, #31
 80086f2:	d504      	bpl.n	80086fe <_vfiprintf_r+0x4e>
 80086f4:	f04f 30ff 	mov.w	r0, #4294967295
 80086f8:	b01d      	add	sp, #116	; 0x74
 80086fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086fe:	89ab      	ldrh	r3, [r5, #12]
 8008700:	0598      	lsls	r0, r3, #22
 8008702:	d4f7      	bmi.n	80086f4 <_vfiprintf_r+0x44>
 8008704:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008706:	f7fd fb8b 	bl	8005e20 <__retarget_lock_release_recursive>
 800870a:	e7f3      	b.n	80086f4 <_vfiprintf_r+0x44>
 800870c:	2300      	movs	r3, #0
 800870e:	9309      	str	r3, [sp, #36]	; 0x24
 8008710:	2320      	movs	r3, #32
 8008712:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008716:	f8cd 800c 	str.w	r8, [sp, #12]
 800871a:	2330      	movs	r3, #48	; 0x30
 800871c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80088d0 <_vfiprintf_r+0x220>
 8008720:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008724:	f04f 0901 	mov.w	r9, #1
 8008728:	4623      	mov	r3, r4
 800872a:	469a      	mov	sl, r3
 800872c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008730:	b10a      	cbz	r2, 8008736 <_vfiprintf_r+0x86>
 8008732:	2a25      	cmp	r2, #37	; 0x25
 8008734:	d1f9      	bne.n	800872a <_vfiprintf_r+0x7a>
 8008736:	ebba 0b04 	subs.w	fp, sl, r4
 800873a:	d00b      	beq.n	8008754 <_vfiprintf_r+0xa4>
 800873c:	465b      	mov	r3, fp
 800873e:	4622      	mov	r2, r4
 8008740:	4629      	mov	r1, r5
 8008742:	4630      	mov	r0, r6
 8008744:	f7ff ffa1 	bl	800868a <__sfputs_r>
 8008748:	3001      	adds	r0, #1
 800874a:	f000 80a9 	beq.w	80088a0 <_vfiprintf_r+0x1f0>
 800874e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008750:	445a      	add	r2, fp
 8008752:	9209      	str	r2, [sp, #36]	; 0x24
 8008754:	f89a 3000 	ldrb.w	r3, [sl]
 8008758:	2b00      	cmp	r3, #0
 800875a:	f000 80a1 	beq.w	80088a0 <_vfiprintf_r+0x1f0>
 800875e:	2300      	movs	r3, #0
 8008760:	f04f 32ff 	mov.w	r2, #4294967295
 8008764:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008768:	f10a 0a01 	add.w	sl, sl, #1
 800876c:	9304      	str	r3, [sp, #16]
 800876e:	9307      	str	r3, [sp, #28]
 8008770:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008774:	931a      	str	r3, [sp, #104]	; 0x68
 8008776:	4654      	mov	r4, sl
 8008778:	2205      	movs	r2, #5
 800877a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800877e:	4854      	ldr	r0, [pc, #336]	; (80088d0 <_vfiprintf_r+0x220>)
 8008780:	f7f7 fd2e 	bl	80001e0 <memchr>
 8008784:	9a04      	ldr	r2, [sp, #16]
 8008786:	b9d8      	cbnz	r0, 80087c0 <_vfiprintf_r+0x110>
 8008788:	06d1      	lsls	r1, r2, #27
 800878a:	bf44      	itt	mi
 800878c:	2320      	movmi	r3, #32
 800878e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008792:	0713      	lsls	r3, r2, #28
 8008794:	bf44      	itt	mi
 8008796:	232b      	movmi	r3, #43	; 0x2b
 8008798:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800879c:	f89a 3000 	ldrb.w	r3, [sl]
 80087a0:	2b2a      	cmp	r3, #42	; 0x2a
 80087a2:	d015      	beq.n	80087d0 <_vfiprintf_r+0x120>
 80087a4:	9a07      	ldr	r2, [sp, #28]
 80087a6:	4654      	mov	r4, sl
 80087a8:	2000      	movs	r0, #0
 80087aa:	f04f 0c0a 	mov.w	ip, #10
 80087ae:	4621      	mov	r1, r4
 80087b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80087b4:	3b30      	subs	r3, #48	; 0x30
 80087b6:	2b09      	cmp	r3, #9
 80087b8:	d94d      	bls.n	8008856 <_vfiprintf_r+0x1a6>
 80087ba:	b1b0      	cbz	r0, 80087ea <_vfiprintf_r+0x13a>
 80087bc:	9207      	str	r2, [sp, #28]
 80087be:	e014      	b.n	80087ea <_vfiprintf_r+0x13a>
 80087c0:	eba0 0308 	sub.w	r3, r0, r8
 80087c4:	fa09 f303 	lsl.w	r3, r9, r3
 80087c8:	4313      	orrs	r3, r2
 80087ca:	9304      	str	r3, [sp, #16]
 80087cc:	46a2      	mov	sl, r4
 80087ce:	e7d2      	b.n	8008776 <_vfiprintf_r+0xc6>
 80087d0:	9b03      	ldr	r3, [sp, #12]
 80087d2:	1d19      	adds	r1, r3, #4
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	9103      	str	r1, [sp, #12]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	bfbb      	ittet	lt
 80087dc:	425b      	neglt	r3, r3
 80087de:	f042 0202 	orrlt.w	r2, r2, #2
 80087e2:	9307      	strge	r3, [sp, #28]
 80087e4:	9307      	strlt	r3, [sp, #28]
 80087e6:	bfb8      	it	lt
 80087e8:	9204      	strlt	r2, [sp, #16]
 80087ea:	7823      	ldrb	r3, [r4, #0]
 80087ec:	2b2e      	cmp	r3, #46	; 0x2e
 80087ee:	d10c      	bne.n	800880a <_vfiprintf_r+0x15a>
 80087f0:	7863      	ldrb	r3, [r4, #1]
 80087f2:	2b2a      	cmp	r3, #42	; 0x2a
 80087f4:	d134      	bne.n	8008860 <_vfiprintf_r+0x1b0>
 80087f6:	9b03      	ldr	r3, [sp, #12]
 80087f8:	1d1a      	adds	r2, r3, #4
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	9203      	str	r2, [sp, #12]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	bfb8      	it	lt
 8008802:	f04f 33ff 	movlt.w	r3, #4294967295
 8008806:	3402      	adds	r4, #2
 8008808:	9305      	str	r3, [sp, #20]
 800880a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80088e0 <_vfiprintf_r+0x230>
 800880e:	7821      	ldrb	r1, [r4, #0]
 8008810:	2203      	movs	r2, #3
 8008812:	4650      	mov	r0, sl
 8008814:	f7f7 fce4 	bl	80001e0 <memchr>
 8008818:	b138      	cbz	r0, 800882a <_vfiprintf_r+0x17a>
 800881a:	9b04      	ldr	r3, [sp, #16]
 800881c:	eba0 000a 	sub.w	r0, r0, sl
 8008820:	2240      	movs	r2, #64	; 0x40
 8008822:	4082      	lsls	r2, r0
 8008824:	4313      	orrs	r3, r2
 8008826:	3401      	adds	r4, #1
 8008828:	9304      	str	r3, [sp, #16]
 800882a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800882e:	4829      	ldr	r0, [pc, #164]	; (80088d4 <_vfiprintf_r+0x224>)
 8008830:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008834:	2206      	movs	r2, #6
 8008836:	f7f7 fcd3 	bl	80001e0 <memchr>
 800883a:	2800      	cmp	r0, #0
 800883c:	d03f      	beq.n	80088be <_vfiprintf_r+0x20e>
 800883e:	4b26      	ldr	r3, [pc, #152]	; (80088d8 <_vfiprintf_r+0x228>)
 8008840:	bb1b      	cbnz	r3, 800888a <_vfiprintf_r+0x1da>
 8008842:	9b03      	ldr	r3, [sp, #12]
 8008844:	3307      	adds	r3, #7
 8008846:	f023 0307 	bic.w	r3, r3, #7
 800884a:	3308      	adds	r3, #8
 800884c:	9303      	str	r3, [sp, #12]
 800884e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008850:	443b      	add	r3, r7
 8008852:	9309      	str	r3, [sp, #36]	; 0x24
 8008854:	e768      	b.n	8008728 <_vfiprintf_r+0x78>
 8008856:	fb0c 3202 	mla	r2, ip, r2, r3
 800885a:	460c      	mov	r4, r1
 800885c:	2001      	movs	r0, #1
 800885e:	e7a6      	b.n	80087ae <_vfiprintf_r+0xfe>
 8008860:	2300      	movs	r3, #0
 8008862:	3401      	adds	r4, #1
 8008864:	9305      	str	r3, [sp, #20]
 8008866:	4619      	mov	r1, r3
 8008868:	f04f 0c0a 	mov.w	ip, #10
 800886c:	4620      	mov	r0, r4
 800886e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008872:	3a30      	subs	r2, #48	; 0x30
 8008874:	2a09      	cmp	r2, #9
 8008876:	d903      	bls.n	8008880 <_vfiprintf_r+0x1d0>
 8008878:	2b00      	cmp	r3, #0
 800887a:	d0c6      	beq.n	800880a <_vfiprintf_r+0x15a>
 800887c:	9105      	str	r1, [sp, #20]
 800887e:	e7c4      	b.n	800880a <_vfiprintf_r+0x15a>
 8008880:	fb0c 2101 	mla	r1, ip, r1, r2
 8008884:	4604      	mov	r4, r0
 8008886:	2301      	movs	r3, #1
 8008888:	e7f0      	b.n	800886c <_vfiprintf_r+0x1bc>
 800888a:	ab03      	add	r3, sp, #12
 800888c:	9300      	str	r3, [sp, #0]
 800888e:	462a      	mov	r2, r5
 8008890:	4b12      	ldr	r3, [pc, #72]	; (80088dc <_vfiprintf_r+0x22c>)
 8008892:	a904      	add	r1, sp, #16
 8008894:	4630      	mov	r0, r6
 8008896:	f7fc fb49 	bl	8004f2c <_printf_float>
 800889a:	4607      	mov	r7, r0
 800889c:	1c78      	adds	r0, r7, #1
 800889e:	d1d6      	bne.n	800884e <_vfiprintf_r+0x19e>
 80088a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80088a2:	07d9      	lsls	r1, r3, #31
 80088a4:	d405      	bmi.n	80088b2 <_vfiprintf_r+0x202>
 80088a6:	89ab      	ldrh	r3, [r5, #12]
 80088a8:	059a      	lsls	r2, r3, #22
 80088aa:	d402      	bmi.n	80088b2 <_vfiprintf_r+0x202>
 80088ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80088ae:	f7fd fab7 	bl	8005e20 <__retarget_lock_release_recursive>
 80088b2:	89ab      	ldrh	r3, [r5, #12]
 80088b4:	065b      	lsls	r3, r3, #25
 80088b6:	f53f af1d 	bmi.w	80086f4 <_vfiprintf_r+0x44>
 80088ba:	9809      	ldr	r0, [sp, #36]	; 0x24
 80088bc:	e71c      	b.n	80086f8 <_vfiprintf_r+0x48>
 80088be:	ab03      	add	r3, sp, #12
 80088c0:	9300      	str	r3, [sp, #0]
 80088c2:	462a      	mov	r2, r5
 80088c4:	4b05      	ldr	r3, [pc, #20]	; (80088dc <_vfiprintf_r+0x22c>)
 80088c6:	a904      	add	r1, sp, #16
 80088c8:	4630      	mov	r0, r6
 80088ca:	f7fc fdd3 	bl	8005474 <_printf_i>
 80088ce:	e7e4      	b.n	800889a <_vfiprintf_r+0x1ea>
 80088d0:	08009939 	.word	0x08009939
 80088d4:	08009943 	.word	0x08009943
 80088d8:	08004f2d 	.word	0x08004f2d
 80088dc:	0800868b 	.word	0x0800868b
 80088e0:	0800993f 	.word	0x0800993f

080088e4 <__sflush_r>:
 80088e4:	898a      	ldrh	r2, [r1, #12]
 80088e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088ea:	4605      	mov	r5, r0
 80088ec:	0710      	lsls	r0, r2, #28
 80088ee:	460c      	mov	r4, r1
 80088f0:	d458      	bmi.n	80089a4 <__sflush_r+0xc0>
 80088f2:	684b      	ldr	r3, [r1, #4]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	dc05      	bgt.n	8008904 <__sflush_r+0x20>
 80088f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	dc02      	bgt.n	8008904 <__sflush_r+0x20>
 80088fe:	2000      	movs	r0, #0
 8008900:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008904:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008906:	2e00      	cmp	r6, #0
 8008908:	d0f9      	beq.n	80088fe <__sflush_r+0x1a>
 800890a:	2300      	movs	r3, #0
 800890c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008910:	682f      	ldr	r7, [r5, #0]
 8008912:	6a21      	ldr	r1, [r4, #32]
 8008914:	602b      	str	r3, [r5, #0]
 8008916:	d032      	beq.n	800897e <__sflush_r+0x9a>
 8008918:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800891a:	89a3      	ldrh	r3, [r4, #12]
 800891c:	075a      	lsls	r2, r3, #29
 800891e:	d505      	bpl.n	800892c <__sflush_r+0x48>
 8008920:	6863      	ldr	r3, [r4, #4]
 8008922:	1ac0      	subs	r0, r0, r3
 8008924:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008926:	b10b      	cbz	r3, 800892c <__sflush_r+0x48>
 8008928:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800892a:	1ac0      	subs	r0, r0, r3
 800892c:	2300      	movs	r3, #0
 800892e:	4602      	mov	r2, r0
 8008930:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008932:	6a21      	ldr	r1, [r4, #32]
 8008934:	4628      	mov	r0, r5
 8008936:	47b0      	blx	r6
 8008938:	1c43      	adds	r3, r0, #1
 800893a:	89a3      	ldrh	r3, [r4, #12]
 800893c:	d106      	bne.n	800894c <__sflush_r+0x68>
 800893e:	6829      	ldr	r1, [r5, #0]
 8008940:	291d      	cmp	r1, #29
 8008942:	d82b      	bhi.n	800899c <__sflush_r+0xb8>
 8008944:	4a29      	ldr	r2, [pc, #164]	; (80089ec <__sflush_r+0x108>)
 8008946:	410a      	asrs	r2, r1
 8008948:	07d6      	lsls	r6, r2, #31
 800894a:	d427      	bmi.n	800899c <__sflush_r+0xb8>
 800894c:	2200      	movs	r2, #0
 800894e:	6062      	str	r2, [r4, #4]
 8008950:	04d9      	lsls	r1, r3, #19
 8008952:	6922      	ldr	r2, [r4, #16]
 8008954:	6022      	str	r2, [r4, #0]
 8008956:	d504      	bpl.n	8008962 <__sflush_r+0x7e>
 8008958:	1c42      	adds	r2, r0, #1
 800895a:	d101      	bne.n	8008960 <__sflush_r+0x7c>
 800895c:	682b      	ldr	r3, [r5, #0]
 800895e:	b903      	cbnz	r3, 8008962 <__sflush_r+0x7e>
 8008960:	6560      	str	r0, [r4, #84]	; 0x54
 8008962:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008964:	602f      	str	r7, [r5, #0]
 8008966:	2900      	cmp	r1, #0
 8008968:	d0c9      	beq.n	80088fe <__sflush_r+0x1a>
 800896a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800896e:	4299      	cmp	r1, r3
 8008970:	d002      	beq.n	8008978 <__sflush_r+0x94>
 8008972:	4628      	mov	r0, r5
 8008974:	f7fe f8d6 	bl	8006b24 <_free_r>
 8008978:	2000      	movs	r0, #0
 800897a:	6360      	str	r0, [r4, #52]	; 0x34
 800897c:	e7c0      	b.n	8008900 <__sflush_r+0x1c>
 800897e:	2301      	movs	r3, #1
 8008980:	4628      	mov	r0, r5
 8008982:	47b0      	blx	r6
 8008984:	1c41      	adds	r1, r0, #1
 8008986:	d1c8      	bne.n	800891a <__sflush_r+0x36>
 8008988:	682b      	ldr	r3, [r5, #0]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d0c5      	beq.n	800891a <__sflush_r+0x36>
 800898e:	2b1d      	cmp	r3, #29
 8008990:	d001      	beq.n	8008996 <__sflush_r+0xb2>
 8008992:	2b16      	cmp	r3, #22
 8008994:	d101      	bne.n	800899a <__sflush_r+0xb6>
 8008996:	602f      	str	r7, [r5, #0]
 8008998:	e7b1      	b.n	80088fe <__sflush_r+0x1a>
 800899a:	89a3      	ldrh	r3, [r4, #12]
 800899c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80089a0:	81a3      	strh	r3, [r4, #12]
 80089a2:	e7ad      	b.n	8008900 <__sflush_r+0x1c>
 80089a4:	690f      	ldr	r7, [r1, #16]
 80089a6:	2f00      	cmp	r7, #0
 80089a8:	d0a9      	beq.n	80088fe <__sflush_r+0x1a>
 80089aa:	0793      	lsls	r3, r2, #30
 80089ac:	680e      	ldr	r6, [r1, #0]
 80089ae:	bf08      	it	eq
 80089b0:	694b      	ldreq	r3, [r1, #20]
 80089b2:	600f      	str	r7, [r1, #0]
 80089b4:	bf18      	it	ne
 80089b6:	2300      	movne	r3, #0
 80089b8:	eba6 0807 	sub.w	r8, r6, r7
 80089bc:	608b      	str	r3, [r1, #8]
 80089be:	f1b8 0f00 	cmp.w	r8, #0
 80089c2:	dd9c      	ble.n	80088fe <__sflush_r+0x1a>
 80089c4:	6a21      	ldr	r1, [r4, #32]
 80089c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80089c8:	4643      	mov	r3, r8
 80089ca:	463a      	mov	r2, r7
 80089cc:	4628      	mov	r0, r5
 80089ce:	47b0      	blx	r6
 80089d0:	2800      	cmp	r0, #0
 80089d2:	dc06      	bgt.n	80089e2 <__sflush_r+0xfe>
 80089d4:	89a3      	ldrh	r3, [r4, #12]
 80089d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80089da:	81a3      	strh	r3, [r4, #12]
 80089dc:	f04f 30ff 	mov.w	r0, #4294967295
 80089e0:	e78e      	b.n	8008900 <__sflush_r+0x1c>
 80089e2:	4407      	add	r7, r0
 80089e4:	eba8 0800 	sub.w	r8, r8, r0
 80089e8:	e7e9      	b.n	80089be <__sflush_r+0xda>
 80089ea:	bf00      	nop
 80089ec:	dfbffffe 	.word	0xdfbffffe

080089f0 <_fflush_r>:
 80089f0:	b538      	push	{r3, r4, r5, lr}
 80089f2:	690b      	ldr	r3, [r1, #16]
 80089f4:	4605      	mov	r5, r0
 80089f6:	460c      	mov	r4, r1
 80089f8:	b913      	cbnz	r3, 8008a00 <_fflush_r+0x10>
 80089fa:	2500      	movs	r5, #0
 80089fc:	4628      	mov	r0, r5
 80089fe:	bd38      	pop	{r3, r4, r5, pc}
 8008a00:	b118      	cbz	r0, 8008a0a <_fflush_r+0x1a>
 8008a02:	6a03      	ldr	r3, [r0, #32]
 8008a04:	b90b      	cbnz	r3, 8008a0a <_fflush_r+0x1a>
 8008a06:	f7fd f8f3 	bl	8005bf0 <__sinit>
 8008a0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d0f3      	beq.n	80089fa <_fflush_r+0xa>
 8008a12:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008a14:	07d0      	lsls	r0, r2, #31
 8008a16:	d404      	bmi.n	8008a22 <_fflush_r+0x32>
 8008a18:	0599      	lsls	r1, r3, #22
 8008a1a:	d402      	bmi.n	8008a22 <_fflush_r+0x32>
 8008a1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a1e:	f7fd f9fe 	bl	8005e1e <__retarget_lock_acquire_recursive>
 8008a22:	4628      	mov	r0, r5
 8008a24:	4621      	mov	r1, r4
 8008a26:	f7ff ff5d 	bl	80088e4 <__sflush_r>
 8008a2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008a2c:	07da      	lsls	r2, r3, #31
 8008a2e:	4605      	mov	r5, r0
 8008a30:	d4e4      	bmi.n	80089fc <_fflush_r+0xc>
 8008a32:	89a3      	ldrh	r3, [r4, #12]
 8008a34:	059b      	lsls	r3, r3, #22
 8008a36:	d4e1      	bmi.n	80089fc <_fflush_r+0xc>
 8008a38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a3a:	f7fd f9f1 	bl	8005e20 <__retarget_lock_release_recursive>
 8008a3e:	e7dd      	b.n	80089fc <_fflush_r+0xc>

08008a40 <__swbuf_r>:
 8008a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a42:	460e      	mov	r6, r1
 8008a44:	4614      	mov	r4, r2
 8008a46:	4605      	mov	r5, r0
 8008a48:	b118      	cbz	r0, 8008a52 <__swbuf_r+0x12>
 8008a4a:	6a03      	ldr	r3, [r0, #32]
 8008a4c:	b90b      	cbnz	r3, 8008a52 <__swbuf_r+0x12>
 8008a4e:	f7fd f8cf 	bl	8005bf0 <__sinit>
 8008a52:	69a3      	ldr	r3, [r4, #24]
 8008a54:	60a3      	str	r3, [r4, #8]
 8008a56:	89a3      	ldrh	r3, [r4, #12]
 8008a58:	071a      	lsls	r2, r3, #28
 8008a5a:	d525      	bpl.n	8008aa8 <__swbuf_r+0x68>
 8008a5c:	6923      	ldr	r3, [r4, #16]
 8008a5e:	b31b      	cbz	r3, 8008aa8 <__swbuf_r+0x68>
 8008a60:	6823      	ldr	r3, [r4, #0]
 8008a62:	6922      	ldr	r2, [r4, #16]
 8008a64:	1a98      	subs	r0, r3, r2
 8008a66:	6963      	ldr	r3, [r4, #20]
 8008a68:	b2f6      	uxtb	r6, r6
 8008a6a:	4283      	cmp	r3, r0
 8008a6c:	4637      	mov	r7, r6
 8008a6e:	dc04      	bgt.n	8008a7a <__swbuf_r+0x3a>
 8008a70:	4621      	mov	r1, r4
 8008a72:	4628      	mov	r0, r5
 8008a74:	f7ff ffbc 	bl	80089f0 <_fflush_r>
 8008a78:	b9e0      	cbnz	r0, 8008ab4 <__swbuf_r+0x74>
 8008a7a:	68a3      	ldr	r3, [r4, #8]
 8008a7c:	3b01      	subs	r3, #1
 8008a7e:	60a3      	str	r3, [r4, #8]
 8008a80:	6823      	ldr	r3, [r4, #0]
 8008a82:	1c5a      	adds	r2, r3, #1
 8008a84:	6022      	str	r2, [r4, #0]
 8008a86:	701e      	strb	r6, [r3, #0]
 8008a88:	6962      	ldr	r2, [r4, #20]
 8008a8a:	1c43      	adds	r3, r0, #1
 8008a8c:	429a      	cmp	r2, r3
 8008a8e:	d004      	beq.n	8008a9a <__swbuf_r+0x5a>
 8008a90:	89a3      	ldrh	r3, [r4, #12]
 8008a92:	07db      	lsls	r3, r3, #31
 8008a94:	d506      	bpl.n	8008aa4 <__swbuf_r+0x64>
 8008a96:	2e0a      	cmp	r6, #10
 8008a98:	d104      	bne.n	8008aa4 <__swbuf_r+0x64>
 8008a9a:	4621      	mov	r1, r4
 8008a9c:	4628      	mov	r0, r5
 8008a9e:	f7ff ffa7 	bl	80089f0 <_fflush_r>
 8008aa2:	b938      	cbnz	r0, 8008ab4 <__swbuf_r+0x74>
 8008aa4:	4638      	mov	r0, r7
 8008aa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008aa8:	4621      	mov	r1, r4
 8008aaa:	4628      	mov	r0, r5
 8008aac:	f000 f806 	bl	8008abc <__swsetup_r>
 8008ab0:	2800      	cmp	r0, #0
 8008ab2:	d0d5      	beq.n	8008a60 <__swbuf_r+0x20>
 8008ab4:	f04f 37ff 	mov.w	r7, #4294967295
 8008ab8:	e7f4      	b.n	8008aa4 <__swbuf_r+0x64>
	...

08008abc <__swsetup_r>:
 8008abc:	b538      	push	{r3, r4, r5, lr}
 8008abe:	4b2a      	ldr	r3, [pc, #168]	; (8008b68 <__swsetup_r+0xac>)
 8008ac0:	4605      	mov	r5, r0
 8008ac2:	6818      	ldr	r0, [r3, #0]
 8008ac4:	460c      	mov	r4, r1
 8008ac6:	b118      	cbz	r0, 8008ad0 <__swsetup_r+0x14>
 8008ac8:	6a03      	ldr	r3, [r0, #32]
 8008aca:	b90b      	cbnz	r3, 8008ad0 <__swsetup_r+0x14>
 8008acc:	f7fd f890 	bl	8005bf0 <__sinit>
 8008ad0:	89a3      	ldrh	r3, [r4, #12]
 8008ad2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008ad6:	0718      	lsls	r0, r3, #28
 8008ad8:	d422      	bmi.n	8008b20 <__swsetup_r+0x64>
 8008ada:	06d9      	lsls	r1, r3, #27
 8008adc:	d407      	bmi.n	8008aee <__swsetup_r+0x32>
 8008ade:	2309      	movs	r3, #9
 8008ae0:	602b      	str	r3, [r5, #0]
 8008ae2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008ae6:	81a3      	strh	r3, [r4, #12]
 8008ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8008aec:	e034      	b.n	8008b58 <__swsetup_r+0x9c>
 8008aee:	0758      	lsls	r0, r3, #29
 8008af0:	d512      	bpl.n	8008b18 <__swsetup_r+0x5c>
 8008af2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008af4:	b141      	cbz	r1, 8008b08 <__swsetup_r+0x4c>
 8008af6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008afa:	4299      	cmp	r1, r3
 8008afc:	d002      	beq.n	8008b04 <__swsetup_r+0x48>
 8008afe:	4628      	mov	r0, r5
 8008b00:	f7fe f810 	bl	8006b24 <_free_r>
 8008b04:	2300      	movs	r3, #0
 8008b06:	6363      	str	r3, [r4, #52]	; 0x34
 8008b08:	89a3      	ldrh	r3, [r4, #12]
 8008b0a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008b0e:	81a3      	strh	r3, [r4, #12]
 8008b10:	2300      	movs	r3, #0
 8008b12:	6063      	str	r3, [r4, #4]
 8008b14:	6923      	ldr	r3, [r4, #16]
 8008b16:	6023      	str	r3, [r4, #0]
 8008b18:	89a3      	ldrh	r3, [r4, #12]
 8008b1a:	f043 0308 	orr.w	r3, r3, #8
 8008b1e:	81a3      	strh	r3, [r4, #12]
 8008b20:	6923      	ldr	r3, [r4, #16]
 8008b22:	b94b      	cbnz	r3, 8008b38 <__swsetup_r+0x7c>
 8008b24:	89a3      	ldrh	r3, [r4, #12]
 8008b26:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008b2a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b2e:	d003      	beq.n	8008b38 <__swsetup_r+0x7c>
 8008b30:	4621      	mov	r1, r4
 8008b32:	4628      	mov	r0, r5
 8008b34:	f000 fc7e 	bl	8009434 <__smakebuf_r>
 8008b38:	89a0      	ldrh	r0, [r4, #12]
 8008b3a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008b3e:	f010 0301 	ands.w	r3, r0, #1
 8008b42:	d00a      	beq.n	8008b5a <__swsetup_r+0x9e>
 8008b44:	2300      	movs	r3, #0
 8008b46:	60a3      	str	r3, [r4, #8]
 8008b48:	6963      	ldr	r3, [r4, #20]
 8008b4a:	425b      	negs	r3, r3
 8008b4c:	61a3      	str	r3, [r4, #24]
 8008b4e:	6923      	ldr	r3, [r4, #16]
 8008b50:	b943      	cbnz	r3, 8008b64 <__swsetup_r+0xa8>
 8008b52:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008b56:	d1c4      	bne.n	8008ae2 <__swsetup_r+0x26>
 8008b58:	bd38      	pop	{r3, r4, r5, pc}
 8008b5a:	0781      	lsls	r1, r0, #30
 8008b5c:	bf58      	it	pl
 8008b5e:	6963      	ldrpl	r3, [r4, #20]
 8008b60:	60a3      	str	r3, [r4, #8]
 8008b62:	e7f4      	b.n	8008b4e <__swsetup_r+0x92>
 8008b64:	2000      	movs	r0, #0
 8008b66:	e7f7      	b.n	8008b58 <__swsetup_r+0x9c>
 8008b68:	20000064 	.word	0x20000064

08008b6c <memmove>:
 8008b6c:	4288      	cmp	r0, r1
 8008b6e:	b510      	push	{r4, lr}
 8008b70:	eb01 0402 	add.w	r4, r1, r2
 8008b74:	d902      	bls.n	8008b7c <memmove+0x10>
 8008b76:	4284      	cmp	r4, r0
 8008b78:	4623      	mov	r3, r4
 8008b7a:	d807      	bhi.n	8008b8c <memmove+0x20>
 8008b7c:	1e43      	subs	r3, r0, #1
 8008b7e:	42a1      	cmp	r1, r4
 8008b80:	d008      	beq.n	8008b94 <memmove+0x28>
 8008b82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008b86:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008b8a:	e7f8      	b.n	8008b7e <memmove+0x12>
 8008b8c:	4402      	add	r2, r0
 8008b8e:	4601      	mov	r1, r0
 8008b90:	428a      	cmp	r2, r1
 8008b92:	d100      	bne.n	8008b96 <memmove+0x2a>
 8008b94:	bd10      	pop	{r4, pc}
 8008b96:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008b9a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008b9e:	e7f7      	b.n	8008b90 <memmove+0x24>

08008ba0 <strncmp>:
 8008ba0:	b510      	push	{r4, lr}
 8008ba2:	b16a      	cbz	r2, 8008bc0 <strncmp+0x20>
 8008ba4:	3901      	subs	r1, #1
 8008ba6:	1884      	adds	r4, r0, r2
 8008ba8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008bac:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008bb0:	429a      	cmp	r2, r3
 8008bb2:	d103      	bne.n	8008bbc <strncmp+0x1c>
 8008bb4:	42a0      	cmp	r0, r4
 8008bb6:	d001      	beq.n	8008bbc <strncmp+0x1c>
 8008bb8:	2a00      	cmp	r2, #0
 8008bba:	d1f5      	bne.n	8008ba8 <strncmp+0x8>
 8008bbc:	1ad0      	subs	r0, r2, r3
 8008bbe:	bd10      	pop	{r4, pc}
 8008bc0:	4610      	mov	r0, r2
 8008bc2:	e7fc      	b.n	8008bbe <strncmp+0x1e>

08008bc4 <_sbrk_r>:
 8008bc4:	b538      	push	{r3, r4, r5, lr}
 8008bc6:	4d06      	ldr	r5, [pc, #24]	; (8008be0 <_sbrk_r+0x1c>)
 8008bc8:	2300      	movs	r3, #0
 8008bca:	4604      	mov	r4, r0
 8008bcc:	4608      	mov	r0, r1
 8008bce:	602b      	str	r3, [r5, #0]
 8008bd0:	f7f8 fe2a 	bl	8001828 <_sbrk>
 8008bd4:	1c43      	adds	r3, r0, #1
 8008bd6:	d102      	bne.n	8008bde <_sbrk_r+0x1a>
 8008bd8:	682b      	ldr	r3, [r5, #0]
 8008bda:	b103      	cbz	r3, 8008bde <_sbrk_r+0x1a>
 8008bdc:	6023      	str	r3, [r4, #0]
 8008bde:	bd38      	pop	{r3, r4, r5, pc}
 8008be0:	2000052c 	.word	0x2000052c

08008be4 <memcpy>:
 8008be4:	440a      	add	r2, r1
 8008be6:	4291      	cmp	r1, r2
 8008be8:	f100 33ff 	add.w	r3, r0, #4294967295
 8008bec:	d100      	bne.n	8008bf0 <memcpy+0xc>
 8008bee:	4770      	bx	lr
 8008bf0:	b510      	push	{r4, lr}
 8008bf2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008bf6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008bfa:	4291      	cmp	r1, r2
 8008bfc:	d1f9      	bne.n	8008bf2 <memcpy+0xe>
 8008bfe:	bd10      	pop	{r4, pc}

08008c00 <nan>:
 8008c00:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008c08 <nan+0x8>
 8008c04:	4770      	bx	lr
 8008c06:	bf00      	nop
 8008c08:	00000000 	.word	0x00000000
 8008c0c:	7ff80000 	.word	0x7ff80000

08008c10 <__assert_func>:
 8008c10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008c12:	4614      	mov	r4, r2
 8008c14:	461a      	mov	r2, r3
 8008c16:	4b09      	ldr	r3, [pc, #36]	; (8008c3c <__assert_func+0x2c>)
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	4605      	mov	r5, r0
 8008c1c:	68d8      	ldr	r0, [r3, #12]
 8008c1e:	b14c      	cbz	r4, 8008c34 <__assert_func+0x24>
 8008c20:	4b07      	ldr	r3, [pc, #28]	; (8008c40 <__assert_func+0x30>)
 8008c22:	9100      	str	r1, [sp, #0]
 8008c24:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008c28:	4906      	ldr	r1, [pc, #24]	; (8008c44 <__assert_func+0x34>)
 8008c2a:	462b      	mov	r3, r5
 8008c2c:	f000 fbca 	bl	80093c4 <fiprintf>
 8008c30:	f000 fc5e 	bl	80094f0 <abort>
 8008c34:	4b04      	ldr	r3, [pc, #16]	; (8008c48 <__assert_func+0x38>)
 8008c36:	461c      	mov	r4, r3
 8008c38:	e7f3      	b.n	8008c22 <__assert_func+0x12>
 8008c3a:	bf00      	nop
 8008c3c:	20000064 	.word	0x20000064
 8008c40:	08009952 	.word	0x08009952
 8008c44:	0800995f 	.word	0x0800995f
 8008c48:	0800998d 	.word	0x0800998d

08008c4c <_calloc_r>:
 8008c4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008c4e:	fba1 2402 	umull	r2, r4, r1, r2
 8008c52:	b94c      	cbnz	r4, 8008c68 <_calloc_r+0x1c>
 8008c54:	4611      	mov	r1, r2
 8008c56:	9201      	str	r2, [sp, #4]
 8008c58:	f7fd ffd8 	bl	8006c0c <_malloc_r>
 8008c5c:	9a01      	ldr	r2, [sp, #4]
 8008c5e:	4605      	mov	r5, r0
 8008c60:	b930      	cbnz	r0, 8008c70 <_calloc_r+0x24>
 8008c62:	4628      	mov	r0, r5
 8008c64:	b003      	add	sp, #12
 8008c66:	bd30      	pop	{r4, r5, pc}
 8008c68:	220c      	movs	r2, #12
 8008c6a:	6002      	str	r2, [r0, #0]
 8008c6c:	2500      	movs	r5, #0
 8008c6e:	e7f8      	b.n	8008c62 <_calloc_r+0x16>
 8008c70:	4621      	mov	r1, r4
 8008c72:	f7fd f856 	bl	8005d22 <memset>
 8008c76:	e7f4      	b.n	8008c62 <_calloc_r+0x16>

08008c78 <rshift>:
 8008c78:	6903      	ldr	r3, [r0, #16]
 8008c7a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008c7e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008c82:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008c86:	f100 0414 	add.w	r4, r0, #20
 8008c8a:	dd45      	ble.n	8008d18 <rshift+0xa0>
 8008c8c:	f011 011f 	ands.w	r1, r1, #31
 8008c90:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008c94:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008c98:	d10c      	bne.n	8008cb4 <rshift+0x3c>
 8008c9a:	f100 0710 	add.w	r7, r0, #16
 8008c9e:	4629      	mov	r1, r5
 8008ca0:	42b1      	cmp	r1, r6
 8008ca2:	d334      	bcc.n	8008d0e <rshift+0x96>
 8008ca4:	1a9b      	subs	r3, r3, r2
 8008ca6:	009b      	lsls	r3, r3, #2
 8008ca8:	1eea      	subs	r2, r5, #3
 8008caa:	4296      	cmp	r6, r2
 8008cac:	bf38      	it	cc
 8008cae:	2300      	movcc	r3, #0
 8008cb0:	4423      	add	r3, r4
 8008cb2:	e015      	b.n	8008ce0 <rshift+0x68>
 8008cb4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008cb8:	f1c1 0820 	rsb	r8, r1, #32
 8008cbc:	40cf      	lsrs	r7, r1
 8008cbe:	f105 0e04 	add.w	lr, r5, #4
 8008cc2:	46a1      	mov	r9, r4
 8008cc4:	4576      	cmp	r6, lr
 8008cc6:	46f4      	mov	ip, lr
 8008cc8:	d815      	bhi.n	8008cf6 <rshift+0x7e>
 8008cca:	1a9a      	subs	r2, r3, r2
 8008ccc:	0092      	lsls	r2, r2, #2
 8008cce:	3a04      	subs	r2, #4
 8008cd0:	3501      	adds	r5, #1
 8008cd2:	42ae      	cmp	r6, r5
 8008cd4:	bf38      	it	cc
 8008cd6:	2200      	movcc	r2, #0
 8008cd8:	18a3      	adds	r3, r4, r2
 8008cda:	50a7      	str	r7, [r4, r2]
 8008cdc:	b107      	cbz	r7, 8008ce0 <rshift+0x68>
 8008cde:	3304      	adds	r3, #4
 8008ce0:	1b1a      	subs	r2, r3, r4
 8008ce2:	42a3      	cmp	r3, r4
 8008ce4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008ce8:	bf08      	it	eq
 8008cea:	2300      	moveq	r3, #0
 8008cec:	6102      	str	r2, [r0, #16]
 8008cee:	bf08      	it	eq
 8008cf0:	6143      	streq	r3, [r0, #20]
 8008cf2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008cf6:	f8dc c000 	ldr.w	ip, [ip]
 8008cfa:	fa0c fc08 	lsl.w	ip, ip, r8
 8008cfe:	ea4c 0707 	orr.w	r7, ip, r7
 8008d02:	f849 7b04 	str.w	r7, [r9], #4
 8008d06:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008d0a:	40cf      	lsrs	r7, r1
 8008d0c:	e7da      	b.n	8008cc4 <rshift+0x4c>
 8008d0e:	f851 cb04 	ldr.w	ip, [r1], #4
 8008d12:	f847 cf04 	str.w	ip, [r7, #4]!
 8008d16:	e7c3      	b.n	8008ca0 <rshift+0x28>
 8008d18:	4623      	mov	r3, r4
 8008d1a:	e7e1      	b.n	8008ce0 <rshift+0x68>

08008d1c <__hexdig_fun>:
 8008d1c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008d20:	2b09      	cmp	r3, #9
 8008d22:	d802      	bhi.n	8008d2a <__hexdig_fun+0xe>
 8008d24:	3820      	subs	r0, #32
 8008d26:	b2c0      	uxtb	r0, r0
 8008d28:	4770      	bx	lr
 8008d2a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008d2e:	2b05      	cmp	r3, #5
 8008d30:	d801      	bhi.n	8008d36 <__hexdig_fun+0x1a>
 8008d32:	3847      	subs	r0, #71	; 0x47
 8008d34:	e7f7      	b.n	8008d26 <__hexdig_fun+0xa>
 8008d36:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008d3a:	2b05      	cmp	r3, #5
 8008d3c:	d801      	bhi.n	8008d42 <__hexdig_fun+0x26>
 8008d3e:	3827      	subs	r0, #39	; 0x27
 8008d40:	e7f1      	b.n	8008d26 <__hexdig_fun+0xa>
 8008d42:	2000      	movs	r0, #0
 8008d44:	4770      	bx	lr
	...

08008d48 <__gethex>:
 8008d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d4c:	4617      	mov	r7, r2
 8008d4e:	680a      	ldr	r2, [r1, #0]
 8008d50:	b085      	sub	sp, #20
 8008d52:	f102 0b02 	add.w	fp, r2, #2
 8008d56:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008d5a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008d5e:	4681      	mov	r9, r0
 8008d60:	468a      	mov	sl, r1
 8008d62:	9302      	str	r3, [sp, #8]
 8008d64:	32fe      	adds	r2, #254	; 0xfe
 8008d66:	eb02 030b 	add.w	r3, r2, fp
 8008d6a:	46d8      	mov	r8, fp
 8008d6c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8008d70:	9301      	str	r3, [sp, #4]
 8008d72:	2830      	cmp	r0, #48	; 0x30
 8008d74:	d0f7      	beq.n	8008d66 <__gethex+0x1e>
 8008d76:	f7ff ffd1 	bl	8008d1c <__hexdig_fun>
 8008d7a:	4604      	mov	r4, r0
 8008d7c:	2800      	cmp	r0, #0
 8008d7e:	d138      	bne.n	8008df2 <__gethex+0xaa>
 8008d80:	49a7      	ldr	r1, [pc, #668]	; (8009020 <__gethex+0x2d8>)
 8008d82:	2201      	movs	r2, #1
 8008d84:	4640      	mov	r0, r8
 8008d86:	f7ff ff0b 	bl	8008ba0 <strncmp>
 8008d8a:	4606      	mov	r6, r0
 8008d8c:	2800      	cmp	r0, #0
 8008d8e:	d169      	bne.n	8008e64 <__gethex+0x11c>
 8008d90:	f898 0001 	ldrb.w	r0, [r8, #1]
 8008d94:	465d      	mov	r5, fp
 8008d96:	f7ff ffc1 	bl	8008d1c <__hexdig_fun>
 8008d9a:	2800      	cmp	r0, #0
 8008d9c:	d064      	beq.n	8008e68 <__gethex+0x120>
 8008d9e:	465a      	mov	r2, fp
 8008da0:	7810      	ldrb	r0, [r2, #0]
 8008da2:	2830      	cmp	r0, #48	; 0x30
 8008da4:	4690      	mov	r8, r2
 8008da6:	f102 0201 	add.w	r2, r2, #1
 8008daa:	d0f9      	beq.n	8008da0 <__gethex+0x58>
 8008dac:	f7ff ffb6 	bl	8008d1c <__hexdig_fun>
 8008db0:	2301      	movs	r3, #1
 8008db2:	fab0 f480 	clz	r4, r0
 8008db6:	0964      	lsrs	r4, r4, #5
 8008db8:	465e      	mov	r6, fp
 8008dba:	9301      	str	r3, [sp, #4]
 8008dbc:	4642      	mov	r2, r8
 8008dbe:	4615      	mov	r5, r2
 8008dc0:	3201      	adds	r2, #1
 8008dc2:	7828      	ldrb	r0, [r5, #0]
 8008dc4:	f7ff ffaa 	bl	8008d1c <__hexdig_fun>
 8008dc8:	2800      	cmp	r0, #0
 8008dca:	d1f8      	bne.n	8008dbe <__gethex+0x76>
 8008dcc:	4994      	ldr	r1, [pc, #592]	; (8009020 <__gethex+0x2d8>)
 8008dce:	2201      	movs	r2, #1
 8008dd0:	4628      	mov	r0, r5
 8008dd2:	f7ff fee5 	bl	8008ba0 <strncmp>
 8008dd6:	b978      	cbnz	r0, 8008df8 <__gethex+0xb0>
 8008dd8:	b946      	cbnz	r6, 8008dec <__gethex+0xa4>
 8008dda:	1c6e      	adds	r6, r5, #1
 8008ddc:	4632      	mov	r2, r6
 8008dde:	4615      	mov	r5, r2
 8008de0:	3201      	adds	r2, #1
 8008de2:	7828      	ldrb	r0, [r5, #0]
 8008de4:	f7ff ff9a 	bl	8008d1c <__hexdig_fun>
 8008de8:	2800      	cmp	r0, #0
 8008dea:	d1f8      	bne.n	8008dde <__gethex+0x96>
 8008dec:	1b73      	subs	r3, r6, r5
 8008dee:	009e      	lsls	r6, r3, #2
 8008df0:	e004      	b.n	8008dfc <__gethex+0xb4>
 8008df2:	2400      	movs	r4, #0
 8008df4:	4626      	mov	r6, r4
 8008df6:	e7e1      	b.n	8008dbc <__gethex+0x74>
 8008df8:	2e00      	cmp	r6, #0
 8008dfa:	d1f7      	bne.n	8008dec <__gethex+0xa4>
 8008dfc:	782b      	ldrb	r3, [r5, #0]
 8008dfe:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008e02:	2b50      	cmp	r3, #80	; 0x50
 8008e04:	d13d      	bne.n	8008e82 <__gethex+0x13a>
 8008e06:	786b      	ldrb	r3, [r5, #1]
 8008e08:	2b2b      	cmp	r3, #43	; 0x2b
 8008e0a:	d02f      	beq.n	8008e6c <__gethex+0x124>
 8008e0c:	2b2d      	cmp	r3, #45	; 0x2d
 8008e0e:	d031      	beq.n	8008e74 <__gethex+0x12c>
 8008e10:	1c69      	adds	r1, r5, #1
 8008e12:	f04f 0b00 	mov.w	fp, #0
 8008e16:	7808      	ldrb	r0, [r1, #0]
 8008e18:	f7ff ff80 	bl	8008d1c <__hexdig_fun>
 8008e1c:	1e42      	subs	r2, r0, #1
 8008e1e:	b2d2      	uxtb	r2, r2
 8008e20:	2a18      	cmp	r2, #24
 8008e22:	d82e      	bhi.n	8008e82 <__gethex+0x13a>
 8008e24:	f1a0 0210 	sub.w	r2, r0, #16
 8008e28:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008e2c:	f7ff ff76 	bl	8008d1c <__hexdig_fun>
 8008e30:	f100 3cff 	add.w	ip, r0, #4294967295
 8008e34:	fa5f fc8c 	uxtb.w	ip, ip
 8008e38:	f1bc 0f18 	cmp.w	ip, #24
 8008e3c:	d91d      	bls.n	8008e7a <__gethex+0x132>
 8008e3e:	f1bb 0f00 	cmp.w	fp, #0
 8008e42:	d000      	beq.n	8008e46 <__gethex+0xfe>
 8008e44:	4252      	negs	r2, r2
 8008e46:	4416      	add	r6, r2
 8008e48:	f8ca 1000 	str.w	r1, [sl]
 8008e4c:	b1dc      	cbz	r4, 8008e86 <__gethex+0x13e>
 8008e4e:	9b01      	ldr	r3, [sp, #4]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	bf14      	ite	ne
 8008e54:	f04f 0800 	movne.w	r8, #0
 8008e58:	f04f 0806 	moveq.w	r8, #6
 8008e5c:	4640      	mov	r0, r8
 8008e5e:	b005      	add	sp, #20
 8008e60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e64:	4645      	mov	r5, r8
 8008e66:	4626      	mov	r6, r4
 8008e68:	2401      	movs	r4, #1
 8008e6a:	e7c7      	b.n	8008dfc <__gethex+0xb4>
 8008e6c:	f04f 0b00 	mov.w	fp, #0
 8008e70:	1ca9      	adds	r1, r5, #2
 8008e72:	e7d0      	b.n	8008e16 <__gethex+0xce>
 8008e74:	f04f 0b01 	mov.w	fp, #1
 8008e78:	e7fa      	b.n	8008e70 <__gethex+0x128>
 8008e7a:	230a      	movs	r3, #10
 8008e7c:	fb03 0002 	mla	r0, r3, r2, r0
 8008e80:	e7d0      	b.n	8008e24 <__gethex+0xdc>
 8008e82:	4629      	mov	r1, r5
 8008e84:	e7e0      	b.n	8008e48 <__gethex+0x100>
 8008e86:	eba5 0308 	sub.w	r3, r5, r8
 8008e8a:	3b01      	subs	r3, #1
 8008e8c:	4621      	mov	r1, r4
 8008e8e:	2b07      	cmp	r3, #7
 8008e90:	dc0a      	bgt.n	8008ea8 <__gethex+0x160>
 8008e92:	4648      	mov	r0, r9
 8008e94:	f7fd ff46 	bl	8006d24 <_Balloc>
 8008e98:	4604      	mov	r4, r0
 8008e9a:	b940      	cbnz	r0, 8008eae <__gethex+0x166>
 8008e9c:	4b61      	ldr	r3, [pc, #388]	; (8009024 <__gethex+0x2dc>)
 8008e9e:	4602      	mov	r2, r0
 8008ea0:	21e4      	movs	r1, #228	; 0xe4
 8008ea2:	4861      	ldr	r0, [pc, #388]	; (8009028 <__gethex+0x2e0>)
 8008ea4:	f7ff feb4 	bl	8008c10 <__assert_func>
 8008ea8:	3101      	adds	r1, #1
 8008eaa:	105b      	asrs	r3, r3, #1
 8008eac:	e7ef      	b.n	8008e8e <__gethex+0x146>
 8008eae:	f100 0a14 	add.w	sl, r0, #20
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	495a      	ldr	r1, [pc, #360]	; (8009020 <__gethex+0x2d8>)
 8008eb6:	f8cd a004 	str.w	sl, [sp, #4]
 8008eba:	469b      	mov	fp, r3
 8008ebc:	45a8      	cmp	r8, r5
 8008ebe:	d342      	bcc.n	8008f46 <__gethex+0x1fe>
 8008ec0:	9801      	ldr	r0, [sp, #4]
 8008ec2:	f840 bb04 	str.w	fp, [r0], #4
 8008ec6:	eba0 000a 	sub.w	r0, r0, sl
 8008eca:	1080      	asrs	r0, r0, #2
 8008ecc:	6120      	str	r0, [r4, #16]
 8008ece:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8008ed2:	4658      	mov	r0, fp
 8008ed4:	f7fe f818 	bl	8006f08 <__hi0bits>
 8008ed8:	683d      	ldr	r5, [r7, #0]
 8008eda:	eba8 0000 	sub.w	r0, r8, r0
 8008ede:	42a8      	cmp	r0, r5
 8008ee0:	dd59      	ble.n	8008f96 <__gethex+0x24e>
 8008ee2:	eba0 0805 	sub.w	r8, r0, r5
 8008ee6:	4641      	mov	r1, r8
 8008ee8:	4620      	mov	r0, r4
 8008eea:	f7fe fba7 	bl	800763c <__any_on>
 8008eee:	4683      	mov	fp, r0
 8008ef0:	b1b8      	cbz	r0, 8008f22 <__gethex+0x1da>
 8008ef2:	f108 33ff 	add.w	r3, r8, #4294967295
 8008ef6:	1159      	asrs	r1, r3, #5
 8008ef8:	f003 021f 	and.w	r2, r3, #31
 8008efc:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008f00:	f04f 0b01 	mov.w	fp, #1
 8008f04:	fa0b f202 	lsl.w	r2, fp, r2
 8008f08:	420a      	tst	r2, r1
 8008f0a:	d00a      	beq.n	8008f22 <__gethex+0x1da>
 8008f0c:	455b      	cmp	r3, fp
 8008f0e:	dd06      	ble.n	8008f1e <__gethex+0x1d6>
 8008f10:	f1a8 0102 	sub.w	r1, r8, #2
 8008f14:	4620      	mov	r0, r4
 8008f16:	f7fe fb91 	bl	800763c <__any_on>
 8008f1a:	2800      	cmp	r0, #0
 8008f1c:	d138      	bne.n	8008f90 <__gethex+0x248>
 8008f1e:	f04f 0b02 	mov.w	fp, #2
 8008f22:	4641      	mov	r1, r8
 8008f24:	4620      	mov	r0, r4
 8008f26:	f7ff fea7 	bl	8008c78 <rshift>
 8008f2a:	4446      	add	r6, r8
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	42b3      	cmp	r3, r6
 8008f30:	da41      	bge.n	8008fb6 <__gethex+0x26e>
 8008f32:	4621      	mov	r1, r4
 8008f34:	4648      	mov	r0, r9
 8008f36:	f7fd ff35 	bl	8006da4 <_Bfree>
 8008f3a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	6013      	str	r3, [r2, #0]
 8008f40:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8008f44:	e78a      	b.n	8008e5c <__gethex+0x114>
 8008f46:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8008f4a:	2a2e      	cmp	r2, #46	; 0x2e
 8008f4c:	d014      	beq.n	8008f78 <__gethex+0x230>
 8008f4e:	2b20      	cmp	r3, #32
 8008f50:	d106      	bne.n	8008f60 <__gethex+0x218>
 8008f52:	9b01      	ldr	r3, [sp, #4]
 8008f54:	f843 bb04 	str.w	fp, [r3], #4
 8008f58:	f04f 0b00 	mov.w	fp, #0
 8008f5c:	9301      	str	r3, [sp, #4]
 8008f5e:	465b      	mov	r3, fp
 8008f60:	7828      	ldrb	r0, [r5, #0]
 8008f62:	9303      	str	r3, [sp, #12]
 8008f64:	f7ff feda 	bl	8008d1c <__hexdig_fun>
 8008f68:	9b03      	ldr	r3, [sp, #12]
 8008f6a:	f000 000f 	and.w	r0, r0, #15
 8008f6e:	4098      	lsls	r0, r3
 8008f70:	ea4b 0b00 	orr.w	fp, fp, r0
 8008f74:	3304      	adds	r3, #4
 8008f76:	e7a1      	b.n	8008ebc <__gethex+0x174>
 8008f78:	45a8      	cmp	r8, r5
 8008f7a:	d8e8      	bhi.n	8008f4e <__gethex+0x206>
 8008f7c:	2201      	movs	r2, #1
 8008f7e:	4628      	mov	r0, r5
 8008f80:	9303      	str	r3, [sp, #12]
 8008f82:	f7ff fe0d 	bl	8008ba0 <strncmp>
 8008f86:	4926      	ldr	r1, [pc, #152]	; (8009020 <__gethex+0x2d8>)
 8008f88:	9b03      	ldr	r3, [sp, #12]
 8008f8a:	2800      	cmp	r0, #0
 8008f8c:	d1df      	bne.n	8008f4e <__gethex+0x206>
 8008f8e:	e795      	b.n	8008ebc <__gethex+0x174>
 8008f90:	f04f 0b03 	mov.w	fp, #3
 8008f94:	e7c5      	b.n	8008f22 <__gethex+0x1da>
 8008f96:	da0b      	bge.n	8008fb0 <__gethex+0x268>
 8008f98:	eba5 0800 	sub.w	r8, r5, r0
 8008f9c:	4621      	mov	r1, r4
 8008f9e:	4642      	mov	r2, r8
 8008fa0:	4648      	mov	r0, r9
 8008fa2:	f7fe f919 	bl	80071d8 <__lshift>
 8008fa6:	eba6 0608 	sub.w	r6, r6, r8
 8008faa:	4604      	mov	r4, r0
 8008fac:	f100 0a14 	add.w	sl, r0, #20
 8008fb0:	f04f 0b00 	mov.w	fp, #0
 8008fb4:	e7ba      	b.n	8008f2c <__gethex+0x1e4>
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	42b3      	cmp	r3, r6
 8008fba:	dd73      	ble.n	80090a4 <__gethex+0x35c>
 8008fbc:	1b9e      	subs	r6, r3, r6
 8008fbe:	42b5      	cmp	r5, r6
 8008fc0:	dc34      	bgt.n	800902c <__gethex+0x2e4>
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	2b02      	cmp	r3, #2
 8008fc6:	d023      	beq.n	8009010 <__gethex+0x2c8>
 8008fc8:	2b03      	cmp	r3, #3
 8008fca:	d025      	beq.n	8009018 <__gethex+0x2d0>
 8008fcc:	2b01      	cmp	r3, #1
 8008fce:	d115      	bne.n	8008ffc <__gethex+0x2b4>
 8008fd0:	42b5      	cmp	r5, r6
 8008fd2:	d113      	bne.n	8008ffc <__gethex+0x2b4>
 8008fd4:	2d01      	cmp	r5, #1
 8008fd6:	d10b      	bne.n	8008ff0 <__gethex+0x2a8>
 8008fd8:	9a02      	ldr	r2, [sp, #8]
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	6013      	str	r3, [r2, #0]
 8008fde:	2301      	movs	r3, #1
 8008fe0:	6123      	str	r3, [r4, #16]
 8008fe2:	f8ca 3000 	str.w	r3, [sl]
 8008fe6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008fe8:	f04f 0862 	mov.w	r8, #98	; 0x62
 8008fec:	601c      	str	r4, [r3, #0]
 8008fee:	e735      	b.n	8008e5c <__gethex+0x114>
 8008ff0:	1e69      	subs	r1, r5, #1
 8008ff2:	4620      	mov	r0, r4
 8008ff4:	f7fe fb22 	bl	800763c <__any_on>
 8008ff8:	2800      	cmp	r0, #0
 8008ffa:	d1ed      	bne.n	8008fd8 <__gethex+0x290>
 8008ffc:	4621      	mov	r1, r4
 8008ffe:	4648      	mov	r0, r9
 8009000:	f7fd fed0 	bl	8006da4 <_Bfree>
 8009004:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009006:	2300      	movs	r3, #0
 8009008:	6013      	str	r3, [r2, #0]
 800900a:	f04f 0850 	mov.w	r8, #80	; 0x50
 800900e:	e725      	b.n	8008e5c <__gethex+0x114>
 8009010:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009012:	2b00      	cmp	r3, #0
 8009014:	d1f2      	bne.n	8008ffc <__gethex+0x2b4>
 8009016:	e7df      	b.n	8008fd8 <__gethex+0x290>
 8009018:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800901a:	2b00      	cmp	r3, #0
 800901c:	d1dc      	bne.n	8008fd8 <__gethex+0x290>
 800901e:	e7ed      	b.n	8008ffc <__gethex+0x2b4>
 8009020:	080097e4 	.word	0x080097e4
 8009024:	0800967d 	.word	0x0800967d
 8009028:	0800998e 	.word	0x0800998e
 800902c:	f106 38ff 	add.w	r8, r6, #4294967295
 8009030:	f1bb 0f00 	cmp.w	fp, #0
 8009034:	d133      	bne.n	800909e <__gethex+0x356>
 8009036:	f1b8 0f00 	cmp.w	r8, #0
 800903a:	d004      	beq.n	8009046 <__gethex+0x2fe>
 800903c:	4641      	mov	r1, r8
 800903e:	4620      	mov	r0, r4
 8009040:	f7fe fafc 	bl	800763c <__any_on>
 8009044:	4683      	mov	fp, r0
 8009046:	ea4f 1268 	mov.w	r2, r8, asr #5
 800904a:	2301      	movs	r3, #1
 800904c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009050:	f008 081f 	and.w	r8, r8, #31
 8009054:	fa03 f308 	lsl.w	r3, r3, r8
 8009058:	4213      	tst	r3, r2
 800905a:	4631      	mov	r1, r6
 800905c:	4620      	mov	r0, r4
 800905e:	bf18      	it	ne
 8009060:	f04b 0b02 	orrne.w	fp, fp, #2
 8009064:	1bad      	subs	r5, r5, r6
 8009066:	f7ff fe07 	bl	8008c78 <rshift>
 800906a:	687e      	ldr	r6, [r7, #4]
 800906c:	f04f 0802 	mov.w	r8, #2
 8009070:	f1bb 0f00 	cmp.w	fp, #0
 8009074:	d04a      	beq.n	800910c <__gethex+0x3c4>
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	2b02      	cmp	r3, #2
 800907a:	d016      	beq.n	80090aa <__gethex+0x362>
 800907c:	2b03      	cmp	r3, #3
 800907e:	d018      	beq.n	80090b2 <__gethex+0x36a>
 8009080:	2b01      	cmp	r3, #1
 8009082:	d109      	bne.n	8009098 <__gethex+0x350>
 8009084:	f01b 0f02 	tst.w	fp, #2
 8009088:	d006      	beq.n	8009098 <__gethex+0x350>
 800908a:	f8da 3000 	ldr.w	r3, [sl]
 800908e:	ea4b 0b03 	orr.w	fp, fp, r3
 8009092:	f01b 0f01 	tst.w	fp, #1
 8009096:	d10f      	bne.n	80090b8 <__gethex+0x370>
 8009098:	f048 0810 	orr.w	r8, r8, #16
 800909c:	e036      	b.n	800910c <__gethex+0x3c4>
 800909e:	f04f 0b01 	mov.w	fp, #1
 80090a2:	e7d0      	b.n	8009046 <__gethex+0x2fe>
 80090a4:	f04f 0801 	mov.w	r8, #1
 80090a8:	e7e2      	b.n	8009070 <__gethex+0x328>
 80090aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80090ac:	f1c3 0301 	rsb	r3, r3, #1
 80090b0:	930f      	str	r3, [sp, #60]	; 0x3c
 80090b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d0ef      	beq.n	8009098 <__gethex+0x350>
 80090b8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80090bc:	f104 0214 	add.w	r2, r4, #20
 80090c0:	ea4f 038b 	mov.w	r3, fp, lsl #2
 80090c4:	9301      	str	r3, [sp, #4]
 80090c6:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 80090ca:	2300      	movs	r3, #0
 80090cc:	4694      	mov	ip, r2
 80090ce:	f852 1b04 	ldr.w	r1, [r2], #4
 80090d2:	f1b1 3fff 	cmp.w	r1, #4294967295
 80090d6:	d01e      	beq.n	8009116 <__gethex+0x3ce>
 80090d8:	3101      	adds	r1, #1
 80090da:	f8cc 1000 	str.w	r1, [ip]
 80090de:	f1b8 0f02 	cmp.w	r8, #2
 80090e2:	f104 0214 	add.w	r2, r4, #20
 80090e6:	d13d      	bne.n	8009164 <__gethex+0x41c>
 80090e8:	683b      	ldr	r3, [r7, #0]
 80090ea:	3b01      	subs	r3, #1
 80090ec:	42ab      	cmp	r3, r5
 80090ee:	d10b      	bne.n	8009108 <__gethex+0x3c0>
 80090f0:	1169      	asrs	r1, r5, #5
 80090f2:	2301      	movs	r3, #1
 80090f4:	f005 051f 	and.w	r5, r5, #31
 80090f8:	fa03 f505 	lsl.w	r5, r3, r5
 80090fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009100:	421d      	tst	r5, r3
 8009102:	bf18      	it	ne
 8009104:	f04f 0801 	movne.w	r8, #1
 8009108:	f048 0820 	orr.w	r8, r8, #32
 800910c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800910e:	601c      	str	r4, [r3, #0]
 8009110:	9b02      	ldr	r3, [sp, #8]
 8009112:	601e      	str	r6, [r3, #0]
 8009114:	e6a2      	b.n	8008e5c <__gethex+0x114>
 8009116:	4290      	cmp	r0, r2
 8009118:	f842 3c04 	str.w	r3, [r2, #-4]
 800911c:	d8d6      	bhi.n	80090cc <__gethex+0x384>
 800911e:	68a2      	ldr	r2, [r4, #8]
 8009120:	4593      	cmp	fp, r2
 8009122:	db17      	blt.n	8009154 <__gethex+0x40c>
 8009124:	6861      	ldr	r1, [r4, #4]
 8009126:	4648      	mov	r0, r9
 8009128:	3101      	adds	r1, #1
 800912a:	f7fd fdfb 	bl	8006d24 <_Balloc>
 800912e:	4682      	mov	sl, r0
 8009130:	b918      	cbnz	r0, 800913a <__gethex+0x3f2>
 8009132:	4b1b      	ldr	r3, [pc, #108]	; (80091a0 <__gethex+0x458>)
 8009134:	4602      	mov	r2, r0
 8009136:	2184      	movs	r1, #132	; 0x84
 8009138:	e6b3      	b.n	8008ea2 <__gethex+0x15a>
 800913a:	6922      	ldr	r2, [r4, #16]
 800913c:	3202      	adds	r2, #2
 800913e:	f104 010c 	add.w	r1, r4, #12
 8009142:	0092      	lsls	r2, r2, #2
 8009144:	300c      	adds	r0, #12
 8009146:	f7ff fd4d 	bl	8008be4 <memcpy>
 800914a:	4621      	mov	r1, r4
 800914c:	4648      	mov	r0, r9
 800914e:	f7fd fe29 	bl	8006da4 <_Bfree>
 8009152:	4654      	mov	r4, sl
 8009154:	6922      	ldr	r2, [r4, #16]
 8009156:	1c51      	adds	r1, r2, #1
 8009158:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800915c:	6121      	str	r1, [r4, #16]
 800915e:	2101      	movs	r1, #1
 8009160:	6151      	str	r1, [r2, #20]
 8009162:	e7bc      	b.n	80090de <__gethex+0x396>
 8009164:	6921      	ldr	r1, [r4, #16]
 8009166:	4559      	cmp	r1, fp
 8009168:	dd0b      	ble.n	8009182 <__gethex+0x43a>
 800916a:	2101      	movs	r1, #1
 800916c:	4620      	mov	r0, r4
 800916e:	f7ff fd83 	bl	8008c78 <rshift>
 8009172:	68bb      	ldr	r3, [r7, #8]
 8009174:	3601      	adds	r6, #1
 8009176:	42b3      	cmp	r3, r6
 8009178:	f6ff aedb 	blt.w	8008f32 <__gethex+0x1ea>
 800917c:	f04f 0801 	mov.w	r8, #1
 8009180:	e7c2      	b.n	8009108 <__gethex+0x3c0>
 8009182:	f015 051f 	ands.w	r5, r5, #31
 8009186:	d0f9      	beq.n	800917c <__gethex+0x434>
 8009188:	9b01      	ldr	r3, [sp, #4]
 800918a:	441a      	add	r2, r3
 800918c:	f1c5 0520 	rsb	r5, r5, #32
 8009190:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8009194:	f7fd feb8 	bl	8006f08 <__hi0bits>
 8009198:	42a8      	cmp	r0, r5
 800919a:	dbe6      	blt.n	800916a <__gethex+0x422>
 800919c:	e7ee      	b.n	800917c <__gethex+0x434>
 800919e:	bf00      	nop
 80091a0:	0800967d 	.word	0x0800967d

080091a4 <L_shift>:
 80091a4:	f1c2 0208 	rsb	r2, r2, #8
 80091a8:	0092      	lsls	r2, r2, #2
 80091aa:	b570      	push	{r4, r5, r6, lr}
 80091ac:	f1c2 0620 	rsb	r6, r2, #32
 80091b0:	6843      	ldr	r3, [r0, #4]
 80091b2:	6804      	ldr	r4, [r0, #0]
 80091b4:	fa03 f506 	lsl.w	r5, r3, r6
 80091b8:	432c      	orrs	r4, r5
 80091ba:	40d3      	lsrs	r3, r2
 80091bc:	6004      	str	r4, [r0, #0]
 80091be:	f840 3f04 	str.w	r3, [r0, #4]!
 80091c2:	4288      	cmp	r0, r1
 80091c4:	d3f4      	bcc.n	80091b0 <L_shift+0xc>
 80091c6:	bd70      	pop	{r4, r5, r6, pc}

080091c8 <__match>:
 80091c8:	b530      	push	{r4, r5, lr}
 80091ca:	6803      	ldr	r3, [r0, #0]
 80091cc:	3301      	adds	r3, #1
 80091ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80091d2:	b914      	cbnz	r4, 80091da <__match+0x12>
 80091d4:	6003      	str	r3, [r0, #0]
 80091d6:	2001      	movs	r0, #1
 80091d8:	bd30      	pop	{r4, r5, pc}
 80091da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80091de:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80091e2:	2d19      	cmp	r5, #25
 80091e4:	bf98      	it	ls
 80091e6:	3220      	addls	r2, #32
 80091e8:	42a2      	cmp	r2, r4
 80091ea:	d0f0      	beq.n	80091ce <__match+0x6>
 80091ec:	2000      	movs	r0, #0
 80091ee:	e7f3      	b.n	80091d8 <__match+0x10>

080091f0 <__hexnan>:
 80091f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091f4:	680b      	ldr	r3, [r1, #0]
 80091f6:	6801      	ldr	r1, [r0, #0]
 80091f8:	115e      	asrs	r6, r3, #5
 80091fa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80091fe:	f013 031f 	ands.w	r3, r3, #31
 8009202:	b087      	sub	sp, #28
 8009204:	bf18      	it	ne
 8009206:	3604      	addne	r6, #4
 8009208:	2500      	movs	r5, #0
 800920a:	1f37      	subs	r7, r6, #4
 800920c:	4682      	mov	sl, r0
 800920e:	4690      	mov	r8, r2
 8009210:	9301      	str	r3, [sp, #4]
 8009212:	f846 5c04 	str.w	r5, [r6, #-4]
 8009216:	46b9      	mov	r9, r7
 8009218:	463c      	mov	r4, r7
 800921a:	9502      	str	r5, [sp, #8]
 800921c:	46ab      	mov	fp, r5
 800921e:	784a      	ldrb	r2, [r1, #1]
 8009220:	1c4b      	adds	r3, r1, #1
 8009222:	9303      	str	r3, [sp, #12]
 8009224:	b342      	cbz	r2, 8009278 <__hexnan+0x88>
 8009226:	4610      	mov	r0, r2
 8009228:	9105      	str	r1, [sp, #20]
 800922a:	9204      	str	r2, [sp, #16]
 800922c:	f7ff fd76 	bl	8008d1c <__hexdig_fun>
 8009230:	2800      	cmp	r0, #0
 8009232:	d14f      	bne.n	80092d4 <__hexnan+0xe4>
 8009234:	9a04      	ldr	r2, [sp, #16]
 8009236:	9905      	ldr	r1, [sp, #20]
 8009238:	2a20      	cmp	r2, #32
 800923a:	d818      	bhi.n	800926e <__hexnan+0x7e>
 800923c:	9b02      	ldr	r3, [sp, #8]
 800923e:	459b      	cmp	fp, r3
 8009240:	dd13      	ble.n	800926a <__hexnan+0x7a>
 8009242:	454c      	cmp	r4, r9
 8009244:	d206      	bcs.n	8009254 <__hexnan+0x64>
 8009246:	2d07      	cmp	r5, #7
 8009248:	dc04      	bgt.n	8009254 <__hexnan+0x64>
 800924a:	462a      	mov	r2, r5
 800924c:	4649      	mov	r1, r9
 800924e:	4620      	mov	r0, r4
 8009250:	f7ff ffa8 	bl	80091a4 <L_shift>
 8009254:	4544      	cmp	r4, r8
 8009256:	d950      	bls.n	80092fa <__hexnan+0x10a>
 8009258:	2300      	movs	r3, #0
 800925a:	f1a4 0904 	sub.w	r9, r4, #4
 800925e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009262:	f8cd b008 	str.w	fp, [sp, #8]
 8009266:	464c      	mov	r4, r9
 8009268:	461d      	mov	r5, r3
 800926a:	9903      	ldr	r1, [sp, #12]
 800926c:	e7d7      	b.n	800921e <__hexnan+0x2e>
 800926e:	2a29      	cmp	r2, #41	; 0x29
 8009270:	d155      	bne.n	800931e <__hexnan+0x12e>
 8009272:	3102      	adds	r1, #2
 8009274:	f8ca 1000 	str.w	r1, [sl]
 8009278:	f1bb 0f00 	cmp.w	fp, #0
 800927c:	d04f      	beq.n	800931e <__hexnan+0x12e>
 800927e:	454c      	cmp	r4, r9
 8009280:	d206      	bcs.n	8009290 <__hexnan+0xa0>
 8009282:	2d07      	cmp	r5, #7
 8009284:	dc04      	bgt.n	8009290 <__hexnan+0xa0>
 8009286:	462a      	mov	r2, r5
 8009288:	4649      	mov	r1, r9
 800928a:	4620      	mov	r0, r4
 800928c:	f7ff ff8a 	bl	80091a4 <L_shift>
 8009290:	4544      	cmp	r4, r8
 8009292:	d934      	bls.n	80092fe <__hexnan+0x10e>
 8009294:	f1a8 0204 	sub.w	r2, r8, #4
 8009298:	4623      	mov	r3, r4
 800929a:	f853 1b04 	ldr.w	r1, [r3], #4
 800929e:	f842 1f04 	str.w	r1, [r2, #4]!
 80092a2:	429f      	cmp	r7, r3
 80092a4:	d2f9      	bcs.n	800929a <__hexnan+0xaa>
 80092a6:	1b3b      	subs	r3, r7, r4
 80092a8:	f023 0303 	bic.w	r3, r3, #3
 80092ac:	3304      	adds	r3, #4
 80092ae:	3e03      	subs	r6, #3
 80092b0:	3401      	adds	r4, #1
 80092b2:	42a6      	cmp	r6, r4
 80092b4:	bf38      	it	cc
 80092b6:	2304      	movcc	r3, #4
 80092b8:	4443      	add	r3, r8
 80092ba:	2200      	movs	r2, #0
 80092bc:	f843 2b04 	str.w	r2, [r3], #4
 80092c0:	429f      	cmp	r7, r3
 80092c2:	d2fb      	bcs.n	80092bc <__hexnan+0xcc>
 80092c4:	683b      	ldr	r3, [r7, #0]
 80092c6:	b91b      	cbnz	r3, 80092d0 <__hexnan+0xe0>
 80092c8:	4547      	cmp	r7, r8
 80092ca:	d126      	bne.n	800931a <__hexnan+0x12a>
 80092cc:	2301      	movs	r3, #1
 80092ce:	603b      	str	r3, [r7, #0]
 80092d0:	2005      	movs	r0, #5
 80092d2:	e025      	b.n	8009320 <__hexnan+0x130>
 80092d4:	3501      	adds	r5, #1
 80092d6:	2d08      	cmp	r5, #8
 80092d8:	f10b 0b01 	add.w	fp, fp, #1
 80092dc:	dd06      	ble.n	80092ec <__hexnan+0xfc>
 80092de:	4544      	cmp	r4, r8
 80092e0:	d9c3      	bls.n	800926a <__hexnan+0x7a>
 80092e2:	2300      	movs	r3, #0
 80092e4:	f844 3c04 	str.w	r3, [r4, #-4]
 80092e8:	2501      	movs	r5, #1
 80092ea:	3c04      	subs	r4, #4
 80092ec:	6822      	ldr	r2, [r4, #0]
 80092ee:	f000 000f 	and.w	r0, r0, #15
 80092f2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80092f6:	6020      	str	r0, [r4, #0]
 80092f8:	e7b7      	b.n	800926a <__hexnan+0x7a>
 80092fa:	2508      	movs	r5, #8
 80092fc:	e7b5      	b.n	800926a <__hexnan+0x7a>
 80092fe:	9b01      	ldr	r3, [sp, #4]
 8009300:	2b00      	cmp	r3, #0
 8009302:	d0df      	beq.n	80092c4 <__hexnan+0xd4>
 8009304:	f1c3 0320 	rsb	r3, r3, #32
 8009308:	f04f 32ff 	mov.w	r2, #4294967295
 800930c:	40da      	lsrs	r2, r3
 800930e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009312:	4013      	ands	r3, r2
 8009314:	f846 3c04 	str.w	r3, [r6, #-4]
 8009318:	e7d4      	b.n	80092c4 <__hexnan+0xd4>
 800931a:	3f04      	subs	r7, #4
 800931c:	e7d2      	b.n	80092c4 <__hexnan+0xd4>
 800931e:	2004      	movs	r0, #4
 8009320:	b007      	add	sp, #28
 8009322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009326 <__ascii_mbtowc>:
 8009326:	b082      	sub	sp, #8
 8009328:	b901      	cbnz	r1, 800932c <__ascii_mbtowc+0x6>
 800932a:	a901      	add	r1, sp, #4
 800932c:	b142      	cbz	r2, 8009340 <__ascii_mbtowc+0x1a>
 800932e:	b14b      	cbz	r3, 8009344 <__ascii_mbtowc+0x1e>
 8009330:	7813      	ldrb	r3, [r2, #0]
 8009332:	600b      	str	r3, [r1, #0]
 8009334:	7812      	ldrb	r2, [r2, #0]
 8009336:	1e10      	subs	r0, r2, #0
 8009338:	bf18      	it	ne
 800933a:	2001      	movne	r0, #1
 800933c:	b002      	add	sp, #8
 800933e:	4770      	bx	lr
 8009340:	4610      	mov	r0, r2
 8009342:	e7fb      	b.n	800933c <__ascii_mbtowc+0x16>
 8009344:	f06f 0001 	mvn.w	r0, #1
 8009348:	e7f8      	b.n	800933c <__ascii_mbtowc+0x16>

0800934a <_realloc_r>:
 800934a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800934e:	4680      	mov	r8, r0
 8009350:	4614      	mov	r4, r2
 8009352:	460e      	mov	r6, r1
 8009354:	b921      	cbnz	r1, 8009360 <_realloc_r+0x16>
 8009356:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800935a:	4611      	mov	r1, r2
 800935c:	f7fd bc56 	b.w	8006c0c <_malloc_r>
 8009360:	b92a      	cbnz	r2, 800936e <_realloc_r+0x24>
 8009362:	f7fd fbdf 	bl	8006b24 <_free_r>
 8009366:	4625      	mov	r5, r4
 8009368:	4628      	mov	r0, r5
 800936a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800936e:	f000 f8c6 	bl	80094fe <_malloc_usable_size_r>
 8009372:	4284      	cmp	r4, r0
 8009374:	4607      	mov	r7, r0
 8009376:	d802      	bhi.n	800937e <_realloc_r+0x34>
 8009378:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800937c:	d812      	bhi.n	80093a4 <_realloc_r+0x5a>
 800937e:	4621      	mov	r1, r4
 8009380:	4640      	mov	r0, r8
 8009382:	f7fd fc43 	bl	8006c0c <_malloc_r>
 8009386:	4605      	mov	r5, r0
 8009388:	2800      	cmp	r0, #0
 800938a:	d0ed      	beq.n	8009368 <_realloc_r+0x1e>
 800938c:	42bc      	cmp	r4, r7
 800938e:	4622      	mov	r2, r4
 8009390:	4631      	mov	r1, r6
 8009392:	bf28      	it	cs
 8009394:	463a      	movcs	r2, r7
 8009396:	f7ff fc25 	bl	8008be4 <memcpy>
 800939a:	4631      	mov	r1, r6
 800939c:	4640      	mov	r0, r8
 800939e:	f7fd fbc1 	bl	8006b24 <_free_r>
 80093a2:	e7e1      	b.n	8009368 <_realloc_r+0x1e>
 80093a4:	4635      	mov	r5, r6
 80093a6:	e7df      	b.n	8009368 <_realloc_r+0x1e>

080093a8 <__ascii_wctomb>:
 80093a8:	b149      	cbz	r1, 80093be <__ascii_wctomb+0x16>
 80093aa:	2aff      	cmp	r2, #255	; 0xff
 80093ac:	bf85      	ittet	hi
 80093ae:	238a      	movhi	r3, #138	; 0x8a
 80093b0:	6003      	strhi	r3, [r0, #0]
 80093b2:	700a      	strbls	r2, [r1, #0]
 80093b4:	f04f 30ff 	movhi.w	r0, #4294967295
 80093b8:	bf98      	it	ls
 80093ba:	2001      	movls	r0, #1
 80093bc:	4770      	bx	lr
 80093be:	4608      	mov	r0, r1
 80093c0:	4770      	bx	lr
	...

080093c4 <fiprintf>:
 80093c4:	b40e      	push	{r1, r2, r3}
 80093c6:	b503      	push	{r0, r1, lr}
 80093c8:	4601      	mov	r1, r0
 80093ca:	ab03      	add	r3, sp, #12
 80093cc:	4805      	ldr	r0, [pc, #20]	; (80093e4 <fiprintf+0x20>)
 80093ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80093d2:	6800      	ldr	r0, [r0, #0]
 80093d4:	9301      	str	r3, [sp, #4]
 80093d6:	f7ff f96b 	bl	80086b0 <_vfiprintf_r>
 80093da:	b002      	add	sp, #8
 80093dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80093e0:	b003      	add	sp, #12
 80093e2:	4770      	bx	lr
 80093e4:	20000064 	.word	0x20000064

080093e8 <__swhatbuf_r>:
 80093e8:	b570      	push	{r4, r5, r6, lr}
 80093ea:	460c      	mov	r4, r1
 80093ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093f0:	2900      	cmp	r1, #0
 80093f2:	b096      	sub	sp, #88	; 0x58
 80093f4:	4615      	mov	r5, r2
 80093f6:	461e      	mov	r6, r3
 80093f8:	da0d      	bge.n	8009416 <__swhatbuf_r+0x2e>
 80093fa:	89a3      	ldrh	r3, [r4, #12]
 80093fc:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009400:	f04f 0100 	mov.w	r1, #0
 8009404:	bf0c      	ite	eq
 8009406:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800940a:	2340      	movne	r3, #64	; 0x40
 800940c:	2000      	movs	r0, #0
 800940e:	6031      	str	r1, [r6, #0]
 8009410:	602b      	str	r3, [r5, #0]
 8009412:	b016      	add	sp, #88	; 0x58
 8009414:	bd70      	pop	{r4, r5, r6, pc}
 8009416:	466a      	mov	r2, sp
 8009418:	f000 f848 	bl	80094ac <_fstat_r>
 800941c:	2800      	cmp	r0, #0
 800941e:	dbec      	blt.n	80093fa <__swhatbuf_r+0x12>
 8009420:	9901      	ldr	r1, [sp, #4]
 8009422:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009426:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800942a:	4259      	negs	r1, r3
 800942c:	4159      	adcs	r1, r3
 800942e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009432:	e7eb      	b.n	800940c <__swhatbuf_r+0x24>

08009434 <__smakebuf_r>:
 8009434:	898b      	ldrh	r3, [r1, #12]
 8009436:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009438:	079d      	lsls	r5, r3, #30
 800943a:	4606      	mov	r6, r0
 800943c:	460c      	mov	r4, r1
 800943e:	d507      	bpl.n	8009450 <__smakebuf_r+0x1c>
 8009440:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009444:	6023      	str	r3, [r4, #0]
 8009446:	6123      	str	r3, [r4, #16]
 8009448:	2301      	movs	r3, #1
 800944a:	6163      	str	r3, [r4, #20]
 800944c:	b002      	add	sp, #8
 800944e:	bd70      	pop	{r4, r5, r6, pc}
 8009450:	ab01      	add	r3, sp, #4
 8009452:	466a      	mov	r2, sp
 8009454:	f7ff ffc8 	bl	80093e8 <__swhatbuf_r>
 8009458:	9900      	ldr	r1, [sp, #0]
 800945a:	4605      	mov	r5, r0
 800945c:	4630      	mov	r0, r6
 800945e:	f7fd fbd5 	bl	8006c0c <_malloc_r>
 8009462:	b948      	cbnz	r0, 8009478 <__smakebuf_r+0x44>
 8009464:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009468:	059a      	lsls	r2, r3, #22
 800946a:	d4ef      	bmi.n	800944c <__smakebuf_r+0x18>
 800946c:	f023 0303 	bic.w	r3, r3, #3
 8009470:	f043 0302 	orr.w	r3, r3, #2
 8009474:	81a3      	strh	r3, [r4, #12]
 8009476:	e7e3      	b.n	8009440 <__smakebuf_r+0xc>
 8009478:	89a3      	ldrh	r3, [r4, #12]
 800947a:	6020      	str	r0, [r4, #0]
 800947c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009480:	81a3      	strh	r3, [r4, #12]
 8009482:	9b00      	ldr	r3, [sp, #0]
 8009484:	6163      	str	r3, [r4, #20]
 8009486:	9b01      	ldr	r3, [sp, #4]
 8009488:	6120      	str	r0, [r4, #16]
 800948a:	b15b      	cbz	r3, 80094a4 <__smakebuf_r+0x70>
 800948c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009490:	4630      	mov	r0, r6
 8009492:	f000 f81d 	bl	80094d0 <_isatty_r>
 8009496:	b128      	cbz	r0, 80094a4 <__smakebuf_r+0x70>
 8009498:	89a3      	ldrh	r3, [r4, #12]
 800949a:	f023 0303 	bic.w	r3, r3, #3
 800949e:	f043 0301 	orr.w	r3, r3, #1
 80094a2:	81a3      	strh	r3, [r4, #12]
 80094a4:	89a3      	ldrh	r3, [r4, #12]
 80094a6:	431d      	orrs	r5, r3
 80094a8:	81a5      	strh	r5, [r4, #12]
 80094aa:	e7cf      	b.n	800944c <__smakebuf_r+0x18>

080094ac <_fstat_r>:
 80094ac:	b538      	push	{r3, r4, r5, lr}
 80094ae:	4d07      	ldr	r5, [pc, #28]	; (80094cc <_fstat_r+0x20>)
 80094b0:	2300      	movs	r3, #0
 80094b2:	4604      	mov	r4, r0
 80094b4:	4608      	mov	r0, r1
 80094b6:	4611      	mov	r1, r2
 80094b8:	602b      	str	r3, [r5, #0]
 80094ba:	f7f8 f98c 	bl	80017d6 <_fstat>
 80094be:	1c43      	adds	r3, r0, #1
 80094c0:	d102      	bne.n	80094c8 <_fstat_r+0x1c>
 80094c2:	682b      	ldr	r3, [r5, #0]
 80094c4:	b103      	cbz	r3, 80094c8 <_fstat_r+0x1c>
 80094c6:	6023      	str	r3, [r4, #0]
 80094c8:	bd38      	pop	{r3, r4, r5, pc}
 80094ca:	bf00      	nop
 80094cc:	2000052c 	.word	0x2000052c

080094d0 <_isatty_r>:
 80094d0:	b538      	push	{r3, r4, r5, lr}
 80094d2:	4d06      	ldr	r5, [pc, #24]	; (80094ec <_isatty_r+0x1c>)
 80094d4:	2300      	movs	r3, #0
 80094d6:	4604      	mov	r4, r0
 80094d8:	4608      	mov	r0, r1
 80094da:	602b      	str	r3, [r5, #0]
 80094dc:	f7f8 f98b 	bl	80017f6 <_isatty>
 80094e0:	1c43      	adds	r3, r0, #1
 80094e2:	d102      	bne.n	80094ea <_isatty_r+0x1a>
 80094e4:	682b      	ldr	r3, [r5, #0]
 80094e6:	b103      	cbz	r3, 80094ea <_isatty_r+0x1a>
 80094e8:	6023      	str	r3, [r4, #0]
 80094ea:	bd38      	pop	{r3, r4, r5, pc}
 80094ec:	2000052c 	.word	0x2000052c

080094f0 <abort>:
 80094f0:	b508      	push	{r3, lr}
 80094f2:	2006      	movs	r0, #6
 80094f4:	f000 f834 	bl	8009560 <raise>
 80094f8:	2001      	movs	r0, #1
 80094fa:	f7f8 f91d 	bl	8001738 <_exit>

080094fe <_malloc_usable_size_r>:
 80094fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009502:	1f18      	subs	r0, r3, #4
 8009504:	2b00      	cmp	r3, #0
 8009506:	bfbc      	itt	lt
 8009508:	580b      	ldrlt	r3, [r1, r0]
 800950a:	18c0      	addlt	r0, r0, r3
 800950c:	4770      	bx	lr

0800950e <_raise_r>:
 800950e:	291f      	cmp	r1, #31
 8009510:	b538      	push	{r3, r4, r5, lr}
 8009512:	4604      	mov	r4, r0
 8009514:	460d      	mov	r5, r1
 8009516:	d904      	bls.n	8009522 <_raise_r+0x14>
 8009518:	2316      	movs	r3, #22
 800951a:	6003      	str	r3, [r0, #0]
 800951c:	f04f 30ff 	mov.w	r0, #4294967295
 8009520:	bd38      	pop	{r3, r4, r5, pc}
 8009522:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009524:	b112      	cbz	r2, 800952c <_raise_r+0x1e>
 8009526:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800952a:	b94b      	cbnz	r3, 8009540 <_raise_r+0x32>
 800952c:	4620      	mov	r0, r4
 800952e:	f000 f831 	bl	8009594 <_getpid_r>
 8009532:	462a      	mov	r2, r5
 8009534:	4601      	mov	r1, r0
 8009536:	4620      	mov	r0, r4
 8009538:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800953c:	f000 b818 	b.w	8009570 <_kill_r>
 8009540:	2b01      	cmp	r3, #1
 8009542:	d00a      	beq.n	800955a <_raise_r+0x4c>
 8009544:	1c59      	adds	r1, r3, #1
 8009546:	d103      	bne.n	8009550 <_raise_r+0x42>
 8009548:	2316      	movs	r3, #22
 800954a:	6003      	str	r3, [r0, #0]
 800954c:	2001      	movs	r0, #1
 800954e:	e7e7      	b.n	8009520 <_raise_r+0x12>
 8009550:	2400      	movs	r4, #0
 8009552:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009556:	4628      	mov	r0, r5
 8009558:	4798      	blx	r3
 800955a:	2000      	movs	r0, #0
 800955c:	e7e0      	b.n	8009520 <_raise_r+0x12>
	...

08009560 <raise>:
 8009560:	4b02      	ldr	r3, [pc, #8]	; (800956c <raise+0xc>)
 8009562:	4601      	mov	r1, r0
 8009564:	6818      	ldr	r0, [r3, #0]
 8009566:	f7ff bfd2 	b.w	800950e <_raise_r>
 800956a:	bf00      	nop
 800956c:	20000064 	.word	0x20000064

08009570 <_kill_r>:
 8009570:	b538      	push	{r3, r4, r5, lr}
 8009572:	4d07      	ldr	r5, [pc, #28]	; (8009590 <_kill_r+0x20>)
 8009574:	2300      	movs	r3, #0
 8009576:	4604      	mov	r4, r0
 8009578:	4608      	mov	r0, r1
 800957a:	4611      	mov	r1, r2
 800957c:	602b      	str	r3, [r5, #0]
 800957e:	f7f8 f8cb 	bl	8001718 <_kill>
 8009582:	1c43      	adds	r3, r0, #1
 8009584:	d102      	bne.n	800958c <_kill_r+0x1c>
 8009586:	682b      	ldr	r3, [r5, #0]
 8009588:	b103      	cbz	r3, 800958c <_kill_r+0x1c>
 800958a:	6023      	str	r3, [r4, #0]
 800958c:	bd38      	pop	{r3, r4, r5, pc}
 800958e:	bf00      	nop
 8009590:	2000052c 	.word	0x2000052c

08009594 <_getpid_r>:
 8009594:	f7f8 b8b8 	b.w	8001708 <_getpid>

08009598 <_init>:
 8009598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800959a:	bf00      	nop
 800959c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800959e:	bc08      	pop	{r3}
 80095a0:	469e      	mov	lr, r3
 80095a2:	4770      	bx	lr

080095a4 <_fini>:
 80095a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095a6:	bf00      	nop
 80095a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095aa:	bc08      	pop	{r3}
 80095ac:	469e      	mov	lr, r3
 80095ae:	4770      	bx	lr
