0.7
2020.2
Oct 14 2022
05:07:14
/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/proj/risc_cpu.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1679480565,verilog,,,,clk_wiz_0,,uvm,../../../../../rtl/core;../../../../risc_cpu.gen/sources_1/ip/clk_wiz_0,,,,,
/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/proj/risc_cpu.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1679480565,verilog,,/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/proj/risc_cpu.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,uvm,../../../../../rtl/core;../../../../risc_cpu.gen/sources_1/ip/clk_wiz_0,,,,,
/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/proj/risc_cpu.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/rtl/core/alu.sv,1679472396,systemVerilog,,/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/rtl/core/aludec.sv,,alu,,uvm,../../../../../rtl/core;../../../../risc_cpu.gen/sources_1/ip/clk_wiz_0,,,,,
/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/rtl/core/aludec.sv,1679473850,systemVerilog,,/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/rtl/core/controller.sv,/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/rtl/core/config.vh,aludec,,uvm,../../../../../rtl/core;../../../../risc_cpu.gen/sources_1/ip/clk_wiz_0,,,,,
/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/rtl/core/config.vh,1679813053,verilog,,,,,,,,,,,,
/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/rtl/core/controller.sv,1679473060,systemVerilog,,/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/rtl/core/core_top.sv,,controller,,uvm,../../../../../rtl/core;../../../../risc_cpu.gen/sources_1/ip/clk_wiz_0,,,,,
/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/rtl/core/core_top.sv,1679482116,systemVerilog,,/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/rtl/core/datapath.sv,,core_top,,uvm,../../../../../rtl/core;../../../../risc_cpu.gen/sources_1/ip/clk_wiz_0,,,,,
/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/rtl/core/datapath.sv,1679469513,systemVerilog,,/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/rtl/dmem.sv,,datapath,,uvm,../../../../../rtl/core;../../../../risc_cpu.gen/sources_1/ip/clk_wiz_0,,,,,
/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/rtl/core/extend.sv,1679473689,systemVerilog,,/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/rtl/imem.sv,,extend,,uvm,../../../../../rtl/core;../../../../risc_cpu.gen/sources_1/ip/clk_wiz_0,,,,,
/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/rtl/core/maindec.sv,1679473234,systemVerilog,,/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/rtl/core/regfile.sv,/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/rtl/core/config.vh,maindec,,uvm,../../../../../rtl/core;../../../../risc_cpu.gen/sources_1/ip/clk_wiz_0,,,,,
/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/rtl/core/regfile.sv,1679454226,systemVerilog,,/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/rtl/top.sv,,regfile,,uvm,../../../../../rtl/core;../../../../risc_cpu.gen/sources_1/ip/clk_wiz_0,,,,,
/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/rtl/dmem.sv,1679470428,systemVerilog,,/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/rtl/core/extend.sv,,dmem,,uvm,../../../../../rtl/core;../../../../risc_cpu.gen/sources_1/ip/clk_wiz_0,,,,,
/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/rtl/imem.sv,1679809868,systemVerilog,,/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/rtl/core/maindec.sv,/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/rtl/core/config.vh,imem,,uvm,../../../../../rtl/core;../../../../risc_cpu.gen/sources_1/ip/clk_wiz_0,,,,,
/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/rtl/top.sv,1679482122,systemVerilog,,/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/test/top_tb.sv,/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/rtl/core/config.vh,top,,uvm,../../../../../rtl/core;../../../../risc_cpu.gen/sources_1/ip/clk_wiz_0,,,,,
/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/test/top_tb.sv,1679810148,systemVerilog,,,/home/kafcoppelia/WORK/BOARDS/Genesys2/Very-Simple-RISC-CPU-on-Gen2/rtl/core/config.vh,top_tb,,uvm,../../../../../rtl/core;../../../../risc_cpu.gen/sources_1/ip/clk_wiz_0,,,,,
