// Seed: 2090810663
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  if (-1) begin : LABEL_0
    assign id_7 = id_5;
  end else begin : LABEL_1
    assign id_8 = id_5;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  nand primCall (
      id_4, id_17, id_1, id_8, id_18, id_14, id_7, id_19, id_21, id_3, id_22, id_15, id_6
  );
  input wire id_21;
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output logic [7:0] id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  module_0 modCall_1 (
      id_20,
      id_17,
      id_4,
      id_2,
      id_9,
      id_1,
      id_4,
      id_4,
      id_18,
      id_14,
      id_4
  );
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_13[1] = 1;
  wire id_23;
endmodule
