

================================================================
== Vitis HLS Report for 'load_test_h_Pipeline_VITIS_LOOP_11_12'
================================================================
* Date:           Tue Apr  5 14:55:22 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        test_loadbytes
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.858 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     284|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      45|    -|
|Register         |        -|    -|      74|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      74|     329|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+-----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+-----+------------+------------+
    |i_4_fu_91_p2        |         +|   0|  0|   13|           4|           1|
    |sub_ln11_fu_125_p2  |         -|   0|  0|   14|           5|           6|
    |icmp_ln11_fu_85_p2  |      icmp|   0|  0|    9|           4|           5|
    |x_2_fu_141_p2       |        or|   0|  0|   64|          64|          64|
    |shl_ln11_fu_135_p2  |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0       |       xor|   0|  0|    2|           1|           2|
    +--------------------+----------+----+---+-----+------------+------------+
    |Total               |          |   0|  0|  284|         142|         142|
    +--------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|    4|          8|
    |i_fu_48                  |   9|          2|    4|          8|
    |x_fu_44                  |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   74|        148|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_48                  |   4|   0|    4|          0|
    |trunc_ln11_reg_179       |   3|   0|    3|          0|
    |x_fu_44                  |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  74|   0|   74|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+----------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  load_test_h_Pipeline_VITIS_LOOP_11_12|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  load_test_h_Pipeline_VITIS_LOOP_11_12|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  load_test_h_Pipeline_VITIS_LOOP_11_12|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  load_test_h_Pipeline_VITIS_LOOP_11_12|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  load_test_h_Pipeline_VITIS_LOOP_11_12|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  load_test_h_Pipeline_VITIS_LOOP_11_12|  return value|
|n_address0      |  out|    4|   ap_memory|                                      n|         array|
|n_ce0           |  out|    1|   ap_memory|                                      n|         array|
|n_q0            |   in|    8|   ap_memory|                                      n|         array|
|x_4_out         |  out|   64|      ap_vld|                                x_4_out|       pointer|
|x_4_out_ap_vld  |  out|    1|      ap_vld|                                x_4_out|       pointer|
+----------------+-----+-----+------------+---------------------------------------+--------------+

