Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Mar 20 19:43:41 2020
| Host         : nechi running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -hierarchical -file reports/ariane.utilization.rpt
| Design       : ariane_xilinx
| Device       : xcvu9pflga2104-2L
| Design State : Synthesized
---------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+
|                                          Instance                                         |                                               Module                                              | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP48 Blocks |
+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+
| ariane_xilinx                                                                             |                                                                                             (top) |      69966 |      68070 |    1192 |  704 | 62996 |     63 |      1 |    0 |           30 |
|   (ariane_xilinx)                                                                         |                                                                                             (top) |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|   dbg_hub                                                                                 |                                                                                        dbg_hub_CV |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|   i_ariane                                                                                |                                                                                            ariane |      36556 |      36556 |       0 |    0 | 22351 |     36 |      0 |    0 |           27 |
|     (i_ariane)                                                                            |                                                                                            ariane |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|     csr_regfile_i                                                                         |                                                                                       csr_regfile |        500 |        500 |       0 |    0 |  1136 |      0 |      0 |    0 |            0 |
|     ex_stage_i                                                                            |                                                                                          ex_stage |      14967 |      14967 |       0 |    0 |  7123 |      0 |      0 |    0 |           27 |
|       alu_i                                                                               |                                                                                               alu |         87 |         87 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       branch_unit_i                                                                       |                                                                                       branch_unit |        581 |        581 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       csr_buffer_i                                                                        |                                                                                        csr_buffer |       1350 |       1350 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|       fpu_gen.fpu_i                                                                       |                                                                                          fpu_wrap |       7933 |       7933 |       0 |    0 |  2170 |      0 |      0 |    0 |           11 |
|         (fpu_gen.fpu_i)                                                                   |                                                                                          fpu_wrap |          4 |          4 |       0 |    0 |   213 |      0 |      0 |    0 |            0 |
|         fpu_gen.i_fpnew_bulk                                                              |                                                                                         fpnew_top |       7929 |       7929 |       0 |    0 |  1957 |      0 |      0 |    0 |           11 |
|           (fpu_gen.i_fpnew_bulk)                                                          |                                                                                         fpnew_top |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_operation_groups[0].i_opgroup_block                                         |                                                                               fpnew_opgroup_block |       3487 |       3487 |       0 |    0 |   920 |      0 |      0 |    0 |           11 |
|             gen_parallel_slices[0].active_format.i_fmt_slice                              |                                                                           fpnew_opgroup_fmt_slice |       1180 |       1180 |       0 |    0 |   279 |      0 |      0 |    0 |            2 |
|               gen_num_lanes[0].active_lane.lane_instance.i_fma                            |                                                                                         fpnew_fma |       1180 |       1180 |       0 |    0 |   279 |      0 |      0 |    0 |            2 |
|             gen_parallel_slices[1].active_format.i_fmt_slice                              |                                                           fpnew_opgroup_fmt_slice__parameterized0 |       2305 |       2305 |       0 |    0 |   638 |      0 |      0 |    0 |            9 |
|               gen_num_lanes[0].active_lane.lane_instance.i_fma                            |                                                                         fpnew_fma__parameterized0 |       2305 |       2305 |       0 |    0 |   638 |      0 |      0 |    0 |            9 |
|             i_arbiter                                                                     |                                                                   rr_arb_tree__parameterized5_470 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           gen_operation_groups[1].i_opgroup_block                                         |                                                               fpnew_opgroup_block__parameterized0 |       2386 |       2386 |       0 |    0 |   599 |      0 |      0 |    0 |            0 |
|             gen_merged_slice.i_multifmt_slice                                             |                                                                      fpnew_opgroup_multifmt_slice |       2386 |       2386 |       0 |    0 |   599 |      0 |      0 |    0 |            0 |
|               gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi            |                                                                               fpnew_divsqrt_multi |       2386 |       2386 |       0 |    0 |   599 |      0 |      0 |    0 |            0 |
|                 (gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi)        |                                                                               fpnew_divsqrt_multi |         87 |         87 |       0 |    0 |   295 |      0 |      0 |    0 |            0 |
|                 i_divsqrt_lei                                                             |                                                                                  div_sqrt_top_mvp |       2299 |       2299 |       0 |    0 |   304 |      0 |      0 |    0 |            0 |
|                   nrbd_nrsc_U0                                                            |                                                                                     nrbd_nrsc_mvp |       1583 |       1583 |       0 |    0 |   159 |      0 |      0 |    0 |            0 |
|                     control_U0                                                            |                                                                                       control_mvp |       1583 |       1583 |       0 |    0 |   159 |      0 |      0 |    0 |            0 |
|                   preprocess_U0                                                           |                                                                                    preprocess_mvp |        717 |        717 |       0 |    0 |   145 |      0 |      0 |    0 |            0 |
|           gen_operation_groups[2].i_opgroup_block                                         |                                                               fpnew_opgroup_block__parameterized1 |        422 |        422 |       0 |    0 |   222 |      0 |      0 |    0 |            0 |
|             gen_parallel_slices[0].active_format.i_fmt_slice                              |                                                           fpnew_opgroup_fmt_slice__parameterized1 |        169 |        169 |       0 |    0 |    78 |      0 |      0 |    0 |            0 |
|               gen_num_lanes[0].active_lane.lane_instance.i_noncomp                        |                                                                                     fpnew_noncomp |        169 |        169 |       0 |    0 |    78 |      0 |      0 |    0 |            0 |
|             gen_parallel_slices[1].active_format.i_fmt_slice                              |                                                           fpnew_opgroup_fmt_slice__parameterized2 |        251 |        251 |       0 |    0 |   141 |      0 |      0 |    0 |            0 |
|               gen_num_lanes[0].active_lane.lane_instance.i_noncomp                        |                                                                     fpnew_noncomp__parameterized0 |        251 |        251 |       0 |    0 |   141 |      0 |      0 |    0 |            0 |
|             i_arbiter                                                                     |                                                                       rr_arb_tree__parameterized5 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           gen_operation_groups[3].i_opgroup_block                                         |                                                               fpnew_opgroup_block__parameterized2 |       1632 |       1632 |       0 |    0 |   214 |      0 |      0 |    0 |            0 |
|             gen_merged_slice.i_multifmt_slice                                             |                                                      fpnew_opgroup_multifmt_slice__parameterized0 |       1632 |       1632 |       0 |    0 |   214 |      0 |      0 |    0 |            0 |
|               (gen_merged_slice.i_multifmt_slice)                                         |                                                      fpnew_opgroup_multifmt_slice__parameterized0 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi               |                                                                                  fpnew_cast_multi |       1630 |       1630 |       0 |    0 |   214 |      0 |      0 |    0 |            0 |
|           i_arbiter                                                                       |                                                                       rr_arb_tree__parameterized6 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|       i_mult                                                                              |                                                                                              mult |        645 |        645 |       0 |    0 |   387 |      0 |      0 |    0 |           16 |
|         (i_mult)                                                                          |                                                                                              mult |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         i_div                                                                             |                                                                                            serdiv |        296 |        296 |       0 |    0 |   273 |      0 |      0 |    0 |            0 |
|         i_multiplier                                                                      |                                                                                        multiplier |        349 |        349 |       0 |    0 |   113 |      0 |      0 |    0 |           16 |
|       lsu_i                                                                               |                                                                                   load_store_unit |       4371 |       4371 |       0 |    0 |  4552 |      0 |      0 |    0 |            0 |
|         i_load_unit                                                                       |                                                                                         load_unit |         86 |         86 |       0 |    0 |    21 |      0 |      0 |    0 |            0 |
|         i_mmu                                                                             |                                                                                               mmu |       2204 |       2204 |       0 |    0 |  2855 |      0 |      0 |    0 |            0 |
|           (i_mmu)                                                                         |                                                                                               mmu |         55 |         55 |       0 |    0 |   183 |      0 |      0 |    0 |            0 |
|           i_dtlb                                                                          |                                                                                               tlb |        783 |        783 |       0 |    0 |  1263 |      0 |      0 |    0 |            0 |
|           i_itlb                                                                          |                                                                                           tlb_469 |        956 |        956 |       0 |    0 |  1231 |      0 |      0 |    0 |            0 |
|           i_ptw                                                                           |                                                                                               ptw |        410 |        410 |       0 |    0 |   178 |      0 |      0 |    0 |            0 |
|         i_pipe_reg_load                                                                   |                                                                                         shift_reg |        963 |        963 |       0 |    0 |   136 |      0 |      0 |    0 |            0 |
|         i_store_unit                                                                      |                                                                                        store_unit |        536 |        536 |       0 |    0 |  1233 |      0 |      0 |    0 |            0 |
|           (i_store_unit)                                                                  |                                                                                        store_unit |         39 |         39 |       0 |    0 |    83 |      0 |      0 |    0 |            0 |
|           i_amo_buffer                                                                    |                                                                                        amo_buffer |         41 |         41 |       0 |    0 |   128 |      0 |      0 |    0 |            0 |
|             i_amo_fifo                                                                    |                                                                           fifo_v3__parameterized4 |         41 |         41 |       0 |    0 |   128 |      0 |      0 |    0 |            0 |
|           store_buffer_i                                                                  |                                                                                      store_buffer |        456 |        456 |       0 |    0 |  1022 |      0 |      0 |    0 |            0 |
|         lsu_bypass_i                                                                      |                                                                                        lsu_bypass |        582 |        582 |       0 |    0 |   307 |      0 |      0 |    0 |            0 |
|     i_cache_subsystem                                                                     |                                                                                wt_cache_subsystem |       5617 |       5617 |       0 |    0 |  2494 |     36 |      0 |    0 |            0 |
|       i_adapter                                                                           |                                                                                    wt_axi_adapter |        445 |        445 |       0 |    0 |   709 |      0 |      0 |    0 |            0 |
|         (i_adapter)                                                                       |                                                                                    wt_axi_adapter |        169 |        169 |       0 |    0 |   277 |      0 |      0 |    0 |            0 |
|         i_axi_shim                                                                        |                                                                                          axi_shim |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         i_b_fifo                                                                          |                                                                           fifo_v3__parameterized9 |         18 |         18 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|         i_dcache_data_fifo                                                                |                                                                           fifo_v3__parameterized7 |        139 |        139 |       0 |    0 |   266 |      0 |      0 |    0 |            0 |
|         i_icache_data_fifo                                                                |                                                                           fifo_v3__parameterized6 |         56 |         56 |       0 |    0 |   112 |      0 |      0 |    0 |            0 |
|         i_rd_dcache_id                                                                    |                                                                           fifo_v3__parameterized8 |         13 |         13 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|         i_rd_icache_id                                                                    |                                                                       fifo_v3__parameterized8_467 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|         i_rr_arb_tree                                                                     |                                                                      rr_arb_tree__parameterized11 |         27 |         27 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         i_wr_dcache_id                                                                    |                                                                       fifo_v3__parameterized8_468 |         15 |         15 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|       i_wt_dcache                                                                         |                                                                                         wt_dcache |       4835 |       4835 |       0 |    0 |  1649 |     24 |      0 |    0 |            0 |
|         gen_rd_ports[0].i_wt_dcache_ctrl                                                  |                                                                                    wt_dcache_ctrl |        103 |        103 |       0 |    0 |    67 |      0 |      0 |    0 |            0 |
|         gen_rd_ports[1].i_wt_dcache_ctrl                                                  |                                                                                wt_dcache_ctrl_433 |        128 |        128 |       0 |    0 |    71 |      0 |      0 |    0 |            0 |
|         i_wt_dcache_mem                                                                   |                                                                                     wt_dcache_mem |        543 |        543 |       0 |    0 |    17 |     24 |      0 |    0 |            0 |
|           (i_wt_dcache_mem)                                                               |                                                                                     wt_dcache_mem |         32 |         32 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|           gen_data_banks[0].i_data_sram                                                   |                                                                              sram__parameterized1 |          0 |          0 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|             genblk1[0].i_ram                                                              |                                                                               SyncSpRamBeNx64_459 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             genblk1[1].i_ram                                                              |                                                                               SyncSpRamBeNx64_460 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             genblk1[2].i_ram                                                              |                                                                               SyncSpRamBeNx64_461 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             genblk1[3].i_ram                                                              |                                                                               SyncSpRamBeNx64_462 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             genblk1[4].i_ram                                                              |                                                                               SyncSpRamBeNx64_463 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             genblk1[5].i_ram                                                              |                                                                               SyncSpRamBeNx64_464 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             genblk1[6].i_ram                                                              |                                                                               SyncSpRamBeNx64_465 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             genblk1[7].i_ram                                                              |                                                                               SyncSpRamBeNx64_466 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|           gen_data_banks[1].i_data_sram                                                   |                                                                          sram__parameterized1_434 |        384 |        384 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|             genblk1[0].i_ram                                                              |                                                                               SyncSpRamBeNx64_451 |         32 |         32 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             genblk1[1].i_ram                                                              |                                                                               SyncSpRamBeNx64_452 |         32 |         32 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             genblk1[2].i_ram                                                              |                                                                               SyncSpRamBeNx64_453 |         32 |         32 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             genblk1[3].i_ram                                                              |                                                                               SyncSpRamBeNx64_454 |         96 |         96 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             genblk1[4].i_ram                                                              |                                                                               SyncSpRamBeNx64_455 |         32 |         32 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             genblk1[5].i_ram                                                              |                                                                               SyncSpRamBeNx64_456 |         32 |         32 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             genblk1[6].i_ram                                                              |                                                                               SyncSpRamBeNx64_457 |         32 |         32 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             genblk1[7].i_ram                                                              |                                                                               SyncSpRamBeNx64_458 |         96 |         96 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|           gen_tag_srams[0].i_tag_sram                                                     |                                                                                          sram_435 |         15 |         15 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             genblk1[0].i_ram                                                              |                                                                               SyncSpRamBeNx64_450 |         15 |         15 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|           gen_tag_srams[1].i_tag_sram                                                     |                                                                                          sram_436 |         15 |         15 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             genblk1[0].i_ram                                                              |                                                                               SyncSpRamBeNx64_449 |         15 |         15 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|           gen_tag_srams[2].i_tag_sram                                                     |                                                                                          sram_437 |         18 |         18 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             genblk1[0].i_ram                                                              |                                                                               SyncSpRamBeNx64_448 |         18 |         18 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|           gen_tag_srams[3].i_tag_sram                                                     |                                                                                          sram_438 |         15 |         15 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             genblk1[0].i_ram                                                              |                                                                               SyncSpRamBeNx64_447 |         15 |         15 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|           gen_tag_srams[4].i_tag_sram                                                     |                                                                                          sram_439 |         16 |         16 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             genblk1[0].i_ram                                                              |                                                                               SyncSpRamBeNx64_446 |         16 |         16 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|           gen_tag_srams[5].i_tag_sram                                                     |                                                                                          sram_440 |         16 |         16 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             genblk1[0].i_ram                                                              |                                                                               SyncSpRamBeNx64_445 |         16 |         16 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|           gen_tag_srams[6].i_tag_sram                                                     |                                                                                          sram_441 |         15 |         15 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             genblk1[0].i_ram                                                              |                                                                               SyncSpRamBeNx64_444 |         15 |         15 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|           gen_tag_srams[7].i_tag_sram                                                     |                                                                                          sram_442 |         15 |         15 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             genblk1[0].i_ram                                                              |                                                                               SyncSpRamBeNx64_443 |         15 |         15 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|           i_rr_arb_tree                                                                   |                                                                      rr_arb_tree__parameterized10 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         i_wt_dcache_missunit                                                              |                                                                                wt_dcache_missunit |       1125 |       1125 |       0 |    0 |   139 |      0 |      0 |    0 |            0 |
|           (i_wt_dcache_missunit)                                                          |                                                                                wt_dcache_missunit |       1065 |       1065 |       0 |    0 |    83 |      0 |      0 |    0 |            0 |
|           i_exp_backoff                                                                   |                                                                                       exp_backoff |         42 |         42 |       0 |    0 |    48 |      0 |      0 |    0 |            0 |
|           i_lfsr_inv                                                                      |                                                                         lfsr_8bit__parameterized0 |         18 |         18 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         i_wt_dcache_wbuffer                                                               |                                                                                 wt_dcache_wbuffer |       2936 |       2936 |       0 |    0 |  1355 |      0 |      0 |    0 |            0 |
|           (i_wt_dcache_wbuffer)                                                           |                                                                                 wt_dcache_wbuffer |       1285 |       1285 |       0 |    0 |  1318 |      0 |      0 |    0 |            0 |
|           i_clean_rr                                                                      |                                                                       rr_arb_tree__parameterized9 |        193 |        193 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           i_dirty_rr                                                                      |                                                                       rr_arb_tree__parameterized8 |        838 |        838 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|           i_rtrn_id_fifo                                                                  |                                                                           fifo_v3__parameterized5 |        610 |        610 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|           i_tx_id_rr                                                                      |                                                                       rr_arb_tree__parameterized7 |         10 |         10 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|       i_wt_icache                                                                         |                                                                                         wt_icache |        337 |        337 |       0 |    0 |   136 |     12 |      0 |    0 |            0 |
|         (i_wt_icache)                                                                     |                                                                                         wt_icache |         54 |         54 |       0 |    0 |   128 |      0 |      0 |    0 |            0 |
|         gen_sram[0].data_sram                                                             |                                                                              sram__parameterized0 |         33 |         33 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|           genblk1[0].i_ram                                                                |                                                                               SyncSpRamBeNx64_431 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|           genblk1[1].i_ram                                                                |                                                                               SyncSpRamBeNx64_432 |         33 |         33 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|         gen_sram[0].tag_sram                                                              |                                                                                              sram |         75 |         75 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|           genblk1[0].i_ram                                                                |                                                                               SyncSpRamBeNx64_430 |         75 |         75 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|         gen_sram[1].data_sram                                                             |                                                                          sram__parameterized0_416 |         33 |         33 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|           genblk1[0].i_ram                                                                |                                                                               SyncSpRamBeNx64_428 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|           genblk1[1].i_ram                                                                |                                                                               SyncSpRamBeNx64_429 |         33 |         33 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|         gen_sram[1].tag_sram                                                              |                                                                                          sram_417 |         17 |         17 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|           genblk1[0].i_ram                                                                |                                                                               SyncSpRamBeNx64_427 |         17 |         17 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|         gen_sram[2].data_sram                                                             |                                                                          sram__parameterized0_418 |         33 |         33 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|           genblk1[0].i_ram                                                                |                                                                               SyncSpRamBeNx64_425 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|           genblk1[1].i_ram                                                                |                                                                               SyncSpRamBeNx64_426 |         33 |         33 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|         gen_sram[2].tag_sram                                                              |                                                                                          sram_419 |         28 |         28 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|           genblk1[0].i_ram                                                                |                                                                               SyncSpRamBeNx64_424 |         28 |         28 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|         gen_sram[3].data_sram                                                             |                                                                          sram__parameterized0_420 |         34 |         34 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|           genblk1[0].i_ram                                                                |                                                                               SyncSpRamBeNx64_422 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|           genblk1[1].i_ram                                                                |                                                                               SyncSpRamBeNx64_423 |         34 |         34 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|         gen_sram[3].tag_sram                                                              |                                                                                          sram_421 |         25 |         25 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|           genblk1[0].i_ram                                                                |                                                                                   SyncSpRamBeNx64 |         25 |         25 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|         i_lfsr                                                                            |                                                                                         lfsr_8bit |          5 |          5 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|     i_frontend                                                                            |                                                                                          frontend |       2568 |       2568 |       0 |    0 |  3679 |      0 |      0 |    0 |            0 |
|       (i_frontend)                                                                        |                                                                                          frontend |        262 |        262 |       0 |    0 |   369 |      0 |      0 |    0 |            0 |
|       i_bht                                                                               |                                                                                               bht |        170 |        170 |       0 |    0 |   384 |      0 |      0 |    0 |            0 |
|       i_btb                                                                               |                                                                                               btb |        521 |        521 |       0 |    0 |  2080 |      0 |      0 |    0 |            0 |
|       i_instr_queue                                                                       |                                                                                       instr_queue |        889 |        889 |       0 |    0 |   633 |      0 |      0 |    0 |            0 |
|         (i_instr_queue)                                                                   |                                                                                       instr_queue |         13 |         13 |       0 |    0 |    68 |      0 |      0 |    0 |            0 |
|         gen_instr_fifo[0].i_fifo_instr_data                                               |                                                                           fifo_v3__parameterized2 |         60 |         60 |       0 |    0 |   151 |      0 |      0 |    0 |            0 |
|         gen_instr_fifo[1].i_fifo_instr_data                                               |                                                                       fifo_v3__parameterized2_415 |        712 |        712 |       0 |    0 |   151 |      0 |      0 |    0 |            0 |
|         i_fifo_address                                                                    |                                                                           fifo_v3__parameterized3 |        104 |        104 |       0 |    0 |   263 |      0 |      0 |    0 |            0 |
|       i_instr_realign                                                                     |                                                                                     instr_realign |        739 |        739 |       0 |    0 |    83 |      0 |      0 |    0 |            0 |
|       i_ras                                                                               |                                                                                               ras |         33 |         33 |       0 |    0 |   130 |      0 |      0 |    0 |            0 |
|     i_perf_counters                                                                       |                                                                                     perf_counters |        340 |        340 |       0 |    0 |   932 |      0 |      0 |    0 |            0 |
|     id_stage_i                                                                            |                                                                                          id_stage |        449 |        449 |       0 |    0 |   309 |      0 |      0 |    0 |            0 |
|     issue_stage_i                                                                         |                                                                                       issue_stage |      12138 |      12138 |       0 |    0 |  6678 |      0 |      0 |    0 |            0 |
|       i_issue_read_operands                                                               |                                                                               issue_read_operands |       5822 |       5822 |       0 |    0 |  4399 |      0 |      0 |    0 |            0 |
|         (i_issue_read_operands)                                                           |                                                                               issue_read_operands |       2790 |       2790 |       0 |    0 |   367 |      0 |      0 |    0 |            0 |
|         float_regfile_gen.i_ariane_fp_regfile                                             |                                                                                    ariane_regfile |       1732 |       1732 |       0 |    0 |  2048 |      0 |      0 |    0 |            0 |
|         i_ariane_regfile                                                                  |                                                                    ariane_regfile__parameterized0 |       1300 |       1300 |       0 |    0 |  1984 |      0 |      0 |    0 |            0 |
|       i_scoreboard                                                                        |                                                                                        scoreboard |       6316 |       6316 |       0 |    0 |  2279 |      0 |      0 |    0 |            0 |
|         (i_scoreboard)                                                                    |                                                                                        scoreboard |       5623 |       5623 |       0 |    0 |  2279 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[0].i_sel_fpr_clobbers                                            |                                                                       rr_arb_tree__parameterized3 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[10].i_sel_fpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_353 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[10].i_sel_gpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_354 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[11].i_sel_fpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_355 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[11].i_sel_gpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_356 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[12].i_sel_fpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_357 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[12].i_sel_gpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_358 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[13].i_sel_fpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_359 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[13].i_sel_gpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_360 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[14].i_sel_fpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_361 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[14].i_sel_gpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_362 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[15].i_sel_fpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_363 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[15].i_sel_gpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_364 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[16].i_sel_fpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_365 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[16].i_sel_gpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_366 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[17].i_sel_fpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_367 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[17].i_sel_gpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_368 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[18].i_sel_fpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_369 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[18].i_sel_gpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_370 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[19].i_sel_fpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_371 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[19].i_sel_gpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_372 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[1].i_sel_fpr_clobbers                                            |                                                                   rr_arb_tree__parameterized3_373 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[1].i_sel_gpr_clobbers                                            |                                                                   rr_arb_tree__parameterized3_374 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[20].i_sel_fpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_375 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[20].i_sel_gpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_376 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[21].i_sel_fpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_377 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[21].i_sel_gpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_378 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[22].i_sel_fpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_379 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[22].i_sel_gpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_380 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[23].i_sel_fpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_381 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[23].i_sel_gpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_382 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[24].i_sel_fpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_383 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[24].i_sel_gpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_384 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[25].i_sel_fpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_385 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[25].i_sel_gpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_386 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[26].i_sel_fpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_387 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[26].i_sel_gpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_388 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[27].i_sel_fpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_389 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[27].i_sel_gpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_390 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[28].i_sel_fpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_391 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[28].i_sel_gpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_392 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[29].i_sel_fpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_393 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[29].i_sel_gpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_394 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[2].i_sel_fpr_clobbers                                            |                                                                   rr_arb_tree__parameterized3_395 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[2].i_sel_gpr_clobbers                                            |                                                                   rr_arb_tree__parameterized3_396 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[30].i_sel_fpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_397 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[30].i_sel_gpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_398 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[31].i_sel_fpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_399 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[31].i_sel_gpr_clobbers                                           |                                                                   rr_arb_tree__parameterized3_400 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[3].i_sel_fpr_clobbers                                            |                                                                   rr_arb_tree__parameterized3_401 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[3].i_sel_gpr_clobbers                                            |                                                                   rr_arb_tree__parameterized3_402 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[4].i_sel_fpr_clobbers                                            |                                                                   rr_arb_tree__parameterized3_403 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[4].i_sel_gpr_clobbers                                            |                                                                   rr_arb_tree__parameterized3_404 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[5].i_sel_fpr_clobbers                                            |                                                                   rr_arb_tree__parameterized3_405 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[5].i_sel_gpr_clobbers                                            |                                                                   rr_arb_tree__parameterized3_406 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[6].i_sel_fpr_clobbers                                            |                                                                   rr_arb_tree__parameterized3_407 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[6].i_sel_gpr_clobbers                                            |                                                                   rr_arb_tree__parameterized3_408 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[7].i_sel_fpr_clobbers                                            |                                                                   rr_arb_tree__parameterized3_409 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[7].i_sel_gpr_clobbers                                            |                                                                   rr_arb_tree__parameterized3_410 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[8].i_sel_fpr_clobbers                                            |                                                                   rr_arb_tree__parameterized3_411 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[8].i_sel_gpr_clobbers                                            |                                                                   rr_arb_tree__parameterized3_412 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[9].i_sel_fpr_clobbers                                            |                                                                   rr_arb_tree__parameterized3_413 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_sel_clobbers[9].i_sel_gpr_clobbers                                            |                                                                   rr_arb_tree__parameterized3_414 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|   i_ariane_peripherals                                                                    |                                                                                ariane_peripherals |       4752 |       4592 |     160 |    0 |  5962 |      0 |      0 |    0 |            0 |
|     (i_ariane_peripherals)                                                                |                                                                                ariane_peripherals |         15 |         15 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|     gen_gpio.i_xlnx_axi_dwidth_converter_gpio                                             |                                                                         xlnx_axi_dwidth_converter |        675 |        635 |      40 |    0 |   750 |      0 |      0 |    0 |            0 |
|       (gen_gpio.i_xlnx_axi_dwidth_converter_gpio)                                         |                                                                         xlnx_axi_dwidth_converter |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       inst                                                                                |                                        xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_20_top |        675 |        635 |      40 |    0 |   750 |      0 |      0 |    0 |            0 |
|         gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                             |                              xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_20_axi_downsizer |        675 |        635 |      40 |    0 |   750 |      0 |      0 |    0 |            0 |
|           USE_READ.read_addr_inst                                                         |                xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_20_a_downsizer__parameterized0 |        301 |        285 |      16 |    0 |   297 |      0 |      0 |    0 |            0 |
|             (USE_READ.read_addr_inst)                                                     |                xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_20_a_downsizer__parameterized0 |        133 |        133 |       0 |    0 |   209 |      0 |      0 |    0 |            0 |
|             cmd_queue                                                                     |                         xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_19_axic_fifo__parameterized0 |        168 |        152 |      16 |    0 |    88 |      0 |      0 |    0 |            0 |
|               inst                                                                        |                          xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_19_fifo_gen__parameterized0 |        168 |        152 |      16 |    0 |    88 |      0 |      0 |    0 |            0 |
|                 (inst)                                                                    |                          xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_19_fifo_gen__parameterized0 |        117 |        117 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 fifo_gen_inst                                                             |                                  xlnx_axi_dwidth_converter_fifo_generator_v13_2_5__parameterized0 |         51 |         35 |      16 |    0 |    88 |      0 |      0 |    0 |            0 |
|                   (fifo_gen_inst)                                                         |                                  xlnx_axi_dwidth_converter_fifo_generator_v13_2_5__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   inst_fifo_gen                                                           |                            xlnx_axi_dwidth_converter_fifo_generator_v13_2_5_synth__parameterized0 |         51 |         35 |      16 |    0 |    88 |      0 |      0 |    0 |            0 |
|                     gconvfifo.rf                                                          |                                      xlnx_axi_dwidth_converter_fifo_generator_top__parameterized0 |         51 |         35 |      16 |    0 |    88 |      0 |      0 |    0 |            0 |
|                       grf.rf                                                              |                                  xlnx_axi_dwidth_converter_fifo_generator_ramfifo__parameterized0 |         51 |         35 |      16 |    0 |    88 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.gl0.rd                                          |                                                              xlnx_axi_dwidth_converter_rd_logic_7 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |    0 |            0 |
|                           gr1.gr1_int.rfwft                                               |                                                              xlnx_axi_dwidth_converter_rd_fwft_13 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                           grss.rsts                                                       |                                                   xlnx_axi_dwidth_converter_rd_status_flags_ss_14 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                           rpntr                                                           |                                                          xlnx_axi_dwidth_converter_rd_bin_cntr_15 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.gl0.wr                                          |                                                              xlnx_axi_dwidth_converter_wr_logic_8 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|                           gwss.wsts                                                       |                                                   xlnx_axi_dwidth_converter_wr_status_flags_ss_11 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                           wpntr                                                           |                                                          xlnx_axi_dwidth_converter_wr_bin_cntr_12 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.mem                                             |                                                xlnx_axi_dwidth_converter_memory__parameterized0_9 |         16 |          0 |      16 |    0 |    52 |      0 |      0 |    0 |            0 |
|                           (gntv_or_sync_fifo.mem)                                         |                                                xlnx_axi_dwidth_converter_memory__parameterized0_9 |          0 |          0 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|                           gdm.dm_gen.dm                                                   |                                                 xlnx_axi_dwidth_converter_dmem__parameterized0_10 |         16 |          0 |      16 |    0 |    26 |      0 |      0 |    0 |            0 |
|                         rstblk                                                            |                                                       xlnx_axi_dwidth_converter_reset_blk_ramfifo |         11 |         11 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                           (rstblk)                                                        |                                                       xlnx_axi_dwidth_converter_reset_blk_ramfifo |         11 |         11 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst             |                                                       xlnx_axi_dwidth_converter_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           USE_READ.read_data_inst                                                         |                                xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_20_r_downsizer |         13 |         13 |       0 |    0 |    78 |      0 |      0 |    0 |            0 |
|           USE_WRITE.USE_SPLIT.write_resp_inst                                             |                                xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_20_b_downsizer |         19 |         19 |       0 |    0 |    11 |      0 |      0 |    0 |            0 |
|           USE_WRITE.write_addr_inst                                                       |                                xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_20_a_downsizer |        329 |        305 |      24 |    0 |   352 |      0 |      0 |    0 |            0 |
|             (USE_WRITE.write_addr_inst)                                                   |                                xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_20_a_downsizer |        134 |        134 |       0 |    0 |   212 |      0 |      0 |    0 |            0 |
|             USE_B_CHANNEL.cmd_b_queue                                                     |                                         xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_19_axic_fifo |         66 |         58 |       8 |    0 |    54 |      0 |      0 |    0 |            0 |
|               inst                                                                        |                                          xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_19_fifo_gen |         66 |         58 |       8 |    0 |    54 |      0 |      0 |    0 |            0 |
|                 (inst)                                                                    |                                          xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_19_fifo_gen |         23 |         23 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 fifo_gen_inst                                                             |                                                  xlnx_axi_dwidth_converter_fifo_generator_v13_2_5 |         43 |         35 |       8 |    0 |    54 |      0 |      0 |    0 |            0 |
|                   (fifo_gen_inst)                                                         |                                                  xlnx_axi_dwidth_converter_fifo_generator_v13_2_5 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   inst_fifo_gen                                                           |                                            xlnx_axi_dwidth_converter_fifo_generator_v13_2_5_synth |         43 |         35 |       8 |    0 |    54 |      0 |      0 |    0 |            0 |
|                     gconvfifo.rf                                                          |                                                      xlnx_axi_dwidth_converter_fifo_generator_top |         43 |         35 |       8 |    0 |    54 |      0 |      0 |    0 |            0 |
|                       grf.rf                                                              |                                                  xlnx_axi_dwidth_converter_fifo_generator_ramfifo |         43 |         35 |       8 |    0 |    54 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.gl0.rd                                          |                                                              xlnx_axi_dwidth_converter_rd_logic_0 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |    0 |            0 |
|                           gr1.gr1_int.rfwft                                               |                                                               xlnx_axi_dwidth_converter_rd_fwft_4 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                           grss.rsts                                                       |                                                    xlnx_axi_dwidth_converter_rd_status_flags_ss_5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                           rpntr                                                           |                                                           xlnx_axi_dwidth_converter_rd_bin_cntr_6 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.gl0.wr                                          |                                                              xlnx_axi_dwidth_converter_wr_logic_1 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|                           gwss.wsts                                                       |                                                    xlnx_axi_dwidth_converter_wr_status_flags_ss_2 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                           wpntr                                                           |                                                           xlnx_axi_dwidth_converter_wr_bin_cntr_3 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.mem                                             |                                                                  xlnx_axi_dwidth_converter_memory |          8 |          0 |       8 |    0 |    18 |      0 |      0 |    0 |            0 |
|                           (gntv_or_sync_fifo.mem)                                         |                                                                  xlnx_axi_dwidth_converter_memory |          0 |          0 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|                           gdm.dm_gen.dm                                                   |                                                                    xlnx_axi_dwidth_converter_dmem |          8 |          0 |       8 |    0 |     9 |      0 |      0 |    0 |            0 |
|                         rstblk                                                            |                                            xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__1 |         11 |         11 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                           (rstblk)                                                        |                                            xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__1 |         11 |         11 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst             |                                                    xlnx_axi_dwidth_converter_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|             cmd_queue                                                                     |              xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_19_axic_fifo__parameterized0__xdcDup__1 |        129 |        113 |      16 |    0 |    86 |      0 |      0 |    0 |            0 |
|               inst                                                                        |               xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_19_fifo_gen__parameterized0__xdcDup__1 |        129 |        113 |      16 |    0 |    86 |      0 |      0 |    0 |            0 |
|                 (inst)                                                                    |               xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_19_fifo_gen__parameterized0__xdcDup__1 |         78 |         78 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 fifo_gen_inst                                                             |                       xlnx_axi_dwidth_converter_fifo_generator_v13_2_5__parameterized0__xdcDup__1 |         51 |         35 |      16 |    0 |    86 |      0 |      0 |    0 |            0 |
|                   (fifo_gen_inst)                                                         |                       xlnx_axi_dwidth_converter_fifo_generator_v13_2_5__parameterized0__xdcDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   inst_fifo_gen                                                           |                 xlnx_axi_dwidth_converter_fifo_generator_v13_2_5_synth__parameterized0__xdcDup__1 |         51 |         35 |      16 |    0 |    86 |      0 |      0 |    0 |            0 |
|                     gconvfifo.rf                                                          |                           xlnx_axi_dwidth_converter_fifo_generator_top__parameterized0__xdcDup__1 |         51 |         35 |      16 |    0 |    86 |      0 |      0 |    0 |            0 |
|                       grf.rf                                                              |                       xlnx_axi_dwidth_converter_fifo_generator_ramfifo__parameterized0__xdcDup__1 |         51 |         35 |      16 |    0 |    86 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.gl0.rd                                          |                                                                xlnx_axi_dwidth_converter_rd_logic |         10 |         10 |       0 |    0 |    20 |      0 |      0 |    0 |            0 |
|                           gr1.gr1_int.rfwft                                               |                                                                 xlnx_axi_dwidth_converter_rd_fwft |          7 |          7 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                           grss.rsts                                                       |                                                      xlnx_axi_dwidth_converter_rd_status_flags_ss |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                           rpntr                                                           |                                                             xlnx_axi_dwidth_converter_rd_bin_cntr |          3 |          3 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.gl0.wr                                          |                                                                xlnx_axi_dwidth_converter_wr_logic |         14 |         14 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|                           gwss.wsts                                                       |                                                      xlnx_axi_dwidth_converter_wr_status_flags_ss |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                           wpntr                                                           |                                                             xlnx_axi_dwidth_converter_wr_bin_cntr |         11 |         11 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.mem                                             |                                                  xlnx_axi_dwidth_converter_memory__parameterized0 |         16 |          0 |      16 |    0 |    50 |      0 |      0 |    0 |            0 |
|                           (gntv_or_sync_fifo.mem)                                         |                                                  xlnx_axi_dwidth_converter_memory__parameterized0 |          0 |          0 |       0 |    0 |    25 |      0 |      0 |    0 |            0 |
|                           gdm.dm_gen.dm                                                   |                                                    xlnx_axi_dwidth_converter_dmem__parameterized0 |         16 |          0 |      16 |    0 |    25 |      0 |      0 |    0 |            0 |
|                         rstblk                                                            |                                            xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__2 |         11 |         11 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                           (rstblk)                                                        |                                            xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__2 |         11 |         11 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst             |                                                    xlnx_axi_dwidth_converter_xpm_cdc_async_rst__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           USE_WRITE.write_data_inst                                                       |                                xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_20_w_downsizer |         13 |         13 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     gen_gpio.i_xlnx_axi_gpio                                                              |                                                                                     xlnx_axi_gpio |         73 |         73 |       0 |    0 |   184 |      0 |      0 |    0 |            0 |
|       U0                                                                                  |                                                                            xlnx_axi_gpio_axi_gpio |         73 |         73 |       0 |    0 |   184 |      0 |      0 |    0 |            0 |
|         (U0)                                                                              |                                                                            xlnx_axi_gpio_axi_gpio |          0 |          0 |       0 |    0 |    11 |      0 |      0 |    0 |            0 |
|         AXI_LITE_IPIF_I                                                                   |                                                                       xlnx_axi_gpio_axi_lite_ipif |         53 |         53 |       0 |    0 |    35 |      0 |      0 |    0 |            0 |
|           I_SLAVE_ATTACHMENT                                                              |                                                                    xlnx_axi_gpio_slave_attachment |         53 |         53 |       0 |    0 |    35 |      0 |      0 |    0 |            0 |
|             (I_SLAVE_ATTACHMENT)                                                          |                                                                    xlnx_axi_gpio_slave_attachment |         27 |         27 |       0 |    0 |    29 |      0 |      0 |    0 |            0 |
|             I_DECODER                                                                     |                                                                     xlnx_axi_gpio_address_decoder |         26 |         26 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|         gpio_core_1                                                                       |                                                                           xlnx_axi_gpio_GPIO_Core |         20 |         20 |       0 |    0 |   138 |      0 |      0 |    0 |            0 |
|           (gpio_core_1)                                                                   |                                                                           xlnx_axi_gpio_GPIO_Core |         20 |         20 |       0 |    0 |    74 |      0 |      0 |    0 |            0 |
|           Dual.INPUT_DOUBLE_REGS4                                                         |                                                                            xlnx_axi_gpio_cdc_sync |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |            0 |
|           Dual.INPUT_DOUBLE_REGS5                                                         |                                                                          xlnx_axi_gpio_cdc_sync_0 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |            0 |
|     gen_spi.i_xlnx_axi_dwidth_converter_spi                                               |                                                                     xlnx_axi_dwidth_converter_HD2 |        675 |        635 |      40 |    0 |   750 |      0 |      0 |    0 |            0 |
|       (gen_spi.i_xlnx_axi_dwidth_converter_spi)                                           |                                                                     xlnx_axi_dwidth_converter_HD2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       inst                                                                                |                                    xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_20_top_HD3 |        675 |        635 |      40 |    0 |   750 |      0 |      0 |    0 |            0 |
|         gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                             |                          xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_20_axi_downsizer_HD4 |        675 |        635 |      40 |    0 |   750 |      0 |      0 |    0 |            0 |
|           USE_READ.read_addr_inst                                                         |            xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_20_a_downsizer__parameterized0_HD5 |        301 |        285 |      16 |    0 |   297 |      0 |      0 |    0 |            0 |
|             (USE_READ.read_addr_inst)                                                     |            xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_20_a_downsizer__parameterized0_HD5 |        133 |        133 |       0 |    0 |   209 |      0 |      0 |    0 |            0 |
|             cmd_queue                                                                     |                     xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_19_axic_fifo__parameterized0_HD6 |        168 |        152 |      16 |    0 |    88 |      0 |      0 |    0 |            0 |
|               inst                                                                        |                      xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_19_fifo_gen__parameterized0_HD7 |        168 |        152 |      16 |    0 |    88 |      0 |      0 |    0 |            0 |
|                 (inst)                                                                    |                      xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_19_fifo_gen__parameterized0_HD7 |        117 |        117 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 fifo_gen_inst                                                             |                              xlnx_axi_dwidth_converter_fifo_generator_v13_2_5__parameterized0_HD8 |         51 |         35 |      16 |    0 |    88 |      0 |      0 |    0 |            0 |
|                   (fifo_gen_inst)                                                         |                              xlnx_axi_dwidth_converter_fifo_generator_v13_2_5__parameterized0_HD8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   inst_fifo_gen                                                           |                        xlnx_axi_dwidth_converter_fifo_generator_v13_2_5_synth__parameterized0_HD9 |         51 |         35 |      16 |    0 |    88 |      0 |      0 |    0 |            0 |
|                     gconvfifo.rf                                                          |                                 xlnx_axi_dwidth_converter_fifo_generator_top__parameterized0_HD10 |         51 |         35 |      16 |    0 |    88 |      0 |      0 |    0 |            0 |
|                       grf.rf                                                              |                             xlnx_axi_dwidth_converter_fifo_generator_ramfifo__parameterized0_HD11 |         51 |         35 |      16 |    0 |    88 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.gl0.rd                                          |                                                         xlnx_axi_dwidth_converter_rd_logic_7_HD12 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |    0 |            0 |
|                           gr1.gr1_int.rfwft                                               |                                                         xlnx_axi_dwidth_converter_rd_fwft_13_HD13 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                           grss.rsts                                                       |                                              xlnx_axi_dwidth_converter_rd_status_flags_ss_14_HD14 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                           rpntr                                                           |                                                     xlnx_axi_dwidth_converter_rd_bin_cntr_15_HD15 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.gl0.wr                                          |                                                         xlnx_axi_dwidth_converter_wr_logic_8_HD16 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|                           gwss.wsts                                                       |                                              xlnx_axi_dwidth_converter_wr_status_flags_ss_11_HD17 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                           wpntr                                                           |                                                     xlnx_axi_dwidth_converter_wr_bin_cntr_12_HD18 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.mem                                             |                                           xlnx_axi_dwidth_converter_memory__parameterized0_9_HD19 |         16 |          0 |      16 |    0 |    52 |      0 |      0 |    0 |            0 |
|                           (gntv_or_sync_fifo.mem)                                         |                                           xlnx_axi_dwidth_converter_memory__parameterized0_9_HD19 |          0 |          0 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|                           gdm.dm_gen.dm                                                   |                                            xlnx_axi_dwidth_converter_dmem__parameterized0_10_HD20 |         16 |          0 |      16 |    0 |    26 |      0 |      0 |    0 |            0 |
|                         rstblk                                                            |                                                  xlnx_axi_dwidth_converter_reset_blk_ramfifo_HD21 |         11 |         11 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                           (rstblk)                                                        |                                                  xlnx_axi_dwidth_converter_reset_blk_ramfifo_HD21 |         11 |         11 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst             |                                                  xlnx_axi_dwidth_converter_xpm_cdc_async_rst_HD22 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           USE_READ.read_data_inst                                                         |                           xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_20_r_downsizer_HD23 |         13 |         13 |       0 |    0 |    78 |      0 |      0 |    0 |            0 |
|           USE_WRITE.USE_SPLIT.write_resp_inst                                             |                           xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_20_b_downsizer_HD24 |         19 |         19 |       0 |    0 |    11 |      0 |      0 |    0 |            0 |
|           USE_WRITE.write_addr_inst                                                       |                           xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_20_a_downsizer_HD25 |        329 |        305 |      24 |    0 |   352 |      0 |      0 |    0 |            0 |
|             (USE_WRITE.write_addr_inst)                                                   |                           xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_20_a_downsizer_HD25 |        134 |        134 |       0 |    0 |   212 |      0 |      0 |    0 |            0 |
|             USE_B_CHANNEL.cmd_b_queue                                                     |                                    xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_19_axic_fifo_HD26 |         66 |         58 |       8 |    0 |    54 |      0 |      0 |    0 |            0 |
|               inst                                                                        |                                     xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_19_fifo_gen_HD27 |         66 |         58 |       8 |    0 |    54 |      0 |      0 |    0 |            0 |
|                 (inst)                                                                    |                                     xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_19_fifo_gen_HD27 |         23 |         23 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 fifo_gen_inst                                                             |                                             xlnx_axi_dwidth_converter_fifo_generator_v13_2_5_HD28 |         43 |         35 |       8 |    0 |    54 |      0 |      0 |    0 |            0 |
|                   (fifo_gen_inst)                                                         |                                             xlnx_axi_dwidth_converter_fifo_generator_v13_2_5_HD28 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   inst_fifo_gen                                                           |                                       xlnx_axi_dwidth_converter_fifo_generator_v13_2_5_synth_HD29 |         43 |         35 |       8 |    0 |    54 |      0 |      0 |    0 |            0 |
|                     gconvfifo.rf                                                          |                                                 xlnx_axi_dwidth_converter_fifo_generator_top_HD30 |         43 |         35 |       8 |    0 |    54 |      0 |      0 |    0 |            0 |
|                       grf.rf                                                              |                                             xlnx_axi_dwidth_converter_fifo_generator_ramfifo_HD31 |         43 |         35 |       8 |    0 |    54 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.gl0.rd                                          |                                                         xlnx_axi_dwidth_converter_rd_logic_0_HD32 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |    0 |            0 |
|                           gr1.gr1_int.rfwft                                               |                                                          xlnx_axi_dwidth_converter_rd_fwft_4_HD33 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                           grss.rsts                                                       |                                               xlnx_axi_dwidth_converter_rd_status_flags_ss_5_HD34 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                           rpntr                                                           |                                                      xlnx_axi_dwidth_converter_rd_bin_cntr_6_HD35 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.gl0.wr                                          |                                                         xlnx_axi_dwidth_converter_wr_logic_1_HD36 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|                           gwss.wsts                                                       |                                               xlnx_axi_dwidth_converter_wr_status_flags_ss_2_HD37 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                           wpntr                                                           |                                                      xlnx_axi_dwidth_converter_wr_bin_cntr_3_HD38 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.mem                                             |                                                             xlnx_axi_dwidth_converter_memory_HD39 |          8 |          0 |       8 |    0 |    18 |      0 |      0 |    0 |            0 |
|                           (gntv_or_sync_fifo.mem)                                         |                                                             xlnx_axi_dwidth_converter_memory_HD39 |          0 |          0 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|                           gdm.dm_gen.dm                                                   |                                                               xlnx_axi_dwidth_converter_dmem_HD40 |          8 |          0 |       8 |    0 |     9 |      0 |      0 |    0 |            0 |
|                         rstblk                                                            |                                       xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__1_HD41 |         11 |         11 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                           (rstblk)                                                        |                                       xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__1_HD41 |         11 |         11 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst             |                                               xlnx_axi_dwidth_converter_xpm_cdc_async_rst__3_HD42 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|             cmd_queue                                                                     |         xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_19_axic_fifo__parameterized0__xdcDup__1_HD43 |        129 |        113 |      16 |    0 |    86 |      0 |      0 |    0 |            0 |
|               inst                                                                        |          xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_19_fifo_gen__parameterized0__xdcDup__1_HD44 |        129 |        113 |      16 |    0 |    86 |      0 |      0 |    0 |            0 |
|                 (inst)                                                                    |          xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_19_fifo_gen__parameterized0__xdcDup__1_HD44 |         78 |         78 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 fifo_gen_inst                                                             |                  xlnx_axi_dwidth_converter_fifo_generator_v13_2_5__parameterized0__xdcDup__1_HD45 |         51 |         35 |      16 |    0 |    86 |      0 |      0 |    0 |            0 |
|                   (fifo_gen_inst)                                                         |                  xlnx_axi_dwidth_converter_fifo_generator_v13_2_5__parameterized0__xdcDup__1_HD45 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   inst_fifo_gen                                                           |            xlnx_axi_dwidth_converter_fifo_generator_v13_2_5_synth__parameterized0__xdcDup__1_HD46 |         51 |         35 |      16 |    0 |    86 |      0 |      0 |    0 |            0 |
|                     gconvfifo.rf                                                          |                      xlnx_axi_dwidth_converter_fifo_generator_top__parameterized0__xdcDup__1_HD47 |         51 |         35 |      16 |    0 |    86 |      0 |      0 |    0 |            0 |
|                       grf.rf                                                              |                  xlnx_axi_dwidth_converter_fifo_generator_ramfifo__parameterized0__xdcDup__1_HD48 |         51 |         35 |      16 |    0 |    86 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.gl0.rd                                          |                                                           xlnx_axi_dwidth_converter_rd_logic_HD49 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |    0 |            0 |
|                           gr1.gr1_int.rfwft                                               |                                                            xlnx_axi_dwidth_converter_rd_fwft_HD50 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                           grss.rsts                                                       |                                                 xlnx_axi_dwidth_converter_rd_status_flags_ss_HD51 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                           rpntr                                                           |                                                        xlnx_axi_dwidth_converter_rd_bin_cntr_HD52 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.gl0.wr                                          |                                                           xlnx_axi_dwidth_converter_wr_logic_HD53 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|                           gwss.wsts                                                       |                                                 xlnx_axi_dwidth_converter_wr_status_flags_ss_HD54 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                           wpntr                                                           |                                                        xlnx_axi_dwidth_converter_wr_bin_cntr_HD55 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.mem                                             |                                             xlnx_axi_dwidth_converter_memory__parameterized0_HD56 |         16 |          0 |      16 |    0 |    50 |      0 |      0 |    0 |            0 |
|                           (gntv_or_sync_fifo.mem)                                         |                                             xlnx_axi_dwidth_converter_memory__parameterized0_HD56 |          0 |          0 |       0 |    0 |    25 |      0 |      0 |    0 |            0 |
|                           gdm.dm_gen.dm                                                   |                                               xlnx_axi_dwidth_converter_dmem__parameterized0_HD57 |         16 |          0 |      16 |    0 |    25 |      0 |      0 |    0 |            0 |
|                         rstblk                                                            |                                       xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__2_HD58 |         11 |         11 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                           (rstblk)                                                        |                                       xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__2_HD58 |         11 |         11 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst             |                                               xlnx_axi_dwidth_converter_xpm_cdc_async_rst__4_HD59 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           USE_WRITE.write_data_inst                                                       |                           xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_20_w_downsizer_HD60 |         13 |         13 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     gen_spi.i_xlnx_axi_quad_spi                                                           |                                                                                 xlnx_axi_quad_spi |        796 |        716 |      80 |    0 |   892 |      0 |      0 |    0 |            0 |
|       (gen_spi.i_xlnx_axi_quad_spi)                                                       |                                                                                 xlnx_axi_quad_spi |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       U0                                                                                  |                                                                    xlnx_axi_quad_spi_axi_quad_spi |        796 |        716 |      80 |    0 |   892 |      0 |      0 |    0 |            0 |
|         (U0)                                                                              |                                                                    xlnx_axi_quad_spi_axi_quad_spi |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                     |                                                                xlnx_axi_quad_spi_axi_quad_spi_top |        796 |        716 |      80 |    0 |   892 |      0 |      0 |    0 |            0 |
|           (NO_DUAL_QUAD_MODE.QSPI_NORMAL)                                                 |                                                                xlnx_axi_quad_spi_axi_quad_spi_top |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|           QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I                                      |                                                             xlnx_axi_quad_spi_qspi_core_interface |        653 |        573 |      80 |    0 |   816 |      0 |      0 |    0 |            0 |
|             (QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I)                                  |                                                             xlnx_axi_quad_spi_qspi_core_interface |          7 |          7 |       0 |    0 |    37 |      0 |      0 |    0 |            0 |
|             CONTROL_REG_I                                                                 |                                                                  xlnx_axi_quad_spi_qspi_cntrl_reg |          3 |          3 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|             FIFO_EXISTS.CLK_CROSS_I                                                       |                                                           xlnx_axi_quad_spi_cross_clk_sync_fifo_1 |         25 |         25 |       0 |    0 |    53 |      0 |      0 |    0 |            0 |
|             FIFO_EXISTS.FIFO_IF_MODULE_I                                                  |                                                              xlnx_axi_quad_spi_qspi_fifo_ifmodule |          2 |          2 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|             FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                  |                                                                        xlnx_axi_quad_spi_cdc_sync |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|             FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                 |                                                                      xlnx_axi_quad_spi_cdc_sync_0 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|             FIFO_EXISTS.RX_FIFO_II                                                        |                                                                  xlnx_axi_quad_spi_xpm_fifo_async |        247 |        207 |      40 |    0 |   284 |      0 |      0 |    0 |            0 |
|               (FIFO_EXISTS.RX_FIFO_II)                                                    |                                                                  xlnx_axi_quad_spi_xpm_fifo_async |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                        |                                                                   xlnx_axi_quad_spi_xpm_fifo_base |        247 |        207 |      40 |    0 |   284 |      0 |      0 |    0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                    |                                                                   xlnx_axi_quad_spi_xpm_fifo_base |          9 |          9 |       0 |    0 |    44 |      0 |      0 |    0 |            0 |
|                 gaf_wptr_p3.wrpp3_inst                                                    |                                                              xlnx_axi_quad_spi_xpm_counter_updn_5 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_dc_inst                                          |                                                 xlnx_axi_quad_spi_xpm_cdc_gray__parameterized1__1 |         13 |         13 |       0 |    0 |    27 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                             |                                                                 xlnx_axi_quad_spi_xpm_cdc_gray__2 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                 |                                                              xlnx_axi_quad_spi_xpm_fifo_reg_vec_6 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg_dc                                              |                                              xlnx_axi_quad_spi_xpm_fifo_reg_vec__parameterized0_7 |          0 |          0 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                 |                                                              xlnx_axi_quad_spi_xpm_fifo_reg_vec_8 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg_dc                                              |                                              xlnx_axi_quad_spi_xpm_fifo_reg_vec__parameterized0_9 |          6 |          6 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_dc_inst                                          |                                                 xlnx_axi_quad_spi_xpm_cdc_gray__parameterized0__1 |         13 |         13 |       0 |    0 |    45 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                             |                                                                 xlnx_axi_quad_spi_xpm_cdc_gray__1 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |    0 |            0 |
|                 gen_fwft.rdpp1_inst                                                       |                                             xlnx_axi_quad_spi_xpm_counter_updn__parameterized1_10 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                           |                                                              xlnx_axi_quad_spi_xpm_memory_base__1 |         52 |         12 |      40 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 rdp_inst                                                                  |                                             xlnx_axi_quad_spi_xpm_counter_updn__parameterized2_11 |         34 |         34 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|                 rdpp1_inst                                                                |                                             xlnx_axi_quad_spi_xpm_counter_updn__parameterized3_12 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                 rst_d1_inst                                                               |                                                             xlnx_axi_quad_spi_xpm_fifo_reg_bit_13 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                 wrp_inst                                                                  |                                             xlnx_axi_quad_spi_xpm_counter_updn__parameterized2_14 |         17 |         17 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|                 wrpp1_inst                                                                |                                             xlnx_axi_quad_spi_xpm_counter_updn__parameterized3_15 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                 wrpp2_inst                                                                |                                             xlnx_axi_quad_spi_xpm_counter_updn__parameterized0_16 |         12 |         12 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                 xpm_fifo_rst_inst                                                         |                                                         xlnx_axi_quad_spi_xpm_fifo_rst__xdcDup__1 |         22 |         22 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|                   (xpm_fifo_rst_inst)                                                     |                                                         xlnx_axi_quad_spi_xpm_fifo_rst__xdcDup__1 |         22 |         22 |       0 |    0 |    13 |      0 |      0 |    0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                 |                                                             xlnx_axi_quad_spi_xpm_cdc_sync_rst__5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                 |                                                             xlnx_axi_quad_spi_xpm_cdc_sync_rst__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|             FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                              |                                                                       xlnx_axi_quad_spi_counter_f |         15 |         15 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|             FIFO_EXISTS.TX_FIFO_II                                                        |                                                                   xlnx_axi_quad_spi_async_fifo_fg |        264 |        224 |      40 |    0 |   284 |      0 |      0 |    0 |            0 |
|               (FIFO_EXISTS.TX_FIFO_II)                                                    |                                                                   xlnx_axi_quad_spi_async_fifo_fg |         17 |         17 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               xpm_fifo_instance.xpm_fifo_async_inst                                       |                                                  xlnx_axi_quad_spi_xpm_fifo_async__parameterized1 |        247 |        207 |      40 |    0 |   284 |      0 |      0 |    0 |            0 |
|                 (xpm_fifo_instance.xpm_fifo_async_inst)                                   |                                                  xlnx_axi_quad_spi_xpm_fifo_async__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                      |                                                   xlnx_axi_quad_spi_xpm_fifo_base__parameterized0 |        247 |        207 |      40 |    0 |   284 |      0 |      0 |    0 |            0 |
|                   (gnuram_async_fifo.xpm_fifo_base_inst)                                  |                                                   xlnx_axi_quad_spi_xpm_fifo_base__parameterized0 |          8 |          8 |       0 |    0 |    44 |      0 |      0 |    0 |            0 |
|                   gaf_wptr_p3.wrpp3_inst                                                  |                                                                xlnx_axi_quad_spi_xpm_counter_updn |         11 |         11 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                   gen_cdc_pntr.rd_pntr_cdc_dc_inst                                        |                                                    xlnx_axi_quad_spi_xpm_cdc_gray__parameterized1 |         13 |         13 |       0 |    0 |    27 |      0 |      0 |    0 |            0 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                           |                                                                    xlnx_axi_quad_spi_xpm_cdc_gray |         11 |         11 |       0 |    0 |    24 |      0 |      0 |    0 |            0 |
|                   gen_cdc_pntr.rpw_gray_reg                                               |                                                                xlnx_axi_quad_spi_xpm_fifo_reg_vec |          9 |          9 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                   gen_cdc_pntr.rpw_gray_reg_dc                                            |                                                xlnx_axi_quad_spi_xpm_fifo_reg_vec__parameterized0 |          0 |          0 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|                   gen_cdc_pntr.wpr_gray_reg                                               |                                                              xlnx_axi_quad_spi_xpm_fifo_reg_vec_1 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                   gen_cdc_pntr.wpr_gray_reg_dc                                            |                                              xlnx_axi_quad_spi_xpm_fifo_reg_vec__parameterized0_2 |          6 |          6 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|                   gen_cdc_pntr.wr_pntr_cdc_dc_inst                                        |                                                    xlnx_axi_quad_spi_xpm_cdc_gray__parameterized0 |         13 |         13 |       0 |    0 |    45 |      0 |      0 |    0 |            0 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                           |                                                                 xlnx_axi_quad_spi_xpm_cdc_gray__3 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |    0 |            0 |
|                   gen_fwft.rdpp1_inst                                                     |                                                xlnx_axi_quad_spi_xpm_counter_updn__parameterized1 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_sdpram.xpm_memory_base_inst                                         |                                                                 xlnx_axi_quad_spi_xpm_memory_base |         52 |         12 |      40 |    0 |    16 |      0 |      0 |    0 |            0 |
|                   rdp_inst                                                                |                                                xlnx_axi_quad_spi_xpm_counter_updn__parameterized2 |         34 |         34 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|                   rdpp1_inst                                                              |                                                xlnx_axi_quad_spi_xpm_counter_updn__parameterized3 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                   rst_d1_inst                                                             |                                                                xlnx_axi_quad_spi_xpm_fifo_reg_bit |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                   wrp_inst                                                                |                                              xlnx_axi_quad_spi_xpm_counter_updn__parameterized2_3 |         17 |         17 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|                   wrpp1_inst                                                              |                                              xlnx_axi_quad_spi_xpm_counter_updn__parameterized3_4 |         12 |         12 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                   wrpp2_inst                                                              |                                                xlnx_axi_quad_spi_xpm_counter_updn__parameterized0 |         12 |         12 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                   xpm_fifo_rst_inst                                                       |                                                                    xlnx_axi_quad_spi_xpm_fifo_rst |         22 |         22 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|                     (xpm_fifo_rst_inst)                                                   |                                                                    xlnx_axi_quad_spi_xpm_fifo_rst |         22 |         22 |       0 |    0 |    13 |      0 |      0 |    0 |            0 |
|                     gen_rst_ic.rrst_wr_inst                                               |                                                                xlnx_axi_quad_spi_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                     gen_rst_ic.wrst_rd_inst                                               |                                                             xlnx_axi_quad_spi_xpm_cdc_sync_rst__6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|             INTERRUPT_CONTROL_I                                                           |                                                               xlnx_axi_quad_spi_interrupt_control |         16 |         16 |       0 |    0 |    23 |      0 |      0 |    0 |            0 |
|             LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                               |                                                              xlnx_axi_quad_spi_qspi_mode_0_module |         60 |         60 |       0 |    0 |    82 |      0 |      0 |    0 |            0 |
|             RESET_SYNC_AXI_SPI_CLK_INST                                                   |                                                               xlnx_axi_quad_spi_reset_sync_module |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|             SOFT_RESET_I                                                                  |                                                                      xlnx_axi_quad_spi_soft_reset |         11 |         11 |       0 |    0 |    19 |      0 |      0 |    0 |            0 |
|             STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                  |                                                       xlnx_axi_quad_spi_qspi_status_slave_sel_reg |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I                                    |                                                          xlnx_axi_quad_spi_axi_qspi_enhanced_mode |        143 |        143 |       0 |    0 |    75 |      0 |      0 |    0 |            0 |
|             (QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I)                                |                                                          xlnx_axi_quad_spi_axi_qspi_enhanced_mode |         48 |         48 |       0 |    0 |    42 |      0 |      0 |    0 |            0 |
|             I_DECODER                                                                     |                                                            xlnx_axi_quad_spi_qspi_address_decoder |         95 |         95 |       0 |    0 |    33 |      0 |      0 |    0 |            0 |
|     gen_timer.i_axi2apb_64_32_timer                                                       |                                                                                     axi2apb_64_32 |        373 |        373 |       0 |    0 |   443 |      0 |      0 |    0 |            0 |
|       (gen_timer.i_axi2apb_64_32_timer)                                                   |                                                                                     axi2apb_64_32 |         17 |         17 |       0 |    0 |    97 |      0 |      0 |    0 |            0 |
|       slave_ar_buffer_i                                                                   |                                                                                 axi_ar_buffer_328 |        154 |        154 |       0 |    0 |    27 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                                |                                                                              axi_single_slice_349 |        154 |        154 |       0 |    0 |    27 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                          |                                                                                          fifo_350 |        154 |        154 |       0 |    0 |    27 |      0 |      0 |    0 |            0 |
|             impl                                                                          |                                                                       fifo_v2__parameterized2_351 |        154 |        154 |       0 |    0 |    27 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                                   |                                                                      fifo_v3__parameterized10_352 |        154 |        154 |       0 |    0 |    27 |      0 |      0 |    0 |            0 |
|       slave_aw_buffer_i                                                                   |                                                                                 axi_aw_buffer_329 |         25 |         25 |       0 |    0 |    22 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                                |                                                                              axi_single_slice_345 |         25 |         25 |       0 |    0 |    22 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                          |                                                                                          fifo_346 |         25 |         25 |       0 |    0 |    22 |      0 |      0 |    0 |            0 |
|             impl                                                                          |                                                                       fifo_v2__parameterized2_347 |         25 |         25 |       0 |    0 |    22 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                                   |                                                                      fifo_v3__parameterized10_348 |         25 |         25 |       0 |    0 |    22 |      0 |      0 |    0 |            0 |
|       slave_b_buffer_i                                                                    |                                                                                  axi_b_buffer_330 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                                |                                                              axi_single_slice__parameterized2_341 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                          |                                                                          fifo__parameterized2_342 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|             impl                                                                          |                                                                       fifo_v2__parameterized5_343 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                                   |                                                                      fifo_v3__parameterized13_344 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|       slave_r_buffer_i                                                                    |                                                                                  axi_r_buffer_331 |        112 |        112 |       0 |    0 |   140 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                                |                                                              axi_single_slice__parameterized1_337 |        112 |        112 |       0 |    0 |   140 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                          |                                                                          fifo__parameterized1_338 |        112 |        112 |       0 |    0 |   140 |      0 |      0 |    0 |            0 |
|             impl                                                                          |                                                                       fifo_v2__parameterized4_339 |        112 |        112 |       0 |    0 |   140 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                                   |                                                                      fifo_v3__parameterized12_340 |        112 |        112 |       0 |    0 |   140 |      0 |      0 |    0 |            0 |
|       slave_w_buffer_i                                                                    |                                                                                  axi_w_buffer_332 |         54 |         54 |       0 |    0 |   149 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                                |                                                              axi_single_slice__parameterized0_333 |         54 |         54 |       0 |    0 |   149 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                          |                                                                          fifo__parameterized0_334 |         54 |         54 |       0 |    0 |   149 |      0 |      0 |    0 |            0 |
|             impl                                                                          |                                                                       fifo_v2__parameterized3_335 |         54 |         54 |       0 |    0 |   149 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                                   |                                                                      fifo_v3__parameterized11_336 |         54 |         54 |       0 |    0 |   149 |      0 |      0 |    0 |            0 |
|     gen_timer.i_timer                                                                     |                                                                                         apb_timer |        308 |        308 |       0 |    0 |   324 |      0 |      0 |    0 |            0 |
|       TIMER_GEN[0].timer_i                                                                |                                                                                             timer |        154 |        154 |       0 |    0 |   162 |      0 |      0 |    0 |            0 |
|       TIMER_GEN[1].timer_i                                                                |                                                                                         timer_327 |        154 |        154 |       0 |    0 |   162 |      0 |      0 |    0 |            0 |
|     gen_uart.i_apb_uart                                                                   |                                                                                          apb_uart |        762 |        762 |       0 |    0 |  1491 |      0 |      0 |    0 |            0 |
|       (gen_uart.i_apb_uart)                                                               |                                                                                          apb_uart |          9 |          9 |       0 |    0 |   102 |      0 |      0 |    0 |            0 |
|       UART_BG16                                                                           |                                                                                      uart_baudgen |         26 |         26 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|       UART_BG2                                                                            |                                                                                    slib_clock_div |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       UART_BIDET                                                                          |                                                                                  slib_edge_detect |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       UART_ED_CTS                                                                         |                                                                              slib_edge_detect_316 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       UART_ED_DCD                                                                         |                                                                              slib_edge_detect_317 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       UART_ED_DSR                                                                         |                                                                              slib_edge_detect_318 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       UART_ED_RI                                                                          |                                                                              slib_edge_detect_319 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       UART_FEDET                                                                          |                                                                              slib_edge_detect_320 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       UART_IF_CTS                                                                         |                                                                                 slib_input_filter |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|       UART_IF_DCD                                                                         |                                                                             slib_input_filter_321 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|       UART_IF_DSR                                                                         |                                                                             slib_input_filter_322 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|       UART_IF_RI                                                                          |                                                                             slib_input_filter_323 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|       UART_IIC                                                                            |                                                                                    uart_interrupt |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       UART_IIC_THRE_ED                                                                    |                                                                              slib_edge_detect_324 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       UART_IS_SIN                                                                         |                                                                                   slib_input_sync |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|       UART_PEDET                                                                          |                                                                              slib_edge_detect_325 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       UART_RCLK                                                                           |                                                                              slib_edge_detect_326 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       UART_RX                                                                             |                                                                                     uart_receiver |         47 |         47 |       0 |    0 |    36 |      0 |      0 |    0 |            0 |
|         (UART_RX)                                                                         |                                                                                     uart_receiver |         13 |         13 |       0 |    0 |    21 |      0 |      0 |    0 |            0 |
|         RX_BRC                                                                            |                                                                                      slib_counter |         13 |         13 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|         RX_IFSB                                                                           |                                                                 slib_input_filter__parameterized2 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         RX_MVF                                                                            |                                                                                    slib_mv_filter |         14 |         14 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|       UART_RXFF                                                                           |                                                                         slib_fifo__parameterized1 |        367 |        367 |       0 |    0 |   742 |      0 |      0 |    0 |            0 |
|       UART_TX                                                                             |                                                                                  uart_transmitter |         15 |         15 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|       UART_TXFF                                                                           |                                                                                         slib_fifo |        268 |        268 |       0 |    0 |   547 |      0 |      0 |    0 |            0 |
|     i_axi2apb_64_32_plic                                                                  |                                                                                 axi2apb_64_32_284 |        677 |        677 |       0 |    0 |   593 |      0 |      0 |    0 |            0 |
|       (i_axi2apb_64_32_plic)                                                              |                                                                                 axi2apb_64_32_284 |         16 |         16 |       0 |    0 |   147 |      0 |      0 |    0 |            0 |
|       slave_ar_buffer_i                                                                   |                                                                                 axi_ar_buffer_291 |        376 |        376 |       0 |    0 |    81 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                                |                                                                              axi_single_slice_312 |        376 |        376 |       0 |    0 |    81 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                          |                                                                                          fifo_313 |        376 |        376 |       0 |    0 |    81 |      0 |      0 |    0 |            0 |
|             impl                                                                          |                                                                       fifo_v2__parameterized2_314 |        376 |        376 |       0 |    0 |    81 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                                   |                                                                      fifo_v3__parameterized10_315 |        376 |        376 |       0 |    0 |    81 |      0 |      0 |    0 |            0 |
|       slave_aw_buffer_i                                                                   |                                                                                 axi_aw_buffer_292 |        106 |        106 |       0 |    0 |    76 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                                |                                                                              axi_single_slice_308 |        106 |        106 |       0 |    0 |    76 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                          |                                                                                          fifo_309 |        106 |        106 |       0 |    0 |    76 |      0 |      0 |    0 |            0 |
|             impl                                                                          |                                                                       fifo_v2__parameterized2_310 |        106 |        106 |       0 |    0 |    76 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                                   |                                                                      fifo_v3__parameterized10_311 |        106 |        106 |       0 |    0 |    76 |      0 |      0 |    0 |            0 |
|       slave_b_buffer_i                                                                    |                                                                                  axi_b_buffer_293 |         14 |         14 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                                |                                                              axi_single_slice__parameterized2_304 |         14 |         14 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                          |                                                                          fifo__parameterized2_305 |         14 |         14 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|             impl                                                                          |                                                                       fifo_v2__parameterized5_306 |         14 |         14 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                                   |                                                                      fifo_v3__parameterized13_307 |         14 |         14 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|       slave_r_buffer_i                                                                    |                                                                                  axi_r_buffer_294 |        107 |        107 |       0 |    0 |   136 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                                |                                                              axi_single_slice__parameterized1_300 |        107 |        107 |       0 |    0 |   136 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                          |                                                                          fifo__parameterized1_301 |        107 |        107 |       0 |    0 |   136 |      0 |      0 |    0 |            0 |
|             impl                                                                          |                                                                       fifo_v2__parameterized4_302 |        107 |        107 |       0 |    0 |   136 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                                   |                                                                      fifo_v3__parameterized12_303 |        107 |        107 |       0 |    0 |   136 |      0 |      0 |    0 |            0 |
|       slave_w_buffer_i                                                                    |                                                                                  axi_w_buffer_295 |         58 |         58 |       0 |    0 |   145 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                                |                                                              axi_single_slice__parameterized0_296 |         58 |         58 |       0 |    0 |   145 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                          |                                                                          fifo__parameterized0_297 |         58 |         58 |       0 |    0 |   145 |      0 |      0 |    0 |            0 |
|             impl                                                                          |                                                                       fifo_v2__parameterized3_298 |         58 |         58 |       0 |    0 |   145 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                                   |                                                                      fifo_v3__parameterized11_299 |         58 |         58 |       0 |    0 |   145 |      0 |      0 |    0 |            0 |
|     i_axi2apb_64_32_uart                                                                  |                                                                                 axi2apb_64_32_285 |        181 |        181 |       0 |    0 |   200 |      0 |      0 |    0 |            0 |
|       (i_axi2apb_64_32_uart)                                                              |                                                                                 axi2apb_64_32_285 |         15 |         15 |       0 |    0 |    47 |      0 |      0 |    0 |            0 |
|       slave_ar_buffer_i                                                                   |                                                                                     axi_ar_buffer |         54 |         54 |       0 |    0 |    27 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                                |                                                                              axi_single_slice_287 |         54 |         54 |       0 |    0 |    27 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                          |                                                                                          fifo_288 |         54 |         54 |       0 |    0 |    27 |      0 |      0 |    0 |            0 |
|             impl                                                                          |                                                                       fifo_v2__parameterized2_289 |         54 |         54 |       0 |    0 |    27 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                                   |                                                                      fifo_v3__parameterized10_290 |         54 |         54 |       0 |    0 |    27 |      0 |      0 |    0 |            0 |
|       slave_aw_buffer_i                                                                   |                                                                                     axi_aw_buffer |         22 |         22 |       0 |    0 |    22 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                                |                                                                                  axi_single_slice |         22 |         22 |       0 |    0 |    22 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                          |                                                                                              fifo |         22 |         22 |       0 |    0 |    22 |      0 |      0 |    0 |            0 |
|             impl                                                                          |                                                                           fifo_v2__parameterized2 |         22 |         22 |       0 |    0 |    22 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                                   |                                                                          fifo_v3__parameterized10 |         22 |         22 |       0 |    0 |    22 |      0 |      0 |    0 |            0 |
|       slave_b_buffer_i                                                                    |                                                                                      axi_b_buffer |         17 |         17 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                                |                                                                  axi_single_slice__parameterized2 |         17 |         17 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                          |                                                                              fifo__parameterized2 |         17 |         17 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|             impl                                                                          |                                                                           fifo_v2__parameterized5 |         17 |         17 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                                   |                                                                          fifo_v3__parameterized13 |         17 |         17 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|       slave_r_buffer_i                                                                    |                                                                                      axi_r_buffer |         42 |         42 |       0 |    0 |    44 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                                |                                                                  axi_single_slice__parameterized1 |         42 |         42 |       0 |    0 |    44 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                          |                                                                              fifo__parameterized1 |         42 |         42 |       0 |    0 |    44 |      0 |      0 |    0 |            0 |
|             impl                                                                          |                                                                           fifo_v2__parameterized4 |         42 |         42 |       0 |    0 |    44 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                                   |                                                                          fifo_v3__parameterized12 |         42 |         42 |       0 |    0 |    44 |      0 |      0 |    0 |            0 |
|       slave_w_buffer_i                                                                    |                                                                                      axi_w_buffer |         31 |         31 |       0 |    0 |    52 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                                |                                                                  axi_single_slice__parameterized0 |         31 |         31 |       0 |    0 |    52 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                          |                                                                              fifo__parameterized0 |         31 |         31 |       0 |    0 |    52 |      0 |      0 |    0 |            0 |
|             impl                                                                          |                                                                           fifo_v2__parameterized3 |         31 |         31 |       0 |    0 |    52 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                                   |                                                                          fifo_v3__parameterized11 |         31 |         31 |       0 |    0 |    52 |      0 |      0 |    0 |            0 |
|     i_plic                                                                                |                                                                                          plic_top |        217 |        217 |       0 |    0 |   335 |      0 |      0 |    0 |            0 |
|       (i_plic)                                                                            |                                                                                          plic_top |        117 |        117 |       0 |    0 |   268 |      0 |      0 |    0 |            0 |
|       gen_target[0].i_target                                                              |                                                                                    rv_plic_target |         22 |         22 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|       gen_target[1].i_target                                                              |                                                                                rv_plic_target_286 |         13 |         13 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|       i_rv_plic_gateway                                                                   |                                                                                   rv_plic_gateway |         65 |         65 |       0 |    0 |    42 |      0 |      0 |    0 |            0 |
|   i_axi2rom                                                                               |                                                                                           axi2mem |         70 |         70 |       0 |    0 |    40 |      0 |      0 |    0 |            0 |
|   i_axi_dwidth_converter_512_64                                                           |                                                                  xlnx_axi_dwidth_converter_512_64 |       1674 |       1578 |       0 |   96 |  3017 |      0 |      0 |    0 |            0 |
|     (i_axi_dwidth_converter_512_64)                                                       |                                                                  xlnx_axi_dwidth_converter_512_64 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|     inst                                                                                  |                                 xlnx_axi_dwidth_converter_512_64_axi_dwidth_converter_v2_1_20_top |       1674 |       1578 |       0 |   96 |  3017 |      0 |      0 |    0 |            0 |
|       gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                       |                         xlnx_axi_dwidth_converter_512_64_axi_dwidth_converter_v2_1_20_axi_upsizer |       1674 |       1578 |       0 |   96 |  3017 |      0 |      0 |    0 |            0 |
|         USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                            |                    xlnx_axi_dwidth_converter_512_64_axi_register_slice_v2_1_20_axi_register_slice |        387 |        387 |       0 |    0 |  1034 |      0 |      0 |    0 |            0 |
|           r.r_pipe                                                                        |   xlnx_axi_dwidth_converter_512_64_axi_register_slice_v2_1_20_axic_register_slice__parameterized2 |        387 |        387 |       0 |    0 |  1034 |      0 |      0 |    0 |            0 |
|         USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                    |                           xlnx_axi_dwidth_converter_512_64_axi_dwidth_converter_v2_1_20_r_upsizer |        153 |        153 |       0 |    0 |   538 |      0 |      0 |    0 |            0 |
|         USE_READ.read_addr_inst                                                           |           xlnx_axi_dwidth_converter_512_64_axi_dwidth_converter_v2_1_20_a_upsizer__parameterized0 |        101 |         53 |       0 |   48 |    65 |      0 |      0 |    0 |            0 |
|           (USE_READ.read_addr_inst)                                                       |           xlnx_axi_dwidth_converter_512_64_axi_dwidth_converter_v2_1_20_a_upsizer__parameterized0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|           GEN_CMD_QUEUE.cmd_queue                                                         |         xlnx_axi_dwidth_converter_512_64_generic_baseblocks_v2_1_0_command_fifo__parameterized0_1 |         85 |         42 |       0 |   43 |    51 |      0 |      0 |    0 |            0 |
|           gen_id_queue.id_queue                                                           |                         xlnx_axi_dwidth_converter_512_64_generic_baseblocks_v2_1_0_command_fifo_2 |         16 |         11 |       0 |    5 |    13 |      0 |      0 |    0 |            0 |
|         USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                  |                           xlnx_axi_dwidth_converter_512_64_axi_dwidth_converter_v2_1_20_w_upsizer |        668 |        668 |       0 |    0 |  1177 |      0 |      0 |    0 |            0 |
|         USE_WRITE.write_addr_inst                                                         |                           xlnx_axi_dwidth_converter_512_64_axi_dwidth_converter_v2_1_20_a_upsizer |        194 |        146 |       0 |   48 |    65 |      0 |      0 |    0 |            0 |
|           (USE_WRITE.write_addr_inst)                                                     |                           xlnx_axi_dwidth_converter_512_64_axi_dwidth_converter_v2_1_20_a_upsizer |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|           GEN_CMD_QUEUE.cmd_queue                                                         |           xlnx_axi_dwidth_converter_512_64_generic_baseblocks_v2_1_0_command_fifo__parameterized0 |        177 |        134 |       0 |   43 |    51 |      0 |      0 |    0 |            0 |
|           gen_id_queue.id_queue                                                           |                           xlnx_axi_dwidth_converter_512_64_generic_baseblocks_v2_1_0_command_fifo |         17 |         12 |       0 |    5 |    13 |      0 |      0 |    0 |            0 |
|         si_register_slice_inst                                                            |    xlnx_axi_dwidth_converter_512_64_axi_register_slice_v2_1_20_axi_register_slice__parameterized0 |        171 |        171 |       0 |    0 |   138 |      0 |      0 |    0 |            0 |
|           ar.ar_pipe                                                                      |   xlnx_axi_dwidth_converter_512_64_axi_register_slice_v2_1_20_axic_register_slice__parameterized3 |         85 |         85 |       0 |    0 |    69 |      0 |      0 |    0 |            0 |
|           aw.aw_pipe                                                                      | xlnx_axi_dwidth_converter_512_64_axi_register_slice_v2_1_20_axic_register_slice__parameterized3_0 |         86 |         86 |       0 |    0 |    69 |      0 |      0 |    0 |            0 |
|   i_axi_riscv_atomics                                                                     |                                                                            axi_riscv_atomics_wrap |       1818 |       1818 |       0 |    0 |   888 |      0 |      0 |    0 |            0 |
|     i_atomics                                                                             |                                                                                 axi_riscv_atomics |       1818 |       1818 |       0 |    0 |   888 |      0 |      0 |    0 |            0 |
|       i_amos                                                                              |                                                                                    axi_riscv_amos |       1429 |       1429 |       0 |    0 |   303 |      0 |      0 |    0 |            0 |
|       i_lrsc                                                                              |                                                                                    axi_riscv_lrsc |        389 |        389 |       0 |    0 |   585 |      0 |      0 |    0 |            0 |
|         (i_lrsc)                                                                          |                                                                                    axi_riscv_lrsc |         30 |         30 |       0 |    0 |    73 |      0 |      0 |    0 |            0 |
|         i_art                                                                             |                                                                                       axi_res_tbl |        359 |        359 |       0 |    0 |   512 |      0 |      0 |    0 |            0 |
|   i_axi_xbar                                                                              |                                                                         axi_node_wrap_with_slices |       7949 |       7949 |       0 |    0 |  9678 |      0 |      0 |    0 |            0 |
|     (i_axi_xbar)                                                                          |                                                                         axi_node_wrap_with_slices |         37 |         37 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|     axi_slice_master_port[0].i_axi_slice_wrap_master                                      |                                                                                      axi_multicut |        573 |        573 |       0 |    0 |  1194 |      0 |      0 |    0 |            0 |
|       g_cuts.i_first                                                                      |                                                                                       axi_cut_272 |        205 |        205 |       0 |    0 |   596 |      0 |      0 |    0 |            0 |
|         i_reg_ar                                                                          |                                                                                spill_register_279 |         40 |         40 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|         i_reg_aw                                                                          |                                                                                spill_register_280 |         42 |         42 |       0 |    0 |   152 |      0 |      0 |    0 |            0 |
|         i_reg_b                                                                           |                                                                spill_register__parameterized1_281 |          6 |          6 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         i_reg_r                                                                           |                                                                spill_register__parameterized2_282 |         76 |         76 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|         i_reg_w                                                                           |                                                                spill_register__parameterized0_283 |         41 |         41 |       0 |    0 |   148 |      0 |      0 |    0 |            0 |
|       g_cuts.i_last                                                                       |                                                                       axi_cut__parameterized0_273 |        368 |        368 |       0 |    0 |   598 |      0 |      0 |    0 |            0 |
|         i_reg_ar                                                                          |                                                                                spill_register_274 |         37 |         37 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|         i_reg_aw                                                                          |                                                                                spill_register_275 |        180 |        180 |       0 |    0 |   154 |      0 |      0 |    0 |            0 |
|         i_reg_b                                                                           |                                                                spill_register__parameterized1_276 |          8 |          8 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         i_reg_r                                                                           |                                                                spill_register__parameterized2_277 |         40 |         40 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|         i_reg_w                                                                           |                                                                spill_register__parameterized0_278 |        103 |        103 |       0 |    0 |   148 |      0 |      0 |    0 |            0 |
|     axi_slice_master_port[1].i_axi_slice_wrap_master                                      |                                                                                    axi_multicut_1 |        260 |        260 |       0 |    0 |   918 |      0 |      0 |    0 |            0 |
|       g_cuts.i_first                                                                      |                                                                                       axi_cut_260 |        132 |        132 |       0 |    0 |   458 |      0 |      0 |    0 |            0 |
|         i_reg_ar                                                                          |                                                                                spill_register_267 |         25 |         25 |       0 |    0 |    80 |      0 |      0 |    0 |            0 |
|         i_reg_aw                                                                          |                                                                                spill_register_268 |         24 |         24 |       0 |    0 |    78 |      0 |      0 |    0 |            0 |
|         i_reg_b                                                                           |                                                                spill_register__parameterized1_269 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         i_reg_r                                                                           |                                                                spill_register__parameterized2_270 |         37 |         37 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|         i_reg_w                                                                           |                                                                spill_register__parameterized0_271 |         41 |         41 |       0 |    0 |   148 |      0 |      0 |    0 |            0 |
|       g_cuts.i_last                                                                       |                                                                       axi_cut__parameterized0_261 |        128 |        128 |       0 |    0 |   460 |      0 |      0 |    0 |            0 |
|         i_reg_ar                                                                          |                                                                                spill_register_262 |         21 |         21 |       0 |    0 |    82 |      0 |      0 |    0 |            0 |
|         i_reg_aw                                                                          |                                                                                spill_register_263 |         21 |         21 |       0 |    0 |    78 |      0 |      0 |    0 |            0 |
|         i_reg_b                                                                           |                                                                spill_register__parameterized1_264 |          7 |          7 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         i_reg_r                                                                           |                                                                spill_register__parameterized2_265 |         40 |         40 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|         i_reg_w                                                                           |                                                                spill_register__parameterized0_266 |         39 |         39 |       0 |    0 |   148 |      0 |      0 |    0 |            0 |
|     axi_slice_master_port[2].i_axi_slice_wrap_master                                      |                                                                                    axi_multicut_2 |         17 |         17 |       0 |    0 |    36 |      0 |      0 |    0 |            0 |
|       g_cuts.i_first                                                                      |                                                                                       axi_cut_250 |          7 |          7 |       0 |    0 |    20 |      0 |      0 |    0 |            0 |
|         i_reg_ar                                                                          |                                                                                spill_register_256 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         i_reg_aw                                                                          |                                                                                spill_register_257 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|         i_reg_b                                                                           |                                                                spill_register__parameterized1_258 |          4 |          4 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         i_reg_r                                                                           |                                                                spill_register__parameterized2_259 |          3 |          3 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|       g_cuts.i_last                                                                       |                                                                       axi_cut__parameterized0_251 |         10 |         10 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|         i_reg_ar                                                                          |                                                                                spill_register_252 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         i_reg_aw                                                                          |                                                                                spill_register_253 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|         i_reg_b                                                                           |                                                                spill_register__parameterized1_254 |          5 |          5 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         i_reg_r                                                                           |                                                                spill_register__parameterized2_255 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|     axi_slice_master_port[3].i_axi_slice_wrap_master                                      |                                                                                    axi_multicut_3 |        261 |        261 |       0 |    0 |   918 |      0 |      0 |    0 |            0 |
|       g_cuts.i_first                                                                      |                                                                                       axi_cut_238 |        133 |        133 |       0 |    0 |   458 |      0 |      0 |    0 |            0 |
|         i_reg_ar                                                                          |                                                                                spill_register_245 |         25 |         25 |       0 |    0 |    80 |      0 |      0 |    0 |            0 |
|         i_reg_aw                                                                          |                                                                                spill_register_246 |         24 |         24 |       0 |    0 |    78 |      0 |      0 |    0 |            0 |
|         i_reg_b                                                                           |                                                                spill_register__parameterized1_247 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         i_reg_r                                                                           |                                                                spill_register__parameterized2_248 |         38 |         38 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|         i_reg_w                                                                           |                                                                spill_register__parameterized0_249 |         41 |         41 |       0 |    0 |   148 |      0 |      0 |    0 |            0 |
|       g_cuts.i_last                                                                       |                                                                       axi_cut__parameterized0_239 |        128 |        128 |       0 |    0 |   460 |      0 |      0 |    0 |            0 |
|         i_reg_ar                                                                          |                                                                                spill_register_240 |         21 |         21 |       0 |    0 |    82 |      0 |      0 |    0 |            0 |
|         i_reg_aw                                                                          |                                                                                spill_register_241 |         21 |         21 |       0 |    0 |    78 |      0 |      0 |    0 |            0 |
|         i_reg_b                                                                           |                                                                spill_register__parameterized1_242 |          7 |          7 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         i_reg_r                                                                           |                                                                spill_register__parameterized2_243 |         40 |         40 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|         i_reg_w                                                                           |                                                                spill_register__parameterized0_244 |         39 |         39 |       0 |    0 |   148 |      0 |      0 |    0 |            0 |
|     axi_slice_master_port[4].i_axi_slice_wrap_master                                      |                                                                                    axi_multicut_4 |        217 |        217 |       0 |    0 |   668 |      0 |      0 |    0 |            0 |
|       g_cuts.i_first                                                                      |                                                                                       axi_cut_226 |        127 |        127 |       0 |    0 |   334 |      0 |      0 |    0 |            0 |
|         i_reg_ar                                                                          |                                                                                spill_register_233 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |    0 |            0 |
|         i_reg_aw                                                                          |                                                                                spill_register_234 |          9 |          9 |       0 |    0 |    20 |      0 |      0 |    0 |            0 |
|         i_reg_b                                                                           |                                                                spill_register__parameterized1_235 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|         i_reg_r                                                                           |                                                                spill_register__parameterized2_236 |         62 |         62 |       0 |    0 |   138 |      0 |      0 |    0 |            0 |
|         i_reg_w                                                                           |                                                                spill_register__parameterized0_237 |         41 |         41 |       0 |    0 |   146 |      0 |      0 |    0 |            0 |
|       g_cuts.i_last                                                                       |                                                                       axi_cut__parameterized0_227 |         90 |         90 |       0 |    0 |   334 |      0 |      0 |    0 |            0 |
|         i_reg_ar                                                                          |                                                                                spill_register_228 |          5 |          5 |       0 |    0 |    24 |      0 |      0 |    0 |            0 |
|         i_reg_aw                                                                          |                                                                                spill_register_229 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |    0 |            0 |
|         i_reg_b                                                                           |                                                                spill_register__parameterized1_230 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|         i_reg_r                                                                           |                                                                spill_register__parameterized2_231 |         38 |         38 |       0 |    0 |   138 |      0 |      0 |    0 |            0 |
|         i_reg_w                                                                           |                                                                spill_register__parameterized0_232 |         37 |         37 |       0 |    0 |   146 |      0 |      0 |    0 |            0 |
|     axi_slice_master_port[5].i_axi_slice_wrap_master                                      |                                                                                    axi_multicut_5 |         94 |         94 |       0 |    0 |   284 |      0 |      0 |    0 |            0 |
|       g_cuts.i_first                                                                      |                                                                                       axi_cut_214 |         53 |         53 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|         i_reg_ar                                                                          |                                                                                spill_register_221 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |    0 |            0 |
|         i_reg_aw                                                                          |                                                                                spill_register_222 |          9 |          9 |       0 |    0 |    20 |      0 |      0 |    0 |            0 |
|         i_reg_b                                                                           |                                                                spill_register__parameterized1_223 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|         i_reg_r                                                                           |                                                                spill_register__parameterized2_224 |         12 |         12 |       0 |    0 |    42 |      0 |      0 |    0 |            0 |
|         i_reg_w                                                                           |                                                                spill_register__parameterized0_225 |         17 |         17 |       0 |    0 |    50 |      0 |      0 |    0 |            0 |
|       g_cuts.i_last                                                                       |                                                                       axi_cut__parameterized0_215 |         41 |         41 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|         i_reg_ar                                                                          |                                                                                spill_register_216 |          5 |          5 |       0 |    0 |    24 |      0 |      0 |    0 |            0 |
|         i_reg_aw                                                                          |                                                                                spill_register_217 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |    0 |            0 |
|         i_reg_b                                                                           |                                                                spill_register__parameterized1_218 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|         i_reg_r                                                                           |                                                                spill_register__parameterized2_219 |         14 |         14 |       0 |    0 |    42 |      0 |      0 |    0 |            0 |
|         i_reg_w                                                                           |                                                                spill_register__parameterized0_220 |         12 |         12 |       0 |    0 |    50 |      0 |      0 |    0 |            0 |
|     axi_slice_master_port[6].i_axi_slice_wrap_master                                      |                                                                                    axi_multicut_6 |        242 |        242 |       0 |    0 |   868 |      0 |      0 |    0 |            0 |
|       g_cuts.i_first                                                                      |                                                                                       axi_cut_202 |        127 |        127 |       0 |    0 |   434 |      0 |      0 |    0 |            0 |
|         i_reg_ar                                                                          |                                                                                spill_register_209 |         24 |         24 |       0 |    0 |    78 |      0 |      0 |    0 |            0 |
|         i_reg_aw                                                                          |                                                                                spill_register_210 |         23 |         23 |       0 |    0 |    74 |      0 |      0 |    0 |            0 |
|         i_reg_b                                                                           |                                                                spill_register__parameterized1_211 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|         i_reg_r                                                                           |                                                                spill_register__parameterized2_212 |         36 |         36 |       0 |    0 |   134 |      0 |      0 |    0 |            0 |
|         i_reg_w                                                                           |                                                                spill_register__parameterized0_213 |         40 |         40 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|       g_cuts.i_last                                                                       |                                                                       axi_cut__parameterized0_203 |        115 |        115 |       0 |    0 |   434 |      0 |      0 |    0 |            0 |
|         i_reg_ar                                                                          |                                                                                spill_register_204 |         19 |         19 |       0 |    0 |    78 |      0 |      0 |    0 |            0 |
|         i_reg_aw                                                                          |                                                                                spill_register_205 |         18 |         18 |       0 |    0 |    74 |      0 |      0 |    0 |            0 |
|         i_reg_b                                                                           |                                                                spill_register__parameterized1_206 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|         i_reg_r                                                                           |                                                                spill_register__parameterized2_207 |         37 |         37 |       0 |    0 |   134 |      0 |      0 |    0 |            0 |
|         i_reg_w                                                                           |                                                                spill_register__parameterized0_208 |         36 |         36 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|     axi_slice_master_port[7].i_axi_slice_wrap_master                                      |                                                                                    axi_multicut_7 |        210 |        210 |       0 |    0 |   692 |      0 |      0 |    0 |            0 |
|       g_cuts.i_first                                                                      |                                                                                       axi_cut_190 |        102 |        102 |       0 |    0 |   346 |      0 |      0 |    0 |            0 |
|         i_reg_ar                                                                          |                                                                                spill_register_197 |         15 |         15 |       0 |    0 |    38 |      0 |      0 |    0 |            0 |
|         i_reg_aw                                                                          |                                                                                spill_register_198 |         14 |         14 |       0 |    0 |    38 |      0 |      0 |    0 |            0 |
|         i_reg_b                                                                           |                                                                spill_register__parameterized1_199 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         i_reg_r                                                                           |                                                                spill_register__parameterized2_200 |         34 |         34 |       0 |    0 |   136 |      0 |      0 |    0 |            0 |
|         i_reg_w                                                                           |                                                                spill_register__parameterized0_201 |         37 |         37 |       0 |    0 |   130 |      0 |      0 |    0 |            0 |
|       g_cuts.i_last                                                                       |                                                                       axi_cut__parameterized0_191 |        108 |        108 |       0 |    0 |   346 |      0 |      0 |    0 |            0 |
|         i_reg_ar                                                                          |                                                                                spill_register_192 |         12 |         12 |       0 |    0 |    38 |      0 |      0 |    0 |            0 |
|         i_reg_aw                                                                          |                                                                                spill_register_193 |         20 |         20 |       0 |    0 |    38 |      0 |      0 |    0 |            0 |
|         i_reg_b                                                                           |                                                                spill_register__parameterized1_194 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         i_reg_r                                                                           |                                                                spill_register__parameterized2_195 |         38 |         38 |       0 |    0 |   136 |      0 |      0 |    0 |            0 |
|         i_reg_w                                                                           |                                                                spill_register__parameterized0_196 |         34 |         34 |       0 |    0 |   130 |      0 |      0 |    0 |            0 |
|     axi_slice_master_port[8].i_axi_slice_wrap_master                                      |                                                                                    axi_multicut_8 |        159 |        159 |       0 |    0 |   452 |      0 |      0 |    0 |            0 |
|       g_cuts.i_first                                                                      |                                                                                       axi_cut_178 |         78 |         78 |       0 |    0 |   226 |      0 |      0 |    0 |            0 |
|         i_reg_ar                                                                          |                                                                                spill_register_185 |         15 |         15 |       0 |    0 |    40 |      0 |      0 |    0 |            0 |
|         i_reg_aw                                                                          |                                                                                spill_register_186 |         14 |         14 |       0 |    0 |    38 |      0 |      0 |    0 |            0 |
|         i_reg_b                                                                           |                                                                spill_register__parameterized1_187 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|         i_reg_r                                                                           |                                                                spill_register__parameterized2_188 |         40 |         40 |       0 |    0 |   138 |      0 |      0 |    0 |            0 |
|         i_reg_w                                                                           |                                                                spill_register__parameterized0_189 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       g_cuts.i_last                                                                       |                                                                       axi_cut__parameterized0_179 |         81 |         81 |       0 |    0 |   226 |      0 |      0 |    0 |            0 |
|         i_reg_ar                                                                          |                                                                                spill_register_180 |         16 |         16 |       0 |    0 |    40 |      0 |      0 |    0 |            0 |
|         i_reg_aw                                                                          |                                                                                spill_register_181 |         15 |         15 |       0 |    0 |    38 |      0 |      0 |    0 |            0 |
|         i_reg_b                                                                           |                                                                spill_register__parameterized1_182 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|         i_reg_r                                                                           |                                                                spill_register__parameterized2_183 |         40 |         40 |       0 |    0 |   138 |      0 |      0 |    0 |            0 |
|         i_reg_w                                                                           |                                                                spill_register__parameterized0_184 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|     axi_slice_master_port[9].i_axi_slice_wrap_master                                      |                                                                                    axi_multicut_9 |        310 |        310 |       0 |    0 |   764 |      0 |      0 |    0 |            0 |
|       g_cuts.i_first                                                                      |                                                                                           axi_cut |        112 |        112 |       0 |    0 |   382 |      0 |      0 |    0 |            0 |
|         i_reg_ar                                                                          |                                                                                spill_register_173 |         16 |         16 |       0 |    0 |    46 |      0 |      0 |    0 |            0 |
|         i_reg_aw                                                                          |                                                                                spill_register_174 |         15 |         15 |       0 |    0 |    44 |      0 |      0 |    0 |            0 |
|         i_reg_b                                                                           |                                                                spill_register__parameterized1_175 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|         i_reg_r                                                                           |                                                                spill_register__parameterized2_176 |         36 |         36 |       0 |    0 |   138 |      0 |      0 |    0 |            0 |
|         i_reg_w                                                                           |                                                                spill_register__parameterized0_177 |         41 |         41 |       0 |    0 |   148 |      0 |      0 |    0 |            0 |
|       g_cuts.i_last                                                                       |                                                                           axi_cut__parameterized0 |        198 |        198 |       0 |    0 |   382 |      0 |      0 |    0 |            0 |
|         i_reg_ar                                                                          |                                                                                    spill_register |         21 |         21 |       0 |    0 |    46 |      0 |      0 |    0 |            0 |
|         i_reg_aw                                                                          |                                                                                spill_register_171 |         26 |         26 |       0 |    0 |    44 |      0 |      0 |    0 |            0 |
|         i_reg_b                                                                           |                                                                    spill_register__parameterized1 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|         i_reg_r                                                                           |                                                                    spill_register__parameterized2 |         44 |         44 |       0 |    0 |   138 |      0 |      0 |    0 |            0 |
|         i_reg_w                                                                           |                                                                spill_register__parameterized0_172 |        102 |        102 |       0 |    0 |   148 |      0 |      0 |    0 |            0 |
|     axi_slice_slave_port[0].i_axi_slice_wrap_slave                                        |                                                                      axi_multicut__parameterized0 |       2276 |       2276 |       0 |    0 |  1135 |      0 |      0 |    0 |            0 |
|       g_cuts.i_first                                                                      |                                                                       axi_cut__parameterized1_159 |        244 |        244 |       0 |    0 |   554 |      0 |      0 |    0 |            0 |
|         i_reg_ar                                                                          |                                                                spill_register__parameterized3_166 |         35 |         35 |       0 |    0 |   124 |      0 |      0 |    0 |            0 |
|         i_reg_aw                                                                          |                                                                spill_register__parameterized3_167 |         37 |         37 |       0 |    0 |   134 |      0 |      0 |    0 |            0 |
|         i_reg_b                                                                           |                                                                spill_register__parameterized4_168 |          3 |          3 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         i_reg_r                                                                           |                                                                spill_register__parameterized5_169 |        128 |        128 |       0 |    0 |   140 |      0 |      0 |    0 |            0 |
|         i_reg_w                                                                           |                                                                spill_register__parameterized0_170 |         41 |         41 |       0 |    0 |   148 |      0 |      0 |    0 |            0 |
|       g_cuts.i_last                                                                       |                                                                       axi_cut__parameterized2_160 |       2032 |       2032 |       0 |    0 |   581 |      0 |      0 |    0 |            0 |
|         i_reg_ar                                                                          |                                                                spill_register__parameterized3_161 |        728 |        728 |       0 |    0 |   136 |      0 |      0 |    0 |            0 |
|         i_reg_aw                                                                          |                                                                spill_register__parameterized3_162 |        736 |        736 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|         i_reg_b                                                                           |                                                                spill_register__parameterized4_163 |          4 |          4 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         i_reg_r                                                                           |                                                                spill_register__parameterized5_164 |         38 |         38 |       0 |    0 |   140 |      0 |      0 |    0 |            0 |
|         i_reg_w                                                                           |                                                                spill_register__parameterized0_165 |        526 |        526 |       0 |    0 |   153 |      0 |      0 |    0 |            0 |
|     axi_slice_slave_port[1].i_axi_slice_wrap_slave                                        |                                                                   axi_multicut__parameterized0_10 |       1454 |       1454 |       0 |    0 |  1096 |      0 |      0 |    0 |            0 |
|       g_cuts.i_first                                                                      |                                                                           axi_cut__parameterized1 |        151 |        151 |       0 |    0 |   546 |      0 |      0 |    0 |            0 |
|         i_reg_ar                                                                          |                                                                spill_register__parameterized3_154 |         38 |         38 |       0 |    0 |   132 |      0 |      0 |    0 |            0 |
|         i_reg_aw                                                                          |                                                                spill_register__parameterized3_155 |         38 |         38 |       0 |    0 |   132 |      0 |      0 |    0 |            0 |
|         i_reg_b                                                                           |                                                                spill_register__parameterized4_156 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         i_reg_r                                                                           |                                                                spill_register__parameterized5_157 |         33 |         33 |       0 |    0 |   132 |      0 |      0 |    0 |            0 |
|         i_reg_w                                                                           |                                                                spill_register__parameterized0_158 |         41 |         41 |       0 |    0 |   148 |      0 |      0 |    0 |            0 |
|       g_cuts.i_last                                                                       |                                                                           axi_cut__parameterized2 |       1303 |       1303 |       0 |    0 |   550 |      0 |      0 |    0 |            0 |
|         i_reg_ar                                                                          |                                                                    spill_register__parameterized3 |        610 |        610 |       0 |    0 |   134 |      0 |      0 |    0 |            0 |
|         i_reg_aw                                                                          |                                                                spill_register__parameterized3_153 |        614 |        614 |       0 |    0 |   134 |      0 |      0 |    0 |            0 |
|         i_reg_b                                                                           |                                                                    spill_register__parameterized4 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         i_reg_r                                                                           |                                                                    spill_register__parameterized5 |         36 |         36 |       0 |    0 |   132 |      0 |      0 |    0 |            0 |
|         i_reg_w                                                                           |                                                                    spill_register__parameterized0 |         40 |         40 |       0 |    0 |   148 |      0 |      0 |    0 |            0 |
|     i_axi_node_intf_wrap                                                                  |                                                                                axi_node_intf_wrap |       1880 |       1880 |       0 |    0 |   653 |      0 |      0 |    0 |            0 |
|       axi_node_i                                                                          |                                                                                          axi_node |       1880 |       1880 |       0 |    0 |   653 |      0 |      0 |    0 |            0 |
|         (axi_node_i)                                                                      |                                                                                          axi_node |         21 |         21 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         _REQ_BLOCK_GEN[0].REQ_BLOCK                                                       |                                                                                 axi_request_block |         44 |         44 |       0 |    0 |    35 |      0 |      0 |    0 |            0 |
|           AR_ALLOCATOR                                                                    |                                                                              axi_AR_allocator_140 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             i_arbiter                                                                     |                                                                              axi_node_arbiter_149 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               i_arb_inp                                                                   |                                                                                stream_arbiter_150 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 i_arb                                                                     |                                                                      stream_arbiter_flushable_151 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                   gen_rr_arb.i_arbiter                                                    |                                                                                   rr_arb_tree_152 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           AW_ALLOCATOR                                                                    |                                                                              axi_AW_allocator_141 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             i_arbiter                                                                     |                                                              axi_node_arbiter__parameterized0_145 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               i_arb_inp                                                                   |                                                                stream_arbiter__parameterized0_146 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 i_arb                                                                     |                                                      stream_arbiter_flushable__parameterized0_147 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                   gen_rr_arb.i_arbiter                                                    |                                                                   rr_arb_tree__parameterized0_148 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           DW_ALLOC                                                                        |                                                                              axi_DW_allocator_142 |         33 |         33 |       0 |    0 |    27 |      0 |      0 |    0 |            0 |
|             (DW_ALLOC)                                                                    |                                                                              axi_DW_allocator_142 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|             MASTER_ID_FIFO                                                                |                                                                                       fifo_v2_143 |         33 |         33 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                                   |                                                                                       fifo_v3_144 |         33 |         33 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|         _REQ_BLOCK_GEN[1].REQ_BLOCK                                                       |                                                                              axi_request_block_11 |         44 |         44 |       0 |    0 |    35 |      0 |      0 |    0 |            0 |
|           AR_ALLOCATOR                                                                    |                                                                              axi_AR_allocator_127 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             i_arbiter                                                                     |                                                                              axi_node_arbiter_136 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               i_arb_inp                                                                   |                                                                                stream_arbiter_137 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 i_arb                                                                     |                                                                      stream_arbiter_flushable_138 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                   gen_rr_arb.i_arbiter                                                    |                                                                                   rr_arb_tree_139 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           AW_ALLOCATOR                                                                    |                                                                              axi_AW_allocator_128 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             i_arbiter                                                                     |                                                              axi_node_arbiter__parameterized0_132 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               i_arb_inp                                                                   |                                                                stream_arbiter__parameterized0_133 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 i_arb                                                                     |                                                      stream_arbiter_flushable__parameterized0_134 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                   gen_rr_arb.i_arbiter                                                    |                                                                   rr_arb_tree__parameterized0_135 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           DW_ALLOC                                                                        |                                                                              axi_DW_allocator_129 |         33 |         33 |       0 |    0 |    27 |      0 |      0 |    0 |            0 |
|             (DW_ALLOC)                                                                    |                                                                              axi_DW_allocator_129 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|             MASTER_ID_FIFO                                                                |                                                                                       fifo_v2_130 |         33 |         33 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                                   |                                                                                       fifo_v3_131 |         33 |         33 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|         _REQ_BLOCK_GEN[2].REQ_BLOCK                                                       |                                                                              axi_request_block_12 |         28 |         28 |       0 |    0 |    28 |      0 |      0 |    0 |            0 |
|           AR_ALLOCATOR                                                                    |                                                                              axi_AR_allocator_114 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|             i_arbiter                                                                     |                                                                              axi_node_arbiter_123 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|               i_arb_inp                                                                   |                                                                                stream_arbiter_124 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                 i_arb                                                                     |                                                                      stream_arbiter_flushable_125 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                   gen_rr_arb.i_arbiter                                                    |                                                                                   rr_arb_tree_126 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|           AW_ALLOCATOR                                                                    |                                                                              axi_AW_allocator_115 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|             i_arbiter                                                                     |                                                              axi_node_arbiter__parameterized0_119 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|               i_arb_inp                                                                   |                                                                stream_arbiter__parameterized0_120 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                 i_arb                                                                     |                                                      stream_arbiter_flushable__parameterized0_121 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                   gen_rr_arb.i_arbiter                                                    |                                                                   rr_arb_tree__parameterized0_122 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|           DW_ALLOC                                                                        |                                                                              axi_DW_allocator_116 |         27 |         27 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|             MASTER_ID_FIFO                                                                |                                                                                       fifo_v2_117 |         27 |         27 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                                   |                                                                                       fifo_v3_118 |         27 |         27 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|         _REQ_BLOCK_GEN[3].REQ_BLOCK                                                       |                                                                              axi_request_block_13 |         44 |         44 |       0 |    0 |    35 |      0 |      0 |    0 |            0 |
|           AR_ALLOCATOR                                                                    |                                                                              axi_AR_allocator_101 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             i_arbiter                                                                     |                                                                              axi_node_arbiter_110 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               i_arb_inp                                                                   |                                                                                stream_arbiter_111 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 i_arb                                                                     |                                                                      stream_arbiter_flushable_112 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                   gen_rr_arb.i_arbiter                                                    |                                                                                   rr_arb_tree_113 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           AW_ALLOCATOR                                                                    |                                                                              axi_AW_allocator_102 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             i_arbiter                                                                     |                                                              axi_node_arbiter__parameterized0_106 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               i_arb_inp                                                                   |                                                                stream_arbiter__parameterized0_107 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 i_arb                                                                     |                                                      stream_arbiter_flushable__parameterized0_108 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                   gen_rr_arb.i_arbiter                                                    |                                                                   rr_arb_tree__parameterized0_109 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           DW_ALLOC                                                                        |                                                                              axi_DW_allocator_103 |         33 |         33 |       0 |    0 |    27 |      0 |      0 |    0 |            0 |
|             (DW_ALLOC)                                                                    |                                                                              axi_DW_allocator_103 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|             MASTER_ID_FIFO                                                                |                                                                                       fifo_v2_104 |         33 |         33 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                                   |                                                                                       fifo_v3_105 |         33 |         33 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|         _REQ_BLOCK_GEN[4].REQ_BLOCK                                                       |                                                                              axi_request_block_14 |         44 |         44 |       0 |    0 |    35 |      0 |      0 |    0 |            0 |
|           AR_ALLOCATOR                                                                    |                                                                               axi_AR_allocator_88 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             i_arbiter                                                                     |                                                                               axi_node_arbiter_97 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               i_arb_inp                                                                   |                                                                                 stream_arbiter_98 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 i_arb                                                                     |                                                                       stream_arbiter_flushable_99 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                   gen_rr_arb.i_arbiter                                                    |                                                                                   rr_arb_tree_100 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           AW_ALLOCATOR                                                                    |                                                                               axi_AW_allocator_89 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             i_arbiter                                                                     |                                                               axi_node_arbiter__parameterized0_93 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               i_arb_inp                                                                   |                                                                 stream_arbiter__parameterized0_94 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 i_arb                                                                     |                                                       stream_arbiter_flushable__parameterized0_95 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                   gen_rr_arb.i_arbiter                                                    |                                                                    rr_arb_tree__parameterized0_96 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           DW_ALLOC                                                                        |                                                                               axi_DW_allocator_90 |         33 |         33 |       0 |    0 |    27 |      0 |      0 |    0 |            0 |
|             (DW_ALLOC)                                                                    |                                                                               axi_DW_allocator_90 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|             MASTER_ID_FIFO                                                                |                                                                                        fifo_v2_91 |         33 |         33 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                                   |                                                                                        fifo_v3_92 |         33 |         33 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|         _REQ_BLOCK_GEN[5].REQ_BLOCK                                                       |                                                                              axi_request_block_15 |         44 |         44 |       0 |    0 |    35 |      0 |      0 |    0 |            0 |
|           AR_ALLOCATOR                                                                    |                                                                               axi_AR_allocator_75 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             i_arbiter                                                                     |                                                                               axi_node_arbiter_84 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               i_arb_inp                                                                   |                                                                                 stream_arbiter_85 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 i_arb                                                                     |                                                                       stream_arbiter_flushable_86 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                   gen_rr_arb.i_arbiter                                                    |                                                                                    rr_arb_tree_87 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           AW_ALLOCATOR                                                                    |                                                                               axi_AW_allocator_76 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             i_arbiter                                                                     |                                                               axi_node_arbiter__parameterized0_80 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               i_arb_inp                                                                   |                                                                 stream_arbiter__parameterized0_81 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 i_arb                                                                     |                                                       stream_arbiter_flushable__parameterized0_82 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                   gen_rr_arb.i_arbiter                                                    |                                                                    rr_arb_tree__parameterized0_83 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           DW_ALLOC                                                                        |                                                                               axi_DW_allocator_77 |         33 |         33 |       0 |    0 |    27 |      0 |      0 |    0 |            0 |
|             (DW_ALLOC)                                                                    |                                                                               axi_DW_allocator_77 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|             MASTER_ID_FIFO                                                                |                                                                                        fifo_v2_78 |         33 |         33 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                                   |                                                                                        fifo_v3_79 |         33 |         33 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|         _REQ_BLOCK_GEN[6].REQ_BLOCK                                                       |                                                                              axi_request_block_16 |         44 |         44 |       0 |    0 |    35 |      0 |      0 |    0 |            0 |
|           AR_ALLOCATOR                                                                    |                                                                               axi_AR_allocator_62 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             i_arbiter                                                                     |                                                                               axi_node_arbiter_71 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               i_arb_inp                                                                   |                                                                                 stream_arbiter_72 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 i_arb                                                                     |                                                                       stream_arbiter_flushable_73 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                   gen_rr_arb.i_arbiter                                                    |                                                                                    rr_arb_tree_74 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           AW_ALLOCATOR                                                                    |                                                                               axi_AW_allocator_63 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             i_arbiter                                                                     |                                                               axi_node_arbiter__parameterized0_67 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               i_arb_inp                                                                   |                                                                 stream_arbiter__parameterized0_68 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 i_arb                                                                     |                                                       stream_arbiter_flushable__parameterized0_69 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                   gen_rr_arb.i_arbiter                                                    |                                                                    rr_arb_tree__parameterized0_70 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           DW_ALLOC                                                                        |                                                                               axi_DW_allocator_64 |         33 |         33 |       0 |    0 |    27 |      0 |      0 |    0 |            0 |
|             (DW_ALLOC)                                                                    |                                                                               axi_DW_allocator_64 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|             MASTER_ID_FIFO                                                                |                                                                                        fifo_v2_65 |         33 |         33 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                                   |                                                                                        fifo_v3_66 |         33 |         33 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|         _REQ_BLOCK_GEN[7].REQ_BLOCK                                                       |                                                                              axi_request_block_17 |         44 |         44 |       0 |    0 |    35 |      0 |      0 |    0 |            0 |
|           AR_ALLOCATOR                                                                    |                                                                               axi_AR_allocator_49 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             i_arbiter                                                                     |                                                                               axi_node_arbiter_58 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               i_arb_inp                                                                   |                                                                                 stream_arbiter_59 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 i_arb                                                                     |                                                                       stream_arbiter_flushable_60 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                   gen_rr_arb.i_arbiter                                                    |                                                                                    rr_arb_tree_61 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           AW_ALLOCATOR                                                                    |                                                                               axi_AW_allocator_50 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             i_arbiter                                                                     |                                                               axi_node_arbiter__parameterized0_54 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               i_arb_inp                                                                   |                                                                 stream_arbiter__parameterized0_55 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 i_arb                                                                     |                                                       stream_arbiter_flushable__parameterized0_56 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                   gen_rr_arb.i_arbiter                                                    |                                                                    rr_arb_tree__parameterized0_57 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           DW_ALLOC                                                                        |                                                                               axi_DW_allocator_51 |         33 |         33 |       0 |    0 |    27 |      0 |      0 |    0 |            0 |
|             (DW_ALLOC)                                                                    |                                                                               axi_DW_allocator_51 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|             MASTER_ID_FIFO                                                                |                                                                                        fifo_v2_52 |         33 |         33 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                                   |                                                                                        fifo_v3_53 |         33 |         33 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|         _REQ_BLOCK_GEN[8].REQ_BLOCK                                                       |                                                                              axi_request_block_18 |         44 |         44 |       0 |    0 |    35 |      0 |      0 |    0 |            0 |
|           AR_ALLOCATOR                                                                    |                                                                               axi_AR_allocator_36 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             i_arbiter                                                                     |                                                                               axi_node_arbiter_45 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               i_arb_inp                                                                   |                                                                                 stream_arbiter_46 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 i_arb                                                                     |                                                                       stream_arbiter_flushable_47 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                   gen_rr_arb.i_arbiter                                                    |                                                                                    rr_arb_tree_48 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           AW_ALLOCATOR                                                                    |                                                                               axi_AW_allocator_37 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             i_arbiter                                                                     |                                                               axi_node_arbiter__parameterized0_41 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               i_arb_inp                                                                   |                                                                 stream_arbiter__parameterized0_42 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 i_arb                                                                     |                                                       stream_arbiter_flushable__parameterized0_43 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                   gen_rr_arb.i_arbiter                                                    |                                                                    rr_arb_tree__parameterized0_44 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           DW_ALLOC                                                                        |                                                                               axi_DW_allocator_38 |         33 |         33 |       0 |    0 |    27 |      0 |      0 |    0 |            0 |
|             (DW_ALLOC)                                                                    |                                                                               axi_DW_allocator_38 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|             MASTER_ID_FIFO                                                                |                                                                                        fifo_v2_39 |         33 |         33 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                                   |                                                                                        fifo_v3_40 |         33 |         33 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|         _REQ_BLOCK_GEN[9].REQ_BLOCK                                                       |                                                                              axi_request_block_19 |         44 |         44 |       0 |    0 |    35 |      0 |      0 |    0 |            0 |
|           AR_ALLOCATOR                                                                    |                                                                                  axi_AR_allocator |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             i_arbiter                                                                     |                                                                                  axi_node_arbiter |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               i_arb_inp                                                                   |                                                                                    stream_arbiter |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 i_arb                                                                     |                                                                          stream_arbiter_flushable |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                   gen_rr_arb.i_arbiter                                                    |                                                                                       rr_arb_tree |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           AW_ALLOCATOR                                                                    |                                                                                  axi_AW_allocator |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             i_arbiter                                                                     |                                                                  axi_node_arbiter__parameterized0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               i_arb_inp                                                                   |                                                                    stream_arbiter__parameterized0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 i_arb                                                                     |                                                          stream_arbiter_flushable__parameterized0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                   gen_rr_arb.i_arbiter                                                    |                                                                       rr_arb_tree__parameterized0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           DW_ALLOC                                                                        |                                                                                  axi_DW_allocator |         33 |         33 |       0 |    0 |    27 |      0 |      0 |    0 |            0 |
|             (DW_ALLOC)                                                                    |                                                                                  axi_DW_allocator |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|             MASTER_ID_FIFO                                                                |                                                                                           fifo_v2 |         33 |         33 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                                   |                                                                                           fifo_v3 |         33 |         33 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|         _RESP_BLOCK_GEN[0].RESP_BLOCK                                                     |                                                                                axi_response_block |        736 |        736 |       0 |    0 |   158 |      0 |      0 |    0 |            0 |
|           (_RESP_BLOCK_GEN[0].RESP_BLOCK)                                                 |                                                                                axi_response_block |        259 |        259 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           AR_ADDR_DEC                                                                     |                                                                         axi_address_decoder_AR_21 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|           AW_ADDR_DEC                                                                     |                                                                         axi_address_decoder_AW_22 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           BR_ALLOC                                                                        |                                                                               axi_BR_allocator_23 |        351 |        351 |       0 |    0 |    38 |      0 |      0 |    0 |            0 |
|             (BR_ALLOC)                                                                    |                                                                               axi_BR_allocator_23 |         43 |         43 |       0 |    0 |    23 |      0 |      0 |    0 |            0 |
|             ARBITER.i_arbiter                                                             |                                                               axi_node_arbiter__parameterized2_32 |        308 |        308 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|               i_arb_inp                                                                   |                                                                 stream_arbiter__parameterized2_33 |        308 |        308 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|                 i_arb                                                                     |                                                       stream_arbiter_flushable__parameterized2_34 |        308 |        308 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|                   gen_rr_arb.i_arbiter                                                    |                                                                    rr_arb_tree__parameterized2_35 |        308 |        308 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|           BW_ALLOC                                                                        |                                                                               axi_BW_allocator_24 |         59 |         59 |       0 |    0 |    27 |      0 |      0 |    0 |            0 |
|             (BW_ALLOC)                                                                    |                                                                               axi_BW_allocator_24 |         29 |         29 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|             ARBITER.i_arbiter                                                             |                                                               axi_node_arbiter__parameterized1_28 |         30 |         30 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|               i_arb_inp                                                                   |                                                                 stream_arbiter__parameterized1_29 |         30 |         30 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|                 i_arb                                                                     |                                                       stream_arbiter_flushable__parameterized1_30 |         30 |         30 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|                   gen_rr_arb.i_arbiter                                                    |                                                                    rr_arb_tree__parameterized1_31 |         30 |         30 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|           DW_ADDR_DEC                                                                     |                                                                         axi_address_decoder_DW_25 |         62 |         62 |       0 |    0 |    90 |      0 |      0 |    0 |            0 |
|             MASTER_ID_FIFO                                                                |                                                                        fifo_v2__parameterized0_26 |         62 |         62 |       0 |    0 |    90 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                                   |                                                                        fifo_v3__parameterized0_27 |         62 |         62 |       0 |    0 |    90 |      0 |      0 |    0 |            0 |
|         _RESP_BLOCK_GEN[1].RESP_BLOCK                                                     |                                                                             axi_response_block_20 |        699 |        699 |       0 |    0 |   152 |      0 |      0 |    0 |            0 |
|           (_RESP_BLOCK_GEN[1].RESP_BLOCK)                                                 |                                                                             axi_response_block_20 |        244 |        244 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           AR_ADDR_DEC                                                                     |                                                                            axi_address_decoder_AR |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|           AW_ADDR_DEC                                                                     |                                                                            axi_address_decoder_AW |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           BR_ALLOC                                                                        |                                                                                  axi_BR_allocator |        330 |        330 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|             (BR_ALLOC)                                                                    |                                                                                  axi_BR_allocator |         42 |         42 |       0 |    0 |    20 |      0 |      0 |    0 |            0 |
|             ARBITER.i_arbiter                                                             |                                                                  axi_node_arbiter__parameterized2 |        288 |        288 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|               i_arb_inp                                                                   |                                                                    stream_arbiter__parameterized2 |        288 |        288 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|                 i_arb                                                                     |                                                          stream_arbiter_flushable__parameterized2 |        288 |        288 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|                   gen_rr_arb.i_arbiter                                                    |                                                                       rr_arb_tree__parameterized2 |        288 |        288 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|           BW_ALLOC                                                                        |                                                                                  axi_BW_allocator |         57 |         57 |       0 |    0 |    25 |      0 |      0 |    0 |            0 |
|             (BW_ALLOC)                                                                    |                                                                                  axi_BW_allocator |         31 |         31 |       0 |    0 |    11 |      0 |      0 |    0 |            0 |
|             ARBITER.i_arbiter                                                             |                                                                  axi_node_arbiter__parameterized1 |         26 |         26 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|               i_arb_inp                                                                   |                                                                    stream_arbiter__parameterized1 |         26 |         26 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|                 i_arb                                                                     |                                                          stream_arbiter_flushable__parameterized1 |         26 |         26 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|                   gen_rr_arb.i_arbiter                                                    |                                                                       rr_arb_tree__parameterized1 |         26 |         26 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|           DW_ADDR_DEC                                                                     |                                                                            axi_address_decoder_DW |         62 |         62 |       0 |    0 |    90 |      0 |      0 |    0 |            0 |
|             MASTER_ID_FIFO                                                                |                                                                           fifo_v2__parameterized0 |         62 |         62 |       0 |    0 |    90 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                                   |                                                                           fifo_v3__parameterized0 |         62 |         62 |       0 |    0 |    90 |      0 |      0 |    0 |            0 |
|   i_bootrom                                                                               |                                                                                           bootrom |         65 |         65 |       0 |    0 |     9 |      2 |      0 |    0 |            0 |
|   i_clint                                                                                 |                                                                                             clint |        180 |        180 |       0 |    0 |   152 |      0 |      0 |    0 |            0 |
|     (i_clint)                                                                             |                                                                                             clint |         32 |         32 |       0 |    0 |   129 |      0 |      0 |    0 |            0 |
|     axi_lite_interface_i                                                                  |                                                                                axi_lite_interface |        147 |        147 |       0 |    0 |    20 |      0 |      0 |    0 |            0 |
|     i_sync_edge                                                                           |                                                                                  clint_sync_wedge |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|       (i_sync_edge)                                                                       |                                                                                  clint_sync_wedge |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       i_sync                                                                              |                                                                                        clint_sync |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|   i_ddr                                                                                   |                                                                                     xlnx_mig_ddr4 |      15199 |      13775 |     816 |  608 | 18555 |     25 |      1 |    0 |            3 |
|     inst                                                                                  |                                                                  xlnx_mig_ddr4_xlnx_mig_ddr4_ddr4 |      15199 |      13775 |     816 |  608 | 18555 |     25 |      1 |    0 |            3 |
|       (inst)                                                                              |                                                                  xlnx_mig_ddr4_xlnx_mig_ddr4_ddr4 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       u_ddr4_infrastructure                                                               |                                                          xlnx_mig_ddr4_ddr4_v2_2_8_infrastructure |         41 |         41 |       0 |    0 |    65 |      0 |      0 |    0 |            0 |
|       u_ddr4_mem_intfc                                                                    |                                                        xlnx_mig_ddr4_xlnx_mig_ddr4_ddr4_mem_intfc |      13690 |      12788 |     816 |   86 | 17063 |     25 |      1 |    0 |            3 |
|         (u_ddr4_mem_intfc)                                                                |                                                        xlnx_mig_ddr4_xlnx_mig_ddr4_ddr4_mem_intfc |          0 |          0 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|         u_ddr_cal_riu                                                                     |                                                          xlnx_mig_ddr4_xlnx_mig_ddr4_ddr4_cal_riu |       1504 |       1358 |      64 |   82 |  1743 |     24 |      0 |    0 |            3 |
|           (u_ddr_cal_riu)                                                                 |                                                          xlnx_mig_ddr4_xlnx_mig_ddr4_ddr4_cal_riu |         80 |         79 |       0 |    1 |   144 |      0 |      0 |    0 |            0 |
|           mcs0                                                                            |                                                        xlnx_mig_ddr4_xlnx_mig_ddr4_microblaze_mcs |       1424 |       1279 |      64 |   81 |  1599 |     24 |      0 |    0 |            3 |
|             inst                                                                          |                                                                             xlnx_mig_ddr4_bd_f0c7 |       1424 |       1279 |      64 |   81 |  1599 |     24 |      0 |    0 |            3 |
|               (inst)                                                                      |                                                                             xlnx_mig_ddr4_bd_f0c7 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               dlmb                                                                        |                                                                      xlnx_mig_ddr4_bd_f0c7_dlmb_0 |         36 |         36 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                 U0                                                                        |                                                                             xlnx_mig_ddr4_lmb_v10 |         36 |         36 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|               dlmb_cntlr                                                                  |                                                                xlnx_mig_ddr4_bd_f0c7_dlmb_cntlr_0 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                 (dlmb_cntlr)                                                              |                                                                xlnx_mig_ddr4_bd_f0c7_dlmb_cntlr_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 U0                                                                        |                                                                   xlnx_mig_ddr4_lmb_bram_if_cntlr |          6 |          6 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   (U0)                                                                    |                                                                   xlnx_mig_ddr4_lmb_bram_if_cntlr |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   lmb_mux_I                                                               |                                                                             xlnx_mig_ddr4_lmb_mux |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     one_lmb.pselect_mask_lmb                                              |                                              xlnx_mig_ddr4_lmb_bram_if_cntlr_v4_0_17_pselect_mask |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               ilmb                                                                        |                                                                      xlnx_mig_ddr4_bd_f0c7_ilmb_0 |         35 |         35 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                 U0                                                                        |                                                             xlnx_mig_ddr4_lmb_v10__parameterized1 |         35 |         35 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|               ilmb_cntlr                                                                  |                                                                xlnx_mig_ddr4_bd_f0c7_ilmb_cntlr_0 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                 (ilmb_cntlr)                                                              |                                                                xlnx_mig_ddr4_bd_f0c7_ilmb_cntlr_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 U0                                                                        |                                                   xlnx_mig_ddr4_lmb_bram_if_cntlr__parameterized1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|               iomodule_0                                                                  |                                                                xlnx_mig_ddr4_bd_f0c7_iomodule_0_0 |         11 |         11 |       0 |    0 |   147 |      0 |      0 |    0 |            0 |
|                 (iomodule_0)                                                              |                                                                xlnx_mig_ddr4_bd_f0c7_iomodule_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 U0                                                                        |                                                                            xlnx_mig_ddr4_iomodule |         11 |         11 |       0 |    0 |   147 |      0 |      0 |    0 |            0 |
|               lmb_bram_I                                                                  |                                                                xlnx_mig_ddr4_bd_f0c7_lmb_bram_I_0 |         10 |          8 |       0 |    2 |    12 |     16 |      0 |    0 |            0 |
|                 (lmb_bram_I)                                                              |                                                                xlnx_mig_ddr4_bd_f0c7_lmb_bram_I_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 U0                                                                        |                                                                  xlnx_mig_ddr4_blk_mem_gen_v8_4_4 |         10 |          8 |       0 |    2 |    12 |     16 |      0 |    0 |            0 |
|                   (U0)                                                                    |                                                                  xlnx_mig_ddr4_blk_mem_gen_v8_4_4 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   inst_blk_mem_gen                                                        |                                                            xlnx_mig_ddr4_blk_mem_gen_v8_4_4_synth |         10 |          8 |       0 |    2 |    12 |     16 |      0 |    0 |            0 |
|                     gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                 |                                                                     xlnx_mig_ddr4_blk_mem_gen_top |         10 |          8 |       0 |    2 |    12 |     16 |      0 |    0 |            0 |
|                       valid.cstr                                                          |                                                            xlnx_mig_ddr4_blk_mem_gen_generic_cstr |         10 |          8 |       0 |    2 |    12 |     16 |      0 |    0 |            0 |
|                         ramloop[0].ram.r                                                  |                                                              xlnx_mig_ddr4_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                 |                                                            xlnx_mig_ddr4_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                         ramloop[10].ram.r                                                 |                                              xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized9 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                 |                                            xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized9 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                         ramloop[11].ram.r                                                 |                                             xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized10 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                 |                                           xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized10 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                         ramloop[12].ram.r                                                 |                                             xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized11 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                 |                                           xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized11 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                         ramloop[13].ram.r                                                 |                                             xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized12 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                 |                                           xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized12 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                         ramloop[14].ram.r                                                 |                                             xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized13 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                 |                                           xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized13 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                         ramloop[15].ram.r                                                 |                                             xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized14 |         10 |          8 |       0 |    2 |    12 |      1 |      0 |    0 |            0 |
|                           (ramloop[15].ram.r)                                             |                                             xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized14 |          6 |          4 |       0 |    2 |    12 |      0 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                 |                                           xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized14 |          4 |          4 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                         ramloop[1].ram.r                                                  |                                              xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized0 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                 |                                            xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized0 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                         ramloop[2].ram.r                                                  |                                              xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                 |                                            xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                         ramloop[3].ram.r                                                  |                                              xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized2 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                 |                                            xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized2 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                         ramloop[4].ram.r                                                  |                                              xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized3 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                 |                                            xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized3 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                         ramloop[5].ram.r                                                  |                                              xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized4 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                 |                                            xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized4 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                         ramloop[6].ram.r                                                  |                                              xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized5 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                 |                                            xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized5 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                         ramloop[7].ram.r                                                  |                                              xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized6 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                 |                                            xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized6 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                         ramloop[8].ram.r                                                  |                                              xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized7 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                 |                                            xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized7 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                         ramloop[9].ram.r                                                  |                                              xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized8 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                 |                                            xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized8 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|               microblaze_I                                                                |                                                              xlnx_mig_ddr4_bd_f0c7_microblaze_I_0 |       1284 |       1144 |      64 |   76 |  1378 |      0 |      0 |    0 |            3 |
|                 (microblaze_I)                                                            |                                                              xlnx_mig_ddr4_bd_f0c7_microblaze_I_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 U0                                                                        |                                                                          xlnx_mig_ddr4_MicroBlaze |       1284 |       1144 |      64 |   76 |  1378 |      0 |      0 |    0 |            3 |
|                   (U0)                                                                    |                                                                          xlnx_mig_ddr4_MicroBlaze |          0 |          0 |       0 |    0 |   288 |      0 |      0 |    0 |            0 |
|                   MicroBlaze_Core_I                                                       |                                                                     xlnx_mig_ddr4_MicroBlaze_Core |       1284 |       1144 |      64 |   76 |  1090 |      0 |      0 |    0 |            3 |
|                     (MicroBlaze_Core_I)                                                   |                                                                     xlnx_mig_ddr4_MicroBlaze_Core |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|                     Performance.Core                                                      |                                                                      xlnx_mig_ddr4_MicroBlaze_GTi |       1281 |       1141 |      64 |   76 |  1081 |      0 |      0 |    0 |            3 |
|                       (Performance.Core)                                                  |                                                                      xlnx_mig_ddr4_MicroBlaze_GTi |          7 |          7 |       0 |    0 |   103 |      0 |      0 |    0 |            0 |
|                       Data_Flow_I                                                         |                                                                       xlnx_mig_ddr4_Data_Flow_gti |        552 |        487 |      64 |    1 |   544 |      0 |      0 |    0 |            3 |
|                         ALU_I                                                             |                                                                                 xlnx_mig_ddr4_ALU |         49 |         49 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_Carry_Decoding.CarryIn_MUXCY                                |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_629 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[0].ALU_Bit_I1                               |                                                             xlnx_mig_ddr4_ALU_Bit__parameterized2 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Last_Bit.I_ALU_LUT_2                                          |                                                                             xlnx_mig_ddr4_MB_LUT4 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Last_Bit.I_ALU_LUT_V5                                         |                                          xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized5 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Last_Bit.MULT_AND_I                                           |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_MULT_AND |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Last_Bit.MUXCY_XOR_I                                          |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_721 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Last_Bit.Pre_MUXCY_I                                          |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_722 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[10].ALU_Bit_I1                              |                                                                             xlnx_mig_ddr4_ALU_Bit |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_719 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_720 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[11].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_630 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_717 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_718 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[12].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_631 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_715 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_716 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[13].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_632 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_713 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_714 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[14].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_633 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_711 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_712 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[15].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_634 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_709 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_710 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[16].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_635 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_707 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_708 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[17].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_636 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_705 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_706 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[18].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_637 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_703 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_704 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[19].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_638 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_701 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_702 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[1].ALU_Bit_I1                               |                                                                         xlnx_mig_ddr4_ALU_Bit_639 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_699 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_700 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[20].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_640 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_697 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_698 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[21].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_641 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_695 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_696 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[22].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_642 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_693 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_694 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[23].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_643 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_691 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_692 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[24].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_644 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_689 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_690 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[25].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_645 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_687 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_688 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[26].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_646 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_685 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_686 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[27].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_647 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_683 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_684 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[28].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_648 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_681 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_682 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[29].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_649 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_679 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_680 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[2].ALU_Bit_I1                               |                                                                         xlnx_mig_ddr4_ALU_Bit_650 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_677 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_678 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[30].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_651 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_675 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_676 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[31].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_652 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_673 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_674 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[3].ALU_Bit_I1                               |                                                                         xlnx_mig_ddr4_ALU_Bit_653 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_671 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_672 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[4].ALU_Bit_I1                               |                                                                         xlnx_mig_ddr4_ALU_Bit_654 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_669 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_670 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[5].ALU_Bit_I1                               |                                                                         xlnx_mig_ddr4_ALU_Bit_655 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_667 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_668 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[6].ALU_Bit_I1                               |                                                                         xlnx_mig_ddr4_ALU_Bit_656 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_665 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_666 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[7].ALU_Bit_I1                               |                                                                         xlnx_mig_ddr4_ALU_Bit_657 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_663 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_664 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[8].ALU_Bit_I1                               |                                                                         xlnx_mig_ddr4_ALU_Bit_658 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_661 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_662 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.ALL_Bits[9].ALU_Bit_I1                               |                                                                         xlnx_mig_ddr4_ALU_Bit_659 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                           xlnx_mig_ddr4_MB_LUT6_2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_660 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         Barrel_Shifter_I                                                  |                                                                  xlnx_mig_ddr4_Barrel_Shifter_gti |         71 |         71 |       0 |    0 |   123 |      0 |      0 |    0 |            0 |
|                           (Barrel_Shifter_I)                                              |                                                                  xlnx_mig_ddr4_Barrel_Shifter_gti |         24 |         24 |       0 |    0 |   123 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6               |                                         xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6              |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_598 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6              |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_599 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6              |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_600 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6              |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_601 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6              |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_602 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6              |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_603 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6              |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_604 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6              |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_605 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6              |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_606 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6              |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_607 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6               |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_608 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6              |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_609 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6              |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_610 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6              |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_611 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6              |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_612 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6              |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_613 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6              |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_614 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6              |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_615 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6              |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_616 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6              |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_617 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6              |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_618 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6               |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_619 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6              |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_620 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6              |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_621 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6               |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_622 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6               |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_623 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6               |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_624 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6               |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_625 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6               |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_626 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6               |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_627 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6               |                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized12_628 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         Byte_Doublet_Handle_gti_I                                         |                                                             xlnx_mig_ddr4_Byte_Doublet_Handle_gti |         22 |         22 |       0 |    0 |    40 |      0 |      0 |    0 |            0 |
|                         Data_Flow_Logic_I                                                 |                                                                     xlnx_mig_ddr4_Data_Flow_Logic |          1 |          1 |       0 |    0 |    65 |      0 |      0 |    0 |            0 |
|                           (Data_Flow_Logic_I)                                             |                                                                     xlnx_mig_ddr4_Data_Flow_Logic |          0 |          0 |       0 |    0 |    33 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[0].MEM_EX_Result_Inst                                  |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_566 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[10].MEM_EX_Result_Inst                                 |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_567 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[11].MEM_EX_Result_Inst                                 |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_568 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[12].MEM_EX_Result_Inst                                 |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_569 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[13].MEM_EX_Result_Inst                                 |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_570 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[14].MEM_EX_Result_Inst                                 |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_571 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[15].MEM_EX_Result_Inst                                 |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_572 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[16].MEM_EX_Result_Inst                                 |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_573 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[17].MEM_EX_Result_Inst                                 |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_574 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[18].MEM_EX_Result_Inst                                 |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_575 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[19].MEM_EX_Result_Inst                                 |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_576 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[1].MEM_EX_Result_Inst                                  |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_577 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[20].MEM_EX_Result_Inst                                 |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_578 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[21].MEM_EX_Result_Inst                                 |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_579 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[22].MEM_EX_Result_Inst                                 |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_580 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[23].MEM_EX_Result_Inst                                 |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_581 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[24].MEM_EX_Result_Inst                                 |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_582 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[25].MEM_EX_Result_Inst                                 |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_583 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[26].MEM_EX_Result_Inst                                 |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_584 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[27].MEM_EX_Result_Inst                                 |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_585 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[28].MEM_EX_Result_Inst                                 |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_586 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[29].MEM_EX_Result_Inst                                 |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_587 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[2].MEM_EX_Result_Inst                                  |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_588 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[30].MEM_EX_Result_Inst                                 |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_589 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[31].MEM_EX_Result_Inst                                 |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_590 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[3].MEM_EX_Result_Inst                                  |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_591 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[4].MEM_EX_Result_Inst                                  |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_592 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[5].MEM_EX_Result_Inst                                  |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_593 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[6].MEM_EX_Result_Inst                                  |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_594 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[7].MEM_EX_Result_Inst                                  |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_595 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[8].MEM_EX_Result_Inst                                  |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_596 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Bits[9].MEM_EX_Result_Inst                                  |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_597 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                         MUL_Unit_I                                                        |                                                                            xlnx_mig_ddr4_mul_unit |          0 |          0 |       0 |    0 |    17 |      0 |      0 |    0 |            3 |
|                           (MUL_Unit_I)                                                    |                                                                            xlnx_mig_ddr4_mul_unit |          0 |          0 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|                           Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2     |                                                          xlnx_mig_ddr4_dsp_module__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|                             Using_DSP48E1.DSP48E1_I1                                      |                                                          xlnx_mig_ddr4_MB_DSP48E1__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|                           Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3     |                                                          xlnx_mig_ddr4_dsp_module__parameterized3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|                             Using_DSP48E1.DSP48E1_I1                                      |                                                          xlnx_mig_ddr4_MB_DSP48E1__parameterized3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|                           Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1              |                                                                          xlnx_mig_ddr4_dsp_module |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|                             Using_DSP48E1.DSP48E1_I1                                      |                                                                          xlnx_mig_ddr4_MB_DSP48E1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|                         Operand_Select_I                                                  |                                                                  xlnx_mig_ddr4_Operand_Select_gti |        198 |        198 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|                           (Operand_Select_I)                                              |                                                                  xlnx_mig_ddr4_Operand_Select_gti |        145 |        145 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[0].MUXF7_I1                                             |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_534 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[10].MUXF7_I1                                            |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_535 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[11].MUXF7_I1                                            |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_536 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[12].MUXF7_I1                                            |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_537 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[13].MUXF7_I1                                            |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_538 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[14].MUXF7_I1                                            |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_539 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[15].MUXF7_I1                                            |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_540 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[16].MUXF7_I1                                            |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_541 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[17].MUXF7_I1                                            |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_542 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[18].MUXF7_I1                                            |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_543 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[19].MUXF7_I1                                            |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_544 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[1].MUXF7_I1                                             |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_545 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[20].MUXF7_I1                                            |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_546 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[21].MUXF7_I1                                            |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_547 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[22].MUXF7_I1                                            |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_548 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[23].MUXF7_I1                                            |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_549 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[24].MUXF7_I1                                            |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_550 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[25].MUXF7_I1                                            |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_551 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[26].MUXF7_I1                                            |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_552 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[27].MUXF7_I1                                            |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_553 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[28].MUXF7_I1                                            |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_554 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[29].MUXF7_I1                                            |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_555 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[2].MUXF7_I1                                             |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_556 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[30].MUXF7_I1                                            |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_557 |         10 |         10 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[31].MUXF7_I1                                            |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_558 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[3].MUXF7_I1                                             |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_559 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[4].MUXF7_I1                                             |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_560 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[5].MUXF7_I1                                             |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_561 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[6].MUXF7_I1                                             |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_562 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[7].MUXF7_I1                                             |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_563 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[8].MUXF7_I1                                             |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_564 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Bit[9].MUXF7_I1                                             |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_565 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         Register_File_I                                                   |                                                                   xlnx_mig_ddr4_Register_File_gti |         64 |          0 |      64 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_LUT6.All_RAM32M[0].ram32m_i                               |                                                                           xlnx_mig_ddr4_MB_RAM32M |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_LUT6.All_RAM32M[10].ram32m_i                              |                                                                       xlnx_mig_ddr4_MB_RAM32M_519 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_LUT6.All_RAM32M[11].ram32m_i                              |                                                                       xlnx_mig_ddr4_MB_RAM32M_520 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_LUT6.All_RAM32M[12].ram32m_i                              |                                                                       xlnx_mig_ddr4_MB_RAM32M_521 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_LUT6.All_RAM32M[13].ram32m_i                              |                                                                       xlnx_mig_ddr4_MB_RAM32M_522 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_LUT6.All_RAM32M[14].ram32m_i                              |                                                                       xlnx_mig_ddr4_MB_RAM32M_523 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_LUT6.All_RAM32M[15].ram32m_i                              |                                                                       xlnx_mig_ddr4_MB_RAM32M_524 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_LUT6.All_RAM32M[1].ram32m_i                               |                                                                       xlnx_mig_ddr4_MB_RAM32M_525 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_LUT6.All_RAM32M[2].ram32m_i                               |                                                                       xlnx_mig_ddr4_MB_RAM32M_526 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_LUT6.All_RAM32M[3].ram32m_i                               |                                                                       xlnx_mig_ddr4_MB_RAM32M_527 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_LUT6.All_RAM32M[4].ram32m_i                               |                                                                       xlnx_mig_ddr4_MB_RAM32M_528 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_LUT6.All_RAM32M[5].ram32m_i                               |                                                                       xlnx_mig_ddr4_MB_RAM32M_529 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_LUT6.All_RAM32M[6].ram32m_i                               |                                                                       xlnx_mig_ddr4_MB_RAM32M_530 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_LUT6.All_RAM32M[7].ram32m_i                               |                                                                       xlnx_mig_ddr4_MB_RAM32M_531 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_LUT6.All_RAM32M[8].ram32m_i                               |                                                                       xlnx_mig_ddr4_MB_RAM32M_532 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_LUT6.All_RAM32M[9].ram32m_i                               |                                                                       xlnx_mig_ddr4_MB_RAM32M_533 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         Shift_Logic_Module_I                                              |                                                              xlnx_mig_ddr4_Shift_Logic_Module_gti |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         Using_Div_Unit.Div_unit_I1                                        |                                                                        xlnx_mig_ddr4_Div_unit_gti |         99 |         98 |       0 |    1 |   111 |      0 |      0 |    0 |            0 |
|                           (Using_Div_Unit.Div_unit_I1)                                    |                                                                        xlnx_mig_ddr4_Div_unit_gti |         65 |         64 |       0 |    1 |   111 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[0].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_424 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[10].MUXCY_XOR_I                             |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_425 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[11].MUXCY_XOR_I                             |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_426 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[12].MUXCY_XOR_I                             |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_427 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[13].MUXCY_XOR_I                             |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_428 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[14].MUXCY_XOR_I                             |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_429 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[15].MUXCY_XOR_I                             |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_430 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[16].MUXCY_XOR_I                             |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_431 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[17].MUXCY_XOR_I                             |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_432 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[18].MUXCY_XOR_I                             |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_433 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[19].MUXCY_XOR_I                             |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_434 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[1].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_435 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[20].MUXCY_XOR_I                             |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_436 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[21].MUXCY_XOR_I                             |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_437 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[22].MUXCY_XOR_I                             |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_438 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[23].MUXCY_XOR_I                             |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_439 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[24].MUXCY_XOR_I                             |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_440 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[25].MUXCY_XOR_I                             |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_441 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[26].MUXCY_XOR_I                             |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_442 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[27].MUXCY_XOR_I                             |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_443 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[28].MUXCY_XOR_I                             |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_444 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[29].MUXCY_XOR_I                             |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_445 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[2].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_446 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[30].MUXCY_XOR_I                             |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_447 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[31].MUXCY_XOR_I                             |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_448 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[3].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_449 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[4].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_450 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[5].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_451 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[6].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_452 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[7].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_453 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[8].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_454 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl1.D_Handle[9].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_455 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[0].MUXCY_XOR_I                          |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_456 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[0].New_Q_LUT4                           |                                                             xlnx_mig_ddr4_MB_LUT4__parameterized1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[10].MUXCY_XOR_I                         |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_457 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[10].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_458 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[11].MUXCY_XOR_I                         |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_459 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[11].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_460 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[12].MUXCY_XOR_I                         |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_461 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[12].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_462 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[13].MUXCY_XOR_I                         |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_463 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[13].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_464 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[14].MUXCY_XOR_I                         |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_465 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[14].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_466 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[15].MUXCY_XOR_I                         |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_467 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[15].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_468 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[16].MUXCY_XOR_I                         |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_469 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[16].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_470 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[17].MUXCY_XOR_I                         |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_471 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[17].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_472 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[18].MUXCY_XOR_I                         |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_473 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[18].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_474 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[19].MUXCY_XOR_I                         |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_475 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[19].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_476 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[1].MUXCY_XOR_I                          |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_477 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[1].New_Q_LUT4                           |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_478 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[20].MUXCY_XOR_I                         |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_479 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[20].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_480 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[21].MUXCY_XOR_I                         |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_481 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[21].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_482 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[22].MUXCY_XOR_I                         |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_483 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[22].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_484 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[23].MUXCY_XOR_I                         |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_485 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[23].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_486 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[24].MUXCY_XOR_I                         |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_487 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[24].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_488 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[25].MUXCY_XOR_I                         |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_489 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[25].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_490 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[26].MUXCY_XOR_I                         |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_491 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[26].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_492 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[27].MUXCY_XOR_I                         |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_493 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[27].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_494 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[28].MUXCY_XOR_I                         |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_495 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[28].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_496 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[29].MUXCY_XOR_I                         |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_497 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[29].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_498 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[2].MUXCY_XOR_I                          |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_499 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[2].New_Q_LUT4                           |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_500 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[30].MUXCY_XOR_I                         |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_501 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[30].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_502 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[31].MUXCY_XOR_I                         |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_503 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[31].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_504 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[3].MUXCY_XOR_I                          |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_505 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[3].New_Q_LUT4                           |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_506 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[4].MUXCY_XOR_I                          |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_507 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[4].New_Q_LUT4                           |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_508 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[5].MUXCY_XOR_I                          |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_509 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[5].New_Q_LUT4                           |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_510 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[6].MUXCY_XOR_I                          |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_511 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[6].New_Q_LUT4                           |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_512 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[7].MUXCY_XOR_I                          |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_513 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[7].New_Q_LUT4                           |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_514 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[8].MUXCY_XOR_I                          |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_515 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[8].New_Q_LUT4                           |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_516 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[9].MUXCY_XOR_I                          |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_517 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           FPGA_Impl2.New_Q_Handle[9].New_Q_LUT4                           |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_518 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         Zero_Detect_I                                                     |                                                                     xlnx_mig_ddr4_Zero_Detect_gti |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           (Zero_Detect_I)                                                 |                                                                     xlnx_mig_ddr4_Zero_Detect_gti |          5 |          5 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Part_Of_Zero_Carry_Start                                        |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_417 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Zero_Detecting[1].I_Part_Of_Zero_Detect                         |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_418 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Zero_Detecting[2].I_Part_Of_Zero_Detect                         |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_419 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Zero_Detecting[3].I_Part_Of_Zero_Detect                         |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_420 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Zero_Detecting[4].I_Part_Of_Zero_Detect                         |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_421 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Zero_Detecting[5].I_Part_Of_Zero_Detect                         |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_422 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Zero_Detecting[6].I_Part_Of_Zero_Detect                         |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_423 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         exception_registers_I1                                            |                                                             xlnx_mig_ddr4_exception_registers_gti |         32 |         32 |       0 |    0 |    32 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                   |                                                           xlnx_mig_ddr4_MB_LUT6_2__parameterized3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDRE                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_354 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                  |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_355 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDRE                     |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_356 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                  |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_357 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDRE                     |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_358 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                  |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_359 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDRE                     |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_360 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                  |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_361 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDRE                     |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_362 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                  |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_363 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDRE                     |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_364 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                  |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_365 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDRE                     |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_366 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                  |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_367 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDRE                     |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_368 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                  |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_369 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDRE                     |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_370 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                  |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_371 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDRE                     |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_372 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                  |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_373 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDRE                     |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_374 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                   |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_375 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDRE                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_376 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                  |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_377 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDRE                     |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_378 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                  |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_379 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDRE                     |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_380 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                  |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_381 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDRE                     |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_382 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                  |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_383 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDRE                     |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_384 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                  |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_385 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDRE                     |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_386 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                  |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_387 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDRE                     |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_388 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                  |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_389 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDRE                     |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_390 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                  |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_391 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDRE                     |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_392 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                  |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_393 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDRE                     |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_394 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                  |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_395 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDRE                     |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_396 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                   |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_397 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDRE                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_398 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                  |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_399 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDRE                     |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_400 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                  |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_401 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDRE                     |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_402 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                   |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_403 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDRE                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_404 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                   |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_405 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDRE                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_406 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                   |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_407 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDRE                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_408 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                   |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_409 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDRE                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_410 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                   |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_411 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDRE                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_412 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                   |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_413 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDRE                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_414 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                   |                                                       xlnx_mig_ddr4_MB_LUT6_2__parameterized3_415 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDRE                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_416 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                         msr_reg_i                                                         |                                                                         xlnx_mig_ddr4_msr_reg_gti |          9 |          9 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|                           (msr_reg_i)                                                     |                                                                         xlnx_mig_ddr4_msr_reg_gti |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                           MEM_MSR_Bits[25].Using_FDR.MSR_I                                |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_346 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           MEM_MSR_Bits[28].Using_FDR.MSR_I                                |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_347 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           MEM_MSR_Bits[29].Using_FDR.MSR_I                                |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_348 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           MEM_MSR_Bits[30].Using_FDR.MSR_I                                |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_349 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                           |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_350 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                           |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_351 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                           |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_352 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                           |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_353 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                       Decode_I                                                            |                                                                          xlnx_mig_ddr4_Decode_gti |        722 |        647 |       0 |   75 |   433 |      0 |      0 |    0 |            0 |
|                         (Decode_I)                                                        |                                                                          xlnx_mig_ddr4_Decode_gti |        159 |        159 |       0 |    0 |   239 |      0 |      0 |    0 |            0 |
|                         PC_Module_I                                                       |                                                                       xlnx_mig_ddr4_PC_Module_gti |        101 |         69 |       0 |   32 |   128 |      0 |      0 |    0 |            0 |
|                           (PC_Module_I)                                                   |                                                                       xlnx_mig_ddr4_PC_Module_gti |         32 |          0 |       0 |   32 |    96 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[0].Gen_Instr_DFF                       |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_253 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                        |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_254 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[10].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_255 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                       |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_256 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[11].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_257 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                       |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_258 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[12].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_259 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                       |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_260 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[13].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_261 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                       |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_262 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[14].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_263 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                       |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_264 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[15].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_265 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                       |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_266 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[16].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_267 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                       |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_268 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[17].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_269 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                       |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_270 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[18].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_271 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                       |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_272 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[19].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_273 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                       |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_274 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[1].Gen_Instr_DFF                       |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_275 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                        |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_276 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[20].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_277 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                       |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_278 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[21].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_279 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                       |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_280 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[22].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_281 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                       |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_282 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[23].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_283 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                       |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_284 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[24].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_285 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                       |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_286 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[25].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_287 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                       |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_288 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[26].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_289 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                       |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_290 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[27].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_291 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                       |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_292 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[28].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_293 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                       |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_294 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[29].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_295 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                       |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_296 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[2].Gen_Instr_DFF                       |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_297 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                        |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_298 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[30].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_299 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                       |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_300 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[31].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_301 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                       |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_302 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[3].Gen_Instr_DFF                       |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_303 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                        |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_304 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[4].Gen_Instr_DFF                       |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_305 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                        |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_306 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[5].Gen_Instr_DFF                       |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_307 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                        |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_308 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[6].Gen_Instr_DFF                       |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_309 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                        |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_310 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[7].Gen_Instr_DFF                       |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_311 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                        |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_312 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[8].Gen_Instr_DFF                       |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_313 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                        |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_314 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[9].Gen_Instr_DFF                       |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_315 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                        |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_316 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[0].MUXCY_XOR_I                               |                                                   xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[10].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_317 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[11].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_318 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[12].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_319 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[13].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_320 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[14].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_321 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[15].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_322 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[16].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_323 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[17].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_324 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[18].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_325 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[19].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_326 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[1].MUXCY_XOR_I                               |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_327 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[20].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_328 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[21].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_329 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[22].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_330 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[23].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_331 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[24].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_332 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[25].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_333 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[26].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_334 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[27].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_335 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[28].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_336 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[29].MUXCY_XOR_I                              |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_337 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[2].MUXCY_XOR_I                               |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_338 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[3].MUXCY_XOR_I                               |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_339 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[4].MUXCY_XOR_I                               |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_340 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[5].MUXCY_XOR_I                               |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_341 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[6].MUXCY_XOR_I                               |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_342 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[7].MUXCY_XOR_I                               |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_343 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[8].MUXCY_XOR_I                               |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_344 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA.Incr_PC[9].MUXCY_XOR_I                               |                                               xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_XORCY_345 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         PreFetch_Buffer_I1                                                |                                                                 xlnx_mig_ddr4_PreFetch_Buffer_gti |        395 |        352 |       0 |   43 |    49 |      0 |      0 |    0 |            0 |
|                           (PreFetch_Buffer_I1)                                            |                                                                 xlnx_mig_ddr4_PreFetch_Buffer_gti |         44 |          1 |       0 |   43 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                              |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_159 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                          |                                                          xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                              |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_160 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                          |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6_161 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                              |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_162 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                          |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6_163 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                              |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_164 |         43 |         43 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                          |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6_165 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6 |                                          xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7             |                                                         xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[0].Gen_Instr_DFF                       |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_166 |          7 |          7 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                     |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_167 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[10].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_168 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_169 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[11].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_170 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_171 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[12].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_172 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_173 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[13].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_174 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_175 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[14].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_176 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_177 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[15].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_178 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_179 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[16].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_180 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_181 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[17].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_182 |          7 |          7 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_183 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[18].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_184 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_185 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[19].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_186 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_187 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[1].Gen_Instr_DFF                       |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_188 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                     |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_189 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[20].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_190 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_191 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[21].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_192 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_193 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[22].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_194 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_195 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[23].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_196 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_197 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[24].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_198 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_199 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[25].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_200 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_201 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[26].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_202 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_203 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[27].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_204 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_205 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[28].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_206 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_207 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[29].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_208 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_209 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[2].Gen_Instr_DFF                       |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_210 |         32 |         32 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                     |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_211 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[30].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_212 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_213 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[31].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_214 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_215 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[32].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_216 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_217 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[33].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_218 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_219 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[34].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_220 |         22 |         22 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_221 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[35].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_222 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_223 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[36].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_224 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_225 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[37].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_226 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_227 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[38].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_228 |          7 |          7 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_229 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[39].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_230 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_231 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[3].Gen_Instr_DFF                       |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_232 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                     |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_233 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[40].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_234 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_235 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[41].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_236 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_237 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[42].Gen_Instr_DFF                      |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_238 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                    |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_239 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[4].Gen_Instr_DFF                       |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_240 |         72 |         72 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                     |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_241 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[5].Gen_Instr_DFF                       |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_242 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                     |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_243 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[6].Gen_Instr_DFF                       |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_244 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                     |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_245 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[7].Gen_Instr_DFF                       |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_246 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                     |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_247 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[8].Gen_Instr_DFF                       |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_248 |         58 |         58 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                     |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_249 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[9].Gen_Instr_DFF                       |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_250 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                     |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXF7_251 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Last_Sel_DFF                                                    |                                                                              xlnx_mig_ddr4_MB_FDS |         43 |         43 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                           Mux_Select_Empty_LUT6                                           |                                          xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           Mux_Select_OF_Valid_LUT6                                        |                                          xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           OF_Valid_DFF                                                    |                                                       xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR_252 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                         Use_MuxCy[10].OF_Piperun_Stage                                    |                                                                           xlnx_mig_ddr4_carry_and |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           MUXCY_I                                                         |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_158 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         Use_MuxCy[11].OF_Piperun_Stage                                    |                                                                       xlnx_mig_ddr4_carry_and_110 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           MUXCY_I                                                         |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_157 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         Use_MuxCy[1].OF_Piperun_Stage                                     |                                                                       xlnx_mig_ddr4_carry_and_111 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           MUXCY_I                                                         |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_156 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         Use_MuxCy[2].OF_Piperun_Stage                                     |                                                                       xlnx_mig_ddr4_carry_and_112 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           MUXCY_I                                                         |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_155 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         Use_MuxCy[3].OF_Piperun_Stage                                     |                                                                       xlnx_mig_ddr4_carry_and_113 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           MUXCY_I                                                         |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_154 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         Use_MuxCy[4].OF_Piperun_Stage                                     |                                                                       xlnx_mig_ddr4_carry_and_114 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           MUXCY_I                                                         |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_153 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         Use_MuxCy[5].OF_Piperun_Stage                                     |                                                                       xlnx_mig_ddr4_carry_and_115 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           MUXCY_I                                                         |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_152 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         Use_MuxCy[6].OF_Piperun_Stage                                     |                                                                       xlnx_mig_ddr4_carry_and_116 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           MUXCY_I                                                         |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_151 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         Use_MuxCy[7].OF_Piperun_Stage                                     |                                                                       xlnx_mig_ddr4_carry_and_117 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           MUXCY_I                                                         |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_150 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         Use_MuxCy[8].OF_Piperun_Stage                                     |                                                                       xlnx_mig_ddr4_carry_and_118 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           MUXCY_I                                                         |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_149 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         Use_MuxCy[9].OF_Piperun_Stage                                     |                                                                       xlnx_mig_ddr4_carry_and_119 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           MUXCY_I                                                         |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_148 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         Using_FPGA_2.ex_byte_access_i_Inst                                |                                                          xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                         Using_FPGA_2.ex_doublet_access_i_Inst                             |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_120 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                         Using_FPGA_2.ex_is_load_instr_Inst                                |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_121 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                         Using_FPGA_2.ex_is_lwx_instr_Inst                                 |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_122 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                         Using_FPGA_2.ex_is_swx_instr_Inst                                 |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_123 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                         Using_FPGA_2.ex_load_store_instr_Inst                             |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_124 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                         Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                          |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDRE_125 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                         Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                           |                                                           xlnx_mig_ddr4_microblaze_v11_0_2_MB_FDR |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                         Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                  |                                          xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized3 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                  |                                          xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized4 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                  |                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized3_126 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                  |                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized4_127 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                  |                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized3_128 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                  |                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized4_129 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                 |                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized3_130 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                 |                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized4_131 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                 |                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized3_132 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                 |                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized4_133 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                 |                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized3_134 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                 |                                      xlnx_mig_ddr4_microblaze_v11_0_2_MB_LUT6__parameterized4_135 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         if_pc_incr_carry_and_0                                            |                                                                       xlnx_mig_ddr4_carry_and_136 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           MUXCY_I                                                         |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_147 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         if_pc_incr_carry_and_3                                            |                                                                       xlnx_mig_ddr4_carry_and_137 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           MUXCY_I                                                         |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_146 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         jump_logic_I1                                                     |                                                                          xlnx_mig_ddr4_jump_logic |         26 |         26 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|                           (jump_logic_I1)                                                 |                                                                          xlnx_mig_ddr4_jump_logic |          1 |          1 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|                           MUXCY_JUMP_CARRY                                                |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_140 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           MUXCY_JUMP_CARRY2                                               |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_141 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           MUXCY_JUMP_CARRY3                                               |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_142 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           MUXCY_JUMP_CARRY4                                               |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_143 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           MUXCY_JUMP_CARRY5                                               |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_144 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           MUXCY_JUMP_CARRY6                                               |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_145 |         22 |         22 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         mem_PipeRun_carry_and                                             |                                                                       xlnx_mig_ddr4_carry_and_138 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           MUXCY_I                                                         |                                                     xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY_139 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         mem_wait_on_ready_N_carry_or                                      |                                                                            xlnx_mig_ddr4_carry_or |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           MUXCY_I                                                         |                                                         xlnx_mig_ddr4_microblaze_v11_0_2_MB_MUXCY |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                       Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                            |                                                                          xlnx_mig_ddr4_MB_AND2B1L |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                     Reset_DFF                                                             |                                                      xlnx_mig_ddr4_microblaze_v11_0_2_mb_sync_bit |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                     Using_Async_Wakeup_0.Wakeup_DFF                                       |                                                  xlnx_mig_ddr4_microblaze_v11_0_2_mb_sync_bit_108 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                     Using_Async_Wakeup_1.Wakeup_DFF                                       |                                                  xlnx_mig_ddr4_microblaze_v11_0_2_mb_sync_bit_109 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|               rst_0                                                                       |                                                                     xlnx_mig_ddr4_bd_f0c7_rst_0_0 |         19 |         18 |       0 |    1 |    40 |      0 |      0 |    0 |            0 |
|                 U0                                                                        |                                                                      xlnx_mig_ddr4_proc_sys_reset |         19 |         18 |       0 |    1 |    40 |      0 |      0 |    0 |            0 |
|                   (U0)                                                                    |                                                                      xlnx_mig_ddr4_proc_sys_reset |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|                   EXT_LPF                                                                 |                                                                                 xlnx_mig_ddr4_lpf |          6 |          5 |       0 |    1 |    17 |      0 |      0 |    0 |            0 |
|                     (EXT_LPF)                                                             |                                                                                 xlnx_mig_ddr4_lpf |          2 |          1 |       0 |    1 |     9 |      0 |      0 |    0 |            0 |
|                     ACTIVE_HIGH_EXT.ACT_HI_EXT                                            |                                                                            xlnx_mig_ddr4_cdc_sync |          2 |          2 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                     ACTIVE_LOW_AUX.ACT_LO_AUX                                             |                                                                        xlnx_mig_ddr4_cdc_sync_107 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                   SEQ                                                                     |                                                                        xlnx_mig_ddr4_sequence_psr |         13 |         13 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|                     (SEQ)                                                                 |                                                                        xlnx_mig_ddr4_sequence_psr |          8 |          8 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|                     SEQ_COUNTER                                                           |                                                                             xlnx_mig_ddr4_upcnt_n |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|               second_dlmb_cntlr                                                           |                                                         xlnx_mig_ddr4_bd_f0c7_second_dlmb_cntlr_0 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                 (second_dlmb_cntlr)                                                       |                                                         xlnx_mig_ddr4_bd_f0c7_second_dlmb_cntlr_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 U0                                                                        |                                                   xlnx_mig_ddr4_lmb_bram_if_cntlr__parameterized3 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|               second_ilmb_cntlr                                                           |                                                         xlnx_mig_ddr4_bd_f0c7_second_ilmb_cntlr_0 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                 (second_ilmb_cntlr)                                                       |                                                         xlnx_mig_ddr4_bd_f0c7_second_ilmb_cntlr_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 U0                                                                        |                                                   xlnx_mig_ddr4_lmb_bram_if_cntlr__parameterized5 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|               second_lmb_bram_I                                                           |                                                         xlnx_mig_ddr4_bd_f0c7_second_lmb_bram_I_0 |         10 |          8 |       0 |    2 |    12 |      8 |      0 |    0 |            0 |
|                 (second_lmb_bram_I)                                                       |                                                         xlnx_mig_ddr4_bd_f0c7_second_lmb_bram_I_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 U0                                                                        |                                                  xlnx_mig_ddr4_blk_mem_gen_v8_4_4__parameterized1 |         10 |          8 |       0 |    2 |    12 |      8 |      0 |    0 |            0 |
|                   (U0)                                                                    |                                                  xlnx_mig_ddr4_blk_mem_gen_v8_4_4__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   inst_blk_mem_gen                                                        |                                            xlnx_mig_ddr4_blk_mem_gen_v8_4_4_synth__parameterized0 |         10 |          8 |       0 |    2 |    12 |      8 |      0 |    0 |            0 |
|                     gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                 |                                                     xlnx_mig_ddr4_blk_mem_gen_top__parameterized0 |         10 |          8 |       0 |    2 |    12 |      8 |      0 |    0 |            0 |
|                       valid.cstr                                                          |                                            xlnx_mig_ddr4_blk_mem_gen_generic_cstr__parameterized0 |         10 |          8 |       0 |    2 |    12 |      8 |      0 |    0 |            0 |
|                         ramloop[0].ram.r                                                  |                                             xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized15 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                 |                                           xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized15 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                         ramloop[1].ram.r                                                  |                                             xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized16 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                 |                                           xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized16 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                         ramloop[2].ram.r                                                  |                                             xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized17 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                 |                                           xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized17 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                         ramloop[3].ram.r                                                  |                                             xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized18 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                 |                                           xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized18 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                         ramloop[4].ram.r                                                  |                                             xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized19 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                 |                                           xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized19 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                         ramloop[5].ram.r                                                  |                                             xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized20 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                 |                                           xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized20 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                         ramloop[6].ram.r                                                  |                                             xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized21 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                 |                                           xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized21 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                         ramloop[7].ram.r                                                  |                                             xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized22 |         10 |          8 |       0 |    2 |    12 |      1 |      0 |    0 |            0 |
|                           (ramloop[7].ram.r)                                              |                                             xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized22 |          6 |          4 |       0 |    2 |    12 |      0 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                 |                                           xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized22 |          4 |          4 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|         u_ddr_cal_top                                                                     |                                                                 xlnx_mig_ddr4_ddr4_v2_2_8_cal_top |       6096 |       6093 |       0 |    3 |  9723 |      1 |      1 |    0 |            0 |
|           (u_ddr_cal_top)                                                                 |                                                                 xlnx_mig_ddr4_ddr4_v2_2_8_cal_top |          8 |          6 |       0 |    2 |   957 |      0 |      0 |    0 |            0 |
|           u_ddr_cal                                                                       |                                                                     xlnx_mig_ddr4_ddr4_v2_2_8_cal |       3889 |       3888 |       0 |    1 |  5364 |      1 |      1 |    0 |            0 |
|             (u_ddr_cal)                                                                   |                                                                     xlnx_mig_ddr4_ddr4_v2_2_8_cal |        793 |        793 |       0 |    0 |   323 |      0 |      0 |    0 |            0 |
|             DDR_XSDB_BRAM                                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_xsdb_bram |          0 |          0 |       0 |    0 |     9 |      1 |      0 |    0 |            0 |
|               mem_inst                                                                    |                                                             xlnx_mig_ddr4_ddr4_v2_2_8_cfg_mem_mod |          0 |          0 |       0 |    0 |     9 |      1 |      0 |    0 |            0 |
|                 gen_mem[0].inst                                                           |                                                                xlnx_mig_ddr4_ddr4_v2_2_8_bram_tdp |          0 |          0 |       0 |    0 |     9 |      1 |      0 |    0 |            0 |
|             U_XSDB_SLAVE                                                                  |                                                    xlnx_mig_ddr4_ddr4_v2_2_8_chipscope_xsdb_slave |         74 |         74 |       0 |    0 |   213 |      0 |      0 |    0 |            0 |
|             u_ddr_cal_addr_decode                                                         |                                                         xlnx_mig_ddr4_ddr4_v2_2_8_cal_addr_decode |       3015 |       3014 |       0 |    1 |  4659 |      0 |      1 |    0 |            0 |
|               (u_ddr_cal_addr_decode)                                                     |                                                         xlnx_mig_ddr4_ddr4_v2_2_8_cal_addr_decode |       1869 |       1868 |       0 |    1 |  3772 |      0 |      0 |    0 |            0 |
|               u_ddr_cal_cplx                                                              |                                                                xlnx_mig_ddr4_ddr4_v2_2_8_cal_cplx |       1141 |       1141 |       0 |    0 |   885 |      0 |      1 |    0 |            0 |
|                 (u_ddr_cal_cplx)                                                          |                                                                xlnx_mig_ddr4_ddr4_v2_2_8_cal_cplx |        785 |        785 |       0 |    0 |   805 |      0 |      0 |    0 |            0 |
|                 u_ddr_cal_cplx_data                                                       |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_cplx_data |        356 |        356 |       0 |    0 |    80 |      0 |      1 |    0 |            0 |
|               u_ddr_cal_odt                                                               |                                              xlnx_mig_ddr4_ddr4_v2_2_8_cal_mc_odt__parameterized0 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|             u_ddr_config_rom                                                              |                                                          xlnx_mig_ddr4_ddr4_v2_2_8_cal_config_rom |          0 |          0 |       0 |    0 |    11 |      0 |      0 |    0 |            0 |
|             u_xsdb_arbiter                                                                |                                                        xlnx_mig_ddr4_ddr4_v2_2_8_cal_xsdb_arbiter |          7 |          7 |       0 |    0 |   149 |      0 |      0 |    0 |            0 |
|               (u_xsdb_arbiter)                                                            |                                                        xlnx_mig_ddr4_ddr4_v2_2_8_cal_xsdb_arbiter |          6 |          6 |       0 |    0 |    73 |      0 |      0 |    0 |            0 |
|               u_slave_addr_sync                                                           |                                                xlnx_mig_ddr4_ddr4_v2_2_8_cal_sync__parameterized0 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |            0 |
|               u_slave_di_sync                                                             |                                                xlnx_mig_ddr4_ddr4_v2_2_8_cal_sync__parameterized1 |          0 |          0 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|               u_slave_do_sync                                                             |                                                xlnx_mig_ddr4_ddr4_v2_2_8_cal_sync__parameterized3 |          0 |          0 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|               u_slave_en_sync                                                             |                                                                xlnx_mig_ddr4_ddr4_v2_2_8_cal_sync |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|               u_slave_rdy_cptd_sync                                                       |                                                            xlnx_mig_ddr4_ddr4_v2_2_8_cal_sync_105 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|               u_slave_rdy_sync                                                            |                                                xlnx_mig_ddr4_ddr4_v2_2_8_cal_sync__parameterized2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|               u_slave_we_sync                                                             |                                                            xlnx_mig_ddr4_ddr4_v2_2_8_cal_sync_106 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           u_ddr_mc_pi                                                                     |                                                                  xlnx_mig_ddr4_ddr4_v2_2_8_cal_pi |       2199 |       2199 |       0 |    0 |  3402 |      0 |      0 |    0 |            0 |
|             (u_ddr_mc_pi)                                                                 |                                                                  xlnx_mig_ddr4_ddr4_v2_2_8_cal_pi |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|             rdEn[0].u_ddr_mc_rd_en_low                                                    |                                                               xlnx_mig_ddr4_ddr4_v2_2_8_cal_rd_en |         53 |         53 |       0 |    0 |   119 |      0 |      0 |    0 |            0 |
|             rdEn[0].u_ddr_mc_rd_en_upp                                                    |                                                            xlnx_mig_ddr4_ddr4_v2_2_8_cal_rd_en_12 |         54 |         54 |       0 |    0 |   119 |      0 |      0 |    0 |            0 |
|             rdEn[1].u_ddr_mc_rd_en_low                                                    |                                                            xlnx_mig_ddr4_ddr4_v2_2_8_cal_rd_en_13 |         53 |         53 |       0 |    0 |   119 |      0 |      0 |    0 |            0 |
|             rdEn[1].u_ddr_mc_rd_en_upp                                                    |                                                            xlnx_mig_ddr4_ddr4_v2_2_8_cal_rd_en_14 |         67 |         67 |       0 |    0 |   119 |      0 |      0 |    0 |            0 |
|             rdEn[2].u_ddr_mc_rd_en_low                                                    |                                                            xlnx_mig_ddr4_ddr4_v2_2_8_cal_rd_en_15 |         53 |         53 |       0 |    0 |   119 |      0 |      0 |    0 |            0 |
|             rdEn[2].u_ddr_mc_rd_en_upp                                                    |                                                            xlnx_mig_ddr4_ddr4_v2_2_8_cal_rd_en_16 |         53 |         53 |       0 |    0 |   119 |      0 |      0 |    0 |            0 |
|             rdEn[3].u_ddr_mc_rd_en_low                                                    |                                                            xlnx_mig_ddr4_ddr4_v2_2_8_cal_rd_en_17 |         53 |         53 |       0 |    0 |   119 |      0 |      0 |    0 |            0 |
|             rdEn[3].u_ddr_mc_rd_en_upp                                                    |                                                            xlnx_mig_ddr4_ddr4_v2_2_8_cal_rd_en_18 |         53 |         53 |       0 |    0 |   119 |      0 |      0 |    0 |            0 |
|             rdEn[4].u_ddr_mc_rd_en_low                                                    |                                                            xlnx_mig_ddr4_ddr4_v2_2_8_cal_rd_en_19 |         53 |         53 |       0 |    0 |   119 |      0 |      0 |    0 |            0 |
|             rdEn[4].u_ddr_mc_rd_en_upp                                                    |                                                            xlnx_mig_ddr4_ddr4_v2_2_8_cal_rd_en_20 |         53 |         53 |       0 |    0 |   119 |      0 |      0 |    0 |            0 |
|             rdEn[5].u_ddr_mc_rd_en_low                                                    |                                                            xlnx_mig_ddr4_ddr4_v2_2_8_cal_rd_en_21 |         53 |         53 |       0 |    0 |   119 |      0 |      0 |    0 |            0 |
|             rdEn[5].u_ddr_mc_rd_en_upp                                                    |                                                            xlnx_mig_ddr4_ddr4_v2_2_8_cal_rd_en_22 |         67 |         67 |       0 |    0 |   119 |      0 |      0 |    0 |            0 |
|             rdEn[6].u_ddr_mc_rd_en_low                                                    |                                                            xlnx_mig_ddr4_ddr4_v2_2_8_cal_rd_en_23 |         53 |         53 |       0 |    0 |   119 |      0 |      0 |    0 |            0 |
|             rdEn[6].u_ddr_mc_rd_en_upp                                                    |                                                            xlnx_mig_ddr4_ddr4_v2_2_8_cal_rd_en_24 |         53 |         53 |       0 |    0 |   119 |      0 |      0 |    0 |            0 |
|             rdEn[7].u_ddr_mc_rd_en_low                                                    |                                                            xlnx_mig_ddr4_ddr4_v2_2_8_cal_rd_en_25 |         53 |         53 |       0 |    0 |   119 |      0 |      0 |    0 |            0 |
|             rdEn[7].u_ddr_mc_rd_en_upp                                                    |                                                            xlnx_mig_ddr4_ddr4_v2_2_8_cal_rd_en_26 |         53 |         53 |       0 |    0 |   119 |      0 |      0 |    0 |            0 |
|             u_ddr_mc_read                                                                 |                                                                xlnx_mig_ddr4_ddr4_v2_2_8_cal_read |        731 |        731 |       0 |    0 |   290 |      0 |      0 |    0 |            0 |
|             u_ddr_mc_write                                                                |                                                               xlnx_mig_ddr4_ddr4_v2_2_8_cal_write |        591 |        591 |       0 |    0 |  1207 |      0 |      0 |    0 |            0 |
|               (u_ddr_mc_write)                                                            |                                                               xlnx_mig_ddr4_ddr4_v2_2_8_cal_write |         13 |         13 |       0 |    0 |    45 |      0 |      0 |    0 |            0 |
|               genByte[0].u_ddr_mc_wr_byte                                                 |                                                             xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_byte |          0 |          0 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|                 genBit[0].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_96 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[1].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_97 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[2].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_98 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[3].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_99 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[4].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_100 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[5].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_101 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[6].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_102 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[7].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_103 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 u_ddr_mc_wr_dm                                                            |                                                          xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_104 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|               genByte[1].u_ddr_mc_wr_byte                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_byte_27 |          1 |          1 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|                 genBit[0].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_87 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[1].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_88 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[2].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_89 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[3].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_90 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[4].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_91 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[5].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_92 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[6].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_93 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[7].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_94 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 u_ddr_mc_wr_dm                                                            |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_95 |          1 |          1 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|               genByte[2].u_ddr_mc_wr_byte                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_byte_28 |          0 |          0 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|                 genBit[0].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_78 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[1].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_79 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[2].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_80 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[3].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_81 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[4].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_82 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[5].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_83 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[6].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_84 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[7].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_85 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 u_ddr_mc_wr_dm                                                            |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_86 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|               genByte[3].u_ddr_mc_wr_byte                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_byte_29 |          0 |          0 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|                 genBit[0].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_69 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[1].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_70 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[2].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_71 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[3].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_72 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[4].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_73 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[5].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_74 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[6].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_75 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[7].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_76 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 u_ddr_mc_wr_dm                                                            |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_77 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|               genByte[4].u_ddr_mc_wr_byte                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_byte_30 |          0 |          0 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|                 genBit[0].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_60 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[1].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_61 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[2].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_62 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[3].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_63 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[4].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_64 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[5].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_65 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[6].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_66 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[7].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_67 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 u_ddr_mc_wr_dm                                                            |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_68 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|               genByte[5].u_ddr_mc_wr_byte                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_byte_31 |          0 |          0 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|                 genBit[0].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_51 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[1].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_52 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[2].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_53 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[3].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_54 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[4].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_55 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[5].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_56 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[6].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_57 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[7].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_58 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 u_ddr_mc_wr_dm                                                            |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_59 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|               genByte[6].u_ddr_mc_wr_byte                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_byte_32 |          0 |          0 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|                 genBit[0].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_42 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[1].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_43 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[2].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_44 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[3].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_45 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[4].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_46 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[5].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_47 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[6].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_48 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[7].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_49 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 u_ddr_mc_wr_dm                                                            |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_50 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|               genByte[7].u_ddr_mc_wr_byte                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_byte_33 |        577 |        577 |       0 |    0 |   154 |      0 |      0 |    0 |            0 |
|                 genBit[0].u_ddr_mc_wr_bit                                                 |                                                              xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[1].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_34 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[2].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_35 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[3].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_36 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[4].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_37 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[5].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_38 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[6].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_39 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 genBit[7].u_ddr_mc_wr_bit                                                 |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_40 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                 u_ddr_mc_wr_dm                                                            |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_cal_wr_bit_41 |        577 |        577 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|         u_ddr_mc                                                                          |                                                                      xlnx_mig_ddr4_ddr4_v2_2_8_mc |       2460 |       2459 |       0 |    1 |  2441 |      0 |      0 |    0 |            0 |
|           (u_ddr_mc)                                                                      |                                                                      xlnx_mig_ddr4_ddr4_v2_2_8_mc |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|           bgr[0].u_ddr_mc_group                                                           |                                                                xlnx_mig_ddr4_ddr4_v2_2_8_mc_group |        535 |        535 |       0 |    0 |   553 |      0 |      0 |    0 |            0 |
|           bgr[1].u_ddr_mc_group                                                           |                                                              xlnx_mig_ddr4_ddr4_v2_2_8_mc_group_9 |        461 |        461 |       0 |    0 |   508 |      0 |      0 |    0 |            0 |
|           bgr[2].u_ddr_mc_group                                                           |                                                             xlnx_mig_ddr4_ddr4_v2_2_8_mc_group_10 |        438 |        438 |       0 |    0 |   508 |      0 |      0 |    0 |            0 |
|           bgr[3].u_ddr_mc_group                                                           |                                                             xlnx_mig_ddr4_ddr4_v2_2_8_mc_group_11 |        442 |        441 |       0 |    1 |   510 |      0 |      0 |    0 |            0 |
|           u_ddr_mc_act_timer                                                              |                                                            xlnx_mig_ddr4_ddr4_v2_2_8_mc_act_timer |          4 |          4 |       0 |    0 |    13 |      0 |      0 |    0 |            0 |
|             rr[0].u__ddr_mc_act_rank                                                      |                                                             xlnx_mig_ddr4_ddr4_v2_2_8_mc_act_rank |          4 |          4 |       0 |    0 |    13 |      0 |      0 |    0 |            0 |
|           u_ddr_mc_arb_a                                                                  |                                                                xlnx_mig_ddr4_ddr4_v2_2_8_mc_arb_a |         47 |         47 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|           u_ddr_mc_arb_c                                                                  |                                                                xlnx_mig_ddr4_ddr4_v2_2_8_mc_arb_c |         99 |         99 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|           u_ddr_mc_arb_mux_p                                                              |                                                            xlnx_mig_ddr4_ddr4_v2_2_8_mc_arb_mux_p |         91 |         91 |       0 |    0 |    79 |      0 |      0 |    0 |            0 |
|             (u_ddr_mc_arb_mux_p)                                                          |                                                            xlnx_mig_ddr4_ddr4_v2_2_8_mc_arb_mux_p |         64 |         64 |       0 |    0 |    72 |      0 |      0 |    0 |            0 |
|             u_ddr_mc_arb_p                                                                |                                                                xlnx_mig_ddr4_ddr4_v2_2_8_mc_arb_p |         27 |         27 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|           u_ddr_mc_cmd_mux_a                                                              |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_mc_cmd_mux_ap |         19 |         19 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           u_ddr_mc_cmd_mux_c                                                              |                                                            xlnx_mig_ddr4_ddr4_v2_2_8_mc_cmd_mux_c |         23 |         23 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           u_ddr_mc_ctl                                                                    |                                                                  xlnx_mig_ddr4_ddr4_v2_2_8_mc_ctl |         26 |         26 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|             (u_ddr_mc_ctl)                                                                |                                                                  xlnx_mig_ddr4_ddr4_v2_2_8_mc_ctl |         26 |         26 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             u_ddr_mc_odt                                                                  |                                                              xlnx_mig_ddr4_ddr4_v2_2_8_cal_mc_odt |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           u_ddr_mc_periodic                                                               |                                                             xlnx_mig_ddr4_ddr4_v2_2_8_mc_periodic |         39 |         39 |       0 |    0 |    54 |      0 |      0 |    0 |            0 |
|           u_ddr_mc_rd_wr                                                                  |                                                                xlnx_mig_ddr4_ddr4_v2_2_8_mc_rd_wr |        102 |        102 |       0 |    0 |   105 |      0 |      0 |    0 |            0 |
|             (u_ddr_mc_rd_wr)                                                              |                                                                xlnx_mig_ddr4_ddr4_v2_2_8_mc_rd_wr |         86 |         86 |       0 |    0 |    94 |      0 |      0 |    0 |            0 |
|             wtrs[0].u_ddr_mc_wtr                                                          |                                                                  xlnx_mig_ddr4_ddr4_v2_2_8_mc_wtr |         16 |         16 |       0 |    0 |    11 |      0 |      0 |    0 |            0 |
|           u_ddr_mc_ref                                                                    |                                                                  xlnx_mig_ddr4_ddr4_v2_2_8_mc_ref |        131 |        131 |       0 |    0 |    84 |      0 |      0 |    0 |            0 |
|         u_ddr_ui                                                                          |                                                                      xlnx_mig_ddr4_ddr4_v2_2_8_ui |       2517 |       1765 |     752 |    0 |  2463 |      0 |      0 |    0 |            0 |
|           (u_ddr_ui)                                                                      |                                                                      xlnx_mig_ddr4_ddr4_v2_2_8_ui |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|           u_ddr_ui_cmd                                                                    |                                                                  xlnx_mig_ddr4_ddr4_v2_2_8_ui_cmd |         21 |         21 |       0 |    0 |    55 |      0 |      0 |    0 |            0 |
|           u_ddr_ui_rd_data                                                                |                                                              xlnx_mig_ddr4_ddr4_v2_2_8_ui_rd_data |       1475 |       1115 |     360 |    0 |  1205 |      0 |      0 |    0 |            0 |
|           u_ddr_ui_wr_data                                                                |                                                              xlnx_mig_ddr4_ddr4_v2_2_8_ui_wr_data |       1021 |        629 |     392 |    0 |  1202 |      0 |      0 |    0 |            0 |
|         u_en_vtc_sync                                                                     |                                                xlnx_mig_ddr4_ddr4_v2_2_8_cal_sync__parameterized4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         u_fab_rst_sync                                                                    |                                              xlnx_mig_ddr4_ddr4_v2_2_8_cal_sync__parameterized4_0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         u_io_addr_strobe_lvl_sync                                                         |                                                xlnx_mig_ddr4_ddr4_v2_2_8_cal_sync__parameterized9 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         u_io_addr_sync                                                                    |                                                xlnx_mig_ddr4_ddr4_v2_2_8_cal_sync__parameterized8 |        706 |        706 |       0 |    0 |    64 |      0 |      0 |    0 |            0 |
|         u_io_read_data_sync                                                               |                                                xlnx_mig_ddr4_ddr4_v2_2_8_cal_sync__parameterized5 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |            0 |
|         u_io_ready_lvl_sync                                                               |                                                xlnx_mig_ddr4_ddr4_v2_2_8_cal_sync__parameterized6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         u_io_write_data_sync                                                              |                                              xlnx_mig_ddr4_ddr4_v2_2_8_cal_sync__parameterized8_1 |         98 |         98 |       0 |    0 |    64 |      0 |      0 |    0 |            0 |
|         u_io_write_strobe_sync                                                            |                                              xlnx_mig_ddr4_ddr4_v2_2_8_cal_sync__parameterized9_2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         u_mig_ddr4_phy                                                                    |                                                                   xlnx_mig_ddr4_xlnx_mig_ddr4_phy |        309 |        309 |       0 |    0 |   281 |      0 |      0 |    0 |            0 |
|           (u_mig_ddr4_phy)                                                                |                                                                   xlnx_mig_ddr4_xlnx_mig_ddr4_phy |         10 |         10 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           inst                                                                            |                                                              xlnx_mig_ddr4_xlnx_mig_ddr4_phy_ddr4 |        299 |        299 |       0 |    0 |   281 |      0 |      0 |    0 |            0 |
|             (inst)                                                                        |                                                              xlnx_mig_ddr4_xlnx_mig_ddr4_phy_ddr4 |        286 |        286 |       0 |    0 |   280 |      0 |      0 |    0 |            0 |
|             generate_block1.u_ddr_xiphy                                                   |                                                               xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy |         10 |         10 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |                                                  xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_byte_wrapper |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 (byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                     |                                                  xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_byte_wrapper |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_866 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_867 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_868 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_869 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_870 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_871 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_872 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_873 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_874 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_875 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_876 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |                                           xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_control_wrapper_877 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |                           xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_878 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_tristate_wrapper_879 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_tristate_wrapper_880 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 u_xiphy_riuor                                                             |                                             xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_riuor_wrapper_881 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |                                              xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_byte_wrapper_729 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 (byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                     |                                              xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_byte_wrapper_729 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_850 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_851 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_852 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_853 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_854 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_855 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_856 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_857 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_858 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_859 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_860 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |                                           xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_control_wrapper_861 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |                           xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_862 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_tristate_wrapper_863 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_tristate_wrapper_864 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 u_xiphy_riuor                                                             |                                             xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_riuor_wrapper_865 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |                                  xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 (byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                     |                                  xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_835 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_836 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_837 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_838 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_839 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_840 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_841 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_842 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_843 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_844 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |                           xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1_845 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |                           xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1_846 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_tristate_wrapper_847 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_tristate_wrapper_848 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 u_xiphy_riuor                                                             |                                             xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_riuor_wrapper_849 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |                                  xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 (byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                     |                                  xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_819 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                              xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_820 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_821 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_822 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_823 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_824 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_825 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_826 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_827 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_828 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_829 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_830 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |                               xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |                           xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1_831 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_tristate_wrapper_832 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_tristate_wrapper_833 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 u_xiphy_riuor                                                             |                                             xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_riuor_wrapper_834 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |                                  xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 (byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                     |                                  xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_804 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_805 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_806 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_807 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_808 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_809 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_810 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_811 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_812 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_813 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |                                           xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_control_wrapper_814 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |                           xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_815 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_tristate_wrapper_816 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_tristate_wrapper_817 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 u_xiphy_riuor                                                             |                                             xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_riuor_wrapper_818 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |                              xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2_730 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 (byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                     |                              xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2_730 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_789 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_790 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_791 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_792 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_793 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_794 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_795 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_796 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_797 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_798 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |                                           xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_control_wrapper_799 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |                           xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_800 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_tristate_wrapper_801 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_tristate_wrapper_802 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 u_xiphy_riuor                                                             |                                             xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_riuor_wrapper_803 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |                              xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2_731 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 (byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                     |                              xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2_731 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_774 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_775 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_776 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_777 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_778 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_779 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_780 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_781 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_782 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_783 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |                                           xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_control_wrapper_784 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |                           xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_785 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_tristate_wrapper_786 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_tristate_wrapper_787 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 u_xiphy_riuor                                                             |                                             xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_riuor_wrapper_788 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |                              xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2_732 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 (byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                     |                              xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2_732 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_759 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_760 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_761 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_762 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_763 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_764 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_765 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_766 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_767 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_768 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |                                           xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_control_wrapper_769 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |                           xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_770 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_tristate_wrapper_771 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_tristate_wrapper_772 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 u_xiphy_riuor                                                             |                                             xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_riuor_wrapper_773 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |                              xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2_733 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 (byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                     |                              xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2_733 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_744 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_745 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_746 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_747 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_748 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_749 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_750 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_751 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_752 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_753 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |                                           xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_control_wrapper_754 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |                           xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_755 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_tristate_wrapper_756 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_tristate_wrapper_757 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 u_xiphy_riuor                                                             |                                             xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_riuor_wrapper_758 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |                              xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2_734 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 (byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                     |                              xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2_734 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                              xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_735 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_736 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_737 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_738 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                              xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_739 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_740 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_741 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_742 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |                                               xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_control_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |                               xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |                                              xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_tristate_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |                                          xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_tristate_wrapper_743 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 u_xiphy_riuor                                                             |                                                 xlnx_mig_ddr4_ddr4_phy_v2_2_0_xiphy_riuor_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             u_ddr4_phy_pll                                                                |                                                                 xlnx_mig_ddr4_ddr4_phy_v2_2_0_pll |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|             u_ddr_iob                                                                     |                                                                 xlnx_mig_ddr4_ddr4_phy_v2_2_0_iob |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               genByte[0].u_ddr_iob_byte                                                   |                                                            xlnx_mig_ddr4_ddr4_phy_v2_2_0_iob_byte |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               genByte[1].u_ddr_iob_byte                                                   |                                                        xlnx_mig_ddr4_ddr4_phy_v2_2_0_iob_byte_723 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               genByte[2].u_ddr_iob_byte                                                   |                                            xlnx_mig_ddr4_ddr4_phy_v2_2_0_iob_byte__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               genByte[3].u_ddr_iob_byte                                                   |                                            xlnx_mig_ddr4_ddr4_phy_v2_2_0_iob_byte__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               genByte[4].u_ddr_iob_byte                                                   |                                            xlnx_mig_ddr4_ddr4_phy_v2_2_0_iob_byte__parameterized2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               genByte[5].u_ddr_iob_byte                                                   |                                        xlnx_mig_ddr4_ddr4_phy_v2_2_0_iob_byte__parameterized2_724 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               genByte[6].u_ddr_iob_byte                                                   |                                        xlnx_mig_ddr4_ddr4_phy_v2_2_0_iob_byte__parameterized2_725 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               genByte[7].u_ddr_iob_byte                                                   |                                        xlnx_mig_ddr4_ddr4_phy_v2_2_0_iob_byte__parameterized2_726 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               genByte[8].u_ddr_iob_byte                                                   |                                        xlnx_mig_ddr4_ddr4_phy_v2_2_0_iob_byte__parameterized2_727 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               genByte[9].u_ddr_iob_byte                                                   |                                        xlnx_mig_ddr4_ddr4_phy_v2_2_0_iob_byte__parameterized2_728 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         u_phy2clb_bisc_complete_sync                                                      |                                              xlnx_mig_ddr4_ddr4_v2_2_8_cal_sync__parameterized4_3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         u_phy2clb_fixdly_rdy_low                                                          |                                                xlnx_mig_ddr4_ddr4_v2_2_8_cal_sync__parameterized7 |          0 |          0 |       0 |    0 |    40 |      0 |      0 |    0 |            0 |
|         u_phy2clb_fixdly_rdy_upp                                                          |                                              xlnx_mig_ddr4_ddr4_v2_2_8_cal_sync__parameterized7_4 |          0 |          0 |       0 |    0 |    40 |      0 |      0 |    0 |            0 |
|         u_phy2clb_phy_rdy_low                                                             |                                              xlnx_mig_ddr4_ddr4_v2_2_8_cal_sync__parameterized7_5 |          0 |          0 |       0 |    0 |    40 |      0 |      0 |    0 |            0 |
|         u_phy2clb_phy_rdy_upp                                                             |                                              xlnx_mig_ddr4_ddr4_v2_2_8_cal_sync__parameterized7_6 |          0 |          0 |       0 |    0 |    40 |      0 |      0 |    0 |            0 |
|         u_phy2clb_phy_ready_sync                                                          |                                              xlnx_mig_ddr4_ddr4_v2_2_8_cal_sync__parameterized4_7 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         u_riu2clb_valid_sync                                                              |                                              xlnx_mig_ddr4_ddr4_v2_2_8_cal_sync__parameterized7_8 |          0 |          0 |       0 |    0 |    40 |      0 |      0 |    0 |            0 |
|       u_ddr_axi                                                                           |                                                                     xlnx_mig_ddr4_ddr4_v2_2_8_axi |       1468 |        946 |       0 |  522 |  1426 |      0 |      0 |    0 |            0 |
|         (u_ddr_axi)                                                                       |                                                                     xlnx_mig_ddr4_ddr4_v2_2_8_axi |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         axi_ar_channel_0                                                                  |                                                          xlnx_mig_ddr4_ddr4_v2_2_8_axi_ar_channel |        142 |        142 |       0 |    0 |    99 |      0 |      0 |    0 |            0 |
|           (axi_ar_channel_0)                                                              |                                                          xlnx_mig_ddr4_ddr4_v2_2_8_axi_ar_channel |          1 |          1 |       0 |    0 |    51 |      0 |      0 |    0 |            0 |
|           ar_cmd_fsm_0                                                                    |                                                             xlnx_mig_ddr4_ddr4_v2_2_8_axi_cmd_fsm |         89 |         89 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|           axi_mc_cmd_translator_0                                                         |                                      xlnx_mig_ddr4_ddr4_v2_2_8_axi_cmd_translator__parameterized0 |         53 |         53 |       0 |    0 |    47 |      0 |      0 |    0 |            0 |
|             axi_mc_incr_cmd_0                                                             |                                            xlnx_mig_ddr4_ddr4_v2_2_8_axi_incr_cmd__parameterized0 |         45 |         45 |       0 |    0 |    39 |      0 |      0 |    0 |            0 |
|             axi_mc_wrap_cmd_0                                                             |                                            xlnx_mig_ddr4_ddr4_v2_2_8_axi_wrap_cmd__parameterized0 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         axi_aw_channel_0                                                                  |                                                          xlnx_mig_ddr4_ddr4_v2_2_8_axi_aw_channel |        146 |        146 |       0 |    0 |    97 |      0 |      0 |    0 |            0 |
|           (axi_aw_channel_0)                                                              |                                                          xlnx_mig_ddr4_ddr4_v2_2_8_axi_aw_channel |          0 |          0 |       0 |    0 |    49 |      0 |      0 |    0 |            0 |
|           aw_cmd_fsm_0                                                                    |                                                          xlnx_mig_ddr4_ddr4_v2_2_8_axi_wr_cmd_fsm |         93 |         93 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|           axi_mc_cmd_translator_0                                                         |                                                      xlnx_mig_ddr4_ddr4_v2_2_8_axi_cmd_translator |         54 |         54 |       0 |    0 |    47 |      0 |      0 |    0 |            0 |
|             axi_mc_incr_cmd_0                                                             |                                                            xlnx_mig_ddr4_ddr4_v2_2_8_axi_incr_cmd |         44 |         44 |       0 |    0 |    39 |      0 |      0 |    0 |            0 |
|             axi_mc_wrap_cmd_0                                                             |                                                            xlnx_mig_ddr4_ddr4_v2_2_8_axi_wrap_cmd |         10 |         10 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         axi_b_channel_0                                                                   |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_axi_b_channel |         13 |          9 |       0 |    4 |     4 |      0 |      0 |    0 |            0 |
|           bid_fifo_0                                                                      |                                                                xlnx_mig_ddr4_ddr4_v2_2_8_axi_fifo |         13 |          9 |       0 |    4 |     4 |      0 |      0 |    0 |            0 |
|         axi_cmd_arbiter_0                                                                 |                                                         xlnx_mig_ddr4_ddr4_v2_2_8_axi_cmd_arbiter |         32 |         32 |       0 |    0 |    31 |      0 |      0 |    0 |            0 |
|         axi_r_channel_0                                                                   |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_axi_r_channel |        549 |         31 |       0 |  518 |    29 |      0 |      0 |    0 |            0 |
|           (axi_r_channel_0)                                                               |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_axi_r_channel |          0 |          0 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|           rd_data_fifo_0                                                                  |                                                xlnx_mig_ddr4_ddr4_v2_2_8_axi_fifo__parameterized0 |        531 |         18 |       0 |  513 |    11 |      0 |      0 |    0 |            0 |
|           transaction_fifo_0                                                              |                                                xlnx_mig_ddr4_ddr4_v2_2_8_axi_fifo__parameterized1 |         18 |         13 |       0 |    5 |     6 |      0 |      0 |    0 |            0 |
|         axi_w_channel_0                                                                   |                                                           xlnx_mig_ddr4_ddr4_v2_2_8_axi_w_channel |        585 |        585 |       0 |    0 |  1164 |      0 |      0 |    0 |            0 |
|   i_dm_axi2mem                                                                            |                                                                                         axi2mem_0 |        218 |        218 |       0 |    0 |    45 |      0 |      0 |    0 |            0 |
|   i_dm_axi_master                                                                         |                                                                                       axi_adapter |         52 |         52 |       0 |    0 |    69 |      0 |      0 |    0 |            0 |
|   i_dm_top                                                                                |                                                                                            dm_top |        567 |        567 |       0 |    0 |   676 |      0 |      0 |    0 |            0 |
|     i_dm_csrs                                                                             |                                                                                           dm_csrs |        386 |        386 |       0 |    0 |   599 |      0 |      0 |    0 |            0 |
|       (i_dm_csrs)                                                                         |                                                                                           dm_csrs |        206 |        206 |       0 |    0 |   531 |      0 |      0 |    0 |            0 |
|       i_fifo                                                                              |                                                                           fifo_v2__parameterized1 |        180 |        180 |       0 |    0 |    68 |      0 |      0 |    0 |            0 |
|         i_fifo_v3                                                                         |                                                                           fifo_v3__parameterized1 |        180 |        180 |       0 |    0 |    68 |      0 |      0 |    0 |            0 |
|     i_dm_mem                                                                              |                                                                                            dm_mem |         99 |         99 |       0 |    0 |    74 |      0 |      0 |    0 |            0 |
|       (i_dm_mem)                                                                          |                                                                                            dm_mem |         12 |         12 |       0 |    0 |    69 |      0 |      0 |    0 |            0 |
|       i_debug_rom                                                                         |                                                                                         debug_rom |         87 |         87 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|     i_dm_sba                                                                              |                                                                                            dm_sba |         82 |         82 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|   i_dmi_jtag                                                                              |                                                                                          dmi_jtag |        394 |        394 |       0 |    0 |   339 |      0 |      0 |    0 |            0 |
|     (i_dmi_jtag)                                                                          |                                                                                          dmi_jtag |          1 |          1 |       0 |    0 |    83 |      0 |      0 |    0 |            0 |
|     i_dmi_cdc                                                                             |                                                                                           dmi_cdc |        270 |        270 |       0 |    0 |   164 |      0 |      0 |    0 |            0 |
|       i_cdc_req                                                                           |                                                                                        cdc_2phase |        231 |        231 |       0 |    0 |    89 |      0 |      0 |    0 |            0 |
|         i_dst                                                                             |                                                                                    cdc_2phase_dst |        228 |        228 |       0 |    0 |    45 |      0 |      0 |    0 |            0 |
|         i_src                                                                             |                                                                                    cdc_2phase_src |          3 |          3 |       0 |    0 |    44 |      0 |      0 |    0 |            0 |
|       i_cdc_resp                                                                          |                                                                        cdc_2phase__parameterized0 |         39 |         39 |       0 |    0 |    75 |      0 |      0 |    0 |            0 |
|         i_dst                                                                             |                                                                    cdc_2phase_dst__parameterized0 |         36 |         36 |       0 |    0 |    38 |      0 |      0 |    0 |            0 |
|         i_src                                                                             |                                                                    cdc_2phase_src__parameterized0 |          3 |          3 |       0 |    0 |    37 |      0 |      0 |    0 |            0 |
|     i_dmi_jtag_tap                                                                        |                                                                                      dmi_jtag_tap |        123 |        123 |       0 |    0 |    92 |      0 |      0 |    0 |            0 |
|   i_rstgen_main                                                                           |                                                                                            rstgen |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|     i_rstgen_bypass                                                                       |                                                                                     rstgen_bypass |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|   i_xlnx_axi_clock_converter_ddr                                                          |                                                                          xlnx_axi_clock_converter |        468 |        252 |     216 |    0 |  1206 |      0 |      0 |    0 |            0 |
|     (i_xlnx_axi_clock_converter_ddr)                                                      |                                                                          xlnx_axi_clock_converter |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|     inst                                                                                  |                          xlnx_axi_clock_converter_axi_clock_converter_v2_1_19_axi_clock_converter |        468 |        252 |     216 |    0 |  1206 |      0 |      0 |    0 |            0 |
|       (inst)                                                                              |                          xlnx_axi_clock_converter_axi_clock_converter_v2_1_19_axi_clock_converter |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       gen_clock_conv.gen_async_conv.asyncfifo_axi                                         |                                                   xlnx_axi_clock_converter_fifo_generator_v13_2_5 |        467 |        251 |     216 |    0 |  1206 |      0 |      0 |    0 |            0 |
|         (gen_clock_conv.gen_async_conv.asyncfifo_axi)                                     |                                                   xlnx_axi_clock_converter_fifo_generator_v13_2_5 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         inst_fifo_gen                                                                     |                                             xlnx_axi_clock_converter_fifo_generator_v13_2_5_synth |        467 |        251 |     216 |    0 |  1206 |      0 |      0 |    0 |            0 |
|           gaxi_full_lite.gread_ch.grach2.axi_rach                                         |                                                       xlnx_axi_clock_converter_fifo_generator_top |        106 |         50 |      56 |    0 |   295 |      0 |      0 |    0 |            0 |
|             grf.rf                                                                        |                                                   xlnx_axi_clock_converter_fifo_generator_ramfifo |        106 |         50 |      56 |    0 |   295 |      0 |      0 |    0 |            0 |
|               gntv_or_sync_fifo.gcx.clkx                                                  |                                                   xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__4 |         12 |         12 |       0 |    0 |    40 |      0 |      0 |    0 |            0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                              |                                                   xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__4 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 rd_pntr_cdc_inst                                                          |                                                         xlnx_axi_clock_converter_xpm_cdc_gray__17 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |    0 |            0 |
|                 wr_pntr_cdc_inst                                                          |                                                         xlnx_axi_clock_converter_xpm_cdc_gray__16 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |    0 |            0 |
|               gntv_or_sync_fifo.gl0.rd                                                    |                                                              xlnx_axi_clock_converter_rd_logic_21 |         15 |         15 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|                 gr1.gr1_int.rfwft                                                         |                                                               xlnx_axi_clock_converter_rd_fwft_27 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                 gras.rsts                                                                 |                                                    xlnx_axi_clock_converter_rd_status_flags_as_28 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                 rpntr                                                                     |                                                           xlnx_axi_clock_converter_rd_bin_cntr_29 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|               gntv_or_sync_fifo.gl0.wr                                                    |                                                              xlnx_axi_clock_converter_wr_logic_22 |          8 |          8 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|                 gwas.wsts                                                                 |                                                    xlnx_axi_clock_converter_wr_status_flags_as_25 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                 wpntr                                                                     |                                                           xlnx_axi_clock_converter_wr_bin_cntr_26 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|               gntv_or_sync_fifo.mem                                                       |                                                                xlnx_axi_clock_converter_memory_23 |         56 |          0 |      56 |    0 |   196 |      0 |      0 |    0 |            0 |
|                 (gntv_or_sync_fifo.mem)                                                   |                                                                xlnx_axi_clock_converter_memory_23 |          0 |          0 |       0 |    0 |    98 |      0 |      0 |    0 |            0 |
|                 gdm.dm_gen.dm                                                             |                                                                  xlnx_axi_clock_converter_dmem_24 |         56 |          0 |      56 |    0 |    98 |      0 |      0 |    0 |            0 |
|               rstblk                                                                      |                                             xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__4 |         15 |         15 |       0 |    0 |    27 |      0 |      0 |    0 |            0 |
|                 (rstblk)                                                                  |                                             xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__4 |         15 |         15 |       0 |    0 |    13 |      0 |      0 |    0 |            0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst               |                                                    xlnx_axi_clock_converter_xpm_cdc_async_rst__12 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr    |                                       xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__17 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd    |                                       xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__16 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                       |                                                    xlnx_axi_clock_converter_xpm_cdc_async_rst__11 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3        |                                                           xlnx_axi_clock_converter_xpm_cdc_single |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           gaxi_full_lite.gread_ch.grdch2.axi_rdch                                         |                                       xlnx_axi_clock_converter_fifo_generator_top__parameterized2 |         99 |         51 |      48 |    0 |   243 |      0 |      0 |    0 |            0 |
|             grf.rf                                                                        |                                   xlnx_axi_clock_converter_fifo_generator_ramfifo__parameterized2 |         99 |         51 |      48 |    0 |   243 |      0 |      0 |    0 |            0 |
|               gntv_or_sync_fifo.gcx.clkx                                                  |                                                              xlnx_axi_clock_converter_clk_x_pntrs |         12 |         12 |       0 |    0 |    40 |      0 |      0 |    0 |            0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                              |                                                              xlnx_axi_clock_converter_clk_x_pntrs |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 rd_pntr_cdc_inst                                                          |                                                             xlnx_axi_clock_converter_xpm_cdc_gray |          5 |          5 |       0 |    0 |    20 |      0 |      0 |    0 |            0 |
|                 wr_pntr_cdc_inst                                                          |                                                         xlnx_axi_clock_converter_xpm_cdc_gray__18 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |    0 |            0 |
|               gntv_or_sync_fifo.gl0.rd                                                    |                                                              xlnx_axi_clock_converter_rd_logic_14 |         15 |         15 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|                 gr1.gr1_int.rfwft                                                         |                                                               xlnx_axi_clock_converter_rd_fwft_18 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                 gras.rsts                                                                 |                                                    xlnx_axi_clock_converter_rd_status_flags_as_19 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                 rpntr                                                                     |                                                           xlnx_axi_clock_converter_rd_bin_cntr_20 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|               gntv_or_sync_fifo.gl0.wr                                                    |                                                              xlnx_axi_clock_converter_wr_logic_15 |          8 |          8 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|                 gwas.wsts                                                                 |                                                    xlnx_axi_clock_converter_wr_status_flags_as_16 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                 wpntr                                                                     |                                                           xlnx_axi_clock_converter_wr_bin_cntr_17 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|               gntv_or_sync_fifo.mem                                                       |                                                   xlnx_axi_clock_converter_memory__parameterized2 |         48 |          0 |      48 |    0 |   144 |      0 |      0 |    0 |            0 |
|                 (gntv_or_sync_fifo.mem)                                                   |                                                   xlnx_axi_clock_converter_memory__parameterized2 |          0 |          0 |       0 |    0 |    72 |      0 |      0 |    0 |            0 |
|                 gdm.dm_gen.dm                                                             |                                                     xlnx_axi_clock_converter_dmem__parameterized2 |         48 |          0 |      48 |    0 |    72 |      0 |      0 |    0 |            0 |
|               rstblk                                                                      |                                                        xlnx_axi_clock_converter_reset_blk_ramfifo |         16 |         16 |       0 |    0 |    27 |      0 |      0 |    0 |            0 |
|                 (rstblk)                                                                  |                                                        xlnx_axi_clock_converter_reset_blk_ramfifo |         16 |         16 |       0 |    0 |    13 |      0 |      0 |    0 |            0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst               |                                                        xlnx_axi_clock_converter_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr    |                                           xlnx_axi_clock_converter_xpm_cdc_single__parameterized1 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd    |                                       xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__18 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                       |                                                    xlnx_axi_clock_converter_xpm_cdc_async_rst__13 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                        |                                            xlnx_axi_clock_converter_fifo_generator_top__xdcDup__1 |        106 |         50 |      56 |    0 |   295 |      0 |      0 |    0 |            0 |
|             grf.rf                                                                        |                                        xlnx_axi_clock_converter_fifo_generator_ramfifo__xdcDup__1 |        106 |         50 |      56 |    0 |   295 |      0 |      0 |    0 |            0 |
|               gntv_or_sync_fifo.gcx.clkx                                                  |                                                   xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__1 |         12 |         12 |       0 |    0 |    40 |      0 |      0 |    0 |            0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                              |                                                   xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__1 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 rd_pntr_cdc_inst                                                          |                                                         xlnx_axi_clock_converter_xpm_cdc_gray__11 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |    0 |            0 |
|                 wr_pntr_cdc_inst                                                          |                                                         xlnx_axi_clock_converter_xpm_cdc_gray__10 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |    0 |            0 |
|               gntv_or_sync_fifo.gl0.rd                                                    |                                                               xlnx_axi_clock_converter_rd_logic_7 |         15 |         15 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|                 gr1.gr1_int.rfwft                                                         |                                                               xlnx_axi_clock_converter_rd_fwft_11 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                 gras.rsts                                                                 |                                                    xlnx_axi_clock_converter_rd_status_flags_as_12 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                 rpntr                                                                     |                                                           xlnx_axi_clock_converter_rd_bin_cntr_13 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|               gntv_or_sync_fifo.gl0.wr                                                    |                                                               xlnx_axi_clock_converter_wr_logic_8 |          8 |          8 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|                 gwas.wsts                                                                 |                                                     xlnx_axi_clock_converter_wr_status_flags_as_9 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                 wpntr                                                                     |                                                           xlnx_axi_clock_converter_wr_bin_cntr_10 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|               gntv_or_sync_fifo.mem                                                       |                                                                   xlnx_axi_clock_converter_memory |         56 |          0 |      56 |    0 |   196 |      0 |      0 |    0 |            0 |
|                 (gntv_or_sync_fifo.mem)                                                   |                                                                   xlnx_axi_clock_converter_memory |          0 |          0 |       0 |    0 |    98 |      0 |      0 |    0 |            0 |
|                 gdm.dm_gen.dm                                                             |                                                                     xlnx_axi_clock_converter_dmem |         56 |          0 |      56 |    0 |    98 |      0 |      0 |    0 |            0 |
|               rstblk                                                                      |                                             xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__1 |         15 |         15 |       0 |    0 |    27 |      0 |      0 |    0 |            0 |
|                 (rstblk)                                                                  |                                             xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__1 |         15 |         15 |       0 |    0 |    13 |      0 |      0 |    0 |            0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst               |                                                     xlnx_axi_clock_converter_xpm_cdc_async_rst__6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr    |                                       xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__11 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd    |                                       xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__10 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                       |                                                     xlnx_axi_clock_converter_xpm_cdc_async_rst__5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1       |                                                        xlnx_axi_clock_converter_xpm_cdc_single__3 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                        |                                       xlnx_axi_clock_converter_fifo_generator_top__parameterized0 |         98 |         50 |      48 |    0 |   245 |      0 |      0 |    0 |            0 |
|             grf.rf                                                                        |                                   xlnx_axi_clock_converter_fifo_generator_ramfifo__parameterized0 |         98 |         50 |      48 |    0 |   245 |      0 |      0 |    0 |            0 |
|               gntv_or_sync_fifo.gcx.clkx                                                  |                                                   xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__2 |         12 |         12 |       0 |    0 |    40 |      0 |      0 |    0 |            0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                              |                                                   xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__2 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 rd_pntr_cdc_inst                                                          |                                                         xlnx_axi_clock_converter_xpm_cdc_gray__13 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |    0 |            0 |
|                 wr_pntr_cdc_inst                                                          |                                                         xlnx_axi_clock_converter_xpm_cdc_gray__12 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |    0 |            0 |
|               gntv_or_sync_fifo.gl0.rd                                                    |                                                               xlnx_axi_clock_converter_rd_logic_0 |         15 |         15 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|                 gr1.gr1_int.rfwft                                                         |                                                                xlnx_axi_clock_converter_rd_fwft_4 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                 gras.rsts                                                                 |                                                     xlnx_axi_clock_converter_rd_status_flags_as_5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                 rpntr                                                                     |                                                            xlnx_axi_clock_converter_rd_bin_cntr_6 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|               gntv_or_sync_fifo.gl0.wr                                                    |                                                               xlnx_axi_clock_converter_wr_logic_1 |          8 |          8 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|                 gwas.wsts                                                                 |                                                     xlnx_axi_clock_converter_wr_status_flags_as_2 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                 wpntr                                                                     |                                                            xlnx_axi_clock_converter_wr_bin_cntr_3 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|               gntv_or_sync_fifo.mem                                                       |                                                   xlnx_axi_clock_converter_memory__parameterized0 |         48 |          0 |      48 |    0 |   146 |      0 |      0 |    0 |            0 |
|                 (gntv_or_sync_fifo.mem)                                                   |                                                   xlnx_axi_clock_converter_memory__parameterized0 |          0 |          0 |       0 |    0 |    73 |      0 |      0 |    0 |            0 |
|                 gdm.dm_gen.dm                                                             |                                                     xlnx_axi_clock_converter_dmem__parameterized0 |         48 |          0 |      48 |    0 |    73 |      0 |      0 |    0 |            0 |
|               rstblk                                                                      |                                             xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__2 |         15 |         15 |       0 |    0 |    27 |      0 |      0 |    0 |            0 |
|                 (rstblk)                                                                  |                                             xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__2 |         15 |         15 |       0 |    0 |    13 |      0 |      0 |    0 |            0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst               |                                                     xlnx_axi_clock_converter_xpm_cdc_async_rst__8 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr    |                                       xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__13 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd    |                                       xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__12 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                       |                                                     xlnx_axi_clock_converter_xpm_cdc_async_rst__7 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2       |                                                        xlnx_axi_clock_converter_xpm_cdc_single__4 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                        |                                       xlnx_axi_clock_converter_fifo_generator_top__parameterized1 |         58 |         50 |       8 |    0 |   113 |      0 |      0 |    0 |            0 |
|             grf.rf                                                                        |                                   xlnx_axi_clock_converter_fifo_generator_ramfifo__parameterized1 |         58 |         50 |       8 |    0 |   113 |      0 |      0 |    0 |            0 |
|               gntv_or_sync_fifo.gcx.clkx                                                  |                                                   xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__3 |         12 |         12 |       0 |    0 |    40 |      0 |      0 |    0 |            0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                              |                                                   xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__3 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 rd_pntr_cdc_inst                                                          |                                                         xlnx_axi_clock_converter_xpm_cdc_gray__15 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |    0 |            0 |
|                 wr_pntr_cdc_inst                                                          |                                                         xlnx_axi_clock_converter_xpm_cdc_gray__14 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |    0 |            0 |
|               gntv_or_sync_fifo.gl0.rd                                                    |                                                                 xlnx_axi_clock_converter_rd_logic |         15 |         15 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|                 gr1.gr1_int.rfwft                                                         |                                                                  xlnx_axi_clock_converter_rd_fwft |          9 |          9 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                 gras.rsts                                                                 |                                                       xlnx_axi_clock_converter_rd_status_flags_as |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                 rpntr                                                                     |                                                              xlnx_axi_clock_converter_rd_bin_cntr |          6 |          6 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|               gntv_or_sync_fifo.gl0.wr                                                    |                                                                 xlnx_axi_clock_converter_wr_logic |          8 |          8 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|                 gwas.wsts                                                                 |                                                       xlnx_axi_clock_converter_wr_status_flags_as |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                 wpntr                                                                     |                                                              xlnx_axi_clock_converter_wr_bin_cntr |          5 |          5 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|               gntv_or_sync_fifo.mem                                                       |                                                   xlnx_axi_clock_converter_memory__parameterized1 |          8 |          0 |       8 |    0 |    14 |      0 |      0 |    0 |            0 |
|                 (gntv_or_sync_fifo.mem)                                                   |                                                   xlnx_axi_clock_converter_memory__parameterized1 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|                 gdm.dm_gen.dm                                                             |                                                     xlnx_axi_clock_converter_dmem__parameterized1 |          8 |          0 |       8 |    0 |     7 |      0 |      0 |    0 |            0 |
|               rstblk                                                                      |                                             xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__3 |         15 |         15 |       0 |    0 |    27 |      0 |      0 |    0 |            0 |
|                 (rstblk)                                                                  |                                             xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__3 |         15 |         15 |       0 |    0 |    13 |      0 |      0 |    0 |            0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst               |                                                    xlnx_axi_clock_converter_xpm_cdc_async_rst__10 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr    |                                       xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__15 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd    |                                       xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__14 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                       |                                                     xlnx_axi_clock_converter_xpm_cdc_async_rst__9 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|   i_xlnx_clk_gen                                                                          |                                                                                      xlnx_clk_gen |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|     inst                                                                                  |                                                                 xlnx_clk_gen_xlnx_clk_gen_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+


