[02/21 13:00:20      0s] 
[02/21 13:00:20      0s] Cadence Innovus(TM) Implementation System.
[02/21 13:00:20      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/21 13:00:20      0s] 
[02/21 13:00:20      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[02/21 13:00:20      0s] Options:	-stylus -log /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/work/innovus/ -file /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/layout.tcl 
[02/21 13:00:20      0s] Date:		Fri Feb 21 13:00:19 2025
[02/21 13:00:20      0s] Host:		cinova05.lesc.ufc.br (x86_64 w/Linux 4.18.0-553.36.1.el8_10.x86_64) (14cores*20cpus*13th Gen Intel(R) Core(TM) i5-13500 24576KB)
[02/21 13:00:20      0s] OS:		Rocky Linux release 8.10 (Green Obsidian)
[02/21 13:00:20      0s] 
[02/21 13:00:20      0s] License:
[02/21 13:00:20      0s] 		[13:00:20.201521] Configured Lic search path (21.01-s002): 5280@192.168.0.10
[02/21 13:00:20      0s] 
[02/21 13:00:20      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[02/21 13:00:20      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[02/21 13:00:27      5s] 
[02/21 13:00:27      5s] 
[02/21 13:00:31      7s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[02/21 13:00:33      9s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[02/21 13:00:33      9s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[02/21 13:00:33      9s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[02/21 13:00:33      9s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[02/21 13:00:33      9s] @(#)CDS: CPE v21.15-s076
[02/21 13:00:33      9s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[02/21 13:00:33      9s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[02/21 13:00:33      9s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[02/21 13:00:33      9s] @(#)CDS: RCDB 11.15.0
[02/21 13:00:33      9s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[02/21 13:00:33      9s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[02/21 13:00:33      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_58534_cinova05.lesc.ufc.br_cinovador_SLF8rR.

[02/21 13:00:33      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_58534_cinova05.lesc.ufc.br_cinovador_SLF8rR.
[02/21 13:00:33      9s] 
[02/21 13:00:33      9s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[02/21 13:00:34      9s] [INFO] Loading PVS 23.11 fill procedures
[02/21 13:00:35     10s] 
[02/21 13:00:35     10s] **INFO:  MMMC transition support version v31-84 
[02/21 13:00:35     10s] 
[02/21 13:00:36     11s] #@ Processing -files option
[02/21 13:00:36     11s] @innovus 1> source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/layout.tcl
[02/21 13:00:36     11s] #@ Begin verbose source (pre): source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/layout.tcl
[02/21 13:00:36     11s] @file 1:
[02/21 13:00:36     11s] @file 2: #-----------------------------------------------------------------------------
[02/21 13:00:36     11s] @file 3: # Initial configurations
[02/21 13:00:36     11s] @file 4: #-----------------------------------------------------------------------------
[02/21 13:00:36     11s] @file 5: # see file ${PROJECT_DIR}/backend/synthesis/scripts/run_first.tcl
[02/21 13:00:36     11s] @file 6:
[02/21 13:00:36     11s] @file 7: #-----------------------------------------------------------------------------
[02/21 13:00:36     11s] @file 8: # (!) same as $DESIGNS.tcl (!) Main Custom Variables Design Dependent (set local)
[02/21 13:00:36     11s] @file 9: #-----------------------------------------------------------------------------
[02/21 13:00:36     11s] @file 10: set PROJECT_DIR $env(PROJECT_DIR)
[02/21 13:00:36     11s] @file 11: set TECH_DIR $env(TECH_DIR)
[02/21 13:00:36     11s] @file 12: set LIB_DIR $env(LIB_DIR)
[02/21 13:00:36     11s] @file 13: set DESIGNS $env(DESIGNS)
[02/21 13:00:36     11s] @file 14: set HDL_NAME $env(HDL_NAME)
[02/21 13:00:36     11s] @file 15: set INTERCONNECT_MODE ple
[02/21 13:00:36     11s] @file 16:
[02/21 13:00:36     11s] @file 17: #-----------------------------------------------------------------------------
[02/21 13:00:36     11s] @file 18: # (!) same as $DESIGNS.tcl (!) MAIN Custom Variables to be used in SDC (constraints file)
[02/21 13:00:36     11s] @file 19: #-----------------------------------------------------------------------------
[02/21 13:00:36     11s] @file 20: set MAIN_CLOCK_NAME clk
[02/21 13:00:36     11s] @file 21: set MAIN_RST_NAME rst_n
[02/21 13:00:36     11s] @file 22: set BEST_LIB_OPERATING_CONDITION PVT_1P32V_0C
[02/21 13:00:36     11s] @file 23: set WORST_LIB_OPERATING_CONDITION PVT_0P9V_125C
[02/21 13:00:36     11s] @file 24: set period_clk 100.0  ;
[02/21 13:00:36     11s] @file 24: # (100 ns = 10 MHz) (10 ns = 100 MHz) (2 ns = 500 MHz) (1 ns = 1 GHz)
[02/21 13:00:36     11s] @file 25: set clk_uncertainty 0.05 ;
[02/21 13:00:36     11s] @file 25: # ns ("a guess")
[02/21 13:00:36     11s] @file 26: set clk_latency 0.10 ;
[02/21 13:00:36     11s] @file 26: # ns ("a guess")
[02/21 13:00:36     11s] @file 27: set in_delay 0.30 ;
[02/21 13:00:36     11s] @file 27: # ns
[02/21 13:00:36     11s] @file 28: set out_delay 0.30;
[02/21 13:00:36     11s] @file 28: #ns
[02/21 13:00:36     11s] @file 29: set out_load 0.045 ;
[02/21 13:00:36     11s] @file 29: #pF
[02/21 13:00:36     11s] @file 30: set slew "146 164 264 252" ;
[02/21 13:00:36     11s] @file 30: #minimum rise, minimum fall, maximum rise and maximum fall
[02/21 13:00:36     11s] @file 31: set slew_min_rise 0.146 ;
[02/21 13:00:36     11s] @file 31: # ns
[02/21 13:00:36     11s] @file 32: set slew_min_fall 0.164 ;
[02/21 13:00:36     11s] @file 32: # ns
[02/21 13:00:36     11s] @file 33: set slew_max_rise 0.264 ;
[02/21 13:00:36     11s] @file 33: # ns
[02/21 13:00:36     11s] @file 34: set slew_max_fall 0.252 ;
[02/21 13:00:36     11s] @file 34: # ns
[02/21 13:00:36     11s] @file 35:
[02/21 13:00:36     11s] @file 36: # set TECH_DIR /home/tools/cadence/gpdk;
[02/21 13:00:36     11s] @file 37: # set LIB_DIR ${TECH_DIR}/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing
[02/21 13:00:36     11s] @file 38: # # set PROJECT_DIR /home/cinovador/Downloads/somador_fisico/somador
[02/21 13:00:36     11s] @file 39: # set PROJECT_DIR $env(PROJECT_DIR)
[02/21 13:00:36     11s] @file 40: # set BACKEND_DIR $env(PROJECT_DIR)/backend
[02/21 13:00:36     11s] @file 41: # set LAYOUT_DIR  $BACKEND_DIR/layout
[02/21 13:00:36     11s] @file 42: # set DESIGNS "somador"
[02/21 13:00:36     11s] @file 43:
[02/21 13:00:36     11s] @file 44: #-----------------------------------------------------------------------------
[02/21 13:00:36     11s] @file 45: # Load Path File
[02/21 13:00:36     11s] @file 46: #-----------------------------------------------------------------------------
[02/21 13:00:36     11s] @file 47: source ${PROJECT_DIR}/backend/synthesis/scripts/common/path.tcl
[02/21 13:00:36     11s] #@ Begin verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/scripts/common/path.tcl (pre)
[02/21 13:00:36     11s] @file 1:
[02/21 13:00:36     11s] @file 2: #-----------------------------------------------------------------------------
[02/21 13:00:36     11s] @file 3: # Common path variables (directory structure dependent)
[02/21 13:00:36     11s] @file 4: #-----------------------------------------------------------------------------
[02/21 13:00:36     11s] @file 5: set BACKEND_DIR ${PROJECT_DIR}/backend
[02/21 13:00:36     11s] @file 6: set SYNT_DIR ${BACKEND_DIR}/synthesis
[02/21 13:00:36     11s] @file 7: set SCRIPT_DIR ${SYNT_DIR}/scripts
[02/21 13:00:36     11s] @file 8: set RPT_DIR ${SYNT_DIR}/reports
[02/21 13:00:36     11s] @file 9: set DEV_DIR ${SYNT_DIR}/deliverables
[02/21 13:00:36     11s] @file 10: set LAYOUT_DIR ${BACKEND_DIR}/layout
[02/21 13:00:36     11s] @file 11:
[02/21 13:00:36     11s] @file 12: #-----------------------------------------------------------------------------
[02/21 13:00:36     11s] @file 13: # Setting rtl search directories
[02/21 13:00:36     11s] @file 14: #-----------------------------------------------------------------------------
[02/21 13:00:36     11s] @file 15: set FRONTEND_DIR ${PROJECT_DIR}/frontend
[02/21 13:00:36     11s] @file 16: set OTHERS ""
[02/21 13:00:36     11s] @file 17: lappend FRONTEND_DIR $OTHERS
[02/21 13:00:36     11s] @file 18:
[02/21 13:00:36     11s] @file 19: #-----------------------------------------------------------------------------
[02/21 13:00:36     11s] @file 20: # Setting technology directories - Uncomment the line from your university and comment out the lines from the others universities
[02/21 13:00:36     11s] @file 21: #-----------------------------------------------------------------------------
[02/21 13:00:36     11s] @file 22: # set LIB_DIR ${TECH_DIR}/gsclib045_svt_v4.4/gsclib045/timing
[02/21 13:00:36     11s] @file 23: # The following set is only for UFC guys
[02/21 13:00:36     11s] @file 24: set LIB_DIR ${TECH_DIR}/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing
[02/21 13:00:36     11s] @file 25:
[02/21 13:00:36     11s] @file 26: # The following set is only for UFCG guys
[02/21 13:00:36     11s] @file 27: # set LIB_DIR ${TECH_DIR}/gsclib045_all_v4_4/gsclib045/timing
[02/21 13:00:36     11s] @file 28:
[02/21 13:00:36     11s] @file 29: # The following set is only for UFSM guys
[02/21 13:00:36     11s] @file 30: # set LIB_DIR ${TECH_DIR}/gsclib045_all_v4.7/gsclib045/timing
[02/21 13:00:36     11s] @file 31:
[02/21 13:00:36     11s] @file 32: ##########################################################
[02/21 13:00:36     11s] @file 33: ############### Setting the LEF_DIR PATH
[02/21 13:00:36     11s] @file 34: # set LEF_DIR ${TECH_DIR}/gsclib045_svt_v4.4/gsclib045/lef
[02/21 13:00:36     11s] @file 35: # The following set is only for UFC guys
[02/21 13:00:36     11s] @file 36: set LEF_DIR ${TECH_DIR}/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef
[02/21 13:00:36     11s] @file 37:
[02/21 13:00:36     11s] @file 38: # The following set is only for UFCG guys
[02/21 13:00:36     11s] @file 39: # set LEF_DIR ${TECH_DIR}/gsclib045_all_v4_4/gsclib045/lef
[02/21 13:00:36     11s] @file 40:
[02/21 13:00:36     11s] @file 41: # The following set is only for UFSM guys
[02/21 13:00:36     11s] @file 42: # set LEF_DIR ${TECH_DIR}/gsclib045_all_v4.7/gsclib045/lef
[02/21 13:00:36     11s] @file 43:
[02/21 13:00:36     11s] @file 44:
[02/21 13:00:36     11s] @file 45: ################ appeding the LEF_DIR path
[02/21 13:00:36     11s] @file 46: # lappend LEF_DIR ${TECH_DIR}/giolib045_v3.3/lef
[02/21 13:00:36     11s] @file 47:
[02/21 13:00:36     11s] @file 48: # UFC guys
[02/21 13:00:36     11s] @file 49: # lappend LEF_DIR ${TECH_DIR}/giolib045_v3.3/lef
[02/21 13:00:36     11s] @file 50:
[02/21 13:00:36     11s] @file 51: #UFCG guys
[02/21 13:00:36     11s] #@ End verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/scripts/common/path.tcl
[02/21 13:00:36     11s] @file 48:
[02/21 13:00:36     11s] @file 49: #-----------------------------------------------------------------------------
[02/21 13:00:36     11s] @file 50: # set tech files to be used in ".globals" and ".view"
[02/21 13:00:36     11s] @file 51: #-----------------------------------------------------------------------------
[02/21 13:00:36     11s] @file 52: set WORST_LIST ${LIB_DIR}/slow_vdd1v0_basicCells.lib
[02/21 13:00:36     11s] @file 53: set BEST_LIST ${LIB_DIR}/fast_vdd1v2_basicCells.lib
[02/21 13:00:36     11s] @file 54: set LEF_INIT "${TECH_DIR}/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ${TECH_DIR}/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef" ;
[02/21 13:00:36     11s] @file 54: # LEF_LIST
[02/21 13:00:36     11s] @file 55: set CAP_MAX ${TECH_DIR}/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl
[02/21 13:00:36     11s] @file 56: set CAP_MIN ${TECH_DIR}/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl
[02/21 13:00:36     11s] @file 57: set QRC_LIST ${TECH_DIR}/gpdk045_v_6_0/qrc/rcworst/qrcTechFile
[02/21 13:00:36     11s] @file 58:
[02/21 13:00:36     11s] @file 59: #-----------------------------------------------------------------------------
[02/21 13:00:36     11s] @file 60: # set power nets
[02/21 13:00:36     11s] @file 61: #-----------------------------------------------------------------------------
[02/21 13:00:36     11s] @file 62: set NET_ZERO VSS
[02/21 13:00:36     11s] @file 63: set NET_ONE VDD
[02/21 13:00:36     11s] @file 64:
[02/21 13:00:36     11s] @file 65: #-----------------------------------------------------------------------------
[02/21 13:00:36     11s] @file 66: # Loads the design main files (netlist, LEFs, timing libraries)
[02/21 13:00:36     11s] @file 67: #-----------------------------------------------------------------------------
[02/21 13:00:36     11s] @file 68: source ${LAYOUT_DIR}/scripts/${DESIGNS}.globals
[02/21 13:00:36     11s] #@ Begin verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/ieee754multiplier.globals (pre)
[02/21 13:00:36     11s] @file 1: set defHierChar {/}
[02/21 13:00:36     11s] @file 2: set delaycal_input_transition_delay {0.1ps}
[02/21 13:00:36     11s] @file 3: set fpIsMaxIoHeight 0
[02/21 13:00:36     11s] @file 4: set init_design_settop 0
[02/21 13:00:36     11s] @file 5: set init_gnd_net $NET_ZERO
[02/21 13:00:36     11s] @file 6: set init_lef_file $LEF_INIT
[02/21 13:00:36     11s] @file 7: set init_mmmc_file ${BACKEND_DIR}/layout/scripts/${DESIGNS}.view
[02/21 13:00:36     11s] @file 8: set init_oa_search_lib {}
[02/21 13:00:36     11s] @file 9: set init_pwr_net $NET_ONE
[02/21 13:00:36     11s] @file 10: set init_verilog ${BACKEND_DIR}/synthesis/deliverables/${DESIGNS}.v
[02/21 13:00:36     11s] @file 11: set lsgOCPGainMult 1.000000
[02/21 13:00:36     11s] @file 12:
[02/21 13:00:36     11s] #@ End verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/ieee754multiplier.globals
[02/21 13:00:36     11s] @file 69:
[02/21 13:00:36     11s] @file 70: # #-----------------------------------------------------------------------------
[02/21 13:00:36     11s] @file 71: # # Initiates the design files loaded above
[02/21 13:00:36     11s] @file 72: # #-----------------------------------------------------------------------------
[02/21 13:00:36     11s] @file 73: # init_design
[02/21 13:00:36     11s] @file 74:
[02/21 13:00:36     11s] @file 75:
[02/21 13:00:36     11s] @file 76: #-----------------------------------------------------------------------------
[02/21 13:00:36     11s] @file 77: # Initiates the design files (netlist, LEFs, timing libraries)
[02/21 13:00:36     11s] @file 78: #-----------------------------------------------------------------------------
[02/21 13:00:36     11s] @@file 79: set_db init_power_nets $NET_ONE
[02/21 13:00:36     11s] @@file 80: set_db init_ground_nets $NET_ZERO
[02/21 13:00:36     11s] @@file 81: read_mmmc ${LAYOUT_DIR}/scripts/${DESIGNS}.view
[02/21 13:00:36     11s] #@ Begin verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/ieee754multiplier.view (pre)
[02/21 13:00:36     11s] @file 1: # timing libraries
[02/21 13:00:36     11s] @@file 2: create_library_set -name fast -timing $BEST_LIST
[02/21 13:00:36     11s] @@file 3: create_library_set -name slow -timing $WORST_LIST
[02/21 13:00:36     11s] @file 4:
[02/21 13:00:36     11s] @file 5: # capacitance files
[02/21 13:00:36     11s] @@file 6: create_rc_corner -name rc_best -cap_table $CAP_MIN -T 0
[02/21 13:00:36     11s] @@file 7: create_rc_corner -name rc_worst -cap_table $CAP_MAX -T 125
[02/21 13:00:36     11s] @file 8:
[02/21 13:00:36     11s] @file 9: # operating conditions
[02/21 13:00:36     11s] @@file 10: create_opcond -name oc_slow -process {1.0} -voltage {0.90} -temperature {125}
[02/21 13:00:36     11s] @@file 11: create_opcond -name oc_fast -process {1.0} -voltage {1.32} -temperature {0}
[02/21 13:00:36     11s] @file 12:
[02/21 13:00:36     11s] @file 13: # timing conditions
[02/21 13:00:36     11s] @@file 14: create_timing_condition -name slow_timing -library_sets [list slow] -opcond oc_slow
[02/21 13:00:36     11s] @@file 15: create_timing_condition -name fast_timing -library_sets [list fast] -opcond oc_fast
[02/21 13:00:36     11s] @file 16:
[02/21 13:00:36     11s] @file 17: # creating delay corners
[02/21 13:00:36     11s] @@file 18: create_delay_corner -name slow_max -timing_condition slow_timing -rc_corner rc_worst
[02/21 13:00:36     11s] @@file 19: create_delay_corner -name fast_min -timing_condition fast_timing -rc_corner rc_best
[02/21 13:00:36     11s] @file 20:
[02/21 13:00:36     11s] @file 21: # adding constraints
[02/21 13:00:36     11s] @@file 22: create_constraint_mode -name normal_genus_slow_max -sdc_files ${PROJECT_DIR}/backend/synthesis/constraints/$DESIGNS.sdc
[02/21 13:00:36     11s] @file 23:
[02/21 13:00:36     11s] @file 24: # creating analysis views
[02/21 13:00:36     11s] @@file 25: create_analysis_view -name analysis_normal_slow_max -constraint_mode {normal_genus_slow_max} -delay_corner slow_max
[02/21 13:00:36     11s] @@file 26: create_analysis_view -name analysis_normal_fast_min -constraint_mode {normal_genus_slow_max} -delay_corner fast_min
[02/21 13:00:36     11s] @file 27:
[02/21 13:00:36     11s] @file 28: # defining which views to use in hold and setup analyses
[02/21 13:00:36     11s] @@file 29: set_analysis_view -setup [list analysis_normal_slow_max] -hold [list analysis_normal_fast_min]
[02/21 13:00:36     11s] #@ End verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/ieee754multiplier.view
[02/21 13:00:36     11s] Reading slow timing library '/home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[02/21 13:00:37     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/21 13:00:37     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/21 13:00:37     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/21 13:00:37     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/21 13:00:37     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/21 13:00:37     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/21 13:00:37     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/21 13:00:37     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/21 13:00:37     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/21 13:00:37     12s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/21 13:00:37     12s] Read 489 cells in library 'slow_vdd1v0' 
[02/21 13:00:37     12s] Reading fast timing library '/home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
[02/21 13:00:37     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/21 13:00:37     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/21 13:00:37     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/21 13:00:37     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/21 13:00:37     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/21 13:00:37     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/21 13:00:37     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/21 13:00:37     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/21 13:00:37     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/21 13:00:37     12s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/21 13:00:37     12s] Read 489 cells in library 'fast_vdd1v2' 
[02/21 13:00:37     12s] Ending "PreSetAnalysisView" (total cpu=0:00:00.4, real=0:00:01.0, peak res=1058.9M, current mem=1005.6M)
[02/21 13:00:37     12s] @@file 82: read_physical -lef $LEF_INIT
[02/21 13:00:37     12s] 
[02/21 13:00:37     12s] Loading LEF file /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ...
[02/21 13:00:37     12s] 
[02/21 13:00:37     12s] Loading LEF file /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef ...
[02/21 13:00:37     12s] Set DBUPerIGU to M2 pitch 400.
[02/21 13:00:37     12s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/21 13:00:37     12s] Type 'man IMPLF-200' for more detail.
[02/21 13:00:37     12s] 
[02/21 13:00:37     12s] ##  Check design process and node:  
[02/21 13:00:37     12s] ##  Both design process and tech node are not set.
[02/21 13:00:37     12s] 
[02/21 13:00:37     12s] @@file 83: read_netlist ${BACKEND_DIR}/synthesis/deliverables/${DESIGNS}.v
[02/21 13:00:37     12s] #% Begin Load netlist data ... (date=02/21 13:00:37, mem=1017.9M)
[02/21 13:00:37     12s] *** Begin netlist parsing (mem=1235.9M) ***
[02/21 13:00:37     12s] Created 489 new cells from 2 timing libraries.
[02/21 13:00:37     12s] Reading netlist ...
[02/21 13:00:37     12s] Backslashed names will retain backslash and a trailing blank character.
[02/21 13:00:37     12s] Reading verilog netlist '/home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/deliverables/ieee754multiplier.v'
[02/21 13:00:37     12s] 
[02/21 13:00:37     12s] *** Memory Usage v#1 (Current mem = 1238.891M, initial mem = 491.887M) ***
[02/21 13:00:37     12s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1238.9M) ***
[02/21 13:00:37     12s] #% End Load netlist data ... (date=02/21 13:00:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1032.3M, current mem=1032.3M)
[02/21 13:00:37     12s] Top level cell is ieee754multiplier.
[02/21 13:00:38     12s] Hooked 978 DB cells to tlib cells.
[02/21 13:00:38     12s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1049.6M, current mem=1049.6M)
[02/21 13:00:38     12s] Starting recursive module instantiation check.
[02/21 13:00:38     12s] No recursion found.
[02/21 13:00:38     12s] Building hierarchical netlist for Cell ieee754multiplier ...
[02/21 13:00:38     12s] *** Netlist is unique.
[02/21 13:00:38     12s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[02/21 13:00:38     12s] ** info: there are 1073 modules.
[02/21 13:00:38     12s] ** info: there are 1294 stdCell insts.
[02/21 13:00:38     12s] 
[02/21 13:00:38     12s] *** Memory Usage v#1 (Current mem = 1302.305M, initial mem = 491.887M) ***
[02/21 13:00:38     12s] @@file 84: init_design
[02/21 13:00:38     12s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/21 13:00:38     12s] Type 'man IMPFP-3961' for more detail.
[02/21 13:00:38     12s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/21 13:00:38     12s] Type 'man IMPFP-3961' for more detail.
[02/21 13:00:38     12s] Start create_tracks
[02/21 13:00:38     12s] Extraction setup Started 
[02/21 13:00:38     12s] 
[02/21 13:00:38     12s] Trim Metal Layers:
[02/21 13:00:38     12s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[02/21 13:00:38     12s] Reading Capacitance Table File /home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl ...
[02/21 13:00:38     12s] Cap table was created using Encounter 09.11-s082_1.
[02/21 13:00:38     12s] Process name: gpdk045.
[02/21 13:00:38     12s] **WARN: (IMPEXT-2662):	Cap table /home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl does not have the EXTENDED section. It will use only BASIC cap table section for RC extraction.
[02/21 13:00:38     12s] Reading Capacitance Table File /home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl ...
[02/21 13:00:38     12s] Cap table was created using Encounter 09.11-s082_1.
[02/21 13:00:38     12s] Process name: gpdk045.
[02/21 13:00:38     12s] **WARN: (IMPEXT-2662):	Cap table /home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl does not have the EXTENDED section. It will use only BASIC cap table section for RC extraction.
[02/21 13:00:38     12s] Summary of Active RC-Corners : 
[02/21 13:00:38     12s]  
[02/21 13:00:38     12s]  Analysis View: analysis_normal_slow_max
[02/21 13:00:38     12s]     RC-Corner Name        : rc_worst
[02/21 13:00:38     12s]     RC-Corner Index       : 0
[02/21 13:00:38     12s]     RC-Corner Temperature : 125 Celsius
[02/21 13:00:38     12s]     RC-Corner Cap Table   : '/home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl'
[02/21 13:00:38     12s]     RC-Corner PreRoute Res Factor         : 1
[02/21 13:00:38     12s]     RC-Corner PreRoute Cap Factor         : 1
[02/21 13:00:38     12s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/21 13:00:38     12s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/21 13:00:38     12s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/21 13:00:38     12s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/21 13:00:38     12s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/21 13:00:38     12s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/21 13:00:38     12s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/21 13:00:38     12s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[02/21 13:00:38     12s]  
[02/21 13:00:38     12s]  Analysis View: analysis_normal_fast_min
[02/21 13:00:38     12s]     RC-Corner Name        : rc_best
[02/21 13:00:38     12s]     RC-Corner Index       : 1
[02/21 13:00:38     12s]     RC-Corner Temperature : 0 Celsius
[02/21 13:00:38     12s]     RC-Corner Cap Table   : '/home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl'
[02/21 13:00:38     12s]     RC-Corner PreRoute Res Factor         : 1
[02/21 13:00:38     12s]     RC-Corner PreRoute Cap Factor         : 1
[02/21 13:00:38     12s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/21 13:00:38     12s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/21 13:00:38     12s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/21 13:00:38     12s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/21 13:00:38     12s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/21 13:00:38     12s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/21 13:00:38     12s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/21 13:00:38     12s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[02/21 13:00:38     12s] 
[02/21 13:00:38     12s] Trim Metal Layers:
[02/21 13:00:38     12s] LayerId::1 widthSet size::4
[02/21 13:00:38     12s] LayerId::2 widthSet size::4
[02/21 13:00:38     12s] LayerId::3 widthSet size::4
[02/21 13:00:38     12s] LayerId::4 widthSet size::4
[02/21 13:00:38     12s] LayerId::5 widthSet size::4
[02/21 13:00:38     12s] LayerId::6 widthSet size::4
[02/21 13:00:38     12s] LayerId::7 widthSet size::4
[02/21 13:00:38     12s] LayerId::8 widthSet size::4
[02/21 13:00:38     12s] LayerId::9 widthSet size::4
[02/21 13:00:38     12s] LayerId::10 widthSet size::4
[02/21 13:00:38     12s] LayerId::11 widthSet size::3
[02/21 13:00:38     12s] eee: pegSigSF::1.070000
[02/21 13:00:38     12s] Updating RC grid for preRoute extraction ...
[02/21 13:00:38     12s] Initializing multi-corner resistance tables ...
[02/21 13:00:38     12s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 13:00:38     12s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 13:00:38     12s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 13:00:38     12s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 13:00:38     12s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 13:00:38     12s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 13:00:38     12s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 13:00:38     12s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 13:00:38     12s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 13:00:38     12s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 13:00:38     12s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 13:00:38     12s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/21 13:00:38     12s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.772700 newSi=0.000000 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/21 13:00:38     12s] *Info: initialize multi-corner CTS.
[02/21 13:00:38     12s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1316.4M, current mem=1079.8M)
[02/21 13:00:38     13s] Reading timing constraints file '/home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/constraints/ieee754multiplier.sdc' ...
[02/21 13:00:38     13s] Current (total cpu=0:00:13.1, real=0:00:19.0, peak res=1335.6M, current mem=1335.6M)
[02/21 13:00:38     13s] ieee754multiplier
[02/21 13:00:38     13s] INFO (CTE): Constraints read successfully.
[02/21 13:00:38     13s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1429.6M, current mem=1429.6M)
[02/21 13:00:38     13s] Current (total cpu=0:00:13.1, real=0:00:19.0, peak res=1429.6M, current mem=1429.6M)
[02/21 13:00:38     13s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/21 13:00:38     13s] 
[02/21 13:00:38     13s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[02/21 13:00:38     13s] Summary for sequential cells identification: 
[02/21 13:00:38     13s]   Identified SBFF number: 104
[02/21 13:00:38     13s]   Identified MBFF number: 0
[02/21 13:00:38     13s]   Identified SB Latch number: 0
[02/21 13:00:38     13s]   Identified MB Latch number: 0
[02/21 13:00:38     13s]   Not identified SBFF number: 16
[02/21 13:00:38     13s]   Not identified MBFF number: 0
[02/21 13:00:38     13s]   Not identified SB Latch number: 0
[02/21 13:00:38     13s]   Not identified MB Latch number: 0
[02/21 13:00:38     13s]   Number of sequential cells which are not FFs: 32
[02/21 13:00:38     13s] Total number of combinational cells: 327
[02/21 13:00:38     13s] Total number of sequential cells: 152
[02/21 13:00:38     13s] Total number of tristate cells: 10
[02/21 13:00:38     13s] Total number of level shifter cells: 0
[02/21 13:00:38     13s] Total number of power gating cells: 0
[02/21 13:00:38     13s] Total number of isolation cells: 0
[02/21 13:00:38     13s] Total number of power switch cells: 0
[02/21 13:00:38     13s] Total number of pulse generator cells: 0
[02/21 13:00:38     13s] Total number of always on buffers: 0
[02/21 13:00:38     13s] Total number of retention cells: 0
[02/21 13:00:38     13s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[02/21 13:00:38     13s] Total number of usable buffers: 16
[02/21 13:00:38     13s] List of unusable buffers:
[02/21 13:00:38     13s] Total number of unusable buffers: 0
[02/21 13:00:38     13s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[02/21 13:00:38     13s] Total number of usable inverters: 19
[02/21 13:00:38     13s] List of unusable inverters:
[02/21 13:00:38     13s] Total number of unusable inverters: 0
[02/21 13:00:38     13s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[02/21 13:00:38     13s] Total number of identified usable delay cells: 8
[02/21 13:00:38     13s] List of identified unusable delay cells:[02/21 13:00:38     13s] 
[02/21 13:00:38     13s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...

[02/21 13:00:38     13s] Total number of identified unusable delay cells: 0
[02/21 13:00:38     13s] 
[02/21 13:00:38     13s] TimeStamp Deleting Cell Server Begin ...
[02/21 13:00:38     13s] 
[02/21 13:00:38     13s] TimeStamp Deleting Cell Server End ...
[02/21 13:00:38     13s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1451.9M, current mem=1451.8M)
[02/21 13:00:38     13s] 
[02/21 13:00:38     13s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/21 13:00:38     13s] Summary for sequential cells identification: 
[02/21 13:00:38     13s]   Identified SBFF number: 104
[02/21 13:00:38     13s]   Identified MBFF number: 0
[02/21 13:00:38     13s]   Identified SB Latch number: 0
[02/21 13:00:38     13s]   Identified MB Latch number: 0
[02/21 13:00:38     13s]   Not identified SBFF number: 16
[02/21 13:00:38     13s]   Not identified MBFF number: 0
[02/21 13:00:38     13s]   Not identified SB Latch number: 0
[02/21 13:00:38     13s]   Not identified MB Latch number: 0
[02/21 13:00:38     13s]   Number of sequential cells which are not FFs: 32
[02/21 13:00:38     13s]  Visiting view : analysis_normal_slow_max
[02/21 13:00:38     13s]    : PowerDomain = none : Weighted F : unweighted  = 37.80 (1.000) with rcCorner = 0
[02/21 13:00:38     13s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[02/21 13:00:38     13s]  Visiting view : analysis_normal_fast_min
[02/21 13:00:38     13s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[02/21 13:00:38     13s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[02/21 13:00:38     13s] TLC MultiMap info (StdDelay):
[02/21 13:00:38     13s]   : fast_min + fast + 1 + no RcCorner := 4.5ps
[02/21 13:00:38     13s]   : fast_min + fast + 1 + rc_best := 9.9ps
[02/21 13:00:38     13s]   : slow_max + slow + 1 + no RcCorner := 20.1ps
[02/21 13:00:38     13s]   : slow_max + slow + 1 + rc_worst := 37.8ps
[02/21 13:00:38     13s]  Setting StdDelay to: 37.8ps
[02/21 13:00:38     13s] 
[02/21 13:00:38     13s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/21 13:00:38     13s] 
[02/21 13:00:38     13s] TimeStamp Deleting Cell Server Begin ...
[02/21 13:00:38     13s] 
[02/21 13:00:38     13s] TimeStamp Deleting Cell Server End ...
[02/21 13:00:38     13s] @@file 85: connect_global_net $NET_ONE -type pg_pin -pin_base_name $NET_ONE -inst_base_name *
[02/21 13:00:38     13s] @@file 86: connect_global_net $NET_ZERO -type pg_pin -pin_base_name $NET_ZERO -inst_base_name *
[02/21 13:00:38     13s] @file 87:
[02/21 13:00:38     13s] @file 88: #-----------------------------------------------------------------------------
[02/21 13:00:38     13s] @file 89: # Tells Innovus the technology being used
[02/21 13:00:38     13s] @file 90: #-----------------------------------------------------------------------------
[02/21 13:00:38     13s] @file 91: # setDesignMode -process 45
[02/21 13:00:38     13s] @@file 92: set_db design_process_node 45
[02/21 13:00:38     13s] ##  Process: 45            (User Set)               
[02/21 13:00:38     13s] ##     Node: (not set)                           
[02/21 13:00:38     13s] 
[02/21 13:00:38     13s] ##  Check design process and node:  
[02/21 13:00:38     13s] ##  Design tech node is not set.
[02/21 13:00:38     13s] 
[02/21 13:00:38     13s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[02/21 13:00:38     13s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/21 13:00:38     13s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[02/21 13:00:38     13s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
[02/21 13:00:38     13s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[02/21 13:00:38     13s] @file 93:
[02/21 13:00:38     13s] @file 94: #-----------------------------------------------------------------------------
[02/21 13:00:38     13s] @file 95: # Specify floorplan
[02/21 13:00:38     13s] @file 96: #-----------------------------------------------------------------------------
[02/21 13:00:38     13s] @@file 97: create_floorplan -core_margins_by die -site CoreSite -core_density_size 1 0.7 2.5 2.5 2.5 2.5
[02/21 13:00:38     13s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :2.6
[02/21 13:00:38     13s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :2.66
[02/21 13:00:38     13s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :2.6
[02/21 13:00:38     13s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :2.66
[02/21 13:00:38     13s] Adjusting core size to PlacementGrid : width :75.8 height : 75.24
[02/21 13:00:38     13s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/21 13:00:38     13s] Type 'man IMPFP-3961' for more detail.
[02/21 13:00:38     13s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/21 13:00:38     13s] Type 'man IMPFP-3961' for more detail.
[02/21 13:00:38     13s] Start create_tracks
[02/21 13:00:38     13s] @file 98: # graphical
[02/21 13:00:38     13s] @file 99:
[02/21 13:00:38     13s] @file 100: # floorplan: aims aspect ratio = 1 and moves IO pads 8.0 microns from the outside edge of the core core box. core utilization = 0.85
[02/21 13:00:38     13s] @file 101:
[02/21 13:00:38     13s] @file 102: #-----------------------------------------------------------------------------
[02/21 13:00:38     13s] @file 103: # Add ring (Power planning)
[02/21 13:00:38     13s] @file 104: #-----------------------------------------------------------------------------
[02/21 13:00:38     13s] @file 105: # graphical or command
[02/21 13:00:38     13s] @@file 106: set_db add_rings_skip_shared_inner_ring none
[02/21 13:00:38     13s] @@file 107: set_db add_rings_avoid_short 1
[02/21 13:00:38     13s] add_rings command will avoid shorts while creating rings.
[02/21 13:00:38     13s] @@file 108: set_db add_rings_ignore_rows 0
[02/21 13:00:38     13s] add_rings command will consider rows while creating rings.
[02/21 13:00:38     13s] @@file 109: set_db add_rings_extend_over_row 0
[02/21 13:00:38     13s] add_rings command will disallow rings to go over rows.
[02/21 13:00:38     13s] @@file 110: add_rings -type core_rings -jog_distance 0.6 -threshold 0.6 -nets "$NET_ONE $NET_ZERO" -follow core -layer {bottom Metal11 top Metal11 right Metal10 left Metal10} -width 0.7 -spacing 0.4 -offset 0.6
[02/21 13:00:38     13s] #% Begin add_rings (date=02/21 13:00:38, mem=1455.4M)
[02/21 13:00:38     13s] 
[02/21 13:00:38     13s] 
[02/21 13:00:38     13s] viaInitial starts at Fri Feb 21 13:00:38 2025
[02/21 13:00:38     13s] viaInitial ends at Fri Feb 21 13:00:38 2025
[02/21 13:00:38     13s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.8M)
[02/21 13:00:38     13s] Ring generation is complete.
[02/21 13:00:38     13s] vias are now being generated.
[02/21 13:00:38     13s] add_rings created 8 wires.
[02/21 13:00:38     13s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[02/21 13:00:38     13s] +--------+----------------+----------------+
[02/21 13:00:38     13s] |  Layer |     Created    |     Deleted    |
[02/21 13:00:38     13s] +--------+----------------+----------------+
[02/21 13:00:38     13s] | Metal10|        4       |       NA       |
[02/21 13:00:38     13s] |  Via10 |        8       |        0       |
[02/21 13:00:38     13s] | Metal11|        4       |       NA       |
[02/21 13:00:38     13s] +--------+----------------+----------------+
[02/21 13:00:38     13s] #% End add_rings (date=02/21 13:00:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1459.1M, current mem=1459.1M)
[02/21 13:00:38     13s] @file 111:
[02/21 13:00:38     13s] @file 112: #-----------------------------------------------------------------------------
[02/21 13:00:38     13s] @file 113: # Add stripes (Power planning)
[02/21 13:00:38     13s] @file 114: #-----------------------------------------------------------------------------
[02/21 13:00:38     13s] @file 115: # graphical or command
[02/21 13:00:38     13s] @@file 116: add_stripes -block_ring_top_layer_limit Metal11 -max_same_layer_jog_length 0.44 -pad_core_ring_bottom_layer_limit Metal9 -set_to_set_distance 7 -pad_core_ring_top_layer_limit Metal11 -spacing 0.4 -layer Metal10 -block_ring_bottom_layer_limit Metal9 -width 0.22 -start_offset 1 -nets "$NET_ONE $NET_ZERO"
[02/21 13:00:38     13s] #% Begin add_stripes (date=02/21 13:00:38, mem=1459.1M)
[02/21 13:00:38     13s] 
[02/21 13:00:38     13s] Initialize fgc environment(mem: 1703.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.8M)
[02/21 13:00:38     13s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.8M)
[02/21 13:00:38     13s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.8M)
[02/21 13:00:38     13s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.8M)
[02/21 13:00:38     13s] Starting stripe generation ...
[02/21 13:00:38     13s] Non-Default Mode Option Settings :
[02/21 13:00:38     13s]   NONE
[02/21 13:00:38     13s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.8M)
[02/21 13:00:38     13s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.8M)
[02/21 13:00:38     13s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.8M)
[02/21 13:00:38     13s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.8M)
[02/21 13:00:38     13s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.8M)
[02/21 13:00:38     13s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.8M)
[02/21 13:00:38     13s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.8M)
[02/21 13:00:38     13s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.8M)
[02/21 13:00:38     13s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.8M)
[02/21 13:00:38     13s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.8M)
[02/21 13:00:38     13s] Stripe generation is complete.
[02/21 13:00:38     13s] vias are now being generated.
[02/21 13:00:38     13s] add_stripes created 22 wires.
[02/21 13:00:38     13s] ViaGen created 44 vias, deleted 0 via to avoid violation.
[02/21 13:00:38     13s] +--------+----------------+----------------+
[02/21 13:00:38     13s] |  Layer |     Created    |     Deleted    |
[02/21 13:00:38     13s] +--------+----------------+----------------+
[02/21 13:00:38     13s] | Metal10|       22       |       NA       |
[02/21 13:00:38     13s] |  Via10 |       44       |        0       |
[02/21 13:00:38     13s] +--------+----------------+----------------+
[02/21 13:00:38     13s] #% End add_stripes (date=02/21 13:00:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1460.6M, current mem=1460.6M)
[02/21 13:00:38     13s] @file 117:
[02/21 13:00:38     13s] @file 118: #-----------------------------------------------------------------------------
[02/21 13:00:38     13s] @file 119: # Sroute
[02/21 13:00:38     13s] @file 120: #-----------------------------------------------------------------------------
[02/21 13:00:38     13s] @file 121: # graphical or command
[02/21 13:00:38     13s] @@file 122: route_special -connect core_pin -layer_change_range { Metal1(1) Metal11(11) } -block_pin_target nearest_target -core_pin_target first_after_row_end -allow_jogging 1 -crossover_via_layer_range { Metal1(1) Metal11(11) } -nets "$NET_ONE $NET_ZERO" -allow_layer_change 1 -target_via_layer_range { Metal1(1) Metal11(11) }
[02/21 13:00:38     13s] #% Begin route_special (date=02/21 13:00:38, mem=1460.6M)
[02/21 13:00:38     13s] **WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[02/21 13:00:38     13s] *** Begin SPECIAL ROUTE on Fri Feb 21 13:00:38 2025 ***
[02/21 13:00:38     13s] SPECIAL ROUTE ran on directory: /home/cinovador/Documents/course_files/physical_synthesis/synthesis/frontend
[02/21 13:00:38     13s] SPECIAL ROUTE ran on machine: cinova05.lesc.ufc.br (Linux 4.18.0-553.36.1.el8_10.x86_64 x86_64 2.50Ghz)
[02/21 13:00:38     13s] 
[02/21 13:00:38     13s] Begin option processing ...
[02/21 13:00:38     13s] srouteConnectPowerBump set to false
[02/21 13:00:38     13s] routeSelectNet set to "VDD VSS"
[02/21 13:00:38     13s] routeSpecial set to true
[02/21 13:00:38     13s] srouteBottomLayerLimit set to 1
[02/21 13:00:38     13s] srouteBottomTargetLayerLimit set to 1
[02/21 13:00:38     13s] srouteConnectBlockPin set to false
[02/21 13:00:38     13s] srouteConnectConverterPin set to false
[02/21 13:00:38     13s] srouteConnectPadPin set to false
[02/21 13:00:38     13s] srouteConnectStripe set to false
[02/21 13:00:38     13s] srouteCrossoverViaBottomLayer set to 1
[02/21 13:00:38     13s] srouteCrossoverViaTopLayer set to 11
[02/21 13:00:38     13s] srouteFollowCorePinEnd set to 3
[02/21 13:00:38     13s] srouteFollowPadPin set to false
[02/21 13:00:38     13s] srouteJogControl set to "preferWithChanges differentLayer"
[02/21 13:00:38     13s] sroutePadPinAllPorts set to true
[02/21 13:00:38     13s] sroutePreserveExistingRoutes set to true
[02/21 13:00:38     13s] srouteRoutePowerBarPortOnBothDir set to true
[02/21 13:00:38     13s] srouteStopBlockPin set to "nearestTarget"
[02/21 13:00:38     13s] srouteTopLayerLimit set to 11
[02/21 13:00:38     13s] srouteTopTargetLayerLimit set to 11
[02/21 13:00:38     13s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3222.00 megs.
[02/21 13:00:38     13s] 
[02/21 13:00:38     13s] Reading DB technology information...
[02/21 13:00:38     13s] Finished reading DB technology information.
[02/21 13:00:38     13s] Reading floorplan and netlist information...
[02/21 13:00:38     13s] Finished reading floorplan and netlist information.
[02/21 13:00:38     13s] Read in 24 layers, 11 routing layers, 1 overlap layer
[02/21 13:00:38     13s] Read in 2 nondefault rules, 0 used
[02/21 13:00:38     13s] Read in 583 macros, 51 used
[02/21 13:00:38     13s] Read in 51 components
[02/21 13:00:38     13s]   51 core components: 51 unplaced, 0 placed, 0 fixed
[02/21 13:00:38     13s] Read in 104 logical pins
[02/21 13:00:38     13s] Read in 104 nets
[02/21 13:00:38     13s] Read in 2 special nets, 2 routed
[02/21 13:00:38     13s] Read in 102 terminals
[02/21 13:00:38     13s] 2 nets selected.
[02/21 13:00:38     13s] 
[02/21 13:00:38     13s] Begin power routing ...
[02/21 13:00:38     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (31.60, 77.84) (31.82, 77.96).
[02/21 13:00:38     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (38.60, 77.84) (38.82, 77.96).
[02/21 13:00:38     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (45.60, 77.84) (45.82, 77.96).
[02/21 13:00:38     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (52.60, 77.84) (52.82, 77.96).
[02/21 13:00:38     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (59.60, 77.84) (59.82, 77.96).
[02/21 13:00:38     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (66.60, 77.84) (66.82, 77.96).
[02/21 13:00:38     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (73.60, 77.84) (73.82, 77.96).
[02/21 13:00:38     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (3.60, 77.84) (3.82, 77.96).
[02/21 13:00:38     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (10.60, 77.84) (10.82, 77.96).
[02/21 13:00:38     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (17.60, 77.84) (17.82, 77.96).
[02/21 13:00:38     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (24.60, 77.84) (24.82, 77.96).
[02/21 13:00:38     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (31.60, 74.42) (31.82, 74.54).
[02/21 13:00:38     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (38.60, 74.42) (38.82, 74.54).
[02/21 13:00:38     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (45.60, 74.42) (45.82, 74.54).
[02/21 13:00:38     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (52.60, 74.42) (52.82, 74.54).
[02/21 13:00:38     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (59.60, 74.42) (59.82, 74.54).
[02/21 13:00:38     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (66.60, 74.42) (66.82, 74.54).
[02/21 13:00:38     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (73.60, 74.42) (73.82, 74.54).
[02/21 13:00:38     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (3.60, 74.42) (3.82, 74.54).
[02/21 13:00:38     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (10.60, 74.42) (10.82, 74.54).
[02/21 13:00:38     13s] **WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
[02/21 13:00:38     13s] To increase the message display limit, refer to the product command reference manual.
[02/21 13:00:38     13s] CPU time for VDD FollowPin 0 seconds
[02/21 13:00:38     13s] CPU time for VSS FollowPin 0 seconds
[02/21 13:00:39     13s]   Number of Core ports routed: 90
[02/21 13:00:39     13s]   Number of Followpin connections: 45
[02/21 13:00:39     13s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 3228.00 megs.
[02/21 13:00:39     13s] 
[02/21 13:00:39     13s] 
[02/21 13:00:39     13s] 
[02/21 13:00:39     13s]  Begin updating DB with routing results ...
[02/21 13:00:39     13s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[02/21 13:00:39     13s] Pin and blockage extraction finished
[02/21 13:00:39     13s] 
[02/21 13:00:39     13s] route_special created 135 wires.
[02/21 13:00:39     13s] ViaGen created 810 vias, deleted 0 via to avoid violation.
[02/21 13:00:39     13s] +--------+----------------+----------------+
[02/21 13:00:39     13s] |  Layer |     Created    |     Deleted    |
[02/21 13:00:39     13s] +--------+----------------+----------------+
[02/21 13:00:39     13s] | Metal1 |       135      |       NA       |
[02/21 13:00:39     13s] |  Via1  |       90       |        0       |
[02/21 13:00:39     13s] |  Via2  |       90       |        0       |
[02/21 13:00:39     13s] |  Via3  |       90       |        0       |
[02/21 13:00:39     13s] |  Via4  |       90       |        0       |
[02/21 13:00:39     13s] |  Via5  |       90       |        0       |
[02/21 13:00:39     13s] |  Via6  |       90       |        0       |
[02/21 13:00:39     13s] |  Via7  |       90       |        0       |
[02/21 13:00:39     13s] |  Via8  |       90       |        0       |
[02/21 13:00:39     13s] |  Via9  |       90       |        0       |
[02/21 13:00:39     13s] +--------+----------------+----------------+
[02/21 13:00:39     13s] #% End route_special (date=02/21 13:00:39, total cpu=0:00:00.2, real=0:00:01.0, peak res=1485.7M, current mem=1469.5M)
[02/21 13:00:39     13s] @file 123:
[02/21 13:00:39     13s] @file 124:
[02/21 13:00:39     13s] @file 125: #-----------------------------------------------------------------------------
[02/21 13:00:39     13s] @file 126: # Save Design: 01_power.enc
[02/21 13:00:39     13s] @file 127: #-----------------------------------------------------------------------------
[02/21 13:00:39     13s] @file 128: # graphical or command
[02/21 13:00:39     13s] @@file 129: write_db 01_power.enc
[02/21 13:00:39     13s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/21 13:00:39     13s] #% Begin save design ... (date=02/21 13:00:39, mem=1472.6M)
[02/21 13:00:39     13s] % Begin Save ccopt configuration ... (date=02/21 13:00:39, mem=1472.6M)
[02/21 13:00:39     13s] % End Save ccopt configuration ... (date=02/21 13:00:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1473.8M, current mem=1473.8M)
[02/21 13:00:39     13s] % Begin Save netlist data ... (date=02/21 13:00:39, mem=1474.3M)
[02/21 13:00:39     13s] Writing Binary DB to 01_power.enc.tmp/ieee754multiplier.v.bin in single-threaded mode...
[02/21 13:00:39     13s] % End Save netlist data ... (date=02/21 13:00:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1474.4M, current mem=1474.4M)
[02/21 13:00:39     13s] Saving symbol-table file ...
[02/21 13:00:39     13s] Saving congestion map file 01_power.enc.tmp/ieee754multiplier.route.congmap.gz ...
[02/21 13:00:39     13s] % Begin Save AAE data ... (date=02/21 13:00:39, mem=1474.4M)
[02/21 13:00:39     13s] Saving AAE Data ...
[02/21 13:00:39     13s] % End Save AAE data ... (date=02/21 13:00:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1474.4M, current mem=1474.4M)
[02/21 13:00:39     13s] Saving preference file 01_power.enc.tmp/gui.pref.tcl ...
[02/21 13:00:39     13s] Saving mode setting ...
[02/21 13:00:39     13s] Saving root attributes to be loaded post write_db ...
[02/21 13:00:39     13s] Saving global file ...
[02/21 13:00:39     13s] Saving root attributes to be loaded previous write_db ...
[02/21 13:00:39     14s] % Begin Save floorplan data ... (date=02/21 13:00:39, mem=1477.8M)
[02/21 13:00:39     14s] Saving floorplan file ...
[02/21 13:00:39     14s] % End Save floorplan data ... (date=02/21 13:00:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1477.8M, current mem=1477.8M)
[02/21 13:00:39     14s] Saving PG file 01_power.enc.tmp/ieee754multiplier.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Fri Feb 21 13:00:39 2025)
[02/21 13:00:39     14s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1707.6M) ***
[02/21 13:00:39     14s] Saving Drc markers ...
[02/21 13:00:39     14s] ... No Drc file written since there is no markers found.
[02/21 13:00:39     14s] % Begin Save placement data ... (date=02/21 13:00:39, mem=1477.8M)
[02/21 13:00:39     14s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/21 13:00:39     14s] Save Adaptive View Pruning View Names to Binary file
[02/21 13:00:39     14s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1710.6M) ***
[02/21 13:00:39     14s] % End Save placement data ... (date=02/21 13:00:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1478.5M, current mem=1478.5M)
[02/21 13:00:40     14s] % Begin Save routing data ... (date=02/21 13:00:39, mem=1478.5M)
[02/21 13:00:40     14s] Saving route file ...
[02/21 13:00:40     14s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1707.6M) ***
[02/21 13:00:40     14s] % End Save routing data ... (date=02/21 13:00:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1478.7M, current mem=1478.7M)
[02/21 13:00:40     14s] Saving property file 01_power.enc.tmp/ieee754multiplier.prop
[02/21 13:00:40     14s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1710.6M) ***
[02/21 13:00:40     14s] % Begin Save power constraints data ... (date=02/21 13:00:40, mem=1480.1M)
[02/21 13:00:40     14s] % End Save power constraints data ... (date=02/21 13:00:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1480.1M, current mem=1480.1M)
[02/21 13:00:40     14s] Generated self-contained design 01_power.enc.tmp
[02/21 13:00:40     14s] #% End save design ... (date=02/21 13:00:40, total cpu=0:00:00.7, real=0:00:01.0, peak res=1508.8M, current mem=1481.3M)
[02/21 13:00:40     14s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/21 13:00:40     14s] *** Message Summary: 0 warning(s), 0 error(s)
[02/21 13:00:40     14s] 
[02/21 13:00:40     14s] @file 130:
[02/21 13:00:40     14s] @file 131:
[02/21 13:00:40     14s] @file 132: #-----------------------------------------------------------------------------
[02/21 13:00:40     14s] @file 133: # Placement
[02/21 13:00:40     14s] @file 134: #-----------------------------------------------------------------------------
[02/21 13:00:40     14s] @file 135: # graphical or command
[02/21 13:00:40     14s] @@file 136: set_db place_global_place_io_pins 1
[02/21 13:00:40     14s] @@file 137: set_db place_global_reorder_scan 0
[02/21 13:00:40     14s] @@file 138: place_design
[02/21 13:00:40     14s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:14.2/0:00:17.9 (0.8), mem = 1742.9M
[02/21 13:00:40     14s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 75, percentage of missing scan cell = 0.00% (0 / 75)
[02/21 13:00:40     14s] #Start colorize_geometry on Fri Feb 21 13:00:40 2025
[02/21 13:00:40     14s] #
[02/21 13:00:40     14s] ### Time Record (colorize_geometry) is installed.
[02/21 13:00:40     14s] ### Time Record (Pre Callback) is installed.
[02/21 13:00:40     14s] ### Time Record (Pre Callback) is uninstalled.
[02/21 13:00:40     14s] ### Time Record (DB Import) is installed.
[02/21 13:00:40     14s] #create default rule from bind_ndr_rule rule=0x7f9fd5395240 0x7f9fb8f1a568
[02/21 13:00:40     14s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1615315021 placement=984943660 pin_access=1 inst_pattern=1
[02/21 13:00:40     14s] ### Time Record (DB Import) is uninstalled.
[02/21 13:00:40     14s] ### Time Record (DB Export) is installed.
[02/21 13:00:40     14s] Extracting standard cell pins and blockage ...... 
[02/21 13:00:40     14s] Pin and blockage extraction finished
[02/21 13:00:40     14s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1615315021 placement=984943660 pin_access=1 inst_pattern=1
[02/21 13:00:40     14s] ### Time Record (DB Export) is uninstalled.
[02/21 13:00:40     14s] ### Time Record (Post Callback) is installed.
[02/21 13:00:40     14s] ### Time Record (Post Callback) is uninstalled.
[02/21 13:00:40     14s] #
[02/21 13:00:40     14s] #colorize_geometry statistics:
[02/21 13:00:40     14s] #Cpu time = 00:00:00
[02/21 13:00:40     14s] #Elapsed time = 00:00:00
[02/21 13:00:40     14s] #Increased memory = 41.44 (MB)
[02/21 13:00:40     14s] #Total memory = 1524.78 (MB)
[02/21 13:00:40     14s] #Peak memory = 1525.48 (MB)
[02/21 13:00:40     14s] #Number of warnings = 0
[02/21 13:00:40     14s] #Total number of warnings = 0
[02/21 13:00:40     14s] #Number of fails = 0
[02/21 13:00:40     14s] #Total number of fails = 0
[02/21 13:00:40     14s] #Complete colorize_geometry on Fri Feb 21 13:00:40 2025
[02/21 13:00:40     14s] #
[02/21 13:00:40     14s] ### Time Record (colorize_geometry) is uninstalled.
[02/21 13:00:40     14s] ### 
[02/21 13:00:40     14s] ###   Scalability Statistics
[02/21 13:00:40     14s] ### 
[02/21 13:00:40     14s] ### ------------------------+----------------+----------------+----------------+
[02/21 13:00:40     14s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[02/21 13:00:40     14s] ### ------------------------+----------------+----------------+----------------+
[02/21 13:00:40     14s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[02/21 13:00:40     14s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[02/21 13:00:40     14s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[02/21 13:00:40     14s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[02/21 13:00:40     14s] ###   Entire Command        |        00:00:00|        00:00:00|             0.9|
[02/21 13:00:40     14s] ### ------------------------+----------------+----------------+----------------+
[02/21 13:00:40     14s] ### 
[02/21 13:00:40     14s] *** Starting place_design default flow ***
[02/21 13:00:40     14s] ### Creating LA Mngr. totSessionCpu=0:00:14.4 mem=1782.9M
[02/21 13:00:40     14s] ### Creating LA Mngr, finished. totSessionCpu=0:00:14.4 mem=1782.9M
[02/21 13:00:40     14s] *** Start delete_buffer_trees ***
[02/21 13:00:40     14s] Info: Detect buffers to remove automatically.
[02/21 13:00:40     14s] Analyzing netlist ...
[02/21 13:00:40     14s] Updating netlist
[02/21 13:00:40     14s] 
[02/21 13:00:40     14s] *summary: 37 instances (buffers/inverters) removed
[02/21 13:00:40     14s] *** Finish delete_buffer_trees (0:00:00.1) ***
[02/21 13:00:40     14s] **INFO: Enable pre-place timing setting for timing analysis
[02/21 13:00:40     14s] Set Using Default Delay Limit as 101.
[02/21 13:00:40     14s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/21 13:00:40     14s] Set Default Net Delay as 0 ps.
[02/21 13:00:40     14s] Set Default Net Load as 0 pF. 
[02/21 13:00:40     14s] Set Default Input Pin Transition as 1 ps.
[02/21 13:00:40     14s] **INFO: Analyzing IO path groups for slack adjustment
[02/21 13:00:40     14s] Effort level <high> specified for reg2reg_tmp.58534 path_group
[02/21 13:00:40     14s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/21 13:00:41     14s] AAE DB initialization (MEM=1806.77 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/21 13:00:41     14s] #################################################################################
[02/21 13:00:41     14s] # Design Stage: PreRoute
[02/21 13:00:41     14s] # Design Name: ieee754multiplier
[02/21 13:00:41     14s] # Design Mode: 45nm
[02/21 13:00:41     14s] # Analysis Mode: MMMC Non-OCV 
[02/21 13:00:41     14s] # Parasitics Mode: No SPEF/RCDB 
[02/21 13:00:41     14s] # Signoff Settings: SI Off 
[02/21 13:00:41     14s] #################################################################################
[02/21 13:00:41     14s] Calculate delays in BcWc mode...
[02/21 13:00:41     14s] Topological Sorting (REAL = 0:00:00.0, MEM = 1818.3M, InitMEM = 1818.3M)
[02/21 13:00:41     14s] Start delay calculation (fullDC) (1 T). (MEM=1818.29)
[02/21 13:00:41     14s] Start AAE Lib Loading. (MEM=1818.29)
[02/21 13:00:41     14s] End AAE Lib Loading. (MEM=1856.45 CPU=0:00:00.0 Real=0:00:00.0)
[02/21 13:00:41     14s] End AAE Lib Interpolated Model. (MEM=1856.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 13:00:41     15s] Total number of fetched objects 1672
[02/21 13:00:41     15s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/21 13:00:41     15s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 13:00:41     15s] End delay calculation. (MEM=1945.38 CPU=0:00:00.1 REAL=0:00:00.0)
[02/21 13:00:41     15s] End delay calculation (fullDC). (MEM=1945.38 CPU=0:00:00.1 REAL=0:00:00.0)
[02/21 13:00:41     15s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1945.4M) ***
[02/21 13:00:41     15s] **INFO: Disable pre-place timing setting for timing analysis
[02/21 13:00:41     15s] Set Using Default Delay Limit as 1000.
[02/21 13:00:41     15s] Set Default Net Delay as 1000 ps.
[02/21 13:00:41     15s] Set Default Input Pin Transition as 0.1 ps.
[02/21 13:00:41     15s] Set Default Net Load as 0.5 pF. 
[02/21 13:00:41     15s] **INFO: Pre-place timing setting for timing analysis already disabled
[02/21 13:00:41     15s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1927.9M, EPOCH TIME: 1740153641.451624
[02/21 13:00:41     15s] Deleted 0 physical inst  (cell - / prefix -).
[02/21 13:00:41     15s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.003, MEM:1927.9M, EPOCH TIME: 1740153641.455123
[02/21 13:00:41     15s] INFO: #ExclusiveGroups=0
[02/21 13:00:41     15s] INFO: There are no Exclusive Groups.
[02/21 13:00:41     15s] *** Starting "NanoPlace(TM) placement v#6 (mem=1927.9M)" ...
[02/21 13:00:41     15s] Wait...
[02/21 13:00:41     15s] *** Build Buffered Sizing Timing Model
[02/21 13:00:41     15s] (cpu=0:00:00.5 mem=1935.9M) ***
[02/21 13:00:41     15s] *** Build Virtual Sizing Timing Model
[02/21 13:00:41     15s] (cpu=0:00:00.5 mem=1935.9M) ***
[02/21 13:00:41     15s] No user-set net weight.
[02/21 13:00:41     15s] no activity file in design. spp won't run.
[02/21 13:00:41     15s] Net fanout histogram:
[02/21 13:00:41     15s] 2		: 1135 (69.4%) nets
[02/21 13:00:41     15s] 3		: 355 (21.7%) nets
[02/21 13:00:41     15s] 4     -	14	: 99 (6.1%) nets
[02/21 13:00:41     15s] 15    -	39	: 45 (2.8%) nets
[02/21 13:00:41     15s] 40    -	79	: 2 (0.1%) nets
[02/21 13:00:41     15s] 80    -	159	: 0 (0.0%) nets
[02/21 13:00:41     15s] 160   -	319	: 0 (0.0%) nets
[02/21 13:00:41     15s] 320   -	639	: 0 (0.0%) nets
[02/21 13:00:41     15s] 640   -	1279	: 0 (0.0%) nets
[02/21 13:00:41     15s] 1280  -	2559	: 0 (0.0%) nets
[02/21 13:00:41     15s] 2560  -	5119	: 0 (0.0%) nets
[02/21 13:00:41     15s] 5120+		: 0 (0.0%) nets
[02/21 13:00:41     15s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[02/21 13:00:41     15s] Scan chains were not defined.
[02/21 13:00:41     15s] Processing tracks to init pin-track alignment.
[02/21 13:00:41     15s] z: 2, totalTracks: 1
[02/21 13:00:41     15s] z: 4, totalTracks: 1
[02/21 13:00:41     15s] z: 6, totalTracks: 1
[02/21 13:00:41     15s] z: 8, totalTracks: 1
[02/21 13:00:42     15s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 13:00:42     15s] All LLGs are deleted
[02/21 13:00:42     15s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:42     15s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:42     15s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1935.9M, EPOCH TIME: 1740153642.050450
[02/21 13:00:42     15s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1935.9M, EPOCH TIME: 1740153642.053293
[02/21 13:00:42     15s] # Building ieee754multiplier llgBox search-tree.
[02/21 13:00:42     15s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1935.9M, EPOCH TIME: 1740153642.056884
[02/21 13:00:42     15s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:42     15s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:42     15s] #std cell=1257 (0 fixed + 1257 movable) #buf cell=0 #inv cell=71 #block=0 (0 floating + 0 preplaced)
[02/21 13:00:42     15s] #ioInst=0 #net=1636 #term=5230 #term/net=3.20, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=104
[02/21 13:00:42     15s] stdCell: 1257 single + 0 double + 0 multi
[02/21 13:00:42     15s] Total standard cell length = 2.2498 (mm), area = 0.0038 (mm^2)
[02/21 13:00:42     15s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1935.9M, EPOCH TIME: 1740153642.057578
[02/21 13:00:42     15s] Max number of tech site patterns supported in site array is 256.
[02/21 13:00:42     15s] Core basic site is CoreSite
[02/21 13:00:42     15s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1935.9M, EPOCH TIME: 1740153642.078275
[02/21 13:00:42     15s] After signature check, allow fast init is false, keep pre-filter is false.
[02/21 13:00:42     15s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/21 13:00:42     15s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1935.9M, EPOCH TIME: 1740153642.078446
[02/21 13:00:42     15s] Use non-trimmed site array because memory saving is not enough.
[02/21 13:00:42     15s] SiteArray: non-trimmed site array dimensions = 44 x 379
[02/21 13:00:42     15s] SiteArray: use 114,688 bytes
[02/21 13:00:42     15s] SiteArray: current memory after site array memory allocation 1936.0M
[02/21 13:00:42     15s] SiteArray: FP blocked sites are writable
[02/21 13:00:42     15s] Estimated cell power/ground rail width = 0.160 um
[02/21 13:00:42     15s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/21 13:00:42     15s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1936.0M, EPOCH TIME: 1740153642.085082
[02/21 13:00:42     15s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1936.0M, EPOCH TIME: 1740153642.085141
[02/21 13:00:42     15s] SiteArray: number of non floorplan blocked sites for llg default is 16676
[02/21 13:00:42     15s] Atter site array init, number of instance map data is 0.
[02/21 13:00:42     15s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.029, MEM:1936.0M, EPOCH TIME: 1740153642.086392
[02/21 13:00:42     15s] 
[02/21 13:00:42     15s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:42     15s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.031, MEM:1936.0M, EPOCH TIME: 1740153642.087976
[02/21 13:00:42     15s] 
[02/21 13:00:42     15s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:42     15s] Average module density = 0.675.
[02/21 13:00:42     15s] Density for the design = 0.675.
[02/21 13:00:42     15s]        = stdcell_area 11249 sites (3847 um^2) / alloc_area 16676 sites (5703 um^2).
[02/21 13:00:42     15s] Pin Density = 0.3136.
[02/21 13:00:42     15s]             = total # of pins 5230 / total area 16676.
[02/21 13:00:42     15s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1936.0M, EPOCH TIME: 1740153642.096497
[02/21 13:00:42     15s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1936.0M, EPOCH TIME: 1740153642.096666
[02/21 13:00:42     15s] OPERPROF: Starting pre-place ADS at level 1, MEM:1936.0M, EPOCH TIME: 1740153642.098127
[02/21 13:00:42     15s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1936.0M, EPOCH TIME: 1740153642.101685
[02/21 13:00:42     15s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1936.0M, EPOCH TIME: 1740153642.101723
[02/21 13:00:42     15s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1936.0M, EPOCH TIME: 1740153642.101746
[02/21 13:00:42     15s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1936.0M, EPOCH TIME: 1740153642.101760
[02/21 13:00:42     15s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1936.0M, EPOCH TIME: 1740153642.101772
[02/21 13:00:42     15s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1936.0M, EPOCH TIME: 1740153642.101834
[02/21 13:00:42     15s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1936.0M, EPOCH TIME: 1740153642.101846
[02/21 13:00:42     15s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1936.0M, EPOCH TIME: 1740153642.101872
[02/21 13:00:42     15s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1936.0M, EPOCH TIME: 1740153642.101882
[02/21 13:00:42     15s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1936.0M, EPOCH TIME: 1740153642.101897
[02/21 13:00:42     15s] ADSU 0.675 -> 0.769. site 16676.000 -> 14624.000. GS 13.680
[02/21 13:00:42     15s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.001, REAL:0.004, MEM:1936.0M, EPOCH TIME: 1740153642.102336
[02/21 13:00:42     15s] OPERPROF: Starting spMPad at level 1, MEM:1899.0M, EPOCH TIME: 1740153642.102534
[02/21 13:00:42     15s] OPERPROF:   Starting spContextMPad at level 2, MEM:1899.0M, EPOCH TIME: 1740153642.102584
[02/21 13:00:42     15s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1899.0M, EPOCH TIME: 1740153642.102597
[02/21 13:00:42     15s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1899.0M, EPOCH TIME: 1740153642.102609
[02/21 13:00:42     15s] Initial padding reaches pin density 0.571 for top
[02/21 13:00:42     15s] InitPadU 0.769 -> 0.860 for top
[02/21 13:00:42     15s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1899.0M, EPOCH TIME: 1740153642.109011
[02/21 13:00:42     15s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1899.0M, EPOCH TIME: 1740153642.109124
[02/21 13:00:42     15s] === lastAutoLevel = 7 
[02/21 13:00:42     15s] OPERPROF: Starting spInitNetWt at level 1, MEM:1899.0M, EPOCH TIME: 1740153642.112475
[02/21 13:00:42     15s] no activity file in design. spp won't run.
[02/21 13:00:42     15s] [spp] 0
[02/21 13:00:42     15s] [adp] 0:1:1:3
[02/21 13:00:42     15s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.143, REAL:0.150, MEM:1930.3M, EPOCH TIME: 1740153642.262597
[02/21 13:00:42     15s] no activity file in design. spp won't run.
[02/21 13:00:42     15s] no activity file in design. spp won't run.
[02/21 13:00:42     15s] Clock gating cells determined by native netlist tracing.
[02/21 13:00:42     15s] Effort level <high> specified for reg2reg path_group
[02/21 13:00:42     15s] OPERPROF: Starting npMain at level 1, MEM:1933.3M, EPOCH TIME: 1740153642.333045
[02/21 13:00:43     15s] OPERPROF:   Starting npPlace at level 2, MEM:1941.3M, EPOCH TIME: 1740153643.344512
[02/21 13:00:43     15s] Iteration  1: Total net bbox = 2.079e-11 (1.63e-11 4.51e-12)
[02/21 13:00:43     15s]               Est.  stn bbox = 2.232e-11 (1.74e-11 4.96e-12)
[02/21 13:00:43     15s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1942.3M
[02/21 13:00:43     15s] Iteration  2: Total net bbox = 2.079e-11 (1.63e-11 4.51e-12)
[02/21 13:00:43     15s]               Est.  stn bbox = 2.232e-11 (1.74e-11 4.96e-12)
[02/21 13:00:43     15s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1942.3M
[02/21 13:00:43     15s] exp_mt_sequential is set from setPlaceMode option to 1
[02/21 13:00:43     15s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[02/21 13:00:43     15s] place_exp_mt_interval set to default 32
[02/21 13:00:43     15s] place_exp_mt_interval_bias (first half) set to default 0.750000
[02/21 13:00:43     15s] Iteration  3: Total net bbox = 3.036e+01 (9.51e+00 2.08e+01)
[02/21 13:00:43     15s]               Est.  stn bbox = 3.660e+01 (1.13e+01 2.53e+01)
[02/21 13:00:43     15s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1946.6M
[02/21 13:00:43     15s] Total number of setup views is 1.
[02/21 13:00:43     15s] Total number of active setup views is 1.
[02/21 13:00:43     15s] Active setup views:
[02/21 13:00:43     15s]     analysis_normal_slow_max
[02/21 13:00:43     16s] Iteration  4: Total net bbox = 9.828e+03 (4.98e+03 4.85e+03)
[02/21 13:00:43     16s]               Est.  stn bbox = 1.249e+04 (6.58e+03 5.91e+03)
[02/21 13:00:43     16s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1946.6M
[02/21 13:00:43     16s] Iteration  5: Total net bbox = 1.413e+04 (6.74e+03 7.39e+03)
[02/21 13:00:43     16s]               Est.  stn bbox = 1.826e+04 (9.04e+03 9.21e+03)
[02/21 13:00:43     16s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1946.6M
[02/21 13:00:43     16s] OPERPROF:   Finished npPlace at level 2, CPU:0.387, REAL:0.397, MEM:1946.6M, EPOCH TIME: 1740153643.741340
[02/21 13:00:43     16s] OPERPROF: Finished npMain at level 1, CPU:0.391, REAL:1.409, MEM:1946.6M, EPOCH TIME: 1740153643.742060
[02/21 13:00:43     16s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1946.6M, EPOCH TIME: 1740153643.743089
[02/21 13:00:43     16s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/21 13:00:43     16s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1946.6M, EPOCH TIME: 1740153643.743254
[02/21 13:00:43     16s] OPERPROF: Starting npMain at level 1, MEM:1946.6M, EPOCH TIME: 1740153643.743323
[02/21 13:00:43     16s] OPERPROF:   Starting npPlace at level 2, MEM:1946.6M, EPOCH TIME: 1740153643.745518
[02/21 13:00:43     16s] Iteration  6: Total net bbox = 1.505e+04 (7.27e+03 7.78e+03)
[02/21 13:00:43     16s]               Est.  stn bbox = 1.896e+04 (9.47e+03 9.49e+03)
[02/21 13:00:43     16s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1948.4M
[02/21 13:00:43     16s] OPERPROF:   Finished npPlace at level 2, CPU:0.166, REAL:0.168, MEM:1948.4M, EPOCH TIME: 1740153643.913141
[02/21 13:00:43     16s] OPERPROF: Finished npMain at level 1, CPU:0.170, REAL:0.171, MEM:1948.4M, EPOCH TIME: 1740153643.914822
[02/21 13:00:43     16s] Legalizing MH Cells... 0 / 0 (level 4)
[02/21 13:00:43     16s] No instances found in the vector
[02/21 13:00:43     16s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1948.4M, DRC: 0)
[02/21 13:00:43     16s] 0 (out of 0) MH cells were successfully legalized.
[02/21 13:00:43     16s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1948.4M, EPOCH TIME: 1740153643.915021
[02/21 13:00:43     16s] 
[02/21 13:00:43     16s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/21 13:00:43     16s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1948.4M, EPOCH TIME: 1740153643.915091
[02/21 13:00:43     16s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1948.4M, EPOCH TIME: 1740153643.915112
[02/21 13:00:43     16s] Starting Early Global Route rough congestion estimation: mem = 1948.4M
[02/21 13:00:43     16s] (I)      ==================== Layers =====================
[02/21 13:00:43     16s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:43     16s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/21 13:00:43     16s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:43     16s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/21 13:00:43     16s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/21 13:00:43     16s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/21 13:00:43     16s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/21 13:00:43     16s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/21 13:00:43     16s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/21 13:00:43     16s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/21 13:00:43     16s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/21 13:00:43     16s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/21 13:00:43     16s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/21 13:00:43     16s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/21 13:00:43     16s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/21 13:00:43     16s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/21 13:00:43     16s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/21 13:00:43     16s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/21 13:00:43     16s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/21 13:00:43     16s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/21 13:00:43     16s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/21 13:00:43     16s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/21 13:00:43     16s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/21 13:00:43     16s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/21 13:00:43     16s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/21 13:00:43     16s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:43     16s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/21 13:00:43     16s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/21 13:00:43     16s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/21 13:00:43     16s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/21 13:00:43     16s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/21 13:00:43     16s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/21 13:00:43     16s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/21 13:00:43     16s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/21 13:00:43     16s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/21 13:00:43     16s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/21 13:00:43     16s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/21 13:00:43     16s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/21 13:00:43     16s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/21 13:00:43     16s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/21 13:00:43     16s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:43     16s] (I)      Started Import and model ( Curr Mem: 1948.42 MB )
[02/21 13:00:43     16s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:00:43     16s] (I)      == Non-default Options ==
[02/21 13:00:43     16s] (I)      Print mode                                         : 2
[02/21 13:00:43     16s] (I)      Stop if highly congested                           : false
[02/21 13:00:43     16s] (I)      Maximum routing layer                              : 11
[02/21 13:00:43     16s] (I)      Assign partition pins                              : false
[02/21 13:00:43     16s] (I)      Support large GCell                                : true
[02/21 13:00:43     16s] (I)      Number of threads                                  : 1
[02/21 13:00:43     16s] (I)      Number of rows per GCell                           : 3
[02/21 13:00:43     16s] (I)      Max num rows per GCell                             : 32
[02/21 13:00:43     16s] (I)      Method to set GCell size                           : row
[02/21 13:00:43     16s] (I)      Counted 1027 PG shapes. We will not process PG shapes layer by layer.
[02/21 13:00:43     16s] (I)      Use row-based GCell size
[02/21 13:00:43     16s] (I)      Use row-based GCell align
[02/21 13:00:43     16s] (I)      layer 0 area = 80000
[02/21 13:00:43     16s] (I)      layer 1 area = 80000
[02/21 13:00:43     16s] (I)      layer 2 area = 80000
[02/21 13:00:43     16s] (I)      layer 3 area = 80000
[02/21 13:00:43     16s] (I)      layer 4 area = 80000
[02/21 13:00:43     16s] (I)      layer 5 area = 80000
[02/21 13:00:43     16s] (I)      layer 6 area = 80000
[02/21 13:00:43     16s] (I)      layer 7 area = 80000
[02/21 13:00:43     16s] (I)      layer 8 area = 80000
[02/21 13:00:43     16s] (I)      layer 9 area = 400000
[02/21 13:00:43     16s] (I)      layer 10 area = 400000
[02/21 13:00:43     16s] (I)      GCell unit size   : 3420
[02/21 13:00:43     16s] (I)      GCell multiplier  : 3
[02/21 13:00:43     16s] (I)      GCell row height  : 3420
[02/21 13:00:43     16s] (I)      Actual row height : 3420
[02/21 13:00:43     16s] (I)      GCell align ref   : 5200 5320
[02/21 13:00:43     16s] [NR-eGR] Track table information for default rule: 
[02/21 13:00:43     16s] [NR-eGR] Metal1 has single uniform track structure
[02/21 13:00:43     16s] [NR-eGR] Metal2 has single uniform track structure
[02/21 13:00:43     16s] [NR-eGR] Metal3 has single uniform track structure
[02/21 13:00:43     16s] [NR-eGR] Metal4 has single uniform track structure
[02/21 13:00:43     16s] [NR-eGR] Metal5 has single uniform track structure
[02/21 13:00:43     16s] [NR-eGR] Metal6 has single uniform track structure
[02/21 13:00:43     16s] [NR-eGR] Metal7 has single uniform track structure
[02/21 13:00:43     16s] [NR-eGR] Metal8 has single uniform track structure
[02/21 13:00:43     16s] [NR-eGR] Metal9 has single uniform track structure
[02/21 13:00:43     16s] [NR-eGR] Metal10 has single uniform track structure
[02/21 13:00:43     16s] [NR-eGR] Metal11 has single uniform track structure
[02/21 13:00:43     16s] (I)      ==================== Default via =====================
[02/21 13:00:43     16s] (I)      +----+------------------+----------------------------+
[02/21 13:00:43     16s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[02/21 13:00:43     16s] (I)      +----+------------------+----------------------------+
[02/21 13:00:43     16s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[02/21 13:00:43     16s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[02/21 13:00:43     16s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[02/21 13:00:43     16s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[02/21 13:00:43     16s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[02/21 13:00:43     16s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[02/21 13:00:43     16s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[02/21 13:00:43     16s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[02/21 13:00:43     16s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[02/21 13:00:43     16s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[02/21 13:00:43     16s] (I)      +----+------------------+----------------------------+
[02/21 13:00:43     16s] [NR-eGR] Read 1664 PG shapes
[02/21 13:00:43     16s] [NR-eGR] Read 0 clock shapes
[02/21 13:00:43     16s] [NR-eGR] Read 0 other shapes
[02/21 13:00:43     16s] [NR-eGR] #Routing Blockages  : 0
[02/21 13:00:43     16s] [NR-eGR] #Instance Blockages : 0
[02/21 13:00:43     16s] [NR-eGR] #PG Blockages       : 1664
[02/21 13:00:43     16s] [NR-eGR] #Halo Blockages     : 0
[02/21 13:00:43     16s] [NR-eGR] #Boundary Blockages : 0
[02/21 13:00:43     16s] [NR-eGR] #Clock Blockages    : 0
[02/21 13:00:43     16s] [NR-eGR] #Other Blockages    : 0
[02/21 13:00:43     16s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/21 13:00:43     16s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/21 13:00:43     16s] [NR-eGR] Read 1619 nets ( ignored 0 )
[02/21 13:00:43     16s] (I)      early_global_route_priority property id does not exist.
[02/21 13:00:43     16s] (I)      Read Num Blocks=1664  Num Prerouted Wires=0  Num CS=0
[02/21 13:00:43     16s] (I)      Layer 1 (V) : #blockages 180 : #preroutes 0
[02/21 13:00:43     16s] (I)      Layer 2 (H) : #blockages 180 : #preroutes 0
[02/21 13:00:43     16s] (I)      Layer 3 (V) : #blockages 180 : #preroutes 0
[02/21 13:00:43     16s] (I)      Layer 4 (H) : #blockages 180 : #preroutes 0
[02/21 13:00:43     16s] (I)      Layer 5 (V) : #blockages 180 : #preroutes 0
[02/21 13:00:43     16s] (I)      Layer 6 (H) : #blockages 180 : #preroutes 0
[02/21 13:00:43     16s] (I)      Layer 7 (V) : #blockages 180 : #preroutes 0
[02/21 13:00:43     16s] (I)      Layer 8 (H) : #blockages 180 : #preroutes 0
[02/21 13:00:43     16s] (I)      Layer 9 (V) : #blockages 168 : #preroutes 0
[02/21 13:00:43     16s] (I)      Layer 10 (H) : #blockages 56 : #preroutes 0
[02/21 13:00:43     16s] (I)      Number of ignored nets                =      0
[02/21 13:00:43     16s] (I)      Number of connected nets              =      0
[02/21 13:00:43     16s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/21 13:00:43     16s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/21 13:00:43     16s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/21 13:00:43     16s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/21 13:00:43     16s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/21 13:00:43     16s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/21 13:00:43     16s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/21 13:00:43     16s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/21 13:00:43     16s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/21 13:00:43     16s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/21 13:00:43     16s] (I)      Ndr track 0 does not exist
[02/21 13:00:43     16s] (I)      ---------------------Grid Graph Info--------------------
[02/21 13:00:43     16s] (I)      Routing area        : (0, 0) - (162000, 161120)
[02/21 13:00:43     16s] (I)      Core area           : (5200, 5320) - (156800, 155800)
[02/21 13:00:43     16s] (I)      Site width          :   400  (dbu)
[02/21 13:00:43     16s] (I)      Row height          :  3420  (dbu)
[02/21 13:00:43     16s] (I)      GCell row height    :  3420  (dbu)
[02/21 13:00:43     16s] (I)      GCell width         : 10260  (dbu)
[02/21 13:00:43     16s] (I)      GCell height        : 10260  (dbu)
[02/21 13:00:43     16s] (I)      Grid                :    16    16    11
[02/21 13:00:43     16s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/21 13:00:43     16s] (I)      Vertical capacity   :     0 10260     0 10260     0 10260     0 10260     0 10260     0
[02/21 13:00:43     16s] (I)      Horizontal capacity :     0     0 10260     0 10260     0 10260     0 10260     0 10260
[02/21 13:00:43     16s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/21 13:00:43     16s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/21 13:00:43     16s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/21 13:00:43     16s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/21 13:00:43     16s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[02/21 13:00:43     16s] (I)      Num tracks per GCell: 42.75 25.65 27.00 25.65 27.00 25.65 27.00 25.65 27.00 10.26 10.80
[02/21 13:00:43     16s] (I)      Total num of tracks :   424   405   424   405   424   405   424   405   424   161   169
[02/21 13:00:43     16s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/21 13:00:43     16s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/21 13:00:43     16s] (I)      --------------------------------------------------------
[02/21 13:00:43     16s] 
[02/21 13:00:43     16s] [NR-eGR] ============ Routing rule table ============
[02/21 13:00:43     16s] [NR-eGR] Rule id: 0  Nets: 1619
[02/21 13:00:43     16s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/21 13:00:43     16s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[02/21 13:00:43     16s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[02/21 13:00:43     16s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[02/21 13:00:43     16s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[02/21 13:00:43     16s] [NR-eGR] ========================================
[02/21 13:00:43     16s] [NR-eGR] 
[02/21 13:00:43     16s] (I)      =============== Blocked Tracks ===============
[02/21 13:00:43     16s] (I)      +-------+---------+----------+---------------+
[02/21 13:00:43     16s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/21 13:00:43     16s] (I)      +-------+---------+----------+---------------+
[02/21 13:00:43     16s] (I)      |     1 |       0 |        0 |         0.00% |
[02/21 13:00:43     16s] (I)      |     2 |    6480 |      310 |         4.78% |
[02/21 13:00:43     16s] (I)      |     3 |    6784 |      180 |         2.65% |
[02/21 13:00:43     16s] (I)      |     4 |    6480 |      310 |         4.78% |
[02/21 13:00:43     16s] (I)      |     5 |    6784 |      180 |         2.65% |
[02/21 13:00:43     16s] (I)      |     6 |    6480 |      310 |         4.78% |
[02/21 13:00:43     16s] (I)      |     7 |    6784 |      180 |         2.65% |
[02/21 13:00:43     16s] (I)      |     8 |    6480 |      310 |         4.78% |
[02/21 13:00:43     16s] (I)      |     9 |    6784 |      360 |         5.31% |
[02/21 13:00:43     16s] (I)      |    10 |    2576 |      672 |        26.09% |
[02/21 13:00:43     16s] (I)      |    11 |    2704 |      160 |         5.92% |
[02/21 13:00:43     16s] (I)      +-------+---------+----------+---------------+
[02/21 13:00:43     16s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1948.42 MB )
[02/21 13:00:43     16s] (I)      Reset routing kernel
[02/21 13:00:43     16s] (I)      numLocalWires=2439  numGlobalNetBranches=676  numLocalNetBranches=546
[02/21 13:00:43     16s] (I)      totalPins=5109  totalGlobalPin=3444 (67.41%)
[02/21 13:00:43     16s] (I)      total 2D Cap : 57035 = (29411 H, 27624 V)
[02/21 13:00:43     16s] (I)      
[02/21 13:00:43     16s] (I)      ============  Phase 1a Route ============
[02/21 13:00:43     16s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/21 13:00:43     16s] (I)      Usage: 3551 = (1694 H, 1857 V) = (5.76% H, 6.72% V) = (8.690e+03um H, 9.526e+03um V)
[02/21 13:00:43     16s] (I)      
[02/21 13:00:43     16s] (I)      ============  Phase 1b Route ============
[02/21 13:00:43     16s] (I)      Usage: 3551 = (1694 H, 1857 V) = (5.76% H, 6.72% V) = (8.690e+03um H, 9.526e+03um V)
[02/21 13:00:43     16s] (I)      eGR overflow: 0.00% H + 0.00% V
[02/21 13:00:43     16s] 
[02/21 13:00:43     16s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/21 13:00:43     16s] Finished Early Global Route rough congestion estimation: mem = 1948.4M
[02/21 13:00:43     16s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.013, REAL:0.050, MEM:1948.4M, EPOCH TIME: 1740153643.965073
[02/21 13:00:43     16s] earlyGlobalRoute rough estimation gcell size 3 row height
[02/21 13:00:43     16s] OPERPROF: Starting CDPad at level 1, MEM:1948.4M, EPOCH TIME: 1740153643.965117
[02/21 13:00:43     16s] CDPadU 0.859 -> 0.860. R=0.769, N=1257, GS=5.130
[02/21 13:00:43     16s] OPERPROF: Finished CDPad at level 1, CPU:0.002, REAL:0.002, MEM:1948.4M, EPOCH TIME: 1740153643.966964
[02/21 13:00:43     16s] OPERPROF: Starting npMain at level 1, MEM:1948.4M, EPOCH TIME: 1740153643.967068
[02/21 13:00:43     16s] OPERPROF:   Starting npPlace at level 2, MEM:1948.4M, EPOCH TIME: 1740153643.969253
[02/21 13:00:43     16s] OPERPROF:   Finished npPlace at level 2, CPU:0.002, REAL:0.002, MEM:1948.4M, EPOCH TIME: 1740153643.971671
[02/21 13:00:43     16s] OPERPROF: Finished npMain at level 1, CPU:0.006, REAL:0.006, MEM:1948.4M, EPOCH TIME: 1740153643.973283
[02/21 13:00:43     16s] Global placement CDP skipped at cutLevel 7.
[02/21 13:00:43     16s] Iteration  7: Total net bbox = 1.641e+04 (8.03e+03 8.38e+03)
[02/21 13:00:43     16s]               Est.  stn bbox = 2.050e+04 (1.03e+04 1.02e+04)
[02/21 13:00:43     16s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1948.4M
[02/21 13:00:44     16s] 
[02/21 13:00:44     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/21 13:00:44     16s] TLC MultiMap info (StdDelay):
[02/21 13:00:44     16s]   : fast_min + fast + 1 + no RcCorner := 4.5ps
[02/21 13:00:44     16s]   : fast_min + fast + 1 + rc_best := 9.9ps
[02/21 13:00:44     16s]   : slow_max + slow + 1 + no RcCorner := 20.1ps
[02/21 13:00:44     16s]   : slow_max + slow + 1 + rc_worst := 37.8ps
[02/21 13:00:44     16s]  Setting StdDelay to: 37.8ps
[02/21 13:00:44     16s] 
[02/21 13:00:44     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/21 13:00:44     16s] nrCritNet: 0.00% ( 0 / 1636 ) cutoffSlk: 214748364.7ps stdDelay: 37.8ps
[02/21 13:00:44     16s] nrCritNet: 0.00% ( 0 / 1636 ) cutoffSlk: 214748364.7ps stdDelay: 37.8ps
[02/21 13:00:44     16s] Iteration  8: Total net bbox = 1.641e+04 (8.03e+03 8.38e+03)
[02/21 13:00:44     16s]               Est.  stn bbox = 2.050e+04 (1.03e+04 1.02e+04)
[02/21 13:00:44     16s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1948.4M
[02/21 13:00:44     16s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1948.4M, EPOCH TIME: 1740153644.246054
[02/21 13:00:44     16s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/21 13:00:44     16s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1948.4M, EPOCH TIME: 1740153644.246126
[02/21 13:00:44     16s] Legalizing MH Cells... 0 / 0 (level 7)
[02/21 13:00:44     16s] No instances found in the vector
[02/21 13:00:44     16s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1948.4M, DRC: 0)
[02/21 13:00:44     16s] 0 (out of 0) MH cells were successfully legalized.
[02/21 13:00:44     16s] OPERPROF: Starting npMain at level 1, MEM:1948.4M, EPOCH TIME: 1740153644.246200
[02/21 13:00:44     16s] OPERPROF:   Starting npPlace at level 2, MEM:1948.4M, EPOCH TIME: 1740153644.248453
[02/21 13:00:44     17s] GP RA stats: MHOnly 0 nrInst 1257 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[02/21 13:00:44     17s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1948.4M, EPOCH TIME: 1740153644.719748
[02/21 13:00:44     17s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1948.4M, EPOCH TIME: 1740153644.719820
[02/21 13:00:44     17s] Iteration  9: Total net bbox = 1.606e+04 (7.69e+03 8.37e+03)
[02/21 13:00:44     17s]               Est.  stn bbox = 1.997e+04 (9.88e+03 1.01e+04)
[02/21 13:00:44     17s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1948.4M
[02/21 13:00:44     17s] OPERPROF:   Finished npPlace at level 2, CPU:0.467, REAL:0.472, MEM:1948.4M, EPOCH TIME: 1740153644.720130
[02/21 13:00:44     17s] OPERPROF: Finished npMain at level 1, CPU:0.471, REAL:0.476, MEM:1948.4M, EPOCH TIME: 1740153644.721928
[02/21 13:00:44     17s] Iteration 10: Total net bbox = 1.633e+04 (7.97e+03 8.36e+03)
[02/21 13:00:44     17s]               Est.  stn bbox = 2.024e+04 (1.02e+04 1.01e+04)
[02/21 13:00:44     17s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1948.4M
[02/21 13:00:44     17s] [adp] clock
[02/21 13:00:44     17s] [adp] weight, nr nets, wire length
[02/21 13:00:44     17s] [adp]      0        1  68.294500
[02/21 13:00:44     17s] [adp] data
[02/21 13:00:44     17s] [adp] weight, nr nets, wire length
[02/21 13:00:44     17s] [adp]      0     1635  16280.397500
[02/21 13:00:44     17s] [adp] 0.000000|0.000000|0.000000
[02/21 13:00:44     17s] Iteration 11: Total net bbox = 1.633e+04 (7.97e+03 8.36e+03)
[02/21 13:00:44     17s]               Est.  stn bbox = 2.024e+04 (1.02e+04 1.01e+04)
[02/21 13:00:44     17s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1948.4M
[02/21 13:00:44     17s] *** cost = 1.633e+04 (7.97e+03 8.36e+03) (cpu for global=0:00:01.4) real=0:00:02.0***
[02/21 13:00:44     17s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[02/21 13:00:44     17s] Saved padding area to DB
[02/21 13:00:44     17s] All LLGs are deleted
[02/21 13:00:44     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:44     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:44     17s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1948.4M, EPOCH TIME: 1740153644.745678
[02/21 13:00:44     17s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1948.4M, EPOCH TIME: 1740153644.745865
[02/21 13:00:44     17s] Solver runtime cpu: 0:00:01.0 real: 0:00:01.0
[02/21 13:00:44     17s] Core Placement runtime cpu: 0:00:01.1 real: 0:00:01.0
[02/21 13:00:44     17s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1948.4M, EPOCH TIME: 1740153644.748912
[02/21 13:00:44     17s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1948.4M, EPOCH TIME: 1740153644.748983
[02/21 13:00:44     17s] Processing tracks to init pin-track alignment.
[02/21 13:00:44     17s] z: 2, totalTracks: 1
[02/21 13:00:44     17s] z: 4, totalTracks: 1
[02/21 13:00:44     17s] z: 6, totalTracks: 1
[02/21 13:00:44     17s] z: 8, totalTracks: 1
[02/21 13:00:44     17s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 13:00:44     17s] All LLGs are deleted
[02/21 13:00:44     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:44     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:44     17s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1948.4M, EPOCH TIME: 1740153644.750966
[02/21 13:00:44     17s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1948.4M, EPOCH TIME: 1740153644.751123
[02/21 13:00:44     17s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1948.4M, EPOCH TIME: 1740153644.751273
[02/21 13:00:44     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:44     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:44     17s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1948.4M, EPOCH TIME: 1740153644.751968
[02/21 13:00:44     17s] Max number of tech site patterns supported in site array is 256.
[02/21 13:00:44     17s] Core basic site is CoreSite
[02/21 13:00:44     17s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1948.4M, EPOCH TIME: 1740153644.763593
[02/21 13:00:44     17s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 13:00:44     17s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 13:00:44     17s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1948.4M, EPOCH TIME: 1740153644.763800
[02/21 13:00:44     17s] Fast DP-INIT is on for default
[02/21 13:00:44     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/21 13:00:44     17s] Atter site array init, number of instance map data is 0.
[02/21 13:00:44     17s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.013, REAL:0.013, MEM:1948.4M, EPOCH TIME: 1740153644.764562
[02/21 13:00:44     17s] 
[02/21 13:00:44     17s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:44     17s] OPERPROF:       Starting CMU at level 4, MEM:1948.4M, EPOCH TIME: 1740153644.765291
[02/21 13:00:44     17s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.005, MEM:1948.4M, EPOCH TIME: 1740153644.769960
[02/21 13:00:44     17s] 
[02/21 13:00:44     17s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 13:00:44     17s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.014, REAL:0.019, MEM:1948.4M, EPOCH TIME: 1740153644.770062
[02/21 13:00:44     17s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1948.4M, EPOCH TIME: 1740153644.770076
[02/21 13:00:44     17s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1948.4M, EPOCH TIME: 1740153644.770090
[02/21 13:00:44     17s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1948.4MB).
[02/21 13:00:44     17s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.017, REAL:0.021, MEM:1948.4M, EPOCH TIME: 1740153644.770309
[02/21 13:00:44     17s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.017, REAL:0.021, MEM:1948.4M, EPOCH TIME: 1740153644.770325
[02/21 13:00:44     17s] TDRefine: refinePlace mode is spiral
[02/21 13:00:44     17s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.58534.1
[02/21 13:00:44     17s] OPERPROF: Starting RefinePlace at level 1, MEM:1948.4M, EPOCH TIME: 1740153644.770349
[02/21 13:00:44     17s] *** Starting place_detail (0:00:17.2 mem=1948.4M) ***
[02/21 13:00:44     17s] Total net bbox length = 1.635e+04 (7.980e+03 8.369e+03) (ext = 9.063e+02)
[02/21 13:00:44     17s] 
[02/21 13:00:44     17s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:44     17s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 13:00:44     17s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:00:44     17s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:00:44     17s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1948.4M, EPOCH TIME: 1740153644.773959
[02/21 13:00:44     17s] Starting refinePlace ...
[02/21 13:00:44     17s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:00:44     17s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:00:44     17s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1948.4M, EPOCH TIME: 1740153644.783000
[02/21 13:00:44     17s] DDP initSite1 nrRow 44 nrJob 44
[02/21 13:00:44     17s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1948.4M, EPOCH TIME: 1740153644.783055
[02/21 13:00:44     17s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1948.4M, EPOCH TIME: 1740153644.783076
[02/21 13:00:44     17s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1948.4M, EPOCH TIME: 1740153644.783089
[02/21 13:00:44     17s] DDP markSite nrRow 44 nrJob 44
[02/21 13:00:44     17s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1948.4M, EPOCH TIME: 1740153644.783120
[02/21 13:00:44     17s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1948.4M, EPOCH TIME: 1740153644.783130
[02/21 13:00:44     17s]   Spread Effort: high, standalone mode, useDDP on.
[02/21 13:00:44     17s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1948.4MB) @(0:00:17.2 - 0:00:17.2).
[02/21 13:00:44     17s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 13:00:44     17s] wireLenOptFixPriorityInst 0 inst fixed
[02/21 13:00:44     17s] Placement tweakage begins.
[02/21 13:00:44     17s] wire length = 2.011e+04
[02/21 13:00:44     17s] wire length = 2.005e+04
[02/21 13:00:44     17s] Placement tweakage ends.
[02/21 13:00:44     17s] Move report: tweak moves 82 insts, mean move: 2.84 um, max move: 7.85 um 
[02/21 13:00:44     17s] 	Max move on inst (mul_88_52_g15442__7098): (39.54, 33.37) --> (42.35, 28.33)
[02/21 13:00:44     17s] 
[02/21 13:00:44     17s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/21 13:00:44     17s] Move report: legalization moves 1257 insts, mean move: 1.23 um, max move: 6.97 um spiral
[02/21 13:00:44     17s] 	Max move on inst (mul_88_52_g15147__1617): (35.54, 21.47) --> (35.40, 14.63)
[02/21 13:00:44     17s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/21 13:00:44     17s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/21 13:00:44     17s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1975.5MB) @(0:00:17.3 - 0:00:17.3).
[02/21 13:00:44     17s] Move report: Detail placement moves 1257 insts, mean move: 1.35 um, max move: 7.72 um 
[02/21 13:00:44     17s] 	Max move on inst (mul_88_52_g15442__7098): (39.54, 33.37) --> (42.20, 28.31)
[02/21 13:00:44     17s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1975.5MB
[02/21 13:00:44     17s] Statistics of distance of Instance movement in refine placement:
[02/21 13:00:44     17s]   maximum (X+Y) =         7.72 um
[02/21 13:00:44     17s]   inst (mul_88_52_g15442__7098) with max move: (39.536, 33.3685) -> (42.2, 28.31)
[02/21 13:00:44     17s]   mean    (X+Y) =         1.35 um
[02/21 13:00:44     17s] Total instances moved : 1257
[02/21 13:00:44     17s] Summary Report:
[02/21 13:00:44     17s] Instances move: 1257 (out of 1257 movable)
[02/21 13:00:44     17s] Instances flipped: 0
[02/21 13:00:44     17s] Mean displacement: 1.35 um
[02/21 13:00:44     17s] Max displacement: 7.72 um (Instance: mul_88_52_g15442__7098) (39.536, 33.3685) -> (42.2, 28.31)
[02/21 13:00:44     17s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: XNOR2X1
[02/21 13:00:44     17s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.041, REAL:0.061, MEM:1975.5M, EPOCH TIME: 1740153644.834934
[02/21 13:00:44     17s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1975.5MB) @(0:00:17.2 - 0:00:17.3).
[02/21 13:00:44     17s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.58534.1
[02/21 13:00:44     17s] Total net bbox length = 1.706e+04 (8.111e+03 8.954e+03) (ext = 9.348e+02)
[02/21 13:00:44     17s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1975.5MB
[02/21 13:00:44     17s] *** Finished place_detail (0:00:17.3 mem=1975.5M) ***
[02/21 13:00:44     17s] OPERPROF: Finished RefinePlace at level 1, CPU:0.044, REAL:0.065, MEM:1975.5M, EPOCH TIME: 1740153644.835216
[02/21 13:00:44     17s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1975.5M, EPOCH TIME: 1740153644.835231
[02/21 13:00:44     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1257).
[02/21 13:00:44     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:44     17s] All LLGs are deleted
[02/21 13:00:44     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:44     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:44     17s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1975.5M, EPOCH TIME: 1740153644.835881
[02/21 13:00:44     17s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1975.5M, EPOCH TIME: 1740153644.836016
[02/21 13:00:44     17s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1970.5M, EPOCH TIME: 1740153644.836854
[02/21 13:00:44     17s] Processing tracks to init pin-track alignment.
[02/21 13:00:44     17s] z: 2, totalTracks: 1
[02/21 13:00:44     17s] z: 4, totalTracks: 1
[02/21 13:00:44     17s] z: 6, totalTracks: 1
[02/21 13:00:44     17s] z: 8, totalTracks: 1
[02/21 13:00:44     17s] *** End of Placement (cpu=0:00:02.2, real=0:00:03.0, mem=1970.5M) ***
[02/21 13:00:44     17s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 13:00:44     17s] All LLGs are deleted
[02/21 13:00:44     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:44     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:44     17s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1970.5M, EPOCH TIME: 1740153644.838630
[02/21 13:00:44     17s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1970.5M, EPOCH TIME: 1740153644.838764
[02/21 13:00:44     17s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1970.5M, EPOCH TIME: 1740153644.838886
[02/21 13:00:44     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:44     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:44     17s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1970.5M, EPOCH TIME: 1740153644.839577
[02/21 13:00:44     17s] Max number of tech site patterns supported in site array is 256.
[02/21 13:00:44     17s] Core basic site is CoreSite
[02/21 13:00:44     17s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1970.5M, EPOCH TIME: 1740153644.851338
[02/21 13:00:44     17s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 13:00:44     17s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 13:00:44     17s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1970.5M, EPOCH TIME: 1740153644.851539
[02/21 13:00:44     17s] Fast DP-INIT is on for default
[02/21 13:00:44     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/21 13:00:44     17s] Atter site array init, number of instance map data is 0.
[02/21 13:00:44     17s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1970.5M, EPOCH TIME: 1740153644.852279
[02/21 13:00:44     17s] 
[02/21 13:00:44     17s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:44     17s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:1970.5M, EPOCH TIME: 1740153644.852448
[02/21 13:00:44     17s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1970.5M, EPOCH TIME: 1740153644.852556
[02/21 13:00:44     17s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1970.5M, EPOCH TIME: 1740153644.852665
[02/21 13:00:44     17s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:1970.5M, EPOCH TIME: 1740153644.852802
[02/21 13:00:44     17s] Density distribution unevenness ratio (U70) = 1.289%
[02/21 13:00:44     17s] Density distribution unevenness ratio (U80) = 0.000%
[02/21 13:00:44     17s] Density distribution unevenness ratio (U90) = 0.000%
[02/21 13:00:44     17s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.000, MEM:1970.5M, EPOCH TIME: 1740153644.852829
[02/21 13:00:44     17s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1970.5M, EPOCH TIME: 1740153644.852840
[02/21 13:00:44     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:44     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:44     17s] default core: bins with density > 0.750 =  4.00 % ( 1 / 25 )
[02/21 13:00:44     17s] Density distribution unevenness ratio = 2.551%
[02/21 13:00:44     17s] All LLGs are deleted
[02/21 13:00:44     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:44     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:44     17s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1970.5M, EPOCH TIME: 1740153644.853388
[02/21 13:00:44     17s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1970.5M, EPOCH TIME: 1740153644.853510
[02/21 13:00:44     17s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1970.5M, EPOCH TIME: 1740153644.854017
[02/21 13:00:44     17s] *** Free Virtual Timing Model ...(mem=1970.5M)
[02/21 13:00:44     17s] Starting IO pin assignment...
[02/21 13:00:44     17s] The design is not routed. Using placement based method for pin assignment.
[02/21 13:00:44     17s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[02/21 13:00:44     17s] Completed IO pin assignment.
[02/21 13:00:44     17s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:44     17s] UM:*                                                                   final
[02/21 13:00:44     17s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:44     17s] UM:*                                                                   global_place
[02/21 13:00:44     17s] **INFO: Enable pre-place timing setting for timing analysis
[02/21 13:00:44     17s] Set Using Default Delay Limit as 101.
[02/21 13:00:44     17s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/21 13:00:44     17s] Set Default Net Delay as 0 ps.
[02/21 13:00:44     17s] Set Default Net Load as 0 pF. 
[02/21 13:00:44     17s] **INFO: Analyzing IO path groups for slack adjustment
[02/21 13:00:44     17s] Effort level <high> specified for reg2reg_tmp.58534 path_group
[02/21 13:00:45     17s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/21 13:00:45     17s] #################################################################################
[02/21 13:00:45     17s] # Design Stage: PreRoute
[02/21 13:00:45     17s] # Design Name: ieee754multiplier
[02/21 13:00:45     17s] # Design Mode: 45nm
[02/21 13:00:45     17s] # Analysis Mode: MMMC Non-OCV 
[02/21 13:00:45     17s] # Parasitics Mode: No SPEF/RCDB 
[02/21 13:00:45     17s] # Signoff Settings: SI Off 
[02/21 13:00:45     17s] #################################################################################
[02/21 13:00:45     17s] Calculate delays in BcWc mode...
[02/21 13:00:45     17s] Topological Sorting (REAL = 0:00:00.0, MEM = 1972.5M, InitMEM = 1972.5M)
[02/21 13:00:45     17s] Start delay calculation (fullDC) (1 T). (MEM=1972.48)
[02/21 13:00:45     17s] End AAE Lib Interpolated Model. (MEM=1972.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 13:00:45     17s] Total number of fetched objects 1672
[02/21 13:00:45     17s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/21 13:00:45     17s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 13:00:45     17s] End delay calculation. (MEM=2004.18 CPU=0:00:00.1 REAL=0:00:00.0)
[02/21 13:00:45     17s] End delay calculation (fullDC). (MEM=2004.18 CPU=0:00:00.1 REAL=0:00:00.0)
[02/21 13:00:45     17s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2004.2M) ***
[02/21 13:00:45     17s] **INFO: Disable pre-place timing setting for timing analysis
[02/21 13:00:45     17s] Set Using Default Delay Limit as 1000.
[02/21 13:00:45     17s] Set Default Net Delay as 1000 ps.
[02/21 13:00:45     17s] Set Default Net Load as 0.5 pF. 
[02/21 13:00:45     17s] User Input Parameters:
[02/21 13:00:45     17s] - Congestion Driven    : On
[02/21 13:00:45     17s] Info: Disable timing driven in postCTS congRepair.
[02/21 13:00:45     17s] - Timing Driven        : Off
[02/21 13:00:45     17s] - Area-Violation Based : On
[02/21 13:00:45     17s] - Start Rollback Level : -5
[02/21 13:00:45     17s] - Legalized            : On
[02/21 13:00:45     17s] 
[02/21 13:00:45     17s] Starting congRepair ...
[02/21 13:00:45     17s] - Window Based         : Off
[02/21 13:00:45     17s] - eDen incr mode       : Off
[02/21 13:00:45     17s] - Small incr mode      : Off
[02/21 13:00:45     17s] 
[02/21 13:00:45     17s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1994.7M, EPOCH TIME: 1740153645.157683
[02/21 13:00:45     17s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.014, MEM:1994.7M, EPOCH TIME: 1740153645.171669
[02/21 13:00:45     17s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1994.7M, EPOCH TIME: 1740153645.171751
[02/21 13:00:45     17s] Starting Early Global Route congestion estimation: mem = 1994.7M
[02/21 13:00:45     17s] (I)      ==================== Layers =====================
[02/21 13:00:45     17s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:45     17s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/21 13:00:45     17s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:45     17s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/21 13:00:45     17s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/21 13:00:45     17s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/21 13:00:45     17s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/21 13:00:45     17s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/21 13:00:45     17s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/21 13:00:45     17s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/21 13:00:45     17s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/21 13:00:45     17s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/21 13:00:45     17s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/21 13:00:45     17s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/21 13:00:45     17s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/21 13:00:45     17s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/21 13:00:45     17s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/21 13:00:45     17s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/21 13:00:45     17s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/21 13:00:45     17s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/21 13:00:45     17s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/21 13:00:45     17s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/21 13:00:45     17s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/21 13:00:45     17s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/21 13:00:45     17s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/21 13:00:45     17s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:45     17s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/21 13:00:45     17s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/21 13:00:45     17s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/21 13:00:45     17s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/21 13:00:45     17s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/21 13:00:45     17s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/21 13:00:45     17s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/21 13:00:45     17s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/21 13:00:45     17s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/21 13:00:45     17s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/21 13:00:45     17s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/21 13:00:45     17s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/21 13:00:45     17s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/21 13:00:45     17s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/21 13:00:45     17s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:45     17s] (I)      Started Import and model ( Curr Mem: 1994.66 MB )
[02/21 13:00:45     17s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:00:45     17s] (I)      == Non-default Options ==
[02/21 13:00:45     17s] (I)      Maximum routing layer                              : 11
[02/21 13:00:45     17s] (I)      Number of threads                                  : 1
[02/21 13:00:45     17s] (I)      Use non-blocking free Dbs wires                    : false
[02/21 13:00:45     17s] (I)      Method to set GCell size                           : row
[02/21 13:00:45     17s] (I)      Counted 1027 PG shapes. We will not process PG shapes layer by layer.
[02/21 13:00:45     17s] (I)      Use row-based GCell size
[02/21 13:00:45     17s] (I)      Use row-based GCell align
[02/21 13:00:45     17s] (I)      layer 0 area = 80000
[02/21 13:00:45     17s] (I)      layer 1 area = 80000
[02/21 13:00:45     17s] (I)      layer 2 area = 80000
[02/21 13:00:45     17s] (I)      layer 3 area = 80000
[02/21 13:00:45     17s] (I)      layer 4 area = 80000
[02/21 13:00:45     17s] (I)      layer 5 area = 80000
[02/21 13:00:45     17s] (I)      layer 6 area = 80000
[02/21 13:00:45     17s] (I)      layer 7 area = 80000
[02/21 13:00:45     17s] (I)      layer 8 area = 80000
[02/21 13:00:45     17s] (I)      layer 9 area = 400000
[02/21 13:00:45     17s] (I)      layer 10 area = 400000
[02/21 13:00:45     17s] (I)      GCell unit size   : 3420
[02/21 13:00:45     17s] (I)      GCell multiplier  : 1
[02/21 13:00:45     17s] (I)      GCell row height  : 3420
[02/21 13:00:45     17s] (I)      Actual row height : 3420
[02/21 13:00:45     17s] (I)      GCell align ref   : 5200 5320
[02/21 13:00:45     17s] [NR-eGR] Track table information for default rule: 
[02/21 13:00:45     17s] [NR-eGR] Metal1 has single uniform track structure
[02/21 13:00:45     17s] [NR-eGR] Metal2 has single uniform track structure
[02/21 13:00:45     17s] [NR-eGR] Metal3 has single uniform track structure
[02/21 13:00:45     17s] [NR-eGR] Metal4 has single uniform track structure
[02/21 13:00:45     17s] [NR-eGR] Metal5 has single uniform track structure
[02/21 13:00:45     17s] [NR-eGR] Metal6 has single uniform track structure
[02/21 13:00:45     17s] [NR-eGR] Metal7 has single uniform track structure
[02/21 13:00:45     17s] [NR-eGR] Metal8 has single uniform track structure
[02/21 13:00:45     17s] [NR-eGR] Metal9 has single uniform track structure
[02/21 13:00:45     17s] [NR-eGR] Metal10 has single uniform track structure
[02/21 13:00:45     17s] [NR-eGR] Metal11 has single uniform track structure
[02/21 13:00:45     17s] (I)      ==================== Default via =====================
[02/21 13:00:45     17s] (I)      +----+------------------+----------------------------+
[02/21 13:00:45     17s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[02/21 13:00:45     17s] (I)      +----+------------------+----------------------------+
[02/21 13:00:45     17s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[02/21 13:00:45     17s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[02/21 13:00:45     17s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[02/21 13:00:45     17s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[02/21 13:00:45     17s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[02/21 13:00:45     17s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[02/21 13:00:45     17s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[02/21 13:00:45     17s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[02/21 13:00:45     17s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[02/21 13:00:45     17s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[02/21 13:00:45     17s] (I)      +----+------------------+----------------------------+
[02/21 13:00:45     17s] [NR-eGR] Read 1664 PG shapes
[02/21 13:00:45     17s] [NR-eGR] Read 0 clock shapes
[02/21 13:00:45     17s] [NR-eGR] Read 0 other shapes
[02/21 13:00:45     17s] [NR-eGR] #Routing Blockages  : 0
[02/21 13:00:45     17s] [NR-eGR] #Instance Blockages : 0
[02/21 13:00:45     17s] [NR-eGR] #PG Blockages       : 1664
[02/21 13:00:45     17s] [NR-eGR] #Halo Blockages     : 0
[02/21 13:00:45     17s] [NR-eGR] #Boundary Blockages : 0
[02/21 13:00:45     17s] [NR-eGR] #Clock Blockages    : 0
[02/21 13:00:45     17s] [NR-eGR] #Other Blockages    : 0
[02/21 13:00:45     17s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/21 13:00:45     17s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/21 13:00:45     17s] [NR-eGR] Read 1636 nets ( ignored 0 )
[02/21 13:00:45     17s] (I)      early_global_route_priority property id does not exist.
[02/21 13:00:45     17s] (I)      Read Num Blocks=1664  Num Prerouted Wires=0  Num CS=0
[02/21 13:00:45     17s] (I)      Layer 1 (V) : #blockages 180 : #preroutes 0
[02/21 13:00:45     17s] (I)      Layer 2 (H) : #blockages 180 : #preroutes 0
[02/21 13:00:45     17s] (I)      Layer 3 (V) : #blockages 180 : #preroutes 0
[02/21 13:00:45     17s] (I)      Layer 4 (H) : #blockages 180 : #preroutes 0
[02/21 13:00:45     17s] (I)      Layer 5 (V) : #blockages 180 : #preroutes 0
[02/21 13:00:45     17s] (I)      Layer 6 (H) : #blockages 180 : #preroutes 0
[02/21 13:00:45     17s] (I)      Layer 7 (V) : #blockages 180 : #preroutes 0
[02/21 13:00:45     17s] (I)      Layer 8 (H) : #blockages 180 : #preroutes 0
[02/21 13:00:45     17s] (I)      Layer 9 (V) : #blockages 168 : #preroutes 0
[02/21 13:00:45     17s] (I)      Layer 10 (H) : #blockages 56 : #preroutes 0
[02/21 13:00:45     17s] (I)      Number of ignored nets                =      0
[02/21 13:00:45     17s] (I)      Number of connected nets              =      0
[02/21 13:00:45     17s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/21 13:00:45     17s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/21 13:00:45     17s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/21 13:00:45     17s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/21 13:00:45     17s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/21 13:00:45     17s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/21 13:00:45     17s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/21 13:00:45     17s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/21 13:00:45     17s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/21 13:00:45     17s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/21 13:00:45     17s] (I)      Ndr track 0 does not exist
[02/21 13:00:45     17s] (I)      ---------------------Grid Graph Info--------------------
[02/21 13:00:45     17s] (I)      Routing area        : (0, 0) - (162000, 161120)
[02/21 13:00:45     17s] (I)      Core area           : (5200, 5320) - (156800, 155800)
[02/21 13:00:45     17s] (I)      Site width          :   400  (dbu)
[02/21 13:00:45     17s] (I)      Row height          :  3420  (dbu)
[02/21 13:00:45     17s] (I)      GCell row height    :  3420  (dbu)
[02/21 13:00:45     17s] (I)      GCell width         :  3420  (dbu)
[02/21 13:00:45     17s] (I)      GCell height        :  3420  (dbu)
[02/21 13:00:45     17s] (I)      Grid                :    47    47    11
[02/21 13:00:45     17s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/21 13:00:45     17s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/21 13:00:45     17s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/21 13:00:45     17s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/21 13:00:45     17s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/21 13:00:45     17s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/21 13:00:45     17s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/21 13:00:45     17s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[02/21 13:00:45     17s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/21 13:00:45     17s] (I)      Total num of tracks :   424   405   424   405   424   405   424   405   424   161   169
[02/21 13:00:45     17s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/21 13:00:45     17s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/21 13:00:45     17s] (I)      --------------------------------------------------------
[02/21 13:00:45     17s] 
[02/21 13:00:45     17s] [NR-eGR] ============ Routing rule table ============
[02/21 13:00:45     17s] [NR-eGR] Rule id: 0  Nets: 1636
[02/21 13:00:45     17s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/21 13:00:45     17s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[02/21 13:00:45     17s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[02/21 13:00:45     17s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[02/21 13:00:45     17s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[02/21 13:00:45     17s] [NR-eGR] ========================================
[02/21 13:00:45     17s] [NR-eGR] 
[02/21 13:00:45     17s] (I)      =============== Blocked Tracks ===============
[02/21 13:00:45     17s] (I)      +-------+---------+----------+---------------+
[02/21 13:00:45     17s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/21 13:00:45     17s] (I)      +-------+---------+----------+---------------+
[02/21 13:00:45     17s] (I)      |     1 |       0 |        0 |         0.00% |
[02/21 13:00:45     17s] (I)      |     2 |   19035 |      900 |         4.73% |
[02/21 13:00:45     17s] (I)      |     3 |   19928 |      226 |         1.13% |
[02/21 13:00:45     17s] (I)      |     4 |   19035 |      900 |         4.73% |
[02/21 13:00:45     17s] (I)      |     5 |   19928 |      226 |         1.13% |
[02/21 13:00:45     17s] (I)      |     6 |   19035 |      900 |         4.73% |
[02/21 13:00:45     17s] (I)      |     7 |   19928 |      226 |         1.13% |
[02/21 13:00:45     17s] (I)      |     8 |   19035 |      900 |         4.73% |
[02/21 13:00:45     17s] (I)      |     9 |   19928 |      452 |         2.27% |
[02/21 13:00:45     17s] (I)      |    10 |    7567 |     1958 |        25.88% |
[02/21 13:00:45     17s] (I)      |    11 |    7943 |      470 |         5.92% |
[02/21 13:00:45     17s] (I)      +-------+---------+----------+---------------+
[02/21 13:00:45     17s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1994.66 MB )
[02/21 13:00:45     17s] (I)      Reset routing kernel
[02/21 13:00:45     17s] (I)      Started Global Routing ( Curr Mem: 1994.66 MB )
[02/21 13:00:45     17s] (I)      totalPins=5230  totalGlobalPin=5121 (97.92%)
[02/21 13:00:45     17s] (I)      total 2D Cap : 167042 = (86331 H, 80711 V)
[02/21 13:00:45     17s] (I)      
[02/21 13:00:45     17s] (I)      ============  Phase 1a Route ============
[02/21 13:00:45     17s] [NR-eGR] Layer group 1: route 1636 net(s) in layer range [2, 11]
[02/21 13:00:45     17s] (I)      Usage: 11753 = (5487 H, 6266 V) = (6.36% H, 7.76% V) = (9.383e+03um H, 1.071e+04um V)
[02/21 13:00:45     17s] (I)      
[02/21 13:00:45     17s] (I)      ============  Phase 1b Route ============
[02/21 13:00:45     17s] (I)      Usage: 11753 = (5487 H, 6266 V) = (6.36% H, 7.76% V) = (9.383e+03um H, 1.071e+04um V)
[02/21 13:00:45     17s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.009763e+04um
[02/21 13:00:45     17s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/21 13:00:45     17s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/21 13:00:45     17s] (I)      
[02/21 13:00:45     17s] (I)      ============  Phase 1c Route ============
[02/21 13:00:45     17s] (I)      Usage: 11753 = (5487 H, 6266 V) = (6.36% H, 7.76% V) = (9.383e+03um H, 1.071e+04um V)
[02/21 13:00:45     17s] (I)      
[02/21 13:00:45     17s] (I)      ============  Phase 1d Route ============
[02/21 13:00:45     17s] (I)      Usage: 11753 = (5487 H, 6266 V) = (6.36% H, 7.76% V) = (9.383e+03um H, 1.071e+04um V)
[02/21 13:00:45     17s] (I)      
[02/21 13:00:45     17s] (I)      ============  Phase 1e Route ============
[02/21 13:00:45     17s] (I)      Usage: 11753 = (5487 H, 6266 V) = (6.36% H, 7.76% V) = (9.383e+03um H, 1.071e+04um V)
[02/21 13:00:45     17s] (I)      
[02/21 13:00:45     17s] (I)      ============  Phase 1l Route ============
[02/21 13:00:45     17s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.009763e+04um
[02/21 13:00:45     17s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/21 13:00:45     17s] (I)      Layer  2:      18387      6361         0           0       18485    ( 0.00%) 
[02/21 13:00:45     17s] (I)      Layer  3:      19381      5267         0           0       19458    ( 0.00%) 
[02/21 13:00:45     17s] (I)      Layer  4:      18387      1756         0           0       18485    ( 0.00%) 
[02/21 13:00:45     17s] (I)      Layer  5:      19381       378         0           0       19458    ( 0.00%) 
[02/21 13:00:45     17s] (I)      Layer  6:      18387        25         0           0       18485    ( 0.00%) 
[02/21 13:00:45     17s] (I)      Layer  7:      19381         8         0           0       19458    ( 0.00%) 
[02/21 13:00:45     17s] (I)      Layer  8:      18387         1         0           0       18485    ( 0.00%) 
[02/21 13:00:45     17s] (I)      Layer  9:      19319         3         0           0       19458    ( 0.00%) 
[02/21 13:00:45     17s] (I)      Layer 10:       5474         0         0         472        6922    ( 6.38%) 
[02/21 13:00:45     17s] (I)      Layer 11:       7314         0         0         497        7286    ( 6.38%) 
[02/21 13:00:45     17s] (I)      Total:        163798     13799         0         967      165980    ( 0.58%) 
[02/21 13:00:45     17s] (I)      
[02/21 13:00:45     17s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/21 13:00:45     17s] [NR-eGR]                        OverCon            
[02/21 13:00:45     17s] [NR-eGR]                         #Gcell     %Gcell
[02/21 13:00:45     17s] [NR-eGR]        Layer               (1)    OverCon
[02/21 13:00:45     17s] [NR-eGR] ----------------------------------------------
[02/21 13:00:45     17s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:45     17s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:45     17s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:45     17s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:45     17s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:45     17s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:45     17s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:45     17s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:45     17s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:45     17s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:45     17s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:45     17s] [NR-eGR] ----------------------------------------------
[02/21 13:00:45     17s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/21 13:00:45     17s] [NR-eGR] 
[02/21 13:00:45     17s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.06 sec, Curr Mem: 2002.66 MB )
[02/21 13:00:45     17s] (I)      total 2D Cap : 167184 = (86379 H, 80805 V)
[02/21 13:00:45     17s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.024, REAL:0.095, MEM:2002.7M, EPOCH TIME: 1740153645.266268
[02/21 13:00:45     17s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/21 13:00:45     17s] OPERPROF: Starting HotSpotCal at level 1, MEM:2002.7M, EPOCH TIME: 1740153645.266285
[02/21 13:00:45     17s] Early Global Route congestion estimation runtime: 0.09 seconds, mem = 2002.7M
[02/21 13:00:45     17s] [hotspot] +------------+---------------+---------------+
[02/21 13:00:45     17s] [hotspot] |            |   max hotspot | total hotspot |
[02/21 13:00:45     17s] [hotspot] +------------+---------------+---------------+
[02/21 13:00:45     17s] [hotspot] | normalized |          0.00 |          0.00 |
[02/21 13:00:45     17s] [hotspot] +------------+---------------+---------------+
[02/21 13:00:45     17s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/21 13:00:45     17s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/21 13:00:45     17s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2002.7M, EPOCH TIME: 1740153645.267533
[02/21 13:00:45     17s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2002.7M, EPOCH TIME: 1740153645.268768
[02/21 13:00:45     17s] Skipped repairing congestion.
[02/21 13:00:45     17s] Starting Early Global Route wiring: mem = 2002.7M
[02/21 13:00:45     17s] (I)      ============= Track Assignment ============
[02/21 13:00:45     17s] (I)      Started Track Assignment (1T) ( Curr Mem: 2002.66 MB )
[02/21 13:00:45     17s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[02/21 13:00:45     17s] (I)      Run Multi-thread track assignment
[02/21 13:00:45     17s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2002.66 MB )
[02/21 13:00:45     17s] (I)      Started Export ( Curr Mem: 2002.66 MB )
[02/21 13:00:45     17s] [NR-eGR]                  Length (um)   Vias 
[02/21 13:00:45     17s] [NR-eGR] ------------------------------------
[02/21 13:00:45     17s] [NR-eGR]  Metal1   (1H)             0   5126 
[02/21 13:00:45     17s] [NR-eGR]  Metal2   (2V)          8638   7366 
[02/21 13:00:45     17s] [NR-eGR]  Metal3   (3H)          9001    655 
[02/21 13:00:45     17s] [NR-eGR]  Metal4   (4V)          2972    159 
[02/21 13:00:45     17s] [NR-eGR]  Metal5   (5H)           686     12 
[02/21 13:00:45     17s] [NR-eGR]  Metal6   (6V)            45      2 
[02/21 13:00:45     17s] [NR-eGR]  Metal7   (7H)            17      1 
[02/21 13:00:45     17s] [NR-eGR]  Metal8   (8V)             3      1 
[02/21 13:00:45     17s] [NR-eGR]  Metal9   (9H)             0      1 
[02/21 13:00:45     17s] [NR-eGR]  Metal10  (10V)            0      1 
[02/21 13:00:45     17s] [NR-eGR]  Metal11  (11H)            1      0 
[02/21 13:00:45     17s] [NR-eGR] ------------------------------------
[02/21 13:00:45     17s] [NR-eGR]           Total        21362  13324 
[02/21 13:00:45     17s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:45     17s] [NR-eGR] Total half perimeter of net bounding box: 17050um
[02/21 13:00:45     17s] [NR-eGR] Total length: 21362um, number of vias: 13324
[02/21 13:00:45     17s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:45     17s] [NR-eGR] Total eGR-routed clock nets wire length: 139um, number of vias: 114
[02/21 13:00:45     17s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:45     17s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2002.66 MB )
[02/21 13:00:45     17s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.024, REAL:0.030, MEM:2002.7M, EPOCH TIME: 1740153645.298738
[02/21 13:00:45     17s] Early Global Route wiring runtime: 0.03 seconds, mem = 2002.7M
[02/21 13:00:45     17s] Tdgp not successfully inited but do clear! skip clearing
[02/21 13:00:45     17s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[02/21 13:00:45     17s] *** Finishing place_design default flow ***
[02/21 13:00:45     17s] ***** Total cpu  0:0:3
[02/21 13:00:45     17s] ***** Total real time  0:0:5
[02/21 13:00:45     17s] **place_design ... cpu = 0: 0: 3, real = 0: 0: 5, mem = 1947.7M **
[02/21 13:00:45     17s] Tdgp not successfully inited but do clear! skip clearing
[02/21 13:00:45     17s] 
[02/21 13:00:45     17s] *** Summary of all messages that are not suppressed in this session:
[02/21 13:00:45     17s] Severity  ID               Count  Summary                                  
[02/21 13:00:45     17s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[02/21 13:00:45     17s] *** Message Summary: 2 warning(s), 0 error(s)
[02/21 13:00:45     17s] 
[02/21 13:00:45     17s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:45     17s] UM:*                                                                   final
[02/21 13:00:45     17s] UM: Running design category ...
[02/21 13:00:45     17s] All LLGs are deleted
[02/21 13:00:45     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:45     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:45     17s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1947.7M, EPOCH TIME: 1740153645.344937
[02/21 13:00:45     17s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1947.7M, EPOCH TIME: 1740153645.345142
[02/21 13:00:45     17s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1947.7M, EPOCH TIME: 1740153645.345184
[02/21 13:00:45     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:45     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:45     17s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1947.7M, EPOCH TIME: 1740153645.345864
[02/21 13:00:45     17s] Max number of tech site patterns supported in site array is 256.
[02/21 13:00:45     17s] Core basic site is CoreSite
[02/21 13:00:45     17s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1947.7M, EPOCH TIME: 1740153645.357619
[02/21 13:00:45     17s] After signature check, allow fast init is false, keep pre-filter is true.
[02/21 13:00:45     17s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/21 13:00:45     17s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1947.7M, EPOCH TIME: 1740153645.357788
[02/21 13:00:45     17s] SiteArray: non-trimmed site array dimensions = 44 x 379
[02/21 13:00:45     17s] SiteArray: use 114,688 bytes
[02/21 13:00:45     17s] SiteArray: current memory after site array memory allocation 1947.7M
[02/21 13:00:45     17s] SiteArray: FP blocked sites are writable
[02/21 13:00:45     17s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1947.7M, EPOCH TIME: 1740153645.358174
[02/21 13:00:45     17s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1947.7M, EPOCH TIME: 1740153645.358216
[02/21 13:00:45     17s] SiteArray: number of non floorplan blocked sites for llg default is 16676
[02/21 13:00:45     17s] Atter site array init, number of instance map data is 0.
[02/21 13:00:45     17s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1947.7M, EPOCH TIME: 1740153645.358712
[02/21 13:00:45     17s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:1947.7M, EPOCH TIME: 1740153645.358772
[02/21 13:00:45     17s] All LLGs are deleted
[02/21 13:00:45     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:45     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:45     17s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1947.7M, EPOCH TIME: 1740153645.359344
[02/21 13:00:45     17s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1947.7M, EPOCH TIME: 1740153645.359466
[02/21 13:00:45     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:45     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:45     17s] ------------------------------------------------------------
[02/21 13:00:45     17s] 	Current design flip-flop statistics
[02/21 13:00:45     17s] 
[02/21 13:00:45     17s] Single-Bit FF Count          :           40
[02/21 13:00:45     17s] Multi-Bit FF Count           :            0
[02/21 13:00:45     17s] Total Bit Count              :           40
[02/21 13:00:45     17s] Total FF Count               :           40
[02/21 13:00:45     17s] Bits Per Flop                :        1.000
[02/21 13:00:45     17s] Total Clock Pin Cap(FF)      :        8.319
[02/21 13:00:45     17s] Multibit Conversion Ratio(%) :         0.00
[02/21 13:00:45     17s] ------------------------------------------------------------
[02/21 13:00:45     17s] ------------------------------------------------------------
[02/21 13:00:45     17s]             Multi-bit cell usage statistics
[02/21 13:00:45     17s] 
[02/21 13:00:45     17s] ------------------------------------------------------------
[02/21 13:00:45     17s] ============================================================
[02/21 13:00:45     17s] Sequential Multibit cells usage statistics
[02/21 13:00:45     17s] ------------------------------------------------------------
[02/21 13:00:45     17s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[02/21 13:00:45     17s] ------------------------------------------------------------
[02/21 13:00:45     17s] -FlipFlops               40                    0        0.00                    1.00
[02/21 13:00:45     17s] ------------------------------------------------------------
[02/21 13:00:45     17s] 
[02/21 13:00:45     17s] ------------------------------------------------------------
[02/21 13:00:45     17s] Seq_Mbit libcell              Bitwidth        Count
[02/21 13:00:45     17s] ------------------------------------------------------------
[02/21 13:00:45     17s] Total 0
[02/21 13:00:45     17s] ============================================================
[02/21 13:00:45     17s] ------------------------------------------------------------
[02/21 13:00:45     17s] Category            Num of Insts Rejected     Reasons
[02/21 13:00:45     17s] ------------------------------------------------------------
[02/21 13:00:45     17s] ------------------------------------------------------------
[02/21 13:00:45     17s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:45     17s] UM:          17.71             26                                      place_design
[02/21 13:00:45     17s] *** placeDesign #1 [finish] : cpu/real = 0:00:03.5/0:00:05.0 (0.7), totSession cpu/real = 0:00:17.7/0:00:22.9 (0.8), mem = 1947.7M
[02/21 13:00:45     17s] 
[02/21 13:00:45     17s] =============================================================================================
[02/21 13:00:45     17s]  Final TAT Report : placeDesign #1                                              21.15-s110_1
[02/21 13:00:45     17s] =============================================================================================
[02/21 13:00:45     17s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 13:00:45     17s] ---------------------------------------------------------------------------------------------
[02/21 13:00:45     17s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:00:45     17s] [ TimingUpdate           ]      8   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.9
[02/21 13:00:45     17s] [ FullDelayCalc          ]      5   0:00:00.4  (   8.7 % )     0:00:00.4 /  0:00:00.4    0.8
[02/21 13:00:45     17s] [ MISC                   ]          0:00:04.5  (  89.4 % )     0:00:04.5 /  0:00:03.1    0.7
[02/21 13:00:45     17s] ---------------------------------------------------------------------------------------------
[02/21 13:00:45     17s]  placeDesign #1 TOTAL               0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:03.5    0.7
[02/21 13:00:45     17s] ---------------------------------------------------------------------------------------------
[02/21 13:00:45     17s] 
[02/21 13:00:45     17s] @file 139:
[02/21 13:00:45     17s] @file 140:
[02/21 13:00:45     17s] @file 141: #-----------------------------------------------------------------------------
[02/21 13:00:45     17s] @file 142: # Save Design: 02_placement.enc
[02/21 13:00:45     17s] @file 143: #-----------------------------------------------------------------------------
[02/21 13:00:45     17s] @file 144: # graphical or command
[02/21 13:00:45     17s] @@file 145: write_db 02_placement.enc
[02/21 13:00:45     17s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/21 13:00:45     17s] #% Begin save design ... (date=02/21 13:00:45, mem=1620.9M)
[02/21 13:00:45     17s] % Begin Save ccopt configuration ... (date=02/21 13:00:45, mem=1620.9M)
[02/21 13:00:45     17s] % End Save ccopt configuration ... (date=02/21 13:00:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1620.9M, current mem=1620.9M)
[02/21 13:00:45     17s] % Begin Save netlist data ... (date=02/21 13:00:45, mem=1620.9M)
[02/21 13:00:45     17s] Writing Binary DB to 02_placement.enc.tmp/ieee754multiplier.v.bin in single-threaded mode...
[02/21 13:00:45     17s] % End Save netlist data ... (date=02/21 13:00:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1621.1M, current mem=1621.1M)
[02/21 13:00:45     17s] Saving symbol-table file ...
[02/21 13:00:45     17s] Saving congestion map file 02_placement.enc.tmp/ieee754multiplier.route.congmap.gz ...
[02/21 13:00:45     17s] % Begin Save AAE data ... (date=02/21 13:00:45, mem=1621.4M)
[02/21 13:00:45     17s] Saving AAE Data ...
[02/21 13:00:45     17s] % End Save AAE data ... (date=02/21 13:00:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1621.4M, current mem=1621.4M)
[02/21 13:00:45     17s] Saving preference file 02_placement.enc.tmp/gui.pref.tcl ...
[02/21 13:00:45     17s] Saving mode setting ...
[02/21 13:00:45     17s] Saving root attributes to be loaded post write_db ...
[02/21 13:00:45     18s] Saving global file ...
[02/21 13:00:45     18s] Saving root attributes to be loaded previous write_db ...
[02/21 13:00:46     18s] % Begin Save floorplan data ... (date=02/21 13:00:46, mem=1623.5M)
[02/21 13:00:46     18s] Saving floorplan file ...
[02/21 13:00:46     18s] % End Save floorplan data ... (date=02/21 13:00:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1623.5M, current mem=1623.5M)
[02/21 13:00:46     18s] Saving PG file 02_placement.enc.tmp/ieee754multiplier.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Fri Feb 21 13:00:46 2025)
[02/21 13:00:46     18s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1948.2M) ***
[02/21 13:00:46     18s] Saving Drc markers ...
[02/21 13:00:46     18s] ... No Drc file written since there is no markers found.
[02/21 13:00:46     18s] % Begin Save placement data ... (date=02/21 13:00:46, mem=1623.5M)
[02/21 13:00:46     18s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/21 13:00:46     18s] Save Adaptive View Pruning View Names to Binary file
[02/21 13:00:46     18s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1951.2M) ***
[02/21 13:00:46     18s] % End Save placement data ... (date=02/21 13:00:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1623.5M, current mem=1623.5M)
[02/21 13:00:46     18s] % Begin Save routing data ... (date=02/21 13:00:46, mem=1623.5M)
[02/21 13:00:46     18s] Saving route file ...
[02/21 13:00:46     18s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1948.2M) ***
[02/21 13:00:46     18s] % End Save routing data ... (date=02/21 13:00:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1623.5M, current mem=1623.5M)
[02/21 13:00:46     18s] Saving property file 02_placement.enc.tmp/ieee754multiplier.prop
[02/21 13:00:46     18s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1951.2M) ***
[02/21 13:00:46     18s] % Begin Save power constraints data ... (date=02/21 13:00:46, mem=1623.5M)
[02/21 13:00:46     18s] % End Save power constraints data ... (date=02/21 13:00:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1623.5M, current mem=1623.5M)
[02/21 13:00:46     18s] Generated self-contained design 02_placement.enc.tmp
[02/21 13:00:46     18s] #% End save design ... (date=02/21 13:00:46, total cpu=0:00:00.7, real=0:00:01.0, peak res=1654.3M, current mem=1624.2M)
[02/21 13:00:46     18s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/21 13:00:46     18s] *** Message Summary: 0 warning(s), 0 error(s)
[02/21 13:00:46     18s] 
[02/21 13:00:46     18s] @file 146:
[02/21 13:00:46     18s] @file 147:
[02/21 13:00:46     18s] @file 148: #-----------------------------------------------------------------------------
[02/21 13:00:46     18s] @file 149: # Extract RC
[02/21 13:00:46     18s] @file 150: #-----------------------------------------------------------------------------
[02/21 13:00:46     18s] @file 151: # graphical or command
[02/21 13:00:46     18s] @@file 152: set_db extract_rc_engine pre_route
[02/21 13:00:46     18s] @@file 153: extract_rc ;
[02/21 13:00:46     18s] Extraction called for design 'ieee754multiplier' of instances=1257 and nets=1699 using extraction engine 'pre_route' .
[02/21 13:00:46     18s] pre_route RC Extraction called for design ieee754multiplier.
[02/21 13:00:46     18s] RC Extraction called in multi-corner(2) mode.
[02/21 13:00:46     18s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
[02/21 13:00:46     18s] Type 'man IMPEXT-6166' for more detail.
[02/21 13:00:46     18s] RCMode: PreRoute
[02/21 13:00:46     18s]       RC Corner Indexes            0       1   
[02/21 13:00:46     18s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/21 13:00:46     18s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/21 13:00:46     18s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/21 13:00:46     18s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/21 13:00:46     18s] Shrink Factor                : 1.00000
[02/21 13:00:46     18s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/21 13:00:46     18s] Using capacitance table file ...
[02/21 13:00:46     18s] 
[02/21 13:00:46     18s] Trim Metal Layers:
[02/21 13:00:46     18s] LayerId::1 widthSet size::4
[02/21 13:00:46     18s] LayerId::2 widthSet size::4
[02/21 13:00:46     18s] LayerId::3 widthSet size::4
[02/21 13:00:46     18s] LayerId::4 widthSet size::4
[02/21 13:00:46     18s] LayerId::5 widthSet size::4
[02/21 13:00:46     18s] LayerId::6 widthSet size::4
[02/21 13:00:46     18s] LayerId::7 widthSet size::4
[02/21 13:00:46     18s] LayerId::8 widthSet size::4
[02/21 13:00:46     18s] LayerId::9 widthSet size::4
[02/21 13:00:46     18s] LayerId::10 widthSet size::4
[02/21 13:00:46     18s] LayerId::11 widthSet size::3
[02/21 13:00:46     18s] eee: pegSigSF::1.070000
[02/21 13:00:46     18s] Updating RC grid for preRoute extraction ...
[02/21 13:00:46     18s] Initializing multi-corner resistance tables ...
[02/21 13:00:46     18s] eee: l::1 avDens::0.099504 usedTrk::223.883565 availTrk::2250.000000 sigTrk::223.883565
[02/21 13:00:46     18s] eee: l::2 avDens::0.249070 usedTrk::532.387137 availTrk::2137.500000 sigTrk::532.387137
[02/21 13:00:46     18s] eee: l::3 avDens::0.245567 usedTrk::552.526287 availTrk::2250.000000 sigTrk::552.526287
[02/21 13:00:46     18s] eee: l::4 avDens::0.082961 usedTrk::177.329064 availTrk::2137.500000 sigTrk::177.329064
[02/21 13:00:46     18s] eee: l::5 avDens::0.025289 usedTrk::40.968334 availTrk::1620.000000 sigTrk::40.968334
[02/21 13:00:46     18s] eee: l::6 avDens::0.003437 usedTrk::2.644649 availTrk::769.500000 sigTrk::2.644649
[02/21 13:00:46     18s] eee: l::7 avDens::0.005813 usedTrk::1.046374 availTrk::180.000000 sigTrk::1.046374
[02/21 13:00:46     18s] eee: l::8 avDens::0.000877 usedTrk::0.150000 availTrk::171.000000 sigTrk::0.150000
[02/21 13:00:46     18s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 13:00:46     18s] eee: l::10 avDens::0.150439 usedTrk::128.625761 availTrk::855.000000 sigTrk::128.625761
[02/21 13:00:46     18s] eee: l::11 avDens::0.053279 usedTrk::21.098362 availTrk::396.000000 sigTrk::21.098362
[02/21 13:00:46     18s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/21 13:00:46     18s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.257438 uaWl=1.000000 uaWlH=0.174292 aWlH=0.000000 lMod=0 pMax=0.813000 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/21 13:00:46     18s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1961.305M)
[02/21 13:00:46     18s] @file 153: # generates RC database for timing analysis and signal integrity (SI) anaysis
[02/21 13:00:46     18s] @file 154:
[02/21 13:00:46     18s] @file 155:
[02/21 13:00:46     18s] @file 156: #-----------------------------------------------------------------------------
[02/21 13:00:46     18s] @file 157: # preCTS optimization
[02/21 13:00:46     18s] @file 158: #-----------------------------------------------------------------------------
[02/21 13:00:46     18s] @file 159: #set_db opt_drv_fix_max_cap true ; set_db opt_drv_fix_max_tran true ; set_db opt_fix_fanout_load false
[02/21 13:00:46     18s] @file 160: #opt_design -pre_cts
[02/21 13:00:46     18s] @file 161:
[02/21 13:00:46     18s] @file 162:
[02/21 13:00:46     18s] @file 163: #-----------------------------------------------------------------------------
[02/21 13:00:46     18s] @file 164: # Pre-CTS timing verification
[02/21 13:00:46     18s] @file 165: #-----------------------------------------------------------------------------
[02/21 13:00:46     18s] @@file 166: set_db timing_analysis_type best_case_worst_case
[02/21 13:00:46     18s] @@file 167: time_design -pre_cts
[02/21 13:00:46     18s] AAE DB initialization (MEM=1932.69 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/21 13:00:46     18s] #optDebug: fT-S <1 1 0 0 0>
[02/21 13:00:46     18s] *** time_design #1 [begin] : totSession cpu/real = 0:00:18.4/0:00:24.1 (0.8), mem = 1932.7M
[02/21 13:00:46     18s] Setting timing_disable_library_data_to_data_checks to 'true'.
[02/21 13:00:46     18s] Setting timing_disable_user_data_to_data_checks to 'true'.
[02/21 13:00:46     18s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1932.7M, EPOCH TIME: 1740153646.635258
[02/21 13:00:46     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:46     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:46     18s] All LLGs are deleted
[02/21 13:00:46     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:46     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:46     18s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1932.7M, EPOCH TIME: 1740153646.635323
[02/21 13:00:46     18s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1932.7M, EPOCH TIME: 1740153646.635348
[02/21 13:00:46     18s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1932.7M, EPOCH TIME: 1740153646.635396
[02/21 13:00:46     18s] Start to check current routing status for nets...
[02/21 13:00:46     18s] All nets are already routed correctly.
[02/21 13:00:46     18s] End to check current routing status for nets (mem=1932.7M)
[02/21 13:00:46     18s] Effort level <high> specified for reg2reg path_group
[02/21 13:00:46     18s] All LLGs are deleted
[02/21 13:00:46     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:46     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:46     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1947.5M, EPOCH TIME: 1740153646.683057
[02/21 13:00:46     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1947.5M, EPOCH TIME: 1740153646.683283
[02/21 13:00:46     18s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1947.5M, EPOCH TIME: 1740153646.683446
[02/21 13:00:46     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:46     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:46     18s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1947.5M, EPOCH TIME: 1740153646.684161
[02/21 13:00:46     18s] Max number of tech site patterns supported in site array is 256.
[02/21 13:00:46     18s] Core basic site is CoreSite
[02/21 13:00:46     18s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1947.5M, EPOCH TIME: 1740153646.695898
[02/21 13:00:46     18s] After signature check, allow fast init is false, keep pre-filter is true.
[02/21 13:00:46     18s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/21 13:00:46     18s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1947.5M, EPOCH TIME: 1740153646.696111
[02/21 13:00:46     18s] SiteArray: non-trimmed site array dimensions = 44 x 379
[02/21 13:00:46     18s] SiteArray: use 114,688 bytes
[02/21 13:00:46     18s] SiteArray: current memory after site array memory allocation 1947.5M
[02/21 13:00:46     18s] SiteArray: FP blocked sites are writable
[02/21 13:00:46     18s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1947.5M, EPOCH TIME: 1740153646.696545
[02/21 13:00:46     18s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1947.5M, EPOCH TIME: 1740153646.696593
[02/21 13:00:46     18s] SiteArray: number of non floorplan blocked sites for llg default is 16676
[02/21 13:00:46     18s] Atter site array init, number of instance map data is 0.
[02/21 13:00:46     18s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1947.5M, EPOCH TIME: 1740153646.697104
[02/21 13:00:46     18s] 
[02/21 13:00:46     18s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:46     18s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:1947.5M, EPOCH TIME: 1740153646.697281
[02/21 13:00:46     18s] All LLGs are deleted
[02/21 13:00:46     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:46     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:46     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1947.5M, EPOCH TIME: 1740153646.697755
[02/21 13:00:46     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1947.5M, EPOCH TIME: 1740153646.697889
[02/21 13:00:46     18s] Starting delay calculation for Setup views
[02/21 13:00:46     18s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/21 13:00:46     18s] #################################################################################
[02/21 13:00:46     18s] # Design Stage: PreRoute
[02/21 13:00:46     18s] # Design Name: ieee754multiplier
[02/21 13:00:46     18s] # Design Mode: 45nm
[02/21 13:00:46     18s] # Analysis Mode: MMMC Non-OCV 
[02/21 13:00:46     18s] # Parasitics Mode: No SPEF/RCDB 
[02/21 13:00:46     18s] # Signoff Settings: SI Off 
[02/21 13:00:46     18s] #################################################################################
[02/21 13:00:46     18s] Calculate delays in BcWc mode...
[02/21 13:00:46     18s] Topological Sorting (REAL = 0:00:00.0, MEM = 1957.0M, InitMEM = 1957.0M)
[02/21 13:00:46     18s] Start delay calculation (fullDC) (1 T). (MEM=1957.02)
[02/21 13:00:46     18s] Start AAE Lib Loading. (MEM=1957.02)
[02/21 13:00:46     18s] End AAE Lib Loading. (MEM=1976.09 CPU=0:00:00.0 Real=0:00:00.0)
[02/21 13:00:46     18s] End AAE Lib Interpolated Model. (MEM=1976.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 13:00:46     18s] Total number of fetched objects 1672
[02/21 13:00:46     18s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/21 13:00:46     18s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 13:00:46     18s] End delay calculation. (MEM=2033.33 CPU=0:00:00.1 REAL=0:00:00.0)
[02/21 13:00:46     18s] End delay calculation (fullDC). (MEM=2033.33 CPU=0:00:00.1 REAL=0:00:00.0)
[02/21 13:00:46     18s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2033.3M) ***
[02/21 13:00:46     18s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:18.7 mem=2025.3M)
[02/21 13:00:47     18s] 
[02/21 13:00:47     18s] ------------------------------------------------------------------
[02/21 13:00:47     18s]          time_design Summary
[02/21 13:00:47     18s] ------------------------------------------------------------------
[02/21 13:00:47     18s] 
[02/21 13:00:47     18s] Setup views included:
[02/21 13:00:47     18s]  analysis_normal_slow_max 
[02/21 13:00:47     18s] 
[02/21 13:00:47     18s] +--------------------+---------+---------+---------+
[02/21 13:00:47     18s] |     Setup mode     |   all   | reg2reg | default |
[02/21 13:00:47     18s] +--------------------+---------+---------+---------+
[02/21 13:00:47     18s] |           WNS (ns):| 97.028  | 97.028  | 98.811  |
[02/21 13:00:47     18s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[02/21 13:00:47     18s] |    Violating Paths:|    0    |    0    |    0    |
[02/21 13:00:47     18s] |          All Paths:|   117   |   40    |   78    |
[02/21 13:00:47     18s] +--------------------+---------+---------+---------+
[02/21 13:00:47     18s] 
[02/21 13:00:47     18s] +----------------+-------------------------------+------------------+
[02/21 13:00:47     18s] |                |              Real             |       Total      |
[02/21 13:00:47     18s] |    DRVs        +------------------+------------+------------------|
[02/21 13:00:47     18s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/21 13:00:47     18s] +----------------+------------------+------------+------------------+
[02/21 13:00:47     18s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[02/21 13:00:47     18s] |   max_tran     |     38 (83)      |   -0.899   |     38 (83)      |
[02/21 13:00:47     18s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/21 13:00:47     18s] |   max_length   |      0 (0)       |     0      |      0 (0)       [02/21 13:00:47     18s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
|
[02/21 13:00:47     18s] +----------------+------------------+------------+------------------+
[02/21 13:00:47     18s] 
[02/21 13:00:47     18s] All LLGs are deleted
[02/21 13:00:47     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:47     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:47     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1997.8M, EPOCH TIME: 1740153647.603558
[02/21 13:00:47     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1997.8M, EPOCH TIME: 1740153647.603724
[02/21 13:00:47     18s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1997.8M, EPOCH TIME: 1740153647.603873
[02/21 13:00:47     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:47     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:47     18s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1997.8M, EPOCH TIME: 1740153647.604555
[02/21 13:00:47     18s] Max number of tech site patterns supported in site array is 256.
[02/21 13:00:47     18s] Core basic site is CoreSite
[02/21 13:00:47     18s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1997.8M, EPOCH TIME: 1740153647.616416
[02/21 13:00:47     18s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 13:00:47     18s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 13:00:47     18s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1997.8M, EPOCH TIME: 1740153647.616596
[02/21 13:00:47     18s] Fast DP-INIT is on for default
[02/21 13:00:47     18s] Atter site array init, number of instance map data is 0.
[02/21 13:00:47     18s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1997.8M, EPOCH TIME: 1740153647.617339
[02/21 13:00:47     18s] 
[02/21 13:00:47     18s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:47     18s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.014, MEM:1997.8M, EPOCH TIME: 1740153647.617521
[02/21 13:00:47     18s] All LLGs are deleted
[02/21 13:00:47     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:47     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:47     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1997.8M, EPOCH TIME: 1740153647.618002
[02/21 13:00:47     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1997.8M, EPOCH TIME: 1740153647.618123
[02/21 13:00:47     18s] Density: 67.456%
[02/21 13:00:47     18s] Routing Overflow: 0.00% H and 0.00% V
[02/21 13:00:47     18s] ------------------------------------------------------------------
[02/21 13:00:47     18s] All LLGs are deleted
[02/21 13:00:47     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:47     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:47     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1997.8M, EPOCH TIME: 1740153647.620369
[02/21 13:00:47     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1997.8M, EPOCH TIME: 1740153647.620497
[02/21 13:00:47     18s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1997.8M, EPOCH TIME: 1740153647.620642
[02/21 13:00:47     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:47     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:47     18s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1997.8M, EPOCH TIME: 1740153647.621318
[02/21 13:00:47     18s] Max number of tech site patterns supported in site array is 256.
[02/21 13:00:47     18s] Core basic site is CoreSite
[02/21 13:00:47     18s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1997.8M, EPOCH TIME: 1740153647.633078
[02/21 13:00:47     18s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 13:00:47     18s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 13:00:47     18s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1997.8M, EPOCH TIME: 1740153647.633263
[02/21 13:00:47     18s] Fast DP-INIT is on for default
[02/21 13:00:47     18s] Atter site array init, number of instance map data is 0.
[02/21 13:00:47     18s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.013, MEM:1997.8M, EPOCH TIME: 1740153647.634023
[02/21 13:00:47     18s] 
[02/21 13:00:47     18s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:47     18s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.014, MEM:1997.8M, EPOCH TIME: 1740153647.634202
[02/21 13:00:47     18s] All LLGs are deleted
[02/21 13:00:47     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:47     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:47     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1997.8M, EPOCH TIME: 1740153647.634649
[02/21 13:00:47     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1997.8M, EPOCH TIME: 1740153647.634769
[02/21 13:00:47     18s] Reported timing to dir ./timingReports
[02/21 13:00:47     18s] Total CPU time: 0.43 sec
[02/21 13:00:47     18s] Total Real time: 1.0 sec
[02/21 13:00:47     18s] Total Memory Usage: 1997.769531 Mbytes
[02/21 13:00:47     18s] Info: pop threads available for lower-level modules during optimization.
[02/21 13:00:47     18s] 
[02/21 13:00:47     18s] =============================================================================================
[02/21 13:00:47     18s]  Final TAT Report : time_design #1                                              21.15-s110_1
[02/21 13:00:47     18s] =============================================================================================
[02/21 13:00:47     18s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 13:00:47     18s] ---------------------------------------------------------------------------------------------
[02/21 13:00:47     18s] *** time_design #1 [finish] : cpu/real = 0:00:00.4/0:00:01.1 (0.4), totSession cpu/real = 0:00:18.8/0:00:25.2 (0.7), mem = 1997.8M
[02/21 13:00:47     18s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:00:47     18s] [ OptSummaryReport       ]      1   0:00:00.1  (   5.1 % )     0:00:01.0 /  0:00:00.3    0.3
[02/21 13:00:47     18s] [ DrvReport              ]      1   0:00:00.5  (  51.6 % )     0:00:00.5 /  0:00:00.0    0.0
[02/21 13:00:47     18s] [ TimingUpdate           ]      1   0:00:00.1  (   8.6 % )     0:00:00.3 /  0:00:00.2    0.9
[02/21 13:00:47     18s] [ FullDelayCalc          ]      1   0:00:00.2  (  17.1 % )     0:00:00.2 /  0:00:00.1    0.7
[02/21 13:00:47     18s] [ TimingReport           ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:00:47     18s] [ GenerateReports        ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.0    0.8
[02/21 13:00:47     18s] [ MISC                   ]          0:00:00.1  (   9.0 % )     0:00:00.1 /  0:00:00.1    0.8
[02/21 13:00:47     18s] ---------------------------------------------------------------------------------------------
[02/21 13:00:47     18s]  time_design #1 TOTAL               0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:00.4    0.4
[02/21 13:00:47     18s] ---------------------------------------------------------------------------------------------
[02/21 13:00:47     18s] 
[02/21 13:00:47     18s] @file 168:
[02/21 13:00:47     18s] @file 169:
[02/21 13:00:47     18s] @file 170: #-----------------------------------------------------------------------------
[02/21 13:00:47     18s] @file 171: # CTS - Clock Concurrent Optimization Flow
[02/21 13:00:47     18s] @file 172: #-----------------------------------------------------------------------------
[02/21 13:00:47     18s] @@file 173: get_db clock_trees
[02/21 13:00:47     18s] @@file 174: create_clock_tree_spec ;
[02/21 13:00:47     18s] Creating clock tree spec for modes (timing configs): normal_genus_slow_max
[02/21 13:00:47     18s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[02/21 13:00:47     18s] Reset timing graph...
[02/21 13:00:47     18s] Ignoring AAE DB Resetting ...
[02/21 13:00:47     18s] Reset timing graph done.
[02/21 13:00:47     18s] Ignoring AAE DB Resetting ...
[02/21 13:00:47     18s] Analyzing clock structure...
[02/21 13:00:47     18s] Analyzing clock structure done.
[02/21 13:00:47     18s] Reset timing graph...
[02/21 13:00:47     18s] Ignoring AAE DB Resetting ...
[02/21 13:00:47     18s] Reset timing graph done.
[02/21 13:00:47     18s] Extracting original clock gating for clk...
[02/21 13:00:47     18s]   clock_tree clk contains 40 sinks and 0 clock gates.
[02/21 13:00:47     18s] Extracting original clock gating for clk done.
[02/21 13:00:47     18s] The skew group clk/normal_genus_slow_max was created. It contains 40 sinks and 1 sources.
[02/21 13:00:47     18s] Checking clock tree convergence...
[02/21 13:00:47     18s] Checking clock tree convergence done.
[02/21 13:00:47     18s] @file 174: # creates a database cts spec
[02/21 13:00:47     18s] @@file 175: get_db clock_trees
[02/21 13:00:47     18s] @@file 176: ccopt_design ;
[02/21 13:00:47     18s] #% Begin ccopt_design (date=02/21 13:00:47, mem=1633.1M)
[02/21 13:00:47     18s] Turning off fast DC mode.
[02/21 13:00:47     18s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:00:18.9/0:00:25.3 (0.7), mem = 1976.0M
[02/21 13:00:47     18s] Runtime...
[02/21 13:00:47     18s] **INFO: User's settings:
[02/21 13:00:52     23s] delaycal_default_net_delay                               1000ps
[02/21 13:00:52     23s] delaycal_default_net_load                                0.5pf
[02/21 13:00:52     23s] delaycal_enable_high_fanout                              true
[02/21 13:00:52     23s] delaycal_ignore_net_load                                 false
[02/21 13:00:52     23s] delaycal_input_transition_delay                          0.1ps
[02/21 13:00:52     23s] delaycal_socv_accuracy_mode                              low
[02/21 13:00:52     23s] delaycal_use_default_delay_limit                         1000
[02/21 13:00:52     23s] setAnalysisMode -cts                                     postCTS
[02/21 13:00:52     23s] setAnalysisMode -virtualIPO                              false
[02/21 13:00:52     23s] setDelayCalMode -engine                                  aae
[02/21 13:00:52     23s] design_process_node                                      45
[02/21 13:00:52     23s] extract_rc_coupling_cap_threshold                        0.1
[02/21 13:00:52     23s] extract_rc_engine                                        pre_route
[02/21 13:00:52     23s] extract_rc_relative_cap_threshold                        1.0
[02/21 13:00:52     23s] extract_rc_shrink_factor                                 1.0
[02/21 13:00:52     23s] extract_rc_total_cap_threshold                           0.0
[02/21 13:00:52     23s] opt_preserve_all_sequential                              true
[02/21 13:00:52     23s] place_global_place_io_pins                               true
[02/21 13:00:52     23s] place_global_reorder_scan                                false
[02/21 13:00:52     23s] route_design_extract_third_party_compatible              false
[02/21 13:00:52     23s] getAnalysisMode -cts                                     postCTS
[02/21 13:00:52     23s] getAnalysisMode -virtualIPO                              false
[02/21 13:00:52     23s] getDelayCalMode -engine                                  aae
[02/21 13:00:52     23s] getIlmMode -keepHighFanoutCriticalInsts                  false
[02/21 13:00:52     23s] get_power_analysis_mode -report_power_quiet              false
[02/21 13:00:52     23s] getAnalysisMode -cts                                     postCTS
[02/21 13:00:52     23s] getAnalysisMode -virtualIPO                              false
[02/21 13:00:52     23s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[02/21 13:00:52     23s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
[02/21 13:00:52     23s] Set place::cacheFPlanSiteMark to 1
[02/21 13:00:52     23s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[02/21 13:00:52     23s] Using CCOpt effort standard.
[02/21 13:00:52     23s] CCOpt::Phase::Initialization...
[02/21 13:00:52     23s] Check Prerequisites...
[02/21 13:00:52     23s] Leaving CCOpt scope - CheckPlace...
[02/21 13:00:52     23s] OPERPROF: Starting checkPlace at level 1, MEM:1976.0M, EPOCH TIME: 1740153652.260010
[02/21 13:00:52     23s] Processing tracks to init pin-track alignment.
[02/21 13:00:52     23s] z: 2, totalTracks: 1
[02/21 13:00:52     23s] z: 4, totalTracks: 1
[02/21 13:00:52     23s] z: 6, totalTracks: 1
[02/21 13:00:52     23s] z: 8, totalTracks: 1
[02/21 13:00:52     23s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 13:00:52     23s] All LLGs are deleted
[02/21 13:00:52     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:52     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:52     23s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1976.0M, EPOCH TIME: 1740153652.261770
[02/21 13:00:52     23s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1976.0M, EPOCH TIME: 1740153652.261958
[02/21 13:00:52     23s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1976.0M, EPOCH TIME: 1740153652.262005
[02/21 13:00:52     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:52     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:52     23s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1976.0M, EPOCH TIME: 1740153652.262710
[02/21 13:00:52     23s] Max number of tech site patterns supported in site array is 256.
[02/21 13:00:52     23s] Core basic site is CoreSite
[02/21 13:00:52     23s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1976.0M, EPOCH TIME: 1740153652.262799
[02/21 13:00:52     23s] After signature check, allow fast init is false, keep pre-filter is true.
[02/21 13:00:52     23s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/21 13:00:52     23s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1976.0M, EPOCH TIME: 1740153652.262922
[02/21 13:00:52     23s] SiteArray: non-trimmed site array dimensions = 44 x 379
[02/21 13:00:52     23s] SiteArray: use 114,688 bytes
[02/21 13:00:52     23s] SiteArray: current memory after site array memory allocation 1976.0M
[02/21 13:00:52     23s] SiteArray: FP blocked sites are writable
[02/21 13:00:52     23s] SiteArray: number of non floorplan blocked sites for llg default is 16676
[02/21 13:00:52     23s] Atter site array init, number of instance map data is 0.
[02/21 13:00:52     23s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.001, REAL:0.001, MEM:1976.0M, EPOCH TIME: 1740153652.263359
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:52     23s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.001, REAL:0.001, MEM:1976.0M, EPOCH TIME: 1740153652.263454
[02/21 13:00:52     23s] Begin checking placement ... (start mem=1976.0M, init mem=1976.0M)
[02/21 13:00:52     23s] Begin checking exclusive groups violation ...
[02/21 13:00:52     23s] There are 0 groups to check, max #box is 0, total #box is 0
[02/21 13:00:52     23s] Finished checking exclusive groups violations. Found 0 Vio.
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] Running CheckPlace using 1 thread in normal mode...
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] ...checkPlace normal is done!
[02/21 13:00:52     23s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1976.0M, EPOCH TIME: 1740153652.270166
[02/21 13:00:52     23s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1976.0M, EPOCH TIME: 1740153652.270545
[02/21 13:00:52     23s] *info: Placed = 1257          
[02/21 13:00:52     23s] *info: Unplaced = 0           
[02/21 13:00:52     23s] Placement Density:67.46%(3847/5703)
[02/21 13:00:52     23s] Placement Density (including fixed std cells):67.46%(3847/5703)
[02/21 13:00:52     23s] All LLGs are deleted
[02/21 13:00:52     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1257).
[02/21 13:00:52     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:52     23s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1976.0M, EPOCH TIME: 1740153652.271096
[02/21 13:00:52     23s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1976.0M, EPOCH TIME: 1740153652.271233
[02/21 13:00:52     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:52     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:52     23s] OPERPROF: Finished checkPlace at level 1, CPU:0.011, REAL:0.012, MEM:1976.0M, EPOCH TIME: 1740153652.271814
[02/21 13:00:52     23s] Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1976.0M)
[02/21 13:00:52     23s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:52     23s] Innovus will update I/O latencies
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:52     23s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:52     23s] UM:*                                                                   Check Prerequisites
[02/21 13:00:52     23s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:52     23s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:52     23s] UM:*                                                                   CCOpt::Phase::Initialization
[02/21 13:00:52     23s] Info: 1 threads available for lower-level modules during optimization.
[02/21 13:00:52     23s] Executing ccopt post-processing.
[02/21 13:00:52     23s] Synthesizing clock trees with CCOpt...
[02/21 13:00:52     23s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:23.4/0:00:29.8 (0.8), mem = 1976.0M
[02/21 13:00:52     23s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/21 13:00:52     23s] CCOpt::Phase::PreparingToBalance...
[02/21 13:00:52     23s] Leaving CCOpt scope - Initializing power interface...
[02/21 13:00:52     23s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] Positive (advancing) pin insertion delays
[02/21 13:00:52     23s] =========================================
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] Negative (delaying) pin insertion delays
[02/21 13:00:52     23s] ========================================
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] Found 0 advancing pin insertion delay (0.000% of 40 clock tree sinks)
[02/21 13:00:52     23s] Found 0 delaying pin insertion delay (0.000% of 40 clock tree sinks)
[02/21 13:00:52     23s] Notify start of optimization...
[02/21 13:00:52     23s] Notify start of optimization done.
[02/21 13:00:52     23s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[02/21 13:00:52     23s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1976.0M, EPOCH TIME: 1740153652.309304
[02/21 13:00:52     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:52     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:52     23s] All LLGs are deleted
[02/21 13:00:52     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:52     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:52     23s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1976.0M, EPOCH TIME: 1740153652.309340
[02/21 13:00:52     23s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1976.0M, EPOCH TIME: 1740153652.309356
[02/21 13:00:52     23s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1976.0M, EPOCH TIME: 1740153652.309446
[02/21 13:00:52     23s] ### Creating LA Mngr. totSessionCpu=0:00:23.4 mem=1976.0M
[02/21 13:00:52     23s] ### Creating LA Mngr, finished. totSessionCpu=0:00:23.4 mem=1976.0M
[02/21 13:00:52     23s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1976.04 MB )
[02/21 13:00:52     23s] (I)      ==================== Layers =====================
[02/21 13:00:52     23s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:52     23s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/21 13:00:52     23s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:52     23s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/21 13:00:52     23s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/21 13:00:52     23s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/21 13:00:52     23s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/21 13:00:52     23s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/21 13:00:52     23s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/21 13:00:52     23s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/21 13:00:52     23s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/21 13:00:52     23s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/21 13:00:52     23s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/21 13:00:52     23s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/21 13:00:52     23s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/21 13:00:52     23s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/21 13:00:52     23s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/21 13:00:52     23s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/21 13:00:52     23s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/21 13:00:52     23s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/21 13:00:52     23s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/21 13:00:52     23s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/21 13:00:52     23s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/21 13:00:52     23s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/21 13:00:52     23s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/21 13:00:52     23s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:52     23s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/21 13:00:52     23s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/21 13:00:52     23s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/21 13:00:52     23s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/21 13:00:52     23s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/21 13:00:52     23s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/21 13:00:52     23s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/21 13:00:52     23s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/21 13:00:52     23s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/21 13:00:52     23s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/21 13:00:52     23s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/21 13:00:52     23s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/21 13:00:52     23s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/21 13:00:52     23s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/21 13:00:52     23s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:52     23s] (I)      Started Import and model ( Curr Mem: 1976.04 MB )
[02/21 13:00:52     23s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:00:52     23s] (I)      == Non-default Options ==
[02/21 13:00:52     23s] (I)      Maximum routing layer                              : 11
[02/21 13:00:52     23s] (I)      Number of threads                                  : 1
[02/21 13:00:52     23s] (I)      Method to set GCell size                           : row
[02/21 13:00:52     23s] (I)      Counted 1027 PG shapes. We will not process PG shapes layer by layer.
[02/21 13:00:52     23s] (I)      Use row-based GCell size
[02/21 13:00:52     23s] (I)      Use row-based GCell align
[02/21 13:00:52     23s] (I)      layer 0 area = 80000
[02/21 13:00:52     23s] (I)      layer 1 area = 80000
[02/21 13:00:52     23s] (I)      layer 2 area = 80000
[02/21 13:00:52     23s] (I)      layer 3 area = 80000
[02/21 13:00:52     23s] (I)      layer 4 area = 80000
[02/21 13:00:52     23s] (I)      layer 5 area = 80000
[02/21 13:00:52     23s] (I)      layer 6 area = 80000
[02/21 13:00:52     23s] (I)      layer 7 area = 80000
[02/21 13:00:52     23s] (I)      layer 8 area = 80000
[02/21 13:00:52     23s] (I)      layer 9 area = 400000
[02/21 13:00:52     23s] (I)      layer 10 area = 400000
[02/21 13:00:52     23s] (I)      GCell unit size   : 3420
[02/21 13:00:52     23s] (I)      GCell multiplier  : 1
[02/21 13:00:52     23s] (I)      GCell row height  : 3420
[02/21 13:00:52     23s] (I)      Actual row height : 3420
[02/21 13:00:52     23s] (I)      GCell align ref   : 5200 5320
[02/21 13:00:52     23s] [NR-eGR] Track table information for default rule: 
[02/21 13:00:52     23s] [NR-eGR] Metal1 has single uniform track structure
[02/21 13:00:52     23s] [NR-eGR] Metal2 has single uniform track structure
[02/21 13:00:52     23s] [NR-eGR] Metal3 has single uniform track structure
[02/21 13:00:52     23s] [NR-eGR] Metal4 has single uniform track structure
[02/21 13:00:52     23s] [NR-eGR] Metal5 has single uniform track structure
[02/21 13:00:52     23s] [NR-eGR] Metal6 has single uniform track structure
[02/21 13:00:52     23s] [NR-eGR] Metal7 has single uniform track structure
[02/21 13:00:52     23s] [NR-eGR] Metal8 has single uniform track structure
[02/21 13:00:52     23s] [NR-eGR] Metal9 has single uniform track structure
[02/21 13:00:52     23s] [NR-eGR] Metal10 has single uniform track structure
[02/21 13:00:52     23s] [NR-eGR] Metal11 has single uniform track structure
[02/21 13:00:52     23s] (I)      ==================== Default via =====================
[02/21 13:00:52     23s] (I)      +----+------------------+----------------------------+
[02/21 13:00:52     23s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[02/21 13:00:52     23s] (I)      +----+------------------+----------------------------+
[02/21 13:00:52     23s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[02/21 13:00:52     23s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[02/21 13:00:52     23s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[02/21 13:00:52     23s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[02/21 13:00:52     23s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[02/21 13:00:52     23s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[02/21 13:00:52     23s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[02/21 13:00:52     23s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[02/21 13:00:52     23s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[02/21 13:00:52     23s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[02/21 13:00:52     23s] (I)      +----+------------------+----------------------------+
[02/21 13:00:52     23s] [NR-eGR] Read 1664 PG shapes
[02/21 13:00:52     23s] [NR-eGR] Read 0 clock shapes
[02/21 13:00:52     23s] [NR-eGR] Read 0 other shapes
[02/21 13:00:52     23s] [NR-eGR] #Routing Blockages  : 0
[02/21 13:00:52     23s] [NR-eGR] #Instance Blockages : 0
[02/21 13:00:52     23s] [NR-eGR] #PG Blockages       : 1664
[02/21 13:00:52     23s] [NR-eGR] #Halo Blockages     : 0
[02/21 13:00:52     23s] [NR-eGR] #Boundary Blockages : 0
[02/21 13:00:52     23s] [NR-eGR] #Clock Blockages    : 0
[02/21 13:00:52     23s] [NR-eGR] #Other Blockages    : 0
[02/21 13:00:52     23s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/21 13:00:52     23s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/21 13:00:52     23s] [NR-eGR] Read 1636 nets ( ignored 0 )
[02/21 13:00:52     23s] (I)      early_global_route_priority property id does not exist.
[02/21 13:00:52     23s] (I)      Read Num Blocks=1664  Num Prerouted Wires=0  Num CS=0
[02/21 13:00:52     23s] (I)      Layer 1 (V) : #blockages 180 : #preroutes 0
[02/21 13:00:52     23s] (I)      Layer 2 (H) : #blockages 180 : #preroutes 0
[02/21 13:00:52     23s] (I)      Layer 3 (V) : #blockages 180 : #preroutes 0
[02/21 13:00:52     23s] (I)      Layer 4 (H) : #blockages 180 : #preroutes 0
[02/21 13:00:52     23s] (I)      Layer 5 (V) : #blockages 180 : #preroutes 0
[02/21 13:00:52     23s] (I)      Layer 6 (H) : #blockages 180 : #preroutes 0
[02/21 13:00:52     23s] (I)      Layer 7 (V) : #blockages 180 : #preroutes 0
[02/21 13:00:52     23s] (I)      Layer 8 (H) : #blockages 180 : #preroutes 0
[02/21 13:00:52     23s] (I)      Layer 9 (V) : #blockages 168 : #preroutes 0
[02/21 13:00:52     23s] (I)      Layer 10 (H) : #blockages 56 : #preroutes 0
[02/21 13:00:52     23s] (I)      Number of ignored nets                =      0
[02/21 13:00:52     23s] (I)      Number of connected nets              =      0
[02/21 13:00:52     23s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/21 13:00:52     23s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/21 13:00:52     23s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/21 13:00:52     23s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/21 13:00:52     23s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/21 13:00:52     23s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/21 13:00:52     23s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/21 13:00:52     23s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/21 13:00:52     23s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/21 13:00:52     23s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/21 13:00:52     23s] (I)      Ndr track 0 does not exist
[02/21 13:00:52     23s] (I)      ---------------------Grid Graph Info--------------------
[02/21 13:00:52     23s] (I)      Routing area        : (0, 0) - (162000, 161120)
[02/21 13:00:52     23s] (I)      Core area           : (5200, 5320) - (156800, 155800)
[02/21 13:00:52     23s] (I)      Site width          :   400  (dbu)
[02/21 13:00:52     23s] (I)      Row height          :  3420  (dbu)
[02/21 13:00:52     23s] (I)      GCell row height    :  3420  (dbu)
[02/21 13:00:52     23s] (I)      GCell width         :  3420  (dbu)
[02/21 13:00:52     23s] (I)      GCell height        :  3420  (dbu)
[02/21 13:00:52     23s] (I)      Grid                :    47    47    11
[02/21 13:00:52     23s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/21 13:00:52     23s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/21 13:00:52     23s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/21 13:00:52     23s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/21 13:00:52     23s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/21 13:00:52     23s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/21 13:00:52     23s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/21 13:00:52     23s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[02/21 13:00:52     23s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/21 13:00:52     23s] (I)      Total num of tracks :   424   405   424   405   424   405   424   405   424   161   169
[02/21 13:00:52     23s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/21 13:00:52     23s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/21 13:00:52     23s] (I)      --------------------------------------------------------
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] [NR-eGR] ============ Routing rule table ============
[02/21 13:00:52     23s] [NR-eGR] Rule id: 0  Nets: 1636
[02/21 13:00:52     23s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/21 13:00:52     23s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[02/21 13:00:52     23s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[02/21 13:00:52     23s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[02/21 13:00:52     23s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[02/21 13:00:52     23s] [NR-eGR] ========================================
[02/21 13:00:52     23s] [NR-eGR] 
[02/21 13:00:52     23s] (I)      =============== Blocked Tracks ===============
[02/21 13:00:52     23s] (I)      +-------+---------+----------+---------------+
[02/21 13:00:52     23s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/21 13:00:52     23s] (I)      +-------+---------+----------+---------------+
[02/21 13:00:52     23s] (I)      |     1 |       0 |        0 |         0.00% |
[02/21 13:00:52     23s] (I)      |     2 |   19035 |      900 |         4.73% |
[02/21 13:00:52     23s] (I)      |     3 |   19928 |      226 |         1.13% |
[02/21 13:00:52     23s] (I)      |     4 |   19035 |      900 |         4.73% |
[02/21 13:00:52     23s] (I)      |     5 |   19928 |      226 |         1.13% |
[02/21 13:00:52     23s] (I)      |     6 |   19035 |      900 |         4.73% |
[02/21 13:00:52     23s] (I)      |     7 |   19928 |      226 |         1.13% |
[02/21 13:00:52     23s] (I)      |     8 |   19035 |      900 |         4.73% |
[02/21 13:00:52     23s] (I)      |     9 |   19928 |      452 |         2.27% |
[02/21 13:00:52     23s] (I)      |    10 |    7567 |     1958 |        25.88% |
[02/21 13:00:52     23s] (I)      |    11 |    7943 |      470 |         5.92% |
[02/21 13:00:52     23s] (I)      +-------+---------+----------+---------------+
[02/21 13:00:52     23s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1976.04 MB )
[02/21 13:00:52     23s] (I)      Reset routing kernel
[02/21 13:00:52     23s] (I)      Started Global Routing ( Curr Mem: 1976.04 MB )
[02/21 13:00:52     23s] (I)      totalPins=5230  totalGlobalPin=5121 (97.92%)
[02/21 13:00:52     23s] (I)      total 2D Cap : 167042 = (86331 H, 80711 V)
[02/21 13:00:52     23s] (I)      
[02/21 13:00:52     23s] (I)      ============  Phase 1a Route ============
[02/21 13:00:52     23s] [NR-eGR] Layer group 1: route 1636 net(s) in layer range [2, 11]
[02/21 13:00:52     23s] (I)      Usage: 11753 = (5487 H, 6266 V) = (6.36% H, 7.76% V) = (9.383e+03um H, 1.071e+04um V)
[02/21 13:00:52     23s] (I)      
[02/21 13:00:52     23s] (I)      ============  Phase 1b Route ============
[02/21 13:00:52     23s] (I)      Usage: 11753 = (5487 H, 6266 V) = (6.36% H, 7.76% V) = (9.383e+03um H, 1.071e+04um V)
[02/21 13:00:52     23s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.009763e+04um
[02/21 13:00:52     23s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/21 13:00:52     23s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/21 13:00:52     23s] (I)      
[02/21 13:00:52     23s] (I)      ============  Phase 1c Route ============
[02/21 13:00:52     23s] (I)      Usage: 11753 = (5487 H, 6266 V) = (6.36% H, 7.76% V) = (9.383e+03um H, 1.071e+04um V)
[02/21 13:00:52     23s] (I)      
[02/21 13:00:52     23s] (I)      ============  Phase 1d Route ============
[02/21 13:00:52     23s] (I)      Usage: 11753 = (5487 H, 6266 V) = (6.36% H, 7.76% V) = (9.383e+03um H, 1.071e+04um V)
[02/21 13:00:52     23s] (I)      
[02/21 13:00:52     23s] (I)      ============  Phase 1e Route ============
[02/21 13:00:52     23s] (I)      Usage: 11753 = (5487 H, 6266 V) = (6.36% H, 7.76% V) = (9.383e+03um H, 1.071e+04um V)
[02/21 13:00:52     23s] (I)      
[02/21 13:00:52     23s] (I)      ============  Phase 1l Route ============
[02/21 13:00:52     23s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.009763e+04um
[02/21 13:00:52     23s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/21 13:00:52     23s] (I)      Layer  2:      18387      6361         0           0       18485    ( 0.00%) 
[02/21 13:00:52     23s] (I)      Layer  3:      19381      5267         0           0       19458    ( 0.00%) 
[02/21 13:00:52     23s] (I)      Layer  4:      18387      1756         0           0       18485    ( 0.00%) 
[02/21 13:00:52     23s] (I)      Layer  5:      19381       378         0           0       19458    ( 0.00%) 
[02/21 13:00:52     23s] (I)      Layer  6:      18387        25         0           0       18485    ( 0.00%) 
[02/21 13:00:52     23s] (I)      Layer  7:      19381         8         0           0       19458    ( 0.00%) 
[02/21 13:00:52     23s] (I)      Layer  8:      18387         1         0           0       18485    ( 0.00%) 
[02/21 13:00:52     23s] (I)      Layer  9:      19319         3         0           0       19458    ( 0.00%) 
[02/21 13:00:52     23s] (I)      Layer 10:       5474         0         0         472        6922    ( 6.38%) 
[02/21 13:00:52     23s] (I)      Layer 11:       7314         0         0         497        7286    ( 6.38%) 
[02/21 13:00:52     23s] (I)      Total:        163798     13799         0         967      165980    ( 0.58%) 
[02/21 13:00:52     23s] (I)      
[02/21 13:00:52     23s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/21 13:00:52     23s] [NR-eGR]                        OverCon            
[02/21 13:00:52     23s] [NR-eGR]                         #Gcell     %Gcell
[02/21 13:00:52     23s] [NR-eGR]        Layer               (1)    OverCon
[02/21 13:00:52     23s] [NR-eGR] ----------------------------------------------
[02/21 13:00:52     23s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:52     23s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:52     23s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:52     23s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:52     23s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:52     23s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:52     23s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:52     23s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:52     23s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:52     23s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:52     23s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:52     23s] [NR-eGR] ----------------------------------------------
[02/21 13:00:52     23s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/21 13:00:52     23s] [NR-eGR] 
[02/21 13:00:52     23s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.05 sec, Curr Mem: 1976.04 MB )
[02/21 13:00:52     23s] (I)      total 2D Cap : 167184 = (86379 H, 80805 V)
[02/21 13:00:52     23s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/21 13:00:52     23s] (I)      ============= Track Assignment ============
[02/21 13:00:52     23s] (I)      Started Track Assignment (1T) ( Curr Mem: 1976.04 MB )
[02/21 13:00:52     23s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[02/21 13:00:52     23s] (I)      Run Multi-thread track assignment
[02/21 13:00:52     23s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1976.04 MB )
[02/21 13:00:52     23s] (I)      Started Export ( Curr Mem: 1976.04 MB )
[02/21 13:00:52     23s] [NR-eGR]                  Length (um)   Vias 
[02/21 13:00:52     23s] [NR-eGR] ------------------------------------
[02/21 13:00:52     23s] [NR-eGR]  Metal1   (1H)             0   5126 
[02/21 13:00:52     23s] [NR-eGR]  Metal2   (2V)          8638   7366 
[02/21 13:00:52     23s] [NR-eGR]  Metal3   (3H)          9001    655 
[02/21 13:00:52     23s] [NR-eGR]  Metal4   (4V)          2972    159 
[02/21 13:00:52     23s] [NR-eGR]  Metal5   (5H)           686     12 
[02/21 13:00:52     23s] [NR-eGR]  Metal6   (6V)            45      2 
[02/21 13:00:52     23s] [NR-eGR]  Metal7   (7H)            17      1 
[02/21 13:00:52     23s] [NR-eGR]  Metal8   (8V)             3      1 
[02/21 13:00:52     23s] [NR-eGR]  Metal9   (9H)             0      1 
[02/21 13:00:52     23s] [NR-eGR]  Metal10  (10V)            0      1 
[02/21 13:00:52     23s] [NR-eGR]  Metal11  (11H)            1      0 
[02/21 13:00:52     23s] [NR-eGR] ------------------------------------
[02/21 13:00:52     23s] [NR-eGR]           Total        21362  13324 
[02/21 13:00:52     23s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:52     23s] [NR-eGR] Total half perimeter of net bounding box: 17050um
[02/21 13:00:52     23s] [NR-eGR] Total length: 21362um, number of vias: 13324
[02/21 13:00:52     23s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:52     23s] [NR-eGR] Total eGR-routed clock nets wire length: 139um, number of vias: 114
[02/21 13:00:52     23s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:52     23s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1976.04 MB )
[02/21 13:00:52     23s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.11 sec, Curr Mem: 1976.04 MB )
[02/21 13:00:52     23s] (I)      =================================== Runtime Summary ====================================
[02/21 13:00:52     23s] (I)       Step                                         %     Start    Finish      Real       CPU 
[02/21 13:00:52     23s] (I)      ----------------------------------------------------------------------------------------
[02/21 13:00:52     23s] (I)       Early Global Route kernel              100.00%  8.38 sec  8.48 sec  0.11 sec  0.04 sec 
[02/21 13:00:52     23s] (I)       +-Import and model                      34.66%  8.38 sec  8.42 sec  0.04 sec  0.01 sec 
[02/21 13:00:52     23s] (I)       | +-Create place DB                      1.66%  8.38 sec  8.38 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | +-Import place data                  1.63%  8.38 sec  8.38 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | | +-Read instances and placement     0.53%  8.38 sec  8.38 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | | +-Read nets                        1.04%  8.38 sec  8.38 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | +-Create route DB                     26.76%  8.38 sec  8.41 sec  0.03 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | +-Import route data (1T)            26.63%  8.38 sec  8.41 sec  0.03 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | | +-Read blockages ( Layer 2-11 )   10.99%  8.40 sec  8.41 sec  0.01 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | | | +-Read routing blockages         0.00%  8.40 sec  8.40 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | | | +-Read instance blockages        0.13%  8.40 sec  8.40 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | | | +-Read PG blockages              1.21%  8.40 sec  8.40 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | | | +-Read clock blockages           1.05%  8.40 sec  8.40 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | | | +-Read other blockages           1.11%  8.40 sec  8.40 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | | | +-Read halo blockages            0.01%  8.40 sec  8.40 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | | | +-Read boundary cut boxes        0.00%  8.40 sec  8.40 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | | +-Read blackboxes                  0.01%  8.41 sec  8.41 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | | +-Read prerouted                   0.05%  8.41 sec  8.41 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | | +-Read unlegalized nets            0.07%  8.41 sec  8.41 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | | +-Read nets                        0.35%  8.41 sec  8.41 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | | +-Set up via pillars               0.01%  8.41 sec  8.41 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | | +-Initialize 3D grid graph         0.03%  8.41 sec  8.41 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | | +-Model blockage capacity          0.73%  8.41 sec  8.41 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | | | +-Initialize 3D capacity         0.66%  8.41 sec  8.41 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | +-Read aux data                        0.00%  8.41 sec  8.41 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | +-Others data preparation              0.05%  8.41 sec  8.41 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | +-Create route kernel                  5.98%  8.41 sec  8.42 sec  0.01 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       +-Global Routing                        49.29%  8.42 sec  8.47 sec  0.05 sec  0.01 sec 
[02/21 13:00:52     23s] (I)       | +-Initialization                       0.16%  8.42 sec  8.42 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | +-Net group 1                         11.09%  8.42 sec  8.43 sec  0.01 sec  0.01 sec 
[02/21 13:00:52     23s] (I)       | | +-Generate topology                  0.79%  8.42 sec  8.42 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | +-Phase 1a                           1.74%  8.42 sec  8.42 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | | +-Pattern routing (1T)             1.47%  8.42 sec  8.42 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | | +-Add via demand to 2D             0.17%  8.42 sec  8.42 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | +-Phase 1b                           0.03%  8.42 sec  8.42 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | +-Phase 1c                           0.01%  8.42 sec  8.42 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | +-Phase 1d                           0.01%  8.42 sec  8.42 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | +-Phase 1e                           0.03%  8.42 sec  8.42 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | | +-Route legalization               0.00%  8.42 sec  8.42 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | +-Phase 1l                           8.11%  8.42 sec  8.43 sec  0.01 sec  0.01 sec 
[02/21 13:00:52     23s] (I)       | | | +-Layer assignment (1T)            7.92%  8.42 sec  8.43 sec  0.01 sec  0.01 sec 
[02/21 13:00:52     23s] (I)       | +-Clean cong LA                        0.00%  8.43 sec  8.43 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       +-Export 3D cong map                     0.31%  8.47 sec  8.47 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | +-Export 2D cong map                   0.07%  8.47 sec  8.47 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       +-Extract Global 3D Wires                0.16%  8.47 sec  8.47 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       +-Track Assignment (1T)                  7.98%  8.47 sec  8.48 sec  0.01 sec  0.01 sec 
[02/21 13:00:52     23s] (I)       | +-Initialization                       0.04%  8.47 sec  8.47 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | +-Track Assignment Kernel              7.80%  8.47 sec  8.48 sec  0.01 sec  0.01 sec 
[02/21 13:00:52     23s] (I)       | +-Free Memory                          0.00%  8.48 sec  8.48 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       +-Export                                 5.27%  8.48 sec  8.48 sec  0.01 sec  0.01 sec 
[02/21 13:00:52     23s] (I)       | +-Export DB wires                      3.02%  8.48 sec  8.48 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | +-Export all nets                    2.33%  8.48 sec  8.48 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | | +-Set wire vias                      0.50%  8.48 sec  8.48 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | +-Report wirelength                    1.00%  8.48 sec  8.48 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | +-Update net boxes                     1.14%  8.48 sec  8.48 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       | +-Update timing                        0.00%  8.48 sec  8.48 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)       +-Postprocess design                     0.04%  8.48 sec  8.48 sec  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)      ===================== Summary by functions =====================
[02/21 13:00:52     23s] (I)       Lv  Step                                 %      Real       CPU 
[02/21 13:00:52     23s] (I)      ----------------------------------------------------------------
[02/21 13:00:52     23s] (I)        0  Early Global Route kernel      100.00%  0.11 sec  0.04 sec 
[02/21 13:00:52     23s] (I)        1  Global Routing                  49.29%  0.05 sec  0.01 sec 
[02/21 13:00:52     23s] (I)        1  Import and model                34.66%  0.04 sec  0.01 sec 
[02/21 13:00:52     23s] (I)        1  Track Assignment (1T)            7.98%  0.01 sec  0.01 sec 
[02/21 13:00:52     23s] (I)        1  Export                           5.27%  0.01 sec  0.01 sec 
[02/21 13:00:52     23s] (I)        1  Export 3D cong map               0.31%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        1  Extract Global 3D Wires          0.16%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        1  Postprocess design               0.04%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        2  Create route DB                 26.76%  0.03 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        2  Net group 1                     11.09%  0.01 sec  0.01 sec 
[02/21 13:00:52     23s] (I)        2  Track Assignment Kernel          7.80%  0.01 sec  0.01 sec 
[02/21 13:00:52     23s] (I)        2  Create route kernel              5.98%  0.01 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        2  Export DB wires                  3.02%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        2  Create place DB                  1.66%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        2  Update net boxes                 1.14%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        2  Report wirelength                1.00%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        2  Initialization                   0.20%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        2  Export 2D cong map               0.07%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        2  Others data preparation          0.05%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        3  Import route data (1T)          26.63%  0.03 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        3  Phase 1l                         8.11%  0.01 sec  0.01 sec 
[02/21 13:00:52     23s] (I)        3  Export all nets                  2.33%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        3  Phase 1a                         1.74%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        3  Import place data                1.63%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        3  Generate topology                0.79%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        3  Set wire vias                    0.50%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        3  Phase 1e                         0.03%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        4  Read blockages ( Layer 2-11 )   10.99%  0.01 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        4  Layer assignment (1T)            7.92%  0.01 sec  0.01 sec 
[02/21 13:00:52     23s] (I)        4  Pattern routing (1T)             1.47%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        4  Read nets                        1.39%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        4  Model blockage capacity          0.73%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        4  Read instances and placement     0.53%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        4  Add via demand to 2D             0.17%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        4  Read unlegalized nets            0.07%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        4  Read prerouted                   0.05%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        4  Initialize 3D grid graph         0.03%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        5  Read PG blockages                1.21%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        5  Read other blockages             1.11%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        5  Read clock blockages             1.05%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        5  Initialize 3D capacity           0.66%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        5  Read instance blockages          0.13%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/21 13:00:52     23s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.1)
[02/21 13:00:52     23s] Legalization setup...
[02/21 13:00:52     23s] Using cell based legalization.
[02/21 13:00:52     23s] Initializing placement interface...
[02/21 13:00:52     23s]   Use check_library -place or consult logv if problems occur.
[02/21 13:00:52     23s]   Leaving CCOpt scope - Initializing placement interface...
[02/21 13:00:52     23s] OPERPROF: Starting DPlace-Init at level 1, MEM:1976.0M, EPOCH TIME: 1740153652.431981
[02/21 13:00:52     23s] Processing tracks to init pin-track alignment.
[02/21 13:00:52     23s] z: 2, totalTracks: 1
[02/21 13:00:52     23s] z: 4, totalTracks: 1
[02/21 13:00:52     23s] z: 6, totalTracks: 1
[02/21 13:00:52     23s] z: 8, totalTracks: 1
[02/21 13:00:52     23s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 13:00:52     23s] All LLGs are deleted
[02/21 13:00:52     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:52     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:52     23s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1976.0M, EPOCH TIME: 1740153652.434116
[02/21 13:00:52     23s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1976.0M, EPOCH TIME: 1740153652.434317
[02/21 13:00:52     23s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1976.0M, EPOCH TIME: 1740153652.434473
[02/21 13:00:52     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:52     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:52     23s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1976.0M, EPOCH TIME: 1740153652.435151
[02/21 13:00:52     23s] Max number of tech site patterns supported in site array is 256.
[02/21 13:00:52     23s] Core basic site is CoreSite
[02/21 13:00:52     23s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1976.0M, EPOCH TIME: 1740153652.447043
[02/21 13:00:52     23s] After signature check, allow fast init is false, keep pre-filter is true.
[02/21 13:00:52     23s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/21 13:00:52     23s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1976.0M, EPOCH TIME: 1740153652.447298
[02/21 13:00:52     23s] SiteArray: non-trimmed site array dimensions = 44 x 379
[02/21 13:00:52     23s] SiteArray: use 114,688 bytes
[02/21 13:00:52     23s] SiteArray: current memory after site array memory allocation 1976.0M
[02/21 13:00:52     23s] SiteArray: FP blocked sites are writable
[02/21 13:00:52     23s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/21 13:00:52     23s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1976.0M, EPOCH TIME: 1740153652.447779
[02/21 13:00:52     23s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1976.0M, EPOCH TIME: 1740153652.447834
[02/21 13:00:52     23s] SiteArray: number of non floorplan blocked sites for llg default is 16676
[02/21 13:00:52     23s] Atter site array init, number of instance map data is 0.
[02/21 13:00:52     23s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:1976.0M, EPOCH TIME: 1740153652.448383
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:52     23s] OPERPROF:     Starting CMU at level 3, MEM:1976.0M, EPOCH TIME: 1740153652.448508
[02/21 13:00:52     23s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1976.0M, EPOCH TIME: 1740153652.448738
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 13:00:52     23s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:1976.0M, EPOCH TIME: 1740153652.448823
[02/21 13:00:52     23s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1976.0M, EPOCH TIME: 1740153652.448836
[02/21 13:00:52     23s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1976.0M, EPOCH TIME: 1740153652.448852
[02/21 13:00:52     23s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1976.0MB).
[02/21 13:00:52     23s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.017, REAL:0.017, MEM:1976.0M, EPOCH TIME: 1740153652.449072
[02/21 13:00:52     23s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1976.0M, EPOCH TIME: 1740153652.449147
[02/21 13:00:52     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:52     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:52     23s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:52     23s] Initializing placement interface done.
[02/21 13:00:52     23s] Leaving CCOpt scope - Cleaning up placement interface...
[02/21 13:00:52     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:52     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:52     23s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:1976.0M, EPOCH TIME: 1740153652.451842
[02/21 13:00:52     23s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:52     23s] Leaving CCOpt scope - Initializing placement interface...
[02/21 13:00:52     23s] OPERPROF: Starting DPlace-Init at level 1, MEM:1976.0M, EPOCH TIME: 1740153652.454007
[02/21 13:00:52     23s] Processing tracks to init pin-track alignment.
[02/21 13:00:52     23s] z: 2, totalTracks: 1
[02/21 13:00:52     23s] z: 4, totalTracks: 1
[02/21 13:00:52     23s] z: 6, totalTracks: 1
[02/21 13:00:52     23s] z: 8, totalTracks: 1
[02/21 13:00:52     23s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 13:00:52     23s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1976.0M, EPOCH TIME: 1740153652.455733
[02/21 13:00:52     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:52     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:52     23s] OPERPROF:     Starting CMU at level 3, MEM:1976.0M, EPOCH TIME: 1740153652.468691
[02/21 13:00:52     23s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1976.0M, EPOCH TIME: 1740153652.468950
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 13:00:52     23s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1976.0M, EPOCH TIME: 1740153652.469053
[02/21 13:00:52     23s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1976.0M, EPOCH TIME: 1740153652.469067
[02/21 13:00:52     23s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1976.0M, EPOCH TIME: 1740153652.469081
[02/21 13:00:52     23s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1976.0MB).
[02/21 13:00:52     23s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:1976.0M, EPOCH TIME: 1740153652.469212
[02/21 13:00:52     23s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:52     23s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:00:52     23s] (I)      Load db... (mem=1976.0M)
[02/21 13:00:52     23s] (I)      Read data from FE... (mem=1976.0M)
[02/21 13:00:52     23s] (I)      Number of ignored instance 0
[02/21 13:00:52     23s] (I)      Number of inbound cells 0
[02/21 13:00:52     23s] (I)      Number of opened ILM blockages 0
[02/21 13:00:52     23s] (I)      Number of instances temporarily fixed by detailed placement 0
[02/21 13:00:52     23s] (I)      numMoveCells=1257, numMacros=0  numPads=104  numMultiRowHeightInsts=0
[02/21 13:00:52     23s] (I)      cell height: 3420, count: 1257
[02/21 13:00:52     23s] (I)      Read rows... (mem=1976.0M)
[02/21 13:00:52     23s] (I)      Done Read rows (cpu=0.000s, mem=1976.0M)
[02/21 13:00:52     23s] (I)      Done Read data from FE (cpu=0.001s, mem=1976.0M)
[02/21 13:00:52     23s] (I)      Done Load db (cpu=0.001s, mem=1976.0M)
[02/21 13:00:52     23s] (I)      Constructing placeable region... (mem=1976.0M)
[02/21 13:00:52     23s] (I)      Constructing bin map
[02/21 13:00:52     23s] (I)      Initialize bin information with width=34200 height=34200
[02/21 13:00:52     23s] (I)      Done constructing bin map
[02/21 13:00:52     23s] (I)      Compute region effective width... (mem=1976.0M)
[02/21 13:00:52     23s] (I)      Done Compute region effective width (cpu=0.000s, mem=1976.0M)
[02/21 13:00:52     23s] (I)      Done Constructing placeable region (cpu=0.000s, mem=1976.0M)
[02/21 13:00:52     23s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.1)
[02/21 13:00:52     23s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:52     23s] UM:*                                                                   Legalization setup
[02/21 13:00:52     23s] Validating CTS configuration...
[02/21 13:00:52     23s] Checking module port directions...
[02/21 13:00:52     23s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:52     23s] Non-default attributes:
[02/21 13:00:52     23s]   Public non-default attributes:
[02/21 13:00:52     23s]     cts_merge_clock_gates is set for at least one object
[02/21 13:00:52     23s]     cts_merge_clock_logic is set for at least one object
[02/21 13:00:52     23s]     cts_route_type is set for at least one object
[02/21 13:00:52     23s]     cts_skew_group_target_insertion_delay is set for at least one object
[02/21 13:00:52     23s]   No private non-default attributes
[02/21 13:00:52     23s] Route type trimming info:
[02/21 13:00:52     23s]   No route type modifications were made.
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] Trim Metal Layers:
[02/21 13:00:52     23s] LayerId::1 widthSet size::4
[02/21 13:00:52     23s] LayerId::2 widthSet size::4
[02/21 13:00:52     23s] LayerId::3 widthSet size::4
[02/21 13:00:52     23s] LayerId::4 widthSet size::4
[02/21 13:00:52     23s] LayerId::5 widthSet size::4
[02/21 13:00:52     23s] LayerId::6 widthSet size::4
[02/21 13:00:52     23s] LayerId::7 widthSet size::4
[02/21 13:00:52     23s] LayerId::8 widthSet size::4
[02/21 13:00:52     23s] LayerId::9 widthSet size::4
[02/21 13:00:52     23s] LayerId::10 widthSet size::4
[02/21 13:00:52     23s] LayerId::11 widthSet size::3
[02/21 13:00:52     23s] eee: pegSigSF::1.070000
[02/21 13:00:52     23s] Updating RC grid for preRoute extraction ...
[02/21 13:00:52     23s] Initializing multi-corner resistance tables ...
[02/21 13:00:52     23s] eee: l::1 avDens::0.099504 usedTrk::223.883565 availTrk::2250.000000 sigTrk::223.883565
[02/21 13:00:52     23s] eee: l::2 avDens::0.249070 usedTrk::532.387137 availTrk::2137.500000 sigTrk::532.387137
[02/21 13:00:52     23s] eee: l::3 avDens::0.245567 usedTrk::552.526287 availTrk::2250.000000 sigTrk::552.526287
[02/21 13:00:52     23s] eee: l::4 avDens::0.082961 usedTrk::177.329064 availTrk::2137.500000 sigTrk::177.329064
[02/21 13:00:52     23s] eee: l::5 avDens::0.025289 usedTrk::40.968334 availTrk::1620.000000 sigTrk::40.968334
[02/21 13:00:52     23s] eee: l::6 avDens::0.003437 usedTrk::2.644649 availTrk::769.500000 sigTrk::2.644649
[02/21 13:00:52     23s] eee: l::7 avDens::0.005813 usedTrk::1.046374 availTrk::180.000000 sigTrk::1.046374
[02/21 13:00:52     23s] eee: l::8 avDens::0.000877 usedTrk::0.150000 availTrk::171.000000 sigTrk::0.150000
[02/21 13:00:52     23s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 13:00:52     23s] eee: l::10 avDens::0.150439 usedTrk::128.625761 availTrk::855.000000 sigTrk::128.625761
[02/21 13:00:52     23s] eee: l::11 avDens::0.053279 usedTrk::21.098362 availTrk::396.000000 sigTrk::21.098362
[02/21 13:00:52     23s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/21 13:00:52     23s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.257438 uaWl=1.000000 uaWlH=0.174292 aWlH=0.000000 lMod=0 pMax=0.813000 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/21 13:00:52     23s] End AAE Lib Interpolated Model. (MEM=1976.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 13:00:52     23s] Accumulated time to calculate placeable region: 4.3e-05
[02/21 13:00:52     23s] Accumulated time to calculate placeable region: 5e-05
[02/21 13:00:52     23s] Accumulated time to calculate placeable region: 5.4e-05
[02/21 13:00:52     23s] Accumulated time to calculate placeable region: 5.7e-05
[02/21 13:00:52     23s] Accumulated time to calculate placeable region: 6.1e-05
[02/21 13:00:52     23s] (I)      Return empty region as tech site is not initialized
[02/21 13:00:52     23s] Accumulated time to calculate placeable region: 6.7e-05
[02/21 13:00:52     23s] (I)      Initializing Steiner engine. 
[02/21 13:00:52     23s] (I)      ==================== Layers =====================
[02/21 13:00:52     23s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:52     23s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/21 13:00:52     23s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:52     23s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/21 13:00:52     23s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/21 13:00:52     23s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/21 13:00:52     23s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/21 13:00:52     23s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/21 13:00:52     23s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/21 13:00:52     23s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/21 13:00:52     23s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/21 13:00:52     23s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/21 13:00:52     23s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/21 13:00:52     23s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/21 13:00:52     23s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/21 13:00:52     23s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/21 13:00:52     23s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/21 13:00:52     23s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/21 13:00:52     23s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/21 13:00:52     23s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/21 13:00:52     23s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/21 13:00:52     23s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/21 13:00:52     23s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/21 13:00:52     23s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/21 13:00:52     23s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/21 13:00:52     23s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:52     23s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/21 13:00:52     23s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/21 13:00:52     23s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/21 13:00:52     23s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/21 13:00:52     23s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/21 13:00:52     23s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/21 13:00:52     23s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/21 13:00:52     23s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/21 13:00:52     23s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/21 13:00:52     23s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/21 13:00:52     23s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/21 13:00:52     23s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/21 13:00:52     23s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/21 13:00:52     23s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/21 13:00:52     23s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:52     23s] Library trimming buffers in power domain auto-default and half-corner slow_max:setup.late removed 2 of 5 cells
[02/21 13:00:52     23s] Original list had 5 cells:
[02/21 13:00:52     23s] CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 
[02/21 13:00:52     23s] New trimmed list has 3 cells:
[02/21 13:00:52     23s] CLKBUFX4 CLKBUFX3 CLKBUFX2 
[02/21 13:00:52     23s] Accumulated time to calculate placeable region: 9.2e-05
[02/21 13:00:52     23s] Accumulated time to calculate placeable region: 9.7e-05
[02/21 13:00:52     23s] Accumulated time to calculate placeable region: 0.0001
[02/21 13:00:52     23s] Accumulated time to calculate placeable region: 0.000103
[02/21 13:00:52     23s] Accumulated time to calculate placeable region: 0.000109
[02/21 13:00:52     23s] Accumulated time to calculate placeable region: 0.000112
[02/21 13:00:52     23s] Accumulated time to calculate placeable region: 0.000115
[02/21 13:00:52     23s] Library trimming inverters in power domain auto-default and half-corner slow_max:setup.late removed 3 of 7 cells
[02/21 13:00:52     23s] Original list had 7 cells:
[02/21 13:00:52     23s] INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[02/21 13:00:52     23s] New trimmed list has 4 cells:
[02/21 13:00:52     23s] INVX3 INVX2 INVX1 INVXL 
[02/21 13:00:52     23s] Accumulated time to calculate placeable region: 0.000147
[02/21 13:00:52     23s] Accumulated time to calculate placeable region: 0.000154
[02/21 13:00:52     23s] Accumulated time to calculate placeable region: 0.000158
[02/21 13:00:52     23s] Accumulated time to calculate placeable region: 0.000161
[02/21 13:00:52     23s] Accumulated time to calculate placeable region: 0.000165
[02/21 13:00:52     23s] Accumulated time to calculate placeable region: 0.000168
[02/21 13:00:52     23s] Accumulated time to calculate placeable region: 0.000171
[02/21 13:00:52     23s] Accumulated time to calculate placeable region: 0.000175
[02/21 13:00:52     23s] Accumulated time to calculate placeable region: 0.000202
[02/21 13:00:52     23s] Accumulated time to calculate placeable region: 0.000212
[02/21 13:00:52     23s] Accumulated time to calculate placeable region: 0.00022
[02/21 13:00:52     23s] Accumulated time to calculate placeable region: 0.000227
[02/21 13:00:52     23s] Accumulated time to calculate placeable region: 0.000234
[02/21 13:00:52     23s] Accumulated time to calculate placeable region: 0.000241
[02/21 13:00:52     23s] Accumulated time to calculate placeable region: 0.000247
[02/21 13:00:52     23s] Accumulated time to calculate placeable region: 0.000254
[02/21 13:00:52     23s] Clock tree balancer configuration for clock_tree clk:
[02/21 13:00:52     23s] Non-default attributes:
[02/21 13:00:52     23s]   Public non-default attributes:
[02/21 13:00:52     23s]     cts_merge_clock_gates: true (default: false)
[02/21 13:00:52     23s]     cts_merge_clock_logic: true (default: false)
[02/21 13:00:52     23s]     cts_route_type (leaf): default_route_type_leaf (default: default)
[02/21 13:00:52     23s]     cts_route_type (top): default_route_type_nonleaf (default: default)
[02/21 13:00:52     23s]     cts_route_type (trunk): default_route_type_nonleaf (default: default)
[02/21 13:00:52     23s]   No private non-default attributes
[02/21 13:00:52     23s] For power domain auto-default:
[02/21 13:00:52     23s]   Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2}
[02/21 13:00:52     23s]   Inverters:   {INVX3 INVX2 INVX1 INVXL}
[02/21 13:00:52     23s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[02/21 13:00:52     23s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[02/21 13:00:52     23s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 5703.192um^2
[02/21 13:00:52     23s] Top Routing info:
[02/21 13:00:52     23s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[02/21 13:00:52     23s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[02/21 13:00:52     23s] Trunk Routing info:
[02/21 13:00:52     23s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[02/21 13:00:52     23s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[02/21 13:00:52     23s] Leaf Routing info:
[02/21 13:00:52     23s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[02/21 13:00:52     23s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[02/21 13:00:52     23s] For timing_corner slow_max:setup, late and power domain auto-default:
[02/21 13:00:52     23s]   Slew time target (leaf):    0.084ns
[02/21 13:00:52     23s]   Slew time target (trunk):   0.084ns
[02/21 13:00:52     23s]   Slew time target (top):     0.085ns (Note: no nets are considered top nets in this clock tree)
[02/21 13:00:52     23s]   Buffer unit delay: 0.094ns
[02/21 13:00:52     23s]   Buffer max distance: 91.599um
[02/21 13:00:52     23s] Fastest wire driving cells and distances:
[02/21 13:00:52     23s]   Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=slow_max:setup.late, optimalDrivingDistance=91.599um, saturatedSlew=0.073ns, speed=718.987um per ns, cellArea=26.136um^2 per 1000um}
[02/21 13:00:52     23s]   Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=slow_max:setup.late, optimalDrivingDistance=59.659um, saturatedSlew=0.070ns, speed=876.050um per ns, cellArea=22.930um^2 per 1000um}
[02/21 13:00:52     23s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=slow_max:setup.late, optimalDrivingDistance=337.872um, saturatedSlew=0.077ns, speed=1009.779um per ns, cellArea=44.538um^2 per 1000um}
[02/21 13:00:52     23s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=slow_max:setup.late, optimalDrivingDistance=338.261um, saturatedSlew=0.077ns, speed=1011.244um per ns, cellArea=40.442um^2 per 1000um}
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] Logic Sizing Table:
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] ----------------------------------------------------------
[02/21 13:00:52     23s] Cell    Instance count    Source    Eligible library cells
[02/21 13:00:52     23s] ----------------------------------------------------------
[02/21 13:00:52     23s]   (empty table)
[02/21 13:00:52     23s] ----------------------------------------------------------
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] Clock tree timing engine global stage delay update for slow_max:setup.late...
[02/21 13:00:52     23s] Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:52     23s] Clock tree balancer configuration for skew_group clk/normal_genus_slow_max:
[02/21 13:00:52     23s]   Sources:                     pin clk
[02/21 13:00:52     23s]   Total number of sinks:       40
[02/21 13:00:52     23s]   Delay constrained sinks:     40
[02/21 13:00:52     23s]   Constrains:                  default
[02/21 13:00:52     23s]   Non-leaf sinks:              0
[02/21 13:00:52     23s]   Ignore pins:                 0
[02/21 13:00:52     23s]  Timing corner slow_max:setup.late:
[02/21 13:00:52     23s]   Skew target:                 0.094ns
[02/21 13:00:52     23s]   Insertion delay target:      0.100ns
[02/21 13:00:52     23s] Primary reporting skew groups are:
[02/21 13:00:52     23s] skew_group clk/normal_genus_slow_max with 40 clock sinks
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] Clock DAG stats initial state:
[02/21 13:00:52     23s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:52     23s]   sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:52     23s]   misc counts      : r=1, pp=0
[02/21 13:00:52     23s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:52     23s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:52     23s] Clock DAG hash initial state: 4930209407002119417 785161437226843819
[02/21 13:00:52     23s] CTS services accumulated run-time stats initial state:
[02/21 13:00:52     23s]   delay calculator: calls=4652, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:52     23s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:52     23s]   steiner router: calls=4652, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:52     23s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:52     23s] UM:*                                                                   InitialState
[02/21 13:00:52     23s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[02/21 13:00:52     23s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] Layer information for route type default_route_type_leaf:
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] ----------------------------------------------------------------------
[02/21 13:00:52     23s] Layer      Preferred    Route    Res.          Cap.          RC
[02/21 13:00:52     23s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/21 13:00:52     23s] ----------------------------------------------------------------------
[02/21 13:00:52     23s] Metal1     N            H          1.227         0.109         0.134
[02/21 13:00:52     23s] Metal2     N            V          0.755         0.102         0.077
[02/21 13:00:52     23s] Metal3     Y            H          0.755         0.108         0.081
[02/21 13:00:52     23s] Metal4     Y            V          0.755         0.102         0.077
[02/21 13:00:52     23s] Metal5     N            H          0.755         0.108         0.081
[02/21 13:00:52     23s] Metal6     N            V          0.755         0.102         0.077
[02/21 13:00:52     23s] Metal7     N            H          0.755         0.108         0.081
[02/21 13:00:52     23s] Metal8     N            V          0.267         0.102         0.027
[02/21 13:00:52     23s] Metal9     N            H          0.267         0.579         0.155
[02/21 13:00:52     23s] Metal10    N            V          0.097         0.302         0.029
[02/21 13:00:52     23s] Metal11    N            H          0.095         0.376         0.036
[02/21 13:00:52     23s] ----------------------------------------------------------------------
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[02/21 13:00:52     23s] Unshielded; Mask Constraint: 0; Source: cts_route_type.
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] Layer information for route type default_route_type_nonleaf:
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] ----------------------------------------------------------------------
[02/21 13:00:52     23s] Layer      Preferred    Route    Res.          Cap.          RC
[02/21 13:00:52     23s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/21 13:00:52     23s] ----------------------------------------------------------------------
[02/21 13:00:52     23s] Metal1     N            H          1.227         0.177         0.218
[02/21 13:00:52     23s] Metal2     N            V          0.755         0.154         0.116
[02/21 13:00:52     23s] Metal3     Y            H          0.755         0.157         0.118
[02/21 13:00:52     23s] Metal4     Y            V          0.755         0.154         0.116
[02/21 13:00:52     23s] Metal5     N            H          0.755         0.157         0.118
[02/21 13:00:52     23s] Metal6     N            V          0.755         0.154         0.116
[02/21 13:00:52     23s] Metal7     N            H          0.755         0.157         0.118
[02/21 13:00:52     23s] Metal8     N            V          0.267         0.154         0.041
[02/21 13:00:52     23s] Metal9     N            H          0.267         1.046         0.280
[02/21 13:00:52     23s] Metal10    N            V          0.097         0.455         0.044
[02/21 13:00:52     23s] Metal11    N            H          0.095         0.586         0.056
[02/21 13:00:52     23s] ----------------------------------------------------------------------
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[02/21 13:00:52     23s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] Layer information for route type default_route_type_nonleaf:
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] ----------------------------------------------------------------------
[02/21 13:00:52     23s] Layer      Preferred    Route    Res.          Cap.          RC
[02/21 13:00:52     23s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/21 13:00:52     23s] ----------------------------------------------------------------------
[02/21 13:00:52     23s] Metal1     N            H          1.227         0.109         0.134
[02/21 13:00:52     23s] Metal2     N            V          0.755         0.102         0.077
[02/21 13:00:52     23s] Metal3     Y            H          0.755         0.108         0.081
[02/21 13:00:52     23s] Metal4     Y            V          0.755         0.102         0.077
[02/21 13:00:52     23s] Metal5     N            H          0.755         0.108         0.081
[02/21 13:00:52     23s] Metal6     N            V          0.755         0.102         0.077
[02/21 13:00:52     23s] Metal7     N            H          0.755         0.108         0.081
[02/21 13:00:52     23s] Metal8     N            V          0.267         0.102         0.027
[02/21 13:00:52     23s] Metal9     N            H          0.267         0.579         0.155
[02/21 13:00:52     23s] Metal10    N            V          0.097         0.302         0.029
[02/21 13:00:52     23s] Metal11    N            H          0.095         0.376         0.036
[02/21 13:00:52     23s] ----------------------------------------------------------------------
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] Via selection for estimated routes (rule default):
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] ----------------------------------------------------------------------------
[02/21 13:00:52     23s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[02/21 13:00:52     23s] Range                                (Ohm)    (fF)     (fs)     Only
[02/21 13:00:52     23s] ----------------------------------------------------------------------------
[02/21 13:00:52     23s] Metal1-Metal2      M2_M1_VH          6.600    0.000    0.000    false
[02/21 13:00:52     23s] Metal2-Metal3      M3_M2_HH          6.600    0.000    0.000    false
[02/21 13:00:52     23s] Metal3-Metal4      M4_M3_VH          6.600    0.000    0.000    false
[02/21 13:00:52     23s] Metal4-Metal5      M5_M4_HH          6.600    0.000    0.000    false
[02/21 13:00:52     23s] Metal5-Metal6      M6_M5_VH          6.600    0.000    0.000    false
[02/21 13:00:52     23s] Metal6-Metal7      M7_M6_HV          6.600    0.000    0.000    false
[02/21 13:00:52     23s] Metal7-Metal8      M8_M7_VV          6.600    0.000    0.000    false
[02/21 13:00:52     23s] Metal8-Metal9      M9_M8_VH          0.280    0.000    0.000    false
[02/21 13:00:52     23s] Metal9-Metal10     M10_M9_VH         0.280    0.000    0.000    false
[02/21 13:00:52     23s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.000    0.000    false
[02/21 13:00:52     23s] ----------------------------------------------------------------------------
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[02/21 13:00:52     23s] Type 'man IMPCCOPT-2314' for more detail.
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] Ideal and dont_touch net fanout counts:
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] -----------------------------------------------------------
[02/21 13:00:52     23s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[02/21 13:00:52     23s] -----------------------------------------------------------
[02/21 13:00:52     23s]       1            10                      0
[02/21 13:00:52     23s]      11           100                      1
[02/21 13:00:52     23s]     101          1000                      0
[02/21 13:00:52     23s]    1001         10000                      0
[02/21 13:00:52     23s]   10001           +                        0
[02/21 13:00:52     23s] -----------------------------------------------------------
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] Top ideal and dont_touch nets by fanout:
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] ---------------------
[02/21 13:00:52     23s] Net name    Fanout ()
[02/21 13:00:52     23s] ---------------------
[02/21 13:00:52     23s] clk            40
[02/21 13:00:52     23s] ---------------------
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] No dont_touch hnets found in the clock tree
[02/21 13:00:52     23s] No dont_touch hpins found in the clock network.
[02/21 13:00:52     23s] Checking for illegal sizes of clock logic instances...
[02/21 13:00:52     23s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:52     23s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:52     23s] UM:*                                                                   Checking for illegal sizes of clock logic instances
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] Filtering reasons for cell type: buffer
[02/21 13:00:52     23s] =======================================
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] ---------------------------------------------------------------------------------------------------------------------------------------
[02/21 13:00:52     23s] Clock trees    Power domain    Reason                         Library cells
[02/21 13:00:52     23s] ---------------------------------------------------------------------------------------------------------------------------------------
[02/21 13:00:52     23s] all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX20 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX6
[02/21 13:00:52     23s]                                                                 CLKBUFX8 }
[02/21 13:00:52     23s] all            auto-default    Cannot be legalized            { BUFX2 }
[02/21 13:00:52     23s] all            auto-default    Library trimming               { BUFX3 BUFX4 }
[02/21 13:00:52     23s] ---------------------------------------------------------------------------------------------------------------------------------------
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] Filtering reasons for cell type: inverter
[02/21 13:00:52     23s] =========================================
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] --------------------------------------------------------------------------------------------------------------------------------------
[02/21 13:00:52     23s] Clock trees    Power domain    Reason                         Library cells
[02/21 13:00:52     23s] --------------------------------------------------------------------------------------------------------------------------------------
[02/21 13:00:52     23s] all            auto-default    Library trimming               { CLKINVX1 CLKINVX2 CLKINVX3 }
[02/21 13:00:52     23s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX6 CLKINVX8 INVX12 INVX16
[02/21 13:00:52     23s]                                                                 INVX20 INVX4 INVX6 INVX8 }
[02/21 13:00:52     23s] --------------------------------------------------------------------------------------------------------------------------------------
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/21 13:00:52     23s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:52     23s] UM:*                                                                   Validating CTS configuration
[02/21 13:00:52     23s] CCOpt configuration status: all checks passed.
[02/21 13:00:52     23s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
[02/21 13:00:52     23s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[02/21 13:00:52     23s]   No exclusion drivers are needed.
[02/21 13:00:52     23s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
[02/21 13:00:52     23s] Antenna diode management...
[02/21 13:00:52     23s]   Found 0 antenna diodes in the clock trees.
[02/21 13:00:52     23s]   
[02/21 13:00:52     23s] Antenna diode management done.
[02/21 13:00:52     23s] Adding driver cells for primary IOs...
[02/21 13:00:52     23s]   
[02/21 13:00:52     23s]   ----------------------------------------------------------------------------------------------
[02/21 13:00:52     23s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[02/21 13:00:52     23s]   ----------------------------------------------------------------------------------------------
[02/21 13:00:52     23s]     (empty table)
[02/21 13:00:52     23s]   ----------------------------------------------------------------------------------------------
[02/21 13:00:52     23s]   
[02/21 13:00:52     23s]   
[02/21 13:00:52     23s] Adding driver cells for primary IOs done.
[02/21 13:00:52     23s] Adding driver cell for primary IO roots...
[02/21 13:00:52     23s] Adding driver cell for primary IO roots done.
[02/21 13:00:52     23s] Maximizing clock DAG abstraction...
[02/21 13:00:52     23s]   Removing clock DAG drivers
[02/21 13:00:52     23s] Maximizing clock DAG abstraction done.
[02/21 13:00:52     23s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.4 real=0:00:00.5)
[02/21 13:00:52     23s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:52     23s] UM:*                                                                   CCOpt::Phase::PreparingToBalance
[02/21 13:00:52     23s] Synthesizing clock trees...
[02/21 13:00:52     23s]   Preparing To Balance...
[02/21 13:00:52     23s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/21 13:00:52     23s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2028.3M, EPOCH TIME: 1740153652.843774
[02/21 13:00:52     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:52     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:52     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:52     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:52     23s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2028.3M, EPOCH TIME: 1740153652.846537
[02/21 13:00:52     23s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:52     23s] OPERPROF: Starting DPlace-Init at level 1, MEM:2018.8M, EPOCH TIME: 1740153652.846715
[02/21 13:00:52     23s]   Leaving CCOpt scope - Initializing placement interface...
[02/21 13:00:52     23s] Processing tracks to init pin-track alignment.
[02/21 13:00:52     23s] z: 2, totalTracks: 1
[02/21 13:00:52     23s] z: 4, totalTracks: 1
[02/21 13:00:52     23s] z: 6, totalTracks: 1
[02/21 13:00:52     23s] z: 8, totalTracks: 1
[02/21 13:00:52     23s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 13:00:52     23s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2018.8M, EPOCH TIME: 1740153652.849101
[02/21 13:00:52     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:52     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:52     23s] OPERPROF:     Starting CMU at level 3, MEM:2018.8M, EPOCH TIME: 1740153652.862201
[02/21 13:00:52     23s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2018.8M, EPOCH TIME: 1740153652.862473
[02/21 13:00:52     23s] 
[02/21 13:00:52     23s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 13:00:52     23s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2018.8M, EPOCH TIME: 1740153652.862577
[02/21 13:00:52     23s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2018.8M, EPOCH TIME: 1740153652.862590
[02/21 13:00:52     23s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2018.8M, EPOCH TIME: 1740153652.862604
[02/21 13:00:52     23s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2018.8MB).
[02/21 13:00:52     23s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:2018.8M, EPOCH TIME: 1740153652.862693
[02/21 13:00:52     23s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:52     23s]   Merging duplicate siblings in DAG...
[02/21 13:00:52     23s]     Clock DAG stats before merging:
[02/21 13:00:52     23s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:52     23s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:52     23s]       misc counts      : r=1, pp=0
[02/21 13:00:52     23s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:52     23s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:52     23s]     Clock DAG hash before merging: 4930209407002119417 785161437226843819
[02/21 13:00:52     23s]     CTS services accumulated run-time stats before merging:
[02/21 13:00:52     23s]       delay calculator: calls=4652, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:52     23s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:52     23s]       steiner router: calls=4652, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:52     23s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:52     23s] UM:*                                                                   before merging
[02/21 13:00:52     23s]     Resynthesising clock tree into netlist...
[02/21 13:00:52     23s]       Reset timing graph...
[02/21 13:00:52     23s] Ignoring AAE DB Resetting ...
[02/21 13:00:52     23s]       Reset timing graph done.
[02/21 13:00:52     23s]     Resynthesising clock tree into netlist done.
[02/21 13:00:52     23s]     Merging duplicate clock dag driver clones in DAG...
[02/21 13:00:52     23s]     Merging duplicate clock dag driver clones in DAG done.
[02/21 13:00:52     23s]     
[02/21 13:00:52     23s]     Disconnecting clock tree from netlist...
[02/21 13:00:52     23s]     Disconnecting clock tree from netlist done.
[02/21 13:00:52     23s]   Merging duplicate siblings in DAG done.
[02/21 13:00:52     23s]   Applying movement limits...
[02/21 13:00:52     23s]   Applying movement limits done.
[02/21 13:00:52     23s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:52     23s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:52     23s] UM:*                                                                   Preparing To Balance
[02/21 13:00:52     23s]   CCOpt::Phase::Construction...
[02/21 13:00:52     23s]   Stage::Clustering...
[02/21 13:00:52     23s]   Clustering...
[02/21 13:00:52     23s]     Clock DAG hash before 'Clustering': 4930209407002119417 785161437226843819
[02/21 13:00:52     23s]     CTS services accumulated run-time stats before 'Clustering':
[02/21 13:00:52     23s]       delay calculator: calls=4652, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:52     23s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:52     23s]       steiner router: calls=4652, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:52     23s]     Initialize for clustering...
[02/21 13:00:52     23s]     Clock DAG stats before clustering:
[02/21 13:00:52     23s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:52     23s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:52     23s]       misc counts      : r=1, pp=0
[02/21 13:00:52     23s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:52     23s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:52     23s]     Clock DAG hash before clustering: 4930209407002119417 785161437226843819
[02/21 13:00:52     23s]     CTS services accumulated run-time stats before clustering:
[02/21 13:00:52     23s]       delay calculator: calls=4652, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:52     23s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:52     23s]       steiner router: calls=4652, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:52     23s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:52     23s] UM:*                                                                   before clustering
[02/21 13:00:52     23s]     Computing max distances from locked parents...
[02/21 13:00:52     23s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[02/21 13:00:52     23s]     Computing max distances from locked parents done.
[02/21 13:00:52     23s]     Computing optimal clock node locations...
[02/21 13:00:52     23s]     : ...20% ...40% ...60% ...80% ...100% 
[02/21 13:00:52     23s]     Optimal path computation stats:
[02/21 13:00:52     23s]       Successful          : 1
[02/21 13:00:52     23s]       Unsuccessful        : 0
[02/21 13:00:52     23s]       Immovable           : 1
[02/21 13:00:52     23s]       lockedParentLocation: 0
[02/21 13:00:52     23s]       Region hash         : e4d0d11cb7a6f7ec
[02/21 13:00:52     23s]     Unsuccessful details:
[02/21 13:00:52     23s]     
[02/21 13:00:52     23s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:52     23s] End AAE Lib Interpolated Model. (MEM=2018.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 13:00:52     23s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:52     23s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:52     23s] UM:*                                                                   Initialize for clustering
[02/21 13:00:52     23s]     Bottom-up phase...
[02/21 13:00:52     23s]     Clustering bottom-up starting from leaves...
[02/21 13:00:52     23s]       Clustering clock_tree clk...
[02/21 13:00:52     23s]       Clustering clock_tree clk done.
[02/21 13:00:52     23s]     Clustering bottom-up starting from leaves done.
[02/21 13:00:52     23s]     Rebuilding the clock tree after clustering...
[02/21 13:00:52     23s]     Rebuilding the clock tree after clustering done.
[02/21 13:00:52     23s]     Clock DAG stats after bottom-up phase:
[02/21 13:00:52     23s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:52     23s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:52     23s]       misc counts      : r=1, pp=0
[02/21 13:00:52     23s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:52     23s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:52     23s]     Clock DAG hash after bottom-up phase: 4930209407002119417 785161437226843819
[02/21 13:00:52     23s]     CTS services accumulated run-time stats after bottom-up phase:
[02/21 13:00:52     23s]       delay calculator: calls=4653, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:52     23s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:52     23s]       steiner router: calls=4652, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:52     23s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:52     23s] UM:*                                                                   after bottom-up phase
[02/21 13:00:52     23s]     Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:52     23s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:52     23s] UM:*                                                                   Bottom-up phase
[02/21 13:00:52     23s]     Legalizing clock trees...
[02/21 13:00:52     23s]     Resynthesising clock tree into netlist...
[02/21 13:00:52     23s]       Reset timing graph...
[02/21 13:00:52     23s] Ignoring AAE DB Resetting ...
[02/21 13:00:52     23s]       Reset timing graph done.
[02/21 13:00:52     23s]     Resynthesising clock tree into netlist done.
[02/21 13:00:52     23s]     Commiting net attributes....
[02/21 13:00:53     23s]     Commiting net attributes. done.
[02/21 13:00:53     23s]     Leaving CCOpt scope - ClockRefiner...
[02/21 13:00:53     23s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2018.8M, EPOCH TIME: 1740153653.000068
[02/21 13:00:53     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:53     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:53     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:53     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:53     23s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1980.8M, EPOCH TIME: 1740153653.002539
[02/21 13:00:53     23s]     Assigned high priority to 40 instances.
[02/21 13:00:53     23s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[02/21 13:00:53     23s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[02/21 13:00:53     23s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1980.8M, EPOCH TIME: 1740153653.004088
[02/21 13:00:53     23s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1980.8M, EPOCH TIME: 1740153653.004128
[02/21 13:00:53     23s] Processing tracks to init pin-track alignment.
[02/21 13:00:53     23s] z: 2, totalTracks: 1
[02/21 13:00:53     23s] z: 4, totalTracks: 1
[02/21 13:00:53     23s] z: 6, totalTracks: 1
[02/21 13:00:53     23s] z: 8, totalTracks: 1
[02/21 13:00:53     23s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 13:00:53     23s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1980.8M, EPOCH TIME: 1740153653.005982
[02/21 13:00:53     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:53     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:53     24s] 
[02/21 13:00:53     24s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:53     24s] OPERPROF:       Starting CMU at level 4, MEM:1980.8M, EPOCH TIME: 1740153653.018659
[02/21 13:00:53     24s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1980.8M, EPOCH TIME: 1740153653.018907
[02/21 13:00:53     24s] 
[02/21 13:00:53     24s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 13:00:53     24s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:1980.8M, EPOCH TIME: 1740153653.019009
[02/21 13:00:53     24s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1980.8M, EPOCH TIME: 1740153653.019026
[02/21 13:00:53     24s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1980.8M, EPOCH TIME: 1740153653.019040
[02/21 13:00:53     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1980.8MB).
[02/21 13:00:53     24s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.015, REAL:0.015, MEM:1980.8M, EPOCH TIME: 1740153653.019131
[02/21 13:00:53     24s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.015, REAL:0.015, MEM:1980.8M, EPOCH TIME: 1740153653.019142
[02/21 13:00:53     24s] TDRefine: refinePlace mode is spiral
[02/21 13:00:53     24s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.58534.2
[02/21 13:00:53     24s] OPERPROF: Starting RefinePlace at level 1, MEM:1980.8M, EPOCH TIME: 1740153653.019164
[02/21 13:00:53     24s] *** Starting place_detail (0:00:24.0 mem=1980.8M) ***
[02/21 13:00:53     24s] 
[02/21 13:00:53     24s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:53     24s] Total net bbox length = 1.705e+04 (8.097e+03 8.953e+03) (ext = 9.314e+02)
[02/21 13:00:53     24s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 13:00:53     24s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:00:53     24s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:00:53     24s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1980.8M, EPOCH TIME: 1740153653.020972
[02/21 13:00:53     24s] Starting refinePlace ...
[02/21 13:00:53     24s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:00:53     24s] One DDP V2 for no tweak run.
[02/21 13:00:53     24s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:00:53     24s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1980.8M, EPOCH TIME: 1740153653.023122
[02/21 13:00:53     24s] DDP initSite1 nrRow 44 nrJob 44
[02/21 13:00:53     24s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1980.8M, EPOCH TIME: 1740153653.023156
[02/21 13:00:53     24s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1980.8M, EPOCH TIME: 1740153653.023177
[02/21 13:00:53     24s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1980.8M, EPOCH TIME: 1740153653.023189
[02/21 13:00:53     24s] DDP markSite nrRow 44 nrJob 44
[02/21 13:00:53     24s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1980.8M, EPOCH TIME: 1740153653.023222
[02/21 13:00:53     24s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1980.8M, EPOCH TIME: 1740153653.023232
[02/21 13:00:53     24s]   Spread Effort: high, standalone mode, useDDP on.
[02/21 13:00:53     24s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1980.8MB) @(0:00:24.0 - 0:00:24.0).
[02/21 13:00:53     24s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 13:00:53     24s] wireLenOptFixPriorityInst 40 inst fixed
[02/21 13:00:53     24s] 
[02/21 13:00:53     24s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/21 13:00:53     24s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/21 13:00:53     24s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/21 13:00:53     24s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/21 13:00:53     24s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1996.8MB) @(0:00:24.0 - 0:00:24.0).
[02/21 13:00:53     24s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 13:00:53     24s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1996.8MB
[02/21 13:00:53     24s] Statistics of distance of Instance movement in refine placement:
[02/21 13:00:53     24s]   maximum (X+Y) =         0.00 um
[02/21 13:00:53     24s]   mean    (X+Y) =         0.00 um
[02/21 13:00:53     24s] Total instances moved : 0
[02/21 13:00:53     24s] Summary Report:
[02/21 13:00:53     24s] Instances move: 0 (out of 1257 movable)
[02/21 13:00:53     24s] Instances flipped: 0
[02/21 13:00:53     24s] Mean displacement: 0.00 um
[02/21 13:00:53     24s] Max displacement: 0.00 um 
[02/21 13:00:53     24s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.017, REAL:0.017, MEM:1996.8M, EPOCH TIME: 1740153653.038308
[02/21 13:00:53     24s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1996.8MB) @(0:00:24.0 - 0:00:24.0).
[02/21 13:00:53     24s] Total net bbox length = 1.705e+04 (8.097e+03 8.953e+03) (ext = 9.314e+02)
[02/21 13:00:53     24s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.58534.2
[02/21 13:00:53     24s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1996.8MB
[02/21 13:00:53     24s] *** Finished place_detail (0:00:24.0 mem=1996.8M) ***
[02/21 13:00:53     24s] OPERPROF: Finished RefinePlace at level 1, CPU:0.019, REAL:0.019, MEM:1996.8M, EPOCH TIME: 1740153653.038581
[02/21 13:00:53     24s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1996.8M, EPOCH TIME: 1740153653.038602
[02/21 13:00:53     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1257).
[02/21 13:00:53     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:53     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:53     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:53     24s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1996.8M, EPOCH TIME: 1740153653.041099
[02/21 13:00:53     24s]     ClockRefiner summary
[02/21 13:00:53     24s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[02/21 13:00:53     24s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 40).
[02/21 13:00:53     24s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 40).
[02/21 13:00:53     24s]     Revert refine place priority changes on 0 instances.
[02/21 13:00:53     24s] OPERPROF: Starting DPlace-Init at level 1, MEM:1996.8M, EPOCH TIME: 1740153653.042618
[02/21 13:00:53     24s] Processing tracks to init pin-track alignment.
[02/21 13:00:53     24s] z: 2, totalTracks: 1
[02/21 13:00:53     24s] z: 4, totalTracks: 1
[02/21 13:00:53     24s] z: 6, totalTracks: 1
[02/21 13:00:53     24s] z: 8, totalTracks: 1
[02/21 13:00:53     24s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 13:00:53     24s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1996.8M, EPOCH TIME: 1740153653.044338
[02/21 13:00:53     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:53     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:53     24s] 
[02/21 13:00:53     24s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:53     24s] OPERPROF:     Starting CMU at level 3, MEM:1996.8M, EPOCH TIME: 1740153653.057150
[02/21 13:00:53     24s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1996.8M, EPOCH TIME: 1740153653.057422
[02/21 13:00:53     24s] 
[02/21 13:00:53     24s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 13:00:53     24s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1996.8M, EPOCH TIME: 1740153653.057523
[02/21 13:00:53     24s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1996.8M, EPOCH TIME: 1740153653.057539
[02/21 13:00:53     24s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1996.8M, EPOCH TIME: 1740153653.057553
[02/21 13:00:53     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1996.8MB).
[02/21 13:00:53     24s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:1996.8M, EPOCH TIME: 1740153653.057646
[02/21 13:00:53     24s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/21 13:00:53     24s]     Disconnecting clock tree from netlist...
[02/21 13:00:53     24s]     Disconnecting clock tree from netlist done.
[02/21 13:00:53     24s]     Leaving CCOpt scope - Cleaning up placement interface...
[02/21 13:00:53     24s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1996.8M, EPOCH TIME: 1740153653.057838
[02/21 13:00:53     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:53     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:53     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:53     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:53     24s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1996.8M, EPOCH TIME: 1740153653.060096
[02/21 13:00:53     24s] OPERPROF: Starting DPlace-Init at level 1, MEM:1996.8M, EPOCH TIME: 1740153653.060174
[02/21 13:00:53     24s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]     Leaving CCOpt scope - Initializing placement interface...
[02/21 13:00:53     24s] Processing tracks to init pin-track alignment.
[02/21 13:00:53     24s] z: 2, totalTracks: 1
[02/21 13:00:53     24s] z: 4, totalTracks: 1
[02/21 13:00:53     24s] z: 6, totalTracks: 1
[02/21 13:00:53     24s] z: 8, totalTracks: 1
[02/21 13:00:53     24s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 13:00:53     24s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1996.8M, EPOCH TIME: 1740153653.061875
[02/21 13:00:53     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:53     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:53     24s] 
[02/21 13:00:53     24s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:53     24s] OPERPROF:     Starting CMU at level 3, MEM:1996.8M, EPOCH TIME: 1740153653.074796
[02/21 13:00:53     24s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1996.8M, EPOCH TIME: 1740153653.075072
[02/21 13:00:53     24s] 
[02/21 13:00:53     24s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 13:00:53     24s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1996.8M, EPOCH TIME: 1740153653.075178
[02/21 13:00:53     24s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1996.8M, EPOCH TIME: 1740153653.075193
[02/21 13:00:53     24s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1996.8M, EPOCH TIME: 1740153653.075207
[02/21 13:00:53     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1996.8MB).
[02/21 13:00:53     24s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:1996.8M, EPOCH TIME: 1740153653.075294
[02/21 13:00:53     24s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]     Clock tree timing engine global stage delay update for slow_max:setup.late...
[02/21 13:00:53     24s] End AAE Lib Interpolated Model. (MEM=1996.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 13:00:53     24s]     Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]     
[02/21 13:00:53     24s]     Clock tree legalization - Histogram:
[02/21 13:00:53     24s]     ====================================
[02/21 13:00:53     24s]     
[02/21 13:00:53     24s]     --------------------------------
[02/21 13:00:53     24s]     Movement (um)    Number of cells
[02/21 13:00:53     24s]     --------------------------------
[02/21 13:00:53     24s]       (empty table)
[02/21 13:00:53     24s]     --------------------------------
[02/21 13:00:53     24s]     
[02/21 13:00:53     24s]     
[02/21 13:00:53     24s]     Clock tree legalization - There are no Movements:
[02/21 13:00:53     24s]     =================================================
[02/21 13:00:53     24s]     
[02/21 13:00:53     24s]     ---------------------------------------------
[02/21 13:00:53     24s]     Movement (um)    Desired     Achieved    Node
[02/21 13:00:53     24s]                      location    location    
[02/21 13:00:53     24s]     ---------------------------------------------
[02/21 13:00:53     24s]       (empty table)
[02/21 13:00:53     24s]     ---------------------------------------------
[02/21 13:00:53     24s]     
[02/21 13:00:53     24s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Legalizing clock trees
[02/21 13:00:53     24s]     Clock DAG stats after 'Clustering':
[02/21 13:00:53     24s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:53     24s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:53     24s]       misc counts      : r=1, pp=0
[02/21 13:00:53     24s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:53     24s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:53     24s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]     Clock DAG net violations after 'Clustering': none
[02/21 13:00:53     24s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[02/21 13:00:53     24s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:53     24s]     Clock DAG hash after 'Clustering': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats after 'Clustering':
[02/21 13:00:53     24s]       delay calculator: calls=4654, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4652, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Primary reporting skew groups after 'Clustering':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:53     24s]           min path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]           max path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]     Skew group summary after 'Clustering':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:53     24s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:53     24s]   Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Clustering
[02/21 13:00:53     24s]   
[02/21 13:00:53     24s]   Post-Clustering Statistics Report
[02/21 13:00:53     24s]   =================================
[02/21 13:00:53     24s]   
[02/21 13:00:53     24s]   Fanout Statistics:
[02/21 13:00:53     24s]   
[02/21 13:00:53     24s]   ----------------------------------------------------------------------------
[02/21 13:00:53     24s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[02/21 13:00:53     24s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[02/21 13:00:53     24s]   ----------------------------------------------------------------------------
[02/21 13:00:53     24s]   Trunk         1       1.000       1         1        0.000      {1 <= 2}
[02/21 13:00:53     24s]   Leaf          1      40.000      40        40        0.000      {1 <= 40}
[02/21 13:00:53     24s]   ----------------------------------------------------------------------------
[02/21 13:00:53     24s]   
[02/21 13:00:53     24s]   Clustering Failure Statistics:
[02/21 13:00:53     24s]   
[02/21 13:00:53     24s]   --------------------------------
[02/21 13:00:53     24s]   Net Type    Clusters    Clusters
[02/21 13:00:53     24s]               Tried       Failed
[02/21 13:00:53     24s]   --------------------------------
[02/21 13:00:53     24s]     (empty table)
[02/21 13:00:53     24s]   --------------------------------
[02/21 13:00:53     24s]   
[02/21 13:00:53     24s]   Clustering Partition Statistics:
[02/21 13:00:53     24s]   
[02/21 13:00:53     24s]   ----------------------------------------------------------------------------------
[02/21 13:00:53     24s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[02/21 13:00:53     24s]               Fraction    Fraction    Count        Size    Size    Size    Size
[02/21 13:00:53     24s]   ----------------------------------------------------------------------------------
[02/21 13:00:53     24s]     (empty table)
[02/21 13:00:53     24s]   ----------------------------------------------------------------------------------
[02/21 13:00:53     24s]   
[02/21 13:00:53     24s]   
[02/21 13:00:53     24s]   Looking for fanout violations...
[02/21 13:00:53     24s]   Looking for fanout violations done.
[02/21 13:00:53     24s]   CongRepair After Initial Clustering...
[02/21 13:00:53     24s]   Reset timing graph...
[02/21 13:00:53     24s] Ignoring AAE DB Resetting ...
[02/21 13:00:53     24s]   Reset timing graph done.
[02/21 13:00:53     24s]   Leaving CCOpt scope - Early Global Route...
[02/21 13:00:53     24s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2034.9M, EPOCH TIME: 1740153653.128312
[02/21 13:00:53     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:40).
[02/21 13:00:53     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:53     24s] All LLGs are deleted
[02/21 13:00:53     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:53     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:53     24s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2034.9M, EPOCH TIME: 1740153653.130269
[02/21 13:00:53     24s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2034.9M, EPOCH TIME: 1740153653.130443
[02/21 13:00:53     24s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.003, REAL:0.003, MEM:1996.9M, EPOCH TIME: 1740153653.131381
[02/21 13:00:53     24s]   Clock implementation routing...
[02/21 13:00:53     24s] Net route status summary:
[02/21 13:00:53     24s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 13:00:53     24s]   Non-clock:  1698 (unrouted=63, trialRouted=1635, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 13:00:53     24s]     Routing using eGR only...
[02/21 13:00:53     24s]       Early Global Route - eGR only step...
[02/21 13:00:53     24s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[02/21 13:00:53     24s] (ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
[02/21 13:00:53     24s] (ccopt eGR): Start to route 1 all nets
[02/21 13:00:53     24s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1996.91 MB )
[02/21 13:00:53     24s] (I)      ==================== Layers =====================
[02/21 13:00:53     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:53     24s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/21 13:00:53     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:53     24s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/21 13:00:53     24s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/21 13:00:53     24s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/21 13:00:53     24s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/21 13:00:53     24s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/21 13:00:53     24s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/21 13:00:53     24s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/21 13:00:53     24s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/21 13:00:53     24s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/21 13:00:53     24s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/21 13:00:53     24s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/21 13:00:53     24s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/21 13:00:53     24s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/21 13:00:53     24s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/21 13:00:53     24s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/21 13:00:53     24s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/21 13:00:53     24s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/21 13:00:53     24s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/21 13:00:53     24s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/21 13:00:53     24s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/21 13:00:53     24s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/21 13:00:53     24s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/21 13:00:53     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:53     24s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/21 13:00:53     24s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/21 13:00:53     24s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/21 13:00:53     24s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/21 13:00:53     24s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/21 13:00:53     24s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/21 13:00:53     24s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/21 13:00:53     24s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/21 13:00:53     24s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/21 13:00:53     24s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/21 13:00:53     24s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/21 13:00:53     24s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/21 13:00:53     24s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/21 13:00:53     24s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/21 13:00:53     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:53     24s] (I)      Started Import and model ( Curr Mem: 1996.91 MB )
[02/21 13:00:53     24s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:00:53     24s] (I)      == Non-default Options ==
[02/21 13:00:53     24s] (I)      Clean congestion better                            : true
[02/21 13:00:53     24s] (I)      Estimate vias on DPT layer                         : true
[02/21 13:00:53     24s] (I)      Clean congestion layer assignment rounds           : 3
[02/21 13:00:53     24s] (I)      Layer constraints as soft constraints              : true
[02/21 13:00:53     24s] (I)      Soft top layer                                     : true
[02/21 13:00:53     24s] (I)      Skip prospective layer relax nets                  : true
[02/21 13:00:53     24s] (I)      Better NDR handling                                : true
[02/21 13:00:53     24s] (I)      Improved NDR modeling in LA                        : true
[02/21 13:00:53     24s] (I)      Routing cost fix for NDR handling                  : true
[02/21 13:00:53     24s] (I)      Block tracks for preroutes                         : true
[02/21 13:00:53     24s] (I)      Assign IRoute by net group key                     : true
[02/21 13:00:53     24s] (I)      Block unroutable channels                          : true
[02/21 13:00:53     24s] (I)      Block unroutable channels 3D                       : true
[02/21 13:00:53     24s] (I)      Bound layer relaxed segment wl                     : true
[02/21 13:00:53     24s] (I)      Blocked pin reach length threshold                 : 2
[02/21 13:00:53     24s] (I)      Check blockage within NDR space in TA              : true
[02/21 13:00:53     24s] (I)      Skip must join for term with via pillar            : true
[02/21 13:00:53     24s] (I)      Model find APA for IO pin                          : true
[02/21 13:00:53     24s] (I)      On pin location for off pin term                   : true
[02/21 13:00:53     24s] (I)      Handle EOL spacing                                 : true
[02/21 13:00:53     24s] (I)      Merge PG vias by gap                               : true
[02/21 13:00:53     24s] (I)      Maximum routing layer                              : 11
[02/21 13:00:53     24s] (I)      Route selected nets only                           : true
[02/21 13:00:53     24s] (I)      Refine MST                                         : true
[02/21 13:00:53     24s] (I)      Honor PRL                                          : true
[02/21 13:00:53     24s] (I)      Strong congestion aware                            : true
[02/21 13:00:53     24s] (I)      Improved initial location for IRoutes              : true
[02/21 13:00:53     24s] (I)      Multi panel TA                                     : true
[02/21 13:00:53     24s] (I)      Penalize wire overlap                              : true
[02/21 13:00:53     24s] (I)      Expand small instance blockage                     : true
[02/21 13:00:53     24s] (I)      Reduce via in TA                                   : true
[02/21 13:00:53     24s] (I)      SS-aware routing                                   : true
[02/21 13:00:53     24s] (I)      Improve tree edge sharing                          : true
[02/21 13:00:53     24s] (I)      Improve 2D via estimation                          : true
[02/21 13:00:53     24s] (I)      Refine Steiner tree                                : true
[02/21 13:00:53     24s] (I)      Build spine tree                                   : true
[02/21 13:00:53     24s] (I)      Model pass through capacity                        : true
[02/21 13:00:53     24s] (I)      Extend blockages by a half GCell                   : true
[02/21 13:00:53     24s] (I)      Consider pin shapes                                : true
[02/21 13:00:53     24s] (I)      Consider pin shapes for all nodes                  : true
[02/21 13:00:53     24s] (I)      Consider NR APA                                    : true
[02/21 13:00:53     24s] (I)      Consider IO pin shape                              : true
[02/21 13:00:53     24s] (I)      Fix pin connection bug                             : true
[02/21 13:00:53     24s] (I)      Consider layer RC for local wires                  : true
[02/21 13:00:53     24s] (I)      Route to clock mesh pin                            : true
[02/21 13:00:53     24s] (I)      LA-aware pin escape length                         : 2
[02/21 13:00:53     24s] (I)      Connect multiple ports                             : true
[02/21 13:00:53     24s] (I)      Split for must join                                : true
[02/21 13:00:53     24s] (I)      Number of threads                                  : 1
[02/21 13:00:53     24s] (I)      Routing effort level                               : 10000
[02/21 13:00:53     24s] (I)      Prefer layer length threshold                      : 8
[02/21 13:00:53     24s] (I)      Overflow penalty cost                              : 10
[02/21 13:00:53     24s] (I)      A-star cost                                        : 0.300000
[02/21 13:00:53     24s] (I)      Misalignment cost                                  : 10.000000
[02/21 13:00:53     24s] (I)      Threshold for short IRoute                         : 6
[02/21 13:00:53     24s] (I)      Via cost during post routing                       : 1.000000
[02/21 13:00:53     24s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/21 13:00:53     24s] (I)      Source-to-sink ratio                               : 0.300000
[02/21 13:00:53     24s] (I)      Scenic ratio bound                                 : 3.000000
[02/21 13:00:53     24s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/21 13:00:53     24s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/21 13:00:53     24s] (I)      PG-aware similar topology routing                  : true
[02/21 13:00:53     24s] (I)      Maze routing via cost fix                          : true
[02/21 13:00:53     24s] (I)      Apply PRL on PG terms                              : true
[02/21 13:00:53     24s] (I)      Apply PRL on obs objects                           : true
[02/21 13:00:53     24s] (I)      Handle range-type spacing rules                    : true
[02/21 13:00:53     24s] (I)      PG gap threshold multiplier                        : 10.000000
[02/21 13:00:53     24s] (I)      Parallel spacing query fix                         : true
[02/21 13:00:53     24s] (I)      Force source to root IR                            : true
[02/21 13:00:53     24s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/21 13:00:53     24s] (I)      Do not relax to DPT layer                          : true
[02/21 13:00:53     24s] (I)      No DPT in post routing                             : true
[02/21 13:00:53     24s] (I)      Modeling PG via merging fix                        : true
[02/21 13:00:53     24s] (I)      Shield aware TA                                    : true
[02/21 13:00:53     24s] (I)      Strong shield aware TA                             : true
[02/21 13:00:53     24s] (I)      Overflow calculation fix in LA                     : true
[02/21 13:00:53     24s] (I)      Post routing fix                                   : true
[02/21 13:00:53     24s] (I)      Strong post routing                                : true
[02/21 13:00:53     24s] (I)      Access via pillar from top                         : true
[02/21 13:00:53     24s] (I)      NDR via pillar fix                                 : true
[02/21 13:00:53     24s] (I)      Violation on path threshold                        : 1
[02/21 13:00:53     24s] (I)      Pass through capacity modeling                     : true
[02/21 13:00:53     24s] (I)      Select the non-relaxed segments in post routing stage : true
[02/21 13:00:53     24s] (I)      Select term pin box for io pin                     : true
[02/21 13:00:53     24s] (I)      Penalize NDR sharing                               : true
[02/21 13:00:53     24s] (I)      Enable special modeling                            : false
[02/21 13:00:53     24s] (I)      Keep fixed segments                                : true
[02/21 13:00:53     24s] (I)      Reorder net groups by key                          : true
[02/21 13:00:53     24s] (I)      Increase net scenic ratio                          : true
[02/21 13:00:53     24s] (I)      Method to set GCell size                           : row
[02/21 13:00:53     24s] (I)      Connect multiple ports and must join fix           : true
[02/21 13:00:53     24s] (I)      Avoid high resistance layers                       : true
[02/21 13:00:53     24s] (I)      Model find APA for IO pin fix                      : true
[02/21 13:00:53     24s] (I)      Avoid connecting non-metal layers                  : true
[02/21 13:00:53     24s] (I)      Use track pitch for NDR                            : true
[02/21 13:00:53     24s] (I)      Enable layer relax to lower layer                  : true
[02/21 13:00:53     24s] (I)      Enable layer relax to upper layer                  : true
[02/21 13:00:53     24s] (I)      Top layer relaxation fix                           : true
[02/21 13:00:53     24s] (I)      Handle non-default track width                     : false
[02/21 13:00:53     24s] (I)      Counted 1027 PG shapes. We will not process PG shapes layer by layer.
[02/21 13:00:53     24s] (I)      Use row-based GCell size
[02/21 13:00:53     24s] (I)      Use row-based GCell align
[02/21 13:00:53     24s] (I)      layer 0 area = 80000
[02/21 13:00:53     24s] (I)      layer 1 area = 80000
[02/21 13:00:53     24s] (I)      layer 2 area = 80000
[02/21 13:00:53     24s] (I)      layer 3 area = 80000
[02/21 13:00:53     24s] (I)      layer 4 area = 80000
[02/21 13:00:53     24s] (I)      layer 5 area = 80000
[02/21 13:00:53     24s] (I)      layer 6 area = 80000
[02/21 13:00:53     24s] (I)      layer 7 area = 80000
[02/21 13:00:53     24s] (I)      layer 8 area = 80000
[02/21 13:00:53     24s] (I)      layer 9 area = 400000
[02/21 13:00:53     24s] (I)      layer 10 area = 400000
[02/21 13:00:53     24s] (I)      GCell unit size   : 3420
[02/21 13:00:53     24s] (I)      GCell multiplier  : 1
[02/21 13:00:53     24s] (I)      GCell row height  : 3420
[02/21 13:00:53     24s] (I)      Actual row height : 3420
[02/21 13:00:53     24s] (I)      GCell align ref   : 5200 5320
[02/21 13:00:53     24s] [NR-eGR] Track table information for default rule: 
[02/21 13:00:53     24s] [NR-eGR] Metal1 has single uniform track structure
[02/21 13:00:53     24s] [NR-eGR] Metal2 has single uniform track structure
[02/21 13:00:53     24s] [NR-eGR] Metal3 has single uniform track structure
[02/21 13:00:53     24s] [NR-eGR] Metal4 has single uniform track structure
[02/21 13:00:53     24s] [NR-eGR] Metal5 has single uniform track structure
[02/21 13:00:53     24s] [NR-eGR] Metal6 has single uniform track structure
[02/21 13:00:53     24s] [NR-eGR] Metal7 has single uniform track structure
[02/21 13:00:53     24s] [NR-eGR] Metal8 has single uniform track structure
[02/21 13:00:53     24s] [NR-eGR] Metal9 has single uniform track structure
[02/21 13:00:53     24s] [NR-eGR] Metal10 has single uniform track structure
[02/21 13:00:53     24s] [NR-eGR] Metal11 has single uniform track structure
[02/21 13:00:53     24s] (I)      ==================== Default via =====================
[02/21 13:00:53     24s] (I)      +----+------------------+----------------------------+
[02/21 13:00:53     24s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[02/21 13:00:53     24s] (I)      +----+------------------+----------------------------+
[02/21 13:00:53     24s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[02/21 13:00:53     24s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[02/21 13:00:53     24s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[02/21 13:00:53     24s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[02/21 13:00:53     24s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[02/21 13:00:53     24s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[02/21 13:00:53     24s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[02/21 13:00:53     24s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[02/21 13:00:53     24s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[02/21 13:00:53     24s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[02/21 13:00:53     24s] (I)      +----+------------------+----------------------------+
[02/21 13:00:53     24s] [NR-eGR] Read 1530 PG shapes
[02/21 13:00:53     24s] [NR-eGR] Read 0 clock shapes
[02/21 13:00:53     24s] [NR-eGR] Read 0 other shapes
[02/21 13:00:53     24s] [NR-eGR] #Routing Blockages  : 0
[02/21 13:00:53     24s] [NR-eGR] #Instance Blockages : 0
[02/21 13:00:53     24s] [NR-eGR] #PG Blockages       : 1530
[02/21 13:00:53     24s] [NR-eGR] #Halo Blockages     : 0
[02/21 13:00:53     24s] [NR-eGR] #Boundary Blockages : 0
[02/21 13:00:53     24s] [NR-eGR] #Clock Blockages    : 0
[02/21 13:00:53     24s] [NR-eGR] #Other Blockages    : 0
[02/21 13:00:53     24s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/21 13:00:53     24s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/21 13:00:53     24s] [NR-eGR] Read 1636 nets ( ignored 1635 )
[02/21 13:00:53     24s] [NR-eGR] Connected 0 must-join pins/ports
[02/21 13:00:53     24s] (I)      early_global_route_priority property id does not exist.
[02/21 13:00:53     24s] (I)      Read Num Blocks=2436  Num Prerouted Wires=0  Num CS=0
[02/21 13:00:53     24s] (I)      Layer 1 (V) : #blockages 90 : #preroutes 0
[02/21 13:00:53     24s] (I)      Layer 2 (H) : #blockages 450 : #preroutes 0
[02/21 13:00:53     24s] (I)      Layer 3 (V) : #blockages 90 : #preroutes 0
[02/21 13:00:53     24s] (I)      Layer 4 (H) : #blockages 450 : #preroutes 0
[02/21 13:00:53     24s] (I)      Layer 5 (V) : #blockages 90 : #preroutes 0
[02/21 13:00:53     24s] (I)      Layer 6 (H) : #blockages 450 : #preroutes 0
[02/21 13:00:53     24s] (I)      Layer 7 (V) : #blockages 90 : #preroutes 0
[02/21 13:00:53     24s] (I)      Layer 8 (H) : #blockages 540 : #preroutes 0
[02/21 13:00:53     24s] (I)      Layer 9 (V) : #blockages 126 : #preroutes 0
[02/21 13:00:53     24s] (I)      Layer 10 (H) : #blockages 60 : #preroutes 0
[02/21 13:00:53     24s] (I)      Moved 1 terms for better access 
[02/21 13:00:53     24s] (I)      Number of ignored nets                =      0
[02/21 13:00:53     24s] (I)      Number of connected nets              =      0
[02/21 13:00:53     24s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/21 13:00:53     24s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/21 13:00:53     24s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/21 13:00:53     24s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/21 13:00:53     24s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/21 13:00:53     24s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/21 13:00:53     24s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/21 13:00:53     24s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/21 13:00:53     24s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/21 13:00:53     24s] (I)      Ndr track 0 does not exist
[02/21 13:00:53     24s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/21 13:00:53     24s] (I)      ---------------------Grid Graph Info--------------------
[02/21 13:00:53     24s] (I)      Routing area        : (0, 0) - (162000, 161120)
[02/21 13:00:53     24s] (I)      Core area           : (5200, 5320) - (156800, 155800)
[02/21 13:00:53     24s] (I)      Site width          :   400  (dbu)
[02/21 13:00:53     24s] (I)      Row height          :  3420  (dbu)
[02/21 13:00:53     24s] (I)      GCell row height    :  3420  (dbu)
[02/21 13:00:53     24s] (I)      GCell width         :  3420  (dbu)
[02/21 13:00:53     24s] (I)      GCell height        :  3420  (dbu)
[02/21 13:00:53     24s] (I)      Grid                :    47    47    11
[02/21 13:00:53     24s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/21 13:00:53     24s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/21 13:00:53     24s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/21 13:00:53     24s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/21 13:00:53     24s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/21 13:00:53     24s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/21 13:00:53     24s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/21 13:00:53     24s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[02/21 13:00:53     24s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/21 13:00:53     24s] (I)      Total num of tracks :   424   405   424   405   424   405   424   405   424   161   169
[02/21 13:00:53     24s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/21 13:00:53     24s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/21 13:00:53     24s] (I)      --------------------------------------------------------
[02/21 13:00:53     24s] 
[02/21 13:00:53     24s] [NR-eGR] ============ Routing rule table ============
[02/21 13:00:53     24s] [NR-eGR] Rule id: 0  Nets: 1
[02/21 13:00:53     24s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/21 13:00:53     24s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[02/21 13:00:53     24s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[02/21 13:00:53     24s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[02/21 13:00:53     24s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[02/21 13:00:53     24s] [NR-eGR] ========================================
[02/21 13:00:53     24s] [NR-eGR] 
[02/21 13:00:53     24s] (I)      =============== Blocked Tracks ===============
[02/21 13:00:53     24s] (I)      +-------+---------+----------+---------------+
[02/21 13:00:53     24s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/21 13:00:53     24s] (I)      +-------+---------+----------+---------------+
[02/21 13:00:53     24s] (I)      |     1 |       0 |        0 |         0.00% |
[02/21 13:00:53     24s] (I)      |     2 |   19035 |      900 |         4.73% |
[02/21 13:00:53     24s] (I)      |     3 |   19928 |      226 |         1.13% |
[02/21 13:00:53     24s] (I)      |     4 |   19035 |      900 |         4.73% |
[02/21 13:00:53     24s] (I)      |     5 |   19928 |      226 |         1.13% |
[02/21 13:00:53     24s] (I)      |     6 |   19035 |      900 |         4.73% |
[02/21 13:00:53     24s] (I)      |     7 |   19928 |      226 |         1.13% |
[02/21 13:00:53     24s] (I)      |     8 |   19035 |      900 |         4.73% |
[02/21 13:00:53     24s] (I)      |     9 |   19928 |      452 |         2.27% |
[02/21 13:00:53     24s] (I)      |    10 |    7567 |     1958 |        25.88% |
[02/21 13:00:53     24s] (I)      |    11 |    7943 |      470 |         5.92% |
[02/21 13:00:53     24s] (I)      +-------+---------+----------+---------------+
[02/21 13:00:53     24s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1996.91 MB )
[02/21 13:00:53     24s] (I)      Reset routing kernel
[02/21 13:00:53     24s] (I)      Started Global Routing ( Curr Mem: 1996.91 MB )
[02/21 13:00:53     24s] (I)      totalPins=41  totalGlobalPin=41 (100.00%)
[02/21 13:00:53     24s] (I)      total 2D Cap : 166996 = (86285 H, 80711 V)
[02/21 13:00:53     24s] (I)      
[02/21 13:00:53     24s] (I)      ============  Phase 1a Route ============
[02/21 13:00:53     24s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[02/21 13:00:53     24s] (I)      Usage: 75 = (42 H, 33 V) = (0.05% H, 0.04% V) = (7.182e+01um H, 5.643e+01um V)
[02/21 13:00:53     24s] (I)      
[02/21 13:00:53     24s] (I)      ============  Phase 1b Route ============
[02/21 13:00:53     24s] (I)      Usage: 75 = (42 H, 33 V) = (0.05% H, 0.04% V) = (7.182e+01um H, 5.643e+01um V)
[02/21 13:00:53     24s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.282500e+02um
[02/21 13:00:53     24s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/21 13:00:53     24s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/21 13:00:53     24s] (I)      
[02/21 13:00:53     24s] (I)      ============  Phase 1c Route ============
[02/21 13:00:53     24s] (I)      Usage: 75 = (42 H, 33 V) = (0.05% H, 0.04% V) = (7.182e+01um H, 5.643e+01um V)
[02/21 13:00:53     24s] (I)      
[02/21 13:00:53     24s] (I)      ============  Phase 1d Route ============
[02/21 13:00:53     24s] (I)      Usage: 75 = (42 H, 33 V) = (0.05% H, 0.04% V) = (7.182e+01um H, 5.643e+01um V)
[02/21 13:00:53     24s] (I)      
[02/21 13:00:53     24s] (I)      ============  Phase 1e Route ============
[02/21 13:00:53     24s] (I)      Usage: 75 = (42 H, 33 V) = (0.05% H, 0.04% V) = (7.182e+01um H, 5.643e+01um V)
[02/21 13:00:53     24s] (I)      
[02/21 13:00:53     24s] (I)      ============  Phase 1f Route ============
[02/21 13:00:53     24s] (I)      Usage: 75 = (42 H, 33 V) = (0.05% H, 0.04% V) = (7.182e+01um H, 5.643e+01um V)
[02/21 13:00:53     24s] (I)      
[02/21 13:00:53     24s] (I)      ============  Phase 1g Route ============
[02/21 13:00:53     24s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.282500e+02um
[02/21 13:00:53     24s] (I)      Usage: 75 = (42 H, 33 V) = (0.05% H, 0.04% V) = (7.182e+01um H, 5.643e+01um V)
[02/21 13:00:53     24s] (I)      
[02/21 13:00:53     24s] (I)      ============  Phase 1h Route ============
[02/21 13:00:53     24s] (I)      Usage: 75 = (42 H, 33 V) = (0.05% H, 0.04% V) = (7.182e+01um H, 5.643e+01um V)
[02/21 13:00:53     24s] (I)      
[02/21 13:00:53     24s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/21 13:00:53     24s] [NR-eGR]                        OverCon            
[02/21 13:00:53     24s] [NR-eGR]                         #Gcell     %Gcell
[02/21 13:00:53     24s] [NR-eGR]        Layer             (1-0)    OverCon
[02/21 13:00:53     24s] [NR-eGR] ----------------------------------------------
[02/21 13:00:53     24s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:53     24s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:53     24s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:53     24s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:53     24s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:53     24s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:53     24s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:53     24s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:53     24s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:53     24s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:53     24s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:53     24s] [NR-eGR] ----------------------------------------------
[02/21 13:00:53     24s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/21 13:00:53     24s] [NR-eGR] 
[02/21 13:00:53     24s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 1996.91 MB )
[02/21 13:00:53     24s] (I)      total 2D Cap : 167138 = (86333 H, 80805 V)
[02/21 13:00:53     24s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/21 13:00:53     24s] (I)      ============= Track Assignment ============
[02/21 13:00:53     24s] (I)      Started Track Assignment (1T) ( Curr Mem: 1996.91 MB )
[02/21 13:00:53     24s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[02/21 13:00:53     24s] (I)      Run Multi-thread track assignment
[02/21 13:00:53     24s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1996.91 MB )
[02/21 13:00:53     24s] (I)      Started Export ( Curr Mem: 1996.91 MB )
[02/21 13:00:53     24s] [NR-eGR]                  Length (um)   Vias 
[02/21 13:00:53     24s] [NR-eGR] ------------------------------------
[02/21 13:00:53     24s] [NR-eGR]  Metal1   (1H)             0   5126 
[02/21 13:00:53     24s] [NR-eGR]  Metal2   (2V)          8625   7346 
[02/21 13:00:53     24s] [NR-eGR]  Metal3   (3H)          9001    656 
[02/21 13:00:53     24s] [NR-eGR]  Metal4   (4V)          2979    159 
[02/21 13:00:53     24s] [NR-eGR]  Metal5   (5H)           686     12 
[02/21 13:00:53     24s] [NR-eGR]  Metal6   (6V)            45      2 
[02/21 13:00:53     24s] [NR-eGR]  Metal7   (7H)            17      1 
[02/21 13:00:53     24s] [NR-eGR]  Metal8   (8V)             3      1 
[02/21 13:00:53     24s] [NR-eGR]  Metal9   (9H)             0      1 
[02/21 13:00:53     24s] [NR-eGR]  Metal10  (10V)            0      1 
[02/21 13:00:53     24s] [NR-eGR]  Metal11  (11H)            1      0 
[02/21 13:00:53     24s] [NR-eGR] ------------------------------------
[02/21 13:00:53     24s] [NR-eGR]           Total        21356  13305 
[02/21 13:00:53     24s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:53     24s] [NR-eGR] Total half perimeter of net bounding box: 17050um
[02/21 13:00:53     24s] [NR-eGR] Total length: 21356um, number of vias: 13305
[02/21 13:00:53     24s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:53     24s] [NR-eGR] Total eGR-routed clock nets wire length: 133um, number of vias: 95
[02/21 13:00:53     24s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:53     24s] [NR-eGR] Report for selected net(s) only.
[02/21 13:00:53     24s] [NR-eGR]                  Length (um)  Vias 
[02/21 13:00:53     24s] [NR-eGR] -----------------------------------
[02/21 13:00:53     24s] [NR-eGR]  Metal1   (1H)             0    40 
[02/21 13:00:53     24s] [NR-eGR]  Metal2   (2V)            52    52 
[02/21 13:00:53     24s] [NR-eGR]  Metal3   (3H)            75     3 
[02/21 13:00:53     24s] [NR-eGR]  Metal4   (4V)             7     0 
[02/21 13:00:53     24s] [NR-eGR]  Metal5   (5H)             0     0 
[02/21 13:00:53     24s] [NR-eGR]  Metal6   (6V)             0     0 
[02/21 13:00:53     24s] [NR-eGR]  Metal7   (7H)             0     0 
[02/21 13:00:53     24s] [NR-eGR]  Metal8   (8V)             0     0 
[02/21 13:00:53     24s] [NR-eGR]  Metal9   (9H)             0     0 
[02/21 13:00:53     24s] [NR-eGR]  Metal10  (10V)            0     0 
[02/21 13:00:53     24s] [NR-eGR]  Metal11  (11H)            0     0 
[02/21 13:00:53     24s] [NR-eGR] -----------------------------------
[02/21 13:00:53     24s] [NR-eGR]           Total          133    95 
[02/21 13:00:53     24s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:53     24s] [NR-eGR] Total half perimeter of net bounding box: 70um
[02/21 13:00:53     24s] [NR-eGR] Total length: 133um, number of vias: 95
[02/21 13:00:53     24s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:53     24s] [NR-eGR] Total routed clock nets wire length: 133um, number of vias: 95
[02/21 13:00:53     24s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:53     24s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1996.91 MB )
[02/21 13:00:53     24s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.09 sec, Curr Mem: 1996.91 MB )
[02/21 13:00:53     24s] (I)      =================================== Runtime Summary ====================================
[02/21 13:00:53     24s] (I)       Step                                         %     Start    Finish      Real       CPU 
[02/21 13:00:53     24s] (I)      ----------------------------------------------------------------------------------------
[02/21 13:00:53     24s] (I)       Early Global Route kernel              100.00%  9.22 sec  9.30 sec  0.09 sec  0.02 sec 
[02/21 13:00:53     24s] (I)       +-Import and model                      43.11%  9.22 sec  9.26 sec  0.04 sec  0.01 sec 
[02/21 13:00:53     24s] (I)       | +-Create place DB                      1.97%  9.22 sec  9.22 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | +-Import place data                  1.94%  9.22 sec  9.22 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | | +-Read instances and placement     0.63%  9.22 sec  9.22 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | | +-Read nets                        1.23%  9.22 sec  9.22 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | +-Create route DB                     34.46%  9.22 sec  9.25 sec  0.03 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | +-Import route data (1T)            33.87%  9.22 sec  9.25 sec  0.03 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | | +-Read blockages ( Layer 2-11 )   13.73%  9.24 sec  9.25 sec  0.01 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | | | +-Read routing blockages         0.00%  9.24 sec  9.24 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | | | +-Read instance blockages        0.14%  9.24 sec  9.24 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | | | +-Read PG blockages              1.51%  9.24 sec  9.24 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | | | +-Read clock blockages           1.20%  9.24 sec  9.24 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | | | +-Read other blockages           1.54%  9.24 sec  9.24 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | | | +-Read halo blockages            0.01%  9.24 sec  9.24 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | | | +-Read boundary cut boxes        0.00%  9.24 sec  9.24 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | | +-Read blackboxes                  0.01%  9.25 sec  9.25 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | | +-Read prerouted                   0.34%  9.25 sec  9.25 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | | +-Read unlegalized nets            0.07%  9.25 sec  9.25 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | | +-Read nets                        0.01%  9.25 sec  9.25 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | | +-Set up via pillars               0.00%  9.25 sec  9.25 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | | +-Initialize 3D grid graph         0.08%  9.25 sec  9.25 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | | +-Model blockage capacity          1.04%  9.25 sec  9.25 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | | | +-Initialize 3D capacity         0.93%  9.25 sec  9.25 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | | +-Move terms for access (1T)       0.02%  9.25 sec  9.25 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | +-Read aux data                        0.00%  9.25 sec  9.25 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | +-Others data preparation              0.01%  9.25 sec  9.25 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | +-Create route kernel                  6.43%  9.25 sec  9.26 sec  0.01 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       +-Global Routing                        49.71%  9.26 sec  9.30 sec  0.04 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | +-Initialization                       0.02%  9.26 sec  9.26 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | +-Net group 1                          3.63%  9.26 sec  9.26 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | +-Generate topology                  1.87%  9.26 sec  9.26 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | +-Phase 1a                           0.47%  9.26 sec  9.26 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | | +-Pattern routing (1T)             0.38%  9.26 sec  9.26 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | | +-Add via demand to 2D             0.02%  9.26 sec  9.26 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | +-Phase 1b                           0.04%  9.26 sec  9.26 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | +-Phase 1c                           0.01%  9.26 sec  9.26 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | +-Phase 1d                           0.01%  9.26 sec  9.26 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | +-Phase 1e                           0.05%  9.26 sec  9.26 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | | +-Route legalization               0.00%  9.26 sec  9.26 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | +-Phase 1f                           0.01%  9.26 sec  9.26 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | +-Phase 1g                           0.10%  9.26 sec  9.26 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | | +-Post Routing                     0.06%  9.26 sec  9.26 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | +-Phase 1h                           0.09%  9.26 sec  9.26 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | | +-Post Routing                     0.06%  9.26 sec  9.26 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | +-Layer assignment (1T)              0.35%  9.26 sec  9.26 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       +-Export 3D cong map                     0.32%  9.30 sec  9.30 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | +-Export 2D cong map                   0.05%  9.30 sec  9.30 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       +-Extract Global 3D Wires                0.00%  9.30 sec  9.30 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       +-Track Assignment (1T)                  0.92%  9.30 sec  9.30 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | +-Initialization                       0.01%  9.30 sec  9.30 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | +-Track Assignment Kernel              0.78%  9.30 sec  9.30 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | +-Free Memory                          0.00%  9.30 sec  9.30 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       +-Export                                 3.26%  9.30 sec  9.30 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | +-Export DB wires                      0.10%  9.30 sec  9.30 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | +-Export all nets                    0.04%  9.30 sec  9.30 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | | +-Set wire vias                      0.01%  9.30 sec  9.30 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | +-Report wirelength                    1.55%  9.30 sec  9.30 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | +-Update net boxes                     1.46%  9.30 sec  9.30 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       | +-Update timing                        0.00%  9.30 sec  9.30 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)       +-Postprocess design                     0.06%  9.30 sec  9.30 sec  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)      ===================== Summary by functions =====================
[02/21 13:00:53     24s] (I)       Lv  Step                                 %      Real       CPU 
[02/21 13:00:53     24s] (I)      ----------------------------------------------------------------
[02/21 13:00:53     24s] (I)        0  Early Global Route kernel      100.00%  0.09 sec  0.02 sec 
[02/21 13:00:53     24s] (I)        1  Global Routing                  49.71%  0.04 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        1  Import and model                43.11%  0.04 sec  0.01 sec 
[02/21 13:00:53     24s] (I)        1  Export                           3.26%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        1  Track Assignment (1T)            0.92%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        1  Export 3D cong map               0.32%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        1  Postprocess design               0.06%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        1  Extract Global 3D Wires          0.00%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        2  Create route DB                 34.46%  0.03 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        2  Create route kernel              6.43%  0.01 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        2  Net group 1                      3.63%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        2  Create place DB                  1.97%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        2  Report wirelength                1.55%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        2  Update net boxes                 1.46%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        2  Track Assignment Kernel          0.78%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        2  Export DB wires                  0.10%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        2  Export 2D cong map               0.05%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        2  Initialization                   0.03%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        2  Others data preparation          0.01%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        3  Import route data (1T)          33.87%  0.03 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        3  Import place data                1.94%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        3  Generate topology                1.87%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        3  Phase 1a                         0.47%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        3  Layer assignment (1T)            0.35%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        3  Phase 1g                         0.10%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        3  Phase 1h                         0.09%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        3  Phase 1e                         0.05%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        3  Phase 1b                         0.04%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        3  Export all nets                  0.04%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        3  Phase 1f                         0.01%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        3  Set wire vias                    0.01%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        4  Read blockages ( Layer 2-11 )   13.73%  0.01 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        4  Read nets                        1.25%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        4  Model blockage capacity          1.04%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        4  Read instances and placement     0.63%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        4  Pattern routing (1T)             0.38%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        4  Read prerouted                   0.34%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        4  Post Routing                     0.12%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        4  Initialize 3D grid graph         0.08%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        4  Read unlegalized nets            0.07%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        4  Move terms for access (1T)       0.02%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        4  Add via demand to 2D             0.02%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        5  Read other blockages             1.54%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        5  Read PG blockages                1.51%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        5  Read clock blockages             1.20%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        5  Initialize 3D capacity           0.93%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        5  Read instance blockages          0.14%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/21 13:00:53     24s]       Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.1)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Early Global Route - eGR only step
[02/21 13:00:53     24s]     Routing using eGR only done.
[02/21 13:00:53     24s] Net route status summary:
[02/21 13:00:53     24s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 13:00:53     24s]   Non-clock:  1698 (unrouted=63, trialRouted=1635, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 13:00:53     24s] 
[02/21 13:00:53     24s] CCOPT: Done with clock implementation routing.
[02/21 13:00:53     24s] 
[02/21 13:00:53     24s]   Clock implementation routing done.
[02/21 13:00:53     24s]   Fixed 1 wires.
[02/21 13:00:53     24s]   CCOpt: Starting congestion repair using flow wrapper...
[02/21 13:00:53     24s]     Congestion Repair...
[02/21 13:00:53     24s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:00:24.2/0:00:30.8 (0.8), mem = 1996.9M
[02/21 13:00:53     24s] User Input Parameters:
[02/21 13:00:53     24s] - Congestion Driven    : On
[02/21 13:00:53     24s] - Timing Driven        : Off
[02/21 13:00:53     24s] - Area-Violation Based : On
[02/21 13:00:53     24s] - Start Rollback Level : -5
[02/21 13:00:53     24s] - Legalized            : On
[02/21 13:00:53     24s] - Window Based         : Off
[02/21 13:00:53     24s] - eDen incr mode       : Off
[02/21 13:00:53     24s] - Small incr mode      : Off
[02/21 13:00:53     24s] 
[02/21 13:00:53     24s] Info: Disable timing driven in postCTS congRepair.
[02/21 13:00:53     24s] 
[02/21 13:00:53     24s] Starting congRepair ...
[02/21 13:00:53     24s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1996.9M, EPOCH TIME: 1740153653.268857
[02/21 13:00:53     24s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:1996.9M, EPOCH TIME: 1740153653.270503
[02/21 13:00:53     24s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1996.9M, EPOCH TIME: 1740153653.270542
[02/21 13:00:53     24s] Starting Early Global Route congestion estimation: mem = 1996.9M
[02/21 13:00:53     24s] (I)      ==================== Layers =====================
[02/21 13:00:53     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:53     24s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/21 13:00:53     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:53     24s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/21 13:00:53     24s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/21 13:00:53     24s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/21 13:00:53     24s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/21 13:00:53     24s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/21 13:00:53     24s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/21 13:00:53     24s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/21 13:00:53     24s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/21 13:00:53     24s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/21 13:00:53     24s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/21 13:00:53     24s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/21 13:00:53     24s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/21 13:00:53     24s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/21 13:00:53     24s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/21 13:00:53     24s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/21 13:00:53     24s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/21 13:00:53     24s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/21 13:00:53     24s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/21 13:00:53     24s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/21 13:00:53     24s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/21 13:00:53     24s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/21 13:00:53     24s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/21 13:00:53     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:53     24s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/21 13:00:53     24s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/21 13:00:53     24s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/21 13:00:53     24s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/21 13:00:53     24s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/21 13:00:53     24s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/21 13:00:53     24s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/21 13:00:53     24s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/21 13:00:53     24s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/21 13:00:53     24s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/21 13:00:53     24s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/21 13:00:53     24s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/21 13:00:53     24s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/21 13:00:53     24s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/21 13:00:53     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:53     24s] (I)      Started Import and model ( Curr Mem: 1996.91 MB )
[02/21 13:00:53     24s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:00:53     24s] (I)      == Non-default Options ==
[02/21 13:00:53     24s] (I)      Maximum routing layer                              : 11
[02/21 13:00:53     24s] (I)      Number of threads                                  : 1
[02/21 13:00:53     24s] (I)      Use non-blocking free Dbs wires                    : false
[02/21 13:00:53     24s] (I)      Method to set GCell size                           : row
[02/21 13:00:53     24s] (I)      Counted 1027 PG shapes. We will not process PG shapes layer by layer.
[02/21 13:00:53     24s] (I)      Use row-based GCell size
[02/21 13:00:53     24s] (I)      Use row-based GCell align
[02/21 13:00:53     24s] (I)      layer 0 area = 80000
[02/21 13:00:53     24s] (I)      layer 1 area = 80000
[02/21 13:00:53     24s] (I)      layer 2 area = 80000
[02/21 13:00:53     24s] (I)      layer 3 area = 80000
[02/21 13:00:53     24s] (I)      layer 4 area = 80000
[02/21 13:00:53     24s] (I)      layer 5 area = 80000
[02/21 13:00:53     24s] (I)      layer 6 area = 80000
[02/21 13:00:53     24s] (I)      layer 7 area = 80000
[02/21 13:00:53     24s] (I)      layer 8 area = 80000
[02/21 13:00:53     24s] (I)      layer 9 area = 400000
[02/21 13:00:53     24s] (I)      layer 10 area = 400000
[02/21 13:00:53     24s] (I)      GCell unit size   : 3420
[02/21 13:00:53     24s] (I)      GCell multiplier  : 1
[02/21 13:00:53     24s] (I)      GCell row height  : 3420
[02/21 13:00:53     24s] (I)      Actual row height : 3420
[02/21 13:00:53     24s] (I)      GCell align ref   : 5200 5320
[02/21 13:00:53     24s] [NR-eGR] Track table information for default rule: 
[02/21 13:00:53     24s] [NR-eGR] Metal1 has single uniform track structure
[02/21 13:00:53     24s] [NR-eGR] Metal2 has single uniform track structure
[02/21 13:00:53     24s] [NR-eGR] Metal3 has single uniform track structure
[02/21 13:00:53     24s] [NR-eGR] Metal4 has single uniform track structure
[02/21 13:00:53     24s] [NR-eGR] Metal5 has single uniform track structure
[02/21 13:00:53     24s] [NR-eGR] Metal6 has single uniform track structure
[02/21 13:00:53     24s] [NR-eGR] Metal7 has single uniform track structure
[02/21 13:00:53     24s] [NR-eGR] Metal8 has single uniform track structure
[02/21 13:00:53     24s] [NR-eGR] Metal9 has single uniform track structure
[02/21 13:00:53     24s] [NR-eGR] Metal10 has single uniform track structure
[02/21 13:00:53     24s] [NR-eGR] Metal11 has single uniform track structure
[02/21 13:00:53     24s] (I)      ==================== Default via =====================
[02/21 13:00:53     24s] (I)      +----+------------------+----------------------------+
[02/21 13:00:53     24s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[02/21 13:00:53     24s] (I)      +----+------------------+----------------------------+
[02/21 13:00:53     24s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[02/21 13:00:53     24s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[02/21 13:00:53     24s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[02/21 13:00:53     24s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[02/21 13:00:53     24s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[02/21 13:00:53     24s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[02/21 13:00:53     24s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[02/21 13:00:53     24s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[02/21 13:00:53     24s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[02/21 13:00:53     24s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[02/21 13:00:53     24s] (I)      +----+------------------+----------------------------+
[02/21 13:00:53     24s] [NR-eGR] Read 1664 PG shapes
[02/21 13:00:53     24s] [NR-eGR] Read 0 clock shapes
[02/21 13:00:53     24s] [NR-eGR] Read 0 other shapes
[02/21 13:00:53     24s] [NR-eGR] #Routing Blockages  : 0
[02/21 13:00:53     24s] [NR-eGR] #Instance Blockages : 0
[02/21 13:00:53     24s] [NR-eGR] #PG Blockages       : 1664
[02/21 13:00:53     24s] [NR-eGR] #Halo Blockages     : 0
[02/21 13:00:53     24s] [NR-eGR] #Boundary Blockages : 0
[02/21 13:00:53     24s] [NR-eGR] #Clock Blockages    : 0
[02/21 13:00:53     24s] [NR-eGR] #Other Blockages    : 0
[02/21 13:00:53     24s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/21 13:00:53     24s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 90
[02/21 13:00:53     24s] [NR-eGR] Read 1636 nets ( ignored 1 )
[02/21 13:00:53     24s] (I)      early_global_route_priority property id does not exist.
[02/21 13:00:53     24s] (I)      Read Num Blocks=1664  Num Prerouted Wires=90  Num CS=0
[02/21 13:00:53     24s] (I)      Layer 1 (V) : #blockages 180 : #preroutes 71
[02/21 13:00:53     24s] (I)      Layer 2 (H) : #blockages 180 : #preroutes 18
[02/21 13:00:53     24s] (I)      Layer 3 (V) : #blockages 180 : #preroutes 1
[02/21 13:00:53     24s] (I)      Layer 4 (H) : #blockages 180 : #preroutes 0
[02/21 13:00:53     24s] (I)      Layer 5 (V) : #blockages 180 : #preroutes 0
[02/21 13:00:53     24s] (I)      Layer 6 (H) : #blockages 180 : #preroutes 0
[02/21 13:00:53     24s] (I)      Layer 7 (V) : #blockages 180 : #preroutes 0
[02/21 13:00:53     24s] (I)      Layer 8 (H) : #blockages 180 : #preroutes 0
[02/21 13:00:53     24s] (I)      Layer 9 (V) : #blockages 168 : #preroutes 0
[02/21 13:00:53     24s] (I)      Layer 10 (H) : #blockages 56 : #preroutes 0
[02/21 13:00:53     24s] (I)      Number of ignored nets                =      1
[02/21 13:00:53     24s] (I)      Number of connected nets              =      0
[02/21 13:00:53     24s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[02/21 13:00:53     24s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/21 13:00:53     24s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/21 13:00:53     24s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/21 13:00:53     24s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/21 13:00:53     24s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/21 13:00:53     24s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/21 13:00:53     24s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/21 13:00:53     24s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/21 13:00:53     24s] (I)      Ndr track 0 does not exist
[02/21 13:00:53     24s] (I)      ---------------------Grid Graph Info--------------------
[02/21 13:00:53     24s] (I)      Routing area        : (0, 0) - (162000, 161120)
[02/21 13:00:53     24s] (I)      Core area           : (5200, 5320) - (156800, 155800)
[02/21 13:00:53     24s] (I)      Site width          :   400  (dbu)
[02/21 13:00:53     24s] (I)      Row height          :  3420  (dbu)
[02/21 13:00:53     24s] (I)      GCell row height    :  3420  (dbu)
[02/21 13:00:53     24s] (I)      GCell width         :  3420  (dbu)
[02/21 13:00:53     24s] (I)      GCell height        :  3420  (dbu)
[02/21 13:00:53     24s] (I)      Grid                :    47    47    11
[02/21 13:00:53     24s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/21 13:00:53     24s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/21 13:00:53     24s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/21 13:00:53     24s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/21 13:00:53     24s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/21 13:00:53     24s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/21 13:00:53     24s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/21 13:00:53     24s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[02/21 13:00:53     24s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/21 13:00:53     24s] (I)      Total num of tracks :   424   405   424   405   424   405   424   405   424   161   169
[02/21 13:00:53     24s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/21 13:00:53     24s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/21 13:00:53     24s] (I)      --------------------------------------------------------
[02/21 13:00:53     24s] 
[02/21 13:00:53     24s] [NR-eGR] ============ Routing rule table ============
[02/21 13:00:53     24s] [NR-eGR] Rule id: 0  Nets: 1635
[02/21 13:00:53     24s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/21 13:00:53     24s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[02/21 13:00:53     24s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[02/21 13:00:53     24s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[02/21 13:00:53     24s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[02/21 13:00:53     24s] [NR-eGR] ========================================
[02/21 13:00:53     24s] [NR-eGR] 
[02/21 13:00:53     24s] (I)      =============== Blocked Tracks ===============
[02/21 13:00:53     24s] (I)      +-------+---------+----------+---------------+
[02/21 13:00:53     24s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/21 13:00:53     24s] (I)      +-------+---------+----------+---------------+
[02/21 13:00:53     24s] (I)      |     1 |       0 |        0 |         0.00% |
[02/21 13:00:53     24s] (I)      |     2 |   19035 |      900 |         4.73% |
[02/21 13:00:53     24s] (I)      |     3 |   19928 |      226 |         1.13% |
[02/21 13:00:53     24s] (I)      |     4 |   19035 |      900 |         4.73% |
[02/21 13:00:53     24s] (I)      |     5 |   19928 |      226 |         1.13% |
[02/21 13:00:53     24s] (I)      |     6 |   19035 |      900 |         4.73% |
[02/21 13:00:53     24s] (I)      |     7 |   19928 |      226 |         1.13% |
[02/21 13:00:53     24s] (I)      |     8 |   19035 |      900 |         4.73% |
[02/21 13:00:53     24s] (I)      |     9 |   19928 |      452 |         2.27% |
[02/21 13:00:53     24s] (I)      |    10 |    7567 |     1958 |        25.88% |
[02/21 13:00:53     24s] (I)      |    11 |    7943 |      470 |         5.92% |
[02/21 13:00:53     24s] (I)      +-------+---------+----------+---------------+
[02/21 13:00:53     24s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1996.91 MB )
[02/21 13:00:53     24s] (I)      Reset routing kernel
[02/21 13:00:53     24s] (I)      Started Global Routing ( Curr Mem: 1996.91 MB )
[02/21 13:00:53     24s] (I)      totalPins=5189  totalGlobalPin=5080 (97.90%)
[02/21 13:00:53     24s] (I)      total 2D Cap : 167042 = (86331 H, 80711 V)
[02/21 13:00:53     24s] (I)      
[02/21 13:00:53     24s] (I)      ============  Phase 1a Route ============
[02/21 13:00:53     24s] [NR-eGR] Layer group 1: route 1635 net(s) in layer range [2, 11]
[02/21 13:00:53     24s] (I)      Usage: 11676 = (5446 H, 6230 V) = (6.31% H, 7.72% V) = (9.313e+03um H, 1.065e+04um V)
[02/21 13:00:53     24s] (I)      
[02/21 13:00:53     24s] (I)      ============  Phase 1b Route ============
[02/21 13:00:53     24s] (I)      Usage: 11676 = (5446 H, 6230 V) = (6.31% H, 7.72% V) = (9.313e+03um H, 1.065e+04um V)
[02/21 13:00:53     24s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.996596e+04um
[02/21 13:00:53     24s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/21 13:00:53     24s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/21 13:00:53     24s] (I)      
[02/21 13:00:53     24s] (I)      ============  Phase 1c Route ============
[02/21 13:00:53     24s] (I)      Usage: 11676 = (5446 H, 6230 V) = (6.31% H, 7.72% V) = (9.313e+03um H, 1.065e+04um V)
[02/21 13:00:53     24s] (I)      
[02/21 13:00:53     24s] (I)      ============  Phase 1d Route ============
[02/21 13:00:53     24s] (I)      Usage: 11676 = (5446 H, 6230 V) = (6.31% H, 7.72% V) = (9.313e+03um H, 1.065e+04um V)
[02/21 13:00:53     24s] (I)      
[02/21 13:00:53     24s] (I)      ============  Phase 1e Route ============
[02/21 13:00:53     24s] (I)      Usage: 11676 = (5446 H, 6230 V) = (6.31% H, 7.72% V) = (9.313e+03um H, 1.065e+04um V)
[02/21 13:00:53     24s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.996596e+04um
[02/21 13:00:53     24s] (I)      
[02/21 13:00:53     24s] (I)      ============  Phase 1l Route ============
[02/21 13:00:53     24s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/21 13:00:53     24s] (I)      Layer  2:      18387      6354         0           0       18485    ( 0.00%) 
[02/21 13:00:53     24s] (I)      Layer  3:      19381      5238         0           0       19458    ( 0.00%) 
[02/21 13:00:53     24s] (I)      Layer  4:      18387      1771         0           0       18485    ( 0.00%) 
[02/21 13:00:53     24s] (I)      Layer  5:      19381       422         0           0       19458    ( 0.00%) 
[02/21 13:00:53     24s] (I)      Layer  6:      18387        17         0           0       18485    ( 0.00%) 
[02/21 13:00:53     24s] (I)      Layer  7:      19381         7         0           0       19458    ( 0.00%) 
[02/21 13:00:53     24s] (I)      Layer  8:      18387         1         0           0       18485    ( 0.00%) 
[02/21 13:00:53     24s] (I)      Layer  9:      19319         3         0           0       19458    ( 0.00%) 
[02/21 13:00:53     24s] (I)      Layer 10:       5474         0         0         472        6922    ( 6.38%) 
[02/21 13:00:53     24s] (I)      Layer 11:       7314         0         0         497        7286    ( 6.38%) 
[02/21 13:00:53     24s] (I)      Total:        163798     13813         0         967      165980    ( 0.58%) 
[02/21 13:00:53     24s] (I)      
[02/21 13:00:53     24s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/21 13:00:53     24s] [NR-eGR]                        OverCon            
[02/21 13:00:53     24s] [NR-eGR]                         #Gcell     %Gcell
[02/21 13:00:53     24s] [NR-eGR]        Layer               (1)    OverCon
[02/21 13:00:53     24s] [NR-eGR] ----------------------------------------------
[02/21 13:00:53     24s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:53     24s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:53     24s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:53     24s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:53     24s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:53     24s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:53     24s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:53     24s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:53     24s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:53     24s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:53     24s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:53     24s] [NR-eGR] ----------------------------------------------
[02/21 13:00:53     24s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/21 13:00:53     24s] [NR-eGR] 
[02/21 13:00:53     24s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.05 sec, Curr Mem: 1996.91 MB )
[02/21 13:00:53     24s] (I)      total 2D Cap : 167184 = (86379 H, 80805 V)
[02/21 13:00:53     24s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/21 13:00:53     24s] Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1996.9M
[02/21 13:00:53     24s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.024, REAL:0.088, MEM:1996.9M, EPOCH TIME: 1740153653.358630
[02/21 13:00:53     24s] OPERPROF: Starting HotSpotCal at level 1, MEM:1996.9M, EPOCH TIME: 1740153653.358644
[02/21 13:00:53     24s] [hotspot] +------------+---------------+---------------+
[02/21 13:00:53     24s] [hotspot] |            |   max hotspot | total hotspot |
[02/21 13:00:53     24s] [hotspot] +------------+---------------+---------------+
[02/21 13:00:53     24s] [hotspot] | normalized |          0.00 |          0.00 |
[02/21 13:00:53     24s] [hotspot] +------------+---------------+---------------+
[02/21 13:00:53     24s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/21 13:00:53     24s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/21 13:00:53     24s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1996.9M, EPOCH TIME: 1740153653.358837
[02/21 13:00:53     24s] Skipped repairing congestion.
[02/21 13:00:53     24s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1996.9M, EPOCH TIME: 1740153653.358857
[02/21 13:00:53     24s] Starting Early Global Route wiring: mem = 1996.9M
[02/21 13:00:53     24s] (I)      ============= Track Assignment ============
[02/21 13:00:53     24s] (I)      Started Track Assignment (1T) ( Curr Mem: 1996.91 MB )
[02/21 13:00:53     24s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[02/21 13:00:53     24s] (I)      Run Multi-thread track assignment
[02/21 13:00:53     24s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1996.91 MB )
[02/21 13:00:53     24s] (I)      Started Export ( Curr Mem: 1996.91 MB )
[02/21 13:00:53     24s] [NR-eGR]                  Length (um)   Vias 
[02/21 13:00:53     24s] [NR-eGR] ------------------------------------
[02/21 13:00:53     24s] [NR-eGR]  Metal1   (1H)             0   5126 
[02/21 13:00:53     24s] [NR-eGR]  Metal2   (2V)          8619   7323 
[02/21 13:00:53     24s] [NR-eGR]  Metal3   (3H)          8940    670 
[02/21 13:00:53     24s] [NR-eGR]  Metal4   (4V)          2994    163 
[02/21 13:00:53     24s] [NR-eGR]  Metal5   (5H)           750     10 
[02/21 13:00:53     24s] [NR-eGR]  Metal6   (6V)            32      2 
[02/21 13:00:53     24s] [NR-eGR]  Metal7   (7H)            13      1 
[02/21 13:00:53     24s] [NR-eGR]  Metal8   (8V)             3      1 
[02/21 13:00:53     24s] [NR-eGR]  Metal9   (9H)             0      1 
[02/21 13:00:53     24s] [NR-eGR]  Metal10  (10V)            0      1 
[02/21 13:00:53     24s] [NR-eGR]  Metal11  (11H)            1      0 
[02/21 13:00:53     24s] [NR-eGR] ------------------------------------
[02/21 13:00:53     24s] [NR-eGR]           Total        21351  13298 
[02/21 13:00:53     24s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:53     24s] [NR-eGR] Total half perimeter of net bounding box: 17050um
[02/21 13:00:53     24s] [NR-eGR] Total length: 21351um, number of vias: 13298
[02/21 13:00:53     24s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:53     24s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/21 13:00:53     24s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:53     24s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1996.91 MB )
[02/21 13:00:53     24s] Early Global Route wiring runtime: 0.02 seconds, mem = 1996.9M
[02/21 13:00:53     24s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.015, REAL:0.015, MEM:1996.9M, EPOCH TIME: 1740153653.373994
[02/21 13:00:53     24s] Tdgp not successfully inited but do clear! skip clearing
[02/21 13:00:53     24s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[02/21 13:00:53     24s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.1 (0.5), totSession cpu/real = 0:00:24.2/0:00:30.9 (0.8), mem = 1996.9M
[02/21 13:00:53     24s] 
[02/21 13:00:53     24s] =============================================================================================
[02/21 13:00:53     24s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.15-s110_1
[02/21 13:00:53     24s] =============================================================================================
[02/21 13:00:53     24s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 13:00:53     24s] ---------------------------------------------------------------------------------------------
[02/21 13:00:53     24s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.0    0.5
[02/21 13:00:53     24s] ---------------------------------------------------------------------------------------------
[02/21 13:00:53     24s]  IncrReplace #1 TOTAL               0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.0    0.5
[02/21 13:00:53     24s] ---------------------------------------------------------------------------------------------
[02/21 13:00:53     24s] 
[02/21 13:00:53     24s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Congestion Repair
[02/21 13:00:53     24s]   CCOpt: Starting congestion repair using flow wrapper done.
[02/21 13:00:53     24s] OPERPROF: Starting DPlace-Init at level 1, MEM:1996.9M, EPOCH TIME: 1740153653.398625
[02/21 13:00:53     24s] Processing tracks to init pin-track alignment.
[02/21 13:00:53     24s] z: 2, totalTracks: 1
[02/21 13:00:53     24s] z: 4, totalTracks: 1
[02/21 13:00:53     24s] z: 6, totalTracks: 1
[02/21 13:00:53     24s] z: 8, totalTracks: 1
[02/21 13:00:53     24s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 13:00:53     24s] All LLGs are deleted
[02/21 13:00:53     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:53     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:53     24s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1996.9M, EPOCH TIME: 1740153653.400379
[02/21 13:00:53     24s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1996.9M, EPOCH TIME: 1740153653.400542
[02/21 13:00:53     24s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1996.9M, EPOCH TIME: 1740153653.400692
[02/21 13:00:53     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:53     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:53     24s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1996.9M, EPOCH TIME: 1740153653.401376
[02/21 13:00:53     24s] Max number of tech site patterns supported in site array is 256.
[02/21 13:00:53     24s] Core basic site is CoreSite
[02/21 13:00:53     24s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1996.9M, EPOCH TIME: 1740153653.413156
[02/21 13:00:53     24s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 13:00:53     24s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 13:00:53     24s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1996.9M, EPOCH TIME: 1740153653.413345
[02/21 13:00:53     24s] Fast DP-INIT is on for default
[02/21 13:00:53     24s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/21 13:00:53     24s] Atter site array init, number of instance map data is 0.
[02/21 13:00:53     24s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:1996.9M, EPOCH TIME: 1740153653.414089
[02/21 13:00:53     24s] 
[02/21 13:00:53     24s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:53     24s] OPERPROF:     Starting CMU at level 3, MEM:1996.9M, EPOCH TIME: 1740153653.414320
[02/21 13:00:53     24s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1996.9M, EPOCH TIME: 1740153653.414545
[02/21 13:00:53     24s] 
[02/21 13:00:53     24s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 13:00:53     24s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:1996.9M, EPOCH TIME: 1740153653.414636
[02/21 13:00:53     24s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1996.9M, EPOCH TIME: 1740153653.414650
[02/21 13:00:53     24s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1996.9M, EPOCH TIME: 1740153653.414664
[02/21 13:00:53     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1996.9MB).
[02/21 13:00:53     24s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:1996.9M, EPOCH TIME: 1740153653.414748
[02/21 13:00:53     24s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.1 real=0:00:00.3)
[02/21 13:00:53     24s]   Leaving CCOpt scope - extractRC...
[02/21 13:00:53     24s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[02/21 13:00:53     24s] Extraction called for design 'ieee754multiplier' of instances=1257 and nets=1699 using extraction engine 'pre_route' .
[02/21 13:00:53     24s] pre_route RC Extraction called for design ieee754multiplier.
[02/21 13:00:53     24s] RC Extraction called in multi-corner(2) mode.
[02/21 13:00:53     24s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
[02/21 13:00:53     24s] Type 'man IMPEXT-6166' for more detail.
[02/21 13:00:53     24s] RCMode: PreRoute
[02/21 13:00:53     24s]       RC Corner Indexes            0       1   
[02/21 13:00:53     24s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/21 13:00:53     24s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/21 13:00:53     24s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/21 13:00:53     24s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/21 13:00:53     24s] Shrink Factor                : 1.00000
[02/21 13:00:53     24s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/21 13:00:53     24s] Using capacitance table file ...
[02/21 13:00:53     24s] 
[02/21 13:00:53     24s] Trim Metal Layers:
[02/21 13:00:53     24s] LayerId::1 widthSet size::4
[02/21 13:00:53     24s] LayerId::2 widthSet size::4
[02/21 13:00:53     24s] LayerId::3 widthSet size::4
[02/21 13:00:53     24s] LayerId::4 widthSet size::4
[02/21 13:00:53     24s] LayerId::5 widthSet size::4
[02/21 13:00:53     24s] LayerId::6 widthSet size::4
[02/21 13:00:53     24s] LayerId::7 widthSet size::4
[02/21 13:00:53     24s] LayerId::8 widthSet size::4
[02/21 13:00:53     24s] LayerId::9 widthSet size::4
[02/21 13:00:53     24s] LayerId::10 widthSet size::4
[02/21 13:00:53     24s] LayerId::11 widthSet size::3
[02/21 13:00:53     24s] eee: pegSigSF::1.070000
[02/21 13:00:53     24s] Updating RC grid for preRoute extraction ...
[02/21 13:00:53     24s] Initializing multi-corner resistance tables ...
[02/21 13:00:53     24s] eee: l::1 avDens::0.099504 usedTrk::223.883565 availTrk::2250.000000 sigTrk::223.883565
[02/21 13:00:53     24s] eee: l::2 avDens::0.248375 usedTrk::530.901081 availTrk::2137.500000 sigTrk::530.901081
[02/21 13:00:53     24s] eee: l::3 avDens::0.243817 usedTrk::548.587278 availTrk::2250.000000 sigTrk::548.587278
[02/21 13:00:53     24s] eee: l::4 avDens::0.083662 usedTrk::178.826608 availTrk::2137.500000 sigTrk::178.826608
[02/21 13:00:53     24s] eee: l::5 avDens::0.026354 usedTrk::45.065234 availTrk::1710.000000 sigTrk::45.065234
[02/21 13:00:53     24s] eee: l::6 avDens::0.003111 usedTrk::1.861754 availTrk::598.500000 sigTrk::1.861754
[02/21 13:00:53     24s] eee: l::7 avDens::0.004138 usedTrk::0.744766 availTrk::180.000000 sigTrk::0.744766
[02/21 13:00:53     24s] eee: l::8 avDens::0.000877 usedTrk::0.150000 availTrk::171.000000 sigTrk::0.150000
[02/21 13:00:53     24s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 13:00:53     24s] eee: l::10 avDens::0.150439 usedTrk::128.625761 availTrk::855.000000 sigTrk::128.625761
[02/21 13:00:53     24s] eee: l::11 avDens::0.053279 usedTrk::21.098362 availTrk::396.000000 sigTrk::21.098362
[02/21 13:00:53     24s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/21 13:00:53     24s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.256591 uaWl=1.000000 uaWlH=0.178388 aWlH=0.000000 lMod=0 pMax=0.813300 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/21 13:00:53     24s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1996.910M)
[02/21 13:00:53     24s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[02/21 13:00:53     24s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]   Clock tree timing engine global stage delay update for slow_max:setup.late...
[02/21 13:00:53     24s] End AAE Lib Interpolated Model. (MEM=1996.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 13:00:53     24s]   Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]   Clock DAG stats after clustering cong repair call:
[02/21 13:00:53     24s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:53     24s]     sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:53     24s]     misc counts      : r=1, pp=0
[02/21 13:00:53     24s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:53     24s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:53     24s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:53     24s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:53     24s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]   Clock DAG net violations after clustering cong repair call: none
[02/21 13:00:53     24s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[02/21 13:00:53     24s]     Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:53     24s]   Clock DAG hash after clustering cong repair call: 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]   CTS services accumulated run-time stats after clustering cong repair call:
[02/21 13:00:53     24s]     delay calculator: calls=4655, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]     steiner router: calls=4652, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]   Primary reporting skew groups after clustering cong repair call:
[02/21 13:00:53     24s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:53     24s]         min path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]         max path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]   Skew group summary after clustering cong repair call:
[02/21 13:00:53     24s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:53     24s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.2 real=0:00:00.3)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   CongRepair After Initial Clustering
[02/21 13:00:53     24s]   Stage::Clustering done. (took cpu=0:00:00.4 real=0:00:00.5)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Stage::Clustering
[02/21 13:00:53     24s]   Stage::DRV Fixing...
[02/21 13:00:53     24s]   Fixing clock tree slew time and max cap violations...
[02/21 13:00:53     24s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[02/21 13:00:53     24s]       delay calculator: calls=4655, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4652, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/21 13:00:53     24s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[02/21 13:00:53     24s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:53     24s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:53     24s]       misc counts      : r=1, pp=0
[02/21 13:00:53     24s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:53     24s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:53     24s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[02/21 13:00:53     24s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[02/21 13:00:53     24s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:53     24s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[02/21 13:00:53     24s]       delay calculator: calls=4655, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4652, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:53     24s]           min path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]           max path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:53     24s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:53     24s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Fixing clock tree slew time and max cap violations
[02/21 13:00:53     24s]   Fixing clock tree slew time and max cap violations - detailed pass...
[02/21 13:00:53     24s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/21 13:00:53     24s]       delay calculator: calls=4655, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4652, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/21 13:00:53     24s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/21 13:00:53     24s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:53     24s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:53     24s]       misc counts      : r=1, pp=0
[02/21 13:00:53     24s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:53     24s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:53     24s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[02/21 13:00:53     24s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/21 13:00:53     24s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:53     24s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/21 13:00:53     24s]       delay calculator: calls=4655, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4652, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:53     24s]           min path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]           max path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:53     24s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:53     24s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
[02/21 13:00:53     24s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Stage::DRV Fixing
[02/21 13:00:53     24s]   Stage::Insertion Delay Reduction...
[02/21 13:00:53     24s]   Removing unnecessary root buffering...
[02/21 13:00:53     24s]     Clock DAG hash before 'Removing unnecessary root buffering': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[02/21 13:00:53     24s]       delay calculator: calls=4655, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4652, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Clock DAG stats after 'Removing unnecessary root buffering':
[02/21 13:00:53     24s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:53     24s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:53     24s]       misc counts      : r=1, pp=0
[02/21 13:00:53     24s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:53     24s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:53     24s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[02/21 13:00:53     24s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[02/21 13:00:53     24s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:53     24s]     Clock DAG hash after 'Removing unnecessary root buffering': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[02/21 13:00:53     24s]       delay calculator: calls=4655, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4652, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:53     24s]           min path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]           max path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]     Skew group summary after 'Removing unnecessary root buffering':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:53     24s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:53     24s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Removing unnecessary root buffering
[02/21 13:00:53     24s]   Removing unconstrained drivers...
[02/21 13:00:53     24s]     Clock DAG hash before 'Removing unconstrained drivers': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[02/21 13:00:53     24s]       delay calculator: calls=4655, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4652, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Clock DAG stats after 'Removing unconstrained drivers':
[02/21 13:00:53     24s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:53     24s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:53     24s]       misc counts      : r=1, pp=0
[02/21 13:00:53     24s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:53     24s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:53     24s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[02/21 13:00:53     24s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[02/21 13:00:53     24s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:53     24s]     Clock DAG hash after 'Removing unconstrained drivers': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[02/21 13:00:53     24s]       delay calculator: calls=4655, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4652, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:53     24s]           min path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]           max path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]     Skew group summary after 'Removing unconstrained drivers':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:53     24s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:53     24s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Removing unconstrained drivers
[02/21 13:00:53     24s]   Reducing insertion delay 1...
[02/21 13:00:53     24s]     Clock DAG hash before 'Reducing insertion delay 1': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[02/21 13:00:53     24s]       delay calculator: calls=4655, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4652, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Clock DAG stats after 'Reducing insertion delay 1':
[02/21 13:00:53     24s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:53     24s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:53     24s]       misc counts      : r=1, pp=0
[02/21 13:00:53     24s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:53     24s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:53     24s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[02/21 13:00:53     24s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[02/21 13:00:53     24s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:53     24s]     Clock DAG hash after 'Reducing insertion delay 1': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[02/21 13:00:53     24s]       delay calculator: calls=4655, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4652, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:53     24s]           min path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]           max path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]     Skew group summary after 'Reducing insertion delay 1':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:53     24s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:53     24s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Reducing insertion delay 1
[02/21 13:00:53     24s]   Removing longest path buffering...
[02/21 13:00:53     24s]     Clock DAG hash before 'Removing longest path buffering': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[02/21 13:00:53     24s]       delay calculator: calls=4655, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4652, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Clock DAG stats after 'Removing longest path buffering':
[02/21 13:00:53     24s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:53     24s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:53     24s]       misc counts      : r=1, pp=0
[02/21 13:00:53     24s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:53     24s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:53     24s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]     Clock DAG net violations after 'Removing longest path buffering': none
[02/21 13:00:53     24s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[02/21 13:00:53     24s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:53     24s]     Clock DAG hash after 'Removing longest path buffering': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[02/21 13:00:53     24s]       delay calculator: calls=4655, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4652, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Primary reporting skew groups after 'Removing longest path buffering':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:53     24s]           min path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]           max path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]     Skew group summary after 'Removing longest path buffering':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:53     24s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:53     24s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Removing longest path buffering
[02/21 13:00:53     24s]   Reducing insertion delay 2...
[02/21 13:00:53     24s]     Clock DAG hash before 'Reducing insertion delay 2': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[02/21 13:00:53     24s]       delay calculator: calls=4655, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4652, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Path optimization required 0 stage delay updates 
[02/21 13:00:53     24s]     Clock DAG stats after 'Reducing insertion delay 2':
[02/21 13:00:53     24s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:53     24s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:53     24s]       misc counts      : r=1, pp=0
[02/21 13:00:53     24s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:53     24s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:53     24s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[02/21 13:00:53     24s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[02/21 13:00:53     24s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:53     24s]     Clock DAG hash after 'Reducing insertion delay 2': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[02/21 13:00:53     24s]       delay calculator: calls=4655, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4652, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:53     24s]           min path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]           max path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]     Skew group summary after 'Reducing insertion delay 2':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:53     24s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:53     24s]   Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Reducing insertion delay 2
[02/21 13:00:53     24s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Stage::Insertion Delay Reduction
[02/21 13:00:53     24s]   CCOpt::Phase::Construction done. (took cpu=0:00:00.6 real=0:00:00.7)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   CCOpt::Phase::Construction
[02/21 13:00:53     24s]   CCOpt::Phase::Implementation...
[02/21 13:00:53     24s]   Stage::Reducing Power...
[02/21 13:00:53     24s]   Improving clock tree routing...
[02/21 13:00:53     24s]     Clock DAG hash before 'Improving clock tree routing': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[02/21 13:00:53     24s]       delay calculator: calls=4655, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4652, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Iteration 1...
[02/21 13:00:53     24s]     Iteration 1 done.
[02/21 13:00:53     24s]     Clock DAG stats after 'Improving clock tree routing':
[02/21 13:00:53     24s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:53     24s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:53     24s]       misc counts      : r=1, pp=0
[02/21 13:00:53     24s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:53     24s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:53     24s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]     Clock DAG net violations after 'Improving clock tree routing': none
[02/21 13:00:53     24s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[02/21 13:00:53     24s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:53     24s]     Clock DAG hash after 'Improving clock tree routing': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[02/21 13:00:53     24s]       delay calculator: calls=4655, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4652, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Primary reporting skew groups after 'Improving clock tree routing':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:53     24s]           min path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]           max path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]     Skew group summary after 'Improving clock tree routing':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:53     24s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:53     24s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Improving clock tree routing
[02/21 13:00:53     24s]   Reducing clock tree power 1...
[02/21 13:00:53     24s]     Clock DAG hash before 'Reducing clock tree power 1': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[02/21 13:00:53     24s]       delay calculator: calls=4655, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4652, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Resizing gates: [02/21 13:00:53     24s] 
[02/21 13:00:53     24s]     Legalizer releasing space for clock trees
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/21 13:00:53     24s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Legalizing clock trees
[02/21 13:00:53     24s]     100% 
[02/21 13:00:53     24s]     Clock DAG stats after 'Reducing clock tree power 1':
[02/21 13:00:53     24s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:53     24s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:53     24s]       misc counts      : r=1, pp=0
[02/21 13:00:53     24s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:53     24s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:53     24s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[02/21 13:00:53     24s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[02/21 13:00:53     24s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:53     24s]     Clock DAG hash after 'Reducing clock tree power 1': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[02/21 13:00:53     24s]       delay calculator: calls=4655, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4652, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:53     24s]           min path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]           max path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]     Skew group summary after 'Reducing clock tree power 1':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:53     24s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:53     24s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Reducing clock tree power 1
[02/21 13:00:53     24s]   Reducing clock tree power 2...
[02/21 13:00:53     24s]     Clock DAG hash before 'Reducing clock tree power 2': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[02/21 13:00:53     24s]       delay calculator: calls=4655, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4652, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Path optimization required 0 stage delay updates 
[02/21 13:00:53     24s]     Clock DAG stats after 'Reducing clock tree power 2':
[02/21 13:00:53     24s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:53     24s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:53     24s]       misc counts      : r=1, pp=0
[02/21 13:00:53     24s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:53     24s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:53     24s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[02/21 13:00:53     24s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[02/21 13:00:53     24s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:53     24s]     Clock DAG hash after 'Reducing clock tree power 2': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[02/21 13:00:53     24s]       delay calculator: calls=4655, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4652, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:53     24s]           min path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]           max path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]     Skew group summary after 'Reducing clock tree power 2':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:53     24s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:53     24s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Reducing clock tree power 2
[02/21 13:00:53     24s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Stage::Reducing Power
[02/21 13:00:53     24s]   Stage::Balancing...
[02/21 13:00:53     24s]   Approximately balancing fragments step...
[02/21 13:00:53     24s]     Clock DAG hash before 'Approximately balancing fragments step': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[02/21 13:00:53     24s]       delay calculator: calls=4655, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4652, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Resolve constraints - Approximately balancing fragments...
[02/21 13:00:53     24s]     Resolving skew group constraints...
[02/21 13:00:53     24s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 52 constraints; tolerance 1
[02/21 13:00:53     24s] **WARN: (IMPCCOPT-1059):	Slackened off min insertion delay target for skew_group clk/normal_genus_slow_max from 0.052ns to 0.000ns.
[02/21 13:00:53     24s] Type 'man IMPCCOPT-1059' for more detail.
[02/21 13:00:53     24s]       
[02/21 13:00:53     24s]       Slackened skew group targets:
[02/21 13:00:53     24s]       
[02/21 13:00:53     24s]       -------------------------------------------------------------------------
[02/21 13:00:53     24s]       Skew group                   Desired    Slackened    Desired    Slackened
[02/21 13:00:53     24s]                                    Target     Target       Target     Target
[02/21 13:00:53     24s]                                    Max ID     Max ID       Skew       Skew
[02/21 13:00:53     24s]       -------------------------------------------------------------------------
[02/21 13:00:53     24s]       clk/normal_genus_slow_max       -           -         0.052       0.000
[02/21 13:00:53     24s]       -------------------------------------------------------------------------
[02/21 13:00:53     24s]       
[02/21 13:00:53     24s]       
[02/21 13:00:53     24s]     Resolving skew group constraints done.
[02/21 13:00:53     24s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Resolve constraints - Approximately balancing fragments
[02/21 13:00:53     24s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[02/21 13:00:53     24s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[02/21 13:00:53     24s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
[02/21 13:00:53     24s]     Approximately balancing fragments...
[02/21 13:00:53     24s]       Moving gates to improve sub-tree skew...
[02/21 13:00:53     24s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[02/21 13:00:53     24s]           delay calculator: calls=4687, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]           steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]         Tried: 2 Succeeded: 0
[02/21 13:00:53     24s]         Topology Tried: 0 Succeeded: 0
[02/21 13:00:53     24s]         0 Succeeded with SS ratio
[02/21 13:00:53     24s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[02/21 13:00:53     24s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[02/21 13:00:53     24s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[02/21 13:00:53     24s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:53     24s]           sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:53     24s]           misc counts      : r=1, pp=0
[02/21 13:00:53     24s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:53     24s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:53     24s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:53     24s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:53     24s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[02/21 13:00:53     24s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[02/21 13:00:53     24s]           Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:53     24s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[02/21 13:00:53     24s]           delay calculator: calls=4687, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]           steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:53     24s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Moving gates to improve sub-tree skew
[02/21 13:00:53     24s]       Approximately balancing fragments bottom up...
[02/21 13:00:53     24s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[02/21 13:00:53     24s]           delay calculator: calls=4687, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]           steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[02/21 13:00:53     24s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[02/21 13:00:53     24s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:53     24s]           sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:53     24s]           misc counts      : r=1, pp=0
[02/21 13:00:53     24s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:53     24s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:53     24s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:53     24s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:53     24s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[02/21 13:00:53     24s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[02/21 13:00:53     24s]           Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:53     24s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[02/21 13:00:53     24s]           delay calculator: calls=4687, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]           steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:53     24s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Approximately balancing fragments bottom up
[02/21 13:00:53     24s]       Approximately balancing fragments, wire and cell delays...
[02/21 13:00:53     24s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[02/21 13:00:53     24s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/21 13:00:53     24s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:53     24s]           sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:53     24s]           misc counts      : r=1, pp=0
[02/21 13:00:53     24s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:53     24s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:53     24s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:53     24s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:53     24s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[02/21 13:00:53     24s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/21 13:00:53     24s]           Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:53     24s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/21 13:00:53     24s]           delay calculator: calls=4687, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]           steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[02/21 13:00:53     24s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Approximately balancing fragments, wire and cell delays
[02/21 13:00:53     24s]     Approximately balancing fragments done.
[02/21 13:00:53     24s]     Clock DAG stats after 'Approximately balancing fragments step':
[02/21 13:00:53     24s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:53     24s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:53     24s]       misc counts      : r=1, pp=0
[02/21 13:00:53     24s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:53     24s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:53     24s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[02/21 13:00:53     24s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[02/21 13:00:53     24s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:53     24s]     Clock DAG hash after 'Approximately balancing fragments step': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[02/21 13:00:53     24s]       delay calculator: calls=4687, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:53     24s]   Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Approximately balancing fragments step
[02/21 13:00:53     24s]   Clock DAG stats after Approximately balancing fragments:
[02/21 13:00:53     24s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:53     24s]     sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:53     24s]     misc counts      : r=1, pp=0
[02/21 13:00:53     24s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:53     24s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:53     24s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:53     24s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:53     24s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]   Clock DAG net violations after Approximately balancing fragments: none
[02/21 13:00:53     24s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[02/21 13:00:53     24s]     Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:53     24s]   Clock DAG hash after Approximately balancing fragments: 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[02/21 13:00:53     24s]     delay calculator: calls=4687, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]     steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]   Primary reporting skew groups after Approximately balancing fragments:
[02/21 13:00:53     24s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:53     24s]         min path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]         max path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]   Skew group summary after Approximately balancing fragments:
[02/21 13:00:53     24s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:53     24s]   Improving fragments clock skew...
[02/21 13:00:53     24s]     Clock DAG hash before 'Improving fragments clock skew': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[02/21 13:00:53     24s]       delay calculator: calls=4687, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Clock DAG stats after 'Improving fragments clock skew':
[02/21 13:00:53     24s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:53     24s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:53     24s]       misc counts      : r=1, pp=0
[02/21 13:00:53     24s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:53     24s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:53     24s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]     Clock DAG net violations after 'Improving fragments clock skew': none
[02/21 13:00:53     24s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[02/21 13:00:53     24s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:53     24s]     Clock DAG hash after 'Improving fragments clock skew': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[02/21 13:00:53     24s]       delay calculator: calls=4687, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Primary reporting skew groups after 'Improving fragments clock skew':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:53     24s]           min path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]           max path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]     Skew group summary after 'Improving fragments clock skew':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:53     24s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:53     24s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Improving fragments clock skew
[02/21 13:00:53     24s]   Approximately balancing step...
[02/21 13:00:53     24s]     Clock DAG hash before 'Approximately balancing step': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[02/21 13:00:53     24s]       delay calculator: calls=4687, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Resolve constraints - Approximately balancing...
[02/21 13:00:53     24s]     Resolving skew group constraints...
[02/21 13:00:53     24s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 52 constraints; tolerance 1
[02/21 13:00:53     24s]     Resolving skew group constraints done.
[02/21 13:00:53     24s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Resolve constraints - Approximately balancing
[02/21 13:00:53     24s]     Approximately balancing...
[02/21 13:00:53     24s]       Approximately balancing, wire and cell delays...
[02/21 13:00:53     24s]       Approximately balancing, wire and cell delays, iteration 1...
[02/21 13:00:53     24s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[02/21 13:00:53     24s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:53     24s]           sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:53     24s]           misc counts      : r=1, pp=0
[02/21 13:00:53     24s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:53     24s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:53     24s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:53     24s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:53     24s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[02/21 13:00:53     24s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[02/21 13:00:53     24s]           Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:53     24s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[02/21 13:00:53     24s]           delay calculator: calls=4687, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]           steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]       Approximately balancing, wire and cell delays, iteration 1 done.
[02/21 13:00:53     24s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Approximately balancing, wire and cell delays
[02/21 13:00:53     24s]     Approximately balancing done.
[02/21 13:00:53     24s]     Clock DAG stats after 'Approximately balancing step':
[02/21 13:00:53     24s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:53     24s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:53     24s]       misc counts      : r=1, pp=0
[02/21 13:00:53     24s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:53     24s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:53     24s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]     Clock DAG net violations after 'Approximately balancing step': none
[02/21 13:00:53     24s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[02/21 13:00:53     24s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:53     24s]     Clock DAG hash after 'Approximately balancing step': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[02/21 13:00:53     24s]       delay calculator: calls=4687, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Primary reporting skew groups after 'Approximately balancing step':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:53     24s]           min path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]           max path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]     Skew group summary after 'Approximately balancing step':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:53     24s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:53     24s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Approximately balancing step
[02/21 13:00:53     24s]   Fixing clock tree overload...
[02/21 13:00:53     24s]     Clock DAG hash before 'Fixing clock tree overload': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[02/21 13:00:53     24s]       delay calculator: calls=4687, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/21 13:00:53     24s]     Clock DAG stats after 'Fixing clock tree overload':
[02/21 13:00:53     24s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:53     24s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:53     24s]       misc counts      : r=1, pp=0
[02/21 13:00:53     24s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:53     24s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:53     24s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]     Clock DAG net violations after 'Fixing clock tree overload': none
[02/21 13:00:53     24s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[02/21 13:00:53     24s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:53     24s]     Clock DAG hash after 'Fixing clock tree overload': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[02/21 13:00:53     24s]       delay calculator: calls=4687, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Primary reporting skew groups after 'Fixing clock tree overload':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:53     24s]           min path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]           max path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]     Skew group summary after 'Fixing clock tree overload':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:53     24s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:53     24s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Fixing clock tree overload
[02/21 13:00:53     24s]   Approximately balancing paths...
[02/21 13:00:53     24s]     Clock DAG hash before 'Approximately balancing paths': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[02/21 13:00:53     24s]       delay calculator: calls=4687, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Added 0 buffers.
[02/21 13:00:53     24s]     Clock DAG stats after 'Approximately balancing paths':
[02/21 13:00:53     24s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:53     24s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:53     24s]       misc counts      : r=1, pp=0
[02/21 13:00:53     24s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:53     24s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:53     24s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]     Clock DAG net violations after 'Approximately balancing paths': none
[02/21 13:00:53     24s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[02/21 13:00:53     24s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:53     24s]     Clock DAG hash after 'Approximately balancing paths': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[02/21 13:00:53     24s]       delay calculator: calls=4687, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Primary reporting skew groups after 'Approximately balancing paths':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:53     24s]           min path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]           max path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]     Skew group summary after 'Approximately balancing paths':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:53     24s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:53     24s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Approximately balancing paths
[02/21 13:00:53     24s]   Stage::Balancing done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Stage::Balancing
[02/21 13:00:53     24s]   Stage::Polishing...
[02/21 13:00:53     24s]   Clock tree timing engine global stage delay update for slow_max:setup.late...
[02/21 13:00:53     24s]   Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]   Clock DAG stats before polishing:
[02/21 13:00:53     24s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:53     24s]     sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:53     24s]     misc counts      : r=1, pp=0
[02/21 13:00:53     24s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:53     24s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:53     24s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:53     24s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:53     24s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]   Clock DAG net violations before polishing: none
[02/21 13:00:53     24s]   Clock DAG primary half-corner transition distribution before polishing:
[02/21 13:00:53     24s]     Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:53     24s]   Clock DAG hash before polishing: 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]   CTS services accumulated run-time stats before polishing:
[02/21 13:00:53     24s]     delay calculator: calls=4688, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]     steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]   Primary reporting skew groups before polishing:
[02/21 13:00:53     24s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:53     24s]         min path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]         max path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]   Skew group summary before polishing:
[02/21 13:00:53     24s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:53     24s]   Merging balancing drivers for power...
[02/21 13:00:53     24s]     Clock DAG hash before 'Merging balancing drivers for power': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[02/21 13:00:53     24s]       delay calculator: calls=4688, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Tried: 2 Succeeded: 0
[02/21 13:00:53     24s]     Clock DAG stats after 'Merging balancing drivers for power':
[02/21 13:00:53     24s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:53     24s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:53     24s]       misc counts      : r=1, pp=0
[02/21 13:00:53     24s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:53     24s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:53     24s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[02/21 13:00:53     24s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[02/21 13:00:53     24s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:53     24s]     Clock DAG hash after 'Merging balancing drivers for power': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[02/21 13:00:53     24s]       delay calculator: calls=4688, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:53     24s]           min path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]           max path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]     Skew group summary after 'Merging balancing drivers for power':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:53     24s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:53     24s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:53     24s] UM:*                                                                   Merging balancing drivers for power
[02/21 13:00:53     24s]   Improving clock skew...
[02/21 13:00:53     24s]     Clock DAG hash before 'Improving clock skew': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats before 'Improving clock skew':
[02/21 13:00:53     24s]       delay calculator: calls=4688, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Clock DAG stats after 'Improving clock skew':
[02/21 13:00:53     24s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:53     24s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:53     24s]       misc counts      : r=1, pp=0
[02/21 13:00:53     24s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:53     24s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:53     24s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:53     24s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:53     24s]     Clock DAG net violations after 'Improving clock skew': none
[02/21 13:00:53     24s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[02/21 13:00:53     24s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:53     24s]     Clock DAG hash after 'Improving clock skew': 4930209407002119417 785161437226843819
[02/21 13:00:53     24s]     CTS services accumulated run-time stats after 'Improving clock skew':
[02/21 13:00:53     24s]       delay calculator: calls=4688, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:53     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:53     24s]       steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:53     24s]     Primary reporting skew groups after 'Improving clock skew':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:53     24s]           min path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]           max path sink: underflow_o_reg/CK
[02/21 13:00:53     24s]     Skew group summary after 'Improving clock skew':
[02/21 13:00:53     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:53     24s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:53     24s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:54     24s] UM:*                                                                   Improving clock skew
[02/21 13:00:54     24s]   Moving gates to reduce wire capacitance...
[02/21 13:00:54     24s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 4930209407002119417 785161437226843819
[02/21 13:00:54     24s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[02/21 13:00:54     24s]       delay calculator: calls=4688, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     24s]       steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:54     24s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[02/21 13:00:54     24s]     Iteration 1...
[02/21 13:00:54     24s]       Artificially removing short and long paths...
[02/21 13:00:54     24s]         Clock DAG hash before 'Artificially removing short and long paths': 4930209407002119417 785161437226843819
[02/21 13:00:54     24s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/21 13:00:54     24s]           delay calculator: calls=4688, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     24s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     24s]           steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:54     24s]         For skew_group clk/normal_genus_slow_max target band (0.000, 0.000)
[02/21 13:00:54     24s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:54     24s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     24s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[02/21 13:00:54     24s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 4930209407002119417 785161437226843819
[02/21 13:00:54     24s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[02/21 13:00:54     24s]           delay calculator: calls=4688, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     24s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     24s]           steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:54     24s]         Legalizer releasing space for clock trees
[02/21 13:00:54     24s]         Legalizing clock trees...
[02/21 13:00:54     24s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:54     24s] UM:*                                                                   Legalizing clock trees
[02/21 13:00:54     24s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:54     24s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     24s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[02/21 13:00:54     24s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 4930209407002119417 785161437226843819
[02/21 13:00:54     24s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[02/21 13:00:54     24s]           delay calculator: calls=4688, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     24s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     24s]           steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:54     24s] 
[02/21 13:00:54     24s]         Legalizer releasing space for clock trees
[02/21 13:00:54     24s]         Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/21 13:00:54     24s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:54     24s] UM:*                                                                   Legalizing clock trees
[02/21 13:00:54     24s]         100% 
[02/21 13:00:54     24s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:54     24s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     24s]     Iteration 1 done.
[02/21 13:00:54     24s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[02/21 13:00:54     24s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[02/21 13:00:54     24s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:54     24s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:54     24s]       misc counts      : r=1, pp=0
[02/21 13:00:54     24s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:54     24s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:54     24s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:54     24s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:54     24s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:54     24s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:54     24s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[02/21 13:00:54     24s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[02/21 13:00:54     24s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:54     24s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 4930209407002119417 785161437226843819
[02/21 13:00:54     24s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[02/21 13:00:54     24s]       delay calculator: calls=4688, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     24s]       steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:54     24s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[02/21 13:00:54     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:54     24s]           min path sink: underflow_o_reg/CK
[02/21 13:00:54     24s]           max path sink: underflow_o_reg/CK
[02/21 13:00:54     24s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[02/21 13:00:54     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:54     24s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:54     24s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:54     24s] UM:*                                                                   Moving gates to reduce wire capacitance
[02/21 13:00:54     24s]   Reducing clock tree power 3...
[02/21 13:00:54     24s]     Clock DAG hash before 'Reducing clock tree power 3': 4930209407002119417 785161437226843819
[02/21 13:00:54     24s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[02/21 13:00:54     24s]       delay calculator: calls=4688, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     24s]       steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:54     24s]     Artificially removing short and long paths...
[02/21 13:00:54     24s]       Clock DAG hash before 'Artificially removing short and long paths': 4930209407002119417 785161437226843819
[02/21 13:00:54     24s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/21 13:00:54     24s]         delay calculator: calls=4688, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     24s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     24s]         steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:54     24s]       For skew_group clk/normal_genus_slow_max target band (0.000, 0.000)
[02/21 13:00:54     24s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:54     24s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     24s]     Initial gate capacitance is (rise=0.000pF fall=0.000pF).
[02/21 13:00:54     24s]     Resizing gates: [02/21 13:00:54     24s] 
[02/21 13:00:54     24s]     Legalizer releasing space for clock trees
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/21 13:00:54     24s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:54     24s] UM:*                                                                   Legalizing clock trees
[02/21 13:00:54     24s]     100% 
[02/21 13:00:54     24s]     Clock DAG stats after 'Reducing clock tree power 3':
[02/21 13:00:54     24s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:54     24s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:54     24s]       misc counts      : r=1, pp=0
[02/21 13:00:54     24s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:54     24s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:54     24s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:54     24s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:54     24s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:54     24s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:54     24s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[02/21 13:00:54     24s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[02/21 13:00:54     24s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:54     24s]     Clock DAG hash after 'Reducing clock tree power 3': 4930209407002119417 785161437226843819
[02/21 13:00:54     24s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[02/21 13:00:54     24s]       delay calculator: calls=4688, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     24s]       steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:54     24s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[02/21 13:00:54     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:54     24s]           min path sink: underflow_o_reg/CK
[02/21 13:00:54     24s]           max path sink: underflow_o_reg/CK
[02/21 13:00:54     24s]     Skew group summary after 'Reducing clock tree power 3':
[02/21 13:00:54     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:54     24s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:54     24s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:54     24s] UM:*                                                                   Reducing clock tree power 3
[02/21 13:00:54     24s]   Improving insertion delay...
[02/21 13:00:54     24s]     Clock DAG hash before 'Improving insertion delay': 4930209407002119417 785161437226843819
[02/21 13:00:54     24s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[02/21 13:00:54     24s]       delay calculator: calls=4688, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     24s]       steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:54     24s]     Clock DAG stats after 'Improving insertion delay':
[02/21 13:00:54     24s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:54     24s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:54     24s]       misc counts      : r=1, pp=0
[02/21 13:00:54     24s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:54     24s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:54     24s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:54     24s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:54     24s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:54     24s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:54     24s]     Clock DAG net violations after 'Improving insertion delay': none
[02/21 13:00:54     24s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[02/21 13:00:54     24s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:54     24s]     Clock DAG hash after 'Improving insertion delay': 4930209407002119417 785161437226843819
[02/21 13:00:54     24s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[02/21 13:00:54     24s]       delay calculator: calls=4688, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     24s]       steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:54     24s]     Primary reporting skew groups after 'Improving insertion delay':
[02/21 13:00:54     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:54     24s]           min path sink: underflow_o_reg/CK
[02/21 13:00:54     24s]           max path sink: underflow_o_reg/CK
[02/21 13:00:54     24s]     Skew group summary after 'Improving insertion delay':
[02/21 13:00:54     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:54     24s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:54     24s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:54     24s] UM:*                                                                   Improving insertion delay
[02/21 13:00:54     24s]   Wire Opt OverFix...
[02/21 13:00:54     24s]     Clock DAG hash before 'Wire Opt OverFix': 4930209407002119417 785161437226843819
[02/21 13:00:54     24s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[02/21 13:00:54     24s]       delay calculator: calls=4688, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     24s]       steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:54     24s]     Wire Reduction extra effort...
[02/21 13:00:54     24s]       Clock DAG hash before 'Wire Reduction extra effort': 4930209407002119417 785161437226843819
[02/21 13:00:54     24s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[02/21 13:00:54     24s]         delay calculator: calls=4688, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     24s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     24s]         steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:54     24s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[02/21 13:00:54     24s]       Artificially removing short and long paths...
[02/21 13:00:54     24s]         Clock DAG hash before 'Artificially removing short and long paths': 4930209407002119417 785161437226843819
[02/21 13:00:54     24s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/21 13:00:54     24s]           delay calculator: calls=4688, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     24s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     24s]           steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:54     24s]         For skew_group clk/normal_genus_slow_max target band (0.000, 0.000)
[02/21 13:00:54     24s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:54     24s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     24s]       Global shorten wires A0...
[02/21 13:00:54     24s]         Clock DAG hash before 'Global shorten wires A0': 4930209407002119417 785161437226843819
[02/21 13:00:54     24s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[02/21 13:00:54     24s]           delay calculator: calls=4688, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     24s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     24s]           steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:54     24s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:54     24s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     24s]       Move For Wirelength - core...
[02/21 13:00:54     24s]         Clock DAG hash before 'Move For Wirelength - core': 4930209407002119417 785161437226843819
[02/21 13:00:54     24s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[02/21 13:00:54     24s]           delay calculator: calls=4688, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     24s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     24s]           steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:54     24s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[02/21 13:00:54     24s]         Max accepted move=0.000um, total accepted move=0.000um
[02/21 13:00:54     24s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:54     24s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     24s]       Global shorten wires A1...
[02/21 13:00:54     24s]         Clock DAG hash before 'Global shorten wires A1': 4930209407002119417 785161437226843819
[02/21 13:00:54     24s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[02/21 13:00:54     24s]           delay calculator: calls=4688, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     24s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     24s]           steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:54     24s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:54     24s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     24s]       Move For Wirelength - core...
[02/21 13:00:54     24s]         Clock DAG hash before 'Move For Wirelength - core': 4930209407002119417 785161437226843819
[02/21 13:00:54     24s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[02/21 13:00:54     24s]           delay calculator: calls=4688, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     24s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     24s]           steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:54     24s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[02/21 13:00:54     24s]         Max accepted move=0.000um, total accepted move=0.000um
[02/21 13:00:54     24s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:54     24s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     24s]       Global shorten wires B...
[02/21 13:00:54     24s]         Clock DAG hash before 'Global shorten wires B': 4930209407002119417 785161437226843819
[02/21 13:00:54     24s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[02/21 13:00:54     24s]           delay calculator: calls=4688, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     24s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     24s]           steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:54     24s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:54     24s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     24s]       Move For Wirelength - branch...
[02/21 13:00:54     24s]         Clock DAG hash before 'Move For Wirelength - branch': 4930209407002119417 785161437226843819
[02/21 13:00:54     24s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[02/21 13:00:54     24s]           delay calculator: calls=4688, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     24s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     24s]           steiner router: calls=4684, total_wall_time=0.011s, mean_wall_time=0.002ms
[02/21 13:00:54     24s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[02/21 13:00:54     24s]         Max accepted move=0.000um, total accepted move=0.000um
[02/21 13:00:54     24s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:54     24s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     24s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[02/21 13:00:54     24s]       Clock DAG stats after 'Wire Reduction extra effort':
[02/21 13:00:54     24s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:54     24s]         sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:54     24s]         misc counts      : r=1, pp=0
[02/21 13:00:54     24s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:54     24s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:54     24s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:54     24s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:54     24s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:54     24s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:54     24s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[02/21 13:00:54     24s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[02/21 13:00:54     24s]         Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:54     24s]       Clock DAG hash after 'Wire Reduction extra effort': 4930209407002119417 785161437226843819
[02/21 13:00:54     24s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[02/21 13:00:54     24s]         delay calculator: calls=4688, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     24s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     24s]         steiner router: calls=4685, total_wall_time=0.013s, mean_wall_time=0.003ms
[02/21 13:00:54     24s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[02/21 13:00:54     24s]         skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:54     24s]             min path sink: underflow_o_reg/CK
[02/21 13:00:54     24s]             max path sink: underflow_o_reg/CK
[02/21 13:00:54     24s]       Skew group summary after 'Wire Reduction extra effort':
[02/21 13:00:54     24s]         skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:54     24s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:54     24s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:54     24s] UM:*                                                                   Wire Reduction extra effort
[02/21 13:00:54     24s]     Optimizing orientation...
[02/21 13:00:54     24s]     FlipOpt...
[02/21 13:00:54     24s]     Disconnecting clock tree from netlist...
[02/21 13:00:54     24s]     Disconnecting clock tree from netlist done.
[02/21 13:00:54     24s]     Performing Single Threaded FlipOpt
[02/21 13:00:54     24s]     Optimizing orientation on clock cells...
[02/21 13:00:54     24s]       Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
[02/21 13:00:54     24s]     Optimizing orientation on clock cells done.
[02/21 13:00:54     24s]     Resynthesising clock tree into netlist...
[02/21 13:00:54     24s]       Reset timing graph...
[02/21 13:00:54     24s] Ignoring AAE DB Resetting ...
[02/21 13:00:54     24s]       Reset timing graph done.
[02/21 13:00:54     24s]     Resynthesising clock tree into netlist done.
[02/21 13:00:54     24s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:54     25s] UM:*                                                                   FlipOpt
[02/21 13:00:54     25s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:54     25s] UM:*                                                                   Optimizing orientation
[02/21 13:00:54     25s] End AAE Lib Interpolated Model. (MEM=2035.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 13:00:54     25s]     Clock DAG stats after 'Wire Opt OverFix':
[02/21 13:00:54     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:54     25s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:54     25s]       misc counts      : r=1, pp=0
[02/21 13:00:54     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:54     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:54     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:54     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:54     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:54     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:54     25s]     Clock DAG net violations after 'Wire Opt OverFix': none
[02/21 13:00:54     25s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[02/21 13:00:54     25s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:54     25s]     Clock DAG hash after 'Wire Opt OverFix': 4930209407002119417 785161437226843819
[02/21 13:00:54     25s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[02/21 13:00:54     25s]       delay calculator: calls=4689, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     25s]       steiner router: calls=4685, total_wall_time=0.013s, mean_wall_time=0.003ms
[02/21 13:00:54     25s]     Primary reporting skew groups after 'Wire Opt OverFix':
[02/21 13:00:54     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:54     25s]           min path sink: underflow_o_reg/CK
[02/21 13:00:54     25s]           max path sink: underflow_o_reg/CK
[02/21 13:00:54     25s]     Skew group summary after 'Wire Opt OverFix':
[02/21 13:00:54     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:54     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:54     25s]   Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/21 13:00:54     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:54     25s] UM:*                                                                   Wire Opt OverFix
[02/21 13:00:54     25s]   Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
[02/21 13:00:54     25s]   Stage::Polishing done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/21 13:00:54     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:54     25s] UM:*                                                                   Stage::Polishing
[02/21 13:00:54     25s]   Stage::Updating netlist...
[02/21 13:00:54     25s]   Reset timing graph...
[02/21 13:00:54     25s] Ignoring AAE DB Resetting ...
[02/21 13:00:54     25s]   Reset timing graph done.
[02/21 13:00:54     25s]   Setting non-default rules before calling refine place.
[02/21 13:00:54     25s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/21 13:00:54     25s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2035.1M, EPOCH TIME: 1740153654.225947
[02/21 13:00:54     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:40).
[02/21 13:00:54     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:54     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:54     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:54     25s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:1997.1M, EPOCH TIME: 1740153654.228581
[02/21 13:00:54     25s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     25s]   Assigned high priority to 0 instances.
[02/21 13:00:54     25s]   Leaving CCOpt scope - ClockRefiner...
[02/21 13:00:54     25s]   Soft fixed 0 clock instances.
[02/21 13:00:54     25s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[02/21 13:00:54     25s]   Performing Clock Only Refine Place.
[02/21 13:00:54     25s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1997.1M, EPOCH TIME: 1740153654.230584
[02/21 13:00:54     25s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1997.1M, EPOCH TIME: 1740153654.230626
[02/21 13:00:54     25s] Processing tracks to init pin-track alignment.
[02/21 13:00:54     25s] z: 2, totalTracks: 1
[02/21 13:00:54     25s] z: 4, totalTracks: 1
[02/21 13:00:54     25s] z: 6, totalTracks: 1
[02/21 13:00:54     25s] z: 8, totalTracks: 1
[02/21 13:00:54     25s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 13:00:54     25s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1997.1M, EPOCH TIME: 1740153654.232567
[02/21 13:00:54     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:54     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:54     25s] 
[02/21 13:00:54     25s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:54     25s] OPERPROF:       Starting CMU at level 4, MEM:1997.1M, EPOCH TIME: 1740153654.245502
[02/21 13:00:54     25s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1997.1M, EPOCH TIME: 1740153654.245790
[02/21 13:00:54     25s] 
[02/21 13:00:54     25s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 13:00:54     25s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:1997.1M, EPOCH TIME: 1740153654.245900
[02/21 13:00:54     25s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1997.1M, EPOCH TIME: 1740153654.245915
[02/21 13:00:54     25s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1997.1M, EPOCH TIME: 1740153654.245931
[02/21 13:00:54     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1997.1MB).
[02/21 13:00:54     25s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.015, REAL:0.015, MEM:1997.1M, EPOCH TIME: 1740153654.246028
[02/21 13:00:54     25s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.015, REAL:0.015, MEM:1997.1M, EPOCH TIME: 1740153654.246039
[02/21 13:00:54     25s] TDRefine: refinePlace mode is spiral
[02/21 13:00:54     25s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.58534.3
[02/21 13:00:54     25s] OPERPROF: Starting RefinePlace at level 1, MEM:1997.1M, EPOCH TIME: 1740153654.246064
[02/21 13:00:54     25s] *** Starting place_detail (0:00:25.1 mem=1997.1M) ***
[02/21 13:00:54     25s] Total net bbox length = 1.705e+04 (8.097e+03 8.953e+03) (ext = 9.314e+02)
[02/21 13:00:54     25s] 
[02/21 13:00:54     25s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:54     25s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 13:00:54     25s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:00:54     25s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:00:54     25s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1997.1M, EPOCH TIME: 1740153654.248049
[02/21 13:00:54     25s] Starting refinePlace ...
[02/21 13:00:54     25s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:00:54     25s] One DDP V2 for no tweak run.
[02/21 13:00:54     25s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:00:54     25s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1997.1M, EPOCH TIME: 1740153654.250102
[02/21 13:00:54     25s] DDP initSite1 nrRow 44 nrJob 44
[02/21 13:00:54     25s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1997.1M, EPOCH TIME: 1740153654.250132
[02/21 13:00:54     25s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1997.1M, EPOCH TIME: 1740153654.250152
[02/21 13:00:54     25s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1997.1M, EPOCH TIME: 1740153654.250164
[02/21 13:00:54     25s] DDP markSite nrRow 44 nrJob 44
[02/21 13:00:54     25s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1997.1M, EPOCH TIME: 1740153654.250195
[02/21 13:00:54     25s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1997.1M, EPOCH TIME: 1740153654.250206
[02/21 13:00:54     25s]   Spread Effort: high, standalone mode, useDDP on.
[02/21 13:00:54     25s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1997.1MB) @(0:00:25.1 - 0:00:25.1).
[02/21 13:00:54     25s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 13:00:54     25s] wireLenOptFixPriorityInst 40 inst fixed
[02/21 13:00:54     25s] 
[02/21 13:00:54     25s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/21 13:00:54     25s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/21 13:00:54     25s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/21 13:00:54     25s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/21 13:00:54     25s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1997.1MB) @(0:00:25.1 - 0:00:25.1).
[02/21 13:00:54     25s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 13:00:54     25s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1997.1MB
[02/21 13:00:54     25s] Statistics of distance of Instance movement in refine placement:
[02/21 13:00:54     25s]   maximum (X+Y) =         0.00 um
[02/21 13:00:54     25s]   mean    (X+Y) =         0.00 um
[02/21 13:00:54     25s] Total instances moved : 0
[02/21 13:00:54     25s] Summary Report:
[02/21 13:00:54     25s] Instances move: 0 (out of 1257 movable)
[02/21 13:00:54     25s] Instances flipped: 0
[02/21 13:00:54     25s] Mean displacement: 0.00 um
[02/21 13:00:54     25s] Max displacement: 0.00 um 
[02/21 13:00:54     25s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.017, REAL:0.017, MEM:1997.1M, EPOCH TIME: 1740153654.265189
[02/21 13:00:54     25s] Total net bbox length = 1.705e+04 (8.097e+03 8.953e+03) (ext = 9.314e+02)
[02/21 13:00:54     25s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1997.1MB
[02/21 13:00:54     25s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1997.1MB) @(0:00:25.1 - 0:00:25.1).
[02/21 13:00:54     25s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.58534.3
[02/21 13:00:54     25s] *** Finished place_detail (0:00:25.1 mem=1997.1M) ***
[02/21 13:00:54     25s] OPERPROF: Finished RefinePlace at level 1, CPU:0.019, REAL:0.019, MEM:1997.1M, EPOCH TIME: 1740153654.265477
[02/21 13:00:54     25s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1997.1M, EPOCH TIME: 1740153654.265493
[02/21 13:00:54     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1257).
[02/21 13:00:54     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:54     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:54     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:54     25s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1997.1M, EPOCH TIME: 1740153654.267962
[02/21 13:00:54     25s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[02/21 13:00:54     25s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 40).
[02/21 13:00:54     25s]   Revert refine place priority changes on 0 instances.
[02/21 13:00:54     25s]   ClockRefiner summary
[02/21 13:00:54     25s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 40).
[02/21 13:00:54     25s]   Restoring place_status_cts on 0 clock instances.
[02/21 13:00:54     25s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     25s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:54     25s] UM:*                                                                   Stage::Updating netlist
[02/21 13:00:54     25s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.6 real=0:00:00.6)
[02/21 13:00:54     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:54     25s] UM:*                                                                   CCOpt::Phase::Implementation
[02/21 13:00:54     25s]   CCOpt::Phase::eGRPC...
[02/21 13:00:54     25s]   eGR Post Conditioning loop iteration 0...
[02/21 13:00:54     25s]     Clock implementation routing...
[02/21 13:00:54     25s]       Leaving CCOpt scope - Routing Tools...
[02/21 13:00:54     25s] Net route status summary:
[02/21 13:00:54     25s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 13:00:54     25s]   Non-clock:  1698 (unrouted=63, trialRouted=1635, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 13:00:54     25s]       Routing using eGR only...
[02/21 13:00:54     25s]         Early Global Route - eGR only step...
[02/21 13:00:54     25s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[02/21 13:00:54     25s] (ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
[02/21 13:00:54     25s] (ccopt eGR): Start to route 1 all nets
[02/21 13:00:54     25s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1997.07 MB )
[02/21 13:00:54     25s] (I)      ==================== Layers =====================
[02/21 13:00:54     25s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:54     25s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/21 13:00:54     25s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:54     25s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/21 13:00:54     25s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/21 13:00:54     25s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/21 13:00:54     25s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/21 13:00:54     25s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/21 13:00:54     25s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/21 13:00:54     25s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/21 13:00:54     25s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/21 13:00:54     25s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/21 13:00:54     25s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/21 13:00:54     25s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/21 13:00:54     25s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/21 13:00:54     25s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/21 13:00:54     25s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/21 13:00:54     25s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/21 13:00:54     25s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/21 13:00:54     25s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/21 13:00:54     25s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/21 13:00:54     25s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/21 13:00:54     25s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/21 13:00:54     25s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/21 13:00:54     25s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/21 13:00:54     25s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:54     25s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/21 13:00:54     25s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/21 13:00:54     25s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/21 13:00:54     25s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/21 13:00:54     25s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/21 13:00:54     25s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/21 13:00:54     25s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/21 13:00:54     25s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/21 13:00:54     25s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/21 13:00:54     25s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/21 13:00:54     25s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/21 13:00:54     25s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/21 13:00:54     25s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/21 13:00:54     25s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/21 13:00:54     25s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:54     25s] (I)      Started Import and model ( Curr Mem: 1997.07 MB )
[02/21 13:00:54     25s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:00:54     25s] (I)      == Non-default Options ==
[02/21 13:00:54     25s] (I)      Clean congestion better                            : true
[02/21 13:00:54     25s] (I)      Estimate vias on DPT layer                         : true
[02/21 13:00:54     25s] (I)      Clean congestion layer assignment rounds           : 3
[02/21 13:00:54     25s] (I)      Layer constraints as soft constraints              : true
[02/21 13:00:54     25s] (I)      Soft top layer                                     : true
[02/21 13:00:54     25s] (I)      Skip prospective layer relax nets                  : true
[02/21 13:00:54     25s] (I)      Better NDR handling                                : true
[02/21 13:00:54     25s] (I)      Improved NDR modeling in LA                        : true
[02/21 13:00:54     25s] (I)      Routing cost fix for NDR handling                  : true
[02/21 13:00:54     25s] (I)      Block tracks for preroutes                         : true
[02/21 13:00:54     25s] (I)      Assign IRoute by net group key                     : true
[02/21 13:00:54     25s] (I)      Block unroutable channels                          : true
[02/21 13:00:54     25s] (I)      Block unroutable channels 3D                       : true
[02/21 13:00:54     25s] (I)      Bound layer relaxed segment wl                     : true
[02/21 13:00:54     25s] (I)      Blocked pin reach length threshold                 : 2
[02/21 13:00:54     25s] (I)      Check blockage within NDR space in TA              : true
[02/21 13:00:54     25s] (I)      Skip must join for term with via pillar            : true
[02/21 13:00:54     25s] (I)      Model find APA for IO pin                          : true
[02/21 13:00:54     25s] (I)      On pin location for off pin term                   : true
[02/21 13:00:54     25s] (I)      Handle EOL spacing                                 : true
[02/21 13:00:54     25s] (I)      Merge PG vias by gap                               : true
[02/21 13:00:54     25s] (I)      Maximum routing layer                              : 11
[02/21 13:00:54     25s] (I)      Route selected nets only                           : true
[02/21 13:00:54     25s] (I)      Refine MST                                         : true
[02/21 13:00:54     25s] (I)      Honor PRL                                          : true
[02/21 13:00:54     25s] (I)      Strong congestion aware                            : true
[02/21 13:00:54     25s] (I)      Improved initial location for IRoutes              : true
[02/21 13:00:54     25s] (I)      Multi panel TA                                     : true
[02/21 13:00:54     25s] (I)      Penalize wire overlap                              : true
[02/21 13:00:54     25s] (I)      Expand small instance blockage                     : true
[02/21 13:00:54     25s] (I)      Reduce via in TA                                   : true
[02/21 13:00:54     25s] (I)      SS-aware routing                                   : true
[02/21 13:00:54     25s] (I)      Improve tree edge sharing                          : true
[02/21 13:00:54     25s] (I)      Improve 2D via estimation                          : true
[02/21 13:00:54     25s] (I)      Refine Steiner tree                                : true
[02/21 13:00:54     25s] (I)      Build spine tree                                   : true
[02/21 13:00:54     25s] (I)      Model pass through capacity                        : true
[02/21 13:00:54     25s] (I)      Extend blockages by a half GCell                   : true
[02/21 13:00:54     25s] (I)      Consider pin shapes                                : true
[02/21 13:00:54     25s] (I)      Consider pin shapes for all nodes                  : true
[02/21 13:00:54     25s] (I)      Consider NR APA                                    : true
[02/21 13:00:54     25s] (I)      Consider IO pin shape                              : true
[02/21 13:00:54     25s] (I)      Fix pin connection bug                             : true
[02/21 13:00:54     25s] (I)      Consider layer RC for local wires                  : true
[02/21 13:00:54     25s] (I)      Route to clock mesh pin                            : true
[02/21 13:00:54     25s] (I)      LA-aware pin escape length                         : 2
[02/21 13:00:54     25s] (I)      Connect multiple ports                             : true
[02/21 13:00:54     25s] (I)      Split for must join                                : true
[02/21 13:00:54     25s] (I)      Number of threads                                  : 1
[02/21 13:00:54     25s] (I)      Routing effort level                               : 10000
[02/21 13:00:54     25s] (I)      Prefer layer length threshold                      : 8
[02/21 13:00:54     25s] (I)      Overflow penalty cost                              : 10
[02/21 13:00:54     25s] (I)      A-star cost                                        : 0.300000
[02/21 13:00:54     25s] (I)      Misalignment cost                                  : 10.000000
[02/21 13:00:54     25s] (I)      Threshold for short IRoute                         : 6
[02/21 13:00:54     25s] (I)      Via cost during post routing                       : 1.000000
[02/21 13:00:54     25s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/21 13:00:54     25s] (I)      Source-to-sink ratio                               : 0.300000
[02/21 13:00:54     25s] (I)      Scenic ratio bound                                 : 3.000000
[02/21 13:00:54     25s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/21 13:00:54     25s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/21 13:00:54     25s] (I)      PG-aware similar topology routing                  : true
[02/21 13:00:54     25s] (I)      Maze routing via cost fix                          : true
[02/21 13:00:54     25s] (I)      Apply PRL on PG terms                              : true
[02/21 13:00:54     25s] (I)      Apply PRL on obs objects                           : true
[02/21 13:00:54     25s] (I)      Handle range-type spacing rules                    : true
[02/21 13:00:54     25s] (I)      PG gap threshold multiplier                        : 10.000000
[02/21 13:00:54     25s] (I)      Parallel spacing query fix                         : true
[02/21 13:00:54     25s] (I)      Force source to root IR                            : true
[02/21 13:00:54     25s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/21 13:00:54     25s] (I)      Do not relax to DPT layer                          : true
[02/21 13:00:54     25s] (I)      No DPT in post routing                             : true
[02/21 13:00:54     25s] (I)      Modeling PG via merging fix                        : true
[02/21 13:00:54     25s] (I)      Shield aware TA                                    : true
[02/21 13:00:54     25s] (I)      Strong shield aware TA                             : true
[02/21 13:00:54     25s] (I)      Overflow calculation fix in LA                     : true
[02/21 13:00:54     25s] (I)      Post routing fix                                   : true
[02/21 13:00:54     25s] (I)      Strong post routing                                : true
[02/21 13:00:54     25s] (I)      Access via pillar from top                         : true
[02/21 13:00:54     25s] (I)      NDR via pillar fix                                 : true
[02/21 13:00:54     25s] (I)      Violation on path threshold                        : 1
[02/21 13:00:54     25s] (I)      Pass through capacity modeling                     : true
[02/21 13:00:54     25s] (I)      Select the non-relaxed segments in post routing stage : true
[02/21 13:00:54     25s] (I)      Select term pin box for io pin                     : true
[02/21 13:00:54     25s] (I)      Penalize NDR sharing                               : true
[02/21 13:00:54     25s] (I)      Enable special modeling                            : false
[02/21 13:00:54     25s] (I)      Keep fixed segments                                : true
[02/21 13:00:54     25s] (I)      Reorder net groups by key                          : true
[02/21 13:00:54     25s] (I)      Increase net scenic ratio                          : true
[02/21 13:00:54     25s] (I)      Method to set GCell size                           : row
[02/21 13:00:54     25s] (I)      Connect multiple ports and must join fix           : true
[02/21 13:00:54     25s] (I)      Avoid high resistance layers                       : true
[02/21 13:00:54     25s] (I)      Model find APA for IO pin fix                      : true
[02/21 13:00:54     25s] (I)      Avoid connecting non-metal layers                  : true
[02/21 13:00:54     25s] (I)      Use track pitch for NDR                            : true
[02/21 13:00:54     25s] (I)      Enable layer relax to lower layer                  : true
[02/21 13:00:54     25s] (I)      Enable layer relax to upper layer                  : true
[02/21 13:00:54     25s] (I)      Top layer relaxation fix                           : true
[02/21 13:00:54     25s] (I)      Handle non-default track width                     : false
[02/21 13:00:54     25s] (I)      Counted 1027 PG shapes. We will not process PG shapes layer by layer.
[02/21 13:00:54     25s] (I)      Use row-based GCell size
[02/21 13:00:54     25s] (I)      Use row-based GCell align
[02/21 13:00:54     25s] (I)      layer 0 area = 80000
[02/21 13:00:54     25s] (I)      layer 1 area = 80000
[02/21 13:00:54     25s] (I)      layer 2 area = 80000
[02/21 13:00:54     25s] (I)      layer 3 area = 80000
[02/21 13:00:54     25s] (I)      layer 4 area = 80000
[02/21 13:00:54     25s] (I)      layer 5 area = 80000
[02/21 13:00:54     25s] (I)      layer 6 area = 80000
[02/21 13:00:54     25s] (I)      layer 7 area = 80000
[02/21 13:00:54     25s] (I)      layer 8 area = 80000
[02/21 13:00:54     25s] (I)      layer 9 area = 400000
[02/21 13:00:54     25s] (I)      layer 10 area = 400000
[02/21 13:00:54     25s] (I)      GCell unit size   : 3420
[02/21 13:00:54     25s] (I)      GCell multiplier  : 1
[02/21 13:00:54     25s] (I)      GCell row height  : 3420
[02/21 13:00:54     25s] (I)      Actual row height : 3420
[02/21 13:00:54     25s] (I)      GCell align ref   : 5200 5320
[02/21 13:00:54     25s] [NR-eGR] Track table information for default rule: 
[02/21 13:00:54     25s] [NR-eGR] Metal1 has single uniform track structure
[02/21 13:00:54     25s] [NR-eGR] Metal2 has single uniform track structure
[02/21 13:00:54     25s] [NR-eGR] Metal3 has single uniform track structure
[02/21 13:00:54     25s] [NR-eGR] Metal4 has single uniform track structure
[02/21 13:00:54     25s] [NR-eGR] Metal5 has single uniform track structure
[02/21 13:00:54     25s] [NR-eGR] Metal6 has single uniform track structure
[02/21 13:00:54     25s] [NR-eGR] Metal7 has single uniform track structure
[02/21 13:00:54     25s] [NR-eGR] Metal8 has single uniform track structure
[02/21 13:00:54     25s] [NR-eGR] Metal9 has single uniform track structure
[02/21 13:00:54     25s] [NR-eGR] Metal10 has single uniform track structure
[02/21 13:00:54     25s] [NR-eGR] Metal11 has single uniform track structure
[02/21 13:00:54     25s] (I)      ==================== Default via =====================
[02/21 13:00:54     25s] (I)      +----+------------------+----------------------------+
[02/21 13:00:54     25s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[02/21 13:00:54     25s] (I)      +----+------------------+----------------------------+
[02/21 13:00:54     25s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[02/21 13:00:54     25s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[02/21 13:00:54     25s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[02/21 13:00:54     25s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[02/21 13:00:54     25s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[02/21 13:00:54     25s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[02/21 13:00:54     25s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[02/21 13:00:54     25s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[02/21 13:00:54     25s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[02/21 13:00:54     25s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[02/21 13:00:54     25s] (I)      +----+------------------+----------------------------+
[02/21 13:00:54     25s] [NR-eGR] Read 1530 PG shapes
[02/21 13:00:54     25s] [NR-eGR] Read 0 clock shapes
[02/21 13:00:54     25s] [NR-eGR] Read 0 other shapes
[02/21 13:00:54     25s] [NR-eGR] #Routing Blockages  : 0
[02/21 13:00:54     25s] [NR-eGR] #Instance Blockages : 0
[02/21 13:00:54     25s] [NR-eGR] #PG Blockages       : 1530
[02/21 13:00:54     25s] [NR-eGR] #Halo Blockages     : 0
[02/21 13:00:54     25s] [NR-eGR] #Boundary Blockages : 0
[02/21 13:00:54     25s] [NR-eGR] #Clock Blockages    : 0
[02/21 13:00:54     25s] [NR-eGR] #Other Blockages    : 0
[02/21 13:00:54     25s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/21 13:00:54     25s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/21 13:00:54     25s] [NR-eGR] Read 1636 nets ( ignored 1635 )
[02/21 13:00:54     25s] [NR-eGR] Connected 0 must-join pins/ports
[02/21 13:00:54     25s] (I)      early_global_route_priority property id does not exist.
[02/21 13:00:54     25s] (I)      Read Num Blocks=2436  Num Prerouted Wires=0  Num CS=0
[02/21 13:00:54     25s] (I)      Layer 1 (V) : #blockages 90 : #preroutes 0
[02/21 13:00:54     25s] (I)      Layer 2 (H) : #blockages 450 : #preroutes 0
[02/21 13:00:54     25s] (I)      Layer 3 (V) : #blockages 90 : #preroutes 0
[02/21 13:00:54     25s] (I)      Layer 4 (H) : #blockages 450 : #preroutes 0
[02/21 13:00:54     25s] (I)      Layer 5 (V) : #blockages 90 : #preroutes 0
[02/21 13:00:54     25s] (I)      Layer 6 (H) : #blockages 450 : #preroutes 0
[02/21 13:00:54     25s] (I)      Layer 7 (V) : #blockages 90 : #preroutes 0
[02/21 13:00:54     25s] (I)      Layer 8 (H) : #blockages 540 : #preroutes 0
[02/21 13:00:54     25s] (I)      Layer 9 (V) : #blockages 126 : #preroutes 0
[02/21 13:00:54     25s] (I)      Layer 10 (H) : #blockages 60 : #preroutes 0
[02/21 13:00:54     25s] (I)      Moved 1 terms for better access 
[02/21 13:00:54     25s] (I)      Number of ignored nets                =      0
[02/21 13:00:54     25s] (I)      Number of connected nets              =      0
[02/21 13:00:54     25s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/21 13:00:54     25s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/21 13:00:54     25s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/21 13:00:54     25s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/21 13:00:54     25s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/21 13:00:54     25s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/21 13:00:54     25s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/21 13:00:54     25s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/21 13:00:54     25s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/21 13:00:54     25s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/21 13:00:54     25s] (I)      Ndr track 0 does not exist
[02/21 13:00:54     25s] (I)      ---------------------Grid Graph Info--------------------
[02/21 13:00:54     25s] (I)      Routing area        : (0, 0) - (162000, 161120)
[02/21 13:00:54     25s] (I)      Core area           : (5200, 5320) - (156800, 155800)
[02/21 13:00:54     25s] (I)      Site width          :   400  (dbu)
[02/21 13:00:54     25s] (I)      Row height          :  3420  (dbu)
[02/21 13:00:54     25s] (I)      GCell row height    :  3420  (dbu)
[02/21 13:00:54     25s] (I)      GCell width         :  3420  (dbu)
[02/21 13:00:54     25s] (I)      GCell height        :  3420  (dbu)
[02/21 13:00:54     25s] (I)      Grid                :    47    47    11
[02/21 13:00:54     25s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/21 13:00:54     25s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/21 13:00:54     25s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/21 13:00:54     25s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/21 13:00:54     25s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/21 13:00:54     25s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/21 13:00:54     25s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/21 13:00:54     25s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[02/21 13:00:54     25s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/21 13:00:54     25s] (I)      Total num of tracks :   424   405   424   405   424   405   424   405   424   161   169
[02/21 13:00:54     25s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/21 13:00:54     25s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/21 13:00:54     25s] (I)      --------------------------------------------------------
[02/21 13:00:54     25s] 
[02/21 13:00:54     25s] [NR-eGR] ============ Routing rule table ============
[02/21 13:00:54     25s] [NR-eGR] Rule id: 0  Nets: 1
[02/21 13:00:54     25s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/21 13:00:54     25s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[02/21 13:00:54     25s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[02/21 13:00:54     25s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[02/21 13:00:54     25s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[02/21 13:00:54     25s] [NR-eGR] ========================================
[02/21 13:00:54     25s] [NR-eGR] 
[02/21 13:00:54     25s] (I)      =============== Blocked Tracks ===============
[02/21 13:00:54     25s] (I)      +-------+---------+----------+---------------+
[02/21 13:00:54     25s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/21 13:00:54     25s] (I)      +-------+---------+----------+---------------+
[02/21 13:00:54     25s] (I)      |     1 |       0 |        0 |         0.00% |
[02/21 13:00:54     25s] (I)      |     2 |   19035 |      900 |         4.73% |
[02/21 13:00:54     25s] (I)      |     3 |   19928 |      226 |         1.13% |
[02/21 13:00:54     25s] (I)      |     4 |   19035 |      900 |         4.73% |
[02/21 13:00:54     25s] (I)      |     5 |   19928 |      226 |         1.13% |
[02/21 13:00:54     25s] (I)      |     6 |   19035 |      900 |         4.73% |
[02/21 13:00:54     25s] (I)      |     7 |   19928 |      226 |         1.13% |
[02/21 13:00:54     25s] (I)      |     8 |   19035 |      900 |         4.73% |
[02/21 13:00:54     25s] (I)      |     9 |   19928 |      452 |         2.27% |
[02/21 13:00:54     25s] (I)      |    10 |    7567 |     1958 |        25.88% |
[02/21 13:00:54     25s] (I)      |    11 |    7943 |      470 |         5.92% |
[02/21 13:00:54     25s] (I)      +-------+---------+----------+---------------+
[02/21 13:00:54     25s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1997.07 MB )
[02/21 13:00:54     25s] (I)      Reset routing kernel
[02/21 13:00:54     25s] (I)      Started Global Routing ( Curr Mem: 1997.07 MB )
[02/21 13:00:54     25s] (I)      totalPins=41  totalGlobalPin=41 (100.00%)
[02/21 13:00:54     25s] (I)      total 2D Cap : 166996 = (86285 H, 80711 V)
[02/21 13:00:54     25s] (I)      
[02/21 13:00:54     25s] (I)      ============  Phase 1a Route ============
[02/21 13:00:54     25s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[02/21 13:00:54     25s] (I)      Usage: 75 = (42 H, 33 V) = (0.05% H, 0.04% V) = (7.182e+01um H, 5.643e+01um V)
[02/21 13:00:54     25s] (I)      
[02/21 13:00:54     25s] (I)      ============  Phase 1b Route ============
[02/21 13:00:54     25s] (I)      Usage: 75 = (42 H, 33 V) = (0.05% H, 0.04% V) = (7.182e+01um H, 5.643e+01um V)
[02/21 13:00:54     25s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.282500e+02um
[02/21 13:00:54     25s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/21 13:00:54     25s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/21 13:00:54     25s] (I)      
[02/21 13:00:54     25s] (I)      ============  Phase 1c Route ============
[02/21 13:00:54     25s] (I)      Usage: 75 = (42 H, 33 V) = (0.05% H, 0.04% V) = (7.182e+01um H, 5.643e+01um V)
[02/21 13:00:54     25s] (I)      
[02/21 13:00:54     25s] (I)      ============  Phase 1d Route ============
[02/21 13:00:54     25s] (I)      Usage: 75 = (42 H, 33 V) = (0.05% H, 0.04% V) = (7.182e+01um H, 5.643e+01um V)
[02/21 13:00:54     25s] (I)      
[02/21 13:00:54     25s] (I)      ============  Phase 1e Route ============
[02/21 13:00:54     25s] (I)      Usage: 75 = (42 H, 33 V) = (0.05% H, 0.04% V) = (7.182e+01um H, 5.643e+01um V)
[02/21 13:00:54     25s] (I)      
[02/21 13:00:54     25s] (I)      ============  Phase 1f Route ============
[02/21 13:00:54     25s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.282500e+02um
[02/21 13:00:54     25s] (I)      Usage: 75 = (42 H, 33 V) = (0.05% H, 0.04% V) = (7.182e+01um H, 5.643e+01um V)
[02/21 13:00:54     25s] (I)      
[02/21 13:00:54     25s] (I)      ============  Phase 1g Route ============
[02/21 13:00:54     25s] (I)      Usage: 75 = (42 H, 33 V) = (0.05% H, 0.04% V) = (7.182e+01um H, 5.643e+01um V)
[02/21 13:00:54     25s] (I)      
[02/21 13:00:54     25s] (I)      ============  Phase 1h Route ============
[02/21 13:00:54     25s] (I)      Usage: 75 = (42 H, 33 V) = (0.05% H, 0.04% V) = (7.182e+01um H, 5.643e+01um V)
[02/21 13:00:54     25s] (I)      
[02/21 13:00:54     25s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/21 13:00:54     25s] [NR-eGR]                        OverCon            
[02/21 13:00:54     25s] [NR-eGR]                         #Gcell     %Gcell
[02/21 13:00:54     25s] [NR-eGR]        Layer             (1-0)    OverCon
[02/21 13:00:54     25s] [NR-eGR] ----------------------------------------------
[02/21 13:00:54     25s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:54     25s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:54     25s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:54     25s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:54     25s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:54     25s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:54     25s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:54     25s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:54     25s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:54     25s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:54     25s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:54     25s] [NR-eGR] ----------------------------------------------
[02/21 13:00:54     25s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/21 13:00:54     25s] [NR-eGR] 
[02/21 13:00:54     25s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 1997.07 MB )
[02/21 13:00:54     25s] (I)      total 2D Cap : 167138 = (86333 H, 80805 V)
[02/21 13:00:54     25s] (I)      ============= Track Assignment ============
[02/21 13:00:54     25s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/21 13:00:54     25s] (I)      Started Track Assignment (1T) ( Curr Mem: 1997.07 MB )
[02/21 13:00:54     25s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[02/21 13:00:54     25s] (I)      Run Multi-thread track assignment
[02/21 13:00:54     25s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1997.07 MB )
[02/21 13:00:54     25s] (I)      Started Export ( Curr Mem: 1997.07 MB )
[02/21 13:00:54     25s] [NR-eGR]                  Length (um)   Vias 
[02/21 13:00:54     25s] [NR-eGR] ------------------------------------
[02/21 13:00:54     25s] [NR-eGR]  Metal1   (1H)             0   5126 
[02/21 13:00:54     25s] [NR-eGR]  Metal2   (2V)          8619   7323 
[02/21 13:00:54     25s] [NR-eGR]  Metal3   (3H)          8940    670 
[02/21 13:00:54     25s] [NR-eGR]  Metal4   (4V)          2994    163 
[02/21 13:00:54     25s] [NR-eGR]  Metal5   (5H)           750     10 
[02/21 13:00:54     25s] [NR-eGR]  Metal6   (6V)            32      2 
[02/21 13:00:54     25s] [NR-eGR]  Metal7   (7H)            13      1 
[02/21 13:00:54     25s] [NR-eGR]  Metal8   (8V)             3      1 
[02/21 13:00:54     25s] [NR-eGR]  Metal9   (9H)             0      1 
[02/21 13:00:54     25s] [NR-eGR]  Metal10  (10V)            0      1 
[02/21 13:00:54     25s] [NR-eGR]  Metal11  (11H)            1      0 
[02/21 13:00:54     25s] [NR-eGR] ------------------------------------
[02/21 13:00:54     25s] [NR-eGR]           Total        21351  13298 
[02/21 13:00:54     25s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:54     25s] [NR-eGR] Total half perimeter of net bounding box: 17050um
[02/21 13:00:54     25s] [NR-eGR] Total length: 21351um, number of vias: 13298
[02/21 13:00:54     25s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:54     25s] [NR-eGR] Total eGR-routed clock nets wire length: 133um, number of vias: 95
[02/21 13:00:54     25s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:54     25s] [NR-eGR] Report for selected net(s) only.
[02/21 13:00:54     25s] [NR-eGR]                  Length (um)  Vias 
[02/21 13:00:54     25s] [NR-eGR] -----------------------------------
[02/21 13:00:54     25s] [NR-eGR]  Metal1   (1H)             0    40 
[02/21 13:00:54     25s] [NR-eGR]  Metal2   (2V)            52    52 
[02/21 13:00:54     25s] [NR-eGR]  Metal3   (3H)            75     3 
[02/21 13:00:54     25s] [NR-eGR]  Metal4   (4V)             7     0 
[02/21 13:00:54     25s] [NR-eGR]  Metal5   (5H)             0     0 
[02/21 13:00:54     25s] [NR-eGR]  Metal6   (6V)             0     0 
[02/21 13:00:54     25s] [NR-eGR]  Metal7   (7H)             0     0 
[02/21 13:00:54     25s] [NR-eGR]  Metal8   (8V)             0     0 
[02/21 13:00:54     25s] [NR-eGR]  Metal9   (9H)             0     0 
[02/21 13:00:54     25s] [NR-eGR]  Metal10  (10V)            0     0 
[02/21 13:00:54     25s] [NR-eGR]  Metal11  (11H)            0     0 
[02/21 13:00:54     25s] [NR-eGR] -----------------------------------
[02/21 13:00:54     25s] [NR-eGR]           Total          133    95 
[02/21 13:00:54     25s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:54     25s] [NR-eGR] Total half perimeter of net bounding box: 70um
[02/21 13:00:54     25s] [NR-eGR] Total length: 133um, number of vias: 95
[02/21 13:00:54     25s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:54     25s] [NR-eGR] Total routed clock nets wire length: 133um, number of vias: 95
[02/21 13:00:54     25s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:54     25s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1997.07 MB )
[02/21 13:00:54     25s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.09 sec, Curr Mem: 1997.07 MB )
[02/21 13:00:54     25s] (I)      ==================================== Runtime Summary =====================================
[02/21 13:00:54     25s] (I)       Step                                         %      Start     Finish      Real       CPU 
[02/21 13:00:54     25s] (I)      ------------------------------------------------------------------------------------------
[02/21 13:00:54     25s] (I)       Early Global Route kernel              100.00%  10.38 sec  10.46 sec  0.09 sec  0.02 sec 
[02/21 13:00:54     25s] (I)       +-Import and model                      44.84%  10.38 sec  10.42 sec  0.04 sec  0.01 sec 
[02/21 13:00:54     25s] (I)       | +-Create place DB                      1.88%  10.38 sec  10.38 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | +-Import place data                  1.85%  10.38 sec  10.38 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Read instances and placement     0.61%  10.38 sec  10.38 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Read nets                        1.17%  10.38 sec  10.38 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | +-Create route DB                     36.45%  10.38 sec  10.41 sec  0.03 sec  0.01 sec 
[02/21 13:00:54     25s] (I)       | | +-Import route data (1T)            35.89%  10.38 sec  10.41 sec  0.03 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Read blockages ( Layer 2-11 )   14.09%  10.40 sec  10.41 sec  0.01 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | | +-Read routing blockages         0.00%  10.40 sec  10.40 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | | +-Read instance blockages        0.15%  10.40 sec  10.40 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | | +-Read PG blockages              1.51%  10.40 sec  10.40 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | | +-Read clock blockages           1.31%  10.40 sec  10.40 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | | +-Read other blockages           2.21%  10.40 sec  10.40 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | | +-Read halo blockages            0.01%  10.40 sec  10.40 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | | +-Read boundary cut boxes        0.00%  10.40 sec  10.40 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Read blackboxes                  0.01%  10.41 sec  10.41 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Read prerouted                   0.32%  10.41 sec  10.41 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Read unlegalized nets            0.07%  10.41 sec  10.41 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Read nets                        0.01%  10.41 sec  10.41 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Set up via pillars               0.00%  10.41 sec  10.41 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Initialize 3D grid graph         0.08%  10.41 sec  10.41 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Model blockage capacity          1.04%  10.41 sec  10.41 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | | +-Initialize 3D capacity         0.93%  10.41 sec  10.41 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Move terms for access (1T)       0.02%  10.41 sec  10.41 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | +-Read aux data                        0.00%  10.41 sec  10.41 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | +-Others data preparation              0.01%  10.41 sec  10.41 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | +-Create route kernel                  6.24%  10.41 sec  10.42 sec  0.01 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       +-Global Routing                        48.03%  10.42 sec  10.46 sec  0.04 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | +-Initialization                       0.02%  10.42 sec  10.42 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | +-Net group 1                          1.88%  10.42 sec  10.42 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | +-Generate topology                  0.18%  10.42 sec  10.42 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | +-Phase 1a                           0.46%  10.42 sec  10.42 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Pattern routing (1T)             0.37%  10.42 sec  10.42 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Add via demand to 2D             0.01%  10.42 sec  10.42 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | +-Phase 1b                           0.04%  10.42 sec  10.42 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | +-Phase 1c                           0.01%  10.42 sec  10.42 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | +-Phase 1d                           0.01%  10.42 sec  10.42 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | +-Phase 1e                           0.05%  10.42 sec  10.42 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Route legalization               0.00%  10.42 sec  10.42 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | +-Phase 1f                           0.01%  10.42 sec  10.42 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | +-Phase 1g                           0.10%  10.42 sec  10.42 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Post Routing                     0.06%  10.42 sec  10.42 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | +-Phase 1h                           0.09%  10.42 sec  10.42 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Post Routing                     0.06%  10.42 sec  10.42 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | +-Layer assignment (1T)              0.29%  10.42 sec  10.42 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       +-Export 3D cong map                     0.32%  10.46 sec  10.46 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | +-Export 2D cong map                   0.04%  10.46 sec  10.46 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       +-Extract Global 3D Wires                0.00%  10.46 sec  10.46 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       +-Track Assignment (1T)                  0.91%  10.46 sec  10.46 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | +-Initialization                       0.01%  10.46 sec  10.46 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | +-Track Assignment Kernel              0.76%  10.46 sec  10.46 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | +-Free Memory                          0.00%  10.46 sec  10.46 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       +-Export                                 3.25%  10.46 sec  10.46 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | +-Export DB wires                      0.10%  10.46 sec  10.46 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | +-Export all nets                    0.03%  10.46 sec  10.46 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | +-Set wire vias                      0.01%  10.46 sec  10.46 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | +-Report wirelength                    1.47%  10.46 sec  10.46 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | +-Update net boxes                     1.53%  10.46 sec  10.46 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | +-Update timing                        0.00%  10.46 sec  10.46 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       +-Postprocess design                     0.06%  10.46 sec  10.46 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)      ===================== Summary by functions =====================
[02/21 13:00:54     25s] (I)       Lv  Step                                 %      Real       CPU 
[02/21 13:00:54     25s] (I)      ----------------------------------------------------------------
[02/21 13:00:54     25s] (I)        0  Early Global Route kernel      100.00%  0.09 sec  0.02 sec 
[02/21 13:00:54     25s] (I)        1  Global Routing                  48.03%  0.04 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        1  Import and model                44.84%  0.04 sec  0.01 sec 
[02/21 13:00:54     25s] (I)        1  Export                           3.25%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        1  Track Assignment (1T)            0.91%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        1  Export 3D cong map               0.32%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        1  Postprocess design               0.06%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        1  Extract Global 3D Wires          0.00%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        2  Create route DB                 36.45%  0.03 sec  0.01 sec 
[02/21 13:00:54     25s] (I)        2  Create route kernel              6.24%  0.01 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        2  Net group 1                      1.88%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        2  Create place DB                  1.88%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        2  Update net boxes                 1.53%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        2  Report wirelength                1.47%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        2  Track Assignment Kernel          0.76%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        2  Export DB wires                  0.10%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        2  Export 2D cong map               0.04%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        2  Initialization                   0.04%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        2  Others data preparation          0.01%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        3  Import route data (1T)          35.89%  0.03 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        3  Import place data                1.85%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        3  Phase 1a                         0.46%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        3  Layer assignment (1T)            0.29%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        3  Generate topology                0.18%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        3  Phase 1g                         0.10%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        3  Phase 1h                         0.09%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        3  Phase 1e                         0.05%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        3  Phase 1b                         0.04%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        3  Export all nets                  0.03%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        3  Phase 1f                         0.01%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        3  Set wire vias                    0.01%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        4  Read blockages ( Layer 2-11 )   14.09%  0.01 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        4  Read nets                        1.18%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        4  Model blockage capacity          1.04%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        4  Read instances and placement     0.61%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        4  Pattern routing (1T)             0.37%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        4  Read prerouted                   0.32%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        4  Post Routing                     0.12%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        4  Initialize 3D grid graph         0.08%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        4  Read unlegalized nets            0.07%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        4  Move terms for access (1T)       0.02%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        4  Add via demand to 2D             0.01%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        5  Read other blockages             2.21%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        5  Read PG blockages                1.51%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        5  Read clock blockages             1.31%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        5  Initialize 3D capacity           0.93%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        5  Read instance blockages          0.15%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s]         Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.1)
[02/21 13:00:54     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:54     25s] UM:*                                                                   Early Global Route - eGR only step
[02/21 13:00:54     25s]       Routing using eGR only done.
[02/21 13:00:54     25s] Net route status summary:
[02/21 13:00:54     25s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 13:00:54     25s]   Non-clock:  1698 (unrouted=63, trialRouted=1635, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 13:00:54     25s] 
[02/21 13:00:54     25s] CCOPT: Done with clock implementation routing.
[02/21 13:00:54     25s] 
[02/21 13:00:54     25s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/21 13:00:54     25s]     Clock implementation routing done.
[02/21 13:00:54     25s]     Leaving CCOpt scope - extractRC...
[02/21 13:00:54     25s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[02/21 13:00:54     25s] Extraction called for design 'ieee754multiplier' of instances=1257 and nets=1699 using extraction engine 'pre_route' .
[02/21 13:00:54     25s] pre_route RC Extraction called for design ieee754multiplier.
[02/21 13:00:54     25s] RC Extraction called in multi-corner(2) mode.
[02/21 13:00:54     25s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
[02/21 13:00:54     25s] Type 'man IMPEXT-6166' for more detail.
[02/21 13:00:54     25s] RCMode: PreRoute
[02/21 13:00:54     25s]       RC Corner Indexes            0       1   
[02/21 13:00:54     25s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/21 13:00:54     25s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/21 13:00:54     25s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/21 13:00:54     25s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/21 13:00:54     25s] Shrink Factor                : 1.00000
[02/21 13:00:54     25s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/21 13:00:54     25s] Using capacitance table file ...
[02/21 13:00:54     25s] 
[02/21 13:00:54     25s] Trim Metal Layers:
[02/21 13:00:54     25s] LayerId::1 widthSet size::4
[02/21 13:00:54     25s] LayerId::2 widthSet size::4
[02/21 13:00:54     25s] LayerId::3 widthSet size::4
[02/21 13:00:54     25s] LayerId::4 widthSet size::4
[02/21 13:00:54     25s] LayerId::5 widthSet size::4
[02/21 13:00:54     25s] LayerId::6 widthSet size::4
[02/21 13:00:54     25s] LayerId::7 widthSet size::4
[02/21 13:00:54     25s] LayerId::8 widthSet size::4
[02/21 13:00:54     25s] LayerId::9 widthSet size::4
[02/21 13:00:54     25s] LayerId::10 widthSet size::4
[02/21 13:00:54     25s] LayerId::11 widthSet size::3
[02/21 13:00:54     25s] eee: pegSigSF::1.070000
[02/21 13:00:54     25s] Updating RC grid for preRoute extraction ...
[02/21 13:00:54     25s] Initializing multi-corner resistance tables ...
[02/21 13:00:54     25s] eee: l::1 avDens::0.099504 usedTrk::223.883565 availTrk::2250.000000 sigTrk::223.883565
[02/21 13:00:54     25s] eee: l::2 avDens::0.248375 usedTrk::530.901081 availTrk::2137.500000 sigTrk::530.901081
[02/21 13:00:54     25s] eee: l::3 avDens::0.243817 usedTrk::548.587278 availTrk::2250.000000 sigTrk::548.587278
[02/21 13:00:54     25s] eee: l::4 avDens::0.083662 usedTrk::178.826608 availTrk::2137.500000 sigTrk::178.826608
[02/21 13:00:54     25s] eee: l::5 avDens::0.026354 usedTrk::45.065234 availTrk::1710.000000 sigTrk::45.065234
[02/21 13:00:54     25s] eee: l::6 avDens::0.003111 usedTrk::1.861754 availTrk::598.500000 sigTrk::1.861754
[02/21 13:00:54     25s] eee: l::7 avDens::0.004138 usedTrk::0.744766 availTrk::180.000000 sigTrk::0.744766
[02/21 13:00:54     25s] eee: l::8 avDens::0.000877 usedTrk::0.150000 availTrk::171.000000 sigTrk::0.150000
[02/21 13:00:54     25s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 13:00:54     25s] eee: l::10 avDens::0.150439 usedTrk::128.625761 availTrk::855.000000 sigTrk::128.625761
[02/21 13:00:54     25s] eee: l::11 avDens::0.053279 usedTrk::21.098362 availTrk::396.000000 sigTrk::21.098362
[02/21 13:00:54     25s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/21 13:00:54     25s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.256591 uaWl=1.000000 uaWlH=0.178388 aWlH=0.000000 lMod=0 pMax=0.813300 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/21 13:00:54     25s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1997.066M)
[02/21 13:00:54     25s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[02/21 13:00:54     25s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     25s]     Leaving CCOpt scope - Initializing placement interface...
[02/21 13:00:54     25s] OPERPROF: Starting DPlace-Init at level 1, MEM:1997.1M, EPOCH TIME: 1740153654.437980
[02/21 13:00:54     25s] Processing tracks to init pin-track alignment.
[02/21 13:00:54     25s] z: 2, totalTracks: 1
[02/21 13:00:54     25s] z: 4, totalTracks: 1
[02/21 13:00:54     25s] z: 6, totalTracks: 1
[02/21 13:00:54     25s] z: 8, totalTracks: 1
[02/21 13:00:54     25s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 13:00:54     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1997.1M, EPOCH TIME: 1740153654.439891
[02/21 13:00:54     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:54     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:54     25s] 
[02/21 13:00:54     25s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:54     25s] OPERPROF:     Starting CMU at level 3, MEM:1997.1M, EPOCH TIME: 1740153654.452788
[02/21 13:00:54     25s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1997.1M, EPOCH TIME: 1740153654.453065
[02/21 13:00:54     25s] 
[02/21 13:00:54     25s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 13:00:54     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1997.1M, EPOCH TIME: 1740153654.453170
[02/21 13:00:54     25s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1997.1M, EPOCH TIME: 1740153654.453186
[02/21 13:00:54     25s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1997.1M, EPOCH TIME: 1740153654.453200
[02/21 13:00:54     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1997.1MB).
[02/21 13:00:54     25s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:1997.1M, EPOCH TIME: 1740153654.453292
[02/21 13:00:54     25s]     Legalizer reserving space for clock trees
[02/21 13:00:54     25s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     25s]     Calling post conditioning for eGRPC...
[02/21 13:00:54     25s]       eGRPC...
[02/21 13:00:54     25s]         eGRPC active optimizations:
[02/21 13:00:54     25s]          - Move Down
[02/21 13:00:54     25s]          - Downsizing before DRV sizing
[02/21 13:00:54     25s]          - DRV fixing with sizing
[02/21 13:00:54     25s]          - Move to fanout
[02/21 13:00:54     25s]          - Cloning
[02/21 13:00:54     25s]         
[02/21 13:00:54     25s]         Currently running CTS, using active skew data
[02/21 13:00:54     25s]         Reset bufferability constraints...
[02/21 13:00:54     25s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[02/21 13:00:54     25s]         Clock tree timing engine global stage delay update for slow_max:setup.late...
[02/21 13:00:54     25s] End AAE Lib Interpolated Model. (MEM=1997.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 13:00:54     25s]         Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     25s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     25s]         Clock DAG stats eGRPC initial state:
[02/21 13:00:54     25s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:54     25s]           sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:54     25s]           misc counts      : r=1, pp=0
[02/21 13:00:54     25s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:54     25s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:54     25s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:54     25s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:54     25s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:54     25s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:54     25s]         Clock DAG net violations eGRPC initial state: none
[02/21 13:00:54     25s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[02/21 13:00:54     25s]           Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:54     25s]         Clock DAG hash eGRPC initial state: 4930209407002119417 785161437226843819
[02/21 13:00:54     25s]         CTS services accumulated run-time stats eGRPC initial state:
[02/21 13:00:54     25s]           delay calculator: calls=4690, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     25s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     25s]           steiner router: calls=4685, total_wall_time=0.013s, mean_wall_time=0.003ms
[02/21 13:00:54     25s]         Primary reporting skew groups eGRPC initial state:
[02/21 13:00:54     25s]           skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:54     25s]               min path sink: underflow_o_reg/CK
[02/21 13:00:54     25s]               max path sink: underflow_o_reg/CK
[02/21 13:00:54     25s]         Skew group summary eGRPC initial state:
[02/21 13:00:54     25s]           skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:54     25s]         eGRPC Moving buffers...
[02/21 13:00:54     25s]           Clock DAG hash before 'eGRPC Moving buffers': 4930209407002119417 785161437226843819
[02/21 13:00:54     25s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[02/21 13:00:54     25s]             delay calculator: calls=4690, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     25s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     25s]             steiner router: calls=4685, total_wall_time=0.013s, mean_wall_time=0.003ms
[02/21 13:00:54     25s]           Violation analysis...
[02/21 13:00:54     25s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:54     25s] UM:*                                                                   Violation analysis
[02/21 13:00:54     25s]           Clock DAG stats after 'eGRPC Moving buffers':
[02/21 13:00:54     25s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:54     25s]             sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:54     25s]             misc counts      : r=1, pp=0
[02/21 13:00:54     25s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:54     25s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:54     25s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:54     25s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:54     25s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:54     25s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:54     25s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[02/21 13:00:54     25s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[02/21 13:00:54     25s]             Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:54     25s]           Clock DAG hash after 'eGRPC Moving buffers': 4930209407002119417 785161437226843819
[02/21 13:00:54     25s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[02/21 13:00:54     25s]             delay calculator: calls=4690, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     25s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     25s]             steiner router: calls=4685, total_wall_time=0.013s, mean_wall_time=0.003ms
[02/21 13:00:54     25s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[02/21 13:00:54     25s]             skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:54     25s]                 min path sink: underflow_o_reg/CK
[02/21 13:00:54     25s]                 max path sink: underflow_o_reg/CK
[02/21 13:00:54     25s]           Skew group summary after 'eGRPC Moving buffers':
[02/21 13:00:54     25s]             skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:54     25s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:54     25s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:54     25s] UM:*                                                                   eGRPC Moving buffers
[02/21 13:00:54     25s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[02/21 13:00:54     25s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 4930209407002119417 785161437226843819
[02/21 13:00:54     25s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/21 13:00:54     25s]             delay calculator: calls=4690, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     25s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     25s]             steiner router: calls=4685, total_wall_time=0.013s, mean_wall_time=0.003ms
[02/21 13:00:54     25s]             Clock DAG hash before 'Artificially removing long paths': 4930209407002119417 785161437226843819
[02/21 13:00:54     25s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[02/21 13:00:54     25s]               delay calculator: calls=4690, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     25s]               legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     25s]               steiner router: calls=4685, total_wall_time=0.013s, mean_wall_time=0.003ms
[02/21 13:00:54     25s]           Artificially removing long paths...
[02/21 13:00:54     25s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:54     25s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     25s]           Modifying slew-target multiplier from 1 to 0.9
[02/21 13:00:54     25s]           Downsizing prefiltering...
[02/21 13:00:54     25s]           Downsizing prefiltering done.
[02/21 13:00:54     25s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[02/21 13:00:54     25s]           DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[02/21 13:00:54     25s]           CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[02/21 13:00:54     25s]           Reverting slew-target multiplier from 0.9 to 1
[02/21 13:00:54     25s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/21 13:00:54     25s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:54     25s]             sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:54     25s]             misc counts      : r=1, pp=0
[02/21 13:00:54     25s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:54     25s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:54     25s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:54     25s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:54     25s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:54     25s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:54     25s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[02/21 13:00:54     25s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/21 13:00:54     25s]             Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:54     25s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 4930209407002119417 785161437226843819
[02/21 13:00:54     25s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/21 13:00:54     25s]             delay calculator: calls=4690, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     25s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     25s]             steiner router: calls=4685, total_wall_time=0.013s, mean_wall_time=0.003ms
[02/21 13:00:54     25s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/21 13:00:54     25s]             skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:54     25s]                 min path sink: underflow_o_reg/CK
[02/21 13:00:54     25s]                 max path sink: underflow_o_reg/CK
[02/21 13:00:54     25s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/21 13:00:54     25s]             skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:54     25s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:54     25s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:54     25s] UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
[02/21 13:00:54     25s]         eGRPC Fixing DRVs...
[02/21 13:00:54     25s]           Clock DAG hash before 'eGRPC Fixing DRVs': 4930209407002119417 785161437226843819
[02/21 13:00:54     25s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[02/21 13:00:54     25s]             delay calculator: calls=4690, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     25s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     25s]             steiner router: calls=4685, total_wall_time=0.013s, mean_wall_time=0.003ms
[02/21 13:00:54     25s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/21 13:00:54     25s]           CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/21 13:00:54     25s]           
[02/21 13:00:54     25s]           Statistics: Fix DRVs (cell sizing):
[02/21 13:00:54     25s]           ===================================
[02/21 13:00:54     25s]           
[02/21 13:00:54     25s]           Cell changes by Net Type:
[02/21 13:00:54     25s]           
[02/21 13:00:54     25s]           -------------------------------------------------------------------------------------------------
[02/21 13:00:54     25s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/21 13:00:54     25s]           -------------------------------------------------------------------------------------------------
[02/21 13:00:54     25s]           top                0            0           0            0                    0                0
[02/21 13:00:54     25s]           trunk              0            0           0            0                    0                0
[02/21 13:00:54     25s]           leaf               0            0           0            0                    0                0
[02/21 13:00:54     25s]           -------------------------------------------------------------------------------------------------
[02/21 13:00:54     25s]           Total              0            0           0            0                    0                0
[02/21 13:00:54     25s]           -------------------------------------------------------------------------------------------------
[02/21 13:00:54     25s]           
[02/21 13:00:54     25s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/21 13:00:54     25s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/21 13:00:54     25s]           
[02/21 13:00:54     25s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[02/21 13:00:54     25s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:54     25s]             sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:54     25s]             misc counts      : r=1, pp=0
[02/21 13:00:54     25s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:54     25s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:54     25s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:54     25s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:54     25s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:54     25s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:54     25s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[02/21 13:00:54     25s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[02/21 13:00:54     25s]             Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:54     25s]           Clock DAG hash after 'eGRPC Fixing DRVs': 4930209407002119417 785161437226843819
[02/21 13:00:54     25s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[02/21 13:00:54     25s]             delay calculator: calls=4690, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     25s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     25s]             steiner router: calls=4685, total_wall_time=0.013s, mean_wall_time=0.003ms
[02/21 13:00:54     25s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[02/21 13:00:54     25s]             skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:54     25s]                 min path sink: underflow_o_reg/CK
[02/21 13:00:54     25s]                 max path sink: underflow_o_reg/CK
[02/21 13:00:54     25s]           Skew group summary after 'eGRPC Fixing DRVs':
[02/21 13:00:54     25s]             skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:54     25s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:54     25s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:54     25s] UM:*                                                                   eGRPC Fixing DRVs
[02/21 13:00:54     25s]         
[02/21 13:00:54     25s]         Slew Diagnostics: After DRV fixing
[02/21 13:00:54     25s]         ==================================
[02/21 13:00:54     25s]         
[02/21 13:00:54     25s]         Global Causes:
[02/21 13:00:54     25s]         
[02/21 13:00:54     25s]         -------------------------------------
[02/21 13:00:54     25s]         Cause
[02/21 13:00:54     25s]         -------------------------------------
[02/21 13:00:54     25s]         DRV fixing with buffering is disabled
[02/21 13:00:54     25s]         -------------------------------------
[02/21 13:00:54     25s]         
[02/21 13:00:54     25s]         Top 5 overslews:
[02/21 13:00:54     25s]         
[02/21 13:00:54     25s]         ---------------------------------
[02/21 13:00:54     25s]         Overslew    Causes    Driving Pin
[02/21 13:00:54     25s]         ---------------------------------
[02/21 13:00:54     25s]           (empty table)
[02/21 13:00:54     25s]         ---------------------------------
[02/21 13:00:54     25s]         
[02/21 13:00:54     25s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/21 13:00:54     25s]         
[02/21 13:00:54     25s]         -------------------
[02/21 13:00:54     25s]         Cause    Occurences
[02/21 13:00:54     25s]         -------------------
[02/21 13:00:54     25s]           (empty table)
[02/21 13:00:54     25s]         -------------------
[02/21 13:00:54     25s]         
[02/21 13:00:54     25s]         Violation diagnostics counts from the 0 nodes that have violations:
[02/21 13:00:54     25s]         
[02/21 13:00:54     25s]         -------------------
[02/21 13:00:54     25s]         Cause    Occurences
[02/21 13:00:54     25s]         -------------------
[02/21 13:00:54     25s]           (empty table)
[02/21 13:00:54     25s]         -------------------
[02/21 13:00:54     25s]         
[02/21 13:00:54     25s]         Reconnecting optimized routes...
[02/21 13:00:54     25s]         Reset timing graph...
[02/21 13:00:54     25s] Ignoring AAE DB Resetting ...
[02/21 13:00:54     25s]         Reset timing graph done.
[02/21 13:00:54     25s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     25s]         Violation analysis...
[02/21 13:00:54     25s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     25s]         Clock instances to consider for cloning: 0
[02/21 13:00:54     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:54     25s] UM:*                                                                   Violation analysis
[02/21 13:00:54     25s]         Reset timing graph...
[02/21 13:00:54     25s] Ignoring AAE DB Resetting ...
[02/21 13:00:54     25s]         Reset timing graph done.
[02/21 13:00:54     25s]         Set dirty flag on 0 instances, 0 nets
[02/21 13:00:54     25s]         Clock DAG stats before routing clock trees:
[02/21 13:00:54     25s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:54     25s]           sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:54     25s]           misc counts      : r=1, pp=0
[02/21 13:00:54     25s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:54     25s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:54     25s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:54     25s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:54     25s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:54     25s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:54     25s]         Clock DAG net violations before routing clock trees: none
[02/21 13:00:54     25s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[02/21 13:00:54     25s]           Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:54     25s]         Clock DAG hash before routing clock trees: 4930209407002119417 785161437226843819
[02/21 13:00:54     25s]         CTS services accumulated run-time stats before routing clock trees:
[02/21 13:00:54     25s]           delay calculator: calls=4690, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:54     25s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:54     25s]           steiner router: calls=4685, total_wall_time=0.013s, mean_wall_time=0.003ms
[02/21 13:00:54     25s]         Primary reporting skew groups before routing clock trees:
[02/21 13:00:54     25s]           skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:54     25s]               min path sink: underflow_o_reg/CK
[02/21 13:00:54     25s]               max path sink: underflow_o_reg/CK
[02/21 13:00:54     25s]         Skew group summary before routing clock trees:
[02/21 13:00:54     25s]           skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:54     25s]       eGRPC done.
[02/21 13:00:54     25s]     Calling post conditioning for eGRPC done.
[02/21 13:00:54     25s]   eGR Post Conditioning loop iteration 0 done.
[02/21 13:00:54     25s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[02/21 13:00:54     25s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/21 13:00:54     25s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2035.2M, EPOCH TIME: 1740153654.565004
[02/21 13:00:54     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:54     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:54     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:54     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:54     25s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1997.2M, EPOCH TIME: 1740153654.567492
[02/21 13:00:54     25s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     25s]   Assigned high priority to 0 instances.
[02/21 13:00:54     25s]   Leaving CCOpt scope - ClockRefiner...
[02/21 13:00:54     25s]   Soft fixed 0 clock instances.
[02/21 13:00:54     25s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[02/21 13:00:54     25s]   Performing Single Pass Refine Place.
[02/21 13:00:54     25s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1997.2M, EPOCH TIME: 1740153654.569114
[02/21 13:00:54     25s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1997.2M, EPOCH TIME: 1740153654.569155
[02/21 13:00:54     25s] Processing tracks to init pin-track alignment.
[02/21 13:00:54     25s] z: 2, totalTracks: 1
[02/21 13:00:54     25s] z: 4, totalTracks: 1
[02/21 13:00:54     25s] z: 6, totalTracks: 1
[02/21 13:00:54     25s] z: 8, totalTracks: 1
[02/21 13:00:54     25s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 13:00:54     25s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1997.2M, EPOCH TIME: 1740153654.570831
[02/21 13:00:54     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:54     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:54     25s] 
[02/21 13:00:54     25s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:54     25s] OPERPROF:       Starting CMU at level 4, MEM:1997.2M, EPOCH TIME: 1740153654.583736
[02/21 13:00:54     25s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1997.2M, EPOCH TIME: 1740153654.584013
[02/21 13:00:54     25s] 
[02/21 13:00:54     25s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 13:00:54     25s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:1997.2M, EPOCH TIME: 1740153654.584124
[02/21 13:00:54     25s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1997.2M, EPOCH TIME: 1740153654.584141
[02/21 13:00:54     25s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1997.2M, EPOCH TIME: 1740153654.584155
[02/21 13:00:54     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1997.2MB).
[02/21 13:00:54     25s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.015, REAL:0.015, MEM:1997.2M, EPOCH TIME: 1740153654.584247
[02/21 13:00:54     25s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.015, REAL:0.015, MEM:1997.2M, EPOCH TIME: 1740153654.584259
[02/21 13:00:54     25s] TDRefine: refinePlace mode is spiral
[02/21 13:00:54     25s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.58534.4
[02/21 13:00:54     25s] OPERPROF: Starting RefinePlace at level 1, MEM:1997.2M, EPOCH TIME: 1740153654.584281
[02/21 13:00:54     25s] *** Starting place_detail (0:00:25.3 mem=1997.2M) ***
[02/21 13:00:54     25s] Total net bbox length = 1.705e+04 (8.097e+03 8.953e+03) (ext = 9.314e+02)
[02/21 13:00:54     25s] 
[02/21 13:00:54     25s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:54     25s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 13:00:54     25s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:00:54     25s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:00:54     25s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1997.2M, EPOCH TIME: 1740153654.586046
[02/21 13:00:54     25s] Starting refinePlace ...
[02/21 13:00:54     25s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:00:54     25s] One DDP V2 for no tweak run.
[02/21 13:00:54     25s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:00:54     25s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1997.2M, EPOCH TIME: 1740153654.588016
[02/21 13:00:54     25s] DDP initSite1 nrRow 44 nrJob 44
[02/21 13:00:54     25s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1997.2M, EPOCH TIME: 1740153654.588043
[02/21 13:00:54     25s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1997.2M, EPOCH TIME: 1740153654.588063
[02/21 13:00:54     25s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1997.2M, EPOCH TIME: 1740153654.588074
[02/21 13:00:54     25s] DDP markSite nrRow 44 nrJob 44
[02/21 13:00:54     25s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1997.2M, EPOCH TIME: 1740153654.588104
[02/21 13:00:54     25s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1997.2M, EPOCH TIME: 1740153654.588115
[02/21 13:00:54     25s]   Spread Effort: high, standalone mode, useDDP on.
[02/21 13:00:54     25s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1997.2MB) @(0:00:25.3 - 0:00:25.3).
[02/21 13:00:54     25s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 13:00:54     25s] wireLenOptFixPriorityInst 40 inst fixed
[02/21 13:00:54     25s] 
[02/21 13:00:54     25s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/21 13:00:54     25s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/21 13:00:54     25s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/21 13:00:54     25s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/21 13:00:54     25s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1997.2MB) @(0:00:25.3 - 0:00:25.4).
[02/21 13:00:54     25s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 13:00:54     25s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1997.2MB
[02/21 13:00:54     25s] Statistics of distance of Instance movement in refine placement:
[02/21 13:00:54     25s]   maximum (X+Y) =         0.00 um
[02/21 13:00:54     25s]   mean    (X+Y) =         0.00 um
[02/21 13:00:54     25s] Total instances moved : 0
[02/21 13:00:54     25s] Summary Report:
[02/21 13:00:54     25s] Instances move: 0 (out of 1257 movable)
[02/21 13:00:54     25s] Instances flipped: 0
[02/21 13:00:54     25s] Mean displacement: 0.00 um
[02/21 13:00:54     25s] Max displacement: 0.00 um 
[02/21 13:00:54     25s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.014, REAL:0.014, MEM:1997.2M, EPOCH TIME: 1740153654.600192
[02/21 13:00:54     25s] Total net bbox length = 1.705e+04 (8.097e+03 8.953e+03) (ext = 9.314e+02)
[02/21 13:00:54     25s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1997.2MB
[02/21 13:00:54     25s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1997.2MB) @(0:00:25.3 - 0:00:25.4).
[02/21 13:00:54     25s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.58534.4
[02/21 13:00:54     25s] *** Finished place_detail (0:00:25.4 mem=1997.2M) ***
[02/21 13:00:54     25s] OPERPROF: Finished RefinePlace at level 1, CPU:0.016, REAL:0.016, MEM:1997.2M, EPOCH TIME: 1740153654.600462
[02/21 13:00:54     25s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1997.2M, EPOCH TIME: 1740153654.600478
[02/21 13:00:54     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1257).
[02/21 13:00:54     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:54     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:54     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:54     25s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1997.2M, EPOCH TIME: 1740153654.602841
[02/21 13:00:54     25s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[02/21 13:00:54     25s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 40).
[02/21 13:00:54     25s]   Revert refine place priority changes on 0 instances.
[02/21 13:00:54     25s]   ClockRefiner summary
[02/21 13:00:54     25s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 40).
[02/21 13:00:54     25s]   Restoring place_status_cts on 0 clock instances.
[02/21 13:00:54     25s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:54     25s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.2 real=0:00:00.3)
[02/21 13:00:54     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:54     25s] UM:*                                                                   CCOpt::Phase::eGRPC
[02/21 13:00:54     25s]   CCOpt::Phase::Routing...
[02/21 13:00:54     25s]   Clock implementation routing...
[02/21 13:00:54     25s]     Leaving CCOpt scope - Routing Tools...
[02/21 13:00:54     25s] Net route status summary:
[02/21 13:00:54     25s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 13:00:54     25s]   Non-clock:  1698 (unrouted=63, trialRouted=1635, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 13:00:54     25s]     Routing using eGR in eGR->NR Step...
[02/21 13:00:54     25s]       Early Global Route - eGR->Nr High Frequency step...
[02/21 13:00:54     25s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[02/21 13:00:54     25s] (ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
[02/21 13:00:54     25s] (ccopt eGR): Start to route 1 all nets
[02/21 13:00:54     25s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1997.22 MB )
[02/21 13:00:54     25s] (I)      ==================== Layers =====================
[02/21 13:00:54     25s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:54     25s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/21 13:00:54     25s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:54     25s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/21 13:00:54     25s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/21 13:00:54     25s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/21 13:00:54     25s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/21 13:00:54     25s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/21 13:00:54     25s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/21 13:00:54     25s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/21 13:00:54     25s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/21 13:00:54     25s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/21 13:00:54     25s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/21 13:00:54     25s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/21 13:00:54     25s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/21 13:00:54     25s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/21 13:00:54     25s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/21 13:00:54     25s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/21 13:00:54     25s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/21 13:00:54     25s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/21 13:00:54     25s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/21 13:00:54     25s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/21 13:00:54     25s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/21 13:00:54     25s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/21 13:00:54     25s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/21 13:00:54     25s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:54     25s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/21 13:00:54     25s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/21 13:00:54     25s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/21 13:00:54     25s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/21 13:00:54     25s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/21 13:00:54     25s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/21 13:00:54     25s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/21 13:00:54     25s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/21 13:00:54     25s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/21 13:00:54     25s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/21 13:00:54     25s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/21 13:00:54     25s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/21 13:00:54     25s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/21 13:00:54     25s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/21 13:00:54     25s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:54     25s] (I)      Started Import and model ( Curr Mem: 1997.22 MB )
[02/21 13:00:54     25s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:00:54     25s] (I)      == Non-default Options ==
[02/21 13:00:54     25s] (I)      Clean congestion better                            : true
[02/21 13:00:54     25s] (I)      Estimate vias on DPT layer                         : true
[02/21 13:00:54     25s] (I)      Clean congestion layer assignment rounds           : 3
[02/21 13:00:54     25s] (I)      Layer constraints as soft constraints              : true
[02/21 13:00:54     25s] (I)      Soft top layer                                     : true
[02/21 13:00:54     25s] (I)      Skip prospective layer relax nets                  : true
[02/21 13:00:54     25s] (I)      Better NDR handling                                : true
[02/21 13:00:54     25s] (I)      Improved NDR modeling in LA                        : true
[02/21 13:00:54     25s] (I)      Routing cost fix for NDR handling                  : true
[02/21 13:00:54     25s] (I)      Block tracks for preroutes                         : true
[02/21 13:00:54     25s] (I)      Assign IRoute by net group key                     : true
[02/21 13:00:54     25s] (I)      Block unroutable channels                          : true
[02/21 13:00:54     25s] (I)      Block unroutable channels 3D                       : true
[02/21 13:00:54     25s] (I)      Bound layer relaxed segment wl                     : true
[02/21 13:00:54     25s] (I)      Blocked pin reach length threshold                 : 2
[02/21 13:00:54     25s] (I)      Check blockage within NDR space in TA              : true
[02/21 13:00:54     25s] (I)      Skip must join for term with via pillar            : true
[02/21 13:00:54     25s] (I)      Model find APA for IO pin                          : true
[02/21 13:00:54     25s] (I)      On pin location for off pin term                   : true
[02/21 13:00:54     25s] (I)      Handle EOL spacing                                 : true
[02/21 13:00:54     25s] (I)      Merge PG vias by gap                               : true
[02/21 13:00:54     25s] (I)      Maximum routing layer                              : 11
[02/21 13:00:54     25s] (I)      Route selected nets only                           : true
[02/21 13:00:54     25s] (I)      Refine MST                                         : true
[02/21 13:00:54     25s] (I)      Honor PRL                                          : true
[02/21 13:00:54     25s] (I)      Strong congestion aware                            : true
[02/21 13:00:54     25s] (I)      Improved initial location for IRoutes              : true
[02/21 13:00:54     25s] (I)      Multi panel TA                                     : true
[02/21 13:00:54     25s] (I)      Penalize wire overlap                              : true
[02/21 13:00:54     25s] (I)      Expand small instance blockage                     : true
[02/21 13:00:54     25s] (I)      Reduce via in TA                                   : true
[02/21 13:00:54     25s] (I)      SS-aware routing                                   : true
[02/21 13:00:54     25s] (I)      Improve tree edge sharing                          : true
[02/21 13:00:54     25s] (I)      Improve 2D via estimation                          : true
[02/21 13:00:54     25s] (I)      Refine Steiner tree                                : true
[02/21 13:00:54     25s] (I)      Build spine tree                                   : true
[02/21 13:00:54     25s] (I)      Model pass through capacity                        : true
[02/21 13:00:54     25s] (I)      Extend blockages by a half GCell                   : true
[02/21 13:00:54     25s] (I)      Consider pin shapes                                : true
[02/21 13:00:54     25s] (I)      Consider pin shapes for all nodes                  : true
[02/21 13:00:54     25s] (I)      Consider NR APA                                    : true
[02/21 13:00:54     25s] (I)      Consider IO pin shape                              : true
[02/21 13:00:54     25s] (I)      Fix pin connection bug                             : true
[02/21 13:00:54     25s] (I)      Consider layer RC for local wires                  : true
[02/21 13:00:54     25s] (I)      Route to clock mesh pin                            : true
[02/21 13:00:54     25s] (I)      LA-aware pin escape length                         : 2
[02/21 13:00:54     25s] (I)      Connect multiple ports                             : true
[02/21 13:00:54     25s] (I)      Split for must join                                : true
[02/21 13:00:54     25s] (I)      Number of threads                                  : 1
[02/21 13:00:54     25s] (I)      Routing effort level                               : 10000
[02/21 13:00:54     25s] (I)      Prefer layer length threshold                      : 8
[02/21 13:00:54     25s] (I)      Overflow penalty cost                              : 10
[02/21 13:00:54     25s] (I)      A-star cost                                        : 0.300000
[02/21 13:00:54     25s] (I)      Misalignment cost                                  : 10.000000
[02/21 13:00:54     25s] (I)      Threshold for short IRoute                         : 6
[02/21 13:00:54     25s] (I)      Via cost during post routing                       : 1.000000
[02/21 13:00:54     25s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/21 13:00:54     25s] (I)      Source-to-sink ratio                               : 0.300000
[02/21 13:00:54     25s] (I)      Scenic ratio bound                                 : 3.000000
[02/21 13:00:54     25s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/21 13:00:54     25s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/21 13:00:54     25s] (I)      PG-aware similar topology routing                  : true
[02/21 13:00:54     25s] (I)      Maze routing via cost fix                          : true
[02/21 13:00:54     25s] (I)      Apply PRL on PG terms                              : true
[02/21 13:00:54     25s] (I)      Apply PRL on obs objects                           : true
[02/21 13:00:54     25s] (I)      Handle range-type spacing rules                    : true
[02/21 13:00:54     25s] (I)      PG gap threshold multiplier                        : 10.000000
[02/21 13:00:54     25s] (I)      Parallel spacing query fix                         : true
[02/21 13:00:54     25s] (I)      Force source to root IR                            : true
[02/21 13:00:54     25s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/21 13:00:54     25s] (I)      Do not relax to DPT layer                          : true
[02/21 13:00:54     25s] (I)      No DPT in post routing                             : true
[02/21 13:00:54     25s] (I)      Modeling PG via merging fix                        : true
[02/21 13:00:54     25s] (I)      Shield aware TA                                    : true
[02/21 13:00:54     25s] (I)      Strong shield aware TA                             : true
[02/21 13:00:54     25s] (I)      Overflow calculation fix in LA                     : true
[02/21 13:00:54     25s] (I)      Post routing fix                                   : true
[02/21 13:00:54     25s] (I)      Strong post routing                                : true
[02/21 13:00:54     25s] (I)      Access via pillar from top                         : true
[02/21 13:00:54     25s] (I)      NDR via pillar fix                                 : true
[02/21 13:00:54     25s] (I)      Violation on path threshold                        : 1
[02/21 13:00:54     25s] (I)      Pass through capacity modeling                     : true
[02/21 13:00:54     25s] (I)      Select the non-relaxed segments in post routing stage : true
[02/21 13:00:54     25s] (I)      Select term pin box for io pin                     : true
[02/21 13:00:54     25s] (I)      Penalize NDR sharing                               : true
[02/21 13:00:54     25s] (I)      Enable special modeling                            : false
[02/21 13:00:54     25s] (I)      Keep fixed segments                                : true
[02/21 13:00:54     25s] (I)      Reorder net groups by key                          : true
[02/21 13:00:54     25s] (I)      Increase net scenic ratio                          : true
[02/21 13:00:54     25s] (I)      Method to set GCell size                           : row
[02/21 13:00:54     25s] (I)      Connect multiple ports and must join fix           : true
[02/21 13:00:54     25s] (I)      Avoid high resistance layers                       : true
[02/21 13:00:54     25s] (I)      Model find APA for IO pin fix                      : true
[02/21 13:00:54     25s] (I)      Avoid connecting non-metal layers                  : true
[02/21 13:00:54     25s] (I)      Use track pitch for NDR                            : true
[02/21 13:00:54     25s] (I)      Enable layer relax to lower layer                  : true
[02/21 13:00:54     25s] (I)      Enable layer relax to upper layer                  : true
[02/21 13:00:54     25s] (I)      Top layer relaxation fix                           : true
[02/21 13:00:54     25s] (I)      Handle non-default track width                     : false
[02/21 13:00:54     25s] (I)      Counted 1027 PG shapes. We will not process PG shapes layer by layer.
[02/21 13:00:54     25s] (I)      Use row-based GCell size
[02/21 13:00:54     25s] (I)      Use row-based GCell align
[02/21 13:00:54     25s] (I)      layer 0 area = 80000
[02/21 13:00:54     25s] (I)      layer 1 area = 80000
[02/21 13:00:54     25s] (I)      layer 2 area = 80000
[02/21 13:00:54     25s] (I)      layer 3 area = 80000
[02/21 13:00:54     25s] (I)      layer 4 area = 80000
[02/21 13:00:54     25s] (I)      layer 5 area = 80000
[02/21 13:00:54     25s] (I)      layer 6 area = 80000
[02/21 13:00:54     25s] (I)      layer 7 area = 80000
[02/21 13:00:54     25s] (I)      layer 8 area = 80000
[02/21 13:00:54     25s] (I)      layer 9 area = 400000
[02/21 13:00:54     25s] (I)      layer 10 area = 400000
[02/21 13:00:54     25s] (I)      GCell unit size   : 3420
[02/21 13:00:54     25s] (I)      GCell multiplier  : 1
[02/21 13:00:54     25s] (I)      GCell row height  : 3420
[02/21 13:00:54     25s] (I)      Actual row height : 3420
[02/21 13:00:54     25s] (I)      GCell align ref   : 5200 5320
[02/21 13:00:54     25s] [NR-eGR] Track table information for default rule: 
[02/21 13:00:54     25s] [NR-eGR] Metal1 has single uniform track structure
[02/21 13:00:54     25s] [NR-eGR] Metal2 has single uniform track structure
[02/21 13:00:54     25s] [NR-eGR] Metal3 has single uniform track structure
[02/21 13:00:54     25s] [NR-eGR] Metal4 has single uniform track structure
[02/21 13:00:54     25s] [NR-eGR] Metal5 has single uniform track structure
[02/21 13:00:54     25s] [NR-eGR] Metal6 has single uniform track structure
[02/21 13:00:54     25s] [NR-eGR] Metal7 has single uniform track structure
[02/21 13:00:54     25s] [NR-eGR] Metal8 has single uniform track structure
[02/21 13:00:54     25s] [NR-eGR] Metal9 has single uniform track structure
[02/21 13:00:54     25s] [NR-eGR] Metal10 has single uniform track structure
[02/21 13:00:54     25s] [NR-eGR] Metal11 has single uniform track structure
[02/21 13:00:54     25s] (I)      ==================== Default via =====================
[02/21 13:00:54     25s] (I)      +----+------------------+----------------------------+
[02/21 13:00:54     25s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[02/21 13:00:54     25s] (I)      +----+------------------+----------------------------+
[02/21 13:00:54     25s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[02/21 13:00:54     25s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[02/21 13:00:54     25s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[02/21 13:00:54     25s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[02/21 13:00:54     25s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[02/21 13:00:54     25s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[02/21 13:00:54     25s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[02/21 13:00:54     25s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[02/21 13:00:54     25s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[02/21 13:00:54     25s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[02/21 13:00:54     25s] (I)      +----+------------------+----------------------------+
[02/21 13:00:54     25s] [NR-eGR] Read 1530 PG shapes
[02/21 13:00:54     25s] [NR-eGR] Read 0 clock shapes
[02/21 13:00:54     25s] [NR-eGR] Read 0 other shapes
[02/21 13:00:54     25s] [NR-eGR] #Routing Blockages  : 0
[02/21 13:00:54     25s] [NR-eGR] #Instance Blockages : 0
[02/21 13:00:54     25s] [NR-eGR] #PG Blockages       : 1530
[02/21 13:00:54     25s] [NR-eGR] #Halo Blockages     : 0
[02/21 13:00:54     25s] [NR-eGR] #Boundary Blockages : 0
[02/21 13:00:54     25s] [NR-eGR] #Clock Blockages    : 0
[02/21 13:00:54     25s] [NR-eGR] #Other Blockages    : 0
[02/21 13:00:54     25s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/21 13:00:54     25s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/21 13:00:54     25s] [NR-eGR] Read 1636 nets ( ignored 1635 )
[02/21 13:00:54     25s] [NR-eGR] Connected 0 must-join pins/ports
[02/21 13:00:54     25s] (I)      early_global_route_priority property id does not exist.
[02/21 13:00:54     25s] (I)      Read Num Blocks=2436  Num Prerouted Wires=0  Num CS=0
[02/21 13:00:54     25s] (I)      Layer 1 (V) : #blockages 90 : #preroutes 0
[02/21 13:00:54     25s] (I)      Layer 2 (H) : #blockages 450 : #preroutes 0
[02/21 13:00:54     25s] (I)      Layer 3 (V) : #blockages 90 : #preroutes 0
[02/21 13:00:54     25s] (I)      Layer 4 (H) : #blockages 450 : #preroutes 0
[02/21 13:00:54     25s] (I)      Layer 5 (V) : #blockages 90 : #preroutes 0
[02/21 13:00:54     25s] (I)      Layer 6 (H) : #blockages 450 : #preroutes 0
[02/21 13:00:54     25s] (I)      Layer 7 (V) : #blockages 90 : #preroutes 0
[02/21 13:00:54     25s] (I)      Layer 8 (H) : #blockages 540 : #preroutes 0
[02/21 13:00:54     25s] (I)      Layer 9 (V) : #blockages 126 : #preroutes 0
[02/21 13:00:54     25s] (I)      Layer 10 (H) : #blockages 60 : #preroutes 0
[02/21 13:00:54     25s] (I)      Moved 1 terms for better access 
[02/21 13:00:54     25s] (I)      Number of ignored nets                =      0
[02/21 13:00:54     25s] (I)      Number of connected nets              =      0
[02/21 13:00:54     25s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/21 13:00:54     25s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/21 13:00:54     25s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/21 13:00:54     25s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/21 13:00:54     25s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/21 13:00:54     25s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/21 13:00:54     25s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/21 13:00:54     25s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/21 13:00:54     25s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/21 13:00:54     25s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/21 13:00:54     25s] (I)      Ndr track 0 does not exist
[02/21 13:00:54     25s] (I)      ---------------------Grid Graph Info--------------------
[02/21 13:00:54     25s] (I)      Routing area        : (0, 0) - (162000, 161120)
[02/21 13:00:54     25s] (I)      Core area           : (5200, 5320) - (156800, 155800)
[02/21 13:00:54     25s] (I)      Site width          :   400  (dbu)
[02/21 13:00:54     25s] (I)      Row height          :  3420  (dbu)
[02/21 13:00:54     25s] (I)      GCell row height    :  3420  (dbu)
[02/21 13:00:54     25s] (I)      GCell width         :  3420  (dbu)
[02/21 13:00:54     25s] (I)      GCell height        :  3420  (dbu)
[02/21 13:00:54     25s] (I)      Grid                :    47    47    11
[02/21 13:00:54     25s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/21 13:00:54     25s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/21 13:00:54     25s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/21 13:00:54     25s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/21 13:00:54     25s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/21 13:00:54     25s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/21 13:00:54     25s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/21 13:00:54     25s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[02/21 13:00:54     25s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/21 13:00:54     25s] (I)      Total num of tracks :   424   405   424   405   424   405   424   405   424   161   169
[02/21 13:00:54     25s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/21 13:00:54     25s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/21 13:00:54     25s] (I)      --------------------------------------------------------
[02/21 13:00:54     25s] 
[02/21 13:00:54     25s] [NR-eGR] ============ Routing rule table ============
[02/21 13:00:54     25s] [NR-eGR] Rule id: 0  Nets: 1
[02/21 13:00:54     25s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/21 13:00:54     25s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[02/21 13:00:54     25s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[02/21 13:00:54     25s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[02/21 13:00:54     25s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[02/21 13:00:54     25s] [NR-eGR] ========================================
[02/21 13:00:54     25s] [NR-eGR] 
[02/21 13:00:54     25s] (I)      =============== Blocked Tracks ===============
[02/21 13:00:54     25s] (I)      +-------+---------+----------+---------------+
[02/21 13:00:54     25s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/21 13:00:54     25s] (I)      +-------+---------+----------+---------------+
[02/21 13:00:54     25s] (I)      |     1 |       0 |        0 |         0.00% |
[02/21 13:00:54     25s] (I)      |     2 |   19035 |      900 |         4.73% |
[02/21 13:00:54     25s] (I)      |     3 |   19928 |      226 |         1.13% |
[02/21 13:00:54     25s] (I)      |     4 |   19035 |      900 |         4.73% |
[02/21 13:00:54     25s] (I)      |     5 |   19928 |      226 |         1.13% |
[02/21 13:00:54     25s] (I)      |     6 |   19035 |      900 |         4.73% |
[02/21 13:00:54     25s] (I)      |     7 |   19928 |      226 |         1.13% |
[02/21 13:00:54     25s] (I)      |     8 |   19035 |      900 |         4.73% |
[02/21 13:00:54     25s] (I)      |     9 |   19928 |      452 |         2.27% |
[02/21 13:00:54     25s] (I)      |    10 |    7567 |     1958 |        25.88% |
[02/21 13:00:54     25s] (I)      |    11 |    7943 |      470 |         5.92% |
[02/21 13:00:54     25s] (I)      +-------+---------+----------+---------------+
[02/21 13:00:54     25s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1997.22 MB )
[02/21 13:00:54     25s] (I)      Reset routing kernel
[02/21 13:00:54     25s] (I)      Started Global Routing ( Curr Mem: 1997.22 MB )
[02/21 13:00:54     25s] (I)      totalPins=41  totalGlobalPin=41 (100.00%)
[02/21 13:00:54     25s] (I)      total 2D Cap : 166996 = (86285 H, 80711 V)
[02/21 13:00:54     25s] (I)      
[02/21 13:00:54     25s] (I)      ============  Phase 1a Route ============
[02/21 13:00:54     25s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[02/21 13:00:54     25s] (I)      Usage: 75 = (42 H, 33 V) = (0.05% H, 0.04% V) = (7.182e+01um H, 5.643e+01um V)
[02/21 13:00:54     25s] (I)      
[02/21 13:00:54     25s] (I)      ============  Phase 1b Route ============
[02/21 13:00:54     25s] (I)      Usage: 75 = (42 H, 33 V) = (0.05% H, 0.04% V) = (7.182e+01um H, 5.643e+01um V)
[02/21 13:00:54     25s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.282500e+02um
[02/21 13:00:54     25s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/21 13:00:54     25s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/21 13:00:54     25s] (I)      
[02/21 13:00:54     25s] (I)      ============  Phase 1c Route ============
[02/21 13:00:54     25s] (I)      Usage: 75 = (42 H, 33 V) = (0.05% H, 0.04% V) = (7.182e+01um H, 5.643e+01um V)
[02/21 13:00:54     25s] (I)      
[02/21 13:00:54     25s] (I)      ============  Phase 1d Route ============
[02/21 13:00:54     25s] (I)      Usage: 75 = (42 H, 33 V) = (0.05% H, 0.04% V) = (7.182e+01um H, 5.643e+01um V)
[02/21 13:00:54     25s] (I)      
[02/21 13:00:54     25s] (I)      ============  Phase 1e Route ============
[02/21 13:00:54     25s] (I)      Usage: 75 = (42 H, 33 V) = (0.05% H, 0.04% V) = (7.182e+01um H, 5.643e+01um V)
[02/21 13:00:54     25s] (I)      
[02/21 13:00:54     25s] (I)      ============  Phase 1f Route ============
[02/21 13:00:54     25s] (I)      Usage: 75 = (42 H, 33 V) = (0.05% H, 0.04% V) = (7.182e+01um H, 5.643e+01um V)
[02/21 13:00:54     25s] (I)      [02/21 13:00:54     25s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.282500e+02um

[02/21 13:00:54     25s] (I)      ============  Phase 1g Route ============
[02/21 13:00:54     25s] (I)      Usage: 75 = (42 H, 33 V) = (0.05% H, 0.04% V) = (7.182e+01um H, 5.643e+01um V)
[02/21 13:00:54     25s] (I)      
[02/21 13:00:54     25s] (I)      ============  Phase 1h Route ============
[02/21 13:00:54     25s] (I)      Usage: 75 = (42 H, 33 V) = (0.05% H, 0.04% V) = (7.182e+01um H, 5.643e+01um V)
[02/21 13:00:54     25s] (I)      
[02/21 13:00:54     25s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/21 13:00:54     25s] [NR-eGR]                        OverCon            
[02/21 13:00:54     25s] [NR-eGR]                         #Gcell     %Gcell
[02/21 13:00:54     25s] [NR-eGR]        Layer             (1-0)    OverCon
[02/21 13:00:54     25s] [NR-eGR] ----------------------------------------------
[02/21 13:00:54     25s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:54     25s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:54     25s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:54     25s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:54     25s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:54     25s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:54     25s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:54     25s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:54     25s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:54     25s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:54     25s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:54     25s] [NR-eGR] ----------------------------------------------
[02/21 13:00:54     25s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/21 13:00:54     25s] [NR-eGR] 
[02/21 13:00:54     25s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 1997.22 MB )
[02/21 13:00:54     25s] (I)      total 2D Cap : 167138 = (86333 H, 80805 V)
[02/21 13:00:54     25s] (I)      ============= Track Assignment ============
[02/21 13:00:54     25s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/21 13:00:54     25s] (I)      Started Track Assignment (1T) ( Curr Mem: 1997.22 MB )
[02/21 13:00:54     25s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[02/21 13:00:54     25s] (I)      Run Multi-thread track assignment
[02/21 13:00:54     25s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1997.22 MB )
[02/21 13:00:54     25s] (I)      Started Export ( Curr Mem: 1997.22 MB )
[02/21 13:00:54     25s] [NR-eGR]                  Length (um)   Vias 
[02/21 13:00:54     25s] [NR-eGR] ------------------------------------
[02/21 13:00:54     25s] [NR-eGR]  Metal1   (1H)             0   5126 
[02/21 13:00:54     25s] [NR-eGR]  Metal2   (2V)          8619   7323 
[02/21 13:00:54     25s] [NR-eGR]  Metal3   (3H)          8940    670 
[02/21 13:00:54     25s] [NR-eGR]  Metal4   (4V)          2994    163 
[02/21 13:00:54     25s] [NR-eGR]  Metal5   (5H)           750     10 
[02/21 13:00:54     25s] [NR-eGR]  Metal6   (6V)            32      2 
[02/21 13:00:54     25s] [NR-eGR]  Metal7   (7H)            13      1 
[02/21 13:00:54     25s] [NR-eGR]  Metal8   (8V)             3      1 
[02/21 13:00:54     25s] [NR-eGR]  Metal9   (9H)             0      1 
[02/21 13:00:54     25s] [NR-eGR]  Metal10  (10V)            0      1 
[02/21 13:00:54     25s] [NR-eGR]  Metal11  (11H)            1      0 
[02/21 13:00:54     25s] [NR-eGR] ------------------------------------
[02/21 13:00:54     25s] [NR-eGR]           Total        21351  13298 
[02/21 13:00:54     25s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:54     25s] [NR-eGR] Total half perimeter of net bounding box: 17050um
[02/21 13:00:54     25s] [NR-eGR] Total length: 21351um, number of vias: 13298
[02/21 13:00:54     25s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:54     25s] [NR-eGR] Total eGR-routed clock nets wire length: 133um, number of vias: 95
[02/21 13:00:54     25s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:54     25s] [NR-eGR] Report for selected net(s) only.
[02/21 13:00:54     25s] [NR-eGR]                  Length (um)  Vias 
[02/21 13:00:54     25s] [NR-eGR] -----------------------------------
[02/21 13:00:54     25s] [NR-eGR]  Metal1   (1H)             0    40 
[02/21 13:00:54     25s] [NR-eGR]  Metal2   (2V)            52    52 
[02/21 13:00:54     25s] [NR-eGR]  Metal3   (3H)            75     3 
[02/21 13:00:54     25s] [NR-eGR]  Metal4   (4V)             7     0 
[02/21 13:00:54     25s] [NR-eGR]  Metal5   (5H)             0     0 
[02/21 13:00:54     25s] [NR-eGR]  Metal6   (6V)             0     0 
[02/21 13:00:54     25s] [NR-eGR]  Metal7   (7H)             0     0 
[02/21 13:00:54     25s] [NR-eGR]  Metal8   (8V)             0     0 
[02/21 13:00:54     25s] [NR-eGR]  Metal9   (9H)             0     0 
[02/21 13:00:54     25s] [NR-eGR]  Metal10  (10V)            0     0 
[02/21 13:00:54     25s] [NR-eGR]  Metal11  (11H)            0     0 
[02/21 13:00:54     25s] [NR-eGR] -----------------------------------
[02/21 13:00:54     25s] [NR-eGR]           Total          133    95 
[02/21 13:00:54     25s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:54     25s] [NR-eGR] Total half perimeter of net bounding box: 70um
[02/21 13:00:54     25s] [NR-eGR] Total length: 133um, number of vias: 95
[02/21 13:00:54     25s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:54     25s] [NR-eGR] Total routed clock nets wire length: 133um, number of vias: 95
[02/21 13:00:54     25s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:54     25s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1997.22 MB )
[02/21 13:00:54     25s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 1997.22 MB )
[02/21 13:00:54     25s] (I)      ==================================== Runtime Summary =====================================
[02/21 13:00:54     25s] (I)       Step                                         %      Start     Finish      Real       CPU 
[02/21 13:00:54     25s] (I)      ------------------------------------------------------------------------------------------
[02/21 13:00:54     25s] (I)       Early Global Route kernel              100.00%  10.69 sec  10.78 sec  0.08 sec  0.02 sec 
[02/21 13:00:54     25s] (I)       +-Import and model                      44.06%  10.70 sec  10.73 sec  0.04 sec  0.01 sec 
[02/21 13:00:54     25s] (I)       | +-Create place DB                      2.08%  10.70 sec  10.70 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | +-Import place data                  2.04%  10.70 sec  10.70 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Read instances and placement     0.66%  10.70 sec  10.70 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Read nets                        1.31%  10.70 sec  10.70 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | +-Create route DB                     34.89%  10.70 sec  10.73 sec  0.03 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | +-Import route data (1T)            34.27%  10.70 sec  10.73 sec  0.03 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Read blockages ( Layer 2-11 )   13.86%  10.71 sec  10.73 sec  0.01 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | | +-Read routing blockages         0.00%  10.71 sec  10.71 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | | +-Read instance blockages        0.16%  10.71 sec  10.71 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | | +-Read PG blockages              1.63%  10.71 sec  10.72 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | | +-Read clock blockages           1.30%  10.72 sec  10.72 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | | +-Read other blockages           1.22%  10.72 sec  10.72 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | | +-Read halo blockages            0.01%  10.72 sec  10.72 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | | +-Read boundary cut boxes        0.00%  10.72 sec  10.72 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Read blackboxes                  0.01%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Read prerouted                   0.34%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Read unlegalized nets            0.08%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Read nets                        0.01%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Set up via pillars               0.00%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Initialize 3D grid graph         0.08%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Model blockage capacity          1.07%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | | +-Initialize 3D capacity         0.96%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Move terms for access (1T)       0.02%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | +-Read aux data                        0.00%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | +-Others data preparation              0.01%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | +-Create route kernel                  6.75%  10.73 sec  10.73 sec  0.01 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       +-Global Routing                        48.49%  10.73 sec  10.77 sec  0.04 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | +-Initialization                       0.03%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | +-Net group 1                          2.10%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | +-Generate topology                  0.19%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | +-Phase 1a                           0.53%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Pattern routing (1T)             0.42%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Add via demand to 2D             0.02%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | +-Phase 1b                           0.04%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | +-Phase 1c                           0.01%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | +-Phase 1d                           0.01%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | +-Phase 1e                           0.05%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Route legalization               0.00%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | +-Phase 1f                           0.01%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | +-Phase 1g                           0.10%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Post Routing                     0.06%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | +-Phase 1h                           0.10%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | | +-Post Routing                     0.06%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | +-Layer assignment (1T)              0.36%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       +-Export 3D cong map                     0.33%  10.77 sec  10.77 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | +-Export 2D cong map                   0.04%  10.77 sec  10.77 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       +-Extract Global 3D Wires                0.00%  10.77 sec  10.77 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       +-Track Assignment (1T)                  0.85%  10.77 sec  10.77 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | +-Initialization                       0.01%  10.77 sec  10.77 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | +-Track Assignment Kernel              0.70%  10.77 sec  10.77 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | +-Free Memory                          0.00%  10.77 sec  10.77 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       +-Export                                 3.38%  10.77 sec  10.78 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | +-Export DB wires                      0.10%  10.77 sec  10.77 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | +-Export all nets                    0.03%  10.77 sec  10.77 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | | +-Set wire vias                      0.01%  10.77 sec  10.77 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | +-Report wirelength                    1.53%  10.77 sec  10.77 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | +-Update net boxes                     1.59%  10.77 sec  10.78 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       | +-Update timing                        0.00%  10.78 sec  10.78 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)       +-Postprocess design                     0.05%  10.78 sec  10.78 sec  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)      ===================== Summary by functions =====================
[02/21 13:00:54     25s] (I)       Lv  Step                                 %      Real       CPU 
[02/21 13:00:54     25s] (I)      ----------------------------------------------------------------
[02/21 13:00:54     25s] (I)        0  Early Global Route kernel      100.00%  0.08 sec  0.02 sec 
[02/21 13:00:54     25s] (I)        1  Global Routing                  48.49%  0.04 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        1  Import and model                44.06%  0.04 sec  0.01 sec 
[02/21 13:00:54     25s] (I)        1  Export                           3.38%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        1  Track Assignment (1T)            0.85%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        1  Export 3D cong map               0.33%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        1  Postprocess design               0.05%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        1  Extract Global 3D Wires          0.00%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        2  Create route DB                 34.89%  0.03 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        2  Create route kernel              6.75%  0.01 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        2  Net group 1                      2.10%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        2  Create place DB                  2.08%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        2  Update net boxes                 1.59%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        2  Report wirelength                1.53%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        2  Track Assignment Kernel          0.70%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        2  Export DB wires                  0.10%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        2  Initialization                   0.05%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        2  Export 2D cong map               0.04%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        2  Others data preparation          0.01%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        3  Import route data (1T)          34.27%  0.03 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        3  Import place data                2.04%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        3  Phase 1a                         0.53%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        3  Layer assignment (1T)            0.36%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        3  Generate topology                0.19%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        3  Phase 1g                         0.10%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        3  Phase 1h                         0.10%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        3  Phase 1e                         0.05%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        3  Phase 1b                         0.04%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        3  Export all nets                  0.03%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        3  Phase 1f                         0.01%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        3  Set wire vias                    0.01%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        4  Read blockages ( Layer 2-11 )   13.86%  0.01 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        4  Read nets                        1.32%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        4  Model blockage capacity          1.07%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        4  Read instances and placement     0.66%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        4  Pattern routing (1T)             0.42%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        4  Read prerouted                   0.34%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        4  Post Routing                     0.13%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        4  Initialize 3D grid graph         0.08%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        4  Read unlegalized nets            0.08%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        4  Move terms for access (1T)       0.02%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        4  Add via demand to 2D             0.02%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        5  Read PG blockages                1.63%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        5  Read clock blockages             1.30%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        5  Read other blockages             1.22%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        5  Initialize 3D capacity           0.96%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        5  Read instance blockages          0.16%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/21 13:00:54     25s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.0 real=0:00:00.1)
[02/21 13:00:54     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:54     25s] UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
[02/21 13:00:54     25s]     Routing using eGR in eGR->NR Step done.
[02/21 13:00:54     25s]     Routing using NR in eGR->NR Step...
[02/21 13:00:54     25s] 
[02/21 13:00:54     25s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[02/21 13:00:54     25s]   All net are default rule.
[02/21 13:00:54     25s]   Preferred NanoRoute mode settings: Current
[02/21 13:00:54     25s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/21 13:00:54     25s] **WARN: (IMPDBTCL-321):	The attribute 'route_design_global_exp_use_nano_route2' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/21 13:00:54     25s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/21 13:00:54     25s] **WARN: (IMPDBTCL-321):	The attribute 'route_design_exp_deterministic_multi_thread' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/21 13:00:54     25s]       Clock detailed routing...
[02/21 13:00:54     25s]         NanoRoute...
[02/21 13:00:54     25s] 
[02/21 13:00:54     25s] route_global_detail
[02/21 13:00:54     25s] 
[02/21 13:00:54     25s] #Start route_global_detail on Fri Feb 21 13:00:54 2025
[02/21 13:00:54     25s] #
[02/21 13:00:54     25s] ### Time Record (route_global_detail) is installed.
[02/21 13:00:54     25s] ### Time Record (Pre Callback) is installed.
[02/21 13:00:54     25s] ### Time Record (Pre Callback) is uninstalled.
[02/21 13:00:54     25s] ### Time Record (DB Import) is installed.
[02/21 13:00:54     25s] ### Time Record (Timing Data Generation) is installed.
[02/21 13:00:54     25s] ### Time Record (Timing Data Generation) is uninstalled.
[02/21 13:00:54     25s] ### Net info: total nets: 1699
[02/21 13:00:54     25s] ### Net info: dirty nets: 0
[02/21 13:00:54     25s] ### Net info: marked as disconnected nets: 0
[02/21 13:00:54     25s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=1)
[02/21 13:00:54     25s] #num needed restored net=0
[02/21 13:00:54     25s] #need_extraction net=0 (total=1699)
[02/21 13:00:54     25s] ### Net info: fully routed nets: 1
[02/21 13:00:54     25s] ### Net info: trivial (< 2 pins) nets: 63
[02/21 13:00:54     25s] ### Net info: unrouted nets: 1635
[02/21 13:00:54     25s] ### Net info: re-extraction nets: 0
[02/21 13:00:54     25s] ### Net info: selected nets: 1
[02/21 13:00:54     25s] ### Net info: ignored nets: 0
[02/21 13:00:54     25s] ### Net info: skip routing nets: 0
[02/21 13:00:54     25s] ### import design signature (4): route=1086116299 fixed_route=2088970608 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1436650390 dirty_area=0 del_dirty_area=0 cell=1615315021 placement=1766007003 pin_access=1 inst_pattern=1
[02/21 13:00:54     25s] ### Time Record (DB Import) is uninstalled.
[02/21 13:00:54     25s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[02/21 13:00:54     25s] #
[02/21 13:00:54     25s] #Wire/Via statistics before line assignment ...
[02/21 13:00:54     25s] #Total wire length = 133 um.
[02/21 13:00:54     25s] #Total half perimeter of net bounding box = 70 um.
[02/21 13:00:54     25s] #Total wire length on LAYER Metal1 = 0 um.
[02/21 13:00:54     25s] #Total wire length on LAYER Metal2 = 52 um.
[02/21 13:00:54     25s] #Total wire length on LAYER Metal3 = 75 um.
[02/21 13:00:54     25s] #Total wire length on LAYER Metal4 = 7 um.
[02/21 13:00:54     25s] #Total wire length on LAYER Metal5 = 0 um.
[02/21 13:00:54     25s] #Total wire length on LAYER Metal6 = 0 um.
[02/21 13:00:54     25s] #Total wire length on LAYER Metal7 = 0 um.
[02/21 13:00:54     25s] #Total wire length on LAYER Metal8 = 0 um.
[02/21 13:00:54     25s] #Total wire length on LAYER Metal9 = 0 um.
[02/21 13:00:54     25s] #Total wire length on LAYER Metal10 = 0 um.
[02/21 13:00:54     25s] #Total wire length on LAYER Metal11 = 0 um.
[02/21 13:00:54     25s] #Total number of vias = 95
[02/21 13:00:54     25s] #Up-Via Summary (total 95):
[02/21 13:00:54     25s] #           
[02/21 13:00:54     25s] #-----------------------
[02/21 13:00:54     25s] # Metal1             40
[02/21 13:00:54     25s] # Metal2             52
[02/21 13:00:54     25s] # Metal3              3
[02/21 13:00:54     25s] #-----------------------
[02/21 13:00:54     25s] #                    95 
[02/21 13:00:54     25s] #
[02/21 13:00:54     25s] ### Time Record (Data Preparation) is installed.
[02/21 13:00:54     25s] #Start routing data preparation on Fri Feb 21 13:00:54 2025
[02/21 13:00:54     25s] #
[02/21 13:00:54     25s] #Minimum voltage of a net in the design = 0.000.
[02/21 13:00:54     25s] #Maximum voltage of a net in the design = 1.320.
[02/21 13:00:54     25s] #Voltage range [0.000 - 1.320] has 1697 nets.
[02/21 13:00:54     25s] #Voltage range [0.900 - 1.320] has 1 net.
[02/21 13:00:54     25s] #Voltage range [0.000 - 0.000] has 1 net.
[02/21 13:00:54     25s] #Build and mark too close pins for the same net.
[02/21 13:00:54     25s] ### Time Record (Cell Pin Access) is installed.
[02/21 13:00:54     25s] #Initial pin access analysis.
[02/21 13:00:55     26s] #Detail pin access analysis.
[02/21 13:00:55     26s] ### Time Record (Cell Pin Access) is uninstalled.
[02/21 13:00:55     26s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[02/21 13:00:55     26s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/21 13:00:55     26s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/21 13:00:55     26s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/21 13:00:55     26s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/21 13:00:55     26s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/21 13:00:55     26s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/21 13:00:55     26s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/21 13:00:55     26s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/21 13:00:55     26s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[02/21 13:00:55     26s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[02/21 13:00:55     26s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1659.20 (MB), peak = 1694.05 (MB)
[02/21 13:00:55     26s] #Regenerating Ggrids automatically.
[02/21 13:00:55     26s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[02/21 13:00:55     26s] #Using automatically generated G-grids.
[02/21 13:00:55     26s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[02/21 13:00:55     26s] #Done routing data preparation.
[02/21 13:00:55     26s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1663.78 (MB), peak = 1694.05 (MB)
[02/21 13:00:55     26s] ### Time Record (Data Preparation) is uninstalled.
[02/21 13:00:55     26s] #Data initialization: cpu:00:00:01, real:00:00:01, mem:1.6 GB, peak:1.7 GB
[02/21 13:00:55     26s] 
[02/21 13:00:55     26s] Trim Metal Layers:
[02/21 13:00:55     26s] LayerId::1 widthSet size::4
[02/21 13:00:55     26s] LayerId::2 widthSet size::4
[02/21 13:00:55     26s] LayerId::3 widthSet size::4
[02/21 13:00:55     26s] LayerId::4 widthSet size::4
[02/21 13:00:55     26s] LayerId::5 widthSet size::4
[02/21 13:00:55     26s] LayerId::6 widthSet size::4
[02/21 13:00:55     26s] LayerId::7 widthSet size::4
[02/21 13:00:55     26s] LayerId::8 widthSet size::4
[02/21 13:00:55     26s] LayerId::9 widthSet size::4
[02/21 13:00:55     26s] LayerId::10 widthSet size::4
[02/21 13:00:55     26s] LayerId::11 widthSet size::3
[02/21 13:00:55     26s] eee: pegSigSF::1.070000
[02/21 13:00:55     26s] Updating RC grid for preRoute extraction ...
[02/21 13:00:55     26s] Initializing multi-corner resistance tables ...
[02/21 13:00:55     26s] eee: l::1 avDens::0.099504 usedTrk::223.883565 availTrk::2250.000000 sigTrk::223.883565
[02/21 13:00:55     26s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 13:00:55     26s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 13:00:55     26s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 13:00:55     26s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 13:00:55     26s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 13:00:55     26s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 13:00:55     26s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 13:00:55     26s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 13:00:55     26s] eee: l::10 avDens::0.150439 usedTrk::128.625761 availTrk::855.000000 sigTrk::128.625761
[02/21 13:00:55     26s] eee: l::11 avDens::0.058428 usedTrk::21.034035 availTrk::360.000000 sigTrk::21.034035
[02/21 13:00:55     26s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/21 13:00:55     26s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.813300 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/21 13:00:55     26s] ### Time Record (Line Assignment) is installed.
[02/21 13:00:55     26s] #Successfully loaded pre-route RC model
[02/21 13:00:55     26s] #Enabled timing driven Line Assignment.
[02/21 13:00:55     26s] #
[02/21 13:00:55     26s] #Begin Line Assignment ...
[02/21 13:00:55     26s] #
[02/21 13:00:55     26s] #Begin build data ...
[02/21 13:00:55     26s] #
[02/21 13:00:55     26s] #Distribution of nets:
[02/21 13:00:55     26s] #     1135 ( 2         pin),    355 ( 3         pin),     43 ( 4         pin),
[02/21 13:00:55     26s] #       16 ( 5         pin),      3 ( 6         pin),      3 ( 7         pin),
[02/21 13:00:55     26s] #       10 ( 9         pin),     31 (10-19      pin),     34 (20-29      pin),
[02/21 13:00:55     26s] #        4 (30-39      pin),      2 (40-49      pin),      0 (>=2000     pin).
[02/21 13:00:55     26s] #Total: 1699 nets, 1636 non-trivial nets, 1 fully global routed, 1 clock,
[02/21 13:00:55     26s] #       1 net (1 automatically) has layer range, 1 net has priority.
[02/21 13:00:55     26s] #
[02/21 13:00:55     26s] #Nets in 1 layer range:
[02/21 13:00:55     26s] #  *(Metal3, -------) :        1 ( 0.1%)
[02/21 13:00:55     26s] #
[02/21 13:00:55     26s] #1 net selected.
[02/21 13:00:55     26s] #
[02/21 13:00:55     26s] ### 
[02/21 13:00:55     26s] ### Net length summary before Line Assignment:
[02/21 13:00:55     26s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.6 GB[02/21 13:00:55     26s] ### Layer     H-Len   V-Len         Total       #Up-Via
, peak:1.7 GB
[02/21 13:00:55     26s] ### ---------------------------------------------------
[02/21 13:00:55     26s] ### Metal1        0       0       0(  0%)      40( 40%)
[02/21 13:00:55     26s] ### Metal2        0      51      51( 39%)      56( 57%)
[02/21 13:00:55     26s] ### Metal3       74       0      74( 56%)       3(  3%)
[02/21 13:00:55     26s] ### Metal4        0       6       6(  5%)       0(  0%)
[02/21 13:00:55     26s] ### Metal5        0       0       0(  0%)       0(  0%)
[02/21 13:00:55     26s] ### Metal6        0       0       0(  0%)       0(  0%)
[02/21 13:00:55     26s] ### Metal7        0       0       0(  0%)       0(  0%)
[02/21 13:00:55     26s] ### Metal8        0       0       0(  0%)       0(  0%)
[02/21 13:00:55     26s] ### Metal9        0       0       0(  0%)       0(  0%)
[02/21 13:00:55     26s] ### Metal10       0       0       0(  0%)       0(  0%)
[02/21 13:00:55     26s] ### Metal11       0       0       0(  0%)       0(  0%)
[02/21 13:00:55     26s] ### ---------------------------------------------------
[02/21 13:00:55     26s] ###              74      58     132            99      
[02/21 13:00:56     26s] ### 
[02/21 13:00:56     26s] ### Net length and overlap summary after Line Assignment:
[02/21 13:00:56     26s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[02/21 13:00:56     26s] ### ----------------------------------------------------------------------------
[02/21 13:00:56     26s] ### Metal1        0       0       0(  0%)      40( 43%)    0(  0%)     0(  0.0%)
[02/21 13:00:56     26s] ### Metal2        0      51      51( 39%)      49( 53%)    0(  0%)     0(  0.0%)
[02/21 13:00:56     26s] ### Metal3       73       0      73( 56%)       3(  3%)    0(  0%)     0(  0.0%)
[02/21 13:00:56     26s] ### Metal4        0       6       6(  5%)       0(  0%)    0(  0%)     0(  0.0%)
[02/21 13:00:56     26s] ### Metal5        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/21 13:00:56     26s] ### Metal6        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/21 13:00:56     26s] ### Metal7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/21 13:00:56     26s] ### Metal8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/21 13:00:56     26s] ### Metal9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/21 13:00:56     26s] ### Metal10       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/21 13:00:56     26s] ### Metal11       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/21 13:00:56     26s] ### ----------------------------------------------------------------------------
[02/21 13:00:56     26s] ###              73      58     131            92          0           0        
[02/21 13:00:56     26s] #
[02/21 13:00:56     26s] #Line Assignment statistics:
[02/21 13:00:56     26s] #Cpu time = 00:00:00
[02/21 13:00:56     26s] #Elapsed time = 00:00:00
[02/21 13:00:56     26s] #Increased memory = 1.64 (MB)
[02/21 13:00:56     26s] #Total memory = 1667.52 (MB)
[02/21 13:00:56     26s] #Peak memory = 1694.05 (MB)
[02/21 13:00:56     26s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 13:00:56     26s] #
[02/21 13:00:56     26s] #Begin assignment summary ...
[02/21 13:00:56     26s] #
[02/21 13:00:56     26s] #  Total number of segments             = 53
[02/21 13:00:56     26s] #  Total number of overlap segments     =  0 (  0.0%)
[02/21 13:00:56     26s] #  Total number of assigned segments    = 15 ( 28.3%)
[02/21 13:00:56     26s] #  Total number of shifted segments     =  0 (  0.0%)
[02/21 13:00:56     26s] #  Average movement of shifted segments =  0.00 tracks
[02/21 13:00:56     26s] #
[02/21 13:00:56     26s] #  Total number of overlaps             =  0
[02/21 13:00:56     26s] #  Total length of overlaps             =  0 um
[02/21 13:00:56     26s] #
[02/21 13:00:56     26s] #End assignment summary.
[02/21 13:00:56     26s] ### Time Record (Line Assignment) is uninstalled.
[02/21 13:00:56     26s] #
[02/21 13:00:56     26s] #Wire/Via statistics after line assignment ...
[02/21 13:00:56     26s] #Total wire length = 132 um.
[02/21 13:00:56     26s] #Total half perimeter of net bounding box = 70 um.
[02/21 13:00:56     26s] #Total wire length on LAYER Metal1 = 0 um.
[02/21 13:00:56     26s] #Total wire length on LAYER Metal2 = 51 um.
[02/21 13:00:56     26s] #Total wire length on LAYER Metal3 = 73 um.
[02/21 13:00:56     26s] #Total wire length on LAYER Metal4 = 7 um.
[02/21 13:00:56     26s] #Total wire length on LAYER Metal5 = 0 um.
[02/21 13:00:56     26s] #Total wire length on LAYER Metal6 = 0 um.
[02/21 13:00:56     26s] #Total wire length on LAYER Metal7 = 0 um.
[02/21 13:00:56     26s] #Total wire length on LAYER Metal8 = 0 um.
[02/21 13:00:56     26s] #Total wire length on LAYER Metal9 = 0 um.
[02/21 13:00:56     26s] #Total wire length on LAYER Metal10 = 0 um.
[02/21 13:00:56     26s] #Total wire length on LAYER Metal11 = 0 um.
[02/21 13:00:56     26s] #Total number of vias = 92
[02/21 13:00:56     26s] #Up-Via Summary (total 92):
[02/21 13:00:56     26s] #           
[02/21 13:00:56     26s] #-----------------------
[02/21 13:00:56     26s] # Metal1             40
[02/21 13:00:56     26s] # Metal2             49
[02/21 13:00:56     26s] # Metal3              3
[02/21 13:00:56     26s] #-----------------------
[02/21 13:00:56     26s] #                    92 
[02/21 13:00:56     26s] #
[02/21 13:00:56     26s] #Routing data preparation, pin analysis, line assignment statistics:
[02/21 13:00:56     26s] #Cpu time = 00:00:01
[02/21 13:00:56     26s] #Elapsed time = 00:00:01
[02/21 13:00:56     26s] #Increased memory = 12.98 (MB)
[02/21 13:00:56     26s] #Total memory = 1665.82 (MB)
[02/21 13:00:56     26s] #Peak memory = 1694.05 (MB)
[02/21 13:00:56     26s] #RTESIG:78da9592314fc330108599f915a7b4439128f8ce49e30c2c48ac802ae81a85c48d2c1c1b
[02/21 13:00:56     26s] #       c50ea8ff1e07588a22a71d6d7f7af7de3d2f96bb872d24843798ad1d222b111eb744ac40
[02/21 13:00:56     26s] #       5a1363e92d61199e5eef93cbc5f2e9f9852081ca39d59ab2b38dbcabb5addfc1ab4e99f6
[02/21 13:00:56     26s] #       f706135839df87f3350c4ef6e0a4f7e174f5279083ef0709ab376bf5248129877da55d8c
[02/21 13:00:56     26s] #       212e8018ac94f1b295fd345388639de660aa4ed5d0c87d3568ff0fe77c33e72c1321beb7
[02/21 13:00:56     26s] #       1f56dbf600da86c85faa97f1c0c818cde6412471343dee15c71d9d8367ec2c5c60c819f8
[02/21 13:00:56     26s] #       904c9aa19bb63c763057659e73487ec247a5f23010b3789d28b2a0f5c967b62dc68e9caf
[02/21 13:00:56     26s] #       4c53f54d74a81041cf5813b546887c2e25619eceffd8b08b1320b139052a62d0c5376869
[02/21 13:00:56     26s] #       3165
[02/21 13:00:56     26s] #
[02/21 13:00:56     26s] #Skip comparing routing design signature in db-snapshot flow
[02/21 13:00:56     26s] ### Time Record (Detail Routing) is installed.
[02/21 13:00:56     26s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/21 13:00:56     26s] #
[02/21 13:00:56     26s] #Start Detail Routing..
[02/21 13:00:56     26s] #start initial detail routing ...
[02/21 13:00:56     26s] ### Design has 1 dirty net
[02/21 13:00:56     26s] ### Routing stats: routing = 22.32% drc-check-only = 9.57%
[02/21 13:00:56     26s] #   number of violations = 0
[02/21 13:00:56     26s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1670.96 (MB), peak = 1694.05 (MB)
[02/21 13:00:56     26s] #Complete Detail Routing.
[02/21 13:00:56     26s] #Total wire length = 136 um.
[02/21 13:00:56     26s] #Total half perimeter of net bounding box = 70 um.
[02/21 13:00:56     26s] #Total wire length on LAYER Metal1 = 0 um.
[02/21 13:00:56     26s] #Total wire length on LAYER Metal2 = 55 um.
[02/21 13:00:56     26s] #Total wire length on LAYER Metal3 = 73 um.
[02/21 13:00:56     26s] #Total wire length on LAYER Metal4 = 7 um.
[02/21 13:00:56     26s] #Total wire length on LAYER Metal5 = 0 um.
[02/21 13:00:56     26s] #Total wire length on LAYER Metal6 = 0 um.
[02/21 13:00:56     26s] #Total wire length on LAYER Metal7 = 0 um.
[02/21 13:00:56     26s] #Total wire length on LAYER Metal8 = 0 um.
[02/21 13:00:56     26s] #Total wire length on LAYER Metal9 = 0 um.
[02/21 13:00:56     26s] #Total wire length on LAYER Metal10 = 0 um.
[02/21 13:00:56     26s] #Total wire length on LAYER Metal11 = 0 um.
[02/21 13:00:56     26s] #Total number of vias = 77
[02/21 13:00:56     26s] #Up-Via Summary (total 77):
[02/21 13:00:56     26s] #           
[02/21 13:00:56     26s] #-----------------------
[02/21 13:00:56     26s] # Metal1             40
[02/21 13:00:56     26s] # Metal2             34
[02/21 13:00:56     26s] # Metal3              3
[02/21 13:00:56     26s] #-----------------------
[02/21 13:00:56     26s] #                    77 
[02/21 13:00:56     26s] #
[02/21 13:00:56     26s] #Total number of DRC violations = 0
[02/21 13:00:56     26s] ### Time Record (Detail Routing) is uninstalled.
[02/21 13:00:56     26s] #Cpu time = 00:00:00
[02/21 13:00:56     26s] #Elapsed time = 00:00:00
[02/21 13:00:56     26s] #Increased memory = 5.14 (MB)
[02/21 13:00:56     26s] #Total memory = 1670.96 (MB)
[02/21 13:00:56     26s] #Peak memory = 1694.05 (MB)
[02/21 13:00:56     26s] #Skip updating routing design signature in db-snapshot flow
[02/21 13:00:56     26s] #route_detail Statistics:
[02/21 13:00:56     26s] #Cpu time = 00:00:00
[02/21 13:00:56     26s] #Elapsed time = 00:00:00
[02/21 13:00:56     26s] #Increased memory = 5.14 (MB)
[02/21 13:00:56     26s] #Total memory = 1670.96 (MB)
[02/21 13:00:56     26s] #Peak memory = 1694.05 (MB)
[02/21 13:00:56     26s] ### Time Record (DB Export) is installed.
[02/21 13:00:56     26s] ### export design design signature (9): route=330861476 fixed_route=2088970608 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1103465972 dirty_area=0 del_dirty_area=0 cell=1615315021 placement=1766007003 pin_access=1213403824 inst_pattern=1
[02/21 13:00:56     26s] #	no debugging net set
[02/21 13:00:56     26s] ### Time Record (DB Export) is uninstalled.
[02/21 13:00:56     26s] ### Time Record (Post Callback) is installed.
[02/21 13:00:56     26s] ### Time Record (Post Callback) is uninstalled.
[02/21 13:00:56     26s] #
[02/21 13:00:56     26s] #route_global_detail statistics:
[02/21 13:00:56     26s] #Cpu time = 00:00:01
[02/21 13:00:56     26s] #Elapsed time = 00:00:01
[02/21 13:00:56     26s] #Increased memory = 24.06 (MB)
[02/21 13:00:56     26s] #Total memory = 1676.45 (MB)
[02/21 13:00:56     26s] #Peak memory = 1694.05 (MB)
[02/21 13:00:56     26s] #Number of warnings = 0
[02/21 13:00:56     26s] #Total number of warnings = 0
[02/21 13:00:56     26s] #Number of fails = 0
[02/21 13:00:56     26s] #Total number of fails = 0
[02/21 13:00:56     26s] #Complete route_global_detail on Fri Feb 21 13:00:56 2025
[02/21 13:00:56     26s] #
[02/21 13:00:56     26s] ### import design signature (10): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1213403824 inst_pattern=1
[02/21 13:00:56     26s] ### Time Record (route_global_detail) is uninstalled.
[02/21 13:00:56     26s] ### 
[02/21 13:00:56     26s] ###   Scalability Statistics
[02/21 13:00:56     26s] ### 
[02/21 13:00:56     26s] ### --------------------------------+----------------+----------------+----------------+
[02/21 13:00:56     26s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[02/21 13:00:56     26s] ### --------------------------------+----------------+----------------+----------------+
[02/21 13:00:56     26s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/21 13:00:56     26s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/21 13:00:56     26s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[02/21 13:00:56     26s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[02/21 13:00:56     26s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/21 13:00:56     26s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[02/21 13:00:56     26s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[02/21 13:00:56     26s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[02/21 13:00:56     26s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[02/21 13:00:56     26s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[02/21 13:00:56     26s] ### --------------------------------+----------------+----------------+----------------+
[02/21 13:00:56     26s] ### 
[02/21 13:00:56     26s]         NanoRoute done. (took cpu=0:00:01.3 real=0:00:01.4)
[02/21 13:00:56     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:56     26s] UM:*                                                                   NanoRoute
[02/21 13:00:56     26s]       Clock detailed routing done.
[02/21 13:00:56     26s] Skipping check of guided vs. routed net lengths.
[02/21 13:00:56     26s] Set FIXED routing status on 1 net(s)
[02/21 13:00:56     26s]       Route Remaining Unrouted Nets...
[02/21 13:00:56     26s] Running route_early_global to complete any remaining unrouted nets.
[02/21 13:00:56     26s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2012.1M, EPOCH TIME: 1740153656.139381
[02/21 13:00:56     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:56     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:56     26s] All LLGs are deleted
[02/21 13:00:56     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:56     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:56     26s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2012.1M, EPOCH TIME: 1740153656.139440
[02/21 13:00:56     26s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2012.1M, EPOCH TIME: 1740153656.139460
[02/21 13:00:56     26s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2012.1M, EPOCH TIME: 1740153656.139523
[02/21 13:00:56     26s] ### Creating LA Mngr. totSessionCpu=0:00:26.8 mem=2012.1M
[02/21 13:00:56     26s] ### Creating LA Mngr, finished. totSessionCpu=0:00:26.8 mem=2012.1M
[02/21 13:00:56     26s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2012.07 MB )
[02/21 13:00:56     26s] (I)      ==================== Layers =====================
[02/21 13:00:56     26s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:56     26s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/21 13:00:56     26s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:56     26s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/21 13:00:56     26s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/21 13:00:56     26s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/21 13:00:56     26s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/21 13:00:56     26s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/21 13:00:56     26s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/21 13:00:56     26s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/21 13:00:56     26s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/21 13:00:56     26s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/21 13:00:56     26s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/21 13:00:56     26s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/21 13:00:56     26s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/21 13:00:56     26s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/21 13:00:56     26s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/21 13:00:56     26s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/21 13:00:56     26s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/21 13:00:56     26s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/21 13:00:56     26s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/21 13:00:56     26s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/21 13:00:56     26s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/21 13:00:56     26s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/21 13:00:56     26s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/21 13:00:56     26s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:56     26s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/21 13:00:56     26s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/21 13:00:56     26s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/21 13:00:56     26s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/21 13:00:56     26s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/21 13:00:56     26s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/21 13:00:56     26s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/21 13:00:56     26s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/21 13:00:56     26s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/21 13:00:56     26s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/21 13:00:56     26s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/21 13:00:56     26s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/21 13:00:56     26s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/21 13:00:56     26s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/21 13:00:56     26s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:00:56     26s] (I)      Started Import and model ( Curr Mem: 2012.07 MB )
[02/21 13:00:56     26s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:00:56     26s] (I)      == Non-default Options ==
[02/21 13:00:56     26s] (I)      Maximum routing layer                              : 11
[02/21 13:00:56     26s] (I)      Number of threads                                  : 1
[02/21 13:00:56     26s] (I)      Method to set GCell size                           : row
[02/21 13:00:56     26s] (I)      Counted 1027 PG shapes. We will not process PG shapes layer by layer.
[02/21 13:00:56     26s] (I)      Use row-based GCell size
[02/21 13:00:56     26s] (I)      Use row-based GCell align
[02/21 13:00:56     26s] (I)      layer 0 area = 80000
[02/21 13:00:56     26s] (I)      layer 1 area = 80000
[02/21 13:00:56     26s] (I)      layer 2 area = 80000
[02/21 13:00:56     26s] (I)      layer 3 area = 80000
[02/21 13:00:56     26s] (I)      layer 4 area = 80000
[02/21 13:00:56     26s] (I)      layer 5 area = 80000
[02/21 13:00:56     26s] (I)      layer 6 area = 80000
[02/21 13:00:56     26s] (I)      layer 7 area = 80000
[02/21 13:00:56     26s] (I)      layer 8 area = 80000
[02/21 13:00:56     26s] (I)      layer 9 area = 400000
[02/21 13:00:56     26s] (I)      layer 10 area = 400000
[02/21 13:00:56     26s] (I)      GCell unit size   : 3420
[02/21 13:00:56     26s] (I)      GCell multiplier  : 1
[02/21 13:00:56     26s] (I)      GCell row height  : 3420
[02/21 13:00:56     26s] (I)      Actual row height : 3420
[02/21 13:00:56     26s] (I)      GCell align ref   : 5200 5320
[02/21 13:00:56     26s] [NR-eGR] Track table information for default rule: 
[02/21 13:00:56     26s] [NR-eGR] Metal1 has single uniform track structure
[02/21 13:00:56     26s] [NR-eGR] Metal2 has single uniform track structure
[02/21 13:00:56     26s] [NR-eGR] Metal3 has single uniform track structure
[02/21 13:00:56     26s] [NR-eGR] Metal4 has single uniform track structure
[02/21 13:00:56     26s] [NR-eGR] Metal5 has single uniform track structure
[02/21 13:00:56     26s] [NR-eGR] Metal6 has single uniform track structure
[02/21 13:00:56     26s] [NR-eGR] Metal7 has single uniform track structure
[02/21 13:00:56     26s] [NR-eGR] Metal8 has single uniform track structure
[02/21 13:00:56     26s] [NR-eGR] Metal9 has single uniform track structure
[02/21 13:00:56     26s] [NR-eGR] Metal10 has single uniform track structure
[02/21 13:00:56     26s] [NR-eGR] Metal11 has single uniform track structure
[02/21 13:00:56     26s] (I)      ================== Default via ===================
[02/21 13:00:56     26s] (I)      +----+------------------+------------------------+
[02/21 13:00:56     26s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[02/21 13:00:56     26s] (I)      +----+------------------+------------------------+
[02/21 13:00:56     26s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[02/21 13:00:56     26s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[02/21 13:00:56     26s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[02/21 13:00:56     26s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[02/21 13:00:56     26s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[02/21 13:00:56     26s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[02/21 13:00:56     26s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[02/21 13:00:56     26s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[02/21 13:00:56     26s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[02/21 13:00:56     26s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[02/21 13:00:56     26s] (I)      +----+------------------+------------------------+
[02/21 13:00:56     26s] [NR-eGR] Read 1664 PG shapes
[02/21 13:00:56     26s] [NR-eGR] Read 0 clock shapes
[02/21 13:00:56     26s] [NR-eGR] Read 0 other shapes
[02/21 13:00:56     26s] [NR-eGR] #Routing Blockages  : 0
[02/21 13:00:56     26s] [NR-eGR] #Instance Blockages : 0
[02/21 13:00:56     26s] [NR-eGR] #PG Blockages       : 1664
[02/21 13:00:56     26s] [NR-eGR] #Halo Blockages     : 0
[02/21 13:00:56     26s] [NR-eGR] #Boundary Blockages : 0
[02/21 13:00:56     26s] [NR-eGR] #Clock Blockages    : 0
[02/21 13:00:56     26s] [NR-eGR] #Other Blockages    : 0
[02/21 13:00:56     26s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/21 13:00:56     26s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 77
[02/21 13:00:56     26s] [NR-eGR] Read 1636 nets ( ignored 1 )
[02/21 13:00:56     26s] (I)      early_global_route_priority property id does not exist.
[02/21 13:00:56     26s] (I)      Read Num Blocks=1664  Num Prerouted Wires=77  Num CS=0
[02/21 13:00:56     26s] (I)      Layer 1 (V) : #blockages 180 : #preroutes 64
[02/21 13:00:56     26s] (I)      Layer 2 (H) : #blockages 180 : #preroutes 12
[02/21 13:00:56     26s] (I)      Layer 3 (V) : #blockages 180 : #preroutes 1
[02/21 13:00:56     26s] (I)      Layer 4 (H) : #blockages 180 : #preroutes 0
[02/21 13:00:56     26s] (I)      Layer 5 (V) : #blockages 180 : #preroutes 0
[02/21 13:00:56     26s] (I)      Layer 6 (H) : #blockages 180 : #preroutes 0
[02/21 13:00:56     26s] (I)      Layer 7 (V) : #blockages 180 : #preroutes 0
[02/21 13:00:56     26s] (I)      Layer 8 (H) : #blockages 180 : #preroutes 0
[02/21 13:00:56     26s] (I)      Layer 9 (V) : #blockages 168 : #preroutes 0
[02/21 13:00:56     26s] (I)      Layer 10 (H) : #blockages 56 : #preroutes 0
[02/21 13:00:56     26s] (I)      Number of ignored nets                =      1
[02/21 13:00:56     26s] (I)      Number of connected nets              =      0
[02/21 13:00:56     26s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[02/21 13:00:56     26s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/21 13:00:56     26s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/21 13:00:56     26s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/21 13:00:56     26s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/21 13:00:56     26s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/21 13:00:56     26s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/21 13:00:56     26s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/21 13:00:56     26s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/21 13:00:56     26s] (I)      Ndr track 0 does not exist
[02/21 13:00:56     26s] (I)      ---------------------Grid Graph Info--------------------
[02/21 13:00:56     26s] (I)      Routing area        : (0, 0) - (162000, 161120)
[02/21 13:00:56     26s] (I)      Core area           : (5200, 5320) - (156800, 155800)
[02/21 13:00:56     26s] (I)      Site width          :   400  (dbu)
[02/21 13:00:56     26s] (I)      Row height          :  3420  (dbu)
[02/21 13:00:56     26s] (I)      GCell row height    :  3420  (dbu)
[02/21 13:00:56     26s] (I)      GCell width         :  3420  (dbu)
[02/21 13:00:56     26s] (I)      GCell height        :  3420  (dbu)
[02/21 13:00:56     26s] (I)      Grid                :    47    47    11
[02/21 13:00:56     26s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/21 13:00:56     26s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/21 13:00:56     26s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/21 13:00:56     26s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/21 13:00:56     26s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/21 13:00:56     26s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/21 13:00:56     26s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/21 13:00:56     26s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[02/21 13:00:56     26s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/21 13:00:56     26s] (I)      Total num of tracks :   424   405   424   405   424   405   424   405   424   161   169
[02/21 13:00:56     26s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/21 13:00:56     26s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/21 13:00:56     26s] (I)      --------------------------------------------------------
[02/21 13:00:56     26s] 
[02/21 13:00:56     26s] [NR-eGR] ============ Routing rule table ============
[02/21 13:00:56     26s] [NR-eGR] Rule id: 0  Nets: 1635
[02/21 13:00:56     26s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/21 13:00:56     26s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[02/21 13:00:56     26s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[02/21 13:00:56     26s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[02/21 13:00:56     26s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[02/21 13:00:56     26s] [NR-eGR] ========================================
[02/21 13:00:56     26s] [NR-eGR] 
[02/21 13:00:56     26s] (I)      =============== Blocked Tracks ===============
[02/21 13:00:56     26s] (I)      +-------+---------+----------+---------------+
[02/21 13:00:56     26s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/21 13:00:56     26s] (I)      +-------+---------+----------+---------------+
[02/21 13:00:56     26s] (I)      |     1 |       0 |        0 |         0.00% |
[02/21 13:00:56     26s] (I)      |     2 |   19035 |      900 |         4.73% |
[02/21 13:00:56     26s] (I)      |     3 |   19928 |      226 |         1.13% |
[02/21 13:00:56     26s] (I)      |     4 |   19035 |      900 |         4.73% |
[02/21 13:00:56     26s] (I)      |     5 |   19928 |      226 |         1.13% |
[02/21 13:00:56     26s] (I)      |     6 |   19035 |      900 |         4.73% |
[02/21 13:00:56     26s] (I)      |     7 |   19928 |      226 |         1.13% |
[02/21 13:00:56     26s] (I)      |     8 |   19035 |      900 |         4.73% |
[02/21 13:00:56     26s] (I)      |     9 |   19928 |      452 |         2.27% |
[02/21 13:00:56     26s] (I)      |    10 |    7567 |     1958 |        25.88% |
[02/21 13:00:56     26s] (I)      |    11 |    7943 |      470 |         5.92% |
[02/21 13:00:56     26s] (I)      +-------+---------+----------+---------------+
[02/21 13:00:56     26s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 2012.07 MB )
[02/21 13:00:56     26s] (I)      Reset routing kernel
[02/21 13:00:56     26s] (I)      Started Global Routing ( Curr Mem: 2012.07 MB )
[02/21 13:00:56     26s] (I)      totalPins=5189  totalGlobalPin=5080 (97.90%)
[02/21 13:00:56     26s] (I)      total 2D Cap : 167042 = (86331 H, 80711 V)
[02/21 13:00:56     26s] (I)      
[02/21 13:00:56     26s] (I)      ============  Phase 1a Route ============
[02/21 13:00:56     26s] [NR-eGR] Layer group 1: route 1635 net(s) in layer range [2, 11]
[02/21 13:00:56     26s] (I)      Usage: 11676 = (5446 H, 6230 V) = (6.31% H, 7.72% V) = (9.313e+03um H, 1.065e+04um V)
[02/21 13:00:56     26s] (I)      
[02/21 13:00:56     26s] (I)      ============  Phase 1b Route ============
[02/21 13:00:56     26s] (I)      Usage: 11676 = (5446 H, 6230 V) = (6.31% H, 7.72% V) = (9.313e+03um H, 1.065e+04um V)
[02/21 13:00:56     26s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.996596e+04um
[02/21 13:00:56     26s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/21 13:00:56     26s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/21 13:00:56     26s] (I)      
[02/21 13:00:56     26s] (I)      ============  Phase 1c Route ============
[02/21 13:00:56     26s] (I)      Usage: 11676 = (5446 H, 6230 V) = (6.31% H, 7.72% V) = (9.313e+03um H, 1.065e+04um V)
[02/21 13:00:56     26s] (I)      
[02/21 13:00:56     26s] (I)      ============  Phase 1d Route ============
[02/21 13:00:56     26s] (I)      Usage: 11676 = (5446 H, 6230 V) = (6.31% H, 7.72% V) = (9.313e+03um H, 1.065e+04um V)
[02/21 13:00:56     26s] (I)      
[02/21 13:00:56     26s] (I)      ============  Phase 1e Route ============
[02/21 13:00:56     26s] (I)      Usage: 11676 = (5446 H, 6230 V) = (6.31% H, 7.72% V) = (9.313e+03um H, 1.065e+04um V)
[02/21 13:00:56     26s] (I)      
[02/21 13:00:56     26s] (I)      ============  Phase 1l Route ============
[02/21 13:00:56     26s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.996596e+04um
[02/21 13:00:56     26s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/21 13:00:56     26s] (I)      Layer  2:      18387      6356         0           0       18485    ( 0.00%) 
[02/21 13:00:56     26s] (I)      Layer  3:      19381      5236         0           0       19458    ( 0.00%) 
[02/21 13:00:56     26s] (I)      Layer  4:      18387      1771         0           0       18485    ( 0.00%) 
[02/21 13:00:56     26s] (I)      Layer  5:      19381       422         0           0       19458    ( 0.00%) 
[02/21 13:00:56     26s] (I)      Layer  6:      18387        17         0           0       18485    ( 0.00%) 
[02/21 13:00:56     26s] (I)      Layer  7:      19381         7         0           0       19458    ( 0.00%) 
[02/21 13:00:56     26s] (I)      Layer  8:      18387         1         0           0       18485    ( 0.00%) 
[02/21 13:00:56     26s] (I)      Layer  9:      19319         3         0           0       19458    ( 0.00%) 
[02/21 13:00:56     26s] (I)      Layer 10:       5474         0         0         472        6922    ( 6.38%) 
[02/21 13:00:56     26s] (I)      Layer 11:       7314         0         0         497        7286    ( 6.38%) 
[02/21 13:00:56     26s] (I)      Total:        163798     13813         0         967      165980    ( 0.58%) 
[02/21 13:00:56     26s] (I)      
[02/21 13:00:56     26s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/21 13:00:56     26s] [NR-eGR]                        OverCon            
[02/21 13:00:56     26s] [NR-eGR]                         #Gcell     %Gcell
[02/21 13:00:56     26s] [NR-eGR]        Layer               (1)    OverCon
[02/21 13:00:56     26s] [NR-eGR] ----------------------------------------------
[02/21 13:00:56     26s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:56     26s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:56     26s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:56     26s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:56     26s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:56     26s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:56     26s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:56     26s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:56     26s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:56     26s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:56     26s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/21 13:00:56     26s] [NR-eGR] ----------------------------------------------
[02/21 13:00:56     26s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/21 13:00:56     26s] [NR-eGR] 
[02/21 13:00:56     26s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.05 sec, Curr Mem: 2012.07 MB )
[02/21 13:00:56     26s] (I)      total 2D Cap : 167184 = (86379 H, 80805 V)
[02/21 13:00:56     26s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/21 13:00:56     26s] (I)      ============= Track Assignment ============
[02/21 13:00:56     26s] (I)      Started Track Assignment (1T) ( Curr Mem: 2012.07 MB )
[02/21 13:00:56     26s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[02/21 13:00:56     26s] (I)      Run Multi-thread track assignment
[02/21 13:00:56     26s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2012.07 MB )
[02/21 13:00:56     26s] (I)      Started Export ( Curr Mem: 2012.07 MB )
[02/21 13:00:56     26s] [NR-eGR]                  Length (um)   Vias 
[02/21 13:00:56     26s] [NR-eGR] ------------------------------------
[02/21 13:00:56     26s] [NR-eGR]  Metal1   (1H)             0   5126 
[02/21 13:00:56     26s] [NR-eGR]  Metal2   (2V)          8624   7304 
[02/21 13:00:56     26s] [NR-eGR]  Metal3   (3H)          8940    670 
[02/21 13:00:56     26s] [NR-eGR]  Metal4   (4V)          2994    163 
[02/21 13:00:56     26s] [NR-eGR]  Metal5   (5H)           750     10 
[02/21 13:00:56     26s] [NR-eGR]  Metal6   (6V)            32      2 
[02/21 13:00:56     26s] [NR-eGR]  Metal7   (7H)            13      1 
[02/21 13:00:56     26s] [NR-eGR]  Metal8   (8V)             3      1 
[02/21 13:00:56     26s] [NR-eGR]  Metal9   (9H)             0      1 
[02/21 13:00:56     26s] [NR-eGR]  Metal10  (10V)            0      1 
[02/21 13:00:56     26s] [NR-eGR]  Metal11  (11H)            1      0 
[02/21 13:00:56     26s] [NR-eGR] ------------------------------------
[02/21 13:00:56     26s] [NR-eGR]           Total        21356  13279 
[02/21 13:00:56     26s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:56     26s] [NR-eGR] Total half perimeter of net bounding box: 17050um
[02/21 13:00:56     26s] [NR-eGR] Total length: 21356um, number of vias: 13279
[02/21 13:00:56     26s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:56     26s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/21 13:00:56     26s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:00:56     26s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2012.07 MB )
[02/21 13:00:56     26s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.10 sec, Curr Mem: 2012.07 MB )
[02/21 13:00:56     26s] (I)      ==================================== Runtime Summary =====================================
[02/21 13:00:56     26s] (I)       Step                                         %      Start     Finish      Real       CPU 
[02/21 13:00:56     26s] (I)      ------------------------------------------------------------------------------------------
[02/21 13:00:56     26s] (I)       Early Global Route kernel              100.00%  12.21 sec  12.31 sec  0.10 sec  0.04 sec 
[02/21 13:00:56     26s] (I)       +-Import and model                      35.46%  12.21 sec  12.25 sec  0.04 sec  0.01 sec 
[02/21 13:00:56     26s] (I)       | +-Create place DB                      1.70%  12.21 sec  12.21 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | +-Import place data                  1.67%  12.21 sec  12.21 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | | +-Read instances and placement     0.52%  12.21 sec  12.21 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | | +-Read nets                        1.09%  12.21 sec  12.21 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | +-Create route DB                     28.33%  12.21 sec  12.24 sec  0.03 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | +-Import route data (1T)            28.19%  12.21 sec  12.24 sec  0.03 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | | +-Read blockages ( Layer 2-11 )   10.95%  12.23 sec  12.24 sec  0.01 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | | | +-Read routing blockages         0.00%  12.23 sec  12.23 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | | | +-Read instance blockages        0.12%  12.23 sec  12.23 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | | | +-Read PG blockages              1.20%  12.23 sec  12.23 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | | | +-Read clock blockages           1.11%  12.23 sec  12.23 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | | | +-Read other blockages           1.09%  12.23 sec  12.23 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | | | +-Read halo blockages            0.01%  12.23 sec  12.23 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | | | +-Read boundary cut boxes        0.00%  12.23 sec  12.23 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | | +-Read blackboxes                  0.01%  12.24 sec  12.24 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | | +-Read prerouted                   0.06%  12.24 sec  12.24 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | | +-Read unlegalized nets            0.05%  12.24 sec  12.24 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | | +-Read nets                        0.27%  12.24 sec  12.24 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | | +-Set up via pillars               0.01%  12.24 sec  12.24 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | | +-Initialize 3D grid graph         0.02%  12.24 sec  12.24 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | | +-Model blockage capacity          0.75%  12.24 sec  12.24 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | | | +-Initialize 3D capacity         0.68%  12.24 sec  12.24 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | +-Read aux data                        0.00%  12.24 sec  12.24 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | +-Others data preparation              0.04%  12.24 sec  12.24 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | +-Create route kernel                  5.17%  12.24 sec  12.25 sec  0.01 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       +-Global Routing                        48.00%  12.25 sec  12.30 sec  0.05 sec  0.01 sec 
[02/21 13:00:56     26s] (I)       | +-Initialization                       0.16%  12.25 sec  12.25 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | +-Net group 1                         11.05%  12.25 sec  12.26 sec  0.01 sec  0.01 sec 
[02/21 13:00:56     26s] (I)       | | +-Generate topology                  0.79%  12.25 sec  12.25 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | +-Phase 1a                           1.85%  12.25 sec  12.25 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | | +-Pattern routing (1T)             1.57%  12.25 sec  12.25 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | | +-Add via demand to 2D             0.18%  12.25 sec  12.25 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | +-Phase 1b                           0.03%  12.25 sec  12.25 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | +-Phase 1c                           0.01%  12.25 sec  12.25 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | +-Phase 1d                           0.01%  12.25 sec  12.25 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | +-Phase 1e                           0.04%  12.25 sec  12.25 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | | +-Route legalization               0.00%  12.25 sec  12.25 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | +-Phase 1l                           7.92%  12.25 sec  12.26 sec  0.01 sec  0.01 sec 
[02/21 13:00:56     26s] (I)       | | | +-Layer assignment (1T)            7.77%  12.25 sec  12.26 sec  0.01 sec  0.01 sec 
[02/21 13:00:56     26s] (I)       | +-Clean cong LA                        0.00%  12.26 sec  12.26 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       +-Export 3D cong map                     0.28%  12.30 sec  12.30 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | +-Export 2D cong map                   0.03%  12.30 sec  12.30 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       +-Extract Global 3D Wires                0.18%  12.30 sec  12.30 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       +-Track Assignment (1T)                  8.33%  12.30 sec  12.31 sec  0.01 sec  0.01 sec 
[02/21 13:00:56     26s] (I)       | +-Initialization                       0.05%  12.30 sec  12.30 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | +-Track Assignment Kernel              8.05%  12.30 sec  12.31 sec  0.01 sec  0.01 sec 
[02/21 13:00:56     26s] (I)       | +-Free Memory                          0.00%  12.31 sec  12.31 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       +-Export                                 5.32%  12.31 sec  12.31 sec  0.01 sec  0.01 sec 
[02/21 13:00:56     26s] (I)       | +-Export DB wires                      3.12%  12.31 sec  12.31 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | +-Export all nets                    2.36%  12.31 sec  12.31 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | | +-Set wire vias                      0.52%  12.31 sec  12.31 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | +-Report wirelength                    0.94%  12.31 sec  12.31 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | +-Update net boxes                     1.15%  12.31 sec  12.31 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       | +-Update timing                        0.00%  12.31 sec  12.31 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)       +-Postprocess design                     0.07%  12.31 sec  12.31 sec  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)      ===================== Summary by functions =====================
[02/21 13:00:56     26s] (I)       Lv  Step                                 %      Real       CPU 
[02/21 13:00:56     26s] (I)      ----------------------------------------------------------------
[02/21 13:00:56     26s] (I)        0  Early Global Route kernel      100.00%  0.10 sec  0.04 sec 
[02/21 13:00:56     26s] (I)        1  Global Routing                  48.00%  0.05 sec  0.01 sec 
[02/21 13:00:56     26s] (I)        1  Import and model                35.46%  0.04 sec  0.01 sec 
[02/21 13:00:56     26s] (I)        1  Track Assignment (1T)            8.33%  0.01 sec  0.01 sec 
[02/21 13:00:56     26s] (I)        1  Export                           5.32%  0.01 sec  0.01 sec 
[02/21 13:00:56     26s] (I)        1  Export 3D cong map               0.28%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        1  Extract Global 3D Wires          0.18%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        1  Postprocess design               0.07%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        2  Create route DB                 28.33%  0.03 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        2  Net group 1                     11.05%  0.01 sec  0.01 sec 
[02/21 13:00:56     26s] (I)        2  Track Assignment Kernel          8.05%  0.01 sec  0.01 sec 
[02/21 13:00:56     26s] (I)        2  Create route kernel              5.17%  0.01 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        2  Export DB wires                  3.12%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        2  Create place DB                  1.70%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        2  Update net boxes                 1.15%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        2  Report wirelength                0.94%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        2  Initialization                   0.21%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        2  Others data preparation          0.04%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        2  Export 2D cong map               0.03%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        3  Import route data (1T)          28.19%  0.03 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        3  Phase 1l                         7.92%  0.01 sec  0.01 sec 
[02/21 13:00:56     26s] (I)        3  Export all nets                  2.36%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        3  Phase 1a                         1.85%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        3  Import place data                1.67%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        3  Generate topology                0.79%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        3  Set wire vias                    0.52%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        4  Read blockages ( Layer 2-11 )   10.95%  0.01 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        4  Layer assignment (1T)            7.77%  0.01 sec  0.01 sec 
[02/21 13:00:56     26s] (I)        4  Pattern routing (1T)             1.57%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        4  Read nets                        1.36%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        4  Model blockage capacity          0.75%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        4  Read instances and placement     0.52%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        4  Add via demand to 2D             0.18%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        4  Read prerouted                   0.06%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        4  Read unlegalized nets            0.05%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        4  Initialize 3D grid graph         0.02%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        5  Read PG blockages                1.20%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        5  Read clock blockages             1.11%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        5  Read other blockages             1.09%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        5  Initialize 3D capacity           0.68%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        5  Read instance blockages          0.12%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/21 13:00:56     26s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.0 real=0:00:00.1)
[02/21 13:00:56     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:56     26s] UM:*                                                                   Route Remaining Unrouted Nets
[02/21 13:00:56     26s]     Routing using NR in eGR->NR Step done.
[02/21 13:00:56     26s] Net route status summary:
[02/21 13:00:56     26s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 13:00:56     26s]   Non-clock:  1698 (unrouted=63, trialRouted=1635, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 13:00:56     26s] 
[02/21 13:00:56     26s] CCOPT: Done with clock implementation routing.
[02/21 13:00:56     26s] 
[02/21 13:00:56     26s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.5 real=0:00:01.6)
[02/21 13:00:56     26s]   Clock implementation routing done.
[02/21 13:00:56     26s]   Leaving CCOpt scope - extractRC...
[02/21 13:00:56     26s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[02/21 13:00:56     26s] Extraction called for design 'ieee754multiplier' of instances=1257 and nets=1699 using extraction engine 'pre_route' .
[02/21 13:00:56     26s] pre_route RC Extraction called for design ieee754multiplier.
[02/21 13:00:56     26s] RC Extraction called in multi-corner(2) mode.
[02/21 13:00:56     26s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
[02/21 13:00:56     26s] Type 'man IMPEXT-6166' for more detail.
[02/21 13:00:56     26s] RCMode: PreRoute
[02/21 13:00:56     26s]       RC Corner Indexes            0       1   
[02/21 13:00:56     26s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/21 13:00:56     26s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/21 13:00:56     26s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/21 13:00:56     26s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/21 13:00:56     26s] Shrink Factor                : 1.00000
[02/21 13:00:56     26s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/21 13:00:56     26s] Using capacitance table file ...
[02/21 13:00:56     26s] 
[02/21 13:00:56     26s] Trim Metal Layers:
[02/21 13:00:56     26s] LayerId::1 widthSet size::4
[02/21 13:00:56     26s] LayerId::2 widthSet size::4
[02/21 13:00:56     26s] LayerId::3 widthSet size::4
[02/21 13:00:56     26s] LayerId::4 widthSet size::4
[02/21 13:00:56     26s] LayerId::5 widthSet size::4
[02/21 13:00:56     26s] LayerId::6 widthSet size::4
[02/21 13:00:56     26s] LayerId::7 widthSet size::4
[02/21 13:00:56     26s] LayerId::8 widthSet size::4
[02/21 13:00:56     26s] LayerId::9 widthSet size::4
[02/21 13:00:56     26s] LayerId::10 widthSet size::4
[02/21 13:00:56     26s] LayerId::11 widthSet size::3
[02/21 13:00:56     26s] eee: pegSigSF::1.070000
[02/21 13:00:56     26s] Updating RC grid for preRoute extraction ...
[02/21 13:00:56     26s] Initializing multi-corner resistance tables ...
[02/21 13:00:56     26s] eee: l::1 avDens::0.099504 usedTrk::223.883565 availTrk::2250.000000 sigTrk::223.883565
[02/21 13:00:56     26s] eee: l::2 avDens::0.248514 usedTrk::531.198828 availTrk::2137.500000 sigTrk::531.198828
[02/21 13:00:56     26s] eee: l::3 avDens::0.243820 usedTrk::548.594382 availTrk::2250.000000 sigTrk::548.594382
[02/21 13:00:56     26s] eee: l::4 avDens::0.083662 usedTrk::178.826608 availTrk::2137.500000 sigTrk::178.826608
[02/21 13:00:56     26s] eee: l::5 avDens::0.026354 usedTrk::45.065234 availTrk::1710.000000 sigTrk::45.065234
[02/21 13:00:56     26s] eee: l::6 avDens::0.003111 usedTrk::1.861754 availTrk::598.500000 sigTrk::1.861754
[02/21 13:00:56     26s] eee: l::7 avDens::0.004138 usedTrk::0.744766 availTrk::180.000000 sigTrk::0.744766
[02/21 13:00:56     26s] eee: l::8 avDens::0.000877 usedTrk::0.150000 availTrk::171.000000 sigTrk::0.150000
[02/21 13:00:56     26s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 13:00:56     26s] eee: l::10 avDens::0.150439 usedTrk::128.625761 availTrk::855.000000 sigTrk::128.625761
[02/21 13:00:56     26s] eee: l::11 avDens::0.053279 usedTrk::21.098362 availTrk::396.000000 sigTrk::21.098362
[02/21 13:00:56     26s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/21 13:00:56     26s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.256591 uaWl=1.000000 uaWlH=0.178369 aWlH=0.000000 lMod=0 pMax=0.813300 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/21 13:00:56     26s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2012.074M)
[02/21 13:00:56     26s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[02/21 13:00:56     26s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:56     26s]   Clock tree timing engine global stage delay update for slow_max:setup.late...
[02/21 13:00:56     26s] End AAE Lib Interpolated Model. (MEM=2012.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 13:00:56     26s]   Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:56     26s]   Clock DAG stats after routing clock trees:
[02/21 13:00:56     26s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:56     26s]     sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:56     26s]     misc counts      : r=1, pp=0
[02/21 13:00:56     26s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:56     26s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:56     26s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:56     26s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:56     26s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:56     26s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:56     26s]   Clock DAG net violations after routing clock trees: none
[02/21 13:00:56     26s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[02/21 13:00:56     26s]     Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:56     26s]   Clock DAG hash after routing clock trees: 4930209407002119417 785161437226843819
[02/21 13:00:56     26s]   CTS services accumulated run-time stats after routing clock trees:
[02/21 13:00:56     26s]     delay calculator: calls=4691, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:56     26s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:56     26s]     steiner router: calls=4685, total_wall_time=0.013s, mean_wall_time=0.003ms
[02/21 13:00:56     26s]   Primary reporting skew groups after routing clock trees:
[02/21 13:00:56     26s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:56     26s]         min path sink: underflow_o_reg/CK
[02/21 13:00:56     26s]         max path sink: underflow_o_reg/CK
[02/21 13:00:56     26s]   Skew group summary after routing clock trees:
[02/21 13:00:56     26s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:56     26s]   CCOpt::Phase::Routing done. (took cpu=0:00:01.5 real=0:00:01.7)
[02/21 13:00:56     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:56     26s] UM:*                                                                   CCOpt::Phase::Routing
[02/21 13:00:56     26s]   CCOpt::Phase::PostConditioning...
[02/21 13:00:56     26s]   Leaving CCOpt scope - Initializing placement interface...
[02/21 13:00:56     26s] OPERPROF: Starting DPlace-Init at level 1, MEM:2059.8M, EPOCH TIME: 1740153656.303792
[02/21 13:00:56     26s] Processing tracks to init pin-track alignment.
[02/21 13:00:56     26s] z: 2, totalTracks: 1
[02/21 13:00:56     26s] z: 4, totalTracks: 1
[02/21 13:00:56     26s] z: 6, totalTracks: 1
[02/21 13:00:56     26s] z: 8, totalTracks: 1
[02/21 13:00:56     26s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 13:00:56     26s] All LLGs are deleted
[02/21 13:00:56     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:56     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:56     26s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2059.8M, EPOCH TIME: 1740153656.305639
[02/21 13:00:56     26s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2059.8M, EPOCH TIME: 1740153656.305798
[02/21 13:00:56     26s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2059.8M, EPOCH TIME: 1740153656.305947
[02/21 13:00:56     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:56     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:56     26s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2059.8M, EPOCH TIME: 1740153656.306634
[02/21 13:00:56     26s] Max number of tech site patterns supported in site array is 256.
[02/21 13:00:56     26s] Core basic site is CoreSite
[02/21 13:00:56     26s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2059.8M, EPOCH TIME: 1740153656.318637
[02/21 13:00:56     26s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 13:00:56     26s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 13:00:56     26s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2059.8M, EPOCH TIME: 1740153656.318823
[02/21 13:00:56     26s] Fast DP-INIT is on for default
[02/21 13:00:56     26s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/21 13:00:56     26s] Atter site array init, number of instance map data is 0.
[02/21 13:00:56     26s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:2059.8M, EPOCH TIME: 1740153656.319563
[02/21 13:00:56     26s] 
[02/21 13:00:56     26s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:56     26s] OPERPROF:     Starting CMU at level 3, MEM:2059.8M, EPOCH TIME: 1740153656.319774
[02/21 13:00:56     26s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2059.8M, EPOCH TIME: 1740153656.320007
[02/21 13:00:56     26s] 
[02/21 13:00:56     26s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 13:00:56     26s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2059.8M, EPOCH TIME: 1740153656.320103
[02/21 13:00:56     26s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2059.8M, EPOCH TIME: 1740153656.320117
[02/21 13:00:56     26s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2059.8M, EPOCH TIME: 1740153656.320130
[02/21 13:00:56     26s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2059.8MB).
[02/21 13:00:56     26s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:2059.8M, EPOCH TIME: 1740153656.320215
[02/21 13:00:56     26s]   Removing CTS place status from clock tree and sinks.
[02/21 13:00:56     26s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:56     26s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[02/21 13:00:56     26s]   Legalizer reserving space for clock trees
[02/21 13:00:56     26s]   PostConditioning...
[02/21 13:00:56     26s]     PostConditioning active optimizations:
[02/21 13:00:56     26s]      - DRV fixing with initial upsizing, sizing and buffering
[02/21 13:00:56     26s]      - Skew fixing with sizing
[02/21 13:00:56     26s]     
[02/21 13:00:56     26s]     Currently running CTS, using active skew data
[02/21 13:00:56     26s]     Reset bufferability constraints...
[02/21 13:00:56     26s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[02/21 13:00:56     26s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:56     26s]     PostConditioning Upsizing To Fix DRVs...
[02/21 13:00:56     26s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 4930209407002119417 785161437226843819
[02/21 13:00:56     26s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[02/21 13:00:56     26s]         delay calculator: calls=4691, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:56     26s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:56     26s]         steiner router: calls=4685, total_wall_time=0.013s, mean_wall_time=0.003ms
[02/21 13:00:56     26s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[02/21 13:00:56     26s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/21 13:00:56     26s]       
[02/21 13:00:56     26s]       Statistics: Fix DRVs (initial upsizing):
[02/21 13:00:56     26s]       ========================================
[02/21 13:00:56     26s]       
[02/21 13:00:56     26s]       Cell changes by Net Type:
[02/21 13:00:56     26s]       
[02/21 13:00:56     26s]       -------------------------------------------------------------------------------------------------
[02/21 13:00:56     26s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/21 13:00:56     26s]       -------------------------------------------------------------------------------------------------
[02/21 13:00:56     26s]       top                0            0           0            0                    0                0
[02/21 13:00:56     26s]       trunk              0            0           0            0                    0                0
[02/21 13:00:56     26s]       leaf               0            0           0            0                    0                0
[02/21 13:00:56     26s]       -------------------------------------------------------------------------------------------------
[02/21 13:00:56     26s]       Total              0            0           0            0                    0                0
[02/21 13:00:56     26s]       -------------------------------------------------------------------------------------------------
[02/21 13:00:56     26s]       
[02/21 13:00:56     26s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/21 13:00:56     26s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/21 13:00:56     26s]       
[02/21 13:00:56     26s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[02/21 13:00:56     26s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:56     26s]         sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:56     26s]         misc counts      : r=1, pp=0
[02/21 13:00:56     26s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:56     26s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:56     26s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:56     26s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:56     26s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:56     26s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:56     26s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[02/21 13:00:56     26s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[02/21 13:00:56     26s]         Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:56     26s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 4930209407002119417 785161437226843819
[02/21 13:00:56     26s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[02/21 13:00:56     26s]         delay calculator: calls=4691, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:56     26s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:56     26s]         steiner router: calls=4685, total_wall_time=0.013s, mean_wall_time=0.003ms
[02/21 13:00:56     26s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[02/21 13:00:56     26s]         skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:56     26s]             min path sink: underflow_o_reg/CK
[02/21 13:00:56     26s]             max path sink: underflow_o_reg/CK
[02/21 13:00:56     26s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[02/21 13:00:56     26s]         skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:56     26s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:56     26s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:56     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:56     26s] UM:*                                                                   PostConditioning Upsizing To Fix DRVs
[02/21 13:00:56     26s]     Recomputing CTS skew targets...
[02/21 13:00:56     26s]     Resolving skew group constraints...
[02/21 13:00:56     26s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 52 constraints; tolerance 1
[02/21 13:00:56     26s] **WARN: (IMPCCOPT-1059):	Slackened off min insertion delay target for skew_group clk/normal_genus_slow_max from 0.052ns to 0.000ns.
[02/21 13:00:56     26s] Type 'man IMPCCOPT-1059' for more detail.
[02/21 13:00:56     26s]       
[02/21 13:00:56     26s]       Slackened skew group targets:
[02/21 13:00:56     26s]       
[02/21 13:00:56     26s]       -------------------------------------------------------------------------
[02/21 13:00:56     26s]       Skew group                   Desired    Slackened    Desired    Slackened
[02/21 13:00:56     26s]                                    Target     Target       Target     Target
[02/21 13:00:56     26s]                                    Max ID     Max ID       Skew       Skew
[02/21 13:00:56     26s]       -------------------------------------------------------------------------
[02/21 13:00:56     26s]       clk/normal_genus_slow_max       -           -         0.052       0.000
[02/21 13:00:56     26s]       -------------------------------------------------------------------------
[02/21 13:00:56     26s]       
[02/21 13:00:56     26s]       
[02/21 13:00:56     26s]     Resolving skew group constraints done.
[02/21 13:00:56     26s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:56     26s]     PostConditioning Fixing DRVs...
[02/21 13:00:56     26s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 4930209407002119417 785161437226843819
[02/21 13:00:56     26s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[02/21 13:00:56     26s]         delay calculator: calls=4691, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:56     26s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:56     26s]         steiner router: calls=4685, total_wall_time=0.013s, mean_wall_time=0.003ms
[02/21 13:00:56     26s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/21 13:00:56     26s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/21 13:00:56     26s]       
[02/21 13:00:56     26s]       Statistics: Fix DRVs (cell sizing):
[02/21 13:00:56     26s]       ===================================
[02/21 13:00:56     26s]       
[02/21 13:00:56     26s]       Cell changes by Net Type:
[02/21 13:00:56     26s]       
[02/21 13:00:56     26s]       -------------------------------------------------------------------------------------------------
[02/21 13:00:56     26s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/21 13:00:56     26s]       -------------------------------------------------------------------------------------------------
[02/21 13:00:56     26s]       top                0            0           0            0                    0                0
[02/21 13:00:56     26s]       trunk              0            0           0            0                    0                0
[02/21 13:00:56     26s]       leaf               0            0           0            0                    0                0
[02/21 13:00:56     26s]       -------------------------------------------------------------------------------------------------
[02/21 13:00:56     26s]       Total              0            0           0            0                    0                0
[02/21 13:00:56     26s]       -------------------------------------------------------------------------------------------------
[02/21 13:00:56     26s]       
[02/21 13:00:56     26s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/21 13:00:56     26s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/21 13:00:56     26s]       
[02/21 13:00:56     26s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[02/21 13:00:56     26s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:56     26s]         sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:56     26s]         misc counts      : r=1, pp=0
[02/21 13:00:56     26s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:56     26s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:56     26s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:56     26s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:56     26s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:56     26s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:56     26s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[02/21 13:00:56     26s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[02/21 13:00:56     26s]         Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:56     26s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 4930209407002119417 785161437226843819
[02/21 13:00:56     26s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[02/21 13:00:56     26s]         delay calculator: calls=4691, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:56     26s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:56     26s]         steiner router: calls=4685, total_wall_time=0.013s, mean_wall_time=0.003ms
[02/21 13:00:56     26s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[02/21 13:00:56     26s]         skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:56     26s]             min path sink: underflow_o_reg/CK
[02/21 13:00:56     26s]             max path sink: underflow_o_reg/CK
[02/21 13:00:56     26s]       Skew group summary after 'PostConditioning Fixing DRVs':
[02/21 13:00:56     26s]         skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/21 13:00:56     26s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:56     26s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:56     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:56     26s] UM:*                                                                   PostConditioning Fixing DRVs
[02/21 13:00:56     26s]     Buffering to fix DRVs...
[02/21 13:00:56     26s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[02/21 13:00:56     26s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/21 13:00:56     26s]     Inserted 0 buffers and inverters.
[02/21 13:00:56     26s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[02/21 13:00:56     26s]     CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[02/21 13:00:56     26s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[02/21 13:00:56     26s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:56     26s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:56     26s]       misc counts      : r=1, pp=0
[02/21 13:00:56     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:56     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:56     26s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:56     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:56     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:56     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:56     26s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[02/21 13:00:56     26s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[02/21 13:00:56     26s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:56     26s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 4930209407002119417 785161437226843819
[02/21 13:00:56     26s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[02/21 13:00:56     26s]       delay calculator: calls=4691, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:56     26s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:56     26s]       steiner router: calls=4685, total_wall_time=0.013s, mean_wall_time=0.003ms
[02/21 13:00:56     26s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[02/21 13:00:56     26s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:56     26s]           min path sink: underflow_o_reg/CK
[02/21 13:00:56     26s]           max path sink: underflow_o_reg/CK
[02/21 13:00:56     26s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[02/21 13:00:56     26s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:56     26s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:56     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:56     26s] UM:*                                                                   Buffering to fix DRVs
[02/21 13:00:56     26s]     
[02/21 13:00:56     26s]     Slew Diagnostics: After DRV fixing
[02/21 13:00:56     26s]     ==================================
[02/21 13:00:56     26s]     
[02/21 13:00:56     26s]     Global Causes:
[02/21 13:00:56     26s]     
[02/21 13:00:56     26s]     -----
[02/21 13:00:56     26s]     Cause
[02/21 13:00:56     26s]     -----
[02/21 13:00:56     26s]       (empty table)
[02/21 13:00:56     26s]     -----
[02/21 13:00:56     26s]     
[02/21 13:00:56     26s]     Top 5 overslews:
[02/21 13:00:56     26s]     
[02/21 13:00:56     26s]     ---------------------------------
[02/21 13:00:56     26s]     Overslew    Causes    Driving Pin
[02/21 13:00:56     26s]     ---------------------------------
[02/21 13:00:56     26s]       (empty table)
[02/21 13:00:56     26s]     ---------------------------------
[02/21 13:00:56     26s]     
[02/21 13:00:56     26s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/21 13:00:56     26s]     
[02/21 13:00:56     26s]     -------------------
[02/21 13:00:56     26s]     Cause    Occurences
[02/21 13:00:56     26s]     -------------------
[02/21 13:00:56     26s]       (empty table)
[02/21 13:00:56     26s]     -------------------
[02/21 13:00:56     26s]     
[02/21 13:00:56     26s]     Violation diagnostics counts from the 0 nodes that have violations:
[02/21 13:00:56     26s]     
[02/21 13:00:56     26s]     -------------------
[02/21 13:00:56     26s]     Cause    Occurences
[02/21 13:00:56     26s]     -------------------
[02/21 13:00:56     26s]       (empty table)
[02/21 13:00:56     26s]     -------------------
[02/21 13:00:56     26s]     
[02/21 13:00:56     26s]     PostConditioning Fixing Skew by cell sizing...
[02/21 13:00:56     26s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 4930209407002119417 785161437226843819
[02/21 13:00:56     26s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[02/21 13:00:56     26s]         delay calculator: calls=4691, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:56     26s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:56     26s]         steiner router: calls=4685, total_wall_time=0.013s, mean_wall_time=0.003ms
[02/21 13:00:56     26s]       Path optimization required 0 stage delay updates 
[02/21 13:00:56     26s]       Fixing short paths with downsize only
[02/21 13:00:56     26s]       Path optimization required 0 stage delay updates 
[02/21 13:00:56     26s]       Resized 0 clock insts to decrease delay.
[02/21 13:00:56     26s]       Resized 0 clock insts to increase delay.
[02/21 13:00:56     26s]       
[02/21 13:00:56     26s]       Statistics: Fix Skew (cell sizing):
[02/21 13:00:56     26s]       ===================================
[02/21 13:00:56     26s]       
[02/21 13:00:56     26s]       Cell changes by Net Type:
[02/21 13:00:56     26s]       
[02/21 13:00:56     26s]       -------------------------------------------------------------------------------------------------
[02/21 13:00:56     26s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/21 13:00:56     26s]       -------------------------------------------------------------------------------------------------
[02/21 13:00:56     26s]       top                0            0           0            0                    0                0
[02/21 13:00:56     26s]       trunk              0            0           0            0                    0                0
[02/21 13:00:56     26s]       leaf               0            0           0            0                    0                0
[02/21 13:00:56     26s]       -------------------------------------------------------------------------------------------------
[02/21 13:00:56     26s]       Total              0            0           0            0                    0                0
[02/21 13:00:56     26s]       -------------------------------------------------------------------------------------------------
[02/21 13:00:56     26s]       
[02/21 13:00:56     26s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/21 13:00:56     26s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/21 13:00:56     26s]       
[02/21 13:00:56     26s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[02/21 13:00:56     26s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:56     26s]         sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:56     26s]         misc counts      : r=1, pp=0
[02/21 13:00:56     26s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:56     26s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:56     26s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:56     26s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:56     26s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:56     26s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:56     26s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[02/21 13:00:56     26s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[02/21 13:00:56     26s]         Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:56     26s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 4930209407002119417 785161437226843819
[02/21 13:00:56     26s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[02/21 13:00:56     26s]         delay calculator: calls=4691, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:56     26s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:56     26s]         steiner router: calls=4685, total_wall_time=0.013s, mean_wall_time=0.003ms
[02/21 13:00:56     26s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[02/21 13:00:56     26s]         skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:56     26s]             min path sink: underflow_o_reg/CK
[02/21 13:00:56     26s]             max path sink: underflow_o_reg/CK
[02/21 13:00:56     26s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[02/21 13:00:56     26s]         skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:56     26s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 13:00:56     26s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:56     27s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:56     27s] UM:*                                                                   PostConditioning Fixing Skew by cell sizing
[02/21 13:00:56     27s]     Reconnecting optimized routes...
[02/21 13:00:56     27s]     Reset timing graph...
[02/21 13:00:56     27s] Ignoring AAE DB Resetting ...
[02/21 13:00:56     27s]     Reset timing graph done.
[02/21 13:00:56     27s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:56     27s] Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[02/21 13:00:56     27s]     Set dirty flag on 0 instances, 0 nets
[02/21 13:00:56     27s]   PostConditioning done.
[02/21 13:00:56     27s] Net route status summary:
[02/21 13:00:56     27s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 13:00:56     27s]   Non-clock:  1698 (unrouted=63, trialRouted=1635, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 13:00:56     27s]   Update timing and DAG stats after post-conditioning...
[02/21 13:00:56     27s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:56     27s]   Clock tree timing engine global stage delay update for slow_max:setup.late...
[02/21 13:00:56     27s] End AAE Lib Interpolated Model. (MEM=2050.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 13:00:56     27s]   Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:56     27s]   Clock DAG stats after post-conditioning:
[02/21 13:00:56     27s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:56     27s]     sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:56     27s]     misc counts      : r=1, pp=0
[02/21 13:00:56     27s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:56     27s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:56     27s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:56     27s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:56     27s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:56     27s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:56     27s]   Clock DAG net violations after post-conditioning: none
[02/21 13:00:56     27s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[02/21 13:00:56     27s]     Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:56     27s]   Clock DAG hash after post-conditioning: 4930209407002119417 785161437226843819
[02/21 13:00:56     27s]   CTS services accumulated run-time stats after post-conditioning:
[02/21 13:00:56     27s]     delay calculator: calls=4692, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:56     27s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:56     27s]     steiner router: calls=4685, total_wall_time=0.013s, mean_wall_time=0.003ms
[02/21 13:00:56     27s]   Primary reporting skew groups after post-conditioning:
[02/21 13:00:56     27s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:56     27s]         min path sink: underflow_o_reg/CK
[02/21 13:00:56     27s]         max path sink: underflow_o_reg/CK
[02/21 13:00:56     27s]   Skew group summary after post-conditioning:
[02/21 13:00:56     27s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:56     27s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/21 13:00:56     27s]   Setting CTS place status to fixed for clock tree and sinks.
[02/21 13:00:56     27s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:56     27s] UM:*                                                                   CCOpt::Phase::PostConditioning
[02/21 13:00:56     27s]   numClockCells = 2, numClockCellsFixed = 2, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[02/21 13:00:56     27s]   Post-balance tidy up or trial balance steps...
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   Clock DAG stats at end of CTS:
[02/21 13:00:56     27s]   ==============================
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   -------------------------------------------------------
[02/21 13:00:56     27s]   Cell type                 Count    Area     Capacitance
[02/21 13:00:56     27s]   -------------------------------------------------------
[02/21 13:00:56     27s]   Buffers                     0      0.000       0.000
[02/21 13:00:56     27s]   Inverters                   0      0.000       0.000
[02/21 13:00:56     27s]   Integrated Clock Gates      0      0.000       0.000
[02/21 13:00:56     27s]   Discrete Clock Gates        0      0.000       0.000
[02/21 13:00:56     27s]   Clock Logic                 0      0.000       0.000
[02/21 13:00:56     27s]   All                         0      0.000       0.000
[02/21 13:00:56     27s]   -------------------------------------------------------
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   Clock DAG sink counts at end of CTS:
[02/21 13:00:56     27s]   ====================================
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   -------------------------
[02/21 13:00:56     27s]   Sink type           Count
[02/21 13:00:56     27s]   -------------------------
[02/21 13:00:56     27s]   Regular              40
[02/21 13:00:56     27s]   Enable Latch          0
[02/21 13:00:56     27s]   Load Capacitance      0
[02/21 13:00:56     27s]   Antenna Diode         0
[02/21 13:00:56     27s]   Node Sink             0
[02/21 13:00:56     27s]   Total                40
[02/21 13:00:56     27s]   -------------------------
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   Clock DAG wire lengths at end of CTS:
[02/21 13:00:56     27s]   =====================================
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   --------------------
[02/21 13:00:56     27s]   Type     Wire Length
[02/21 13:00:56     27s]   --------------------
[02/21 13:00:56     27s]   Top         0.000
[02/21 13:00:56     27s]   Trunk       0.000
[02/21 13:00:56     27s]   Leaf        0.000
[02/21 13:00:56     27s]   Total       0.000
[02/21 13:00:56     27s]   --------------------
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   Clock DAG hp wire lengths at end of CTS:
[02/21 13:00:56     27s]   ========================================
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   -----------------------
[02/21 13:00:56     27s]   Type     hp Wire Length
[02/21 13:00:56     27s]   -----------------------
[02/21 13:00:56     27s]   Top          0.000
[02/21 13:00:56     27s]   Trunk        0.000
[02/21 13:00:56     27s]   Leaf         0.000
[02/21 13:00:56     27s]   Total        0.000
[02/21 13:00:56     27s]   -----------------------
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   Clock DAG capacitances at end of CTS:
[02/21 13:00:56     27s]   =====================================
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   --------------------------------
[02/21 13:00:56     27s]   Type     Gate     Wire     Total
[02/21 13:00:56     27s]   --------------------------------
[02/21 13:00:56     27s]   Top      0.000    0.000    0.000
[02/21 13:00:56     27s]   Trunk    0.000    0.000    0.000
[02/21 13:00:56     27s]   Leaf     0.000    0.000    0.000
[02/21 13:00:56     27s]   Total    0.000    0.000    0.000
[02/21 13:00:56     27s]   --------------------------------
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   Clock DAG sink capacitances at end of CTS:
[02/21 13:00:56     27s]   ==========================================
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   -----------------------------------------------
[02/21 13:00:56     27s]   Total    Average    Std. Dev.    Min      Max
[02/21 13:00:56     27s]   -----------------------------------------------
[02/21 13:00:56     27s]   0.000     0.000       0.000      0.000    0.000
[02/21 13:00:56     27s]   -----------------------------------------------
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   Clock DAG net violations at end of CTS:
[02/21 13:00:56     27s]   =======================================
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   None
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   Clock DAG primary half-corner transition distribution at end of CTS:
[02/21 13:00:56     27s]   ====================================================================
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/21 13:00:56     27s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[02/21 13:00:56     27s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/21 13:00:56     27s]   Leaf        0.084       1       0.000       0.000      0.000    0.000    {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}         -
[02/21 13:00:56     27s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   Clock DAG hash at end of CTS: 4930209407002119417 785161437226843819
[02/21 13:00:56     27s]   CTS services accumulated run-time stats at end of CTS:
[02/21 13:00:56     27s]     delay calculator: calls=4692, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:56     27s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:56     27s]     steiner router: calls=4685, total_wall_time=0.013s, mean_wall_time=0.003ms
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   Primary reporting skew groups summary at end of CTS:
[02/21 13:00:56     27s]   ====================================================
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/21 13:00:56     27s]   Half-corner            Skew Group                   Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[02/21 13:00:56     27s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/21 13:00:56     27s]   slow_max:setup.late    clk/normal_genus_slow_max    0.000     0.000     0.000       0.094         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
[02/21 13:00:56     27s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   Skew group summary at end of CTS:
[02/21 13:00:56     27s]   =================================
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/21 13:00:56     27s]   Half-corner            Skew Group                   Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[02/21 13:00:56     27s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/21 13:00:56     27s]   slow_max:setup.late    clk/normal_genus_slow_max    0.000     0.000     0.000       0.094         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
[02/21 13:00:56     27s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   Found a total of 0 clock tree pins with a slew violation.
[02/21 13:00:56     27s]   
[02/21 13:00:56     27s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:56     27s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:56     27s] UM:*                                                                   Post-balance tidy up or trial balance steps
[02/21 13:00:56     27s] Synthesizing clock trees done.
[02/21 13:00:56     27s] Tidy Up And Update Timing...
[02/21 13:00:56     27s] External - Set all clocks to propagated mode...
[02/21 13:00:56     27s] Innovus updating I/O latencies
[02/21 13:00:56     27s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/21 13:00:56     27s] #################################################################################
[02/21 13:00:56     27s] # Design Stage: PreRoute
[02/21 13:00:56     27s] # Design Name: ieee754multiplier
[02/21 13:00:56     27s] # Design Mode: 45nm
[02/21 13:00:56     27s] # Analysis Mode: MMMC Non-OCV 
[02/21 13:00:56     27s] # Parasitics Mode: No SPEF/RCDB 
[02/21 13:00:56     27s] # Signoff Settings: SI Off 
[02/21 13:00:56     27s] #################################################################################
[02/21 13:00:56     27s] Topological Sorting (REAL = 0:00:00.0, MEM = 2085.8M, InitMEM = 2085.8M)
[02/21 13:00:56     27s] Start delay calculation (fullDC) (1 T). (MEM=2085.79)
[02/21 13:00:56     27s] End AAE Lib Interpolated Model. (MEM=2085.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 13:00:56     27s] Total number of fetched objects 1672
[02/21 13:00:56     27s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/21 13:00:56     27s] Total number of fetched objects 1672
[02/21 13:00:56     27s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/21 13:00:56     27s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 13:00:56     27s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 13:00:56     27s] End delay calculation. (MEM=2098.75 CPU=0:00:00.0 REAL=0:00:00.0)
[02/21 13:00:56     27s] End delay calculation (fullDC). (MEM=2098.75 CPU=0:00:00.1 REAL=0:00:00.0)
[02/21 13:00:56     27s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2098.8M) ***
[02/21 13:00:56     27s] 	Clock: clk, View: analysis_normal_slow_max, Ideal Latency: 0.1, Propagated Latency: 0
[02/21 13:00:56     27s] 	 Executing: set_clock_latency -source -early -max -rise 0.1 [get_pins clk]
[02/21 13:00:56     27s] 	Clock: clk, View: analysis_normal_slow_max, Ideal Latency: 0.1, Propagated Latency: 0
[02/21 13:00:56     27s] 	 Executing: set_clock_latency -source -late -max -rise 0.1 [get_pins clk]
[02/21 13:00:56     27s] 	Clock: clk, View: analysis_normal_slow_max, Ideal Latency: 0.1, Propagated Latency: 0
[02/21 13:00:56     27s] 	 Executing: set_clock_latency -source -early -max -fall 0.1 [get_pins clk]
[02/21 13:00:56     27s] 	Clock: clk, View: analysis_normal_slow_max, Ideal Latency: 0.1, Propagated Latency: 0
[02/21 13:00:56     27s] 	 Executing: set_clock_latency -source -late -max -fall 0.1 [get_pins clk]
[02/21 13:00:56     27s] 	Clock: clk, View: analysis_normal_fast_min, Ideal Latency: 0.1, Propagated Latency: 0
[02/21 13:00:56     27s] 	 Executing: set_clock_latency -source -early -min -rise 0.1 [get_pins clk]
[02/21 13:00:56     27s] 	Clock: clk, View: analysis_normal_fast_min, Ideal Latency: 0.1, Propagated Latency: 0
[02/21 13:00:56     27s] 	 Executing: set_clock_latency -source -late -min -rise 0.1 [get_pins clk]
[02/21 13:00:56     27s] 	Clock: clk, View: analysis_normal_fast_min, Ideal Latency: 0.1, Propagated Latency: 0
[02/21 13:00:56     27s] 	 Executing: set_clock_latency -source -early -min -fall 0.1 [get_pins clk]
[02/21 13:00:56     27s] 	Clock: clk, View: analysis_normal_fast_min, Ideal Latency: 0.1, Propagated Latency: 0
[02/21 13:00:56     27s] 	 Executing: set_clock_latency -source -late -min -fall 0.1 [get_pins clk]
[02/21 13:00:56     27s] Setting all clocks to propagated mode.
[02/21 13:00:56     27s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/21 13:00:56     27s] Clock DAG stats after update timingGraph:
[02/21 13:00:56     27s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 13:00:56     27s]   sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/21 13:00:56     27s]   misc counts      : r=1, pp=0
[02/21 13:00:56     27s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 13:00:56     27s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/21 13:00:56     27s]   sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/21 13:00:56     27s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/21 13:00:56     27s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:56     27s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 13:00:56     27s] Clock DAG net violations after update timingGraph: none
[02/21 13:00:56     27s] Clock DAG primary half-corner transition distribution after update timingGraph:
[02/21 13:00:56     27s]   Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/21 13:00:56     27s] Clock DAG hash after update timingGraph: 4930209407002119417 785161437226843819
[02/21 13:00:56     27s] CTS services accumulated run-time stats after update timingGraph:
[02/21 13:00:56     27s]   delay calculator: calls=4692, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:00:56     27s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:00:56     27s]   steiner router: calls=4685, total_wall_time=0.013s, mean_wall_time=0.003ms
[02/21 13:00:56     27s] Primary reporting skew groups after update timingGraph:
[02/21 13:00:56     27s]   skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:56     27s]       min path sink: underflow_o_reg/CK
[02/21 13:00:56     27s]       max path sink: underflow_o_reg/CK
[02/21 13:00:56     27s] Skew group summary after update timingGraph:
[02/21 13:00:56     27s]   skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/21 13:00:56     27s] Logging CTS constraint violations...
[02/21 13:00:56     27s]   No violations found.
[02/21 13:00:56     27s] Logging CTS constraint violations done.
[02/21 13:00:56     27s] Tidy Up And Update Timing done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/21 13:00:56     27s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:56     27s] UM:*                                                                   Tidy Up And Update Timing
[02/21 13:00:56     27s] Runtime done. (took cpu=0:00:08.5 real=0:00:09.0)
[02/21 13:00:56     27s] Runtime Report Coverage % = 48.5
[02/21 13:00:56     27s] Runtime Summary
[02/21 13:00:56     27s] ===============
[02/21 13:00:56     27s] Clock Runtime:  (43%) Core CTS           1.89 (Init 0.47, Construction 0.36, Implementation 0.60, eGRPC 0.15, PostConditioning 0.12, Other 0.18)
[02/21 13:00:56     27s] Clock Runtime:  (41%) CTS services       1.81 (RefinePlace 0.13, EarlyGlobalClock 0.27, NanoRoute 1.37, ExtractRC 0.04, TimingAnalysis 0.00)
[02/21 13:00:56     27s] Clock Runtime:  (15%) Other CTS          0.68 (Init 0.12, CongRepair/EGR-DP 0.22, TimingUpdate 0.33, Other 0.00)
[02/21 13:00:56     27s] Clock Runtime: (100%) Total              4.38
[02/21 13:00:56     27s] 
[02/21 13:00:56     27s] 
[02/21 13:00:56     27s] Runtime Summary:
[02/21 13:00:56     27s] ================
[02/21 13:00:56     27s] 
[02/21 13:00:56     27s] ------------------------------------------------------------------------------------------------------------------
[02/21 13:00:56     27s] wall  % time  children  called  name
[02/21 13:00:56     27s] ------------------------------------------------------------------------------------------------------------------
[02/21 13:00:56     27s] 9.02  100.00    9.02      0       
[02/21 13:00:56     27s] 9.02  100.00    4.38      1     Runtime
[02/21 13:00:56     27s] 0.03    0.34    0.01      1     CCOpt::Phase::Initialization
[02/21 13:00:56     27s] 0.01    0.16    0.01      1       Check Prerequisites
[02/21 13:00:56     27s] 0.01    0.15    0.00      1         Leaving CCOpt scope - CheckPlace
[02/21 13:00:56     27s] 0.52    5.75    0.48      1     CCOpt::Phase::PreparingToBalance
[02/21 13:00:56     27s] 0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[02/21 13:00:56     27s] 0.11    1.24    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[02/21 13:00:56     27s] 0.05    0.56    0.04      1       Legalization setup
[02/21 13:00:56     27s] 0.03    0.36    0.00      2         Leaving CCOpt scope - Initializing placement interface
[02/21 13:00:56     27s] 0.00    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[02/21 13:00:56     27s] 0.32    3.53    0.00      1       Validating CTS configuration
[02/21 13:00:56     27s] 0.00    0.00    0.00      1         Checking module port directions
[02/21 13:00:56     27s] 0.00    0.01    0.00      1         Clock tree timing engine global stage delay update for slow_max:setup.late
[02/21 13:00:56     27s] 0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[02/21 13:00:56     27s] 0.05    0.54    0.02      1     Preparing To Balance
[02/21 13:00:56     27s] 0.00    0.03    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[02/21 13:00:56     27s] 0.02    0.18    0.00      1       Leaving CCOpt scope - Initializing placement interface
[02/21 13:00:56     27s] 0.72    7.97    0.67      1     CCOpt::Phase::Construction
[02/21 13:00:56     27s] 0.54    5.97    0.50      1       Stage::Clustering
[02/21 13:00:56     27s] 0.19    2.11    0.13      1         Clustering
[02/21 13:00:56     27s] 0.02    0.24    0.00      1           Initialize for clustering
[02/21 13:00:56     27s] 0.00    0.00    0.00      1             Computing optimal clock node locations
[02/21 13:00:56     27s] 0.02    0.23    0.00      1           Bottom-up phase
[02/21 13:00:56     27s] 0.09    1.02    0.08      1           Legalizing clock trees
[02/21 13:00:56     27s] 0.06    0.64    0.00      1             Leaving CCOpt scope - ClockRefiner
[02/21 13:00:56     27s] 0.00    0.03    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[02/21 13:00:56     27s] 0.02    0.17    0.00      1             Leaving CCOpt scope - Initializing placement interface
[02/21 13:00:56     27s] 0.00    0.02    0.00      1             Clock tree timing engine global stage delay update for slow_max:setup.late
[02/21 13:00:56     27s] 0.31    3.49    0.30      1         CongRepair After Initial Clustering
[02/21 13:00:56     27s] 0.29    3.18    0.23      1           Leaving CCOpt scope - Early Global Route
[02/21 13:00:56     27s] 0.11    1.26    0.00      1             Early Global Route - eGR only step
[02/21 13:00:56     27s] 0.11    1.27    0.00      1             Congestion Repair
[02/21 13:00:56     27s] 0.01    0.15    0.00      1           Leaving CCOpt scope - extractRC
[02/21 13:00:56     27s] 0.00    0.02    0.00      1           Clock tree timing engine global stage delay update for slow_max:setup.late
[02/21 13:00:56     27s] 0.04    0.42    0.00      1       Stage::DRV Fixing
[02/21 13:00:56     27s] 0.00    0.03    0.00      1         Fixing clock tree slew time and max cap violations
[02/21 13:00:56     27s] 0.00    0.02    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[02/21 13:00:56     27s] 0.09    1.02    0.01      1       Stage::Insertion Delay Reduction
[02/21 13:00:56     27s] 0.00    0.01    0.00      1         Removing unnecessary root buffering
[02/21 13:00:56     27s] 0.00    0.01    0.00      1         Removing unconstrained drivers
[02/21 13:00:56     27s] 0.00    0.01    0.00      1         Reducing insertion delay 1
[02/21 13:00:56     27s] 0.00    0.01    0.00      1         Removing longest path buffering
[02/21 13:00:56     27s] 0.00    0.02    0.00      1         Reducing insertion delay 2
[02/21 13:00:56     27s] 0.64    7.10    0.57      1     CCOpt::Phase::Implementation
[02/21 13:00:56     27s] 0.07    0.80    0.02      1       Stage::Reducing Power
[02/21 13:00:56     27s] 0.00    0.03    0.00      1         Improving clock tree routing
[02/21 13:00:56     27s] 0.02    0.20    0.00      1         Reducing clock tree power 1
[02/21 13:00:56     27s] 0.00    0.00    0.00      1           Legalizing clock trees
[02/21 13:00:56     27s] 0.00    0.02    0.00      1         Reducing clock tree power 2
[02/21 13:00:56     27s] 0.23    2.50    0.14      1       Stage::Balancing
[02/21 13:00:56     27s] 0.10    1.10    0.01      1         Approximately balancing fragments step
[02/21 13:00:56     27s] 0.01    0.08    0.00      1           Resolve constraints - Approximately balancing fragments
[02/21 13:00:56     27s] 0.00    0.01    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[02/21 13:00:56     27s] 0.00    0.01    0.00      1           Moving gates to improve sub-tree skew
[02/21 13:00:56     27s] 0.00    0.01    0.00      1           Approximately balancing fragments bottom up
[02/21 13:00:56     27s] 0.00    0.01    0.00      1           Approximately balancing fragments, wire and cell delays
[02/21 13:00:56     27s] 0.00    0.01    0.00      1         Improving fragments clock skew
[02/21 13:00:56     27s] 0.04    0.42    0.00      1         Approximately balancing step
[02/21 13:00:56     27s] 0.00    0.02    0.00      1           Resolve constraints - Approximately balancing
[02/21 13:00:56     27s] 0.00    0.01    0.00      1           Approximately balancing, wire and cell delays
[02/21 13:00:56     27s] 0.00    0.01    0.00      1         Fixing clock tree overload
[02/21 13:00:56     27s] 0.00    0.01    0.00      1         Approximately balancing paths
[02/21 13:00:56     27s] 0.23    2.60    0.13      1       Stage::Polishing
[02/21 13:00:56     27s] 0.00    0.00    0.00      1         Clock tree timing engine global stage delay update for slow_max:setup.late
[02/21 13:00:56     27s] 0.00    0.01    0.00      1         Merging balancing drivers for power
[02/21 13:00:56     27s] 0.00    0.02    0.00      1         Improving clock skew
[02/21 13:00:56     27s] 0.04    0.39    0.03      1         Moving gates to reduce wire capacitance
[02/21 13:00:56     27s] 0.00    0.00    0.00      1           Artificially removing short and long paths
[02/21 13:00:56     27s] 0.02    0.19    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[02/21 13:00:56     27s] 0.00    0.00    0.00      1             Legalizing clock trees
[02/21 13:00:56     27s] 0.02    0.18    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[02/21 13:00:56     27s] 0.00    0.00    0.00      1             Legalizing clock trees
[02/21 13:00:56     27s] 0.02    0.21    0.00      1         Reducing clock tree power 3
[02/21 13:00:56     27s] 0.00    0.00    0.00      1           Artificially removing short and long paths
[02/21 13:00:56     27s] 0.00    0.00    0.00      1           Legalizing clock trees
[02/21 13:00:56     27s] 0.00    0.02    0.00      1         Improving insertion delay
[02/21 13:00:56     27s] 0.07    0.81    0.04      1         Wire Opt OverFix
[02/21 13:00:56     27s] 0.01    0.07    0.00      1           Wire Reduction extra effort
[02/21 13:00:56     27s] 0.00    0.00    0.00      1             Artificially removing short and long paths
[02/21 13:00:56     27s] 0.00    0.00    0.00      1             Global shorten wires A0
[02/21 13:00:56     27s] 0.00    0.03    0.00      2             Move For Wirelength - core
[02/21 13:00:56     27s] 0.00    0.00    0.00      1             Global shorten wires A1
[02/21 13:00:56     27s] 0.00    0.00    0.00      1             Global shorten wires B
[02/21 13:00:56     27s] 0.00    0.02    0.00      1             Move For Wirelength - branch
[02/21 13:00:56     27s] 0.03    0.34    0.01      1           Optimizing orientation
[02/21 13:00:56     27s] 0.01    0.15    0.00      1             FlipOpt
[02/21 13:00:56     27s] 0.04    0.47    0.04      1       Stage::Updating netlist
[02/21 13:00:56     27s] 0.00    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[02/21 13:00:56     27s] 0.04    0.42    0.00      1         Leaving CCOpt scope - ClockRefiner
[02/21 13:00:56     27s] 0.30    3.35    0.22      1     CCOpt::Phase::eGRPC
[02/21 13:00:56     27s] 0.12    1.34    0.10      1       Leaving CCOpt scope - Routing Tools
[02/21 13:00:56     27s] 0.10    1.13    0.00      1         Early Global Route - eGR only step
[02/21 13:00:56     27s] 0.01    0.16    0.00      1       Leaving CCOpt scope - extractRC
[02/21 13:00:56     27s] 0.02    0.17    0.00      1       Leaving CCOpt scope - Initializing placement interface
[02/21 13:00:56     27s] 0.00    0.02    0.00      1       Reset bufferability constraints
[02/21 13:00:56     27s] 0.00    0.02    0.00      1         Clock tree timing engine global stage delay update for slow_max:setup.late
[02/21 13:00:56     27s] 0.02    0.21    0.00      1       eGRPC Moving buffers
[02/21 13:00:56     27s] 0.00    0.00    0.00      1         Violation analysis
[02/21 13:00:56     27s] 0.00    0.02    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[02/21 13:00:56     27s] 0.00    0.00    0.00      1         Artificially removing long paths
[02/21 13:00:56     27s] 0.00    0.01    0.00      1       eGRPC Fixing DRVs
[02/21 13:00:56     27s] 0.01    0.14    0.00      1       Reconnecting optimized routes
[02/21 13:00:56     27s] 0.00    0.00    0.00      1       Violation analysis
[02/21 13:00:56     27s] 0.00    0.03    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[02/21 13:00:56     27s] 0.03    0.38    0.00      1       Leaving CCOpt scope - ClockRefiner
[02/21 13:00:56     27s] 1.67   18.46    1.66      1     CCOpt::Phase::Routing
[02/21 13:00:56     27s] 1.65   18.25    1.57      1       Leaving CCOpt scope - Routing Tools
[02/21 13:00:56     27s] 0.10    1.06    0.00      1         Early Global Route - eGR->Nr High Frequency step
[02/21 13:00:56     27s] 1.37   15.14    0.00      1         NanoRoute
[02/21 13:00:56     27s] 0.11    1.21    0.00      1         Route Remaining Unrouted Nets
[02/21 13:00:56     27s] 0.01    0.15    0.00      1       Leaving CCOpt scope - extractRC
[02/21 13:00:56     27s] 0.00    0.03    0.00      1       Clock tree timing engine global stage delay update for slow_max:setup.late
[02/21 13:00:56     27s] 0.12    1.32    0.04      1     CCOpt::Phase::PostConditioning
[02/21 13:00:56     27s] 0.02    0.18    0.00      1       Leaving CCOpt scope - Initializing placement interface
[02/21 13:00:56     27s] 0.00    0.00    0.00      1       Reset bufferability constraints
[02/21 13:00:56     27s] 0.00    0.03    0.00      1       PostConditioning Upsizing To Fix DRVs
[02/21 13:00:56     27s] 0.00    0.02    0.00      1       Recomputing CTS skew targets
[02/21 13:00:56     27s] 0.00    0.01    0.00      1       PostConditioning Fixing DRVs
[02/21 13:00:56     27s] 0.00    0.05    0.00      1       Buffering to fix DRVs
[02/21 13:00:56     27s] 0.00    0.01    0.00      1       PostConditioning Fixing Skew by cell sizing
[02/21 13:00:56     27s] 0.01    0.15    0.00      1       Reconnecting optimized routes
[02/21 13:00:56     27s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[02/21 13:00:56     27s] 0.00    0.02    0.00      1       Clock tree timing engine global stage delay update for slow_max:setup.late
[02/21 13:00:56     27s] 0.00    0.01    0.00      1     Post-balance tidy up or trial balance steps
[02/21 13:00:56     27s] 0.33    3.70    0.33      1     Tidy Up And Update Timing
[02/21 13:00:56     27s] 0.33    3.69    0.00      1       External - Set all clocks to propagated mode
[02/21 13:00:56     27s] ------------------------------------------------------------------------------------------------------------------
[02/21 13:00:56     27s] 
[02/21 13:00:56     27s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/21 13:00:56     27s] Leaving CCOpt scope - Cleaning up placement interface...
[02/21 13:00:56     27s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2079.6M, EPOCH TIME: 1740153656.813880
[02/21 13:00:56     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:40).
[02/21 13:00:56     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:56     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:56     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:56     27s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:1983.6M, EPOCH TIME: 1740153656.817217
[02/21 13:00:56     27s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:00:56     27s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.0/0:00:04.5 (0.9), totSession cpu/real = 0:00:27.4/0:00:34.3 (0.8), mem = 1983.6M
[02/21 13:00:56     27s] 
[02/21 13:00:56     27s] =============================================================================================
[02/21 13:00:56     27s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.15-s110_1
[02/21 13:00:56     27s] =============================================================================================
[02/21 13:00:56     27s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 13:00:56     27s] ---------------------------------------------------------------------------------------------
[02/21 13:00:56     27s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:00:56     27s] [ IncrReplace            ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.0    0.5
[02/21 13:00:56     27s] [ EarlyGlobalRoute       ]      5   0:00:00.5  (  10.7 % )     0:00:00.5 /  0:00:00.2    0.3
[02/21 13:00:56     27s] [ DetailRoute            ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    0.9
[02/21 13:00:56     27s] [ ExtractRC              ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[02/21 13:00:56     27s] [ FullDelayCalc          ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.1
[02/21 13:00:56     27s] [ MISC                   ]          0:00:03.7  (  81.9 % )     0:00:03.7 /  0:00:03.5    1.0
[02/21 13:00:56     27s] ---------------------------------------------------------------------------------------------
[02/21 13:00:56     27s]  CTS #1 TOTAL                       0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:04.0    0.9
[02/21 13:00:56     27s] ---------------------------------------------------------------------------------------------
[02/21 13:00:56     27s] 
[02/21 13:00:56     27s] Synthesizing clock trees with CCOpt done.
[02/21 13:00:56     27s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:00:56     27s] UM:*                                                                   cts
[02/21 13:00:56     27s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1681.7M, totSessionCpu=0:00:27 **
[02/21 13:00:56     27s] GigaOpt running with 1 threads.
[02/21 13:00:56     27s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:27.4/0:00:34.3 (0.8), mem = 1983.6M
[02/21 13:00:56     27s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[02/21 13:00:56     27s] Need call spDPlaceInit before registerPrioInstLoc.
[02/21 13:00:56     27s] OPERPROF: Starting DPlace-Init at level 1, MEM:1989.6M, EPOCH TIME: 1740153656.879684
[02/21 13:00:56     27s] Processing tracks to init pin-track alignment.
[02/21 13:00:56     27s] z: 2, totalTracks: 1
[02/21 13:00:56     27s] z: 4, totalTracks: 1
[02/21 13:00:56     27s] z: 6, totalTracks: 1
[02/21 13:00:56     27s] z: 8, totalTracks: 1
[02/21 13:00:56     27s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 13:00:56     27s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1989.6M, EPOCH TIME: 1740153656.881976
[02/21 13:00:56     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:56     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:56     27s] 
[02/21 13:00:56     27s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:56     27s] OPERPROF:     Starting CMU at level 3, MEM:1989.6M, EPOCH TIME: 1740153656.894802
[02/21 13:00:56     27s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1989.6M, EPOCH TIME: 1740153656.895081
[02/21 13:00:56     27s] 
[02/21 13:00:56     27s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 13:00:56     27s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1989.6M, EPOCH TIME: 1740153656.895183
[02/21 13:00:56     27s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1989.6M, EPOCH TIME: 1740153656.895198
[02/21 13:00:56     27s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1989.6M, EPOCH TIME: 1740153656.895211
[02/21 13:00:56     27s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1989.6MB).
[02/21 13:00:56     27s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:1989.6M, EPOCH TIME: 1740153656.895301
[02/21 13:00:56     27s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1989.6M, EPOCH TIME: 1740153656.895349
[02/21 13:00:56     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:56     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:56     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:56     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:56     27s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:1989.6M, EPOCH TIME: 1740153656.897798
[02/21 13:00:56     27s] 
[02/21 13:00:56     27s] Creating Lib Analyzer ...
[02/21 13:00:56     27s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/21 13:00:56     27s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[02/21 13:00:56     27s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/21 13:00:56     27s] 
[02/21 13:00:56     27s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/21 13:00:57     27s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:27.8 mem=2013.6M
[02/21 13:00:57     27s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:27.8 mem=2013.6M
[02/21 13:00:57     27s] Creating Lib Analyzer, finished. 
[02/21 13:00:57     27s] Effort level <high> specified for reg2reg path_group
[02/21 13:00:57     27s] **opt_design ... cpu = 0:00:00, real = 0:00:01, mem = 1709.3M, totSessionCpu=0:00:28 **
[02/21 13:00:57     27s] *** opt_design -post_cts ***
[02/21 13:00:57     27s] DRC Margin: user margin 0.0; extra margin 0.2
[02/21 13:00:57     27s] Hold Target Slack: user slack 0
[02/21 13:00:57     27s] Setup Target Slack: user slack 0; extra slack 0.0
[02/21 13:00:57     27s] set_db opt_useful_skew_eco_route false
[02/21 13:00:57     27s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[02/21 13:00:57     27s] 'set_default_switching_activity' finished successfully.
[02/21 13:00:57     27s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2015.6M, EPOCH TIME: 1740153657.319837
[02/21 13:00:57     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:57     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:57     27s] 
[02/21 13:00:57     27s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:57     27s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2015.6M, EPOCH TIME: 1740153657.332289
[02/21 13:00:57     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:57     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:57     27s] Multi-VT timing optimization disabled based on library information.
[02/21 13:00:57     27s] 
[02/21 13:00:57     27s] TimeStamp Deleting Cell Server Begin ...
[02/21 13:00:57     27s] Deleting Lib Analyzer.
[02/21 13:00:57     27s] 
[02/21 13:00:57     27s] TimeStamp Deleting Cell Server End ...
[02/21 13:00:57     27s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/21 13:00:57     27s] 
[02/21 13:00:57     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/21 13:00:57     27s] Summary for sequential cells identification: 
[02/21 13:00:57     27s]   Identified SBFF number: 104
[02/21 13:00:57     27s]   Identified MBFF number: 0
[02/21 13:00:57     27s]   Identified SB Latch number: 0
[02/21 13:00:57     27s]   Identified MB Latch number: 0
[02/21 13:00:57     27s]   Not identified SBFF number: 16
[02/21 13:00:57     27s]   Not identified MBFF number: 0
[02/21 13:00:57     27s]   Not identified SB Latch number: 0
[02/21 13:00:57     27s]   Not identified MB Latch number: 0
[02/21 13:00:57     27s]   Number of sequential cells which are not FFs: 32
[02/21 13:00:57     27s]  Visiting view : analysis_normal_slow_max
[02/21 13:00:57     27s]    : PowerDomain = none : Weighted F : unweighted  = 37.80 (1.000) with rcCorner = 0
[02/21 13:00:57     27s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[02/21 13:00:57     27s]  Visiting view : analysis_normal_fast_min
[02/21 13:00:57     27s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[02/21 13:00:57     27s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[02/21 13:00:57     27s] TLC MultiMap info (StdDelay):
[02/21 13:00:57     27s]   : fast_min + fast + 1 + no RcCorner := 4.5ps
[02/21 13:00:57     27s]   : fast_min + fast + 1 + rc_best := 9.9ps
[02/21 13:00:57     27s]   : slow_max + slow + 1 + no RcCorner := 20.1ps
[02/21 13:00:57     27s]   : slow_max + slow + 1 + rc_worst := 37.8ps
[02/21 13:00:57     27s]  Setting StdDelay to: 37.8ps
[02/21 13:00:57     27s] 
[02/21 13:00:57     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/21 13:00:57     27s] 
[02/21 13:00:57     27s] TimeStamp Deleting Cell Server Begin ...
[02/21 13:00:57     27s] 
[02/21 13:00:57     27s] TimeStamp Deleting Cell Server End ...
[02/21 13:00:57     27s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2015.6M, EPOCH TIME: 1740153657.362452
[02/21 13:00:57     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:57     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:57     27s] All LLGs are deleted
[02/21 13:00:57     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:57     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:57     27s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2015.6M, EPOCH TIME: 1740153657.362535
[02/21 13:00:57     27s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2015.6M, EPOCH TIME: 1740153657.362556
[02/21 13:00:57     27s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2007.6M, EPOCH TIME: 1740153657.362837
[02/21 13:00:57     27s] Start to check current routing status for nets...
[02/21 13:00:57     27s] All nets are already routed correctly.
[02/21 13:00:57     27s] End to check current routing status for nets (mem=2007.6M)
[02/21 13:00:57     27s] 
[02/21 13:00:57     27s] Creating Lib Analyzer ...
[02/21 13:00:57     27s] 
[02/21 13:00:57     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/21 13:00:57     27s] Summary for sequential cells identification: 
[02/21 13:00:57     27s]   Identified SBFF number: 104
[02/21 13:00:57     27s]   Identified MBFF number: 0
[02/21 13:00:57     27s]   Identified SB Latch number: 0
[02/21 13:00:57     27s]   Identified MB Latch number: 0
[02/21 13:00:57     27s]   Not identified SBFF number: 16
[02/21 13:00:57     27s]   Not identified MBFF number: 0
[02/21 13:00:57     27s]   Not identified SB Latch number: 0
[02/21 13:00:57     27s]   Not identified MB Latch number: 0
[02/21 13:00:57     27s]   Number of sequential cells which are not FFs: 32
[02/21 13:00:57     27s]  Visiting view : analysis_normal_slow_max
[02/21 13:00:57     27s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = 0
[02/21 13:00:57     27s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[02/21 13:00:57     27s]  Visiting view : analysis_normal_fast_min
[02/21 13:00:57     27s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[02/21 13:00:57     27s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[02/21 13:00:57     27s] TLC MultiMap info (StdDelay):
[02/21 13:00:57     27s]   : fast_min + fast + 1 + no RcCorner := 4.5ps
[02/21 13:00:57     27s]   : fast_min + fast + 1 + rc_best := 10ps
[02/21 13:00:57     27s]   : slow_max + slow + 1 + no RcCorner := 20.1ps
[02/21 13:00:57     27s]   : slow_max + slow + 1 + rc_worst := 41.6ps
[02/21 13:00:57     27s]  Setting StdDelay to: 41.6ps
[02/21 13:00:57     27s] 
[02/21 13:00:57     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/21 13:00:57     27s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[02/21 13:00:57     27s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[02/21 13:00:57     27s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/21 13:00:57     27s] 
[02/21 13:00:57     27s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/21 13:00:57     28s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:28.2 mem=2017.7M
[02/21 13:00:57     28s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:28.2 mem=2017.7M
[02/21 13:00:57     28s] Creating Lib Analyzer, finished. 
[02/21 13:00:57     28s] ### Creating TopoMgr, started
[02/21 13:00:57     28s] ### Creating TopoMgr, finished
[02/21 13:00:57     28s] 
[02/21 13:00:57     28s] Footprint cell information for calculating maxBufDist
[02/21 13:00:57     28s] *info: There are 10 candidate Buffer cells
[02/21 13:00:57     28s] *info: There are 12 candidate Inverter cells
[02/21 13:00:57     28s] 
[02/21 13:00:57     28s] #optDebug: Start CG creation (mem=2046.3M)
[02/21 13:00:57     28s]  ...initializing CG  maxDriveDist 798.546000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 79.854500 
[02/21 13:00:57     28s] (cpu=0:00:00.1, mem=2241.6M)
[02/21 13:00:57     28s]  ...processing cgPrt (cpu=0:00:00.1, mem=2241.6M)
[02/21 13:00:57     28s]  ...processing cgEgp (cpu=0:00:00.1, mem=2241.6M)
[02/21 13:00:57     28s]  ...processing cgPbk (cpu=0:00:00.1, mem=2241.6M)
[02/21 13:00:57     28s]  ...processing cgNrb(cpu=0:00:00.1, mem=2241.6M)
[02/21 13:00:57     28s]  ...processing cgObs (cpu=0:00:00.1, mem=2241.6M)
[02/21 13:00:57     28s]  ...processing cgCon (cpu=0:00:00.1, mem=2241.6M)
[02/21 13:00:57     28s]  ...processing cgPdm (cpu=0:00:00.1, mem=2241.6M)
[02/21 13:00:57     28s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2241.6M)
[02/21 13:00:57     28s] Compute RC Scale Done ...
[02/21 13:00:57     28s] All LLGs are deleted
[02/21 13:00:57     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:57     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:57     28s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2232.1M, EPOCH TIME: 1740153657.868643
[02/21 13:00:57     28s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2232.1M, EPOCH TIME: 1740153657.868803
[02/21 13:00:57     28s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2232.1M, EPOCH TIME: 1740153657.868955
[02/21 13:00:57     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:57     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:57     28s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2232.1M, EPOCH TIME: 1740153657.869638
[02/21 13:00:57     28s] Max number of tech site patterns supported in site array is 256.
[02/21 13:00:57     28s] Core basic site is CoreSite
[02/21 13:00:57     28s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2232.1M, EPOCH TIME: 1740153657.881204
[02/21 13:00:57     28s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 13:00:57     28s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 13:00:57     28s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2232.1M, EPOCH TIME: 1740153657.881380
[02/21 13:00:57     28s] Fast DP-INIT is on for default
[02/21 13:00:57     28s] Atter site array init, number of instance map data is 0.
[02/21 13:00:57     28s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2232.1M, EPOCH TIME: 1740153657.882058
[02/21 13:00:57     28s] 
[02/21 13:00:57     28s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:57     28s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2232.1M, EPOCH TIME: 1740153657.882238
[02/21 13:00:57     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:57     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:57     28s] Starting delay calculation for Setup views
[02/21 13:00:57     28s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/21 13:00:57     28s] #################################################################################
[02/21 13:00:57     28s] # Design Stage: PreRoute
[02/21 13:00:57     28s] # Design Name: ieee754multiplier
[02/21 13:00:57     28s] # Design Mode: 45nm
[02/21 13:00:57     28s] # Analysis Mode: MMMC Non-OCV 
[02/21 13:00:57     28s] # Parasitics Mode: No SPEF/RCDB 
[02/21 13:00:57     28s] # Signoff Settings: SI Off 
[02/21 13:00:57     28s] #################################################################################
[02/21 13:00:57     28s] Calculate delays in BcWc mode...
[02/21 13:00:57     28s] Topological Sorting (REAL = 0:00:00.0, MEM = 2241.6M, InitMEM = 2241.6M)
[02/21 13:00:57     28s] Start delay calculation (fullDC) (1 T). (MEM=2241.58)
[02/21 13:00:57     28s] End AAE Lib Interpolated Model. (MEM=2241.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 13:00:58     28s] Total number of fetched objects 1672
[02/21 13:00:58     28s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/21 13:00:58     28s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 13:00:58     28s] End delay calculation. (MEM=2225.58 CPU=0:00:00.1 REAL=0:00:01.0)
[02/21 13:00:58     28s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 2225.6M) ***
[02/21 13:00:58     28s] End delay calculation (fullDC). (MEM=2225.58 CPU=0:00:00.1 REAL=0:00:01.0)
[02/21 13:00:58     28s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:28.7 mem=2225.6M)
[02/21 13:00:58     28s] 
[02/21 13:00:58     28s] ------------------------------------------------------------------
[02/21 13:00:58     28s]              Initial Summary
[02/21 13:00:58     28s] ------------------------------------------------------------------
[02/21 13:00:58     28s] 
[02/21 13:00:58     28s] Setup views included:
[02/21 13:00:58     28s]  analysis_normal_slow_max 
[02/21 13:00:58     28s] 
[02/21 13:00:58     28s] +--------------------+---------+---------+---------+
[02/21 13:00:58     28s] |     Setup mode     |   all   | reg2reg | default |
[02/21 13:00:58     28s] +--------------------+---------+---------+---------+
[02/21 13:00:58     28s] |           WNS (ns):| 97.030  | 97.030  | 98.811  |
[02/21 13:00:58     28s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[02/21 13:00:58     28s] |    Violating Paths:|    0    |    0    |    0    |
[02/21 13:00:58     28s] |          All Paths:|   117   |   40    |   78    |
[02/21 13:00:58     28s] +--------------------+---------+---------+---------+
[02/21 13:00:58     28s] 
[02/21 13:00:58     28s] +----------------+-------------------------------+------------------+
[02/21 13:00:58     28s] |                |              Real             |       Total      |
[02/21 13:00:58     28s] |    DRVs        +------------------+------------+------------------|
[02/21 13:00:58     28s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/21 13:00:58     28s] +----------------+------------------+------------+------------------+
[02/21 13:00:58     28s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[02/21 13:00:58     28s] |   max_tran     |     38 (83)      |   -0.899   |     38 (83)      |
[02/21 13:00:58     28s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/21 13:00:58     28s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/21 13:00:58     28s] +----------------+------------------+------------+------------------+
[02/21 13:00:58     28s] 
[02/21 13:00:58     28s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2240.8M, EPOCH TIME: 1740153658.142475
[02/21 13:00:58     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:58     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:58     28s] 
[02/21 13:00:58     28s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:58     28s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2240.8M, EPOCH TIME: 1740153658.155297
[02/21 13:00:58     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:58     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:58     28s] Density: 67.456%
[02/21 13:00:58     28s] ------------------------------------------------------------------
[02/21 13:00:58     28s] **opt_design ... cpu = 0:00:01, real = 0:00:02, mem = 1835.4M, totSessionCpu=0:00:29 **
[02/21 13:00:58     28s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:00:28.7/0:00:35.7 (0.8), mem = 2133.8M
[02/21 13:00:58     28s] 
[02/21 13:00:58     28s] =============================================================================================
[02/21 13:00:58     28s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.15-s110_1
[02/21 13:00:58     28s] =============================================================================================
[02/21 13:00:58     28s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 13:00:58     28s] ---------------------------------------------------------------------------------------------
[02/21 13:00:58     28s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:00:58     28s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 13:00:58     28s] [ DrvReport              ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:00:58     28s] [ CellServerInit         ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.8
[02/21 13:00:58     28s] [ LibAnalyzerInit        ]      2   0:00:00.7  (  49.4 % )     0:00:00.7 /  0:00:00.6    1.0
[02/21 13:00:58     28s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:00:58     28s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  14.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 13:00:58     28s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:00:58     28s] [ TimingUpdate           ]      1   0:00:00.1  (   9.8 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 13:00:58     28s] [ FullDelayCalc          ]      1   0:00:00.1  (   8.7 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 13:00:58     28s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:00:58     28s] [ MISC                   ]          0:00:00.2  (  13.8 % )     0:00:00.2 /  0:00:00.2    0.9
[02/21 13:00:58     28s] ---------------------------------------------------------------------------------------------
[02/21 13:00:58     28s]  InitOpt #1 TOTAL                   0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[02/21 13:00:58     28s] ---------------------------------------------------------------------------------------------
[02/21 13:00:58     28s] 
[02/21 13:00:58     28s] ** INFO : this run is activating low effort ccoptDesign flow
[02/21 13:00:58     28s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 13:00:58     28s] ### Creating PhyDesignMc. totSessionCpu=0:00:28.7 mem=2133.8M
[02/21 13:00:58     28s] OPERPROF: Starting DPlace-Init at level 1, MEM:2133.8M, EPOCH TIME: 1740153658.159617
[02/21 13:00:58     28s] Processing tracks to init pin-track alignment.
[02/21 13:00:58     28s] z: 2, totalTracks: 1
[02/21 13:00:58     28s] z: 4, totalTracks: 1
[02/21 13:00:58     28s] z: 6, totalTracks: 1
[02/21 13:00:58     28s] z: 8, totalTracks: 1
[02/21 13:00:58     28s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 13:00:58     28s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2133.8M, EPOCH TIME: 1740153658.161353
[02/21 13:00:58     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:58     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:58     28s] 
[02/21 13:00:58     28s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:58     28s] 
[02/21 13:00:58     28s]  Skipping Bad Lib Cell Checking (CMU) !
[02/21 13:00:58     28s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2133.8M, EPOCH TIME: 1740153658.174068
[02/21 13:00:58     28s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2133.8M, EPOCH TIME: 1740153658.174113
[02/21 13:00:58     28s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2133.8M, EPOCH TIME: 1740153658.174128
[02/21 13:00:58     28s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2133.8MB).
[02/21 13:00:58     28s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2133.8M, EPOCH TIME: 1740153658.174214
[02/21 13:00:58     28s] TotalInstCnt at PhyDesignMc Initialization: 1257
[02/21 13:00:58     28s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:28.7 mem=2133.8M
[02/21 13:00:58     28s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2133.8M, EPOCH TIME: 1740153658.175041
[02/21 13:00:58     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:58     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:58     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:58     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:58     28s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2133.8M, EPOCH TIME: 1740153658.177198
[02/21 13:00:58     28s] TotalInstCnt at PhyDesignMc Destruction: 1257
[02/21 13:00:58     28s] OPTC: m1 20.0 20.0
[02/21 13:00:58     28s] #optDebug: fT-E <X 2 0 0 1>
[02/21 13:00:58     28s] #optDebug: fT-E <X 2 0 0 1>
[02/21 13:00:58     28s] -congRepairInPostCTS false                 # bool, default=false, private
[02/21 13:00:58     28s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.2
[02/21 13:00:58     28s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.2
[02/21 13:00:58     28s] Begin: GigaOpt Route Type Constraints Refinement
[02/21 13:00:58     28s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:28.8/0:00:35.7 (0.8), [02/21 13:00:58     28s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.58534.1
mem = 2133.8M
[02/21 13:00:58     28s] ### Creating RouteCongInterface, started
[02/21 13:00:58     28s] 
[02/21 13:00:58     28s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[02/21 13:00:58     28s] 
[02/21 13:00:58     28s] #optDebug: {0, 1.000}
[02/21 13:00:58     28s] ### Creating RouteCongInterface, finished
[02/21 13:00:58     28s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.58534.1
[02/21 13:00:58     28s] Updated routing constraints on 0 nets.
[02/21 13:00:58     28s] Bottom Preferred Layer:
[02/21 13:00:58     28s]     None
[02/21 13:00:58     28s] Via Pillar Rule:
[02/21 13:00:58     28s]     None
[02/21 13:00:58     28s] Finished writing unified metrics of routing constraints.
[02/21 13:00:58     28s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (2.1), totSession cpu/real = 0:00:28.8/0:00:35.7 (0.8), mem = 2133.8M
[02/21 13:00:58     28s] 
[02/21 13:00:58     28s] =============================================================================================
[02/21 13:00:58     28s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.15-s110_1
[02/21 13:00:58     28s] =============================================================================================
[02/21 13:00:58     28s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 13:00:58     28s] ---------------------------------------------------------------------------------------------
[02/21 13:00:58     28s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  51.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:00:58     28s] [ MISC                   ]          0:00:00.0  (  48.7 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:00:58     28s] ---------------------------------------------------------------------------------------------
[02/21 13:00:58     28s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:00:58     28s] ---------------------------------------------------------------------------------------------
[02/21 13:00:58     28s] 
[02/21 13:00:58     28s] End: GigaOpt Route Type Constraints Refinement
[02/21 13:00:58     28s] *** Starting optimizing excluded clock nets MEM= 2133.8M) ***
[02/21 13:00:58     28s] *info: No excluded clock nets to be optimized.
[02/21 13:00:58     28s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2133.8M) ***
[02/21 13:00:58     28s] *** Starting optimizing excluded clock nets MEM= 2133.8M) ***
[02/21 13:00:58     28s] *info: No excluded clock nets to be optimized.
[02/21 13:00:58     28s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2133.8M) ***
[02/21 13:00:58     28s] Info: Done creating the CCOpt slew target map.
[02/21 13:00:58     28s] Begin: GigaOpt high fanout net optimization
[02/21 13:00:58     28s] GigaOpt HFN: use maxLocalDensity 1.2
[02/21 13:00:58     28s] GigaOpt HFN: use maxLocalDensity 1.2
[02/21 13:00:58     28s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/21 13:00:58     28s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/21 13:00:58     28s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:28.8/0:00:35.7 (0.8), mem = 2133.8M
[02/21 13:00:58     28s] Info: 1 net with fixed/cover wires excluded.
[02/21 13:00:58     28s] Info: 2 ideal nets excluded from IPO operation.
[02/21 13:00:58     28s] Info: 1 clock net  excluded from IPO operation.
[02/21 13:00:58     28s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.58534.2
[02/21 13:00:58     28s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 13:00:58     28s] ### Creating PhyDesignMc. totSessionCpu=0:00:28.8 mem=2133.8M
[02/21 13:00:58     28s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/21 13:00:58     28s] OPERPROF: Starting DPlace-Init at level 1, MEM:2133.8M, EPOCH TIME: 1740153658.217179
[02/21 13:00:58     28s] Processing tracks to init pin-track alignment.
[02/21 13:00:58     28s] z: 2, totalTracks: 1
[02/21 13:00:58     28s] z: 4, totalTracks: 1
[02/21 13:00:58     28s] z: 6, totalTracks: 1
[02/21 13:00:58     28s] z: 8, totalTracks: 1
[02/21 13:00:58     28s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 13:00:58     28s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2133.8M, EPOCH TIME: 1740153658.219018
[02/21 13:00:58     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:58     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:58     28s] 
[02/21 13:00:58     28s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:58     28s] 
[02/21 13:00:58     28s]  Skipping Bad Lib Cell Checking (CMU) !
[02/21 13:00:58     28s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2133.8M, EPOCH TIME: 1740153658.231980
[02/21 13:00:58     28s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2133.8M, EPOCH TIME: 1740153658.232024
[02/21 13:00:58     28s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2133.8M, EPOCH TIME: 1740153658.232040
[02/21 13:00:58     28s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2133.8MB).
[02/21 13:00:58     28s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2133.8M, EPOCH TIME: 1740153658.232136
[02/21 13:00:58     28s] TotalInstCnt at PhyDesignMc Initialization: 1257
[02/21 13:00:58     28s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:28.8 mem=2133.8M
[02/21 13:00:58     28s] ### Creating RouteCongInterface, started
[02/21 13:00:58     28s] 
[02/21 13:00:58     28s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[02/21 13:00:58     28s] 
[02/21 13:00:58     28s] #optDebug: {0, 1.000}
[02/21 13:00:58     28s] ### Creating RouteCongInterface, finished
[02/21 13:00:58     28s] {MG  {8 0 4.9 0.119168}  {10 0 16.5 0.398964} }
[02/21 13:00:58     28s] ### Creating LA Mngr. totSessionCpu=0:00:28.8 mem=2133.8M
[02/21 13:00:58     28s] ### Creating LA Mngr, finished. totSessionCpu=0:00:28.8 mem=2133.8M
[02/21 13:00:58     28s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/21 13:00:58     28s] Total-nets :: 1636, Stn-nets :: 0, ratio :: 0 %, Total-len 21355.6, Stn-len 0
[02/21 13:00:58     28s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2172.0M, EPOCH TIME: 1740153658.319516
[02/21 13:00:58     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:58     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:58     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:58     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:58     28s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2130.0M, EPOCH TIME: 1740153658.321923
[02/21 13:00:58     28s] TotalInstCnt at PhyDesignMc Destruction: 1257
[02/21 13:00:58     28s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.58534.2
[02/21 13:00:58     28s] *** DrvOpt #1 [finish] (ccopt_design #1) : [02/21 13:00:58     28s] 
cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:00:28.9/0:00:35.8 (0.8), mem = 2130.0M
[02/21 13:00:58     28s] =============================================================================================
[02/21 13:00:58     28s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.15-s110_1
[02/21 13:00:58     28s] =============================================================================================
[02/21 13:00:58     28s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 13:00:58     28s] ---------------------------------------------------------------------------------------------
[02/21 13:00:58     28s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:00:58     28s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  16.6 % )     0:00:00.0 /  0:00:00.0    0.6
[02/21 13:00:58     28s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:00:58     28s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:00:58     28s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:00:58     28s] [ MISC                   ]          0:00:00.1  (  80.9 % )     0:00:00.1 /  0:00:00.1    0.9
[02/21 13:00:58     28s] ---------------------------------------------------------------------------------------------
[02/21 13:00:58     28s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[02/21 13:00:58     28s] ---------------------------------------------------------------------------------------------
[02/21 13:00:58     28s] 
[02/21 13:00:58     28s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/21 13:00:58     28s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/21 13:00:58     28s] End: GigaOpt high fanout net optimization
[02/21 13:00:58     28s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/21 13:00:58     28s] Deleting Lib Analyzer.
[02/21 13:00:58     28s] Begin: GigaOpt DRV Optimization
[02/21 13:00:58     28s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[02/21 13:00:58     28s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[02/21 13:00:58     28s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:28.9/0:00:35.8 (0.8), mem = 2146.0M
[02/21 13:00:58     28s] Info: 1 net with fixed/cover wires excluded.
[02/21 13:00:58     28s] Info: 2 ideal nets excluded from IPO operation.
[02/21 13:00:58     28s] Info: 1 clock net  excluded from IPO operation.
[02/21 13:00:58     28s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.58534.3
[02/21 13:00:58     28s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 13:00:58     28s] ### Creating PhyDesignMc. totSessionCpu=0:00:28.9 mem=2146.0M
[02/21 13:00:58     28s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/21 13:00:58     28s] OPERPROF: Starting DPlace-Init at level 1, MEM:2146.0M, EPOCH TIME: 1740153658.339086
[02/21 13:00:58     28s] Processing tracks to init pin-track alignment.
[02/21 13:00:58     28s] z: 2, totalTracks: 1
[02/21 13:00:58     28s] z: 4, totalTracks: 1
[02/21 13:00:58     28s] z: 6, totalTracks: 1
[02/21 13:00:58     28s] z: 8, totalTracks: 1
[02/21 13:00:58     28s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 13:00:58     28s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2146.0M, EPOCH TIME: 1740153658.340892
[02/21 13:00:58     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:58     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:58     28s] 
[02/21 13:00:58     28s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:58     28s] 
[02/21 13:00:58     28s]  Skipping Bad Lib Cell Checking (CMU) !
[02/21 13:00:58     28s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2146.0M, EPOCH TIME: 1740153658.353796
[02/21 13:00:58     28s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2146.0M, EPOCH TIME: 1740153658.353842
[02/21 13:00:58     28s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2146.0M, EPOCH TIME: 1740153658.353857
[02/21 13:00:58     28s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2146.0MB).
[02/21 13:00:58     28s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2146.0M, EPOCH TIME: 1740153658.353951
[02/21 13:00:58     28s] TotalInstCnt at PhyDesignMc Initialization: 1257
[02/21 13:00:58     28s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:28.9 mem=2146.0M
[02/21 13:00:58     28s] ### Creating RouteCongInterface, started
[02/21 13:00:58     28s] 
[02/21 13:00:58     28s] Creating Lib Analyzer ...
[02/21 13:00:58     28s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[02/21 13:00:58     28s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[02/21 13:00:58     28s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/21 13:00:58     28s] 
[02/21 13:00:58     28s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/21 13:00:58     29s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:29.2 mem=2146.0M
[02/21 13:00:58     29s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:29.2 mem=2146.0M
[02/21 13:00:58     29s] Creating Lib Analyzer, finished. 
[02/21 13:00:58     29s] 
[02/21 13:00:58     29s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[02/21 13:00:58     29s] 
[02/21 13:00:58     29s] #optDebug: {0, 1.000}
[02/21 13:00:58     29s] ### Creating RouteCongInterface, finished
[02/21 13:00:58     29s] {MG  {8 0 4.9 0.119168}  {10 0 16.5 0.398964} }
[02/21 13:00:58     29s] ### Creating LA Mngr. totSessionCpu=0:00:29.2 mem=2146.0M
[02/21 13:00:58     29s] ### Creating LA Mngr, finished. totSessionCpu=0:00:29.2 mem=2146.0M
[02/21 13:00:58     29s] [GPS-DRV] Optimizer parameters ============================= 
[02/21 13:00:58     29s] [GPS-DRV] maxDensity (design): 0.95
[02/21 13:00:58     29s] [GPS-DRV] maxLocalDensity: 0.98
[02/21 13:00:58     29s] [GPS-DRV] All active and enabled setup views
[02/21 13:00:58     29s] [GPS-DRV]     analysis_normal_slow_max
[02/21 13:00:58     29s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/21 13:00:58     29s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/21 13:00:58     29s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/21 13:00:58     29s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[02/21 13:00:58     29s] [GPS-DRV] timing-driven DRV settings
[02/21 13:00:58     29s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[02/21 13:00:58     29s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2203.2M, EPOCH TIME: 1740153658.732461
[02/21 13:00:58     29s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2203.2M, EPOCH TIME: 1740153658.732550
[02/21 13:00:58     29s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/21 13:00:58     29s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/21 13:00:58     29s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/21 13:00:58     29s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/21 13:00:58     29s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/21 13:00:58     29s] Info: violation cost 692.694519 (cap = 0.000000, tran = 692.694519, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/21 13:00:58     29s] |   111|   442|    -0.96|     0|     0|     0.00|     0|     0|     0|     0|    97.03|     0.00|       0|       0|       0| 67.46%|          |         |
[02/21 13:00:59     29s] Info: violation cost 19.732151 (cap = 0.000000, tran = 19.732151, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/21 13:00:59     29s] |    65|    65|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|    97.98|     0.00|      86|       0|       2| 72.33%| 0:00:01.0|  2241.8M|
[02/21 13:00:59     29s] Info: violation cost 19.732151 (cap = 0.000000, tran = 19.732151, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/21 13:00:59     29s] 
[02/21 13:00:59     29s] ###############################################################################
[02/21 13:00:59     29s] #
[02/21 13:00:59     29s] #  Large fanout net report:  
[02/21 13:00:59     29s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[02/21 13:00:59     29s] #     - current density: 72.33
[02/21 13:00:59     29s] #
[02/21 13:00:59     29s] #  List of high fanout nets:
[02/21 13:00:59     29s] #
[02/21 13:00:59     29s] ###############################################################################
[02/21 13:00:59     29s] |    65|    65|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|    97.98|     0.00|       0|       0|       0| 72.33%| 0:00:00.0|  2245.3M|
[02/21 13:00:59     29s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/21 13:00:59     29s] Finished writing unified metrics of routing constraints.
[02/21 13:00:59     29s] Bottom Preferred Layer:
[02/21 13:00:59     29s]     None
[02/21 13:00:59     29s] Via Pillar Rule:
[02/21 13:00:59     29s]     None
[02/21 13:00:59     29s] 
[02/21 13:00:59     29s] 
[02/21 13:00:59     29s] =======================================================================
[02/21 13:00:59     29s]                 Reasons for remaining drv violations
[02/21 13:00:59     29s] =======================================================================
[02/21 13:00:59     29s] *info: Total 65 net(s) have violations which can't be fixed by DRV optimization.
[02/21 13:00:59     29s] 
[02/21 13:00:59     29s] MultiBuffering failure reasons
[02/21 13:00:59     29s] ------------------------------------------------
[02/21 13:00:59     29s] *info:    65 net(s): Could not be fixed because the gain is not enough.
[02/21 13:00:59     29s] 
[02/21 13:00:59     29s] 
[02/21 13:00:59     29s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=2245.3M) ***
[02/21 13:00:59     29s] 
[02/21 13:00:59     29s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2245.3M, EPOCH TIME: 1740153659.292529
[02/21 13:00:59     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1343).
[02/21 13:00:59     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:59     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:59     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:59     29s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2245.3M, EPOCH TIME: 1740153659.295018
[02/21 13:00:59     29s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2245.3M, EPOCH TIME: 1740153659.295125
[02/21 13:00:59     29s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2245.3M, EPOCH TIME: 1740153659.295149
[02/21 13:00:59     29s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2245.3M, EPOCH TIME: 1740153659.297020
[02/21 13:00:59     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:59     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:59     29s] 
[02/21 13:00:59     29s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:59     29s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:2245.3M, EPOCH TIME: 1740153659.310227
[02/21 13:00:59     29s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2245.3M, EPOCH TIME: 1740153659.310294
[02/21 13:00:59     29s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2245.3M, EPOCH TIME: 1740153659.310314
[02/21 13:00:59     29s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2245.3M, EPOCH TIME: 1740153659.310404
[02/21 13:00:59     29s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2245.3M, EPOCH TIME: 1740153659.310448
[02/21 13:00:59     29s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.015, REAL:0.015, MEM:2245.3M, EPOCH TIME: 1740153659.310475
[02/21 13:00:59     29s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.015, REAL:0.015, MEM:2245.3M, EPOCH TIME: 1740153659.310486
[02/21 13:00:59     29s] TDRefine: refinePlace mode is spiral
[02/21 13:00:59     29s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.58534.5
[02/21 13:00:59     29s] OPERPROF: Starting RefinePlace at level 1, MEM:2245.3M, EPOCH TIME: 1740153659.310517
[02/21 13:00:59     29s] *** Starting place_detail (0:00:29.8 mem=2245.3M) ***
[02/21 13:00:59     29s] Total net bbox length = 1.720e+04 (8.214e+03 8.984e+03) (ext = 4.798e+02)
[02/21 13:00:59     29s] 
[02/21 13:00:59     29s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:59     29s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 13:00:59     29s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:00:59     29s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:00:59     29s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2245.3M, EPOCH TIME: 1740153659.312547
[02/21 13:00:59     29s] Starting refinePlace ...
[02/21 13:00:59     29s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:00:59     29s] One DDP V2 for no tweak run.
[02/21 13:00:59     29s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:00:59     29s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2245.3M, EPOCH TIME: 1740153659.314667
[02/21 13:00:59     29s] DDP initSite1 nrRow 44 nrJob 44
[02/21 13:00:59     29s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2245.3M, EPOCH TIME: 1740153659.314699
[02/21 13:00:59     29s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2245.3M, EPOCH TIME: 1740153659.314718
[02/21 13:00:59     29s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2245.3M, EPOCH TIME: 1740153659.314731
[02/21 13:00:59     29s] DDP markSite nrRow 44 nrJob 44
[02/21 13:00:59     29s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2245.3M, EPOCH TIME: 1740153659.314761
[02/21 13:00:59     29s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2245.3M, EPOCH TIME: 1740153659.314771
[02/21 13:00:59     29s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/21 13:00:59     29s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2245.3M, EPOCH TIME: 1740153659.315408
[02/21 13:00:59     29s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2245.3M, EPOCH TIME: 1740153659.315422
[02/21 13:00:59     29s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2245.3M, EPOCH TIME: 1740153659.315543
[02/21 13:00:59     29s] ** Cut row section cpu time 0:00:00.0.
[02/21 13:00:59     29s]  ** Cut row section real time 0:00:00.0.
[02/21 13:00:59     29s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2245.3M, EPOCH TIME: 1740153659.315561
[02/21 13:00:59     29s]   Spread Effort: high, standalone mode, useDDP on.
[02/21 13:00:59     29s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2245.3MB) @(0:00:29.8 - 0:00:29.9).
[02/21 13:00:59     29s] Move report: preRPlace moves 157 insts, mean move: 1.39 um, max move: 4.82 um 
[02/21 13:00:59     29s] 	Max move on inst (FE_OFC19_product_o_5): (21.20, 71.06) --> (19.80, 67.64)
[02/21 13:00:59     29s] 	Length: 15 sites, height: 1 rows, site name: CoreSite, cell type: BUFX12
[02/21 13:00:59     29s] wireLenOptFixPriorityInst 40 inst fixed
[02/21 13:00:59     29s] 
[02/21 13:00:59     29s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/21 13:00:59     29s] Move report: legalization moves 57 insts, mean move: 4.34 um, max move: 12.33 um spiral
[02/21 13:00:59     29s] 	Max move on inst (FE_OFC46_b_i_11): (32.40, 2.66) --> (39.60, 7.79)
[02/21 13:00:59     29s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/21 13:00:59     29s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/21 13:00:59     29s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2248.4MB) @(0:00:29.9 - 0:00:29.9).
[02/21 13:00:59     29s] Move report: Detail placement moves 214 insts, mean move: 2.18 um, max move: 12.33 um 
[02/21 13:00:59     29s] 	Max move on inst (FE_OFC46_b_i_11): (32.40, 2.66) --> (39.60, 7.79)
[02/21 13:00:59     29s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2248.4MB
[02/21 13:00:59     29s] Statistics of distance of Instance movement in refine placement:
[02/21 13:00:59     29s]   maximum (X+Y) =        12.33 um
[02/21 13:00:59     29s]   inst (FE_OFC46_b_i_11) with max move: (32.4, 2.66) -> (39.6, 7.79)
[02/21 13:00:59     29s]   mean    (X+Y) =         2.18 um
[02/21 13:00:59     29s] Total instances moved : 214
[02/21 13:00:59     29s] Summary Report:
[02/21 13:00:59     29s] Instances move: 214 (out of 1343 movable)
[02/21 13:00:59     29s] Instances flipped: 0
[02/21 13:00:59     29s] Mean displacement: 2.18 um
[02/21 13:00:59     29s] Max displacement: 12.33 um (Instance: FE_OFC46_b_i_11) (32.4, 2.66) -> (39.6, 7.79)
[02/21 13:00:59     29s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[02/21 13:00:59     29s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.023, REAL:0.023, MEM:2248.4M, EPOCH TIME: 1740153659.335471
[02/21 13:00:59     29s] Total net bbox length = 1.752e+04 (8.386e+03 9.135e+03) (ext = 6.640e+02)
[02/21 13:00:59     29s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2248.4MB
[02/21 13:00:59     29s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2248.4MB) @(0:00:29.8 - 0:00:29.9).
[02/21 13:00:59     29s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.58534.5
[02/21 13:00:59     29s] *** Finished place_detail (0:00:29.9 mem=2248.4M) ***
[02/21 13:00:59     29s] OPERPROF: Finished RefinePlace at level 1, CPU:0.025, REAL:0.025, MEM:2248.4M, EPOCH TIME: 1740153659.335739
[02/21 13:00:59     29s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2248.4M, EPOCH TIME: 1740153659.338339
[02/21 13:00:59     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1343).
[02/21 13:00:59     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:59     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:59     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:59     29s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2245.4M, EPOCH TIME: 1740153659.340996
[02/21 13:00:59     29s] *** maximum move = 12.33 um ***
[02/21 13:00:59     29s] *** Finished re-routing un-routed nets (2245.4M) ***
[02/21 13:00:59     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:2245.4M, EPOCH TIME: 1740153659.354317
[02/21 13:00:59     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2245.4M, EPOCH TIME: 1740153659.356437
[02/21 13:00:59     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:59     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:59     29s] 
[02/21 13:00:59     29s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:59     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2245.4M, EPOCH TIME: 1740153659.369883
[02/21 13:00:59     29s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2245.4M, EPOCH TIME: 1740153659.369941
[02/21 13:00:59     29s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2245.4M, EPOCH TIME: 1740153659.369961
[02/21 13:00:59     29s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2245.4M, EPOCH TIME: 1740153659.370043
[02/21 13:00:59     29s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2245.4M, EPOCH TIME: 1740153659.370077
[02/21 13:00:59     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:2245.4M, EPOCH TIME: 1740153659.370100
[02/21 13:00:59     29s] 
[02/21 13:00:59     29s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2245.4M) ***
[02/21 13:00:59     29s] Total-nets :: 1722, Stn-nets :: 174, ratio :: 10.1045 %, Total-len 21407.2, Stn-len 2639.26
[02/21 13:00:59     29s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2226.3M, EPOCH TIME: 1740153659.377730
[02/21 13:00:59     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:59     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:59     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:59     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:59     29s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2165.3M, EPOCH TIME: 1740153659.380387
[02/21 13:00:59     29s] TotalInstCnt at PhyDesignMc Destruction: 1343
[02/21 13:00:59     29s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.58534.3
[02/21 13:00:59     29s] 
[02/21 13:00:59     29s] =============================================================================================
[02/21 13:00:59     29s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.15-s110_1
[02/21 13:00:59     29s] =============================================================================================
[02/21 13:00:59     29s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 13:00:59     29s] ---------------------------------------------------------------------------------------------
[02/21 13:00:59     29s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:00:59     29s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  28.9 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 13:00:59     29s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:00:59     29s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.6
[02/21 13:00:59     29s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:00:59     29s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 13:00:59     29s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:00:59     29s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.6 /  0:00:00.5    1.0
[02/21 13:00:59     29s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[02/21 13:00:59     29s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:00:59     29s] [ OptEval                ]      4   0:00:00.5  (  44.4 % )     0:00:00.5 /  0:00:00.4    0.9
[02/21 13:00:59     29s] [ OptCommit              ]      4   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.7
[02/21 13:00:59     29s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.2
[02/21 13:00:59     29s] [ IncrDelayCalc          ]     13   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    1.1
[02/21 13:00:59     29s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:00:59     29s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:00:59     29s] [ RefinePlace            ]      1   0:00:00.1  (   7.4 % )     0:00:00.1 /  0:00:00.1    0.8
[02/21 13:00:59     29s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:00:59     29s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:00:29.9/0:00:36.9 (0.8), mem = 2165.3M
[02/21 13:00:59     29s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:00:59     29s] [ MISC                   ]          0:00:00.1  (   7.3 % )     0:00:00.1 /  0:00:00.1    1.1
[02/21 13:00:59     29s] ---------------------------------------------------------------------------------------------
[02/21 13:00:59     29s]  DrvOpt #2 TOTAL                    0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[02/21 13:00:59     29s] ---------------------------------------------------------------------------------------------
[02/21 13:00:59     29s] 
[02/21 13:00:59     29s] End: GigaOpt DRV Optimization
[02/21 13:00:59     29s] GigaOpt DRV: restore maxLocalDensity to 0.98
[02/21 13:00:59     29s] GigaOpt DRV: restore maxLocalDensity to 0.98
[02/21 13:00:59     29s] **opt_design ... cpu = 0:00:02, real = 0:00:03, mem = 1849.7M, totSessionCpu=0:00:30 **
[02/21 13:00:59     29s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/21 13:00:59     29s] Deleting Lib Analyzer.
[02/21 13:00:59     29s] Begin: GigaOpt Global Optimization
[02/21 13:00:59     29s] *info: use new DP (enabled)
[02/21 13:00:59     29s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/21 13:00:59     29s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/21 13:00:59     29s] Info: 1 net with fixed/cover wires excluded.
[02/21 13:00:59     29s] Info: 2 ideal nets excluded from IPO operation.
[02/21 13:00:59     29s] Info: 1 clock net  excluded from IPO operation.
[02/21 13:00:59     29s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:29.9/0:00:36.9 (0.8), mem = 2165.3M
[02/21 13:00:59     29s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.58534.4
[02/21 13:00:59     29s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 13:00:59     29s] ### Creating PhyDesignMc. totSessionCpu=0:00:29.9 mem=2165.3M
[02/21 13:00:59     29s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/21 13:00:59     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:2165.3M, EPOCH TIME: 1740153659.388412
[02/21 13:00:59     29s] Processing tracks to init pin-track alignment.
[02/21 13:00:59     29s] z: 2, totalTracks: 1
[02/21 13:00:59     29s] z: 4, totalTracks: 1
[02/21 13:00:59     29s] z: 6, totalTracks: 1
[02/21 13:00:59     29s] z: 8, totalTracks: 1
[02/21 13:00:59     29s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 13:00:59     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2165.3M, EPOCH TIME: 1740153659.390422
[02/21 13:00:59     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:59     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:59     29s] 
[02/21 13:00:59     29s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:59     29s] 
[02/21 13:00:59     29s]  Skipping Bad Lib Cell Checking (CMU) !
[02/21 13:00:59     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2165.3M, EPOCH TIME: 1740153659.403459
[02/21 13:00:59     29s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2165.3M, EPOCH TIME: 1740153659.403503
[02/21 13:00:59     29s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2165.3M, EPOCH TIME: 1740153659.403519
[02/21 13:00:59     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2165.3MB).
[02/21 13:00:59     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2165.3M, EPOCH TIME: 1740153659.403610
[02/21 13:00:59     29s] TotalInstCnt at PhyDesignMc Initialization: 1343
[02/21 13:00:59     29s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:29.9 mem=2165.3M
[02/21 13:00:59     29s] ### Creating RouteCongInterface, started
[02/21 13:00:59     29s] 
[02/21 13:00:59     29s] Creating Lib Analyzer ...
[02/21 13:00:59     29s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[02/21 13:00:59     29s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[02/21 13:00:59     29s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/21 13:00:59     29s] 
[02/21 13:00:59     29s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/21 13:00:59     30s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:30.2 mem=2165.3M
[02/21 13:00:59     30s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:30.2 mem=2165.3M
[02/21 13:00:59     30s] Creating Lib Analyzer, finished. 
[02/21 13:00:59     30s] 
[02/21 13:00:59     30s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[02/21 13:00:59     30s] 
[02/21 13:00:59     30s] #optDebug: {0, 1.000}
[02/21 13:00:59     30s] ### Creating RouteCongInterface, finished
[02/21 13:00:59     30s] {MG  {8 0 4.9 0.119168}  {10 0 16.5 0.398964} }
[02/21 13:00:59     30s] ### Creating LA Mngr. totSessionCpu=0:00:30.2 mem=2165.3M
[02/21 13:00:59     30s] ### Creating LA Mngr, finished. totSessionCpu=0:00:30.2 mem=2165.3M
[02/21 13:00:59     30s] *info: 1 clock net excluded
[02/21 13:00:59     30s] *info: 2 ideal nets excluded from IPO operation.
[02/21 13:00:59     30s] *info: 25 no-driver nets excluded.
[02/21 13:00:59     30s] *info: 1 net with fixed/cover wires excluded.
[02/21 13:00:59     30s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2224.5M, EPOCH TIME: 1740153659.787571
[02/21 13:00:59     30s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2224.5M, EPOCH TIME: 1740153659.787628
[02/21 13:00:59     30s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[02/21 13:00:59     30s] +--------+--------+---------+------------+--------+------------------------+---------+-------------------------+
[02/21 13:00:59     30s] |  WNS   |  TNS   | Density |    Real    |  Mem   |       Worst View       |Pathgroup|        End Point        |
[02/21 13:00:59     30s] +--------+--------+---------+------------+--------+------------------------+---------+-------------------------+
[02/21 13:00:59     30s] |   0.000|   0.000|   72.33%|   0:00:00.0| 2225.5M|analysis_normal_slow_max|       NA| NA                      |
[02/21 13:00:59     30s] +--------+--------+---------+------------+--------+------------------------+---------+-------------------------+
[02/21 13:00:59     30s] 
[02/21 13:00:59     30s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2225.5M) ***
[02/21 13:00:59     30s] 
[02/21 13:00:59     30s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2225.5M) ***
[02/21 13:00:59     30s] Finished writing unified metrics of routing constraints.
[02/21 13:00:59     30s] Bottom Preferred Layer:
[02/21 13:00:59     30s]     None
[02/21 13:00:59     30s] Via Pillar Rule:
[02/21 13:00:59     30s]     None
[02/21 13:00:59     30s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[02/21 13:00:59     30s] Total-nets :: 1722, Stn-nets :: 174, ratio :: 10.1045 %, Total-len 21407.2, Stn-len 2639.26
[02/21 13:00:59     30s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2168.5M, EPOCH TIME: 1740153659.835692
[02/21 13:00:59     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1343).
[02/21 13:00:59     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:59     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:59     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:59     30s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2166.5M, EPOCH TIME: 1740153659.838308
[02/21 13:00:59     30s] TotalInstCnt at PhyDesignMc Destruction: 1343
[02/21 13:00:59     30s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.58534.4
[02/21 13:00:59     30s] 
[02/21 13:00:59     30s] =============================================================================================
[02/21 13:00:59     30s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.15-s110_1
[02/21 13:00:59     30s] =============================================================================================
[02/21 13:00:59     30s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 13:00:59     30s] ---------------------------------------------------------------------------------------------
[02/21 13:00:59     30s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:00:59     30s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  63.1 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 13:00:59     30s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:00:59     30s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    1.1
[02/21 13:00:59     30s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:00:59     30s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 13:00:59     30s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:00:59     30s] [ TransformInit          ]      1   0:00:00.1  (  17.4 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 13:00:59     30s] [ MISC                   ]          0:00:00.1  (  13.5 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 13:00:59     30s] ---------------------------------------------------------------------------------------------
[02/21 13:00:59     30s]  GlobalOpt #1 TOTAL                 0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.4    1.0
[02/21 13:00:59     30s] ---------------------------------------------------------------------------------------------
[02/21 13:00:59     30s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.5 (1.0), totSession cpu/real = 0:00:30.4/0:00:37.3 (0.8), mem = 2166.5M
[02/21 13:00:59     30s] 
[02/21 13:00:59     30s] End: GigaOpt Global Optimization
[02/21 13:00:59     30s] *** Timing Is met
[02/21 13:00:59     30s] *** Check timing (0:00:00.0)
[02/21 13:00:59     30s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/21 13:00:59     30s] Deleting Lib Analyzer.
[02/21 13:00:59     30s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[02/21 13:00:59     30s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[02/21 13:00:59     30s] Info: 1 net with fixed/cover wires excluded.
[02/21 13:00:59     30s] ### Creating LA Mngr. totSessionCpu=0:00:30.4 mem=2166.5M
[02/21 13:00:59     30s] Info: 2 ideal nets excluded from IPO operation.
[02/21 13:00:59     30s] Info: 1 clock net  excluded from IPO operation.
[02/21 13:00:59     30s] ### Creating LA Mngr, finished. totSessionCpu=0:00:30.4 mem=2166.5M
[02/21 13:00:59     30s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/21 13:00:59     30s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2166.5M, EPOCH TIME: 1740153659.848042
[02/21 13:00:59     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:59     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:59     30s] 
[02/21 13:00:59     30s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:59     30s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2166.5M, EPOCH TIME: 1740153659.861165
[02/21 13:00:59     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:59     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:59     30s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 13:00:59     30s] ### Creating PhyDesignMc. totSessionCpu=0:00:30.4 mem=2223.7M
[02/21 13:00:59     30s] OPERPROF: Starting DPlace-Init at level 1, MEM:2223.7M, EPOCH TIME: 1740153659.865247
[02/21 13:00:59     30s] Processing tracks to init pin-track alignment.
[02/21 13:00:59     30s] z: 2, totalTracks: 1
[02/21 13:00:59     30s] z: 4, totalTracks: 1
[02/21 13:00:59     30s] z: 6, totalTracks: 1
[02/21 13:00:59     30s] z: 8, totalTracks: 1
[02/21 13:00:59     30s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 13:00:59     30s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2223.7M, EPOCH TIME: 1740153659.867302
[02/21 13:00:59     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:59     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:00:59     30s] 
[02/21 13:00:59     30s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:00:59     30s] 
[02/21 13:00:59     30s]  Skipping Bad Lib Cell Checking (CMU) !
[02/21 13:00:59     30s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2223.7M, EPOCH TIME: 1740153659.880284
[02/21 13:00:59     30s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2223.7M, EPOCH TIME: 1740153659.880334
[02/21 13:00:59     30s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2223.7M, EPOCH TIME: 1740153659.880352
[02/21 13:00:59     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2223.7MB).
[02/21 13:00:59     30s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2223.7M, EPOCH TIME: 1740153659.880449
[02/21 13:00:59     30s] TotalInstCnt at PhyDesignMc Initialization: 1343
[02/21 13:00:59     30s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:30.4 mem=2223.7M
[02/21 13:00:59     30s] 
[02/21 13:00:59     30s] Creating Lib Analyzer ...
[02/21 13:00:59     30s] Begin: Area Reclaim Optimization
[02/21 13:00:59     30s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:30.4/0:00:37.4 (0.8), mem = 2223.7M
[02/21 13:00:59     30s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[02/21 13:00:59     30s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[02/21 13:00:59     30s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/21 13:00:59     30s] 
[02/21 13:00:59     30s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/21 13:01:00     30s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:30.7 mem=2225.7M
[02/21 13:01:00     30s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:30.7 mem=2225.7M
[02/21 13:01:00     30s] Creating Lib Analyzer, finished. 
[02/21 13:01:00     30s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.58534.5
[02/21 13:01:00     30s] ### Creating RouteCongInterface, started
[02/21 13:01:00     30s] 
[02/21 13:01:00     30s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[02/21 13:01:00     30s] 
[02/21 13:01:00     30s] #optDebug: {0, 1.000}
[02/21 13:01:00     30s] ### Creating RouteCongInterface, finished
[02/21 13:01:00     30s] {MG  {8 0 4.9 0.119168}  {10 0 16.5 0.398964} }
[02/21 13:01:00     30s] ### Creating LA Mngr. totSessionCpu=0:00:30.7 mem=2225.7M
[02/21 13:01:00     30s] ### Creating LA Mngr, finished. totSessionCpu=0:00:30.7 mem=2225.7M
[02/21 13:01:00     30s] Usable buffer cells for single buffer setup transform:
[02/21 13:01:00     30s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[02/21 13:01:00     30s] Number of usable buffer cells above: 10
[02/21 13:01:00     30s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2225.7M, EPOCH TIME: 1740153660.237020
[02/21 13:01:00     30s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2225.7M, EPOCH TIME: 1740153660.237080
[02/21 13:01:00     30s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 72.33
[02/21 13:01:00     30s] +---------+---------+--------+--------+------------+--------+
[02/21 13:01:00     30s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/21 13:01:00     30s] +---------+---------+--------+--------+------------+--------+
[02/21 13:01:00     30s] |   72.33%|        -|   0.100|   0.000|   0:00:00.0| 2225.7M|
[02/21 13:01:00     30s] |   72.33%|        0|   0.100|   0.000|   0:00:00.0| 2226.7M|
[02/21 13:01:00     30s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[02/21 13:01:00     30s] |   72.33%|        0|   0.100|   0.000|   0:00:00.0| 2226.7M|
[02/21 13:01:00     30s] |   71.03%|       43|   0.100|   0.000|   0:00:00.0| 2252.3M|
[02/21 13:01:00     31s] |   69.11%|      102|   0.100|   0.000|   0:00:00.0| 2253.3M|
[02/21 13:01:00     31s] |   68.61%|       47|   0.100|   0.000|   0:00:00.0| 2253.3M|
[02/21 13:01:00     31s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[02/21 13:01:00     31s] |   68.61%|        0|   0.100|   0.000|   0:00:00.0| 2253.3M|
[02/21 13:01:00     31s] |   68.61%|        0|   0.100|   0.000|   0:00:00.0| 2253.3M|
[02/21 13:01:00     31s] 
[02/21 13:01:00     31s] ** Summary: Restruct = 0 Buffer Deletion = 43 Declone = 0 Resize = 147 **
[02/21 13:01:00     31s] +---------+---------+--------+--------+------------+--------+
[02/21 13:01:00     31s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 68.61
[02/21 13:01:00     31s] --------------------------------------------------------------
[02/21 13:01:00     31s] |                                   | Total     | Sequential |
[02/21 13:01:00     31s] --------------------------------------------------------------
[02/21 13:01:00     31s] | Num insts resized                 |     102  |       2    |
[02/21 13:01:00     31s] | Num insts undone                  |       2  |       0    |
[02/21 13:01:00     31s] | Num insts Downsized               |     102  |       2    |
[02/21 13:01:00     31s] | Num insts Samesized               |       0  |       0    |
[02/21 13:01:00     31s] | Num insts Upsized                 |       0  |       0    |
[02/21 13:01:00     31s] | Num multiple commits+uncommits    |      45  |       -    |
[02/21 13:01:00     31s] --------------------------------------------------------------
[02/21 13:01:00     31s] Finished writing unified metrics of routing constraints.
[02/21 13:01:00     31s] Bottom Preferred Layer:
[02/21 13:01:00     31s]     None
[02/21 13:01:00     31s] Via Pillar Rule:
[02/21 13:01:00     31s]     None
[02/21 13:01:00     31s] 
[02/21 13:01:00     31s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/21 13:01:00     31s] End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
[02/21 13:01:00     31s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.58534.5
[02/21 13:01:00     31s] *** AreaOpt #1 [finish] (ccopt_design #1) : [02/21 13:01:00     31s] 
[02/21 13:01:00     31s] =============================================================================================
cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:31.3/0:00:38.3 (0.8), mem = 2253.3M
[02/21 13:01:00     31s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.15-s110_1
[02/21 13:01:00     31s] =============================================================================================
[02/21 13:01:00     31s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 13:01:00     31s] ---------------------------------------------------------------------------------------------
[02/21 13:01:00     31s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:00     31s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  34.1 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 13:01:00     31s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:00     31s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:00     31s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:00     31s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:00     31s] [ OptimizationStep       ]      1   0:00:00.0  (   1.5 % )     0:00:00.5 /  0:00:00.5    1.0
[02/21 13:01:00     31s] [ OptSingleIteration     ]      7   0:00:00.0  (   2.9 % )     0:00:00.5 /  0:00:00.5    1.0
[02/21 13:01:00     31s] [ OptGetWeight           ]    390   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:00     31s] [ OptEval                ]    390   0:00:00.1  (  12.8 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 13:01:00     31s] [ OptCommit              ]    390   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.7
[02/21 13:01:00     31s] [ PostCommitDelayUpdate  ]    392   0:00:00.0  (   2.8 % )     0:00:00.3 /  0:00:00.3    0.9
[02/21 13:01:00     31s] [ IncrDelayCalc          ]     92   0:00:00.3  (  31.7 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 13:01:00     31s] [ IncrTimingUpdate       ]     18   0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.1    1.3
[02/21 13:01:00     31s] [ MISC                   ]          0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.1    1.1
[02/21 13:01:00     31s] ---------------------------------------------------------------------------------------------
[02/21 13:01:00     31s]  AreaOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[02/21 13:01:00     31s] ---------------------------------------------------------------------------------------------
[02/21 13:01:00     31s] 
[02/21 13:01:00     31s] Executing incremental physical updates
[02/21 13:01:00     31s] Executing incremental physical updates
[02/21 13:01:00     31s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2234.2M, EPOCH TIME: 1740153660.758620
[02/21 13:01:00     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1300).
[02/21 13:01:00     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:00     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:00     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:00     31s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2172.2M, EPOCH TIME: 1740153660.761029
[02/21 13:01:00     31s] TotalInstCnt at PhyDesignMc Destruction: 1300
[02/21 13:01:00     31s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2172.24M, totSessionCpu=0:00:31).
[02/21 13:01:00     31s] 
[02/21 13:01:00     31s] Active setup views:
[02/21 13:01:00     31s]  analysis_normal_slow_max
[02/21 13:01:00     31s]   Dominating endpoints: 0
[02/21 13:01:00     31s]   Dominating TNS: -0.000
[02/21 13:01:00     31s] 
[02/21 13:01:00     31s] Deleting Lib Analyzer.
[02/21 13:01:00     31s] **INFO: Flow update: Design timing is met.
[02/21 13:01:00     31s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/21 13:01:00     31s] **INFO: Flow update: Design timing is met.
[02/21 13:01:00     31s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[02/21 13:01:00     31s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[02/21 13:01:00     31s] Info: 1 net with fixed/cover wires excluded.
[02/21 13:01:00     31s] ### Creating LA Mngr. totSessionCpu=0:00:31.3 mem=2166.4M
[02/21 13:01:00     31s] ### Creating LA Mngr, finished. totSessionCpu=0:00:31.3 mem=2166.4M
[02/21 13:01:00     31s] Info: 2 ideal nets excluded from IPO operation.
[02/21 13:01:00     31s] Info: 1 clock net  excluded from IPO operation.
[02/21 13:01:00     31s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 13:01:00     31s] ### Creating PhyDesignMc. totSessionCpu=0:00:31.3 mem=2223.6M
[02/21 13:01:00     31s] OPERPROF: Starting DPlace-Init at level 1, MEM:2223.6M, EPOCH TIME: 1740153660.811109
[02/21 13:01:00     31s] Processing tracks to init pin-track alignment.
[02/21 13:01:00     31s] z: 2, totalTracks: 1
[02/21 13:01:00     31s] z: 4, totalTracks: 1
[02/21 13:01:00     31s] z: 6, totalTracks: 1
[02/21 13:01:00     31s] z: 8, totalTracks: 1
[02/21 13:01:00     31s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 13:01:00     31s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2223.6M, EPOCH TIME: 1740153660.813176
[02/21 13:01:00     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:00     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:00     31s] 
[02/21 13:01:00     31s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:01:00     31s] 
[02/21 13:01:00     31s]  Skipping Bad Lib Cell Checking (CMU) !
[02/21 13:01:00     31s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2223.6M, EPOCH TIME: 1740153660.826135
[02/21 13:01:00     31s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2223.6M, EPOCH TIME: 1740153660.826176
[02/21 13:01:00     31s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2223.6M, EPOCH TIME: 1740153660.826191
[02/21 13:01:00     31s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2223.6MB).
[02/21 13:01:00     31s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2223.6M, EPOCH TIME: 1740153660.826279
[02/21 13:01:00     31s] TotalInstCnt at PhyDesignMc Initialization: 1300
[02/21 13:01:00     31s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:31.3 mem=2223.6M
[02/21 13:01:00     31s] 
[02/21 13:01:00     31s] Creating Lib Analyzer ...
[02/21 13:01:00     31s] Begin: Area Reclaim Optimization
[02/21 13:01:00     31s] *** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:31.3/0:00:38.3 (0.8), mem = 2223.6M
[02/21 13:01:00     31s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[02/21 13:01:00     31s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[02/21 13:01:00     31s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/21 13:01:00     31s] 
[02/21 13:01:00     31s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/21 13:01:01     31s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:31.6 mem=2229.7M
[02/21 13:01:01     31s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:31.6 mem=2229.7M
[02/21 13:01:01     31s] Creating Lib Analyzer, finished. 
[02/21 13:01:01     31s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.58534.6
[02/21 13:01:01     31s] ### Creating RouteCongInterface, started
[02/21 13:01:01     31s] 
[02/21 13:01:01     31s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[02/21 13:01:01     31s] 
[02/21 13:01:01     31s] #optDebug: {0, 1.000}
[02/21 13:01:01     31s] ### Creating RouteCongInterface, finished
[02/21 13:01:01     31s] {MG  {8 0 4.9 0.119168}  {10 0 16.5 0.398964} }
[02/21 13:01:01     31s] ### Creating LA Mngr. totSessionCpu=0:00:31.7 mem=2229.7M
[02/21 13:01:01     31s] ### Creating LA Mngr, finished. totSessionCpu=0:00:31.7 mem=2229.7M
[02/21 13:01:01     31s] Usable buffer cells for single buffer setup transform:
[02/21 13:01:01     31s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[02/21 13:01:01     31s] Number of usable buffer cells above: 10
[02/21 13:01:01     31s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2229.7M, EPOCH TIME: 1740153661.196990
[02/21 13:01:01     31s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2229.7M, EPOCH TIME: 1740153661.197041
[02/21 13:01:01     31s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 68.61
[02/21 13:01:01     31s] +---------+---------+--------+--------+------------+--------+
[02/21 13:01:01     31s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/21 13:01:01     31s] +---------+---------+--------+--------+------------+--------+
[02/21 13:01:01     31s] |   68.61%|        -|   0.000|   0.000|   0:00:00.0| 2229.7M|
[02/21 13:01:01     31s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[02/21 13:01:01     31s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[02/21 13:01:01     31s] |   68.60%|        1|   0.000|   0.000|   0:00:00.0| 2259.3M|
[02/21 13:01:01     31s] +---------+---------+--------+--------+------------+--------+
[02/21 13:01:01     31s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 68.60
[02/21 13:01:01     31s] 
[02/21 13:01:01     31s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/21 13:01:01     31s] --------------------------------------------------------------
[02/21 13:01:01     31s] |                                   | Total     | Sequential |
[02/21 13:01:01     31s] --------------------------------------------------------------
[02/21 13:01:01     31s] | Num insts resized                 |       0  |       0    |
[02/21 13:01:01     31s] | Num insts undone                  |       0  |       0    |
[02/21 13:01:01     31s] | Num insts Downsized               |       0  |       0    |
[02/21 13:01:01     31s] | Num insts Samesized               |       0  |       0    |
[02/21 13:01:01     31s] | Num insts Upsized                 |       0  |       0    |
[02/21 13:01:01     31s] | Num multiple commits+uncommits    |       0  |       -    |
[02/21 13:01:01     31s] --------------------------------------------------------------
[02/21 13:01:01     31s] Finished writing unified metrics of routing constraints.
[02/21 13:01:01     31s] Bottom Preferred Layer:
[02/21 13:01:01     31s]     None
[02/21 13:01:01     31s] Via Pillar Rule:
[02/21 13:01:01     31s]     None
[02/21 13:01:01     31s] 
[02/21 13:01:01     31s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/21 13:01:01     31s] End: Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:01.0) **
[02/21 13:01:01     31s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.58534.6
[02/21 13:01:01     31s] 
[02/21 13:01:01     31s] =============================================================================================
[02/21 13:01:01     31s]  Step TAT Report : AreaOpt #2 / ccopt_design #1                                 21.15-s110_1
[02/21 13:01:01     31s] =============================================================================================
[02/21 13:01:01     31s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 13:01:01     31s] ---------------------------------------------------------------------------------------------
[02/21 13:01:01     31s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:01     31s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  59.6 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 13:01:01     31s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:01     31s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:01     31s] *** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:31.9/0:00:38.9 (0.8), mem = 2259.3M
[02/21 13:01:01     31s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:01     31s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:01     31s] [ OptimizationStep       ]      1   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 13:01:01     31s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 13:01:01     31s] [ OptGetWeight           ]     76   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:01     31s] [ OptEval                ]     76   0:00:00.1  (  25.6 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 13:01:01     31s] [ OptCommit              ]     76   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:01     31s] [ PostCommitDelayUpdate  ]     76   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[02/21 13:01:01     31s] [ IncrDelayCalc          ]      5   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:01     31s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:01     31s] [ MISC                   ]          0:00:00.1  (   9.7 % )     0:00:00.1 /  0:00:00.0    0.8
[02/21 13:01:01     31s] ---------------------------------------------------------------------------------------------
[02/21 13:01:01     31s]  AreaOpt #2 TOTAL                   0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[02/21 13:01:01     31s] ---------------------------------------------------------------------------------------------
[02/21 13:01:01     31s] 
[02/21 13:01:01     31s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2240.2M, EPOCH TIME: 1740153661.357431
[02/21 13:01:01     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1301).
[02/21 13:01:01     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:01     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:01     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:01     31s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2175.2M, EPOCH TIME: 1740153661.360071
[02/21 13:01:01     31s] TotalInstCnt at PhyDesignMc Destruction: 1301
[02/21 13:01:01     31s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2175.18M, totSessionCpu=0:00:32).
[02/21 13:01:01     31s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/21 13:01:01     31s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/21 13:01:01     31s] Info: 1 net with fixed/cover wires excluded.
[02/21 13:01:01     31s] Info: 2 ideal nets excluded from IPO operation.
[02/21 13:01:01     31s] Info: 1 clock net  excluded from IPO operation.
[02/21 13:01:01     31s] ### Creating LA Mngr. totSessionCpu=0:00:31.9 mem=2175.2M
[02/21 13:01:01     31s] ### Creating LA Mngr, finished. totSessionCpu=0:00:31.9 mem=2175.2M
[02/21 13:01:01     31s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 13:01:01     31s] ### Creating PhyDesignMc. totSessionCpu=0:00:31.9 mem=2232.4M
[02/21 13:01:01     31s] OPERPROF: Starting DPlace-Init at level 1, MEM:2232.4M, EPOCH TIME: 1740153661.367857
[02/21 13:01:01     31s] Processing tracks to init pin-track alignment.
[02/21 13:01:01     31s] z: 2, totalTracks: 1
[02/21 13:01:01     31s] z: 4, totalTracks: 1
[02/21 13:01:01     31s] z: 6, totalTracks: 1
[02/21 13:01:01     31s] z: 8, totalTracks: 1
[02/21 13:01:01     31s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 13:01:01     31s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2232.4M, EPOCH TIME: 1740153661.369755
[02/21 13:01:01     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:01     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:01     31s] 
[02/21 13:01:01     31s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:01:01     31s] 
[02/21 13:01:01     31s]  Skipping Bad Lib Cell Checking (CMU) !
[02/21 13:01:01     31s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2232.4M, EPOCH TIME: 1740153661.382732
[02/21 13:01:01     31s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2232.4M, EPOCH TIME: 1740153661.382792
[02/21 13:01:01     31s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2232.4M, EPOCH TIME: 1740153661.382809
[02/21 13:01:01     31s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2232.4MB).
[02/21 13:01:01     31s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2232.4M, EPOCH TIME: 1740153661.382904
[02/21 13:01:01     31s] TotalInstCnt at PhyDesignMc Initialization: 1301
[02/21 13:01:01     31s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:31.9 mem=2232.4M
[02/21 13:01:01     31s] Begin: Area Reclaim Optimization
[02/21 13:01:01     31s] *** AreaOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:31.9/0:00:38.9 (0.8), mem = 2232.4M
[02/21 13:01:01     31s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.58534.7
[02/21 13:01:01     31s] ### Creating RouteCongInterface, started
[02/21 13:01:01     31s] 
[02/21 13:01:01     31s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[02/21 13:01:01     31s] 
[02/21 13:01:01     31s] #optDebug: {0, 1.000}
[02/21 13:01:01     31s] ### Creating RouteCongInterface, finished
[02/21 13:01:01     31s] {MG  {8 0 4.9 0.119168}  {10 0 16.5 0.398964} }
[02/21 13:01:01     31s] ### Creating LA Mngr. totSessionCpu=0:00:31.9 mem=2232.4M
[02/21 13:01:01     31s] ### Creating LA Mngr, finished. totSessionCpu=0:00:31.9 mem=2232.4M
[02/21 13:01:01     31s] Usable buffer cells for single buffer setup transform:
[02/21 13:01:01     31s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[02/21 13:01:01     31s] Number of usable buffer cells above: 10
[02/21 13:01:01     31s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2232.4M, EPOCH TIME: 1740153661.441279
[02/21 13:01:01     31s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2232.4M, EPOCH TIME: 1740153661.441347
[02/21 13:01:01     31s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 68.60
[02/21 13:01:01     31s] +---------+---------+--------+--------+------------+--------+
[02/21 13:01:01     31s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/21 13:01:01     31s] +---------+---------+--------+--------+------------+--------+
[02/21 13:01:01     31s] |   68.60%|        -|   0.083|   0.000|   0:00:00.0| 2232.4M|
[02/21 13:01:01     31s] |   68.60%|        0|   0.083|   0.000|   0:00:00.0| 2232.4M|
[02/21 13:01:01     31s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[02/21 13:01:01     31s] |   68.60%|        0|   0.083|   0.000|   0:00:00.0| 2232.4M|
[02/21 13:01:01     32s] |   68.60%|        0|   0.083|   0.000|   0:00:00.0| 2233.4M|
[02/21 13:01:01     32s] |   68.60%|        1|   0.083|   0.000|   0:00:00.0| 2258.0M|
[02/21 13:01:01     32s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[02/21 13:01:01     32s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[02/21 13:01:01     32s] |   68.60%|        0|   0.083|   0.000|   0:00:00.0| 2258.0M|
[02/21 13:01:01     32s] |   68.60%|        0|   0.083|   0.000|   0:00:00.0| 2258.0M|
[02/21 13:01:01     32s] 
[02/21 13:01:01     32s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/21 13:01:01     32s] --------------------------------------------------------------
[02/21 13:01:01     32s] |                                   | Total     | Sequential |
[02/21 13:01:01     32s] --------------------------------------------------------------
[02/21 13:01:01     32s] | Num insts resized                 |       0  |       0    |
[02/21 13:01:01     32s] | Num insts undone                  |       1  |       0    |
[02/21 13:01:01     32s] | Num insts Downsized               |       0  |       0    |
[02/21 13:01:01     32s] | Num insts Samesized               |       0  |       0    |
[02/21 13:01:01     32s] | Num insts Upsized                 |       0  |       0    |
[02/21 13:01:01     32s] | Num multiple commits+uncommits    |       0  |       -    |
[02/21 13:01:01     32s] --------------------------------------------------------------
[02/21 13:01:01     32s] +---------+---------+--------+--------+------------+--------+
[02/21 13:01:01     32s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 68.60
[02/21 13:01:01     32s] Finished writing unified metrics of routing constraints.
[02/21 13:01:01     32s] Bottom Preferred Layer:
[02/21 13:01:01     32s]     None
[02/21 13:01:01     32s] Via Pillar Rule:
[02/21 13:01:01     32s]     None
[02/21 13:01:01     32s] 
[02/21 13:01:01     32s] Number of times islegalLocAvaiable called = 1 skipped = 0, called in commitmove = 1, skipped in commitmove = 0
[02/21 13:01:01     32s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[02/21 13:01:01     32s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2258.0M, EPOCH TIME: 1740153661.561870
[02/21 13:01:01     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1301).
[02/21 13:01:01     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:01     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:01     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:01     32s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2258.0M, EPOCH TIME: 1740153661.564831
[02/21 13:01:01     32s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2258.0M, EPOCH TIME: 1740153661.565549
[02/21 13:01:01     32s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2258.0M, EPOCH TIME: 1740153661.565592
[02/21 13:01:01     32s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2258.0M, EPOCH TIME: 1740153661.567298
[02/21 13:01:01     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:01     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:01     32s] 
[02/21 13:01:01     32s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:01:01     32s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:2258.0M, EPOCH TIME: 1740153661.580137
[02/21 13:01:01     32s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2258.0M, EPOCH TIME: 1740153661.580206
[02/21 13:01:01     32s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2258.0M, EPOCH TIME: 1740153661.580224
[02/21 13:01:01     32s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2258.0M, EPOCH TIME: 1740153661.580306
[02/21 13:01:01     32s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2258.0M, EPOCH TIME: 1740153661.580342
[02/21 13:01:01     32s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.015, REAL:0.015, MEM:2258.0M, EPOCH TIME: 1740153661.580365
[02/21 13:01:01     32s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.015, REAL:0.015, MEM:2258.0M, EPOCH TIME: 1740153661.580376
[02/21 13:01:01     32s] TDRefine: refinePlace mode is spiral
[02/21 13:01:01     32s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.58534.6
[02/21 13:01:01     32s] OPERPROF: Starting RefinePlace at level 1, MEM:2258.0M, EPOCH TIME: 1740153661.580400
[02/21 13:01:01     32s] *** Starting place_detail (0:00:32.1 mem=2258.0M) ***
[02/21 13:01:01     32s] Total net bbox length = 1.729e+04 (8.215e+03 9.075e+03) (ext = 9.027e+02)
[02/21 13:01:01     32s] 
[02/21 13:01:01     32s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:01:01     32s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 13:01:01     32s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:01:01     32s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:01:01     32s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2258.0M, EPOCH TIME: 1740153661.582343
[02/21 13:01:01     32s] Starting refinePlace ...
[02/21 13:01:01     32s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:01:01     32s] One DDP V2 for no tweak run.
[02/21 13:01:01     32s] 
[02/21 13:01:01     32s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/21 13:01:01     32s] Move report: legalization moves 1 insts, mean move: 2.31 um, max move: 2.31 um spiral
[02/21 13:01:01     32s] 	Max move on inst (FE_OFC86_88_52_n_214): (33.00, 47.12) --> (33.60, 45.41)
[02/21 13:01:01     32s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/21 13:01:01     32s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/21 13:01:01     32s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2263.1MB) @(0:00:32.1 - 0:00:32.1).
[02/21 13:01:01     32s] Move report: Detail placement moves 1 insts, mean move: 2.31 um, max move: 2.31 um 
[02/21 13:01:01     32s] 	Max move on inst (FE_OFC86_88_52_n_214): (33.00, 47.12) --> (33.60, 45.41)
[02/21 13:01:01     32s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2263.1MB
[02/21 13:01:01     32s] Statistics of distance of Instance movement in refine placement:
[02/21 13:01:01     32s]   maximum (X+Y) =         2.31 um
[02/21 13:01:01     32s]   inst (FE_OFC86_88_52_n_214) with max move: (33, 47.12) -> (33.6, 45.41)
[02/21 13:01:01     32s]   mean    (X+Y) =         2.31 um
[02/21 13:01:01     32s] Total instances moved : 1
[02/21 13:01:01     32s] Summary Report:
[02/21 13:01:01     32s] Instances move: 1 (out of 1301 movable)
[02/21 13:01:01     32s] Instances flipped: 0
[02/21 13:01:01     32s] Mean displacement: 2.31 um
[02/21 13:01:01     32s] Max displacement: 2.31 um (Instance: FE_OFC86_88_52_n_214) (33, 47.12) -> (33.6, 45.41)
[02/21 13:01:01     32s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[02/21 13:01:01     32s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.012, REAL:0.012, MEM:2263.1M, EPOCH TIME: 1740153661.594389
[02/21 13:01:01     32s] Total net bbox length = 1.729e+04 (8.215e+03 9.075e+03) (ext = 9.027e+02)
[02/21 13:01:01     32s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2263.1MB
[02/21 13:01:01     32s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2263.1MB) @(0:00:32.1 - 0:00:32.1).
[02/21 13:01:01     32s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.58534.6
[02/21 13:01:01     32s] *** Finished place_detail (0:00:32.1 mem=2263.1M) ***
[02/21 13:01:01     32s] OPERPROF: Finished RefinePlace at level 1, CPU:0.014, REAL:0.014, MEM:2263.1M, EPOCH TIME: 1740153661.594688
[02/21 13:01:01     32s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2263.1M, EPOCH TIME: 1740153661.597308
[02/21 13:01:01     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1301).
[02/21 13:01:01     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:01     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:01     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:01     32s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2258.1M, EPOCH TIME: 1740153661.599926
[02/21 13:01:01     32s] *** maximum move = 2.31 um ***
[02/21 13:01:01     32s] *** Finished re-routing un-routed nets (2258.1M) ***
[02/21 13:01:01     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:2258.1M, EPOCH TIME: 1740153661.603819
[02/21 13:01:01     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2258.1M, EPOCH TIME: 1740153661.605551
[02/21 13:01:01     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:01     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:01     32s] 
[02/21 13:01:01     32s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:01:01     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2258.1M, EPOCH TIME: 1740153661.618159
[02/21 13:01:01     32s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2258.1M, EPOCH TIME: 1740153661.618199
[02/21 13:01:01     32s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2258.1M, EPOCH TIME: 1740153661.618216
[02/21 13:01:01     32s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2258.1M, EPOCH TIME: 1740153661.618294
[02/21 13:01:01     32s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2258.1M, EPOCH TIME: 1740153661.618327
[02/21 13:01:01     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.015, MEM:2258.1M, EPOCH TIME: 1740153661.618349
[02/21 13:01:01     32s] 
[02/21 13:01:01     32s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=2258.1M) ***
[02/21 13:01:01     32s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.58534.7
[02/21 13:01:01     32s] *** AreaOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (0.9), totSession cpu/real = 0:00:32.1/0:00:39.1 (0.8), mem = 2258.1M
[02/21 13:01:01     32s] 
[02/21 13:01:01     32s] =============================================================================================
[02/21 13:01:01     32s]  Step TAT Report : AreaOpt #3 / ccopt_design #1                                 21.15-s110_1
[02/21 13:01:01     32s] =============================================================================================
[02/21 13:01:01     32s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 13:01:01     32s] ---------------------------------------------------------------------------------------------
[02/21 13:01:01     32s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:01     32s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:01     32s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:01     32s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:01     32s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:01     32s] [ OptimizationStep       ]      1   0:00:00.0  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 13:01:01     32s] [ OptSingleIteration     ]      6   0:00:00.0  (   5.5 % )     0:00:00.1 /  0:00:00.1    0.9
[02/21 13:01:01     32s] [ OptGetWeight           ]    304   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:01     32s] [ OptEval                ]    304   0:00:00.1  (  29.6 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 13:01:01     32s] [ OptCommit              ]    304   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:01     32s] [ PostCommitDelayUpdate  ]    305   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.1
[02/21 13:01:01     32s] [ IncrDelayCalc          ]      8   0:00:00.0  (   6.1 % )     0:00:00.0 /  0:00:00.0    1.4
[02/21 13:01:01     32s] [ RefinePlace            ]      1   0:00:00.1  (  24.4 % )     0:00:00.1 /  0:00:00.0    0.8
[02/21 13:01:01     32s] [ TimingUpdate           ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:01     32s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:01     32s] [ MISC                   ]          0:00:00.1  (  22.5 % )     0:00:00.1 /  0:00:00.1    0.9
[02/21 13:01:01     32s] ---------------------------------------------------------------------------------------------
[02/21 13:01:01     32s]  AreaOpt #3 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    0.9
[02/21 13:01:01     32s] ---------------------------------------------------------------------------------------------
[02/21 13:01:01     32s] 
[02/21 13:01:01     32s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2239.0M, EPOCH TIME: 1740153661.622224
[02/21 13:01:01     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:01     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:01     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:01     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:01     32s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2177.0M, EPOCH TIME: 1740153661.624461
[02/21 13:01:01     32s] TotalInstCnt at PhyDesignMc Destruction: 1301
[02/21 13:01:01     32s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2176.99M, totSessionCpu=0:00:32).
[02/21 13:01:01     32s] postCtsLateCongRepair #1 0
[02/21 13:01:01     32s] postCtsLateCongRepair #1 0
[02/21 13:01:01     32s] postCtsLateCongRepair #1 0
[02/21 13:01:01     32s] postCtsLateCongRepair #1 0
[02/21 13:01:01     32s] Starting local wire reclaim
[02/21 13:01:01     32s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2177.0M, EPOCH TIME: 1740153661.640688
[02/21 13:01:01     32s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2177.0M, EPOCH TIME: 1740153661.640750
[02/21 13:01:01     32s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2177.0M, EPOCH TIME: 1740153661.640773
[02/21 13:01:01     32s] Processing tracks to init pin-track alignment.
[02/21 13:01:01     32s] z: 2, totalTracks: 1
[02/21 13:01:01     32s] z: 4, totalTracks: 1
[02/21 13:01:01     32s] z: 6, totalTracks: 1
[02/21 13:01:01     32s] z: 8, totalTracks: 1
[02/21 13:01:01     32s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 13:01:01     32s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2177.0M, EPOCH TIME: 1740153661.642564
[02/21 13:01:01     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:01     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:01     32s] 
[02/21 13:01:01     32s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:01:01     32s] 
[02/21 13:01:01     32s]  Skipping Bad Lib Cell Checking (CMU) !
[02/21 13:01:01     32s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.013, REAL:0.013, MEM:2177.0M, EPOCH TIME: 1740153661.655545
[02/21 13:01:01     32s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2177.0M, EPOCH TIME: 1740153661.655636
[02/21 13:01:01     32s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2177.0M, EPOCH TIME: 1740153661.655653
[02/21 13:01:01     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2177.0MB).
[02/21 13:01:01     32s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.015, REAL:0.015, MEM:2177.0M, EPOCH TIME: 1740153661.655746
[02/21 13:01:01     32s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.015, REAL:0.015, MEM:2177.0M, EPOCH TIME: 1740153661.655757
[02/21 13:01:01     32s] TDRefine: refinePlace mode is spiral
[02/21 13:01:01     32s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.58534.7
[02/21 13:01:01     32s] OPERPROF:   Starting RefinePlace at level 2, MEM:2177.0M, EPOCH TIME: 1740153661.655778
[02/21 13:01:01     32s] *** Starting place_detail (0:00:32.2 mem=2177.0M) ***
[02/21 13:01:01     32s] Total net bbox length = 1.729e+04 (8.215e+03 9.075e+03) (ext = 9.027e+02)
[02/21 13:01:01     32s] 
[02/21 13:01:01     32s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:01:01     32s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:01:01     32s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:01:01     32s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2177.0M, EPOCH TIME: 1740153661.659118
[02/21 13:01:01     32s] Starting refinePlace ...
[02/21 13:01:01     32s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:01:01     32s] One DDP V2 for no tweak run.
[02/21 13:01:01     32s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2177.0M, EPOCH TIME: 1740153661.659696
[02/21 13:01:01     32s] OPERPROF:         Starting spMPad at level 5, MEM:2177.0M, EPOCH TIME: 1740153661.663613
[02/21 13:01:01     32s] OPERPROF:           Starting spContextMPad at level 6, MEM:2177.0M, EPOCH TIME: 1740153661.663712
[02/21 13:01:01     32s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2177.0M, EPOCH TIME: 1740153661.663728
[02/21 13:01:01     32s] MP Top (1301): mp=1.050. U=0.686.
[02/21 13:01:01     32s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.000, MEM:2177.0M, EPOCH TIME: 1740153661.663968
[02/21 13:01:01     32s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2177.0M, EPOCH TIME: 1740153661.664081
[02/21 13:01:01     32s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2177.0M, EPOCH TIME: 1740153661.664095
[02/21 13:01:01     32s] OPERPROF:             Starting InitSKP at level 7, MEM:2177.0M, EPOCH TIME: 1740153661.664209
[02/21 13:01:01     32s] no activity file in design. spp won't run.
[02/21 13:01:01     32s] no activity file in design. spp won't run.
[02/21 13:01:01     32s] OPERPROF:             Finished InitSKP at level 7, CPU:0.024, REAL:0.032, MEM:2177.0M, EPOCH TIME: 1740153661.696170
[02/21 13:01:01     32s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[02/21 13:01:01     32s] Timing cost in AAE based: 0.8160323790507391
[02/21 13:01:01     32s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.026, REAL:0.034, MEM:2177.0M, EPOCH TIME: 1740153661.697668
[02/21 13:01:01     32s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.026, REAL:0.034, MEM:2177.0M, EPOCH TIME: 1740153661.697756
[02/21 13:01:01     32s] SKP cleared!
[02/21 13:01:01     32s] AAE Timing clean up.
[02/21 13:01:01     32s] Tweakage: fix icg 1, fix clk 0.
[02/21 13:01:01     32s] Tweakage: density cost 1, scale 0.4.
[02/21 13:01:01     32s] Tweakage: activity cost 0, scale 1.0.
[02/21 13:01:01     32s] Tweakage: timing cost on, scale 1.0.
[02/21 13:01:01     32s] OPERPROF:         Starting CoreOperation at level 5, MEM:2177.0M, EPOCH TIME: 1740153661.699073
[02/21 13:01:01     32s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2177.0M, EPOCH TIME: 1740153661.699436
[02/21 13:01:01     32s] Tweakage swap 0 pairs.
[02/21 13:01:01     32s] Tweakage swap 0 pairs.
[02/21 13:01:01     32s] Tweakage swap 0 pairs.
[02/21 13:01:01     32s] Tweakage swap 225 pairs.
[02/21 13:01:01     32s] Tweakage swap 0 pairs.
[02/21 13:01:01     32s] Tweakage swap 0 pairs.
[02/21 13:01:01     32s] Tweakage swap 0 pairs.
[02/21 13:01:01     32s] Tweakage swap 59 pairs.
[02/21 13:01:01     32s] Tweakage swap 0 pairs.
[02/21 13:01:01     32s] Tweakage swap 0 pairs.
[02/21 13:01:01     32s] Tweakage swap 0 pairs.
[02/21 13:01:01     32s] Tweakage swap 20 pairs.
[02/21 13:01:01     32s] Tweakage swap 0 pairs.
[02/21 13:01:01     32s] Tweakage swap 0 pairs.
[02/21 13:01:01     32s] Tweakage swap 0 pairs.
[02/21 13:01:01     32s] Tweakage swap 58 pairs.
[02/21 13:01:01     32s] Tweakage swap 0 pairs.
[02/21 13:01:01     32s] Tweakage swap 0 pairs.
[02/21 13:01:01     32s] Tweakage swap 0 pairs.
[02/21 13:01:01     32s] Tweakage swap 17 pairs.
[02/21 13:01:01     32s] Tweakage swap 0 pairs.
[02/21 13:01:01     32s] Tweakage swap 0 pairs.
[02/21 13:01:01     32s] Tweakage swap 0 pairs.
[02/21 13:01:01     32s] Tweakage swap 5 pairs.
[02/21 13:01:01     32s] Tweakage move 0 insts.
[02/21 13:01:01     32s] Tweakage move 0 insts.
[02/21 13:01:01     32s] Tweakage move 0 insts.
[02/21 13:01:01     32s] Tweakage move 88 insts.
[02/21 13:01:01     32s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.248, REAL:0.249, MEM:2177.0M, EPOCH TIME: 1740153661.948305
[02/21 13:01:01     32s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.249, REAL:0.249, MEM:2177.0M, EPOCH TIME: 1740153661.948399
[02/21 13:01:01     32s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.276, REAL:0.289, MEM:2177.0M, EPOCH TIME: 1740153661.948500
[02/21 13:01:01     32s] Move report: Congestion aware Tweak moves 508 insts, mean move: 2.83 um, max move: 12.17 um 
[02/21 13:01:01     32s] 	Max move on inst (mul_88_52_g15685): (33.20, 21.47) --> (33.00, 9.50)
[02/21 13:01:01     32s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.3, real=0:00:00.0, mem=2177.0mb) @(0:00:32.2 - 0:00:32.4).
[02/21 13:01:01     32s] 
[02/21 13:01:01     32s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/21 13:01:01     32s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/21 13:01:01     32s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/21 13:01:01     32s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/21 13:01:01     32s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2177.0MB) @(0:00:32.4 - 0:00:32.5).
[02/21 13:01:01     32s] Move report: Detail placement moves 508 insts, mean move: 2.83 um, max move: 12.17 um 
[02/21 13:01:01     32s] 	Max move on inst (mul_88_52_g15685): (33.20, 21.47) --> (33.00, 9.50)
[02/21 13:01:01     32s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2177.0MB
[02/21 13:01:01     32s] Statistics of distance of Instance movement in refine placement:
[02/21 13:01:01     32s]   maximum (X+Y) =        12.17 um
[02/21 13:01:01     32s]   inst (mul_88_52_g15685) with max move: (33.2, 21.47) -> (33, 9.5)
[02/21 13:01:01     32s]   mean    (X+Y) =         2.83 um
[02/21 13:01:01     32s] Total instances moved : 508
[02/21 13:01:01     32s] Summary Report:
[02/21 13:01:01     32s] Instances move: 508 (out of 1301 movable)
[02/21 13:01:01     32s] Instances flipped: 0
[02/21 13:01:01     32s] Mean displacement: 2.83 um
[02/21 13:01:01     32s] Max displacement: 12.17 um (Instance: mul_88_52_g15685) (33.2, 21.47) -> (33, 9.5)
[02/21 13:01:01     32s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: INVX3
[02/21 13:01:01     32s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.288, REAL:0.301, MEM:2177.0M, EPOCH TIME: 1740153661.959692
[02/21 13:01:01     32s] Total net bbox length = 1.686e+04 (8.022e+03 8.836e+03) (ext = 8.925e+02)
[02/21 13:01:01     32s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2177.0MB) @(0:00:32.2 - 0:00:32.5).
[02/21 13:01:01     32s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.58534.7
[02/21 13:01:01     32s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2177.0MB
[02/21 13:01:01     32s] *** Finished place_detail (0:00:32.5 mem=2177.0M) ***
[02/21 13:01:01     32s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.290, REAL:0.304, MEM:2177.0M, EPOCH TIME: 1740153661.959967
[02/21 13:01:01     32s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2177.0M, EPOCH TIME: 1740153661.959984
[02/21 13:01:01     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1301).
[02/21 13:01:01     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:01     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:01     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:01     32s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.002, REAL:0.002, MEM:2177.0M, EPOCH TIME: 1740153661.962364
[02/21 13:01:01     32s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.308, REAL:0.322, MEM:2177.0M, EPOCH TIME: 1740153661.962392
[02/21 13:01:02     32s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/21 13:01:02     32s] #################################################################################
[02/21 13:01:02     32s] # Design Stage: PreRoute
[02/21 13:01:02     32s] # Design Name: ieee754multiplier
[02/21 13:01:02     32s] # Design Mode: 45nm
[02/21 13:01:02     32s] # Analysis Mode: MMMC Non-OCV 
[02/21 13:01:02     32s] # Parasitics Mode: No SPEF/RCDB 
[02/21 13:01:02     32s] # Signoff Settings: SI Off 
[02/21 13:01:02     32s] #################################################################################
[02/21 13:01:02     32s] Calculate delays in BcWc mode...
[02/21 13:01:02     32s] Topological Sorting (REAL = 0:00:00.0, MEM = 2169.0M, InitMEM = 2169.0M)
[02/21 13:01:02     32s] Start delay calculation (fullDC) (1 T). (MEM=2168.99)
[02/21 13:01:02     32s] End AAE Lib Interpolated Model. (MEM=2168.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 13:01:02     32s] Total number of fetched objects 1716
[02/21 13:01:02     32s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/21 13:01:02     32s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 13:01:02     32s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2177.4M) ***
[02/21 13:01:02     32s] End delay calculation. (MEM=2177.42 CPU=0:00:00.1 REAL=0:00:00.0)
[02/21 13:01:02     32s] End delay calculation (fullDC). (MEM=2177.42 CPU=0:00:00.1 REAL=0:00:00.0)
[02/21 13:01:02     32s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2177.4M, EPOCH TIME: 1740153662.215950
[02/21 13:01:02     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:02     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:02     32s] All LLGs are deleted
[02/21 13:01:02     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:02     32s] eGR doReRoute: optGuide
[02/21 13:01:02     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:02     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2177.4M, EPOCH TIME: 1740153662.216015
[02/21 13:01:02     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2177.4M, EPOCH TIME: 1740153662.216036
[02/21 13:01:02     32s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2129.4M, EPOCH TIME: 1740153662.216184
[02/21 13:01:02     32s] {MMLU 0 0 1716}
[02/21 13:01:02     32s] ### Creating LA Mngr. totSessionCpu=0:00:32.7 mem=2129.4M
[02/21 13:01:02     32s] ### Creating LA Mngr, finished. totSessionCpu=0:00:32.7 mem=2129.4M
[02/21 13:01:02     32s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2129.42 MB )
[02/21 13:01:02     32s] (I)      ==================== Layers =====================
[02/21 13:01:02     32s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:01:02     32s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/21 13:01:02     32s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:01:02     32s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/21 13:01:02     32s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/21 13:01:02     32s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/21 13:01:02     32s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/21 13:01:02     32s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/21 13:01:02     32s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/21 13:01:02     32s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/21 13:01:02     32s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/21 13:01:02     32s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/21 13:01:02     32s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/21 13:01:02     32s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/21 13:01:02     32s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/21 13:01:02     32s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/21 13:01:02     32s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/21 13:01:02     32s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/21 13:01:02     32s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/21 13:01:02     32s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/21 13:01:02     32s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/21 13:01:02     32s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/21 13:01:02     32s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/21 13:01:02     32s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/21 13:01:02     32s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/21 13:01:02     32s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:01:02     32s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/21 13:01:02     32s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/21 13:01:02     32s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/21 13:01:02     32s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/21 13:01:02     32s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/21 13:01:02     32s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/21 13:01:02     32s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/21 13:01:02     32s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/21 13:01:02     32s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/21 13:01:02     32s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/21 13:01:02     32s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/21 13:01:02     32s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/21 13:01:02     32s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/21 13:01:02     32s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/21 13:01:02     32s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 13:01:02     32s] (I)      Started Import and model ( Curr Mem: 2129.42 MB )
[02/21 13:01:02     32s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:01:02     32s] (I)      == Non-default Options ==
[02/21 13:01:02     32s] (I)      Maximum routing layer                              : 11
[02/21 13:01:02     32s] (I)      Number of threads                                  : 1
[02/21 13:01:02     32s] (I)      Method to set GCell size                           : row
[02/21 13:01:02     32s] (I)      Counted 1027 PG shapes. We will not process PG shapes layer by layer.
[02/21 13:01:02     32s] (I)      Use row-based GCell size
[02/21 13:01:02     32s] (I)      Use row-based GCell align
[02/21 13:01:02     32s] (I)      layer 0 area = 80000
[02/21 13:01:02     32s] (I)      layer 1 area = 80000
[02/21 13:01:02     32s] (I)      layer 2 area = 80000
[02/21 13:01:02     32s] (I)      layer 3 area = 80000
[02/21 13:01:02     32s] (I)      layer 4 area = 80000
[02/21 13:01:02     32s] (I)      layer 5 area = 80000
[02/21 13:01:02     32s] (I)      layer 6 area = 80000
[02/21 13:01:02     32s] (I)      layer 7 area = 80000
[02/21 13:01:02     32s] (I)      layer 8 area = 80000
[02/21 13:01:02     32s] (I)      layer 9 area = 400000
[02/21 13:01:02     32s] (I)      layer 10 area = 400000
[02/21 13:01:02     32s] (I)      GCell unit size   : 3420
[02/21 13:01:02     32s] (I)      GCell multiplier  : 1
[02/21 13:01:02     32s] (I)      GCell row height  : 3420
[02/21 13:01:02     32s] (I)      Actual row height : 3420
[02/21 13:01:02     32s] (I)      GCell align ref   : 5200 5320
[02/21 13:01:02     32s] [NR-eGR] Track table information for default rule: 
[02/21 13:01:02     32s] [NR-eGR] Metal1 has single uniform track structure
[02/21 13:01:02     32s] [NR-eGR] Metal2 has single uniform track structure
[02/21 13:01:02     32s] [NR-eGR] Metal3 has single uniform track structure
[02/21 13:01:02     32s] [NR-eGR] Metal4 has single uniform track structure
[02/21 13:01:02     32s] [NR-eGR] Metal5 has single uniform track structure
[02/21 13:01:02     32s] [NR-eGR] Metal6 has single uniform track structure
[02/21 13:01:02     32s] [NR-eGR] Metal7 has single uniform track structure
[02/21 13:01:02     32s] [NR-eGR] Metal8 has single uniform track structure
[02/21 13:01:02     32s] [NR-eGR] Metal9 has single uniform track structure
[02/21 13:01:02     32s] [NR-eGR] Metal10 has single uniform track structure
[02/21 13:01:02     32s] [NR-eGR] Metal11 has single uniform track structure
[02/21 13:01:02     32s] (I)      ================== Default via ===================
[02/21 13:01:02     32s] (I)      +----+------------------+------------------------+
[02/21 13:01:02     32s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[02/21 13:01:02     32s] (I)      +----+------------------+------------------------+
[02/21 13:01:02     32s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[02/21 13:01:02     32s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[02/21 13:01:02     32s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[02/21 13:01:02     32s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[02/21 13:01:02     32s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[02/21 13:01:02     32s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[02/21 13:01:02     32s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[02/21 13:01:02     32s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[02/21 13:01:02     32s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[02/21 13:01:02     32s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[02/21 13:01:02     32s] (I)      +----+------------------+------------------------+
[02/21 13:01:02     32s] [NR-eGR] Read 1664 PG shapes
[02/21 13:01:02     32s] [NR-eGR] Read 0 clock shapes
[02/21 13:01:02     32s] [NR-eGR] Read 0 other shapes
[02/21 13:01:02     32s] [NR-eGR] #Routing Blockages  : 0
[02/21 13:01:02     32s] [NR-eGR] #Instance Blockages : 0
[02/21 13:01:02     32s] [NR-eGR] #PG Blockages       : 1664
[02/21 13:01:02     32s] [NR-eGR] #Halo Blockages     : 0
[02/21 13:01:02     32s] [NR-eGR] #Boundary Blockages : 0
[02/21 13:01:02     32s] [NR-eGR] #Clock Blockages    : 0
[02/21 13:01:02     32s] [NR-eGR] #Other Blockages    : 0
[02/21 13:01:02     32s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/21 13:01:02     32s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 77
[02/21 13:01:02     32s] [NR-eGR] Read 1680 nets ( ignored 1 )
[02/21 13:01:02     32s] (I)      early_global_route_priority property id does not exist.
[02/21 13:01:02     32s] (I)      Read Num Blocks=1664  Num Prerouted Wires=77  Num CS=0
[02/21 13:01:02     32s] (I)      Layer 1 (V) : #blockages 180 : #preroutes 64
[02/21 13:01:02     32s] (I)      Layer 2 (H) : #blockages 180 : #preroutes 12
[02/21 13:01:02     32s] (I)      Layer 3 (V) : #blockages 180 : #preroutes 1
[02/21 13:01:02     32s] (I)      Layer 4 (H) : #blockages 180 : #preroutes 0
[02/21 13:01:02     32s] (I)      Layer 5 (V) : #blockages 180 : #preroutes 0
[02/21 13:01:02     32s] (I)      Layer 6 (H) : #blockages 180 : #preroutes 0
[02/21 13:01:02     32s] (I)      Layer 7 (V) : #blockages 180 : #preroutes 0
[02/21 13:01:02     32s] (I)      Layer 8 (H) : #blockages 180 : #preroutes 0
[02/21 13:01:02     32s] (I)      Layer 9 (V) : #blockages 168 : #preroutes 0
[02/21 13:01:02     32s] (I)      Layer 10 (H) : #blockages 56 : #preroutes 0
[02/21 13:01:02     32s] (I)      Number of ignored nets                =      1
[02/21 13:01:02     32s] (I)      Number of connected nets              =      0
[02/21 13:01:02     32s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[02/21 13:01:02     32s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/21 13:01:02     32s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/21 13:01:02     32s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/21 13:01:02     32s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/21 13:01:02     32s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/21 13:01:02     32s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/21 13:01:02     32s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/21 13:01:02     32s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/21 13:01:02     32s] (I)      Ndr track 0 does not exist
[02/21 13:01:02     32s] (I)      ---------------------Grid Graph Info--------------------
[02/21 13:01:02     32s] (I)      Routing area        : (0, 0) - (162000, 161120)
[02/21 13:01:02     32s] (I)      Core area           : (5200, 5320) - (156800, 155800)
[02/21 13:01:02     32s] (I)      Site width          :   400  (dbu)
[02/21 13:01:02     32s] (I)      Row height          :  3420  (dbu)
[02/21 13:01:02     32s] (I)      GCell row height    :  3420  (dbu)
[02/21 13:01:02     32s] (I)      GCell width         :  3420  (dbu)
[02/21 13:01:02     32s] (I)      GCell height        :  3420  (dbu)
[02/21 13:01:02     32s] (I)      Grid                :    47    47    11
[02/21 13:01:02     32s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/21 13:01:02     32s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/21 13:01:02     32s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/21 13:01:02     32s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/21 13:01:02     32s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/21 13:01:02     32s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/21 13:01:02     32s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/21 13:01:02     32s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[02/21 13:01:02     32s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/21 13:01:02     32s] (I)      Total num of tracks :   424   405   424   405   424   405   424   405   424   161   169
[02/21 13:01:02     32s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/21 13:01:02     32s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/21 13:01:02     32s] (I)      --------------------------------------------------------
[02/21 13:01:02     32s] 
[02/21 13:01:02     32s] [NR-eGR] ============ Routing rule table ============
[02/21 13:01:02     32s] [NR-eGR] Rule id: 0  Nets: 1679
[02/21 13:01:02     32s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/21 13:01:02     32s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[02/21 13:01:02     32s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[02/21 13:01:02     32s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[02/21 13:01:02     32s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[02/21 13:01:02     32s] [NR-eGR] ========================================
[02/21 13:01:02     32s] [NR-eGR] 
[02/21 13:01:02     32s] (I)      =============== Blocked Tracks ===============
[02/21 13:01:02     32s] (I)      +-------+---------+----------+---------------+
[02/21 13:01:02     32s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/21 13:01:02     32s] (I)      +-------+---------+----------+---------------+
[02/21 13:01:02     32s] (I)      |     1 |       0 |        0 |         0.00% |
[02/21 13:01:02     32s] (I)      |     2 |   19035 |      900 |         4.73% |
[02/21 13:01:02     32s] (I)      |     3 |   19928 |      226 |         1.13% |
[02/21 13:01:02     32s] (I)      |     4 |   19035 |      900 |         4.73% |
[02/21 13:01:02     32s] (I)      |     5 |   19928 |      226 |         1.13% |
[02/21 13:01:02     32s] (I)      |     6 |   19035 |      900 |         4.73% |
[02/21 13:01:02     32s] (I)      |     7 |   19928 |      226 |         1.13% |
[02/21 13:01:02     32s] (I)      |     8 |   19035 |      900 |         4.73% |
[02/21 13:01:02     32s] (I)      |     9 |   19928 |      452 |         2.27% |
[02/21 13:01:02     32s] (I)      |    10 |    7567 |     1958 |        25.88% |
[02/21 13:01:02     32s] (I)      |    11 |    7943 |      470 |         5.92% |
[02/21 13:01:02     32s] (I)      +-------+---------+----------+---------------+
[02/21 13:01:02     32s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 2129.42 MB )
[02/21 13:01:02     32s] (I)      Reset routing kernel
[02/21 13:01:02     32s] (I)      Started Global Routing ( Curr Mem: 2129.42 MB )
[02/21 13:01:02     32s] (I)      totalPins=5277  totalGlobalPin=5137 (97.35%)
[02/21 13:01:02     32s] (I)      total 2D Cap : 167042 = (86331 H, 80711 V)
[02/21 13:01:02     32s] (I)      
[02/21 13:01:02     32s] (I)      ============  Phase 1a Route ============
[02/21 13:01:02     32s] [NR-eGR] Layer group 1: route 1679 net(s) in layer range [2, 11]
[02/21 13:01:02     32s] (I)      Usage: 11558 = (5408 H, 6150 V) = (6.26% H, 7.62% V) = (9.248e+03um H, 1.052e+04um V)
[02/21 13:01:02     32s] (I)      
[02/21 13:01:02     32s] (I)      ============  Phase 1b Route ============
[02/21 13:01:02     32s] (I)      Usage: 11558 = (5408 H, 6150 V) = (6.26% H, 7.62% V) = (9.248e+03um H, 1.052e+04um V)
[02/21 13:01:02     32s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.976418e+04um
[02/21 13:01:02     32s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/21 13:01:02     32s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/21 13:01:02     32s] (I)      
[02/21 13:01:02     32s] (I)      ============  Phase 1c Route ============
[02/21 13:01:02     32s] (I)      Usage: 11558 = (5408 H, 6150 V) = (6.26% H, 7.62% V) = (9.248e+03um H, 1.052e+04um V)
[02/21 13:01:02     32s] (I)      
[02/21 13:01:02     32s] (I)      ============  Phase 1d Route ============
[02/21 13:01:02     32s] (I)      Usage: 11558 = (5408 H, 6150 V) = (6.26% H, 7.62% V) = (9.248e+03um H, 1.052e+04um V)
[02/21 13:01:02     32s] (I)      
[02/21 13:01:02     32s] (I)      ============  Phase 1e Route ============
[02/21 13:01:02     32s] (I)      Usage: 11558 = (5408 H, 6150 V) = (6.26% H, 7.62% V) = (9.248e+03um H, 1.052e+04um V)
[02/21 13:01:02     32s] (I)      
[02/21 13:01:02     32s] (I)      ============  Phase 1l Route ============
[02/21 13:01:02     32s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.976418e+04um
[02/21 13:01:02     32s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/21 13:01:02     32s] (I)      Layer  2:      18387      6365         0           0       18485    ( 0.00%) 
[02/21 13:01:02     32s] (I)      Layer  3:      19381      5215         0           0       19458    ( 0.00%) 
[02/21 13:01:02     32s] (I)      Layer  4:      18387      1694         0           0       18485    ( 0.00%) 
[02/21 13:01:02     32s] (I)      Layer  5:      19381       388         0           0       19458    ( 0.00%) 
[02/21 13:01:02     32s] (I)      Layer  6:      18387         1         0           0       18485    ( 0.00%) 
[02/21 13:01:02     32s] (I)      Layer  7:      19381         7         0           0       19458    ( 0.00%) 
[02/21 13:01:02     32s] (I)      Layer  8:      18387         1         0           0       18485    ( 0.00%) 
[02/21 13:01:02     32s] (I)      Layer  9:      19319         3         0           0       19458    ( 0.00%) 
[02/21 13:01:02     32s] (I)      Layer 10:       5474         0         0         472        6922    ( 6.38%) 
[02/21 13:01:02     32s] (I)      Layer 11:       7314         0         0         497        7286    ( 6.38%) 
[02/21 13:01:02     32s] (I)      Total:        163798     13674         0         967      165980    ( 0.58%) 
[02/21 13:01:02     32s] (I)      
[02/21 13:01:02     32s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/21 13:01:02     32s] [NR-eGR]                        OverCon            
[02/21 13:01:02     32s] [NR-eGR]                         #Gcell     %Gcell
[02/21 13:01:02     32s] [NR-eGR]        Layer               (1)    OverCon
[02/21 13:01:02     32s] [NR-eGR] ----------------------------------------------
[02/21 13:01:02     32s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/21 13:01:02     32s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/21 13:01:02     32s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/21 13:01:02     32s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/21 13:01:02     32s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/21 13:01:02     32s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/21 13:01:02     32s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/21 13:01:02     32s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/21 13:01:02     32s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/21 13:01:02     32s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/21 13:01:02     32s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/21 13:01:02     32s] [NR-eGR] ----------------------------------------------
[02/21 13:01:02     32s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/21 13:01:02     32s] [NR-eGR] 
[02/21 13:01:02     32s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.05 sec, Curr Mem: 2137.42 MB )
[02/21 13:01:02     32s] (I)      total 2D Cap : 167184 = (86379 H, 80805 V)
[02/21 13:01:02     32s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/21 13:01:02     32s] (I)      ============= Track Assignment ============
[02/21 13:01:02     32s] (I)      Started Track Assignment (1T) ( Curr Mem: 2137.42 MB )
[02/21 13:01:02     32s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[02/21 13:01:02     32s] (I)      Run Multi-thread track assignment
[02/21 13:01:02     32s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2137.42 MB )
[02/21 13:01:02     32s] (I)      Started Export ( Curr Mem: 2137.42 MB )
[02/21 13:01:02     32s] [NR-eGR]                  Length (um)   Vias 
[02/21 13:01:02     32s] [NR-eGR] ------------------------------------
[02/21 13:01:02     32s] [NR-eGR]  Metal1   (1H)             0   5214 
[02/21 13:01:02     32s] [NR-eGR]  Metal2   (2V)          8660   7380 
[02/21 13:01:02     32s] [NR-eGR]  Metal3   (3H)          8894    633 
[02/21 13:01:02     32s] [NR-eGR]  Metal4   (4V)          2873    147 
[02/21 13:01:02     32s] [NR-eGR]  Metal5   (5H)           701      7 
[02/21 13:01:02     32s] [NR-eGR]  Metal6   (6V)             2      2 
[02/21 13:01:02     32s] [NR-eGR]  Metal7   (7H)            13      1 
[02/21 13:01:02     32s] [NR-eGR]  Metal8   (8V)             3      1 
[02/21 13:01:02     32s] [NR-eGR]  Metal9   (9H)             0      1 
[02/21 13:01:02     32s] [NR-eGR]  Metal10  (10V)            0      1 
[02/21 13:01:02     32s] [NR-eGR]  Metal11  (11H)            1      0 
[02/21 13:01:02     32s] [NR-eGR] ------------------------------------
[02/21 13:01:02     32s] [NR-eGR]           Total        21145  13387 
[02/21 13:01:02     32s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:01:02     32s] [NR-eGR] Total half perimeter of net bounding box: 16857um
[02/21 13:01:02     32s] [NR-eGR] Total length: 21145um, number of vias: 13387
[02/21 13:01:02     32s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:01:02     32s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/21 13:01:02     32s] [NR-eGR] --------------------------------------------------------------------------
[02/21 13:01:02     32s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2127.91 MB )
[02/21 13:01:02     32s] (I)      [02/21 13:01:02     32s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.12 sec, Curr Mem: 2127.91 MB )
==================================== Runtime Summary =====================================
[02/21 13:01:02     32s] (I)       Step                                         %      Start     Finish      Real       CPU 
[02/21 13:01:02     32s] (I)      ------------------------------------------------------------------------------------------
[02/21 13:01:02     32s] (I)       Early Global Route kernel              100.00%  18.28 sec  18.41 sec  0.12 sec  0.06 sec 
[02/21 13:01:02     32s] (I)       +-Import and model                      30.15%  18.29 sec  18.32 sec  0.04 sec  0.01 sec 
[02/21 13:01:02     32s] (I)       | +-Create place DB                      1.42%  18.29 sec  18.29 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | +-Import place data                  1.40%  18.29 sec  18.29 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | | +-Read instances and placement     0.47%  18.29 sec  18.29 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | | +-Read nets                        0.89%  18.29 sec  18.29 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | +-Create route DB                     24.10%  18.29 sec  18.32 sec  0.03 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | +-Import route data (1T)            23.99%  18.29 sec  18.32 sec  0.03 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | | +-Read blockages ( Layer 2-11 )    9.50%  18.30 sec  18.32 sec  0.01 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | | | +-Read routing blockages         0.00%  18.30 sec  18.30 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | | | +-Read instance blockages        0.10%  18.30 sec  18.30 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | | | +-Read PG blockages              1.08%  18.30 sec  18.31 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | | | +-Read clock blockages           0.88%  18.31 sec  18.31 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | | | +-Read other blockages           0.85%  18.31 sec  18.31 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | | | +-Read halo blockages            0.01%  18.31 sec  18.31 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | | | +-Read boundary cut boxes        0.00%  18.31 sec  18.31 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | | +-Read blackboxes                  0.00%  18.32 sec  18.32 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | | +-Read prerouted                   0.25%  18.32 sec  18.32 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | | +-Read unlegalized nets            0.05%  18.32 sec  18.32 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | | +-Read nets                        0.23%  18.32 sec  18.32 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | | +-Set up via pillars               0.01%  18.32 sec  18.32 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | | +-Initialize 3D grid graph         0.02%  18.32 sec  18.32 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | | +-Model blockage capacity          0.61%  18.32 sec  18.32 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | | | +-Initialize 3D capacity         0.55%  18.32 sec  18.32 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | +-Read aux data                        0.00%  18.32 sec  18.32 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | +-Others data preparation              0.03%  18.32 sec  18.32 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | +-Create route kernel                  4.43%  18.32 sec  18.32 sec  0.01 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       +-Global Routing                        41.86%  18.32 sec  18.37 sec  0.05 sec  0.01 sec 
[02/21 13:01:02     32s] (I)       | +-Initialization                       0.13%  18.32 sec  18.32 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | +-Net group 1                          9.64%  18.32 sec  18.34 sec  0.01 sec  0.01 sec 
[02/21 13:01:02     32s] (I)       | | +-Generate topology                  0.63%  18.32 sec  18.32 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | +-Phase 1a                           1.47%  18.32 sec  18.33 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | | +-Pattern routing (1T)             1.24%  18.32 sec  18.33 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | | +-Add via demand to 2D             0.15%  18.33 sec  18.33 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | +-Phase 1b                           0.03%  18.33 sec  18.33 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | +-Phase 1c                           0.01%  18.33 sec  18.33 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | +-Phase 1d                           0.00%  18.33 sec  18.33 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | +-Phase 1e                           0.03%  18.33 sec  18.33 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | | +-Route legalization               0.00%  18.33 sec  18.33 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | +-Phase 1l                           7.14%  18.33 sec  18.34 sec  0.01 sec  0.01 sec 
[02/21 13:01:02     32s] (I)       | | | +-Layer assignment (1T)            7.02%  18.33 sec  18.33 sec  0.01 sec  0.01 sec 
[02/21 13:01:02     32s] (I)       | +-Clean cong LA                        0.00%  18.34 sec  18.34 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       +-Export 3D cong map                     0.22%  18.37 sec  18.37 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | +-Export 2D cong map                   0.03%  18.37 sec  18.37 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       +-Extract Global 3D Wires                0.15%  18.38 sec  18.38 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       +-Track Assignment (1T)                  6.86%  18.38 sec  18.38 sec  0.01 sec  0.01 sec 
[02/21 13:01:02     32s] (I)       | +-Initialization                       0.04%  18.38 sec  18.38 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | +-Track Assignment Kernel              6.63%  18.38 sec  18.38 sec  0.01 sec  0.01 sec 
[02/21 13:01:02     32s] (I)       | +-Free Memory                          0.00%  18.38 sec  18.38 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       +-Export                                18.04%  18.38 sec  18.41 sec  0.02 sec  0.02 sec 
[02/21 13:01:02     32s] (I)       | +-Export DB wires                      2.76%  18.38 sec  18.39 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | +-Export all nets                    2.10%  18.38 sec  18.39 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | | +-Set wire vias                      0.48%  18.39 sec  18.39 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | +-Report wirelength                    0.83%  18.39 sec  18.39 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | +-Update net boxes                     1.02%  18.39 sec  18.39 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)       | +-Update timing                       13.31%  18.39 sec  18.41 sec  0.02 sec  0.02 sec 
[02/21 13:01:02     32s] (I)       +-Postprocess design                     0.03%  18.41 sec  18.41 sec  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)      ===================== Summary by functions =====================
[02/21 13:01:02     32s] (I)       Lv  Step                                 %      Real       CPU 
[02/21 13:01:02     32s] (I)      ----------------------------------------------------------------
[02/21 13:01:02     32s] (I)        0  Early Global Route kernel      100.00%  0.12 sec  0.06 sec 
[02/21 13:01:02     32s] (I)        1  Global Routing                  41.86%  0.05 sec  0.01 sec 
[02/21 13:01:02     32s] (I)        1  Import and model                30.15%  0.04 sec  0.01 sec 
[02/21 13:01:02     32s] (I)        1  Export                          18.04%  0.02 sec  0.02 sec 
[02/21 13:01:02     32s] (I)        1  Track Assignment (1T)            6.86%  0.01 sec  0.01 sec 
[02/21 13:01:02     32s] (I)        1  Export 3D cong map               0.22%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        1  Extract Global 3D Wires          0.15%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        1  Postprocess design               0.03%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        2  Create route DB                 24.10%  0.03 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        2  Update timing                   13.31%  0.02 sec  0.02 sec 
[02/21 13:01:02     32s] (I)        2  Net group 1                      9.64%  0.01 sec  0.01 sec 
[02/21 13:01:02     32s] (I)        2  Track Assignment Kernel          6.63%  0.01 sec  0.01 sec 
[02/21 13:01:02     32s] (I)        2  Create route kernel              4.43%  0.01 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        2  Export DB wires                  2.76%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        2  Create place DB                  1.42%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        2  Update net boxes                 1.02%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        2  Report wirelength                0.83%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        2  Initialization                   0.17%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        2  Others data preparation          0.03%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        2  Export 2D cong map               0.03%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        3  Import route data (1T)          23.99%  0.03 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        3  Phase 1l                         7.14%  0.01 sec  0.01 sec 
[02/21 13:01:02     32s] (I)        3  Export all nets                  2.10%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        3  Phase 1a                         1.47%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        3  Import place data                1.40%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        3  Generate topology                0.63%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        3  Set wire vias                    0.48%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        3  Phase 1e                         0.03%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        4  Read blockages ( Layer 2-11 )    9.50%  0.01 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        4  Layer assignment (1T)            7.02%  0.01 sec  0.01 sec 
[02/21 13:01:02     32s] (I)        4  Pattern routing (1T)             1.24%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        4  Read nets                        1.11%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        4  Model blockage capacity          0.61%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        4  Read instances and placement     0.47%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        4  Read prerouted                   0.25%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        4  Add via demand to 2D             0.15%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        4  Read unlegalized nets            0.05%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        4  Initialize 3D grid graph         0.02%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        5  Read PG blockages                1.08%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        5  Read clock blockages             0.88%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        5  Read other blockages             0.85%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        5  Initialize 3D capacity           0.55%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        5  Read instance blockages          0.10%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/21 13:01:02     32s] Extraction called for design 'ieee754multiplier' of instances=1301 and nets=1743 using extraction engine 'pre_route' .
[02/21 13:01:02     32s] pre_route RC Extraction called for design ieee754multiplier.
[02/21 13:01:02     32s] RC Extraction called in multi-corner(2) mode.
[02/21 13:01:02     32s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
[02/21 13:01:02     32s] Type 'man IMPEXT-6166' for more detail.
[02/21 13:01:02     32s] RCMode: PreRoute
[02/21 13:01:02     32s]       RC Corner Indexes            0       1   
[02/21 13:01:02     32s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/21 13:01:02     32s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/21 13:01:02     32s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/21 13:01:02     32s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/21 13:01:02     32s] Shrink Factor                : 1.00000
[02/21 13:01:02     32s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/21 13:01:02     32s] Using capacitance table file ...
[02/21 13:01:02     32s] 
[02/21 13:01:02     32s] Trim Metal Layers:
[02/21 13:01:02     32s] LayerId::1 widthSet size::4
[02/21 13:01:02     32s] LayerId::2 widthSet size::4
[02/21 13:01:02     32s] LayerId::3 widthSet size::4
[02/21 13:01:02     32s] LayerId::4 widthSet size::4
[02/21 13:01:02     32s] LayerId::5 widthSet size::4
[02/21 13:01:02     32s] LayerId::6 widthSet size::4
[02/21 13:01:02     32s] LayerId::7 widthSet size::4
[02/21 13:01:02     32s] LayerId::8 widthSet size::4
[02/21 13:01:02     32s] LayerId::9 widthSet size::4
[02/21 13:01:02     32s] LayerId::10 widthSet size::4
[02/21 13:01:02     32s] LayerId::11 widthSet size::3
[02/21 13:01:02     32s] eee: pegSigSF::1.070000
[02/21 13:01:02     32s] Updating RC grid for preRoute extraction ...
[02/21 13:01:02     32s] Initializing multi-corner resistance tables ...
[02/21 13:01:02     32s] eee: l::1 avDens::0.099504 usedTrk::223.883565 availTrk::2250.000000 sigTrk::223.883565
[02/21 13:01:02     32s] eee: l::2 avDens::0.249531 usedTrk::533.372601 availTrk::2137.500000 sigTrk::533.372601
[02/21 13:01:02     32s] eee: l::3 avDens::0.243190 usedTrk::547.177598 availTrk::2250.000000 sigTrk::547.177598
[02/21 13:01:02     32s] eee: l::4 avDens::0.080322 usedTrk::171.688685 availTrk::2137.500000 sigTrk::171.688685
[02/21 13:01:02     32s] eee: l::5 avDens::0.024391 usedTrk::41.708684 availTrk::1710.000000 sigTrk::41.708684
[02/21 13:01:02     32s] eee: l::6 avDens::0.000266 usedTrk::0.113509 availTrk::427.500000 sigTrk::0.113509
[02/21 13:01:02     32s] eee: l::7 avDens::0.004138 usedTrk::0.744766 availTrk::180.000000 sigTrk::0.744766
[02/21 13:01:02     32s] eee: l::8 avDens::0.000877 usedTrk::0.150000 availTrk::171.000000 sigTrk::0.150000
[02/21 13:01:02     32s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 13:01:02     32s] eee: l::10 avDens::0.150439 usedTrk::128.625761 availTrk::855.000000 sigTrk::128.625761
[02/21 13:01:02     32s] eee: l::11 avDens::0.053279 usedTrk::21.098362 availTrk::396.000000 sigTrk::21.098362
[02/21 13:01:02     32s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/21 13:01:02     32s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.270083 uaWl=1.000000 uaWlH=0.170621 aWlH=0.000000 lMod=0 pMax=0.812700 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/21 13:01:02     32s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2127.906M)
[02/21 13:01:02     32s] Compute RC Scale Done ...
[02/21 13:01:02     32s] OPERPROF: Starting HotSpotCal at level 1, MEM:2147.0M, EPOCH TIME: 1740153662.373937
[02/21 13:01:02     32s] [hotspot] +------------+---------------+---------------+
[02/21 13:01:02     32s] [hotspot] |            |   max hotspot | total hotspot |
[02/21 13:01:02     32s] [hotspot] +------------+---------------+---------------+
[02/21 13:01:02     32s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/21 13:01:02     32s] [hotspot] | normalized |          0.00 |          0.00 |
[02/21 13:01:02     32s] [hotspot] +------------+---------------+---------------+
[02/21 13:01:02     32s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/21 13:01:02     32s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2147.0M, EPOCH TIME: 1740153662.374148
[02/21 13:01:02     32s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[02/21 13:01:02     32s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[02/21 13:01:02     32s] Begin: GigaOpt Route Type Constraints Refinement
[02/21 13:01:02     32s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.58534.8
[02/21 13:01:02     32s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : [02/21 13:01:02     32s] ### Creating RouteCongInterface, started
totSession cpu/real = 0:00:32.8/0:00:39.9 (0.8), mem = 2147.0M
[02/21 13:01:02     32s] 
[02/21 13:01:02     32s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[02/21 13:01:02     32s] 
[02/21 13:01:02     32s] #optDebug: {0, 1.000}
[02/21 13:01:02     32s] ### Creating RouteCongInterface, finished
[02/21 13:01:02     32s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.58534.8
[02/21 13:01:02     32s] Updated routing constraints on 0 nets.
[02/21 13:01:02     32s] Bottom Preferred Layer:
[02/21 13:01:02     32s]     None
[02/21 13:01:02     32s] Via Pillar Rule:
[02/21 13:01:02     32s]     None
[02/21 13:01:02     32s] Finished writing unified metrics of routing constraints.
[02/21 13:01:02     32s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : [02/21 13:01:02     32s] 
[02/21 13:01:02     32s] =============================================================================================
[02/21 13:01:02     32s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.15-s110_1
[02/21 13:01:02     32s] =============================================================================================
[02/21 13:01:02     32s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 13:01:02     32s] ---------------------------------------------------------------------------------------------
[02/21 13:01:02     32s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  81.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:02     32s] [ MISC                   ]          0:00:00.0  (  19.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:02     32s] ---------------------------------------------------------------------------------------------
[02/21 13:01:02     32s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:02     32s] ---------------------------------------------------------------------------------------------
[02/21 13:01:02     32s] 
cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:32.8/0:00:39.9 (0.8), mem = 2147.0M
[02/21 13:01:02     32s] End: GigaOpt Route Type Constraints Refinement
[02/21 13:01:02     32s] skip EGR on cluster skew clock nets.
[02/21 13:01:02     32s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/21 13:01:02     32s] #################################################################################
[02/21 13:01:02     32s] # Design Stage: PreRoute
[02/21 13:01:02     32s] # Design Name: ieee754multiplier
[02/21 13:01:02     32s] # Design Mode: 45nm
[02/21 13:01:02     32s] # Analysis Mode: MMMC Non-OCV 
[02/21 13:01:02     32s] # Parasitics Mode: No SPEF/RCDB 
[02/21 13:01:02     32s] # Signoff Settings: SI Off 
[02/21 13:01:02     32s] #################################################################################
[02/21 13:01:02     32s] Calculate delays in BcWc mode...
[02/21 13:01:02     32s] Topological Sorting (REAL = 0:00:00.0, MEM = 2156.5M, InitMEM = 2156.5M)
[02/21 13:01:02     32s] Start delay calculation (fullDC) (1 T). (MEM=2156.5)
[02/21 13:01:02     32s] End AAE Lib Interpolated Model. (MEM=2156.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 13:01:02     33s] Total number of fetched objects 1716
[02/21 13:01:02     33s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/21 13:01:02     33s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 13:01:02     33s] End delay calculation. (MEM=2173.1 CPU=0:00:00.1 REAL=0:00:00.0)
[02/21 13:01:02     33s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2173.1M) ***
[02/21 13:01:02     33s] End delay calculation (fullDC). (MEM=2173.1 CPU=0:00:00.1 REAL=0:00:00.0)
[02/21 13:01:02     33s] Begin: GigaOpt postEco DRV Optimization
[02/21 13:01:02     33s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[02/21 13:01:02     33s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[02/21 13:01:02     33s] *** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:33.0/0:00:40.1 (0.8), mem = 2173.1M
[02/21 13:01:02     33s] Info: 1 net with fixed/cover wires excluded.
[02/21 13:01:02     33s] Info: 2 ideal nets excluded from IPO operation.
[02/21 13:01:02     33s] Info: 1 clock net  excluded from IPO operation.
[02/21 13:01:02     33s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.58534.9
[02/21 13:01:02     33s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 13:01:02     33s] ### Creating PhyDesignMc. totSessionCpu=0:00:33.0 mem=2173.1M
[02/21 13:01:02     33s] OPERPROF: Starting DPlace-Init at level 1, MEM:2173.1M, EPOCH TIME: 1740153662.607980
[02/21 13:01:02     33s] Processing tracks to init pin-track alignment.
[02/21 13:01:02     33s] z: 2, totalTracks: 1
[02/21 13:01:02     33s] z: 4, totalTracks: 1
[02/21 13:01:02     33s] z: 6, totalTracks: 1
[02/21 13:01:02     33s] z: 8, totalTracks: 1
[02/21 13:01:02     33s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 13:01:02     33s] All LLGs are deleted
[02/21 13:01:02     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:02     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:02     33s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2173.1M, EPOCH TIME: 1740153662.609834
[02/21 13:01:02     33s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2173.1M, EPOCH TIME: 1740153662.609999
[02/21 13:01:02     33s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2173.1M, EPOCH TIME: 1740153662.610159
[02/21 13:01:02     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:02     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:02     33s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2173.1M, EPOCH TIME: 1740153662.610840
[02/21 13:01:02     33s] Max number of tech site patterns supported in site array is 256.
[02/21 13:01:02     33s] Core basic site is CoreSite
[02/21 13:01:02     33s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/21 13:01:02     33s] Type 'man IMPSP-365' for more detail.
[02/21 13:01:02     33s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2173.1M, EPOCH TIME: 1740153662.622317
[02/21 13:01:02     33s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 13:01:02     33s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 13:01:02     33s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2173.1M, EPOCH TIME: 1740153662.622463
[02/21 13:01:02     33s] Fast DP-INIT is on for default
[02/21 13:01:02     33s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/21 13:01:02     33s] Atter site array init, number of instance map data is 0.
[02/21 13:01:02     33s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.012, REAL:0.012, MEM:2173.1M, EPOCH TIME: 1740153662.623149
[02/21 13:01:02     33s] 
[02/21 13:01:02     33s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:01:02     33s] 
[02/21 13:01:02     33s]  Skipping Bad Lib Cell Checking (CMU) !
[02/21 13:01:02     33s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2173.1M, EPOCH TIME: 1740153662.623336
[02/21 13:01:02     33s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2173.1M, EPOCH TIME: 1740153662.623353
[02/21 13:01:02     33s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2173.1M, EPOCH TIME: 1740153662.623366
[02/21 13:01:02     33s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2173.1MB).
[02/21 13:01:02     33s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2173.1M, EPOCH TIME: 1740153662.623456
[02/21 13:01:02     33s] TotalInstCnt at PhyDesignMc Initialization: 1301
[02/21 13:01:02     33s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:33.1 mem=2173.1M
[02/21 13:01:02     33s] ### Creating RouteCongInterface, started
[02/21 13:01:02     33s] 
[02/21 13:01:02     33s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[02/21 13:01:02     33s] 
[02/21 13:01:02     33s] #optDebug: {0, 1.000}
[02/21 13:01:02     33s] ### Creating RouteCongInterface, finished
[02/21 13:01:02     33s] {MG  {8 0 4.9 0.119168}  {10 0 16.5 0.398964} }
[02/21 13:01:02     33s] ### Creating LA Mngr. totSessionCpu=0:00:33.1 mem=2173.1M
[02/21 13:01:02     33s] ### Creating LA Mngr, finished. totSessionCpu=0:00:33.1 mem=2173.1M
[02/21 13:01:02     33s] [GPS-DRV] Optimizer parameters ============================= 
[02/21 13:01:02     33s] [GPS-DRV] maxDensity (design): 0.95
[02/21 13:01:02     33s] [GPS-DRV] maxLocalDensity: 0.98
[02/21 13:01:02     33s] [GPS-DRV] All active and enabled setup views
[02/21 13:01:02     33s] [GPS-DRV]     analysis_normal_slow_max
[02/21 13:01:02     33s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/21 13:01:02     33s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/21 13:01:02     33s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/21 13:01:02     33s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[02/21 13:01:02     33s] [GPS-DRV] timing-driven DRV settings
[02/21 13:01:02     33s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[02/21 13:01:02     33s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2207.4M, EPOCH TIME: 1740153662.690128
[02/21 13:01:02     33s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2207.4M, EPOCH TIME: 1740153662.690168
[02/21 13:01:02     33s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/21 13:01:02     33s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/21 13:01:02     33s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/21 13:01:02     33s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/21 13:01:02     33s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/21 13:01:02     33s] Info: violation cost 68.232574 (cap = 0.000000, tran = 68.232574, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/21 13:01:02     33s] |    67|   239|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|    97.79|     0.00|       0|       0|       0| 68.60%|          |         |
[02/21 13:01:02     33s] Info: violation cost 19.732151 (cap = 0.000000, tran = 19.732151, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/21 13:01:02     33s] |    65|    65|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|    97.79|     0.00|      43|       0|       1| 69.90%| 0:00:00.0|  2247.0M|
[02/21 13:01:03     33s] Info: violation cost 19.732151 (cap = 0.000000, tran = 19.732151, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/21 13:01:03     33s] 
[02/21 13:01:03     33s] ###############################################################################
[02/21 13:01:03     33s] |    65|    65|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|[02/21 13:01:03     33s] #
[02/21 13:01:03     33s] #  Large fanout net report:  
[02/21 13:01:03     33s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[02/21 13:01:03     33s] #     - current density: 69.90
[02/21 13:01:03     33s] #
[02/21 13:01:03     33s] #  List of high fanout nets:
[02/21 13:01:03     33s] #
[02/21 13:01:03     33s] ###############################################################################
    97.79|     0.00|       0|       0|       0| 69.90%| 0:00:01.0|  2248.5M|
[02/21 13:01:03     33s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/21 13:01:03     33s] Bottom Preferred Layer:
[02/21 13:01:03     33s]     None
[02/21 13:01:03     33s] Via Pillar Rule:
[02/21 13:01:03     33s]     None
[02/21 13:01:03     33s] Finished writing unified metrics of routing constraints.
[02/21 13:01:03     33s] 
[02/21 13:01:03     33s] 
[02/21 13:01:03     33s] =======================================================================
[02/21 13:01:03     33s]                 Reasons for remaining drv violations
[02/21 13:01:03     33s] =======================================================================
[02/21 13:01:03     33s] *info: Total 65 net(s) have violations which can't be fixed by DRV optimization.
[02/21 13:01:03     33s] 
[02/21 13:01:03     33s] MultiBuffering failure reasons
[02/21 13:01:03     33s] ------------------------------------------------
[02/21 13:01:03     33s] *info:    65 net(s): Could not be fixed because the gain is not enough.
[02/21 13:01:03     33s] 
[02/21 13:01:03     33s] 
[02/21 13:01:03     33s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=2248.5M) ***
[02/21 13:01:03     33s] 
[02/21 13:01:03     33s] Total-nets :: 1723, Stn-nets :: 0, ratio :: 0 %, Total-len 21133.2, Stn-len 0
[02/21 13:01:03     33s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2229.5M, EPOCH TIME: 1740153663.175148
[02/21 13:01:03     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1344).
[02/21 13:01:03     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:03     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:03     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:03     33s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2165.5M, EPOCH TIME: 1740153663.177953
[02/21 13:01:03     33s] TotalInstCnt at PhyDesignMc Destruction: 1344
[02/21 13:01:03     33s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.58534.9
[02/21 13:01:03     33s] *** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:00:33.6/0:00:40.7 (0.8), mem = 2165.5M
[02/21 13:01:03     33s] 
[02/21 13:01:03     33s] =============================================================================================
[02/21 13:01:03     33s]  Step TAT Report : DrvOpt #3 / ccopt_design #1                                  21.15-s110_1
[02/21 13:01:03     33s] =============================================================================================
[02/21 13:01:03     33s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 13:01:03     33s] ---------------------------------------------------------------------------------------------
[02/21 13:01:03     33s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:03     33s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:03     33s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    1.1
[02/21 13:01:03     33s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:03     33s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:03     33s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:03     33s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.0
[02/21 13:01:03     33s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[02/21 13:01:03     33s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:03     33s] [ OptEval                ]      3   0:00:00.4  (  70.7 % )     0:00:00.4 /  0:00:00.4    1.0
[02/21 13:01:03     33s] [ OptCommit              ]      3   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.9
[02/21 13:01:03     33s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[02/21 13:01:03     33s] [ IncrDelayCalc          ]     11   0:00:00.0  (   7.8 % )     0:00:00.0 /  0:00:00.0    1.1
[02/21 13:01:03     33s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:03     33s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:03     33s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:03     33s] [ MISC                   ]          0:00:00.1  (  11.7 % )     0:00:00.1 /  0:00:00.1    0.9
[02/21 13:01:03     33s] ---------------------------------------------------------------------------------------------
[02/21 13:01:03     33s]  DrvOpt #3 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/21 13:01:03     33s] ---------------------------------------------------------------------------------------------
[02/21 13:01:03     33s] 
[02/21 13:01:03     33s] End: GigaOpt postEco DRV Optimization
[02/21 13:01:03     33s] **INFO: Flow update: Design timing is met.
[02/21 13:01:03     33s] Running refinePlace -preserveRouting true -hardFence false
[02/21 13:01:03     33s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2165.5M, EPOCH TIME: 1740153663.179368
[02/21 13:01:03     33s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2165.5M, EPOCH TIME: 1740153663.179393
[02/21 13:01:03     33s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2165.5M, EPOCH TIME: 1740153663.179412
[02/21 13:01:03     33s] Processing tracks to init pin-track alignment.
[02/21 13:01:03     33s] z: 2, totalTracks: 1
[02/21 13:01:03     33s] z: 4, totalTracks: 1
[02/21 13:01:03     33s] z: 6, totalTracks: 1
[02/21 13:01:03     33s] z: 8, totalTracks: 1
[02/21 13:01:03     33s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 13:01:03     33s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2165.5M, EPOCH TIME: 1740153663.181211
[02/21 13:01:03     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:03     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:03     33s] 
[02/21 13:01:03     33s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:01:03     33s] 
[02/21 13:01:03     33s]  Skipping Bad Lib Cell Checking (CMU) !
[02/21 13:01:03     33s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.013, REAL:0.013, MEM:2165.5M, EPOCH TIME: 1740153663.194564
[02/21 13:01:03     33s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2165.5M, EPOCH TIME: 1740153663.194621
[02/21 13:01:03     33s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2165.5M, EPOCH TIME: 1740153663.194638
[02/21 13:01:03     33s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2165.5MB).
[02/21 13:01:03     33s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.015, REAL:0.015, MEM:2165.5M, EPOCH TIME: 1740153663.194739
[02/21 13:01:03     33s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.015, REAL:0.015, MEM:2165.5M, EPOCH TIME: 1740153663.194751
[02/21 13:01:03     33s] TDRefine: refinePlace mode is spiral
[02/21 13:01:03     33s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.58534.8
[02/21 13:01:03     33s] OPERPROF:   Starting RefinePlace at level 2, MEM:2165.5M, EPOCH TIME: 1740153663.194770
[02/21 13:01:03     33s] *** Starting place_detail (0:00:33.6 mem=2165.5M) ***
[02/21 13:01:03     33s] Total net bbox length = 1.689e+04 (8.039e+03 8.855e+03) (ext = 4.716e+02)
[02/21 13:01:03     33s] 
[02/21 13:01:03     33s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:01:03     33s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:01:03     33s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:01:03     33s] User Input Parameters:
[02/21 13:01:03     33s] - Congestion Driven    : Off
[02/21 13:01:03     33s] - Timing Driven        : Off
[02/21 13:01:03     33s] - Area-Violation Based : Off
[02/21 13:01:03     33s] - Start Rollback Level : -5
[02/21 13:01:03     33s] - Legalized            : On
[02/21 13:01:03     33s] - Window Based         : Off
[02/21 13:01:03     33s] - eDen incr mode       : Off
[02/21 13:01:03     33s] - Small incr mode      : On
[02/21 13:01:03     33s] 
[02/21 13:01:03     33s] 
[02/21 13:01:03     33s] Starting Small incrNP...
[02/21 13:01:03     33s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2165.5M, EPOCH TIME: 1740153663.196665
[02/21 13:01:03     33s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2165.5M, EPOCH TIME: 1740153663.196796
[02/21 13:01:03     33s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:2165.5M, EPOCH TIME: 1740153663.196953
[02/21 13:01:03     33s] default core: bins with density > 0.750 =  8.00 % ( 2 / 25 )
[02/21 13:01:03     33s] Density distribution unevenness ratio (U70) = 2.359%
[02/21 13:01:03     33s] Density distribution unevenness ratio (U80) = 0.206%
[02/21 13:01:03     33s] Density distribution unevenness ratio (U90) = 0.000%
[02/21 13:01:03     33s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.000, MEM:2165.5M, EPOCH TIME: 1740153663.196981
[02/21 13:01:03     33s] Density distribution unevenness ratio = 2.435%
[02/21 13:01:03     33s] cost 0.827907, thresh 1.000000
[02/21 13:01:03     33s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2165.5M)
[02/21 13:01:03     33s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[02/21 13:01:03     33s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2165.5M, EPOCH TIME: 1740153663.197033
[02/21 13:01:03     33s] Starting refinePlace ...
[02/21 13:01:03     33s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:01:03     33s] One DDP V2 for no tweak run.
[02/21 13:01:03     33s] (I)      Default pattern map key = ieee754multiplier_default.
[02/21 13:01:03     33s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2165.5M, EPOCH TIME: 1740153663.199298
[02/21 13:01:03     33s] DDP initSite1 nrRow 44 nrJob 44
[02/21 13:01:03     33s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2165.5M, EPOCH TIME: 1740153663.199330
[02/21 13:01:03     33s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2165.5M, EPOCH TIME: 1740153663.199351
[02/21 13:01:03     33s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2165.5M, EPOCH TIME: 1740153663.199362
[02/21 13:01:03     33s] DDP markSite nrRow 44 nrJob 44
[02/21 13:01:03     33s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2165.5M, EPOCH TIME: 1740153663.199392
[02/21 13:01:03     33s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2165.5M, EPOCH TIME: 1740153663.199404
[02/21 13:01:03     33s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/21 13:01:03     33s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2165.5M, EPOCH TIME: 1740153663.200030
[02/21 13:01:03     33s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2165.5M, EPOCH TIME: 1740153663.200043
[02/21 13:01:03     33s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:2165.5M, EPOCH TIME: 1740153663.200165
[02/21 13:01:03     33s] ** Cut row section cpu time 0:00:00.0.
[02/21 13:01:03     33s]  ** Cut row section real time 0:00:00.0.
[02/21 13:01:03     33s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:2165.5M, EPOCH TIME: 1740153663.200183
[02/21 13:01:03     33s]   Spread Effort: high, pre-route mode, useDDP on.
[02/21 13:01:03     33s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2165.5MB) @(0:00:33.6 - 0:00:33.6).
[02/21 13:01:03     33s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 13:01:03     33s] wireLenOptFixPriorityInst 40 inst fixed
[02/21 13:01:03     33s] 
[02/21 13:01:03     33s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/21 13:01:03     33s] Move report: legalization moves 54 insts, mean move: 3.12 um, max move: 7.20 um spiral
[02/21 13:01:03     33s] 	Max move on inst (FE_OFC114_a_i_6): (26.60, 2.66) --> (33.80, 2.66)
[02/21 13:01:03     33s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/21 13:01:03     33s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/21 13:01:03     33s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2169.5MB) @(0:00:33.6 - 0:00:33.6).
[02/21 13:01:03     33s] Move report: Detail placement moves 54 insts, mean move: 3.12 um, max move: 7.20 um 
[02/21 13:01:03     33s] 	Max move on inst (FE_OFC114_a_i_6): (26.60, 2.66) --> (33.80, 2.66)
[02/21 13:01:03     33s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2169.5MB
[02/21 13:01:03     33s] Statistics of distance of Instance movement in refine placement:
[02/21 13:01:03     33s]   maximum (X+Y) =         7.20 um
[02/21 13:01:03     33s]   inst (FE_OFC114_a_i_6) with max move: (26.6, 2.66) -> (33.8, 2.66)
[02/21 13:01:03     33s]   mean    (X+Y) =         3.12 um
[02/21 13:01:03     33s] Summary Report:
[02/21 13:01:03     33s] Instances move: 54 (out of 1344 movable)
[02/21 13:01:03     33s] Instances flipped: 0
[02/21 13:01:03     33s] Mean displacement: 3.12 um
[02/21 13:01:03     33s] Total instances moved : 54
[02/21 13:01:03     33s] Max displacement: 7.20 um (Instance: FE_OFC114_a_i_6) (26.6, 2.66) -> (33.8, 2.66)
[02/21 13:01:03     33s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[02/21 13:01:03     33s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.020, REAL:0.020, MEM:2169.5M, EPOCH TIME: 1740153663.217256
[02/21 13:01:03     33s] Total net bbox length = 1.702e+04 (8.125e+03 8.899e+03) (ext = 5.996e+02)
[02/21 13:01:03     33s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2169.5MB) @(0:00:33.6 - 0:00:33.6).
[02/21 13:01:03     33s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2169.5MB
[02/21 13:01:03     33s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.58534.8
[02/21 13:01:03     33s] *** Finished place_detail (0:00:33.6 mem=2169.5M) ***
[02/21 13:01:03     33s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.023, REAL:0.023, MEM:2169.5M, EPOCH TIME: 1740153663.217526
[02/21 13:01:03     33s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2169.5M, EPOCH TIME: 1740153663.217541
[02/21 13:01:03     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1344).
[02/21 13:01:03     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:03     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:03     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:03     33s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.002, REAL:0.002, MEM:2166.5M, EPOCH TIME: 1740153663.220034
[02/21 13:01:03     33s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.041, REAL:0.041, MEM:2166.5M, EPOCH TIME: 1740153663.220065
[02/21 13:01:03     33s] **INFO: Flow update: Design timing is met.
[02/21 13:01:03     33s] **INFO: Flow update: Design timing is met.
[02/21 13:01:03     33s] **INFO: Flow update: Design timing is met.
[02/21 13:01:03     33s] #optDebug: fT-D <X 1 0 0 0>
[02/21 13:01:03     33s] #optDebug: fT-D <X 1 0 0 0>
[02/21 13:01:03     33s] Register exp ratio and priority group on 0 nets on 1759 nets : 
[02/21 13:01:03     33s] 
[02/21 13:01:03     33s] Active setup views:
[02/21 13:01:03     33s]  analysis_normal_slow_max
[02/21 13:01:03     33s]   Dominating endpoints: 0
[02/21 13:01:03     33s]   Dominating TNS: -0.000
[02/21 13:01:03     33s] 
[02/21 13:01:03     33s] Extraction called for design 'ieee754multiplier' of instances=1344 and nets=1786 using extraction engine 'pre_route' .
[02/21 13:01:03     33s] pre_route RC Extraction called for design ieee754multiplier.
[02/21 13:01:03     33s] RC Extraction called in multi-corner(2) mode.
[02/21 13:01:03     33s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
[02/21 13:01:03     33s] Type 'man IMPEXT-6166' for more detail.
[02/21 13:01:03     33s] RCMode: PreRoute
[02/21 13:01:03     33s]       RC Corner Indexes            0       1   
[02/21 13:01:03     33s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/21 13:01:03     33s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/21 13:01:03     33s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/21 13:01:03     33s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/21 13:01:03     33s] Shrink Factor                : 1.00000
[02/21 13:01:03     33s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/21 13:01:03     33s] Using capacitance table file ...
[02/21 13:01:03     33s] 
[02/21 13:01:03     33s] Trim Metal Layers:
[02/21 13:01:03     33s] LayerId::1 widthSet size::4
[02/21 13:01:03     33s] LayerId::2 widthSet size::4
[02/21 13:01:03     33s] LayerId::3 widthSet size::4
[02/21 13:01:03     33s] LayerId::4 widthSet size::4
[02/21 13:01:03     33s] LayerId::5 widthSet size::4
[02/21 13:01:03     33s] LayerId::6 widthSet size::4
[02/21 13:01:03     33s] LayerId::7 widthSet size::4
[02/21 13:01:03     33s] LayerId::8 widthSet size::4
[02/21 13:01:03     33s] LayerId::9 widthSet size::4
[02/21 13:01:03     33s] LayerId::10 widthSet size::4
[02/21 13:01:03     33s] LayerId::11 widthSet size::3
[02/21 13:01:03     33s] eee: pegSigSF::1.070000
[02/21 13:01:03     33s] Updating RC grid for preRoute extraction ...
[02/21 13:01:03     33s] Initializing multi-corner resistance tables ...
[02/21 13:01:03     33s] eee: l::1 avDens::0.099504 usedTrk::223.883565 availTrk::2250.000000 sigTrk::223.883565
[02/21 13:01:03     33s] eee: l::2 avDens::0.249394 usedTrk::533.079618 availTrk::2137.500000 sigTrk::533.079618
[02/21 13:01:03     33s] eee: l::3 avDens::0.243149 usedTrk::547.086135 availTrk::2250.000000 sigTrk::547.086135
[02/21 13:01:03     33s] eee: l::4 avDens::0.080208 usedTrk::171.443948 availTrk::2137.500000 sigTrk::171.443948
[02/21 13:01:03     33s] eee: l::5 avDens::0.024375 usedTrk::41.681228 availTrk::1710.000000 sigTrk::41.681228
[02/21 13:01:03     33s] eee: l::6 avDens::0.000266 usedTrk::0.113509 availTrk::427.500000 sigTrk::0.113509
[02/21 13:01:03     33s] eee: l::7 avDens::0.004138 usedTrk::0.744766 availTrk::180.000000 sigTrk::0.744766
[02/21 13:01:03     33s] eee: l::8 avDens::0.000877 usedTrk::0.150000 availTrk::171.000000 sigTrk::0.150000
[02/21 13:01:03     33s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 13:01:03     33s] eee: l::10 avDens::0.150439 usedTrk::128.625761 availTrk::855.000000 sigTrk::128.625761
[02/21 13:01:03     33s] eee: l::11 avDens::0.053279 usedTrk::21.098362 availTrk::396.000000 sigTrk::21.098362
[02/21 13:01:03     33s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/21 13:01:03     33s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.270083 uaWl=1.000000 uaWlH=0.170483 aWlH=0.000000 lMod=0 pMax=0.812700 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/21 13:01:03     33s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2195.160M)
[02/21 13:01:03     33s] Starting delay calculation for Setup views
[02/21 13:01:03     33s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/21 13:01:03     33s] #################################################################################
[02/21 13:01:03     33s] # Design Stage: PreRoute
[02/21 13:01:03     33s] # Design Name: ieee754multiplier
[02/21 13:01:03     33s] # Design Mode: 45nm
[02/21 13:01:03     33s] # Analysis Mode: MMMC Non-OCV 
[02/21 13:01:03     33s] # Parasitics Mode: No SPEF/RCDB 
[02/21 13:01:03     33s] # Signoff Settings: SI Off 
[02/21 13:01:03     33s] #################################################################################
[02/21 13:01:03     33s] Calculate delays in BcWc mode...
[02/21 13:01:03     33s] Topological Sorting (REAL = 0:00:00.0, MEM = 2204.7M, InitMEM = 2204.7M)
[02/21 13:01:03     33s] Start delay calculation (fullDC) (1 T). (MEM=2204.68)
[02/21 13:01:03     33s] End AAE Lib Interpolated Model. (MEM=2204.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 13:01:03     33s] Total number of fetched objects 1759
[02/21 13:01:03     33s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/21 13:01:03     33s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 13:01:03     33s] End delay calculation. (MEM=2192.49 CPU=0:00:00.1 REAL=0:00:00.0)
[02/21 13:01:03     33s] End delay calculation (fullDC). (MEM=2192.49 CPU=0:00:00.1 REAL=0:00:00.0)
[02/21 13:01:03     33s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2192.5M) ***
[02/21 13:01:03     33s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:33.9 mem=2192.5M)
[02/21 13:01:03     33s] Reported timing to dir ./timingReports
[02/21 13:01:03     33s] **opt_design ... cpu = 0:00:07, real = 0:00:07, mem = 1864.5M, totSessionCpu=0:00:34 **
[02/21 13:01:03     33s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2136.5M, EPOCH TIME: 1740153663.502304
[02/21 13:01:03     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:03     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:03     33s] 
[02/21 13:01:03     33s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:01:03     33s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2136.5M, EPOCH TIME: 1740153663.515214
[02/21 13:01:03     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:03     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] 
[02/21 13:01:04     34s] ------------------------------------------------------------------
[02/21 13:01:04     34s]      opt_design Final Summary
[02/21 13:01:04     34s] ------------------------------------------------------------------
[02/21 13:01:04     34s] 
[02/21 13:01:04     34s] Setup views included:
[02/21 13:01:04     34s]  analysis_normal_slow_max 
[02/21 13:01:04     34s] 
[02/21 13:01:04     34s] +--------------------+---------+---------+---------+
[02/21 13:01:04     34s] |     Setup mode     |   all   | reg2reg | default |
[02/21 13:01:04     34s] +--------------------+---------+---------+---------+
[02/21 13:01:04     34s] |           WNS (ns):| 97.790  | 97.790  | 99.238  |
[02/21 13:01:04     34s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[02/21 13:01:04     34s] |    Violating Paths:|    0    |    0    |    0    |
[02/21 13:01:04     34s] |          All Paths:|   117   |   40    |   78    |
[02/21 13:01:04     34s] +--------------------+---------+---------+---------+
[02/21 13:01:04     34s] 
[02/21 13:01:04     34s] +----------------+-------------------------------+------------------+
[02/21 13:01:04     34s] |                |              Real             |       Total      |
[02/21 13:01:04     34s] |    DRVs        +------------------+------------+------------------|
[02/21 13:01:04     34s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/21 13:01:04     34s] +----------------+------------------+------------+------------------+
[02/21 13:01:04     34s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[02/21 13:01:04     34s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[02/21 13:01:04     34s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/21 13:01:04     34s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/21 13:01:04     34s] +----------------+------------------+------------+------------------+
[02/21 13:01:04     34s] 
[02/21 13:01:04     34s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2151.9M, EPOCH TIME: 1740153664.093890
[02/21 13:01:04     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] 
[02/21 13:01:04     34s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:01:04     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2151.9M, EPOCH TIME: 1740153664.107050
[02/21 13:01:04     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] Density: 69.897%
[02/21 13:01:04     34s] Routing Overflow: 0.00% H and 0.00% V
[02/21 13:01:04     34s] ------------------------------------------------------------------
[02/21 13:01:04     34s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2151.9M, EPOCH TIME: 1740153664.110335
[02/21 13:01:04     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] 
[02/21 13:01:04     34s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:01:04     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2151.9M, EPOCH TIME: 1740153664.123478
[02/21 13:01:04     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] **opt_design ... cpu = 0:00:07, real = 0:00:08, mem = 1865.4M, totSessionCpu=0:00:34 **
[02/21 13:01:04     34s] 
[02/21 13:01:04     34s] TimeStamp Deleting Cell Server Begin ...
[02/21 13:01:04     34s] Deleting Lib Analyzer.
[02/21 13:01:04     34s] 
[02/21 13:01:04     34s] TimeStamp Deleting Cell Server End ...
[02/21 13:01:04     34s] *** Finished opt_design ***
[02/21 13:01:04     34s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:01:04     34s] UM:*                                       0.000 ns         97.790 ns  final
[02/21 13:01:04     34s] UM: Running design category ...
[02/21 13:01:04     34s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2151.9M, EPOCH TIME: 1740153664.150810
[02/21 13:01:04     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2151.9M, EPOCH TIME: 1740153664.163767
[02/21 13:01:04     34s] All LLGs are deleted
[02/21 13:01:04     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2151.9M, EPOCH TIME: 1740153664.164506
[02/21 13:01:04     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2151.9M, EPOCH TIME: 1740153664.164647
[02/21 13:01:04     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/21 13:01:04     34s] 
[02/21 13:01:04     34s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/21 13:01:04     34s] Summary for sequential cells identification: 
[02/21 13:01:04     34s]   Identified SBFF number: 104
[02/21 13:01:04     34s]   Identified MBFF number: 0
[02/21 13:01:04     34s]   Identified SB Latch number: 0
[02/21 13:01:04     34s]   Identified MB Latch number: 0
[02/21 13:01:04     34s]   Not identified SBFF number: 16
[02/21 13:01:04     34s]   Not identified MBFF number: 0
[02/21 13:01:04     34s]   Not identified SB Latch number: 0
[02/21 13:01:04     34s]   Not identified MB Latch number: 0
[02/21 13:01:04     34s]   Number of sequential cells which are not FFs: 32
[02/21 13:01:04     34s]  Visiting view : analysis_normal_slow_max
[02/21 13:01:04     34s]    : PowerDomain = none : Weighted F : unweighted  = 37.80 (1.000) with rcCorner = 0
[02/21 13:01:04     34s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[02/21 13:01:04     34s]  Visiting view : analysis_normal_fast_min
[02/21 13:01:04     34s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[02/21 13:01:04     34s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[02/21 13:01:04     34s] TLC MultiMap info (StdDelay):
[02/21 13:01:04     34s]   : fast_min + fast + 1 + no RcCorner := 4.5ps
[02/21 13:01:04     34s]   : fast_min + fast + 1 + rc_best := 9.9ps
[02/21 13:01:04     34s]   : slow_max + slow + 1 + no RcCorner := 20.1ps
[02/21 13:01:04     34s]   : slow_max + slow + 1 + rc_worst := 37.8ps
[02/21 13:01:04     34s]  Setting StdDelay to: 37.8ps
[02/21 13:01:04     34s] 
[02/21 13:01:04     34s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/21 13:01:04     34s] ------------------------------------------------------------
[02/21 13:01:04     34s] 	Current design flip-flop statistics
[02/21 13:01:04     34s] 
[02/21 13:01:04     34s] Single-Bit FF Count          :           40
[02/21 13:01:04     34s] Multi-Bit FF Count           :            0
[02/21 13:01:04     34s] Total Bit Count              :           40
[02/21 13:01:04     34s] Total FF Count               :           40
[02/21 13:01:04     34s] Bits Per Flop                :        1.000
[02/21 13:01:04     34s] Total Clock Pin Cap(FF)      :        8.319
[02/21 13:01:04     34s] Multibit Conversion Ratio(%) :         0.00
[02/21 13:01:04     34s] ------------------------------------------------------------
[02/21 13:01:04     34s] ------------------------------------------------------------
[02/21 13:01:04     34s]             Multi-bit cell usage statistics
[02/21 13:01:04     34s] 
[02/21 13:01:04     34s] ------------------------------------------------------------
[02/21 13:01:04     34s] ============================================================
[02/21 13:01:04     34s] Sequential Multibit cells usage statistics
[02/21 13:01:04     34s] ------------------------------------------------------------
[02/21 13:01:04     34s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[02/21 13:01:04     34s] ------------------------------------------------------------
[02/21 13:01:04     34s] -FlipFlops               40                    0        0.00                    1.00
[02/21 13:01:04     34s] ------------------------------------------------------------
[02/21 13:01:04     34s] 
[02/21 13:01:04     34s] ------------------------------------------------------------
[02/21 13:01:04     34s] Seq_Mbit libcell              Bitwidth        Count
[02/21 13:01:04     34s] ------------------------------------------------------------
[02/21 13:01:04     34s] Total 0
[02/21 13:01:04     34s] ============================================================
[02/21 13:01:04     34s] ------------------------------------------------------------
[02/21 13:01:04     34s] Category            Num of Insts Rejected     Reasons
[02/21 13:01:04     34s] ------------------------------------------------------------
[02/21 13:01:04     34s] ------------------------------------------------------------
[02/21 13:01:04     34s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:01:04     34s] UM:            6.7              8          0.000 ns         97.790 ns  opt_design_postcts
[02/21 13:01:04     34s] 
[02/21 13:01:04     34s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:08.7 real=0:00:09.5)
[02/21 13:01:04     34s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[02/21 13:01:04     34s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.2 real=0:00:01.2)
[02/21 13:01:04     34s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.9 real=0:00:00.8)
[02/21 13:01:04     34s] clean pInstBBox. size 0
[02/21 13:01:04     34s] Info: Destroy the CCOpt slew target map.
[02/21 13:01:04     34s] 
[02/21 13:01:04     34s] TimeStamp Deleting Cell Server Begin ...
[02/21 13:01:04     34s] 
[02/21 13:01:04     34s] TimeStamp Deleting Cell Server End ...
[02/21 13:01:04     34s] Set place::cacheFPlanSiteMark to 0
[02/21 13:01:04     34s] All LLGs are deleted
[02/21 13:01:04     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2151.9M, EPOCH TIME: 1740153664.264545
[02/21 13:01:04     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2151.9M, EPOCH TIME: 1740153664.264595
[02/21 13:01:04     34s] Info: pop threads available for lower-level modules during optimization.
[02/21 13:01:04     34s] (ccopt_design): dumping clock statistics to metric
[02/21 13:01:04     34s] Clock tree timing engine global stage delay update for slow_max:setup.early...
[02/21 13:01:04     34s] End AAE Lib Interpolated Model. (MEM=2151.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 13:01:04     34s] Clock tree timing engine global stage delay update for slow_max:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:01:04     34s] Clock tree timing engine global stage delay update for slow_max:setup.late...
[02/21 13:01:04     34s] Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:01:04     34s] Clock tree timing engine global stage delay update for fast_min:hold.early...
[02/21 13:01:04     34s] Clock tree timing engine global stage delay update for fast_min:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:01:04     34s] Clock tree timing engine global stage delay update for fast_min:hold.late...
[02/21 13:01:04     34s] Clock tree timing engine global stage delay update for fast_min:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 13:01:04     34s] Clock DAG hash : 6169379582999384257 12485756673148849587
[02/21 13:01:04     34s] CTS services accumulated run-time stats :
[02/21 13:01:04     34s]   delay calculator: calls=4696, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/21 13:01:04     34s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 13:01:04     34s]   steiner router: calls=4685, total_wall_time=0.013s, mean_wall_time=0.003ms
[02/21 13:01:04     34s] UM: Running design category ...
[02/21 13:01:04     34s] All LLGs are deleted
[02/21 13:01:04     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2171.0M, EPOCH TIME: 1740153664.278190
[02/21 13:01:04     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2171.0M, EPOCH TIME: 1740153664.278386
[02/21 13:01:04     34s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2171.0M, EPOCH TIME: 1740153664.278430
[02/21 13:01:04     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2171.0M, EPOCH TIME: 1740153664.279110
[02/21 13:01:04     34s] Max number of tech site patterns supported in site array is 256.
[02/21 13:01:04     34s] Core basic site is CoreSite
[02/21 13:01:04     34s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/21 13:01:04     34s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2171.0M, EPOCH TIME: 1740153664.291121
[02/21 13:01:04     34s] After signature check, allow fast init is false, keep pre-filter is true.
[02/21 13:01:04     34s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/21 13:01:04     34s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2171.0M, EPOCH TIME: 1740153664.291319
[02/21 13:01:04     34s] SiteArray: non-trimmed site array dimensions = 44 x 379
[02/21 13:01:04     34s] SiteArray: use 114,688 bytes
[02/21 13:01:04     34s] SiteArray: current memory after site array memory allocation 2171.0M
[02/21 13:01:04     34s] SiteArray: FP blocked sites are writable
[02/21 13:01:04     34s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2171.0M, EPOCH TIME: 1740153664.291729
[02/21 13:01:04     34s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2171.0M, EPOCH TIME: 1740153664.291769
[02/21 13:01:04     34s] SiteArray: number of non floorplan blocked sites for llg default is 16676
[02/21 13:01:04     34s] Atter site array init, number of instance map data is 0.
[02/21 13:01:04     34s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2171.0M, EPOCH TIME: 1740153664.292287
[02/21 13:01:04     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2171.0M, EPOCH TIME: 1740153664.292345
[02/21 13:01:04     34s] All LLGs are deleted
[02/21 13:01:04     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2171.0M, EPOCH TIME: 1740153664.292935
[02/21 13:01:04     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2171.0M, EPOCH TIME: 1740153664.293071
[02/21 13:01:04     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] 
[02/21 13:01:04     34s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/21 13:01:04     34s] Summary for sequential cells identification: 
[02/21 13:01:04     34s]   Identified SBFF number: 104
[02/21 13:01:04     34s]   Identified MBFF number: 0
[02/21 13:01:04     34s]   Identified SB Latch number: 0
[02/21 13:01:04     34s]   Identified MB Latch number: 0
[02/21 13:01:04     34s]   Not identified SBFF number: 16
[02/21 13:01:04     34s]   Not identified MBFF number: 0
[02/21 13:01:04     34s]   Not identified SB Latch number: 0
[02/21 13:01:04     34s]   Not identified MB Latch number: 0
[02/21 13:01:04     34s]   Number of sequential cells which are not FFs: 32
[02/21 13:01:04     34s]  Visiting view : analysis_normal_slow_max
[02/21 13:01:04     34s]    : PowerDomain = none : Weighted F : unweighted  = 37.80 (1.000) with rcCorner = 0
[02/21 13:01:04     34s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[02/21 13:01:04     34s]  Visiting view : analysis_normal_fast_min
[02/21 13:01:04     34s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[02/21 13:01:04     34s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[02/21 13:01:04     34s] TLC MultiMap info (StdDelay):
[02/21 13:01:04     34s]   : fast_min + fast + 1 + no RcCorner := 4.5ps
[02/21 13:01:04     34s]   : fast_min + fast + 1 + rc_best := 9.9ps
[02/21 13:01:04     34s]   : slow_max + slow + 1 + no RcCorner := 20.1ps
[02/21 13:01:04     34s]   : slow_max + slow + 1 + rc_worst := 37.8ps
[02/21 13:01:04     34s]  Setting StdDelay to: 37.8ps
[02/21 13:01:04     34s] 
[02/21 13:01:04     34s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/21 13:01:04     34s] ------------------------------------------------------------
[02/21 13:01:04     34s] 	Current design flip-flop statistics
[02/21 13:01:04     34s] 
[02/21 13:01:04     34s] Single-Bit FF Count          :           40
[02/21 13:01:04     34s] Multi-Bit FF Count           :            0
[02/21 13:01:04     34s] Total Bit Count              :           40
[02/21 13:01:04     34s] Total FF Count               :           40
[02/21 13:01:04     34s] Bits Per Flop                :        1.000
[02/21 13:01:04     34s] Total Clock Pin Cap(FF)      :        8.319
[02/21 13:01:04     34s] Multibit Conversion Ratio(%) :         0.00
[02/21 13:01:04     34s] ------------------------------------------------------------
[02/21 13:01:04     34s] ------------------------------------------------------------
[02/21 13:01:04     34s]             Multi-bit cell usage statistics
[02/21 13:01:04     34s] 
[02/21 13:01:04     34s] ------------------------------------------------------------
[02/21 13:01:04     34s] ============================================================
[02/21 13:01:04     34s] Sequential Multibit cells usage statistics
[02/21 13:01:04     34s] ------------------------------------------------------------
[02/21 13:01:04     34s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[02/21 13:01:04     34s] ------------------------------------------------------------
[02/21 13:01:04     34s] -FlipFlops               40                    0        0.00                    1.00
[02/21 13:01:04     34s] ------------------------------------------------------------
[02/21 13:01:04     34s] 
[02/21 13:01:04     34s] ------------------------------------------------------------
[02/21 13:01:04     34s] Seq_Mbit libcell              Bitwidth        Count
[02/21 13:01:04     34s] ------------------------------------------------------------
[02/21 13:01:04     34s] Total 0
[02/21 13:01:04     34s] ============================================================
[02/21 13:01:04     34s] ------------------------------------------------------------
[02/21 13:01:04     34s] Category            Num of Insts Rejected     Reasons
[02/21 13:01:04     34s] ------------------------------------------------------------
[02/21 13:01:04     34s] ------------------------------------------------------------
[02/21 13:01:04     34s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/21 13:01:04     34s] UM:          10.79             12          0.000 ns         97.790 ns  ccopt_design
[02/21 13:01:04     34s] 
[02/21 13:01:04     34s] *** Summary of all messages that are not suppressed in this session:
[02/21 13:01:04     34s] Severity  ID               Count  Summary                                  
[02/21 13:01:04     34s] WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
[02/21 13:01:04     34s] WARNING   IMPEXT-6166          5  Capacitance table file(s) without the EX...
[02/21 13:01:04     34s] ERROR     IMPSP-365            2  Design has inst(s) with SITE '%s', but t...
[02/21 13:01:04     34s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[02/21 13:01:04     34s] WARNING   IMPCCOPT-1059        2  Slackened off %s from %s to %s.          
[02/21 13:01:04     34s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[02/21 13:01:04     34s] *** Message Summary: 18 warning(s), 2 error(s)
[02/21 13:01:04     34s] 
[02/21 13:01:04     34s] *** ccopt_design #1 [finish] : cpu/real = 0:00:15.4/0:00:16.7 (0.9), totSession cpu/real = 0:00:34.3/0:00:41.9 (0.8), mem = 2171.0M
[02/21 13:01:04     34s] 
[02/21 13:01:04     34s] =============================================================================================
[02/21 13:01:04     34s]  Final TAT Report : ccopt_design #1                                             21.15-s110_1
[02/21 13:01:04     34s] =============================================================================================
[02/21 13:01:04     34s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 13:01:04     34s] ---------------------------------------------------------------------------------------------
[02/21 13:01:04     34s] [ InitOpt                ]      1   0:00:01.0  (   6.2 % )     0:00:01.3 /  0:00:01.3    1.0
[02/21 13:01:04     34s] [ GlobalOpt              ]      1   0:00:00.5  (   2.7 % )     0:00:00.5 /  0:00:00.4    1.0
[02/21 13:01:04     34s] [ DrvOpt                 ]      3   0:00:01.6  (   9.8 % )     0:00:01.7 /  0:00:01.7    1.0
[02/21 13:01:04     34s] [ AreaOpt                ]      3   0:00:01.6  (   9.5 % )     0:00:01.6 /  0:00:01.6    1.0
[02/21 13:01:04     34s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:04     34s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.5 % )     0:00:00.9 /  0:00:00.4    0.4
[02/21 13:01:04     34s] [ DrvReport              ]      2   0:00:00.5  (   3.3 % )     0:00:00.5 /  0:00:00.0    0.1
[02/21 13:01:04     34s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:04     34s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:04     34s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[02/21 13:01:04     34s] [ PowerInterfaceInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:04     34s] [ PlacerInterfaceInit    ]      3   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.9
[02/21 13:01:04     34s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:04     34s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:04     34s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:04     34s] [ IncrReplace            ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.0    0.5
[02/21 13:01:04     34s] [ RefinePlace            ]      3   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    0.9
[02/21 13:01:04     34s] [ CTS                    ]      1   0:00:03.8  (  22.6 % )     0:00:04.5 /  0:00:04.0    0.9
[02/21 13:01:04     34s] [ EarlyGlobalRoute       ]      6   0:00:00.6  (   3.6 % )     0:00:00.6 /  0:00:00.2    0.4
[02/21 13:01:04     34s] [ ExtractRC              ]      5   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[02/21 13:01:04     34s] [ TimingUpdate           ]     26   0:00:00.3  (   1.8 % )     0:00:00.5 /  0:00:00.6    1.0
[02/21 13:01:04     34s] [ FullDelayCalc          ]      5   0:00:00.6  (   3.7 % )     0:00:00.6 /  0:00:00.6    1.0
[02/21 13:01:04     34s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:04     34s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[02/21 13:01:04     34s] [ MISC                   ]          0:00:05.6  (  33.3 % )     0:00:05.6 /  0:00:05.5    1.0
[02/21 13:01:04     34s] ---------------------------------------------------------------------------------------------
[02/21 13:01:04     34s]  ccopt_design #1 TOTAL              0:00:16.7  ( 100.0 % )     0:00:16.7 /  0:00:15.4    0.9
[02/21 13:01:04     34s] ---------------------------------------------------------------------------------------------
[02/21 13:01:04     34s] 
[02/21 13:01:04     34s] #% End ccopt_design (date=02/21 13:01:04, total cpu=0:00:15.4, real=0:00:17.0, peak res=1878.6M, current mem=1754.5M)
[02/21 13:01:04     34s] @file 176: # creates the clock tree
[02/21 13:01:04     34s] @file 177: #delete_clock_tree_spec ;# removes the already loaded cts specification (reset_cts_config)
[02/21 13:01:04     34s] @file 178:
[02/21 13:01:04     34s] @file 179:
[02/21 13:01:04     34s] @file 180: #-----------------------------------------------------------------------------
[02/21 13:01:04     34s] @file 181: # Post-CTS timing verification
[02/21 13:01:04     34s] @file 182: #-----------------------------------------------------------------------------
[02/21 13:01:04     34s] @@file 183: set_db timing_analysis_type best_case_worst_case
[02/21 13:01:04     34s] @@file 184: set_db timing_analysis_clock_propagation_mode sdc_control
[02/21 13:01:04     34s] @@file 185: time_design -post_cts
[02/21 13:01:04     34s] *** time_design #2 [begin] : totSession cpu/real = 0:00:34.3/0:00:42.0 (0.8), mem = 2047.0M
[02/21 13:01:04     34s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2047.0M, EPOCH TIME: 1740153664.456499
[02/21 13:01:04     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] All LLGs are deleted
[02/21 13:01:04     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2047.0M, EPOCH TIME: 1740153664.456542
[02/21 13:01:04     34s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2047.0M, EPOCH TIME: 1740153664.456558
[02/21 13:01:04     34s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2047.0M, EPOCH TIME: 1740153664.456589
[02/21 13:01:04     34s] Start to check current routing status for nets...
[02/21 13:01:04     34s] All nets are already routed correctly.
[02/21 13:01:04     34s] End to check current routing status for nets (mem=2047.0M)
[02/21 13:01:04     34s] Effort level <high> specified for reg2reg path_group
[02/21 13:01:04     34s] All LLGs are deleted
[02/21 13:01:04     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2049.0M, EPOCH TIME: 1740153664.479854
[02/21 13:01:04     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2049.0M, EPOCH TIME: 1740153664.480057
[02/21 13:01:04     34s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2049.0M, EPOCH TIME: 1740153664.480243
[02/21 13:01:04     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2049.0M, EPOCH TIME: 1740153664.480921
[02/21 13:01:04     34s] Max number of tech site patterns supported in site array is 256.
[02/21 13:01:04     34s] Core basic site is CoreSite
[02/21 13:01:04     34s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/21 13:01:04     34s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2049.0M, EPOCH TIME: 1740153664.492759
[02/21 13:01:04     34s] After signature check, allow fast init is false, keep pre-filter is true.
[02/21 13:01:04     34s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/21 13:01:04     34s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2049.0M, EPOCH TIME: 1740153664.492955
[02/21 13:01:04     34s] SiteArray: non-trimmed site array dimensions = 44 x 379
[02/21 13:01:04     34s] SiteArray: use 114,688 bytes
[02/21 13:01:04     34s] SiteArray: current memory after site array memory allocation 2049.0M
[02/21 13:01:04     34s] SiteArray: FP blocked sites are writable
[02/21 13:01:04     34s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2049.0M, EPOCH TIME: 1740153664.493388
[02/21 13:01:04     34s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2049.0M, EPOCH TIME: 1740153664.493446
[02/21 13:01:04     34s] SiteArray: number of non floorplan blocked sites for llg default is 16676
[02/21 13:01:04     34s] Atter site array init, number of instance map data is 0.
[02/21 13:01:04     34s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2049.0M, EPOCH TIME: 1740153664.493976
[02/21 13:01:04     34s] 
[02/21 13:01:04     34s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:01:04     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2049.0M, EPOCH TIME: 1740153664.494158
[02/21 13:01:04     34s] All LLGs are deleted
[02/21 13:01:04     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:04     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2049.0M, EPOCH TIME: 1740153664.494701
[02/21 13:01:04     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2049.0M, EPOCH TIME: 1740153664.494828
[02/21 13:01:05     34s] 
[02/21 13:01:05     34s] ------------------------------------------------------------------
[02/21 13:01:05     34s]          time_design Summary
[02/21 13:01:05     34s] ------------------------------------------------------------------
[02/21 13:01:05     34s] 
[02/21 13:01:05     34s] Setup views included:
[02/21 13:01:05     34s]  analysis_normal_slow_max 
[02/21 13:01:05     34s] 
[02/21 13:01:05     34s] +--------------------+---------+---------+---------+
[02/21 13:01:05     34s] |     Setup mode     |   all   | reg2reg | default |
[02/21 13:01:05     34s] +--------------------+---------+---------+---------+
[02/21 13:01:05     34s] |           WNS (ns):| 97.790  | 97.790  | 99.238  |
[02/21 13:01:05     34s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[02/21 13:01:05     34s] |    Violating Paths:|    0    |    0    |    0    |
[02/21 13:01:05     34s] |          All Paths:|   117   |   40    |   78    |
[02/21 13:01:05     34s] +--------------------+---------+---------+---------+
[02/21 13:01:05     34s] 
[02/21 13:01:05     34s] +----------------+-------------------------------+------------------+
[02/21 13:01:05     34s] |                |              Real             |       Total      |
[02/21 13:01:05     34s] |    DRVs        +------------------+------------+------------------|
[02/21 13:01:05     34s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/21 13:01:05     34s] +----------------+------------------+------------+------------------+
[02/21 13:01:05     34s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[02/21 13:01:05     34s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[02/21 13:01:05     34s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/21 13:01:05     34s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/21 13:01:05     34s] +----------------+------------------+------------+------------------+
[02/21 13:01:05     34s] 
[02/21 13:01:05     34s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/21 13:01:05     34s] All LLGs are deleted
[02/21 13:01:05     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2046.2M, EPOCH TIME: 1740153665.065790
[02/21 13:01:05     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2046.2M, EPOCH TIME: 1740153665.065958
[02/21 13:01:05     34s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2046.2M, EPOCH TIME: 1740153665.066141
[02/21 13:01:05     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2046.2M, EPOCH TIME: 1740153665.066815
[02/21 13:01:05     34s] Max number of tech site patterns supported in site array is 256.
[02/21 13:01:05     34s] Core basic site is CoreSite
[02/21 13:01:05     34s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/21 13:01:05     34s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2046.2M, EPOCH TIME: 1740153665.078578
[02/21 13:01:05     34s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 13:01:05     34s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 13:01:05     34s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2046.2M, EPOCH TIME: 1740153665.078749
[02/21 13:01:05     34s] Fast DP-INIT is on for default
[02/21 13:01:05     34s] Atter site array init, number of instance map data is 0.
[02/21 13:01:05     34s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2046.2M, EPOCH TIME: 1740153665.079498
[02/21 13:01:05     34s] 
[02/21 13:01:05     34s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:01:05     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.014, MEM:2046.2M, EPOCH TIME: 1740153665.079714
[02/21 13:01:05     34s] All LLGs are deleted
[02/21 13:01:05     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2046.2M, EPOCH TIME: 1740153665.080247
[02/21 13:01:05     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2046.2M, EPOCH TIME: 1740153665.080380
[02/21 13:01:05     34s] Density: 69.897%
[02/21 13:01:05     34s] Routing Overflow: 0.00% H and 0.00% V
[02/21 13:01:05     34s] ------------------------------------------------------------------
[02/21 13:01:05     34s] All LLGs are deleted
[02/21 13:01:05     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2046.2M, EPOCH TIME: 1740153665.083017
[02/21 13:01:05     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2046.2M, EPOCH TIME: 1740153665.083153
[02/21 13:01:05     34s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2046.2M, EPOCH TIME: 1740153665.083324
[02/21 13:01:05     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2046.2M, EPOCH TIME: 1740153665.083995
[02/21 13:01:05     34s] Max number of tech site patterns supported in site array is 256.
[02/21 13:01:05     34s] Core basic site is CoreSite
[02/21 13:01:05     34s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/21 13:01:05     34s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2046.2M, EPOCH TIME: 1740153665.095591
[02/21 13:01:05     34s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 13:01:05     34s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 13:01:05     34s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2046.2M, EPOCH TIME: 1740153665.095744
[02/21 13:01:05     34s] Fast DP-INIT is on for default
[02/21 13:01:05     34s] Atter site array init, number of instance map data is 0.
[02/21 13:01:05     34s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2046.2M, EPOCH TIME: 1740153665.096451
[02/21 13:01:05     34s] 
[02/21 13:01:05     34s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:01:05     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2046.2M, EPOCH TIME: 1740153665.096649
[02/21 13:01:05     34s] All LLGs are deleted
[02/21 13:01:05     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2046.2M, EPOCH TIME: 1740153665.097136
[02/21 13:01:05     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2046.2M, EPOCH TIME: 1740153665.097263
[02/21 13:01:05     34s] Reported timing to dir ./timingReports
[02/21 13:01:05     34s] Total CPU time: 0.14 sec
[02/21 13:01:05     34s] Total Real time: 1.0 sec
[02/21 13:01:05     34s] Total Memory Usage: 2046.207031 Mbytes
[02/21 13:01:05     34s] Info: pop threads available for lower-level modules during optimization.
[02/21 13:01:05     34s] *** time_design #2 [finish] : cpu/real = 0:00:00.1/0:00:00.7 (0.2), totSession cpu/real = 0:00:34.5/0:00:42.6 (0.8), [02/21 13:01:05     34s] 
mem = 2046.2M
[02/21 13:01:05     34s] =============================================================================================
[02/21 13:01:05     34s]  Final TAT Report : time_design #2                                              21.15-s110_1
[02/21 13:01:05     34s] =============================================================================================
[02/21 13:01:05     34s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 13:01:05     34s] ---------------------------------------------------------------------------------------------
[02/21 13:01:05     34s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:05     34s] [ OptSummaryReport       ]      1   0:00:00.1  (   8.1 % )     0:00:00.6 /  0:00:00.1    0.2
[02/21 13:01:05     34s] [ DrvReport              ]      1   0:00:00.5  (  80.5 % )     0:00:00.5 /  0:00:00.0    0.0
[02/21 13:01:05     34s] [ TimingUpdate           ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.8
[02/21 13:01:05     34s] [ TimingReport           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:05     34s] [ GenerateReports        ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    0.8
[02/21 13:01:05     34s] [ MISC                   ]          0:00:00.0  (   5.2 % )     0:00:00.0 /  0:00:00.0    0.9
[02/21 13:01:05     34s] ---------------------------------------------------------------------------------------------
[02/21 13:01:05     34s]  time_design #2 TOTAL               0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.1    0.2
[02/21 13:01:05     34s] ---------------------------------------------------------------------------------------------
[02/21 13:01:05     34s] 
[02/21 13:01:05     34s] @@file 186: time_design -post_cts -hold
[02/21 13:01:05     34s] *** time_design #3 [begin] : totSession cpu/real = 0:00:34.5/0:00:42.6 (0.8), mem = 2046.2M
[02/21 13:01:05     34s] 
[02/21 13:01:05     34s] TimeStamp Deleting Cell Server Begin ...
[02/21 13:01:05     34s] 
[02/21 13:01:05     34s] TimeStamp Deleting Cell Server End ...
[02/21 13:01:05     34s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2030.7M, EPOCH TIME: 1740153665.129841
[02/21 13:01:05     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] All LLGs are deleted
[02/21 13:01:05     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2030.7M, EPOCH TIME: 1740153665.129906
[02/21 13:01:05     34s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2030.7M, EPOCH TIME: 1740153665.129926
[02/21 13:01:05     34s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2030.7M, EPOCH TIME: 1740153665.130006
[02/21 13:01:05     34s] Start to check current routing status for nets...
[02/21 13:01:05     34s] All nets are already routed correctly.
[02/21 13:01:05     34s] End to check current routing status for nets (mem=2030.7M)
[02/21 13:01:05     34s] Effort level <high> specified for reg2reg path_group
[02/21 13:01:05     34s] All LLGs are deleted
[02/21 13:01:05     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2038.7M, EPOCH TIME: 1740153665.168259
[02/21 13:01:05     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2038.7M, EPOCH TIME: 1740153665.168451
[02/21 13:01:05     34s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2038.7M, EPOCH TIME: 1740153665.168638
[02/21 13:01:05     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2038.7M, EPOCH TIME: 1740153665.169327
[02/21 13:01:05     34s] Max number of tech site patterns supported in site array is 256.
[02/21 13:01:05     34s] Core basic site is CoreSite
[02/21 13:01:05     34s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/21 13:01:05     34s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2038.7M, EPOCH TIME: 1740153665.180913
[02/21 13:01:05     34s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 13:01:05     34s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 13:01:05     34s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2038.7M, EPOCH TIME: 1740153665.181097
[02/21 13:01:05     34s] Fast DP-INIT is on for default
[02/21 13:01:05     34s] Atter site array init, number of instance map data is 0.
[02/21 13:01:05     34s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2038.7M, EPOCH TIME: 1740153665.181843
[02/21 13:01:05     34s] 
[02/21 13:01:05     34s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:01:05     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2038.7M, EPOCH TIME: 1740153665.182035
[02/21 13:01:05     34s] All LLGs are deleted
[02/21 13:01:05     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2038.7M, EPOCH TIME: 1740153665.182485
[02/21 13:01:05     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2038.7M, EPOCH TIME: 1740153665.182608
[02/21 13:01:05     34s] Starting delay calculation for Hold views
[02/21 13:01:05     34s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/21 13:01:05     34s] #################################################################################
[02/21 13:01:05     34s] # Design Stage: PreRoute
[02/21 13:01:05     34s] # Design Name: ieee754multiplier
[02/21 13:01:05     34s] # Design Mode: 45nm
[02/21 13:01:05     34s] # Analysis Mode: MMMC Non-OCV 
[02/21 13:01:05     34s] # Parasitics Mode: No SPEF/RCDB 
[02/21 13:01:05     34s] # Signoff Settings: SI Off 
[02/21 13:01:05     34s] #################################################################################
[02/21 13:01:05     34s] Calculate delays in BcWc mode...
[02/21 13:01:05     34s] Topological Sorting (REAL = 0:00:00.0, MEM = 2048.2M, InitMEM = 2048.2M)
[02/21 13:01:05     34s] Start delay calculation (fullDC) (1 T). (MEM=2048.23)
[02/21 13:01:05     34s] *** Calculating scaling factor for fast libraries using the default operating condition of each library.
[02/21 13:01:05     34s] End AAE Lib Interpolated Model. (MEM=2048.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 13:01:05     34s] Total number of fetched objects 1759
[02/21 13:01:05     34s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/21 13:01:05     34s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 13:01:05     34s] End delay calculation. (MEM=2080.66 CPU=0:00:00.1 REAL=0:00:00.0)
[02/21 13:01:05     34s] End delay calculation (fullDC). (MEM=2080.66 CPU=0:00:00.1 REAL=0:00:00.0)
[02/21 13:01:05     34s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2080.7M) ***
[02/21 13:01:05     34s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:34.8 mem=2080.7M)
[02/21 13:01:05     34s] 
[02/21 13:01:05     34s] ------------------------------------------------------------------
[02/21 13:01:05     34s]          time_design Summary
[02/21 13:01:05     34s] ------------------------------------------------------------------
[02/21 13:01:05     34s] 
[02/21 13:01:05     34s] Hold views included:
[02/21 13:01:05     34s]  analysis_normal_fast_min 
[02/21 13:01:05     34s] 
[02/21 13:01:05     34s] +--------------------+---------+---------+---------+
[02/21 13:01:05     34s] |     Hold mode      |   all   | reg2reg | default |
[02/21 13:01:05     34s] +--------------------+---------+---------+---------+
[02/21 13:01:05     34s] |           WNS (ns):|  0.010  |  0.010  |  0.226  |
[02/21 13:01:05     34s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[02/21 13:01:05     34s] |    Violating Paths:|    0    |    0    |    0    |
[02/21 13:01:05     34s] |          All Paths:|   117   |   40    |   78    |
[02/21 13:01:05     34s] +--------------------+---------+---------+---------+
[02/21 13:01:05     34s] 
[02/21 13:01:05     34s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/21 13:01:05     34s] All LLGs are deleted
[02/21 13:01:05     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2041.7M, EPOCH TIME: 1740153665.410157
[02/21 13:01:05     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2041.7M, EPOCH TIME: 1740153665.410334
[02/21 13:01:05     34s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2041.7M, EPOCH TIME: 1740153665.410516
[02/21 13:01:05     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2041.7M, EPOCH TIME: 1740153665.411184
[02/21 13:01:05     34s] Max number of tech site patterns supported in site array is 256.
[02/21 13:01:05     34s] Core basic site is CoreSite
[02/21 13:01:05     34s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/21 13:01:05     34s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2041.7M, EPOCH TIME: 1740153665.422678
[02/21 13:01:05     34s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 13:01:05     34s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 13:01:05     34s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2041.7M, EPOCH TIME: 1740153665.422827
[02/21 13:01:05     34s] Fast DP-INIT is on for default
[02/21 13:01:05     34s] Atter site array init, number of instance map data is 0.
[02/21 13:01:05     34s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2041.7M, EPOCH TIME: 1740153665.423530
[02/21 13:01:05     34s] 
[02/21 13:01:05     34s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:01:05     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2041.7M, EPOCH TIME: 1740153665.423696
[02/21 13:01:05     34s] All LLGs are deleted
[02/21 13:01:05     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2041.7M, EPOCH TIME: 1740153665.424147
[02/21 13:01:05     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2041.7M, EPOCH TIME: 1740153665.424269
[02/21 13:01:05     34s] Density: 69.897%
[02/21 13:01:05     34s] Routing Overflow: 0.00% H and 0.00% V
[02/21 13:01:05     34s] ------------------------------------------------------------------
[02/21 13:01:05     34s] All LLGs are deleted
[02/21 13:01:05     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2041.7M, EPOCH TIME: 1740153665.426532
[02/21 13:01:05     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2041.7M, EPOCH TIME: 1740153665.426668
[02/21 13:01:05     34s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2041.7M, EPOCH TIME: 1740153665.426840
[02/21 13:01:05     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2041.7M, EPOCH TIME: 1740153665.427496
[02/21 13:01:05     34s] Max number of tech site patterns supported in site array is 256.
[02/21 13:01:05     34s] Core basic site is CoreSite
[02/21 13:01:05     34s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/21 13:01:05     34s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2041.7M, EPOCH TIME: 1740153665.439126
[02/21 13:01:05     34s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 13:01:05     34s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 13:01:05     34s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2041.7M, EPOCH TIME: 1740153665.439285
[02/21 13:01:05     34s] Fast DP-INIT is on for default
[02/21 13:01:05     34s] Atter site array init, number of instance map data is 0.
[02/21 13:01:05     34s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2041.7M, EPOCH TIME: 1740153665.439996
[02/21 13:01:05     34s] 
[02/21 13:01:05     34s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/21 13:01:05     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2041.7M, EPOCH TIME: 1740153665.440163
[02/21 13:01:05     34s] All LLGs are deleted
[02/21 13:01:05     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 13:01:05     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2041.7M, EPOCH TIME: 1740153665.440610
[02/21 13:01:05     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2041.7M, EPOCH TIME: 1740153665.440731
[02/21 13:01:05     34s] Reported timing to dir ./timingReports
[02/21 13:01:05     34s] Total CPU time: 0.37 sec
[02/21 13:01:05     34s] Total Real time: 0.0 sec
[02/21 13:01:05     34s] Total Memory Usage: 2016.171875 Mbytes
[02/21 13:01:05     34s] *** time_design #3 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:34.8/0:00:43.0 (0.8), mem = 2016.2M
[02/21 13:01:05     34s] 
[02/21 13:01:05     34s] =============================================================================================
[02/21 13:01:05     34s]  Final TAT Report : time_design #3                                              21.15-s110_1
[02/21 13:01:05     34s] =============================================================================================
[02/21 13:01:05     34s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 13:01:05     34s] ---------------------------------------------------------------------------------------------
[02/21 13:01:05     34s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:05     34s] [ OptSummaryReport       ]      1   0:00:00.1  (  14.3 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 13:01:05     34s] [ TimingUpdate           ]      1   0:00:00.1  (  24.2 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 13:01:05     34s] [ FullDelayCalc          ]      1   0:00:00.1  (  30.9 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 13:01:05     34s] [ TimingReport           ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 13:01:05     34s] [ GenerateReports        ]      1   0:00:00.0  (   5.7 % )     0:00:00.0 /  0:00:00.0    1.0
[02/21 13:01:05     34s] [ MISC                   ]          0:00:00.1  (  23.4 % )     0:00:00.1 /  0:00:00.1    1.2
[02/21 13:01:05     34s] ---------------------------------------------------------------------------------------------
[02/21 13:01:05     34s]  time_design #3 TOTAL               0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[02/21 13:01:05     34s] ---------------------------------------------------------------------------------------------
[02/21 13:01:05     34s] 
[02/21 13:01:05     34s] @file 187:
[02/21 13:01:05     34s] @file 188: #-----------------------------------------------------------------------------
[02/21 13:01:05     34s] @file 189: # postCTS optimization
[02/21 13:01:05     34s] @file 190: #-----------------------------------------------------------------------------
[02/21 13:01:05     34s] @file 191: #opt_design -post_cts
[02/21 13:01:05     34s] @file 192:
[02/21 13:01:05     34s] @file 193:
[02/21 13:01:05     34s] @file 194: #-----------------------------------------------------------------------------
[02/21 13:01:05     34s] @file 195: # Save Design: 03_cts.enc
[02/21 13:01:05     34s] @file 196: #-----------------------------------------------------------------------------
[02/21 13:01:05     34s] @file 197: # graphical or command
[02/21 13:01:05     34s] @@file 198: write_db 03_cts.enc
[02/21 13:01:05     34s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/21 13:01:05     34s] #% Begin save design ... (date=02/21 13:01:05, mem=1720.8M)
[02/21 13:01:05     34s] % Begin Save ccopt configuration ... (date=02/21 13:01:05, mem=1720.8M)
[02/21 13:01:05     34s] % End Save ccopt configuration ... (date=02/21 13:01:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1721.3M, current mem=1721.3M)
[02/21 13:01:05     34s] % Begin Save netlist data ... (date=02/21 13:01:05, mem=1721.3M)
[02/21 13:01:05     34s] Writing Binary DB to 03_cts.enc.tmp/ieee754multiplier.v.bin in single-threaded mode...
[02/21 13:01:05     34s] % End Save netlist data ... (date=02/21 13:01:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1721.3M, current mem=1721.3M)
[02/21 13:01:05     34s] Saving symbol-table file ...
[02/21 13:01:05     34s] Saving congestion map file 03_cts.enc.tmp/ieee754multiplier.route.congmap.gz ...
[02/21 13:01:05     34s] % Begin Save AAE data ... (date=02/21 13:01:05, mem=1721.6M)
[02/21 13:01:05     34s] Saving AAE Data ...
[02/21 13:01:05     34s] % End Save AAE data ... (date=02/21 13:01:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1721.6M, current mem=1721.6M)
[02/21 13:01:05     34s] Saving preference file 03_cts.enc.tmp/gui.pref.tcl ...
[02/21 13:01:05     35s] Saving mode setting ...
[02/21 13:01:05     35s] Saving root attributes to be loaded post write_db ...
[02/21 13:01:06     35s] Saving global file ...
[02/21 13:01:06     35s] Saving root attributes to be loaded previous write_db ...
[02/21 13:01:06     35s] % Begin Save floorplan data ... (date=02/21 13:01:06, mem=1758.4M)
[02/21 13:01:06     35s] Saving floorplan file ...
[02/21 13:01:06     35s] % End Save floorplan data ... (date=02/21 13:01:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1758.4M, current mem=1758.4M)
[02/21 13:01:06     35s] Saving PG file 03_cts.enc.tmp/ieee754multiplier.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Fri Feb 21 13:01:06 2025)
[02/21 13:01:06     35s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2026.7M) ***
[02/21 13:01:06     35s] Saving Drc markers ...
[02/21 13:01:06     35s] ... No Drc file written since there is no markers found.
[02/21 13:01:06     35s] % Begin Save placement data ... (date=02/21 13:01:06, mem=1758.4M)
[02/21 13:01:06     35s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/21 13:01:06     35s] Save Adaptive View Pruning View Names to Binary file
[02/21 13:01:06     35s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2029.7M) ***
[02/21 13:01:06     35s] % End Save placement data ... (date=02/21 13:01:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1758.4M, current mem=1758.4M)
[02/21 13:01:06     35s] % Begin Save routing data ... (date=02/21 13:01:06, mem=1758.4M)
[02/21 13:01:06     35s] Saving route file ...
[02/21 13:01:06     35s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2026.7M) ***
[02/21 13:01:06     35s] % End Save routing data ... (date=02/21 13:01:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1758.4M, current mem=1758.4M)
[02/21 13:01:06     35s] Saving property file 03_cts.enc.tmp/ieee754multiplier.prop
[02/21 13:01:06     35s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2029.7M) ***
[02/21 13:01:06     35s] #Saving pin access data to file 03_cts.enc.tmp/ieee754multiplier.apa ...
[02/21 13:01:06     35s] #
[02/21 13:01:06     35s] % Begin Save power constraints data ... (date=02/21 13:01:06, mem=1758.5M)
[02/21 13:01:06     35s] % End Save power constraints data ... (date=02/21 13:01:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1758.5M, current mem=1758.5M)
[02/21 13:01:06     35s] Generated self-contained design 03_cts.enc.tmp
[02/21 13:01:06     35s] #% End save design ... (date=02/21 13:01:06, total cpu=0:00:00.8, real=0:00:01.0, peak res=1759.4M, current mem=1759.4M)
[02/21 13:01:06     35s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/21 13:01:06     35s] *** Message Summary: 0 warning(s), 0 error(s)
[02/21 13:01:06     35s] 
[02/21 13:01:06     35s] @file 199: # graphical
[02/21 13:01:06     35s] @file 200:
[02/21 13:01:06     35s] @file 201: #-----------------------------------------------------------------------------
[02/21 13:01:06     35s] @file 202: # Power nets (Power planning) creating power, grounds rings and stripes
[02/21 13:01:06     35s] @file 203: #-----------------------------------------------------------------------------
[02/21 13:01:06     35s] @file 204: # graphical
[02/21 13:01:06     35s] @file 205:
[02/21 13:01:06     35s] @file 206:
[02/21 13:01:06     35s] @file 207: #-----------------------------------------------------------------------------
[02/21 13:01:06     35s] @file 208: # Power nets (Power planning) creating power, grounds rings and stripes
[02/21 13:01:06     35s] @file 209: #-----------------------------------------------------------------------------
[02/21 13:01:06     35s] @file 210: # graphical
[02/21 13:01:06     35s] @file 211:
[02/21 13:01:06     35s] @file 212:
[02/21 13:01:06     35s] @file 213: #-----------------------------------------------------------------------------
[02/21 13:01:06     35s] @file 214: # Add Ring (Power planning)
[02/21 13:01:06     35s] @file 215: #-----------------------------------------------------------------------------
[02/21 13:01:06     35s] @file 216: # graphical
[02/21 13:01:06     35s] @file 217:
[02/21 13:01:06     35s] @file 218:
[02/21 13:01:06     35s] @file 219: #-----------------------------------------------------------------------------
[02/21 13:01:06     35s] @file 220: # Sroute
[02/21 13:01:06     35s] @file 221: #-----------------------------------------------------------------------------
[02/21 13:01:06     35s] @file 222: # graphical
[02/21 13:01:06     35s] @file 223:
[02/21 13:01:06     35s] @file 224:
[02/21 13:01:06     35s] @file 225: #-----------------------------------------------------------------------------
[02/21 13:01:06     35s] @file 226: # Save Design: 01_power.enc
[02/21 13:01:06     35s] @file 227: #-----------------------------------------------------------------------------
[02/21 13:01:06     35s] @file 228: # graphical
[02/21 13:01:06     35s] @file 229:
[02/21 13:01:06     35s] @@file 230: gui_show
[02/21 13:01:06     35s] #@ End verbose source: /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/layout.tcl
[02/21 13:01:06     35s] @innovus 2> [02/21 13:01:33     37s] 
[02/21 13:01:33     37s] *** Summary of all messages that are not suppressed in this session:
[02/21 13:01:33     37s] Severity  ID               Count  Summary                                  

[02/21 13:01:33     37s] --------------------------------------------------------------------------------
[02/21 13:01:33     37s] Exiting Innovus on Fri Feb 21 13:01:33 2025
[02/21 13:01:33     37s]   Total CPU time:     0:00:41
[02/21 13:01:33     37s]   Total real time:    0:01:19
[02/21 13:01:33     37s]   Peak memory (main): 1862.59MB
[02/21 13:01:33     37s] 
[02/21 13:01:33     37s] 
[02/21 13:01:33     37s] *** Memory Usage v#1 (Current mem = 2276.836M, initial mem = 491.887M) ***
[02/21 13:01:33     37s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/21 13:01:33     37s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[02/21 13:01:33     37s] WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
[02/21 13:01:33     37s] WARNING   IMPEXT-6166          6  Capacitance table file(s) without the EX...
[02/21 13:01:33     37s] WARNING   IMPEXT-2662          2  Cap table %s does not have the EXTENDED ...
[02/21 13:01:33     37s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[02/21 13:01:33     37s] WARNING   IMPPP-531          495  ViaGen Warning: Due to %s rule violation...
[02/21 13:01:33     37s] WARNING   IMPSR-4058           1  Route_special option: %s should be used ...
[02/21 13:01:33     37s] ERROR     IMPSP-365            8  Design has inst(s) with SITE '%s', but t...
[02/21 13:01:33     37s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[02/21 13:01:33     37s] WARNING   IMPCCOPT-1059        2  Slackened off %s from %s to %s.          
[02/21 13:01:33     37s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[02/21 13:01:33     37s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[02/21 13:01:33     37s] *** Message Summary: 544 warning(s), 8 error(s)
[02/21 13:01:33     37s] 
[02/21 13:01:33     37s] --- Ending "Innovus" (totcpu=0:00:37.8, real=0:01:14, mem=2276.8M) ---
