
alias2023.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ca0  08020000  08020000  00020000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08025ca0  08025ca0  00025ca0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08025cc0  08025cc0  0003000c  2**0
                  CONTENTS
  4 .ARM          00000008  08025cc0  08025cc0  00025cc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08025cc8  08025cc8  0003000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08025cc8  08025cc8  00025cc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08025cd0  08025cd0  00025cd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08025cd4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000770  2000000c  08025ce0  0003000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000077c  08025ce0  0003077c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014750  00000000  00000000  0003003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000268a  00000000  00000000  0004478c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001108  00000000  00000000  00046e18  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001008  00000000  00000000  00047f20  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00004373  00000000  00000000  00048f28  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d657  00000000  00000000  0004d29b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c4265  00000000  00000000  0005a8f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011eb57  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004918  00000000  00000000  0011ebd4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08020000 <__do_global_dtors_aux>:
 8020000:	b510      	push	{r4, lr}
 8020002:	4c05      	ldr	r4, [pc, #20]	; (8020018 <__do_global_dtors_aux+0x18>)
 8020004:	7823      	ldrb	r3, [r4, #0]
 8020006:	b933      	cbnz	r3, 8020016 <__do_global_dtors_aux+0x16>
 8020008:	4b04      	ldr	r3, [pc, #16]	; (802001c <__do_global_dtors_aux+0x1c>)
 802000a:	b113      	cbz	r3, 8020012 <__do_global_dtors_aux+0x12>
 802000c:	4804      	ldr	r0, [pc, #16]	; (8020020 <__do_global_dtors_aux+0x20>)
 802000e:	f3af 8000 	nop.w
 8020012:	2301      	movs	r3, #1
 8020014:	7023      	strb	r3, [r4, #0]
 8020016:	bd10      	pop	{r4, pc}
 8020018:	2000000c 	.word	0x2000000c
 802001c:	00000000 	.word	0x00000000
 8020020:	08025c88 	.word	0x08025c88

08020024 <frame_dummy>:
 8020024:	b508      	push	{r3, lr}
 8020026:	4b03      	ldr	r3, [pc, #12]	; (8020034 <frame_dummy+0x10>)
 8020028:	b11b      	cbz	r3, 8020032 <frame_dummy+0xe>
 802002a:	4903      	ldr	r1, [pc, #12]	; (8020038 <frame_dummy+0x14>)
 802002c:	4803      	ldr	r0, [pc, #12]	; (802003c <frame_dummy+0x18>)
 802002e:	f3af 8000 	nop.w
 8020032:	bd08      	pop	{r3, pc}
 8020034:	00000000 	.word	0x00000000
 8020038:	20000010 	.word	0x20000010
 802003c:	08025c88 	.word	0x08025c88

08020040 <__aeabi_drsub>:
 8020040:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8020044:	e002      	b.n	802004c <__adddf3>
 8020046:	bf00      	nop

08020048 <__aeabi_dsub>:
 8020048:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0802004c <__adddf3>:
 802004c:	b530      	push	{r4, r5, lr}
 802004e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8020052:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8020056:	ea94 0f05 	teq	r4, r5
 802005a:	bf08      	it	eq
 802005c:	ea90 0f02 	teqeq	r0, r2
 8020060:	bf1f      	itttt	ne
 8020062:	ea54 0c00 	orrsne.w	ip, r4, r0
 8020066:	ea55 0c02 	orrsne.w	ip, r5, r2
 802006a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 802006e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8020072:	f000 80e2 	beq.w	802023a <__adddf3+0x1ee>
 8020076:	ea4f 5454 	mov.w	r4, r4, lsr #21
 802007a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 802007e:	bfb8      	it	lt
 8020080:	426d      	neglt	r5, r5
 8020082:	dd0c      	ble.n	802009e <__adddf3+0x52>
 8020084:	442c      	add	r4, r5
 8020086:	ea80 0202 	eor.w	r2, r0, r2
 802008a:	ea81 0303 	eor.w	r3, r1, r3
 802008e:	ea82 0000 	eor.w	r0, r2, r0
 8020092:	ea83 0101 	eor.w	r1, r3, r1
 8020096:	ea80 0202 	eor.w	r2, r0, r2
 802009a:	ea81 0303 	eor.w	r3, r1, r3
 802009e:	2d36      	cmp	r5, #54	; 0x36
 80200a0:	bf88      	it	hi
 80200a2:	bd30      	pophi	{r4, r5, pc}
 80200a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80200a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80200ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80200b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80200b4:	d002      	beq.n	80200bc <__adddf3+0x70>
 80200b6:	4240      	negs	r0, r0
 80200b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80200bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80200c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80200c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80200c8:	d002      	beq.n	80200d0 <__adddf3+0x84>
 80200ca:	4252      	negs	r2, r2
 80200cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80200d0:	ea94 0f05 	teq	r4, r5
 80200d4:	f000 80a7 	beq.w	8020226 <__adddf3+0x1da>
 80200d8:	f1a4 0401 	sub.w	r4, r4, #1
 80200dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80200e0:	db0d      	blt.n	80200fe <__adddf3+0xb2>
 80200e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80200e6:	fa22 f205 	lsr.w	r2, r2, r5
 80200ea:	1880      	adds	r0, r0, r2
 80200ec:	f141 0100 	adc.w	r1, r1, #0
 80200f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80200f4:	1880      	adds	r0, r0, r2
 80200f6:	fa43 f305 	asr.w	r3, r3, r5
 80200fa:	4159      	adcs	r1, r3
 80200fc:	e00e      	b.n	802011c <__adddf3+0xd0>
 80200fe:	f1a5 0520 	sub.w	r5, r5, #32
 8020102:	f10e 0e20 	add.w	lr, lr, #32
 8020106:	2a01      	cmp	r2, #1
 8020108:	fa03 fc0e 	lsl.w	ip, r3, lr
 802010c:	bf28      	it	cs
 802010e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8020112:	fa43 f305 	asr.w	r3, r3, r5
 8020116:	18c0      	adds	r0, r0, r3
 8020118:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 802011c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8020120:	d507      	bpl.n	8020132 <__adddf3+0xe6>
 8020122:	f04f 0e00 	mov.w	lr, #0
 8020126:	f1dc 0c00 	rsbs	ip, ip, #0
 802012a:	eb7e 0000 	sbcs.w	r0, lr, r0
 802012e:	eb6e 0101 	sbc.w	r1, lr, r1
 8020132:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8020136:	d31b      	bcc.n	8020170 <__adddf3+0x124>
 8020138:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 802013c:	d30c      	bcc.n	8020158 <__adddf3+0x10c>
 802013e:	0849      	lsrs	r1, r1, #1
 8020140:	ea5f 0030 	movs.w	r0, r0, rrx
 8020144:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8020148:	f104 0401 	add.w	r4, r4, #1
 802014c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8020150:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8020154:	f080 809a 	bcs.w	802028c <__adddf3+0x240>
 8020158:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 802015c:	bf08      	it	eq
 802015e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8020162:	f150 0000 	adcs.w	r0, r0, #0
 8020166:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 802016a:	ea41 0105 	orr.w	r1, r1, r5
 802016e:	bd30      	pop	{r4, r5, pc}
 8020170:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8020174:	4140      	adcs	r0, r0
 8020176:	eb41 0101 	adc.w	r1, r1, r1
 802017a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 802017e:	f1a4 0401 	sub.w	r4, r4, #1
 8020182:	d1e9      	bne.n	8020158 <__adddf3+0x10c>
 8020184:	f091 0f00 	teq	r1, #0
 8020188:	bf04      	itt	eq
 802018a:	4601      	moveq	r1, r0
 802018c:	2000      	moveq	r0, #0
 802018e:	fab1 f381 	clz	r3, r1
 8020192:	bf08      	it	eq
 8020194:	3320      	addeq	r3, #32
 8020196:	f1a3 030b 	sub.w	r3, r3, #11
 802019a:	f1b3 0220 	subs.w	r2, r3, #32
 802019e:	da0c      	bge.n	80201ba <__adddf3+0x16e>
 80201a0:	320c      	adds	r2, #12
 80201a2:	dd08      	ble.n	80201b6 <__adddf3+0x16a>
 80201a4:	f102 0c14 	add.w	ip, r2, #20
 80201a8:	f1c2 020c 	rsb	r2, r2, #12
 80201ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80201b0:	fa21 f102 	lsr.w	r1, r1, r2
 80201b4:	e00c      	b.n	80201d0 <__adddf3+0x184>
 80201b6:	f102 0214 	add.w	r2, r2, #20
 80201ba:	bfd8      	it	le
 80201bc:	f1c2 0c20 	rsble	ip, r2, #32
 80201c0:	fa01 f102 	lsl.w	r1, r1, r2
 80201c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80201c8:	bfdc      	itt	le
 80201ca:	ea41 010c 	orrle.w	r1, r1, ip
 80201ce:	4090      	lslle	r0, r2
 80201d0:	1ae4      	subs	r4, r4, r3
 80201d2:	bfa2      	ittt	ge
 80201d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80201d8:	4329      	orrge	r1, r5
 80201da:	bd30      	popge	{r4, r5, pc}
 80201dc:	ea6f 0404 	mvn.w	r4, r4
 80201e0:	3c1f      	subs	r4, #31
 80201e2:	da1c      	bge.n	802021e <__adddf3+0x1d2>
 80201e4:	340c      	adds	r4, #12
 80201e6:	dc0e      	bgt.n	8020206 <__adddf3+0x1ba>
 80201e8:	f104 0414 	add.w	r4, r4, #20
 80201ec:	f1c4 0220 	rsb	r2, r4, #32
 80201f0:	fa20 f004 	lsr.w	r0, r0, r4
 80201f4:	fa01 f302 	lsl.w	r3, r1, r2
 80201f8:	ea40 0003 	orr.w	r0, r0, r3
 80201fc:	fa21 f304 	lsr.w	r3, r1, r4
 8020200:	ea45 0103 	orr.w	r1, r5, r3
 8020204:	bd30      	pop	{r4, r5, pc}
 8020206:	f1c4 040c 	rsb	r4, r4, #12
 802020a:	f1c4 0220 	rsb	r2, r4, #32
 802020e:	fa20 f002 	lsr.w	r0, r0, r2
 8020212:	fa01 f304 	lsl.w	r3, r1, r4
 8020216:	ea40 0003 	orr.w	r0, r0, r3
 802021a:	4629      	mov	r1, r5
 802021c:	bd30      	pop	{r4, r5, pc}
 802021e:	fa21 f004 	lsr.w	r0, r1, r4
 8020222:	4629      	mov	r1, r5
 8020224:	bd30      	pop	{r4, r5, pc}
 8020226:	f094 0f00 	teq	r4, #0
 802022a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 802022e:	bf06      	itte	eq
 8020230:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8020234:	3401      	addeq	r4, #1
 8020236:	3d01      	subne	r5, #1
 8020238:	e74e      	b.n	80200d8 <__adddf3+0x8c>
 802023a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 802023e:	bf18      	it	ne
 8020240:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8020244:	d029      	beq.n	802029a <__adddf3+0x24e>
 8020246:	ea94 0f05 	teq	r4, r5
 802024a:	bf08      	it	eq
 802024c:	ea90 0f02 	teqeq	r0, r2
 8020250:	d005      	beq.n	802025e <__adddf3+0x212>
 8020252:	ea54 0c00 	orrs.w	ip, r4, r0
 8020256:	bf04      	itt	eq
 8020258:	4619      	moveq	r1, r3
 802025a:	4610      	moveq	r0, r2
 802025c:	bd30      	pop	{r4, r5, pc}
 802025e:	ea91 0f03 	teq	r1, r3
 8020262:	bf1e      	ittt	ne
 8020264:	2100      	movne	r1, #0
 8020266:	2000      	movne	r0, #0
 8020268:	bd30      	popne	{r4, r5, pc}
 802026a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 802026e:	d105      	bne.n	802027c <__adddf3+0x230>
 8020270:	0040      	lsls	r0, r0, #1
 8020272:	4149      	adcs	r1, r1
 8020274:	bf28      	it	cs
 8020276:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 802027a:	bd30      	pop	{r4, r5, pc}
 802027c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8020280:	bf3c      	itt	cc
 8020282:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8020286:	bd30      	popcc	{r4, r5, pc}
 8020288:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 802028c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8020290:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8020294:	f04f 0000 	mov.w	r0, #0
 8020298:	bd30      	pop	{r4, r5, pc}
 802029a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 802029e:	bf1a      	itte	ne
 80202a0:	4619      	movne	r1, r3
 80202a2:	4610      	movne	r0, r2
 80202a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80202a8:	bf1c      	itt	ne
 80202aa:	460b      	movne	r3, r1
 80202ac:	4602      	movne	r2, r0
 80202ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80202b2:	bf06      	itte	eq
 80202b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80202b8:	ea91 0f03 	teqeq	r1, r3
 80202bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80202c0:	bd30      	pop	{r4, r5, pc}
 80202c2:	bf00      	nop

080202c4 <__aeabi_ui2d>:
 80202c4:	f090 0f00 	teq	r0, #0
 80202c8:	bf04      	itt	eq
 80202ca:	2100      	moveq	r1, #0
 80202cc:	4770      	bxeq	lr
 80202ce:	b530      	push	{r4, r5, lr}
 80202d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80202d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80202d8:	f04f 0500 	mov.w	r5, #0
 80202dc:	f04f 0100 	mov.w	r1, #0
 80202e0:	e750      	b.n	8020184 <__adddf3+0x138>
 80202e2:	bf00      	nop

080202e4 <__aeabi_i2d>:
 80202e4:	f090 0f00 	teq	r0, #0
 80202e8:	bf04      	itt	eq
 80202ea:	2100      	moveq	r1, #0
 80202ec:	4770      	bxeq	lr
 80202ee:	b530      	push	{r4, r5, lr}
 80202f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80202f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80202f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80202fc:	bf48      	it	mi
 80202fe:	4240      	negmi	r0, r0
 8020300:	f04f 0100 	mov.w	r1, #0
 8020304:	e73e      	b.n	8020184 <__adddf3+0x138>
 8020306:	bf00      	nop

08020308 <__aeabi_f2d>:
 8020308:	0042      	lsls	r2, r0, #1
 802030a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 802030e:	ea4f 0131 	mov.w	r1, r1, rrx
 8020312:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8020316:	bf1f      	itttt	ne
 8020318:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 802031c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8020320:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8020324:	4770      	bxne	lr
 8020326:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 802032a:	bf08      	it	eq
 802032c:	4770      	bxeq	lr
 802032e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8020332:	bf04      	itt	eq
 8020334:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8020338:	4770      	bxeq	lr
 802033a:	b530      	push	{r4, r5, lr}
 802033c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8020340:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8020344:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8020348:	e71c      	b.n	8020184 <__adddf3+0x138>
 802034a:	bf00      	nop

0802034c <__aeabi_ul2d>:
 802034c:	ea50 0201 	orrs.w	r2, r0, r1
 8020350:	bf08      	it	eq
 8020352:	4770      	bxeq	lr
 8020354:	b530      	push	{r4, r5, lr}
 8020356:	f04f 0500 	mov.w	r5, #0
 802035a:	e00a      	b.n	8020372 <__aeabi_l2d+0x16>

0802035c <__aeabi_l2d>:
 802035c:	ea50 0201 	orrs.w	r2, r0, r1
 8020360:	bf08      	it	eq
 8020362:	4770      	bxeq	lr
 8020364:	b530      	push	{r4, r5, lr}
 8020366:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 802036a:	d502      	bpl.n	8020372 <__aeabi_l2d+0x16>
 802036c:	4240      	negs	r0, r0
 802036e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8020372:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8020376:	f104 0432 	add.w	r4, r4, #50	; 0x32
 802037a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 802037e:	f43f aed8 	beq.w	8020132 <__adddf3+0xe6>
 8020382:	f04f 0203 	mov.w	r2, #3
 8020386:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 802038a:	bf18      	it	ne
 802038c:	3203      	addne	r2, #3
 802038e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8020392:	bf18      	it	ne
 8020394:	3203      	addne	r2, #3
 8020396:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 802039a:	f1c2 0320 	rsb	r3, r2, #32
 802039e:	fa00 fc03 	lsl.w	ip, r0, r3
 80203a2:	fa20 f002 	lsr.w	r0, r0, r2
 80203a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80203aa:	ea40 000e 	orr.w	r0, r0, lr
 80203ae:	fa21 f102 	lsr.w	r1, r1, r2
 80203b2:	4414      	add	r4, r2
 80203b4:	e6bd      	b.n	8020132 <__adddf3+0xe6>
 80203b6:	bf00      	nop

080203b8 <__aeabi_dmul>:
 80203b8:	b570      	push	{r4, r5, r6, lr}
 80203ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80203be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80203c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80203c6:	bf1d      	ittte	ne
 80203c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80203cc:	ea94 0f0c 	teqne	r4, ip
 80203d0:	ea95 0f0c 	teqne	r5, ip
 80203d4:	f000 f8de 	bleq	8020594 <__aeabi_dmul+0x1dc>
 80203d8:	442c      	add	r4, r5
 80203da:	ea81 0603 	eor.w	r6, r1, r3
 80203de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80203e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80203e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80203ea:	bf18      	it	ne
 80203ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80203f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80203f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80203f8:	d038      	beq.n	802046c <__aeabi_dmul+0xb4>
 80203fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80203fe:	f04f 0500 	mov.w	r5, #0
 8020402:	fbe1 e502 	umlal	lr, r5, r1, r2
 8020406:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 802040a:	fbe0 e503 	umlal	lr, r5, r0, r3
 802040e:	f04f 0600 	mov.w	r6, #0
 8020412:	fbe1 5603 	umlal	r5, r6, r1, r3
 8020416:	f09c 0f00 	teq	ip, #0
 802041a:	bf18      	it	ne
 802041c:	f04e 0e01 	orrne.w	lr, lr, #1
 8020420:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8020424:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8020428:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 802042c:	d204      	bcs.n	8020438 <__aeabi_dmul+0x80>
 802042e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8020432:	416d      	adcs	r5, r5
 8020434:	eb46 0606 	adc.w	r6, r6, r6
 8020438:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 802043c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8020440:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8020444:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8020448:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 802044c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8020450:	bf88      	it	hi
 8020452:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8020456:	d81e      	bhi.n	8020496 <__aeabi_dmul+0xde>
 8020458:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 802045c:	bf08      	it	eq
 802045e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8020462:	f150 0000 	adcs.w	r0, r0, #0
 8020466:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 802046a:	bd70      	pop	{r4, r5, r6, pc}
 802046c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8020470:	ea46 0101 	orr.w	r1, r6, r1
 8020474:	ea40 0002 	orr.w	r0, r0, r2
 8020478:	ea81 0103 	eor.w	r1, r1, r3
 802047c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8020480:	bfc2      	ittt	gt
 8020482:	ebd4 050c 	rsbsgt	r5, r4, ip
 8020486:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 802048a:	bd70      	popgt	{r4, r5, r6, pc}
 802048c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8020490:	f04f 0e00 	mov.w	lr, #0
 8020494:	3c01      	subs	r4, #1
 8020496:	f300 80ab 	bgt.w	80205f0 <__aeabi_dmul+0x238>
 802049a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 802049e:	bfde      	ittt	le
 80204a0:	2000      	movle	r0, #0
 80204a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80204a6:	bd70      	pople	{r4, r5, r6, pc}
 80204a8:	f1c4 0400 	rsb	r4, r4, #0
 80204ac:	3c20      	subs	r4, #32
 80204ae:	da35      	bge.n	802051c <__aeabi_dmul+0x164>
 80204b0:	340c      	adds	r4, #12
 80204b2:	dc1b      	bgt.n	80204ec <__aeabi_dmul+0x134>
 80204b4:	f104 0414 	add.w	r4, r4, #20
 80204b8:	f1c4 0520 	rsb	r5, r4, #32
 80204bc:	fa00 f305 	lsl.w	r3, r0, r5
 80204c0:	fa20 f004 	lsr.w	r0, r0, r4
 80204c4:	fa01 f205 	lsl.w	r2, r1, r5
 80204c8:	ea40 0002 	orr.w	r0, r0, r2
 80204cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80204d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80204d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80204d8:	fa21 f604 	lsr.w	r6, r1, r4
 80204dc:	eb42 0106 	adc.w	r1, r2, r6
 80204e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80204e4:	bf08      	it	eq
 80204e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80204ea:	bd70      	pop	{r4, r5, r6, pc}
 80204ec:	f1c4 040c 	rsb	r4, r4, #12
 80204f0:	f1c4 0520 	rsb	r5, r4, #32
 80204f4:	fa00 f304 	lsl.w	r3, r0, r4
 80204f8:	fa20 f005 	lsr.w	r0, r0, r5
 80204fc:	fa01 f204 	lsl.w	r2, r1, r4
 8020500:	ea40 0002 	orr.w	r0, r0, r2
 8020504:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8020508:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 802050c:	f141 0100 	adc.w	r1, r1, #0
 8020510:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8020514:	bf08      	it	eq
 8020516:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 802051a:	bd70      	pop	{r4, r5, r6, pc}
 802051c:	f1c4 0520 	rsb	r5, r4, #32
 8020520:	fa00 f205 	lsl.w	r2, r0, r5
 8020524:	ea4e 0e02 	orr.w	lr, lr, r2
 8020528:	fa20 f304 	lsr.w	r3, r0, r4
 802052c:	fa01 f205 	lsl.w	r2, r1, r5
 8020530:	ea43 0302 	orr.w	r3, r3, r2
 8020534:	fa21 f004 	lsr.w	r0, r1, r4
 8020538:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 802053c:	fa21 f204 	lsr.w	r2, r1, r4
 8020540:	ea20 0002 	bic.w	r0, r0, r2
 8020544:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8020548:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 802054c:	bf08      	it	eq
 802054e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8020552:	bd70      	pop	{r4, r5, r6, pc}
 8020554:	f094 0f00 	teq	r4, #0
 8020558:	d10f      	bne.n	802057a <__aeabi_dmul+0x1c2>
 802055a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 802055e:	0040      	lsls	r0, r0, #1
 8020560:	eb41 0101 	adc.w	r1, r1, r1
 8020564:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8020568:	bf08      	it	eq
 802056a:	3c01      	subeq	r4, #1
 802056c:	d0f7      	beq.n	802055e <__aeabi_dmul+0x1a6>
 802056e:	ea41 0106 	orr.w	r1, r1, r6
 8020572:	f095 0f00 	teq	r5, #0
 8020576:	bf18      	it	ne
 8020578:	4770      	bxne	lr
 802057a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 802057e:	0052      	lsls	r2, r2, #1
 8020580:	eb43 0303 	adc.w	r3, r3, r3
 8020584:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8020588:	bf08      	it	eq
 802058a:	3d01      	subeq	r5, #1
 802058c:	d0f7      	beq.n	802057e <__aeabi_dmul+0x1c6>
 802058e:	ea43 0306 	orr.w	r3, r3, r6
 8020592:	4770      	bx	lr
 8020594:	ea94 0f0c 	teq	r4, ip
 8020598:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 802059c:	bf18      	it	ne
 802059e:	ea95 0f0c 	teqne	r5, ip
 80205a2:	d00c      	beq.n	80205be <__aeabi_dmul+0x206>
 80205a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80205a8:	bf18      	it	ne
 80205aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80205ae:	d1d1      	bne.n	8020554 <__aeabi_dmul+0x19c>
 80205b0:	ea81 0103 	eor.w	r1, r1, r3
 80205b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80205b8:	f04f 0000 	mov.w	r0, #0
 80205bc:	bd70      	pop	{r4, r5, r6, pc}
 80205be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80205c2:	bf06      	itte	eq
 80205c4:	4610      	moveq	r0, r2
 80205c6:	4619      	moveq	r1, r3
 80205c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80205cc:	d019      	beq.n	8020602 <__aeabi_dmul+0x24a>
 80205ce:	ea94 0f0c 	teq	r4, ip
 80205d2:	d102      	bne.n	80205da <__aeabi_dmul+0x222>
 80205d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80205d8:	d113      	bne.n	8020602 <__aeabi_dmul+0x24a>
 80205da:	ea95 0f0c 	teq	r5, ip
 80205de:	d105      	bne.n	80205ec <__aeabi_dmul+0x234>
 80205e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80205e4:	bf1c      	itt	ne
 80205e6:	4610      	movne	r0, r2
 80205e8:	4619      	movne	r1, r3
 80205ea:	d10a      	bne.n	8020602 <__aeabi_dmul+0x24a>
 80205ec:	ea81 0103 	eor.w	r1, r1, r3
 80205f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80205f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80205f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80205fc:	f04f 0000 	mov.w	r0, #0
 8020600:	bd70      	pop	{r4, r5, r6, pc}
 8020602:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8020606:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 802060a:	bd70      	pop	{r4, r5, r6, pc}

0802060c <__aeabi_ddiv>:
 802060c:	b570      	push	{r4, r5, r6, lr}
 802060e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8020612:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8020616:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 802061a:	bf1d      	ittte	ne
 802061c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8020620:	ea94 0f0c 	teqne	r4, ip
 8020624:	ea95 0f0c 	teqne	r5, ip
 8020628:	f000 f8a7 	bleq	802077a <__aeabi_ddiv+0x16e>
 802062c:	eba4 0405 	sub.w	r4, r4, r5
 8020630:	ea81 0e03 	eor.w	lr, r1, r3
 8020634:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8020638:	ea4f 3101 	mov.w	r1, r1, lsl #12
 802063c:	f000 8088 	beq.w	8020750 <__aeabi_ddiv+0x144>
 8020640:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8020644:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8020648:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 802064c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8020650:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8020654:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8020658:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 802065c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8020660:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8020664:	429d      	cmp	r5, r3
 8020666:	bf08      	it	eq
 8020668:	4296      	cmpeq	r6, r2
 802066a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 802066e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8020672:	d202      	bcs.n	802067a <__aeabi_ddiv+0x6e>
 8020674:	085b      	lsrs	r3, r3, #1
 8020676:	ea4f 0232 	mov.w	r2, r2, rrx
 802067a:	1ab6      	subs	r6, r6, r2
 802067c:	eb65 0503 	sbc.w	r5, r5, r3
 8020680:	085b      	lsrs	r3, r3, #1
 8020682:	ea4f 0232 	mov.w	r2, r2, rrx
 8020686:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 802068a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 802068e:	ebb6 0e02 	subs.w	lr, r6, r2
 8020692:	eb75 0e03 	sbcs.w	lr, r5, r3
 8020696:	bf22      	ittt	cs
 8020698:	1ab6      	subcs	r6, r6, r2
 802069a:	4675      	movcs	r5, lr
 802069c:	ea40 000c 	orrcs.w	r0, r0, ip
 80206a0:	085b      	lsrs	r3, r3, #1
 80206a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80206a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80206aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80206ae:	bf22      	ittt	cs
 80206b0:	1ab6      	subcs	r6, r6, r2
 80206b2:	4675      	movcs	r5, lr
 80206b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80206b8:	085b      	lsrs	r3, r3, #1
 80206ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80206be:	ebb6 0e02 	subs.w	lr, r6, r2
 80206c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80206c6:	bf22      	ittt	cs
 80206c8:	1ab6      	subcs	r6, r6, r2
 80206ca:	4675      	movcs	r5, lr
 80206cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80206d0:	085b      	lsrs	r3, r3, #1
 80206d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80206d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80206da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80206de:	bf22      	ittt	cs
 80206e0:	1ab6      	subcs	r6, r6, r2
 80206e2:	4675      	movcs	r5, lr
 80206e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80206e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80206ec:	d018      	beq.n	8020720 <__aeabi_ddiv+0x114>
 80206ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80206f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80206f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80206fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80206fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8020702:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8020706:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 802070a:	d1c0      	bne.n	802068e <__aeabi_ddiv+0x82>
 802070c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8020710:	d10b      	bne.n	802072a <__aeabi_ddiv+0x11e>
 8020712:	ea41 0100 	orr.w	r1, r1, r0
 8020716:	f04f 0000 	mov.w	r0, #0
 802071a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 802071e:	e7b6      	b.n	802068e <__aeabi_ddiv+0x82>
 8020720:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8020724:	bf04      	itt	eq
 8020726:	4301      	orreq	r1, r0
 8020728:	2000      	moveq	r0, #0
 802072a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 802072e:	bf88      	it	hi
 8020730:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8020734:	f63f aeaf 	bhi.w	8020496 <__aeabi_dmul+0xde>
 8020738:	ebb5 0c03 	subs.w	ip, r5, r3
 802073c:	bf04      	itt	eq
 802073e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8020742:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8020746:	f150 0000 	adcs.w	r0, r0, #0
 802074a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 802074e:	bd70      	pop	{r4, r5, r6, pc}
 8020750:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8020754:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8020758:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 802075c:	bfc2      	ittt	gt
 802075e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8020762:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8020766:	bd70      	popgt	{r4, r5, r6, pc}
 8020768:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 802076c:	f04f 0e00 	mov.w	lr, #0
 8020770:	3c01      	subs	r4, #1
 8020772:	e690      	b.n	8020496 <__aeabi_dmul+0xde>
 8020774:	ea45 0e06 	orr.w	lr, r5, r6
 8020778:	e68d      	b.n	8020496 <__aeabi_dmul+0xde>
 802077a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 802077e:	ea94 0f0c 	teq	r4, ip
 8020782:	bf08      	it	eq
 8020784:	ea95 0f0c 	teqeq	r5, ip
 8020788:	f43f af3b 	beq.w	8020602 <__aeabi_dmul+0x24a>
 802078c:	ea94 0f0c 	teq	r4, ip
 8020790:	d10a      	bne.n	80207a8 <__aeabi_ddiv+0x19c>
 8020792:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8020796:	f47f af34 	bne.w	8020602 <__aeabi_dmul+0x24a>
 802079a:	ea95 0f0c 	teq	r5, ip
 802079e:	f47f af25 	bne.w	80205ec <__aeabi_dmul+0x234>
 80207a2:	4610      	mov	r0, r2
 80207a4:	4619      	mov	r1, r3
 80207a6:	e72c      	b.n	8020602 <__aeabi_dmul+0x24a>
 80207a8:	ea95 0f0c 	teq	r5, ip
 80207ac:	d106      	bne.n	80207bc <__aeabi_ddiv+0x1b0>
 80207ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80207b2:	f43f aefd 	beq.w	80205b0 <__aeabi_dmul+0x1f8>
 80207b6:	4610      	mov	r0, r2
 80207b8:	4619      	mov	r1, r3
 80207ba:	e722      	b.n	8020602 <__aeabi_dmul+0x24a>
 80207bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80207c0:	bf18      	it	ne
 80207c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80207c6:	f47f aec5 	bne.w	8020554 <__aeabi_dmul+0x19c>
 80207ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80207ce:	f47f af0d 	bne.w	80205ec <__aeabi_dmul+0x234>
 80207d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80207d6:	f47f aeeb 	bne.w	80205b0 <__aeabi_dmul+0x1f8>
 80207da:	e712      	b.n	8020602 <__aeabi_dmul+0x24a>

080207dc <__aeabi_d2f>:
 80207dc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80207e0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80207e4:	bf24      	itt	cs
 80207e6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80207ea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80207ee:	d90d      	bls.n	802080c <__aeabi_d2f+0x30>
 80207f0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80207f4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80207f8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80207fc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8020800:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8020804:	bf08      	it	eq
 8020806:	f020 0001 	biceq.w	r0, r0, #1
 802080a:	4770      	bx	lr
 802080c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8020810:	d121      	bne.n	8020856 <__aeabi_d2f+0x7a>
 8020812:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8020816:	bfbc      	itt	lt
 8020818:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 802081c:	4770      	bxlt	lr
 802081e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8020822:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8020826:	f1c2 0218 	rsb	r2, r2, #24
 802082a:	f1c2 0c20 	rsb	ip, r2, #32
 802082e:	fa10 f30c 	lsls.w	r3, r0, ip
 8020832:	fa20 f002 	lsr.w	r0, r0, r2
 8020836:	bf18      	it	ne
 8020838:	f040 0001 	orrne.w	r0, r0, #1
 802083c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8020840:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8020844:	fa03 fc0c 	lsl.w	ip, r3, ip
 8020848:	ea40 000c 	orr.w	r0, r0, ip
 802084c:	fa23 f302 	lsr.w	r3, r3, r2
 8020850:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8020854:	e7cc      	b.n	80207f0 <__aeabi_d2f+0x14>
 8020856:	ea7f 5362 	mvns.w	r3, r2, asr #21
 802085a:	d107      	bne.n	802086c <__aeabi_d2f+0x90>
 802085c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8020860:	bf1e      	ittt	ne
 8020862:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8020866:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 802086a:	4770      	bxne	lr
 802086c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8020870:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8020874:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8020878:	4770      	bx	lr
 802087a:	bf00      	nop

0802087c <__aeabi_uldivmod>:
 802087c:	b953      	cbnz	r3, 8020894 <__aeabi_uldivmod+0x18>
 802087e:	b94a      	cbnz	r2, 8020894 <__aeabi_uldivmod+0x18>
 8020880:	2900      	cmp	r1, #0
 8020882:	bf08      	it	eq
 8020884:	2800      	cmpeq	r0, #0
 8020886:	bf1c      	itt	ne
 8020888:	f04f 31ff 	movne.w	r1, #4294967295
 802088c:	f04f 30ff 	movne.w	r0, #4294967295
 8020890:	f000 b972 	b.w	8020b78 <__aeabi_idiv0>
 8020894:	f1ad 0c08 	sub.w	ip, sp, #8
 8020898:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 802089c:	f000 f806 	bl	80208ac <__udivmoddi4>
 80208a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80208a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80208a8:	b004      	add	sp, #16
 80208aa:	4770      	bx	lr

080208ac <__udivmoddi4>:
 80208ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80208b0:	9e08      	ldr	r6, [sp, #32]
 80208b2:	4604      	mov	r4, r0
 80208b4:	4688      	mov	r8, r1
 80208b6:	2b00      	cmp	r3, #0
 80208b8:	d14b      	bne.n	8020952 <__udivmoddi4+0xa6>
 80208ba:	428a      	cmp	r2, r1
 80208bc:	4615      	mov	r5, r2
 80208be:	d967      	bls.n	8020990 <__udivmoddi4+0xe4>
 80208c0:	fab2 f282 	clz	r2, r2
 80208c4:	b14a      	cbz	r2, 80208da <__udivmoddi4+0x2e>
 80208c6:	f1c2 0720 	rsb	r7, r2, #32
 80208ca:	fa01 f302 	lsl.w	r3, r1, r2
 80208ce:	fa20 f707 	lsr.w	r7, r0, r7
 80208d2:	4095      	lsls	r5, r2
 80208d4:	ea47 0803 	orr.w	r8, r7, r3
 80208d8:	4094      	lsls	r4, r2
 80208da:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80208de:	0c23      	lsrs	r3, r4, #16
 80208e0:	fbb8 f7fe 	udiv	r7, r8, lr
 80208e4:	fa1f fc85 	uxth.w	ip, r5
 80208e8:	fb0e 8817 	mls	r8, lr, r7, r8
 80208ec:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80208f0:	fb07 f10c 	mul.w	r1, r7, ip
 80208f4:	4299      	cmp	r1, r3
 80208f6:	d909      	bls.n	802090c <__udivmoddi4+0x60>
 80208f8:	18eb      	adds	r3, r5, r3
 80208fa:	f107 30ff 	add.w	r0, r7, #4294967295
 80208fe:	f080 811b 	bcs.w	8020b38 <__udivmoddi4+0x28c>
 8020902:	4299      	cmp	r1, r3
 8020904:	f240 8118 	bls.w	8020b38 <__udivmoddi4+0x28c>
 8020908:	3f02      	subs	r7, #2
 802090a:	442b      	add	r3, r5
 802090c:	1a5b      	subs	r3, r3, r1
 802090e:	b2a4      	uxth	r4, r4
 8020910:	fbb3 f0fe 	udiv	r0, r3, lr
 8020914:	fb0e 3310 	mls	r3, lr, r0, r3
 8020918:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 802091c:	fb00 fc0c 	mul.w	ip, r0, ip
 8020920:	45a4      	cmp	ip, r4
 8020922:	d909      	bls.n	8020938 <__udivmoddi4+0x8c>
 8020924:	192c      	adds	r4, r5, r4
 8020926:	f100 33ff 	add.w	r3, r0, #4294967295
 802092a:	f080 8107 	bcs.w	8020b3c <__udivmoddi4+0x290>
 802092e:	45a4      	cmp	ip, r4
 8020930:	f240 8104 	bls.w	8020b3c <__udivmoddi4+0x290>
 8020934:	3802      	subs	r0, #2
 8020936:	442c      	add	r4, r5
 8020938:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 802093c:	eba4 040c 	sub.w	r4, r4, ip
 8020940:	2700      	movs	r7, #0
 8020942:	b11e      	cbz	r6, 802094c <__udivmoddi4+0xa0>
 8020944:	40d4      	lsrs	r4, r2
 8020946:	2300      	movs	r3, #0
 8020948:	e9c6 4300 	strd	r4, r3, [r6]
 802094c:	4639      	mov	r1, r7
 802094e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020952:	428b      	cmp	r3, r1
 8020954:	d909      	bls.n	802096a <__udivmoddi4+0xbe>
 8020956:	2e00      	cmp	r6, #0
 8020958:	f000 80eb 	beq.w	8020b32 <__udivmoddi4+0x286>
 802095c:	2700      	movs	r7, #0
 802095e:	e9c6 0100 	strd	r0, r1, [r6]
 8020962:	4638      	mov	r0, r7
 8020964:	4639      	mov	r1, r7
 8020966:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802096a:	fab3 f783 	clz	r7, r3
 802096e:	2f00      	cmp	r7, #0
 8020970:	d147      	bne.n	8020a02 <__udivmoddi4+0x156>
 8020972:	428b      	cmp	r3, r1
 8020974:	d302      	bcc.n	802097c <__udivmoddi4+0xd0>
 8020976:	4282      	cmp	r2, r0
 8020978:	f200 80fa 	bhi.w	8020b70 <__udivmoddi4+0x2c4>
 802097c:	1a84      	subs	r4, r0, r2
 802097e:	eb61 0303 	sbc.w	r3, r1, r3
 8020982:	2001      	movs	r0, #1
 8020984:	4698      	mov	r8, r3
 8020986:	2e00      	cmp	r6, #0
 8020988:	d0e0      	beq.n	802094c <__udivmoddi4+0xa0>
 802098a:	e9c6 4800 	strd	r4, r8, [r6]
 802098e:	e7dd      	b.n	802094c <__udivmoddi4+0xa0>
 8020990:	b902      	cbnz	r2, 8020994 <__udivmoddi4+0xe8>
 8020992:	deff      	udf	#255	; 0xff
 8020994:	fab2 f282 	clz	r2, r2
 8020998:	2a00      	cmp	r2, #0
 802099a:	f040 808f 	bne.w	8020abc <__udivmoddi4+0x210>
 802099e:	1b49      	subs	r1, r1, r5
 80209a0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80209a4:	fa1f f885 	uxth.w	r8, r5
 80209a8:	2701      	movs	r7, #1
 80209aa:	fbb1 fcfe 	udiv	ip, r1, lr
 80209ae:	0c23      	lsrs	r3, r4, #16
 80209b0:	fb0e 111c 	mls	r1, lr, ip, r1
 80209b4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80209b8:	fb08 f10c 	mul.w	r1, r8, ip
 80209bc:	4299      	cmp	r1, r3
 80209be:	d907      	bls.n	80209d0 <__udivmoddi4+0x124>
 80209c0:	18eb      	adds	r3, r5, r3
 80209c2:	f10c 30ff 	add.w	r0, ip, #4294967295
 80209c6:	d202      	bcs.n	80209ce <__udivmoddi4+0x122>
 80209c8:	4299      	cmp	r1, r3
 80209ca:	f200 80cd 	bhi.w	8020b68 <__udivmoddi4+0x2bc>
 80209ce:	4684      	mov	ip, r0
 80209d0:	1a59      	subs	r1, r3, r1
 80209d2:	b2a3      	uxth	r3, r4
 80209d4:	fbb1 f0fe 	udiv	r0, r1, lr
 80209d8:	fb0e 1410 	mls	r4, lr, r0, r1
 80209dc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80209e0:	fb08 f800 	mul.w	r8, r8, r0
 80209e4:	45a0      	cmp	r8, r4
 80209e6:	d907      	bls.n	80209f8 <__udivmoddi4+0x14c>
 80209e8:	192c      	adds	r4, r5, r4
 80209ea:	f100 33ff 	add.w	r3, r0, #4294967295
 80209ee:	d202      	bcs.n	80209f6 <__udivmoddi4+0x14a>
 80209f0:	45a0      	cmp	r8, r4
 80209f2:	f200 80b6 	bhi.w	8020b62 <__udivmoddi4+0x2b6>
 80209f6:	4618      	mov	r0, r3
 80209f8:	eba4 0408 	sub.w	r4, r4, r8
 80209fc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8020a00:	e79f      	b.n	8020942 <__udivmoddi4+0x96>
 8020a02:	f1c7 0c20 	rsb	ip, r7, #32
 8020a06:	40bb      	lsls	r3, r7
 8020a08:	fa22 fe0c 	lsr.w	lr, r2, ip
 8020a0c:	ea4e 0e03 	orr.w	lr, lr, r3
 8020a10:	fa01 f407 	lsl.w	r4, r1, r7
 8020a14:	fa20 f50c 	lsr.w	r5, r0, ip
 8020a18:	fa21 f30c 	lsr.w	r3, r1, ip
 8020a1c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8020a20:	4325      	orrs	r5, r4
 8020a22:	fbb3 f9f8 	udiv	r9, r3, r8
 8020a26:	0c2c      	lsrs	r4, r5, #16
 8020a28:	fb08 3319 	mls	r3, r8, r9, r3
 8020a2c:	fa1f fa8e 	uxth.w	sl, lr
 8020a30:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8020a34:	fb09 f40a 	mul.w	r4, r9, sl
 8020a38:	429c      	cmp	r4, r3
 8020a3a:	fa02 f207 	lsl.w	r2, r2, r7
 8020a3e:	fa00 f107 	lsl.w	r1, r0, r7
 8020a42:	d90b      	bls.n	8020a5c <__udivmoddi4+0x1b0>
 8020a44:	eb1e 0303 	adds.w	r3, lr, r3
 8020a48:	f109 30ff 	add.w	r0, r9, #4294967295
 8020a4c:	f080 8087 	bcs.w	8020b5e <__udivmoddi4+0x2b2>
 8020a50:	429c      	cmp	r4, r3
 8020a52:	f240 8084 	bls.w	8020b5e <__udivmoddi4+0x2b2>
 8020a56:	f1a9 0902 	sub.w	r9, r9, #2
 8020a5a:	4473      	add	r3, lr
 8020a5c:	1b1b      	subs	r3, r3, r4
 8020a5e:	b2ad      	uxth	r5, r5
 8020a60:	fbb3 f0f8 	udiv	r0, r3, r8
 8020a64:	fb08 3310 	mls	r3, r8, r0, r3
 8020a68:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8020a6c:	fb00 fa0a 	mul.w	sl, r0, sl
 8020a70:	45a2      	cmp	sl, r4
 8020a72:	d908      	bls.n	8020a86 <__udivmoddi4+0x1da>
 8020a74:	eb1e 0404 	adds.w	r4, lr, r4
 8020a78:	f100 33ff 	add.w	r3, r0, #4294967295
 8020a7c:	d26b      	bcs.n	8020b56 <__udivmoddi4+0x2aa>
 8020a7e:	45a2      	cmp	sl, r4
 8020a80:	d969      	bls.n	8020b56 <__udivmoddi4+0x2aa>
 8020a82:	3802      	subs	r0, #2
 8020a84:	4474      	add	r4, lr
 8020a86:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8020a8a:	fba0 8902 	umull	r8, r9, r0, r2
 8020a8e:	eba4 040a 	sub.w	r4, r4, sl
 8020a92:	454c      	cmp	r4, r9
 8020a94:	46c2      	mov	sl, r8
 8020a96:	464b      	mov	r3, r9
 8020a98:	d354      	bcc.n	8020b44 <__udivmoddi4+0x298>
 8020a9a:	d051      	beq.n	8020b40 <__udivmoddi4+0x294>
 8020a9c:	2e00      	cmp	r6, #0
 8020a9e:	d069      	beq.n	8020b74 <__udivmoddi4+0x2c8>
 8020aa0:	ebb1 050a 	subs.w	r5, r1, sl
 8020aa4:	eb64 0403 	sbc.w	r4, r4, r3
 8020aa8:	fa04 fc0c 	lsl.w	ip, r4, ip
 8020aac:	40fd      	lsrs	r5, r7
 8020aae:	40fc      	lsrs	r4, r7
 8020ab0:	ea4c 0505 	orr.w	r5, ip, r5
 8020ab4:	e9c6 5400 	strd	r5, r4, [r6]
 8020ab8:	2700      	movs	r7, #0
 8020aba:	e747      	b.n	802094c <__udivmoddi4+0xa0>
 8020abc:	f1c2 0320 	rsb	r3, r2, #32
 8020ac0:	fa20 f703 	lsr.w	r7, r0, r3
 8020ac4:	4095      	lsls	r5, r2
 8020ac6:	fa01 f002 	lsl.w	r0, r1, r2
 8020aca:	fa21 f303 	lsr.w	r3, r1, r3
 8020ace:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8020ad2:	4338      	orrs	r0, r7
 8020ad4:	0c01      	lsrs	r1, r0, #16
 8020ad6:	fbb3 f7fe 	udiv	r7, r3, lr
 8020ada:	fa1f f885 	uxth.w	r8, r5
 8020ade:	fb0e 3317 	mls	r3, lr, r7, r3
 8020ae2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8020ae6:	fb07 f308 	mul.w	r3, r7, r8
 8020aea:	428b      	cmp	r3, r1
 8020aec:	fa04 f402 	lsl.w	r4, r4, r2
 8020af0:	d907      	bls.n	8020b02 <__udivmoddi4+0x256>
 8020af2:	1869      	adds	r1, r5, r1
 8020af4:	f107 3cff 	add.w	ip, r7, #4294967295
 8020af8:	d22f      	bcs.n	8020b5a <__udivmoddi4+0x2ae>
 8020afa:	428b      	cmp	r3, r1
 8020afc:	d92d      	bls.n	8020b5a <__udivmoddi4+0x2ae>
 8020afe:	3f02      	subs	r7, #2
 8020b00:	4429      	add	r1, r5
 8020b02:	1acb      	subs	r3, r1, r3
 8020b04:	b281      	uxth	r1, r0
 8020b06:	fbb3 f0fe 	udiv	r0, r3, lr
 8020b0a:	fb0e 3310 	mls	r3, lr, r0, r3
 8020b0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8020b12:	fb00 f308 	mul.w	r3, r0, r8
 8020b16:	428b      	cmp	r3, r1
 8020b18:	d907      	bls.n	8020b2a <__udivmoddi4+0x27e>
 8020b1a:	1869      	adds	r1, r5, r1
 8020b1c:	f100 3cff 	add.w	ip, r0, #4294967295
 8020b20:	d217      	bcs.n	8020b52 <__udivmoddi4+0x2a6>
 8020b22:	428b      	cmp	r3, r1
 8020b24:	d915      	bls.n	8020b52 <__udivmoddi4+0x2a6>
 8020b26:	3802      	subs	r0, #2
 8020b28:	4429      	add	r1, r5
 8020b2a:	1ac9      	subs	r1, r1, r3
 8020b2c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8020b30:	e73b      	b.n	80209aa <__udivmoddi4+0xfe>
 8020b32:	4637      	mov	r7, r6
 8020b34:	4630      	mov	r0, r6
 8020b36:	e709      	b.n	802094c <__udivmoddi4+0xa0>
 8020b38:	4607      	mov	r7, r0
 8020b3a:	e6e7      	b.n	802090c <__udivmoddi4+0x60>
 8020b3c:	4618      	mov	r0, r3
 8020b3e:	e6fb      	b.n	8020938 <__udivmoddi4+0x8c>
 8020b40:	4541      	cmp	r1, r8
 8020b42:	d2ab      	bcs.n	8020a9c <__udivmoddi4+0x1f0>
 8020b44:	ebb8 0a02 	subs.w	sl, r8, r2
 8020b48:	eb69 020e 	sbc.w	r2, r9, lr
 8020b4c:	3801      	subs	r0, #1
 8020b4e:	4613      	mov	r3, r2
 8020b50:	e7a4      	b.n	8020a9c <__udivmoddi4+0x1f0>
 8020b52:	4660      	mov	r0, ip
 8020b54:	e7e9      	b.n	8020b2a <__udivmoddi4+0x27e>
 8020b56:	4618      	mov	r0, r3
 8020b58:	e795      	b.n	8020a86 <__udivmoddi4+0x1da>
 8020b5a:	4667      	mov	r7, ip
 8020b5c:	e7d1      	b.n	8020b02 <__udivmoddi4+0x256>
 8020b5e:	4681      	mov	r9, r0
 8020b60:	e77c      	b.n	8020a5c <__udivmoddi4+0x1b0>
 8020b62:	3802      	subs	r0, #2
 8020b64:	442c      	add	r4, r5
 8020b66:	e747      	b.n	80209f8 <__udivmoddi4+0x14c>
 8020b68:	f1ac 0c02 	sub.w	ip, ip, #2
 8020b6c:	442b      	add	r3, r5
 8020b6e:	e72f      	b.n	80209d0 <__udivmoddi4+0x124>
 8020b70:	4638      	mov	r0, r7
 8020b72:	e708      	b.n	8020986 <__udivmoddi4+0xda>
 8020b74:	4637      	mov	r7, r6
 8020b76:	e6e9      	b.n	802094c <__udivmoddi4+0xa0>

08020b78 <__aeabi_idiv0>:
 8020b78:	4770      	bx	lr
 8020b7a:	bf00      	nop

08020b7c <_ZN3LedC1Ev>:
#include "led.hpp"

Led::Led() : interrupt_count_(0)
 8020b7c:	b480      	push	{r7}
 8020b7e:	b083      	sub	sp, #12
 8020b80:	af00      	add	r7, sp, #0
 8020b82:	6078      	str	r0, [r7, #4]
           , interrupt_timer_(0) {}
 8020b84:	687b      	ldr	r3, [r7, #4]
 8020b86:	2200      	movs	r2, #0
 8020b88:	701a      	strb	r2, [r3, #0]
 8020b8a:	687b      	ldr	r3, [r7, #4]
 8020b8c:	2200      	movs	r2, #0
 8020b8e:	705a      	strb	r2, [r3, #1]
 8020b90:	687b      	ldr	r3, [r7, #4]
 8020b92:	4618      	mov	r0, r3
 8020b94:	370c      	adds	r7, #12
 8020b96:	46bd      	mov	sp, r7
 8020b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020b9c:	4770      	bx	lr
	...

08020ba0 <_ZN3Led10ColorOrderEc>:

void Led::ColorOrder(char color)
{
 8020ba0:	b580      	push	{r7, lr}
 8020ba2:	b082      	sub	sp, #8
 8020ba4:	af00      	add	r7, sp, #0
 8020ba6:	6078      	str	r0, [r7, #4]
 8020ba8:	460b      	mov	r3, r1
 8020baa:	70fb      	strb	r3, [r7, #3]
    switch(color)
 8020bac:	78fb      	ldrb	r3, [r7, #3]
 8020bae:	3b42      	subs	r3, #66	; 0x42
 8020bb0:	2b17      	cmp	r3, #23
 8020bb2:	f200 80b8 	bhi.w	8020d26 <_ZN3Led10ColorOrderEc+0x186>
 8020bb6:	a201      	add	r2, pc, #4	; (adr r2, 8020bbc <_ZN3Led10ColorOrderEc+0x1c>)
 8020bb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8020bbc:	08020c69 	.word	0x08020c69
 8020bc0:	08020cb5 	.word	0x08020cb5
 8020bc4:	08020d27 	.word	0x08020d27
 8020bc8:	08020d27 	.word	0x08020d27
 8020bcc:	08020d27 	.word	0x08020d27
 8020bd0:	08020c43 	.word	0x08020c43
 8020bd4:	08020d27 	.word	0x08020d27
 8020bd8:	08020d27 	.word	0x08020d27
 8020bdc:	08020d27 	.word	0x08020d27
 8020be0:	08020d27 	.word	0x08020d27
 8020be4:	08020d27 	.word	0x08020d27
 8020be8:	08020cdb 	.word	0x08020cdb
 8020bec:	08020d27 	.word	0x08020d27
 8020bf0:	08020d27 	.word	0x08020d27
 8020bf4:	08020d27 	.word	0x08020d27
 8020bf8:	08020d27 	.word	0x08020d27
 8020bfc:	08020c1d 	.word	0x08020c1d
 8020c00:	08020d27 	.word	0x08020d27
 8020c04:	08020d27 	.word	0x08020d27
 8020c08:	08020d27 	.word	0x08020d27
 8020c0c:	08020d27 	.word	0x08020d27
 8020c10:	08020d01 	.word	0x08020d01
 8020c14:	08020d27 	.word	0x08020d27
 8020c18:	08020c8f 	.word	0x08020c8f
    {
        case 'R': R_ON;  G_OFF; B_OFF; break;
 8020c1c:	2200      	movs	r2, #0
 8020c1e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8020c22:	484c      	ldr	r0, [pc, #304]	; (8020d54 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020c24:	f003 fa3c 	bl	80240a0 <HAL_GPIO_WritePin>
 8020c28:	2201      	movs	r2, #1
 8020c2a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8020c2e:	4849      	ldr	r0, [pc, #292]	; (8020d54 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020c30:	f003 fa36 	bl	80240a0 <HAL_GPIO_WritePin>
 8020c34:	2201      	movs	r2, #1
 8020c36:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8020c3a:	4846      	ldr	r0, [pc, #280]	; (8020d54 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020c3c:	f003 fa30 	bl	80240a0 <HAL_GPIO_WritePin>
 8020c40:	e084      	b.n	8020d4c <_ZN3Led10ColorOrderEc+0x1ac>
        case 'G': R_OFF; G_ON;  B_OFF; break;
 8020c42:	2201      	movs	r2, #1
 8020c44:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8020c48:	4842      	ldr	r0, [pc, #264]	; (8020d54 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020c4a:	f003 fa29 	bl	80240a0 <HAL_GPIO_WritePin>
 8020c4e:	2200      	movs	r2, #0
 8020c50:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8020c54:	483f      	ldr	r0, [pc, #252]	; (8020d54 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020c56:	f003 fa23 	bl	80240a0 <HAL_GPIO_WritePin>
 8020c5a:	2201      	movs	r2, #1
 8020c5c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8020c60:	483c      	ldr	r0, [pc, #240]	; (8020d54 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020c62:	f003 fa1d 	bl	80240a0 <HAL_GPIO_WritePin>
 8020c66:	e071      	b.n	8020d4c <_ZN3Led10ColorOrderEc+0x1ac>
        case 'B': R_OFF; G_OFF; B_ON;  break;
 8020c68:	2201      	movs	r2, #1
 8020c6a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8020c6e:	4839      	ldr	r0, [pc, #228]	; (8020d54 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020c70:	f003 fa16 	bl	80240a0 <HAL_GPIO_WritePin>
 8020c74:	2201      	movs	r2, #1
 8020c76:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8020c7a:	4836      	ldr	r0, [pc, #216]	; (8020d54 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020c7c:	f003 fa10 	bl	80240a0 <HAL_GPIO_WritePin>
 8020c80:	2200      	movs	r2, #0
 8020c82:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8020c86:	4833      	ldr	r0, [pc, #204]	; (8020d54 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020c88:	f003 fa0a 	bl	80240a0 <HAL_GPIO_WritePin>
 8020c8c:	e05e      	b.n	8020d4c <_ZN3Led10ColorOrderEc+0x1ac>
        case 'Y': R_ON;  G_ON;  B_OFF; break;
 8020c8e:	2200      	movs	r2, #0
 8020c90:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8020c94:	482f      	ldr	r0, [pc, #188]	; (8020d54 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020c96:	f003 fa03 	bl	80240a0 <HAL_GPIO_WritePin>
 8020c9a:	2200      	movs	r2, #0
 8020c9c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8020ca0:	482c      	ldr	r0, [pc, #176]	; (8020d54 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020ca2:	f003 f9fd 	bl	80240a0 <HAL_GPIO_WritePin>
 8020ca6:	2201      	movs	r2, #1
 8020ca8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8020cac:	4829      	ldr	r0, [pc, #164]	; (8020d54 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020cae:	f003 f9f7 	bl	80240a0 <HAL_GPIO_WritePin>
 8020cb2:	e04b      	b.n	8020d4c <_ZN3Led10ColorOrderEc+0x1ac>
        case 'C': R_OFF; G_ON;  B_ON;  break;
 8020cb4:	2201      	movs	r2, #1
 8020cb6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8020cba:	4826      	ldr	r0, [pc, #152]	; (8020d54 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020cbc:	f003 f9f0 	bl	80240a0 <HAL_GPIO_WritePin>
 8020cc0:	2200      	movs	r2, #0
 8020cc2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8020cc6:	4823      	ldr	r0, [pc, #140]	; (8020d54 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020cc8:	f003 f9ea 	bl	80240a0 <HAL_GPIO_WritePin>
 8020ccc:	2200      	movs	r2, #0
 8020cce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8020cd2:	4820      	ldr	r0, [pc, #128]	; (8020d54 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020cd4:	f003 f9e4 	bl	80240a0 <HAL_GPIO_WritePin>
 8020cd8:	e038      	b.n	8020d4c <_ZN3Led10ColorOrderEc+0x1ac>
        case 'M': R_ON;  G_OFF; B_ON;  break;
 8020cda:	2200      	movs	r2, #0
 8020cdc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8020ce0:	481c      	ldr	r0, [pc, #112]	; (8020d54 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020ce2:	f003 f9dd 	bl	80240a0 <HAL_GPIO_WritePin>
 8020ce6:	2201      	movs	r2, #1
 8020ce8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8020cec:	4819      	ldr	r0, [pc, #100]	; (8020d54 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020cee:	f003 f9d7 	bl	80240a0 <HAL_GPIO_WritePin>
 8020cf2:	2200      	movs	r2, #0
 8020cf4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8020cf8:	4816      	ldr	r0, [pc, #88]	; (8020d54 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020cfa:	f003 f9d1 	bl	80240a0 <HAL_GPIO_WritePin>
 8020cfe:	e025      	b.n	8020d4c <_ZN3Led10ColorOrderEc+0x1ac>
        case 'W': R_ON;  G_ON;  B_ON;  break;
 8020d00:	2200      	movs	r2, #0
 8020d02:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8020d06:	4813      	ldr	r0, [pc, #76]	; (8020d54 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020d08:	f003 f9ca 	bl	80240a0 <HAL_GPIO_WritePin>
 8020d0c:	2200      	movs	r2, #0
 8020d0e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8020d12:	4810      	ldr	r0, [pc, #64]	; (8020d54 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020d14:	f003 f9c4 	bl	80240a0 <HAL_GPIO_WritePin>
 8020d18:	2200      	movs	r2, #0
 8020d1a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8020d1e:	480d      	ldr	r0, [pc, #52]	; (8020d54 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020d20:	f003 f9be 	bl	80240a0 <HAL_GPIO_WritePin>
 8020d24:	e012      	b.n	8020d4c <_ZN3Led10ColorOrderEc+0x1ac>
        case 'X': // fall through
        default:  R_OFF; G_OFF; B_OFF; break;
 8020d26:	2201      	movs	r2, #1
 8020d28:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8020d2c:	4809      	ldr	r0, [pc, #36]	; (8020d54 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020d2e:	f003 f9b7 	bl	80240a0 <HAL_GPIO_WritePin>
 8020d32:	2201      	movs	r2, #1
 8020d34:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8020d38:	4806      	ldr	r0, [pc, #24]	; (8020d54 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020d3a:	f003 f9b1 	bl	80240a0 <HAL_GPIO_WritePin>
 8020d3e:	2201      	movs	r2, #1
 8020d40:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8020d44:	4803      	ldr	r0, [pc, #12]	; (8020d54 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020d46:	f003 f9ab 	bl	80240a0 <HAL_GPIO_WritePin>
 8020d4a:	bf00      	nop
    }
}
 8020d4c:	bf00      	nop
 8020d4e:	3708      	adds	r7, #8
 8020d50:	46bd      	mov	sp, r7
 8020d52:	bd80      	pop	{r7, pc}
 8020d54:	40020800 	.word	0x40020800

08020d58 <_ZN3Led7RainbowEh>:
        HAL_Delay(BLINK_INTERVAL_MS);
    }
}

void Led::Rainbow(uint8_t times)
{
 8020d58:	b580      	push	{r7, lr}
 8020d5a:	b084      	sub	sp, #16
 8020d5c:	af00      	add	r7, sp, #0
 8020d5e:	6078      	str	r0, [r7, #4]
 8020d60:	460b      	mov	r3, r1
 8020d62:	70fb      	strb	r3, [r7, #3]
    for(uint8_t i = 0; i < times; i++)
 8020d64:	2300      	movs	r3, #0
 8020d66:	73fb      	strb	r3, [r7, #15]
 8020d68:	7bfa      	ldrb	r2, [r7, #15]
 8020d6a:	78fb      	ldrb	r3, [r7, #3]
 8020d6c:	429a      	cmp	r2, r3
 8020d6e:	d233      	bcs.n	8020dd8 <_ZN3Led7RainbowEh+0x80>
    {
        ColorOrder('R');
 8020d70:	2152      	movs	r1, #82	; 0x52
 8020d72:	6878      	ldr	r0, [r7, #4]
 8020d74:	f7ff ff14 	bl	8020ba0 <_ZN3Led10ColorOrderEc>
        HAL_Delay(RAINBOW_INTERVAL_MS);
 8020d78:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8020d7c:	f001 ff60 	bl	8022c40 <HAL_Delay>
        ColorOrder('Y');
 8020d80:	2159      	movs	r1, #89	; 0x59
 8020d82:	6878      	ldr	r0, [r7, #4]
 8020d84:	f7ff ff0c 	bl	8020ba0 <_ZN3Led10ColorOrderEc>
        HAL_Delay(RAINBOW_INTERVAL_MS);
 8020d88:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8020d8c:	f001 ff58 	bl	8022c40 <HAL_Delay>
        ColorOrder('G');
 8020d90:	2147      	movs	r1, #71	; 0x47
 8020d92:	6878      	ldr	r0, [r7, #4]
 8020d94:	f7ff ff04 	bl	8020ba0 <_ZN3Led10ColorOrderEc>
        HAL_Delay(RAINBOW_INTERVAL_MS);
 8020d98:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8020d9c:	f001 ff50 	bl	8022c40 <HAL_Delay>
        ColorOrder('C');
 8020da0:	2143      	movs	r1, #67	; 0x43
 8020da2:	6878      	ldr	r0, [r7, #4]
 8020da4:	f7ff fefc 	bl	8020ba0 <_ZN3Led10ColorOrderEc>
        HAL_Delay(RAINBOW_INTERVAL_MS);
 8020da8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8020dac:	f001 ff48 	bl	8022c40 <HAL_Delay>
        ColorOrder('B');
 8020db0:	2142      	movs	r1, #66	; 0x42
 8020db2:	6878      	ldr	r0, [r7, #4]
 8020db4:	f7ff fef4 	bl	8020ba0 <_ZN3Led10ColorOrderEc>
        HAL_Delay(RAINBOW_INTERVAL_MS);
 8020db8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8020dbc:	f001 ff40 	bl	8022c40 <HAL_Delay>
        ColorOrder('M');
 8020dc0:	214d      	movs	r1, #77	; 0x4d
 8020dc2:	6878      	ldr	r0, [r7, #4]
 8020dc4:	f7ff feec 	bl	8020ba0 <_ZN3Led10ColorOrderEc>
        HAL_Delay(RAINBOW_INTERVAL_MS);
 8020dc8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8020dcc:	f001 ff38 	bl	8022c40 <HAL_Delay>
    for(uint8_t i = 0; i < times; i++)
 8020dd0:	7bfb      	ldrb	r3, [r7, #15]
 8020dd2:	3301      	adds	r3, #1
 8020dd4:	73fb      	strb	r3, [r7, #15]
 8020dd6:	e7c7      	b.n	8020d68 <_ZN3Led7RainbowEh+0x10>
    }
}
 8020dd8:	bf00      	nop
 8020dda:	3710      	adds	r7, #16
 8020ddc:	46bd      	mov	sp, r7
 8020dde:	bd80      	pop	{r7, pc}

08020de0 <_ZN10LineSensorC1Ev>:
#include "line_sensor.hpp"

LineSensor::LineSensor() : line_sensors_buff_()
 8020de0:	b490      	push	{r4, r7}
 8020de2:	b082      	sub	sp, #8
 8020de4:	af00      	add	r7, sp, #0
 8020de6:	6078      	str	r0, [r7, #4]
                         , consecutive_line_sensors_buff_()
                         , max_line_sensors_valu_()
                         , min_line_sensors_valu_()
                         , line_sensors_valu_()
                         , emergency_stop_flag_(false) {}
 8020de8:	687a      	ldr	r2, [r7, #4]
 8020dea:	230d      	movs	r3, #13
 8020dec:	2b00      	cmp	r3, #0
 8020dee:	db04      	blt.n	8020dfa <_ZN10LineSensorC1Ev+0x1a>
 8020df0:	2100      	movs	r1, #0
 8020df2:	8011      	strh	r1, [r2, #0]
 8020df4:	3202      	adds	r2, #2
 8020df6:	3b01      	subs	r3, #1
 8020df8:	e7f8      	b.n	8020dec <_ZN10LineSensorC1Ev+0xc>
 8020dfa:	687b      	ldr	r3, [r7, #4]
 8020dfc:	f103 021c 	add.w	r2, r3, #28
 8020e00:	2309      	movs	r3, #9
 8020e02:	4610      	mov	r0, r2
 8020e04:	2b00      	cmp	r3, #0
 8020e06:	db0b      	blt.n	8020e20 <_ZN10LineSensorC1Ev+0x40>
 8020e08:	4601      	mov	r1, r0
 8020e0a:	220d      	movs	r2, #13
 8020e0c:	2a00      	cmp	r2, #0
 8020e0e:	db04      	blt.n	8020e1a <_ZN10LineSensorC1Ev+0x3a>
 8020e10:	2400      	movs	r4, #0
 8020e12:	800c      	strh	r4, [r1, #0]
 8020e14:	3102      	adds	r1, #2
 8020e16:	3a01      	subs	r2, #1
 8020e18:	e7f8      	b.n	8020e0c <_ZN10LineSensorC1Ev+0x2c>
 8020e1a:	301c      	adds	r0, #28
 8020e1c:	3b01      	subs	r3, #1
 8020e1e:	e7f1      	b.n	8020e04 <_ZN10LineSensorC1Ev+0x24>
 8020e20:	687b      	ldr	r3, [r7, #4]
 8020e22:	f503 729a 	add.w	r2, r3, #308	; 0x134
 8020e26:	230d      	movs	r3, #13
 8020e28:	2b00      	cmp	r3, #0
 8020e2a:	db04      	blt.n	8020e36 <_ZN10LineSensorC1Ev+0x56>
 8020e2c:	2100      	movs	r1, #0
 8020e2e:	8011      	strh	r1, [r2, #0]
 8020e30:	3202      	adds	r2, #2
 8020e32:	3b01      	subs	r3, #1
 8020e34:	e7f8      	b.n	8020e28 <_ZN10LineSensorC1Ev+0x48>
 8020e36:	687b      	ldr	r3, [r7, #4]
 8020e38:	f503 72a8 	add.w	r2, r3, #336	; 0x150
 8020e3c:	230d      	movs	r3, #13
 8020e3e:	2b00      	cmp	r3, #0
 8020e40:	db04      	blt.n	8020e4c <_ZN10LineSensorC1Ev+0x6c>
 8020e42:	2100      	movs	r1, #0
 8020e44:	8011      	strh	r1, [r2, #0]
 8020e46:	3202      	adds	r2, #2
 8020e48:	3b01      	subs	r3, #1
 8020e4a:	e7f8      	b.n	8020e3e <_ZN10LineSensorC1Ev+0x5e>
 8020e4c:	687b      	ldr	r3, [r7, #4]
 8020e4e:	f503 72b6 	add.w	r2, r3, #364	; 0x16c
 8020e52:	230d      	movs	r3, #13
 8020e54:	2b00      	cmp	r3, #0
 8020e56:	db04      	blt.n	8020e62 <_ZN10LineSensorC1Ev+0x82>
 8020e58:	2100      	movs	r1, #0
 8020e5a:	8011      	strh	r1, [r2, #0]
 8020e5c:	3202      	adds	r2, #2
 8020e5e:	3b01      	subs	r3, #1
 8020e60:	e7f8      	b.n	8020e54 <_ZN10LineSensorC1Ev+0x74>
 8020e62:	687b      	ldr	r3, [r7, #4]
 8020e64:	2200      	movs	r2, #0
 8020e66:	f883 2188 	strb.w	r2, [r3, #392]	; 0x188
 8020e6a:	687b      	ldr	r3, [r7, #4]
 8020e6c:	4618      	mov	r0, r3
 8020e6e:	3708      	adds	r7, #8
 8020e70:	46bd      	mov	sp, r7
 8020e72:	bc90      	pop	{r4, r7}
 8020e74:	4770      	bx	lr
	...

08020e78 <_ZN10LineSensor4InitEv>:

void LineSensor::Init()
{
 8020e78:	b580      	push	{r7, lr}
 8020e7a:	b082      	sub	sp, #8
 8020e7c:	af00      	add	r7, sp, #0
 8020e7e:	6078      	str	r0, [r7, #4]
    if(HAL_ADC_Start_DMA(&hadc1, (uint32_t *)line_sensors_buff_, NUM_OF_LINE_SENSORS) != HAL_OK)
 8020e80:	687b      	ldr	r3, [r7, #4]
 8020e82:	220e      	movs	r2, #14
 8020e84:	4619      	mov	r1, r3
 8020e86:	4815      	ldr	r0, [pc, #84]	; (8020edc <_ZN10LineSensor4InitEv+0x64>)
 8020e88:	f001 ff40 	bl	8022d0c <HAL_ADC_Start_DMA>
 8020e8c:	4603      	mov	r3, r0
 8020e8e:	2b00      	cmp	r3, #0
 8020e90:	bf14      	ite	ne
 8020e92:	2301      	movne	r3, #1
 8020e94:	2300      	moveq	r3, #0
 8020e96:	b2db      	uxtb	r3, r3
 8020e98:	2b00      	cmp	r3, #0
 8020e9a:	d004      	beq.n	8020ea6 <_ZN10LineSensor4InitEv+0x2e>
    {
#ifdef DEBUG_MODE
        g_error_handler_adc1 = true;
 8020e9c:	4b10      	ldr	r3, [pc, #64]	; (8020ee0 <_ZN10LineSensor4InitEv+0x68>)
 8020e9e:	2201      	movs	r2, #1
 8020ea0:	701a      	strb	r2, [r3, #0]
#endif // DEBUG_MODE

        Error_Handler();
 8020ea2:	f001 f95b 	bl	802215c <Error_Handler>
    }

    if(HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1) != HAL_OK)
 8020ea6:	2100      	movs	r1, #0
 8020ea8:	480e      	ldr	r0, [pc, #56]	; (8020ee4 <_ZN10LineSensor4InitEv+0x6c>)
 8020eaa:	f003 ff51 	bl	8024d50 <HAL_TIM_PWM_Start>
 8020eae:	4603      	mov	r3, r0
 8020eb0:	2b00      	cmp	r3, #0
 8020eb2:	bf14      	ite	ne
 8020eb4:	2301      	movne	r3, #1
 8020eb6:	2300      	moveq	r3, #0
 8020eb8:	b2db      	uxtb	r3, r3
 8020eba:	2b00      	cmp	r3, #0
 8020ebc:	d004      	beq.n	8020ec8 <_ZN10LineSensor4InitEv+0x50>
    {
#ifdef DEBUG_MODE
        g_error_handler_tim11 = true;
 8020ebe:	4b0a      	ldr	r3, [pc, #40]	; (8020ee8 <_ZN10LineSensor4InitEv+0x70>)
 8020ec0:	2201      	movs	r2, #1
 8020ec2:	701a      	strb	r2, [r3, #0]
#endif // DEBUG_MODE

        Error_Handler();
 8020ec4:	f001 f94a 	bl	802215c <Error_Handler>
    }

    __HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, LINE_SENSORS_LED_COMPARE);
 8020ec8:	4b06      	ldr	r3, [pc, #24]	; (8020ee4 <_ZN10LineSensor4InitEv+0x6c>)
 8020eca:	681b      	ldr	r3, [r3, #0]
 8020ecc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8020ed0:	635a      	str	r2, [r3, #52]	; 0x34
}
 8020ed2:	bf00      	nop
 8020ed4:	3708      	adds	r7, #8
 8020ed6:	46bd      	mov	sp, r7
 8020ed8:	bd80      	pop	{r7, pc}
 8020eda:	bf00      	nop
 8020edc:	20000550 	.word	0x20000550
 8020ee0:	20000069 	.word	0x20000069
 8020ee4:	20000598 	.word	0x20000598
 8020ee8:	2000006a 	.word	0x2000006a

08020eec <_ZN10LineSensor20StoreConsecutiveBuffEv>:

void LineSensor::StoreConsecutiveBuff()
{
 8020eec:	b480      	push	{r7}
 8020eee:	b085      	sub	sp, #20
 8020ef0:	af00      	add	r7, sp, #0
 8020ef2:	6078      	str	r0, [r7, #4]
    static uint8_t times = 0;

    for(int i = 0; i < NUM_OF_LINE_SENSORS; i++)
 8020ef4:	2300      	movs	r3, #0
 8020ef6:	60fb      	str	r3, [r7, #12]
 8020ef8:	68fb      	ldr	r3, [r7, #12]
 8020efa:	2b0d      	cmp	r3, #13
 8020efc:	dc16      	bgt.n	8020f2c <_ZN10LineSensor20StoreConsecutiveBuffEv+0x40>
    {
        consecutive_line_sensors_buff_[times][i] = line_sensors_buff_[i];
 8020efe:	4b15      	ldr	r3, [pc, #84]	; (8020f54 <_ZN10LineSensor20StoreConsecutiveBuffEv+0x68>)
 8020f00:	781b      	ldrb	r3, [r3, #0]
 8020f02:	4619      	mov	r1, r3
 8020f04:	687b      	ldr	r3, [r7, #4]
 8020f06:	68fa      	ldr	r2, [r7, #12]
 8020f08:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8020f0c:	687a      	ldr	r2, [r7, #4]
 8020f0e:	460b      	mov	r3, r1
 8020f10:	00db      	lsls	r3, r3, #3
 8020f12:	1a5b      	subs	r3, r3, r1
 8020f14:	005b      	lsls	r3, r3, #1
 8020f16:	68f9      	ldr	r1, [r7, #12]
 8020f18:	440b      	add	r3, r1
 8020f1a:	330c      	adds	r3, #12
 8020f1c:	005b      	lsls	r3, r3, #1
 8020f1e:	4413      	add	r3, r2
 8020f20:	4602      	mov	r2, r0
 8020f22:	809a      	strh	r2, [r3, #4]
    for(int i = 0; i < NUM_OF_LINE_SENSORS; i++)
 8020f24:	68fb      	ldr	r3, [r7, #12]
 8020f26:	3301      	adds	r3, #1
 8020f28:	60fb      	str	r3, [r7, #12]
 8020f2a:	e7e5      	b.n	8020ef8 <_ZN10LineSensor20StoreConsecutiveBuffEv+0xc>
    }

    if(times < CONSECUTIVE_TIMES) times++;
 8020f2c:	4b09      	ldr	r3, [pc, #36]	; (8020f54 <_ZN10LineSensor20StoreConsecutiveBuffEv+0x68>)
 8020f2e:	781b      	ldrb	r3, [r3, #0]
 8020f30:	2b09      	cmp	r3, #9
 8020f32:	d806      	bhi.n	8020f42 <_ZN10LineSensor20StoreConsecutiveBuffEv+0x56>
 8020f34:	4b07      	ldr	r3, [pc, #28]	; (8020f54 <_ZN10LineSensor20StoreConsecutiveBuffEv+0x68>)
 8020f36:	781b      	ldrb	r3, [r3, #0]
 8020f38:	3301      	adds	r3, #1
 8020f3a:	b2da      	uxtb	r2, r3
 8020f3c:	4b05      	ldr	r3, [pc, #20]	; (8020f54 <_ZN10LineSensor20StoreConsecutiveBuffEv+0x68>)
 8020f3e:	701a      	strb	r2, [r3, #0]
    else times = 0;
}
 8020f40:	e002      	b.n	8020f48 <_ZN10LineSensor20StoreConsecutiveBuffEv+0x5c>
    else times = 0;
 8020f42:	4b04      	ldr	r3, [pc, #16]	; (8020f54 <_ZN10LineSensor20StoreConsecutiveBuffEv+0x68>)
 8020f44:	2200      	movs	r2, #0
 8020f46:	701a      	strb	r2, [r3, #0]
}
 8020f48:	bf00      	nop
 8020f4a:	3714      	adds	r7, #20
 8020f4c:	46bd      	mov	sp, r7
 8020f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020f52:	4770      	bx	lr
 8020f54:	20000028 	.word	0x20000028

08020f58 <_ZN10LineSensor9MergeSortEPthh>:

void LineSensor::MergeSort(uint16_t array[], uint8_t first_index, uint8_t last_index)
{
 8020f58:	b5b0      	push	{r4, r5, r7, lr}
 8020f5a:	b088      	sub	sp, #32
 8020f5c:	af00      	add	r7, sp, #0
 8020f5e:	60f8      	str	r0, [r7, #12]
 8020f60:	60b9      	str	r1, [r7, #8]
 8020f62:	4611      	mov	r1, r2
 8020f64:	461a      	mov	r2, r3
 8020f66:	460b      	mov	r3, r1
 8020f68:	71fb      	strb	r3, [r7, #7]
 8020f6a:	4613      	mov	r3, r2
 8020f6c:	71bb      	strb	r3, [r7, #6]

    for(i = first_index; i <= last_index; i++)
    {
        if(temp_array[left] < temp_array[right]) array[i] = temp_array[left++];
        else                                     array[i] = temp_array[right--];
    }
 8020f6e:	466b      	mov	r3, sp
 8020f70:	461d      	mov	r5, r3
    if(first_index >= last_index) return;
 8020f72:	79fa      	ldrb	r2, [r7, #7]
 8020f74:	79bb      	ldrb	r3, [r7, #6]
 8020f76:	429a      	cmp	r2, r3
 8020f78:	f080 80ba 	bcs.w	80210f0 <_ZN10LineSensor9MergeSortEPthh+0x198>
    uint16_t temp_array[last_index+1];
 8020f7c:	79b8      	ldrb	r0, [r7, #6]
 8020f7e:	61b8      	str	r0, [r7, #24]
 8020f80:	4603      	mov	r3, r0
 8020f82:	3301      	adds	r3, #1
 8020f84:	4619      	mov	r1, r3
 8020f86:	f04f 0200 	mov.w	r2, #0
 8020f8a:	f04f 0300 	mov.w	r3, #0
 8020f8e:	f04f 0400 	mov.w	r4, #0
 8020f92:	0114      	lsls	r4, r2, #4
 8020f94:	ea44 7411 	orr.w	r4, r4, r1, lsr #28
 8020f98:	010b      	lsls	r3, r1, #4
 8020f9a:	4603      	mov	r3, r0
 8020f9c:	3301      	adds	r3, #1
 8020f9e:	4619      	mov	r1, r3
 8020fa0:	f04f 0200 	mov.w	r2, #0
 8020fa4:	f04f 0300 	mov.w	r3, #0
 8020fa8:	f04f 0400 	mov.w	r4, #0
 8020fac:	0114      	lsls	r4, r2, #4
 8020fae:	ea44 7411 	orr.w	r4, r4, r1, lsr #28
 8020fb2:	010b      	lsls	r3, r1, #4
 8020fb4:	4603      	mov	r3, r0
 8020fb6:	3301      	adds	r3, #1
 8020fb8:	005b      	lsls	r3, r3, #1
 8020fba:	3301      	adds	r3, #1
 8020fbc:	3307      	adds	r3, #7
 8020fbe:	08db      	lsrs	r3, r3, #3
 8020fc0:	00db      	lsls	r3, r3, #3
 8020fc2:	ebad 0d03 	sub.w	sp, sp, r3
 8020fc6:	466b      	mov	r3, sp
 8020fc8:	3301      	adds	r3, #1
 8020fca:	085b      	lsrs	r3, r3, #1
 8020fcc:	005b      	lsls	r3, r3, #1
 8020fce:	617b      	str	r3, [r7, #20]
    middle = (first_index + last_index) / 2;
 8020fd0:	79fa      	ldrb	r2, [r7, #7]
 8020fd2:	79bb      	ldrb	r3, [r7, #6]
 8020fd4:	4413      	add	r3, r2
 8020fd6:	0fda      	lsrs	r2, r3, #31
 8020fd8:	4413      	add	r3, r2
 8020fda:	105b      	asrs	r3, r3, #1
 8020fdc:	74fb      	strb	r3, [r7, #19]
    MergeSort(array, first_index, middle);
 8020fde:	7cfb      	ldrb	r3, [r7, #19]
 8020fe0:	79fa      	ldrb	r2, [r7, #7]
 8020fe2:	68b9      	ldr	r1, [r7, #8]
 8020fe4:	68f8      	ldr	r0, [r7, #12]
 8020fe6:	f7ff ffb7 	bl	8020f58 <_ZN10LineSensor9MergeSortEPthh>
    MergeSort(array, middle+1, last_index);
 8020fea:	7cfb      	ldrb	r3, [r7, #19]
 8020fec:	3301      	adds	r3, #1
 8020fee:	b2da      	uxtb	r2, r3
 8020ff0:	79bb      	ldrb	r3, [r7, #6]
 8020ff2:	68b9      	ldr	r1, [r7, #8]
 8020ff4:	68f8      	ldr	r0, [r7, #12]
 8020ff6:	f7ff ffaf 	bl	8020f58 <_ZN10LineSensor9MergeSortEPthh>
    for(i = middle; i >= first_index; i--)
 8020ffa:	7cfb      	ldrb	r3, [r7, #19]
 8020ffc:	77bb      	strb	r3, [r7, #30]
 8020ffe:	f997 201e 	ldrsb.w	r2, [r7, #30]
 8021002:	79fb      	ldrb	r3, [r7, #7]
 8021004:	429a      	cmp	r2, r3
 8021006:	db11      	blt.n	802102c <_ZN10LineSensor9MergeSortEPthh+0xd4>
        temp_array[i] = array[i];
 8021008:	f997 301e 	ldrsb.w	r3, [r7, #30]
 802100c:	005b      	lsls	r3, r3, #1
 802100e:	68ba      	ldr	r2, [r7, #8]
 8021010:	4413      	add	r3, r2
 8021012:	f997 201e 	ldrsb.w	r2, [r7, #30]
 8021016:	8819      	ldrh	r1, [r3, #0]
 8021018:	697b      	ldr	r3, [r7, #20]
 802101a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for(i = middle; i >= first_index; i--)
 802101e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8021022:	b2db      	uxtb	r3, r3
 8021024:	3b01      	subs	r3, #1
 8021026:	b2db      	uxtb	r3, r3
 8021028:	77bb      	strb	r3, [r7, #30]
 802102a:	e7e8      	b.n	8020ffe <_ZN10LineSensor9MergeSortEPthh+0xa6>
    for(i = middle+1; i <= last_index; i++)
 802102c:	7cfb      	ldrb	r3, [r7, #19]
 802102e:	3301      	adds	r3, #1
 8021030:	b2db      	uxtb	r3, r3
 8021032:	77bb      	strb	r3, [r7, #30]
 8021034:	f997 201e 	ldrsb.w	r2, [r7, #30]
 8021038:	79bb      	ldrb	r3, [r7, #6]
 802103a:	429a      	cmp	r2, r3
 802103c:	dc17      	bgt.n	802106e <_ZN10LineSensor9MergeSortEPthh+0x116>
        temp_array[last_index - (i - (middle+1))] = array[i];
 802103e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8021042:	005b      	lsls	r3, r3, #1
 8021044:	68ba      	ldr	r2, [r7, #8]
 8021046:	4413      	add	r3, r2
 8021048:	79b9      	ldrb	r1, [r7, #6]
 802104a:	f997 001e 	ldrsb.w	r0, [r7, #30]
 802104e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8021052:	3201      	adds	r2, #1
 8021054:	1a82      	subs	r2, r0, r2
 8021056:	1a8a      	subs	r2, r1, r2
 8021058:	8819      	ldrh	r1, [r3, #0]
 802105a:	697b      	ldr	r3, [r7, #20]
 802105c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for(i = middle+1; i <= last_index; i++)
 8021060:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8021064:	b2db      	uxtb	r3, r3
 8021066:	3301      	adds	r3, #1
 8021068:	b2db      	uxtb	r3, r3
 802106a:	77bb      	strb	r3, [r7, #30]
 802106c:	e7e2      	b.n	8021034 <_ZN10LineSensor9MergeSortEPthh+0xdc>
    left  = first_index;
 802106e:	79fb      	ldrb	r3, [r7, #7]
 8021070:	77fb      	strb	r3, [r7, #31]
    right = last_index;
 8021072:	79bb      	ldrb	r3, [r7, #6]
 8021074:	777b      	strb	r3, [r7, #29]
    for(i = first_index; i <= last_index; i++)
 8021076:	79fb      	ldrb	r3, [r7, #7]
 8021078:	77bb      	strb	r3, [r7, #30]
 802107a:	f997 201e 	ldrsb.w	r2, [r7, #30]
 802107e:	79bb      	ldrb	r3, [r7, #6]
 8021080:	429a      	cmp	r2, r3
 8021082:	dc33      	bgt.n	80210ec <_ZN10LineSensor9MergeSortEPthh+0x194>
        if(temp_array[left] < temp_array[right]) array[i] = temp_array[left++];
 8021084:	f997 201f 	ldrsb.w	r2, [r7, #31]
 8021088:	697b      	ldr	r3, [r7, #20]
 802108a:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 802108e:	f997 101d 	ldrsb.w	r1, [r7, #29]
 8021092:	697b      	ldr	r3, [r7, #20]
 8021094:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8021098:	429a      	cmp	r2, r3
 802109a:	d210      	bcs.n	80210be <_ZN10LineSensor9MergeSortEPthh+0x166>
 802109c:	f997 201f 	ldrsb.w	r2, [r7, #31]
 80210a0:	b2d3      	uxtb	r3, r2
 80210a2:	3301      	adds	r3, #1
 80210a4:	b2db      	uxtb	r3, r3
 80210a6:	77fb      	strb	r3, [r7, #31]
 80210a8:	4611      	mov	r1, r2
 80210aa:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80210ae:	005b      	lsls	r3, r3, #1
 80210b0:	68ba      	ldr	r2, [r7, #8]
 80210b2:	4413      	add	r3, r2
 80210b4:	697a      	ldr	r2, [r7, #20]
 80210b6:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 80210ba:	801a      	strh	r2, [r3, #0]
 80210bc:	e00f      	b.n	80210de <_ZN10LineSensor9MergeSortEPthh+0x186>
        else                                     array[i] = temp_array[right--];
 80210be:	f997 201d 	ldrsb.w	r2, [r7, #29]
 80210c2:	b2d3      	uxtb	r3, r2
 80210c4:	3b01      	subs	r3, #1
 80210c6:	b2db      	uxtb	r3, r3
 80210c8:	777b      	strb	r3, [r7, #29]
 80210ca:	4611      	mov	r1, r2
 80210cc:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80210d0:	005b      	lsls	r3, r3, #1
 80210d2:	68ba      	ldr	r2, [r7, #8]
 80210d4:	4413      	add	r3, r2
 80210d6:	697a      	ldr	r2, [r7, #20]
 80210d8:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 80210dc:	801a      	strh	r2, [r3, #0]
    for(i = first_index; i <= last_index; i++)
 80210de:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80210e2:	b2db      	uxtb	r3, r3
 80210e4:	3301      	adds	r3, #1
 80210e6:	b2db      	uxtb	r3, r3
 80210e8:	77bb      	strb	r3, [r7, #30]
 80210ea:	e7c6      	b.n	802107a <_ZN10LineSensor9MergeSortEPthh+0x122>
 80210ec:	46ad      	mov	sp, r5
 80210ee:	e001      	b.n	80210f4 <_ZN10LineSensor9MergeSortEPthh+0x19c>
    if(first_index >= last_index) return;
 80210f0:	bf00      	nop
 80210f2:	46ad      	mov	sp, r5
}
 80210f4:	3720      	adds	r7, #32
 80210f6:	46bd      	mov	sp, r7
 80210f8:	bdb0      	pop	{r4, r5, r7, pc}
	...

080210fc <_ZN10LineSensor6UpdateEv>:

void LineSensor::Update()
{
 80210fc:	b590      	push	{r4, r7, lr}
 80210fe:	b08b      	sub	sp, #44	; 0x2c
 8021100:	af00      	add	r7, sp, #0
 8021102:	6078      	str	r0, [r7, #4]
    uint8_t i, j;
    uint16_t temp_array[CONSECUTIVE_TIMES];
    uint16_t median, max, min, normalized;
    bool emergency = true;
 8021104:	2301      	movs	r3, #1
 8021106:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

    for(i = 0; i < NUM_OF_LINE_SENSORS; i++)
 802110a:	2300      	movs	r3, #0
 802110c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8021110:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8021114:	2b0d      	cmp	r3, #13
 8021116:	f200 80a6 	bhi.w	8021266 <_ZN10LineSensor6UpdateEv+0x16a>
    {
        for(j = 0; j < CONSECUTIVE_TIMES; j++)
 802111a:	2300      	movs	r3, #0
 802111c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8021120:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8021124:	2b09      	cmp	r3, #9
 8021126:	d81b      	bhi.n	8021160 <_ZN10LineSensor6UpdateEv+0x64>
        {
            temp_array[j] = consecutive_line_sensors_buff_[j][i];
 8021128:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 802112c:	f897 4027 	ldrb.w	r4, [r7, #39]	; 0x27
 8021130:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8021134:	6878      	ldr	r0, [r7, #4]
 8021136:	4613      	mov	r3, r2
 8021138:	00db      	lsls	r3, r3, #3
 802113a:	1a9b      	subs	r3, r3, r2
 802113c:	005b      	lsls	r3, r3, #1
 802113e:	4423      	add	r3, r4
 8021140:	330c      	adds	r3, #12
 8021142:	005b      	lsls	r3, r3, #1
 8021144:	4403      	add	r3, r0
 8021146:	889a      	ldrh	r2, [r3, #4]
 8021148:	004b      	lsls	r3, r1, #1
 802114a:	f107 0128 	add.w	r1, r7, #40	; 0x28
 802114e:	440b      	add	r3, r1
 8021150:	f823 2c20 	strh.w	r2, [r3, #-32]
        for(j = 0; j < CONSECUTIVE_TIMES; j++)
 8021154:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8021158:	3301      	adds	r3, #1
 802115a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 802115e:	e7df      	b.n	8021120 <_ZN10LineSensor6UpdateEv+0x24>
        }

        MergeSort(temp_array, 0, CONSECUTIVE_TIMES-1);
 8021160:	f107 0108 	add.w	r1, r7, #8
 8021164:	2309      	movs	r3, #9
 8021166:	2200      	movs	r2, #0
 8021168:	6878      	ldr	r0, [r7, #4]
 802116a:	f7ff fef5 	bl	8020f58 <_ZN10LineSensor9MergeSortEPthh>
        median = temp_array[HALF_CONSECUTIVE_TIMES];
 802116e:	8a7b      	ldrh	r3, [r7, #18]
 8021170:	83fb      	strh	r3, [r7, #30]

#ifdef DEBUG_MODE
        for(j = 0; j < CONSECUTIVE_TIMES; j++)
 8021172:	2300      	movs	r3, #0
 8021174:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8021178:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 802117c:	2b09      	cmp	r3, #9
 802117e:	d81a      	bhi.n	80211b6 <_ZN10LineSensor6UpdateEv+0xba>
        {
            g_consecutive_line_buff[i][j] = temp_array[j];
 8021180:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8021184:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8021188:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 802118c:	005b      	lsls	r3, r3, #1
 802118e:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8021192:	4403      	add	r3, r0
 8021194:	f833 4c20 	ldrh.w	r4, [r3, #-32]
 8021198:	4837      	ldr	r0, [pc, #220]	; (8021278 <_ZN10LineSensor6UpdateEv+0x17c>)
 802119a:	4613      	mov	r3, r2
 802119c:	009b      	lsls	r3, r3, #2
 802119e:	4413      	add	r3, r2
 80211a0:	005b      	lsls	r3, r3, #1
 80211a2:	440b      	add	r3, r1
 80211a4:	4622      	mov	r2, r4
 80211a6:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
        for(j = 0; j < CONSECUTIVE_TIMES; j++)
 80211aa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80211ae:	3301      	adds	r3, #1
 80211b0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80211b4:	e7e0      	b.n	8021178 <_ZN10LineSensor6UpdateEv+0x7c>
        }
#endif // DEBUG_MODE

        max = max_line_sensors_valu_[i];
 80211b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80211ba:	687a      	ldr	r2, [r7, #4]
 80211bc:	3398      	adds	r3, #152	; 0x98
 80211be:	005b      	lsls	r3, r3, #1
 80211c0:	4413      	add	r3, r2
 80211c2:	889b      	ldrh	r3, [r3, #4]
 80211c4:	84bb      	strh	r3, [r7, #36]	; 0x24
        min = min_line_sensors_valu_[i];
 80211c6:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80211ca:	687b      	ldr	r3, [r7, #4]
 80211cc:	32a8      	adds	r2, #168	; 0xa8
 80211ce:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80211d2:	847b      	strh	r3, [r7, #34]	; 0x22
        if(max < median)      max = median;
 80211d4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80211d6:	8bfb      	ldrh	r3, [r7, #30]
 80211d8:	429a      	cmp	r2, r3
 80211da:	d202      	bcs.n	80211e2 <_ZN10LineSensor6UpdateEv+0xe6>
 80211dc:	8bfb      	ldrh	r3, [r7, #30]
 80211de:	84bb      	strh	r3, [r7, #36]	; 0x24
 80211e0:	e00b      	b.n	80211fa <_ZN10LineSensor6UpdateEv+0xfe>
        else if(min > median) min = median;
 80211e2:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80211e4:	8bfb      	ldrh	r3, [r7, #30]
 80211e6:	429a      	cmp	r2, r3
 80211e8:	d902      	bls.n	80211f0 <_ZN10LineSensor6UpdateEv+0xf4>
 80211ea:	8bfb      	ldrh	r3, [r7, #30]
 80211ec:	847b      	strh	r3, [r7, #34]	; 0x22
 80211ee:	e004      	b.n	80211fa <_ZN10LineSensor6UpdateEv+0xfe>
        else if(min == 0)     min = median;
 80211f0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80211f2:	2b00      	cmp	r3, #0
 80211f4:	d101      	bne.n	80211fa <_ZN10LineSensor6UpdateEv+0xfe>
 80211f6:	8bfb      	ldrh	r3, [r7, #30]
 80211f8:	847b      	strh	r3, [r7, #34]	; 0x22
        max_line_sensors_valu_[i] = max;
 80211fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80211fe:	687a      	ldr	r2, [r7, #4]
 8021200:	3398      	adds	r3, #152	; 0x98
 8021202:	005b      	lsls	r3, r3, #1
 8021204:	4413      	add	r3, r2
 8021206:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8021208:	809a      	strh	r2, [r3, #4]
        min_line_sensors_valu_[i] = min;
 802120a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 802120e:	687b      	ldr	r3, [r7, #4]
 8021210:	32a8      	adds	r2, #168	; 0xa8
 8021212:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 8021214:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

        if(max > min)
 8021218:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 802121a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 802121c:	429a      	cmp	r2, r3
 802121e:	d91c      	bls.n	802125a <_ZN10LineSensor6UpdateEv+0x15e>
        {
            normalized = MAX_NORMALIZED_VALU * (median - min) / (max - min);
 8021220:	8bfa      	ldrh	r2, [r7, #30]
 8021222:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8021224:	1ad3      	subs	r3, r2, r3
 8021226:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 802122a:	fb02 f203 	mul.w	r2, r2, r3
 802122e:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8021230:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8021232:	1acb      	subs	r3, r1, r3
 8021234:	fb92 f3f3 	sdiv	r3, r2, r3
 8021238:	83bb      	strh	r3, [r7, #28]
            line_sensors_valu_[i] = normalized;
 802123a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 802123e:	687a      	ldr	r2, [r7, #4]
 8021240:	33b4      	adds	r3, #180	; 0xb4
 8021242:	005b      	lsls	r3, r3, #1
 8021244:	4413      	add	r3, r2
 8021246:	8bba      	ldrh	r2, [r7, #28]
 8021248:	809a      	strh	r2, [r3, #4]

            if(normalized < EMERGENCY_STOP_BORDER) emergency = false;
 802124a:	8bbb      	ldrh	r3, [r7, #28]
 802124c:	f240 62a3 	movw	r2, #1699	; 0x6a3
 8021250:	4293      	cmp	r3, r2
 8021252:	d802      	bhi.n	802125a <_ZN10LineSensor6UpdateEv+0x15e>
 8021254:	2300      	movs	r3, #0
 8021256:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    for(i = 0; i < NUM_OF_LINE_SENSORS; i++)
 802125a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 802125e:	3301      	adds	r3, #1
 8021260:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8021264:	e754      	b.n	8021110 <_ZN10LineSensor6UpdateEv+0x14>
        }
    }

    emergency_stop_flag_ = emergency;
 8021266:	687b      	ldr	r3, [r7, #4]
 8021268:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 802126c:	f883 2188 	strb.w	r2, [r3, #392]	; 0x188
}
 8021270:	bf00      	nop
 8021272:	372c      	adds	r7, #44	; 0x2c
 8021274:	46bd      	mov	sp, r7
 8021276:	bd90      	pop	{r4, r7, pc}
 8021278:	20000088 	.word	0x20000088

0802127c <_ZN10LineSensor20GetEmergencyStopFlagEv>:

bool LineSensor::GetEmergencyStopFlag()
{
 802127c:	b480      	push	{r7}
 802127e:	b083      	sub	sp, #12
 8021280:	af00      	add	r7, sp, #0
 8021282:	6078      	str	r0, [r7, #4]
    return emergency_stop_flag_;
 8021284:	687b      	ldr	r3, [r7, #4]
 8021286:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
}
 802128a:	4618      	mov	r0, r3
 802128c:	370c      	adds	r7, #12
 802128e:	46bd      	mov	sp, r7
 8021290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021294:	4770      	bx	lr
	...

08021298 <_ZN10LineSensor19LeftRightDifferenceEv>:

float LineSensor::LeftRightDifference()
{
 8021298:	b5b0      	push	{r4, r5, r7, lr}
 802129a:	b086      	sub	sp, #24
 802129c:	af00      	add	r7, sp, #0
 802129e:	6078      	str	r0, [r7, #4]
    uint8_t i;
    uint32_t left = 0, right = 0;
 80212a0:	2300      	movs	r3, #0
 80212a2:	613b      	str	r3, [r7, #16]
 80212a4:	2300      	movs	r3, #0
 80212a6:	60fb      	str	r3, [r7, #12]

    for(i = 0; i < HALF_NUM_OF_LINE_SENSORS; i++)
 80212a8:	2300      	movs	r3, #0
 80212aa:	75fb      	strb	r3, [r7, #23]
 80212ac:	7dfb      	ldrb	r3, [r7, #23]
 80212ae:	2b06      	cmp	r3, #6
 80212b0:	d80d      	bhi.n	80212ce <_ZN10LineSensor19LeftRightDifferenceEv+0x36>
    {
        left += line_sensors_valu_[i];
 80212b2:	7dfb      	ldrb	r3, [r7, #23]
 80212b4:	687a      	ldr	r2, [r7, #4]
 80212b6:	33b4      	adds	r3, #180	; 0xb4
 80212b8:	005b      	lsls	r3, r3, #1
 80212ba:	4413      	add	r3, r2
 80212bc:	889b      	ldrh	r3, [r3, #4]
 80212be:	461a      	mov	r2, r3
 80212c0:	693b      	ldr	r3, [r7, #16]
 80212c2:	4413      	add	r3, r2
 80212c4:	613b      	str	r3, [r7, #16]
    for(i = 0; i < HALF_NUM_OF_LINE_SENSORS; i++)
 80212c6:	7dfb      	ldrb	r3, [r7, #23]
 80212c8:	3301      	adds	r3, #1
 80212ca:	75fb      	strb	r3, [r7, #23]
 80212cc:	e7ee      	b.n	80212ac <_ZN10LineSensor19LeftRightDifferenceEv+0x14>
    }
    for(i = HALF_NUM_OF_LINE_SENSORS; i < NUM_OF_LINE_SENSORS; i++)
 80212ce:	2307      	movs	r3, #7
 80212d0:	75fb      	strb	r3, [r7, #23]
 80212d2:	7dfb      	ldrb	r3, [r7, #23]
 80212d4:	2b0d      	cmp	r3, #13
 80212d6:	d80d      	bhi.n	80212f4 <_ZN10LineSensor19LeftRightDifferenceEv+0x5c>
    {
        right += line_sensors_valu_[i];
 80212d8:	7dfb      	ldrb	r3, [r7, #23]
 80212da:	687a      	ldr	r2, [r7, #4]
 80212dc:	33b4      	adds	r3, #180	; 0xb4
 80212de:	005b      	lsls	r3, r3, #1
 80212e0:	4413      	add	r3, r2
 80212e2:	889b      	ldrh	r3, [r3, #4]
 80212e4:	461a      	mov	r2, r3
 80212e6:	68fb      	ldr	r3, [r7, #12]
 80212e8:	4413      	add	r3, r2
 80212ea:	60fb      	str	r3, [r7, #12]
    for(i = HALF_NUM_OF_LINE_SENSORS; i < NUM_OF_LINE_SENSORS; i++)
 80212ec:	7dfb      	ldrb	r3, [r7, #23]
 80212ee:	3301      	adds	r3, #1
 80212f0:	75fb      	strb	r3, [r7, #23]
 80212f2:	e7ee      	b.n	80212d2 <_ZN10LineSensor19LeftRightDifferenceEv+0x3a>
    }

#ifdef DEBUG_MODE
    g_line_left = left;
 80212f4:	4a18      	ldr	r2, [pc, #96]	; (8021358 <_ZN10LineSensor19LeftRightDifferenceEv+0xc0>)
 80212f6:	693b      	ldr	r3, [r7, #16]
 80212f8:	6013      	str	r3, [r2, #0]
    g_line_right = right;
 80212fa:	4a18      	ldr	r2, [pc, #96]	; (802135c <_ZN10LineSensor19LeftRightDifferenceEv+0xc4>)
 80212fc:	68fb      	ldr	r3, [r7, #12]
 80212fe:	6013      	str	r3, [r2, #0]
#endif // DEBUG_MODE

    float difference = right * LINE_SENSOR_CORRECTION - left;
 8021300:	68f8      	ldr	r0, [r7, #12]
 8021302:	f7fe ffdf 	bl	80202c4 <__aeabi_ui2d>
 8021306:	a312      	add	r3, pc, #72	; (adr r3, 8021350 <_ZN10LineSensor19LeftRightDifferenceEv+0xb8>)
 8021308:	e9d3 2300 	ldrd	r2, r3, [r3]
 802130c:	f7ff f854 	bl	80203b8 <__aeabi_dmul>
 8021310:	4603      	mov	r3, r0
 8021312:	460c      	mov	r4, r1
 8021314:	4625      	mov	r5, r4
 8021316:	461c      	mov	r4, r3
 8021318:	6938      	ldr	r0, [r7, #16]
 802131a:	f7fe ffd3 	bl	80202c4 <__aeabi_ui2d>
 802131e:	4602      	mov	r2, r0
 8021320:	460b      	mov	r3, r1
 8021322:	4620      	mov	r0, r4
 8021324:	4629      	mov	r1, r5
 8021326:	f7fe fe8f 	bl	8020048 <__aeabi_dsub>
 802132a:	4603      	mov	r3, r0
 802132c:	460c      	mov	r4, r1
 802132e:	4618      	mov	r0, r3
 8021330:	4621      	mov	r1, r4
 8021332:	f7ff fa53 	bl	80207dc <__aeabi_d2f>
 8021336:	4603      	mov	r3, r0
 8021338:	60bb      	str	r3, [r7, #8]

    return difference;
 802133a:	68bb      	ldr	r3, [r7, #8]
 802133c:	ee07 3a90 	vmov	s15, r3
}
 8021340:	eeb0 0a67 	vmov.f32	s0, s15
 8021344:	3718      	adds	r7, #24
 8021346:	46bd      	mov	sp, r7
 8021348:	bdb0      	pop	{r4, r5, r7, pc}
 802134a:	bf00      	nop
 802134c:	f3af 8000 	nop.w
 8021350:	66666666 	.word	0x66666666
 8021354:	3fee6666 	.word	0x3fee6666
 8021358:	200001f4 	.word	0x200001f4
 802135c:	200001f8 	.word	0x200001f8

08021360 <_ZN10LineSensor16CheckCalibrationEv>:

bool LineSensor::CheckCalibration()
{
 8021360:	b480      	push	{r7}
 8021362:	b085      	sub	sp, #20
 8021364:	af00      	add	r7, sp, #0
 8021366:	6078      	str	r0, [r7, #4]
    static uint16_t timer = 0;
    static uint16_t pre_max[NUM_OF_LINE_SENSORS] = {0};
    static uint16_t pre_min[NUM_OF_LINE_SENSORS] = {0};
    uint16_t max, min;
    bool result = true;
 8021368:	2301      	movs	r3, #1
 802136a:	73fb      	strb	r3, [r7, #15]

    for(uint8_t i = 0; i > NUM_OF_LINE_SENSORS; i++)
 802136c:	2300      	movs	r3, #0
 802136e:	73bb      	strb	r3, [r7, #14]
 8021370:	7bbb      	ldrb	r3, [r7, #14]
 8021372:	2b0e      	cmp	r3, #14
 8021374:	d92d      	bls.n	80213d2 <_ZN10LineSensor16CheckCalibrationEv+0x72>
    {
        max = max_line_sensors_valu_[i];
 8021376:	7bbb      	ldrb	r3, [r7, #14]
 8021378:	687a      	ldr	r2, [r7, #4]
 802137a:	3398      	adds	r3, #152	; 0x98
 802137c:	005b      	lsls	r3, r3, #1
 802137e:	4413      	add	r3, r2
 8021380:	889b      	ldrh	r3, [r3, #4]
 8021382:	81bb      	strh	r3, [r7, #12]
        min = min_line_sensors_valu_[i];
 8021384:	7bba      	ldrb	r2, [r7, #14]
 8021386:	687b      	ldr	r3, [r7, #4]
 8021388:	32a8      	adds	r2, #168	; 0xa8
 802138a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 802138e:	817b      	strh	r3, [r7, #10]

        if(pre_max[i] != max)      result = false;
 8021390:	7bbb      	ldrb	r3, [r7, #14]
 8021392:	4a1e      	ldr	r2, [pc, #120]	; (802140c <_ZN10LineSensor16CheckCalibrationEv+0xac>)
 8021394:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8021398:	89ba      	ldrh	r2, [r7, #12]
 802139a:	429a      	cmp	r2, r3
 802139c:	d002      	beq.n	80213a4 <_ZN10LineSensor16CheckCalibrationEv+0x44>
 802139e:	2300      	movs	r3, #0
 80213a0:	73fb      	strb	r3, [r7, #15]
 80213a2:	e008      	b.n	80213b6 <_ZN10LineSensor16CheckCalibrationEv+0x56>
        else if(pre_min[i] != min) result = false;
 80213a4:	7bbb      	ldrb	r3, [r7, #14]
 80213a6:	4a1a      	ldr	r2, [pc, #104]	; (8021410 <_ZN10LineSensor16CheckCalibrationEv+0xb0>)
 80213a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80213ac:	897a      	ldrh	r2, [r7, #10]
 80213ae:	429a      	cmp	r2, r3
 80213b0:	d001      	beq.n	80213b6 <_ZN10LineSensor16CheckCalibrationEv+0x56>
 80213b2:	2300      	movs	r3, #0
 80213b4:	73fb      	strb	r3, [r7, #15]

        pre_max[i] = max;
 80213b6:	7bbb      	ldrb	r3, [r7, #14]
 80213b8:	4914      	ldr	r1, [pc, #80]	; (802140c <_ZN10LineSensor16CheckCalibrationEv+0xac>)
 80213ba:	89ba      	ldrh	r2, [r7, #12]
 80213bc:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
        pre_min[i] = min;
 80213c0:	7bbb      	ldrb	r3, [r7, #14]
 80213c2:	4913      	ldr	r1, [pc, #76]	; (8021410 <_ZN10LineSensor16CheckCalibrationEv+0xb0>)
 80213c4:	897a      	ldrh	r2, [r7, #10]
 80213c6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    for(uint8_t i = 0; i > NUM_OF_LINE_SENSORS; i++)
 80213ca:	7bbb      	ldrb	r3, [r7, #14]
 80213cc:	3301      	adds	r3, #1
 80213ce:	73bb      	strb	r3, [r7, #14]
 80213d0:	e7ce      	b.n	8021370 <_ZN10LineSensor16CheckCalibrationEv+0x10>
    }

    if(result)
 80213d2:	7bfb      	ldrb	r3, [r7, #15]
 80213d4:	2b00      	cmp	r3, #0
 80213d6:	d00e      	beq.n	80213f6 <_ZN10LineSensor16CheckCalibrationEv+0x96>
    {
        if(timer < CALIBRATION_SUCCESS_TIME)
 80213d8:	4b0e      	ldr	r3, [pc, #56]	; (8021414 <_ZN10LineSensor16CheckCalibrationEv+0xb4>)
 80213da:	881b      	ldrh	r3, [r3, #0]
 80213dc:	f240 52db 	movw	r2, #1499	; 0x5db
 80213e0:	4293      	cmp	r3, r2
 80213e2:	d80b      	bhi.n	80213fc <_ZN10LineSensor16CheckCalibrationEv+0x9c>
        {
            timer++;
 80213e4:	4b0b      	ldr	r3, [pc, #44]	; (8021414 <_ZN10LineSensor16CheckCalibrationEv+0xb4>)
 80213e6:	881b      	ldrh	r3, [r3, #0]
 80213e8:	3301      	adds	r3, #1
 80213ea:	b29a      	uxth	r2, r3
 80213ec:	4b09      	ldr	r3, [pc, #36]	; (8021414 <_ZN10LineSensor16CheckCalibrationEv+0xb4>)
 80213ee:	801a      	strh	r2, [r3, #0]
            result = false;
 80213f0:	2300      	movs	r3, #0
 80213f2:	73fb      	strb	r3, [r7, #15]
 80213f4:	e002      	b.n	80213fc <_ZN10LineSensor16CheckCalibrationEv+0x9c>
        }
    }
    else timer = 0;
 80213f6:	4b07      	ldr	r3, [pc, #28]	; (8021414 <_ZN10LineSensor16CheckCalibrationEv+0xb4>)
 80213f8:	2200      	movs	r2, #0
 80213fa:	801a      	strh	r2, [r3, #0]
    
    return result;
 80213fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80213fe:	4618      	mov	r0, r3
 8021400:	3714      	adds	r7, #20
 8021402:	46bd      	mov	sp, r7
 8021404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021408:	4770      	bx	lr
 802140a:	bf00      	nop
 802140c:	2000002c 	.word	0x2000002c
 8021410:	20000048 	.word	0x20000048
 8021414:	2000002a 	.word	0x2000002a

08021418 <_ZN10LineSensor13MonitorArraysEv>:

#ifdef DEBUG_MODE
void LineSensor::MonitorArrays()
{
 8021418:	b480      	push	{r7}
 802141a:	b085      	sub	sp, #20
 802141c:	af00      	add	r7, sp, #0
 802141e:	6078      	str	r0, [r7, #4]
    for(uint8_t i = 0; i < NUM_OF_LINE_SENSORS; i++)
 8021420:	2300      	movs	r3, #0
 8021422:	73fb      	strb	r3, [r7, #15]
 8021424:	7bfb      	ldrb	r3, [r7, #15]
 8021426:	2b0d      	cmp	r3, #13
 8021428:	d828      	bhi.n	802147c <_ZN10LineSensor13MonitorArraysEv+0x64>
    {
        g_line_buff[i] = line_sensors_buff_[i];
 802142a:	7bf9      	ldrb	r1, [r7, #15]
 802142c:	7bfb      	ldrb	r3, [r7, #15]
 802142e:	687a      	ldr	r2, [r7, #4]
 8021430:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 8021434:	4a14      	ldr	r2, [pc, #80]	; (8021488 <_ZN10LineSensor13MonitorArraysEv+0x70>)
 8021436:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        g_max_line_valu[i] = max_line_sensors_valu_[i];
 802143a:	7bfb      	ldrb	r3, [r7, #15]
 802143c:	7bfa      	ldrb	r2, [r7, #15]
 802143e:	6879      	ldr	r1, [r7, #4]
 8021440:	3398      	adds	r3, #152	; 0x98
 8021442:	005b      	lsls	r3, r3, #1
 8021444:	440b      	add	r3, r1
 8021446:	8899      	ldrh	r1, [r3, #4]
 8021448:	4b10      	ldr	r3, [pc, #64]	; (802148c <_ZN10LineSensor13MonitorArraysEv+0x74>)
 802144a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        g_min_line_valu[i] = min_line_sensors_valu_[i];
 802144e:	7bf9      	ldrb	r1, [r7, #15]
 8021450:	7bfb      	ldrb	r3, [r7, #15]
 8021452:	687a      	ldr	r2, [r7, #4]
 8021454:	31a8      	adds	r1, #168	; 0xa8
 8021456:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 802145a:	4a0d      	ldr	r2, [pc, #52]	; (8021490 <_ZN10LineSensor13MonitorArraysEv+0x78>)
 802145c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        g_line_valu[i] = line_sensors_valu_[i];
 8021460:	7bfb      	ldrb	r3, [r7, #15]
 8021462:	7bfa      	ldrb	r2, [r7, #15]
 8021464:	6879      	ldr	r1, [r7, #4]
 8021466:	33b4      	adds	r3, #180	; 0xb4
 8021468:	005b      	lsls	r3, r3, #1
 802146a:	440b      	add	r3, r1
 802146c:	8899      	ldrh	r1, [r3, #4]
 802146e:	4b09      	ldr	r3, [pc, #36]	; (8021494 <_ZN10LineSensor13MonitorArraysEv+0x7c>)
 8021470:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for(uint8_t i = 0; i < NUM_OF_LINE_SENSORS; i++)
 8021474:	7bfb      	ldrb	r3, [r7, #15]
 8021476:	3301      	adds	r3, #1
 8021478:	73fb      	strb	r3, [r7, #15]
 802147a:	e7d3      	b.n	8021424 <_ZN10LineSensor13MonitorArraysEv+0xc>
    }
}
 802147c:	bf00      	nop
 802147e:	3714      	adds	r7, #20
 8021480:	46bd      	mov	sp, r7
 8021482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021486:	4770      	bx	lr
 8021488:	2000006c 	.word	0x2000006c
 802148c:	200001a0 	.word	0x200001a0
 8021490:	200001bc 	.word	0x200001bc
 8021494:	200001d8 	.word	0x200001d8

08021498 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8021498:	b580      	push	{r7, lr}
 802149a:	b082      	sub	sp, #8
 802149c:	af00      	add	r7, sp, #0
 802149e:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM2)
 80214a0:	687b      	ldr	r3, [r7, #4]
 80214a2:	681b      	ldr	r3, [r3, #0]
 80214a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80214a8:	d101      	bne.n	80214ae <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    InterruptTim2();
 80214aa:	f001 faf5 	bl	8022a98 <InterruptTim2>
  }
  if(htim->Instance == TIM6)
 80214ae:	687b      	ldr	r3, [r7, #4]
 80214b0:	681b      	ldr	r3, [r3, #0]
 80214b2:	4a08      	ldr	r2, [pc, #32]	; (80214d4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80214b4:	4293      	cmp	r3, r2
 80214b6:	d101      	bne.n	80214bc <HAL_TIM_PeriodElapsedCallback+0x24>
  {
    InterruptTim6();
 80214b8:	f001 fade 	bl	8022a78 <InterruptTim6>
  }
  if(htim->Instance == TIM7)
 80214bc:	687b      	ldr	r3, [r7, #4]
 80214be:	681b      	ldr	r3, [r3, #0]
 80214c0:	4a05      	ldr	r2, [pc, #20]	; (80214d8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80214c2:	4293      	cmp	r3, r2
 80214c4:	d101      	bne.n	80214ca <HAL_TIM_PeriodElapsedCallback+0x32>
  {
    InterruptTim7();
 80214c6:	f001 fac7 	bl	8022a58 <InterruptTim7>
  }
}
 80214ca:	bf00      	nop
 80214cc:	3708      	adds	r7, #8
 80214ce:	46bd      	mov	sp, r7
 80214d0:	bd80      	pop	{r7, pc}
 80214d2:	bf00      	nop
 80214d4:	40001000 	.word	0x40001000
 80214d8:	40001400 	.word	0x40001400

080214dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80214dc:	b580      	push	{r7, lr}
 80214de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80214e0:	f001 fb3c 	bl	8022b5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80214e4:	f000 f822 	bl	802152c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80214e8:	f000 fd68 	bl	8021fbc <MX_GPIO_Init>
  MX_DMA_Init();
 80214ec:	f000 fd46 	bl	8021f7c <MX_DMA_Init>
  MX_ADC1_Init();
 80214f0:	f000 f886 	bl	8021600 <MX_ADC1_Init>
  MX_I2C2_Init();
 80214f4:	f000 f98c 	bl	8021810 <MX_I2C2_Init>
  MX_SPI3_Init();
 80214f8:	f000 f9b8 	bl	802186c <MX_SPI3_Init>
  MX_TIM1_Init();
 80214fc:	f000 f9ec 	bl	80218d8 <MX_TIM1_Init>
  MX_TIM3_Init();
 8021500:	f000 fac8 	bl	8021a94 <MX_TIM3_Init>
  MX_TIM4_Init();
 8021504:	f000 fb40 	bl	8021b88 <MX_TIM4_Init>
  MX_TIM6_Init();
 8021508:	f000 fbe0 	bl	8021ccc <MX_TIM6_Init>
  MX_TIM7_Init();
 802150c:	f000 fc14 	bl	8021d38 <MX_TIM7_Init>
  MX_TIM8_Init();
 8021510:	f000 fc48 	bl	8021da4 <MX_TIM8_Init>
  MX_TIM11_Init();
 8021514:	f000 fc9e 	bl	8021e54 <MX_TIM11_Init>
  MX_TIM12_Init();
 8021518:	f000 fcea 	bl	8021ef0 <MX_TIM12_Init>
  MX_TIM2_Init();
 802151c:	f000 fa6c 	bl	80219f8 <MX_TIM2_Init>
  MX_TIM5_Init();
 8021520:	f000 fb86 	bl	8021c30 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  Init();
 8021524:	f001 fa8e 	bl	8022a44 <Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8021528:	e7fe      	b.n	8021528 <main+0x4c>
	...

0802152c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 802152c:	b580      	push	{r7, lr}
 802152e:	b094      	sub	sp, #80	; 0x50
 8021530:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8021532:	f107 0320 	add.w	r3, r7, #32
 8021536:	2230      	movs	r2, #48	; 0x30
 8021538:	2100      	movs	r1, #0
 802153a:	4618      	mov	r0, r3
 802153c:	f004 fb9c 	bl	8025c78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8021540:	f107 030c 	add.w	r3, r7, #12
 8021544:	2200      	movs	r2, #0
 8021546:	601a      	str	r2, [r3, #0]
 8021548:	605a      	str	r2, [r3, #4]
 802154a:	609a      	str	r2, [r3, #8]
 802154c:	60da      	str	r2, [r3, #12]
 802154e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8021550:	2300      	movs	r3, #0
 8021552:	60bb      	str	r3, [r7, #8]
 8021554:	4b28      	ldr	r3, [pc, #160]	; (80215f8 <SystemClock_Config+0xcc>)
 8021556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021558:	4a27      	ldr	r2, [pc, #156]	; (80215f8 <SystemClock_Config+0xcc>)
 802155a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 802155e:	6413      	str	r3, [r2, #64]	; 0x40
 8021560:	4b25      	ldr	r3, [pc, #148]	; (80215f8 <SystemClock_Config+0xcc>)
 8021562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021564:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8021568:	60bb      	str	r3, [r7, #8]
 802156a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 802156c:	2300      	movs	r3, #0
 802156e:	607b      	str	r3, [r7, #4]
 8021570:	4b22      	ldr	r3, [pc, #136]	; (80215fc <SystemClock_Config+0xd0>)
 8021572:	681b      	ldr	r3, [r3, #0]
 8021574:	4a21      	ldr	r2, [pc, #132]	; (80215fc <SystemClock_Config+0xd0>)
 8021576:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 802157a:	6013      	str	r3, [r2, #0]
 802157c:	4b1f      	ldr	r3, [pc, #124]	; (80215fc <SystemClock_Config+0xd0>)
 802157e:	681b      	ldr	r3, [r3, #0]
 8021580:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8021584:	607b      	str	r3, [r7, #4]
 8021586:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8021588:	2301      	movs	r3, #1
 802158a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 802158c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021590:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8021592:	2302      	movs	r3, #2
 8021594:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8021596:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 802159a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 802159c:	2306      	movs	r3, #6
 802159e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80215a0:	23a8      	movs	r3, #168	; 0xa8
 80215a2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80215a4:	2302      	movs	r3, #2
 80215a6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80215a8:	2304      	movs	r3, #4
 80215aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80215ac:	f107 0320 	add.w	r3, r7, #32
 80215b0:	4618      	mov	r0, r3
 80215b2:	f002 fec7 	bl	8024344 <HAL_RCC_OscConfig>
 80215b6:	4603      	mov	r3, r0
 80215b8:	2b00      	cmp	r3, #0
 80215ba:	d001      	beq.n	80215c0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80215bc:	f000 fdce 	bl	802215c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80215c0:	230f      	movs	r3, #15
 80215c2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80215c4:	2302      	movs	r3, #2
 80215c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80215c8:	2300      	movs	r3, #0
 80215ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80215cc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80215d0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80215d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80215d6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80215d8:	f107 030c 	add.w	r3, r7, #12
 80215dc:	2105      	movs	r1, #5
 80215de:	4618      	mov	r0, r3
 80215e0:	f003 f920 	bl	8024824 <HAL_RCC_ClockConfig>
 80215e4:	4603      	mov	r3, r0
 80215e6:	2b00      	cmp	r3, #0
 80215e8:	d001      	beq.n	80215ee <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80215ea:	f000 fdb7 	bl	802215c <Error_Handler>
  }
}
 80215ee:	bf00      	nop
 80215f0:	3750      	adds	r7, #80	; 0x50
 80215f2:	46bd      	mov	sp, r7
 80215f4:	bd80      	pop	{r7, pc}
 80215f6:	bf00      	nop
 80215f8:	40023800 	.word	0x40023800
 80215fc:	40007000 	.word	0x40007000

08021600 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8021600:	b580      	push	{r7, lr}
 8021602:	b084      	sub	sp, #16
 8021604:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8021606:	463b      	mov	r3, r7
 8021608:	2200      	movs	r2, #0
 802160a:	601a      	str	r2, [r3, #0]
 802160c:	605a      	str	r2, [r3, #4]
 802160e:	609a      	str	r2, [r3, #8]
 8021610:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8021612:	4b7c      	ldr	r3, [pc, #496]	; (8021804 <MX_ADC1_Init+0x204>)
 8021614:	4a7c      	ldr	r2, [pc, #496]	; (8021808 <MX_ADC1_Init+0x208>)
 8021616:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8021618:	4b7a      	ldr	r3, [pc, #488]	; (8021804 <MX_ADC1_Init+0x204>)
 802161a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 802161e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8021620:	4b78      	ldr	r3, [pc, #480]	; (8021804 <MX_ADC1_Init+0x204>)
 8021622:	2200      	movs	r2, #0
 8021624:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8021626:	4b77      	ldr	r3, [pc, #476]	; (8021804 <MX_ADC1_Init+0x204>)
 8021628:	2201      	movs	r2, #1
 802162a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 802162c:	4b75      	ldr	r3, [pc, #468]	; (8021804 <MX_ADC1_Init+0x204>)
 802162e:	2201      	movs	r2, #1
 8021630:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8021632:	4b74      	ldr	r3, [pc, #464]	; (8021804 <MX_ADC1_Init+0x204>)
 8021634:	2200      	movs	r2, #0
 8021636:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 802163a:	4b72      	ldr	r3, [pc, #456]	; (8021804 <MX_ADC1_Init+0x204>)
 802163c:	2200      	movs	r2, #0
 802163e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8021640:	4b70      	ldr	r3, [pc, #448]	; (8021804 <MX_ADC1_Init+0x204>)
 8021642:	4a72      	ldr	r2, [pc, #456]	; (802180c <MX_ADC1_Init+0x20c>)
 8021644:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8021646:	4b6f      	ldr	r3, [pc, #444]	; (8021804 <MX_ADC1_Init+0x204>)
 8021648:	2200      	movs	r2, #0
 802164a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 14;
 802164c:	4b6d      	ldr	r3, [pc, #436]	; (8021804 <MX_ADC1_Init+0x204>)
 802164e:	220e      	movs	r2, #14
 8021650:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8021652:	4b6c      	ldr	r3, [pc, #432]	; (8021804 <MX_ADC1_Init+0x204>)
 8021654:	2201      	movs	r2, #1
 8021656:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 802165a:	4b6a      	ldr	r3, [pc, #424]	; (8021804 <MX_ADC1_Init+0x204>)
 802165c:	2201      	movs	r2, #1
 802165e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8021660:	4868      	ldr	r0, [pc, #416]	; (8021804 <MX_ADC1_Init+0x204>)
 8021662:	f001 fb0f 	bl	8022c84 <HAL_ADC_Init>
 8021666:	4603      	mov	r3, r0
 8021668:	2b00      	cmp	r3, #0
 802166a:	d001      	beq.n	8021670 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 802166c:	f000 fd76 	bl	802215c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8021670:	2303      	movs	r3, #3
 8021672:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8021674:	2301      	movs	r3, #1
 8021676:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8021678:	2301      	movs	r3, #1
 802167a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 802167c:	463b      	mov	r3, r7
 802167e:	4619      	mov	r1, r3
 8021680:	4860      	ldr	r0, [pc, #384]	; (8021804 <MX_ADC1_Init+0x204>)
 8021682:	f001 fc53 	bl	8022f2c <HAL_ADC_ConfigChannel>
 8021686:	4603      	mov	r3, r0
 8021688:	2b00      	cmp	r3, #0
 802168a:	d001      	beq.n	8021690 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 802168c:	f000 fd66 	bl	802215c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8021690:	2304      	movs	r3, #4
 8021692:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8021694:	2302      	movs	r3, #2
 8021696:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8021698:	463b      	mov	r3, r7
 802169a:	4619      	mov	r1, r3
 802169c:	4859      	ldr	r0, [pc, #356]	; (8021804 <MX_ADC1_Init+0x204>)
 802169e:	f001 fc45 	bl	8022f2c <HAL_ADC_ConfigChannel>
 80216a2:	4603      	mov	r3, r0
 80216a4:	2b00      	cmp	r3, #0
 80216a6:	d001      	beq.n	80216ac <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80216a8:	f000 fd58 	bl	802215c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80216ac:	2305      	movs	r3, #5
 80216ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80216b0:	2303      	movs	r3, #3
 80216b2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80216b4:	463b      	mov	r3, r7
 80216b6:	4619      	mov	r1, r3
 80216b8:	4852      	ldr	r0, [pc, #328]	; (8021804 <MX_ADC1_Init+0x204>)
 80216ba:	f001 fc37 	bl	8022f2c <HAL_ADC_ConfigChannel>
 80216be:	4603      	mov	r3, r0
 80216c0:	2b00      	cmp	r3, #0
 80216c2:	d001      	beq.n	80216c8 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 80216c4:	f000 fd4a 	bl	802215c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80216c8:	2306      	movs	r3, #6
 80216ca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80216cc:	2304      	movs	r3, #4
 80216ce:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80216d0:	463b      	mov	r3, r7
 80216d2:	4619      	mov	r1, r3
 80216d4:	484b      	ldr	r0, [pc, #300]	; (8021804 <MX_ADC1_Init+0x204>)
 80216d6:	f001 fc29 	bl	8022f2c <HAL_ADC_ConfigChannel>
 80216da:	4603      	mov	r3, r0
 80216dc:	2b00      	cmp	r3, #0
 80216de:	d001      	beq.n	80216e4 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80216e0:	f000 fd3c 	bl	802215c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80216e4:	2307      	movs	r3, #7
 80216e6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80216e8:	2305      	movs	r3, #5
 80216ea:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80216ec:	463b      	mov	r3, r7
 80216ee:	4619      	mov	r1, r3
 80216f0:	4844      	ldr	r0, [pc, #272]	; (8021804 <MX_ADC1_Init+0x204>)
 80216f2:	f001 fc1b 	bl	8022f2c <HAL_ADC_ConfigChannel>
 80216f6:	4603      	mov	r3, r0
 80216f8:	2b00      	cmp	r3, #0
 80216fa:	d001      	beq.n	8021700 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 80216fc:	f000 fd2e 	bl	802215c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8021700:	230e      	movs	r3, #14
 8021702:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8021704:	2306      	movs	r3, #6
 8021706:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8021708:	463b      	mov	r3, r7
 802170a:	4619      	mov	r1, r3
 802170c:	483d      	ldr	r0, [pc, #244]	; (8021804 <MX_ADC1_Init+0x204>)
 802170e:	f001 fc0d 	bl	8022f2c <HAL_ADC_ConfigChannel>
 8021712:	4603      	mov	r3, r0
 8021714:	2b00      	cmp	r3, #0
 8021716:	d001      	beq.n	802171c <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8021718:	f000 fd20 	bl	802215c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 802171c:	230f      	movs	r3, #15
 802171e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8021720:	2307      	movs	r3, #7
 8021722:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8021724:	463b      	mov	r3, r7
 8021726:	4619      	mov	r1, r3
 8021728:	4836      	ldr	r0, [pc, #216]	; (8021804 <MX_ADC1_Init+0x204>)
 802172a:	f001 fbff 	bl	8022f2c <HAL_ADC_ConfigChannel>
 802172e:	4603      	mov	r3, r0
 8021730:	2b00      	cmp	r3, #0
 8021732:	d001      	beq.n	8021738 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8021734:	f000 fd12 	bl	802215c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8021738:	230a      	movs	r3, #10
 802173a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 802173c:	2308      	movs	r3, #8
 802173e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8021740:	463b      	mov	r3, r7
 8021742:	4619      	mov	r1, r3
 8021744:	482f      	ldr	r0, [pc, #188]	; (8021804 <MX_ADC1_Init+0x204>)
 8021746:	f001 fbf1 	bl	8022f2c <HAL_ADC_ConfigChannel>
 802174a:	4603      	mov	r3, r0
 802174c:	2b00      	cmp	r3, #0
 802174e:	d001      	beq.n	8021754 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8021750:	f000 fd04 	bl	802215c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8021754:	230b      	movs	r3, #11
 8021756:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8021758:	2309      	movs	r3, #9
 802175a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 802175c:	463b      	mov	r3, r7
 802175e:	4619      	mov	r1, r3
 8021760:	4828      	ldr	r0, [pc, #160]	; (8021804 <MX_ADC1_Init+0x204>)
 8021762:	f001 fbe3 	bl	8022f2c <HAL_ADC_ConfigChannel>
 8021766:	4603      	mov	r3, r0
 8021768:	2b00      	cmp	r3, #0
 802176a:	d001      	beq.n	8021770 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 802176c:	f000 fcf6 	bl	802215c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8021770:	230c      	movs	r3, #12
 8021772:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8021774:	230a      	movs	r3, #10
 8021776:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8021778:	463b      	mov	r3, r7
 802177a:	4619      	mov	r1, r3
 802177c:	4821      	ldr	r0, [pc, #132]	; (8021804 <MX_ADC1_Init+0x204>)
 802177e:	f001 fbd5 	bl	8022f2c <HAL_ADC_ConfigChannel>
 8021782:	4603      	mov	r3, r0
 8021784:	2b00      	cmp	r3, #0
 8021786:	d001      	beq.n	802178c <MX_ADC1_Init+0x18c>
  {
    Error_Handler();
 8021788:	f000 fce8 	bl	802215c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 802178c:	230d      	movs	r3, #13
 802178e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8021790:	230b      	movs	r3, #11
 8021792:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8021794:	463b      	mov	r3, r7
 8021796:	4619      	mov	r1, r3
 8021798:	481a      	ldr	r0, [pc, #104]	; (8021804 <MX_ADC1_Init+0x204>)
 802179a:	f001 fbc7 	bl	8022f2c <HAL_ADC_ConfigChannel>
 802179e:	4603      	mov	r3, r0
 80217a0:	2b00      	cmp	r3, #0
 80217a2:	d001      	beq.n	80217a8 <MX_ADC1_Init+0x1a8>
  {
    Error_Handler();
 80217a4:	f000 fcda 	bl	802215c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80217a8:	2302      	movs	r3, #2
 80217aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 80217ac:	230c      	movs	r3, #12
 80217ae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80217b0:	463b      	mov	r3, r7
 80217b2:	4619      	mov	r1, r3
 80217b4:	4813      	ldr	r0, [pc, #76]	; (8021804 <MX_ADC1_Init+0x204>)
 80217b6:	f001 fbb9 	bl	8022f2c <HAL_ADC_ConfigChannel>
 80217ba:	4603      	mov	r3, r0
 80217bc:	2b00      	cmp	r3, #0
 80217be:	d001      	beq.n	80217c4 <MX_ADC1_Init+0x1c4>
  {
    Error_Handler();
 80217c0:	f000 fccc 	bl	802215c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80217c4:	2301      	movs	r3, #1
 80217c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 80217c8:	230d      	movs	r3, #13
 80217ca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80217cc:	463b      	mov	r3, r7
 80217ce:	4619      	mov	r1, r3
 80217d0:	480c      	ldr	r0, [pc, #48]	; (8021804 <MX_ADC1_Init+0x204>)
 80217d2:	f001 fbab 	bl	8022f2c <HAL_ADC_ConfigChannel>
 80217d6:	4603      	mov	r3, r0
 80217d8:	2b00      	cmp	r3, #0
 80217da:	d001      	beq.n	80217e0 <MX_ADC1_Init+0x1e0>
  {
    Error_Handler();
 80217dc:	f000 fcbe 	bl	802215c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80217e0:	2300      	movs	r3, #0
 80217e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 80217e4:	230e      	movs	r3, #14
 80217e6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80217e8:	463b      	mov	r3, r7
 80217ea:	4619      	mov	r1, r3
 80217ec:	4805      	ldr	r0, [pc, #20]	; (8021804 <MX_ADC1_Init+0x204>)
 80217ee:	f001 fb9d 	bl	8022f2c <HAL_ADC_ConfigChannel>
 80217f2:	4603      	mov	r3, r0
 80217f4:	2b00      	cmp	r3, #0
 80217f6:	d001      	beq.n	80217fc <MX_ADC1_Init+0x1fc>
  {
    Error_Handler();
 80217f8:	f000 fcb0 	bl	802215c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80217fc:	bf00      	nop
 80217fe:	3710      	adds	r7, #16
 8021800:	46bd      	mov	sp, r7
 8021802:	bd80      	pop	{r7, pc}
 8021804:	20000550 	.word	0x20000550
 8021808:	40012000 	.word	0x40012000
 802180c:	0f000001 	.word	0x0f000001

08021810 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8021810:	b580      	push	{r7, lr}
 8021812:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8021814:	4b12      	ldr	r3, [pc, #72]	; (8021860 <MX_I2C2_Init+0x50>)
 8021816:	4a13      	ldr	r2, [pc, #76]	; (8021864 <MX_I2C2_Init+0x54>)
 8021818:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 802181a:	4b11      	ldr	r3, [pc, #68]	; (8021860 <MX_I2C2_Init+0x50>)
 802181c:	4a12      	ldr	r2, [pc, #72]	; (8021868 <MX_I2C2_Init+0x58>)
 802181e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8021820:	4b0f      	ldr	r3, [pc, #60]	; (8021860 <MX_I2C2_Init+0x50>)
 8021822:	2200      	movs	r2, #0
 8021824:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8021826:	4b0e      	ldr	r3, [pc, #56]	; (8021860 <MX_I2C2_Init+0x50>)
 8021828:	2200      	movs	r2, #0
 802182a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 802182c:	4b0c      	ldr	r3, [pc, #48]	; (8021860 <MX_I2C2_Init+0x50>)
 802182e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8021832:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8021834:	4b0a      	ldr	r3, [pc, #40]	; (8021860 <MX_I2C2_Init+0x50>)
 8021836:	2200      	movs	r2, #0
 8021838:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 802183a:	4b09      	ldr	r3, [pc, #36]	; (8021860 <MX_I2C2_Init+0x50>)
 802183c:	2200      	movs	r2, #0
 802183e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8021840:	4b07      	ldr	r3, [pc, #28]	; (8021860 <MX_I2C2_Init+0x50>)
 8021842:	2200      	movs	r2, #0
 8021844:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8021846:	4b06      	ldr	r3, [pc, #24]	; (8021860 <MX_I2C2_Init+0x50>)
 8021848:	2200      	movs	r2, #0
 802184a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 802184c:	4804      	ldr	r0, [pc, #16]	; (8021860 <MX_I2C2_Init+0x50>)
 802184e:	f002 fc41 	bl	80240d4 <HAL_I2C_Init>
 8021852:	4603      	mov	r3, r0
 8021854:	2b00      	cmp	r3, #0
 8021856:	d001      	beq.n	802185c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8021858:	f000 fc80 	bl	802215c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 802185c:	bf00      	nop
 802185e:	bd80      	pop	{r7, pc}
 8021860:	20000424 	.word	0x20000424
 8021864:	40005800 	.word	0x40005800
 8021868:	000186a0 	.word	0x000186a0

0802186c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 802186c:	b580      	push	{r7, lr}
 802186e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8021870:	4b17      	ldr	r3, [pc, #92]	; (80218d0 <MX_SPI3_Init+0x64>)
 8021872:	4a18      	ldr	r2, [pc, #96]	; (80218d4 <MX_SPI3_Init+0x68>)
 8021874:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8021876:	4b16      	ldr	r3, [pc, #88]	; (80218d0 <MX_SPI3_Init+0x64>)
 8021878:	f44f 7282 	mov.w	r2, #260	; 0x104
 802187c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 802187e:	4b14      	ldr	r3, [pc, #80]	; (80218d0 <MX_SPI3_Init+0x64>)
 8021880:	2200      	movs	r2, #0
 8021882:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8021884:	4b12      	ldr	r3, [pc, #72]	; (80218d0 <MX_SPI3_Init+0x64>)
 8021886:	2200      	movs	r2, #0
 8021888:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 802188a:	4b11      	ldr	r3, [pc, #68]	; (80218d0 <MX_SPI3_Init+0x64>)
 802188c:	2200      	movs	r2, #0
 802188e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8021890:	4b0f      	ldr	r3, [pc, #60]	; (80218d0 <MX_SPI3_Init+0x64>)
 8021892:	2200      	movs	r2, #0
 8021894:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8021896:	4b0e      	ldr	r3, [pc, #56]	; (80218d0 <MX_SPI3_Init+0x64>)
 8021898:	f44f 7200 	mov.w	r2, #512	; 0x200
 802189c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 802189e:	4b0c      	ldr	r3, [pc, #48]	; (80218d0 <MX_SPI3_Init+0x64>)
 80218a0:	2238      	movs	r2, #56	; 0x38
 80218a2:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80218a4:	4b0a      	ldr	r3, [pc, #40]	; (80218d0 <MX_SPI3_Init+0x64>)
 80218a6:	2200      	movs	r2, #0
 80218a8:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80218aa:	4b09      	ldr	r3, [pc, #36]	; (80218d0 <MX_SPI3_Init+0x64>)
 80218ac:	2200      	movs	r2, #0
 80218ae:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80218b0:	4b07      	ldr	r3, [pc, #28]	; (80218d0 <MX_SPI3_Init+0x64>)
 80218b2:	2200      	movs	r2, #0
 80218b4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80218b6:	4b06      	ldr	r3, [pc, #24]	; (80218d0 <MX_SPI3_Init+0x64>)
 80218b8:	220a      	movs	r2, #10
 80218ba:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80218bc:	4804      	ldr	r0, [pc, #16]	; (80218d0 <MX_SPI3_Init+0x64>)
 80218be:	f003 f969 	bl	8024b94 <HAL_SPI_Init>
 80218c2:	4603      	mov	r3, r0
 80218c4:	2b00      	cmp	r3, #0
 80218c6:	d001      	beq.n	80218cc <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80218c8:	f000 fc48 	bl	802215c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80218cc:	bf00      	nop
 80218ce:	bd80      	pop	{r7, pc}
 80218d0:	200004f8 	.word	0x200004f8
 80218d4:	40003c00 	.word	0x40003c00

080218d8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80218d8:	b580      	push	{r7, lr}
 80218da:	b092      	sub	sp, #72	; 0x48
 80218dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80218de:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80218e2:	2200      	movs	r2, #0
 80218e4:	601a      	str	r2, [r3, #0]
 80218e6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80218e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80218ec:	2200      	movs	r2, #0
 80218ee:	601a      	str	r2, [r3, #0]
 80218f0:	605a      	str	r2, [r3, #4]
 80218f2:	609a      	str	r2, [r3, #8]
 80218f4:	60da      	str	r2, [r3, #12]
 80218f6:	611a      	str	r2, [r3, #16]
 80218f8:	615a      	str	r2, [r3, #20]
 80218fa:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80218fc:	1d3b      	adds	r3, r7, #4
 80218fe:	2220      	movs	r2, #32
 8021900:	2100      	movs	r1, #0
 8021902:	4618      	mov	r0, r3
 8021904:	f004 f9b8 	bl	8025c78 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8021908:	4b39      	ldr	r3, [pc, #228]	; (80219f0 <MX_TIM1_Init+0x118>)
 802190a:	4a3a      	ldr	r2, [pc, #232]	; (80219f4 <MX_TIM1_Init+0x11c>)
 802190c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 802190e:	4b38      	ldr	r3, [pc, #224]	; (80219f0 <MX_TIM1_Init+0x118>)
 8021910:	2201      	movs	r2, #1
 8021912:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8021914:	4b36      	ldr	r3, [pc, #216]	; (80219f0 <MX_TIM1_Init+0x118>)
 8021916:	2200      	movs	r2, #0
 8021918:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1049;
 802191a:	4b35      	ldr	r3, [pc, #212]	; (80219f0 <MX_TIM1_Init+0x118>)
 802191c:	f240 4219 	movw	r2, #1049	; 0x419
 8021920:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8021922:	4b33      	ldr	r3, [pc, #204]	; (80219f0 <MX_TIM1_Init+0x118>)
 8021924:	2200      	movs	r2, #0
 8021926:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8021928:	4b31      	ldr	r3, [pc, #196]	; (80219f0 <MX_TIM1_Init+0x118>)
 802192a:	2200      	movs	r2, #0
 802192c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 802192e:	4b30      	ldr	r3, [pc, #192]	; (80219f0 <MX_TIM1_Init+0x118>)
 8021930:	2200      	movs	r2, #0
 8021932:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8021934:	482e      	ldr	r0, [pc, #184]	; (80219f0 <MX_TIM1_Init+0x118>)
 8021936:	f003 f9e0 	bl	8024cfa <HAL_TIM_PWM_Init>
 802193a:	4603      	mov	r3, r0
 802193c:	2b00      	cmp	r3, #0
 802193e:	d001      	beq.n	8021944 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8021940:	f000 fc0c 	bl	802215c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8021944:	2300      	movs	r3, #0
 8021946:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8021948:	2300      	movs	r3, #0
 802194a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 802194c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8021950:	4619      	mov	r1, r3
 8021952:	4827      	ldr	r0, [pc, #156]	; (80219f0 <MX_TIM1_Init+0x118>)
 8021954:	f004 f88a 	bl	8025a6c <HAL_TIMEx_MasterConfigSynchronization>
 8021958:	4603      	mov	r3, r0
 802195a:	2b00      	cmp	r3, #0
 802195c:	d001      	beq.n	8021962 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 802195e:	f000 fbfd 	bl	802215c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8021962:	2360      	movs	r3, #96	; 0x60
 8021964:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8021966:	2300      	movs	r3, #0
 8021968:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 802196a:	2300      	movs	r3, #0
 802196c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 802196e:	2300      	movs	r3, #0
 8021970:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8021972:	2300      	movs	r3, #0
 8021974:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8021976:	2300      	movs	r3, #0
 8021978:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 802197a:	2300      	movs	r3, #0
 802197c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 802197e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8021982:	2204      	movs	r2, #4
 8021984:	4619      	mov	r1, r3
 8021986:	481a      	ldr	r0, [pc, #104]	; (80219f0 <MX_TIM1_Init+0x118>)
 8021988:	f003 fbba 	bl	8025100 <HAL_TIM_PWM_ConfigChannel>
 802198c:	4603      	mov	r3, r0
 802198e:	2b00      	cmp	r3, #0
 8021990:	d001      	beq.n	8021996 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8021992:	f000 fbe3 	bl	802215c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8021996:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802199a:	220c      	movs	r2, #12
 802199c:	4619      	mov	r1, r3
 802199e:	4814      	ldr	r0, [pc, #80]	; (80219f0 <MX_TIM1_Init+0x118>)
 80219a0:	f003 fbae 	bl	8025100 <HAL_TIM_PWM_ConfigChannel>
 80219a4:	4603      	mov	r3, r0
 80219a6:	2b00      	cmp	r3, #0
 80219a8:	d001      	beq.n	80219ae <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80219aa:	f000 fbd7 	bl	802215c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80219ae:	2300      	movs	r3, #0
 80219b0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80219b2:	2300      	movs	r3, #0
 80219b4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80219b6:	2300      	movs	r3, #0
 80219b8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80219ba:	2300      	movs	r3, #0
 80219bc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80219be:	2300      	movs	r3, #0
 80219c0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80219c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80219c6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80219c8:	2300      	movs	r3, #0
 80219ca:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80219cc:	1d3b      	adds	r3, r7, #4
 80219ce:	4619      	mov	r1, r3
 80219d0:	4807      	ldr	r0, [pc, #28]	; (80219f0 <MX_TIM1_Init+0x118>)
 80219d2:	f004 f8c7 	bl	8025b64 <HAL_TIMEx_ConfigBreakDeadTime>
 80219d6:	4603      	mov	r3, r0
 80219d8:	2b00      	cmp	r3, #0
 80219da:	d001      	beq.n	80219e0 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 80219dc:	f000 fbbe 	bl	802215c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80219e0:	4803      	ldr	r0, [pc, #12]	; (80219f0 <MX_TIM1_Init+0x118>)
 80219e2:	f000 fe6d 	bl	80226c0 <HAL_TIM_MspPostInit>

}
 80219e6:	bf00      	nop
 80219e8:	3748      	adds	r7, #72	; 0x48
 80219ea:	46bd      	mov	sp, r7
 80219ec:	bd80      	pop	{r7, pc}
 80219ee:	bf00      	nop
 80219f0:	20000678 	.word	0x20000678
 80219f4:	40010000 	.word	0x40010000

080219f8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80219f8:	b580      	push	{r7, lr}
 80219fa:	b086      	sub	sp, #24
 80219fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80219fe:	f107 0308 	add.w	r3, r7, #8
 8021a02:	2200      	movs	r2, #0
 8021a04:	601a      	str	r2, [r3, #0]
 8021a06:	605a      	str	r2, [r3, #4]
 8021a08:	609a      	str	r2, [r3, #8]
 8021a0a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8021a0c:	463b      	mov	r3, r7
 8021a0e:	2200      	movs	r2, #0
 8021a10:	601a      	str	r2, [r3, #0]
 8021a12:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8021a14:	4b1d      	ldr	r3, [pc, #116]	; (8021a8c <MX_TIM2_Init+0x94>)
 8021a16:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8021a1a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4;
 8021a1c:	4b1b      	ldr	r3, [pc, #108]	; (8021a8c <MX_TIM2_Init+0x94>)
 8021a1e:	2204      	movs	r2, #4
 8021a20:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8021a22:	4b1a      	ldr	r3, [pc, #104]	; (8021a8c <MX_TIM2_Init+0x94>)
 8021a24:	2200      	movs	r2, #0
 8021a26:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 104999;
 8021a28:	4b18      	ldr	r3, [pc, #96]	; (8021a8c <MX_TIM2_Init+0x94>)
 8021a2a:	4a19      	ldr	r2, [pc, #100]	; (8021a90 <MX_TIM2_Init+0x98>)
 8021a2c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8021a2e:	4b17      	ldr	r3, [pc, #92]	; (8021a8c <MX_TIM2_Init+0x94>)
 8021a30:	2200      	movs	r2, #0
 8021a32:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8021a34:	4b15      	ldr	r3, [pc, #84]	; (8021a8c <MX_TIM2_Init+0x94>)
 8021a36:	2200      	movs	r2, #0
 8021a38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8021a3a:	4814      	ldr	r0, [pc, #80]	; (8021a8c <MX_TIM2_Init+0x94>)
 8021a3c:	f003 f90e 	bl	8024c5c <HAL_TIM_Base_Init>
 8021a40:	4603      	mov	r3, r0
 8021a42:	2b00      	cmp	r3, #0
 8021a44:	d001      	beq.n	8021a4a <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8021a46:	f000 fb89 	bl	802215c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8021a4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8021a4e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8021a50:	f107 0308 	add.w	r3, r7, #8
 8021a54:	4619      	mov	r1, r3
 8021a56:	480d      	ldr	r0, [pc, #52]	; (8021a8c <MX_TIM2_Init+0x94>)
 8021a58:	f003 fc18 	bl	802528c <HAL_TIM_ConfigClockSource>
 8021a5c:	4603      	mov	r3, r0
 8021a5e:	2b00      	cmp	r3, #0
 8021a60:	d001      	beq.n	8021a66 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8021a62:	f000 fb7b 	bl	802215c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8021a66:	2300      	movs	r3, #0
 8021a68:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8021a6a:	2300      	movs	r3, #0
 8021a6c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8021a6e:	463b      	mov	r3, r7
 8021a70:	4619      	mov	r1, r3
 8021a72:	4806      	ldr	r0, [pc, #24]	; (8021a8c <MX_TIM2_Init+0x94>)
 8021a74:	f003 fffa 	bl	8025a6c <HAL_TIMEx_MasterConfigSynchronization>
 8021a78:	4603      	mov	r3, r0
 8021a7a:	2b00      	cmp	r3, #0
 8021a7c:	d001      	beq.n	8021a82 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8021a7e:	f000 fb6d 	bl	802215c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8021a82:	bf00      	nop
 8021a84:	3718      	adds	r7, #24
 8021a86:	46bd      	mov	sp, r7
 8021a88:	bd80      	pop	{r7, pc}
 8021a8a:	bf00      	nop
 8021a8c:	200006b8 	.word	0x200006b8
 8021a90:	00019a27 	.word	0x00019a27

08021a94 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8021a94:	b580      	push	{r7, lr}
 8021a96:	b08a      	sub	sp, #40	; 0x28
 8021a98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8021a9a:	f107 0320 	add.w	r3, r7, #32
 8021a9e:	2200      	movs	r2, #0
 8021aa0:	601a      	str	r2, [r3, #0]
 8021aa2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8021aa4:	1d3b      	adds	r3, r7, #4
 8021aa6:	2200      	movs	r2, #0
 8021aa8:	601a      	str	r2, [r3, #0]
 8021aaa:	605a      	str	r2, [r3, #4]
 8021aac:	609a      	str	r2, [r3, #8]
 8021aae:	60da      	str	r2, [r3, #12]
 8021ab0:	611a      	str	r2, [r3, #16]
 8021ab2:	615a      	str	r2, [r3, #20]
 8021ab4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8021ab6:	4b32      	ldr	r3, [pc, #200]	; (8021b80 <MX_TIM3_Init+0xec>)
 8021ab8:	4a32      	ldr	r2, [pc, #200]	; (8021b84 <MX_TIM3_Init+0xf0>)
 8021aba:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8021abc:	4b30      	ldr	r3, [pc, #192]	; (8021b80 <MX_TIM3_Init+0xec>)
 8021abe:	2200      	movs	r2, #0
 8021ac0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8021ac2:	4b2f      	ldr	r3, [pc, #188]	; (8021b80 <MX_TIM3_Init+0xec>)
 8021ac4:	2200      	movs	r2, #0
 8021ac6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8021ac8:	4b2d      	ldr	r3, [pc, #180]	; (8021b80 <MX_TIM3_Init+0xec>)
 8021aca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8021ace:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8021ad0:	4b2b      	ldr	r3, [pc, #172]	; (8021b80 <MX_TIM3_Init+0xec>)
 8021ad2:	2200      	movs	r2, #0
 8021ad4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8021ad6:	4b2a      	ldr	r3, [pc, #168]	; (8021b80 <MX_TIM3_Init+0xec>)
 8021ad8:	2200      	movs	r2, #0
 8021ada:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8021adc:	4828      	ldr	r0, [pc, #160]	; (8021b80 <MX_TIM3_Init+0xec>)
 8021ade:	f003 f90c 	bl	8024cfa <HAL_TIM_PWM_Init>
 8021ae2:	4603      	mov	r3, r0
 8021ae4:	2b00      	cmp	r3, #0
 8021ae6:	d001      	beq.n	8021aec <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8021ae8:	f000 fb38 	bl	802215c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8021aec:	2300      	movs	r3, #0
 8021aee:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8021af0:	2300      	movs	r3, #0
 8021af2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8021af4:	f107 0320 	add.w	r3, r7, #32
 8021af8:	4619      	mov	r1, r3
 8021afa:	4821      	ldr	r0, [pc, #132]	; (8021b80 <MX_TIM3_Init+0xec>)
 8021afc:	f003 ffb6 	bl	8025a6c <HAL_TIMEx_MasterConfigSynchronization>
 8021b00:	4603      	mov	r3, r0
 8021b02:	2b00      	cmp	r3, #0
 8021b04:	d001      	beq.n	8021b0a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8021b06:	f000 fb29 	bl	802215c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8021b0a:	2360      	movs	r3, #96	; 0x60
 8021b0c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8021b0e:	2300      	movs	r3, #0
 8021b10:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8021b12:	2300      	movs	r3, #0
 8021b14:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8021b16:	2300      	movs	r3, #0
 8021b18:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8021b1a:	1d3b      	adds	r3, r7, #4
 8021b1c:	2200      	movs	r2, #0
 8021b1e:	4619      	mov	r1, r3
 8021b20:	4817      	ldr	r0, [pc, #92]	; (8021b80 <MX_TIM3_Init+0xec>)
 8021b22:	f003 faed 	bl	8025100 <HAL_TIM_PWM_ConfigChannel>
 8021b26:	4603      	mov	r3, r0
 8021b28:	2b00      	cmp	r3, #0
 8021b2a:	d001      	beq.n	8021b30 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8021b2c:	f000 fb16 	bl	802215c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8021b30:	1d3b      	adds	r3, r7, #4
 8021b32:	2204      	movs	r2, #4
 8021b34:	4619      	mov	r1, r3
 8021b36:	4812      	ldr	r0, [pc, #72]	; (8021b80 <MX_TIM3_Init+0xec>)
 8021b38:	f003 fae2 	bl	8025100 <HAL_TIM_PWM_ConfigChannel>
 8021b3c:	4603      	mov	r3, r0
 8021b3e:	2b00      	cmp	r3, #0
 8021b40:	d001      	beq.n	8021b46 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8021b42:	f000 fb0b 	bl	802215c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8021b46:	1d3b      	adds	r3, r7, #4
 8021b48:	2208      	movs	r2, #8
 8021b4a:	4619      	mov	r1, r3
 8021b4c:	480c      	ldr	r0, [pc, #48]	; (8021b80 <MX_TIM3_Init+0xec>)
 8021b4e:	f003 fad7 	bl	8025100 <HAL_TIM_PWM_ConfigChannel>
 8021b52:	4603      	mov	r3, r0
 8021b54:	2b00      	cmp	r3, #0
 8021b56:	d001      	beq.n	8021b5c <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8021b58:	f000 fb00 	bl	802215c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8021b5c:	1d3b      	adds	r3, r7, #4
 8021b5e:	220c      	movs	r2, #12
 8021b60:	4619      	mov	r1, r3
 8021b62:	4807      	ldr	r0, [pc, #28]	; (8021b80 <MX_TIM3_Init+0xec>)
 8021b64:	f003 facc 	bl	8025100 <HAL_TIM_PWM_ConfigChannel>
 8021b68:	4603      	mov	r3, r0
 8021b6a:	2b00      	cmp	r3, #0
 8021b6c:	d001      	beq.n	8021b72 <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 8021b6e:	f000 faf5 	bl	802215c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8021b72:	4803      	ldr	r0, [pc, #12]	; (8021b80 <MX_TIM3_Init+0xec>)
 8021b74:	f000 fda4 	bl	80226c0 <HAL_TIM_MspPostInit>

}
 8021b78:	bf00      	nop
 8021b7a:	3728      	adds	r7, #40	; 0x28
 8021b7c:	46bd      	mov	sp, r7
 8021b7e:	bd80      	pop	{r7, pc}
 8021b80:	200004b8 	.word	0x200004b8
 8021b84:	40000400 	.word	0x40000400

08021b88 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8021b88:	b580      	push	{r7, lr}
 8021b8a:	b08c      	sub	sp, #48	; 0x30
 8021b8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8021b8e:	f107 030c 	add.w	r3, r7, #12
 8021b92:	2224      	movs	r2, #36	; 0x24
 8021b94:	2100      	movs	r1, #0
 8021b96:	4618      	mov	r0, r3
 8021b98:	f004 f86e 	bl	8025c78 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8021b9c:	1d3b      	adds	r3, r7, #4
 8021b9e:	2200      	movs	r2, #0
 8021ba0:	601a      	str	r2, [r3, #0]
 8021ba2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8021ba4:	4b20      	ldr	r3, [pc, #128]	; (8021c28 <MX_TIM4_Init+0xa0>)
 8021ba6:	4a21      	ldr	r2, [pc, #132]	; (8021c2c <MX_TIM4_Init+0xa4>)
 8021ba8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8021baa:	4b1f      	ldr	r3, [pc, #124]	; (8021c28 <MX_TIM4_Init+0xa0>)
 8021bac:	2200      	movs	r2, #0
 8021bae:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8021bb0:	4b1d      	ldr	r3, [pc, #116]	; (8021c28 <MX_TIM4_Init+0xa0>)
 8021bb2:	2200      	movs	r2, #0
 8021bb4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8021bb6:	4b1c      	ldr	r3, [pc, #112]	; (8021c28 <MX_TIM4_Init+0xa0>)
 8021bb8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8021bbc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8021bbe:	4b1a      	ldr	r3, [pc, #104]	; (8021c28 <MX_TIM4_Init+0xa0>)
 8021bc0:	2200      	movs	r2, #0
 8021bc2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8021bc4:	4b18      	ldr	r3, [pc, #96]	; (8021c28 <MX_TIM4_Init+0xa0>)
 8021bc6:	2200      	movs	r2, #0
 8021bc8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8021bca:	2303      	movs	r3, #3
 8021bcc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8021bce:	2300      	movs	r3, #0
 8021bd0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8021bd2:	2301      	movs	r3, #1
 8021bd4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8021bd6:	2300      	movs	r3, #0
 8021bd8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8021bda:	2300      	movs	r3, #0
 8021bdc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8021bde:	2300      	movs	r3, #0
 8021be0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8021be2:	2301      	movs	r3, #1
 8021be4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8021be6:	2300      	movs	r3, #0
 8021be8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8021bea:	2300      	movs	r3, #0
 8021bec:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8021bee:	f107 030c 	add.w	r3, r7, #12
 8021bf2:	4619      	mov	r1, r3
 8021bf4:	480c      	ldr	r0, [pc, #48]	; (8021c28 <MX_TIM4_Init+0xa0>)
 8021bf6:	f003 f8e9 	bl	8024dcc <HAL_TIM_Encoder_Init>
 8021bfa:	4603      	mov	r3, r0
 8021bfc:	2b00      	cmp	r3, #0
 8021bfe:	d001      	beq.n	8021c04 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8021c00:	f000 faac 	bl	802215c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8021c04:	2300      	movs	r3, #0
 8021c06:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8021c08:	2300      	movs	r3, #0
 8021c0a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8021c0c:	1d3b      	adds	r3, r7, #4
 8021c0e:	4619      	mov	r1, r3
 8021c10:	4805      	ldr	r0, [pc, #20]	; (8021c28 <MX_TIM4_Init+0xa0>)
 8021c12:	f003 ff2b 	bl	8025a6c <HAL_TIMEx_MasterConfigSynchronization>
 8021c16:	4603      	mov	r3, r0
 8021c18:	2b00      	cmp	r3, #0
 8021c1a:	d001      	beq.n	8021c20 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8021c1c:	f000 fa9e 	bl	802215c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8021c20:	bf00      	nop
 8021c22:	3730      	adds	r7, #48	; 0x30
 8021c24:	46bd      	mov	sp, r7
 8021c26:	bd80      	pop	{r7, pc}
 8021c28:	200003e4 	.word	0x200003e4
 8021c2c:	40000800 	.word	0x40000800

08021c30 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8021c30:	b580      	push	{r7, lr}
 8021c32:	b086      	sub	sp, #24
 8021c34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8021c36:	f107 0308 	add.w	r3, r7, #8
 8021c3a:	2200      	movs	r2, #0
 8021c3c:	601a      	str	r2, [r3, #0]
 8021c3e:	605a      	str	r2, [r3, #4]
 8021c40:	609a      	str	r2, [r3, #8]
 8021c42:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8021c44:	463b      	mov	r3, r7
 8021c46:	2200      	movs	r2, #0
 8021c48:	601a      	str	r2, [r3, #0]
 8021c4a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8021c4c:	4b1d      	ldr	r3, [pc, #116]	; (8021cc4 <MX_TIM5_Init+0x94>)
 8021c4e:	4a1e      	ldr	r2, [pc, #120]	; (8021cc8 <MX_TIM5_Init+0x98>)
 8021c50:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 4;
 8021c52:	4b1c      	ldr	r3, [pc, #112]	; (8021cc4 <MX_TIM5_Init+0x94>)
 8021c54:	2204      	movs	r2, #4
 8021c56:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8021c58:	4b1a      	ldr	r3, [pc, #104]	; (8021cc4 <MX_TIM5_Init+0x94>)
 8021c5a:	2200      	movs	r2, #0
 8021c5c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 20999;
 8021c5e:	4b19      	ldr	r3, [pc, #100]	; (8021cc4 <MX_TIM5_Init+0x94>)
 8021c60:	f245 2207 	movw	r2, #20999	; 0x5207
 8021c64:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8021c66:	4b17      	ldr	r3, [pc, #92]	; (8021cc4 <MX_TIM5_Init+0x94>)
 8021c68:	2200      	movs	r2, #0
 8021c6a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8021c6c:	4b15      	ldr	r3, [pc, #84]	; (8021cc4 <MX_TIM5_Init+0x94>)
 8021c6e:	2200      	movs	r2, #0
 8021c70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8021c72:	4814      	ldr	r0, [pc, #80]	; (8021cc4 <MX_TIM5_Init+0x94>)
 8021c74:	f002 fff2 	bl	8024c5c <HAL_TIM_Base_Init>
 8021c78:	4603      	mov	r3, r0
 8021c7a:	2b00      	cmp	r3, #0
 8021c7c:	d001      	beq.n	8021c82 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8021c7e:	f000 fa6d 	bl	802215c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8021c82:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8021c86:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8021c88:	f107 0308 	add.w	r3, r7, #8
 8021c8c:	4619      	mov	r1, r3
 8021c8e:	480d      	ldr	r0, [pc, #52]	; (8021cc4 <MX_TIM5_Init+0x94>)
 8021c90:	f003 fafc 	bl	802528c <HAL_TIM_ConfigClockSource>
 8021c94:	4603      	mov	r3, r0
 8021c96:	2b00      	cmp	r3, #0
 8021c98:	d001      	beq.n	8021c9e <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8021c9a:	f000 fa5f 	bl	802215c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8021c9e:	2300      	movs	r3, #0
 8021ca0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8021ca2:	2300      	movs	r3, #0
 8021ca4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8021ca6:	463b      	mov	r3, r7
 8021ca8:	4619      	mov	r1, r3
 8021caa:	4806      	ldr	r0, [pc, #24]	; (8021cc4 <MX_TIM5_Init+0x94>)
 8021cac:	f003 fede 	bl	8025a6c <HAL_TIMEx_MasterConfigSynchronization>
 8021cb0:	4603      	mov	r3, r0
 8021cb2:	2b00      	cmp	r3, #0
 8021cb4:	d001      	beq.n	8021cba <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8021cb6:	f000 fa51 	bl	802215c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8021cba:	bf00      	nop
 8021cbc:	3718      	adds	r7, #24
 8021cbe:	46bd      	mov	sp, r7
 8021cc0:	bd80      	pop	{r7, pc}
 8021cc2:	bf00      	nop
 8021cc4:	20000478 	.word	0x20000478
 8021cc8:	40000c00 	.word	0x40000c00

08021ccc <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8021ccc:	b580      	push	{r7, lr}
 8021cce:	b082      	sub	sp, #8
 8021cd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8021cd2:	463b      	mov	r3, r7
 8021cd4:	2200      	movs	r2, #0
 8021cd6:	601a      	str	r2, [r3, #0]
 8021cd8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8021cda:	4b15      	ldr	r3, [pc, #84]	; (8021d30 <MX_TIM6_Init+0x64>)
 8021cdc:	4a15      	ldr	r2, [pc, #84]	; (8021d34 <MX_TIM6_Init+0x68>)
 8021cde:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 4;
 8021ce0:	4b13      	ldr	r3, [pc, #76]	; (8021d30 <MX_TIM6_Init+0x64>)
 8021ce2:	2204      	movs	r2, #4
 8021ce4:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8021ce6:	4b12      	ldr	r3, [pc, #72]	; (8021d30 <MX_TIM6_Init+0x64>)
 8021ce8:	2200      	movs	r2, #0
 8021cea:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10499;
 8021cec:	4b10      	ldr	r3, [pc, #64]	; (8021d30 <MX_TIM6_Init+0x64>)
 8021cee:	f642 1203 	movw	r2, #10499	; 0x2903
 8021cf2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8021cf4:	4b0e      	ldr	r3, [pc, #56]	; (8021d30 <MX_TIM6_Init+0x64>)
 8021cf6:	2200      	movs	r2, #0
 8021cf8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8021cfa:	480d      	ldr	r0, [pc, #52]	; (8021d30 <MX_TIM6_Init+0x64>)
 8021cfc:	f002 ffae 	bl	8024c5c <HAL_TIM_Base_Init>
 8021d00:	4603      	mov	r3, r0
 8021d02:	2b00      	cmp	r3, #0
 8021d04:	d001      	beq.n	8021d0a <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8021d06:	f000 fa29 	bl	802215c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8021d0a:	2300      	movs	r3, #0
 8021d0c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8021d0e:	2300      	movs	r3, #0
 8021d10:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8021d12:	463b      	mov	r3, r7
 8021d14:	4619      	mov	r1, r3
 8021d16:	4806      	ldr	r0, [pc, #24]	; (8021d30 <MX_TIM6_Init+0x64>)
 8021d18:	f003 fea8 	bl	8025a6c <HAL_TIMEx_MasterConfigSynchronization>
 8021d1c:	4603      	mov	r3, r0
 8021d1e:	2b00      	cmp	r3, #0
 8021d20:	d001      	beq.n	8021d26 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8021d22:	f000 fa1b 	bl	802215c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8021d26:	bf00      	nop
 8021d28:	3708      	adds	r7, #8
 8021d2a:	46bd      	mov	sp, r7
 8021d2c:	bd80      	pop	{r7, pc}
 8021d2e:	bf00      	nop
 8021d30:	20000638 	.word	0x20000638
 8021d34:	40001000 	.word	0x40001000

08021d38 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8021d38:	b580      	push	{r7, lr}
 8021d3a:	b082      	sub	sp, #8
 8021d3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8021d3e:	463b      	mov	r3, r7
 8021d40:	2200      	movs	r2, #0
 8021d42:	601a      	str	r2, [r3, #0]
 8021d44:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8021d46:	4b15      	ldr	r3, [pc, #84]	; (8021d9c <MX_TIM7_Init+0x64>)
 8021d48:	4a15      	ldr	r2, [pc, #84]	; (8021da0 <MX_TIM7_Init+0x68>)
 8021d4a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 4;
 8021d4c:	4b13      	ldr	r3, [pc, #76]	; (8021d9c <MX_TIM7_Init+0x64>)
 8021d4e:	2204      	movs	r2, #4
 8021d50:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8021d52:	4b12      	ldr	r3, [pc, #72]	; (8021d9c <MX_TIM7_Init+0x64>)
 8021d54:	2200      	movs	r2, #0
 8021d56:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1049;
 8021d58:	4b10      	ldr	r3, [pc, #64]	; (8021d9c <MX_TIM7_Init+0x64>)
 8021d5a:	f240 4219 	movw	r2, #1049	; 0x419
 8021d5e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8021d60:	4b0e      	ldr	r3, [pc, #56]	; (8021d9c <MX_TIM7_Init+0x64>)
 8021d62:	2200      	movs	r2, #0
 8021d64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8021d66:	480d      	ldr	r0, [pc, #52]	; (8021d9c <MX_TIM7_Init+0x64>)
 8021d68:	f002 ff78 	bl	8024c5c <HAL_TIM_Base_Init>
 8021d6c:	4603      	mov	r3, r0
 8021d6e:	2b00      	cmp	r3, #0
 8021d70:	d001      	beq.n	8021d76 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8021d72:	f000 f9f3 	bl	802215c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8021d76:	2300      	movs	r3, #0
 8021d78:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8021d7a:	2300      	movs	r3, #0
 8021d7c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8021d7e:	463b      	mov	r3, r7
 8021d80:	4619      	mov	r1, r3
 8021d82:	4806      	ldr	r0, [pc, #24]	; (8021d9c <MX_TIM7_Init+0x64>)
 8021d84:	f003 fe72 	bl	8025a6c <HAL_TIMEx_MasterConfigSynchronization>
 8021d88:	4603      	mov	r3, r0
 8021d8a:	2b00      	cmp	r3, #0
 8021d8c:	d001      	beq.n	8021d92 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8021d8e:	f000 f9e5 	bl	802215c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8021d92:	bf00      	nop
 8021d94:	3708      	adds	r7, #8
 8021d96:	46bd      	mov	sp, r7
 8021d98:	bd80      	pop	{r7, pc}
 8021d9a:	bf00      	nop
 8021d9c:	20000738 	.word	0x20000738
 8021da0:	40001400 	.word	0x40001400

08021da4 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8021da4:	b580      	push	{r7, lr}
 8021da6:	b08c      	sub	sp, #48	; 0x30
 8021da8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8021daa:	f107 030c 	add.w	r3, r7, #12
 8021dae:	2224      	movs	r2, #36	; 0x24
 8021db0:	2100      	movs	r1, #0
 8021db2:	4618      	mov	r0, r3
 8021db4:	f003 ff60 	bl	8025c78 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8021db8:	1d3b      	adds	r3, r7, #4
 8021dba:	2200      	movs	r2, #0
 8021dbc:	601a      	str	r2, [r3, #0]
 8021dbe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8021dc0:	4b22      	ldr	r3, [pc, #136]	; (8021e4c <MX_TIM8_Init+0xa8>)
 8021dc2:	4a23      	ldr	r2, [pc, #140]	; (8021e50 <MX_TIM8_Init+0xac>)
 8021dc4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8021dc6:	4b21      	ldr	r3, [pc, #132]	; (8021e4c <MX_TIM8_Init+0xa8>)
 8021dc8:	2200      	movs	r2, #0
 8021dca:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8021dcc:	4b1f      	ldr	r3, [pc, #124]	; (8021e4c <MX_TIM8_Init+0xa8>)
 8021dce:	2200      	movs	r2, #0
 8021dd0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8021dd2:	4b1e      	ldr	r3, [pc, #120]	; (8021e4c <MX_TIM8_Init+0xa8>)
 8021dd4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8021dd8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8021dda:	4b1c      	ldr	r3, [pc, #112]	; (8021e4c <MX_TIM8_Init+0xa8>)
 8021ddc:	2200      	movs	r2, #0
 8021dde:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8021de0:	4b1a      	ldr	r3, [pc, #104]	; (8021e4c <MX_TIM8_Init+0xa8>)
 8021de2:	2200      	movs	r2, #0
 8021de4:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8021de6:	4b19      	ldr	r3, [pc, #100]	; (8021e4c <MX_TIM8_Init+0xa8>)
 8021de8:	2200      	movs	r2, #0
 8021dea:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8021dec:	2303      	movs	r3, #3
 8021dee:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8021df0:	2300      	movs	r3, #0
 8021df2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8021df4:	2301      	movs	r3, #1
 8021df6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8021df8:	2300      	movs	r3, #0
 8021dfa:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8021dfc:	2300      	movs	r3, #0
 8021dfe:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8021e00:	2300      	movs	r3, #0
 8021e02:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8021e04:	2301      	movs	r3, #1
 8021e06:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8021e08:	2300      	movs	r3, #0
 8021e0a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8021e0c:	2300      	movs	r3, #0
 8021e0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8021e10:	f107 030c 	add.w	r3, r7, #12
 8021e14:	4619      	mov	r1, r3
 8021e16:	480d      	ldr	r0, [pc, #52]	; (8021e4c <MX_TIM8_Init+0xa8>)
 8021e18:	f002 ffd8 	bl	8024dcc <HAL_TIM_Encoder_Init>
 8021e1c:	4603      	mov	r3, r0
 8021e1e:	2b00      	cmp	r3, #0
 8021e20:	d001      	beq.n	8021e26 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8021e22:	f000 f99b 	bl	802215c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8021e26:	2300      	movs	r3, #0
 8021e28:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8021e2a:	2300      	movs	r3, #0
 8021e2c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8021e2e:	1d3b      	adds	r3, r7, #4
 8021e30:	4619      	mov	r1, r3
 8021e32:	4806      	ldr	r0, [pc, #24]	; (8021e4c <MX_TIM8_Init+0xa8>)
 8021e34:	f003 fe1a 	bl	8025a6c <HAL_TIMEx_MasterConfigSynchronization>
 8021e38:	4603      	mov	r3, r0
 8021e3a:	2b00      	cmp	r3, #0
 8021e3c:	d001      	beq.n	8021e42 <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 8021e3e:	f000 f98d 	bl	802215c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8021e42:	bf00      	nop
 8021e44:	3730      	adds	r7, #48	; 0x30
 8021e46:	46bd      	mov	sp, r7
 8021e48:	bd80      	pop	{r7, pc}
 8021e4a:	bf00      	nop
 8021e4c:	200003a4 	.word	0x200003a4
 8021e50:	40010400 	.word	0x40010400

08021e54 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8021e54:	b580      	push	{r7, lr}
 8021e56:	b088      	sub	sp, #32
 8021e58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8021e5a:	1d3b      	adds	r3, r7, #4
 8021e5c:	2200      	movs	r2, #0
 8021e5e:	601a      	str	r2, [r3, #0]
 8021e60:	605a      	str	r2, [r3, #4]
 8021e62:	609a      	str	r2, [r3, #8]
 8021e64:	60da      	str	r2, [r3, #12]
 8021e66:	611a      	str	r2, [r3, #16]
 8021e68:	615a      	str	r2, [r3, #20]
 8021e6a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8021e6c:	4b1e      	ldr	r3, [pc, #120]	; (8021ee8 <MX_TIM11_Init+0x94>)
 8021e6e:	4a1f      	ldr	r2, [pc, #124]	; (8021eec <MX_TIM11_Init+0x98>)
 8021e70:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 8021e72:	4b1d      	ldr	r3, [pc, #116]	; (8021ee8 <MX_TIM11_Init+0x94>)
 8021e74:	2200      	movs	r2, #0
 8021e76:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8021e78:	4b1b      	ldr	r3, [pc, #108]	; (8021ee8 <MX_TIM11_Init+0x94>)
 8021e7a:	2200      	movs	r2, #0
 8021e7c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 1679;
 8021e7e:	4b1a      	ldr	r3, [pc, #104]	; (8021ee8 <MX_TIM11_Init+0x94>)
 8021e80:	f240 628f 	movw	r2, #1679	; 0x68f
 8021e84:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8021e86:	4b18      	ldr	r3, [pc, #96]	; (8021ee8 <MX_TIM11_Init+0x94>)
 8021e88:	2200      	movs	r2, #0
 8021e8a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8021e8c:	4b16      	ldr	r3, [pc, #88]	; (8021ee8 <MX_TIM11_Init+0x94>)
 8021e8e:	2200      	movs	r2, #0
 8021e90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8021e92:	4815      	ldr	r0, [pc, #84]	; (8021ee8 <MX_TIM11_Init+0x94>)
 8021e94:	f002 fee2 	bl	8024c5c <HAL_TIM_Base_Init>
 8021e98:	4603      	mov	r3, r0
 8021e9a:	2b00      	cmp	r3, #0
 8021e9c:	d001      	beq.n	8021ea2 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8021e9e:	f000 f95d 	bl	802215c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8021ea2:	4811      	ldr	r0, [pc, #68]	; (8021ee8 <MX_TIM11_Init+0x94>)
 8021ea4:	f002 ff29 	bl	8024cfa <HAL_TIM_PWM_Init>
 8021ea8:	4603      	mov	r3, r0
 8021eaa:	2b00      	cmp	r3, #0
 8021eac:	d001      	beq.n	8021eb2 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8021eae:	f000 f955 	bl	802215c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8021eb2:	2360      	movs	r3, #96	; 0x60
 8021eb4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8021eb6:	2300      	movs	r3, #0
 8021eb8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8021eba:	2300      	movs	r3, #0
 8021ebc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8021ebe:	2300      	movs	r3, #0
 8021ec0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8021ec2:	1d3b      	adds	r3, r7, #4
 8021ec4:	2200      	movs	r2, #0
 8021ec6:	4619      	mov	r1, r3
 8021ec8:	4807      	ldr	r0, [pc, #28]	; (8021ee8 <MX_TIM11_Init+0x94>)
 8021eca:	f003 f919 	bl	8025100 <HAL_TIM_PWM_ConfigChannel>
 8021ece:	4603      	mov	r3, r0
 8021ed0:	2b00      	cmp	r3, #0
 8021ed2:	d001      	beq.n	8021ed8 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8021ed4:	f000 f942 	bl	802215c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8021ed8:	4803      	ldr	r0, [pc, #12]	; (8021ee8 <MX_TIM11_Init+0x94>)
 8021eda:	f000 fbf1 	bl	80226c0 <HAL_TIM_MspPostInit>

}
 8021ede:	bf00      	nop
 8021ee0:	3720      	adds	r7, #32
 8021ee2:	46bd      	mov	sp, r7
 8021ee4:	bd80      	pop	{r7, pc}
 8021ee6:	bf00      	nop
 8021ee8:	20000598 	.word	0x20000598
 8021eec:	40014800 	.word	0x40014800

08021ef0 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8021ef0:	b580      	push	{r7, lr}
 8021ef2:	b088      	sub	sp, #32
 8021ef4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8021ef6:	1d3b      	adds	r3, r7, #4
 8021ef8:	2200      	movs	r2, #0
 8021efa:	601a      	str	r2, [r3, #0]
 8021efc:	605a      	str	r2, [r3, #4]
 8021efe:	609a      	str	r2, [r3, #8]
 8021f00:	60da      	str	r2, [r3, #12]
 8021f02:	611a      	str	r2, [r3, #16]
 8021f04:	615a      	str	r2, [r3, #20]
 8021f06:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8021f08:	4b1a      	ldr	r3, [pc, #104]	; (8021f74 <MX_TIM12_Init+0x84>)
 8021f0a:	4a1b      	ldr	r2, [pc, #108]	; (8021f78 <MX_TIM12_Init+0x88>)
 8021f0c:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 880;
 8021f0e:	4b19      	ldr	r3, [pc, #100]	; (8021f74 <MX_TIM12_Init+0x84>)
 8021f10:	f44f 725c 	mov.w	r2, #880	; 0x370
 8021f14:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8021f16:	4b17      	ldr	r3, [pc, #92]	; (8021f74 <MX_TIM12_Init+0x84>)
 8021f18:	2200      	movs	r2, #0
 8021f1a:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 53;
 8021f1c:	4b15      	ldr	r3, [pc, #84]	; (8021f74 <MX_TIM12_Init+0x84>)
 8021f1e:	2235      	movs	r2, #53	; 0x35
 8021f20:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8021f22:	4b14      	ldr	r3, [pc, #80]	; (8021f74 <MX_TIM12_Init+0x84>)
 8021f24:	2200      	movs	r2, #0
 8021f26:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8021f28:	4b12      	ldr	r3, [pc, #72]	; (8021f74 <MX_TIM12_Init+0x84>)
 8021f2a:	2200      	movs	r2, #0
 8021f2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8021f2e:	4811      	ldr	r0, [pc, #68]	; (8021f74 <MX_TIM12_Init+0x84>)
 8021f30:	f002 fee3 	bl	8024cfa <HAL_TIM_PWM_Init>
 8021f34:	4603      	mov	r3, r0
 8021f36:	2b00      	cmp	r3, #0
 8021f38:	d001      	beq.n	8021f3e <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 8021f3a:	f000 f90f 	bl	802215c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8021f3e:	2360      	movs	r3, #96	; 0x60
 8021f40:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8021f42:	2300      	movs	r3, #0
 8021f44:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8021f46:	2300      	movs	r3, #0
 8021f48:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8021f4a:	2300      	movs	r3, #0
 8021f4c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8021f4e:	1d3b      	adds	r3, r7, #4
 8021f50:	2204      	movs	r2, #4
 8021f52:	4619      	mov	r1, r3
 8021f54:	4807      	ldr	r0, [pc, #28]	; (8021f74 <MX_TIM12_Init+0x84>)
 8021f56:	f003 f8d3 	bl	8025100 <HAL_TIM_PWM_ConfigChannel>
 8021f5a:	4603      	mov	r3, r0
 8021f5c:	2b00      	cmp	r3, #0
 8021f5e:	d001      	beq.n	8021f64 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 8021f60:	f000 f8fc 	bl	802215c <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8021f64:	4803      	ldr	r0, [pc, #12]	; (8021f74 <MX_TIM12_Init+0x84>)
 8021f66:	f000 fbab 	bl	80226c0 <HAL_TIM_MspPostInit>

}
 8021f6a:	bf00      	nop
 8021f6c:	3720      	adds	r7, #32
 8021f6e:	46bd      	mov	sp, r7
 8021f70:	bd80      	pop	{r7, pc}
 8021f72:	bf00      	nop
 8021f74:	200006f8 	.word	0x200006f8
 8021f78:	40001800 	.word	0x40001800

08021f7c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8021f7c:	b580      	push	{r7, lr}
 8021f7e:	b082      	sub	sp, #8
 8021f80:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8021f82:	2300      	movs	r3, #0
 8021f84:	607b      	str	r3, [r7, #4]
 8021f86:	4b0c      	ldr	r3, [pc, #48]	; (8021fb8 <MX_DMA_Init+0x3c>)
 8021f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021f8a:	4a0b      	ldr	r2, [pc, #44]	; (8021fb8 <MX_DMA_Init+0x3c>)
 8021f8c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8021f90:	6313      	str	r3, [r2, #48]	; 0x30
 8021f92:	4b09      	ldr	r3, [pc, #36]	; (8021fb8 <MX_DMA_Init+0x3c>)
 8021f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021f96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8021f9a:	607b      	str	r3, [r7, #4]
 8021f9c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8021f9e:	2200      	movs	r2, #0
 8021fa0:	2100      	movs	r1, #0
 8021fa2:	2038      	movs	r0, #56	; 0x38
 8021fa4:	f001 fb3d 	bl	8023622 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8021fa8:	2038      	movs	r0, #56	; 0x38
 8021faa:	f001 fb56 	bl	802365a <HAL_NVIC_EnableIRQ>

}
 8021fae:	bf00      	nop
 8021fb0:	3708      	adds	r7, #8
 8021fb2:	46bd      	mov	sp, r7
 8021fb4:	bd80      	pop	{r7, pc}
 8021fb6:	bf00      	nop
 8021fb8:	40023800 	.word	0x40023800

08021fbc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8021fbc:	b580      	push	{r7, lr}
 8021fbe:	b08a      	sub	sp, #40	; 0x28
 8021fc0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8021fc2:	f107 0314 	add.w	r3, r7, #20
 8021fc6:	2200      	movs	r2, #0
 8021fc8:	601a      	str	r2, [r3, #0]
 8021fca:	605a      	str	r2, [r3, #4]
 8021fcc:	609a      	str	r2, [r3, #8]
 8021fce:	60da      	str	r2, [r3, #12]
 8021fd0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8021fd2:	2300      	movs	r3, #0
 8021fd4:	613b      	str	r3, [r7, #16]
 8021fd6:	4b5c      	ldr	r3, [pc, #368]	; (8022148 <MX_GPIO_Init+0x18c>)
 8021fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021fda:	4a5b      	ldr	r2, [pc, #364]	; (8022148 <MX_GPIO_Init+0x18c>)
 8021fdc:	f043 0304 	orr.w	r3, r3, #4
 8021fe0:	6313      	str	r3, [r2, #48]	; 0x30
 8021fe2:	4b59      	ldr	r3, [pc, #356]	; (8022148 <MX_GPIO_Init+0x18c>)
 8021fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021fe6:	f003 0304 	and.w	r3, r3, #4
 8021fea:	613b      	str	r3, [r7, #16]
 8021fec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8021fee:	2300      	movs	r3, #0
 8021ff0:	60fb      	str	r3, [r7, #12]
 8021ff2:	4b55      	ldr	r3, [pc, #340]	; (8022148 <MX_GPIO_Init+0x18c>)
 8021ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021ff6:	4a54      	ldr	r2, [pc, #336]	; (8022148 <MX_GPIO_Init+0x18c>)
 8021ff8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8021ffc:	6313      	str	r3, [r2, #48]	; 0x30
 8021ffe:	4b52      	ldr	r3, [pc, #328]	; (8022148 <MX_GPIO_Init+0x18c>)
 8022000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022002:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8022006:	60fb      	str	r3, [r7, #12]
 8022008:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 802200a:	2300      	movs	r3, #0
 802200c:	60bb      	str	r3, [r7, #8]
 802200e:	4b4e      	ldr	r3, [pc, #312]	; (8022148 <MX_GPIO_Init+0x18c>)
 8022010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022012:	4a4d      	ldr	r2, [pc, #308]	; (8022148 <MX_GPIO_Init+0x18c>)
 8022014:	f043 0301 	orr.w	r3, r3, #1
 8022018:	6313      	str	r3, [r2, #48]	; 0x30
 802201a:	4b4b      	ldr	r3, [pc, #300]	; (8022148 <MX_GPIO_Init+0x18c>)
 802201c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802201e:	f003 0301 	and.w	r3, r3, #1
 8022022:	60bb      	str	r3, [r7, #8]
 8022024:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8022026:	2300      	movs	r3, #0
 8022028:	607b      	str	r3, [r7, #4]
 802202a:	4b47      	ldr	r3, [pc, #284]	; (8022148 <MX_GPIO_Init+0x18c>)
 802202c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802202e:	4a46      	ldr	r2, [pc, #280]	; (8022148 <MX_GPIO_Init+0x18c>)
 8022030:	f043 0302 	orr.w	r3, r3, #2
 8022034:	6313      	str	r3, [r2, #48]	; 0x30
 8022036:	4b44      	ldr	r3, [pc, #272]	; (8022148 <MX_GPIO_Init+0x18c>)
 8022038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802203a:	f003 0302 	and.w	r3, r3, #2
 802203e:	607b      	str	r3, [r7, #4]
 8022040:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8022042:	2300      	movs	r3, #0
 8022044:	603b      	str	r3, [r7, #0]
 8022046:	4b40      	ldr	r3, [pc, #256]	; (8022148 <MX_GPIO_Init+0x18c>)
 8022048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802204a:	4a3f      	ldr	r2, [pc, #252]	; (8022148 <MX_GPIO_Init+0x18c>)
 802204c:	f043 0308 	orr.w	r3, r3, #8
 8022050:	6313      	str	r3, [r2, #48]	; 0x30
 8022052:	4b3d      	ldr	r3, [pc, #244]	; (8022148 <MX_GPIO_Init+0x18c>)
 8022054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022056:	f003 0308 	and.w	r3, r3, #8
 802205a:	603b      	str	r3, [r7, #0]
 802205c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 802205e:	2200      	movs	r2, #0
 8022060:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8022064:	4839      	ldr	r0, [pc, #228]	; (802214c <MX_GPIO_Init+0x190>)
 8022066:	f002 f81b 	bl	80240a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 802206a:	2201      	movs	r2, #1
 802206c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8022070:	4837      	ldr	r0, [pc, #220]	; (8022150 <MX_GPIO_Init+0x194>)
 8022072:	f002 f815 	bl	80240a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_15, GPIO_PIN_RESET);
 8022076:	2200      	movs	r2, #0
 8022078:	f44f 4105 	mov.w	r1, #34048	; 0x8500
 802207c:	4835      	ldr	r0, [pc, #212]	; (8022154 <MX_GPIO_Init+0x198>)
 802207e:	f002 f80f 	bl	80240a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8022082:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8022086:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8022088:	2301      	movs	r3, #1
 802208a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 802208c:	2300      	movs	r3, #0
 802208e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8022090:	2300      	movs	r3, #0
 8022092:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8022094:	f107 0314 	add.w	r3, r7, #20
 8022098:	4619      	mov	r1, r3
 802209a:	482c      	ldr	r0, [pc, #176]	; (802214c <MX_GPIO_Init+0x190>)
 802209c:	f001 fe66 	bl	8023d6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80220a0:	2307      	movs	r3, #7
 80220a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80220a4:	2300      	movs	r3, #0
 80220a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80220a8:	2301      	movs	r3, #1
 80220aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80220ac:	f107 0314 	add.w	r3, r7, #20
 80220b0:	4619      	mov	r1, r3
 80220b2:	4827      	ldr	r0, [pc, #156]	; (8022150 <MX_GPIO_Init+0x194>)
 80220b4:	f001 fe5a 	bl	8023d6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80220b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80220bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80220be:	2301      	movs	r3, #1
 80220c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80220c2:	2300      	movs	r3, #0
 80220c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80220c6:	2300      	movs	r3, #0
 80220c8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80220ca:	f107 0314 	add.w	r3, r7, #20
 80220ce:	4619      	mov	r1, r3
 80220d0:	481f      	ldr	r0, [pc, #124]	; (8022150 <MX_GPIO_Init+0x194>)
 80220d2:	f001 fe4b 	bl	8023d6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_8;
 80220d6:	f44f 43c2 	mov.w	r3, #24832	; 0x6100
 80220da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80220dc:	2300      	movs	r3, #0
 80220de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80220e0:	2300      	movs	r3, #0
 80220e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80220e4:	f107 0314 	add.w	r3, r7, #20
 80220e8:	4619      	mov	r1, r3
 80220ea:	4819      	ldr	r0, [pc, #100]	; (8022150 <MX_GPIO_Init+0x194>)
 80220ec:	f001 fe3e 	bl	8023d6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_15;
 80220f0:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80220f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80220f6:	2301      	movs	r3, #1
 80220f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80220fa:	2300      	movs	r3, #0
 80220fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80220fe:	2300      	movs	r3, #0
 8022100:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8022102:	f107 0314 	add.w	r3, r7, #20
 8022106:	4619      	mov	r1, r3
 8022108:	4812      	ldr	r0, [pc, #72]	; (8022154 <MX_GPIO_Init+0x198>)
 802210a:	f001 fe2f 	bl	8023d6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 802210e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8022112:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8022114:	2300      	movs	r3, #0
 8022116:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8022118:	2301      	movs	r3, #1
 802211a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802211c:	f107 0314 	add.w	r3, r7, #20
 8022120:	4619      	mov	r1, r3
 8022122:	480c      	ldr	r0, [pc, #48]	; (8022154 <MX_GPIO_Init+0x198>)
 8022124:	f001 fe22 	bl	8023d6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8022128:	2304      	movs	r3, #4
 802212a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 802212c:	2300      	movs	r3, #0
 802212e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8022130:	2300      	movs	r3, #0
 8022132:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8022134:	f107 0314 	add.w	r3, r7, #20
 8022138:	4619      	mov	r1, r3
 802213a:	4807      	ldr	r0, [pc, #28]	; (8022158 <MX_GPIO_Init+0x19c>)
 802213c:	f001 fe16 	bl	8023d6c <HAL_GPIO_Init>

}
 8022140:	bf00      	nop
 8022142:	3728      	adds	r7, #40	; 0x28
 8022144:	46bd      	mov	sp, r7
 8022146:	bd80      	pop	{r7, pc}
 8022148:	40023800 	.word	0x40023800
 802214c:	40020800 	.word	0x40020800
 8022150:	40020400 	.word	0x40020400
 8022154:	40020000 	.word	0x40020000
 8022158:	40020c00 	.word	0x40020c00

0802215c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 802215c:	b480      	push	{r7}
 802215e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8022160:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8022162:	e7fe      	b.n	8022162 <Error_Handler+0x6>

08022164 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8022164:	b480      	push	{r7}
 8022166:	b083      	sub	sp, #12
 8022168:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 802216a:	2300      	movs	r3, #0
 802216c:	607b      	str	r3, [r7, #4]
 802216e:	4b10      	ldr	r3, [pc, #64]	; (80221b0 <HAL_MspInit+0x4c>)
 8022170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8022172:	4a0f      	ldr	r2, [pc, #60]	; (80221b0 <HAL_MspInit+0x4c>)
 8022174:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8022178:	6453      	str	r3, [r2, #68]	; 0x44
 802217a:	4b0d      	ldr	r3, [pc, #52]	; (80221b0 <HAL_MspInit+0x4c>)
 802217c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802217e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8022182:	607b      	str	r3, [r7, #4]
 8022184:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8022186:	2300      	movs	r3, #0
 8022188:	603b      	str	r3, [r7, #0]
 802218a:	4b09      	ldr	r3, [pc, #36]	; (80221b0 <HAL_MspInit+0x4c>)
 802218c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802218e:	4a08      	ldr	r2, [pc, #32]	; (80221b0 <HAL_MspInit+0x4c>)
 8022190:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8022194:	6413      	str	r3, [r2, #64]	; 0x40
 8022196:	4b06      	ldr	r3, [pc, #24]	; (80221b0 <HAL_MspInit+0x4c>)
 8022198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802219a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 802219e:	603b      	str	r3, [r7, #0]
 80221a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80221a2:	bf00      	nop
 80221a4:	370c      	adds	r7, #12
 80221a6:	46bd      	mov	sp, r7
 80221a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80221ac:	4770      	bx	lr
 80221ae:	bf00      	nop
 80221b0:	40023800 	.word	0x40023800

080221b4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80221b4:	b580      	push	{r7, lr}
 80221b6:	b08a      	sub	sp, #40	; 0x28
 80221b8:	af00      	add	r7, sp, #0
 80221ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80221bc:	f107 0314 	add.w	r3, r7, #20
 80221c0:	2200      	movs	r2, #0
 80221c2:	601a      	str	r2, [r3, #0]
 80221c4:	605a      	str	r2, [r3, #4]
 80221c6:	609a      	str	r2, [r3, #8]
 80221c8:	60da      	str	r2, [r3, #12]
 80221ca:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80221cc:	687b      	ldr	r3, [r7, #4]
 80221ce:	681b      	ldr	r3, [r3, #0]
 80221d0:	4a3c      	ldr	r2, [pc, #240]	; (80222c4 <HAL_ADC_MspInit+0x110>)
 80221d2:	4293      	cmp	r3, r2
 80221d4:	d171      	bne.n	80222ba <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80221d6:	2300      	movs	r3, #0
 80221d8:	613b      	str	r3, [r7, #16]
 80221da:	4b3b      	ldr	r3, [pc, #236]	; (80222c8 <HAL_ADC_MspInit+0x114>)
 80221dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80221de:	4a3a      	ldr	r2, [pc, #232]	; (80222c8 <HAL_ADC_MspInit+0x114>)
 80221e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80221e4:	6453      	str	r3, [r2, #68]	; 0x44
 80221e6:	4b38      	ldr	r3, [pc, #224]	; (80222c8 <HAL_ADC_MspInit+0x114>)
 80221e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80221ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80221ee:	613b      	str	r3, [r7, #16]
 80221f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80221f2:	2300      	movs	r3, #0
 80221f4:	60fb      	str	r3, [r7, #12]
 80221f6:	4b34      	ldr	r3, [pc, #208]	; (80222c8 <HAL_ADC_MspInit+0x114>)
 80221f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80221fa:	4a33      	ldr	r2, [pc, #204]	; (80222c8 <HAL_ADC_MspInit+0x114>)
 80221fc:	f043 0304 	orr.w	r3, r3, #4
 8022200:	6313      	str	r3, [r2, #48]	; 0x30
 8022202:	4b31      	ldr	r3, [pc, #196]	; (80222c8 <HAL_ADC_MspInit+0x114>)
 8022204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022206:	f003 0304 	and.w	r3, r3, #4
 802220a:	60fb      	str	r3, [r7, #12]
 802220c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802220e:	2300      	movs	r3, #0
 8022210:	60bb      	str	r3, [r7, #8]
 8022212:	4b2d      	ldr	r3, [pc, #180]	; (80222c8 <HAL_ADC_MspInit+0x114>)
 8022214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022216:	4a2c      	ldr	r2, [pc, #176]	; (80222c8 <HAL_ADC_MspInit+0x114>)
 8022218:	f043 0301 	orr.w	r3, r3, #1
 802221c:	6313      	str	r3, [r2, #48]	; 0x30
 802221e:	4b2a      	ldr	r3, [pc, #168]	; (80222c8 <HAL_ADC_MspInit+0x114>)
 8022220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022222:	f003 0301 	and.w	r3, r3, #1
 8022226:	60bb      	str	r3, [r7, #8]
 8022228:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 802222a:	233f      	movs	r3, #63	; 0x3f
 802222c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 802222e:	2303      	movs	r3, #3
 8022230:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8022232:	2300      	movs	r3, #0
 8022234:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8022236:	f107 0314 	add.w	r3, r7, #20
 802223a:	4619      	mov	r1, r3
 802223c:	4823      	ldr	r0, [pc, #140]	; (80222cc <HAL_ADC_MspInit+0x118>)
 802223e:	f001 fd95 	bl	8023d6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8022242:	23ff      	movs	r3, #255	; 0xff
 8022244:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8022246:	2303      	movs	r3, #3
 8022248:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802224a:	2300      	movs	r3, #0
 802224c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802224e:	f107 0314 	add.w	r3, r7, #20
 8022252:	4619      	mov	r1, r3
 8022254:	481e      	ldr	r0, [pc, #120]	; (80222d0 <HAL_ADC_MspInit+0x11c>)
 8022256:	f001 fd89 	bl	8023d6c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 802225a:	4b1e      	ldr	r3, [pc, #120]	; (80222d4 <HAL_ADC_MspInit+0x120>)
 802225c:	4a1e      	ldr	r2, [pc, #120]	; (80222d8 <HAL_ADC_MspInit+0x124>)
 802225e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8022260:	4b1c      	ldr	r3, [pc, #112]	; (80222d4 <HAL_ADC_MspInit+0x120>)
 8022262:	2200      	movs	r2, #0
 8022264:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8022266:	4b1b      	ldr	r3, [pc, #108]	; (80222d4 <HAL_ADC_MspInit+0x120>)
 8022268:	2200      	movs	r2, #0
 802226a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 802226c:	4b19      	ldr	r3, [pc, #100]	; (80222d4 <HAL_ADC_MspInit+0x120>)
 802226e:	2200      	movs	r2, #0
 8022270:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8022272:	4b18      	ldr	r3, [pc, #96]	; (80222d4 <HAL_ADC_MspInit+0x120>)
 8022274:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8022278:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 802227a:	4b16      	ldr	r3, [pc, #88]	; (80222d4 <HAL_ADC_MspInit+0x120>)
 802227c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8022280:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8022282:	4b14      	ldr	r3, [pc, #80]	; (80222d4 <HAL_ADC_MspInit+0x120>)
 8022284:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8022288:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 802228a:	4b12      	ldr	r3, [pc, #72]	; (80222d4 <HAL_ADC_MspInit+0x120>)
 802228c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8022290:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8022292:	4b10      	ldr	r3, [pc, #64]	; (80222d4 <HAL_ADC_MspInit+0x120>)
 8022294:	2200      	movs	r2, #0
 8022296:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8022298:	4b0e      	ldr	r3, [pc, #56]	; (80222d4 <HAL_ADC_MspInit+0x120>)
 802229a:	2200      	movs	r2, #0
 802229c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 802229e:	480d      	ldr	r0, [pc, #52]	; (80222d4 <HAL_ADC_MspInit+0x120>)
 80222a0:	f001 f9f6 	bl	8023690 <HAL_DMA_Init>
 80222a4:	4603      	mov	r3, r0
 80222a6:	2b00      	cmp	r3, #0
 80222a8:	d001      	beq.n	80222ae <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 80222aa:	f7ff ff57 	bl	802215c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80222ae:	687b      	ldr	r3, [r7, #4]
 80222b0:	4a08      	ldr	r2, [pc, #32]	; (80222d4 <HAL_ADC_MspInit+0x120>)
 80222b2:	639a      	str	r2, [r3, #56]	; 0x38
 80222b4:	4a07      	ldr	r2, [pc, #28]	; (80222d4 <HAL_ADC_MspInit+0x120>)
 80222b6:	687b      	ldr	r3, [r7, #4]
 80222b8:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80222ba:	bf00      	nop
 80222bc:	3728      	adds	r7, #40	; 0x28
 80222be:	46bd      	mov	sp, r7
 80222c0:	bd80      	pop	{r7, pc}
 80222c2:	bf00      	nop
 80222c4:	40012000 	.word	0x40012000
 80222c8:	40023800 	.word	0x40023800
 80222cc:	40020800 	.word	0x40020800
 80222d0:	40020000 	.word	0x40020000
 80222d4:	200005d8 	.word	0x200005d8
 80222d8:	40026410 	.word	0x40026410

080222dc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80222dc:	b580      	push	{r7, lr}
 80222de:	b08a      	sub	sp, #40	; 0x28
 80222e0:	af00      	add	r7, sp, #0
 80222e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80222e4:	f107 0314 	add.w	r3, r7, #20
 80222e8:	2200      	movs	r2, #0
 80222ea:	601a      	str	r2, [r3, #0]
 80222ec:	605a      	str	r2, [r3, #4]
 80222ee:	609a      	str	r2, [r3, #8]
 80222f0:	60da      	str	r2, [r3, #12]
 80222f2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80222f4:	687b      	ldr	r3, [r7, #4]
 80222f6:	681b      	ldr	r3, [r3, #0]
 80222f8:	4a19      	ldr	r2, [pc, #100]	; (8022360 <HAL_I2C_MspInit+0x84>)
 80222fa:	4293      	cmp	r3, r2
 80222fc:	d12c      	bne.n	8022358 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80222fe:	2300      	movs	r3, #0
 8022300:	613b      	str	r3, [r7, #16]
 8022302:	4b18      	ldr	r3, [pc, #96]	; (8022364 <HAL_I2C_MspInit+0x88>)
 8022304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022306:	4a17      	ldr	r2, [pc, #92]	; (8022364 <HAL_I2C_MspInit+0x88>)
 8022308:	f043 0302 	orr.w	r3, r3, #2
 802230c:	6313      	str	r3, [r2, #48]	; 0x30
 802230e:	4b15      	ldr	r3, [pc, #84]	; (8022364 <HAL_I2C_MspInit+0x88>)
 8022310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022312:	f003 0302 	and.w	r3, r3, #2
 8022316:	613b      	str	r3, [r7, #16]
 8022318:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 802231a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 802231e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8022320:	2312      	movs	r3, #18
 8022322:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8022324:	2301      	movs	r3, #1
 8022326:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8022328:	2303      	movs	r3, #3
 802232a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 802232c:	2304      	movs	r3, #4
 802232e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8022330:	f107 0314 	add.w	r3, r7, #20
 8022334:	4619      	mov	r1, r3
 8022336:	480c      	ldr	r0, [pc, #48]	; (8022368 <HAL_I2C_MspInit+0x8c>)
 8022338:	f001 fd18 	bl	8023d6c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 802233c:	2300      	movs	r3, #0
 802233e:	60fb      	str	r3, [r7, #12]
 8022340:	4b08      	ldr	r3, [pc, #32]	; (8022364 <HAL_I2C_MspInit+0x88>)
 8022342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022344:	4a07      	ldr	r2, [pc, #28]	; (8022364 <HAL_I2C_MspInit+0x88>)
 8022346:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 802234a:	6413      	str	r3, [r2, #64]	; 0x40
 802234c:	4b05      	ldr	r3, [pc, #20]	; (8022364 <HAL_I2C_MspInit+0x88>)
 802234e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022350:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8022354:	60fb      	str	r3, [r7, #12]
 8022356:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8022358:	bf00      	nop
 802235a:	3728      	adds	r7, #40	; 0x28
 802235c:	46bd      	mov	sp, r7
 802235e:	bd80      	pop	{r7, pc}
 8022360:	40005800 	.word	0x40005800
 8022364:	40023800 	.word	0x40023800
 8022368:	40020400 	.word	0x40020400

0802236c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 802236c:	b580      	push	{r7, lr}
 802236e:	b08a      	sub	sp, #40	; 0x28
 8022370:	af00      	add	r7, sp, #0
 8022372:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8022374:	f107 0314 	add.w	r3, r7, #20
 8022378:	2200      	movs	r2, #0
 802237a:	601a      	str	r2, [r3, #0]
 802237c:	605a      	str	r2, [r3, #4]
 802237e:	609a      	str	r2, [r3, #8]
 8022380:	60da      	str	r2, [r3, #12]
 8022382:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8022384:	687b      	ldr	r3, [r7, #4]
 8022386:	681b      	ldr	r3, [r3, #0]
 8022388:	4a19      	ldr	r2, [pc, #100]	; (80223f0 <HAL_SPI_MspInit+0x84>)
 802238a:	4293      	cmp	r3, r2
 802238c:	d12c      	bne.n	80223e8 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 802238e:	2300      	movs	r3, #0
 8022390:	613b      	str	r3, [r7, #16]
 8022392:	4b18      	ldr	r3, [pc, #96]	; (80223f4 <HAL_SPI_MspInit+0x88>)
 8022394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022396:	4a17      	ldr	r2, [pc, #92]	; (80223f4 <HAL_SPI_MspInit+0x88>)
 8022398:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 802239c:	6413      	str	r3, [r2, #64]	; 0x40
 802239e:	4b15      	ldr	r3, [pc, #84]	; (80223f4 <HAL_SPI_MspInit+0x88>)
 80223a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80223a2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80223a6:	613b      	str	r3, [r7, #16]
 80223a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80223aa:	2300      	movs	r3, #0
 80223ac:	60fb      	str	r3, [r7, #12]
 80223ae:	4b11      	ldr	r3, [pc, #68]	; (80223f4 <HAL_SPI_MspInit+0x88>)
 80223b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80223b2:	4a10      	ldr	r2, [pc, #64]	; (80223f4 <HAL_SPI_MspInit+0x88>)
 80223b4:	f043 0304 	orr.w	r3, r3, #4
 80223b8:	6313      	str	r3, [r2, #48]	; 0x30
 80223ba:	4b0e      	ldr	r3, [pc, #56]	; (80223f4 <HAL_SPI_MspInit+0x88>)
 80223bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80223be:	f003 0304 	and.w	r3, r3, #4
 80223c2:	60fb      	str	r3, [r7, #12]
 80223c4:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80223c6:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80223ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80223cc:	2302      	movs	r3, #2
 80223ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80223d0:	2300      	movs	r3, #0
 80223d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80223d4:	2303      	movs	r3, #3
 80223d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80223d8:	2306      	movs	r3, #6
 80223da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80223dc:	f107 0314 	add.w	r3, r7, #20
 80223e0:	4619      	mov	r1, r3
 80223e2:	4805      	ldr	r0, [pc, #20]	; (80223f8 <HAL_SPI_MspInit+0x8c>)
 80223e4:	f001 fcc2 	bl	8023d6c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80223e8:	bf00      	nop
 80223ea:	3728      	adds	r7, #40	; 0x28
 80223ec:	46bd      	mov	sp, r7
 80223ee:	bd80      	pop	{r7, pc}
 80223f0:	40003c00 	.word	0x40003c00
 80223f4:	40023800 	.word	0x40023800
 80223f8:	40020800 	.word	0x40020800

080223fc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80223fc:	b480      	push	{r7}
 80223fe:	b087      	sub	sp, #28
 8022400:	af00      	add	r7, sp, #0
 8022402:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8022404:	687b      	ldr	r3, [r7, #4]
 8022406:	681b      	ldr	r3, [r3, #0]
 8022408:	4a1f      	ldr	r2, [pc, #124]	; (8022488 <HAL_TIM_PWM_MspInit+0x8c>)
 802240a:	4293      	cmp	r3, r2
 802240c:	d10e      	bne.n	802242c <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 802240e:	2300      	movs	r3, #0
 8022410:	617b      	str	r3, [r7, #20]
 8022412:	4b1e      	ldr	r3, [pc, #120]	; (802248c <HAL_TIM_PWM_MspInit+0x90>)
 8022414:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8022416:	4a1d      	ldr	r2, [pc, #116]	; (802248c <HAL_TIM_PWM_MspInit+0x90>)
 8022418:	f043 0301 	orr.w	r3, r3, #1
 802241c:	6453      	str	r3, [r2, #68]	; 0x44
 802241e:	4b1b      	ldr	r3, [pc, #108]	; (802248c <HAL_TIM_PWM_MspInit+0x90>)
 8022420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8022422:	f003 0301 	and.w	r3, r3, #1
 8022426:	617b      	str	r3, [r7, #20]
 8022428:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 802242a:	e026      	b.n	802247a <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM3)
 802242c:	687b      	ldr	r3, [r7, #4]
 802242e:	681b      	ldr	r3, [r3, #0]
 8022430:	4a17      	ldr	r2, [pc, #92]	; (8022490 <HAL_TIM_PWM_MspInit+0x94>)
 8022432:	4293      	cmp	r3, r2
 8022434:	d10e      	bne.n	8022454 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8022436:	2300      	movs	r3, #0
 8022438:	613b      	str	r3, [r7, #16]
 802243a:	4b14      	ldr	r3, [pc, #80]	; (802248c <HAL_TIM_PWM_MspInit+0x90>)
 802243c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802243e:	4a13      	ldr	r2, [pc, #76]	; (802248c <HAL_TIM_PWM_MspInit+0x90>)
 8022440:	f043 0302 	orr.w	r3, r3, #2
 8022444:	6413      	str	r3, [r2, #64]	; 0x40
 8022446:	4b11      	ldr	r3, [pc, #68]	; (802248c <HAL_TIM_PWM_MspInit+0x90>)
 8022448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802244a:	f003 0302 	and.w	r3, r3, #2
 802244e:	613b      	str	r3, [r7, #16]
 8022450:	693b      	ldr	r3, [r7, #16]
}
 8022452:	e012      	b.n	802247a <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM12)
 8022454:	687b      	ldr	r3, [r7, #4]
 8022456:	681b      	ldr	r3, [r3, #0]
 8022458:	4a0e      	ldr	r2, [pc, #56]	; (8022494 <HAL_TIM_PWM_MspInit+0x98>)
 802245a:	4293      	cmp	r3, r2
 802245c:	d10d      	bne.n	802247a <HAL_TIM_PWM_MspInit+0x7e>
    __HAL_RCC_TIM12_CLK_ENABLE();
 802245e:	2300      	movs	r3, #0
 8022460:	60fb      	str	r3, [r7, #12]
 8022462:	4b0a      	ldr	r3, [pc, #40]	; (802248c <HAL_TIM_PWM_MspInit+0x90>)
 8022464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022466:	4a09      	ldr	r2, [pc, #36]	; (802248c <HAL_TIM_PWM_MspInit+0x90>)
 8022468:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802246c:	6413      	str	r3, [r2, #64]	; 0x40
 802246e:	4b07      	ldr	r3, [pc, #28]	; (802248c <HAL_TIM_PWM_MspInit+0x90>)
 8022470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022472:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8022476:	60fb      	str	r3, [r7, #12]
 8022478:	68fb      	ldr	r3, [r7, #12]
}
 802247a:	bf00      	nop
 802247c:	371c      	adds	r7, #28
 802247e:	46bd      	mov	sp, r7
 8022480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022484:	4770      	bx	lr
 8022486:	bf00      	nop
 8022488:	40010000 	.word	0x40010000
 802248c:	40023800 	.word	0x40023800
 8022490:	40000400 	.word	0x40000400
 8022494:	40001800 	.word	0x40001800

08022498 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8022498:	b580      	push	{r7, lr}
 802249a:	b088      	sub	sp, #32
 802249c:	af00      	add	r7, sp, #0
 802249e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80224a0:	687b      	ldr	r3, [r7, #4]
 80224a2:	681b      	ldr	r3, [r3, #0]
 80224a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80224a8:	d116      	bne.n	80224d8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80224aa:	2300      	movs	r3, #0
 80224ac:	61fb      	str	r3, [r7, #28]
 80224ae:	4b40      	ldr	r3, [pc, #256]	; (80225b0 <HAL_TIM_Base_MspInit+0x118>)
 80224b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80224b2:	4a3f      	ldr	r2, [pc, #252]	; (80225b0 <HAL_TIM_Base_MspInit+0x118>)
 80224b4:	f043 0301 	orr.w	r3, r3, #1
 80224b8:	6413      	str	r3, [r2, #64]	; 0x40
 80224ba:	4b3d      	ldr	r3, [pc, #244]	; (80225b0 <HAL_TIM_Base_MspInit+0x118>)
 80224bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80224be:	f003 0301 	and.w	r3, r3, #1
 80224c2:	61fb      	str	r3, [r7, #28]
 80224c4:	69fb      	ldr	r3, [r7, #28]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80224c6:	2200      	movs	r2, #0
 80224c8:	2100      	movs	r1, #0
 80224ca:	201c      	movs	r0, #28
 80224cc:	f001 f8a9 	bl	8023622 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80224d0:	201c      	movs	r0, #28
 80224d2:	f001 f8c2 	bl	802365a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 80224d6:	e066      	b.n	80225a6 <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM5)
 80224d8:	687b      	ldr	r3, [r7, #4]
 80224da:	681b      	ldr	r3, [r3, #0]
 80224dc:	4a35      	ldr	r2, [pc, #212]	; (80225b4 <HAL_TIM_Base_MspInit+0x11c>)
 80224de:	4293      	cmp	r3, r2
 80224e0:	d116      	bne.n	8022510 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80224e2:	2300      	movs	r3, #0
 80224e4:	61bb      	str	r3, [r7, #24]
 80224e6:	4b32      	ldr	r3, [pc, #200]	; (80225b0 <HAL_TIM_Base_MspInit+0x118>)
 80224e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80224ea:	4a31      	ldr	r2, [pc, #196]	; (80225b0 <HAL_TIM_Base_MspInit+0x118>)
 80224ec:	f043 0308 	orr.w	r3, r3, #8
 80224f0:	6413      	str	r3, [r2, #64]	; 0x40
 80224f2:	4b2f      	ldr	r3, [pc, #188]	; (80225b0 <HAL_TIM_Base_MspInit+0x118>)
 80224f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80224f6:	f003 0308 	and.w	r3, r3, #8
 80224fa:	61bb      	str	r3, [r7, #24]
 80224fc:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80224fe:	2200      	movs	r2, #0
 8022500:	2100      	movs	r1, #0
 8022502:	2032      	movs	r0, #50	; 0x32
 8022504:	f001 f88d 	bl	8023622 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8022508:	2032      	movs	r0, #50	; 0x32
 802250a:	f001 f8a6 	bl	802365a <HAL_NVIC_EnableIRQ>
}
 802250e:	e04a      	b.n	80225a6 <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM6)
 8022510:	687b      	ldr	r3, [r7, #4]
 8022512:	681b      	ldr	r3, [r3, #0]
 8022514:	4a28      	ldr	r2, [pc, #160]	; (80225b8 <HAL_TIM_Base_MspInit+0x120>)
 8022516:	4293      	cmp	r3, r2
 8022518:	d116      	bne.n	8022548 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM6_CLK_ENABLE();
 802251a:	2300      	movs	r3, #0
 802251c:	617b      	str	r3, [r7, #20]
 802251e:	4b24      	ldr	r3, [pc, #144]	; (80225b0 <HAL_TIM_Base_MspInit+0x118>)
 8022520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022522:	4a23      	ldr	r2, [pc, #140]	; (80225b0 <HAL_TIM_Base_MspInit+0x118>)
 8022524:	f043 0310 	orr.w	r3, r3, #16
 8022528:	6413      	str	r3, [r2, #64]	; 0x40
 802252a:	4b21      	ldr	r3, [pc, #132]	; (80225b0 <HAL_TIM_Base_MspInit+0x118>)
 802252c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802252e:	f003 0310 	and.w	r3, r3, #16
 8022532:	617b      	str	r3, [r7, #20]
 8022534:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8022536:	2200      	movs	r2, #0
 8022538:	2100      	movs	r1, #0
 802253a:	2036      	movs	r0, #54	; 0x36
 802253c:	f001 f871 	bl	8023622 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8022540:	2036      	movs	r0, #54	; 0x36
 8022542:	f001 f88a 	bl	802365a <HAL_NVIC_EnableIRQ>
}
 8022546:	e02e      	b.n	80225a6 <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM7)
 8022548:	687b      	ldr	r3, [r7, #4]
 802254a:	681b      	ldr	r3, [r3, #0]
 802254c:	4a1b      	ldr	r2, [pc, #108]	; (80225bc <HAL_TIM_Base_MspInit+0x124>)
 802254e:	4293      	cmp	r3, r2
 8022550:	d116      	bne.n	8022580 <HAL_TIM_Base_MspInit+0xe8>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8022552:	2300      	movs	r3, #0
 8022554:	613b      	str	r3, [r7, #16]
 8022556:	4b16      	ldr	r3, [pc, #88]	; (80225b0 <HAL_TIM_Base_MspInit+0x118>)
 8022558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802255a:	4a15      	ldr	r2, [pc, #84]	; (80225b0 <HAL_TIM_Base_MspInit+0x118>)
 802255c:	f043 0320 	orr.w	r3, r3, #32
 8022560:	6413      	str	r3, [r2, #64]	; 0x40
 8022562:	4b13      	ldr	r3, [pc, #76]	; (80225b0 <HAL_TIM_Base_MspInit+0x118>)
 8022564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022566:	f003 0320 	and.w	r3, r3, #32
 802256a:	613b      	str	r3, [r7, #16]
 802256c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 802256e:	2200      	movs	r2, #0
 8022570:	2100      	movs	r1, #0
 8022572:	2037      	movs	r0, #55	; 0x37
 8022574:	f001 f855 	bl	8023622 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8022578:	2037      	movs	r0, #55	; 0x37
 802257a:	f001 f86e 	bl	802365a <HAL_NVIC_EnableIRQ>
}
 802257e:	e012      	b.n	80225a6 <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM11)
 8022580:	687b      	ldr	r3, [r7, #4]
 8022582:	681b      	ldr	r3, [r3, #0]
 8022584:	4a0e      	ldr	r2, [pc, #56]	; (80225c0 <HAL_TIM_Base_MspInit+0x128>)
 8022586:	4293      	cmp	r3, r2
 8022588:	d10d      	bne.n	80225a6 <HAL_TIM_Base_MspInit+0x10e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 802258a:	2300      	movs	r3, #0
 802258c:	60fb      	str	r3, [r7, #12]
 802258e:	4b08      	ldr	r3, [pc, #32]	; (80225b0 <HAL_TIM_Base_MspInit+0x118>)
 8022590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8022592:	4a07      	ldr	r2, [pc, #28]	; (80225b0 <HAL_TIM_Base_MspInit+0x118>)
 8022594:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8022598:	6453      	str	r3, [r2, #68]	; 0x44
 802259a:	4b05      	ldr	r3, [pc, #20]	; (80225b0 <HAL_TIM_Base_MspInit+0x118>)
 802259c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802259e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80225a2:	60fb      	str	r3, [r7, #12]
 80225a4:	68fb      	ldr	r3, [r7, #12]
}
 80225a6:	bf00      	nop
 80225a8:	3720      	adds	r7, #32
 80225aa:	46bd      	mov	sp, r7
 80225ac:	bd80      	pop	{r7, pc}
 80225ae:	bf00      	nop
 80225b0:	40023800 	.word	0x40023800
 80225b4:	40000c00 	.word	0x40000c00
 80225b8:	40001000 	.word	0x40001000
 80225bc:	40001400 	.word	0x40001400
 80225c0:	40014800 	.word	0x40014800

080225c4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80225c4:	b580      	push	{r7, lr}
 80225c6:	b08c      	sub	sp, #48	; 0x30
 80225c8:	af00      	add	r7, sp, #0
 80225ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80225cc:	f107 031c 	add.w	r3, r7, #28
 80225d0:	2200      	movs	r2, #0
 80225d2:	601a      	str	r2, [r3, #0]
 80225d4:	605a      	str	r2, [r3, #4]
 80225d6:	609a      	str	r2, [r3, #8]
 80225d8:	60da      	str	r2, [r3, #12]
 80225da:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 80225dc:	687b      	ldr	r3, [r7, #4]
 80225de:	681b      	ldr	r3, [r3, #0]
 80225e0:	4a32      	ldr	r2, [pc, #200]	; (80226ac <HAL_TIM_Encoder_MspInit+0xe8>)
 80225e2:	4293      	cmp	r3, r2
 80225e4:	d12c      	bne.n	8022640 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80225e6:	2300      	movs	r3, #0
 80225e8:	61bb      	str	r3, [r7, #24]
 80225ea:	4b31      	ldr	r3, [pc, #196]	; (80226b0 <HAL_TIM_Encoder_MspInit+0xec>)
 80225ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80225ee:	4a30      	ldr	r2, [pc, #192]	; (80226b0 <HAL_TIM_Encoder_MspInit+0xec>)
 80225f0:	f043 0304 	orr.w	r3, r3, #4
 80225f4:	6413      	str	r3, [r2, #64]	; 0x40
 80225f6:	4b2e      	ldr	r3, [pc, #184]	; (80226b0 <HAL_TIM_Encoder_MspInit+0xec>)
 80225f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80225fa:	f003 0304 	and.w	r3, r3, #4
 80225fe:	61bb      	str	r3, [r7, #24]
 8022600:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8022602:	2300      	movs	r3, #0
 8022604:	617b      	str	r3, [r7, #20]
 8022606:	4b2a      	ldr	r3, [pc, #168]	; (80226b0 <HAL_TIM_Encoder_MspInit+0xec>)
 8022608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802260a:	4a29      	ldr	r2, [pc, #164]	; (80226b0 <HAL_TIM_Encoder_MspInit+0xec>)
 802260c:	f043 0302 	orr.w	r3, r3, #2
 8022610:	6313      	str	r3, [r2, #48]	; 0x30
 8022612:	4b27      	ldr	r3, [pc, #156]	; (80226b0 <HAL_TIM_Encoder_MspInit+0xec>)
 8022614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022616:	f003 0302 	and.w	r3, r3, #2
 802261a:	617b      	str	r3, [r7, #20]
 802261c:	697b      	ldr	r3, [r7, #20]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 802261e:	23c0      	movs	r3, #192	; 0xc0
 8022620:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8022622:	2302      	movs	r3, #2
 8022624:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8022626:	2300      	movs	r3, #0
 8022628:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802262a:	2300      	movs	r3, #0
 802262c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 802262e:	2302      	movs	r3, #2
 8022630:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8022632:	f107 031c 	add.w	r3, r7, #28
 8022636:	4619      	mov	r1, r3
 8022638:	481e      	ldr	r0, [pc, #120]	; (80226b4 <HAL_TIM_Encoder_MspInit+0xf0>)
 802263a:	f001 fb97 	bl	8023d6c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 802263e:	e030      	b.n	80226a2 <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM8)
 8022640:	687b      	ldr	r3, [r7, #4]
 8022642:	681b      	ldr	r3, [r3, #0]
 8022644:	4a1c      	ldr	r2, [pc, #112]	; (80226b8 <HAL_TIM_Encoder_MspInit+0xf4>)
 8022646:	4293      	cmp	r3, r2
 8022648:	d12b      	bne.n	80226a2 <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM8_CLK_ENABLE();
 802264a:	2300      	movs	r3, #0
 802264c:	613b      	str	r3, [r7, #16]
 802264e:	4b18      	ldr	r3, [pc, #96]	; (80226b0 <HAL_TIM_Encoder_MspInit+0xec>)
 8022650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8022652:	4a17      	ldr	r2, [pc, #92]	; (80226b0 <HAL_TIM_Encoder_MspInit+0xec>)
 8022654:	f043 0302 	orr.w	r3, r3, #2
 8022658:	6453      	str	r3, [r2, #68]	; 0x44
 802265a:	4b15      	ldr	r3, [pc, #84]	; (80226b0 <HAL_TIM_Encoder_MspInit+0xec>)
 802265c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802265e:	f003 0302 	and.w	r3, r3, #2
 8022662:	613b      	str	r3, [r7, #16]
 8022664:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8022666:	2300      	movs	r3, #0
 8022668:	60fb      	str	r3, [r7, #12]
 802266a:	4b11      	ldr	r3, [pc, #68]	; (80226b0 <HAL_TIM_Encoder_MspInit+0xec>)
 802266c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802266e:	4a10      	ldr	r2, [pc, #64]	; (80226b0 <HAL_TIM_Encoder_MspInit+0xec>)
 8022670:	f043 0304 	orr.w	r3, r3, #4
 8022674:	6313      	str	r3, [r2, #48]	; 0x30
 8022676:	4b0e      	ldr	r3, [pc, #56]	; (80226b0 <HAL_TIM_Encoder_MspInit+0xec>)
 8022678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802267a:	f003 0304 	and.w	r3, r3, #4
 802267e:	60fb      	str	r3, [r7, #12]
 8022680:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8022682:	23c0      	movs	r3, #192	; 0xc0
 8022684:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8022686:	2302      	movs	r3, #2
 8022688:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802268a:	2300      	movs	r3, #0
 802268c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802268e:	2300      	movs	r3, #0
 8022690:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8022692:	2303      	movs	r3, #3
 8022694:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8022696:	f107 031c 	add.w	r3, r7, #28
 802269a:	4619      	mov	r1, r3
 802269c:	4807      	ldr	r0, [pc, #28]	; (80226bc <HAL_TIM_Encoder_MspInit+0xf8>)
 802269e:	f001 fb65 	bl	8023d6c <HAL_GPIO_Init>
}
 80226a2:	bf00      	nop
 80226a4:	3730      	adds	r7, #48	; 0x30
 80226a6:	46bd      	mov	sp, r7
 80226a8:	bd80      	pop	{r7, pc}
 80226aa:	bf00      	nop
 80226ac:	40000800 	.word	0x40000800
 80226b0:	40023800 	.word	0x40023800
 80226b4:	40020400 	.word	0x40020400
 80226b8:	40010400 	.word	0x40010400
 80226bc:	40020800 	.word	0x40020800

080226c0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80226c0:	b580      	push	{r7, lr}
 80226c2:	b08c      	sub	sp, #48	; 0x30
 80226c4:	af00      	add	r7, sp, #0
 80226c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80226c8:	f107 031c 	add.w	r3, r7, #28
 80226cc:	2200      	movs	r2, #0
 80226ce:	601a      	str	r2, [r3, #0]
 80226d0:	605a      	str	r2, [r3, #4]
 80226d2:	609a      	str	r2, [r3, #8]
 80226d4:	60da      	str	r2, [r3, #12]
 80226d6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80226d8:	687b      	ldr	r3, [r7, #4]
 80226da:	681b      	ldr	r3, [r3, #0]
 80226dc:	4a59      	ldr	r2, [pc, #356]	; (8022844 <HAL_TIM_MspPostInit+0x184>)
 80226de:	4293      	cmp	r3, r2
 80226e0:	d11f      	bne.n	8022722 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80226e2:	2300      	movs	r3, #0
 80226e4:	61bb      	str	r3, [r7, #24]
 80226e6:	4b58      	ldr	r3, [pc, #352]	; (8022848 <HAL_TIM_MspPostInit+0x188>)
 80226e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80226ea:	4a57      	ldr	r2, [pc, #348]	; (8022848 <HAL_TIM_MspPostInit+0x188>)
 80226ec:	f043 0301 	orr.w	r3, r3, #1
 80226f0:	6313      	str	r3, [r2, #48]	; 0x30
 80226f2:	4b55      	ldr	r3, [pc, #340]	; (8022848 <HAL_TIM_MspPostInit+0x188>)
 80226f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80226f6:	f003 0301 	and.w	r3, r3, #1
 80226fa:	61bb      	str	r3, [r7, #24]
 80226fc:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 80226fe:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8022702:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8022704:	2302      	movs	r3, #2
 8022706:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8022708:	2300      	movs	r3, #0
 802270a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802270c:	2300      	movs	r3, #0
 802270e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8022710:	2301      	movs	r3, #1
 8022712:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8022714:	f107 031c 	add.w	r3, r7, #28
 8022718:	4619      	mov	r1, r3
 802271a:	484c      	ldr	r0, [pc, #304]	; (802284c <HAL_TIM_MspPostInit+0x18c>)
 802271c:	f001 fb26 	bl	8023d6c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8022720:	e08b      	b.n	802283a <HAL_TIM_MspPostInit+0x17a>
  else if(htim->Instance==TIM3)
 8022722:	687b      	ldr	r3, [r7, #4]
 8022724:	681b      	ldr	r3, [r3, #0]
 8022726:	4a4a      	ldr	r2, [pc, #296]	; (8022850 <HAL_TIM_MspPostInit+0x190>)
 8022728:	4293      	cmp	r3, r2
 802272a:	d13d      	bne.n	80227a8 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 802272c:	2300      	movs	r3, #0
 802272e:	617b      	str	r3, [r7, #20]
 8022730:	4b45      	ldr	r3, [pc, #276]	; (8022848 <HAL_TIM_MspPostInit+0x188>)
 8022732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022734:	4a44      	ldr	r2, [pc, #272]	; (8022848 <HAL_TIM_MspPostInit+0x188>)
 8022736:	f043 0304 	orr.w	r3, r3, #4
 802273a:	6313      	str	r3, [r2, #48]	; 0x30
 802273c:	4b42      	ldr	r3, [pc, #264]	; (8022848 <HAL_TIM_MspPostInit+0x188>)
 802273e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022740:	f003 0304 	and.w	r3, r3, #4
 8022744:	617b      	str	r3, [r7, #20]
 8022746:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8022748:	2300      	movs	r3, #0
 802274a:	613b      	str	r3, [r7, #16]
 802274c:	4b3e      	ldr	r3, [pc, #248]	; (8022848 <HAL_TIM_MspPostInit+0x188>)
 802274e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022750:	4a3d      	ldr	r2, [pc, #244]	; (8022848 <HAL_TIM_MspPostInit+0x188>)
 8022752:	f043 0302 	orr.w	r3, r3, #2
 8022756:	6313      	str	r3, [r2, #48]	; 0x30
 8022758:	4b3b      	ldr	r3, [pc, #236]	; (8022848 <HAL_TIM_MspPostInit+0x188>)
 802275a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802275c:	f003 0302 	and.w	r3, r3, #2
 8022760:	613b      	str	r3, [r7, #16]
 8022762:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8022764:	f44f 7340 	mov.w	r3, #768	; 0x300
 8022768:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802276a:	2302      	movs	r3, #2
 802276c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802276e:	2300      	movs	r3, #0
 8022770:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8022772:	2300      	movs	r3, #0
 8022774:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8022776:	2302      	movs	r3, #2
 8022778:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 802277a:	f107 031c 	add.w	r3, r7, #28
 802277e:	4619      	mov	r1, r3
 8022780:	4834      	ldr	r0, [pc, #208]	; (8022854 <HAL_TIM_MspPostInit+0x194>)
 8022782:	f001 faf3 	bl	8023d6c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8022786:	2330      	movs	r3, #48	; 0x30
 8022788:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802278a:	2302      	movs	r3, #2
 802278c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802278e:	2300      	movs	r3, #0
 8022790:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8022792:	2300      	movs	r3, #0
 8022794:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8022796:	2302      	movs	r3, #2
 8022798:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 802279a:	f107 031c 	add.w	r3, r7, #28
 802279e:	4619      	mov	r1, r3
 80227a0:	482d      	ldr	r0, [pc, #180]	; (8022858 <HAL_TIM_MspPostInit+0x198>)
 80227a2:	f001 fae3 	bl	8023d6c <HAL_GPIO_Init>
}
 80227a6:	e048      	b.n	802283a <HAL_TIM_MspPostInit+0x17a>
  else if(htim->Instance==TIM11)
 80227a8:	687b      	ldr	r3, [r7, #4]
 80227aa:	681b      	ldr	r3, [r3, #0]
 80227ac:	4a2b      	ldr	r2, [pc, #172]	; (802285c <HAL_TIM_MspPostInit+0x19c>)
 80227ae:	4293      	cmp	r3, r2
 80227b0:	d11f      	bne.n	80227f2 <HAL_TIM_MspPostInit+0x132>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80227b2:	2300      	movs	r3, #0
 80227b4:	60fb      	str	r3, [r7, #12]
 80227b6:	4b24      	ldr	r3, [pc, #144]	; (8022848 <HAL_TIM_MspPostInit+0x188>)
 80227b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80227ba:	4a23      	ldr	r2, [pc, #140]	; (8022848 <HAL_TIM_MspPostInit+0x188>)
 80227bc:	f043 0302 	orr.w	r3, r3, #2
 80227c0:	6313      	str	r3, [r2, #48]	; 0x30
 80227c2:	4b21      	ldr	r3, [pc, #132]	; (8022848 <HAL_TIM_MspPostInit+0x188>)
 80227c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80227c6:	f003 0302 	and.w	r3, r3, #2
 80227ca:	60fb      	str	r3, [r7, #12]
 80227cc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80227ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 80227d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80227d4:	2302      	movs	r3, #2
 80227d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80227d8:	2300      	movs	r3, #0
 80227da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80227dc:	2300      	movs	r3, #0
 80227de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 80227e0:	2303      	movs	r3, #3
 80227e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80227e4:	f107 031c 	add.w	r3, r7, #28
 80227e8:	4619      	mov	r1, r3
 80227ea:	481b      	ldr	r0, [pc, #108]	; (8022858 <HAL_TIM_MspPostInit+0x198>)
 80227ec:	f001 fabe 	bl	8023d6c <HAL_GPIO_Init>
}
 80227f0:	e023      	b.n	802283a <HAL_TIM_MspPostInit+0x17a>
  else if(htim->Instance==TIM12)
 80227f2:	687b      	ldr	r3, [r7, #4]
 80227f4:	681b      	ldr	r3, [r3, #0]
 80227f6:	4a1a      	ldr	r2, [pc, #104]	; (8022860 <HAL_TIM_MspPostInit+0x1a0>)
 80227f8:	4293      	cmp	r3, r2
 80227fa:	d11e      	bne.n	802283a <HAL_TIM_MspPostInit+0x17a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80227fc:	2300      	movs	r3, #0
 80227fe:	60bb      	str	r3, [r7, #8]
 8022800:	4b11      	ldr	r3, [pc, #68]	; (8022848 <HAL_TIM_MspPostInit+0x188>)
 8022802:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022804:	4a10      	ldr	r2, [pc, #64]	; (8022848 <HAL_TIM_MspPostInit+0x188>)
 8022806:	f043 0302 	orr.w	r3, r3, #2
 802280a:	6313      	str	r3, [r2, #48]	; 0x30
 802280c:	4b0e      	ldr	r3, [pc, #56]	; (8022848 <HAL_TIM_MspPostInit+0x188>)
 802280e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022810:	f003 0302 	and.w	r3, r3, #2
 8022814:	60bb      	str	r3, [r7, #8]
 8022816:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8022818:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 802281c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802281e:	2302      	movs	r3, #2
 8022820:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8022822:	2300      	movs	r3, #0
 8022824:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8022826:	2300      	movs	r3, #0
 8022828:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 802282a:	2309      	movs	r3, #9
 802282c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 802282e:	f107 031c 	add.w	r3, r7, #28
 8022832:	4619      	mov	r1, r3
 8022834:	4808      	ldr	r0, [pc, #32]	; (8022858 <HAL_TIM_MspPostInit+0x198>)
 8022836:	f001 fa99 	bl	8023d6c <HAL_GPIO_Init>
}
 802283a:	bf00      	nop
 802283c:	3730      	adds	r7, #48	; 0x30
 802283e:	46bd      	mov	sp, r7
 8022840:	bd80      	pop	{r7, pc}
 8022842:	bf00      	nop
 8022844:	40010000 	.word	0x40010000
 8022848:	40023800 	.word	0x40023800
 802284c:	40020000 	.word	0x40020000
 8022850:	40000400 	.word	0x40000400
 8022854:	40020800 	.word	0x40020800
 8022858:	40020400 	.word	0x40020400
 802285c:	40014800 	.word	0x40014800
 8022860:	40001800 	.word	0x40001800

08022864 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8022864:	b480      	push	{r7}
 8022866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8022868:	e7fe      	b.n	8022868 <NMI_Handler+0x4>

0802286a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 802286a:	b480      	push	{r7}
 802286c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 802286e:	e7fe      	b.n	802286e <HardFault_Handler+0x4>

08022870 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8022870:	b480      	push	{r7}
 8022872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8022874:	e7fe      	b.n	8022874 <MemManage_Handler+0x4>

08022876 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8022876:	b480      	push	{r7}
 8022878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 802287a:	e7fe      	b.n	802287a <BusFault_Handler+0x4>

0802287c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 802287c:	b480      	push	{r7}
 802287e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8022880:	e7fe      	b.n	8022880 <UsageFault_Handler+0x4>

08022882 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8022882:	b480      	push	{r7}
 8022884:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8022886:	bf00      	nop
 8022888:	46bd      	mov	sp, r7
 802288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802288e:	4770      	bx	lr

08022890 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8022890:	b480      	push	{r7}
 8022892:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8022894:	bf00      	nop
 8022896:	46bd      	mov	sp, r7
 8022898:	f85d 7b04 	ldr.w	r7, [sp], #4
 802289c:	4770      	bx	lr

0802289e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 802289e:	b480      	push	{r7}
 80228a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80228a2:	bf00      	nop
 80228a4:	46bd      	mov	sp, r7
 80228a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80228aa:	4770      	bx	lr

080228ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80228ac:	b580      	push	{r7, lr}
 80228ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80228b0:	f000 f9a6 	bl	8022c00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80228b4:	bf00      	nop
 80228b6:	bd80      	pop	{r7, pc}

080228b8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80228b8:	b580      	push	{r7, lr}
 80228ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80228bc:	4802      	ldr	r0, [pc, #8]	; (80228c8 <TIM2_IRQHandler+0x10>)
 80228be:	f002 fb17 	bl	8024ef0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80228c2:	bf00      	nop
 80228c4:	bd80      	pop	{r7, pc}
 80228c6:	bf00      	nop
 80228c8:	200006b8 	.word	0x200006b8

080228cc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80228cc:	b580      	push	{r7, lr}
 80228ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80228d0:	4802      	ldr	r0, [pc, #8]	; (80228dc <TIM5_IRQHandler+0x10>)
 80228d2:	f002 fb0d 	bl	8024ef0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80228d6:	bf00      	nop
 80228d8:	bd80      	pop	{r7, pc}
 80228da:	bf00      	nop
 80228dc:	20000478 	.word	0x20000478

080228e0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80228e0:	b580      	push	{r7, lr}
 80228e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80228e4:	4802      	ldr	r0, [pc, #8]	; (80228f0 <TIM6_DAC_IRQHandler+0x10>)
 80228e6:	f002 fb03 	bl	8024ef0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80228ea:	bf00      	nop
 80228ec:	bd80      	pop	{r7, pc}
 80228ee:	bf00      	nop
 80228f0:	20000638 	.word	0x20000638

080228f4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80228f4:	b580      	push	{r7, lr}
 80228f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80228f8:	4802      	ldr	r0, [pc, #8]	; (8022904 <TIM7_IRQHandler+0x10>)
 80228fa:	f002 faf9 	bl	8024ef0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80228fe:	bf00      	nop
 8022900:	bd80      	pop	{r7, pc}
 8022902:	bf00      	nop
 8022904:	20000738 	.word	0x20000738

08022908 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8022908:	b580      	push	{r7, lr}
 802290a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 802290c:	4802      	ldr	r0, [pc, #8]	; (8022918 <DMA2_Stream0_IRQHandler+0x10>)
 802290e:	f000 ffc5 	bl	802389c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8022912:	bf00      	nop
 8022914:	bd80      	pop	{r7, pc}
 8022916:	bf00      	nop
 8022918:	200005d8 	.word	0x200005d8

0802291c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 802291c:	b480      	push	{r7}
 802291e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8022920:	4b08      	ldr	r3, [pc, #32]	; (8022944 <SystemInit+0x28>)
 8022922:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8022926:	4a07      	ldr	r2, [pc, #28]	; (8022944 <SystemInit+0x28>)
 8022928:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 802292c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8022930:	4b04      	ldr	r3, [pc, #16]	; (8022944 <SystemInit+0x28>)
 8022932:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8022936:	609a      	str	r2, [r3, #8]
#endif
}
 8022938:	bf00      	nop
 802293a:	46bd      	mov	sp, r7
 802293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022940:	4770      	bx	lr
 8022942:	bf00      	nop
 8022944:	e000ed00 	.word	0xe000ed00

08022948 <_ZN4TestC1EP10LineSensorP3Led>:
#include "test.hpp"

Test::Test(LineSensor *line_sensor, Led *led)
 8022948:	b480      	push	{r7}
 802294a:	b085      	sub	sp, #20
 802294c:	af00      	add	r7, sp, #0
 802294e:	60f8      	str	r0, [r7, #12]
 8022950:	60b9      	str	r1, [r7, #8]
 8022952:	607a      	str	r2, [r7, #4]
{
    line_sensor_ = line_sensor;
 8022954:	68fb      	ldr	r3, [r7, #12]
 8022956:	68ba      	ldr	r2, [r7, #8]
 8022958:	601a      	str	r2, [r3, #0]
    led_ = led;
 802295a:	68fb      	ldr	r3, [r7, #12]
 802295c:	687a      	ldr	r2, [r7, #4]
 802295e:	605a      	str	r2, [r3, #4]
}
 8022960:	68fb      	ldr	r3, [r7, #12]
 8022962:	4618      	mov	r0, r3
 8022964:	3714      	adds	r7, #20
 8022966:	46bd      	mov	sp, r7
 8022968:	f85d 7b04 	ldr.w	r7, [sp], #4
 802296c:	4770      	bx	lr
	...

08022970 <_ZN4Test4InitEv>:

void Test::Init()
{
 8022970:	b580      	push	{r7, lr}
 8022972:	b082      	sub	sp, #8
 8022974:	af00      	add	r7, sp, #0
 8022976:	6078      	str	r0, [r7, #4]
    line_sensor_->Init();
 8022978:	687b      	ldr	r3, [r7, #4]
 802297a:	681b      	ldr	r3, [r3, #0]
 802297c:	4618      	mov	r0, r3
 802297e:	f7fe fa7b 	bl	8020e78 <_ZN10LineSensor4InitEv>

    led_->Rainbow(2);
 8022982:	687b      	ldr	r3, [r7, #4]
 8022984:	685b      	ldr	r3, [r3, #4]
 8022986:	2102      	movs	r1, #2
 8022988:	4618      	mov	r0, r3
 802298a:	f7fe f9e5 	bl	8020d58 <_ZN3Led7RainbowEh>
    HAL_TIM_Base_Start_IT(&htim7);
 802298e:	4805      	ldr	r0, [pc, #20]	; (80229a4 <_ZN4Test4InitEv+0x34>)
 8022990:	f002 f98f 	bl	8024cb2 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim6);
 8022994:	4804      	ldr	r0, [pc, #16]	; (80229a8 <_ZN4Test4InitEv+0x38>)
 8022996:	f002 f98c 	bl	8024cb2 <HAL_TIM_Base_Start_IT>
}
 802299a:	bf00      	nop
 802299c:	3708      	adds	r7, #8
 802299e:	46bd      	mov	sp, r7
 80229a0:	bd80      	pop	{r7, pc}
 80229a2:	bf00      	nop
 80229a4:	20000738 	.word	0x20000738
 80229a8:	20000638 	.word	0x20000638

080229ac <_ZN4Test6Timer7Ev>:

void Test::Timer7()
{
 80229ac:	b580      	push	{r7, lr}
 80229ae:	b082      	sub	sp, #8
 80229b0:	af00      	add	r7, sp, #0
 80229b2:	6078      	str	r0, [r7, #4]
    line_sensor_->StoreConsecutiveBuff();
 80229b4:	687b      	ldr	r3, [r7, #4]
 80229b6:	681b      	ldr	r3, [r3, #0]
 80229b8:	4618      	mov	r0, r3
 80229ba:	f7fe fa97 	bl	8020eec <_ZN10LineSensor20StoreConsecutiveBuffEv>
}
 80229be:	bf00      	nop
 80229c0:	3708      	adds	r7, #8
 80229c2:	46bd      	mov	sp, r7
 80229c4:	bd80      	pop	{r7, pc}

080229c6 <_ZN4Test6Timer6Ev>:

void Test::Timer6()
{
 80229c6:	b580      	push	{r7, lr}
 80229c8:	b082      	sub	sp, #8
 80229ca:	af00      	add	r7, sp, #0
 80229cc:	6078      	str	r0, [r7, #4]
    Line();
 80229ce:	6878      	ldr	r0, [r7, #4]
 80229d0:	f000 f804 	bl	80229dc <_ZN4Test4LineEv>
}
 80229d4:	bf00      	nop
 80229d6:	3708      	adds	r7, #8
 80229d8:	46bd      	mov	sp, r7
 80229da:	bd80      	pop	{r7, pc}

080229dc <_ZN4Test4LineEv>:

void Test::Line()
{
 80229dc:	b580      	push	{r7, lr}
 80229de:	b082      	sub	sp, #8
 80229e0:	af00      	add	r7, sp, #0
 80229e2:	6078      	str	r0, [r7, #4]
    line_sensor_->Update();
 80229e4:	687b      	ldr	r3, [r7, #4]
 80229e6:	681b      	ldr	r3, [r3, #0]
 80229e8:	4618      	mov	r0, r3
 80229ea:	f7fe fb87 	bl	80210fc <_ZN10LineSensor6UpdateEv>
    line_sensor_->MonitorArrays();
 80229ee:	687b      	ldr	r3, [r7, #4]
 80229f0:	681b      	ldr	r3, [r3, #0]
 80229f2:	4618      	mov	r0, r3
 80229f4:	f7fe fd10 	bl	8021418 <_ZN10LineSensor13MonitorArraysEv>
    g_line_diff = line_sensor_->LeftRightDifference();
 80229f8:	687b      	ldr	r3, [r7, #4]
 80229fa:	681b      	ldr	r3, [r3, #0]
 80229fc:	4618      	mov	r0, r3
 80229fe:	f7fe fc4b 	bl	8021298 <_ZN10LineSensor19LeftRightDifferenceEv>
 8022a02:	eef0 7a40 	vmov.f32	s15, s0
 8022a06:	4b0c      	ldr	r3, [pc, #48]	; (8022a38 <_ZN4Test4LineEv+0x5c>)
 8022a08:	edc3 7a00 	vstr	s15, [r3]
    g_line_emer = line_sensor_->GetEmergencyStopFlag();
 8022a0c:	687b      	ldr	r3, [r7, #4]
 8022a0e:	681b      	ldr	r3, [r3, #0]
 8022a10:	4618      	mov	r0, r3
 8022a12:	f7fe fc33 	bl	802127c <_ZN10LineSensor20GetEmergencyStopFlagEv>
 8022a16:	4603      	mov	r3, r0
 8022a18:	461a      	mov	r2, r3
 8022a1a:	4b08      	ldr	r3, [pc, #32]	; (8022a3c <_ZN4Test4LineEv+0x60>)
 8022a1c:	701a      	strb	r2, [r3, #0]
    g_line_calib = line_sensor_->CheckCalibration();
 8022a1e:	687b      	ldr	r3, [r7, #4]
 8022a20:	681b      	ldr	r3, [r3, #0]
 8022a22:	4618      	mov	r0, r3
 8022a24:	f7fe fc9c 	bl	8021360 <_ZN10LineSensor16CheckCalibrationEv>
 8022a28:	4603      	mov	r3, r0
 8022a2a:	461a      	mov	r2, r3
 8022a2c:	4b04      	ldr	r3, [pc, #16]	; (8022a40 <_ZN4Test4LineEv+0x64>)
 8022a2e:	701a      	strb	r2, [r3, #0]
 8022a30:	bf00      	nop
 8022a32:	3708      	adds	r7, #8
 8022a34:	46bd      	mov	sp, r7
 8022a36:	bd80      	pop	{r7, pc}
 8022a38:	20000064 	.word	0x20000064
 8022a3c:	20000068 	.word	0x20000068
 8022a40:	20000208 	.word	0x20000208

08022a44 <Init>:
#else // TEST_MODE
Test test(&line_sensor, &led);
#endif // TEST_MODE

void Init()
{
 8022a44:	b580      	push	{r7, lr}
 8022a46:	af00      	add	r7, sp, #0
#ifndef TEST_MODE
    run.Init();
#else // TEST_MODE
    test.Init();
 8022a48:	4802      	ldr	r0, [pc, #8]	; (8022a54 <Init+0x10>)
 8022a4a:	f7ff ff91 	bl	8022970 <_ZN4Test4InitEv>
#endif // TEST_MODE
}
 8022a4e:	bf00      	nop
 8022a50:	bd80      	pop	{r7, pc}
 8022a52:	bf00      	nop
 8022a54:	2000039c 	.word	0x2000039c

08022a58 <InterruptTim7>:

void InterruptTim7()
{
 8022a58:	b580      	push	{r7, lr}
 8022a5a:	af00      	add	r7, sp, #0
#ifndef TEST_MODE
    run.Timer7();
#else // TEST_MODE
    test.Timer7();
 8022a5c:	4804      	ldr	r0, [pc, #16]	; (8022a70 <InterruptTim7+0x18>)
 8022a5e:	f7ff ffa5 	bl	80229ac <_ZN4Test6Timer7Ev>
#endif // TEST_MODE

#ifdef DEBUG_MODE
    g_tim7++;
 8022a62:	4b04      	ldr	r3, [pc, #16]	; (8022a74 <InterruptTim7+0x1c>)
 8022a64:	681b      	ldr	r3, [r3, #0]
 8022a66:	3301      	adds	r3, #1
 8022a68:	4a02      	ldr	r2, [pc, #8]	; (8022a74 <InterruptTim7+0x1c>)
 8022a6a:	6013      	str	r3, [r2, #0]
#endif // DEBUG_MODE
}
 8022a6c:	bf00      	nop
 8022a6e:	bd80      	pop	{r7, pc}
 8022a70:	2000039c 	.word	0x2000039c
 8022a74:	200001fc 	.word	0x200001fc

08022a78 <InterruptTim6>:

void InterruptTim6()
{
 8022a78:	b580      	push	{r7, lr}
 8022a7a:	af00      	add	r7, sp, #0
#ifndef TEST_MODE
    run.RunMode();
#else // TEST_MODE
    test.Timer6();
 8022a7c:	4804      	ldr	r0, [pc, #16]	; (8022a90 <InterruptTim6+0x18>)
 8022a7e:	f7ff ffa2 	bl	80229c6 <_ZN4Test6Timer6Ev>
#endif // TEST_MODE

#ifdef DEBUG_MODE
    g_tim6++;
 8022a82:	4b04      	ldr	r3, [pc, #16]	; (8022a94 <InterruptTim6+0x1c>)
 8022a84:	681b      	ldr	r3, [r3, #0]
 8022a86:	3301      	adds	r3, #1
 8022a88:	4a02      	ldr	r2, [pc, #8]	; (8022a94 <InterruptTim6+0x1c>)
 8022a8a:	6013      	str	r3, [r2, #0]
#endif // DEBUG_MODE
}
 8022a8c:	bf00      	nop
 8022a8e:	bd80      	pop	{r7, pc}
 8022a90:	2000039c 	.word	0x2000039c
 8022a94:	20000200 	.word	0x20000200

08022a98 <InterruptTim2>:

void InterruptTim2()
{
 8022a98:	b480      	push	{r7}
 8022a9a:	af00      	add	r7, sp, #0
#ifndef TEST_MODE
    run.UpdateRunMode();
#endif // TEST_MODE

#ifdef DEBUG_MODE
    g_tim2++;
 8022a9c:	4b04      	ldr	r3, [pc, #16]	; (8022ab0 <InterruptTim2+0x18>)
 8022a9e:	681b      	ldr	r3, [r3, #0]
 8022aa0:	3301      	adds	r3, #1
 8022aa2:	4a03      	ldr	r2, [pc, #12]	; (8022ab0 <InterruptTim2+0x18>)
 8022aa4:	6013      	str	r3, [r2, #0]
#endif // DEBUG_MODE
 8022aa6:	bf00      	nop
 8022aa8:	46bd      	mov	sp, r7
 8022aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022aae:	4770      	bx	lr
 8022ab0:	20000204 	.word	0x20000204

08022ab4 <_Z41__static_initialization_and_destruction_0ii>:
 8022ab4:	b580      	push	{r7, lr}
 8022ab6:	b082      	sub	sp, #8
 8022ab8:	af00      	add	r7, sp, #0
 8022aba:	6078      	str	r0, [r7, #4]
 8022abc:	6039      	str	r1, [r7, #0]
 8022abe:	687b      	ldr	r3, [r7, #4]
 8022ac0:	2b01      	cmp	r3, #1
 8022ac2:	d10f      	bne.n	8022ae4 <_Z41__static_initialization_and_destruction_0ii+0x30>
 8022ac4:	683b      	ldr	r3, [r7, #0]
 8022ac6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8022aca:	4293      	cmp	r3, r2
 8022acc:	d10a      	bne.n	8022ae4 <_Z41__static_initialization_and_destruction_0ii+0x30>
LineSensor line_sensor;
 8022ace:	4807      	ldr	r0, [pc, #28]	; (8022aec <_Z41__static_initialization_and_destruction_0ii+0x38>)
 8022ad0:	f7fe f986 	bl	8020de0 <_ZN10LineSensorC1Ev>
Led led;
 8022ad4:	4806      	ldr	r0, [pc, #24]	; (8022af0 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8022ad6:	f7fe f851 	bl	8020b7c <_ZN3LedC1Ev>
Test test(&line_sensor, &led);
 8022ada:	4a05      	ldr	r2, [pc, #20]	; (8022af0 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8022adc:	4903      	ldr	r1, [pc, #12]	; (8022aec <_Z41__static_initialization_and_destruction_0ii+0x38>)
 8022ade:	4805      	ldr	r0, [pc, #20]	; (8022af4 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8022ae0:	f7ff ff32 	bl	8022948 <_ZN4TestC1EP10LineSensorP3Led>
 8022ae4:	bf00      	nop
 8022ae6:	3708      	adds	r7, #8
 8022ae8:	46bd      	mov	sp, r7
 8022aea:	bd80      	pop	{r7, pc}
 8022aec:	2000020c 	.word	0x2000020c
 8022af0:	20000398 	.word	0x20000398
 8022af4:	2000039c 	.word	0x2000039c

08022af8 <_GLOBAL__sub_I_line_sensor>:
 8022af8:	b580      	push	{r7, lr}
 8022afa:	af00      	add	r7, sp, #0
 8022afc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8022b00:	2001      	movs	r0, #1
 8022b02:	f7ff ffd7 	bl	8022ab4 <_Z41__static_initialization_and_destruction_0ii>
 8022b06:	bd80      	pop	{r7, pc}

08022b08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8022b08:	f8df d034 	ldr.w	sp, [pc, #52]	; 8022b40 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8022b0c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8022b0e:	e003      	b.n	8022b18 <LoopCopyDataInit>

08022b10 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8022b10:	4b0c      	ldr	r3, [pc, #48]	; (8022b44 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8022b12:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8022b14:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8022b16:	3104      	adds	r1, #4

08022b18 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8022b18:	480b      	ldr	r0, [pc, #44]	; (8022b48 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8022b1a:	4b0c      	ldr	r3, [pc, #48]	; (8022b4c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8022b1c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8022b1e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8022b20:	d3f6      	bcc.n	8022b10 <CopyDataInit>
  ldr  r2, =_sbss
 8022b22:	4a0b      	ldr	r2, [pc, #44]	; (8022b50 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8022b24:	e002      	b.n	8022b2c <LoopFillZerobss>

08022b26 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8022b26:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8022b28:	f842 3b04 	str.w	r3, [r2], #4

08022b2c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8022b2c:	4b09      	ldr	r3, [pc, #36]	; (8022b54 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8022b2e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8022b30:	d3f9      	bcc.n	8022b26 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8022b32:	f7ff fef3 	bl	802291c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8022b36:	f003 f87b 	bl	8025c30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8022b3a:	f7fe fccf 	bl	80214dc <main>
  bx  lr    
 8022b3e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8022b40:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8022b44:	08025cd4 	.word	0x08025cd4
  ldr  r0, =_sdata
 8022b48:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8022b4c:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8022b50:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8022b54:	2000077c 	.word	0x2000077c

08022b58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8022b58:	e7fe      	b.n	8022b58 <ADC_IRQHandler>
	...

08022b5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8022b5c:	b580      	push	{r7, lr}
 8022b5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8022b60:	4b0e      	ldr	r3, [pc, #56]	; (8022b9c <HAL_Init+0x40>)
 8022b62:	681b      	ldr	r3, [r3, #0]
 8022b64:	4a0d      	ldr	r2, [pc, #52]	; (8022b9c <HAL_Init+0x40>)
 8022b66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8022b6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8022b6c:	4b0b      	ldr	r3, [pc, #44]	; (8022b9c <HAL_Init+0x40>)
 8022b6e:	681b      	ldr	r3, [r3, #0]
 8022b70:	4a0a      	ldr	r2, [pc, #40]	; (8022b9c <HAL_Init+0x40>)
 8022b72:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8022b76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8022b78:	4b08      	ldr	r3, [pc, #32]	; (8022b9c <HAL_Init+0x40>)
 8022b7a:	681b      	ldr	r3, [r3, #0]
 8022b7c:	4a07      	ldr	r2, [pc, #28]	; (8022b9c <HAL_Init+0x40>)
 8022b7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8022b82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8022b84:	2003      	movs	r0, #3
 8022b86:	f000 fd41 	bl	802360c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8022b8a:	2001      	movs	r0, #1
 8022b8c:	f000 f808 	bl	8022ba0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8022b90:	f7ff fae8 	bl	8022164 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8022b94:	2300      	movs	r3, #0
}
 8022b96:	4618      	mov	r0, r3
 8022b98:	bd80      	pop	{r7, pc}
 8022b9a:	bf00      	nop
 8022b9c:	40023c00 	.word	0x40023c00

08022ba0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8022ba0:	b580      	push	{r7, lr}
 8022ba2:	b082      	sub	sp, #8
 8022ba4:	af00      	add	r7, sp, #0
 8022ba6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8022ba8:	4b12      	ldr	r3, [pc, #72]	; (8022bf4 <HAL_InitTick+0x54>)
 8022baa:	681a      	ldr	r2, [r3, #0]
 8022bac:	4b12      	ldr	r3, [pc, #72]	; (8022bf8 <HAL_InitTick+0x58>)
 8022bae:	781b      	ldrb	r3, [r3, #0]
 8022bb0:	4619      	mov	r1, r3
 8022bb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8022bb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8022bba:	fbb2 f3f3 	udiv	r3, r2, r3
 8022bbe:	4618      	mov	r0, r3
 8022bc0:	f000 fd59 	bl	8023676 <HAL_SYSTICK_Config>
 8022bc4:	4603      	mov	r3, r0
 8022bc6:	2b00      	cmp	r3, #0
 8022bc8:	d001      	beq.n	8022bce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8022bca:	2301      	movs	r3, #1
 8022bcc:	e00e      	b.n	8022bec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8022bce:	687b      	ldr	r3, [r7, #4]
 8022bd0:	2b0f      	cmp	r3, #15
 8022bd2:	d80a      	bhi.n	8022bea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8022bd4:	2200      	movs	r2, #0
 8022bd6:	6879      	ldr	r1, [r7, #4]
 8022bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8022bdc:	f000 fd21 	bl	8023622 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8022be0:	4a06      	ldr	r2, [pc, #24]	; (8022bfc <HAL_InitTick+0x5c>)
 8022be2:	687b      	ldr	r3, [r7, #4]
 8022be4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8022be6:	2300      	movs	r3, #0
 8022be8:	e000      	b.n	8022bec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8022bea:	2301      	movs	r3, #1
}
 8022bec:	4618      	mov	r0, r3
 8022bee:	3708      	adds	r7, #8
 8022bf0:	46bd      	mov	sp, r7
 8022bf2:	bd80      	pop	{r7, pc}
 8022bf4:	20000000 	.word	0x20000000
 8022bf8:	20000008 	.word	0x20000008
 8022bfc:	20000004 	.word	0x20000004

08022c00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8022c00:	b480      	push	{r7}
 8022c02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8022c04:	4b06      	ldr	r3, [pc, #24]	; (8022c20 <HAL_IncTick+0x20>)
 8022c06:	781b      	ldrb	r3, [r3, #0]
 8022c08:	461a      	mov	r2, r3
 8022c0a:	4b06      	ldr	r3, [pc, #24]	; (8022c24 <HAL_IncTick+0x24>)
 8022c0c:	681b      	ldr	r3, [r3, #0]
 8022c0e:	4413      	add	r3, r2
 8022c10:	4a04      	ldr	r2, [pc, #16]	; (8022c24 <HAL_IncTick+0x24>)
 8022c12:	6013      	str	r3, [r2, #0]
}
 8022c14:	bf00      	nop
 8022c16:	46bd      	mov	sp, r7
 8022c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022c1c:	4770      	bx	lr
 8022c1e:	bf00      	nop
 8022c20:	20000008 	.word	0x20000008
 8022c24:	20000778 	.word	0x20000778

08022c28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8022c28:	b480      	push	{r7}
 8022c2a:	af00      	add	r7, sp, #0
  return uwTick;
 8022c2c:	4b03      	ldr	r3, [pc, #12]	; (8022c3c <HAL_GetTick+0x14>)
 8022c2e:	681b      	ldr	r3, [r3, #0]
}
 8022c30:	4618      	mov	r0, r3
 8022c32:	46bd      	mov	sp, r7
 8022c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022c38:	4770      	bx	lr
 8022c3a:	bf00      	nop
 8022c3c:	20000778 	.word	0x20000778

08022c40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8022c40:	b580      	push	{r7, lr}
 8022c42:	b084      	sub	sp, #16
 8022c44:	af00      	add	r7, sp, #0
 8022c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8022c48:	f7ff ffee 	bl	8022c28 <HAL_GetTick>
 8022c4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8022c4e:	687b      	ldr	r3, [r7, #4]
 8022c50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8022c52:	68fb      	ldr	r3, [r7, #12]
 8022c54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8022c58:	d005      	beq.n	8022c66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8022c5a:	4b09      	ldr	r3, [pc, #36]	; (8022c80 <HAL_Delay+0x40>)
 8022c5c:	781b      	ldrb	r3, [r3, #0]
 8022c5e:	461a      	mov	r2, r3
 8022c60:	68fb      	ldr	r3, [r7, #12]
 8022c62:	4413      	add	r3, r2
 8022c64:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8022c66:	bf00      	nop
 8022c68:	f7ff ffde 	bl	8022c28 <HAL_GetTick>
 8022c6c:	4602      	mov	r2, r0
 8022c6e:	68bb      	ldr	r3, [r7, #8]
 8022c70:	1ad3      	subs	r3, r2, r3
 8022c72:	68fa      	ldr	r2, [r7, #12]
 8022c74:	429a      	cmp	r2, r3
 8022c76:	d8f7      	bhi.n	8022c68 <HAL_Delay+0x28>
  {
  }
}
 8022c78:	bf00      	nop
 8022c7a:	3710      	adds	r7, #16
 8022c7c:	46bd      	mov	sp, r7
 8022c7e:	bd80      	pop	{r7, pc}
 8022c80:	20000008 	.word	0x20000008

08022c84 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8022c84:	b580      	push	{r7, lr}
 8022c86:	b084      	sub	sp, #16
 8022c88:	af00      	add	r7, sp, #0
 8022c8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8022c8c:	2300      	movs	r3, #0
 8022c8e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8022c90:	687b      	ldr	r3, [r7, #4]
 8022c92:	2b00      	cmp	r3, #0
 8022c94:	d101      	bne.n	8022c9a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8022c96:	2301      	movs	r3, #1
 8022c98:	e033      	b.n	8022d02 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8022c9a:	687b      	ldr	r3, [r7, #4]
 8022c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022c9e:	2b00      	cmp	r3, #0
 8022ca0:	d109      	bne.n	8022cb6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8022ca2:	6878      	ldr	r0, [r7, #4]
 8022ca4:	f7ff fa86 	bl	80221b4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8022ca8:	687b      	ldr	r3, [r7, #4]
 8022caa:	2200      	movs	r2, #0
 8022cac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8022cae:	687b      	ldr	r3, [r7, #4]
 8022cb0:	2200      	movs	r2, #0
 8022cb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8022cb6:	687b      	ldr	r3, [r7, #4]
 8022cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022cba:	f003 0310 	and.w	r3, r3, #16
 8022cbe:	2b00      	cmp	r3, #0
 8022cc0:	d118      	bne.n	8022cf4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8022cc2:	687b      	ldr	r3, [r7, #4]
 8022cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022cc6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8022cca:	f023 0302 	bic.w	r3, r3, #2
 8022cce:	f043 0202 	orr.w	r2, r3, #2
 8022cd2:	687b      	ldr	r3, [r7, #4]
 8022cd4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8022cd6:	6878      	ldr	r0, [r7, #4]
 8022cd8:	f000 fa4a 	bl	8023170 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8022cdc:	687b      	ldr	r3, [r7, #4]
 8022cde:	2200      	movs	r2, #0
 8022ce0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8022ce2:	687b      	ldr	r3, [r7, #4]
 8022ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022ce6:	f023 0303 	bic.w	r3, r3, #3
 8022cea:	f043 0201 	orr.w	r2, r3, #1
 8022cee:	687b      	ldr	r3, [r7, #4]
 8022cf0:	641a      	str	r2, [r3, #64]	; 0x40
 8022cf2:	e001      	b.n	8022cf8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8022cf4:	2301      	movs	r3, #1
 8022cf6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8022cf8:	687b      	ldr	r3, [r7, #4]
 8022cfa:	2200      	movs	r2, #0
 8022cfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8022d00:	7bfb      	ldrb	r3, [r7, #15]
}
 8022d02:	4618      	mov	r0, r3
 8022d04:	3710      	adds	r7, #16
 8022d06:	46bd      	mov	sp, r7
 8022d08:	bd80      	pop	{r7, pc}
	...

08022d0c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8022d0c:	b580      	push	{r7, lr}
 8022d0e:	b086      	sub	sp, #24
 8022d10:	af00      	add	r7, sp, #0
 8022d12:	60f8      	str	r0, [r7, #12]
 8022d14:	60b9      	str	r1, [r7, #8]
 8022d16:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8022d18:	2300      	movs	r3, #0
 8022d1a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8022d1c:	68fb      	ldr	r3, [r7, #12]
 8022d1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8022d22:	2b01      	cmp	r3, #1
 8022d24:	d101      	bne.n	8022d2a <HAL_ADC_Start_DMA+0x1e>
 8022d26:	2302      	movs	r3, #2
 8022d28:	e0cc      	b.n	8022ec4 <HAL_ADC_Start_DMA+0x1b8>
 8022d2a:	68fb      	ldr	r3, [r7, #12]
 8022d2c:	2201      	movs	r2, #1
 8022d2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8022d32:	68fb      	ldr	r3, [r7, #12]
 8022d34:	681b      	ldr	r3, [r3, #0]
 8022d36:	689b      	ldr	r3, [r3, #8]
 8022d38:	f003 0301 	and.w	r3, r3, #1
 8022d3c:	2b01      	cmp	r3, #1
 8022d3e:	d018      	beq.n	8022d72 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8022d40:	68fb      	ldr	r3, [r7, #12]
 8022d42:	681b      	ldr	r3, [r3, #0]
 8022d44:	689a      	ldr	r2, [r3, #8]
 8022d46:	68fb      	ldr	r3, [r7, #12]
 8022d48:	681b      	ldr	r3, [r3, #0]
 8022d4a:	f042 0201 	orr.w	r2, r2, #1
 8022d4e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8022d50:	4b5e      	ldr	r3, [pc, #376]	; (8022ecc <HAL_ADC_Start_DMA+0x1c0>)
 8022d52:	681b      	ldr	r3, [r3, #0]
 8022d54:	4a5e      	ldr	r2, [pc, #376]	; (8022ed0 <HAL_ADC_Start_DMA+0x1c4>)
 8022d56:	fba2 2303 	umull	r2, r3, r2, r3
 8022d5a:	0c9a      	lsrs	r2, r3, #18
 8022d5c:	4613      	mov	r3, r2
 8022d5e:	005b      	lsls	r3, r3, #1
 8022d60:	4413      	add	r3, r2
 8022d62:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8022d64:	e002      	b.n	8022d6c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8022d66:	693b      	ldr	r3, [r7, #16]
 8022d68:	3b01      	subs	r3, #1
 8022d6a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8022d6c:	693b      	ldr	r3, [r7, #16]
 8022d6e:	2b00      	cmp	r3, #0
 8022d70:	d1f9      	bne.n	8022d66 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8022d72:	68fb      	ldr	r3, [r7, #12]
 8022d74:	681b      	ldr	r3, [r3, #0]
 8022d76:	689b      	ldr	r3, [r3, #8]
 8022d78:	f003 0301 	and.w	r3, r3, #1
 8022d7c:	2b01      	cmp	r3, #1
 8022d7e:	f040 80a0 	bne.w	8022ec2 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8022d82:	68fb      	ldr	r3, [r7, #12]
 8022d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022d86:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8022d8a:	f023 0301 	bic.w	r3, r3, #1
 8022d8e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8022d92:	68fb      	ldr	r3, [r7, #12]
 8022d94:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8022d96:	68fb      	ldr	r3, [r7, #12]
 8022d98:	681b      	ldr	r3, [r3, #0]
 8022d9a:	685b      	ldr	r3, [r3, #4]
 8022d9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8022da0:	2b00      	cmp	r3, #0
 8022da2:	d007      	beq.n	8022db4 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8022da4:	68fb      	ldr	r3, [r7, #12]
 8022da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022da8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8022dac:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8022db0:	68fb      	ldr	r3, [r7, #12]
 8022db2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8022db4:	68fb      	ldr	r3, [r7, #12]
 8022db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022db8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8022dbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8022dc0:	d106      	bne.n	8022dd0 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8022dc2:	68fb      	ldr	r3, [r7, #12]
 8022dc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8022dc6:	f023 0206 	bic.w	r2, r3, #6
 8022dca:	68fb      	ldr	r3, [r7, #12]
 8022dcc:	645a      	str	r2, [r3, #68]	; 0x44
 8022dce:	e002      	b.n	8022dd6 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8022dd0:	68fb      	ldr	r3, [r7, #12]
 8022dd2:	2200      	movs	r2, #0
 8022dd4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8022dd6:	68fb      	ldr	r3, [r7, #12]
 8022dd8:	2200      	movs	r2, #0
 8022dda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8022dde:	4b3d      	ldr	r3, [pc, #244]	; (8022ed4 <HAL_ADC_Start_DMA+0x1c8>)
 8022de0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8022de2:	68fb      	ldr	r3, [r7, #12]
 8022de4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8022de6:	4a3c      	ldr	r2, [pc, #240]	; (8022ed8 <HAL_ADC_Start_DMA+0x1cc>)
 8022de8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8022dea:	68fb      	ldr	r3, [r7, #12]
 8022dec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8022dee:	4a3b      	ldr	r2, [pc, #236]	; (8022edc <HAL_ADC_Start_DMA+0x1d0>)
 8022df0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8022df2:	68fb      	ldr	r3, [r7, #12]
 8022df4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8022df6:	4a3a      	ldr	r2, [pc, #232]	; (8022ee0 <HAL_ADC_Start_DMA+0x1d4>)
 8022df8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8022dfa:	68fb      	ldr	r3, [r7, #12]
 8022dfc:	681b      	ldr	r3, [r3, #0]
 8022dfe:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8022e02:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8022e04:	68fb      	ldr	r3, [r7, #12]
 8022e06:	681b      	ldr	r3, [r3, #0]
 8022e08:	685a      	ldr	r2, [r3, #4]
 8022e0a:	68fb      	ldr	r3, [r7, #12]
 8022e0c:	681b      	ldr	r3, [r3, #0]
 8022e0e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8022e12:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8022e14:	68fb      	ldr	r3, [r7, #12]
 8022e16:	681b      	ldr	r3, [r3, #0]
 8022e18:	689a      	ldr	r2, [r3, #8]
 8022e1a:	68fb      	ldr	r3, [r7, #12]
 8022e1c:	681b      	ldr	r3, [r3, #0]
 8022e1e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8022e22:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8022e24:	68fb      	ldr	r3, [r7, #12]
 8022e26:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8022e28:	68fb      	ldr	r3, [r7, #12]
 8022e2a:	681b      	ldr	r3, [r3, #0]
 8022e2c:	334c      	adds	r3, #76	; 0x4c
 8022e2e:	4619      	mov	r1, r3
 8022e30:	68ba      	ldr	r2, [r7, #8]
 8022e32:	687b      	ldr	r3, [r7, #4]
 8022e34:	f000 fcda 	bl	80237ec <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8022e38:	697b      	ldr	r3, [r7, #20]
 8022e3a:	685b      	ldr	r3, [r3, #4]
 8022e3c:	f003 031f 	and.w	r3, r3, #31
 8022e40:	2b00      	cmp	r3, #0
 8022e42:	d12a      	bne.n	8022e9a <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8022e44:	68fb      	ldr	r3, [r7, #12]
 8022e46:	681b      	ldr	r3, [r3, #0]
 8022e48:	4a26      	ldr	r2, [pc, #152]	; (8022ee4 <HAL_ADC_Start_DMA+0x1d8>)
 8022e4a:	4293      	cmp	r3, r2
 8022e4c:	d015      	beq.n	8022e7a <HAL_ADC_Start_DMA+0x16e>
 8022e4e:	68fb      	ldr	r3, [r7, #12]
 8022e50:	681b      	ldr	r3, [r3, #0]
 8022e52:	4a25      	ldr	r2, [pc, #148]	; (8022ee8 <HAL_ADC_Start_DMA+0x1dc>)
 8022e54:	4293      	cmp	r3, r2
 8022e56:	d105      	bne.n	8022e64 <HAL_ADC_Start_DMA+0x158>
 8022e58:	4b1e      	ldr	r3, [pc, #120]	; (8022ed4 <HAL_ADC_Start_DMA+0x1c8>)
 8022e5a:	685b      	ldr	r3, [r3, #4]
 8022e5c:	f003 031f 	and.w	r3, r3, #31
 8022e60:	2b00      	cmp	r3, #0
 8022e62:	d00a      	beq.n	8022e7a <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8022e64:	68fb      	ldr	r3, [r7, #12]
 8022e66:	681b      	ldr	r3, [r3, #0]
 8022e68:	4a20      	ldr	r2, [pc, #128]	; (8022eec <HAL_ADC_Start_DMA+0x1e0>)
 8022e6a:	4293      	cmp	r3, r2
 8022e6c:	d129      	bne.n	8022ec2 <HAL_ADC_Start_DMA+0x1b6>
 8022e6e:	4b19      	ldr	r3, [pc, #100]	; (8022ed4 <HAL_ADC_Start_DMA+0x1c8>)
 8022e70:	685b      	ldr	r3, [r3, #4]
 8022e72:	f003 031f 	and.w	r3, r3, #31
 8022e76:	2b0f      	cmp	r3, #15
 8022e78:	d823      	bhi.n	8022ec2 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8022e7a:	68fb      	ldr	r3, [r7, #12]
 8022e7c:	681b      	ldr	r3, [r3, #0]
 8022e7e:	689b      	ldr	r3, [r3, #8]
 8022e80:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8022e84:	2b00      	cmp	r3, #0
 8022e86:	d11c      	bne.n	8022ec2 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8022e88:	68fb      	ldr	r3, [r7, #12]
 8022e8a:	681b      	ldr	r3, [r3, #0]
 8022e8c:	689a      	ldr	r2, [r3, #8]
 8022e8e:	68fb      	ldr	r3, [r7, #12]
 8022e90:	681b      	ldr	r3, [r3, #0]
 8022e92:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8022e96:	609a      	str	r2, [r3, #8]
 8022e98:	e013      	b.n	8022ec2 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8022e9a:	68fb      	ldr	r3, [r7, #12]
 8022e9c:	681b      	ldr	r3, [r3, #0]
 8022e9e:	4a11      	ldr	r2, [pc, #68]	; (8022ee4 <HAL_ADC_Start_DMA+0x1d8>)
 8022ea0:	4293      	cmp	r3, r2
 8022ea2:	d10e      	bne.n	8022ec2 <HAL_ADC_Start_DMA+0x1b6>
 8022ea4:	68fb      	ldr	r3, [r7, #12]
 8022ea6:	681b      	ldr	r3, [r3, #0]
 8022ea8:	689b      	ldr	r3, [r3, #8]
 8022eaa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8022eae:	2b00      	cmp	r3, #0
 8022eb0:	d107      	bne.n	8022ec2 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8022eb2:	68fb      	ldr	r3, [r7, #12]
 8022eb4:	681b      	ldr	r3, [r3, #0]
 8022eb6:	689a      	ldr	r2, [r3, #8]
 8022eb8:	68fb      	ldr	r3, [r7, #12]
 8022eba:	681b      	ldr	r3, [r3, #0]
 8022ebc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8022ec0:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8022ec2:	2300      	movs	r3, #0
}
 8022ec4:	4618      	mov	r0, r3
 8022ec6:	3718      	adds	r7, #24
 8022ec8:	46bd      	mov	sp, r7
 8022eca:	bd80      	pop	{r7, pc}
 8022ecc:	20000000 	.word	0x20000000
 8022ed0:	431bde83 	.word	0x431bde83
 8022ed4:	40012300 	.word	0x40012300
 8022ed8:	08023369 	.word	0x08023369
 8022edc:	08023423 	.word	0x08023423
 8022ee0:	0802343f 	.word	0x0802343f
 8022ee4:	40012000 	.word	0x40012000
 8022ee8:	40012100 	.word	0x40012100
 8022eec:	40012200 	.word	0x40012200

08022ef0 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8022ef0:	b480      	push	{r7}
 8022ef2:	b083      	sub	sp, #12
 8022ef4:	af00      	add	r7, sp, #0
 8022ef6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8022ef8:	bf00      	nop
 8022efa:	370c      	adds	r7, #12
 8022efc:	46bd      	mov	sp, r7
 8022efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022f02:	4770      	bx	lr

08022f04 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8022f04:	b480      	push	{r7}
 8022f06:	b083      	sub	sp, #12
 8022f08:	af00      	add	r7, sp, #0
 8022f0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8022f0c:	bf00      	nop
 8022f0e:	370c      	adds	r7, #12
 8022f10:	46bd      	mov	sp, r7
 8022f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022f16:	4770      	bx	lr

08022f18 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8022f18:	b480      	push	{r7}
 8022f1a:	b083      	sub	sp, #12
 8022f1c:	af00      	add	r7, sp, #0
 8022f1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8022f20:	bf00      	nop
 8022f22:	370c      	adds	r7, #12
 8022f24:	46bd      	mov	sp, r7
 8022f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022f2a:	4770      	bx	lr

08022f2c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8022f2c:	b480      	push	{r7}
 8022f2e:	b085      	sub	sp, #20
 8022f30:	af00      	add	r7, sp, #0
 8022f32:	6078      	str	r0, [r7, #4]
 8022f34:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8022f36:	2300      	movs	r3, #0
 8022f38:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8022f3a:	687b      	ldr	r3, [r7, #4]
 8022f3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8022f40:	2b01      	cmp	r3, #1
 8022f42:	d101      	bne.n	8022f48 <HAL_ADC_ConfigChannel+0x1c>
 8022f44:	2302      	movs	r3, #2
 8022f46:	e105      	b.n	8023154 <HAL_ADC_ConfigChannel+0x228>
 8022f48:	687b      	ldr	r3, [r7, #4]
 8022f4a:	2201      	movs	r2, #1
 8022f4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8022f50:	683b      	ldr	r3, [r7, #0]
 8022f52:	681b      	ldr	r3, [r3, #0]
 8022f54:	2b09      	cmp	r3, #9
 8022f56:	d925      	bls.n	8022fa4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8022f58:	687b      	ldr	r3, [r7, #4]
 8022f5a:	681b      	ldr	r3, [r3, #0]
 8022f5c:	68d9      	ldr	r1, [r3, #12]
 8022f5e:	683b      	ldr	r3, [r7, #0]
 8022f60:	681b      	ldr	r3, [r3, #0]
 8022f62:	b29b      	uxth	r3, r3
 8022f64:	461a      	mov	r2, r3
 8022f66:	4613      	mov	r3, r2
 8022f68:	005b      	lsls	r3, r3, #1
 8022f6a:	4413      	add	r3, r2
 8022f6c:	3b1e      	subs	r3, #30
 8022f6e:	2207      	movs	r2, #7
 8022f70:	fa02 f303 	lsl.w	r3, r2, r3
 8022f74:	43da      	mvns	r2, r3
 8022f76:	687b      	ldr	r3, [r7, #4]
 8022f78:	681b      	ldr	r3, [r3, #0]
 8022f7a:	400a      	ands	r2, r1
 8022f7c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8022f7e:	687b      	ldr	r3, [r7, #4]
 8022f80:	681b      	ldr	r3, [r3, #0]
 8022f82:	68d9      	ldr	r1, [r3, #12]
 8022f84:	683b      	ldr	r3, [r7, #0]
 8022f86:	689a      	ldr	r2, [r3, #8]
 8022f88:	683b      	ldr	r3, [r7, #0]
 8022f8a:	681b      	ldr	r3, [r3, #0]
 8022f8c:	b29b      	uxth	r3, r3
 8022f8e:	4618      	mov	r0, r3
 8022f90:	4603      	mov	r3, r0
 8022f92:	005b      	lsls	r3, r3, #1
 8022f94:	4403      	add	r3, r0
 8022f96:	3b1e      	subs	r3, #30
 8022f98:	409a      	lsls	r2, r3
 8022f9a:	687b      	ldr	r3, [r7, #4]
 8022f9c:	681b      	ldr	r3, [r3, #0]
 8022f9e:	430a      	orrs	r2, r1
 8022fa0:	60da      	str	r2, [r3, #12]
 8022fa2:	e022      	b.n	8022fea <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8022fa4:	687b      	ldr	r3, [r7, #4]
 8022fa6:	681b      	ldr	r3, [r3, #0]
 8022fa8:	6919      	ldr	r1, [r3, #16]
 8022faa:	683b      	ldr	r3, [r7, #0]
 8022fac:	681b      	ldr	r3, [r3, #0]
 8022fae:	b29b      	uxth	r3, r3
 8022fb0:	461a      	mov	r2, r3
 8022fb2:	4613      	mov	r3, r2
 8022fb4:	005b      	lsls	r3, r3, #1
 8022fb6:	4413      	add	r3, r2
 8022fb8:	2207      	movs	r2, #7
 8022fba:	fa02 f303 	lsl.w	r3, r2, r3
 8022fbe:	43da      	mvns	r2, r3
 8022fc0:	687b      	ldr	r3, [r7, #4]
 8022fc2:	681b      	ldr	r3, [r3, #0]
 8022fc4:	400a      	ands	r2, r1
 8022fc6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8022fc8:	687b      	ldr	r3, [r7, #4]
 8022fca:	681b      	ldr	r3, [r3, #0]
 8022fcc:	6919      	ldr	r1, [r3, #16]
 8022fce:	683b      	ldr	r3, [r7, #0]
 8022fd0:	689a      	ldr	r2, [r3, #8]
 8022fd2:	683b      	ldr	r3, [r7, #0]
 8022fd4:	681b      	ldr	r3, [r3, #0]
 8022fd6:	b29b      	uxth	r3, r3
 8022fd8:	4618      	mov	r0, r3
 8022fda:	4603      	mov	r3, r0
 8022fdc:	005b      	lsls	r3, r3, #1
 8022fde:	4403      	add	r3, r0
 8022fe0:	409a      	lsls	r2, r3
 8022fe2:	687b      	ldr	r3, [r7, #4]
 8022fe4:	681b      	ldr	r3, [r3, #0]
 8022fe6:	430a      	orrs	r2, r1
 8022fe8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8022fea:	683b      	ldr	r3, [r7, #0]
 8022fec:	685b      	ldr	r3, [r3, #4]
 8022fee:	2b06      	cmp	r3, #6
 8022ff0:	d824      	bhi.n	802303c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8022ff2:	687b      	ldr	r3, [r7, #4]
 8022ff4:	681b      	ldr	r3, [r3, #0]
 8022ff6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8022ff8:	683b      	ldr	r3, [r7, #0]
 8022ffa:	685a      	ldr	r2, [r3, #4]
 8022ffc:	4613      	mov	r3, r2
 8022ffe:	009b      	lsls	r3, r3, #2
 8023000:	4413      	add	r3, r2
 8023002:	3b05      	subs	r3, #5
 8023004:	221f      	movs	r2, #31
 8023006:	fa02 f303 	lsl.w	r3, r2, r3
 802300a:	43da      	mvns	r2, r3
 802300c:	687b      	ldr	r3, [r7, #4]
 802300e:	681b      	ldr	r3, [r3, #0]
 8023010:	400a      	ands	r2, r1
 8023012:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8023014:	687b      	ldr	r3, [r7, #4]
 8023016:	681b      	ldr	r3, [r3, #0]
 8023018:	6b59      	ldr	r1, [r3, #52]	; 0x34
 802301a:	683b      	ldr	r3, [r7, #0]
 802301c:	681b      	ldr	r3, [r3, #0]
 802301e:	b29b      	uxth	r3, r3
 8023020:	4618      	mov	r0, r3
 8023022:	683b      	ldr	r3, [r7, #0]
 8023024:	685a      	ldr	r2, [r3, #4]
 8023026:	4613      	mov	r3, r2
 8023028:	009b      	lsls	r3, r3, #2
 802302a:	4413      	add	r3, r2
 802302c:	3b05      	subs	r3, #5
 802302e:	fa00 f203 	lsl.w	r2, r0, r3
 8023032:	687b      	ldr	r3, [r7, #4]
 8023034:	681b      	ldr	r3, [r3, #0]
 8023036:	430a      	orrs	r2, r1
 8023038:	635a      	str	r2, [r3, #52]	; 0x34
 802303a:	e04c      	b.n	80230d6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 802303c:	683b      	ldr	r3, [r7, #0]
 802303e:	685b      	ldr	r3, [r3, #4]
 8023040:	2b0c      	cmp	r3, #12
 8023042:	d824      	bhi.n	802308e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8023044:	687b      	ldr	r3, [r7, #4]
 8023046:	681b      	ldr	r3, [r3, #0]
 8023048:	6b19      	ldr	r1, [r3, #48]	; 0x30
 802304a:	683b      	ldr	r3, [r7, #0]
 802304c:	685a      	ldr	r2, [r3, #4]
 802304e:	4613      	mov	r3, r2
 8023050:	009b      	lsls	r3, r3, #2
 8023052:	4413      	add	r3, r2
 8023054:	3b23      	subs	r3, #35	; 0x23
 8023056:	221f      	movs	r2, #31
 8023058:	fa02 f303 	lsl.w	r3, r2, r3
 802305c:	43da      	mvns	r2, r3
 802305e:	687b      	ldr	r3, [r7, #4]
 8023060:	681b      	ldr	r3, [r3, #0]
 8023062:	400a      	ands	r2, r1
 8023064:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8023066:	687b      	ldr	r3, [r7, #4]
 8023068:	681b      	ldr	r3, [r3, #0]
 802306a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 802306c:	683b      	ldr	r3, [r7, #0]
 802306e:	681b      	ldr	r3, [r3, #0]
 8023070:	b29b      	uxth	r3, r3
 8023072:	4618      	mov	r0, r3
 8023074:	683b      	ldr	r3, [r7, #0]
 8023076:	685a      	ldr	r2, [r3, #4]
 8023078:	4613      	mov	r3, r2
 802307a:	009b      	lsls	r3, r3, #2
 802307c:	4413      	add	r3, r2
 802307e:	3b23      	subs	r3, #35	; 0x23
 8023080:	fa00 f203 	lsl.w	r2, r0, r3
 8023084:	687b      	ldr	r3, [r7, #4]
 8023086:	681b      	ldr	r3, [r3, #0]
 8023088:	430a      	orrs	r2, r1
 802308a:	631a      	str	r2, [r3, #48]	; 0x30
 802308c:	e023      	b.n	80230d6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 802308e:	687b      	ldr	r3, [r7, #4]
 8023090:	681b      	ldr	r3, [r3, #0]
 8023092:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8023094:	683b      	ldr	r3, [r7, #0]
 8023096:	685a      	ldr	r2, [r3, #4]
 8023098:	4613      	mov	r3, r2
 802309a:	009b      	lsls	r3, r3, #2
 802309c:	4413      	add	r3, r2
 802309e:	3b41      	subs	r3, #65	; 0x41
 80230a0:	221f      	movs	r2, #31
 80230a2:	fa02 f303 	lsl.w	r3, r2, r3
 80230a6:	43da      	mvns	r2, r3
 80230a8:	687b      	ldr	r3, [r7, #4]
 80230aa:	681b      	ldr	r3, [r3, #0]
 80230ac:	400a      	ands	r2, r1
 80230ae:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80230b0:	687b      	ldr	r3, [r7, #4]
 80230b2:	681b      	ldr	r3, [r3, #0]
 80230b4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80230b6:	683b      	ldr	r3, [r7, #0]
 80230b8:	681b      	ldr	r3, [r3, #0]
 80230ba:	b29b      	uxth	r3, r3
 80230bc:	4618      	mov	r0, r3
 80230be:	683b      	ldr	r3, [r7, #0]
 80230c0:	685a      	ldr	r2, [r3, #4]
 80230c2:	4613      	mov	r3, r2
 80230c4:	009b      	lsls	r3, r3, #2
 80230c6:	4413      	add	r3, r2
 80230c8:	3b41      	subs	r3, #65	; 0x41
 80230ca:	fa00 f203 	lsl.w	r2, r0, r3
 80230ce:	687b      	ldr	r3, [r7, #4]
 80230d0:	681b      	ldr	r3, [r3, #0]
 80230d2:	430a      	orrs	r2, r1
 80230d4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80230d6:	4b22      	ldr	r3, [pc, #136]	; (8023160 <HAL_ADC_ConfigChannel+0x234>)
 80230d8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80230da:	687b      	ldr	r3, [r7, #4]
 80230dc:	681b      	ldr	r3, [r3, #0]
 80230de:	4a21      	ldr	r2, [pc, #132]	; (8023164 <HAL_ADC_ConfigChannel+0x238>)
 80230e0:	4293      	cmp	r3, r2
 80230e2:	d109      	bne.n	80230f8 <HAL_ADC_ConfigChannel+0x1cc>
 80230e4:	683b      	ldr	r3, [r7, #0]
 80230e6:	681b      	ldr	r3, [r3, #0]
 80230e8:	2b12      	cmp	r3, #18
 80230ea:	d105      	bne.n	80230f8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80230ec:	68fb      	ldr	r3, [r7, #12]
 80230ee:	685b      	ldr	r3, [r3, #4]
 80230f0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80230f4:	68fb      	ldr	r3, [r7, #12]
 80230f6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80230f8:	687b      	ldr	r3, [r7, #4]
 80230fa:	681b      	ldr	r3, [r3, #0]
 80230fc:	4a19      	ldr	r2, [pc, #100]	; (8023164 <HAL_ADC_ConfigChannel+0x238>)
 80230fe:	4293      	cmp	r3, r2
 8023100:	d123      	bne.n	802314a <HAL_ADC_ConfigChannel+0x21e>
 8023102:	683b      	ldr	r3, [r7, #0]
 8023104:	681b      	ldr	r3, [r3, #0]
 8023106:	2b10      	cmp	r3, #16
 8023108:	d003      	beq.n	8023112 <HAL_ADC_ConfigChannel+0x1e6>
 802310a:	683b      	ldr	r3, [r7, #0]
 802310c:	681b      	ldr	r3, [r3, #0]
 802310e:	2b11      	cmp	r3, #17
 8023110:	d11b      	bne.n	802314a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8023112:	68fb      	ldr	r3, [r7, #12]
 8023114:	685b      	ldr	r3, [r3, #4]
 8023116:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 802311a:	68fb      	ldr	r3, [r7, #12]
 802311c:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 802311e:	683b      	ldr	r3, [r7, #0]
 8023120:	681b      	ldr	r3, [r3, #0]
 8023122:	2b10      	cmp	r3, #16
 8023124:	d111      	bne.n	802314a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8023126:	4b10      	ldr	r3, [pc, #64]	; (8023168 <HAL_ADC_ConfigChannel+0x23c>)
 8023128:	681b      	ldr	r3, [r3, #0]
 802312a:	4a10      	ldr	r2, [pc, #64]	; (802316c <HAL_ADC_ConfigChannel+0x240>)
 802312c:	fba2 2303 	umull	r2, r3, r2, r3
 8023130:	0c9a      	lsrs	r2, r3, #18
 8023132:	4613      	mov	r3, r2
 8023134:	009b      	lsls	r3, r3, #2
 8023136:	4413      	add	r3, r2
 8023138:	005b      	lsls	r3, r3, #1
 802313a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 802313c:	e002      	b.n	8023144 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 802313e:	68bb      	ldr	r3, [r7, #8]
 8023140:	3b01      	subs	r3, #1
 8023142:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8023144:	68bb      	ldr	r3, [r7, #8]
 8023146:	2b00      	cmp	r3, #0
 8023148:	d1f9      	bne.n	802313e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 802314a:	687b      	ldr	r3, [r7, #4]
 802314c:	2200      	movs	r2, #0
 802314e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8023152:	2300      	movs	r3, #0
}
 8023154:	4618      	mov	r0, r3
 8023156:	3714      	adds	r7, #20
 8023158:	46bd      	mov	sp, r7
 802315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802315e:	4770      	bx	lr
 8023160:	40012300 	.word	0x40012300
 8023164:	40012000 	.word	0x40012000
 8023168:	20000000 	.word	0x20000000
 802316c:	431bde83 	.word	0x431bde83

08023170 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8023170:	b480      	push	{r7}
 8023172:	b085      	sub	sp, #20
 8023174:	af00      	add	r7, sp, #0
 8023176:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8023178:	4b79      	ldr	r3, [pc, #484]	; (8023360 <ADC_Init+0x1f0>)
 802317a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 802317c:	68fb      	ldr	r3, [r7, #12]
 802317e:	685b      	ldr	r3, [r3, #4]
 8023180:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8023184:	68fb      	ldr	r3, [r7, #12]
 8023186:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8023188:	68fb      	ldr	r3, [r7, #12]
 802318a:	685a      	ldr	r2, [r3, #4]
 802318c:	687b      	ldr	r3, [r7, #4]
 802318e:	685b      	ldr	r3, [r3, #4]
 8023190:	431a      	orrs	r2, r3
 8023192:	68fb      	ldr	r3, [r7, #12]
 8023194:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8023196:	687b      	ldr	r3, [r7, #4]
 8023198:	681b      	ldr	r3, [r3, #0]
 802319a:	685a      	ldr	r2, [r3, #4]
 802319c:	687b      	ldr	r3, [r7, #4]
 802319e:	681b      	ldr	r3, [r3, #0]
 80231a0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80231a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80231a6:	687b      	ldr	r3, [r7, #4]
 80231a8:	681b      	ldr	r3, [r3, #0]
 80231aa:	6859      	ldr	r1, [r3, #4]
 80231ac:	687b      	ldr	r3, [r7, #4]
 80231ae:	691b      	ldr	r3, [r3, #16]
 80231b0:	021a      	lsls	r2, r3, #8
 80231b2:	687b      	ldr	r3, [r7, #4]
 80231b4:	681b      	ldr	r3, [r3, #0]
 80231b6:	430a      	orrs	r2, r1
 80231b8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80231ba:	687b      	ldr	r3, [r7, #4]
 80231bc:	681b      	ldr	r3, [r3, #0]
 80231be:	685a      	ldr	r2, [r3, #4]
 80231c0:	687b      	ldr	r3, [r7, #4]
 80231c2:	681b      	ldr	r3, [r3, #0]
 80231c4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80231c8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80231ca:	687b      	ldr	r3, [r7, #4]
 80231cc:	681b      	ldr	r3, [r3, #0]
 80231ce:	6859      	ldr	r1, [r3, #4]
 80231d0:	687b      	ldr	r3, [r7, #4]
 80231d2:	689a      	ldr	r2, [r3, #8]
 80231d4:	687b      	ldr	r3, [r7, #4]
 80231d6:	681b      	ldr	r3, [r3, #0]
 80231d8:	430a      	orrs	r2, r1
 80231da:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80231dc:	687b      	ldr	r3, [r7, #4]
 80231de:	681b      	ldr	r3, [r3, #0]
 80231e0:	689a      	ldr	r2, [r3, #8]
 80231e2:	687b      	ldr	r3, [r7, #4]
 80231e4:	681b      	ldr	r3, [r3, #0]
 80231e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80231ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80231ec:	687b      	ldr	r3, [r7, #4]
 80231ee:	681b      	ldr	r3, [r3, #0]
 80231f0:	6899      	ldr	r1, [r3, #8]
 80231f2:	687b      	ldr	r3, [r7, #4]
 80231f4:	68da      	ldr	r2, [r3, #12]
 80231f6:	687b      	ldr	r3, [r7, #4]
 80231f8:	681b      	ldr	r3, [r3, #0]
 80231fa:	430a      	orrs	r2, r1
 80231fc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80231fe:	687b      	ldr	r3, [r7, #4]
 8023200:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8023202:	4a58      	ldr	r2, [pc, #352]	; (8023364 <ADC_Init+0x1f4>)
 8023204:	4293      	cmp	r3, r2
 8023206:	d022      	beq.n	802324e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8023208:	687b      	ldr	r3, [r7, #4]
 802320a:	681b      	ldr	r3, [r3, #0]
 802320c:	689a      	ldr	r2, [r3, #8]
 802320e:	687b      	ldr	r3, [r7, #4]
 8023210:	681b      	ldr	r3, [r3, #0]
 8023212:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8023216:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8023218:	687b      	ldr	r3, [r7, #4]
 802321a:	681b      	ldr	r3, [r3, #0]
 802321c:	6899      	ldr	r1, [r3, #8]
 802321e:	687b      	ldr	r3, [r7, #4]
 8023220:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8023222:	687b      	ldr	r3, [r7, #4]
 8023224:	681b      	ldr	r3, [r3, #0]
 8023226:	430a      	orrs	r2, r1
 8023228:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 802322a:	687b      	ldr	r3, [r7, #4]
 802322c:	681b      	ldr	r3, [r3, #0]
 802322e:	689a      	ldr	r2, [r3, #8]
 8023230:	687b      	ldr	r3, [r7, #4]
 8023232:	681b      	ldr	r3, [r3, #0]
 8023234:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8023238:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 802323a:	687b      	ldr	r3, [r7, #4]
 802323c:	681b      	ldr	r3, [r3, #0]
 802323e:	6899      	ldr	r1, [r3, #8]
 8023240:	687b      	ldr	r3, [r7, #4]
 8023242:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8023244:	687b      	ldr	r3, [r7, #4]
 8023246:	681b      	ldr	r3, [r3, #0]
 8023248:	430a      	orrs	r2, r1
 802324a:	609a      	str	r2, [r3, #8]
 802324c:	e00f      	b.n	802326e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 802324e:	687b      	ldr	r3, [r7, #4]
 8023250:	681b      	ldr	r3, [r3, #0]
 8023252:	689a      	ldr	r2, [r3, #8]
 8023254:	687b      	ldr	r3, [r7, #4]
 8023256:	681b      	ldr	r3, [r3, #0]
 8023258:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 802325c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 802325e:	687b      	ldr	r3, [r7, #4]
 8023260:	681b      	ldr	r3, [r3, #0]
 8023262:	689a      	ldr	r2, [r3, #8]
 8023264:	687b      	ldr	r3, [r7, #4]
 8023266:	681b      	ldr	r3, [r3, #0]
 8023268:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 802326c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 802326e:	687b      	ldr	r3, [r7, #4]
 8023270:	681b      	ldr	r3, [r3, #0]
 8023272:	689a      	ldr	r2, [r3, #8]
 8023274:	687b      	ldr	r3, [r7, #4]
 8023276:	681b      	ldr	r3, [r3, #0]
 8023278:	f022 0202 	bic.w	r2, r2, #2
 802327c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 802327e:	687b      	ldr	r3, [r7, #4]
 8023280:	681b      	ldr	r3, [r3, #0]
 8023282:	6899      	ldr	r1, [r3, #8]
 8023284:	687b      	ldr	r3, [r7, #4]
 8023286:	7e1b      	ldrb	r3, [r3, #24]
 8023288:	005a      	lsls	r2, r3, #1
 802328a:	687b      	ldr	r3, [r7, #4]
 802328c:	681b      	ldr	r3, [r3, #0]
 802328e:	430a      	orrs	r2, r1
 8023290:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8023292:	687b      	ldr	r3, [r7, #4]
 8023294:	f893 3020 	ldrb.w	r3, [r3, #32]
 8023298:	2b00      	cmp	r3, #0
 802329a:	d01b      	beq.n	80232d4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 802329c:	687b      	ldr	r3, [r7, #4]
 802329e:	681b      	ldr	r3, [r3, #0]
 80232a0:	685a      	ldr	r2, [r3, #4]
 80232a2:	687b      	ldr	r3, [r7, #4]
 80232a4:	681b      	ldr	r3, [r3, #0]
 80232a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80232aa:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80232ac:	687b      	ldr	r3, [r7, #4]
 80232ae:	681b      	ldr	r3, [r3, #0]
 80232b0:	685a      	ldr	r2, [r3, #4]
 80232b2:	687b      	ldr	r3, [r7, #4]
 80232b4:	681b      	ldr	r3, [r3, #0]
 80232b6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80232ba:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80232bc:	687b      	ldr	r3, [r7, #4]
 80232be:	681b      	ldr	r3, [r3, #0]
 80232c0:	6859      	ldr	r1, [r3, #4]
 80232c2:	687b      	ldr	r3, [r7, #4]
 80232c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80232c6:	3b01      	subs	r3, #1
 80232c8:	035a      	lsls	r2, r3, #13
 80232ca:	687b      	ldr	r3, [r7, #4]
 80232cc:	681b      	ldr	r3, [r3, #0]
 80232ce:	430a      	orrs	r2, r1
 80232d0:	605a      	str	r2, [r3, #4]
 80232d2:	e007      	b.n	80232e4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80232d4:	687b      	ldr	r3, [r7, #4]
 80232d6:	681b      	ldr	r3, [r3, #0]
 80232d8:	685a      	ldr	r2, [r3, #4]
 80232da:	687b      	ldr	r3, [r7, #4]
 80232dc:	681b      	ldr	r3, [r3, #0]
 80232de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80232e2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80232e4:	687b      	ldr	r3, [r7, #4]
 80232e6:	681b      	ldr	r3, [r3, #0]
 80232e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80232ea:	687b      	ldr	r3, [r7, #4]
 80232ec:	681b      	ldr	r3, [r3, #0]
 80232ee:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80232f2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80232f4:	687b      	ldr	r3, [r7, #4]
 80232f6:	681b      	ldr	r3, [r3, #0]
 80232f8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80232fa:	687b      	ldr	r3, [r7, #4]
 80232fc:	69db      	ldr	r3, [r3, #28]
 80232fe:	3b01      	subs	r3, #1
 8023300:	051a      	lsls	r2, r3, #20
 8023302:	687b      	ldr	r3, [r7, #4]
 8023304:	681b      	ldr	r3, [r3, #0]
 8023306:	430a      	orrs	r2, r1
 8023308:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 802330a:	687b      	ldr	r3, [r7, #4]
 802330c:	681b      	ldr	r3, [r3, #0]
 802330e:	689a      	ldr	r2, [r3, #8]
 8023310:	687b      	ldr	r3, [r7, #4]
 8023312:	681b      	ldr	r3, [r3, #0]
 8023314:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8023318:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 802331a:	687b      	ldr	r3, [r7, #4]
 802331c:	681b      	ldr	r3, [r3, #0]
 802331e:	6899      	ldr	r1, [r3, #8]
 8023320:	687b      	ldr	r3, [r7, #4]
 8023322:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8023326:	025a      	lsls	r2, r3, #9
 8023328:	687b      	ldr	r3, [r7, #4]
 802332a:	681b      	ldr	r3, [r3, #0]
 802332c:	430a      	orrs	r2, r1
 802332e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8023330:	687b      	ldr	r3, [r7, #4]
 8023332:	681b      	ldr	r3, [r3, #0]
 8023334:	689a      	ldr	r2, [r3, #8]
 8023336:	687b      	ldr	r3, [r7, #4]
 8023338:	681b      	ldr	r3, [r3, #0]
 802333a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 802333e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8023340:	687b      	ldr	r3, [r7, #4]
 8023342:	681b      	ldr	r3, [r3, #0]
 8023344:	6899      	ldr	r1, [r3, #8]
 8023346:	687b      	ldr	r3, [r7, #4]
 8023348:	695b      	ldr	r3, [r3, #20]
 802334a:	029a      	lsls	r2, r3, #10
 802334c:	687b      	ldr	r3, [r7, #4]
 802334e:	681b      	ldr	r3, [r3, #0]
 8023350:	430a      	orrs	r2, r1
 8023352:	609a      	str	r2, [r3, #8]
}
 8023354:	bf00      	nop
 8023356:	3714      	adds	r7, #20
 8023358:	46bd      	mov	sp, r7
 802335a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802335e:	4770      	bx	lr
 8023360:	40012300 	.word	0x40012300
 8023364:	0f000001 	.word	0x0f000001

08023368 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8023368:	b580      	push	{r7, lr}
 802336a:	b084      	sub	sp, #16
 802336c:	af00      	add	r7, sp, #0
 802336e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8023370:	687b      	ldr	r3, [r7, #4]
 8023372:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8023374:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8023376:	68fb      	ldr	r3, [r7, #12]
 8023378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802337a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 802337e:	2b00      	cmp	r3, #0
 8023380:	d13c      	bne.n	80233fc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8023382:	68fb      	ldr	r3, [r7, #12]
 8023384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023386:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 802338a:	68fb      	ldr	r3, [r7, #12]
 802338c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 802338e:	68fb      	ldr	r3, [r7, #12]
 8023390:	681b      	ldr	r3, [r3, #0]
 8023392:	689b      	ldr	r3, [r3, #8]
 8023394:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8023398:	2b00      	cmp	r3, #0
 802339a:	d12b      	bne.n	80233f4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 802339c:	68fb      	ldr	r3, [r7, #12]
 802339e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80233a0:	2b00      	cmp	r3, #0
 80233a2:	d127      	bne.n	80233f4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80233a4:	68fb      	ldr	r3, [r7, #12]
 80233a6:	681b      	ldr	r3, [r3, #0]
 80233a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80233aa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80233ae:	2b00      	cmp	r3, #0
 80233b0:	d006      	beq.n	80233c0 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80233b2:	68fb      	ldr	r3, [r7, #12]
 80233b4:	681b      	ldr	r3, [r3, #0]
 80233b6:	689b      	ldr	r3, [r3, #8]
 80233b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80233bc:	2b00      	cmp	r3, #0
 80233be:	d119      	bne.n	80233f4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80233c0:	68fb      	ldr	r3, [r7, #12]
 80233c2:	681b      	ldr	r3, [r3, #0]
 80233c4:	685a      	ldr	r2, [r3, #4]
 80233c6:	68fb      	ldr	r3, [r7, #12]
 80233c8:	681b      	ldr	r3, [r3, #0]
 80233ca:	f022 0220 	bic.w	r2, r2, #32
 80233ce:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80233d0:	68fb      	ldr	r3, [r7, #12]
 80233d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80233d4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80233d8:	68fb      	ldr	r3, [r7, #12]
 80233da:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80233dc:	68fb      	ldr	r3, [r7, #12]
 80233de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80233e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80233e4:	2b00      	cmp	r3, #0
 80233e6:	d105      	bne.n	80233f4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80233e8:	68fb      	ldr	r3, [r7, #12]
 80233ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80233ec:	f043 0201 	orr.w	r2, r3, #1
 80233f0:	68fb      	ldr	r3, [r7, #12]
 80233f2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80233f4:	68f8      	ldr	r0, [r7, #12]
 80233f6:	f7ff fd7b 	bl	8022ef0 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80233fa:	e00e      	b.n	802341a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80233fc:	68fb      	ldr	r3, [r7, #12]
 80233fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023400:	f003 0310 	and.w	r3, r3, #16
 8023404:	2b00      	cmp	r3, #0
 8023406:	d003      	beq.n	8023410 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8023408:	68f8      	ldr	r0, [r7, #12]
 802340a:	f7ff fd85 	bl	8022f18 <HAL_ADC_ErrorCallback>
}
 802340e:	e004      	b.n	802341a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8023410:	68fb      	ldr	r3, [r7, #12]
 8023412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8023414:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8023416:	6878      	ldr	r0, [r7, #4]
 8023418:	4798      	blx	r3
}
 802341a:	bf00      	nop
 802341c:	3710      	adds	r7, #16
 802341e:	46bd      	mov	sp, r7
 8023420:	bd80      	pop	{r7, pc}

08023422 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8023422:	b580      	push	{r7, lr}
 8023424:	b084      	sub	sp, #16
 8023426:	af00      	add	r7, sp, #0
 8023428:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 802342a:	687b      	ldr	r3, [r7, #4]
 802342c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802342e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8023430:	68f8      	ldr	r0, [r7, #12]
 8023432:	f7ff fd67 	bl	8022f04 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8023436:	bf00      	nop
 8023438:	3710      	adds	r7, #16
 802343a:	46bd      	mov	sp, r7
 802343c:	bd80      	pop	{r7, pc}

0802343e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 802343e:	b580      	push	{r7, lr}
 8023440:	b084      	sub	sp, #16
 8023442:	af00      	add	r7, sp, #0
 8023444:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8023446:	687b      	ldr	r3, [r7, #4]
 8023448:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802344a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 802344c:	68fb      	ldr	r3, [r7, #12]
 802344e:	2240      	movs	r2, #64	; 0x40
 8023450:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8023452:	68fb      	ldr	r3, [r7, #12]
 8023454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8023456:	f043 0204 	orr.w	r2, r3, #4
 802345a:	68fb      	ldr	r3, [r7, #12]
 802345c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 802345e:	68f8      	ldr	r0, [r7, #12]
 8023460:	f7ff fd5a 	bl	8022f18 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8023464:	bf00      	nop
 8023466:	3710      	adds	r7, #16
 8023468:	46bd      	mov	sp, r7
 802346a:	bd80      	pop	{r7, pc}

0802346c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 802346c:	b480      	push	{r7}
 802346e:	b085      	sub	sp, #20
 8023470:	af00      	add	r7, sp, #0
 8023472:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8023474:	687b      	ldr	r3, [r7, #4]
 8023476:	f003 0307 	and.w	r3, r3, #7
 802347a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 802347c:	4b0c      	ldr	r3, [pc, #48]	; (80234b0 <__NVIC_SetPriorityGrouping+0x44>)
 802347e:	68db      	ldr	r3, [r3, #12]
 8023480:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8023482:	68ba      	ldr	r2, [r7, #8]
 8023484:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8023488:	4013      	ands	r3, r2
 802348a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 802348c:	68fb      	ldr	r3, [r7, #12]
 802348e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8023490:	68bb      	ldr	r3, [r7, #8]
 8023492:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8023494:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8023498:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 802349c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 802349e:	4a04      	ldr	r2, [pc, #16]	; (80234b0 <__NVIC_SetPriorityGrouping+0x44>)
 80234a0:	68bb      	ldr	r3, [r7, #8]
 80234a2:	60d3      	str	r3, [r2, #12]
}
 80234a4:	bf00      	nop
 80234a6:	3714      	adds	r7, #20
 80234a8:	46bd      	mov	sp, r7
 80234aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80234ae:	4770      	bx	lr
 80234b0:	e000ed00 	.word	0xe000ed00

080234b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80234b4:	b480      	push	{r7}
 80234b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80234b8:	4b04      	ldr	r3, [pc, #16]	; (80234cc <__NVIC_GetPriorityGrouping+0x18>)
 80234ba:	68db      	ldr	r3, [r3, #12]
 80234bc:	0a1b      	lsrs	r3, r3, #8
 80234be:	f003 0307 	and.w	r3, r3, #7
}
 80234c2:	4618      	mov	r0, r3
 80234c4:	46bd      	mov	sp, r7
 80234c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80234ca:	4770      	bx	lr
 80234cc:	e000ed00 	.word	0xe000ed00

080234d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80234d0:	b480      	push	{r7}
 80234d2:	b083      	sub	sp, #12
 80234d4:	af00      	add	r7, sp, #0
 80234d6:	4603      	mov	r3, r0
 80234d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80234da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80234de:	2b00      	cmp	r3, #0
 80234e0:	db0b      	blt.n	80234fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80234e2:	79fb      	ldrb	r3, [r7, #7]
 80234e4:	f003 021f 	and.w	r2, r3, #31
 80234e8:	4907      	ldr	r1, [pc, #28]	; (8023508 <__NVIC_EnableIRQ+0x38>)
 80234ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80234ee:	095b      	lsrs	r3, r3, #5
 80234f0:	2001      	movs	r0, #1
 80234f2:	fa00 f202 	lsl.w	r2, r0, r2
 80234f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80234fa:	bf00      	nop
 80234fc:	370c      	adds	r7, #12
 80234fe:	46bd      	mov	sp, r7
 8023500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023504:	4770      	bx	lr
 8023506:	bf00      	nop
 8023508:	e000e100 	.word	0xe000e100

0802350c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 802350c:	b480      	push	{r7}
 802350e:	b083      	sub	sp, #12
 8023510:	af00      	add	r7, sp, #0
 8023512:	4603      	mov	r3, r0
 8023514:	6039      	str	r1, [r7, #0]
 8023516:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8023518:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802351c:	2b00      	cmp	r3, #0
 802351e:	db0a      	blt.n	8023536 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8023520:	683b      	ldr	r3, [r7, #0]
 8023522:	b2da      	uxtb	r2, r3
 8023524:	490c      	ldr	r1, [pc, #48]	; (8023558 <__NVIC_SetPriority+0x4c>)
 8023526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802352a:	0112      	lsls	r2, r2, #4
 802352c:	b2d2      	uxtb	r2, r2
 802352e:	440b      	add	r3, r1
 8023530:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8023534:	e00a      	b.n	802354c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8023536:	683b      	ldr	r3, [r7, #0]
 8023538:	b2da      	uxtb	r2, r3
 802353a:	4908      	ldr	r1, [pc, #32]	; (802355c <__NVIC_SetPriority+0x50>)
 802353c:	79fb      	ldrb	r3, [r7, #7]
 802353e:	f003 030f 	and.w	r3, r3, #15
 8023542:	3b04      	subs	r3, #4
 8023544:	0112      	lsls	r2, r2, #4
 8023546:	b2d2      	uxtb	r2, r2
 8023548:	440b      	add	r3, r1
 802354a:	761a      	strb	r2, [r3, #24]
}
 802354c:	bf00      	nop
 802354e:	370c      	adds	r7, #12
 8023550:	46bd      	mov	sp, r7
 8023552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023556:	4770      	bx	lr
 8023558:	e000e100 	.word	0xe000e100
 802355c:	e000ed00 	.word	0xe000ed00

08023560 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8023560:	b480      	push	{r7}
 8023562:	b089      	sub	sp, #36	; 0x24
 8023564:	af00      	add	r7, sp, #0
 8023566:	60f8      	str	r0, [r7, #12]
 8023568:	60b9      	str	r1, [r7, #8]
 802356a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 802356c:	68fb      	ldr	r3, [r7, #12]
 802356e:	f003 0307 	and.w	r3, r3, #7
 8023572:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8023574:	69fb      	ldr	r3, [r7, #28]
 8023576:	f1c3 0307 	rsb	r3, r3, #7
 802357a:	2b04      	cmp	r3, #4
 802357c:	bf28      	it	cs
 802357e:	2304      	movcs	r3, #4
 8023580:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8023582:	69fb      	ldr	r3, [r7, #28]
 8023584:	3304      	adds	r3, #4
 8023586:	2b06      	cmp	r3, #6
 8023588:	d902      	bls.n	8023590 <NVIC_EncodePriority+0x30>
 802358a:	69fb      	ldr	r3, [r7, #28]
 802358c:	3b03      	subs	r3, #3
 802358e:	e000      	b.n	8023592 <NVIC_EncodePriority+0x32>
 8023590:	2300      	movs	r3, #0
 8023592:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8023594:	f04f 32ff 	mov.w	r2, #4294967295
 8023598:	69bb      	ldr	r3, [r7, #24]
 802359a:	fa02 f303 	lsl.w	r3, r2, r3
 802359e:	43da      	mvns	r2, r3
 80235a0:	68bb      	ldr	r3, [r7, #8]
 80235a2:	401a      	ands	r2, r3
 80235a4:	697b      	ldr	r3, [r7, #20]
 80235a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80235a8:	f04f 31ff 	mov.w	r1, #4294967295
 80235ac:	697b      	ldr	r3, [r7, #20]
 80235ae:	fa01 f303 	lsl.w	r3, r1, r3
 80235b2:	43d9      	mvns	r1, r3
 80235b4:	687b      	ldr	r3, [r7, #4]
 80235b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80235b8:	4313      	orrs	r3, r2
         );
}
 80235ba:	4618      	mov	r0, r3
 80235bc:	3724      	adds	r7, #36	; 0x24
 80235be:	46bd      	mov	sp, r7
 80235c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80235c4:	4770      	bx	lr
	...

080235c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80235c8:	b580      	push	{r7, lr}
 80235ca:	b082      	sub	sp, #8
 80235cc:	af00      	add	r7, sp, #0
 80235ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80235d0:	687b      	ldr	r3, [r7, #4]
 80235d2:	3b01      	subs	r3, #1
 80235d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80235d8:	d301      	bcc.n	80235de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80235da:	2301      	movs	r3, #1
 80235dc:	e00f      	b.n	80235fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80235de:	4a0a      	ldr	r2, [pc, #40]	; (8023608 <SysTick_Config+0x40>)
 80235e0:	687b      	ldr	r3, [r7, #4]
 80235e2:	3b01      	subs	r3, #1
 80235e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80235e6:	210f      	movs	r1, #15
 80235e8:	f04f 30ff 	mov.w	r0, #4294967295
 80235ec:	f7ff ff8e 	bl	802350c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80235f0:	4b05      	ldr	r3, [pc, #20]	; (8023608 <SysTick_Config+0x40>)
 80235f2:	2200      	movs	r2, #0
 80235f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80235f6:	4b04      	ldr	r3, [pc, #16]	; (8023608 <SysTick_Config+0x40>)
 80235f8:	2207      	movs	r2, #7
 80235fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80235fc:	2300      	movs	r3, #0
}
 80235fe:	4618      	mov	r0, r3
 8023600:	3708      	adds	r7, #8
 8023602:	46bd      	mov	sp, r7
 8023604:	bd80      	pop	{r7, pc}
 8023606:	bf00      	nop
 8023608:	e000e010 	.word	0xe000e010

0802360c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 802360c:	b580      	push	{r7, lr}
 802360e:	b082      	sub	sp, #8
 8023610:	af00      	add	r7, sp, #0
 8023612:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8023614:	6878      	ldr	r0, [r7, #4]
 8023616:	f7ff ff29 	bl	802346c <__NVIC_SetPriorityGrouping>
}
 802361a:	bf00      	nop
 802361c:	3708      	adds	r7, #8
 802361e:	46bd      	mov	sp, r7
 8023620:	bd80      	pop	{r7, pc}

08023622 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8023622:	b580      	push	{r7, lr}
 8023624:	b086      	sub	sp, #24
 8023626:	af00      	add	r7, sp, #0
 8023628:	4603      	mov	r3, r0
 802362a:	60b9      	str	r1, [r7, #8]
 802362c:	607a      	str	r2, [r7, #4]
 802362e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8023630:	2300      	movs	r3, #0
 8023632:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8023634:	f7ff ff3e 	bl	80234b4 <__NVIC_GetPriorityGrouping>
 8023638:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 802363a:	687a      	ldr	r2, [r7, #4]
 802363c:	68b9      	ldr	r1, [r7, #8]
 802363e:	6978      	ldr	r0, [r7, #20]
 8023640:	f7ff ff8e 	bl	8023560 <NVIC_EncodePriority>
 8023644:	4602      	mov	r2, r0
 8023646:	f997 300f 	ldrsb.w	r3, [r7, #15]
 802364a:	4611      	mov	r1, r2
 802364c:	4618      	mov	r0, r3
 802364e:	f7ff ff5d 	bl	802350c <__NVIC_SetPriority>
}
 8023652:	bf00      	nop
 8023654:	3718      	adds	r7, #24
 8023656:	46bd      	mov	sp, r7
 8023658:	bd80      	pop	{r7, pc}

0802365a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 802365a:	b580      	push	{r7, lr}
 802365c:	b082      	sub	sp, #8
 802365e:	af00      	add	r7, sp, #0
 8023660:	4603      	mov	r3, r0
 8023662:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8023664:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8023668:	4618      	mov	r0, r3
 802366a:	f7ff ff31 	bl	80234d0 <__NVIC_EnableIRQ>
}
 802366e:	bf00      	nop
 8023670:	3708      	adds	r7, #8
 8023672:	46bd      	mov	sp, r7
 8023674:	bd80      	pop	{r7, pc}

08023676 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8023676:	b580      	push	{r7, lr}
 8023678:	b082      	sub	sp, #8
 802367a:	af00      	add	r7, sp, #0
 802367c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 802367e:	6878      	ldr	r0, [r7, #4]
 8023680:	f7ff ffa2 	bl	80235c8 <SysTick_Config>
 8023684:	4603      	mov	r3, r0
}
 8023686:	4618      	mov	r0, r3
 8023688:	3708      	adds	r7, #8
 802368a:	46bd      	mov	sp, r7
 802368c:	bd80      	pop	{r7, pc}
	...

08023690 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8023690:	b580      	push	{r7, lr}
 8023692:	b086      	sub	sp, #24
 8023694:	af00      	add	r7, sp, #0
 8023696:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8023698:	2300      	movs	r3, #0
 802369a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 802369c:	f7ff fac4 	bl	8022c28 <HAL_GetTick>
 80236a0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80236a2:	687b      	ldr	r3, [r7, #4]
 80236a4:	2b00      	cmp	r3, #0
 80236a6:	d101      	bne.n	80236ac <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80236a8:	2301      	movs	r3, #1
 80236aa:	e099      	b.n	80237e0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80236ac:	687b      	ldr	r3, [r7, #4]
 80236ae:	2200      	movs	r2, #0
 80236b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80236b4:	687b      	ldr	r3, [r7, #4]
 80236b6:	2202      	movs	r2, #2
 80236b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80236bc:	687b      	ldr	r3, [r7, #4]
 80236be:	681b      	ldr	r3, [r3, #0]
 80236c0:	681a      	ldr	r2, [r3, #0]
 80236c2:	687b      	ldr	r3, [r7, #4]
 80236c4:	681b      	ldr	r3, [r3, #0]
 80236c6:	f022 0201 	bic.w	r2, r2, #1
 80236ca:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80236cc:	e00f      	b.n	80236ee <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80236ce:	f7ff faab 	bl	8022c28 <HAL_GetTick>
 80236d2:	4602      	mov	r2, r0
 80236d4:	693b      	ldr	r3, [r7, #16]
 80236d6:	1ad3      	subs	r3, r2, r3
 80236d8:	2b05      	cmp	r3, #5
 80236da:	d908      	bls.n	80236ee <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80236dc:	687b      	ldr	r3, [r7, #4]
 80236de:	2220      	movs	r2, #32
 80236e0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80236e2:	687b      	ldr	r3, [r7, #4]
 80236e4:	2203      	movs	r2, #3
 80236e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80236ea:	2303      	movs	r3, #3
 80236ec:	e078      	b.n	80237e0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80236ee:	687b      	ldr	r3, [r7, #4]
 80236f0:	681b      	ldr	r3, [r3, #0]
 80236f2:	681b      	ldr	r3, [r3, #0]
 80236f4:	f003 0301 	and.w	r3, r3, #1
 80236f8:	2b00      	cmp	r3, #0
 80236fa:	d1e8      	bne.n	80236ce <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80236fc:	687b      	ldr	r3, [r7, #4]
 80236fe:	681b      	ldr	r3, [r3, #0]
 8023700:	681b      	ldr	r3, [r3, #0]
 8023702:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8023704:	697a      	ldr	r2, [r7, #20]
 8023706:	4b38      	ldr	r3, [pc, #224]	; (80237e8 <HAL_DMA_Init+0x158>)
 8023708:	4013      	ands	r3, r2
 802370a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 802370c:	687b      	ldr	r3, [r7, #4]
 802370e:	685a      	ldr	r2, [r3, #4]
 8023710:	687b      	ldr	r3, [r7, #4]
 8023712:	689b      	ldr	r3, [r3, #8]
 8023714:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8023716:	687b      	ldr	r3, [r7, #4]
 8023718:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 802371a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 802371c:	687b      	ldr	r3, [r7, #4]
 802371e:	691b      	ldr	r3, [r3, #16]
 8023720:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8023722:	687b      	ldr	r3, [r7, #4]
 8023724:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8023726:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8023728:	687b      	ldr	r3, [r7, #4]
 802372a:	699b      	ldr	r3, [r3, #24]
 802372c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 802372e:	687b      	ldr	r3, [r7, #4]
 8023730:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8023732:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8023734:	687b      	ldr	r3, [r7, #4]
 8023736:	6a1b      	ldr	r3, [r3, #32]
 8023738:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 802373a:	697a      	ldr	r2, [r7, #20]
 802373c:	4313      	orrs	r3, r2
 802373e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8023740:	687b      	ldr	r3, [r7, #4]
 8023742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8023744:	2b04      	cmp	r3, #4
 8023746:	d107      	bne.n	8023758 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8023748:	687b      	ldr	r3, [r7, #4]
 802374a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802374c:	687b      	ldr	r3, [r7, #4]
 802374e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023750:	4313      	orrs	r3, r2
 8023752:	697a      	ldr	r2, [r7, #20]
 8023754:	4313      	orrs	r3, r2
 8023756:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8023758:	687b      	ldr	r3, [r7, #4]
 802375a:	681b      	ldr	r3, [r3, #0]
 802375c:	697a      	ldr	r2, [r7, #20]
 802375e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8023760:	687b      	ldr	r3, [r7, #4]
 8023762:	681b      	ldr	r3, [r3, #0]
 8023764:	695b      	ldr	r3, [r3, #20]
 8023766:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8023768:	697b      	ldr	r3, [r7, #20]
 802376a:	f023 0307 	bic.w	r3, r3, #7
 802376e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8023770:	687b      	ldr	r3, [r7, #4]
 8023772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8023774:	697a      	ldr	r2, [r7, #20]
 8023776:	4313      	orrs	r3, r2
 8023778:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 802377a:	687b      	ldr	r3, [r7, #4]
 802377c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802377e:	2b04      	cmp	r3, #4
 8023780:	d117      	bne.n	80237b2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8023782:	687b      	ldr	r3, [r7, #4]
 8023784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8023786:	697a      	ldr	r2, [r7, #20]
 8023788:	4313      	orrs	r3, r2
 802378a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 802378c:	687b      	ldr	r3, [r7, #4]
 802378e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8023790:	2b00      	cmp	r3, #0
 8023792:	d00e      	beq.n	80237b2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8023794:	6878      	ldr	r0, [r7, #4]
 8023796:	f000 fa6f 	bl	8023c78 <DMA_CheckFifoParam>
 802379a:	4603      	mov	r3, r0
 802379c:	2b00      	cmp	r3, #0
 802379e:	d008      	beq.n	80237b2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80237a0:	687b      	ldr	r3, [r7, #4]
 80237a2:	2240      	movs	r2, #64	; 0x40
 80237a4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80237a6:	687b      	ldr	r3, [r7, #4]
 80237a8:	2201      	movs	r2, #1
 80237aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80237ae:	2301      	movs	r3, #1
 80237b0:	e016      	b.n	80237e0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80237b2:	687b      	ldr	r3, [r7, #4]
 80237b4:	681b      	ldr	r3, [r3, #0]
 80237b6:	697a      	ldr	r2, [r7, #20]
 80237b8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80237ba:	6878      	ldr	r0, [r7, #4]
 80237bc:	f000 fa26 	bl	8023c0c <DMA_CalcBaseAndBitshift>
 80237c0:	4603      	mov	r3, r0
 80237c2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80237c4:	687b      	ldr	r3, [r7, #4]
 80237c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80237c8:	223f      	movs	r2, #63	; 0x3f
 80237ca:	409a      	lsls	r2, r3
 80237cc:	68fb      	ldr	r3, [r7, #12]
 80237ce:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80237d0:	687b      	ldr	r3, [r7, #4]
 80237d2:	2200      	movs	r2, #0
 80237d4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80237d6:	687b      	ldr	r3, [r7, #4]
 80237d8:	2201      	movs	r2, #1
 80237da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80237de:	2300      	movs	r3, #0
}
 80237e0:	4618      	mov	r0, r3
 80237e2:	3718      	adds	r7, #24
 80237e4:	46bd      	mov	sp, r7
 80237e6:	bd80      	pop	{r7, pc}
 80237e8:	f010803f 	.word	0xf010803f

080237ec <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80237ec:	b580      	push	{r7, lr}
 80237ee:	b086      	sub	sp, #24
 80237f0:	af00      	add	r7, sp, #0
 80237f2:	60f8      	str	r0, [r7, #12]
 80237f4:	60b9      	str	r1, [r7, #8]
 80237f6:	607a      	str	r2, [r7, #4]
 80237f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80237fa:	2300      	movs	r3, #0
 80237fc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80237fe:	68fb      	ldr	r3, [r7, #12]
 8023800:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8023802:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8023804:	68fb      	ldr	r3, [r7, #12]
 8023806:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 802380a:	2b01      	cmp	r3, #1
 802380c:	d101      	bne.n	8023812 <HAL_DMA_Start_IT+0x26>
 802380e:	2302      	movs	r3, #2
 8023810:	e040      	b.n	8023894 <HAL_DMA_Start_IT+0xa8>
 8023812:	68fb      	ldr	r3, [r7, #12]
 8023814:	2201      	movs	r2, #1
 8023816:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 802381a:	68fb      	ldr	r3, [r7, #12]
 802381c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8023820:	b2db      	uxtb	r3, r3
 8023822:	2b01      	cmp	r3, #1
 8023824:	d12f      	bne.n	8023886 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8023826:	68fb      	ldr	r3, [r7, #12]
 8023828:	2202      	movs	r2, #2
 802382a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 802382e:	68fb      	ldr	r3, [r7, #12]
 8023830:	2200      	movs	r2, #0
 8023832:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8023834:	683b      	ldr	r3, [r7, #0]
 8023836:	687a      	ldr	r2, [r7, #4]
 8023838:	68b9      	ldr	r1, [r7, #8]
 802383a:	68f8      	ldr	r0, [r7, #12]
 802383c:	f000 f9b8 	bl	8023bb0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8023840:	68fb      	ldr	r3, [r7, #12]
 8023842:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8023844:	223f      	movs	r2, #63	; 0x3f
 8023846:	409a      	lsls	r2, r3
 8023848:	693b      	ldr	r3, [r7, #16]
 802384a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 802384c:	68fb      	ldr	r3, [r7, #12]
 802384e:	681b      	ldr	r3, [r3, #0]
 8023850:	681a      	ldr	r2, [r3, #0]
 8023852:	68fb      	ldr	r3, [r7, #12]
 8023854:	681b      	ldr	r3, [r3, #0]
 8023856:	f042 0216 	orr.w	r2, r2, #22
 802385a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 802385c:	68fb      	ldr	r3, [r7, #12]
 802385e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023860:	2b00      	cmp	r3, #0
 8023862:	d007      	beq.n	8023874 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8023864:	68fb      	ldr	r3, [r7, #12]
 8023866:	681b      	ldr	r3, [r3, #0]
 8023868:	681a      	ldr	r2, [r3, #0]
 802386a:	68fb      	ldr	r3, [r7, #12]
 802386c:	681b      	ldr	r3, [r3, #0]
 802386e:	f042 0208 	orr.w	r2, r2, #8
 8023872:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8023874:	68fb      	ldr	r3, [r7, #12]
 8023876:	681b      	ldr	r3, [r3, #0]
 8023878:	681a      	ldr	r2, [r3, #0]
 802387a:	68fb      	ldr	r3, [r7, #12]
 802387c:	681b      	ldr	r3, [r3, #0]
 802387e:	f042 0201 	orr.w	r2, r2, #1
 8023882:	601a      	str	r2, [r3, #0]
 8023884:	e005      	b.n	8023892 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8023886:	68fb      	ldr	r3, [r7, #12]
 8023888:	2200      	movs	r2, #0
 802388a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 802388e:	2302      	movs	r3, #2
 8023890:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8023892:	7dfb      	ldrb	r3, [r7, #23]
}
 8023894:	4618      	mov	r0, r3
 8023896:	3718      	adds	r7, #24
 8023898:	46bd      	mov	sp, r7
 802389a:	bd80      	pop	{r7, pc}

0802389c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 802389c:	b580      	push	{r7, lr}
 802389e:	b086      	sub	sp, #24
 80238a0:	af00      	add	r7, sp, #0
 80238a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80238a4:	2300      	movs	r3, #0
 80238a6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80238a8:	4b92      	ldr	r3, [pc, #584]	; (8023af4 <HAL_DMA_IRQHandler+0x258>)
 80238aa:	681b      	ldr	r3, [r3, #0]
 80238ac:	4a92      	ldr	r2, [pc, #584]	; (8023af8 <HAL_DMA_IRQHandler+0x25c>)
 80238ae:	fba2 2303 	umull	r2, r3, r2, r3
 80238b2:	0a9b      	lsrs	r3, r3, #10
 80238b4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80238b6:	687b      	ldr	r3, [r7, #4]
 80238b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80238ba:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80238bc:	693b      	ldr	r3, [r7, #16]
 80238be:	681b      	ldr	r3, [r3, #0]
 80238c0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80238c2:	687b      	ldr	r3, [r7, #4]
 80238c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80238c6:	2208      	movs	r2, #8
 80238c8:	409a      	lsls	r2, r3
 80238ca:	68fb      	ldr	r3, [r7, #12]
 80238cc:	4013      	ands	r3, r2
 80238ce:	2b00      	cmp	r3, #0
 80238d0:	d01a      	beq.n	8023908 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80238d2:	687b      	ldr	r3, [r7, #4]
 80238d4:	681b      	ldr	r3, [r3, #0]
 80238d6:	681b      	ldr	r3, [r3, #0]
 80238d8:	f003 0304 	and.w	r3, r3, #4
 80238dc:	2b00      	cmp	r3, #0
 80238de:	d013      	beq.n	8023908 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80238e0:	687b      	ldr	r3, [r7, #4]
 80238e2:	681b      	ldr	r3, [r3, #0]
 80238e4:	681a      	ldr	r2, [r3, #0]
 80238e6:	687b      	ldr	r3, [r7, #4]
 80238e8:	681b      	ldr	r3, [r3, #0]
 80238ea:	f022 0204 	bic.w	r2, r2, #4
 80238ee:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80238f0:	687b      	ldr	r3, [r7, #4]
 80238f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80238f4:	2208      	movs	r2, #8
 80238f6:	409a      	lsls	r2, r3
 80238f8:	693b      	ldr	r3, [r7, #16]
 80238fa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80238fc:	687b      	ldr	r3, [r7, #4]
 80238fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8023900:	f043 0201 	orr.w	r2, r3, #1
 8023904:	687b      	ldr	r3, [r7, #4]
 8023906:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8023908:	687b      	ldr	r3, [r7, #4]
 802390a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802390c:	2201      	movs	r2, #1
 802390e:	409a      	lsls	r2, r3
 8023910:	68fb      	ldr	r3, [r7, #12]
 8023912:	4013      	ands	r3, r2
 8023914:	2b00      	cmp	r3, #0
 8023916:	d012      	beq.n	802393e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8023918:	687b      	ldr	r3, [r7, #4]
 802391a:	681b      	ldr	r3, [r3, #0]
 802391c:	695b      	ldr	r3, [r3, #20]
 802391e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8023922:	2b00      	cmp	r3, #0
 8023924:	d00b      	beq.n	802393e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8023926:	687b      	ldr	r3, [r7, #4]
 8023928:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802392a:	2201      	movs	r2, #1
 802392c:	409a      	lsls	r2, r3
 802392e:	693b      	ldr	r3, [r7, #16]
 8023930:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8023932:	687b      	ldr	r3, [r7, #4]
 8023934:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8023936:	f043 0202 	orr.w	r2, r3, #2
 802393a:	687b      	ldr	r3, [r7, #4]
 802393c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 802393e:	687b      	ldr	r3, [r7, #4]
 8023940:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8023942:	2204      	movs	r2, #4
 8023944:	409a      	lsls	r2, r3
 8023946:	68fb      	ldr	r3, [r7, #12]
 8023948:	4013      	ands	r3, r2
 802394a:	2b00      	cmp	r3, #0
 802394c:	d012      	beq.n	8023974 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 802394e:	687b      	ldr	r3, [r7, #4]
 8023950:	681b      	ldr	r3, [r3, #0]
 8023952:	681b      	ldr	r3, [r3, #0]
 8023954:	f003 0302 	and.w	r3, r3, #2
 8023958:	2b00      	cmp	r3, #0
 802395a:	d00b      	beq.n	8023974 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 802395c:	687b      	ldr	r3, [r7, #4]
 802395e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8023960:	2204      	movs	r2, #4
 8023962:	409a      	lsls	r2, r3
 8023964:	693b      	ldr	r3, [r7, #16]
 8023966:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8023968:	687b      	ldr	r3, [r7, #4]
 802396a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802396c:	f043 0204 	orr.w	r2, r3, #4
 8023970:	687b      	ldr	r3, [r7, #4]
 8023972:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8023974:	687b      	ldr	r3, [r7, #4]
 8023976:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8023978:	2210      	movs	r2, #16
 802397a:	409a      	lsls	r2, r3
 802397c:	68fb      	ldr	r3, [r7, #12]
 802397e:	4013      	ands	r3, r2
 8023980:	2b00      	cmp	r3, #0
 8023982:	d043      	beq.n	8023a0c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8023984:	687b      	ldr	r3, [r7, #4]
 8023986:	681b      	ldr	r3, [r3, #0]
 8023988:	681b      	ldr	r3, [r3, #0]
 802398a:	f003 0308 	and.w	r3, r3, #8
 802398e:	2b00      	cmp	r3, #0
 8023990:	d03c      	beq.n	8023a0c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8023992:	687b      	ldr	r3, [r7, #4]
 8023994:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8023996:	2210      	movs	r2, #16
 8023998:	409a      	lsls	r2, r3
 802399a:	693b      	ldr	r3, [r7, #16]
 802399c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 802399e:	687b      	ldr	r3, [r7, #4]
 80239a0:	681b      	ldr	r3, [r3, #0]
 80239a2:	681b      	ldr	r3, [r3, #0]
 80239a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80239a8:	2b00      	cmp	r3, #0
 80239aa:	d018      	beq.n	80239de <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80239ac:	687b      	ldr	r3, [r7, #4]
 80239ae:	681b      	ldr	r3, [r3, #0]
 80239b0:	681b      	ldr	r3, [r3, #0]
 80239b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80239b6:	2b00      	cmp	r3, #0
 80239b8:	d108      	bne.n	80239cc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80239ba:	687b      	ldr	r3, [r7, #4]
 80239bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80239be:	2b00      	cmp	r3, #0
 80239c0:	d024      	beq.n	8023a0c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80239c2:	687b      	ldr	r3, [r7, #4]
 80239c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80239c6:	6878      	ldr	r0, [r7, #4]
 80239c8:	4798      	blx	r3
 80239ca:	e01f      	b.n	8023a0c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80239cc:	687b      	ldr	r3, [r7, #4]
 80239ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80239d0:	2b00      	cmp	r3, #0
 80239d2:	d01b      	beq.n	8023a0c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80239d4:	687b      	ldr	r3, [r7, #4]
 80239d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80239d8:	6878      	ldr	r0, [r7, #4]
 80239da:	4798      	blx	r3
 80239dc:	e016      	b.n	8023a0c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80239de:	687b      	ldr	r3, [r7, #4]
 80239e0:	681b      	ldr	r3, [r3, #0]
 80239e2:	681b      	ldr	r3, [r3, #0]
 80239e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80239e8:	2b00      	cmp	r3, #0
 80239ea:	d107      	bne.n	80239fc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80239ec:	687b      	ldr	r3, [r7, #4]
 80239ee:	681b      	ldr	r3, [r3, #0]
 80239f0:	681a      	ldr	r2, [r3, #0]
 80239f2:	687b      	ldr	r3, [r7, #4]
 80239f4:	681b      	ldr	r3, [r3, #0]
 80239f6:	f022 0208 	bic.w	r2, r2, #8
 80239fa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80239fc:	687b      	ldr	r3, [r7, #4]
 80239fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023a00:	2b00      	cmp	r3, #0
 8023a02:	d003      	beq.n	8023a0c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8023a04:	687b      	ldr	r3, [r7, #4]
 8023a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023a08:	6878      	ldr	r0, [r7, #4]
 8023a0a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8023a0c:	687b      	ldr	r3, [r7, #4]
 8023a0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8023a10:	2220      	movs	r2, #32
 8023a12:	409a      	lsls	r2, r3
 8023a14:	68fb      	ldr	r3, [r7, #12]
 8023a16:	4013      	ands	r3, r2
 8023a18:	2b00      	cmp	r3, #0
 8023a1a:	f000 808e 	beq.w	8023b3a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8023a1e:	687b      	ldr	r3, [r7, #4]
 8023a20:	681b      	ldr	r3, [r3, #0]
 8023a22:	681b      	ldr	r3, [r3, #0]
 8023a24:	f003 0310 	and.w	r3, r3, #16
 8023a28:	2b00      	cmp	r3, #0
 8023a2a:	f000 8086 	beq.w	8023b3a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8023a2e:	687b      	ldr	r3, [r7, #4]
 8023a30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8023a32:	2220      	movs	r2, #32
 8023a34:	409a      	lsls	r2, r3
 8023a36:	693b      	ldr	r3, [r7, #16]
 8023a38:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8023a3a:	687b      	ldr	r3, [r7, #4]
 8023a3c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8023a40:	b2db      	uxtb	r3, r3
 8023a42:	2b05      	cmp	r3, #5
 8023a44:	d136      	bne.n	8023ab4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8023a46:	687b      	ldr	r3, [r7, #4]
 8023a48:	681b      	ldr	r3, [r3, #0]
 8023a4a:	681a      	ldr	r2, [r3, #0]
 8023a4c:	687b      	ldr	r3, [r7, #4]
 8023a4e:	681b      	ldr	r3, [r3, #0]
 8023a50:	f022 0216 	bic.w	r2, r2, #22
 8023a54:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8023a56:	687b      	ldr	r3, [r7, #4]
 8023a58:	681b      	ldr	r3, [r3, #0]
 8023a5a:	695a      	ldr	r2, [r3, #20]
 8023a5c:	687b      	ldr	r3, [r7, #4]
 8023a5e:	681b      	ldr	r3, [r3, #0]
 8023a60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8023a64:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8023a66:	687b      	ldr	r3, [r7, #4]
 8023a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023a6a:	2b00      	cmp	r3, #0
 8023a6c:	d103      	bne.n	8023a76 <HAL_DMA_IRQHandler+0x1da>
 8023a6e:	687b      	ldr	r3, [r7, #4]
 8023a70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8023a72:	2b00      	cmp	r3, #0
 8023a74:	d007      	beq.n	8023a86 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8023a76:	687b      	ldr	r3, [r7, #4]
 8023a78:	681b      	ldr	r3, [r3, #0]
 8023a7a:	681a      	ldr	r2, [r3, #0]
 8023a7c:	687b      	ldr	r3, [r7, #4]
 8023a7e:	681b      	ldr	r3, [r3, #0]
 8023a80:	f022 0208 	bic.w	r2, r2, #8
 8023a84:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8023a86:	687b      	ldr	r3, [r7, #4]
 8023a88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8023a8a:	223f      	movs	r2, #63	; 0x3f
 8023a8c:	409a      	lsls	r2, r3
 8023a8e:	693b      	ldr	r3, [r7, #16]
 8023a90:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8023a92:	687b      	ldr	r3, [r7, #4]
 8023a94:	2200      	movs	r2, #0
 8023a96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8023a9a:	687b      	ldr	r3, [r7, #4]
 8023a9c:	2201      	movs	r2, #1
 8023a9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8023aa2:	687b      	ldr	r3, [r7, #4]
 8023aa4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8023aa6:	2b00      	cmp	r3, #0
 8023aa8:	d07d      	beq.n	8023ba6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8023aaa:	687b      	ldr	r3, [r7, #4]
 8023aac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8023aae:	6878      	ldr	r0, [r7, #4]
 8023ab0:	4798      	blx	r3
        }
        return;
 8023ab2:	e078      	b.n	8023ba6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8023ab4:	687b      	ldr	r3, [r7, #4]
 8023ab6:	681b      	ldr	r3, [r3, #0]
 8023ab8:	681b      	ldr	r3, [r3, #0]
 8023aba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8023abe:	2b00      	cmp	r3, #0
 8023ac0:	d01c      	beq.n	8023afc <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8023ac2:	687b      	ldr	r3, [r7, #4]
 8023ac4:	681b      	ldr	r3, [r3, #0]
 8023ac6:	681b      	ldr	r3, [r3, #0]
 8023ac8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8023acc:	2b00      	cmp	r3, #0
 8023ace:	d108      	bne.n	8023ae2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8023ad0:	687b      	ldr	r3, [r7, #4]
 8023ad2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8023ad4:	2b00      	cmp	r3, #0
 8023ad6:	d030      	beq.n	8023b3a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8023ad8:	687b      	ldr	r3, [r7, #4]
 8023ada:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8023adc:	6878      	ldr	r0, [r7, #4]
 8023ade:	4798      	blx	r3
 8023ae0:	e02b      	b.n	8023b3a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8023ae2:	687b      	ldr	r3, [r7, #4]
 8023ae4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023ae6:	2b00      	cmp	r3, #0
 8023ae8:	d027      	beq.n	8023b3a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8023aea:	687b      	ldr	r3, [r7, #4]
 8023aec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023aee:	6878      	ldr	r0, [r7, #4]
 8023af0:	4798      	blx	r3
 8023af2:	e022      	b.n	8023b3a <HAL_DMA_IRQHandler+0x29e>
 8023af4:	20000000 	.word	0x20000000
 8023af8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8023afc:	687b      	ldr	r3, [r7, #4]
 8023afe:	681b      	ldr	r3, [r3, #0]
 8023b00:	681b      	ldr	r3, [r3, #0]
 8023b02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8023b06:	2b00      	cmp	r3, #0
 8023b08:	d10f      	bne.n	8023b2a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8023b0a:	687b      	ldr	r3, [r7, #4]
 8023b0c:	681b      	ldr	r3, [r3, #0]
 8023b0e:	681a      	ldr	r2, [r3, #0]
 8023b10:	687b      	ldr	r3, [r7, #4]
 8023b12:	681b      	ldr	r3, [r3, #0]
 8023b14:	f022 0210 	bic.w	r2, r2, #16
 8023b18:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8023b1a:	687b      	ldr	r3, [r7, #4]
 8023b1c:	2200      	movs	r2, #0
 8023b1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8023b22:	687b      	ldr	r3, [r7, #4]
 8023b24:	2201      	movs	r2, #1
 8023b26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8023b2a:	687b      	ldr	r3, [r7, #4]
 8023b2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023b2e:	2b00      	cmp	r3, #0
 8023b30:	d003      	beq.n	8023b3a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8023b32:	687b      	ldr	r3, [r7, #4]
 8023b34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023b36:	6878      	ldr	r0, [r7, #4]
 8023b38:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8023b3a:	687b      	ldr	r3, [r7, #4]
 8023b3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8023b3e:	2b00      	cmp	r3, #0
 8023b40:	d032      	beq.n	8023ba8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8023b42:	687b      	ldr	r3, [r7, #4]
 8023b44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8023b46:	f003 0301 	and.w	r3, r3, #1
 8023b4a:	2b00      	cmp	r3, #0
 8023b4c:	d022      	beq.n	8023b94 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8023b4e:	687b      	ldr	r3, [r7, #4]
 8023b50:	2205      	movs	r2, #5
 8023b52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8023b56:	687b      	ldr	r3, [r7, #4]
 8023b58:	681b      	ldr	r3, [r3, #0]
 8023b5a:	681a      	ldr	r2, [r3, #0]
 8023b5c:	687b      	ldr	r3, [r7, #4]
 8023b5e:	681b      	ldr	r3, [r3, #0]
 8023b60:	f022 0201 	bic.w	r2, r2, #1
 8023b64:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8023b66:	68bb      	ldr	r3, [r7, #8]
 8023b68:	3301      	adds	r3, #1
 8023b6a:	60bb      	str	r3, [r7, #8]
 8023b6c:	697a      	ldr	r2, [r7, #20]
 8023b6e:	429a      	cmp	r2, r3
 8023b70:	d307      	bcc.n	8023b82 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8023b72:	687b      	ldr	r3, [r7, #4]
 8023b74:	681b      	ldr	r3, [r3, #0]
 8023b76:	681b      	ldr	r3, [r3, #0]
 8023b78:	f003 0301 	and.w	r3, r3, #1
 8023b7c:	2b00      	cmp	r3, #0
 8023b7e:	d1f2      	bne.n	8023b66 <HAL_DMA_IRQHandler+0x2ca>
 8023b80:	e000      	b.n	8023b84 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8023b82:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8023b84:	687b      	ldr	r3, [r7, #4]
 8023b86:	2200      	movs	r2, #0
 8023b88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8023b8c:	687b      	ldr	r3, [r7, #4]
 8023b8e:	2201      	movs	r2, #1
 8023b90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8023b94:	687b      	ldr	r3, [r7, #4]
 8023b96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8023b98:	2b00      	cmp	r3, #0
 8023b9a:	d005      	beq.n	8023ba8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8023b9c:	687b      	ldr	r3, [r7, #4]
 8023b9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8023ba0:	6878      	ldr	r0, [r7, #4]
 8023ba2:	4798      	blx	r3
 8023ba4:	e000      	b.n	8023ba8 <HAL_DMA_IRQHandler+0x30c>
        return;
 8023ba6:	bf00      	nop
    }
  }
}
 8023ba8:	3718      	adds	r7, #24
 8023baa:	46bd      	mov	sp, r7
 8023bac:	bd80      	pop	{r7, pc}
 8023bae:	bf00      	nop

08023bb0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8023bb0:	b480      	push	{r7}
 8023bb2:	b085      	sub	sp, #20
 8023bb4:	af00      	add	r7, sp, #0
 8023bb6:	60f8      	str	r0, [r7, #12]
 8023bb8:	60b9      	str	r1, [r7, #8]
 8023bba:	607a      	str	r2, [r7, #4]
 8023bbc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8023bbe:	68fb      	ldr	r3, [r7, #12]
 8023bc0:	681b      	ldr	r3, [r3, #0]
 8023bc2:	681a      	ldr	r2, [r3, #0]
 8023bc4:	68fb      	ldr	r3, [r7, #12]
 8023bc6:	681b      	ldr	r3, [r3, #0]
 8023bc8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8023bcc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8023bce:	68fb      	ldr	r3, [r7, #12]
 8023bd0:	681b      	ldr	r3, [r3, #0]
 8023bd2:	683a      	ldr	r2, [r7, #0]
 8023bd4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8023bd6:	68fb      	ldr	r3, [r7, #12]
 8023bd8:	689b      	ldr	r3, [r3, #8]
 8023bda:	2b40      	cmp	r3, #64	; 0x40
 8023bdc:	d108      	bne.n	8023bf0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8023bde:	68fb      	ldr	r3, [r7, #12]
 8023be0:	681b      	ldr	r3, [r3, #0]
 8023be2:	687a      	ldr	r2, [r7, #4]
 8023be4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8023be6:	68fb      	ldr	r3, [r7, #12]
 8023be8:	681b      	ldr	r3, [r3, #0]
 8023bea:	68ba      	ldr	r2, [r7, #8]
 8023bec:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8023bee:	e007      	b.n	8023c00 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8023bf0:	68fb      	ldr	r3, [r7, #12]
 8023bf2:	681b      	ldr	r3, [r3, #0]
 8023bf4:	68ba      	ldr	r2, [r7, #8]
 8023bf6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8023bf8:	68fb      	ldr	r3, [r7, #12]
 8023bfa:	681b      	ldr	r3, [r3, #0]
 8023bfc:	687a      	ldr	r2, [r7, #4]
 8023bfe:	60da      	str	r2, [r3, #12]
}
 8023c00:	bf00      	nop
 8023c02:	3714      	adds	r7, #20
 8023c04:	46bd      	mov	sp, r7
 8023c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023c0a:	4770      	bx	lr

08023c0c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8023c0c:	b480      	push	{r7}
 8023c0e:	b085      	sub	sp, #20
 8023c10:	af00      	add	r7, sp, #0
 8023c12:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8023c14:	687b      	ldr	r3, [r7, #4]
 8023c16:	681b      	ldr	r3, [r3, #0]
 8023c18:	b2db      	uxtb	r3, r3
 8023c1a:	3b10      	subs	r3, #16
 8023c1c:	4a14      	ldr	r2, [pc, #80]	; (8023c70 <DMA_CalcBaseAndBitshift+0x64>)
 8023c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8023c22:	091b      	lsrs	r3, r3, #4
 8023c24:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8023c26:	4a13      	ldr	r2, [pc, #76]	; (8023c74 <DMA_CalcBaseAndBitshift+0x68>)
 8023c28:	68fb      	ldr	r3, [r7, #12]
 8023c2a:	4413      	add	r3, r2
 8023c2c:	781b      	ldrb	r3, [r3, #0]
 8023c2e:	461a      	mov	r2, r3
 8023c30:	687b      	ldr	r3, [r7, #4]
 8023c32:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8023c34:	68fb      	ldr	r3, [r7, #12]
 8023c36:	2b03      	cmp	r3, #3
 8023c38:	d909      	bls.n	8023c4e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8023c3a:	687b      	ldr	r3, [r7, #4]
 8023c3c:	681b      	ldr	r3, [r3, #0]
 8023c3e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8023c42:	f023 0303 	bic.w	r3, r3, #3
 8023c46:	1d1a      	adds	r2, r3, #4
 8023c48:	687b      	ldr	r3, [r7, #4]
 8023c4a:	659a      	str	r2, [r3, #88]	; 0x58
 8023c4c:	e007      	b.n	8023c5e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8023c4e:	687b      	ldr	r3, [r7, #4]
 8023c50:	681b      	ldr	r3, [r3, #0]
 8023c52:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8023c56:	f023 0303 	bic.w	r3, r3, #3
 8023c5a:	687a      	ldr	r2, [r7, #4]
 8023c5c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8023c5e:	687b      	ldr	r3, [r7, #4]
 8023c60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8023c62:	4618      	mov	r0, r3
 8023c64:	3714      	adds	r7, #20
 8023c66:	46bd      	mov	sp, r7
 8023c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023c6c:	4770      	bx	lr
 8023c6e:	bf00      	nop
 8023c70:	aaaaaaab 	.word	0xaaaaaaab
 8023c74:	08025cb8 	.word	0x08025cb8

08023c78 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8023c78:	b480      	push	{r7}
 8023c7a:	b085      	sub	sp, #20
 8023c7c:	af00      	add	r7, sp, #0
 8023c7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8023c80:	2300      	movs	r3, #0
 8023c82:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8023c84:	687b      	ldr	r3, [r7, #4]
 8023c86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8023c88:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8023c8a:	687b      	ldr	r3, [r7, #4]
 8023c8c:	699b      	ldr	r3, [r3, #24]
 8023c8e:	2b00      	cmp	r3, #0
 8023c90:	d11f      	bne.n	8023cd2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8023c92:	68bb      	ldr	r3, [r7, #8]
 8023c94:	2b03      	cmp	r3, #3
 8023c96:	d855      	bhi.n	8023d44 <DMA_CheckFifoParam+0xcc>
 8023c98:	a201      	add	r2, pc, #4	; (adr r2, 8023ca0 <DMA_CheckFifoParam+0x28>)
 8023c9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8023c9e:	bf00      	nop
 8023ca0:	08023cb1 	.word	0x08023cb1
 8023ca4:	08023cc3 	.word	0x08023cc3
 8023ca8:	08023cb1 	.word	0x08023cb1
 8023cac:	08023d45 	.word	0x08023d45
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8023cb0:	687b      	ldr	r3, [r7, #4]
 8023cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8023cb4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8023cb8:	2b00      	cmp	r3, #0
 8023cba:	d045      	beq.n	8023d48 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8023cbc:	2301      	movs	r3, #1
 8023cbe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8023cc0:	e042      	b.n	8023d48 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8023cc2:	687b      	ldr	r3, [r7, #4]
 8023cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8023cc6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8023cca:	d13f      	bne.n	8023d4c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8023ccc:	2301      	movs	r3, #1
 8023cce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8023cd0:	e03c      	b.n	8023d4c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8023cd2:	687b      	ldr	r3, [r7, #4]
 8023cd4:	699b      	ldr	r3, [r3, #24]
 8023cd6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8023cda:	d121      	bne.n	8023d20 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8023cdc:	68bb      	ldr	r3, [r7, #8]
 8023cde:	2b03      	cmp	r3, #3
 8023ce0:	d836      	bhi.n	8023d50 <DMA_CheckFifoParam+0xd8>
 8023ce2:	a201      	add	r2, pc, #4	; (adr r2, 8023ce8 <DMA_CheckFifoParam+0x70>)
 8023ce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8023ce8:	08023cf9 	.word	0x08023cf9
 8023cec:	08023cff 	.word	0x08023cff
 8023cf0:	08023cf9 	.word	0x08023cf9
 8023cf4:	08023d11 	.word	0x08023d11
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8023cf8:	2301      	movs	r3, #1
 8023cfa:	73fb      	strb	r3, [r7, #15]
      break;
 8023cfc:	e02f      	b.n	8023d5e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8023cfe:	687b      	ldr	r3, [r7, #4]
 8023d00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8023d02:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8023d06:	2b00      	cmp	r3, #0
 8023d08:	d024      	beq.n	8023d54 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8023d0a:	2301      	movs	r3, #1
 8023d0c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8023d0e:	e021      	b.n	8023d54 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8023d10:	687b      	ldr	r3, [r7, #4]
 8023d12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8023d14:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8023d18:	d11e      	bne.n	8023d58 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8023d1a:	2301      	movs	r3, #1
 8023d1c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8023d1e:	e01b      	b.n	8023d58 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8023d20:	68bb      	ldr	r3, [r7, #8]
 8023d22:	2b02      	cmp	r3, #2
 8023d24:	d902      	bls.n	8023d2c <DMA_CheckFifoParam+0xb4>
 8023d26:	2b03      	cmp	r3, #3
 8023d28:	d003      	beq.n	8023d32 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8023d2a:	e018      	b.n	8023d5e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8023d2c:	2301      	movs	r3, #1
 8023d2e:	73fb      	strb	r3, [r7, #15]
      break;
 8023d30:	e015      	b.n	8023d5e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8023d32:	687b      	ldr	r3, [r7, #4]
 8023d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8023d36:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8023d3a:	2b00      	cmp	r3, #0
 8023d3c:	d00e      	beq.n	8023d5c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8023d3e:	2301      	movs	r3, #1
 8023d40:	73fb      	strb	r3, [r7, #15]
      break;
 8023d42:	e00b      	b.n	8023d5c <DMA_CheckFifoParam+0xe4>
      break;
 8023d44:	bf00      	nop
 8023d46:	e00a      	b.n	8023d5e <DMA_CheckFifoParam+0xe6>
      break;
 8023d48:	bf00      	nop
 8023d4a:	e008      	b.n	8023d5e <DMA_CheckFifoParam+0xe6>
      break;
 8023d4c:	bf00      	nop
 8023d4e:	e006      	b.n	8023d5e <DMA_CheckFifoParam+0xe6>
      break;
 8023d50:	bf00      	nop
 8023d52:	e004      	b.n	8023d5e <DMA_CheckFifoParam+0xe6>
      break;
 8023d54:	bf00      	nop
 8023d56:	e002      	b.n	8023d5e <DMA_CheckFifoParam+0xe6>
      break;   
 8023d58:	bf00      	nop
 8023d5a:	e000      	b.n	8023d5e <DMA_CheckFifoParam+0xe6>
      break;
 8023d5c:	bf00      	nop
    }
  } 
  
  return status; 
 8023d5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8023d60:	4618      	mov	r0, r3
 8023d62:	3714      	adds	r7, #20
 8023d64:	46bd      	mov	sp, r7
 8023d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023d6a:	4770      	bx	lr

08023d6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8023d6c:	b480      	push	{r7}
 8023d6e:	b089      	sub	sp, #36	; 0x24
 8023d70:	af00      	add	r7, sp, #0
 8023d72:	6078      	str	r0, [r7, #4]
 8023d74:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8023d76:	2300      	movs	r3, #0
 8023d78:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8023d7a:	2300      	movs	r3, #0
 8023d7c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8023d7e:	2300      	movs	r3, #0
 8023d80:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8023d82:	2300      	movs	r3, #0
 8023d84:	61fb      	str	r3, [r7, #28]
 8023d86:	e16b      	b.n	8024060 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8023d88:	2201      	movs	r2, #1
 8023d8a:	69fb      	ldr	r3, [r7, #28]
 8023d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8023d90:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8023d92:	683b      	ldr	r3, [r7, #0]
 8023d94:	681b      	ldr	r3, [r3, #0]
 8023d96:	697a      	ldr	r2, [r7, #20]
 8023d98:	4013      	ands	r3, r2
 8023d9a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8023d9c:	693a      	ldr	r2, [r7, #16]
 8023d9e:	697b      	ldr	r3, [r7, #20]
 8023da0:	429a      	cmp	r2, r3
 8023da2:	f040 815a 	bne.w	802405a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8023da6:	683b      	ldr	r3, [r7, #0]
 8023da8:	685b      	ldr	r3, [r3, #4]
 8023daa:	2b01      	cmp	r3, #1
 8023dac:	d00b      	beq.n	8023dc6 <HAL_GPIO_Init+0x5a>
 8023dae:	683b      	ldr	r3, [r7, #0]
 8023db0:	685b      	ldr	r3, [r3, #4]
 8023db2:	2b02      	cmp	r3, #2
 8023db4:	d007      	beq.n	8023dc6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8023db6:	683b      	ldr	r3, [r7, #0]
 8023db8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8023dba:	2b11      	cmp	r3, #17
 8023dbc:	d003      	beq.n	8023dc6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8023dbe:	683b      	ldr	r3, [r7, #0]
 8023dc0:	685b      	ldr	r3, [r3, #4]
 8023dc2:	2b12      	cmp	r3, #18
 8023dc4:	d130      	bne.n	8023e28 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8023dc6:	687b      	ldr	r3, [r7, #4]
 8023dc8:	689b      	ldr	r3, [r3, #8]
 8023dca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8023dcc:	69fb      	ldr	r3, [r7, #28]
 8023dce:	005b      	lsls	r3, r3, #1
 8023dd0:	2203      	movs	r2, #3
 8023dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8023dd6:	43db      	mvns	r3, r3
 8023dd8:	69ba      	ldr	r2, [r7, #24]
 8023dda:	4013      	ands	r3, r2
 8023ddc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8023dde:	683b      	ldr	r3, [r7, #0]
 8023de0:	68da      	ldr	r2, [r3, #12]
 8023de2:	69fb      	ldr	r3, [r7, #28]
 8023de4:	005b      	lsls	r3, r3, #1
 8023de6:	fa02 f303 	lsl.w	r3, r2, r3
 8023dea:	69ba      	ldr	r2, [r7, #24]
 8023dec:	4313      	orrs	r3, r2
 8023dee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8023df0:	687b      	ldr	r3, [r7, #4]
 8023df2:	69ba      	ldr	r2, [r7, #24]
 8023df4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8023df6:	687b      	ldr	r3, [r7, #4]
 8023df8:	685b      	ldr	r3, [r3, #4]
 8023dfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8023dfc:	2201      	movs	r2, #1
 8023dfe:	69fb      	ldr	r3, [r7, #28]
 8023e00:	fa02 f303 	lsl.w	r3, r2, r3
 8023e04:	43db      	mvns	r3, r3
 8023e06:	69ba      	ldr	r2, [r7, #24]
 8023e08:	4013      	ands	r3, r2
 8023e0a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8023e0c:	683b      	ldr	r3, [r7, #0]
 8023e0e:	685b      	ldr	r3, [r3, #4]
 8023e10:	091b      	lsrs	r3, r3, #4
 8023e12:	f003 0201 	and.w	r2, r3, #1
 8023e16:	69fb      	ldr	r3, [r7, #28]
 8023e18:	fa02 f303 	lsl.w	r3, r2, r3
 8023e1c:	69ba      	ldr	r2, [r7, #24]
 8023e1e:	4313      	orrs	r3, r2
 8023e20:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8023e22:	687b      	ldr	r3, [r7, #4]
 8023e24:	69ba      	ldr	r2, [r7, #24]
 8023e26:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8023e28:	687b      	ldr	r3, [r7, #4]
 8023e2a:	68db      	ldr	r3, [r3, #12]
 8023e2c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8023e2e:	69fb      	ldr	r3, [r7, #28]
 8023e30:	005b      	lsls	r3, r3, #1
 8023e32:	2203      	movs	r2, #3
 8023e34:	fa02 f303 	lsl.w	r3, r2, r3
 8023e38:	43db      	mvns	r3, r3
 8023e3a:	69ba      	ldr	r2, [r7, #24]
 8023e3c:	4013      	ands	r3, r2
 8023e3e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8023e40:	683b      	ldr	r3, [r7, #0]
 8023e42:	689a      	ldr	r2, [r3, #8]
 8023e44:	69fb      	ldr	r3, [r7, #28]
 8023e46:	005b      	lsls	r3, r3, #1
 8023e48:	fa02 f303 	lsl.w	r3, r2, r3
 8023e4c:	69ba      	ldr	r2, [r7, #24]
 8023e4e:	4313      	orrs	r3, r2
 8023e50:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8023e52:	687b      	ldr	r3, [r7, #4]
 8023e54:	69ba      	ldr	r2, [r7, #24]
 8023e56:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8023e58:	683b      	ldr	r3, [r7, #0]
 8023e5a:	685b      	ldr	r3, [r3, #4]
 8023e5c:	2b02      	cmp	r3, #2
 8023e5e:	d003      	beq.n	8023e68 <HAL_GPIO_Init+0xfc>
 8023e60:	683b      	ldr	r3, [r7, #0]
 8023e62:	685b      	ldr	r3, [r3, #4]
 8023e64:	2b12      	cmp	r3, #18
 8023e66:	d123      	bne.n	8023eb0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8023e68:	69fb      	ldr	r3, [r7, #28]
 8023e6a:	08da      	lsrs	r2, r3, #3
 8023e6c:	687b      	ldr	r3, [r7, #4]
 8023e6e:	3208      	adds	r2, #8
 8023e70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8023e74:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8023e76:	69fb      	ldr	r3, [r7, #28]
 8023e78:	f003 0307 	and.w	r3, r3, #7
 8023e7c:	009b      	lsls	r3, r3, #2
 8023e7e:	220f      	movs	r2, #15
 8023e80:	fa02 f303 	lsl.w	r3, r2, r3
 8023e84:	43db      	mvns	r3, r3
 8023e86:	69ba      	ldr	r2, [r7, #24]
 8023e88:	4013      	ands	r3, r2
 8023e8a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8023e8c:	683b      	ldr	r3, [r7, #0]
 8023e8e:	691a      	ldr	r2, [r3, #16]
 8023e90:	69fb      	ldr	r3, [r7, #28]
 8023e92:	f003 0307 	and.w	r3, r3, #7
 8023e96:	009b      	lsls	r3, r3, #2
 8023e98:	fa02 f303 	lsl.w	r3, r2, r3
 8023e9c:	69ba      	ldr	r2, [r7, #24]
 8023e9e:	4313      	orrs	r3, r2
 8023ea0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8023ea2:	69fb      	ldr	r3, [r7, #28]
 8023ea4:	08da      	lsrs	r2, r3, #3
 8023ea6:	687b      	ldr	r3, [r7, #4]
 8023ea8:	3208      	adds	r2, #8
 8023eaa:	69b9      	ldr	r1, [r7, #24]
 8023eac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8023eb0:	687b      	ldr	r3, [r7, #4]
 8023eb2:	681b      	ldr	r3, [r3, #0]
 8023eb4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8023eb6:	69fb      	ldr	r3, [r7, #28]
 8023eb8:	005b      	lsls	r3, r3, #1
 8023eba:	2203      	movs	r2, #3
 8023ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8023ec0:	43db      	mvns	r3, r3
 8023ec2:	69ba      	ldr	r2, [r7, #24]
 8023ec4:	4013      	ands	r3, r2
 8023ec6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8023ec8:	683b      	ldr	r3, [r7, #0]
 8023eca:	685b      	ldr	r3, [r3, #4]
 8023ecc:	f003 0203 	and.w	r2, r3, #3
 8023ed0:	69fb      	ldr	r3, [r7, #28]
 8023ed2:	005b      	lsls	r3, r3, #1
 8023ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8023ed8:	69ba      	ldr	r2, [r7, #24]
 8023eda:	4313      	orrs	r3, r2
 8023edc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8023ede:	687b      	ldr	r3, [r7, #4]
 8023ee0:	69ba      	ldr	r2, [r7, #24]
 8023ee2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8023ee4:	683b      	ldr	r3, [r7, #0]
 8023ee6:	685b      	ldr	r3, [r3, #4]
 8023ee8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8023eec:	2b00      	cmp	r3, #0
 8023eee:	f000 80b4 	beq.w	802405a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8023ef2:	2300      	movs	r3, #0
 8023ef4:	60fb      	str	r3, [r7, #12]
 8023ef6:	4b5f      	ldr	r3, [pc, #380]	; (8024074 <HAL_GPIO_Init+0x308>)
 8023ef8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8023efa:	4a5e      	ldr	r2, [pc, #376]	; (8024074 <HAL_GPIO_Init+0x308>)
 8023efc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8023f00:	6453      	str	r3, [r2, #68]	; 0x44
 8023f02:	4b5c      	ldr	r3, [pc, #368]	; (8024074 <HAL_GPIO_Init+0x308>)
 8023f04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8023f06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8023f0a:	60fb      	str	r3, [r7, #12]
 8023f0c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8023f0e:	4a5a      	ldr	r2, [pc, #360]	; (8024078 <HAL_GPIO_Init+0x30c>)
 8023f10:	69fb      	ldr	r3, [r7, #28]
 8023f12:	089b      	lsrs	r3, r3, #2
 8023f14:	3302      	adds	r3, #2
 8023f16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8023f1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8023f1c:	69fb      	ldr	r3, [r7, #28]
 8023f1e:	f003 0303 	and.w	r3, r3, #3
 8023f22:	009b      	lsls	r3, r3, #2
 8023f24:	220f      	movs	r2, #15
 8023f26:	fa02 f303 	lsl.w	r3, r2, r3
 8023f2a:	43db      	mvns	r3, r3
 8023f2c:	69ba      	ldr	r2, [r7, #24]
 8023f2e:	4013      	ands	r3, r2
 8023f30:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8023f32:	687b      	ldr	r3, [r7, #4]
 8023f34:	4a51      	ldr	r2, [pc, #324]	; (802407c <HAL_GPIO_Init+0x310>)
 8023f36:	4293      	cmp	r3, r2
 8023f38:	d02b      	beq.n	8023f92 <HAL_GPIO_Init+0x226>
 8023f3a:	687b      	ldr	r3, [r7, #4]
 8023f3c:	4a50      	ldr	r2, [pc, #320]	; (8024080 <HAL_GPIO_Init+0x314>)
 8023f3e:	4293      	cmp	r3, r2
 8023f40:	d025      	beq.n	8023f8e <HAL_GPIO_Init+0x222>
 8023f42:	687b      	ldr	r3, [r7, #4]
 8023f44:	4a4f      	ldr	r2, [pc, #316]	; (8024084 <HAL_GPIO_Init+0x318>)
 8023f46:	4293      	cmp	r3, r2
 8023f48:	d01f      	beq.n	8023f8a <HAL_GPIO_Init+0x21e>
 8023f4a:	687b      	ldr	r3, [r7, #4]
 8023f4c:	4a4e      	ldr	r2, [pc, #312]	; (8024088 <HAL_GPIO_Init+0x31c>)
 8023f4e:	4293      	cmp	r3, r2
 8023f50:	d019      	beq.n	8023f86 <HAL_GPIO_Init+0x21a>
 8023f52:	687b      	ldr	r3, [r7, #4]
 8023f54:	4a4d      	ldr	r2, [pc, #308]	; (802408c <HAL_GPIO_Init+0x320>)
 8023f56:	4293      	cmp	r3, r2
 8023f58:	d013      	beq.n	8023f82 <HAL_GPIO_Init+0x216>
 8023f5a:	687b      	ldr	r3, [r7, #4]
 8023f5c:	4a4c      	ldr	r2, [pc, #304]	; (8024090 <HAL_GPIO_Init+0x324>)
 8023f5e:	4293      	cmp	r3, r2
 8023f60:	d00d      	beq.n	8023f7e <HAL_GPIO_Init+0x212>
 8023f62:	687b      	ldr	r3, [r7, #4]
 8023f64:	4a4b      	ldr	r2, [pc, #300]	; (8024094 <HAL_GPIO_Init+0x328>)
 8023f66:	4293      	cmp	r3, r2
 8023f68:	d007      	beq.n	8023f7a <HAL_GPIO_Init+0x20e>
 8023f6a:	687b      	ldr	r3, [r7, #4]
 8023f6c:	4a4a      	ldr	r2, [pc, #296]	; (8024098 <HAL_GPIO_Init+0x32c>)
 8023f6e:	4293      	cmp	r3, r2
 8023f70:	d101      	bne.n	8023f76 <HAL_GPIO_Init+0x20a>
 8023f72:	2307      	movs	r3, #7
 8023f74:	e00e      	b.n	8023f94 <HAL_GPIO_Init+0x228>
 8023f76:	2308      	movs	r3, #8
 8023f78:	e00c      	b.n	8023f94 <HAL_GPIO_Init+0x228>
 8023f7a:	2306      	movs	r3, #6
 8023f7c:	e00a      	b.n	8023f94 <HAL_GPIO_Init+0x228>
 8023f7e:	2305      	movs	r3, #5
 8023f80:	e008      	b.n	8023f94 <HAL_GPIO_Init+0x228>
 8023f82:	2304      	movs	r3, #4
 8023f84:	e006      	b.n	8023f94 <HAL_GPIO_Init+0x228>
 8023f86:	2303      	movs	r3, #3
 8023f88:	e004      	b.n	8023f94 <HAL_GPIO_Init+0x228>
 8023f8a:	2302      	movs	r3, #2
 8023f8c:	e002      	b.n	8023f94 <HAL_GPIO_Init+0x228>
 8023f8e:	2301      	movs	r3, #1
 8023f90:	e000      	b.n	8023f94 <HAL_GPIO_Init+0x228>
 8023f92:	2300      	movs	r3, #0
 8023f94:	69fa      	ldr	r2, [r7, #28]
 8023f96:	f002 0203 	and.w	r2, r2, #3
 8023f9a:	0092      	lsls	r2, r2, #2
 8023f9c:	4093      	lsls	r3, r2
 8023f9e:	69ba      	ldr	r2, [r7, #24]
 8023fa0:	4313      	orrs	r3, r2
 8023fa2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8023fa4:	4934      	ldr	r1, [pc, #208]	; (8024078 <HAL_GPIO_Init+0x30c>)
 8023fa6:	69fb      	ldr	r3, [r7, #28]
 8023fa8:	089b      	lsrs	r3, r3, #2
 8023faa:	3302      	adds	r3, #2
 8023fac:	69ba      	ldr	r2, [r7, #24]
 8023fae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8023fb2:	4b3a      	ldr	r3, [pc, #232]	; (802409c <HAL_GPIO_Init+0x330>)
 8023fb4:	681b      	ldr	r3, [r3, #0]
 8023fb6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8023fb8:	693b      	ldr	r3, [r7, #16]
 8023fba:	43db      	mvns	r3, r3
 8023fbc:	69ba      	ldr	r2, [r7, #24]
 8023fbe:	4013      	ands	r3, r2
 8023fc0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8023fc2:	683b      	ldr	r3, [r7, #0]
 8023fc4:	685b      	ldr	r3, [r3, #4]
 8023fc6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8023fca:	2b00      	cmp	r3, #0
 8023fcc:	d003      	beq.n	8023fd6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8023fce:	69ba      	ldr	r2, [r7, #24]
 8023fd0:	693b      	ldr	r3, [r7, #16]
 8023fd2:	4313      	orrs	r3, r2
 8023fd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8023fd6:	4a31      	ldr	r2, [pc, #196]	; (802409c <HAL_GPIO_Init+0x330>)
 8023fd8:	69bb      	ldr	r3, [r7, #24]
 8023fda:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8023fdc:	4b2f      	ldr	r3, [pc, #188]	; (802409c <HAL_GPIO_Init+0x330>)
 8023fde:	685b      	ldr	r3, [r3, #4]
 8023fe0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8023fe2:	693b      	ldr	r3, [r7, #16]
 8023fe4:	43db      	mvns	r3, r3
 8023fe6:	69ba      	ldr	r2, [r7, #24]
 8023fe8:	4013      	ands	r3, r2
 8023fea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8023fec:	683b      	ldr	r3, [r7, #0]
 8023fee:	685b      	ldr	r3, [r3, #4]
 8023ff0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8023ff4:	2b00      	cmp	r3, #0
 8023ff6:	d003      	beq.n	8024000 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8023ff8:	69ba      	ldr	r2, [r7, #24]
 8023ffa:	693b      	ldr	r3, [r7, #16]
 8023ffc:	4313      	orrs	r3, r2
 8023ffe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8024000:	4a26      	ldr	r2, [pc, #152]	; (802409c <HAL_GPIO_Init+0x330>)
 8024002:	69bb      	ldr	r3, [r7, #24]
 8024004:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8024006:	4b25      	ldr	r3, [pc, #148]	; (802409c <HAL_GPIO_Init+0x330>)
 8024008:	689b      	ldr	r3, [r3, #8]
 802400a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 802400c:	693b      	ldr	r3, [r7, #16]
 802400e:	43db      	mvns	r3, r3
 8024010:	69ba      	ldr	r2, [r7, #24]
 8024012:	4013      	ands	r3, r2
 8024014:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8024016:	683b      	ldr	r3, [r7, #0]
 8024018:	685b      	ldr	r3, [r3, #4]
 802401a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 802401e:	2b00      	cmp	r3, #0
 8024020:	d003      	beq.n	802402a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8024022:	69ba      	ldr	r2, [r7, #24]
 8024024:	693b      	ldr	r3, [r7, #16]
 8024026:	4313      	orrs	r3, r2
 8024028:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 802402a:	4a1c      	ldr	r2, [pc, #112]	; (802409c <HAL_GPIO_Init+0x330>)
 802402c:	69bb      	ldr	r3, [r7, #24]
 802402e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8024030:	4b1a      	ldr	r3, [pc, #104]	; (802409c <HAL_GPIO_Init+0x330>)
 8024032:	68db      	ldr	r3, [r3, #12]
 8024034:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8024036:	693b      	ldr	r3, [r7, #16]
 8024038:	43db      	mvns	r3, r3
 802403a:	69ba      	ldr	r2, [r7, #24]
 802403c:	4013      	ands	r3, r2
 802403e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8024040:	683b      	ldr	r3, [r7, #0]
 8024042:	685b      	ldr	r3, [r3, #4]
 8024044:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8024048:	2b00      	cmp	r3, #0
 802404a:	d003      	beq.n	8024054 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 802404c:	69ba      	ldr	r2, [r7, #24]
 802404e:	693b      	ldr	r3, [r7, #16]
 8024050:	4313      	orrs	r3, r2
 8024052:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8024054:	4a11      	ldr	r2, [pc, #68]	; (802409c <HAL_GPIO_Init+0x330>)
 8024056:	69bb      	ldr	r3, [r7, #24]
 8024058:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 802405a:	69fb      	ldr	r3, [r7, #28]
 802405c:	3301      	adds	r3, #1
 802405e:	61fb      	str	r3, [r7, #28]
 8024060:	69fb      	ldr	r3, [r7, #28]
 8024062:	2b0f      	cmp	r3, #15
 8024064:	f67f ae90 	bls.w	8023d88 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8024068:	bf00      	nop
 802406a:	3724      	adds	r7, #36	; 0x24
 802406c:	46bd      	mov	sp, r7
 802406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024072:	4770      	bx	lr
 8024074:	40023800 	.word	0x40023800
 8024078:	40013800 	.word	0x40013800
 802407c:	40020000 	.word	0x40020000
 8024080:	40020400 	.word	0x40020400
 8024084:	40020800 	.word	0x40020800
 8024088:	40020c00 	.word	0x40020c00
 802408c:	40021000 	.word	0x40021000
 8024090:	40021400 	.word	0x40021400
 8024094:	40021800 	.word	0x40021800
 8024098:	40021c00 	.word	0x40021c00
 802409c:	40013c00 	.word	0x40013c00

080240a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80240a0:	b480      	push	{r7}
 80240a2:	b083      	sub	sp, #12
 80240a4:	af00      	add	r7, sp, #0
 80240a6:	6078      	str	r0, [r7, #4]
 80240a8:	460b      	mov	r3, r1
 80240aa:	807b      	strh	r3, [r7, #2]
 80240ac:	4613      	mov	r3, r2
 80240ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80240b0:	787b      	ldrb	r3, [r7, #1]
 80240b2:	2b00      	cmp	r3, #0
 80240b4:	d003      	beq.n	80240be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80240b6:	887a      	ldrh	r2, [r7, #2]
 80240b8:	687b      	ldr	r3, [r7, #4]
 80240ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80240bc:	e003      	b.n	80240c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80240be:	887b      	ldrh	r3, [r7, #2]
 80240c0:	041a      	lsls	r2, r3, #16
 80240c2:	687b      	ldr	r3, [r7, #4]
 80240c4:	619a      	str	r2, [r3, #24]
}
 80240c6:	bf00      	nop
 80240c8:	370c      	adds	r7, #12
 80240ca:	46bd      	mov	sp, r7
 80240cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80240d0:	4770      	bx	lr
	...

080240d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80240d4:	b580      	push	{r7, lr}
 80240d6:	b084      	sub	sp, #16
 80240d8:	af00      	add	r7, sp, #0
 80240da:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80240dc:	687b      	ldr	r3, [r7, #4]
 80240de:	2b00      	cmp	r3, #0
 80240e0:	d101      	bne.n	80240e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80240e2:	2301      	movs	r3, #1
 80240e4:	e11f      	b.n	8024326 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80240e6:	687b      	ldr	r3, [r7, #4]
 80240e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80240ec:	b2db      	uxtb	r3, r3
 80240ee:	2b00      	cmp	r3, #0
 80240f0:	d106      	bne.n	8024100 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80240f2:	687b      	ldr	r3, [r7, #4]
 80240f4:	2200      	movs	r2, #0
 80240f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80240fa:	6878      	ldr	r0, [r7, #4]
 80240fc:	f7fe f8ee 	bl	80222dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8024100:	687b      	ldr	r3, [r7, #4]
 8024102:	2224      	movs	r2, #36	; 0x24
 8024104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8024108:	687b      	ldr	r3, [r7, #4]
 802410a:	681b      	ldr	r3, [r3, #0]
 802410c:	681a      	ldr	r2, [r3, #0]
 802410e:	687b      	ldr	r3, [r7, #4]
 8024110:	681b      	ldr	r3, [r3, #0]
 8024112:	f022 0201 	bic.w	r2, r2, #1
 8024116:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8024118:	687b      	ldr	r3, [r7, #4]
 802411a:	681b      	ldr	r3, [r3, #0]
 802411c:	681a      	ldr	r2, [r3, #0]
 802411e:	687b      	ldr	r3, [r7, #4]
 8024120:	681b      	ldr	r3, [r3, #0]
 8024122:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8024126:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8024128:	687b      	ldr	r3, [r7, #4]
 802412a:	681b      	ldr	r3, [r3, #0]
 802412c:	681a      	ldr	r2, [r3, #0]
 802412e:	687b      	ldr	r3, [r7, #4]
 8024130:	681b      	ldr	r3, [r3, #0]
 8024132:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8024136:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8024138:	f000 fd18 	bl	8024b6c <HAL_RCC_GetPCLK1Freq>
 802413c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 802413e:	687b      	ldr	r3, [r7, #4]
 8024140:	685b      	ldr	r3, [r3, #4]
 8024142:	4a7b      	ldr	r2, [pc, #492]	; (8024330 <HAL_I2C_Init+0x25c>)
 8024144:	4293      	cmp	r3, r2
 8024146:	d807      	bhi.n	8024158 <HAL_I2C_Init+0x84>
 8024148:	68fb      	ldr	r3, [r7, #12]
 802414a:	4a7a      	ldr	r2, [pc, #488]	; (8024334 <HAL_I2C_Init+0x260>)
 802414c:	4293      	cmp	r3, r2
 802414e:	bf94      	ite	ls
 8024150:	2301      	movls	r3, #1
 8024152:	2300      	movhi	r3, #0
 8024154:	b2db      	uxtb	r3, r3
 8024156:	e006      	b.n	8024166 <HAL_I2C_Init+0x92>
 8024158:	68fb      	ldr	r3, [r7, #12]
 802415a:	4a77      	ldr	r2, [pc, #476]	; (8024338 <HAL_I2C_Init+0x264>)
 802415c:	4293      	cmp	r3, r2
 802415e:	bf94      	ite	ls
 8024160:	2301      	movls	r3, #1
 8024162:	2300      	movhi	r3, #0
 8024164:	b2db      	uxtb	r3, r3
 8024166:	2b00      	cmp	r3, #0
 8024168:	d001      	beq.n	802416e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 802416a:	2301      	movs	r3, #1
 802416c:	e0db      	b.n	8024326 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 802416e:	68fb      	ldr	r3, [r7, #12]
 8024170:	4a72      	ldr	r2, [pc, #456]	; (802433c <HAL_I2C_Init+0x268>)
 8024172:	fba2 2303 	umull	r2, r3, r2, r3
 8024176:	0c9b      	lsrs	r3, r3, #18
 8024178:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 802417a:	687b      	ldr	r3, [r7, #4]
 802417c:	681b      	ldr	r3, [r3, #0]
 802417e:	685b      	ldr	r3, [r3, #4]
 8024180:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8024184:	687b      	ldr	r3, [r7, #4]
 8024186:	681b      	ldr	r3, [r3, #0]
 8024188:	68ba      	ldr	r2, [r7, #8]
 802418a:	430a      	orrs	r2, r1
 802418c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 802418e:	687b      	ldr	r3, [r7, #4]
 8024190:	681b      	ldr	r3, [r3, #0]
 8024192:	6a1b      	ldr	r3, [r3, #32]
 8024194:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8024198:	687b      	ldr	r3, [r7, #4]
 802419a:	685b      	ldr	r3, [r3, #4]
 802419c:	4a64      	ldr	r2, [pc, #400]	; (8024330 <HAL_I2C_Init+0x25c>)
 802419e:	4293      	cmp	r3, r2
 80241a0:	d802      	bhi.n	80241a8 <HAL_I2C_Init+0xd4>
 80241a2:	68bb      	ldr	r3, [r7, #8]
 80241a4:	3301      	adds	r3, #1
 80241a6:	e009      	b.n	80241bc <HAL_I2C_Init+0xe8>
 80241a8:	68bb      	ldr	r3, [r7, #8]
 80241aa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80241ae:	fb02 f303 	mul.w	r3, r2, r3
 80241b2:	4a63      	ldr	r2, [pc, #396]	; (8024340 <HAL_I2C_Init+0x26c>)
 80241b4:	fba2 2303 	umull	r2, r3, r2, r3
 80241b8:	099b      	lsrs	r3, r3, #6
 80241ba:	3301      	adds	r3, #1
 80241bc:	687a      	ldr	r2, [r7, #4]
 80241be:	6812      	ldr	r2, [r2, #0]
 80241c0:	430b      	orrs	r3, r1
 80241c2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80241c4:	687b      	ldr	r3, [r7, #4]
 80241c6:	681b      	ldr	r3, [r3, #0]
 80241c8:	69db      	ldr	r3, [r3, #28]
 80241ca:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80241ce:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80241d2:	687b      	ldr	r3, [r7, #4]
 80241d4:	685b      	ldr	r3, [r3, #4]
 80241d6:	4956      	ldr	r1, [pc, #344]	; (8024330 <HAL_I2C_Init+0x25c>)
 80241d8:	428b      	cmp	r3, r1
 80241da:	d80d      	bhi.n	80241f8 <HAL_I2C_Init+0x124>
 80241dc:	68fb      	ldr	r3, [r7, #12]
 80241de:	1e59      	subs	r1, r3, #1
 80241e0:	687b      	ldr	r3, [r7, #4]
 80241e2:	685b      	ldr	r3, [r3, #4]
 80241e4:	005b      	lsls	r3, r3, #1
 80241e6:	fbb1 f3f3 	udiv	r3, r1, r3
 80241ea:	3301      	adds	r3, #1
 80241ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80241f0:	2b04      	cmp	r3, #4
 80241f2:	bf38      	it	cc
 80241f4:	2304      	movcc	r3, #4
 80241f6:	e04f      	b.n	8024298 <HAL_I2C_Init+0x1c4>
 80241f8:	687b      	ldr	r3, [r7, #4]
 80241fa:	689b      	ldr	r3, [r3, #8]
 80241fc:	2b00      	cmp	r3, #0
 80241fe:	d111      	bne.n	8024224 <HAL_I2C_Init+0x150>
 8024200:	68fb      	ldr	r3, [r7, #12]
 8024202:	1e58      	subs	r0, r3, #1
 8024204:	687b      	ldr	r3, [r7, #4]
 8024206:	6859      	ldr	r1, [r3, #4]
 8024208:	460b      	mov	r3, r1
 802420a:	005b      	lsls	r3, r3, #1
 802420c:	440b      	add	r3, r1
 802420e:	fbb0 f3f3 	udiv	r3, r0, r3
 8024212:	3301      	adds	r3, #1
 8024214:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8024218:	2b00      	cmp	r3, #0
 802421a:	bf0c      	ite	eq
 802421c:	2301      	moveq	r3, #1
 802421e:	2300      	movne	r3, #0
 8024220:	b2db      	uxtb	r3, r3
 8024222:	e012      	b.n	802424a <HAL_I2C_Init+0x176>
 8024224:	68fb      	ldr	r3, [r7, #12]
 8024226:	1e58      	subs	r0, r3, #1
 8024228:	687b      	ldr	r3, [r7, #4]
 802422a:	6859      	ldr	r1, [r3, #4]
 802422c:	460b      	mov	r3, r1
 802422e:	009b      	lsls	r3, r3, #2
 8024230:	440b      	add	r3, r1
 8024232:	0099      	lsls	r1, r3, #2
 8024234:	440b      	add	r3, r1
 8024236:	fbb0 f3f3 	udiv	r3, r0, r3
 802423a:	3301      	adds	r3, #1
 802423c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8024240:	2b00      	cmp	r3, #0
 8024242:	bf0c      	ite	eq
 8024244:	2301      	moveq	r3, #1
 8024246:	2300      	movne	r3, #0
 8024248:	b2db      	uxtb	r3, r3
 802424a:	2b00      	cmp	r3, #0
 802424c:	d001      	beq.n	8024252 <HAL_I2C_Init+0x17e>
 802424e:	2301      	movs	r3, #1
 8024250:	e022      	b.n	8024298 <HAL_I2C_Init+0x1c4>
 8024252:	687b      	ldr	r3, [r7, #4]
 8024254:	689b      	ldr	r3, [r3, #8]
 8024256:	2b00      	cmp	r3, #0
 8024258:	d10e      	bne.n	8024278 <HAL_I2C_Init+0x1a4>
 802425a:	68fb      	ldr	r3, [r7, #12]
 802425c:	1e58      	subs	r0, r3, #1
 802425e:	687b      	ldr	r3, [r7, #4]
 8024260:	6859      	ldr	r1, [r3, #4]
 8024262:	460b      	mov	r3, r1
 8024264:	005b      	lsls	r3, r3, #1
 8024266:	440b      	add	r3, r1
 8024268:	fbb0 f3f3 	udiv	r3, r0, r3
 802426c:	3301      	adds	r3, #1
 802426e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8024272:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8024276:	e00f      	b.n	8024298 <HAL_I2C_Init+0x1c4>
 8024278:	68fb      	ldr	r3, [r7, #12]
 802427a:	1e58      	subs	r0, r3, #1
 802427c:	687b      	ldr	r3, [r7, #4]
 802427e:	6859      	ldr	r1, [r3, #4]
 8024280:	460b      	mov	r3, r1
 8024282:	009b      	lsls	r3, r3, #2
 8024284:	440b      	add	r3, r1
 8024286:	0099      	lsls	r1, r3, #2
 8024288:	440b      	add	r3, r1
 802428a:	fbb0 f3f3 	udiv	r3, r0, r3
 802428e:	3301      	adds	r3, #1
 8024290:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8024294:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8024298:	6879      	ldr	r1, [r7, #4]
 802429a:	6809      	ldr	r1, [r1, #0]
 802429c:	4313      	orrs	r3, r2
 802429e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80242a0:	687b      	ldr	r3, [r7, #4]
 80242a2:	681b      	ldr	r3, [r3, #0]
 80242a4:	681b      	ldr	r3, [r3, #0]
 80242a6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80242aa:	687b      	ldr	r3, [r7, #4]
 80242ac:	69da      	ldr	r2, [r3, #28]
 80242ae:	687b      	ldr	r3, [r7, #4]
 80242b0:	6a1b      	ldr	r3, [r3, #32]
 80242b2:	431a      	orrs	r2, r3
 80242b4:	687b      	ldr	r3, [r7, #4]
 80242b6:	681b      	ldr	r3, [r3, #0]
 80242b8:	430a      	orrs	r2, r1
 80242ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80242bc:	687b      	ldr	r3, [r7, #4]
 80242be:	681b      	ldr	r3, [r3, #0]
 80242c0:	689b      	ldr	r3, [r3, #8]
 80242c2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80242c6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80242ca:	687a      	ldr	r2, [r7, #4]
 80242cc:	6911      	ldr	r1, [r2, #16]
 80242ce:	687a      	ldr	r2, [r7, #4]
 80242d0:	68d2      	ldr	r2, [r2, #12]
 80242d2:	4311      	orrs	r1, r2
 80242d4:	687a      	ldr	r2, [r7, #4]
 80242d6:	6812      	ldr	r2, [r2, #0]
 80242d8:	430b      	orrs	r3, r1
 80242da:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80242dc:	687b      	ldr	r3, [r7, #4]
 80242de:	681b      	ldr	r3, [r3, #0]
 80242e0:	68db      	ldr	r3, [r3, #12]
 80242e2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80242e6:	687b      	ldr	r3, [r7, #4]
 80242e8:	695a      	ldr	r2, [r3, #20]
 80242ea:	687b      	ldr	r3, [r7, #4]
 80242ec:	699b      	ldr	r3, [r3, #24]
 80242ee:	431a      	orrs	r2, r3
 80242f0:	687b      	ldr	r3, [r7, #4]
 80242f2:	681b      	ldr	r3, [r3, #0]
 80242f4:	430a      	orrs	r2, r1
 80242f6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80242f8:	687b      	ldr	r3, [r7, #4]
 80242fa:	681b      	ldr	r3, [r3, #0]
 80242fc:	681a      	ldr	r2, [r3, #0]
 80242fe:	687b      	ldr	r3, [r7, #4]
 8024300:	681b      	ldr	r3, [r3, #0]
 8024302:	f042 0201 	orr.w	r2, r2, #1
 8024306:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8024308:	687b      	ldr	r3, [r7, #4]
 802430a:	2200      	movs	r2, #0
 802430c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 802430e:	687b      	ldr	r3, [r7, #4]
 8024310:	2220      	movs	r2, #32
 8024312:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8024316:	687b      	ldr	r3, [r7, #4]
 8024318:	2200      	movs	r2, #0
 802431a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 802431c:	687b      	ldr	r3, [r7, #4]
 802431e:	2200      	movs	r2, #0
 8024320:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8024324:	2300      	movs	r3, #0
}
 8024326:	4618      	mov	r0, r3
 8024328:	3710      	adds	r7, #16
 802432a:	46bd      	mov	sp, r7
 802432c:	bd80      	pop	{r7, pc}
 802432e:	bf00      	nop
 8024330:	000186a0 	.word	0x000186a0
 8024334:	001e847f 	.word	0x001e847f
 8024338:	003d08ff 	.word	0x003d08ff
 802433c:	431bde83 	.word	0x431bde83
 8024340:	10624dd3 	.word	0x10624dd3

08024344 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8024344:	b580      	push	{r7, lr}
 8024346:	b086      	sub	sp, #24
 8024348:	af00      	add	r7, sp, #0
 802434a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 802434c:	687b      	ldr	r3, [r7, #4]
 802434e:	2b00      	cmp	r3, #0
 8024350:	d101      	bne.n	8024356 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8024352:	2301      	movs	r3, #1
 8024354:	e25b      	b.n	802480e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8024356:	687b      	ldr	r3, [r7, #4]
 8024358:	681b      	ldr	r3, [r3, #0]
 802435a:	f003 0301 	and.w	r3, r3, #1
 802435e:	2b00      	cmp	r3, #0
 8024360:	d075      	beq.n	802444e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8024362:	4ba3      	ldr	r3, [pc, #652]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 8024364:	689b      	ldr	r3, [r3, #8]
 8024366:	f003 030c 	and.w	r3, r3, #12
 802436a:	2b04      	cmp	r3, #4
 802436c:	d00c      	beq.n	8024388 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 802436e:	4ba0      	ldr	r3, [pc, #640]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 8024370:	689b      	ldr	r3, [r3, #8]
 8024372:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8024376:	2b08      	cmp	r3, #8
 8024378:	d112      	bne.n	80243a0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 802437a:	4b9d      	ldr	r3, [pc, #628]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 802437c:	685b      	ldr	r3, [r3, #4]
 802437e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8024382:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8024386:	d10b      	bne.n	80243a0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8024388:	4b99      	ldr	r3, [pc, #612]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 802438a:	681b      	ldr	r3, [r3, #0]
 802438c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8024390:	2b00      	cmp	r3, #0
 8024392:	d05b      	beq.n	802444c <HAL_RCC_OscConfig+0x108>
 8024394:	687b      	ldr	r3, [r7, #4]
 8024396:	685b      	ldr	r3, [r3, #4]
 8024398:	2b00      	cmp	r3, #0
 802439a:	d157      	bne.n	802444c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 802439c:	2301      	movs	r3, #1
 802439e:	e236      	b.n	802480e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80243a0:	687b      	ldr	r3, [r7, #4]
 80243a2:	685b      	ldr	r3, [r3, #4]
 80243a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80243a8:	d106      	bne.n	80243b8 <HAL_RCC_OscConfig+0x74>
 80243aa:	4b91      	ldr	r3, [pc, #580]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 80243ac:	681b      	ldr	r3, [r3, #0]
 80243ae:	4a90      	ldr	r2, [pc, #576]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 80243b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80243b4:	6013      	str	r3, [r2, #0]
 80243b6:	e01d      	b.n	80243f4 <HAL_RCC_OscConfig+0xb0>
 80243b8:	687b      	ldr	r3, [r7, #4]
 80243ba:	685b      	ldr	r3, [r3, #4]
 80243bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80243c0:	d10c      	bne.n	80243dc <HAL_RCC_OscConfig+0x98>
 80243c2:	4b8b      	ldr	r3, [pc, #556]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 80243c4:	681b      	ldr	r3, [r3, #0]
 80243c6:	4a8a      	ldr	r2, [pc, #552]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 80243c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80243cc:	6013      	str	r3, [r2, #0]
 80243ce:	4b88      	ldr	r3, [pc, #544]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 80243d0:	681b      	ldr	r3, [r3, #0]
 80243d2:	4a87      	ldr	r2, [pc, #540]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 80243d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80243d8:	6013      	str	r3, [r2, #0]
 80243da:	e00b      	b.n	80243f4 <HAL_RCC_OscConfig+0xb0>
 80243dc:	4b84      	ldr	r3, [pc, #528]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 80243de:	681b      	ldr	r3, [r3, #0]
 80243e0:	4a83      	ldr	r2, [pc, #524]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 80243e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80243e6:	6013      	str	r3, [r2, #0]
 80243e8:	4b81      	ldr	r3, [pc, #516]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 80243ea:	681b      	ldr	r3, [r3, #0]
 80243ec:	4a80      	ldr	r2, [pc, #512]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 80243ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80243f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80243f4:	687b      	ldr	r3, [r7, #4]
 80243f6:	685b      	ldr	r3, [r3, #4]
 80243f8:	2b00      	cmp	r3, #0
 80243fa:	d013      	beq.n	8024424 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80243fc:	f7fe fc14 	bl	8022c28 <HAL_GetTick>
 8024400:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8024402:	e008      	b.n	8024416 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8024404:	f7fe fc10 	bl	8022c28 <HAL_GetTick>
 8024408:	4602      	mov	r2, r0
 802440a:	693b      	ldr	r3, [r7, #16]
 802440c:	1ad3      	subs	r3, r2, r3
 802440e:	2b64      	cmp	r3, #100	; 0x64
 8024410:	d901      	bls.n	8024416 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8024412:	2303      	movs	r3, #3
 8024414:	e1fb      	b.n	802480e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8024416:	4b76      	ldr	r3, [pc, #472]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 8024418:	681b      	ldr	r3, [r3, #0]
 802441a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 802441e:	2b00      	cmp	r3, #0
 8024420:	d0f0      	beq.n	8024404 <HAL_RCC_OscConfig+0xc0>
 8024422:	e014      	b.n	802444e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8024424:	f7fe fc00 	bl	8022c28 <HAL_GetTick>
 8024428:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 802442a:	e008      	b.n	802443e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 802442c:	f7fe fbfc 	bl	8022c28 <HAL_GetTick>
 8024430:	4602      	mov	r2, r0
 8024432:	693b      	ldr	r3, [r7, #16]
 8024434:	1ad3      	subs	r3, r2, r3
 8024436:	2b64      	cmp	r3, #100	; 0x64
 8024438:	d901      	bls.n	802443e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 802443a:	2303      	movs	r3, #3
 802443c:	e1e7      	b.n	802480e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 802443e:	4b6c      	ldr	r3, [pc, #432]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 8024440:	681b      	ldr	r3, [r3, #0]
 8024442:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8024446:	2b00      	cmp	r3, #0
 8024448:	d1f0      	bne.n	802442c <HAL_RCC_OscConfig+0xe8>
 802444a:	e000      	b.n	802444e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 802444c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 802444e:	687b      	ldr	r3, [r7, #4]
 8024450:	681b      	ldr	r3, [r3, #0]
 8024452:	f003 0302 	and.w	r3, r3, #2
 8024456:	2b00      	cmp	r3, #0
 8024458:	d063      	beq.n	8024522 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 802445a:	4b65      	ldr	r3, [pc, #404]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 802445c:	689b      	ldr	r3, [r3, #8]
 802445e:	f003 030c 	and.w	r3, r3, #12
 8024462:	2b00      	cmp	r3, #0
 8024464:	d00b      	beq.n	802447e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8024466:	4b62      	ldr	r3, [pc, #392]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 8024468:	689b      	ldr	r3, [r3, #8]
 802446a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 802446e:	2b08      	cmp	r3, #8
 8024470:	d11c      	bne.n	80244ac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8024472:	4b5f      	ldr	r3, [pc, #380]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 8024474:	685b      	ldr	r3, [r3, #4]
 8024476:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 802447a:	2b00      	cmp	r3, #0
 802447c:	d116      	bne.n	80244ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 802447e:	4b5c      	ldr	r3, [pc, #368]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 8024480:	681b      	ldr	r3, [r3, #0]
 8024482:	f003 0302 	and.w	r3, r3, #2
 8024486:	2b00      	cmp	r3, #0
 8024488:	d005      	beq.n	8024496 <HAL_RCC_OscConfig+0x152>
 802448a:	687b      	ldr	r3, [r7, #4]
 802448c:	68db      	ldr	r3, [r3, #12]
 802448e:	2b01      	cmp	r3, #1
 8024490:	d001      	beq.n	8024496 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8024492:	2301      	movs	r3, #1
 8024494:	e1bb      	b.n	802480e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8024496:	4b56      	ldr	r3, [pc, #344]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 8024498:	681b      	ldr	r3, [r3, #0]
 802449a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 802449e:	687b      	ldr	r3, [r7, #4]
 80244a0:	691b      	ldr	r3, [r3, #16]
 80244a2:	00db      	lsls	r3, r3, #3
 80244a4:	4952      	ldr	r1, [pc, #328]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 80244a6:	4313      	orrs	r3, r2
 80244a8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80244aa:	e03a      	b.n	8024522 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80244ac:	687b      	ldr	r3, [r7, #4]
 80244ae:	68db      	ldr	r3, [r3, #12]
 80244b0:	2b00      	cmp	r3, #0
 80244b2:	d020      	beq.n	80244f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80244b4:	4b4f      	ldr	r3, [pc, #316]	; (80245f4 <HAL_RCC_OscConfig+0x2b0>)
 80244b6:	2201      	movs	r2, #1
 80244b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80244ba:	f7fe fbb5 	bl	8022c28 <HAL_GetTick>
 80244be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80244c0:	e008      	b.n	80244d4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80244c2:	f7fe fbb1 	bl	8022c28 <HAL_GetTick>
 80244c6:	4602      	mov	r2, r0
 80244c8:	693b      	ldr	r3, [r7, #16]
 80244ca:	1ad3      	subs	r3, r2, r3
 80244cc:	2b02      	cmp	r3, #2
 80244ce:	d901      	bls.n	80244d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80244d0:	2303      	movs	r3, #3
 80244d2:	e19c      	b.n	802480e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80244d4:	4b46      	ldr	r3, [pc, #280]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 80244d6:	681b      	ldr	r3, [r3, #0]
 80244d8:	f003 0302 	and.w	r3, r3, #2
 80244dc:	2b00      	cmp	r3, #0
 80244de:	d0f0      	beq.n	80244c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80244e0:	4b43      	ldr	r3, [pc, #268]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 80244e2:	681b      	ldr	r3, [r3, #0]
 80244e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80244e8:	687b      	ldr	r3, [r7, #4]
 80244ea:	691b      	ldr	r3, [r3, #16]
 80244ec:	00db      	lsls	r3, r3, #3
 80244ee:	4940      	ldr	r1, [pc, #256]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 80244f0:	4313      	orrs	r3, r2
 80244f2:	600b      	str	r3, [r1, #0]
 80244f4:	e015      	b.n	8024522 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80244f6:	4b3f      	ldr	r3, [pc, #252]	; (80245f4 <HAL_RCC_OscConfig+0x2b0>)
 80244f8:	2200      	movs	r2, #0
 80244fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80244fc:	f7fe fb94 	bl	8022c28 <HAL_GetTick>
 8024500:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8024502:	e008      	b.n	8024516 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8024504:	f7fe fb90 	bl	8022c28 <HAL_GetTick>
 8024508:	4602      	mov	r2, r0
 802450a:	693b      	ldr	r3, [r7, #16]
 802450c:	1ad3      	subs	r3, r2, r3
 802450e:	2b02      	cmp	r3, #2
 8024510:	d901      	bls.n	8024516 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8024512:	2303      	movs	r3, #3
 8024514:	e17b      	b.n	802480e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8024516:	4b36      	ldr	r3, [pc, #216]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 8024518:	681b      	ldr	r3, [r3, #0]
 802451a:	f003 0302 	and.w	r3, r3, #2
 802451e:	2b00      	cmp	r3, #0
 8024520:	d1f0      	bne.n	8024504 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8024522:	687b      	ldr	r3, [r7, #4]
 8024524:	681b      	ldr	r3, [r3, #0]
 8024526:	f003 0308 	and.w	r3, r3, #8
 802452a:	2b00      	cmp	r3, #0
 802452c:	d030      	beq.n	8024590 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 802452e:	687b      	ldr	r3, [r7, #4]
 8024530:	695b      	ldr	r3, [r3, #20]
 8024532:	2b00      	cmp	r3, #0
 8024534:	d016      	beq.n	8024564 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8024536:	4b30      	ldr	r3, [pc, #192]	; (80245f8 <HAL_RCC_OscConfig+0x2b4>)
 8024538:	2201      	movs	r2, #1
 802453a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 802453c:	f7fe fb74 	bl	8022c28 <HAL_GetTick>
 8024540:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8024542:	e008      	b.n	8024556 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8024544:	f7fe fb70 	bl	8022c28 <HAL_GetTick>
 8024548:	4602      	mov	r2, r0
 802454a:	693b      	ldr	r3, [r7, #16]
 802454c:	1ad3      	subs	r3, r2, r3
 802454e:	2b02      	cmp	r3, #2
 8024550:	d901      	bls.n	8024556 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8024552:	2303      	movs	r3, #3
 8024554:	e15b      	b.n	802480e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8024556:	4b26      	ldr	r3, [pc, #152]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 8024558:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 802455a:	f003 0302 	and.w	r3, r3, #2
 802455e:	2b00      	cmp	r3, #0
 8024560:	d0f0      	beq.n	8024544 <HAL_RCC_OscConfig+0x200>
 8024562:	e015      	b.n	8024590 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8024564:	4b24      	ldr	r3, [pc, #144]	; (80245f8 <HAL_RCC_OscConfig+0x2b4>)
 8024566:	2200      	movs	r2, #0
 8024568:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 802456a:	f7fe fb5d 	bl	8022c28 <HAL_GetTick>
 802456e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8024570:	e008      	b.n	8024584 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8024572:	f7fe fb59 	bl	8022c28 <HAL_GetTick>
 8024576:	4602      	mov	r2, r0
 8024578:	693b      	ldr	r3, [r7, #16]
 802457a:	1ad3      	subs	r3, r2, r3
 802457c:	2b02      	cmp	r3, #2
 802457e:	d901      	bls.n	8024584 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8024580:	2303      	movs	r3, #3
 8024582:	e144      	b.n	802480e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8024584:	4b1a      	ldr	r3, [pc, #104]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 8024586:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8024588:	f003 0302 	and.w	r3, r3, #2
 802458c:	2b00      	cmp	r3, #0
 802458e:	d1f0      	bne.n	8024572 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8024590:	687b      	ldr	r3, [r7, #4]
 8024592:	681b      	ldr	r3, [r3, #0]
 8024594:	f003 0304 	and.w	r3, r3, #4
 8024598:	2b00      	cmp	r3, #0
 802459a:	f000 80a0 	beq.w	80246de <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 802459e:	2300      	movs	r3, #0
 80245a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80245a2:	4b13      	ldr	r3, [pc, #76]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 80245a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80245a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80245aa:	2b00      	cmp	r3, #0
 80245ac:	d10f      	bne.n	80245ce <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80245ae:	2300      	movs	r3, #0
 80245b0:	60bb      	str	r3, [r7, #8]
 80245b2:	4b0f      	ldr	r3, [pc, #60]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 80245b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80245b6:	4a0e      	ldr	r2, [pc, #56]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 80245b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80245bc:	6413      	str	r3, [r2, #64]	; 0x40
 80245be:	4b0c      	ldr	r3, [pc, #48]	; (80245f0 <HAL_RCC_OscConfig+0x2ac>)
 80245c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80245c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80245c6:	60bb      	str	r3, [r7, #8]
 80245c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80245ca:	2301      	movs	r3, #1
 80245cc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80245ce:	4b0b      	ldr	r3, [pc, #44]	; (80245fc <HAL_RCC_OscConfig+0x2b8>)
 80245d0:	681b      	ldr	r3, [r3, #0]
 80245d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80245d6:	2b00      	cmp	r3, #0
 80245d8:	d121      	bne.n	802461e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80245da:	4b08      	ldr	r3, [pc, #32]	; (80245fc <HAL_RCC_OscConfig+0x2b8>)
 80245dc:	681b      	ldr	r3, [r3, #0]
 80245de:	4a07      	ldr	r2, [pc, #28]	; (80245fc <HAL_RCC_OscConfig+0x2b8>)
 80245e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80245e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80245e6:	f7fe fb1f 	bl	8022c28 <HAL_GetTick>
 80245ea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80245ec:	e011      	b.n	8024612 <HAL_RCC_OscConfig+0x2ce>
 80245ee:	bf00      	nop
 80245f0:	40023800 	.word	0x40023800
 80245f4:	42470000 	.word	0x42470000
 80245f8:	42470e80 	.word	0x42470e80
 80245fc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8024600:	f7fe fb12 	bl	8022c28 <HAL_GetTick>
 8024604:	4602      	mov	r2, r0
 8024606:	693b      	ldr	r3, [r7, #16]
 8024608:	1ad3      	subs	r3, r2, r3
 802460a:	2b02      	cmp	r3, #2
 802460c:	d901      	bls.n	8024612 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 802460e:	2303      	movs	r3, #3
 8024610:	e0fd      	b.n	802480e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8024612:	4b81      	ldr	r3, [pc, #516]	; (8024818 <HAL_RCC_OscConfig+0x4d4>)
 8024614:	681b      	ldr	r3, [r3, #0]
 8024616:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802461a:	2b00      	cmp	r3, #0
 802461c:	d0f0      	beq.n	8024600 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 802461e:	687b      	ldr	r3, [r7, #4]
 8024620:	689b      	ldr	r3, [r3, #8]
 8024622:	2b01      	cmp	r3, #1
 8024624:	d106      	bne.n	8024634 <HAL_RCC_OscConfig+0x2f0>
 8024626:	4b7d      	ldr	r3, [pc, #500]	; (802481c <HAL_RCC_OscConfig+0x4d8>)
 8024628:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802462a:	4a7c      	ldr	r2, [pc, #496]	; (802481c <HAL_RCC_OscConfig+0x4d8>)
 802462c:	f043 0301 	orr.w	r3, r3, #1
 8024630:	6713      	str	r3, [r2, #112]	; 0x70
 8024632:	e01c      	b.n	802466e <HAL_RCC_OscConfig+0x32a>
 8024634:	687b      	ldr	r3, [r7, #4]
 8024636:	689b      	ldr	r3, [r3, #8]
 8024638:	2b05      	cmp	r3, #5
 802463a:	d10c      	bne.n	8024656 <HAL_RCC_OscConfig+0x312>
 802463c:	4b77      	ldr	r3, [pc, #476]	; (802481c <HAL_RCC_OscConfig+0x4d8>)
 802463e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8024640:	4a76      	ldr	r2, [pc, #472]	; (802481c <HAL_RCC_OscConfig+0x4d8>)
 8024642:	f043 0304 	orr.w	r3, r3, #4
 8024646:	6713      	str	r3, [r2, #112]	; 0x70
 8024648:	4b74      	ldr	r3, [pc, #464]	; (802481c <HAL_RCC_OscConfig+0x4d8>)
 802464a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802464c:	4a73      	ldr	r2, [pc, #460]	; (802481c <HAL_RCC_OscConfig+0x4d8>)
 802464e:	f043 0301 	orr.w	r3, r3, #1
 8024652:	6713      	str	r3, [r2, #112]	; 0x70
 8024654:	e00b      	b.n	802466e <HAL_RCC_OscConfig+0x32a>
 8024656:	4b71      	ldr	r3, [pc, #452]	; (802481c <HAL_RCC_OscConfig+0x4d8>)
 8024658:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802465a:	4a70      	ldr	r2, [pc, #448]	; (802481c <HAL_RCC_OscConfig+0x4d8>)
 802465c:	f023 0301 	bic.w	r3, r3, #1
 8024660:	6713      	str	r3, [r2, #112]	; 0x70
 8024662:	4b6e      	ldr	r3, [pc, #440]	; (802481c <HAL_RCC_OscConfig+0x4d8>)
 8024664:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8024666:	4a6d      	ldr	r2, [pc, #436]	; (802481c <HAL_RCC_OscConfig+0x4d8>)
 8024668:	f023 0304 	bic.w	r3, r3, #4
 802466c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 802466e:	687b      	ldr	r3, [r7, #4]
 8024670:	689b      	ldr	r3, [r3, #8]
 8024672:	2b00      	cmp	r3, #0
 8024674:	d015      	beq.n	80246a2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8024676:	f7fe fad7 	bl	8022c28 <HAL_GetTick>
 802467a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 802467c:	e00a      	b.n	8024694 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 802467e:	f7fe fad3 	bl	8022c28 <HAL_GetTick>
 8024682:	4602      	mov	r2, r0
 8024684:	693b      	ldr	r3, [r7, #16]
 8024686:	1ad3      	subs	r3, r2, r3
 8024688:	f241 3288 	movw	r2, #5000	; 0x1388
 802468c:	4293      	cmp	r3, r2
 802468e:	d901      	bls.n	8024694 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8024690:	2303      	movs	r3, #3
 8024692:	e0bc      	b.n	802480e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8024694:	4b61      	ldr	r3, [pc, #388]	; (802481c <HAL_RCC_OscConfig+0x4d8>)
 8024696:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8024698:	f003 0302 	and.w	r3, r3, #2
 802469c:	2b00      	cmp	r3, #0
 802469e:	d0ee      	beq.n	802467e <HAL_RCC_OscConfig+0x33a>
 80246a0:	e014      	b.n	80246cc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80246a2:	f7fe fac1 	bl	8022c28 <HAL_GetTick>
 80246a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80246a8:	e00a      	b.n	80246c0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80246aa:	f7fe fabd 	bl	8022c28 <HAL_GetTick>
 80246ae:	4602      	mov	r2, r0
 80246b0:	693b      	ldr	r3, [r7, #16]
 80246b2:	1ad3      	subs	r3, r2, r3
 80246b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80246b8:	4293      	cmp	r3, r2
 80246ba:	d901      	bls.n	80246c0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80246bc:	2303      	movs	r3, #3
 80246be:	e0a6      	b.n	802480e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80246c0:	4b56      	ldr	r3, [pc, #344]	; (802481c <HAL_RCC_OscConfig+0x4d8>)
 80246c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80246c4:	f003 0302 	and.w	r3, r3, #2
 80246c8:	2b00      	cmp	r3, #0
 80246ca:	d1ee      	bne.n	80246aa <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80246cc:	7dfb      	ldrb	r3, [r7, #23]
 80246ce:	2b01      	cmp	r3, #1
 80246d0:	d105      	bne.n	80246de <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80246d2:	4b52      	ldr	r3, [pc, #328]	; (802481c <HAL_RCC_OscConfig+0x4d8>)
 80246d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80246d6:	4a51      	ldr	r2, [pc, #324]	; (802481c <HAL_RCC_OscConfig+0x4d8>)
 80246d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80246dc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80246de:	687b      	ldr	r3, [r7, #4]
 80246e0:	699b      	ldr	r3, [r3, #24]
 80246e2:	2b00      	cmp	r3, #0
 80246e4:	f000 8092 	beq.w	802480c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80246e8:	4b4c      	ldr	r3, [pc, #304]	; (802481c <HAL_RCC_OscConfig+0x4d8>)
 80246ea:	689b      	ldr	r3, [r3, #8]
 80246ec:	f003 030c 	and.w	r3, r3, #12
 80246f0:	2b08      	cmp	r3, #8
 80246f2:	d05c      	beq.n	80247ae <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80246f4:	687b      	ldr	r3, [r7, #4]
 80246f6:	699b      	ldr	r3, [r3, #24]
 80246f8:	2b02      	cmp	r3, #2
 80246fa:	d141      	bne.n	8024780 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80246fc:	4b48      	ldr	r3, [pc, #288]	; (8024820 <HAL_RCC_OscConfig+0x4dc>)
 80246fe:	2200      	movs	r2, #0
 8024700:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8024702:	f7fe fa91 	bl	8022c28 <HAL_GetTick>
 8024706:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8024708:	e008      	b.n	802471c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 802470a:	f7fe fa8d 	bl	8022c28 <HAL_GetTick>
 802470e:	4602      	mov	r2, r0
 8024710:	693b      	ldr	r3, [r7, #16]
 8024712:	1ad3      	subs	r3, r2, r3
 8024714:	2b02      	cmp	r3, #2
 8024716:	d901      	bls.n	802471c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8024718:	2303      	movs	r3, #3
 802471a:	e078      	b.n	802480e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 802471c:	4b3f      	ldr	r3, [pc, #252]	; (802481c <HAL_RCC_OscConfig+0x4d8>)
 802471e:	681b      	ldr	r3, [r3, #0]
 8024720:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8024724:	2b00      	cmp	r3, #0
 8024726:	d1f0      	bne.n	802470a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8024728:	687b      	ldr	r3, [r7, #4]
 802472a:	69da      	ldr	r2, [r3, #28]
 802472c:	687b      	ldr	r3, [r7, #4]
 802472e:	6a1b      	ldr	r3, [r3, #32]
 8024730:	431a      	orrs	r2, r3
 8024732:	687b      	ldr	r3, [r7, #4]
 8024734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8024736:	019b      	lsls	r3, r3, #6
 8024738:	431a      	orrs	r2, r3
 802473a:	687b      	ldr	r3, [r7, #4]
 802473c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802473e:	085b      	lsrs	r3, r3, #1
 8024740:	3b01      	subs	r3, #1
 8024742:	041b      	lsls	r3, r3, #16
 8024744:	431a      	orrs	r2, r3
 8024746:	687b      	ldr	r3, [r7, #4]
 8024748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802474a:	061b      	lsls	r3, r3, #24
 802474c:	4933      	ldr	r1, [pc, #204]	; (802481c <HAL_RCC_OscConfig+0x4d8>)
 802474e:	4313      	orrs	r3, r2
 8024750:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8024752:	4b33      	ldr	r3, [pc, #204]	; (8024820 <HAL_RCC_OscConfig+0x4dc>)
 8024754:	2201      	movs	r2, #1
 8024756:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8024758:	f7fe fa66 	bl	8022c28 <HAL_GetTick>
 802475c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 802475e:	e008      	b.n	8024772 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8024760:	f7fe fa62 	bl	8022c28 <HAL_GetTick>
 8024764:	4602      	mov	r2, r0
 8024766:	693b      	ldr	r3, [r7, #16]
 8024768:	1ad3      	subs	r3, r2, r3
 802476a:	2b02      	cmp	r3, #2
 802476c:	d901      	bls.n	8024772 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 802476e:	2303      	movs	r3, #3
 8024770:	e04d      	b.n	802480e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8024772:	4b2a      	ldr	r3, [pc, #168]	; (802481c <HAL_RCC_OscConfig+0x4d8>)
 8024774:	681b      	ldr	r3, [r3, #0]
 8024776:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 802477a:	2b00      	cmp	r3, #0
 802477c:	d0f0      	beq.n	8024760 <HAL_RCC_OscConfig+0x41c>
 802477e:	e045      	b.n	802480c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8024780:	4b27      	ldr	r3, [pc, #156]	; (8024820 <HAL_RCC_OscConfig+0x4dc>)
 8024782:	2200      	movs	r2, #0
 8024784:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8024786:	f7fe fa4f 	bl	8022c28 <HAL_GetTick>
 802478a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 802478c:	e008      	b.n	80247a0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 802478e:	f7fe fa4b 	bl	8022c28 <HAL_GetTick>
 8024792:	4602      	mov	r2, r0
 8024794:	693b      	ldr	r3, [r7, #16]
 8024796:	1ad3      	subs	r3, r2, r3
 8024798:	2b02      	cmp	r3, #2
 802479a:	d901      	bls.n	80247a0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 802479c:	2303      	movs	r3, #3
 802479e:	e036      	b.n	802480e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80247a0:	4b1e      	ldr	r3, [pc, #120]	; (802481c <HAL_RCC_OscConfig+0x4d8>)
 80247a2:	681b      	ldr	r3, [r3, #0]
 80247a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80247a8:	2b00      	cmp	r3, #0
 80247aa:	d1f0      	bne.n	802478e <HAL_RCC_OscConfig+0x44a>
 80247ac:	e02e      	b.n	802480c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80247ae:	687b      	ldr	r3, [r7, #4]
 80247b0:	699b      	ldr	r3, [r3, #24]
 80247b2:	2b01      	cmp	r3, #1
 80247b4:	d101      	bne.n	80247ba <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80247b6:	2301      	movs	r3, #1
 80247b8:	e029      	b.n	802480e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80247ba:	4b18      	ldr	r3, [pc, #96]	; (802481c <HAL_RCC_OscConfig+0x4d8>)
 80247bc:	685b      	ldr	r3, [r3, #4]
 80247be:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80247c0:	68fb      	ldr	r3, [r7, #12]
 80247c2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80247c6:	687b      	ldr	r3, [r7, #4]
 80247c8:	69db      	ldr	r3, [r3, #28]
 80247ca:	429a      	cmp	r2, r3
 80247cc:	d11c      	bne.n	8024808 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80247ce:	68fb      	ldr	r3, [r7, #12]
 80247d0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80247d4:	687b      	ldr	r3, [r7, #4]
 80247d6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80247d8:	429a      	cmp	r2, r3
 80247da:	d115      	bne.n	8024808 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80247dc:	68fa      	ldr	r2, [r7, #12]
 80247de:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80247e2:	4013      	ands	r3, r2
 80247e4:	687a      	ldr	r2, [r7, #4]
 80247e6:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80247e8:	4293      	cmp	r3, r2
 80247ea:	d10d      	bne.n	8024808 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80247ec:	68fb      	ldr	r3, [r7, #12]
 80247ee:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80247f2:	687b      	ldr	r3, [r7, #4]
 80247f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80247f6:	429a      	cmp	r2, r3
 80247f8:	d106      	bne.n	8024808 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80247fa:	68fb      	ldr	r3, [r7, #12]
 80247fc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8024800:	687b      	ldr	r3, [r7, #4]
 8024802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8024804:	429a      	cmp	r2, r3
 8024806:	d001      	beq.n	802480c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8024808:	2301      	movs	r3, #1
 802480a:	e000      	b.n	802480e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 802480c:	2300      	movs	r3, #0
}
 802480e:	4618      	mov	r0, r3
 8024810:	3718      	adds	r7, #24
 8024812:	46bd      	mov	sp, r7
 8024814:	bd80      	pop	{r7, pc}
 8024816:	bf00      	nop
 8024818:	40007000 	.word	0x40007000
 802481c:	40023800 	.word	0x40023800
 8024820:	42470060 	.word	0x42470060

08024824 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8024824:	b580      	push	{r7, lr}
 8024826:	b084      	sub	sp, #16
 8024828:	af00      	add	r7, sp, #0
 802482a:	6078      	str	r0, [r7, #4]
 802482c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 802482e:	687b      	ldr	r3, [r7, #4]
 8024830:	2b00      	cmp	r3, #0
 8024832:	d101      	bne.n	8024838 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8024834:	2301      	movs	r3, #1
 8024836:	e0cc      	b.n	80249d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8024838:	4b68      	ldr	r3, [pc, #416]	; (80249dc <HAL_RCC_ClockConfig+0x1b8>)
 802483a:	681b      	ldr	r3, [r3, #0]
 802483c:	f003 030f 	and.w	r3, r3, #15
 8024840:	683a      	ldr	r2, [r7, #0]
 8024842:	429a      	cmp	r2, r3
 8024844:	d90c      	bls.n	8024860 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8024846:	4b65      	ldr	r3, [pc, #404]	; (80249dc <HAL_RCC_ClockConfig+0x1b8>)
 8024848:	683a      	ldr	r2, [r7, #0]
 802484a:	b2d2      	uxtb	r2, r2
 802484c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 802484e:	4b63      	ldr	r3, [pc, #396]	; (80249dc <HAL_RCC_ClockConfig+0x1b8>)
 8024850:	681b      	ldr	r3, [r3, #0]
 8024852:	f003 030f 	and.w	r3, r3, #15
 8024856:	683a      	ldr	r2, [r7, #0]
 8024858:	429a      	cmp	r2, r3
 802485a:	d001      	beq.n	8024860 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 802485c:	2301      	movs	r3, #1
 802485e:	e0b8      	b.n	80249d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8024860:	687b      	ldr	r3, [r7, #4]
 8024862:	681b      	ldr	r3, [r3, #0]
 8024864:	f003 0302 	and.w	r3, r3, #2
 8024868:	2b00      	cmp	r3, #0
 802486a:	d020      	beq.n	80248ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 802486c:	687b      	ldr	r3, [r7, #4]
 802486e:	681b      	ldr	r3, [r3, #0]
 8024870:	f003 0304 	and.w	r3, r3, #4
 8024874:	2b00      	cmp	r3, #0
 8024876:	d005      	beq.n	8024884 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8024878:	4b59      	ldr	r3, [pc, #356]	; (80249e0 <HAL_RCC_ClockConfig+0x1bc>)
 802487a:	689b      	ldr	r3, [r3, #8]
 802487c:	4a58      	ldr	r2, [pc, #352]	; (80249e0 <HAL_RCC_ClockConfig+0x1bc>)
 802487e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8024882:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8024884:	687b      	ldr	r3, [r7, #4]
 8024886:	681b      	ldr	r3, [r3, #0]
 8024888:	f003 0308 	and.w	r3, r3, #8
 802488c:	2b00      	cmp	r3, #0
 802488e:	d005      	beq.n	802489c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8024890:	4b53      	ldr	r3, [pc, #332]	; (80249e0 <HAL_RCC_ClockConfig+0x1bc>)
 8024892:	689b      	ldr	r3, [r3, #8]
 8024894:	4a52      	ldr	r2, [pc, #328]	; (80249e0 <HAL_RCC_ClockConfig+0x1bc>)
 8024896:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 802489a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 802489c:	4b50      	ldr	r3, [pc, #320]	; (80249e0 <HAL_RCC_ClockConfig+0x1bc>)
 802489e:	689b      	ldr	r3, [r3, #8]
 80248a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80248a4:	687b      	ldr	r3, [r7, #4]
 80248a6:	689b      	ldr	r3, [r3, #8]
 80248a8:	494d      	ldr	r1, [pc, #308]	; (80249e0 <HAL_RCC_ClockConfig+0x1bc>)
 80248aa:	4313      	orrs	r3, r2
 80248ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80248ae:	687b      	ldr	r3, [r7, #4]
 80248b0:	681b      	ldr	r3, [r3, #0]
 80248b2:	f003 0301 	and.w	r3, r3, #1
 80248b6:	2b00      	cmp	r3, #0
 80248b8:	d044      	beq.n	8024944 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80248ba:	687b      	ldr	r3, [r7, #4]
 80248bc:	685b      	ldr	r3, [r3, #4]
 80248be:	2b01      	cmp	r3, #1
 80248c0:	d107      	bne.n	80248d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80248c2:	4b47      	ldr	r3, [pc, #284]	; (80249e0 <HAL_RCC_ClockConfig+0x1bc>)
 80248c4:	681b      	ldr	r3, [r3, #0]
 80248c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80248ca:	2b00      	cmp	r3, #0
 80248cc:	d119      	bne.n	8024902 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80248ce:	2301      	movs	r3, #1
 80248d0:	e07f      	b.n	80249d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80248d2:	687b      	ldr	r3, [r7, #4]
 80248d4:	685b      	ldr	r3, [r3, #4]
 80248d6:	2b02      	cmp	r3, #2
 80248d8:	d003      	beq.n	80248e2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80248da:	687b      	ldr	r3, [r7, #4]
 80248dc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80248de:	2b03      	cmp	r3, #3
 80248e0:	d107      	bne.n	80248f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80248e2:	4b3f      	ldr	r3, [pc, #252]	; (80249e0 <HAL_RCC_ClockConfig+0x1bc>)
 80248e4:	681b      	ldr	r3, [r3, #0]
 80248e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80248ea:	2b00      	cmp	r3, #0
 80248ec:	d109      	bne.n	8024902 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80248ee:	2301      	movs	r3, #1
 80248f0:	e06f      	b.n	80249d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80248f2:	4b3b      	ldr	r3, [pc, #236]	; (80249e0 <HAL_RCC_ClockConfig+0x1bc>)
 80248f4:	681b      	ldr	r3, [r3, #0]
 80248f6:	f003 0302 	and.w	r3, r3, #2
 80248fa:	2b00      	cmp	r3, #0
 80248fc:	d101      	bne.n	8024902 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80248fe:	2301      	movs	r3, #1
 8024900:	e067      	b.n	80249d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8024902:	4b37      	ldr	r3, [pc, #220]	; (80249e0 <HAL_RCC_ClockConfig+0x1bc>)
 8024904:	689b      	ldr	r3, [r3, #8]
 8024906:	f023 0203 	bic.w	r2, r3, #3
 802490a:	687b      	ldr	r3, [r7, #4]
 802490c:	685b      	ldr	r3, [r3, #4]
 802490e:	4934      	ldr	r1, [pc, #208]	; (80249e0 <HAL_RCC_ClockConfig+0x1bc>)
 8024910:	4313      	orrs	r3, r2
 8024912:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8024914:	f7fe f988 	bl	8022c28 <HAL_GetTick>
 8024918:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 802491a:	e00a      	b.n	8024932 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 802491c:	f7fe f984 	bl	8022c28 <HAL_GetTick>
 8024920:	4602      	mov	r2, r0
 8024922:	68fb      	ldr	r3, [r7, #12]
 8024924:	1ad3      	subs	r3, r2, r3
 8024926:	f241 3288 	movw	r2, #5000	; 0x1388
 802492a:	4293      	cmp	r3, r2
 802492c:	d901      	bls.n	8024932 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 802492e:	2303      	movs	r3, #3
 8024930:	e04f      	b.n	80249d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8024932:	4b2b      	ldr	r3, [pc, #172]	; (80249e0 <HAL_RCC_ClockConfig+0x1bc>)
 8024934:	689b      	ldr	r3, [r3, #8]
 8024936:	f003 020c 	and.w	r2, r3, #12
 802493a:	687b      	ldr	r3, [r7, #4]
 802493c:	685b      	ldr	r3, [r3, #4]
 802493e:	009b      	lsls	r3, r3, #2
 8024940:	429a      	cmp	r2, r3
 8024942:	d1eb      	bne.n	802491c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8024944:	4b25      	ldr	r3, [pc, #148]	; (80249dc <HAL_RCC_ClockConfig+0x1b8>)
 8024946:	681b      	ldr	r3, [r3, #0]
 8024948:	f003 030f 	and.w	r3, r3, #15
 802494c:	683a      	ldr	r2, [r7, #0]
 802494e:	429a      	cmp	r2, r3
 8024950:	d20c      	bcs.n	802496c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8024952:	4b22      	ldr	r3, [pc, #136]	; (80249dc <HAL_RCC_ClockConfig+0x1b8>)
 8024954:	683a      	ldr	r2, [r7, #0]
 8024956:	b2d2      	uxtb	r2, r2
 8024958:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 802495a:	4b20      	ldr	r3, [pc, #128]	; (80249dc <HAL_RCC_ClockConfig+0x1b8>)
 802495c:	681b      	ldr	r3, [r3, #0]
 802495e:	f003 030f 	and.w	r3, r3, #15
 8024962:	683a      	ldr	r2, [r7, #0]
 8024964:	429a      	cmp	r2, r3
 8024966:	d001      	beq.n	802496c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8024968:	2301      	movs	r3, #1
 802496a:	e032      	b.n	80249d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 802496c:	687b      	ldr	r3, [r7, #4]
 802496e:	681b      	ldr	r3, [r3, #0]
 8024970:	f003 0304 	and.w	r3, r3, #4
 8024974:	2b00      	cmp	r3, #0
 8024976:	d008      	beq.n	802498a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8024978:	4b19      	ldr	r3, [pc, #100]	; (80249e0 <HAL_RCC_ClockConfig+0x1bc>)
 802497a:	689b      	ldr	r3, [r3, #8]
 802497c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8024980:	687b      	ldr	r3, [r7, #4]
 8024982:	68db      	ldr	r3, [r3, #12]
 8024984:	4916      	ldr	r1, [pc, #88]	; (80249e0 <HAL_RCC_ClockConfig+0x1bc>)
 8024986:	4313      	orrs	r3, r2
 8024988:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 802498a:	687b      	ldr	r3, [r7, #4]
 802498c:	681b      	ldr	r3, [r3, #0]
 802498e:	f003 0308 	and.w	r3, r3, #8
 8024992:	2b00      	cmp	r3, #0
 8024994:	d009      	beq.n	80249aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8024996:	4b12      	ldr	r3, [pc, #72]	; (80249e0 <HAL_RCC_ClockConfig+0x1bc>)
 8024998:	689b      	ldr	r3, [r3, #8]
 802499a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 802499e:	687b      	ldr	r3, [r7, #4]
 80249a0:	691b      	ldr	r3, [r3, #16]
 80249a2:	00db      	lsls	r3, r3, #3
 80249a4:	490e      	ldr	r1, [pc, #56]	; (80249e0 <HAL_RCC_ClockConfig+0x1bc>)
 80249a6:	4313      	orrs	r3, r2
 80249a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80249aa:	f000 f821 	bl	80249f0 <HAL_RCC_GetSysClockFreq>
 80249ae:	4601      	mov	r1, r0
 80249b0:	4b0b      	ldr	r3, [pc, #44]	; (80249e0 <HAL_RCC_ClockConfig+0x1bc>)
 80249b2:	689b      	ldr	r3, [r3, #8]
 80249b4:	091b      	lsrs	r3, r3, #4
 80249b6:	f003 030f 	and.w	r3, r3, #15
 80249ba:	4a0a      	ldr	r2, [pc, #40]	; (80249e4 <HAL_RCC_ClockConfig+0x1c0>)
 80249bc:	5cd3      	ldrb	r3, [r2, r3]
 80249be:	fa21 f303 	lsr.w	r3, r1, r3
 80249c2:	4a09      	ldr	r2, [pc, #36]	; (80249e8 <HAL_RCC_ClockConfig+0x1c4>)
 80249c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80249c6:	4b09      	ldr	r3, [pc, #36]	; (80249ec <HAL_RCC_ClockConfig+0x1c8>)
 80249c8:	681b      	ldr	r3, [r3, #0]
 80249ca:	4618      	mov	r0, r3
 80249cc:	f7fe f8e8 	bl	8022ba0 <HAL_InitTick>

  return HAL_OK;
 80249d0:	2300      	movs	r3, #0
}
 80249d2:	4618      	mov	r0, r3
 80249d4:	3710      	adds	r7, #16
 80249d6:	46bd      	mov	sp, r7
 80249d8:	bd80      	pop	{r7, pc}
 80249da:	bf00      	nop
 80249dc:	40023c00 	.word	0x40023c00
 80249e0:	40023800 	.word	0x40023800
 80249e4:	08025ca0 	.word	0x08025ca0
 80249e8:	20000000 	.word	0x20000000
 80249ec:	20000004 	.word	0x20000004

080249f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80249f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80249f2:	b085      	sub	sp, #20
 80249f4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80249f6:	2300      	movs	r3, #0
 80249f8:	607b      	str	r3, [r7, #4]
 80249fa:	2300      	movs	r3, #0
 80249fc:	60fb      	str	r3, [r7, #12]
 80249fe:	2300      	movs	r3, #0
 8024a00:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8024a02:	2300      	movs	r3, #0
 8024a04:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8024a06:	4b50      	ldr	r3, [pc, #320]	; (8024b48 <HAL_RCC_GetSysClockFreq+0x158>)
 8024a08:	689b      	ldr	r3, [r3, #8]
 8024a0a:	f003 030c 	and.w	r3, r3, #12
 8024a0e:	2b04      	cmp	r3, #4
 8024a10:	d007      	beq.n	8024a22 <HAL_RCC_GetSysClockFreq+0x32>
 8024a12:	2b08      	cmp	r3, #8
 8024a14:	d008      	beq.n	8024a28 <HAL_RCC_GetSysClockFreq+0x38>
 8024a16:	2b00      	cmp	r3, #0
 8024a18:	f040 808d 	bne.w	8024b36 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8024a1c:	4b4b      	ldr	r3, [pc, #300]	; (8024b4c <HAL_RCC_GetSysClockFreq+0x15c>)
 8024a1e:	60bb      	str	r3, [r7, #8]
       break;
 8024a20:	e08c      	b.n	8024b3c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8024a22:	4b4b      	ldr	r3, [pc, #300]	; (8024b50 <HAL_RCC_GetSysClockFreq+0x160>)
 8024a24:	60bb      	str	r3, [r7, #8]
      break;
 8024a26:	e089      	b.n	8024b3c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8024a28:	4b47      	ldr	r3, [pc, #284]	; (8024b48 <HAL_RCC_GetSysClockFreq+0x158>)
 8024a2a:	685b      	ldr	r3, [r3, #4]
 8024a2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8024a30:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8024a32:	4b45      	ldr	r3, [pc, #276]	; (8024b48 <HAL_RCC_GetSysClockFreq+0x158>)
 8024a34:	685b      	ldr	r3, [r3, #4]
 8024a36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8024a3a:	2b00      	cmp	r3, #0
 8024a3c:	d023      	beq.n	8024a86 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8024a3e:	4b42      	ldr	r3, [pc, #264]	; (8024b48 <HAL_RCC_GetSysClockFreq+0x158>)
 8024a40:	685b      	ldr	r3, [r3, #4]
 8024a42:	099b      	lsrs	r3, r3, #6
 8024a44:	f04f 0400 	mov.w	r4, #0
 8024a48:	f240 11ff 	movw	r1, #511	; 0x1ff
 8024a4c:	f04f 0200 	mov.w	r2, #0
 8024a50:	ea03 0501 	and.w	r5, r3, r1
 8024a54:	ea04 0602 	and.w	r6, r4, r2
 8024a58:	4a3d      	ldr	r2, [pc, #244]	; (8024b50 <HAL_RCC_GetSysClockFreq+0x160>)
 8024a5a:	fb02 f106 	mul.w	r1, r2, r6
 8024a5e:	2200      	movs	r2, #0
 8024a60:	fb02 f205 	mul.w	r2, r2, r5
 8024a64:	440a      	add	r2, r1
 8024a66:	493a      	ldr	r1, [pc, #232]	; (8024b50 <HAL_RCC_GetSysClockFreq+0x160>)
 8024a68:	fba5 0101 	umull	r0, r1, r5, r1
 8024a6c:	1853      	adds	r3, r2, r1
 8024a6e:	4619      	mov	r1, r3
 8024a70:	687b      	ldr	r3, [r7, #4]
 8024a72:	f04f 0400 	mov.w	r4, #0
 8024a76:	461a      	mov	r2, r3
 8024a78:	4623      	mov	r3, r4
 8024a7a:	f7fb feff 	bl	802087c <__aeabi_uldivmod>
 8024a7e:	4603      	mov	r3, r0
 8024a80:	460c      	mov	r4, r1
 8024a82:	60fb      	str	r3, [r7, #12]
 8024a84:	e049      	b.n	8024b1a <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8024a86:	4b30      	ldr	r3, [pc, #192]	; (8024b48 <HAL_RCC_GetSysClockFreq+0x158>)
 8024a88:	685b      	ldr	r3, [r3, #4]
 8024a8a:	099b      	lsrs	r3, r3, #6
 8024a8c:	f04f 0400 	mov.w	r4, #0
 8024a90:	f240 11ff 	movw	r1, #511	; 0x1ff
 8024a94:	f04f 0200 	mov.w	r2, #0
 8024a98:	ea03 0501 	and.w	r5, r3, r1
 8024a9c:	ea04 0602 	and.w	r6, r4, r2
 8024aa0:	4629      	mov	r1, r5
 8024aa2:	4632      	mov	r2, r6
 8024aa4:	f04f 0300 	mov.w	r3, #0
 8024aa8:	f04f 0400 	mov.w	r4, #0
 8024aac:	0154      	lsls	r4, r2, #5
 8024aae:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8024ab2:	014b      	lsls	r3, r1, #5
 8024ab4:	4619      	mov	r1, r3
 8024ab6:	4622      	mov	r2, r4
 8024ab8:	1b49      	subs	r1, r1, r5
 8024aba:	eb62 0206 	sbc.w	r2, r2, r6
 8024abe:	f04f 0300 	mov.w	r3, #0
 8024ac2:	f04f 0400 	mov.w	r4, #0
 8024ac6:	0194      	lsls	r4, r2, #6
 8024ac8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8024acc:	018b      	lsls	r3, r1, #6
 8024ace:	1a5b      	subs	r3, r3, r1
 8024ad0:	eb64 0402 	sbc.w	r4, r4, r2
 8024ad4:	f04f 0100 	mov.w	r1, #0
 8024ad8:	f04f 0200 	mov.w	r2, #0
 8024adc:	00e2      	lsls	r2, r4, #3
 8024ade:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8024ae2:	00d9      	lsls	r1, r3, #3
 8024ae4:	460b      	mov	r3, r1
 8024ae6:	4614      	mov	r4, r2
 8024ae8:	195b      	adds	r3, r3, r5
 8024aea:	eb44 0406 	adc.w	r4, r4, r6
 8024aee:	f04f 0100 	mov.w	r1, #0
 8024af2:	f04f 0200 	mov.w	r2, #0
 8024af6:	02a2      	lsls	r2, r4, #10
 8024af8:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8024afc:	0299      	lsls	r1, r3, #10
 8024afe:	460b      	mov	r3, r1
 8024b00:	4614      	mov	r4, r2
 8024b02:	4618      	mov	r0, r3
 8024b04:	4621      	mov	r1, r4
 8024b06:	687b      	ldr	r3, [r7, #4]
 8024b08:	f04f 0400 	mov.w	r4, #0
 8024b0c:	461a      	mov	r2, r3
 8024b0e:	4623      	mov	r3, r4
 8024b10:	f7fb feb4 	bl	802087c <__aeabi_uldivmod>
 8024b14:	4603      	mov	r3, r0
 8024b16:	460c      	mov	r4, r1
 8024b18:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8024b1a:	4b0b      	ldr	r3, [pc, #44]	; (8024b48 <HAL_RCC_GetSysClockFreq+0x158>)
 8024b1c:	685b      	ldr	r3, [r3, #4]
 8024b1e:	0c1b      	lsrs	r3, r3, #16
 8024b20:	f003 0303 	and.w	r3, r3, #3
 8024b24:	3301      	adds	r3, #1
 8024b26:	005b      	lsls	r3, r3, #1
 8024b28:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8024b2a:	68fa      	ldr	r2, [r7, #12]
 8024b2c:	683b      	ldr	r3, [r7, #0]
 8024b2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8024b32:	60bb      	str	r3, [r7, #8]
      break;
 8024b34:	e002      	b.n	8024b3c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8024b36:	4b05      	ldr	r3, [pc, #20]	; (8024b4c <HAL_RCC_GetSysClockFreq+0x15c>)
 8024b38:	60bb      	str	r3, [r7, #8]
      break;
 8024b3a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8024b3c:	68bb      	ldr	r3, [r7, #8]
}
 8024b3e:	4618      	mov	r0, r3
 8024b40:	3714      	adds	r7, #20
 8024b42:	46bd      	mov	sp, r7
 8024b44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8024b46:	bf00      	nop
 8024b48:	40023800 	.word	0x40023800
 8024b4c:	00f42400 	.word	0x00f42400
 8024b50:	00b71b00 	.word	0x00b71b00

08024b54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8024b54:	b480      	push	{r7}
 8024b56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8024b58:	4b03      	ldr	r3, [pc, #12]	; (8024b68 <HAL_RCC_GetHCLKFreq+0x14>)
 8024b5a:	681b      	ldr	r3, [r3, #0]
}
 8024b5c:	4618      	mov	r0, r3
 8024b5e:	46bd      	mov	sp, r7
 8024b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024b64:	4770      	bx	lr
 8024b66:	bf00      	nop
 8024b68:	20000000 	.word	0x20000000

08024b6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8024b6c:	b580      	push	{r7, lr}
 8024b6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8024b70:	f7ff fff0 	bl	8024b54 <HAL_RCC_GetHCLKFreq>
 8024b74:	4601      	mov	r1, r0
 8024b76:	4b05      	ldr	r3, [pc, #20]	; (8024b8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8024b78:	689b      	ldr	r3, [r3, #8]
 8024b7a:	0a9b      	lsrs	r3, r3, #10
 8024b7c:	f003 0307 	and.w	r3, r3, #7
 8024b80:	4a03      	ldr	r2, [pc, #12]	; (8024b90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8024b82:	5cd3      	ldrb	r3, [r2, r3]
 8024b84:	fa21 f303 	lsr.w	r3, r1, r3
}
 8024b88:	4618      	mov	r0, r3
 8024b8a:	bd80      	pop	{r7, pc}
 8024b8c:	40023800 	.word	0x40023800
 8024b90:	08025cb0 	.word	0x08025cb0

08024b94 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8024b94:	b580      	push	{r7, lr}
 8024b96:	b082      	sub	sp, #8
 8024b98:	af00      	add	r7, sp, #0
 8024b9a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8024b9c:	687b      	ldr	r3, [r7, #4]
 8024b9e:	2b00      	cmp	r3, #0
 8024ba0:	d101      	bne.n	8024ba6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8024ba2:	2301      	movs	r3, #1
 8024ba4:	e056      	b.n	8024c54 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8024ba6:	687b      	ldr	r3, [r7, #4]
 8024ba8:	2200      	movs	r2, #0
 8024baa:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8024bac:	687b      	ldr	r3, [r7, #4]
 8024bae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8024bb2:	b2db      	uxtb	r3, r3
 8024bb4:	2b00      	cmp	r3, #0
 8024bb6:	d106      	bne.n	8024bc6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8024bb8:	687b      	ldr	r3, [r7, #4]
 8024bba:	2200      	movs	r2, #0
 8024bbc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8024bc0:	6878      	ldr	r0, [r7, #4]
 8024bc2:	f7fd fbd3 	bl	802236c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8024bc6:	687b      	ldr	r3, [r7, #4]
 8024bc8:	2202      	movs	r2, #2
 8024bca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8024bce:	687b      	ldr	r3, [r7, #4]
 8024bd0:	681b      	ldr	r3, [r3, #0]
 8024bd2:	681a      	ldr	r2, [r3, #0]
 8024bd4:	687b      	ldr	r3, [r7, #4]
 8024bd6:	681b      	ldr	r3, [r3, #0]
 8024bd8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8024bdc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8024bde:	687b      	ldr	r3, [r7, #4]
 8024be0:	685a      	ldr	r2, [r3, #4]
 8024be2:	687b      	ldr	r3, [r7, #4]
 8024be4:	689b      	ldr	r3, [r3, #8]
 8024be6:	431a      	orrs	r2, r3
 8024be8:	687b      	ldr	r3, [r7, #4]
 8024bea:	68db      	ldr	r3, [r3, #12]
 8024bec:	431a      	orrs	r2, r3
 8024bee:	687b      	ldr	r3, [r7, #4]
 8024bf0:	691b      	ldr	r3, [r3, #16]
 8024bf2:	431a      	orrs	r2, r3
 8024bf4:	687b      	ldr	r3, [r7, #4]
 8024bf6:	695b      	ldr	r3, [r3, #20]
 8024bf8:	431a      	orrs	r2, r3
 8024bfa:	687b      	ldr	r3, [r7, #4]
 8024bfc:	699b      	ldr	r3, [r3, #24]
 8024bfe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8024c02:	431a      	orrs	r2, r3
 8024c04:	687b      	ldr	r3, [r7, #4]
 8024c06:	69db      	ldr	r3, [r3, #28]
 8024c08:	431a      	orrs	r2, r3
 8024c0a:	687b      	ldr	r3, [r7, #4]
 8024c0c:	6a1b      	ldr	r3, [r3, #32]
 8024c0e:	ea42 0103 	orr.w	r1, r2, r3
 8024c12:	687b      	ldr	r3, [r7, #4]
 8024c14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8024c16:	687b      	ldr	r3, [r7, #4]
 8024c18:	681b      	ldr	r3, [r3, #0]
 8024c1a:	430a      	orrs	r2, r1
 8024c1c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8024c1e:	687b      	ldr	r3, [r7, #4]
 8024c20:	699b      	ldr	r3, [r3, #24]
 8024c22:	0c1b      	lsrs	r3, r3, #16
 8024c24:	f003 0104 	and.w	r1, r3, #4
 8024c28:	687b      	ldr	r3, [r7, #4]
 8024c2a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8024c2c:	687b      	ldr	r3, [r7, #4]
 8024c2e:	681b      	ldr	r3, [r3, #0]
 8024c30:	430a      	orrs	r2, r1
 8024c32:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8024c34:	687b      	ldr	r3, [r7, #4]
 8024c36:	681b      	ldr	r3, [r3, #0]
 8024c38:	69da      	ldr	r2, [r3, #28]
 8024c3a:	687b      	ldr	r3, [r7, #4]
 8024c3c:	681b      	ldr	r3, [r3, #0]
 8024c3e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8024c42:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8024c44:	687b      	ldr	r3, [r7, #4]
 8024c46:	2200      	movs	r2, #0
 8024c48:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8024c4a:	687b      	ldr	r3, [r7, #4]
 8024c4c:	2201      	movs	r2, #1
 8024c4e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8024c52:	2300      	movs	r3, #0
}
 8024c54:	4618      	mov	r0, r3
 8024c56:	3708      	adds	r7, #8
 8024c58:	46bd      	mov	sp, r7
 8024c5a:	bd80      	pop	{r7, pc}

08024c5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8024c5c:	b580      	push	{r7, lr}
 8024c5e:	b082      	sub	sp, #8
 8024c60:	af00      	add	r7, sp, #0
 8024c62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8024c64:	687b      	ldr	r3, [r7, #4]
 8024c66:	2b00      	cmp	r3, #0
 8024c68:	d101      	bne.n	8024c6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8024c6a:	2301      	movs	r3, #1
 8024c6c:	e01d      	b.n	8024caa <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8024c6e:	687b      	ldr	r3, [r7, #4]
 8024c70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8024c74:	b2db      	uxtb	r3, r3
 8024c76:	2b00      	cmp	r3, #0
 8024c78:	d106      	bne.n	8024c88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8024c7a:	687b      	ldr	r3, [r7, #4]
 8024c7c:	2200      	movs	r2, #0
 8024c7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8024c82:	6878      	ldr	r0, [r7, #4]
 8024c84:	f7fd fc08 	bl	8022498 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8024c88:	687b      	ldr	r3, [r7, #4]
 8024c8a:	2202      	movs	r2, #2
 8024c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8024c90:	687b      	ldr	r3, [r7, #4]
 8024c92:	681a      	ldr	r2, [r3, #0]
 8024c94:	687b      	ldr	r3, [r7, #4]
 8024c96:	3304      	adds	r3, #4
 8024c98:	4619      	mov	r1, r3
 8024c9a:	4610      	mov	r0, r2
 8024c9c:	f000 fbd6 	bl	802544c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8024ca0:	687b      	ldr	r3, [r7, #4]
 8024ca2:	2201      	movs	r2, #1
 8024ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8024ca8:	2300      	movs	r3, #0
}
 8024caa:	4618      	mov	r0, r3
 8024cac:	3708      	adds	r7, #8
 8024cae:	46bd      	mov	sp, r7
 8024cb0:	bd80      	pop	{r7, pc}

08024cb2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8024cb2:	b480      	push	{r7}
 8024cb4:	b085      	sub	sp, #20
 8024cb6:	af00      	add	r7, sp, #0
 8024cb8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8024cba:	687b      	ldr	r3, [r7, #4]
 8024cbc:	681b      	ldr	r3, [r3, #0]
 8024cbe:	68da      	ldr	r2, [r3, #12]
 8024cc0:	687b      	ldr	r3, [r7, #4]
 8024cc2:	681b      	ldr	r3, [r3, #0]
 8024cc4:	f042 0201 	orr.w	r2, r2, #1
 8024cc8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8024cca:	687b      	ldr	r3, [r7, #4]
 8024ccc:	681b      	ldr	r3, [r3, #0]
 8024cce:	689b      	ldr	r3, [r3, #8]
 8024cd0:	f003 0307 	and.w	r3, r3, #7
 8024cd4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8024cd6:	68fb      	ldr	r3, [r7, #12]
 8024cd8:	2b06      	cmp	r3, #6
 8024cda:	d007      	beq.n	8024cec <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8024cdc:	687b      	ldr	r3, [r7, #4]
 8024cde:	681b      	ldr	r3, [r3, #0]
 8024ce0:	681a      	ldr	r2, [r3, #0]
 8024ce2:	687b      	ldr	r3, [r7, #4]
 8024ce4:	681b      	ldr	r3, [r3, #0]
 8024ce6:	f042 0201 	orr.w	r2, r2, #1
 8024cea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8024cec:	2300      	movs	r3, #0
}
 8024cee:	4618      	mov	r0, r3
 8024cf0:	3714      	adds	r7, #20
 8024cf2:	46bd      	mov	sp, r7
 8024cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024cf8:	4770      	bx	lr

08024cfa <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8024cfa:	b580      	push	{r7, lr}
 8024cfc:	b082      	sub	sp, #8
 8024cfe:	af00      	add	r7, sp, #0
 8024d00:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8024d02:	687b      	ldr	r3, [r7, #4]
 8024d04:	2b00      	cmp	r3, #0
 8024d06:	d101      	bne.n	8024d0c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8024d08:	2301      	movs	r3, #1
 8024d0a:	e01d      	b.n	8024d48 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8024d0c:	687b      	ldr	r3, [r7, #4]
 8024d0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8024d12:	b2db      	uxtb	r3, r3
 8024d14:	2b00      	cmp	r3, #0
 8024d16:	d106      	bne.n	8024d26 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8024d18:	687b      	ldr	r3, [r7, #4]
 8024d1a:	2200      	movs	r2, #0
 8024d1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8024d20:	6878      	ldr	r0, [r7, #4]
 8024d22:	f7fd fb6b 	bl	80223fc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8024d26:	687b      	ldr	r3, [r7, #4]
 8024d28:	2202      	movs	r2, #2
 8024d2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8024d2e:	687b      	ldr	r3, [r7, #4]
 8024d30:	681a      	ldr	r2, [r3, #0]
 8024d32:	687b      	ldr	r3, [r7, #4]
 8024d34:	3304      	adds	r3, #4
 8024d36:	4619      	mov	r1, r3
 8024d38:	4610      	mov	r0, r2
 8024d3a:	f000 fb87 	bl	802544c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8024d3e:	687b      	ldr	r3, [r7, #4]
 8024d40:	2201      	movs	r2, #1
 8024d42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8024d46:	2300      	movs	r3, #0
}
 8024d48:	4618      	mov	r0, r3
 8024d4a:	3708      	adds	r7, #8
 8024d4c:	46bd      	mov	sp, r7
 8024d4e:	bd80      	pop	{r7, pc}

08024d50 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8024d50:	b580      	push	{r7, lr}
 8024d52:	b084      	sub	sp, #16
 8024d54:	af00      	add	r7, sp, #0
 8024d56:	6078      	str	r0, [r7, #4]
 8024d58:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8024d5a:	687b      	ldr	r3, [r7, #4]
 8024d5c:	681b      	ldr	r3, [r3, #0]
 8024d5e:	2201      	movs	r2, #1
 8024d60:	6839      	ldr	r1, [r7, #0]
 8024d62:	4618      	mov	r0, r3
 8024d64:	f000 fe5c 	bl	8025a20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8024d68:	687b      	ldr	r3, [r7, #4]
 8024d6a:	681b      	ldr	r3, [r3, #0]
 8024d6c:	4a15      	ldr	r2, [pc, #84]	; (8024dc4 <HAL_TIM_PWM_Start+0x74>)
 8024d6e:	4293      	cmp	r3, r2
 8024d70:	d004      	beq.n	8024d7c <HAL_TIM_PWM_Start+0x2c>
 8024d72:	687b      	ldr	r3, [r7, #4]
 8024d74:	681b      	ldr	r3, [r3, #0]
 8024d76:	4a14      	ldr	r2, [pc, #80]	; (8024dc8 <HAL_TIM_PWM_Start+0x78>)
 8024d78:	4293      	cmp	r3, r2
 8024d7a:	d101      	bne.n	8024d80 <HAL_TIM_PWM_Start+0x30>
 8024d7c:	2301      	movs	r3, #1
 8024d7e:	e000      	b.n	8024d82 <HAL_TIM_PWM_Start+0x32>
 8024d80:	2300      	movs	r3, #0
 8024d82:	2b00      	cmp	r3, #0
 8024d84:	d007      	beq.n	8024d96 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8024d86:	687b      	ldr	r3, [r7, #4]
 8024d88:	681b      	ldr	r3, [r3, #0]
 8024d8a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8024d8c:	687b      	ldr	r3, [r7, #4]
 8024d8e:	681b      	ldr	r3, [r3, #0]
 8024d90:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8024d94:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8024d96:	687b      	ldr	r3, [r7, #4]
 8024d98:	681b      	ldr	r3, [r3, #0]
 8024d9a:	689b      	ldr	r3, [r3, #8]
 8024d9c:	f003 0307 	and.w	r3, r3, #7
 8024da0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8024da2:	68fb      	ldr	r3, [r7, #12]
 8024da4:	2b06      	cmp	r3, #6
 8024da6:	d007      	beq.n	8024db8 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8024da8:	687b      	ldr	r3, [r7, #4]
 8024daa:	681b      	ldr	r3, [r3, #0]
 8024dac:	681a      	ldr	r2, [r3, #0]
 8024dae:	687b      	ldr	r3, [r7, #4]
 8024db0:	681b      	ldr	r3, [r3, #0]
 8024db2:	f042 0201 	orr.w	r2, r2, #1
 8024db6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8024db8:	2300      	movs	r3, #0
}
 8024dba:	4618      	mov	r0, r3
 8024dbc:	3710      	adds	r7, #16
 8024dbe:	46bd      	mov	sp, r7
 8024dc0:	bd80      	pop	{r7, pc}
 8024dc2:	bf00      	nop
 8024dc4:	40010000 	.word	0x40010000
 8024dc8:	40010400 	.word	0x40010400

08024dcc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8024dcc:	b580      	push	{r7, lr}
 8024dce:	b086      	sub	sp, #24
 8024dd0:	af00      	add	r7, sp, #0
 8024dd2:	6078      	str	r0, [r7, #4]
 8024dd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8024dd6:	687b      	ldr	r3, [r7, #4]
 8024dd8:	2b00      	cmp	r3, #0
 8024dda:	d101      	bne.n	8024de0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8024ddc:	2301      	movs	r3, #1
 8024dde:	e083      	b.n	8024ee8 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8024de0:	687b      	ldr	r3, [r7, #4]
 8024de2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8024de6:	b2db      	uxtb	r3, r3
 8024de8:	2b00      	cmp	r3, #0
 8024dea:	d106      	bne.n	8024dfa <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8024dec:	687b      	ldr	r3, [r7, #4]
 8024dee:	2200      	movs	r2, #0
 8024df0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8024df4:	6878      	ldr	r0, [r7, #4]
 8024df6:	f7fd fbe5 	bl	80225c4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8024dfa:	687b      	ldr	r3, [r7, #4]
 8024dfc:	2202      	movs	r2, #2
 8024dfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8024e02:	687b      	ldr	r3, [r7, #4]
 8024e04:	681b      	ldr	r3, [r3, #0]
 8024e06:	689b      	ldr	r3, [r3, #8]
 8024e08:	687a      	ldr	r2, [r7, #4]
 8024e0a:	6812      	ldr	r2, [r2, #0]
 8024e0c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8024e10:	f023 0307 	bic.w	r3, r3, #7
 8024e14:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8024e16:	687b      	ldr	r3, [r7, #4]
 8024e18:	681a      	ldr	r2, [r3, #0]
 8024e1a:	687b      	ldr	r3, [r7, #4]
 8024e1c:	3304      	adds	r3, #4
 8024e1e:	4619      	mov	r1, r3
 8024e20:	4610      	mov	r0, r2
 8024e22:	f000 fb13 	bl	802544c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8024e26:	687b      	ldr	r3, [r7, #4]
 8024e28:	681b      	ldr	r3, [r3, #0]
 8024e2a:	689b      	ldr	r3, [r3, #8]
 8024e2c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8024e2e:	687b      	ldr	r3, [r7, #4]
 8024e30:	681b      	ldr	r3, [r3, #0]
 8024e32:	699b      	ldr	r3, [r3, #24]
 8024e34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8024e36:	687b      	ldr	r3, [r7, #4]
 8024e38:	681b      	ldr	r3, [r3, #0]
 8024e3a:	6a1b      	ldr	r3, [r3, #32]
 8024e3c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8024e3e:	683b      	ldr	r3, [r7, #0]
 8024e40:	681b      	ldr	r3, [r3, #0]
 8024e42:	697a      	ldr	r2, [r7, #20]
 8024e44:	4313      	orrs	r3, r2
 8024e46:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8024e48:	693b      	ldr	r3, [r7, #16]
 8024e4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8024e4e:	f023 0303 	bic.w	r3, r3, #3
 8024e52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8024e54:	683b      	ldr	r3, [r7, #0]
 8024e56:	689a      	ldr	r2, [r3, #8]
 8024e58:	683b      	ldr	r3, [r7, #0]
 8024e5a:	699b      	ldr	r3, [r3, #24]
 8024e5c:	021b      	lsls	r3, r3, #8
 8024e5e:	4313      	orrs	r3, r2
 8024e60:	693a      	ldr	r2, [r7, #16]
 8024e62:	4313      	orrs	r3, r2
 8024e64:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8024e66:	693b      	ldr	r3, [r7, #16]
 8024e68:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8024e6c:	f023 030c 	bic.w	r3, r3, #12
 8024e70:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8024e72:	693b      	ldr	r3, [r7, #16]
 8024e74:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8024e78:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8024e7c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8024e7e:	683b      	ldr	r3, [r7, #0]
 8024e80:	68da      	ldr	r2, [r3, #12]
 8024e82:	683b      	ldr	r3, [r7, #0]
 8024e84:	69db      	ldr	r3, [r3, #28]
 8024e86:	021b      	lsls	r3, r3, #8
 8024e88:	4313      	orrs	r3, r2
 8024e8a:	693a      	ldr	r2, [r7, #16]
 8024e8c:	4313      	orrs	r3, r2
 8024e8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8024e90:	683b      	ldr	r3, [r7, #0]
 8024e92:	691b      	ldr	r3, [r3, #16]
 8024e94:	011a      	lsls	r2, r3, #4
 8024e96:	683b      	ldr	r3, [r7, #0]
 8024e98:	6a1b      	ldr	r3, [r3, #32]
 8024e9a:	031b      	lsls	r3, r3, #12
 8024e9c:	4313      	orrs	r3, r2
 8024e9e:	693a      	ldr	r2, [r7, #16]
 8024ea0:	4313      	orrs	r3, r2
 8024ea2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8024ea4:	68fb      	ldr	r3, [r7, #12]
 8024ea6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8024eaa:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8024eac:	68fb      	ldr	r3, [r7, #12]
 8024eae:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8024eb2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8024eb4:	683b      	ldr	r3, [r7, #0]
 8024eb6:	685a      	ldr	r2, [r3, #4]
 8024eb8:	683b      	ldr	r3, [r7, #0]
 8024eba:	695b      	ldr	r3, [r3, #20]
 8024ebc:	011b      	lsls	r3, r3, #4
 8024ebe:	4313      	orrs	r3, r2
 8024ec0:	68fa      	ldr	r2, [r7, #12]
 8024ec2:	4313      	orrs	r3, r2
 8024ec4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8024ec6:	687b      	ldr	r3, [r7, #4]
 8024ec8:	681b      	ldr	r3, [r3, #0]
 8024eca:	697a      	ldr	r2, [r7, #20]
 8024ecc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8024ece:	687b      	ldr	r3, [r7, #4]
 8024ed0:	681b      	ldr	r3, [r3, #0]
 8024ed2:	693a      	ldr	r2, [r7, #16]
 8024ed4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8024ed6:	687b      	ldr	r3, [r7, #4]
 8024ed8:	681b      	ldr	r3, [r3, #0]
 8024eda:	68fa      	ldr	r2, [r7, #12]
 8024edc:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8024ede:	687b      	ldr	r3, [r7, #4]
 8024ee0:	2201      	movs	r2, #1
 8024ee2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8024ee6:	2300      	movs	r3, #0
}
 8024ee8:	4618      	mov	r0, r3
 8024eea:	3718      	adds	r7, #24
 8024eec:	46bd      	mov	sp, r7
 8024eee:	bd80      	pop	{r7, pc}

08024ef0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8024ef0:	b580      	push	{r7, lr}
 8024ef2:	b082      	sub	sp, #8
 8024ef4:	af00      	add	r7, sp, #0
 8024ef6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8024ef8:	687b      	ldr	r3, [r7, #4]
 8024efa:	681b      	ldr	r3, [r3, #0]
 8024efc:	691b      	ldr	r3, [r3, #16]
 8024efe:	f003 0302 	and.w	r3, r3, #2
 8024f02:	2b02      	cmp	r3, #2
 8024f04:	d122      	bne.n	8024f4c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8024f06:	687b      	ldr	r3, [r7, #4]
 8024f08:	681b      	ldr	r3, [r3, #0]
 8024f0a:	68db      	ldr	r3, [r3, #12]
 8024f0c:	f003 0302 	and.w	r3, r3, #2
 8024f10:	2b02      	cmp	r3, #2
 8024f12:	d11b      	bne.n	8024f4c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8024f14:	687b      	ldr	r3, [r7, #4]
 8024f16:	681b      	ldr	r3, [r3, #0]
 8024f18:	f06f 0202 	mvn.w	r2, #2
 8024f1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8024f1e:	687b      	ldr	r3, [r7, #4]
 8024f20:	2201      	movs	r2, #1
 8024f22:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8024f24:	687b      	ldr	r3, [r7, #4]
 8024f26:	681b      	ldr	r3, [r3, #0]
 8024f28:	699b      	ldr	r3, [r3, #24]
 8024f2a:	f003 0303 	and.w	r3, r3, #3
 8024f2e:	2b00      	cmp	r3, #0
 8024f30:	d003      	beq.n	8024f3a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8024f32:	6878      	ldr	r0, [r7, #4]
 8024f34:	f000 fa6b 	bl	802540e <HAL_TIM_IC_CaptureCallback>
 8024f38:	e005      	b.n	8024f46 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8024f3a:	6878      	ldr	r0, [r7, #4]
 8024f3c:	f000 fa5d 	bl	80253fa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8024f40:	6878      	ldr	r0, [r7, #4]
 8024f42:	f000 fa6e 	bl	8025422 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8024f46:	687b      	ldr	r3, [r7, #4]
 8024f48:	2200      	movs	r2, #0
 8024f4a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8024f4c:	687b      	ldr	r3, [r7, #4]
 8024f4e:	681b      	ldr	r3, [r3, #0]
 8024f50:	691b      	ldr	r3, [r3, #16]
 8024f52:	f003 0304 	and.w	r3, r3, #4
 8024f56:	2b04      	cmp	r3, #4
 8024f58:	d122      	bne.n	8024fa0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8024f5a:	687b      	ldr	r3, [r7, #4]
 8024f5c:	681b      	ldr	r3, [r3, #0]
 8024f5e:	68db      	ldr	r3, [r3, #12]
 8024f60:	f003 0304 	and.w	r3, r3, #4
 8024f64:	2b04      	cmp	r3, #4
 8024f66:	d11b      	bne.n	8024fa0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8024f68:	687b      	ldr	r3, [r7, #4]
 8024f6a:	681b      	ldr	r3, [r3, #0]
 8024f6c:	f06f 0204 	mvn.w	r2, #4
 8024f70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8024f72:	687b      	ldr	r3, [r7, #4]
 8024f74:	2202      	movs	r2, #2
 8024f76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8024f78:	687b      	ldr	r3, [r7, #4]
 8024f7a:	681b      	ldr	r3, [r3, #0]
 8024f7c:	699b      	ldr	r3, [r3, #24]
 8024f7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8024f82:	2b00      	cmp	r3, #0
 8024f84:	d003      	beq.n	8024f8e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8024f86:	6878      	ldr	r0, [r7, #4]
 8024f88:	f000 fa41 	bl	802540e <HAL_TIM_IC_CaptureCallback>
 8024f8c:	e005      	b.n	8024f9a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8024f8e:	6878      	ldr	r0, [r7, #4]
 8024f90:	f000 fa33 	bl	80253fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8024f94:	6878      	ldr	r0, [r7, #4]
 8024f96:	f000 fa44 	bl	8025422 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8024f9a:	687b      	ldr	r3, [r7, #4]
 8024f9c:	2200      	movs	r2, #0
 8024f9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8024fa0:	687b      	ldr	r3, [r7, #4]
 8024fa2:	681b      	ldr	r3, [r3, #0]
 8024fa4:	691b      	ldr	r3, [r3, #16]
 8024fa6:	f003 0308 	and.w	r3, r3, #8
 8024faa:	2b08      	cmp	r3, #8
 8024fac:	d122      	bne.n	8024ff4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8024fae:	687b      	ldr	r3, [r7, #4]
 8024fb0:	681b      	ldr	r3, [r3, #0]
 8024fb2:	68db      	ldr	r3, [r3, #12]
 8024fb4:	f003 0308 	and.w	r3, r3, #8
 8024fb8:	2b08      	cmp	r3, #8
 8024fba:	d11b      	bne.n	8024ff4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8024fbc:	687b      	ldr	r3, [r7, #4]
 8024fbe:	681b      	ldr	r3, [r3, #0]
 8024fc0:	f06f 0208 	mvn.w	r2, #8
 8024fc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8024fc6:	687b      	ldr	r3, [r7, #4]
 8024fc8:	2204      	movs	r2, #4
 8024fca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8024fcc:	687b      	ldr	r3, [r7, #4]
 8024fce:	681b      	ldr	r3, [r3, #0]
 8024fd0:	69db      	ldr	r3, [r3, #28]
 8024fd2:	f003 0303 	and.w	r3, r3, #3
 8024fd6:	2b00      	cmp	r3, #0
 8024fd8:	d003      	beq.n	8024fe2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8024fda:	6878      	ldr	r0, [r7, #4]
 8024fdc:	f000 fa17 	bl	802540e <HAL_TIM_IC_CaptureCallback>
 8024fe0:	e005      	b.n	8024fee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8024fe2:	6878      	ldr	r0, [r7, #4]
 8024fe4:	f000 fa09 	bl	80253fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8024fe8:	6878      	ldr	r0, [r7, #4]
 8024fea:	f000 fa1a 	bl	8025422 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8024fee:	687b      	ldr	r3, [r7, #4]
 8024ff0:	2200      	movs	r2, #0
 8024ff2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8024ff4:	687b      	ldr	r3, [r7, #4]
 8024ff6:	681b      	ldr	r3, [r3, #0]
 8024ff8:	691b      	ldr	r3, [r3, #16]
 8024ffa:	f003 0310 	and.w	r3, r3, #16
 8024ffe:	2b10      	cmp	r3, #16
 8025000:	d122      	bne.n	8025048 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8025002:	687b      	ldr	r3, [r7, #4]
 8025004:	681b      	ldr	r3, [r3, #0]
 8025006:	68db      	ldr	r3, [r3, #12]
 8025008:	f003 0310 	and.w	r3, r3, #16
 802500c:	2b10      	cmp	r3, #16
 802500e:	d11b      	bne.n	8025048 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8025010:	687b      	ldr	r3, [r7, #4]
 8025012:	681b      	ldr	r3, [r3, #0]
 8025014:	f06f 0210 	mvn.w	r2, #16
 8025018:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 802501a:	687b      	ldr	r3, [r7, #4]
 802501c:	2208      	movs	r2, #8
 802501e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8025020:	687b      	ldr	r3, [r7, #4]
 8025022:	681b      	ldr	r3, [r3, #0]
 8025024:	69db      	ldr	r3, [r3, #28]
 8025026:	f403 7340 	and.w	r3, r3, #768	; 0x300
 802502a:	2b00      	cmp	r3, #0
 802502c:	d003      	beq.n	8025036 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 802502e:	6878      	ldr	r0, [r7, #4]
 8025030:	f000 f9ed 	bl	802540e <HAL_TIM_IC_CaptureCallback>
 8025034:	e005      	b.n	8025042 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8025036:	6878      	ldr	r0, [r7, #4]
 8025038:	f000 f9df 	bl	80253fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 802503c:	6878      	ldr	r0, [r7, #4]
 802503e:	f000 f9f0 	bl	8025422 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8025042:	687b      	ldr	r3, [r7, #4]
 8025044:	2200      	movs	r2, #0
 8025046:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8025048:	687b      	ldr	r3, [r7, #4]
 802504a:	681b      	ldr	r3, [r3, #0]
 802504c:	691b      	ldr	r3, [r3, #16]
 802504e:	f003 0301 	and.w	r3, r3, #1
 8025052:	2b01      	cmp	r3, #1
 8025054:	d10e      	bne.n	8025074 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8025056:	687b      	ldr	r3, [r7, #4]
 8025058:	681b      	ldr	r3, [r3, #0]
 802505a:	68db      	ldr	r3, [r3, #12]
 802505c:	f003 0301 	and.w	r3, r3, #1
 8025060:	2b01      	cmp	r3, #1
 8025062:	d107      	bne.n	8025074 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8025064:	687b      	ldr	r3, [r7, #4]
 8025066:	681b      	ldr	r3, [r3, #0]
 8025068:	f06f 0201 	mvn.w	r2, #1
 802506c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 802506e:	6878      	ldr	r0, [r7, #4]
 8025070:	f7fc fa12 	bl	8021498 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8025074:	687b      	ldr	r3, [r7, #4]
 8025076:	681b      	ldr	r3, [r3, #0]
 8025078:	691b      	ldr	r3, [r3, #16]
 802507a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 802507e:	2b80      	cmp	r3, #128	; 0x80
 8025080:	d10e      	bne.n	80250a0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8025082:	687b      	ldr	r3, [r7, #4]
 8025084:	681b      	ldr	r3, [r3, #0]
 8025086:	68db      	ldr	r3, [r3, #12]
 8025088:	f003 0380 	and.w	r3, r3, #128	; 0x80
 802508c:	2b80      	cmp	r3, #128	; 0x80
 802508e:	d107      	bne.n	80250a0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8025090:	687b      	ldr	r3, [r7, #4]
 8025092:	681b      	ldr	r3, [r3, #0]
 8025094:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8025098:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 802509a:	6878      	ldr	r0, [r7, #4]
 802509c:	f000 fdbe 	bl	8025c1c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80250a0:	687b      	ldr	r3, [r7, #4]
 80250a2:	681b      	ldr	r3, [r3, #0]
 80250a4:	691b      	ldr	r3, [r3, #16]
 80250a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80250aa:	2b40      	cmp	r3, #64	; 0x40
 80250ac:	d10e      	bne.n	80250cc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80250ae:	687b      	ldr	r3, [r7, #4]
 80250b0:	681b      	ldr	r3, [r3, #0]
 80250b2:	68db      	ldr	r3, [r3, #12]
 80250b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80250b8:	2b40      	cmp	r3, #64	; 0x40
 80250ba:	d107      	bne.n	80250cc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80250bc:	687b      	ldr	r3, [r7, #4]
 80250be:	681b      	ldr	r3, [r3, #0]
 80250c0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80250c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80250c6:	6878      	ldr	r0, [r7, #4]
 80250c8:	f000 f9b5 	bl	8025436 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80250cc:	687b      	ldr	r3, [r7, #4]
 80250ce:	681b      	ldr	r3, [r3, #0]
 80250d0:	691b      	ldr	r3, [r3, #16]
 80250d2:	f003 0320 	and.w	r3, r3, #32
 80250d6:	2b20      	cmp	r3, #32
 80250d8:	d10e      	bne.n	80250f8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80250da:	687b      	ldr	r3, [r7, #4]
 80250dc:	681b      	ldr	r3, [r3, #0]
 80250de:	68db      	ldr	r3, [r3, #12]
 80250e0:	f003 0320 	and.w	r3, r3, #32
 80250e4:	2b20      	cmp	r3, #32
 80250e6:	d107      	bne.n	80250f8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80250e8:	687b      	ldr	r3, [r7, #4]
 80250ea:	681b      	ldr	r3, [r3, #0]
 80250ec:	f06f 0220 	mvn.w	r2, #32
 80250f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80250f2:	6878      	ldr	r0, [r7, #4]
 80250f4:	f000 fd88 	bl	8025c08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80250f8:	bf00      	nop
 80250fa:	3708      	adds	r7, #8
 80250fc:	46bd      	mov	sp, r7
 80250fe:	bd80      	pop	{r7, pc}

08025100 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8025100:	b580      	push	{r7, lr}
 8025102:	b084      	sub	sp, #16
 8025104:	af00      	add	r7, sp, #0
 8025106:	60f8      	str	r0, [r7, #12]
 8025108:	60b9      	str	r1, [r7, #8]
 802510a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 802510c:	68fb      	ldr	r3, [r7, #12]
 802510e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8025112:	2b01      	cmp	r3, #1
 8025114:	d101      	bne.n	802511a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8025116:	2302      	movs	r3, #2
 8025118:	e0b4      	b.n	8025284 <HAL_TIM_PWM_ConfigChannel+0x184>
 802511a:	68fb      	ldr	r3, [r7, #12]
 802511c:	2201      	movs	r2, #1
 802511e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8025122:	68fb      	ldr	r3, [r7, #12]
 8025124:	2202      	movs	r2, #2
 8025126:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 802512a:	687b      	ldr	r3, [r7, #4]
 802512c:	2b0c      	cmp	r3, #12
 802512e:	f200 809f 	bhi.w	8025270 <HAL_TIM_PWM_ConfigChannel+0x170>
 8025132:	a201      	add	r2, pc, #4	; (adr r2, 8025138 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8025134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8025138:	0802516d 	.word	0x0802516d
 802513c:	08025271 	.word	0x08025271
 8025140:	08025271 	.word	0x08025271
 8025144:	08025271 	.word	0x08025271
 8025148:	080251ad 	.word	0x080251ad
 802514c:	08025271 	.word	0x08025271
 8025150:	08025271 	.word	0x08025271
 8025154:	08025271 	.word	0x08025271
 8025158:	080251ef 	.word	0x080251ef
 802515c:	08025271 	.word	0x08025271
 8025160:	08025271 	.word	0x08025271
 8025164:	08025271 	.word	0x08025271
 8025168:	0802522f 	.word	0x0802522f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 802516c:	68fb      	ldr	r3, [r7, #12]
 802516e:	681b      	ldr	r3, [r3, #0]
 8025170:	68b9      	ldr	r1, [r7, #8]
 8025172:	4618      	mov	r0, r3
 8025174:	f000 fa0a 	bl	802558c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8025178:	68fb      	ldr	r3, [r7, #12]
 802517a:	681b      	ldr	r3, [r3, #0]
 802517c:	699a      	ldr	r2, [r3, #24]
 802517e:	68fb      	ldr	r3, [r7, #12]
 8025180:	681b      	ldr	r3, [r3, #0]
 8025182:	f042 0208 	orr.w	r2, r2, #8
 8025186:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8025188:	68fb      	ldr	r3, [r7, #12]
 802518a:	681b      	ldr	r3, [r3, #0]
 802518c:	699a      	ldr	r2, [r3, #24]
 802518e:	68fb      	ldr	r3, [r7, #12]
 8025190:	681b      	ldr	r3, [r3, #0]
 8025192:	f022 0204 	bic.w	r2, r2, #4
 8025196:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8025198:	68fb      	ldr	r3, [r7, #12]
 802519a:	681b      	ldr	r3, [r3, #0]
 802519c:	6999      	ldr	r1, [r3, #24]
 802519e:	68bb      	ldr	r3, [r7, #8]
 80251a0:	691a      	ldr	r2, [r3, #16]
 80251a2:	68fb      	ldr	r3, [r7, #12]
 80251a4:	681b      	ldr	r3, [r3, #0]
 80251a6:	430a      	orrs	r2, r1
 80251a8:	619a      	str	r2, [r3, #24]
      break;
 80251aa:	e062      	b.n	8025272 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80251ac:	68fb      	ldr	r3, [r7, #12]
 80251ae:	681b      	ldr	r3, [r3, #0]
 80251b0:	68b9      	ldr	r1, [r7, #8]
 80251b2:	4618      	mov	r0, r3
 80251b4:	f000 fa5a 	bl	802566c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80251b8:	68fb      	ldr	r3, [r7, #12]
 80251ba:	681b      	ldr	r3, [r3, #0]
 80251bc:	699a      	ldr	r2, [r3, #24]
 80251be:	68fb      	ldr	r3, [r7, #12]
 80251c0:	681b      	ldr	r3, [r3, #0]
 80251c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80251c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80251c8:	68fb      	ldr	r3, [r7, #12]
 80251ca:	681b      	ldr	r3, [r3, #0]
 80251cc:	699a      	ldr	r2, [r3, #24]
 80251ce:	68fb      	ldr	r3, [r7, #12]
 80251d0:	681b      	ldr	r3, [r3, #0]
 80251d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80251d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80251d8:	68fb      	ldr	r3, [r7, #12]
 80251da:	681b      	ldr	r3, [r3, #0]
 80251dc:	6999      	ldr	r1, [r3, #24]
 80251de:	68bb      	ldr	r3, [r7, #8]
 80251e0:	691b      	ldr	r3, [r3, #16]
 80251e2:	021a      	lsls	r2, r3, #8
 80251e4:	68fb      	ldr	r3, [r7, #12]
 80251e6:	681b      	ldr	r3, [r3, #0]
 80251e8:	430a      	orrs	r2, r1
 80251ea:	619a      	str	r2, [r3, #24]
      break;
 80251ec:	e041      	b.n	8025272 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80251ee:	68fb      	ldr	r3, [r7, #12]
 80251f0:	681b      	ldr	r3, [r3, #0]
 80251f2:	68b9      	ldr	r1, [r7, #8]
 80251f4:	4618      	mov	r0, r3
 80251f6:	f000 faaf 	bl	8025758 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80251fa:	68fb      	ldr	r3, [r7, #12]
 80251fc:	681b      	ldr	r3, [r3, #0]
 80251fe:	69da      	ldr	r2, [r3, #28]
 8025200:	68fb      	ldr	r3, [r7, #12]
 8025202:	681b      	ldr	r3, [r3, #0]
 8025204:	f042 0208 	orr.w	r2, r2, #8
 8025208:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 802520a:	68fb      	ldr	r3, [r7, #12]
 802520c:	681b      	ldr	r3, [r3, #0]
 802520e:	69da      	ldr	r2, [r3, #28]
 8025210:	68fb      	ldr	r3, [r7, #12]
 8025212:	681b      	ldr	r3, [r3, #0]
 8025214:	f022 0204 	bic.w	r2, r2, #4
 8025218:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 802521a:	68fb      	ldr	r3, [r7, #12]
 802521c:	681b      	ldr	r3, [r3, #0]
 802521e:	69d9      	ldr	r1, [r3, #28]
 8025220:	68bb      	ldr	r3, [r7, #8]
 8025222:	691a      	ldr	r2, [r3, #16]
 8025224:	68fb      	ldr	r3, [r7, #12]
 8025226:	681b      	ldr	r3, [r3, #0]
 8025228:	430a      	orrs	r2, r1
 802522a:	61da      	str	r2, [r3, #28]
      break;
 802522c:	e021      	b.n	8025272 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 802522e:	68fb      	ldr	r3, [r7, #12]
 8025230:	681b      	ldr	r3, [r3, #0]
 8025232:	68b9      	ldr	r1, [r7, #8]
 8025234:	4618      	mov	r0, r3
 8025236:	f000 fb03 	bl	8025840 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 802523a:	68fb      	ldr	r3, [r7, #12]
 802523c:	681b      	ldr	r3, [r3, #0]
 802523e:	69da      	ldr	r2, [r3, #28]
 8025240:	68fb      	ldr	r3, [r7, #12]
 8025242:	681b      	ldr	r3, [r3, #0]
 8025244:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8025248:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 802524a:	68fb      	ldr	r3, [r7, #12]
 802524c:	681b      	ldr	r3, [r3, #0]
 802524e:	69da      	ldr	r2, [r3, #28]
 8025250:	68fb      	ldr	r3, [r7, #12]
 8025252:	681b      	ldr	r3, [r3, #0]
 8025254:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8025258:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 802525a:	68fb      	ldr	r3, [r7, #12]
 802525c:	681b      	ldr	r3, [r3, #0]
 802525e:	69d9      	ldr	r1, [r3, #28]
 8025260:	68bb      	ldr	r3, [r7, #8]
 8025262:	691b      	ldr	r3, [r3, #16]
 8025264:	021a      	lsls	r2, r3, #8
 8025266:	68fb      	ldr	r3, [r7, #12]
 8025268:	681b      	ldr	r3, [r3, #0]
 802526a:	430a      	orrs	r2, r1
 802526c:	61da      	str	r2, [r3, #28]
      break;
 802526e:	e000      	b.n	8025272 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8025270:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8025272:	68fb      	ldr	r3, [r7, #12]
 8025274:	2201      	movs	r2, #1
 8025276:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 802527a:	68fb      	ldr	r3, [r7, #12]
 802527c:	2200      	movs	r2, #0
 802527e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8025282:	2300      	movs	r3, #0
}
 8025284:	4618      	mov	r0, r3
 8025286:	3710      	adds	r7, #16
 8025288:	46bd      	mov	sp, r7
 802528a:	bd80      	pop	{r7, pc}

0802528c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 802528c:	b580      	push	{r7, lr}
 802528e:	b084      	sub	sp, #16
 8025290:	af00      	add	r7, sp, #0
 8025292:	6078      	str	r0, [r7, #4]
 8025294:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8025296:	687b      	ldr	r3, [r7, #4]
 8025298:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 802529c:	2b01      	cmp	r3, #1
 802529e:	d101      	bne.n	80252a4 <HAL_TIM_ConfigClockSource+0x18>
 80252a0:	2302      	movs	r3, #2
 80252a2:	e0a6      	b.n	80253f2 <HAL_TIM_ConfigClockSource+0x166>
 80252a4:	687b      	ldr	r3, [r7, #4]
 80252a6:	2201      	movs	r2, #1
 80252a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80252ac:	687b      	ldr	r3, [r7, #4]
 80252ae:	2202      	movs	r2, #2
 80252b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80252b4:	687b      	ldr	r3, [r7, #4]
 80252b6:	681b      	ldr	r3, [r3, #0]
 80252b8:	689b      	ldr	r3, [r3, #8]
 80252ba:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80252bc:	68fb      	ldr	r3, [r7, #12]
 80252be:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80252c2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80252c4:	68fb      	ldr	r3, [r7, #12]
 80252c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80252ca:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80252cc:	687b      	ldr	r3, [r7, #4]
 80252ce:	681b      	ldr	r3, [r3, #0]
 80252d0:	68fa      	ldr	r2, [r7, #12]
 80252d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80252d4:	683b      	ldr	r3, [r7, #0]
 80252d6:	681b      	ldr	r3, [r3, #0]
 80252d8:	2b40      	cmp	r3, #64	; 0x40
 80252da:	d067      	beq.n	80253ac <HAL_TIM_ConfigClockSource+0x120>
 80252dc:	2b40      	cmp	r3, #64	; 0x40
 80252de:	d80b      	bhi.n	80252f8 <HAL_TIM_ConfigClockSource+0x6c>
 80252e0:	2b10      	cmp	r3, #16
 80252e2:	d073      	beq.n	80253cc <HAL_TIM_ConfigClockSource+0x140>
 80252e4:	2b10      	cmp	r3, #16
 80252e6:	d802      	bhi.n	80252ee <HAL_TIM_ConfigClockSource+0x62>
 80252e8:	2b00      	cmp	r3, #0
 80252ea:	d06f      	beq.n	80253cc <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80252ec:	e078      	b.n	80253e0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80252ee:	2b20      	cmp	r3, #32
 80252f0:	d06c      	beq.n	80253cc <HAL_TIM_ConfigClockSource+0x140>
 80252f2:	2b30      	cmp	r3, #48	; 0x30
 80252f4:	d06a      	beq.n	80253cc <HAL_TIM_ConfigClockSource+0x140>
      break;
 80252f6:	e073      	b.n	80253e0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80252f8:	2b70      	cmp	r3, #112	; 0x70
 80252fa:	d00d      	beq.n	8025318 <HAL_TIM_ConfigClockSource+0x8c>
 80252fc:	2b70      	cmp	r3, #112	; 0x70
 80252fe:	d804      	bhi.n	802530a <HAL_TIM_ConfigClockSource+0x7e>
 8025300:	2b50      	cmp	r3, #80	; 0x50
 8025302:	d033      	beq.n	802536c <HAL_TIM_ConfigClockSource+0xe0>
 8025304:	2b60      	cmp	r3, #96	; 0x60
 8025306:	d041      	beq.n	802538c <HAL_TIM_ConfigClockSource+0x100>
      break;
 8025308:	e06a      	b.n	80253e0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 802530a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802530e:	d066      	beq.n	80253de <HAL_TIM_ConfigClockSource+0x152>
 8025310:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8025314:	d017      	beq.n	8025346 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8025316:	e063      	b.n	80253e0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8025318:	687b      	ldr	r3, [r7, #4]
 802531a:	6818      	ldr	r0, [r3, #0]
 802531c:	683b      	ldr	r3, [r7, #0]
 802531e:	6899      	ldr	r1, [r3, #8]
 8025320:	683b      	ldr	r3, [r7, #0]
 8025322:	685a      	ldr	r2, [r3, #4]
 8025324:	683b      	ldr	r3, [r7, #0]
 8025326:	68db      	ldr	r3, [r3, #12]
 8025328:	f000 fb5a 	bl	80259e0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 802532c:	687b      	ldr	r3, [r7, #4]
 802532e:	681b      	ldr	r3, [r3, #0]
 8025330:	689b      	ldr	r3, [r3, #8]
 8025332:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8025334:	68fb      	ldr	r3, [r7, #12]
 8025336:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 802533a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 802533c:	687b      	ldr	r3, [r7, #4]
 802533e:	681b      	ldr	r3, [r3, #0]
 8025340:	68fa      	ldr	r2, [r7, #12]
 8025342:	609a      	str	r2, [r3, #8]
      break;
 8025344:	e04c      	b.n	80253e0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8025346:	687b      	ldr	r3, [r7, #4]
 8025348:	6818      	ldr	r0, [r3, #0]
 802534a:	683b      	ldr	r3, [r7, #0]
 802534c:	6899      	ldr	r1, [r3, #8]
 802534e:	683b      	ldr	r3, [r7, #0]
 8025350:	685a      	ldr	r2, [r3, #4]
 8025352:	683b      	ldr	r3, [r7, #0]
 8025354:	68db      	ldr	r3, [r3, #12]
 8025356:	f000 fb43 	bl	80259e0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 802535a:	687b      	ldr	r3, [r7, #4]
 802535c:	681b      	ldr	r3, [r3, #0]
 802535e:	689a      	ldr	r2, [r3, #8]
 8025360:	687b      	ldr	r3, [r7, #4]
 8025362:	681b      	ldr	r3, [r3, #0]
 8025364:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8025368:	609a      	str	r2, [r3, #8]
      break;
 802536a:	e039      	b.n	80253e0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 802536c:	687b      	ldr	r3, [r7, #4]
 802536e:	6818      	ldr	r0, [r3, #0]
 8025370:	683b      	ldr	r3, [r7, #0]
 8025372:	6859      	ldr	r1, [r3, #4]
 8025374:	683b      	ldr	r3, [r7, #0]
 8025376:	68db      	ldr	r3, [r3, #12]
 8025378:	461a      	mov	r2, r3
 802537a:	f000 fab7 	bl	80258ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 802537e:	687b      	ldr	r3, [r7, #4]
 8025380:	681b      	ldr	r3, [r3, #0]
 8025382:	2150      	movs	r1, #80	; 0x50
 8025384:	4618      	mov	r0, r3
 8025386:	f000 fb10 	bl	80259aa <TIM_ITRx_SetConfig>
      break;
 802538a:	e029      	b.n	80253e0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 802538c:	687b      	ldr	r3, [r7, #4]
 802538e:	6818      	ldr	r0, [r3, #0]
 8025390:	683b      	ldr	r3, [r7, #0]
 8025392:	6859      	ldr	r1, [r3, #4]
 8025394:	683b      	ldr	r3, [r7, #0]
 8025396:	68db      	ldr	r3, [r3, #12]
 8025398:	461a      	mov	r2, r3
 802539a:	f000 fad6 	bl	802594a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 802539e:	687b      	ldr	r3, [r7, #4]
 80253a0:	681b      	ldr	r3, [r3, #0]
 80253a2:	2160      	movs	r1, #96	; 0x60
 80253a4:	4618      	mov	r0, r3
 80253a6:	f000 fb00 	bl	80259aa <TIM_ITRx_SetConfig>
      break;
 80253aa:	e019      	b.n	80253e0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80253ac:	687b      	ldr	r3, [r7, #4]
 80253ae:	6818      	ldr	r0, [r3, #0]
 80253b0:	683b      	ldr	r3, [r7, #0]
 80253b2:	6859      	ldr	r1, [r3, #4]
 80253b4:	683b      	ldr	r3, [r7, #0]
 80253b6:	68db      	ldr	r3, [r3, #12]
 80253b8:	461a      	mov	r2, r3
 80253ba:	f000 fa97 	bl	80258ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80253be:	687b      	ldr	r3, [r7, #4]
 80253c0:	681b      	ldr	r3, [r3, #0]
 80253c2:	2140      	movs	r1, #64	; 0x40
 80253c4:	4618      	mov	r0, r3
 80253c6:	f000 faf0 	bl	80259aa <TIM_ITRx_SetConfig>
      break;
 80253ca:	e009      	b.n	80253e0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80253cc:	687b      	ldr	r3, [r7, #4]
 80253ce:	681a      	ldr	r2, [r3, #0]
 80253d0:	683b      	ldr	r3, [r7, #0]
 80253d2:	681b      	ldr	r3, [r3, #0]
 80253d4:	4619      	mov	r1, r3
 80253d6:	4610      	mov	r0, r2
 80253d8:	f000 fae7 	bl	80259aa <TIM_ITRx_SetConfig>
      break;
 80253dc:	e000      	b.n	80253e0 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80253de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80253e0:	687b      	ldr	r3, [r7, #4]
 80253e2:	2201      	movs	r2, #1
 80253e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80253e8:	687b      	ldr	r3, [r7, #4]
 80253ea:	2200      	movs	r2, #0
 80253ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80253f0:	2300      	movs	r3, #0
}
 80253f2:	4618      	mov	r0, r3
 80253f4:	3710      	adds	r7, #16
 80253f6:	46bd      	mov	sp, r7
 80253f8:	bd80      	pop	{r7, pc}

080253fa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80253fa:	b480      	push	{r7}
 80253fc:	b083      	sub	sp, #12
 80253fe:	af00      	add	r7, sp, #0
 8025400:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8025402:	bf00      	nop
 8025404:	370c      	adds	r7, #12
 8025406:	46bd      	mov	sp, r7
 8025408:	f85d 7b04 	ldr.w	r7, [sp], #4
 802540c:	4770      	bx	lr

0802540e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 802540e:	b480      	push	{r7}
 8025410:	b083      	sub	sp, #12
 8025412:	af00      	add	r7, sp, #0
 8025414:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8025416:	bf00      	nop
 8025418:	370c      	adds	r7, #12
 802541a:	46bd      	mov	sp, r7
 802541c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025420:	4770      	bx	lr

08025422 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8025422:	b480      	push	{r7}
 8025424:	b083      	sub	sp, #12
 8025426:	af00      	add	r7, sp, #0
 8025428:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 802542a:	bf00      	nop
 802542c:	370c      	adds	r7, #12
 802542e:	46bd      	mov	sp, r7
 8025430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025434:	4770      	bx	lr

08025436 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8025436:	b480      	push	{r7}
 8025438:	b083      	sub	sp, #12
 802543a:	af00      	add	r7, sp, #0
 802543c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 802543e:	bf00      	nop
 8025440:	370c      	adds	r7, #12
 8025442:	46bd      	mov	sp, r7
 8025444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025448:	4770      	bx	lr
	...

0802544c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 802544c:	b480      	push	{r7}
 802544e:	b085      	sub	sp, #20
 8025450:	af00      	add	r7, sp, #0
 8025452:	6078      	str	r0, [r7, #4]
 8025454:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8025456:	687b      	ldr	r3, [r7, #4]
 8025458:	681b      	ldr	r3, [r3, #0]
 802545a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 802545c:	687b      	ldr	r3, [r7, #4]
 802545e:	4a40      	ldr	r2, [pc, #256]	; (8025560 <TIM_Base_SetConfig+0x114>)
 8025460:	4293      	cmp	r3, r2
 8025462:	d013      	beq.n	802548c <TIM_Base_SetConfig+0x40>
 8025464:	687b      	ldr	r3, [r7, #4]
 8025466:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 802546a:	d00f      	beq.n	802548c <TIM_Base_SetConfig+0x40>
 802546c:	687b      	ldr	r3, [r7, #4]
 802546e:	4a3d      	ldr	r2, [pc, #244]	; (8025564 <TIM_Base_SetConfig+0x118>)
 8025470:	4293      	cmp	r3, r2
 8025472:	d00b      	beq.n	802548c <TIM_Base_SetConfig+0x40>
 8025474:	687b      	ldr	r3, [r7, #4]
 8025476:	4a3c      	ldr	r2, [pc, #240]	; (8025568 <TIM_Base_SetConfig+0x11c>)
 8025478:	4293      	cmp	r3, r2
 802547a:	d007      	beq.n	802548c <TIM_Base_SetConfig+0x40>
 802547c:	687b      	ldr	r3, [r7, #4]
 802547e:	4a3b      	ldr	r2, [pc, #236]	; (802556c <TIM_Base_SetConfig+0x120>)
 8025480:	4293      	cmp	r3, r2
 8025482:	d003      	beq.n	802548c <TIM_Base_SetConfig+0x40>
 8025484:	687b      	ldr	r3, [r7, #4]
 8025486:	4a3a      	ldr	r2, [pc, #232]	; (8025570 <TIM_Base_SetConfig+0x124>)
 8025488:	4293      	cmp	r3, r2
 802548a:	d108      	bne.n	802549e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 802548c:	68fb      	ldr	r3, [r7, #12]
 802548e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8025492:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8025494:	683b      	ldr	r3, [r7, #0]
 8025496:	685b      	ldr	r3, [r3, #4]
 8025498:	68fa      	ldr	r2, [r7, #12]
 802549a:	4313      	orrs	r3, r2
 802549c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 802549e:	687b      	ldr	r3, [r7, #4]
 80254a0:	4a2f      	ldr	r2, [pc, #188]	; (8025560 <TIM_Base_SetConfig+0x114>)
 80254a2:	4293      	cmp	r3, r2
 80254a4:	d02b      	beq.n	80254fe <TIM_Base_SetConfig+0xb2>
 80254a6:	687b      	ldr	r3, [r7, #4]
 80254a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80254ac:	d027      	beq.n	80254fe <TIM_Base_SetConfig+0xb2>
 80254ae:	687b      	ldr	r3, [r7, #4]
 80254b0:	4a2c      	ldr	r2, [pc, #176]	; (8025564 <TIM_Base_SetConfig+0x118>)
 80254b2:	4293      	cmp	r3, r2
 80254b4:	d023      	beq.n	80254fe <TIM_Base_SetConfig+0xb2>
 80254b6:	687b      	ldr	r3, [r7, #4]
 80254b8:	4a2b      	ldr	r2, [pc, #172]	; (8025568 <TIM_Base_SetConfig+0x11c>)
 80254ba:	4293      	cmp	r3, r2
 80254bc:	d01f      	beq.n	80254fe <TIM_Base_SetConfig+0xb2>
 80254be:	687b      	ldr	r3, [r7, #4]
 80254c0:	4a2a      	ldr	r2, [pc, #168]	; (802556c <TIM_Base_SetConfig+0x120>)
 80254c2:	4293      	cmp	r3, r2
 80254c4:	d01b      	beq.n	80254fe <TIM_Base_SetConfig+0xb2>
 80254c6:	687b      	ldr	r3, [r7, #4]
 80254c8:	4a29      	ldr	r2, [pc, #164]	; (8025570 <TIM_Base_SetConfig+0x124>)
 80254ca:	4293      	cmp	r3, r2
 80254cc:	d017      	beq.n	80254fe <TIM_Base_SetConfig+0xb2>
 80254ce:	687b      	ldr	r3, [r7, #4]
 80254d0:	4a28      	ldr	r2, [pc, #160]	; (8025574 <TIM_Base_SetConfig+0x128>)
 80254d2:	4293      	cmp	r3, r2
 80254d4:	d013      	beq.n	80254fe <TIM_Base_SetConfig+0xb2>
 80254d6:	687b      	ldr	r3, [r7, #4]
 80254d8:	4a27      	ldr	r2, [pc, #156]	; (8025578 <TIM_Base_SetConfig+0x12c>)
 80254da:	4293      	cmp	r3, r2
 80254dc:	d00f      	beq.n	80254fe <TIM_Base_SetConfig+0xb2>
 80254de:	687b      	ldr	r3, [r7, #4]
 80254e0:	4a26      	ldr	r2, [pc, #152]	; (802557c <TIM_Base_SetConfig+0x130>)
 80254e2:	4293      	cmp	r3, r2
 80254e4:	d00b      	beq.n	80254fe <TIM_Base_SetConfig+0xb2>
 80254e6:	687b      	ldr	r3, [r7, #4]
 80254e8:	4a25      	ldr	r2, [pc, #148]	; (8025580 <TIM_Base_SetConfig+0x134>)
 80254ea:	4293      	cmp	r3, r2
 80254ec:	d007      	beq.n	80254fe <TIM_Base_SetConfig+0xb2>
 80254ee:	687b      	ldr	r3, [r7, #4]
 80254f0:	4a24      	ldr	r2, [pc, #144]	; (8025584 <TIM_Base_SetConfig+0x138>)
 80254f2:	4293      	cmp	r3, r2
 80254f4:	d003      	beq.n	80254fe <TIM_Base_SetConfig+0xb2>
 80254f6:	687b      	ldr	r3, [r7, #4]
 80254f8:	4a23      	ldr	r2, [pc, #140]	; (8025588 <TIM_Base_SetConfig+0x13c>)
 80254fa:	4293      	cmp	r3, r2
 80254fc:	d108      	bne.n	8025510 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80254fe:	68fb      	ldr	r3, [r7, #12]
 8025500:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8025504:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8025506:	683b      	ldr	r3, [r7, #0]
 8025508:	68db      	ldr	r3, [r3, #12]
 802550a:	68fa      	ldr	r2, [r7, #12]
 802550c:	4313      	orrs	r3, r2
 802550e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8025510:	68fb      	ldr	r3, [r7, #12]
 8025512:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8025516:	683b      	ldr	r3, [r7, #0]
 8025518:	695b      	ldr	r3, [r3, #20]
 802551a:	4313      	orrs	r3, r2
 802551c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 802551e:	687b      	ldr	r3, [r7, #4]
 8025520:	68fa      	ldr	r2, [r7, #12]
 8025522:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8025524:	683b      	ldr	r3, [r7, #0]
 8025526:	689a      	ldr	r2, [r3, #8]
 8025528:	687b      	ldr	r3, [r7, #4]
 802552a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 802552c:	683b      	ldr	r3, [r7, #0]
 802552e:	681a      	ldr	r2, [r3, #0]
 8025530:	687b      	ldr	r3, [r7, #4]
 8025532:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8025534:	687b      	ldr	r3, [r7, #4]
 8025536:	4a0a      	ldr	r2, [pc, #40]	; (8025560 <TIM_Base_SetConfig+0x114>)
 8025538:	4293      	cmp	r3, r2
 802553a:	d003      	beq.n	8025544 <TIM_Base_SetConfig+0xf8>
 802553c:	687b      	ldr	r3, [r7, #4]
 802553e:	4a0c      	ldr	r2, [pc, #48]	; (8025570 <TIM_Base_SetConfig+0x124>)
 8025540:	4293      	cmp	r3, r2
 8025542:	d103      	bne.n	802554c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8025544:	683b      	ldr	r3, [r7, #0]
 8025546:	691a      	ldr	r2, [r3, #16]
 8025548:	687b      	ldr	r3, [r7, #4]
 802554a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 802554c:	687b      	ldr	r3, [r7, #4]
 802554e:	2201      	movs	r2, #1
 8025550:	615a      	str	r2, [r3, #20]
}
 8025552:	bf00      	nop
 8025554:	3714      	adds	r7, #20
 8025556:	46bd      	mov	sp, r7
 8025558:	f85d 7b04 	ldr.w	r7, [sp], #4
 802555c:	4770      	bx	lr
 802555e:	bf00      	nop
 8025560:	40010000 	.word	0x40010000
 8025564:	40000400 	.word	0x40000400
 8025568:	40000800 	.word	0x40000800
 802556c:	40000c00 	.word	0x40000c00
 8025570:	40010400 	.word	0x40010400
 8025574:	40014000 	.word	0x40014000
 8025578:	40014400 	.word	0x40014400
 802557c:	40014800 	.word	0x40014800
 8025580:	40001800 	.word	0x40001800
 8025584:	40001c00 	.word	0x40001c00
 8025588:	40002000 	.word	0x40002000

0802558c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 802558c:	b480      	push	{r7}
 802558e:	b087      	sub	sp, #28
 8025590:	af00      	add	r7, sp, #0
 8025592:	6078      	str	r0, [r7, #4]
 8025594:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8025596:	687b      	ldr	r3, [r7, #4]
 8025598:	6a1b      	ldr	r3, [r3, #32]
 802559a:	f023 0201 	bic.w	r2, r3, #1
 802559e:	687b      	ldr	r3, [r7, #4]
 80255a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80255a2:	687b      	ldr	r3, [r7, #4]
 80255a4:	6a1b      	ldr	r3, [r3, #32]
 80255a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80255a8:	687b      	ldr	r3, [r7, #4]
 80255aa:	685b      	ldr	r3, [r3, #4]
 80255ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80255ae:	687b      	ldr	r3, [r7, #4]
 80255b0:	699b      	ldr	r3, [r3, #24]
 80255b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80255b4:	68fb      	ldr	r3, [r7, #12]
 80255b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80255ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80255bc:	68fb      	ldr	r3, [r7, #12]
 80255be:	f023 0303 	bic.w	r3, r3, #3
 80255c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80255c4:	683b      	ldr	r3, [r7, #0]
 80255c6:	681b      	ldr	r3, [r3, #0]
 80255c8:	68fa      	ldr	r2, [r7, #12]
 80255ca:	4313      	orrs	r3, r2
 80255cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80255ce:	697b      	ldr	r3, [r7, #20]
 80255d0:	f023 0302 	bic.w	r3, r3, #2
 80255d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80255d6:	683b      	ldr	r3, [r7, #0]
 80255d8:	689b      	ldr	r3, [r3, #8]
 80255da:	697a      	ldr	r2, [r7, #20]
 80255dc:	4313      	orrs	r3, r2
 80255de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80255e0:	687b      	ldr	r3, [r7, #4]
 80255e2:	4a20      	ldr	r2, [pc, #128]	; (8025664 <TIM_OC1_SetConfig+0xd8>)
 80255e4:	4293      	cmp	r3, r2
 80255e6:	d003      	beq.n	80255f0 <TIM_OC1_SetConfig+0x64>
 80255e8:	687b      	ldr	r3, [r7, #4]
 80255ea:	4a1f      	ldr	r2, [pc, #124]	; (8025668 <TIM_OC1_SetConfig+0xdc>)
 80255ec:	4293      	cmp	r3, r2
 80255ee:	d10c      	bne.n	802560a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80255f0:	697b      	ldr	r3, [r7, #20]
 80255f2:	f023 0308 	bic.w	r3, r3, #8
 80255f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80255f8:	683b      	ldr	r3, [r7, #0]
 80255fa:	68db      	ldr	r3, [r3, #12]
 80255fc:	697a      	ldr	r2, [r7, #20]
 80255fe:	4313      	orrs	r3, r2
 8025600:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8025602:	697b      	ldr	r3, [r7, #20]
 8025604:	f023 0304 	bic.w	r3, r3, #4
 8025608:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 802560a:	687b      	ldr	r3, [r7, #4]
 802560c:	4a15      	ldr	r2, [pc, #84]	; (8025664 <TIM_OC1_SetConfig+0xd8>)
 802560e:	4293      	cmp	r3, r2
 8025610:	d003      	beq.n	802561a <TIM_OC1_SetConfig+0x8e>
 8025612:	687b      	ldr	r3, [r7, #4]
 8025614:	4a14      	ldr	r2, [pc, #80]	; (8025668 <TIM_OC1_SetConfig+0xdc>)
 8025616:	4293      	cmp	r3, r2
 8025618:	d111      	bne.n	802563e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 802561a:	693b      	ldr	r3, [r7, #16]
 802561c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8025620:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8025622:	693b      	ldr	r3, [r7, #16]
 8025624:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8025628:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 802562a:	683b      	ldr	r3, [r7, #0]
 802562c:	695b      	ldr	r3, [r3, #20]
 802562e:	693a      	ldr	r2, [r7, #16]
 8025630:	4313      	orrs	r3, r2
 8025632:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8025634:	683b      	ldr	r3, [r7, #0]
 8025636:	699b      	ldr	r3, [r3, #24]
 8025638:	693a      	ldr	r2, [r7, #16]
 802563a:	4313      	orrs	r3, r2
 802563c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 802563e:	687b      	ldr	r3, [r7, #4]
 8025640:	693a      	ldr	r2, [r7, #16]
 8025642:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8025644:	687b      	ldr	r3, [r7, #4]
 8025646:	68fa      	ldr	r2, [r7, #12]
 8025648:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 802564a:	683b      	ldr	r3, [r7, #0]
 802564c:	685a      	ldr	r2, [r3, #4]
 802564e:	687b      	ldr	r3, [r7, #4]
 8025650:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8025652:	687b      	ldr	r3, [r7, #4]
 8025654:	697a      	ldr	r2, [r7, #20]
 8025656:	621a      	str	r2, [r3, #32]
}
 8025658:	bf00      	nop
 802565a:	371c      	adds	r7, #28
 802565c:	46bd      	mov	sp, r7
 802565e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025662:	4770      	bx	lr
 8025664:	40010000 	.word	0x40010000
 8025668:	40010400 	.word	0x40010400

0802566c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 802566c:	b480      	push	{r7}
 802566e:	b087      	sub	sp, #28
 8025670:	af00      	add	r7, sp, #0
 8025672:	6078      	str	r0, [r7, #4]
 8025674:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8025676:	687b      	ldr	r3, [r7, #4]
 8025678:	6a1b      	ldr	r3, [r3, #32]
 802567a:	f023 0210 	bic.w	r2, r3, #16
 802567e:	687b      	ldr	r3, [r7, #4]
 8025680:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8025682:	687b      	ldr	r3, [r7, #4]
 8025684:	6a1b      	ldr	r3, [r3, #32]
 8025686:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8025688:	687b      	ldr	r3, [r7, #4]
 802568a:	685b      	ldr	r3, [r3, #4]
 802568c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 802568e:	687b      	ldr	r3, [r7, #4]
 8025690:	699b      	ldr	r3, [r3, #24]
 8025692:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8025694:	68fb      	ldr	r3, [r7, #12]
 8025696:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 802569a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 802569c:	68fb      	ldr	r3, [r7, #12]
 802569e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80256a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80256a4:	683b      	ldr	r3, [r7, #0]
 80256a6:	681b      	ldr	r3, [r3, #0]
 80256a8:	021b      	lsls	r3, r3, #8
 80256aa:	68fa      	ldr	r2, [r7, #12]
 80256ac:	4313      	orrs	r3, r2
 80256ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80256b0:	697b      	ldr	r3, [r7, #20]
 80256b2:	f023 0320 	bic.w	r3, r3, #32
 80256b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80256b8:	683b      	ldr	r3, [r7, #0]
 80256ba:	689b      	ldr	r3, [r3, #8]
 80256bc:	011b      	lsls	r3, r3, #4
 80256be:	697a      	ldr	r2, [r7, #20]
 80256c0:	4313      	orrs	r3, r2
 80256c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80256c4:	687b      	ldr	r3, [r7, #4]
 80256c6:	4a22      	ldr	r2, [pc, #136]	; (8025750 <TIM_OC2_SetConfig+0xe4>)
 80256c8:	4293      	cmp	r3, r2
 80256ca:	d003      	beq.n	80256d4 <TIM_OC2_SetConfig+0x68>
 80256cc:	687b      	ldr	r3, [r7, #4]
 80256ce:	4a21      	ldr	r2, [pc, #132]	; (8025754 <TIM_OC2_SetConfig+0xe8>)
 80256d0:	4293      	cmp	r3, r2
 80256d2:	d10d      	bne.n	80256f0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80256d4:	697b      	ldr	r3, [r7, #20]
 80256d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80256da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80256dc:	683b      	ldr	r3, [r7, #0]
 80256de:	68db      	ldr	r3, [r3, #12]
 80256e0:	011b      	lsls	r3, r3, #4
 80256e2:	697a      	ldr	r2, [r7, #20]
 80256e4:	4313      	orrs	r3, r2
 80256e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80256e8:	697b      	ldr	r3, [r7, #20]
 80256ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80256ee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80256f0:	687b      	ldr	r3, [r7, #4]
 80256f2:	4a17      	ldr	r2, [pc, #92]	; (8025750 <TIM_OC2_SetConfig+0xe4>)
 80256f4:	4293      	cmp	r3, r2
 80256f6:	d003      	beq.n	8025700 <TIM_OC2_SetConfig+0x94>
 80256f8:	687b      	ldr	r3, [r7, #4]
 80256fa:	4a16      	ldr	r2, [pc, #88]	; (8025754 <TIM_OC2_SetConfig+0xe8>)
 80256fc:	4293      	cmp	r3, r2
 80256fe:	d113      	bne.n	8025728 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8025700:	693b      	ldr	r3, [r7, #16]
 8025702:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8025706:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8025708:	693b      	ldr	r3, [r7, #16]
 802570a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 802570e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8025710:	683b      	ldr	r3, [r7, #0]
 8025712:	695b      	ldr	r3, [r3, #20]
 8025714:	009b      	lsls	r3, r3, #2
 8025716:	693a      	ldr	r2, [r7, #16]
 8025718:	4313      	orrs	r3, r2
 802571a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 802571c:	683b      	ldr	r3, [r7, #0]
 802571e:	699b      	ldr	r3, [r3, #24]
 8025720:	009b      	lsls	r3, r3, #2
 8025722:	693a      	ldr	r2, [r7, #16]
 8025724:	4313      	orrs	r3, r2
 8025726:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8025728:	687b      	ldr	r3, [r7, #4]
 802572a:	693a      	ldr	r2, [r7, #16]
 802572c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 802572e:	687b      	ldr	r3, [r7, #4]
 8025730:	68fa      	ldr	r2, [r7, #12]
 8025732:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8025734:	683b      	ldr	r3, [r7, #0]
 8025736:	685a      	ldr	r2, [r3, #4]
 8025738:	687b      	ldr	r3, [r7, #4]
 802573a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 802573c:	687b      	ldr	r3, [r7, #4]
 802573e:	697a      	ldr	r2, [r7, #20]
 8025740:	621a      	str	r2, [r3, #32]
}
 8025742:	bf00      	nop
 8025744:	371c      	adds	r7, #28
 8025746:	46bd      	mov	sp, r7
 8025748:	f85d 7b04 	ldr.w	r7, [sp], #4
 802574c:	4770      	bx	lr
 802574e:	bf00      	nop
 8025750:	40010000 	.word	0x40010000
 8025754:	40010400 	.word	0x40010400

08025758 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8025758:	b480      	push	{r7}
 802575a:	b087      	sub	sp, #28
 802575c:	af00      	add	r7, sp, #0
 802575e:	6078      	str	r0, [r7, #4]
 8025760:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8025762:	687b      	ldr	r3, [r7, #4]
 8025764:	6a1b      	ldr	r3, [r3, #32]
 8025766:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 802576a:	687b      	ldr	r3, [r7, #4]
 802576c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 802576e:	687b      	ldr	r3, [r7, #4]
 8025770:	6a1b      	ldr	r3, [r3, #32]
 8025772:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8025774:	687b      	ldr	r3, [r7, #4]
 8025776:	685b      	ldr	r3, [r3, #4]
 8025778:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 802577a:	687b      	ldr	r3, [r7, #4]
 802577c:	69db      	ldr	r3, [r3, #28]
 802577e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8025780:	68fb      	ldr	r3, [r7, #12]
 8025782:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8025786:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8025788:	68fb      	ldr	r3, [r7, #12]
 802578a:	f023 0303 	bic.w	r3, r3, #3
 802578e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8025790:	683b      	ldr	r3, [r7, #0]
 8025792:	681b      	ldr	r3, [r3, #0]
 8025794:	68fa      	ldr	r2, [r7, #12]
 8025796:	4313      	orrs	r3, r2
 8025798:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 802579a:	697b      	ldr	r3, [r7, #20]
 802579c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80257a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80257a2:	683b      	ldr	r3, [r7, #0]
 80257a4:	689b      	ldr	r3, [r3, #8]
 80257a6:	021b      	lsls	r3, r3, #8
 80257a8:	697a      	ldr	r2, [r7, #20]
 80257aa:	4313      	orrs	r3, r2
 80257ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80257ae:	687b      	ldr	r3, [r7, #4]
 80257b0:	4a21      	ldr	r2, [pc, #132]	; (8025838 <TIM_OC3_SetConfig+0xe0>)
 80257b2:	4293      	cmp	r3, r2
 80257b4:	d003      	beq.n	80257be <TIM_OC3_SetConfig+0x66>
 80257b6:	687b      	ldr	r3, [r7, #4]
 80257b8:	4a20      	ldr	r2, [pc, #128]	; (802583c <TIM_OC3_SetConfig+0xe4>)
 80257ba:	4293      	cmp	r3, r2
 80257bc:	d10d      	bne.n	80257da <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80257be:	697b      	ldr	r3, [r7, #20]
 80257c0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80257c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80257c6:	683b      	ldr	r3, [r7, #0]
 80257c8:	68db      	ldr	r3, [r3, #12]
 80257ca:	021b      	lsls	r3, r3, #8
 80257cc:	697a      	ldr	r2, [r7, #20]
 80257ce:	4313      	orrs	r3, r2
 80257d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80257d2:	697b      	ldr	r3, [r7, #20]
 80257d4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80257d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80257da:	687b      	ldr	r3, [r7, #4]
 80257dc:	4a16      	ldr	r2, [pc, #88]	; (8025838 <TIM_OC3_SetConfig+0xe0>)
 80257de:	4293      	cmp	r3, r2
 80257e0:	d003      	beq.n	80257ea <TIM_OC3_SetConfig+0x92>
 80257e2:	687b      	ldr	r3, [r7, #4]
 80257e4:	4a15      	ldr	r2, [pc, #84]	; (802583c <TIM_OC3_SetConfig+0xe4>)
 80257e6:	4293      	cmp	r3, r2
 80257e8:	d113      	bne.n	8025812 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80257ea:	693b      	ldr	r3, [r7, #16]
 80257ec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80257f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80257f2:	693b      	ldr	r3, [r7, #16]
 80257f4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80257f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80257fa:	683b      	ldr	r3, [r7, #0]
 80257fc:	695b      	ldr	r3, [r3, #20]
 80257fe:	011b      	lsls	r3, r3, #4
 8025800:	693a      	ldr	r2, [r7, #16]
 8025802:	4313      	orrs	r3, r2
 8025804:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8025806:	683b      	ldr	r3, [r7, #0]
 8025808:	699b      	ldr	r3, [r3, #24]
 802580a:	011b      	lsls	r3, r3, #4
 802580c:	693a      	ldr	r2, [r7, #16]
 802580e:	4313      	orrs	r3, r2
 8025810:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8025812:	687b      	ldr	r3, [r7, #4]
 8025814:	693a      	ldr	r2, [r7, #16]
 8025816:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8025818:	687b      	ldr	r3, [r7, #4]
 802581a:	68fa      	ldr	r2, [r7, #12]
 802581c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 802581e:	683b      	ldr	r3, [r7, #0]
 8025820:	685a      	ldr	r2, [r3, #4]
 8025822:	687b      	ldr	r3, [r7, #4]
 8025824:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8025826:	687b      	ldr	r3, [r7, #4]
 8025828:	697a      	ldr	r2, [r7, #20]
 802582a:	621a      	str	r2, [r3, #32]
}
 802582c:	bf00      	nop
 802582e:	371c      	adds	r7, #28
 8025830:	46bd      	mov	sp, r7
 8025832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025836:	4770      	bx	lr
 8025838:	40010000 	.word	0x40010000
 802583c:	40010400 	.word	0x40010400

08025840 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8025840:	b480      	push	{r7}
 8025842:	b087      	sub	sp, #28
 8025844:	af00      	add	r7, sp, #0
 8025846:	6078      	str	r0, [r7, #4]
 8025848:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 802584a:	687b      	ldr	r3, [r7, #4]
 802584c:	6a1b      	ldr	r3, [r3, #32]
 802584e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8025852:	687b      	ldr	r3, [r7, #4]
 8025854:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8025856:	687b      	ldr	r3, [r7, #4]
 8025858:	6a1b      	ldr	r3, [r3, #32]
 802585a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 802585c:	687b      	ldr	r3, [r7, #4]
 802585e:	685b      	ldr	r3, [r3, #4]
 8025860:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8025862:	687b      	ldr	r3, [r7, #4]
 8025864:	69db      	ldr	r3, [r3, #28]
 8025866:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8025868:	68fb      	ldr	r3, [r7, #12]
 802586a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 802586e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8025870:	68fb      	ldr	r3, [r7, #12]
 8025872:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8025876:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8025878:	683b      	ldr	r3, [r7, #0]
 802587a:	681b      	ldr	r3, [r3, #0]
 802587c:	021b      	lsls	r3, r3, #8
 802587e:	68fa      	ldr	r2, [r7, #12]
 8025880:	4313      	orrs	r3, r2
 8025882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8025884:	693b      	ldr	r3, [r7, #16]
 8025886:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 802588a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 802588c:	683b      	ldr	r3, [r7, #0]
 802588e:	689b      	ldr	r3, [r3, #8]
 8025890:	031b      	lsls	r3, r3, #12
 8025892:	693a      	ldr	r2, [r7, #16]
 8025894:	4313      	orrs	r3, r2
 8025896:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8025898:	687b      	ldr	r3, [r7, #4]
 802589a:	4a12      	ldr	r2, [pc, #72]	; (80258e4 <TIM_OC4_SetConfig+0xa4>)
 802589c:	4293      	cmp	r3, r2
 802589e:	d003      	beq.n	80258a8 <TIM_OC4_SetConfig+0x68>
 80258a0:	687b      	ldr	r3, [r7, #4]
 80258a2:	4a11      	ldr	r2, [pc, #68]	; (80258e8 <TIM_OC4_SetConfig+0xa8>)
 80258a4:	4293      	cmp	r3, r2
 80258a6:	d109      	bne.n	80258bc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80258a8:	697b      	ldr	r3, [r7, #20]
 80258aa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80258ae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80258b0:	683b      	ldr	r3, [r7, #0]
 80258b2:	695b      	ldr	r3, [r3, #20]
 80258b4:	019b      	lsls	r3, r3, #6
 80258b6:	697a      	ldr	r2, [r7, #20]
 80258b8:	4313      	orrs	r3, r2
 80258ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80258bc:	687b      	ldr	r3, [r7, #4]
 80258be:	697a      	ldr	r2, [r7, #20]
 80258c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80258c2:	687b      	ldr	r3, [r7, #4]
 80258c4:	68fa      	ldr	r2, [r7, #12]
 80258c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80258c8:	683b      	ldr	r3, [r7, #0]
 80258ca:	685a      	ldr	r2, [r3, #4]
 80258cc:	687b      	ldr	r3, [r7, #4]
 80258ce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80258d0:	687b      	ldr	r3, [r7, #4]
 80258d2:	693a      	ldr	r2, [r7, #16]
 80258d4:	621a      	str	r2, [r3, #32]
}
 80258d6:	bf00      	nop
 80258d8:	371c      	adds	r7, #28
 80258da:	46bd      	mov	sp, r7
 80258dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80258e0:	4770      	bx	lr
 80258e2:	bf00      	nop
 80258e4:	40010000 	.word	0x40010000
 80258e8:	40010400 	.word	0x40010400

080258ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80258ec:	b480      	push	{r7}
 80258ee:	b087      	sub	sp, #28
 80258f0:	af00      	add	r7, sp, #0
 80258f2:	60f8      	str	r0, [r7, #12]
 80258f4:	60b9      	str	r1, [r7, #8]
 80258f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80258f8:	68fb      	ldr	r3, [r7, #12]
 80258fa:	6a1b      	ldr	r3, [r3, #32]
 80258fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80258fe:	68fb      	ldr	r3, [r7, #12]
 8025900:	6a1b      	ldr	r3, [r3, #32]
 8025902:	f023 0201 	bic.w	r2, r3, #1
 8025906:	68fb      	ldr	r3, [r7, #12]
 8025908:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 802590a:	68fb      	ldr	r3, [r7, #12]
 802590c:	699b      	ldr	r3, [r3, #24]
 802590e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8025910:	693b      	ldr	r3, [r7, #16]
 8025912:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8025916:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8025918:	687b      	ldr	r3, [r7, #4]
 802591a:	011b      	lsls	r3, r3, #4
 802591c:	693a      	ldr	r2, [r7, #16]
 802591e:	4313      	orrs	r3, r2
 8025920:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8025922:	697b      	ldr	r3, [r7, #20]
 8025924:	f023 030a 	bic.w	r3, r3, #10
 8025928:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 802592a:	697a      	ldr	r2, [r7, #20]
 802592c:	68bb      	ldr	r3, [r7, #8]
 802592e:	4313      	orrs	r3, r2
 8025930:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8025932:	68fb      	ldr	r3, [r7, #12]
 8025934:	693a      	ldr	r2, [r7, #16]
 8025936:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8025938:	68fb      	ldr	r3, [r7, #12]
 802593a:	697a      	ldr	r2, [r7, #20]
 802593c:	621a      	str	r2, [r3, #32]
}
 802593e:	bf00      	nop
 8025940:	371c      	adds	r7, #28
 8025942:	46bd      	mov	sp, r7
 8025944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025948:	4770      	bx	lr

0802594a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 802594a:	b480      	push	{r7}
 802594c:	b087      	sub	sp, #28
 802594e:	af00      	add	r7, sp, #0
 8025950:	60f8      	str	r0, [r7, #12]
 8025952:	60b9      	str	r1, [r7, #8]
 8025954:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8025956:	68fb      	ldr	r3, [r7, #12]
 8025958:	6a1b      	ldr	r3, [r3, #32]
 802595a:	f023 0210 	bic.w	r2, r3, #16
 802595e:	68fb      	ldr	r3, [r7, #12]
 8025960:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8025962:	68fb      	ldr	r3, [r7, #12]
 8025964:	699b      	ldr	r3, [r3, #24]
 8025966:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8025968:	68fb      	ldr	r3, [r7, #12]
 802596a:	6a1b      	ldr	r3, [r3, #32]
 802596c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 802596e:	697b      	ldr	r3, [r7, #20]
 8025970:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8025974:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8025976:	687b      	ldr	r3, [r7, #4]
 8025978:	031b      	lsls	r3, r3, #12
 802597a:	697a      	ldr	r2, [r7, #20]
 802597c:	4313      	orrs	r3, r2
 802597e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8025980:	693b      	ldr	r3, [r7, #16]
 8025982:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8025986:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8025988:	68bb      	ldr	r3, [r7, #8]
 802598a:	011b      	lsls	r3, r3, #4
 802598c:	693a      	ldr	r2, [r7, #16]
 802598e:	4313      	orrs	r3, r2
 8025990:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8025992:	68fb      	ldr	r3, [r7, #12]
 8025994:	697a      	ldr	r2, [r7, #20]
 8025996:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8025998:	68fb      	ldr	r3, [r7, #12]
 802599a:	693a      	ldr	r2, [r7, #16]
 802599c:	621a      	str	r2, [r3, #32]
}
 802599e:	bf00      	nop
 80259a0:	371c      	adds	r7, #28
 80259a2:	46bd      	mov	sp, r7
 80259a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80259a8:	4770      	bx	lr

080259aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80259aa:	b480      	push	{r7}
 80259ac:	b085      	sub	sp, #20
 80259ae:	af00      	add	r7, sp, #0
 80259b0:	6078      	str	r0, [r7, #4]
 80259b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80259b4:	687b      	ldr	r3, [r7, #4]
 80259b6:	689b      	ldr	r3, [r3, #8]
 80259b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80259ba:	68fb      	ldr	r3, [r7, #12]
 80259bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80259c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80259c2:	683a      	ldr	r2, [r7, #0]
 80259c4:	68fb      	ldr	r3, [r7, #12]
 80259c6:	4313      	orrs	r3, r2
 80259c8:	f043 0307 	orr.w	r3, r3, #7
 80259cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80259ce:	687b      	ldr	r3, [r7, #4]
 80259d0:	68fa      	ldr	r2, [r7, #12]
 80259d2:	609a      	str	r2, [r3, #8]
}
 80259d4:	bf00      	nop
 80259d6:	3714      	adds	r7, #20
 80259d8:	46bd      	mov	sp, r7
 80259da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80259de:	4770      	bx	lr

080259e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80259e0:	b480      	push	{r7}
 80259e2:	b087      	sub	sp, #28
 80259e4:	af00      	add	r7, sp, #0
 80259e6:	60f8      	str	r0, [r7, #12]
 80259e8:	60b9      	str	r1, [r7, #8]
 80259ea:	607a      	str	r2, [r7, #4]
 80259ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80259ee:	68fb      	ldr	r3, [r7, #12]
 80259f0:	689b      	ldr	r3, [r3, #8]
 80259f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80259f4:	697b      	ldr	r3, [r7, #20]
 80259f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80259fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80259fc:	683b      	ldr	r3, [r7, #0]
 80259fe:	021a      	lsls	r2, r3, #8
 8025a00:	687b      	ldr	r3, [r7, #4]
 8025a02:	431a      	orrs	r2, r3
 8025a04:	68bb      	ldr	r3, [r7, #8]
 8025a06:	4313      	orrs	r3, r2
 8025a08:	697a      	ldr	r2, [r7, #20]
 8025a0a:	4313      	orrs	r3, r2
 8025a0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8025a0e:	68fb      	ldr	r3, [r7, #12]
 8025a10:	697a      	ldr	r2, [r7, #20]
 8025a12:	609a      	str	r2, [r3, #8]
}
 8025a14:	bf00      	nop
 8025a16:	371c      	adds	r7, #28
 8025a18:	46bd      	mov	sp, r7
 8025a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025a1e:	4770      	bx	lr

08025a20 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8025a20:	b480      	push	{r7}
 8025a22:	b087      	sub	sp, #28
 8025a24:	af00      	add	r7, sp, #0
 8025a26:	60f8      	str	r0, [r7, #12]
 8025a28:	60b9      	str	r1, [r7, #8]
 8025a2a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8025a2c:	68bb      	ldr	r3, [r7, #8]
 8025a2e:	f003 031f 	and.w	r3, r3, #31
 8025a32:	2201      	movs	r2, #1
 8025a34:	fa02 f303 	lsl.w	r3, r2, r3
 8025a38:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8025a3a:	68fb      	ldr	r3, [r7, #12]
 8025a3c:	6a1a      	ldr	r2, [r3, #32]
 8025a3e:	697b      	ldr	r3, [r7, #20]
 8025a40:	43db      	mvns	r3, r3
 8025a42:	401a      	ands	r2, r3
 8025a44:	68fb      	ldr	r3, [r7, #12]
 8025a46:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8025a48:	68fb      	ldr	r3, [r7, #12]
 8025a4a:	6a1a      	ldr	r2, [r3, #32]
 8025a4c:	68bb      	ldr	r3, [r7, #8]
 8025a4e:	f003 031f 	and.w	r3, r3, #31
 8025a52:	6879      	ldr	r1, [r7, #4]
 8025a54:	fa01 f303 	lsl.w	r3, r1, r3
 8025a58:	431a      	orrs	r2, r3
 8025a5a:	68fb      	ldr	r3, [r7, #12]
 8025a5c:	621a      	str	r2, [r3, #32]
}
 8025a5e:	bf00      	nop
 8025a60:	371c      	adds	r7, #28
 8025a62:	46bd      	mov	sp, r7
 8025a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025a68:	4770      	bx	lr
	...

08025a6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8025a6c:	b480      	push	{r7}
 8025a6e:	b085      	sub	sp, #20
 8025a70:	af00      	add	r7, sp, #0
 8025a72:	6078      	str	r0, [r7, #4]
 8025a74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8025a76:	687b      	ldr	r3, [r7, #4]
 8025a78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8025a7c:	2b01      	cmp	r3, #1
 8025a7e:	d101      	bne.n	8025a84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8025a80:	2302      	movs	r3, #2
 8025a82:	e05a      	b.n	8025b3a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8025a84:	687b      	ldr	r3, [r7, #4]
 8025a86:	2201      	movs	r2, #1
 8025a88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8025a8c:	687b      	ldr	r3, [r7, #4]
 8025a8e:	2202      	movs	r2, #2
 8025a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8025a94:	687b      	ldr	r3, [r7, #4]
 8025a96:	681b      	ldr	r3, [r3, #0]
 8025a98:	685b      	ldr	r3, [r3, #4]
 8025a9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8025a9c:	687b      	ldr	r3, [r7, #4]
 8025a9e:	681b      	ldr	r3, [r3, #0]
 8025aa0:	689b      	ldr	r3, [r3, #8]
 8025aa2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8025aa4:	68fb      	ldr	r3, [r7, #12]
 8025aa6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8025aaa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8025aac:	683b      	ldr	r3, [r7, #0]
 8025aae:	681b      	ldr	r3, [r3, #0]
 8025ab0:	68fa      	ldr	r2, [r7, #12]
 8025ab2:	4313      	orrs	r3, r2
 8025ab4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8025ab6:	687b      	ldr	r3, [r7, #4]
 8025ab8:	681b      	ldr	r3, [r3, #0]
 8025aba:	68fa      	ldr	r2, [r7, #12]
 8025abc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8025abe:	687b      	ldr	r3, [r7, #4]
 8025ac0:	681b      	ldr	r3, [r3, #0]
 8025ac2:	4a21      	ldr	r2, [pc, #132]	; (8025b48 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8025ac4:	4293      	cmp	r3, r2
 8025ac6:	d022      	beq.n	8025b0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8025ac8:	687b      	ldr	r3, [r7, #4]
 8025aca:	681b      	ldr	r3, [r3, #0]
 8025acc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8025ad0:	d01d      	beq.n	8025b0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8025ad2:	687b      	ldr	r3, [r7, #4]
 8025ad4:	681b      	ldr	r3, [r3, #0]
 8025ad6:	4a1d      	ldr	r2, [pc, #116]	; (8025b4c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8025ad8:	4293      	cmp	r3, r2
 8025ada:	d018      	beq.n	8025b0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8025adc:	687b      	ldr	r3, [r7, #4]
 8025ade:	681b      	ldr	r3, [r3, #0]
 8025ae0:	4a1b      	ldr	r2, [pc, #108]	; (8025b50 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8025ae2:	4293      	cmp	r3, r2
 8025ae4:	d013      	beq.n	8025b0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8025ae6:	687b      	ldr	r3, [r7, #4]
 8025ae8:	681b      	ldr	r3, [r3, #0]
 8025aea:	4a1a      	ldr	r2, [pc, #104]	; (8025b54 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8025aec:	4293      	cmp	r3, r2
 8025aee:	d00e      	beq.n	8025b0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8025af0:	687b      	ldr	r3, [r7, #4]
 8025af2:	681b      	ldr	r3, [r3, #0]
 8025af4:	4a18      	ldr	r2, [pc, #96]	; (8025b58 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8025af6:	4293      	cmp	r3, r2
 8025af8:	d009      	beq.n	8025b0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8025afa:	687b      	ldr	r3, [r7, #4]
 8025afc:	681b      	ldr	r3, [r3, #0]
 8025afe:	4a17      	ldr	r2, [pc, #92]	; (8025b5c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8025b00:	4293      	cmp	r3, r2
 8025b02:	d004      	beq.n	8025b0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8025b04:	687b      	ldr	r3, [r7, #4]
 8025b06:	681b      	ldr	r3, [r3, #0]
 8025b08:	4a15      	ldr	r2, [pc, #84]	; (8025b60 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8025b0a:	4293      	cmp	r3, r2
 8025b0c:	d10c      	bne.n	8025b28 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8025b0e:	68bb      	ldr	r3, [r7, #8]
 8025b10:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8025b14:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8025b16:	683b      	ldr	r3, [r7, #0]
 8025b18:	685b      	ldr	r3, [r3, #4]
 8025b1a:	68ba      	ldr	r2, [r7, #8]
 8025b1c:	4313      	orrs	r3, r2
 8025b1e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8025b20:	687b      	ldr	r3, [r7, #4]
 8025b22:	681b      	ldr	r3, [r3, #0]
 8025b24:	68ba      	ldr	r2, [r7, #8]
 8025b26:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8025b28:	687b      	ldr	r3, [r7, #4]
 8025b2a:	2201      	movs	r2, #1
 8025b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8025b30:	687b      	ldr	r3, [r7, #4]
 8025b32:	2200      	movs	r2, #0
 8025b34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8025b38:	2300      	movs	r3, #0
}
 8025b3a:	4618      	mov	r0, r3
 8025b3c:	3714      	adds	r7, #20
 8025b3e:	46bd      	mov	sp, r7
 8025b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025b44:	4770      	bx	lr
 8025b46:	bf00      	nop
 8025b48:	40010000 	.word	0x40010000
 8025b4c:	40000400 	.word	0x40000400
 8025b50:	40000800 	.word	0x40000800
 8025b54:	40000c00 	.word	0x40000c00
 8025b58:	40010400 	.word	0x40010400
 8025b5c:	40014000 	.word	0x40014000
 8025b60:	40001800 	.word	0x40001800

08025b64 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8025b64:	b480      	push	{r7}
 8025b66:	b085      	sub	sp, #20
 8025b68:	af00      	add	r7, sp, #0
 8025b6a:	6078      	str	r0, [r7, #4]
 8025b6c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8025b6e:	2300      	movs	r3, #0
 8025b70:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8025b72:	687b      	ldr	r3, [r7, #4]
 8025b74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8025b78:	2b01      	cmp	r3, #1
 8025b7a:	d101      	bne.n	8025b80 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8025b7c:	2302      	movs	r3, #2
 8025b7e:	e03d      	b.n	8025bfc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8025b80:	687b      	ldr	r3, [r7, #4]
 8025b82:	2201      	movs	r2, #1
 8025b84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8025b88:	68fb      	ldr	r3, [r7, #12]
 8025b8a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8025b8e:	683b      	ldr	r3, [r7, #0]
 8025b90:	68db      	ldr	r3, [r3, #12]
 8025b92:	4313      	orrs	r3, r2
 8025b94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8025b96:	68fb      	ldr	r3, [r7, #12]
 8025b98:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8025b9c:	683b      	ldr	r3, [r7, #0]
 8025b9e:	689b      	ldr	r3, [r3, #8]
 8025ba0:	4313      	orrs	r3, r2
 8025ba2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8025ba4:	68fb      	ldr	r3, [r7, #12]
 8025ba6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8025baa:	683b      	ldr	r3, [r7, #0]
 8025bac:	685b      	ldr	r3, [r3, #4]
 8025bae:	4313      	orrs	r3, r2
 8025bb0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8025bb2:	68fb      	ldr	r3, [r7, #12]
 8025bb4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8025bb8:	683b      	ldr	r3, [r7, #0]
 8025bba:	681b      	ldr	r3, [r3, #0]
 8025bbc:	4313      	orrs	r3, r2
 8025bbe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8025bc0:	68fb      	ldr	r3, [r7, #12]
 8025bc2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8025bc6:	683b      	ldr	r3, [r7, #0]
 8025bc8:	691b      	ldr	r3, [r3, #16]
 8025bca:	4313      	orrs	r3, r2
 8025bcc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8025bce:	68fb      	ldr	r3, [r7, #12]
 8025bd0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8025bd4:	683b      	ldr	r3, [r7, #0]
 8025bd6:	695b      	ldr	r3, [r3, #20]
 8025bd8:	4313      	orrs	r3, r2
 8025bda:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8025bdc:	68fb      	ldr	r3, [r7, #12]
 8025bde:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8025be2:	683b      	ldr	r3, [r7, #0]
 8025be4:	69db      	ldr	r3, [r3, #28]
 8025be6:	4313      	orrs	r3, r2
 8025be8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8025bea:	687b      	ldr	r3, [r7, #4]
 8025bec:	681b      	ldr	r3, [r3, #0]
 8025bee:	68fa      	ldr	r2, [r7, #12]
 8025bf0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8025bf2:	687b      	ldr	r3, [r7, #4]
 8025bf4:	2200      	movs	r2, #0
 8025bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8025bfa:	2300      	movs	r3, #0
}
 8025bfc:	4618      	mov	r0, r3
 8025bfe:	3714      	adds	r7, #20
 8025c00:	46bd      	mov	sp, r7
 8025c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025c06:	4770      	bx	lr

08025c08 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8025c08:	b480      	push	{r7}
 8025c0a:	b083      	sub	sp, #12
 8025c0c:	af00      	add	r7, sp, #0
 8025c0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8025c10:	bf00      	nop
 8025c12:	370c      	adds	r7, #12
 8025c14:	46bd      	mov	sp, r7
 8025c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025c1a:	4770      	bx	lr

08025c1c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8025c1c:	b480      	push	{r7}
 8025c1e:	b083      	sub	sp, #12
 8025c20:	af00      	add	r7, sp, #0
 8025c22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8025c24:	bf00      	nop
 8025c26:	370c      	adds	r7, #12
 8025c28:	46bd      	mov	sp, r7
 8025c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025c2e:	4770      	bx	lr

08025c30 <__libc_init_array>:
 8025c30:	b570      	push	{r4, r5, r6, lr}
 8025c32:	4e0d      	ldr	r6, [pc, #52]	; (8025c68 <__libc_init_array+0x38>)
 8025c34:	4c0d      	ldr	r4, [pc, #52]	; (8025c6c <__libc_init_array+0x3c>)
 8025c36:	1ba4      	subs	r4, r4, r6
 8025c38:	10a4      	asrs	r4, r4, #2
 8025c3a:	2500      	movs	r5, #0
 8025c3c:	42a5      	cmp	r5, r4
 8025c3e:	d109      	bne.n	8025c54 <__libc_init_array+0x24>
 8025c40:	4e0b      	ldr	r6, [pc, #44]	; (8025c70 <__libc_init_array+0x40>)
 8025c42:	4c0c      	ldr	r4, [pc, #48]	; (8025c74 <__libc_init_array+0x44>)
 8025c44:	f000 f820 	bl	8025c88 <_init>
 8025c48:	1ba4      	subs	r4, r4, r6
 8025c4a:	10a4      	asrs	r4, r4, #2
 8025c4c:	2500      	movs	r5, #0
 8025c4e:	42a5      	cmp	r5, r4
 8025c50:	d105      	bne.n	8025c5e <__libc_init_array+0x2e>
 8025c52:	bd70      	pop	{r4, r5, r6, pc}
 8025c54:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8025c58:	4798      	blx	r3
 8025c5a:	3501      	adds	r5, #1
 8025c5c:	e7ee      	b.n	8025c3c <__libc_init_array+0xc>
 8025c5e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8025c62:	4798      	blx	r3
 8025c64:	3501      	adds	r5, #1
 8025c66:	e7f2      	b.n	8025c4e <__libc_init_array+0x1e>
 8025c68:	08025cc8 	.word	0x08025cc8
 8025c6c:	08025cc8 	.word	0x08025cc8
 8025c70:	08025cc8 	.word	0x08025cc8
 8025c74:	08025cd0 	.word	0x08025cd0

08025c78 <memset>:
 8025c78:	4402      	add	r2, r0
 8025c7a:	4603      	mov	r3, r0
 8025c7c:	4293      	cmp	r3, r2
 8025c7e:	d100      	bne.n	8025c82 <memset+0xa>
 8025c80:	4770      	bx	lr
 8025c82:	f803 1b01 	strb.w	r1, [r3], #1
 8025c86:	e7f9      	b.n	8025c7c <memset+0x4>

08025c88 <_init>:
 8025c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8025c8a:	bf00      	nop
 8025c8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8025c8e:	bc08      	pop	{r3}
 8025c90:	469e      	mov	lr, r3
 8025c92:	4770      	bx	lr

08025c94 <_fini>:
 8025c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8025c96:	bf00      	nop
 8025c98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8025c9a:	bc08      	pop	{r3}
 8025c9c:	469e      	mov	lr, r3
 8025c9e:	4770      	bx	lr
