X86_64 W+RR+WR+WW+po+mfences+mfence
"Rfe PodRR Fre MFencesWR Fre MFencedWW Coe"
Cycle=Rfe PodRR Fre MFencesWR Fre MFencedWW Coe
Relax=
Safe=Rfe Fre Coe PodRR MFencesWR MFencedWW
Generator=diy7 (version 7.55+01(dev))
Prefetch=1:x=F,1:y=T,3:y=F,3:x=W
Com=Rf Fr Fr Co
Orig=Rfe PodRR Fre MFencesWR Fre MFencedWW Coe
Align=
{
uint64_t y; uint64_t x; uint64_t 2:rax; uint64_t 1:rbx; uint64_t 1:rax;

}
 P0          | P1            | P2            | P3          ;
 movq $2,(x) | movq (x),%rax | movq $1,(y)   | movq $2,(y) ;
             | movq (y),%rbx | mfence        | mfence      ;
             |               | movq (y),%rax | movq $1,(x) ;
exists (x=2 /\ y=2 /\ 1:rax=2 /\ 1:rbx=0 /\ 2:rax=1)
