{
  "design": {
    "design_info": {
      "boundary_crc": "0x9E8C1D87DF808C74",
      "device": "xc7a100tfgg676-2L",
      "name": "meowrouter",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3_AR71898"
    },
    "design_tree": {
      "Primary": {
        "xbar": "",
        "s00_couplers": {
          "s00_data_fifo": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {}
      },
      "EthBuf": "",
      "EthBufCtrl": "",
      "NRST": "",
      "Reset": "",
      "Board": "",
      "RAMEMC": "",
      "FlashEMC": "",
      "VIO": "",
      "Router": "",
      "CPU": "",
      "UART": "",
      "axi_vip_0": ""
    },
    "interface_ports": {
      "UART": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "data_rx": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "0"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "TDATA_NUM_BYTES": {
            "value": "1"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "data_tx": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      },
      "DISP": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "SWITCH": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "RAMEMC": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:emc_rtl:1.0"
      },
      "FlashEMC": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:emc_rtl:1.0"
      }
    },
    "ports": {
      "cpu_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "50000000"
          }
        }
      },
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "data_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      },
      "data_rx_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      },
      "data_tx_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      },
      "vio_rst": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "Primary": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "meowrouter_axi_interconnect_0_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "0"
          },
          "M00_HAS_DATA_FIFO": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "5"
          },
          "NUM_SI": {
            "value": "1"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S01_HAS_DATA_FIFO": {
            "value": "2"
          },
          "STRATEGY": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "meowrouter_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "1"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "meowrouter_s00_data_fifo_0"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s00_data_fifo/S_AXI"
                ]
              },
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_data_fifo/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s00_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s00_data_fifo/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_Primary": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_Primary": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_Primary": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "Primary_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_Primary": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_Primary": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "Primary_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK"
            ]
          },
          "Primary_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          }
        }
      },
      "EthBuf": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "meowrouter_blk_mem_gen_0_0",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "false"
          },
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Read_Width_A": {
            "value": "64"
          },
          "Read_Width_B": {
            "value": "64"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Core": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Width_A": {
            "value": "64"
          },
          "Write_Width_B": {
            "value": "64"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      },
      "EthBufCtrl": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "meowrouter_axi_bram_ctrl_0_1",
        "parameters": {
          "DATA_WIDTH": {
            "value": "64"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "NRST": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "meowrouter_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "Reset": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "meowrouter_proc_sys_reset_0_0"
      },
      "Board": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "meowrouter_axi_gpio_0_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "32"
          },
          "C_GPIO_WIDTH": {
            "value": "16"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "RAMEMC": {
        "vlnv": "xilinx.com:ip:axi_emc:3.0",
        "xci_name": "meowrouter_axi_emc_0_1",
        "parameters": {
          "C_INCLUDE_DATAWIDTH_MATCHING_0": {
            "value": "0"
          },
          "C_MAX_MEM_WIDTH": {
            "value": "64"
          },
          "C_MEM0_TYPE": {
            "value": "1"
          },
          "C_MEM0_WIDTH": {
            "value": "64"
          },
          "C_MEM1_WIDTH": {
            "value": "16"
          },
          "C_NUM_BANKS_MEM": {
            "value": "1"
          },
          "C_S_AXI_MEM_DATA_WIDTH": {
            "value": "64"
          }
        }
      },
      "FlashEMC": {
        "vlnv": "xilinx.com:ip:axi_emc:3.0",
        "xci_name": "meowrouter_axi_emc_0_2",
        "parameters": {
          "C_MEM0_TYPE": {
            "value": "5"
          }
        }
      },
      "VIO": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "meowrouter_vio_0_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "0"
          },
          "C_NUM_PROBE_OUT": {
            "value": "1"
          }
        }
      },
      "Router": {
        "vlnv": "xilinx.com:module_ref:Top:1.0",
        "xci_name": "meowrouter_Router_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Top",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "io_rx": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "io_rx_tdata",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "io_rx_tlast",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "io_rx_tvalid",
                "direction": "I"
              }
            }
          },
          "io_tx": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "io_tx_tdata",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "io_tx_tlast",
                "direction": "O"
              },
              "TUSER": {
                "physical_name": "io_tx_tuser",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "io_tx_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "io_tx_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clock": {
            "type": "clk",
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "io_rx_clk": {
            "type": "clk",
            "direction": "I"
          },
          "io_tx_clk": {
            "type": "clk",
            "direction": "I"
          }
        }
      },
      "CPU": {
        "vlnv": "xilinx.com:module_ref:Core:1.0",
        "xci_name": "meowrouter_CPU_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Core",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "io_axi": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "io_axi",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "48",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "DATA_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "4",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "AWID": {
                "physical_name": "io_axi_AWID",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "io_axi_AWADDR",
                "direction": "O",
                "left": "47",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "io_axi_AWLEN",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "io_axi_AWSIZE",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "io_axi_AWBURST",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWCACHE": {
                "physical_name": "io_axi_AWCACHE",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "io_axi_AWPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWREGION": {
                "physical_name": "io_axi_AWREGION",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "io_axi_AWQOS",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "io_axi_AWVALID",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "io_axi_AWREADY",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "io_axi_WDATA",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "io_axi_WSTRB",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "io_axi_WLAST",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "io_axi_WVALID",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "io_axi_WREADY",
                "direction": "I"
              },
              "BID": {
                "physical_name": "io_axi_BID",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "io_axi_BRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "io_axi_BVALID",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "io_axi_BREADY",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "io_axi_ARID",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "io_axi_ARADDR",
                "direction": "O",
                "left": "47",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "io_axi_ARLEN",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "io_axi_ARSIZE",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "io_axi_ARBURST",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARCACHE": {
                "physical_name": "io_axi_ARCACHE",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "io_axi_ARPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARREGION": {
                "physical_name": "io_axi_ARREGION",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "io_axi_ARQOS",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "io_axi_ARVALID",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "io_axi_ARREADY",
                "direction": "I"
              },
              "RID": {
                "physical_name": "io_axi_RID",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "io_axi_RDATA",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "io_axi_RRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "io_axi_RLAST",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "io_axi_RVALID",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "io_axi_RREADY",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clock": {
            "type": "clk",
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "io_pc": {
            "direction": "O",
            "left": "47",
            "right": "0"
          }
        },
        "addressing": {
          "address_spaces": {
            "io_axi": {
              "range": "256T",
              "width": "32"
            }
          }
        }
      },
      "UART": {
        "vlnv": "xilinx.com:ip:axi_uart16550:2.0",
        "xci_name": "meowrouter_axi_uart16550_0_0"
      },
      "axi_vip_0": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "meowrouter_axi_vip_0_0"
      }
    },
    "interface_nets": {
      "Router_io_tx": {
        "interface_ports": [
          "data_tx",
          "Router/io_tx"
        ]
      },
      "RAMEMC_EMC_INTF": {
        "interface_ports": [
          "RAMEMC",
          "RAMEMC/EMC_INTF"
        ]
      },
      "axi_gpio_0_GPIO2": {
        "interface_ports": [
          "DISP",
          "Board/GPIO2"
        ]
      },
      "Primary_M04_AXI": {
        "interface_ports": [
          "FlashEMC/S_AXI_MEM",
          "Primary/M04_AXI"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "Primary/M02_AXI",
          "EthBufCtrl/S_AXI"
        ]
      },
      "io_rx_1": {
        "interface_ports": [
          "data_rx",
          "Router/io_rx"
        ]
      },
      "FlashEMC_EMC_INTF": {
        "interface_ports": [
          "FlashEMC",
          "FlashEMC/EMC_INTF"
        ]
      },
      "Primary_M03_AXI": {
        "interface_ports": [
          "Primary/M03_AXI",
          "RAMEMC/S_AXI_MEM"
        ]
      },
      "Board_GPIO": {
        "interface_ports": [
          "SWITCH",
          "Board/GPIO"
        ]
      },
      "axi_bram_ctrl_1_BRAM_PORTA": {
        "interface_ports": [
          "EthBufCtrl/BRAM_PORTA",
          "EthBuf/BRAM_PORTA"
        ]
      },
      "Primary_M00_AXI": {
        "interface_ports": [
          "Primary/M00_AXI",
          "Board/S_AXI"
        ]
      },
      "axi_vip_0_M_AXI": {
        "interface_ports": [
          "axi_vip_0/M_AXI",
          "Primary/S00_AXI"
        ]
      },
      "CPU_io_axi": {
        "interface_ports": [
          "CPU/io_axi",
          "axi_vip_0/S_AXI"
        ]
      },
      "Primary_M01_AXI": {
        "interface_ports": [
          "UART/S_AXI",
          "Primary/M01_AXI"
        ]
      },
      "axi_uart16550_0_UART": {
        "interface_ports": [
          "UART",
          "UART/UART"
        ]
      }
    },
    "nets": {
      "proc_sys_reset_0_mb_reset": {
        "ports": [
          "Reset/mb_reset",
          "NRST/Op1",
          "Router/reset",
          "CPU/reset"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "NRST/Res",
          "Primary/S00_ARESETN",
          "axi_vip_0/aresetn"
        ]
      },
      "proc_sys_reset_0_interconnect_aresetn": {
        "ports": [
          "Reset/interconnect_aresetn",
          "Primary/ARESETN"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "Reset/peripheral_aresetn",
          "Primary/M00_ARESETN",
          "Primary/M01_ARESETN",
          "Primary/M02_ARESETN",
          "Board/s_axi_aresetn",
          "Primary/M04_ARESETN",
          "Primary/M03_ARESETN",
          "EthBufCtrl/s_axi_aresetn",
          "RAMEMC/s_axi_aresetn",
          "FlashEMC/s_axi_aresetn",
          "UART/s_axi_aresetn"
        ]
      },
      "clk_1": {
        "ports": [
          "cpu_clk",
          "Reset/slowest_sync_clk",
          "Primary/S00_ACLK",
          "Primary/M00_ACLK",
          "Primary/M01_ACLK",
          "Primary/M02_ACLK",
          "Primary/ACLK",
          "EthBufCtrl/s_axi_aclk",
          "Board/s_axi_aclk",
          "Primary/M03_ACLK",
          "Primary/M04_ACLK",
          "RAMEMC/s_axi_aclk",
          "FlashEMC/s_axi_aclk",
          "FlashEMC/rdclk",
          "RAMEMC/rdclk",
          "VIO/clk",
          "CPU/clock",
          "UART/s_axi_aclk",
          "axi_vip_0/aclk"
        ]
      },
      "rst_1": {
        "ports": [
          "rst",
          "Reset/ext_reset_in"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "VIO/probe_out0",
          "vio_rst"
        ]
      },
      "tx_clk_1": {
        "ports": [
          "data_tx_clk",
          "Router/io_tx_clk"
        ]
      },
      "rx_clk_1": {
        "ports": [
          "data_rx_clk",
          "Router/io_rx_clk"
        ]
      },
      "rtclk_1": {
        "ports": [
          "data_clk",
          "Router/clock"
        ]
      }
    },
    "addressing": {
      "/CPU": {
        "address_spaces": {
          "io_axi": {
            "range": "256T",
            "width": "32",
            "segments": {
              "SEG_Board_Reg": {
                "address_block": "/Board/S_AXI/Reg",
                "offset": "0xFFFF10000000",
                "range": "64K"
              },
              "SEG_EthBufCtrl_Mem0": {
                "address_block": "/EthBufCtrl/S_AXI/Mem0",
                "offset": "0xFFFF30000000",
                "range": "8K"
              },
              "SEG_FlashEMC_Mem0": {
                "address_block": "/FlashEMC/S_AXI_MEM/Mem0",
                "offset": "0xFFFF20000000",
                "range": "32M"
              },
              "SEG_RAMEMC_Mem0": {
                "address_block": "/RAMEMC/S_AXI_MEM/Mem0",
                "offset": "0x000000000000",
                "range": "8M"
              },
              "SEG_UART_Reg": {
                "address_block": "/UART/S_AXI/Reg",
                "offset": "0xFFFF00000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}