<html><body><samp><pre>
<!@TC:1557340305>
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\Program Files\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-JBP5BT2

# Wed May  8 13:31:45 2019

#Implementation: bcd

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1557340307> | Running in 64-bit mode 
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1557340307> | Running in 64-bit mode 
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Program Files\diamond\3.10_x64\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1557340307> | Setting time resolution to ps
@N: : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\topp07.vhdl:7:7:7:13:@N::@XP_MSG">topp07.vhdl(7)</a><!@TM:1557340307> | Top entity is set to topp07.
File C:\Program Files\diamond\3.10_x64\synpbase\lib\cpld\lattice.vhd changed - recompiling
File C:\Program Files\diamond\3.10_x64\synpbase\lib\lucent\machxo2.vhd changed - recompiling
File C:\Users\Valery Garibay\Documents\nuevoG\osc00VHDL\div00.vhdl changed - recompiling
File C:\Users\Valery Garibay\Documents\nuevoG\osc00VHDL\packageosc00.vhdl changed - recompiling
File C:\Users\Valery Garibay\Documents\nuevoG\bcd00\init07.vhdl changed - recompiling
File C:\Users\Valery Garibay\Documents\nuevoG\bcd00\sust07.vhdl changed - recompiling
File C:\Users\Valery Garibay\Documents\nuevoG\bcd00\shift12bit07.vhdl changed - recompiling
File C:\Users\Valery Garibay\Documents\nuevoG\bcd00\shift8bit07.vhdl changed - recompiling
File C:\Users\Valery Garibay\Documents\nuevoG\bcd00\portAB07.vhdl changed - recompiling
File C:\Users\Valery Garibay\Documents\nuevoG\bcd00\pcinc07.vhdl changed - recompiling
File C:\Users\Valery Garibay\Documents\nuevoG\bcd00\mux07.vhdl changed - recompiling
File C:\Users\Valery Garibay\Documents\nuevoG\bcd00\leeInst07.vhdl changed - recompiling
File C:\Users\Valery Garibay\Documents\nuevoG\bcd00\contring07.vhdl changed - recompiling
File C:\Users\Valery Garibay\Documents\nuevoG\bcd00\contIter07.vhdl changed - recompiling
File C:\Users\Valery Garibay\Documents\nuevoG\bcd00\compadd07.vhdl changed - recompiling
File C:\Users\Valery Garibay\Documents\nuevoG\bcd00\coderNibbles07.vhdl changed - recompiling
File C:\Users\Valery Garibay\Documents\nuevoG\bcd00\ac12bit07.vhdl changed - recompiling
File C:\Users\Valery Garibay\Documents\nuevoG\bcd00\ac8bit07.vhdl changed - recompiling
File C:\Users\Valery Garibay\Documents\nuevoG\bcd00\div07.vhdl changed - recompiling
File C:\Users\Valery Garibay\Documents\nuevoG\bcd00\packagep07.vhdl changed - recompiling
File C:\Users\Valery Garibay\Documents\nuevoG\osc00VHDL\toposc00.vhdl changed - recompiling
File C:\Users\Valery Garibay\Documents\nuevoG\bcd00\topp07.vhdl changed - recompiling
VHDL syntax check successful!
File C:\Users\Valery Garibay\Documents\nuevoG\osc00VHDL\div00.vhdl changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\topp07.vhdl:7:7:7:13:@N:CD630:@XP_MSG">topp07.vhdl(7)</a><!@TM:1557340307> | Synthesizing work.topp07.topp0.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\topp07.vhdl:55:7:55:11:@W:CD638:@XP_MSG">topp07.vhdl(55)</a><!@TM:1557340307> | Signal sout is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\mux07.vhdl:6:7:6:12:@N:CD630:@XP_MSG">mux07.vhdl(6)</a><!@TM:1557340307> | Synthesizing work.mux07.mux0.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\mux07.vhdl:19:8:19:15:@W:CG296:@XP_MSG">mux07.vhdl(19)</a><!@TM:1557340307> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\mux07.vhdl:27:24:27:31:@W:CG290:@XP_MSG">mux07.vhdl(27)</a><!@TM:1557340307> | Referenced variable intbcdc is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\mux07.vhdl:25:24:25:31:@W:CG290:@XP_MSG">mux07.vhdl(25)</a><!@TM:1557340307> | Referenced variable intbcdd is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\mux07.vhdl:23:24:23:31:@W:CG290:@XP_MSG">mux07.vhdl(23)</a><!@TM:1557340307> | Referenced variable intbcdu is not in sensitivity list.</font>
Post processing for work.mux07.mux0
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\mux07.vhdl:21:7:21:11:@W:CL117:@XP_MSG">mux07.vhdl(21)</a><!@TM:1557340307> | Latch generated from process for signal outBCDmux(6 downto 0); possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\contring07.vhdl:6:7:6:17:@N:CD630:@XP_MSG">contring07.vhdl(6)</a><!@TM:1557340307> | Synthesizing work.contring07.contring0.
Post processing for work.contring07.contring0
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\coderNibbles07.vhdl:6:7:6:21:@N:CD630:@XP_MSG">coderNibbles07.vhdl(6)</a><!@TM:1557340307> | Synthesizing work.codernibbles07.codernibbles0.
Post processing for work.codernibbles07.codernibbles0
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\contIter07.vhdl:6:7:6:17:@N:CD630:@XP_MSG">contIter07.vhdl(6)</a><!@TM:1557340307> | Synthesizing work.contiter07.contiter0.
Post processing for work.contiter07.contiter0
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\shift12bit07.vhdl:6:7:6:19:@N:CD630:@XP_MSG">shift12bit07.vhdl(6)</a><!@TM:1557340307> | Synthesizing work.shift12bit07.shift12bit0.
Post processing for work.shift12bit07.shift12bit0
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\shift12bit07.vhdl:23:6:23:8:@W:CL169:@XP_MSG">shift12bit07.vhdl(23)</a><!@TM:1557340307> | Pruning unused register outFlagss_cl_7. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\compadd07.vhdl:6:7:6:16:@N:CD630:@XP_MSG">compadd07.vhdl(6)</a><!@TM:1557340307> | Synthesizing work.compadd07.compadd0.
Post processing for work.compadd07.compadd0
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\compadd07.vhdl:24:5:24:7:@W:CL169:@XP_MSG">compadd07.vhdl(24)</a><!@TM:1557340307> | Pruning unused register outFlagca_cl_6. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\sust07.vhdl:6:7:6:13:@N:CD630:@XP_MSG">sust07.vhdl(6)</a><!@TM:1557340307> | Synthesizing work.sust07.sust0.
Post processing for work.sust07.sust0
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\sust07.vhdl:26:5:26:7:@W:CL169:@XP_MSG">sust07.vhdl(26)</a><!@TM:1557340307> | Pruning unused register outFlagsu_cl_6. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\sust07.vhdl:26:5:26:7:@W:CL169:@XP_MSG">sust07.vhdl(26)</a><!@TM:1557340307> | Pruning unused register outFlagsuB_cl_1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\sust07.vhdl:27:13:27:29:@W:CL177:@XP_MSG">sust07.vhdl(27)</a><!@TM:1557340307> | Sharing sequential element outFlagsuB_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\sust07.vhdl:27:13:27:29:@W:CL177:@XP_MSG">sust07.vhdl(27)</a><!@TM:1557340307> | Sharing sequential element outFlagsuB. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\ac12bit07.vhdl:6:7:6:16:@N:CD630:@XP_MSG">ac12bit07.vhdl(6)</a><!@TM:1557340307> | Synthesizing work.ac12bit07.ac12bit0.
Post processing for work.ac12bit07.ac12bit0
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\shift8bit07.vhdl:6:7:6:18:@N:CD630:@XP_MSG">shift8bit07.vhdl(6)</a><!@TM:1557340307> | Synthesizing work.shift8bit07.shift8bit0.
Post processing for work.shift8bit07.shift8bit0
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\shift8bit07.vhdl:22:6:22:8:@W:CL169:@XP_MSG">shift8bit07.vhdl(22)</a><!@TM:1557340307> | Pruning unused register outFlags_cl_7. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\leeInst07.vhdl:6:7:6:16:@N:CD630:@XP_MSG">leeInst07.vhdl(6)</a><!@TM:1557340307> | Synthesizing work.leeinst07.leeinst07.
Post processing for work.leeinst07.leeinst07
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\leeInst07.vhdl:30:9:30:11:@W:CL117:@XP_MSG">leeInst07.vhdl(30)</a><!@TM:1557340307> | Latch generated from process for signal outcode(3 downto 0); possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\ac8bit07.vhdl:6:7:6:15:@N:CD630:@XP_MSG">ac8bit07.vhdl(6)</a><!@TM:1557340307> | Synthesizing work.ac8bit07.ac8bit0.
Post processing for work.ac8bit07.ac8bit0
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\pcinc07.vhdl:6:7:6:14:@N:CD630:@XP_MSG">pcinc07.vhdl(6)</a><!@TM:1557340307> | Synthesizing work.pcinc07.pcinc07.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\pcinc07.vhdl:22:13:22:20:@W:CG296:@XP_MSG">pcinc07.vhdl(22)</a><!@TM:1557340307> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\pcinc07.vhdl:24:10:24:15:@W:CG290:@XP_MSG">pcinc07.vhdl(24)</a><!@TM:1557340307> | Referenced variable clkpc is not in sensitivity list.</font>
Post processing for work.pcinc07.pcinc07
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\portAB07.vhdl:6:7:6:15:@N:CD630:@XP_MSG">portAB07.vhdl(6)</a><!@TM:1557340307> | Synthesizing work.portab07.portab0.
Post processing for work.portab07.portab0
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\portAB07.vhdl:22:6:22:8:@W:CL169:@XP_MSG">portAB07.vhdl(22)</a><!@TM:1557340307> | Pruning unused register outFlagLp_cl_6. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\init07.vhdl:6:7:6:13:@N:CD630:@XP_MSG">init07.vhdl(6)</a><!@TM:1557340307> | Synthesizing work.init07.init0.
Post processing for work.init07.init0
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\init07.vhdl:25:6:25:8:@W:CL169:@XP_MSG">init07.vhdl(25)</a><!@TM:1557340307> | Pruning unused register outFlag8init_cl_8. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\init07.vhdl:25:6:25:8:@W:CL169:@XP_MSG">init07.vhdl(25)</a><!@TM:1557340307> | Pruning unused register outFlag12init_cl_1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\init07.vhdl:26:13:26:31:@W:CL177:@XP_MSG">init07.vhdl(26)</a><!@TM:1557340307> | Sharing sequential element outFlag12init_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\init07.vhdl:26:13:26:31:@W:CL177:@XP_MSG">init07.vhdl(26)</a><!@TM:1557340307> | Sharing sequential element outFlag12init. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\osc00VHDL\toposc00.vhdl:9:7:9:15:@N:CD630:@XP_MSG">toposc00.vhdl(9)</a><!@TM:1557340307> | Synthesizing work.toposc00.toposc0.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\osc00VHDL\div00.vhdl:8:7:8:12:@N:CD630:@XP_MSG">div00.vhdl(8)</a><!@TM:1557340307> | Synthesizing work.div00.div0.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\osc00VHDL\div00.vhdl:27:2:27:8:@N:CD364:@XP_MSG">div00.vhdl(27)</a><!@TM:1557340307> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\osc00VHDL\div00.vhdl:36:2:36:8:@N:CD364:@XP_MSG">div00.vhdl(36)</a><!@TM:1557340307> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\osc00VHDL\div00.vhdl:45:2:45:8:@N:CD364:@XP_MSG">div00.vhdl(45)</a><!@TM:1557340307> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\osc00VHDL\div00.vhdl:54:2:54:8:@N:CD364:@XP_MSG">div00.vhdl(54)</a><!@TM:1557340307> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\osc00VHDL\div00.vhdl:63:2:63:8:@N:CD364:@XP_MSG">div00.vhdl(63)</a><!@TM:1557340307> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\osc00VHDL\div00.vhdl:72:2:72:8:@N:CD364:@XP_MSG">div00.vhdl(72)</a><!@TM:1557340307> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\osc00VHDL\div00.vhdl:81:2:81:8:@N:CD364:@XP_MSG">div00.vhdl(81)</a><!@TM:1557340307> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\osc00VHDL\div00.vhdl:90:2:90:8:@N:CD364:@XP_MSG">div00.vhdl(90)</a><!@TM:1557340307> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\osc00VHDL\div00.vhdl:99:2:99:8:@N:CD364:@XP_MSG">div00.vhdl(99)</a><!@TM:1557340307> | Removing redundant assignment.
Post processing for work.div00.div0
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\osc00VHDL\osc00.vhdl:8:7:8:12:@N:CD630:@XP_MSG">osc00.vhdl(8)</a><!@TM:1557340307> | Synthesizing work.osc00.osc0.
<font color=#A52A2A>@W:<a href="@W:CD276:@XP_HELP">CD276</a> : <a href="C:\Program Files\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd:2297:8:2297:16:@W:CD276:@XP_MSG">machxo2.vhd(2297)</a><!@TM:1557340307> | Map for port sedstdby of component osch not found</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Program Files\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd:2291:10:2291:14:@N:CD630:@XP_MSG">machxo2.vhd(2291)</a><!@TM:1557340307> | Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
Post processing for work.osc00.osc0
Post processing for work.toposc00.toposc0
Post processing for work.topp07.topp0
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\osc00VHDL\div00.vhdl:20:0:20:2:@N:CL189:@XP_MSG">div00.vhdl(20)</a><!@TM:1557340307> | Register bit sdiv(21) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\osc00VHDL\div00.vhdl:20:0:20:2:@W:CL260:@XP_MSG">div00.vhdl(20)</a><!@TM:1557340307> | Pruning register bit 21 of sdiv(21 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\init07.vhdl:25:6:25:8:@N:CL189:@XP_MSG">init07.vhdl(25)</a><!@TM:1557340307> | Register bit outACA12init(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\init07.vhdl:25:6:25:8:@N:CL189:@XP_MSG">init07.vhdl(25)</a><!@TM:1557340307> | Register bit outACA12init(1) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\init07.vhdl:25:6:25:8:@N:CL189:@XP_MSG">init07.vhdl(25)</a><!@TM:1557340307> | Register bit outACA12init(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\init07.vhdl:25:6:25:8:@N:CL189:@XP_MSG">init07.vhdl(25)</a><!@TM:1557340307> | Register bit outACA12init(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\init07.vhdl:25:6:25:8:@N:CL189:@XP_MSG">init07.vhdl(25)</a><!@TM:1557340307> | Register bit outACA12init(4) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\init07.vhdl:25:6:25:8:@N:CL189:@XP_MSG">init07.vhdl(25)</a><!@TM:1557340307> | Register bit outACA8init(5) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\init07.vhdl:25:6:25:8:@N:CL189:@XP_MSG">init07.vhdl(25)</a><!@TM:1557340307> | Register bit outACA12init(5) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\init07.vhdl:25:6:25:8:@N:CL189:@XP_MSG">init07.vhdl(25)</a><!@TM:1557340307> | Register bit outACA8init(6) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\init07.vhdl:25:6:25:8:@N:CL189:@XP_MSG">init07.vhdl(25)</a><!@TM:1557340307> | Register bit outACA12init(6) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\init07.vhdl:25:6:25:8:@N:CL189:@XP_MSG">init07.vhdl(25)</a><!@TM:1557340307> | Register bit outACA8init(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\init07.vhdl:25:6:25:8:@N:CL189:@XP_MSG">init07.vhdl(25)</a><!@TM:1557340307> | Register bit outACA12init(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\init07.vhdl:25:6:25:8:@N:CL189:@XP_MSG">init07.vhdl(25)</a><!@TM:1557340307> | Register bit outACA12init(8) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\init07.vhdl:25:6:25:8:@N:CL189:@XP_MSG">init07.vhdl(25)</a><!@TM:1557340307> | Register bit outACA12init(9) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\init07.vhdl:25:6:25:8:@N:CL189:@XP_MSG">init07.vhdl(25)</a><!@TM:1557340307> | Register bit outACA12init(10) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\init07.vhdl:25:6:25:8:@N:CL189:@XP_MSG">init07.vhdl(25)</a><!@TM:1557340307> | Register bit outACA12init(11) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\shift8bit07.vhdl:22:6:22:8:@N:CL189:@XP_MSG">shift8bit07.vhdl(22)</a><!@TM:1557340307> | Register bit outACs(0) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\shift8bit07.vhdl:10:1:10:6:@W:CL247:@XP_MSG">shift8bit07.vhdl(10)</a><!@TM:1557340307> | Input port bit 7 of inacs(7 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\sust07.vhdl:11:1:11:11:@W:CL246:@XP_MSG">sust07.vhdl(11)</a><!@TM:1557340307> | Input port bits 6 to 0 of inac8bitsu(7 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\sust07.vhdl:12:1:12:12:@W:CL247:@XP_MSG">sust07.vhdl(12)</a><!@TM:1557340307> | Input port bit 0 of inac12bitsu(11 downto 0) is unused </font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\shift12bit07.vhdl:23:6:23:8:@N:CL189:@XP_MSG">shift12bit07.vhdl(23)</a><!@TM:1557340307> | Register bit outACss(0) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\shift12bit07.vhdl:11:1:11:7:@W:CL247:@XP_MSG">shift12bit07.vhdl(11)</a><!@TM:1557340307> | Input port bit 11 of inacss(11 downto 0) is unused </font>

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 79MB peak: 84MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May  8 13:31:47 2019

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1557340307> | Running in 64-bit mode 
File C:\Users\Valery Garibay\Documents\nuevoG\bcd00\bcd\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May  8 13:31:47 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May  8 13:31:47 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1557340305>
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1557340309> | Running in 64-bit mode 
File C:\Users\Valery Garibay\Documents\nuevoG\bcd00\bcd\synwork\bcd00_bcd_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May  8 13:31:49 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1557340305>
Pre-mapping Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1557340305>
# Wed May  8 13:31:49 2019

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1557340311> | No constraint file specified. 
@L: C:\Users\Valery Garibay\Documents\nuevoG\bcd00\bcd\bcd00_bcd_scck.rpt 
Printing clock  summary report in "C:\Users\Valery Garibay\Documents\nuevoG\bcd00\bcd\bcd00_bcd_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1557340311> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1557340311> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)

<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1557340311> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist topp07

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                   Requested     Requested     Clock                                           Clock                   Clock
Level     Clock                                   Frequency     Period        Type                                            Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                  1.0 MHz       1000.000      system                                          system_clkgroup         7    
                                                                                                                                                           
0 -       osc00|osc_int_inferred_clock            2.1 MHz       480.769       inferred                                        Inferred_clkgroup_0     22   
1 .         div00|oscout_derived_clock            2.1 MHz       480.769       derived (from osc00|osc_int_inferred_clock)     Inferred_clkgroup_0     209  
2 ..          pcinc07|outFlagpc_derived_clock     2.1 MHz       480.769       derived (from div00|oscout_derived_clock)       Inferred_clkgroup_0     155  
===========================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT531:@XP_HELP">MT531</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\mux07.vhdl:21:7:21:11:@W:MT531:@XP_MSG">mux07.vhdl(21)</a><!@TM:1557340311> | Found signal identified as System clock which controls 7 sequential elements including U14.outBCDmux_1[6:1].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\valery garibay\documents\nuevog\osc00vhdl\div00.vhdl:20:0:20:2:@W:MT529:@XP_MSG">div00.vhdl(20)</a><!@TM:1557340311> | Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including U00.OS01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May  8 13:31:51 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1557340305>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1557340305>
# Wed May  8 13:31:51 2019

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1557340315> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1557340315> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\sust07.vhdl:27:13:27:29:@W:BN132:@XP_MSG">sust07.vhdl(27)</a><!@TM:1557340315> | Removing sequential instance U08.outFlagsu_1 because it is equivalent to instance U02.outFlagLp_1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\leeinst07.vhdl:31:26:31:32:@W:FA239:@XP_MSG">leeinst07.vhdl(31)</a><!@TM:1557340315> | ROM outcode_1[2:0] (in view: work.leeInst07(leeinst07)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\leeinst07.vhdl:31:26:31:32:@W:FA239:@XP_MSG">leeinst07.vhdl(31)</a><!@TM:1557340315> | ROM outcode_1[2:0] (in view: work.leeInst07(leeinst07)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\leeinst07.vhdl:31:26:31:32:@N:MO106:@XP_MSG">leeinst07.vhdl(31)</a><!@TM:1557340315> | Found ROM .delname. (in view: work.leeInst07(leeinst07)) with 16 words by 3 bits.
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\codernibbles07.vhdl:82:7:82:11:@W:FA239:@XP_MSG">codernibbles07.vhdl(82)</a><!@TM:1557340315> | ROM outC_1[6:0] (in view: work.coderNibbles07(codernibbles0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\codernibbles07.vhdl:55:7:55:11:@W:FA239:@XP_MSG">codernibbles07.vhdl(55)</a><!@TM:1557340315> | ROM outD_1[6:0] (in view: work.coderNibbles07(codernibbles0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\codernibbles07.vhdl:28:7:28:11:@W:FA239:@XP_MSG">codernibbles07.vhdl(28)</a><!@TM:1557340315> | ROM outU_1[6:0] (in view: work.coderNibbles07(codernibbles0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\codernibbles07.vhdl:82:7:82:11:@W:FA239:@XP_MSG">codernibbles07.vhdl(82)</a><!@TM:1557340315> | ROM outC_1[6:0] (in view: work.coderNibbles07(codernibbles0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\codernibbles07.vhdl:82:7:82:11:@N:MO106:@XP_MSG">codernibbles07.vhdl(82)</a><!@TM:1557340315> | Found ROM .delname. (in view: work.coderNibbles07(codernibbles0)) with 10 words by 7 bits.
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\codernibbles07.vhdl:55:7:55:11:@W:FA239:@XP_MSG">codernibbles07.vhdl(55)</a><!@TM:1557340315> | ROM outD_1[6:0] (in view: work.coderNibbles07(codernibbles0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\codernibbles07.vhdl:55:7:55:11:@N:MO106:@XP_MSG">codernibbles07.vhdl(55)</a><!@TM:1557340315> | Found ROM .delname. (in view: work.coderNibbles07(codernibbles0)) with 10 words by 7 bits.
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\codernibbles07.vhdl:28:7:28:11:@W:FA239:@XP_MSG">codernibbles07.vhdl(28)</a><!@TM:1557340315> | ROM outU_1[6:0] (in view: work.coderNibbles07(codernibbles0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\codernibbles07.vhdl:28:7:28:11:@N:MO106:@XP_MSG">codernibbles07.vhdl(28)</a><!@TM:1557340315> | Found ROM .delname. (in view: work.coderNibbles07(codernibbles0)) with 10 words by 7 bits.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\shift12bit07.vhdl:25:13:25:15:@W:BN132:@XP_MSG">shift12bit07.vhdl(25)</a><!@TM:1557340315> | Removing user instance U10.outACss_cl_23[11] because it is equivalent to instance U10.outACss_cl_22[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\shift12bit07.vhdl:25:13:25:15:@W:BN132:@XP_MSG">shift12bit07.vhdl(25)</a><!@TM:1557340315> | Removing user instance U10.outACss_cl_22[11] because it is equivalent to instance U10.outACss_cl_20[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\shift12bit07.vhdl:25:13:25:15:@W:BN132:@XP_MSG">shift12bit07.vhdl(25)</a><!@TM:1557340315> | Removing user instance U10.outACss_cl_21[11] because it is equivalent to instance U10.outACss_cl_19[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\shift12bit07.vhdl:25:13:25:15:@W:BN132:@XP_MSG">shift12bit07.vhdl(25)</a><!@TM:1557340315> | Removing user instance U10.outACss_cl_20[11] because it is equivalent to instance U10.outACss_cl_18[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\shift12bit07.vhdl:25:13:25:15:@W:BN132:@XP_MSG">shift12bit07.vhdl(25)</a><!@TM:1557340315> | Removing user instance U10.outACss_cl_19[11] because it is equivalent to instance U10.outACss_cl_17[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\shift12bit07.vhdl:25:13:25:15:@W:BN132:@XP_MSG">shift12bit07.vhdl(25)</a><!@TM:1557340315> | Removing user instance U10.outACss_cl_18[11] because it is equivalent to instance U10.outACss_cl_16[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\shift12bit07.vhdl:25:13:25:15:@W:BN132:@XP_MSG">shift12bit07.vhdl(25)</a><!@TM:1557340315> | Removing user instance U10.outACss_cl_17[11] because it is equivalent to instance U10.outACss_cl_15[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\shift12bit07.vhdl:25:13:25:15:@W:BN132:@XP_MSG">shift12bit07.vhdl(25)</a><!@TM:1557340315> | Removing user instance U10.outACss_cl_16[11] because it is equivalent to instance U10.outACss_cl_14[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\shift12bit07.vhdl:25:13:25:15:@W:BN132:@XP_MSG">shift12bit07.vhdl(25)</a><!@TM:1557340315> | Removing user instance U10.outACss_cl_15[11] because it is equivalent to instance U10.outACss_cl_13[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\shift12bit07.vhdl:23:6:23:8:@N:BN362:@XP_MSG">shift12bit07.vhdl(23)</a><!@TM:1557340315> | Removing sequential instance outACss_cl_11[11] (in view: work.shift12bit07(shift12bit0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\shift12bit07.vhdl:23:6:23:8:@N:BN362:@XP_MSG">shift12bit07.vhdl(23)</a><!@TM:1557340315> | Removing sequential instance outACss_cl_9[11] (in view: work.shift12bit07(shift12bit0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\shift12bit07.vhdl:23:6:23:8:@N:BN362:@XP_MSG">shift12bit07.vhdl(23)</a><!@TM:1557340315> | Removing sequential instance outACss_cl_8[11] (in view: work.shift12bit07(shift12bit0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\shift12bit07.vhdl:23:6:23:8:@N:BN362:@XP_MSG">shift12bit07.vhdl(23)</a><!@TM:1557340315> | Removing sequential instance outACss_cl_7[11] (in view: work.shift12bit07(shift12bit0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\shift12bit07.vhdl:23:6:23:8:@N:BN362:@XP_MSG">shift12bit07.vhdl(23)</a><!@TM:1557340315> | Removing sequential instance outACss_cl_6[11] (in view: work.shift12bit07(shift12bit0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\shift12bit07.vhdl:23:6:23:8:@N:BN362:@XP_MSG">shift12bit07.vhdl(23)</a><!@TM:1557340315> | Removing sequential instance outACss_cl_5[11] (in view: work.shift12bit07(shift12bit0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\shift12bit07.vhdl:23:6:23:8:@N:BN362:@XP_MSG">shift12bit07.vhdl(23)</a><!@TM:1557340315> | Removing sequential instance outACss_cl_4[11] (in view: work.shift12bit07(shift12bit0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\shift12bit07.vhdl:23:6:23:8:@N:BN362:@XP_MSG">shift12bit07.vhdl(23)</a><!@TM:1557340315> | Removing sequential instance outACss_cl_3[11] (in view: work.shift12bit07(shift12bit0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\shift12bit07.vhdl:23:6:23:8:@N:BN362:@XP_MSG">shift12bit07.vhdl(23)</a><!@TM:1557340315> | Removing sequential instance outACss_cl_2[11] (in view: work.shift12bit07(shift12bit0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\shift8bit07.vhdl:22:6:22:8:@N:BN362:@XP_MSG">shift8bit07.vhdl(22)</a><!@TM:1557340315> | Removing sequential instance outACs_cl_7[7] (in view: work.shift8bit07(shift8bit0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\shift8bit07.vhdl:22:6:22:8:@N:BN362:@XP_MSG">shift8bit07.vhdl(22)</a><!@TM:1557340315> | Removing sequential instance outACs_cl_5[7] (in view: work.shift8bit07(shift8bit0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\shift8bit07.vhdl:22:6:22:8:@N:BN362:@XP_MSG">shift8bit07.vhdl(22)</a><!@TM:1557340315> | Removing sequential instance outACs_cl_4[7] (in view: work.shift8bit07(shift8bit0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\shift8bit07.vhdl:22:6:22:8:@N:BN362:@XP_MSG">shift8bit07.vhdl(22)</a><!@TM:1557340315> | Removing sequential instance outACs_cl_3[7] (in view: work.shift8bit07(shift8bit0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\shift8bit07.vhdl:22:6:22:8:@N:BN362:@XP_MSG">shift8bit07.vhdl(22)</a><!@TM:1557340315> | Removing sequential instance outACs_cl_2[7] (in view: work.shift8bit07(shift8bit0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\init07.vhdl:25:6:25:8:@N:BN362:@XP_MSG">init07.vhdl(25)</a><!@TM:1557340315> | Removing sequential instance outACA8init_1[4] (in view: work.init07(init0)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\init07.vhdl:25:6:25:8:@N:BN362:@XP_MSG">init07.vhdl(25)</a><!@TM:1557340315> | Removing sequential instance outACA8init_1[1] (in view: work.init07(init0)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\sust07.vhdl:26:5:26:7:@N:BN362:@XP_MSG">sust07.vhdl(26)</a><!@TM:1557340315> | Removing sequential instance U08.outAC12bitsu_cl_11[11] (in view: work.topp07(topp0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\sust07.vhdl:26:5:26:7:@N:BN362:@XP_MSG">sust07.vhdl(26)</a><!@TM:1557340315> | Removing sequential instance U08.outAC12bitsu_cl_10[11] (in view: work.topp07(topp0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\sust07.vhdl:26:5:26:7:@N:BN362:@XP_MSG">sust07.vhdl(26)</a><!@TM:1557340315> | Removing sequential instance U08.outAC12bitsu_cl_9[11] (in view: work.topp07(topp0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\sust07.vhdl:26:5:26:7:@N:BN362:@XP_MSG">sust07.vhdl(26)</a><!@TM:1557340315> | Removing sequential instance U08.outAC12bitsu_cl_8[11] (in view: work.topp07(topp0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\sust07.vhdl:26:5:26:7:@N:BN362:@XP_MSG">sust07.vhdl(26)</a><!@TM:1557340315> | Removing sequential instance U08.outAC12bitsu_cl_7[11] (in view: work.topp07(topp0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\sust07.vhdl:26:5:26:7:@N:BN362:@XP_MSG">sust07.vhdl(26)</a><!@TM:1557340315> | Removing sequential instance U08.outAC12bitsu_cl_6[11] (in view: work.topp07(topp0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\sust07.vhdl:26:5:26:7:@N:BN362:@XP_MSG">sust07.vhdl(26)</a><!@TM:1557340315> | Removing sequential instance U08.outAC12bitsu_cl_5[11] (in view: work.topp07(topp0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\sust07.vhdl:26:5:26:7:@N:BN362:@XP_MSG">sust07.vhdl(26)</a><!@TM:1557340315> | Removing sequential instance U08.outAC12bitsu_cl_4[11] (in view: work.topp07(topp0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\sust07.vhdl:26:5:26:7:@N:BN362:@XP_MSG">sust07.vhdl(26)</a><!@TM:1557340315> | Removing sequential instance U08.outAC12bitsu_cl_3[11] (in view: work.topp07(topp0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\sust07.vhdl:26:5:26:7:@N:BN362:@XP_MSG">sust07.vhdl(26)</a><!@TM:1557340315> | Removing sequential instance U08.outAC12bitsu_cl_2[11] (in view: work.topp07(topp0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\sust07.vhdl:26:5:26:7:@N:BN362:@XP_MSG">sust07.vhdl(26)</a><!@TM:1557340315> | Removing sequential instance U08.outAC12bitsu_cl[11] (in view: work.topp07(topp0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\portab07.vhdl:22:6:22:8:@N:BN362:@XP_MSG">portab07.vhdl(22)</a><!@TM:1557340315> | Removing sequential instance U02.ACLpA_cl_7[7] (in view: work.topp07(topp0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\portab07.vhdl:22:6:22:8:@N:BN362:@XP_MSG">portab07.vhdl(22)</a><!@TM:1557340315> | Removing sequential instance U02.ACLpA_cl_6[7] (in view: work.topp07(topp0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\portab07.vhdl:22:6:22:8:@N:BN362:@XP_MSG">portab07.vhdl(22)</a><!@TM:1557340315> | Removing sequential instance U02.ACLpA_cl_5[7] (in view: work.topp07(topp0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\portab07.vhdl:22:6:22:8:@N:BN362:@XP_MSG">portab07.vhdl(22)</a><!@TM:1557340315> | Removing sequential instance U02.ACLpA_cl_4[7] (in view: work.topp07(topp0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\portab07.vhdl:22:6:22:8:@N:BN362:@XP_MSG">portab07.vhdl(22)</a><!@TM:1557340315> | Removing sequential instance U02.ACLpA_cl_3[7] (in view: work.topp07(topp0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\portab07.vhdl:22:6:22:8:@N:BN362:@XP_MSG">portab07.vhdl(22)</a><!@TM:1557340315> | Removing sequential instance U02.ACLpA_cl_2[7] (in view: work.topp07(topp0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\portab07.vhdl:22:6:22:8:@N:BN362:@XP_MSG">portab07.vhdl(22)</a><!@TM:1557340315> | Removing sequential instance U02.ACLpA_cl_1[7] (in view: work.topp07(topp0)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\leeinst07.vhdl:30:9:30:11:@W:MO129:@XP_MSG">leeinst07.vhdl(30)</a><!@TM:1557340315> | Sequential instance U05.outcode[3] is reduced to a combinational gate by constant propagation.</font>

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)

@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\contring07.vhdl:20:8:20:10:@A:BN291:@XP_MSG">contring07.vhdl(20)</a><!@TM:1557340315> | Boundary register U13.outr_ret[1] (in view: ScratchLib.cell54(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\contring07.vhdl:20:8:20:10:@A:BN291:@XP_MSG">contring07.vhdl(20)</a><!@TM:1557340315> | Boundary register U13.outr_ret[2] (in view: ScratchLib.cell54(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\contring07.vhdl:20:8:20:10:@A:BN291:@XP_MSG">contring07.vhdl(20)</a><!@TM:1557340315> | Boundary register U13.outr_ret[0] (in view: ScratchLib.cell54(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\contring07.vhdl:20:8:20:10:@A:BN291:@XP_MSG">contring07.vhdl(20)</a><!@TM:1557340315> | Boundary register U13.outr_ret[3] (in view: ScratchLib.cell54(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\contring07.vhdl:20:8:20:10:@N:BN362:@XP_MSG">contring07.vhdl(20)</a><!@TM:1557340315> | Removing sequential instance U13.outr[3] (in view: work.topp07(topp0)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\contring07.vhdl:20:8:20:10:@A:BN291:@XP_MSG">contring07.vhdl(20)</a><!@TM:1557340315> | Boundary register U13.outr[3] (in view: work.topp07(topp0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\contring07.vhdl:20:8:20:10:@N:BN362:@XP_MSG">contring07.vhdl(20)</a><!@TM:1557340315> | Removing sequential instance U13.outr[2] (in view: work.topp07(topp0)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\contring07.vhdl:20:8:20:10:@A:BN291:@XP_MSG">contring07.vhdl(20)</a><!@TM:1557340315> | Boundary register U13.outr[2] (in view: work.topp07(topp0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\contring07.vhdl:20:8:20:10:@N:BN362:@XP_MSG">contring07.vhdl(20)</a><!@TM:1557340315> | Removing sequential instance U13.outr[1] (in view: work.topp07(topp0)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\contring07.vhdl:20:8:20:10:@A:BN291:@XP_MSG">contring07.vhdl(20)</a><!@TM:1557340315> | Boundary register U13.outr[1] (in view: work.topp07(topp0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\contring07.vhdl:20:8:20:10:@N:BN362:@XP_MSG">contring07.vhdl(20)</a><!@TM:1557340315> | Removing sequential instance U13.outr[0] (in view: work.topp07(topp0)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\contring07.vhdl:20:8:20:10:@A:BN291:@XP_MSG">contring07.vhdl(20)</a><!@TM:1557340315> | Boundary register U13.outr[0] (in view: work.topp07(topp0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 145MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 160MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   988.60ns		 242 /       154

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 160MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1557340315> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\pcinc07.vhdl:24:6:24:8:@A:BN291:@XP_MSG">pcinc07.vhdl(24)</a><!@TM:1557340315> | Boundary register U03.outpc_3_.fb (in view: work.topp07(topp0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\pcinc07.vhdl:24:6:24:8:@A:BN291:@XP_MSG">pcinc07.vhdl(24)</a><!@TM:1557340315> | Boundary register U03.outpc_2_.fb (in view: work.topp07(topp0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\pcinc07.vhdl:24:6:24:8:@A:BN291:@XP_MSG">pcinc07.vhdl(24)</a><!@TM:1557340315> | Boundary register U03.outpc_1_.fb (in view: work.topp07(topp0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\valery garibay\documents\nuevog\bcd00\pcinc07.vhdl:24:6:24:8:@A:BN291:@XP_MSG">pcinc07.vhdl(24)</a><!@TM:1557340315> | Boundary register U03.outpc_0_.fb (in view: work.topp07(topp0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 160MB)

@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1557340315> | Automatically generated clock osc00|osc_int_inferred_clock is not used and is being removed 
@N:<a href="@N:MT617:@XP_HELP">MT617</a> : <!@TM:1557340315> | Automatically generated clock div00|oscout_derived_clock has lost its master clock osc00|osc_int_inferred_clock and is being removed 
@N:<a href="@N:MT617:@XP_HELP">MT617</a> : <!@TM:1557340315> | Automatically generated clock pcinc07|outFlagpc_derived_clock has lost its master clock div00|oscout_derived_clock and is being removed 
@N:<a href="@N:MT617:@XP_HELP">MT617</a> : <!@TM:1557340315> | Automatically generated clock pcinc07|outFlagpc_derived_clock has lost its master clock div00|oscout_derived_clock and is being removed 


@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 164 clock pin(s) of sequential element(s)
0 instances converted, 164 sequential instances remain driven by gated/generated clocks

================================================================================================== Gated/Generated Clocks ==================================================================================================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:U00.OS00.OSCInst0@|E:U14.outr_ret@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       U00.OS00.OSCInst0     OSCH                   164        U14.outr_ret        Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 111MB peak: 160MB)

Writing Analyst data base C:\Users\Valery Garibay\Documents\nuevoG\bcd00\bcd\synwork\bcd00_bcd_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 160MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1557340315> | Writing EDF file: C:\Users\Valery Garibay\Documents\nuevoG\bcd00\bcd\bcd00_bcd.edi 
M-2017.03L-SP1-1
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1557340315> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 160MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 149MB peak: 160MB)



<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Wed May  8 13:31:55 2019
#


Top view:               topp07
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1557340315> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1557340315> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 988.157

                   Requested     Estimated     Requested     Estimated                 Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type       Group          
-----------------------------------------------------------------------------------------------------------------
System             1.0 MHz       84.4 MHz      1000.000      11.843        988.157     system     system_clkgroup
=================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System  |  1000.000    988.157  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                       Arrival            
Instance              Reference     Type        Pin     Net          Time        Slack  
                      Clock                                                             
----------------------------------------------------------------------------------------
U00.OS01.sdiv[10]     System        FD1S3IX     Q       sdiv[10]     1.148       988.157
U00.OS01.sdiv[11]     System        FD1S3IX     Q       sdiv[11]     1.148       988.157
U00.OS01.sdiv[0]      System        FD1S3IX     Q       sdiv[0]      1.044       989.206
U00.OS01.sdiv[1]      System        FD1S3IX     Q       sdiv[1]      1.044       989.206
U00.OS01.sdiv[2]      System        FD1S3IX     Q       sdiv[2]      1.044       989.206
U00.OS01.sdiv[3]      System        FD1S3IX     Q       sdiv[3]      1.044       989.206
U00.OS01.sdiv[4]      System        FD1S3IX     Q       sdiv[4]      1.044       989.206
U00.OS01.sdiv[5]      System        FD1S3IX     Q       sdiv[5]      1.044       989.206
U00.OS01.sdiv[6]      System        FD1S3IX     Q       sdiv[6]      1.044       989.206
U00.OS01.sdiv[7]      System        FD1S3IX     Q       sdiv[7]      1.044       989.206
========================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                         Starting                                                Required            
Instance                 Reference     Type        Pin     Net                   Time         Slack  
                         Clock                                                                       
-----------------------------------------------------------------------------------------------------
U14.outBCDmux_1[1]       System        FD1S3DX     D       outBCDmux_1_en2       1000.089     988.157
U14.outBCDmux_1[4]       System        FD1S3DX     D       outBCDmux_1_en2_2     1000.089     988.157
U14.outBCDmux_1[5]       System        FD1S3DX     D       outBCDmux_1_en2_3     1000.089     988.157
U14.outBCDmux_1[6]       System        FD1S3DX     D       outBCDmux_1_en2_4     1000.089     988.157
U01.outACA8init_1[2]     System        FD1S3JX     PD      fb                    999.197      988.357
U09.aux                  System        FD1P3AX     SP      aux_RNI92QS2          999.528      989.097
U09.outBuf12ca_1[0]      System        FD1P3AX     SP      aux_RNI92QS2          999.528      989.097
U09.outBuf12ca_1[1]      System        FD1P3AX     SP      aux_RNI92QS2          999.528      989.097
U09.outBuf12ca_1[2]      System        FD1P3AX     SP      aux_RNI92QS2          999.528      989.097
U09.outBuf12ca_1[3]      System        FD1P3AX     SP      aux_RNI92QS2          999.528      989.097
=====================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\Valery Garibay\Documents\nuevoG\bcd00\bcd\bcd00_bcd.srr:srsfC:\Users\Valery Garibay\Documents\nuevoG\bcd00\bcd\bcd00_bcd.srs:fp:52618:56149:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.089

    - Propagation time:                      11.932
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     988.157

    Number of logic level(s):                10
    Starting point:                          U00.OS01.sdiv[10] / Q
    Ending point:                            U14.outBCDmux_1[1] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U00.OS01.sdiv[10]                          FD1S3IX      Q        Out     1.148     1.148       -         
sdiv[10]                                   Net          -        -       -         -           4         
U00.OS01.un1_oscout_0_sqmuxa_i_a2_10       ORCALUT4     A        In      0.000     1.148       -         
U00.OS01.un1_oscout_0_sqmuxa_i_a2_10       ORCALUT4     Z        Out     1.153     2.301       -         
un1_oscout_0_sqmuxa_i_a2_10                Net          -        -       -         -           3         
U00.OS01.un1_oscout_0_sqmuxa_i_a2_4        ORCALUT4     A        In      0.000     2.301       -         
U00.OS01.un1_oscout_0_sqmuxa_i_a2_4        ORCALUT4     Z        Out     1.017     3.317       -         
un1_oscout_0_sqmuxa_i_a2_4                 Net          -        -       -         -           1         
U00.OS01.un1_oscout_0_sqmuxa_i_a13_0_1     ORCALUT4     A        In      0.000     3.317       -         
U00.OS01.un1_oscout_0_sqmuxa_i_a13_0_1     ORCALUT4     Z        Out     1.017     4.334       -         
un1_oscout_0_sqmuxa_i_a13_0_0              Net          -        -       -         -           1         
U00.OS01.un1_oscout_0_sqmuxa_i_6_RNO       ORCALUT4     C        In      0.000     4.334       -         
U00.OS01.un1_oscout_0_sqmuxa_i_6_RNO       ORCALUT4     Z        Out     1.017     5.351       -         
N_533_tz                                   Net          -        -       -         -           1         
U00.OS01.un1_oscout_0_sqmuxa_i_6           ORCALUT4     C        In      0.000     5.351       -         
U00.OS01.un1_oscout_0_sqmuxa_i_6           ORCALUT4     Z        Out     1.089     6.440       -         
un1_oscout_0_sqmuxa_i_6                    Net          -        -       -         -           2         
U00.OS01.un1_oscout_0_sqmuxa_i             ORCALUT4     D        In      0.000     6.440       -         
U00.OS01.un1_oscout_0_sqmuxa_i             ORCALUT4     Z        Out     1.305     7.745       -         
un1_oscout_0_sqmuxa_i                      Net          -        -       -         -           15        
U13.outren[1]                              ORCALUT4     D        In      0.000     7.745       -         
U13.outren[1]                              ORCALUT4     Z        Out     1.153     8.897       -         
N_2_0                                      Net          -        -       -         -           3         
U14.un1_selmux_7_u_i_0                     ORCALUT4     A        In      0.000     8.897       -         
U14.un1_selmux_7_u_i_0                     ORCALUT4     Z        Out     1.225     10.122      -         
N_404_i                                    Net          -        -       -         -           5         
U14.un1_selmux_7_u_i_0_RNI7RMJ             ORCALUT4     B        In      0.000     10.122      -         
U14.un1_selmux_7_u_i_0_RNI7RMJ             ORCALUT4     Z        Out     1.193     11.315      -         
N_405                                      Net          -        -       -         -           4         
U14.outBCDmux_1_en2                        ORCALUT4     A        In      0.000     11.315      -         
U14.outBCDmux_1_en2                        ORCALUT4     Z        Out     0.617     11.932      -         
outBCDmux_1_en2                            Net          -        -       -         -           1         
U14.outBCDmux_1[1]                         FD1S3DX      D        In      0.000     11.932      -         
=========================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 160MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 160MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report</a>
Part: lcmxo2_7000he-5

Register bits: 164 of 6864 (2%)
PIC Latch:       0
I/O cells:       61


Details:
BB:             2
CCU2D:          11
FD1P3AX:        99
FD1P3IX:        9
FD1P3JX:        3
FD1S3AX:        13
FD1S3BX:        1
FD1S3DX:        6
FD1S3IX:        23
FD1S3JX:        1
GSR:            1
IB:             14
IFS1P3DX:       9
INV:            1
OB:             45
ORCALUT4:       238
OSCH:           1
PUR:            1
VHI:            17
VLO:            17
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 31MB peak: 160MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Wed May  8 13:31:55 2019

###########################################################]

</pre></samp></body></html>
