{"Marziyeh Nourian": [0, ["Demystifying automata processing: GPUs, FPGAs or Micron's AP?", ["Marziyeh Nourian", "Xiang Wang", "Xiaodong Yu", "Wu-chun Feng", "Michela Becchi"], "https://doi.org/10.1145/3079079.3079100", "ics", 2017]], "Xiang Wang": [0.0005438103253254667, ["Demystifying automata processing: GPUs, FPGAs or Micron's AP?", ["Marziyeh Nourian", "Xiang Wang", "Xiaodong Yu", "Wu-chun Feng", "Michela Becchi"], "https://doi.org/10.1145/3079079.3079100", "ics", 2017]], "Xiaodong Yu": [2.8858707423751184e-07, ["Demystifying automata processing: GPUs, FPGAs or Micron's AP?", ["Marziyeh Nourian", "Xiang Wang", "Xiaodong Yu", "Wu-chun Feng", "Michela Becchi"], "https://doi.org/10.1145/3079079.3079100", "ics", 2017]], "Wu-chun Feng": [0, ["Demystifying automata processing: GPUs, FPGAs or Micron's AP?", ["Marziyeh Nourian", "Xiang Wang", "Xiaodong Yu", "Wu-chun Feng", "Michela Becchi"], "https://doi.org/10.1145/3079079.3079100", "ics", 2017], ["Fast segmented sort on GPUs", ["Kaixi Hou", "Weifeng Liu", "Hao Wang", "Wu-chun Feng"], "https://doi.org/10.1145/3079079.3079105", "ics", 2017]], "Michela Becchi": [0, ["Demystifying automata processing: GPUs, FPGAs or Micron's AP?", ["Marziyeh Nourian", "Xiang Wang", "Xiaodong Yu", "Wu-chun Feng", "Michela Becchi"], "https://doi.org/10.1145/3079079.3079100", "ics", 2017]], "Junqiao Qiu": [0, ["Enabling scalability-sensitive speculative parallelization for FSM computations", ["Junqiao Qiu", "Zhijia Zhao", "Bo Wu", "Abhinav Vishnu", "Shuaiwen Leon Song"], "https://doi.org/10.1145/3079079.3079082", "ics", 2017]], "Zhijia Zhao": [0, ["Enabling scalability-sensitive speculative parallelization for FSM computations", ["Junqiao Qiu", "Zhijia Zhao", "Bo Wu", "Abhinav Vishnu", "Shuaiwen Leon Song"], "https://doi.org/10.1145/3079079.3079082", "ics", 2017]], "Bo Wu": [0.00013600734746432863, ["Enabling scalability-sensitive speculative parallelization for FSM computations", ["Junqiao Qiu", "Zhijia Zhao", "Bo Wu", "Abhinav Vishnu", "Shuaiwen Leon Song"], "https://doi.org/10.1145/3079079.3079082", "ics", 2017]], "Abhinav Vishnu": [0, ["Enabling scalability-sensitive speculative parallelization for FSM computations", ["Junqiao Qiu", "Zhijia Zhao", "Bo Wu", "Abhinav Vishnu", "Shuaiwen Leon Song"], "https://doi.org/10.1145/3079079.3079082", "ics", 2017]], "Shuaiwen Leon Song": [3.180665106294889e-11, ["Enabling scalability-sensitive speculative parallelization for FSM computations", ["Junqiao Qiu", "Zhijia Zhao", "Bo Wu", "Abhinav Vishnu", "Shuaiwen Leon Song"], "https://doi.org/10.1145/3079079.3079082", "ics", 2017]], "Nikhil Hegde": [0, ["SPIRIT: a framework for creating distributed recursive tree applications", ["Nikhil Hegde", "Jianqiao Liu", "Milind Kulkarni"], "https://doi.org/10.1145/3079079.3079095", "ics", 2017]], "Jianqiao Liu": [0, ["SPIRIT: a framework for creating distributed recursive tree applications", ["Nikhil Hegde", "Jianqiao Liu", "Milind Kulkarni"], "https://doi.org/10.1145/3079079.3079095", "ics", 2017]], "Milind Kulkarni": [0, ["SPIRIT: a framework for creating distributed recursive tree applications", ["Nikhil Hegde", "Jianqiao Liu", "Milind Kulkarni"], "https://doi.org/10.1145/3079079.3079095", "ics", 2017]], "Elaheh Sadredini": [0, ["Frequent subtree mining on the automata processor: challenges and opportunities", ["Elaheh Sadredini", "Reza Rahimi", "Ke Wang", "Kevin Skadron"], "https://doi.org/10.1145/3079079.3079084", "ics", 2017]], "Reza Rahimi": [0, ["Frequent subtree mining on the automata processor: challenges and opportunities", ["Elaheh Sadredini", "Reza Rahimi", "Ke Wang", "Kevin Skadron"], "https://doi.org/10.1145/3079079.3079084", "ics", 2017]], "Ke Wang": [0.00021147539519006386, ["Frequent subtree mining on the automata processor: challenges and opportunities", ["Elaheh Sadredini", "Reza Rahimi", "Ke Wang", "Kevin Skadron"], "https://doi.org/10.1145/3079079.3079084", "ics", 2017]], "Kevin Skadron": [0, ["Frequent subtree mining on the automata processor: challenges and opportunities", ["Elaheh Sadredini", "Reza Rahimi", "Ke Wang", "Kevin Skadron"], "https://doi.org/10.1145/3079079.3079084", "ics", 2017]], "Ahmad Abdelfattah": [0, ["Novel HPC techniques to batch execution of many variable size BLAS computations on GPUs", ["Ahmad Abdelfattah", "Azzam Haidar", "Stanimire Tomov", "Jack J. Dongarra"], "https://doi.org/10.1145/3079079.3079103", "ics", 2017]], "Azzam Haidar": [0, ["Novel HPC techniques to batch execution of many variable size BLAS computations on GPUs", ["Ahmad Abdelfattah", "Azzam Haidar", "Stanimire Tomov", "Jack J. Dongarra"], "https://doi.org/10.1145/3079079.3079103", "ics", 2017]], "Stanimire Tomov": [0, ["Novel HPC techniques to batch execution of many variable size BLAS computations on GPUs", ["Ahmad Abdelfattah", "Azzam Haidar", "Stanimire Tomov", "Jack J. Dongarra"], "https://doi.org/10.1145/3079079.3079103", "ics", 2017]], "Jack J. Dongarra": [0, ["Novel HPC techniques to batch execution of many variable size BLAS computations on GPUs", ["Ahmad Abdelfattah", "Azzam Haidar", "Stanimire Tomov", "Jack J. Dongarra"], "https://doi.org/10.1145/3079079.3079103", "ics", 2017]], "Kyung Hoon Kim": [0.9999139904975891, ["Packet coalescing exploiting data redundancy in GPGPU architectures", ["Kyung Hoon Kim", "Rahul Boyapati", "Jiayi Huang", "Yuho Jin", "Ki Hwan Yum", "Eun Jung Kim"], "https://doi.org/10.1145/3079079.3079088", "ics", 2017]], "Rahul Boyapati": [0, ["Packet coalescing exploiting data redundancy in GPGPU architectures", ["Kyung Hoon Kim", "Rahul Boyapati", "Jiayi Huang", "Yuho Jin", "Ki Hwan Yum", "Eun Jung Kim"], "https://doi.org/10.1145/3079079.3079088", "ics", 2017]], "Jiayi Huang": [0, ["Packet coalescing exploiting data redundancy in GPGPU architectures", ["Kyung Hoon Kim", "Rahul Boyapati", "Jiayi Huang", "Yuho Jin", "Ki Hwan Yum", "Eun Jung Kim"], "https://doi.org/10.1145/3079079.3079088", "ics", 2017]], "Yuho Jin": [0.4897718131542206, ["Packet coalescing exploiting data redundancy in GPGPU architectures", ["Kyung Hoon Kim", "Rahul Boyapati", "Jiayi Huang", "Yuho Jin", "Ki Hwan Yum", "Eun Jung Kim"], "https://doi.org/10.1145/3079079.3079088", "ics", 2017]], "Ki Hwan Yum": [0, ["Packet coalescing exploiting data redundancy in GPGPU architectures", ["Kyung Hoon Kim", "Rahul Boyapati", "Jiayi Huang", "Yuho Jin", "Ki Hwan Yum", "Eun Jung Kim"], "https://doi.org/10.1145/3079079.3079088", "ics", 2017]], "Eun Jung Kim": [0.9897301346063614, ["Packet coalescing exploiting data redundancy in GPGPU architectures", ["Kyung Hoon Kim", "Rahul Boyapati", "Jiayi Huang", "Yuho Jin", "Ki Hwan Yum", "Eun Jung Kim"], "https://doi.org/10.1145/3079079.3079088", "ics", 2017]], "Andreas Derler": [0, ["Dynamic scheduling for efficient hierarchical sparse matrix operations on the GPU", ["Andreas Derler", "Rhaleb Zayer", "Hans-Peter Seidel", "Markus Steinberger"], "https://doi.org/10.1145/3079079.3079085", "ics", 2017]], "Rhaleb Zayer": [0, ["Dynamic scheduling for efficient hierarchical sparse matrix operations on the GPU", ["Andreas Derler", "Rhaleb Zayer", "Hans-Peter Seidel", "Markus Steinberger"], "https://doi.org/10.1145/3079079.3079085", "ics", 2017], ["Globally homogeneous, locally adaptive sparse matrix-vector multiplication on the GPU", ["Markus Steinberger", "Rhaleb Zayer", "Hans-Peter Seidel"], "https://doi.org/10.1145/3079079.3079086", "ics", 2017]], "Hans-Peter Seidel": [0, ["Dynamic scheduling for efficient hierarchical sparse matrix operations on the GPU", ["Andreas Derler", "Rhaleb Zayer", "Hans-Peter Seidel", "Markus Steinberger"], "https://doi.org/10.1145/3079079.3079085", "ics", 2017], ["Globally homogeneous, locally adaptive sparse matrix-vector multiplication on the GPU", ["Markus Steinberger", "Rhaleb Zayer", "Hans-Peter Seidel"], "https://doi.org/10.1145/3079079.3079086", "ics", 2017]], "Markus Steinberger": [0, ["Dynamic scheduling for efficient hierarchical sparse matrix operations on the GPU", ["Andreas Derler", "Rhaleb Zayer", "Hans-Peter Seidel", "Markus Steinberger"], "https://doi.org/10.1145/3079079.3079085", "ics", 2017], ["Globally homogeneous, locally adaptive sparse matrix-vector multiplication on the GPU", ["Markus Steinberger", "Rhaleb Zayer", "Hans-Peter Seidel"], "https://doi.org/10.1145/3079079.3079086", "ics", 2017]], "Aleksandar Zlateski": [0, ["Compile-time optimized and statically scheduled N-D convnet primitives for multi-core and many-core (Xeon Phi) CPUs", ["Aleksandar Zlateski", "H. Sebastian Seung"], "https://doi.org/10.1145/3079079.3079081", "ics", 2017]], "H. Sebastian Seung": [2.5532247113259094e-14, ["Compile-time optimized and statically scheduled N-D convnet primitives for multi-core and many-core (Xeon Phi) CPUs", ["Aleksandar Zlateski", "H. Sebastian Seung"], "https://doi.org/10.1145/3079079.3079081", "ics", 2017]], "Ehsan Totoni": [0, ["HPAT: high performance analytics with scripting ease-of-use", ["Ehsan Totoni", "Todd A. Anderson", "Tatiana Shpeisman"], "https://doi.org/10.1145/3079079.3079099", "ics", 2017]], "Todd A. Anderson": [0, ["HPAT: high performance analytics with scripting ease-of-use", ["Ehsan Totoni", "Todd A. Anderson", "Tatiana Shpeisman"], "https://doi.org/10.1145/3079079.3079099", "ics", 2017]], "Tatiana Shpeisman": [0, ["HPAT: high performance analytics with scripting ease-of-use", ["Ehsan Totoni", "Todd A. Anderson", "Tatiana Shpeisman"], "https://doi.org/10.1145/3079079.3079099", "ics", 2017]], "Diogo Nunes Sampaio": [0, ["Simplification and runtime resolution of data dependence constraints for loop transformations", ["Diogo Nunes Sampaio", "Louis-Noel Pouchet", "Fabrice Rastello"], "https://doi.org/10.1145/3079079.3079098", "ics", 2017]], "Louis-Noel Pouchet": [0, ["Simplification and runtime resolution of data dependence constraints for loop transformations", ["Diogo Nunes Sampaio", "Louis-Noel Pouchet", "Fabrice Rastello"], "https://doi.org/10.1145/3079079.3079098", "ics", 2017]], "Fabrice Rastello": [0, ["Simplification and runtime resolution of data dependence constraints for loop transformations", ["Diogo Nunes Sampaio", "Louis-Noel Pouchet", "Fabrice Rastello"], "https://doi.org/10.1145/3079079.3079098", "ics", 2017]], "Suyash Gupta": [0, ["Optimizing recursive task parallel programs", ["Suyash Gupta", "Rahul Shrivastava", "V. Krishna Nandivada"], "https://doi.org/10.1145/3079079.3079102", "ics", 2017]], "Rahul Shrivastava": [0, ["Optimizing recursive task parallel programs", ["Suyash Gupta", "Rahul Shrivastava", "V. Krishna Nandivada"], "https://doi.org/10.1145/3079079.3079102", "ics", 2017]], "V. Krishna Nandivada": [0, ["Optimizing recursive task parallel programs", ["Suyash Gupta", "Rahul Shrivastava", "V. Krishna Nandivada"], "https://doi.org/10.1145/3079079.3079102", "ics", 2017]], "Kaixi Hou": [0, ["Fast segmented sort on GPUs", ["Kaixi Hou", "Weifeng Liu", "Hao Wang", "Wu-chun Feng"], "https://doi.org/10.1145/3079079.3079105", "ics", 2017]], "Weifeng Liu": [0, ["Fast segmented sort on GPUs", ["Kaixi Hou", "Weifeng Liu", "Hao Wang", "Wu-chun Feng"], "https://doi.org/10.1145/3079079.3079105", "ics", 2017]], "Hao Wang": [0.05930126644670963, ["Fast segmented sort on GPUs", ["Kaixi Hou", "Weifeng Liu", "Hao Wang", "Wu-chun Feng"], "https://doi.org/10.1145/3079079.3079105", "ics", 2017]], "Rakshith Kunchum": [0, ["On improving performance of sparse matrix-matrix multiplication on GPUs", ["Rakshith Kunchum", "Ankur Chaudhry", "Aravind Sukumaran-Rajam", "Qingpeng Niu", "Israt Nisa", "P. Sadayappan"], "https://doi.org/10.1145/3079079.3079106", "ics", 2017]], "Ankur Chaudhry": [0, ["On improving performance of sparse matrix-matrix multiplication on GPUs", ["Rakshith Kunchum", "Ankur Chaudhry", "Aravind Sukumaran-Rajam", "Qingpeng Niu", "Israt Nisa", "P. Sadayappan"], "https://doi.org/10.1145/3079079.3079106", "ics", 2017]], "Aravind Sukumaran-Rajam": [0, ["On improving performance of sparse matrix-matrix multiplication on GPUs", ["Rakshith Kunchum", "Ankur Chaudhry", "Aravind Sukumaran-Rajam", "Qingpeng Niu", "Israt Nisa", "P. Sadayappan"], "https://doi.org/10.1145/3079079.3079106", "ics", 2017]], "Qingpeng Niu": [0, ["On improving performance of sparse matrix-matrix multiplication on GPUs", ["Rakshith Kunchum", "Ankur Chaudhry", "Aravind Sukumaran-Rajam", "Qingpeng Niu", "Israt Nisa", "P. Sadayappan"], "https://doi.org/10.1145/3079079.3079106", "ics", 2017]], "Israt Nisa": [0, ["On improving performance of sparse matrix-matrix multiplication on GPUs", ["Rakshith Kunchum", "Ankur Chaudhry", "Aravind Sukumaran-Rajam", "Qingpeng Niu", "Israt Nisa", "P. Sadayappan"], "https://doi.org/10.1145/3079079.3079106", "ics", 2017]], "P. Sadayappan": [0, ["On improving performance of sparse matrix-matrix multiplication on GPUs", ["Rakshith Kunchum", "Ankur Chaudhry", "Aravind Sukumaran-Rajam", "Qingpeng Niu", "Israt Nisa", "P. Sadayappan"], "https://doi.org/10.1145/3079079.3079106", "ics", 2017]], "Ke-ren Zhou": [0, ["A performance analysis framework for exploiting GPU microarchitectural capability", ["Ke-ren Zhou", "Guangming Tan", "Xiuxia Zhang", "Chaowei Wang", "Ninghui Sun"], "https://doi.org/10.1145/3079079.3079083", "ics", 2017]], "Guangming Tan": [0, ["A performance analysis framework for exploiting GPU microarchitectural capability", ["Ke-ren Zhou", "Guangming Tan", "Xiuxia Zhang", "Chaowei Wang", "Ninghui Sun"], "https://doi.org/10.1145/3079079.3079083", "ics", 2017]], "Xiuxia Zhang": [0, ["A performance analysis framework for exploiting GPU microarchitectural capability", ["Ke-ren Zhou", "Guangming Tan", "Xiuxia Zhang", "Chaowei Wang", "Ninghui Sun"], "https://doi.org/10.1145/3079079.3079083", "ics", 2017]], "Chaowei Wang": [1.0257563465287944e-08, ["A performance analysis framework for exploiting GPU microarchitectural capability", ["Ke-ren Zhou", "Guangming Tan", "Xiuxia Zhang", "Chaowei Wang", "Ninghui Sun"], "https://doi.org/10.1145/3079079.3079083", "ics", 2017]], "Ninghui Sun": [0.00014232856847229414, ["A performance analysis framework for exploiting GPU microarchitectural capability", ["Ke-ren Zhou", "Guangming Tan", "Xiuxia Zhang", "Chaowei Wang", "Ninghui Sun"], "https://doi.org/10.1145/3079079.3079083", "ics", 2017]], "Jiawen Sun": [3.867268958401837e-07, ["GraphGrind: addressing load imbalance of graph partitioning", ["Jiawen Sun", "Hans Vandierendonck", "Dimitrios S. Nikolopoulos"], "https://doi.org/10.1145/3079079.3079097", "ics", 2017]], "Hans Vandierendonck": [0, ["GraphGrind: addressing load imbalance of graph partitioning", ["Jiawen Sun", "Hans Vandierendonck", "Dimitrios S. Nikolopoulos"], "https://doi.org/10.1145/3079079.3079097", "ics", 2017]], "Dimitrios S. Nikolopoulos": [0, ["GraphGrind: addressing load imbalance of graph partitioning", ["Jiawen Sun", "Hans Vandierendonck", "Dimitrios S. Nikolopoulos"], "https://doi.org/10.1145/3079079.3079097", "ics", 2017]], "Juan J. Galvez": [0, ["Automatic topology mapping of diverse large-scale parallel applications", ["Juan J. Galvez", "Nikhil Jain", "Laxmikant V. Kale"], "https://doi.org/10.1145/3079079.3079104", "ics", 2017]], "Nikhil Jain": [0, ["Automatic topology mapping of diverse large-scale parallel applications", ["Juan J. Galvez", "Nikhil Jain", "Laxmikant V. Kale"], "https://doi.org/10.1145/3079079.3079104", "ics", 2017]], "Laxmikant V. Kale": [0, ["Automatic topology mapping of diverse large-scale parallel applications", ["Juan J. Galvez", "Nikhil Jain", "Laxmikant V. Kale"], "https://doi.org/10.1145/3079079.3079104", "ics", 2017]], "Seongdae Yu": [0.9999926686286926, ["Design and implementation of bandwidth-aware memory placement and migration policies for heterogeneous memory systems", ["Seongdae Yu", "Seongbeom Park", "Woongki Baek"], "https://doi.org/10.1145/3079079.3079092", "ics", 2017]], "Seongbeom Park": [0.9997874349355698, ["Design and implementation of bandwidth-aware memory placement and migration policies for heterogeneous memory systems", ["Seongdae Yu", "Seongbeom Park", "Woongki Baek"], "https://doi.org/10.1145/3079079.3079092", "ics", 2017]], "Woongki Baek": [1, ["Design and implementation of bandwidth-aware memory placement and migration policies for heterogeneous memory systems", ["Seongdae Yu", "Seongbeom Park", "Woongki Baek"], "https://doi.org/10.1145/3079079.3079092", "ics", 2017]], "Xi-Yue Xiang": [0, ["Carpool: a bufferless on-chip network supporting adaptive multicast and hotspot alleviation", ["Xi-Yue Xiang", "Wentao Shi", "Saugata Ghose", "Lu Peng", "Onur Mutlu", "Nian-Feng Tzeng"], "https://doi.org/10.1145/3079079.3079090", "ics", 2017]], "Wentao Shi": [0, ["Carpool: a bufferless on-chip network supporting adaptive multicast and hotspot alleviation", ["Xi-Yue Xiang", "Wentao Shi", "Saugata Ghose", "Lu Peng", "Onur Mutlu", "Nian-Feng Tzeng"], "https://doi.org/10.1145/3079079.3079090", "ics", 2017]], "Saugata Ghose": [0, ["Carpool: a bufferless on-chip network supporting adaptive multicast and hotspot alleviation", ["Xi-Yue Xiang", "Wentao Shi", "Saugata Ghose", "Lu Peng", "Onur Mutlu", "Nian-Feng Tzeng"], "https://doi.org/10.1145/3079079.3079090", "ics", 2017]], "Lu Peng": [0, ["Carpool: a bufferless on-chip network supporting adaptive multicast and hotspot alleviation", ["Xi-Yue Xiang", "Wentao Shi", "Saugata Ghose", "Lu Peng", "Onur Mutlu", "Nian-Feng Tzeng"], "https://doi.org/10.1145/3079079.3079090", "ics", 2017]], "Onur Mutlu": [0, ["Carpool: a bufferless on-chip network supporting adaptive multicast and hotspot alleviation", ["Xi-Yue Xiang", "Wentao Shi", "Saugata Ghose", "Lu Peng", "Onur Mutlu", "Nian-Feng Tzeng"], "https://doi.org/10.1145/3079079.3079090", "ics", 2017]], "Nian-Feng Tzeng": [0, ["Carpool: a bufferless on-chip network supporting adaptive multicast and hotspot alleviation", ["Xi-Yue Xiang", "Wentao Shi", "Saugata Ghose", "Lu Peng", "Onur Mutlu", "Nian-Feng Tzeng"], "https://doi.org/10.1145/3079079.3079090", "ics", 2017]], "J. Ruben Titos Gil": [9.020813855622968e-15, ["Way-combining directory: an adaptive and scalable low-cost coherence directory", ["J. Ruben Titos Gil", "Antonio Flores", "Ricardo Fernandez Pascual", "Alberto Ros", "Manuel E. Acacio"], "https://doi.org/10.1145/3079079.3079096", "ics", 2017]], "Antonio Flores": [0, ["Way-combining directory: an adaptive and scalable low-cost coherence directory", ["J. Ruben Titos Gil", "Antonio Flores", "Ricardo Fernandez Pascual", "Alberto Ros", "Manuel E. Acacio"], "https://doi.org/10.1145/3079079.3079096", "ics", 2017]], "Ricardo Fernandez Pascual": [0, ["Way-combining directory: an adaptive and scalable low-cost coherence directory", ["J. Ruben Titos Gil", "Antonio Flores", "Ricardo Fernandez Pascual", "Alberto Ros", "Manuel E. Acacio"], "https://doi.org/10.1145/3079079.3079096", "ics", 2017]], "Alberto Ros": [0, ["Way-combining directory: an adaptive and scalable low-cost coherence directory", ["J. Ruben Titos Gil", "Antonio Flores", "Ricardo Fernandez Pascual", "Alberto Ros", "Manuel E. Acacio"], "https://doi.org/10.1145/3079079.3079096", "ics", 2017]], "Manuel E. Acacio": [0, ["Way-combining directory: an adaptive and scalable low-cost coherence directory", ["J. Ruben Titos Gil", "Antonio Flores", "Ricardo Fernandez Pascual", "Alberto Ros", "Manuel E. Acacio"], "https://doi.org/10.1145/3079079.3079096", "ics", 2017]], "Sicong Zhuang": [0, ["Iteration-fusing conjugate gradient", ["Sicong Zhuang", "Marc Casas"], "https://doi.org/10.1145/3079079.3079091", "ics", 2017]], "Marc Casas": [0, ["Iteration-fusing conjugate gradient", ["Sicong Zhuang", "Marc Casas"], "https://doi.org/10.1145/3079079.3079091", "ics", 2017], ["libPRISM: an intelligent adaptation of prefetch and SMT levels", ["Cristobal Ortega", "Miquel Moreto", "Marc Casas", "Ramon Bertran", "Alper Buyuktosunoglu", "Alexandre E. Eichenberger", "Pradip Bose"], "https://doi.org/10.1145/3079079.3079101", "ics", 2017]], "Antonio J. Pena": [0, ["Supporting automatic recovery in offloaded distributed programming models through MPI-3 techniques", ["Antonio J. Pena", "Vicenc Beltran", "Carsten Clauss", "Thomas Moschny"], "https://doi.org/10.1145/3079079.3079093", "ics", 2017]], "Vicenc Beltran": [0, ["Supporting automatic recovery in offloaded distributed programming models through MPI-3 techniques", ["Antonio J. Pena", "Vicenc Beltran", "Carsten Clauss", "Thomas Moschny"], "https://doi.org/10.1145/3079079.3079093", "ics", 2017]], "Carsten Clauss": [0, ["Supporting automatic recovery in offloaded distributed programming models through MPI-3 techniques", ["Antonio J. Pena", "Vicenc Beltran", "Carsten Clauss", "Thomas Moschny"], "https://doi.org/10.1145/3079079.3079093", "ics", 2017]], "Thomas Moschny": [0, ["Supporting automatic recovery in offloaded distributed programming models through MPI-3 techniques", ["Antonio J. Pena", "Vicenc Beltran", "Carsten Clauss", "Thomas Moschny"], "https://doi.org/10.1145/3079079.3079093", "ics", 2017]], "Aurangzeb": [0, ["HiPA: history-based piecewise approximation for functions", ["Aurangzeb", "Rudolf Eigenmann"], "https://doi.org/10.1145/3079079.3079107", "ics", 2017]], "Rudolf Eigenmann": [0, ["HiPA: history-based piecewise approximation for functions", ["Aurangzeb", "Rudolf Eigenmann"], "https://doi.org/10.1145/3079079.3079107", "ics", 2017]], "Peng Jiang": [0, ["Efficient SIMD and MIMD parallelization of hash-based aggregation by conflict mitigation", ["Peng Jiang", "Gagan Agrawal"], "https://doi.org/10.1145/3079079.3079080", "ics", 2017]], "Gagan Agrawal": [0, ["Efficient SIMD and MIMD parallelization of hash-based aggregation by conflict mitigation", ["Peng Jiang", "Gagan Agrawal"], "https://doi.org/10.1145/3079079.3079080", "ics", 2017]], "Joao P. L. de Carvalho": [0, ["Revisiting phased transactional memory", ["Joao P. L. de Carvalho", "Guido Araujo", "Alexandro Baldassin"], "https://doi.org/10.1145/3079079.3079094", "ics", 2017]], "Guido Araujo": [0, ["Revisiting phased transactional memory", ["Joao P. L. de Carvalho", "Guido Araujo", "Alexandro Baldassin"], "https://doi.org/10.1145/3079079.3079094", "ics", 2017]], "Alexandro Baldassin": [0, ["Revisiting phased transactional memory", ["Joao P. L. de Carvalho", "Guido Araujo", "Alexandro Baldassin"], "https://doi.org/10.1145/3079079.3079094", "ics", 2017]], "Haikun Liu": [0, ["Hardware/software cooperative caching for hybrid DRAM/NVM memory architectures", ["Haikun Liu", "Yujie Chen", "Xiaofei Liao", "Hai Jin", "Bingsheng He", "Long Zheng", "Rentong Guo"], "https://doi.org/10.1145/3079079.3079089", "ics", 2017]], "Yujie Chen": [0, ["Hardware/software cooperative caching for hybrid DRAM/NVM memory architectures", ["Haikun Liu", "Yujie Chen", "Xiaofei Liao", "Hai Jin", "Bingsheng He", "Long Zheng", "Rentong Guo"], "https://doi.org/10.1145/3079079.3079089", "ics", 2017]], "Xiaofei Liao": [0, ["Hardware/software cooperative caching for hybrid DRAM/NVM memory architectures", ["Haikun Liu", "Yujie Chen", "Xiaofei Liao", "Hai Jin", "Bingsheng He", "Long Zheng", "Rentong Guo"], "https://doi.org/10.1145/3079079.3079089", "ics", 2017]], "Hai Jin": [0.01959937484934926, ["Hardware/software cooperative caching for hybrid DRAM/NVM memory architectures", ["Haikun Liu", "Yujie Chen", "Xiaofei Liao", "Hai Jin", "Bingsheng He", "Long Zheng", "Rentong Guo"], "https://doi.org/10.1145/3079079.3079089", "ics", 2017], ["SSDUP: a traffic-aware ssd burst buffer for HPC systems", ["Xuanhua Shi", "Ming Li", "Wei Liu", "Hai Jin", "Chen Yu", "Yong Chen"], "https://doi.org/10.1145/3079079.3079087", "ics", 2017]], "Bingsheng He": [0, ["Hardware/software cooperative caching for hybrid DRAM/NVM memory architectures", ["Haikun Liu", "Yujie Chen", "Xiaofei Liao", "Hai Jin", "Bingsheng He", "Long Zheng", "Rentong Guo"], "https://doi.org/10.1145/3079079.3079089", "ics", 2017]], "Long Zheng": [0, ["Hardware/software cooperative caching for hybrid DRAM/NVM memory architectures", ["Haikun Liu", "Yujie Chen", "Xiaofei Liao", "Hai Jin", "Bingsheng He", "Long Zheng", "Rentong Guo"], "https://doi.org/10.1145/3079079.3079089", "ics", 2017]], "Rentong Guo": [0, ["Hardware/software cooperative caching for hybrid DRAM/NVM memory architectures", ["Haikun Liu", "Yujie Chen", "Xiaofei Liao", "Hai Jin", "Bingsheng He", "Long Zheng", "Rentong Guo"], "https://doi.org/10.1145/3079079.3079089", "ics", 2017]], "Xuanhua Shi": [0, ["SSDUP: a traffic-aware ssd burst buffer for HPC systems", ["Xuanhua Shi", "Ming Li", "Wei Liu", "Hai Jin", "Chen Yu", "Yong Chen"], "https://doi.org/10.1145/3079079.3079087", "ics", 2017]], "Ming Li": [0, ["SSDUP: a traffic-aware ssd burst buffer for HPC systems", ["Xuanhua Shi", "Ming Li", "Wei Liu", "Hai Jin", "Chen Yu", "Yong Chen"], "https://doi.org/10.1145/3079079.3079087", "ics", 2017]], "Wei Liu": [0, ["SSDUP: a traffic-aware ssd burst buffer for HPC systems", ["Xuanhua Shi", "Ming Li", "Wei Liu", "Hai Jin", "Chen Yu", "Yong Chen"], "https://doi.org/10.1145/3079079.3079087", "ics", 2017]], "Chen Yu": [0.0011174038227181882, ["SSDUP: a traffic-aware ssd burst buffer for HPC systems", ["Xuanhua Shi", "Ming Li", "Wei Liu", "Hai Jin", "Chen Yu", "Yong Chen"], "https://doi.org/10.1145/3079079.3079087", "ics", 2017]], "Yong Chen": [0, ["SSDUP: a traffic-aware ssd burst buffer for HPC systems", ["Xuanhua Shi", "Ming Li", "Wei Liu", "Hai Jin", "Chen Yu", "Yong Chen"], "https://doi.org/10.1145/3079079.3079087", "ics", 2017]], "Cristobal Ortega": [0, ["libPRISM: an intelligent adaptation of prefetch and SMT levels", ["Cristobal Ortega", "Miquel Moreto", "Marc Casas", "Ramon Bertran", "Alper Buyuktosunoglu", "Alexandre E. Eichenberger", "Pradip Bose"], "https://doi.org/10.1145/3079079.3079101", "ics", 2017]], "Miquel Moreto": [0, ["libPRISM: an intelligent adaptation of prefetch and SMT levels", ["Cristobal Ortega", "Miquel Moreto", "Marc Casas", "Ramon Bertran", "Alper Buyuktosunoglu", "Alexandre E. Eichenberger", "Pradip Bose"], "https://doi.org/10.1145/3079079.3079101", "ics", 2017]], "Ramon Bertran": [0, ["libPRISM: an intelligent adaptation of prefetch and SMT levels", ["Cristobal Ortega", "Miquel Moreto", "Marc Casas", "Ramon Bertran", "Alper Buyuktosunoglu", "Alexandre E. Eichenberger", "Pradip Bose"], "https://doi.org/10.1145/3079079.3079101", "ics", 2017]], "Alper Buyuktosunoglu": [0, ["libPRISM: an intelligent adaptation of prefetch and SMT levels", ["Cristobal Ortega", "Miquel Moreto", "Marc Casas", "Ramon Bertran", "Alper Buyuktosunoglu", "Alexandre E. Eichenberger", "Pradip Bose"], "https://doi.org/10.1145/3079079.3079101", "ics", 2017]], "Alexandre E. Eichenberger": [0, ["libPRISM: an intelligent adaptation of prefetch and SMT levels", ["Cristobal Ortega", "Miquel Moreto", "Marc Casas", "Ramon Bertran", "Alper Buyuktosunoglu", "Alexandre E. Eichenberger", "Pradip Bose"], "https://doi.org/10.1145/3079079.3079101", "ics", 2017]], "Pradip Bose": [0, ["libPRISM: an intelligent adaptation of prefetch and SMT levels", ["Cristobal Ortega", "Miquel Moreto", "Marc Casas", "Ramon Bertran", "Alper Buyuktosunoglu", "Alexandre E. Eichenberger", "Pradip Bose"], "https://doi.org/10.1145/3079079.3079101", "ics", 2017]]}