<module name="USB2PHY" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="USB2PHY_TERMINATION_CONTROL" acronym="USB2PHY_TERMINATION_CONTROL" offset="0x0" width="32" description="Contains bits related to control of terminations in USB2PHY">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x01C" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="MEM_USE_RTERM_RMX_REG" width="1" begin="21" end="21" resetval="0" description="Override termination resistor trim code with MEM_RTERM_RMX bitfield value" range="" rwaccess="RW"/>
    <bitfield id="MEM_RTERM_RMX" width="6" begin="20" end="15" resetval="0x00" description="The value written to this field is used as termination resistor trim code if bit [21] MEM_USE_RTERM_RMX_REG is set to 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0x000" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RTERM_RMX" width="6" begin="5" end="0" resetval="0x00" description="Returns the current value of RTERM_RMX" range="" rwaccess="R"/>
  </register>
  <register id="USB2PHY_CHRG_DET" acronym="USB2PHY_CHRG_DET" offset="0x14" width="32" description="This is the charger detect register. This register is not used in the dead battery case.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="MEM_USE_CHG_DET_REG" width="1" begin="29" end="29" resetval="0" description="Use bits 28:24 and 18:17 from this register." range="" rwaccess="RW"/>
    <bitfield id="MEM_DIS_CHG_DET" width="1" begin="28" end="28" resetval="0" description="When read, returns current value of charger detect input. When MEM_USE_CHG_DET_REG = 1, the value written to this field overrides the corresponding charger detect input." range="" rwaccess="RW"/>
    <bitfield id="MEM_SRC_ON_DM" width="1" begin="27" end="27" resetval="0" description="When read, returns current value of charger detect input. When MEM_USE_CHG_DET_REG = 1, the value written to this field overrides the corresponding charger detect input." range="" rwaccess="RW"/>
    <bitfield id="MEM_SINK_ON_DP" width="1" begin="26" end="26" resetval="0" description="When read, returns current value of charger detect input. When MEM_USE_CHG_DET_REG = 1, the value written to this field overrides the corresponding charger detect input." range="" rwaccess="RW"/>
    <bitfield id="MEM_CHG_DET_EXT_CTL" width="1" begin="25" end="25" resetval="0" description="When read, returns current value of charger detect input. When MEM_USE_CHG_DET_REG = 1, the value written to this fileld overrides the corresponding charger detect input." range="" rwaccess="RW"/>
    <bitfield id="MEM_RESTART_CHG_DET" width="1" begin="24" end="24" resetval="0" description="Restart the charger detection protocol when this bit is set from 0 to 1" range="" rwaccess="RW"/>
    <bitfield id="CHG_DET_DONE" width="1" begin="23" end="23" resetval="0" description="Charger detect protocol has completed" range="" rwaccess="R"/>
    <bitfield id="CHG_DETECTED" width="1" begin="22" end="22" resetval="0" description="Reflects charger-enable (CE) output pin" range="" rwaccess="R"/>
    <bitfield id="DATA_DET" width="1" begin="21" end="21" resetval="0" description="Output of the data detect comparator" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="MEM_CHG_ISINK_EN" width="1" begin="18" end="18" resetval="0" description="When read, returns current value of charger detect input. When MEM_USE_CHG_DET_REG = 1, the value written to this field overrides the corresponding charger detect input." range="" rwaccess="RW"/>
    <bitfield id="MEM_CHG_VSRC_EN" width="1" begin="17" end="17" resetval="0" description="When read, returns current value of charger detect input. When MEM_USE_CHG_DET_REG = 1, the value written to this field overrides the corresponding charger detect input." range="" rwaccess="RW"/>
    <bitfield id="COMP_DP" width="1" begin="16" end="16" resetval="0" description="Comparator on the DP line value" range="" rwaccess="R"/>
    <bitfield id="COMP_DM" width="1" begin="15" end="15" resetval="0" description="Comparator on the DM line value" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="14" end="1" resetval="0x0000" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="MEM_FOR_CE" width="1" begin="0" end="0" resetval="0" description="Force output pin CE = 1, when this bit is set to 1." range="" rwaccess="RW"/>
  </register>
  <register id="USB2PHY_GPIO" acronym="USB2PHY_GPIO" offset="0x30" width="32" description="GPIO mode configurations and read-only info fields">
    <bitfield id="MEM_USEGPIOMODEREG" width="1" begin="31" end="31" resetval="0" description="When set to 1, use bits 30:24 from this register instead of primary inputs." range="" rwaccess="RW"/>
    <bitfield id="MEM_GPIOMODE" width="1" begin="30" end="30" resetval="0" description="Overrides the GPIO MODE primary input" range="" rwaccess="RW"/>
    <bitfield id="MEM_DPGPIOGZ" width="1" begin="29" end="29" resetval="0" description="Overrides the DP GPIO GZ primary input" range="" rwaccess="RW"/>
    <bitfield id="MEM_DMGPIOGZ" width="1" begin="28" end="28" resetval="0" description="Overrides the DM GPIO GZ primary input" range="" rwaccess="RW"/>
    <bitfield id="MEM_DPGPIOA" width="1" begin="27" end="27" resetval="0" description="Overrides the DP GPIO A primary input" range="" rwaccess="RW"/>
    <bitfield id="MEM_DMGPIOA" width="1" begin="26" end="26" resetval="0" description="Overrides the DM GPIO A primary input" range="" rwaccess="RW"/>
    <bitfield id="DPGPIOY" width="1" begin="25" end="25" resetval="0" description="DP GPIO Y output value status" range="" rwaccess="R"/>
    <bitfield id="DMGPIOY" width="1" begin="24" end="24" resetval="0" description="DM GPIO Y output value status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="MEM_DMGPIOPIPD" width="1" begin="19" end="19" resetval="0" description="GPIO mode DM pulldown enabled. Overrides the corresponding primary input." range="" rwaccess="RW"/>
    <bitfield id="MEM_DPGPIOPIPD" width="1" begin="18" end="18" resetval="0" description="GPIO mode DP pulldown enabled. Overrides the corresponding primary input." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="18" begin="17" end="0" resetval="0x0 0000" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="USB2PHY_AD_INTERFACE_REG3" acronym="USB2PHY_AD_INTERFACE_REG3" offset="0x48" width="32" description="AD interface register 3">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="MEM_SPARE_IN_LDO" width="8" begin="17" end="10" resetval="0x00" description="This bit field can be used to compensate for external Common Mode Filter (CMF) or series switch resistance. Returns 0x0 on read, if VDDLDO is off. Example: If a CMF has series resistance of 4 ohms, that can be compensated by lower the output impedance of the driver by 4 ohms (0x4). It is not recommended to use external components having more than 4-ohm series resistance on DP/DM path. If higher value of series resistance is used, PHY can only compensate that partially by using this option." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MEM_SPARE_IN_LDO_0" description="0 ohms reduction in HS termination"/>
      <bitenum value="1" id="1" token="MEM_SPARE_IN_LDO_1" description="1 ohms reduction in HS termination"/>
      <bitenum value="2" id="2" token="MEM_SPARE_IN_LDO_2" description="2 ohms reduction in HS termination"/>
      <bitenum value="3" id="3" token="MEM_SPARE_IN_LDO_3" description="3 ohms reduction in HS termination"/>
      <bitenum value="4" id="4" token="MEM_SPARE_IN_LDO_4" description="4 ohms reduction in HS termination"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="USB2PHY_ANA_CONFIG2" acronym="USB2PHY_ANA_CONFIG2" offset="0x50" width="32" description="Used to configure and debug the analog blocks">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="RW"/>
    <bitfield id="MEM_FSRX_TEST" width="5" begin="19" end="15" resetval="0x00" description="Following are the bit setting to improve HS eye diagram. These options should be used with higher value of external series resistance on DP/DM.bits [17:15] = 0x0: Default swing enum=Default . bits [17:15] = 0x3: 15-mV differential swing increase enum=15 mV ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="14" end="0" resetval="0x0000" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="USB2PHY_CEGPIO_REG" acronym="USB2PHY_CEGPIO_REG" offset="0x78" width="32" description="This register contains bits for configuring functionality for CE pad.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="10" begin="25" end="16" resetval="0x271" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x000" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="MEM_CE_SELECT" width="6" begin="5" end="0" resetval="0x00" description="CE pin output mode:0x8 - 0xF: Reserved . 0x10 - 0x28: Debug options ." range="" rwaccess="RW">
      <bitenum value="0" id="Charger detected" token="MEM_CE_SELECT_0" description="Charger detected"/>
      <bitenum value="1" id="GPIO mode" token="MEM_CE_SELECT_1" description="GPIO mode"/>
      <bitenum value="2" id="Suspendm" token="MEM_CE_SELECT_2" description="Suspendm"/>
      <bitenum value="3" id="!Suspendm" token="MEM_CE_SELECT_3" description="!Suspendm"/>
      <bitenum value="4" id="Bus_reset" token="MEM_CE_SELECT_4" description="Bus_reset"/>
      <bitenum value="5" id="!Bus_reset" token="MEM_CE_SELECT_5" description="!Bus_reset"/>
      <bitenum value="6" id="Suspendm + Bus_res" token="MEM_CE_SELECT_6" description="Suspendm + Bus_reset"/>
      <bitenum value="7" id="!(Suspendm + Bus_reset)" token="MEM_CE_SELECT_7" description="!(Suspendm + Bus_reset)"/>
    </bitfield>
  </register>
</module>
