// Seed: 4182992685
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input logic id_3
);
  type_7(
      id_3, 1'h0
  );
  logic id_4;
  logic id_5;
  timeunit 1ps;
endmodule
