
*** Running vivado
    with args -log Proyecto.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Proyecto.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Proyecto.tcl -notrace
Command: synth_design -top Proyecto -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5540 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 373.906 ; gain = 98.387
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Proyecto' [C:/Users/Alex/Desktop/Proyecto/Proyecto.srcs/sources_1/new/Proyecto.vhd:15]
INFO: [Synth 8-3491] module 'sincronizador' declared at 'C:/Users/Alex/Desktop/Proyecto/Proyecto.srcs/sources_1/new/sincronizador.vhd:4' bound to instance 'Inst_sincronizador' of component 'sincronizador' [C:/Users/Alex/Desktop/Proyecto/Proyecto.srcs/sources_1/new/Proyecto.vhd:63]
INFO: [Synth 8-638] synthesizing module 'sincronizador' [C:/Users/Alex/Desktop/Proyecto/Proyecto.srcs/sources_1/new/sincronizador.vhd:13]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [C:/Users/Alex/Desktop/Proyecto/Proyecto.srcs/sources_1/new/sincronizador.vhd:17]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "false" *) [C:/Users/Alex/Desktop/Proyecto/Proyecto.srcs/sources_1/new/sincronizador.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'sincronizador' (1#1) [C:/Users/Alex/Desktop/Proyecto/Proyecto.srcs/sources_1/new/sincronizador.vhd:13]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/Alex/Desktop/Proyecto/Proyecto.srcs/sources_1/new/debouncer.vhd:4' bound to instance 'Inst_debouncer' of component 'debouncer' [C:/Users/Alex/Desktop/Proyecto/Proyecto.srcs/sources_1/new/Proyecto.vhd:69]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/Alex/Desktop/Proyecto/Proyecto.srcs/sources_1/new/debouncer.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (2#1) [C:/Users/Alex/Desktop/Proyecto/Proyecto.srcs/sources_1/new/debouncer.vhd:12]
INFO: [Synth 8-3491] module 'clock' declared at 'C:/Users/Alex/Desktop/Proyecto/Proyecto.srcs/sources_1/new/Clock.vhd:5' bound to instance 'Inst_Clock' of component 'Clock' [C:/Users/Alex/Desktop/Proyecto/Proyecto.srcs/sources_1/new/Proyecto.vhd:76]
INFO: [Synth 8-638] synthesizing module 'clock' [C:/Users/Alex/Desktop/Proyecto/Proyecto.srcs/sources_1/new/Clock.vhd:12]
WARNING: [Synth 8-614] signal 'refresh_state' is read in the process but is not in the sensitivity list [C:/Users/Alex/Desktop/Proyecto/Proyecto.srcs/sources_1/new/Clock.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'clock' (3#1) [C:/Users/Alex/Desktop/Proyecto/Proyecto.srcs/sources_1/new/Clock.vhd:12]
INFO: [Synth 8-3491] module 'coche' declared at 'C:/Users/Alex/Desktop/Proyecto/Proyecto.srcs/sources_1/new/coche.vhd:7' bound to instance 'Inst_coche' of component 'coche' [C:/Users/Alex/Desktop/Proyecto/Proyecto.srcs/sources_1/new/Proyecto.vhd:81]
INFO: [Synth 8-638] synthesizing module 'coche' [C:/Users/Alex/Desktop/Proyecto/Proyecto.srcs/sources_1/new/coche.vhd:15]
WARNING: [Synth 8-614] signal 'Puntero_aux' is read in the process but is not in the sensitivity list [C:/Users/Alex/Desktop/Proyecto/Proyecto.srcs/sources_1/new/coche.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'coche' (4#1) [C:/Users/Alex/Desktop/Proyecto/Proyecto.srcs/sources_1/new/coche.vhd:15]
INFO: [Synth 8-226] default block is never used [C:/Users/Alex/Desktop/Proyecto/Proyecto.srcs/sources_1/new/Proyecto.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'Proyecto' (5#1) [C:/Users/Alex/Desktop/Proyecto/Proyecto.srcs/sources_1/new/Proyecto.vhd:15]
WARNING: [Synth 8-3331] design coche has unconnected port BotonIzq
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 428.965 ; gain = 153.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 428.965 ; gain = 153.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 428.965 ; gain = 153.445
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Alex/Documents/SED/Vivado/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'posicionOUT[2]'. [C:/Users/Alex/Documents/SED/Vivado/digilent-xdc-master/Nexys-4-DDR-Master.xdc:257]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Alex/Documents/SED/Vivado/digilent-xdc-master/Nexys-4-DDR-Master.xdc:257]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'posicionOUT[1]'. [C:/Users/Alex/Documents/SED/Vivado/digilent-xdc-master/Nexys-4-DDR-Master.xdc:258]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Alex/Documents/SED/Vivado/digilent-xdc-master/Nexys-4-DDR-Master.xdc:258]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'posicionOUT[0]'. [C:/Users/Alex/Documents/SED/Vivado/digilent-xdc-master/Nexys-4-DDR-Master.xdc:259]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Alex/Documents/SED/Vivado/digilent-xdc-master/Nexys-4-DDR-Master.xdc:259]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Alex/Documents/SED/Vivado/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Alex/Documents/SED/Vivado/digilent-xdc-master/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Proyecto_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Proyecto_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 731.906 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:49 . Memory (MB): peak = 731.906 ; gain = 456.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:49 . Memory (MB): peak = 731.906 ; gain = 456.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:49 . Memory (MB): peak = 731.906 ; gain = 456.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:54 . Memory (MB): peak = 731.906 ; gain = 456.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Proyecto 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module sincronizador 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module coche 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Proyecto has port Segmentos[5] driven by constant 1
WARNING: [Synth 8-3917] design Proyecto has port Segmentos[4] driven by constant 1
WARNING: [Synth 8-3917] design Proyecto has port Segmentos[3] driven by constant 1
WARNING: [Synth 8-3917] design Proyecto has port Segmentos[2] driven by constant 1
WARNING: [Synth 8-3917] design Proyecto has port Segmentos[1] driven by constant 1
WARNING: [Synth 8-3917] design Proyecto has port Segmentos[0] driven by constant 1
INFO: [Synth 8-3886] merging instance 'Inst_coche/Puntero_aux_reg[0]' (FDE) to 'Inst_coche/Puntero_aux_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_coche/Puntero_aux_reg[1]' (FDE) to 'Inst_coche/Puntero_aux_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_coche/Puntero_aux_reg[2] )
WARNING: [Synth 8-3332] Sequential element (Inst_sincronizador/one_pipeline.sync_out_reg) is unused and will be removed from module Proyecto.
WARNING: [Synth 8-3332] Sequential element (Inst_debouncer/Q1_reg) is unused and will be removed from module Proyecto.
WARNING: [Synth 8-3332] Sequential element (Inst_debouncer/Q2_reg) is unused and will be removed from module Proyecto.
WARNING: [Synth 8-3332] Sequential element (Inst_debouncer/Q3_reg) is unused and will be removed from module Proyecto.
WARNING: [Synth 8-3332] Sequential element (Inst_coche/Puntero_aux_reg[2]) is unused and will be removed from module Proyecto.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:57 . Memory (MB): peak = 731.906 ; gain = 456.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:01:12 . Memory (MB): peak = 751.516 ; gain = 475.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:01:12 . Memory (MB): peak = 751.516 ; gain = 475.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:01:12 . Memory (MB): peak = 761.676 ; gain = 486.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:01:14 . Memory (MB): peak = 761.676 ; gain = 486.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:01:15 . Memory (MB): peak = 761.676 ; gain = 486.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:01:16 . Memory (MB): peak = 761.676 ; gain = 486.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:01:16 . Memory (MB): peak = 761.676 ; gain = 486.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:01:16 . Memory (MB): peak = 761.676 ; gain = 486.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:01:16 . Memory (MB): peak = 761.676 ; gain = 486.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     6|
|4     |LUT2   |     8|
|5     |LUT3   |    10|
|6     |LUT4   |     1|
|7     |FDRE   |    23|
|8     |IBUF   |     2|
|9     |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+--------------+------+
|      |Instance             |Module        |Cells |
+------+---------------------+--------------+------+
|1     |top                  |              |    73|
|2     |  Inst_Clock         |clock         |    52|
|3     |  Inst_sincronizador |sincronizador |     3|
+------+---------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:01:16 . Memory (MB): peak = 761.676 ; gain = 486.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 761.676 ; gain = 183.215
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:01:17 . Memory (MB): peak = 761.676 ; gain = 486.156
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 17 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:01:23 . Memory (MB): peak = 774.508 ; gain = 512.117
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Alex/Desktop/Proyecto/Proyecto.runs/synth_1/Proyecto.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Proyecto_utilization_synth.rpt -pb Proyecto_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.872 . Memory (MB): peak = 774.508 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 29 16:54:48 2018...
