Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:30:22 MDT 2014
| Date         : Tue Feb 20 17:32:57 2018
| Host         : LAPTOP-9JFIOBFO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file System_wrapper_control_sets_placed.rpt
| Design       : System_wrapper
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    53 |
| Minimum Number of register sites lost to control set restrictions |   169 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             248 |          104 |
| No           | No                    | Yes                    |              37 |            8 |
| No           | Yes                   | No                     |             219 |          104 |
| Yes          | No                    | No                     |             159 |           49 |
| Yes          | No                    | Yes                    |              14 |            8 |
| Yes          | Yes                   | No                     |             450 |          168 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|            Clock Signal            |                                                                                       Enable Signal                                                                                      |                                                      Set/Reset Signal                                                      | Slice Load Count | Bel Load Count |
+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  System_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                          | System_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                                          |                1 |              1 |
|  System_i/mdm_1/U0/Ext_JTAG_UPDATE | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                             | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/O2                           |                1 |              1 |
| ~System_i/mdm_1/U0/Ext_JTAG_DRCK   | System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                          | System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                             |                1 |              1 |
|  System_i/mdm_1/U0/Ext_JTAG_UPDATE | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                             | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/n_0_continue_from_brk_reg    |                1 |              1 |
|  System_i/mdm_1/U0/Ext_JTAG_UPDATE | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                             | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/n_0_normal_stop_cmd_i_reg    |                1 |              1 |
|  System_i/mdm_1/U0/Ext_JTAG_UPDATE | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                             | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/n_0_start_single_step_reg    |                1 |              1 |
| ~System_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                          | System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_Insert_Delays[0].LUT_Delay_i_1                                            |                1 |              1 |
|  System_i/clk_wiz_1/U0/clk_out1    | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/n_0_wb_exception_kind_i[27]_i_2                                                                                          | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/n_0_wb_exception_kind_i[27]_i_1                            |                1 |              2 |
|  System_i/mdm_1/U0/Ext_JTAG_UPDATE | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                             | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear            |                1 |              2 |
|  System_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                          |                                                                                                                            |                2 |              3 |
|  System_i/mdm_1/U0/Ext_JTAG_DRCK   | System_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                               | System_i/mdm_1/U0/MDM_Core_I1/n_0_PORT_Selector[3]_i_1                                                                     |                1 |              4 |
|  System_i/clk_wiz_1/U0/clk_out1    | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/WB_Halted                                                                                                                | System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                      |                3 |              4 |
|  System_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                          | System_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                         |                1 |              4 |
|  System_i/clk_wiz_1/U0/clk_out1    | System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                       |                                                                                                                            |                2 |              4 |
|  System_i/clk_wiz_1/U0/clk_out1    | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/E[0]                                                                                                  |                                                                                                                            |                3 |              4 |
|  System_i/clk_wiz_1/U0/clk_out1    | System_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                            | System_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                          |                1 |              4 |
|  System_i/mdm_1/U0/Ext_JTAG_UPDATE | System_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                    | System_i/mdm_1/U0/MDM_Core_I1/n_0_PORT_Selector[3]_i_1                                                                     |                2 |              4 |
|  System_i/mdm_1/U0/Ext_JTAG_UPDATE | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                             |                                                                                                                            |                3 |              4 |
| ~System_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                          | System_i/mdm_1/U0/MDM_Core_I1/n_0_PORT_Selector[3]_i_1                                                                     |                1 |              4 |
|  System_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                          | System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/RX_FIFO_Reset |                2 |              5 |
|  System_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                          | System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/TX_FIFO_Reset |                2 |              5 |
|  System_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                          | System_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                             |                2 |              5 |
|  System_i/clk_wiz_1/U0/clk_out1    | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/O1                                                                                        | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/use_Reg_Neg_DI                          |                3 |              6 |
|  System_i/clk_wiz_1/U0/clk_out1    | System_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                            | System_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                       |                1 |              6 |
|  System_i/mdm_1/U0/Ext_JTAG_DRCK   | System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_count[0]__0_i_2                                                                                                                         | System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_count[0]__0_i_1                                                           |                2 |              6 |
|  System_i/clk_wiz_1/U0/clk_out1    | System_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid                                                                                                               | System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                      |                3 |              8 |
|  System_i/mdm_1/U0/Ext_JTAG_DRCK   | System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                |                                                                                                                            |                1 |              8 |
|  System_i/mdm_1/U0/Ext_JTAG_DRCK   | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[0].SRLC16E_I/SRL16_En |                                                                                                                            |                7 |              8 |
|  System_i/clk_wiz_1/U0/clk_out1    | System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                |                                                                                                                            |                1 |              8 |
|  System_i/clk_wiz_1/U0/clk_out1    | System_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[7]_i_1                                                                                                   | System_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                          |                2 |              8 |
|  System_i/mdm_1/U0/Ext_JTAG_UPDATE | System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_command_1[0]_i_1                                                                                                                        |                                                                                                                            |                2 |              8 |
|  System_i/clk_wiz_1/U0/clk_out1    | System_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                          |                                                                                                                            |                1 |              8 |
| ~System_i/mdm_1/U0/Ext_JTAG_UPDATE | System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_command[0]_i_1                                                                                                                          |                                                                                                                            |                2 |              8 |
|  System_i/clk_wiz_1/U0/clk_out1    | System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                       | System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/O2                                                                |                3 |             10 |
|  System_i/clk_wiz_1/U0/clk_out1    | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/O37[0]                                                                                                | System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                      |                8 |             16 |
|  System_i/clk_wiz_1/U0/clk_out1    | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_7                                                                                    | System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                      |                7 |             17 |
|  System_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                          | System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/O2                                                                |                9 |             25 |
|  System_i/clk_wiz_1/U0/clk_out1    | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_7                                                                                    | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/SR[0]                                                      |               12 |             32 |
|  System_i/mdm_1/U0/Ext_JTAG_DRCK   | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                          |                                                                                                                            |                8 |             32 |
|  System_i/clk_wiz_1/U0/clk_out1    | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/I45[0]                                                                                                | System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                      |                9 |             32 |
|  System_i/clk_wiz_1/U0/clk_out1    | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_16                                                                                   | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/R                                                          |               13 |             32 |
|  System_i/clk_wiz_1/U0/clk_out1    | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/O81[0]                                                                                                | System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                      |                9 |             32 |
|  System_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                          | System_i/microblaze_0/U0/MicroBlaze_Core_I/p_1_out                                                                         |               16 |             32 |
|  System_i/clk_wiz_1/U0/clk_out1    | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_7                                                                                    |                                                                                                                            |                6 |             32 |
|  System_i/clk_wiz_1/U0/clk_out1    | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_16                                                                                   | System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                      |               23 |             34 |
|  System_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                          | System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/AS[0]                                                                         |                6 |             36 |
|  System_i/mdm_1/U0/Ext_JTAG_DRCK   | System_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                          |                                                                                                                            |               23 |             61 |
|  System_i/clk_wiz_1/U0/clk_out1    | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/IReady_3                                                                                              |                                                                                                                            |               10 |             75 |
|  System_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                          |                                                                                                                            |               38 |            102 |
|  System_i/clk_wiz_1/U0/clk_out1    | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/D[46]                                                                                                                    |                                                                                                                            |               16 |            128 |
|  System_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                          | System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                      |               71 |            138 |
|  System_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                          |                                                                                                                            |               69 |            162 |
|  System_i/clk_wiz_1/U0/clk_out1    | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/O1                                                                                        | System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                      |               67 |            200 |
+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


