
module jk_flipflop(
input J,
input K,
input Clk,
output reg Q
);
always @(posedge Clk)
begin
case({J,K})
    2'b00: Q<= Q; //hold state
    2'b01: Q<= 1'b0;
    2'b10: Q<= 1'b1;
    2'b11: Q<= ~Q;
endcase
end
endmodule
