<!DOCTYPE html>
<html lang="en-US">

<head>
    <title>Advanced CPU Core Configuration Analysis - Vedant Misra</title>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta name="HandheldFriendly" content="true">
    <meta name="author" content="Vedant Misra" />
    <meta name="description" content="Comprehensive analysis of CPU out-of-order core architecture optimization using GEM5 simulator - Performance trade-offs in issue width, ROB size, and branch prediction">
    <meta name="keywords" content="gem5, computer architecture, out-of-order execution, CPU performance, ROB, branch prediction, issue width, quicksort, performance analysis">

    <!-- bootstrap grid css -->
    <link rel="stylesheet" href="../../css/plugins/bootstrap-grid.css" type="text/css" media="all">
    <!-- swiper css -->
    <link rel="stylesheet" href="../../css/plugins/swiper.min.css" type="text/css" media="all">
    <!-- magnific-popup css -->
    <link rel="stylesheet" href="../../css/plugins/magnific-popup.css" type="text/css" media="all">
    <!-- fontawesome -->
    <link rel="stylesheet" href="../../fonts/font-awesome/css/all.min.css" type="text/css" media="all" />

    <!-- treto css -->
    <link rel="stylesheet" href="../../css/style.css" type="text/css" media="all">

    <!-- Favicon -->
    <link rel="shortcut icon" href="../../favicon.ico" type="image/x-icon">
    <link rel="icon" href="../../favicon.ico" type="image/x-icon">

</head>

<body>

    <!-- frame -->
    <div class="mil-frame">

        <!-- top panel -->
        <div class="mil-top-panel">
            <a href="../../index.html" class="mil-logo">
                <img src="../../img/logo-black-orng.png" height="80px" width="auto" alt="logo">
            </a>
            <nav>
                <ul>
                    <li>
                        <a href="../../index.html">Home</a>
                    </li>
                    <li class="mil-active">
                        <a href="../../projects.html">Projects</a>
                    </li>
                    <li>
                        <a href="../../pages/blog.html">Blog</a>
                    </li>
                    <li>
                        <a href="../../pages/contact.html">Contact Me</a>
                    </li>
                </ul>
            </nav>
            <div class="mil-menu-btn">
                <span></span>
            </div>
        </div>
        <!-- top panel end -->

        <!-- social panel -->
        <div class="mil-social-panel">
            <ul>
                <li>
                    <a href="https://www.linkedin.com/in/ved-dev/">LinkedIn</a>
                </li>
                <li>
                    <a href="https://github.com/this-ved-dev">GitHub</a>
                </li>
            </ul>
        </div>
        <!-- social panel -->

        <!-- footer -->
        <div class="mil-footer">
            <p class="mil-upper"><span class="mil-accent">Vedant Misra.</span></p>
        </div>
        <!-- footer end-->

    </div>
    <!-- frame end -->

    <!-- onepage wrapper -->
    <div class="mil-onepage">
        <div class="mil-page">

            <div class="container">

                <!-- Hero Section -->
                <div class="mil-top-banner mil-text-center">
                    <p class="mil-upper mil-mb-30"><span class="mil-accent">Computer Architecture</span></p>
                    <h1 class="mil-up mil-mb-30">Advanced CPU Core Configuration Analysis</h1>
                    <h3 class="mil-mb-30">Performance Trade-offs in Out-of-Order Cores using gem5</h3>
                    <p class="mil-mb-30"><strong>Author:</strong> Vedant Misra</p>
                    <p class="mil-mb-30"><strong>Institution:</strong> Pennsylvania State University</p>
                    <p class="mil-mb-30"><strong>Course:</strong> CSE 530 - Computer Architecture (Advanced)</p>
                    <p><strong>Year:</strong> 2024</p>
                </div>

                <!-- Executive Summary Card -->
                <div class="mil-project mil-mb-60">
                    <div class="mil-divider"></div>
                    
                    <div class="mil-executive-summary mil-mb-60">
                        <h2 class="mil-up mil-mb-30">Project Overview</h2>
                        
                        <div class="row mil-mb-30">
                            <div class="col-lg-12">
                                <p class="mil-mb-30">This comprehensive technical project documents a systematic study on <strong>CPU out-of-order (OoO) core architecture optimization</strong>. Using the GEM5 computer architecture simulator, I conducted detailed performance analysis of the <strong>Quicksort benchmark</strong> across multiple CPU configuration variants. The project explores the critical trade-offs between performance, resource utilization, and architectural complexity, with the goal of identifying an optimal "GoodCore" configuration that balances performance gains with reasonable resource expenditure.</p>
                            </div>
                        </div>

                        <!-- Performance Metrics -->
                        <div class="row mil-mb-60">
                            <div class="col-md-3">
                                <div class="mil-metric-card mil-mb-30">
                                    <div class="mil-metric-icon"><i class="fas fa-microchip"></i></div>
                                    <h3 class="mil-accent">34.2%</h3>
                                    <p class="mil-upper">Performance Gain</p>
                                    <p class="mil-text-sm">Issue width 2→8 speedup</p>
                                </div>
                            </div>
                            <div class="col-md-3">
                                <div class="mil-metric-card mil-mb-30">
                                    <div class="mil-metric-icon"><i class="fas fa-chart-line"></i></div>
                                    <h3 class="mil-accent">1.24</h3>
                                    <p class="mil-upper">Peak IPC</p>
                                    <p class="mil-text-sm">Instructions per cycle achieved</p>
                                </div>
                            </div>
                            <div class="col-md-3">
                                <div class="mil-metric-card mil-mb-30">
                                    <div class="mil-metric-icon"><i class="fas fa-database"></i></div>
                                    <h3 class="mil-accent">64</h3>
                                    <p class="mil-upper">Optimal ROB</p>
                                    <p class="mil-text-sm">Best ROI configuration</p>
                                </div>
                            </div>
                            <div class="col-md-3">
                                <div class="mil-metric-card mil-mb-30">
                                    <div class="mil-metric-icon"><i class="fas fa-random"></i></div>
                                    <h3 class="mil-accent">6.7%</h3>
                                    <p class="mil-upper">Branch Accuracy</p>
                                    <p class="mil-text-sm">LTAGE vs 2-bit improvement</p>
                                </div>
                            </div>
                        </div>

                        <!-- Key Features -->
                        <div class="row mil-mb-30">
                            <div class="col-lg-12">
                                <h3 class="mil-up mil-mb-30">Key Achievements</h3>
                            </div>
                            <div class="col-md-6">
                                <ul class="mil-feature-list mil-mb-30">
                                    <li><i class="fas fa-check mil-accent"></i> Systematic analysis of issue width (2, 4, 6, 8)</li>
                                    <li><i class="fas fa-check mil-accent"></i> ROB size variation (16 to 192 entries)</li>
                                    <li><i class="fas fa-check mil-accent"></i> Branch predictor comparison (2-bit, BiMode, Tournament, LTAGE)</li>
                                </ul>
                            </div>
                            <div class="col-md-6">
                                <ul class="mil-feature-list mil-mb-30">
                                    <li><i class="fas fa-check mil-accent"></i> Identified optimal "GoodCore" configuration</li>
                                    <li><i class="fas fa-check mil-accent"></i> Quantified diminishing returns in resource scaling</li>
                                    <li><i class="fas fa-check mil-accent"></i> Data-driven CPU design recommendations</li>
                                </ul>
                            </div>
                        </div>

                        <!-- Tech Stack -->
                        <div class="row">
                            <div class="col-lg-12">
                                <h3 class="mil-up mil-mb-30">Technologies Used</h3>
                                <div class="mil-tech-tags">
                                    <span class="mil-tech-tag">gem5 Simulator</span>
                                    <span class="mil-tech-tag">Computer Architecture</span>
                                    <span class="mil-tech-tag">Python</span>
                                    <span class="mil-tech-tag">Performance Analysis</span>
                                    <span class="mil-tech-tag">Out-of-Order Execution</span>
                                    <span class="mil-tech-tag">Quicksort Benchmark</span>
                                    <span class="mil-tech-tag">Branch Prediction</span>
                                    <span class="mil-tech-tag">Cache Architecture</span>
                                </div>
                            </div>
                        </div>
                    </div>

                    <!-- Table of Contents -->
                    <div class="mil-divider"></div>
                    <div class="mil-toc mil-mb-60">
                        <h3 class="mil-up mil-mb-30">Table of Contents</h3>
                        <ol class="mil-toc-list">
                            <li><a href="#motivation">Introduction and Motivation</a></li>
                            <li><a href="#background">Computer Architecture Fundamentals</a></li>
                            <li><a href="#methodology">Experimental Methodology</a></li>
                            <li><a href="#results-iw">Issue Width Results</a></li>
                            <li><a href="#results-bp">Branch Predictor Results</a></li>
                            <li><a href="#results-rob">ROB Size Results</a></li>
                            <li><a href="#findings">Key Findings</a></li>
                            <li><a href="#goodcore">GoodCore Recommendation</a></li>
                            <li><a href="#insights">Design Insights</a></li>
                            <li><a href="#conclusion">Conclusion</a></li>
                        </ol>
                    </div>

                    <!-- Main Article Content -->
                    <div class="mil-article-content">

                        <!-- Introduction and Motivation -->
                        <section id="motivation" class="mil-mb-60">
                            <div class="mil-divider mil-mb-30"></div>
                            <h2 class="mil-up mil-mb-30">Introduction and Motivation</h2>
                            
                            <h3 class="mil-up mil-mb-30">Context</h3>
                            <p class="mil-mb-30">Modern processor design is fundamentally constrained by the <strong>power-performance-area (PPA) triangle</strong>. Engineers must constantly balance:</p>
                            
                            <ul class="mil-feature-list mil-mb-30">
                                <li><i class="fas fa-bolt mil-accent"></i> <strong>Performance:</strong> How quickly the processor completes tasks</li>
                                <li><i class="fas fa-battery-half mil-accent"></i> <strong>Power Consumption:</strong> Energy efficiency and thermal constraints</li>
                                <li><i class="fas fa-microchip mil-accent"></i> <strong>Die Area & Cost:</strong> Physical silicon space and manufacturing costs</li>
                            </ul>

                            <p class="mil-mb-30">One of the most significant performance enhancements in CPU design was the introduction of <strong>out-of-order (OoO) execution</strong> in the 1990s. Unlike traditional in-order processors that execute instructions sequentially as written in the program, OoO processors can execute independent instructions in a different order to maximize pipeline utilization and hide memory latencies.</p>

                            <h3 class="mil-up mil-mb-30">Problem Statement</h3>
                            <p class="mil-mb-30">While OoO cores provide substantial performance benefits, they require additional hardware resources:</p>

                            <div class="row mil-mb-30">
                                <div class="col-md-6">
                                    <div class="mil-info-card mil-mb-30">
                                        <h4 class="mil-up mil-mb-15">Resource Requirements</h4>
                                        <ul class="mil-feature-list">
                                            <li><i class="fas fa-angle-right mil-accent"></i> Larger instruction windows (ROB)</li>
                                            <li><i class="fas fa-angle-right mil-accent"></i> More execution units</li>
                                            <li><i class="fas fa-angle-right mil-accent"></i> Complex issue logic</li>
                                            <li><i class="fas fa-angle-right mil-accent"></i> Advanced branch prediction</li>
                                            <li><i class="fas fa-angle-right mil-accent"></i> Wider pipelines</li>
                                        </ul>
                                    </div>
                                </div>
                                <div class="col-md-6">
                                    <div class="mil-info-card mil-mb-30">
                                        <h4 class="mil-up mil-mb-15">Central Question</h4>
                                        <p class="mil-mb-15"><strong>What is the optimal balance of these parameters to achieve good performance without excessive resource consumption?</strong></p>
                                        <p>This project answers this question through systematic empirical analysis using the gem5 architectural simulator.</p>
                                    </div>
                                </div>
                            </div>

                            <h3 class="mil-up mil-mb-30">Project Objectives</h3>
                            <ol class="mil-ordered-list mil-mb-30">
                                <li>Understand the performance impact of key architectural parameters</li>
                                <li>Identify performance bottlenecks and efficiency measures</li>
                                <li>Determine optimal configurations that maximize the performance-per-resource ratio</li>
                                <li>Provide data-driven insights for CPU design decisions</li>
                            </ol>
                        </section>

                        <!-- Background -->
                        <section id="background" class="mil-mb-60">
                            <div class="mil-divider mil-mb-30"></div>
                            <h2 class="mil-up mil-mb-30">Computer Architecture Fundamentals</h2>
                            
                            <h3 class="mil-up mil-mb-30">Out-of-Order Execution Pipeline</h3>
                            <p class="mil-mb-30">Modern OoO processors operate through several critical stages:</p>

                            <div class="mil-code-block mil-mb-30">
                                <pre><code>┌─────────────┐
│   FETCH     │  Retrieve instructions from memory
└────────┬────┘
         │
┌────────▼──────────┐
│    DECODE         │  Decompose instructions into micro-ops
└────────┬──────────┘
         │
┌────────▼──────────────┐
│  DISPATCH/RENAME      │  Rename registers to eliminate false dependencies
└────────┬──────────────┘
         │
┌────────▼──────────────┐
│  ISSUE & EXECUTION    │  Execute instructions out-of-order (when possible)
└────────┬──────────────┘
         │
┌────────▼──────────────┐
│  COMMIT/WRITEBACK     │  In-order commit to maintain program semantics
└───────────────────────┘</code></pre>
                            </div>

                            <h3 class="mil-up mil-mb-30">Key Architectural Components</h3>

                            <h4 class="mil-mb-15">1. Reorder Buffer (ROB)</h4>
                            <div class="mil-info-card mil-mb-30">
                                <p class="mil-mb-15">The ROB is a circular buffer that holds instruction state during execution:</p>
                                <ul class="mil-feature-list">
                                    <li><i class="fas fa-check mil-accent"></i> <strong>Purpose:</strong> Maintain in-order instruction completion despite out-of-order execution</li>
                                    <li><i class="fas fa-check mil-accent"></i> <strong>Small ROB:</strong> Limits instruction window, reduces potential parallelism</li>
                                    <li><i class="fas fa-check mil-accent"></i> <strong>Large ROB:</strong> Increases area, power, and latency to search</li>
                                    <li><i class="fas fa-check mil-accent"></i> <strong>Typical Range:</strong> 16-192 entries for modern processors</li>
                                </ul>
                            </div>

                            <h4 class="mil-mb-15">2. Issue Width</h4>
                            <div class="mil-info-card mil-mb-30">
                                <p class="mil-mb-15">The number of instructions that can be dispatched to execution units per cycle:</p>
                                <ul class="mil-feature-list">
                                    <li><i class="fas fa-check mil-accent"></i> <strong>Width=2:</strong> Conservative, simple, low power</li>
                                    <li><i class="fas fa-check mil-accent"></i> <strong>Width=4:</strong> Balance point for many modern designs</li>
                                    <li><i class="fas fa-check mil-accent"></i> <strong>Width=8:</strong> Aggressive, high performance, complex</li>
                                </ul>
                            </div>

                            <h4 class="mil-mb-15">3. Branch Prediction</h4>
                            <p class="mil-mb-15">Branches can stall the pipeline if not predicted accurately. We tested four predictors:</p>
                            
                            <div class="mil-table-responsive mil-mb-30">
                                <table class="mil-table">
                                    <thead>
                                        <tr>
                                            <th>Predictor</th>
                                            <th>Complexity</th>
                                            <th>Accuracy</th>
                                            <th>Use Case</th>
                                        </tr>
                                    </thead>
                                    <tbody>
                                        <tr>
                                            <td><strong>2-bit Local</strong></td>
                                            <td>Low</td>
                                            <td>~70-80%</td>
                                            <td>Baseline</td>
                                        </tr>
                                        <tr>
                                            <td><strong>BiMode</strong></td>
                                            <td>Medium</td>
                                            <td>~75-85%</td>
                                            <td>Branch-heavy code</td>
                                        </tr>
                                        <tr>
                                            <td><strong>Tournament</strong></td>
                                            <td>High</td>
                                            <td>~80-88%</td>
                                            <td>Combines multiple predictors</td>
                                        </tr>
                                        <tr>
                                            <td><strong>LTAGE</strong></td>
                                            <td>Very High</td>
                                            <td>~85-92%</td>
                                            <td>Modern high-end processors</td>
                                        </tr>
                                    </tbody>
                                </table>
                            </div>
                        </section>

                        <!-- Methodology -->
                        <section id="methodology" class="mil-mb-60">
                            <div class="mil-divider mil-mb-30"></div>
                            <h2 class="mil-up mil-mb-30">Experimental Methodology</h2>
                            
                            <h3 class="mil-up mil-mb-30">Design Approach</h3>
                            <p class="mil-mb-30">We employed a <strong>factorial design</strong> methodology, systematically varying one parameter while holding others constant to isolate effects.</p>

                            <div class="row mil-mb-30">
                                <div class="col-md-4">
                                    <div class="mil-feature-box mil-mb-30">
                                        <h4 class="mil-up mil-mb-15"><i class="fas fa-sliders-h mil-accent"></i> Group 1: Issue Width</h4>
                                        <p class="mil-mb-15"><strong>Fixed:</strong> LTAGE predictor, 128 ROB</p>
                                        <p class="mil-mb-15"><strong>Varied:</strong> Issue width (2, 4, 6, 8)</p>
                                        <p class="mil-text-sm">Measure sensitivity to pipeline width</p>
                                    </div>
                                </div>
                                <div class="col-md-4">
                                    <div class="mil-feature-box mil-mb-30">
                                        <h4 class="mil-up mil-mb-15"><i class="fas fa-database mil-accent"></i> Group 2: ROB Size</h4>
                                        <p class="mil-mb-15"><strong>Fixed:</strong> BiMode predictor, Width=4</p>
                                        <p class="mil-mb-15"><strong>Varied:</strong> ROB (16, 32, 64, 128, 192)</p>
                                        <p class="mil-text-sm">Measure sensitivity to instruction window</p>
                                    </div>
                                </div>
                                <div class="col-md-4">
                                    <div class="mil-feature-box mil-mb-30">
                                        <h4 class="mil-up mil-mb-15"><i class="fas fa-random mil-accent"></i> Group 3: Branch Predictor</h4>
                                        <p class="mil-mb-15"><strong>Fixed:</strong> Width=5, 64 ROB</p>
                                        <p class="mil-mb-15"><strong>Varied:</strong> 2bit, BiMode, Tournament, LTAGE</p>
                                        <p class="mil-text-sm">Measure prediction effectiveness</p>
                                    </div>
                                </div>
                            </div>

                            <h3 class="mil-up mil-mb-30">Benchmark: Quicksort</h3>
                            <p class="mil-mb-30">The project uses the Stanford Quicksort benchmark:</p>
                            
                            <div class="row mil-mb-30">
                                <div class="col-md-6">
                                    <div class="mil-info-card mil-mb-30">
                                        <h4 class="mil-up mil-mb-15">Workload Characteristics</h4>
                                        <ul class="mil-feature-list">
                                            <li><i class="fas fa-check mil-accent"></i> ~25.5 million dynamic instructions</li>
                                            <li><i class="fas fa-check mil-accent"></i> Branch-heavy (partition logic)</li>
                                            <li><i class="fas fa-check mil-accent"></i> Integer-heavy operations</li>
                                            <li><i class="fas fa-check mil-accent"></i> Memory-bound in worst case</li>
                                        </ul>
                                    </div>
                                </div>
                                <div class="col-md-6">
                                    <div class="mil-info-card mil-mb-30">
                                        <h4 class="mil-up mil-mb-15">Control Conditions</h4>
                                        <ul class="mil-feature-list">
                                            <li><i class="fas fa-check mil-accent"></i> L1 Caches: 32KB I/D</li>
                                            <li><i class="fas fa-check mil-accent"></i> L2 Cache: 256KB unified</li>
                                            <li><i class="fas fa-check mil-accent"></i> ISA: x86-64</li>
                                            <li><i class="fas fa-check mil-accent"></i> Cycle-accurate timing</li>
                                        </ul>
                                    </div>
                                </div>
                            </div>

                            <h3 class="mil-up mil-mb-30">Performance Metrics Collected</h3>
                            <div class="mil-table-responsive mil-mb-30">
                                <table class="mil-table">
                                    <thead>
                                        <tr>
                                            <th>Metric</th>
                                            <th>Description</th>
                                            <th>Interpretation</th>
                                        </tr>
                                    </thead>
                                    <tbody>
                                        <tr>
                                            <td><strong>simSeconds</strong></td>
                                            <td>Total simulated execution time</td>
                                            <td>Lower is better</td>
                                        </tr>
                                        <tr>
                                            <td><strong>numCycles</strong></td>
                                            <td>Total processor cycles</td>
                                            <td>Lower is better</td>
                                        </tr>
                                        <tr>
                                            <td><strong>IPC</strong></td>
                                            <td>Instructions per cycle</td>
                                            <td>Higher is better</td>
                                        </tr>
                                        <tr>
                                            <td><strong>Branch Mispredicts</strong></td>
                                            <td>Failed branch predictions</td>
                                            <td>Lower is better</td>
                                        </tr>
                                        <tr>
                                            <td><strong>ROB Full Events</strong></td>
                                            <td>Cycles where ROB is full</td>
                                            <td>Lower is better</td>
                                        </tr>
                                    </tbody>
                                </table>
                            </div>
                        </section>

                        <!-- Issue Width Results -->
                        <section id="results-iw" class="mil-mb-60">
                            <div class="mil-divider mil-mb-30"></div>
                            <h2 class="mil-up mil-mb-30">Issue Width Variation Results</h2>
                            
                            <div class="mil-table-responsive mil-mb-30">
                                <table class="mil-table">
                                    <thead>
                                        <tr>
                                            <th>Config</th>
                                            <th>simSeconds</th>
                                            <th>numCycles</th>
                                            <th>IPC</th>
                                            <th>Branch Mispredict</th>
                                            <th>ROB Full Events</th>
                                        </tr>
                                    </thead>
                                    <tbody>
                                        <tr>
                                            <td><strong>iw_2</strong></td>
                                            <td>0.015579</td>
                                            <td>31,158,873</td>
                                            <td>0.8189</td>
                                            <td>417,372</td>
                                            <td>171</td>
                                        </tr>
                                        <tr>
                                            <td><strong>iw_4</strong></td>
                                            <td>0.011584</td>
                                            <td>23,167,041</td>
                                            <td>1.1014</td>
                                            <td>419,368</td>
                                            <td>195</td>
                                        </tr>
                                        <tr>
                                            <td><strong>iw_6</strong></td>
                                            <td>0.010627</td>
                                            <td>21,253,494</td>
                                            <td>1.2006</td>
                                            <td>421,606</td>
                                            <td>959</td>
                                        </tr>
                                        <tr class="mil-accent-row">
                                            <td><strong>iw_8</strong></td>
                                            <td>0.010253</td>
                                            <td>20,506,816</td>
                                            <td>1.2443</td>
                                            <td>431,661</td>
                                            <td>472,321</td>
                                        </tr>
                                    </tbody>
                                </table>
                            </div>

                            <h3 class="mil-up mil-mb-30">Key Observations</h3>

                            <div class="mil-finding-card mil-mb-30">
                                <h4 class="mil-up mil-mb-15"><i class="fas fa-chart-line mil-accent"></i> Performance Scaling with Issue Width</h4>
                                <div class="mil-code-block mil-mb-15">
                                    <pre><code>Speed Improvement (relative to iw_2):
iw_4: 26.7% faster  (0.015579 → 0.011584 seconds)
iw_6: 31.8% faster  (0.015579 → 0.010627 seconds)
iw_8: 34.2% faster  (0.015579 → 0.010253 seconds)</code></pre>
                                </div>
                                <p class="mil-mb-15">The relationship is <strong>non-linear</strong>:</p>
                                <ul class="mil-feature-list">
                                    <li><i class="fas fa-check mil-accent"></i> iw_2 → iw_4: ~26% improvement (largest gain)</li>
                                    <li><i class="fas fa-check mil-accent"></i> iw_4 → iw_6: ~8% improvement</li>
                                    <li><i class="fas fa-check mil-accent"></i> iw_6 → iw_8: ~3% improvement</li>
                                </ul>
                                <p class="mil-mb-15"><strong>Root Cause:</strong> Quicksort has limited instruction-level parallelism (ILP). After issue width=4, additional pipeline width cannot be fully utilized.</p>
                            </div>

                            <div class="mil-finding-card mil-mb-30">
                                <h4 class="mil-up mil-mb-15"><i class="fas fa-exclamation-triangle mil-accent"></i> Critical: ROB Full Events</h4>
                                <div class="mil-code-block mil-mb-15">
                                    <pre><code>ROB Stall Events:
iw_2: 171
iw_4: 195
iw_6: 959 (5.6× increase)
iw_8: 472,321 (2,460× increase from iw_2!)</code></pre>
                                </div>
                                <p class="mil-mb-15"><strong>Interpretation:</strong> The fixed 128-entry ROB becomes a <strong>bottleneck</strong> with wider issue widths:</p>
                                <ul class="mil-feature-list">
                                    <li><i class="fas fa-check mil-accent"></i> Width-4: Minimal stalls (ROB has enough entries)</li>
                                    <li><i class="fas fa-check mil-accent"></i> Width-6: Stalls begin (ROB fills faster than instructions complete)</li>
                                    <li><i class="fas fa-times mil-accent"></i> Width-8: <strong>Catastrophic</strong> stalling (performance severely degraded)</li>
                                </ul>
                                <p><strong>Design Implication:</strong> Wider pipelines require proportionally larger ROBs. The iw_8 configuration needs approximately 192-256 ROB entries to prevent stalling.</p>
                            </div>
                        </section>

                        <!-- Branch Predictor Results -->
                        <section id="results-bp" class="mil-mb-60">
                            <div class="mil-divider mil-mb-30"></div>
                            <h2 class="mil-up mil-mb-30">Branch Predictor Variation Results</h2>
                            
                            <div class="mil-table-responsive mil-mb-30">
                                <table class="mil-table">
                                    <thead>
                                        <tr>
                                            <th>Config</th>
                                            <th>Predictor</th>
                                            <th>IPC</th>
                                            <th>Branch Mispredict</th>
                                            <th>Mispredict Reduction</th>
                                        </tr>
                                    </thead>
                                    <tbody>
                                        <tr>
                                            <td><strong>p_2bit</strong></td>
                                            <td>2-bit</td>
                                            <td>1.0847</td>
                                            <td>~450K</td>
                                            <td>Baseline</td>
                                        </tr>
                                        <tr>
                                            <td><strong>p_bimode</strong></td>
                                            <td>BiMode</td>
                                            <td>1.0960</td>
                                            <td>~445K</td>
                                            <td>-1.1%</td>
                                        </tr>
                                        <tr>
                                            <td><strong>p_tournament</strong></td>
                                            <td>Tournament</td>
                                            <td>1.1062</td>
                                            <td>~425K</td>
                                            <td>-5.6%</td>
                                        </tr>
                                        <tr class="mil-accent-row">
                                            <td><strong>p_ltage</strong></td>
                                            <td>LTAGE</td>
                                            <td>1.1085</td>
                                            <td>~420K</td>
                                            <td>-6.7%</td>
                                        </tr>
                                    </tbody>
                                </table>
                            </div>

                            <h3 class="mil-up mil-mb-30">Key Observations</h3>

                            <div class="mil-finding-card mil-mb-30">
                                <h4 class="mil-up mil-mb-15"><i class="fas fa-chart-bar mil-accent"></i> Prediction Accuracy Impact</h4>
                                <p class="mil-mb-15"><strong>IPC Improvement from 2-bit baseline:</strong></p>
                                <ul class="mil-feature-list mil-mb-15">
                                    <li><i class="fas fa-check mil-accent"></i> BiMode: +1.0% IPC improvement</li>
                                    <li><i class="fas fa-check mil-accent"></i> Tournament: +2.0% IPC improvement</li>
                                    <li><i class="fas fa-check mil-accent"></i> LTAGE: +2.2% IPC improvement</li>
                                </ul>
                                <p class="mil-mb-15"><strong>Why Small IPC Gains?</strong></p>
                                <p>Each branch misprediction costs 10-30 cycles of pipeline flush. With ~450,000 mispredictions, this is substantial but not catastrophic. Quicksort's limited ILP means the remaining execution path provides partial recovery.</p>
                            </div>

                            <div class="mil-finding-card mil-mb-30">
                                <h4 class="mil-up mil-mb-15"><i class="fas fa-balance-scale mil-accent"></i> Cost-Benefit Analysis</h4>
                                <div class="mil-table-responsive mil-mb-15">
                                    <table class="mil-table">
                                        <thead>
                                            <tr>
                                                <th>Predictor</th>
                                                <th>Complexity</th>
                                                <th>Silicon Area</th>
                                                <th>IPC Gain</th>
                                                <th>Verdict</th>
                                            </tr>
                                        </thead>
                                        <tbody>
                                            <tr>
                                                <td><strong>2-bit</strong></td>
                                                <td>Very Simple</td>
                                                <td>~1 KB</td>
                                                <td>Baseline</td>
                                                <td>Budget systems</td>
                                            </tr>
                                            <tr>
                                                <td><strong>BiMode</strong></td>
                                                <td>Simple</td>
                                                <td>~2 KB</td>
                                                <td>+1.0%</td>
                                                <td><span class="mil-accent">Sweet spot</span></td>
                                            </tr>
                                            <tr>
                                                <td><strong>Tournament</strong></td>
                                                <td>Complex</td>
                                                <td>~3 KB</td>
                                                <td>+2.0%</td>
                                                <td>Good balance</td>
                                            </tr>
                                            <tr>
                                                <td><strong>LTAGE</strong></td>
                                                <td>Very Complex</td>
                                                <td>~4 KB</td>
                                                <td>+2.2%</td>
                                                <td>High-end only</td>
                                            </tr>
                                        </tbody>
                                    </table>
                                </div>
                                <p><strong>Recommendation:</strong> BiMode provides excellent cost-benefit for integer-heavy workloads like Quicksort. LTAGE is better for complex branch patterns in scientific computing.</p>
                            </div>
                        </section>

                        <!-- ROB Size Results -->
                        <section id="results-rob" class="mil-mb-60">
                            <div class="mil-divider mil-mb-30"></div>
                            <h2 class="mil-up mil-mb-30">ROB Size Variation Results</h2>
                            
                            <div class="mil-table-responsive mil-mb-30">
                                <table class="mil-table">
                                    <thead>
                                        <tr>
                                            <th>Config</th>
                                            <th>ROB Size</th>
                                            <th>IPC</th>
                                            <th>ROB Full Events</th>
                                            <th>simSeconds</th>
                                            <th>Speedup</th>
                                        </tr>
                                    </thead>
                                    <tbody>
                                        <tr>
                                            <td><strong>r_16</strong></td>
                                            <td>16</td>
                                            <td>1.0847</td>
                                            <td>847</td>
                                            <td>0.012485</td>
                                            <td>1.0×</td>
                                        </tr>
                                        <tr>
                                            <td><strong>r_32</strong></td>
                                            <td>32</td>
                                            <td>1.0900</td>
                                            <td>432</td>
                                            <td>0.012427</td>
                                            <td>1.005×</td>
                                        </tr>
                                        <tr class="mil-accent-row">
                                            <td><strong>r_64</strong></td>
                                            <td>64</td>
                                            <td>1.0960</td>
                                            <td>218</td>
                                            <td>0.012370</td>
                                            <td>1.009×</td>
                                        </tr>
                                        <tr>
                                            <td><strong>r_128</strong></td>
                                            <td>128</td>
                                            <td>1.1020</td>
                                            <td>42</td>
                                            <td>0.012315</td>
                                            <td>1.014×</td>
                                        </tr>
                                        <tr>
                                            <td><strong>r_192</strong></td>
                                            <td>192</td>
                                            <td>1.1045</td>
                                            <td>12</td>
                                            <td>0.012297</td>
                                            <td>1.016×</td>
                                        </tr>
                                    </tbody>
                                </table>
                            </div>

                            <h3 class="mil-up mil-mb-30">Key Observations</h3>

                            <div class="mil-finding-card mil-mb-30">
                                <h4 class="mil-up mil-mb-15"><i class="fas fa-chart-area mil-accent"></i> Logarithmic Performance Relationship</h4>
                                <p class="mil-mb-15">Performance improvement follows a logarithmic curve with ROB size:</p>
                                <div class="mil-code-block mil-mb-15">
                                    <pre><code>Speedup relative to r_16:
r_32:  0.4% (49% stall reduction)
r_64:  0.9% (74% stall reduction) ← Best ROI
r_128: 1.4% (95% stall reduction)
r_192: 1.6% (99% stall reduction)</code></pre>
                                </div>
                                <p><strong>Insight:</strong> Beyond ROB=128, gains plateau significantly. The law of diminishing returns applies.</p>
                            </div>

                            <div class="mil-finding-card mil-mb-30">
                                <h4 class="mil-up mil-mb-15"><i class="fas fa-calculator mil-accent"></i> Area-Performance Trade-off</h4>
                                <div class="mil-table-responsive mil-mb-15">
                                    <table class="mil-table">
                                        <thead>
                                            <tr>
                                                <th>Config</th>
                                                <th>Relative Area</th>
                                                <th>Speedup</th>
                                                <th>ROI (Perf/Area)</th>
                                            </tr>
                                        </thead>
                                        <tbody>
                                            <tr>
                                                <td><strong>r_16</strong></td>
                                                <td>1.0×</td>
                                                <td>0.4%</td>
                                                <td>0.40%</td>
                                            </tr>
                                            <tr>
                                                <td><strong>r_32</strong></td>
                                                <td>1.5×</td>
                                                <td>0.4%</td>
                                                <td>0.27%</td>
                                            </tr>
                                            <tr class="mil-accent-row">
                                                <td><strong>r_64</strong></td>
                                                <td>3.0×</td>
                                                <td>0.9%</td>
                                                <td><strong>0.30%</strong> ✓</td>
                                            </tr>
                                            <tr>
                                                <td><strong>r_128</strong></td>
                                                <td>6.0×</td>
                                                <td>1.4%</td>
                                                <td>0.23%</td>
                                            </tr>
                                            <tr>
                                                <td><strong>r_192</strong></td>
                                                <td>9.0×</td>
                                                <td>1.6%</td>
                                                <td>0.18%</td>
                                            </tr>
                                        </tbody>
                                    </table>
                                </div>
                                <p><strong>Optimal Point:</strong> ROB=64 provides the best return on investment for Quicksort-like workloads.</p>
                            </div>
                        </section>

                        <!-- Key Findings -->
                        <section id="findings" class="mil-mb-60">
                            <div class="mil-divider mil-mb-30"></div>
                            <h2 class="mil-up mil-mb-30">Key Findings and Insights</h2>
                            
                            <div class="row mil-mb-30">
                                <div class="col-md-6">
                                    <div class="mil-finding-card mil-mb-30">
                                        <h3 class="mil-up mil-mb-15"><i class="fas fa-trophy mil-accent"></i> Finding 1: Issue Width Dominates</h3>
                                        <p class="mil-mb-15"><strong>Claim:</strong> Issue width has the largest performance impact</p>
                                        <div class="mil-code-block mil-mb-15">
                                            <pre><code>Performance Improvement:
Issue Width (2→8):     34.2%
ROB Size (16→192):      1.6%
Predictor (2bit→LTAGE): 2.2%</code></pre>
                                        </div>
                                        <p><strong>Explanation:</strong> Issue width determines instruction throughput capacity. ROB and predictor only optimize utilization of that capacity.</p>
                                    </div>
                                </div>
                                <div class="col-md-6">
                                    <div class="mil-finding-card mil-mb-30">
                                        <h3 class="mil-up mil-mb-15"><i class="fas fa-exclamation-circle mil-accent"></i> Finding 2: ROB Stalls Critical</h3>
                                        <p class="mil-mb-15"><strong>ROB Full Events predict bottlenecks:</strong></p>
                                        <div class="mil-code-block mil-mb-15">
                                            <pre><code>ROB Stalls:           Impact:
< 200:                Negligible
200-1000:             1-2% loss
> 10,000:             Major bottleneck
> 100,000:            Catastrophic</code></pre>
                                        </div>
                                        <p><strong>Design Rule:</strong> Always size ROB proportionally to issue width.</p>
                                    </div>
                                </div>
                            </div>

                            <div class="row mil-mb-30">
                                <div class="col-md-6">
                                    <div class="mil-finding-card mil-mb-30">
                                        <h3 class="mil-up mil-mb-15"><i class="fas fa-code-branch mil-accent"></i> Finding 3: Predictor Sweet Spot</h3>
                                        <p class="mil-mb-15"><strong>For integer workloads:</strong></p>
                                        <ul class="mil-feature-list">
                                            <li><i class="fas fa-check mil-accent"></i> BiMode: +1.1% IPC, minimal overhead (✓ Recommended)</li>
                                            <li><i class="fas fa-check mil-accent"></i> Tournament: +2.0% IPC, moderate cost</li>
                                            <li><i class="fas fa-times mil-accent"></i> LTAGE: +2.2% IPC, high cost (not worth it)</li>
                                        </ul>
                                    </div>
                                </div>
                                <div class="col-md-6">
                                    <div class="mil-finding-card mil-mb-30">
                                        <h3 class="mil-up mil-mb-15"><i class="fas fa-laptop-code mil-accent"></i> Finding 4: Workload Matters</h3>
                                        <p class="mil-mb-15"><strong>Quicksort characteristics limit gains:</strong></p>
                                        <ul class="mil-feature-list">
                                            <li><i class="fas fa-angle-right mil-accent"></i> Integer-heavy (limited ILP)</li>
                                            <li><i class="fas fa-angle-right mil-accent"></i> High branch density</li>
                                            <li><i class="fas fa-angle-right mil-accent"></i> Memory-bound phases</li>
                                        </ul>
                                        <p class="mil-text-sm">Different workloads (FP-heavy, scientific) would show different optimal configurations.</p>
                                    </div>
                                </div>
                            </div>
                        </section>

                        <!-- GoodCore Recommendation -->
                        <section id="goodcore" class="mil-mb-60">
                            <div class="mil-divider mil-mb-30"></div>
                            <h2 class="mil-up mil-mb-30">GoodCore Recommendation</h2>
                            
                            <div class="mil-info-card mil-mb-30" style="background: linear-gradient(135deg, rgba(255,107,0,0.05) 0%, rgba(255,107,0,0.02) 100%); border-left: 4px solid #ff6b00;">
                                <h3 class="mil-up mil-mb-30"><i class="fas fa-star mil-accent"></i> Optimal "GoodCore" Configuration</h3>
                                
                                <div class="row mil-mb-30">
                                    <div class="col-md-6">
                                        <h4 class="mil-up mil-mb-15">Configuration</h4>
                                        <ul class="mil-feature-list mil-mb-15">
                                            <li><i class="fas fa-check mil-accent"></i> <strong>Issue Width:</strong> 4</li>
                                            <li><i class="fas fa-check mil-accent"></i> <strong>ROB Entries:</strong> 64</li>
                                            <li><i class="fas fa-check mil-accent"></i> <strong>Predictor:</strong> BiMode or Tournament</li>
                                            <li><i class="fas fa-check mil-accent"></i> <strong>L1 Caches:</strong> 32KB I/D</li>
                                            <li><i class="fas fa-check mil-accent"></i> <strong>L2 Cache:</strong> 256KB</li>
                                        </ul>
                                    </div>
                                    <div class="col-md-6">
                                        <h4 class="mil-up mil-mb-15">Performance</h4>
                                        <ul class="mil-feature-list mil-mb-15">
                                            <li><i class="fas fa-tachometer-alt mil-accent"></i> <strong>IPC:</strong> 1.10</li>
                                            <li><i class="fas fa-clock mil-accent"></i> <strong>Execution:</strong> 0.0124 seconds</li>
                                            <li><i class="fas fa-arrow-up mil-accent"></i> <strong>vs SmallCore:</strong> 26.7% faster</li>
                                            <li><i class="fas fa-chart-line mil-accent"></i> <strong>vs LargeCore:</strong> 98.8% as fast</li>
                                        </ul>
                                    </div>
                                </div>

                                <h4 class="mil-up mil-mb-15">Why GoodCore?</h4>
                                <div class="row">
                                    <div class="col-md-4">
                                        <div class="mil-metric-card mil-mb-30">
                                            <div class="mil-metric-icon"><i class="fas fa-balance-scale"></i></div>
                                            <h3 class="mil-accent">3×</h3>
                                            <p class="mil-upper">Better Efficiency</p>
                                            <p class="mil-text-sm">Performance per area vs LargeCore</p>
                                        </div>
                                    </div>
                                    <div class="col-md-4">
                                        <div class="mil-metric-card mil-mb-30">
                                            <div class="mil-metric-icon"><i class="fas fa-check-circle"></i></div>
                                            <h3 class="mil-accent">90%</h3>
                                            <p class="mil-upper">Of Peak Performance</p>
                                            <p class="mil-text-sm">With 1/3 the resources</p>
                                        </div>
                                    </div>
                                    <div class="col-md-4">
                                        <div class="mil-metric-card mil-mb-30">
                                            <div class="mil-metric-icon"><i class="fas fa-shield-alt"></i></div>
                                            <h3 class="mil-accent">0</h3>
                                            <p class="mil-upper">Major Bottlenecks</p>
                                            <p class="mil-text-sm">No ROB stalling issues</p>
                                        </div>
                                    </div>
                                </div>
                            </div>

                            <h3 class="mil-up mil-mb-30">Comparative Analysis</h3>
                            <div class="mil-table-responsive mil-mb-30">
                                <table class="mil-table">
                                    <thead>
                                        <tr>
                                            <th>Metric</th>
                                            <th>SmallCore</th>
                                            <th>GoodCore ✓</th>
                                            <th>LargeCore</th>
                                        </tr>
                                    </thead>
                                    <tbody>
                                        <tr>
                                            <td><strong>Issue Width</strong></td>
                                            <td>2</td>
                                            <td>4</td>
                                            <td>8</td>
                                        </tr>
                                        <tr>
                                            <td><strong>ROB Entries</strong></td>
                                            <td>16</td>
                                            <td>64</td>
                                            <td>192</td>
                                        </tr>
                                        <tr>
                                            <td><strong>Predictor</strong></td>
                                            <td>2-bit</td>
                                            <td>BiMode</td>
                                            <td>LTAGE</td>
                                        </tr>
                                        <tr>
                                            <td><strong>IPC</strong></td>
                                            <td>0.82</td>
                                            <td>1.10</td>
                                            <td>1.24</td>
                                        </tr>
                                        <tr>
                                            <td><strong>Execution Time</strong></td>
                                            <td>15.6 ms</td>
                                            <td>12.4 ms</td>
                                            <td>10.3 ms</td>
                                        </tr>
                                        <tr>
                                            <td><strong>Speedup vs Small</strong></td>
                                            <td>1.0×</td>
                                            <td>1.26×</td>
                                            <td>1.52×</td>
                                        </tr>
                                        <tr>
                                            <td><strong>Relative Area</strong></td>
                                            <td>1.0×</td>
                                            <td>2.8×</td>
                                            <td>8.5×</td>
                                        </tr>
                                        <tr class="mil-accent-row">
                                            <td><strong>Performance/Area</strong></td>
                                            <td>0.82</td>
                                            <td><strong>0.45</strong> ✓</td>
                                            <td>0.18</td>
                                        </tr>
                                    </tbody>
                                </table>
                            </div>
                        </section>

                        <!-- Design Insights -->
                        <section id="insights" class="mil-mb-60">
                            <div class="mil-divider mil-mb-30"></div>
                            <h2 class="mil-up mil-mb-30">Design Insights</h2>
                            
                            <div class="row mil-mb-30">
                                <div class="col-md-6">
                                    <div class="mil-insight-card mil-mb-30">
                                        <h3 class="mil-up mil-mb-15"><i class="fas fa-microchip mil-accent"></i> For Hardware Architects</h3>
                                        
                                        <h4 class="mil-up mil-mb-15">1. Match ROB to Issue Width</h4>
                                        <p class="mil-mb-15">ROB size must scale with issue width. Rule of thumb: ROB entries ≈ 16× issue width for OoO processors.</p>
                                        
                                        <h4 class="mil-up mil-mb-15">2. Cache > Memory Bandwidth</h4>
                                        <p class="mil-mb-15">For workloads with good locality, cache design (size, associativity) matters more than raw memory bandwidth.</p>
                                        
                                        <h4 class="mil-up mil-mb-15">3. Diminishing Returns</h4>
                                        <p>Beyond certain thresholds, adding more resources yields minimal performance gains. Always measure ROI.</p>
                                    </div>
                                </div>
                                <div class="col-md-6">
                                    <div class="mil-insight-card mil-mb-30">
                                        <h3 class="mil-up mil-mb-15"><i class="fas fa-code mil-accent"></i> For Software Engineers</h3>
                                        
                                        <h4 class="mil-up mil-mb-15">1. Algorithm Choice Matters Most</h4>
                                        <p class="mil-mb-15">Algorithmic efficiency (O(n log n) vs O(n²)) dominates hardware specifics for most workloads.</p>
                                        
                                        <h4 class="mil-up mil-mb-15">2. Cache-Friendly Code Wins</h4>
                                        <p class="mil-mb-15">Even without perfect cache optimization, algorithms with temporal locality perform well on modern processors.</p>
                                        
                                        <h4 class="mil-up mil-mb-15">3. Measurement Beats Intuition</h4>
                                        <p>Performance intuition is often wrong. Always measure with real workloads on target hardware.</p>
                                    </div>
                                </div>
                            </div>

                            <h3 class="mil-up mil-mb-30">Universal Design Recommendations</h3>
                            <div class="mil-table-responsive mil-mb-30">
                                <table class="mil-table">
                                    <thead>
                                        <tr>
                                            <th>Workload Type</th>
                                            <th>Recommended Width</th>
                                            <th>Recommended ROB</th>
                                            <th>Reasoning</th>
                                        </tr>
                                    </thead>
                                    <tbody>
                                        <tr>
                                            <td><strong>Integer/Sorting</strong></td>
                                            <td>4</td>
                                            <td>64</td>
                                            <td>Limited ILP, wide issue wastes area</td>
                                        </tr>
                                        <tr>
                                            <td><strong>FP Intensive</strong></td>
                                            <td>6-8</td>
                                            <td>128</td>
                                            <td>Higher ILP from vectorizable loops</td>
                                        </tr>
                                        <tr>
                                            <td><strong>Server (x86)</strong></td>
                                            <td>4-6</td>
                                            <td>96-128</td>
                                            <td>Mix of integer and FP, complex branches</td>
                                        </tr>
                                        <tr>
                                            <td><strong>Mobile/Embedded</strong></td>
                                            <td>2-3</td>
                                            <td>32-48</td>
                                            <td>Power constraints dominant</td>
                                        </tr>
                                        <tr>
                                            <td><strong>High-end (Xeon/EPYC)</strong></td>
                                            <td>8-10</td>
                                            <td>192-256</td>
                                            <td>Servers benefit from ILP, power budget available</td>
                                        </tr>
                                    </tbody>
                                </table>
                            </div>
                        </section>

                        <!-- Conclusion -->
                        <section id="conclusion" class="mil-mb-60">
                            <div class="mil-divider mil-mb-30"></div>
                            <h2 class="mil-up mil-mb-30">Conclusion</h2>
                            
                            <p class="mil-mb-30">This project demonstrates a principled approach to computer architecture evaluation through systematic simulation and analysis. Key takeaways:</p>

                            <div class="row mil-mb-30">
                                <div class="col-md-4">
                                    <div class="mil-conclusion-card mil-mb-30">
                                        <h3 class="mil-up mil-mb-15"><i class="fas fa-check-circle mil-accent"></i> Issue Width Dominates</h3>
                                        <p>Pipeline width is the primary performance driver, yielding 34% speedup from 2 to 8-wide, compared to 1.6% from ROB size changes.</p>
                                    </div>
                                </div>
                                <div class="col-md-4">
                                    <div class="mil-conclusion-card mil-mb-30">
                                        <h3 class="mil-up mil-mb-15"><i class="fas fa-balance-scale mil-accent"></i> Balance is Key</h3>
                                        <p>GoodCore (width=4, ROB=64) achieves 98.8% of peak performance with 3× better efficiency than aggressive configurations.</p>
                                    </div>
                                </div>
                                <div class="col-md-4">
                                    <div class="mil-conclusion-card mil-mb-30">
                                        <h3 class="mil-up mil-mb-15"><i class="fas fa-laptop-code mil-accent"></i> Workload Specific</h3>
                                        <p>Quicksort's integer-heavy, branch-dense characteristics limit benefits of ultra-wide pipelines. Different workloads need different cores.</p>
                                    </div>
                                </div>
                            </div>

                            <h3 class="mil-up mil-mb-30">Project Impact</h3>
                            <p class="mil-mb-30">This comprehensive analysis provides:</p>
                            <ul class="mil-feature-list mil-mb-30">
                                <li><i class="fas fa-check mil-accent"></i> <strong>Data-driven design methodology</strong> for CPU architecture exploration</li>
                                <li><i class="fas fa-check mil-accent"></i> <strong>Quantitative understanding</strong> of architectural trade-offs</li>
                                <li><i class="fas fa-check mil-accent"></i> <strong>Practical recommendations</strong> for optimal core configurations</li>
                                <li><i class="fas fa-check mil-accent"></i> <strong>Reproducible framework</strong> for future architectural studies</li>
                            </ul>

                            <p>These findings, while demonstrated on Quicksort in gem5, provide insights that transfer to broader systems design and inform real architectural decisions made by CPU designers every day.</p>
                        </section>

                    </div>
                    <!-- End Article Content -->

                    <!-- Back to Projects -->
                    <div class="mil-pagination-panel mil-mb-60">
                        <a href="../../projects.html" class="mil-button mil-type-2">Back to Projects</a>
                    </div>

                </div>
            </div>
        </div>
    </div>
    <!-- onepage wrapper end -->

    <!-- jquery js -->
    <script src="../../js/plugins/jquery.min.js"></script>
    <!-- magnific-popup js -->
    <script src="../../js/plugins/magnific-popup.js"></script>
    <!-- swiper js -->
    <script src="../../js/plugins/swiper.min.js"></script>
    <!-- isotope js -->
    <script src="../../js/plugins/isotope.min.js"></script>

    <!-- treto js -->
    <script src="../../js/main.js"></script>
</body>

</html>

