Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Tue Feb 18 18:21:27 2025
| Host         : ECE-XILVIV23C10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Blinky_timing_summary_routed.rpt -pb Blinky_timing_summary_routed.pb -rpx Blinky_timing_summary_routed.rpx -warn_on_violation
| Design       : Blinky
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.281        0.000                      0                   53        0.261        0.000                      0                   53        3.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.281        0.000                      0                   53        0.261        0.000                      0                   53        3.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.704ns (21.799%)  route 2.526ns (78.201%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns = ( 13.648 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.057     6.155    i_clock_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.611 f  count_reg[18]/Q
                         net (fo=2, routed)           0.881     7.491    count[18]
    SLICE_X112Y104       LUT6 (Prop_lut6_I4_O)        0.124     7.615 r  count[25]_i_5/O
                         net (fo=2, routed)           0.824     8.439    count[25]_i_5_n_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I2_O)        0.124     8.563 r  count[25]_i_1/O
                         net (fo=26, routed)          0.821     9.384    pulse
    SLICE_X113Y106       FDRE                                         r  count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clock (IN)
                         net (fo=0)                   0.000     8.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.860    13.648    i_clock_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.481    14.130    
                         clock uncertainty           -0.035    14.094    
    SLICE_X113Y106       FDRE (Setup_fdre_C_R)       -0.429    13.665    count_reg[21]
  -------------------------------------------------------------------
                         required time                         13.665    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.704ns (21.799%)  route 2.526ns (78.201%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns = ( 13.648 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.057     6.155    i_clock_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.611 f  count_reg[18]/Q
                         net (fo=2, routed)           0.881     7.491    count[18]
    SLICE_X112Y104       LUT6 (Prop_lut6_I4_O)        0.124     7.615 r  count[25]_i_5/O
                         net (fo=2, routed)           0.824     8.439    count[25]_i_5_n_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I2_O)        0.124     8.563 r  count[25]_i_1/O
                         net (fo=26, routed)          0.821     9.384    pulse
    SLICE_X113Y106       FDRE                                         r  count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clock (IN)
                         net (fo=0)                   0.000     8.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.860    13.648    i_clock_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.481    14.130    
                         clock uncertainty           -0.035    14.094    
    SLICE_X113Y106       FDRE (Setup_fdre_C_R)       -0.429    13.665    count_reg[22]
  -------------------------------------------------------------------
                         required time                         13.665    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.704ns (21.799%)  route 2.526ns (78.201%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns = ( 13.648 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.057     6.155    i_clock_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.611 f  count_reg[18]/Q
                         net (fo=2, routed)           0.881     7.491    count[18]
    SLICE_X112Y104       LUT6 (Prop_lut6_I4_O)        0.124     7.615 r  count[25]_i_5/O
                         net (fo=2, routed)           0.824     8.439    count[25]_i_5_n_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I2_O)        0.124     8.563 r  count[25]_i_1/O
                         net (fo=26, routed)          0.821     9.384    pulse
    SLICE_X113Y106       FDRE                                         r  count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clock (IN)
                         net (fo=0)                   0.000     8.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.860    13.648    i_clock_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.481    14.130    
                         clock uncertainty           -0.035    14.094    
    SLICE_X113Y106       FDRE (Setup_fdre_C_R)       -0.429    13.665    count_reg[23]
  -------------------------------------------------------------------
                         required time                         13.665    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.704ns (21.799%)  route 2.526ns (78.201%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns = ( 13.648 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.057     6.155    i_clock_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.611 f  count_reg[18]/Q
                         net (fo=2, routed)           0.881     7.491    count[18]
    SLICE_X112Y104       LUT6 (Prop_lut6_I4_O)        0.124     7.615 r  count[25]_i_5/O
                         net (fo=2, routed)           0.824     8.439    count[25]_i_5_n_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I2_O)        0.124     8.563 r  count[25]_i_1/O
                         net (fo=26, routed)          0.821     9.384    pulse
    SLICE_X113Y106       FDRE                                         r  count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clock (IN)
                         net (fo=0)                   0.000     8.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.860    13.648    i_clock_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.481    14.130    
                         clock uncertainty           -0.035    14.094    
    SLICE_X113Y106       FDRE (Setup_fdre_C_R)       -0.429    13.665    count_reg[24]
  -------------------------------------------------------------------
                         required time                         13.665    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.704ns (22.775%)  route 2.387ns (77.225%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns = ( 13.648 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.057     6.155    i_clock_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.611 f  count_reg[18]/Q
                         net (fo=2, routed)           0.881     7.491    count[18]
    SLICE_X112Y104       LUT6 (Prop_lut6_I4_O)        0.124     7.615 r  count[25]_i_5/O
                         net (fo=2, routed)           0.824     8.439    count[25]_i_5_n_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I2_O)        0.124     8.563 r  count[25]_i_1/O
                         net (fo=26, routed)          0.683     9.246    pulse
    SLICE_X113Y105       FDRE                                         r  count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clock (IN)
                         net (fo=0)                   0.000     8.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.860    13.648    i_clock_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.506    14.155    
                         clock uncertainty           -0.035    14.119    
    SLICE_X113Y105       FDRE (Setup_fdre_C_R)       -0.429    13.690    count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.690    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.704ns (22.775%)  route 2.387ns (77.225%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns = ( 13.648 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.057     6.155    i_clock_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.611 f  count_reg[18]/Q
                         net (fo=2, routed)           0.881     7.491    count[18]
    SLICE_X112Y104       LUT6 (Prop_lut6_I4_O)        0.124     7.615 r  count[25]_i_5/O
                         net (fo=2, routed)           0.824     8.439    count[25]_i_5_n_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I2_O)        0.124     8.563 r  count[25]_i_1/O
                         net (fo=26, routed)          0.683     9.246    pulse
    SLICE_X113Y105       FDRE                                         r  count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clock (IN)
                         net (fo=0)                   0.000     8.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.860    13.648    i_clock_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.506    14.155    
                         clock uncertainty           -0.035    14.119    
    SLICE_X113Y105       FDRE (Setup_fdre_C_R)       -0.429    13.690    count_reg[18]
  -------------------------------------------------------------------
                         required time                         13.690    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.704ns (22.775%)  route 2.387ns (77.225%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns = ( 13.648 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.057     6.155    i_clock_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.611 f  count_reg[18]/Q
                         net (fo=2, routed)           0.881     7.491    count[18]
    SLICE_X112Y104       LUT6 (Prop_lut6_I4_O)        0.124     7.615 r  count[25]_i_5/O
                         net (fo=2, routed)           0.824     8.439    count[25]_i_5_n_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I2_O)        0.124     8.563 r  count[25]_i_1/O
                         net (fo=26, routed)          0.683     9.246    pulse
    SLICE_X113Y105       FDRE                                         r  count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clock (IN)
                         net (fo=0)                   0.000     8.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.860    13.648    i_clock_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.506    14.155    
                         clock uncertainty           -0.035    14.119    
    SLICE_X113Y105       FDRE (Setup_fdre_C_R)       -0.429    13.690    count_reg[19]
  -------------------------------------------------------------------
                         required time                         13.690    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.704ns (22.775%)  route 2.387ns (77.225%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns = ( 13.648 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.057     6.155    i_clock_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.611 f  count_reg[18]/Q
                         net (fo=2, routed)           0.881     7.491    count[18]
    SLICE_X112Y104       LUT6 (Prop_lut6_I4_O)        0.124     7.615 r  count[25]_i_5/O
                         net (fo=2, routed)           0.824     8.439    count[25]_i_5_n_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I2_O)        0.124     8.563 r  count[25]_i_1/O
                         net (fo=26, routed)          0.683     9.246    pulse
    SLICE_X113Y105       FDRE                                         r  count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clock (IN)
                         net (fo=0)                   0.000     8.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.860    13.648    i_clock_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.506    14.155    
                         clock uncertainty           -0.035    14.119    
    SLICE_X113Y105       FDRE (Setup_fdre_C_R)       -0.429    13.690    count_reg[20]
  -------------------------------------------------------------------
                         required time                         13.690    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.704ns (23.289%)  route 2.319ns (76.711%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.649ns = ( 13.649 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.057     6.155    i_clock_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.611 f  count_reg[18]/Q
                         net (fo=2, routed)           0.881     7.491    count[18]
    SLICE_X112Y104       LUT6 (Prop_lut6_I4_O)        0.124     7.615 r  count[25]_i_5/O
                         net (fo=2, routed)           0.824     8.439    count[25]_i_5_n_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I2_O)        0.124     8.563 r  count[25]_i_1/O
                         net (fo=26, routed)          0.614     9.178    pulse
    SLICE_X113Y102       FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clock (IN)
                         net (fo=0)                   0.000     8.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.861    13.649    i_clock_IBUF_BUFG
    SLICE_X113Y102       FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.481    14.131    
                         clock uncertainty           -0.035    14.095    
    SLICE_X113Y102       FDRE (Setup_fdre_C_R)       -0.429    13.666    count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.666    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.704ns (23.289%)  route 2.319ns (76.711%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.649ns = ( 13.649 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.057     6.155    i_clock_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.611 f  count_reg[18]/Q
                         net (fo=2, routed)           0.881     7.491    count[18]
    SLICE_X112Y104       LUT6 (Prop_lut6_I4_O)        0.124     7.615 r  count[25]_i_5/O
                         net (fo=2, routed)           0.824     8.439    count[25]_i_5_n_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I2_O)        0.124     8.563 r  count[25]_i_1/O
                         net (fo=26, routed)          0.614     9.178    pulse
    SLICE_X113Y102       FDRE                                         r  count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clock (IN)
                         net (fo=0)                   0.000     8.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.861    13.649    i_clock_IBUF_BUFG
    SLICE_X113Y102       FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.481    14.131    
                         clock uncertainty           -0.035    14.095    
    SLICE_X113Y102       FDRE (Setup_fdre_C_R)       -0.429    13.666    count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.666    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  4.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.828    i_clock_IBUF_BUFG
    SLICE_X113Y104       FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.141     1.969 r  count_reg[16]/Q
                         net (fo=2, routed)           0.117     2.087    count[16]
    SLICE_X113Y104       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.195 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.195    p_1_in[16]
    SLICE_X113Y104       FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.361    i_clock_IBUF_BUFG
    SLICE_X113Y104       FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.532     1.828    
    SLICE_X113Y104       FDRE (Hold_fdre_C_D)         0.105     1.933    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.828    i_clock_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y106       FDRE (Prop_fdre_C_Q)         0.141     1.969 r  count_reg[24]/Q
                         net (fo=2, routed)           0.117     2.087    count[24]
    SLICE_X113Y106       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.195 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.195    p_1_in[24]
    SLICE_X113Y106       FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.361    i_clock_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  count_reg[24]/C
                         clock pessimism             -0.532     1.828    
    SLICE_X113Y106       FDRE (Hold_fdre_C_D)         0.105     1.933    count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.828    i_clock_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.141     1.969 r  count_reg[12]/Q
                         net (fo=2, routed)           0.119     2.089    count[12]
    SLICE_X113Y103       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.197 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.197    p_1_in[12]
    SLICE_X113Y103       FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.361    i_clock_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.532     1.828    
    SLICE_X113Y103       FDRE (Hold_fdre_C_D)         0.105     1.933    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.828    i_clock_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.141     1.969 r  count_reg[20]/Q
                         net (fo=2, routed)           0.120     2.090    count[20]
    SLICE_X113Y105       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.198 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.198    p_1_in[20]
    SLICE_X113Y105       FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.361    i_clock_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.532     1.828    
    SLICE_X113Y105       FDRE (Hold_fdre_C_D)         0.105     1.933    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.719     1.829    i_clock_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y101       FDRE (Prop_fdre_C_Q)         0.141     1.970 r  count_reg[4]/Q
                         net (fo=2, routed)           0.120     2.091    count[4]
    SLICE_X113Y101       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.199 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.199    p_1_in[4]
    SLICE_X113Y101       FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.995     2.362    i_clock_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.532     1.829    
    SLICE_X113Y101       FDRE (Hold_fdre_C_D)         0.105     1.934    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.719     1.829    i_clock_IBUF_BUFG
    SLICE_X113Y102       FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDRE (Prop_fdre_C_Q)         0.141     1.970 r  count_reg[8]/Q
                         net (fo=2, routed)           0.120     2.091    count[8]
    SLICE_X113Y102       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.199 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.199    p_1_in[8]
    SLICE_X113Y102       FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.995     2.362    i_clock_IBUF_BUFG
    SLICE_X113Y102       FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.532     1.829    
    SLICE_X113Y102       FDRE (Hold_fdre_C_D)         0.105     1.934    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.828    i_clock_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y106       FDRE (Prop_fdre_C_Q)         0.141     1.969 r  count_reg[21]/Q
                         net (fo=2, routed)           0.116     2.086    count[21]
    SLICE_X113Y106       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.201 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.201    p_1_in[21]
    SLICE_X113Y106       FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.361    i_clock_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  count_reg[21]/C
                         clock pessimism             -0.532     1.828    
    SLICE_X113Y106       FDRE (Hold_fdre_C_D)         0.105     1.933    count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.828    i_clock_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.141     1.969 r  count_reg[9]/Q
                         net (fo=2, routed)           0.116     2.086    count[9]
    SLICE_X113Y103       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.201 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.201    p_1_in[9]
    SLICE_X113Y103       FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.361    i_clock_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  count_reg[9]/C
                         clock pessimism             -0.532     1.828    
    SLICE_X113Y103       FDRE (Hold_fdre_C_D)         0.105     1.933    count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.414%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.828    i_clock_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.141     1.969 r  count_reg[11]/Q
                         net (fo=2, routed)           0.121     2.090    count[11]
    SLICE_X113Y103       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.201 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.201    p_1_in[11]
    SLICE_X113Y103       FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.361    i_clock_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.532     1.828    
    SLICE_X113Y103       FDRE (Hold_fdre_C_D)         0.105     1.933    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.414%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.828    i_clock_IBUF_BUFG
    SLICE_X113Y104       FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.141     1.969 r  count_reg[15]/Q
                         net (fo=2, routed)           0.121     2.090    count[15]
    SLICE_X113Y104       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.201 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.201    p_1_in[15]
    SLICE_X113Y104       FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.361    i_clock_IBUF_BUFG
    SLICE_X113Y104       FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.532     1.828    
    SLICE_X113Y104       FDRE (Hold_fdre_C_D)         0.105     1.933    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  i_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y102  count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y103  count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y103  count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y103  count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y104  count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y104  count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y104  count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y104  count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y105  count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y102  count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y102  count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y102  count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y102  count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.778ns  (logic 4.099ns (70.940%)  route 1.679ns (29.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.058     6.156    i_clock_IBUF_BUFG
    SLICE_X112Y102       FDRE                                         r  pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.518     6.674 r  pulse_reg/Q
                         net (fo=2, routed)           1.679     8.353    o_led_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.581    11.934 r  o_led_OBUF_inst/O
                         net (fo=0)                   0.000    11.934    o_led
    M14                                                               r  o_led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.445ns (80.411%)  route 0.352ns (19.589%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.719     1.829    i_clock_IBUF_BUFG
    SLICE_X112Y102       FDRE                                         r  pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.164     1.993 r  pulse_reg/Q
                         net (fo=2, routed)           0.352     2.346    o_led_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.627 r  o_led_OBUF_inst/O
                         net (fo=0)                   0.000     3.627    o_led
    M14                                                               r  o_led (OUT)
  -------------------------------------------------------------------    -------------------





