# sva_work
Playing around with sva

Interesting examples of System Verilog assertion. Writing SVA for either simulation or formal verification is an art. So
decided to collect some examples of it.
