$date
	Fri Sep 17 00:40:41 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module shifter8_tb $end
$var wire 8 ! outP [7:0] $end
$var reg 8 " inP [7:0] $end
$var reg 2 # select [1:0] $end
$var reg 8 $ temp [7:0] $end
$var integer 32 % idx [31:0] $end
$var integer 32 & seed [31:0] $end
$scope module DUT $end
$var wire 8 ' from_alu [7:0] $end
$var wire 2 ( shift_operation [1:0] $end
$var reg 8 ) to_bus [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10100000 )
b0 (
b10100000 '
b111010110000100110010100011111 &
b0 %
b10100000 $
b0 #
b10100000 "
b10100000 !
$end
#10
b1000000 !
b1000000 )
b1 #
b1 (
b1 %
#20
b1010000 !
b1010000 )
b10 #
b10 (
b10 %
#30
b1000001 !
b1000001 )
b11 #
b11 (
b11 %
#40
b100 %
#50
