read -sv run_verilog_mid/adder_32b_8_91_93433e87437887434cd5d55217eafa6a.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_91_93433e87437887434cd5d55217eafa6a_yosys.v
