# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../HydroProccess.gen/sources_1/bd/MicroBlaze/ipshared/c2c6" --include "../../../../HydroProccess.gen/sources_1/bd/MicroBlaze/ipshared/ec67/hdl" \
"../../../../HydroProccess.srcs/sources_1/new/BlockRam.v" \
"../../../../HydroProccess.srcs/sources_1/new/CC.v" \
"../../../../HydroProccess.srcs/sources_1/new/BRAMMUX.v" \
"../../../../HydroProccess.srcs/sources_1/new/waveParser.v" \
"../../../../HydroProccess.srcs/sources_1/new/100khzclk.v" \
"../../../../HydroProccess.srcs/sources_1/new/AddressFixer.v" \
"../../../../HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_clk_wiz_0_0/MicroBlaze_clk_wiz_0_0_clk_wiz.v" \
"../../../../HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_clk_wiz_0_0/MicroBlaze_clk_wiz_0_0.v" \
"../../../../HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_BlockRam_0_0/sim/MicroBlaze_BlockRam_0_0.v" \
"../../../../HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_CC_0_0/sim/MicroBlaze_CC_0_0.v" \
"../../../../HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_BRAMMUX_0_0/sim/MicroBlaze_BRAMMUX_0_0.v" \
"../../../../HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_waveParser_0_0/sim/MicroBlaze_waveParser_0_0.v" \
"../../../../HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_clk1Mhz_0_0/sim/MicroBlaze_clk1Mhz_0_0.v" \
"../../../../HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_xlslice_0_0/sim/MicroBlaze_xlslice_0_0.v" \
"../../../../HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_AddressFixer_0_0/sim/MicroBlaze_AddressFixer_0_0.v" \
"../../../../HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_blk_mem_gen_0_0/sim/MicroBlaze_blk_mem_gen_0_0.v" \
"../../../../HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_xlconstant_0_0/sim/MicroBlaze_xlconstant_0_0.v" \
"../../../../HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_lmb_bram_0/sim/MicroBlaze_lmb_bram_0.v" \
"../../../../HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_xbar_0/sim/MicroBlaze_xbar_0.v" \
"../../../../HydroProccess.ip_user_files/bd/MicroBlaze/sim/MicroBlaze.v" \
"../../../../HydroProccess.gen/sources_1/bd/MicroBlaze/hdl/MicroBlaze_wrapper.v" \
"../../../../HydroProccess.srcs/sim_1/new/TestBench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
