/************************************************************************************************/
/*                                                                                              */
/*  Copyright 2011  Broadcom Corporation                                                        */
/*                                                                                              */
/*     Unless you and Broadcom execute a separate written software license agreement governing  */
/*     use of this software, this software is licensed to you under the terms of the GNU        */
/*     General Public License version 2 (the GPL), available at                                 */
/*                                                                                              */
/*          http://www.broadcom.com/licenses/GPLv2.php                                          */
/*                                                                                              */
/*     with the following added to such license:                                                */
/*                                                                                              */
/*     As a special exception, the copyright holders of this software give you permission to    */
/*     link this software with independent modules, and to copy and distribute the resulting    */
/*     executable under terms of your choice, provided that you also meet, for each linked      */
/*     independent module, the terms and conditions of the license of that module.              */
/*     An independent module is a module which is not derived from this software.  The special  */
/*     exception does not apply to any modifications of the software.                           */
/*                                                                                              */
/*     Notwithstanding the above, under no circumstances may you combine this software in any   */
/*     way with any other Broadcom software provided under a license other than the GPL,        */
/*     without Broadcom's express prior written consent.                                        */
/*                                                                                              */
/*     Date     : Generated on 4/25/2011 11:6:8                                             */
/*     RDB file : /projects/BIGISLAND/revA0                                                                   */
/************************************************************************************************/

#ifndef __BRCM_RDB_SSPI_H__
#define __BRCM_RDB_SSPI_H__

#define SSPI_DSP_CONTROL_OFFSET                                           0x00000000
#define SSPI_DSP_CONTROL_TYPE                                             UInt32
#define SSPI_DSP_CONTROL_RESERVED_MASK                                    0x60FFFFF0
#define    SSPI_DSP_CONTROL_SSPI_SOFT_RESET_SHIFT                         31
#define    SSPI_DSP_CONTROL_SSPI_SOFT_RESET_MASK                          0x80000000
#define    SSPI_DSP_CONTROL_SSPI_DBG_BYPASS_SHIFT                         28
#define    SSPI_DSP_CONTROL_SSPI_DBG_BYPASS_MASK                          0x10000000
#define    SSPI_DSP_CONTROL_SSPI_DBG_SELECT_SHIFT                         24
#define    SSPI_DSP_CONTROL_SSPI_DBG_SELECT_MASK                          0x0F000000
#define    SSPI_DSP_CONTROL_SSPI_AUDIOPATH_ON_SHIFT                       3
#define    SSPI_DSP_CONTROL_SSPI_AUDIOPATH_ON_MASK                        0x00000008
#define    SSPI_DSP_CONTROL_SSPI_SIDETONE_ON_SHIFT                        2
#define    SSPI_DSP_CONTROL_SSPI_SIDETONE_ON_MASK                         0x00000004
#define    SSPI_DSP_CONTROL_SSPI_SLAVE_SHIFT                              1
#define    SSPI_DSP_CONTROL_SSPI_SLAVE_MASK                               0x00000002
#define    SSPI_DSP_CONTROL_SSPI_ENABLE_SHIFT                             0
#define    SSPI_DSP_CONTROL_SSPI_ENABLE_MASK                              0x00000001

#define SSPI_DSP_CONFIGURATION_CHECK_OFFSET                               0x00000002
#define SSPI_DSP_CONFIGURATION_CHECK_TYPE                                 UInt32
#define SSPI_DSP_CONFIGURATION_CHECK_RESERVED_MASK                        0xF0F80000
#define    SSPI_DSP_CONFIGURATION_CHECK_FIFO_MAXSIZE_SHIFT                24
#define    SSPI_DSP_CONFIGURATION_CHECK_FIFO_MAXSIZE_MASK                 0x0F000000
#define    SSPI_DSP_CONFIGURATION_CHECK_DMA_NUMBER_SHIFT                  17
#define    SSPI_DSP_CONFIGURATION_CHECK_DMA_NUMBER_MASK                   0x00060000
#define    SSPI_DSP_CONFIGURATION_CHECK_SEQUENCE_NUMBER_SHIFT             12
#define    SSPI_DSP_CONFIGURATION_CHECK_SEQUENCE_NUMBER_MASK              0x0001F000
#define    SSPI_DSP_CONFIGURATION_CHECK_FRAME_NUMBER_SHIFT                9
#define    SSPI_DSP_CONFIGURATION_CHECK_FRAME_NUMBER_MASK                 0x00000E00
#define    SSPI_DSP_CONFIGURATION_CHECK_TASK_NUMBER_SHIFT                 6
#define    SSPI_DSP_CONFIGURATION_CHECK_TASK_NUMBER_MASK                  0x000001C0
#define    SSPI_DSP_CONFIGURATION_CHECK_FIFO_NUMBER_SHIFT                 4
#define    SSPI_DSP_CONFIGURATION_CHECK_FIFO_NUMBER_MASK                  0x00000030
#define    SSPI_DSP_CONFIGURATION_CHECK_TX_NUMBER_SHIFT                   3
#define    SSPI_DSP_CONFIGURATION_CHECK_TX_NUMBER_MASK                    0x00000008
#define    SSPI_DSP_CONFIGURATION_CHECK_CS_NUMBER_SHIFT                   1
#define    SSPI_DSP_CONFIGURATION_CHECK_CS_NUMBER_MASK                    0x00000006
#define    SSPI_DSP_CONFIGURATION_CHECK_SIDETONE_ON_SHIFT                 0
#define    SSPI_DSP_CONFIGURATION_CHECK_SIDETONE_ON_MASK                  0x00000001

#define SSPI_DSP_INTERRUPT_STATUS_OFFSET                                  0x00000008
#define SSPI_DSP_INTERRUPT_STATUS_TYPE                                    UInt32
#define SSPI_DSP_INTERRUPT_STATUS_RESERVED_MASK                           0x0FF8F800
#define    SSPI_DSP_INTERRUPT_STATUS_DMA_TX0_STATUS_SHIFT                 31
#define    SSPI_DSP_INTERRUPT_STATUS_DMA_TX0_STATUS_MASK                  0x80000000
#define    SSPI_DSP_INTERRUPT_STATUS_DMA_RX0_STATUS_SHIFT                 30
#define    SSPI_DSP_INTERRUPT_STATUS_DMA_RX0_STATUS_MASK                  0x40000000
#define    SSPI_DSP_INTERRUPT_STATUS_DMA_TX1_STATUS_SHIFT                 29
#define    SSPI_DSP_INTERRUPT_STATUS_DMA_TX1_STATUS_MASK                  0x20000000
#define    SSPI_DSP_INTERRUPT_STATUS_DMA_RX1_STATUS_SHIFT                 28
#define    SSPI_DSP_INTERRUPT_STATUS_DMA_RX1_STATUS_MASK                  0x10000000
#define    SSPI_DSP_INTERRUPT_STATUS_AJUMP_STATUS_SHIFT                   18
#define    SSPI_DSP_INTERRUPT_STATUS_AJUMP_STATUS_MASK                    0x00040000
#define    SSPI_DSP_INTERRUPT_STATUS_FIFO_OVERRUN_STATUS_SHIFT            17
#define    SSPI_DSP_INTERRUPT_STATUS_FIFO_OVERRUN_STATUS_MASK             0x00020000
#define    SSPI_DSP_INTERRUPT_STATUS_FIFO_UNDERRUN_STATUS_SHIFT           16
#define    SSPI_DSP_INTERRUPT_STATUS_FIFO_UNDERRUN_STATUS_MASK            0x00010000
#define    SSPI_DSP_INTERRUPT_STATUS_MASTER_CLKEXT_TIMEOUT_STATUS_SHIFT   10
#define    SSPI_DSP_INTERRUPT_STATUS_MASTER_CLKEXT_TIMEOUT_STATUS_MASK    0x00000400
#define    SSPI_DSP_INTERRUPT_STATUS_SLAVE_TIMEOUT_STATUS_SHIFT           9
#define    SSPI_DSP_INTERRUPT_STATUS_SLAVE_TIMEOUT_STATUS_MASK            0x00000200
#define    SSPI_DSP_INTERRUPT_STATUS_SLAVE_PROTOCOL_STATUS_SHIFT          8
#define    SSPI_DSP_INTERRUPT_STATUS_SLAVE_PROTOCOL_STATUS_MASK           0x00000100
#define    SSPI_DSP_INTERRUPT_STATUS_PIO_TX_START_STATUS_SHIFT            7
#define    SSPI_DSP_INTERRUPT_STATUS_PIO_TX_START_STATUS_MASK             0x00000080
#define    SSPI_DSP_INTERRUPT_STATUS_PIO_TX_STOP_STATUS_SHIFT             6
#define    SSPI_DSP_INTERRUPT_STATUS_PIO_TX_STOP_STATUS_MASK              0x00000040
#define    SSPI_DSP_INTERRUPT_STATUS_PIO_RX_START_STATUS_SHIFT            5
#define    SSPI_DSP_INTERRUPT_STATUS_PIO_RX_START_STATUS_MASK             0x00000020
#define    SSPI_DSP_INTERRUPT_STATUS_PIO_RX_STOP_STATUS_SHIFT             4
#define    SSPI_DSP_INTERRUPT_STATUS_PIO_RX_STOP_STATUS_MASK              0x00000010
#define    SSPI_DSP_INTERRUPT_STATUS_APB_TX_ERROR_ACCESS_STATUS_SHIFT     3
#define    SSPI_DSP_INTERRUPT_STATUS_APB_TX_ERROR_ACCESS_STATUS_MASK      0x00000008
#define    SSPI_DSP_INTERRUPT_STATUS_APB_RX_ERROR_ACCESS_STATUS_SHIFT     2
#define    SSPI_DSP_INTERRUPT_STATUS_APB_RX_ERROR_ACCESS_STATUS_MASK      0x00000004
#define    SSPI_DSP_INTERRUPT_STATUS_SCHEDULER_STATUS_SHIFT               1
#define    SSPI_DSP_INTERRUPT_STATUS_SCHEDULER_STATUS_MASK                0x00000002
#define    SSPI_DSP_INTERRUPT_STATUS_COPY_SSPI_INT_SHIFT                  0
#define    SSPI_DSP_INTERRUPT_STATUS_COPY_SSPI_INT_MASK                   0x00000001

#define SSPI_DSP_INTERRUPT_ENABLE_OFFSET                                  0x0000000A
#define SSPI_DSP_INTERRUPT_ENABLE_TYPE                                    UInt32
#define SSPI_DSP_INTERRUPT_ENABLE_RESERVED_MASK                           0x0FF8F801
#define    SSPI_DSP_INTERRUPT_ENABLE_DMA_TX0_INTERRUPT_ENB_SHIFT          31
#define    SSPI_DSP_INTERRUPT_ENABLE_DMA_TX0_INTERRUPT_ENB_MASK           0x80000000
#define    SSPI_DSP_INTERRUPT_ENABLE_DMA_RX0_INTERRUPT_ENB_SHIFT          30
#define    SSPI_DSP_INTERRUPT_ENABLE_DMA_RX0_INTERRUPT_ENB_MASK           0x40000000
#define    SSPI_DSP_INTERRUPT_ENABLE_DMA_TX1_INTERRUPT_ENB_SHIFT          29
#define    SSPI_DSP_INTERRUPT_ENABLE_DMA_TX1_INTERRUPT_ENB_MASK           0x20000000
#define    SSPI_DSP_INTERRUPT_ENABLE_DMA_RX1_INTERRUPT_ENB_SHIFT          28
#define    SSPI_DSP_INTERRUPT_ENABLE_DMA_RX1_INTERRUPT_ENB_MASK           0x10000000
#define    SSPI_DSP_INTERRUPT_ENABLE_AJUMP_INTERRUPT_ENB_SHIFT            18
#define    SSPI_DSP_INTERRUPT_ENABLE_AJUMP_INTERRUPT_ENB_MASK             0x00040000
#define    SSPI_DSP_INTERRUPT_ENABLE_FIFO_OVERRUN_INTERRUPT_ENB_SHIFT     17
#define    SSPI_DSP_INTERRUPT_ENABLE_FIFO_OVERRUN_INTERRUPT_ENB_MASK      0x00020000
#define    SSPI_DSP_INTERRUPT_ENABLE_FIFO_UNDERRUN_INTERRUPT_ENB_SHIFT    16
#define    SSPI_DSP_INTERRUPT_ENABLE_FIFO_UNDERRUN_INTERRUPT_ENB_MASK     0x00010000
#define    SSPI_DSP_INTERRUPT_ENABLE_MASTER_CLKEXT_TIMEOUT_INTERRUPT_ENB_SHIFT 10
#define    SSPI_DSP_INTERRUPT_ENABLE_MASTER_CLKEXT_TIMEOUT_INTERRUPT_ENB_MASK 0x00000400
#define    SSPI_DSP_INTERRUPT_ENABLE_SLAVE_TIMEOUT_INTERRUPT_ENB_SHIFT    9
#define    SSPI_DSP_INTERRUPT_ENABLE_SLAVE_TIMEOUT_INTERRUPT_ENB_MASK     0x00000200
#define    SSPI_DSP_INTERRUPT_ENABLE_SLAVE_PROTOCOL_INTERRUPT_ENB_SHIFT   8
#define    SSPI_DSP_INTERRUPT_ENABLE_SLAVE_PROTOCOL_INTERRUPT_ENB_MASK    0x00000100
#define    SSPI_DSP_INTERRUPT_ENABLE_PIO_TX_START_INTERRUPT_ENB_SHIFT     7
#define    SSPI_DSP_INTERRUPT_ENABLE_PIO_TX_START_INTERRUPT_ENB_MASK      0x00000080
#define    SSPI_DSP_INTERRUPT_ENABLE_PIO_TX_STOP_INTERRUPT_ENB_SHIFT      6
#define    SSPI_DSP_INTERRUPT_ENABLE_PIO_TX_STOP_INTERRUPT_ENB_MASK       0x00000040
#define    SSPI_DSP_INTERRUPT_ENABLE_PIO_RX_START_INTERRUPT_ENB_SHIFT     5
#define    SSPI_DSP_INTERRUPT_ENABLE_PIO_RX_START_INTERRUPT_ENB_MASK      0x00000020
#define    SSPI_DSP_INTERRUPT_ENABLE_PIO_RX_STOP_INTERRUPT_ENB_SHIFT      4
#define    SSPI_DSP_INTERRUPT_ENABLE_PIO_RX_STOP_INTERRUPT_ENB_MASK       0x00000010
#define    SSPI_DSP_INTERRUPT_ENABLE_APB_TX_ERROR_INTERRUPT_ENB_SHIFT     3
#define    SSPI_DSP_INTERRUPT_ENABLE_APB_TX_ERROR_INTERRUPT_ENB_MASK      0x00000008
#define    SSPI_DSP_INTERRUPT_ENABLE_APB_RX_ERROR_INTERRUPT_ENB_SHIFT     2
#define    SSPI_DSP_INTERRUPT_ENABLE_APB_RX_ERROR_INTERRUPT_ENB_MASK      0x00000004
#define    SSPI_DSP_INTERRUPT_ENABLE_SCHEDULER_INTERRUPT_ENB_SHIFT        1
#define    SSPI_DSP_INTERRUPT_ENABLE_SCHEDULER_INTERRUPT_ENB_MASK         0x00000002

#define SSPI_DSP_DETAIL_INTERRUPT_STATUS_OFFSET                           0x0000000C
#define SSPI_DSP_DETAIL_INTERRUPT_STATUS_TYPE                             UInt32
#define SSPI_DSP_DETAIL_INTERRUPT_STATUS_RESERVED_MASK                    0x00000000
#define    SSPI_DSP_DETAIL_INTERRUPT_STATUS_FIFO_OVERRUN_VECTOR_SHIFT     28
#define    SSPI_DSP_DETAIL_INTERRUPT_STATUS_FIFO_OVERRUN_VECTOR_MASK      0xF0000000
#define    SSPI_DSP_DETAIL_INTERRUPT_STATUS_FIFO_UNDERRUN_VECTOR_SHIFT    24
#define    SSPI_DSP_DETAIL_INTERRUPT_STATUS_FIFO_UNDERRUN_VECTOR_MASK     0x0F000000
#define    SSPI_DSP_DETAIL_INTERRUPT_STATUS_PIO_TX_START_VECTOR_SHIFT     20
#define    SSPI_DSP_DETAIL_INTERRUPT_STATUS_PIO_TX_START_VECTOR_MASK      0x00F00000
#define    SSPI_DSP_DETAIL_INTERRUPT_STATUS_PIO_TX_STOP_VECTOR_SHIFT      16
#define    SSPI_DSP_DETAIL_INTERRUPT_STATUS_PIO_TX_STOP_VECTOR_MASK       0x000F0000
#define    SSPI_DSP_DETAIL_INTERRUPT_STATUS_PIO_RX_START_VECTOR_SHIFT     12
#define    SSPI_DSP_DETAIL_INTERRUPT_STATUS_PIO_RX_START_VECTOR_MASK      0x0000F000
#define    SSPI_DSP_DETAIL_INTERRUPT_STATUS_PIO_RX_STOP_VECTOR_SHIFT      8
#define    SSPI_DSP_DETAIL_INTERRUPT_STATUS_PIO_RX_STOP_VECTOR_MASK       0x00000F00
#define    SSPI_DSP_DETAIL_INTERRUPT_STATUS_APB_TX_ERROR_ACCESS_VECTOR_SHIFT 4
#define    SSPI_DSP_DETAIL_INTERRUPT_STATUS_APB_TX_ERROR_ACCESS_VECTOR_MASK 0x000000F0
#define    SSPI_DSP_DETAIL_INTERRUPT_STATUS_APB_RX_ERROR_ACCESS_VECTOR_SHIFT 0
#define    SSPI_DSP_DETAIL_INTERRUPT_STATUS_APB_RX_ERROR_ACCESS_VECTOR_MASK 0x0000000F

#define SSPI_DSP_INTERRUPT_ERROR_ENABLE_OFFSET                            0x0000000E
#define SSPI_DSP_INTERRUPT_ERROR_ENABLE_TYPE                              UInt32
#define SSPI_DSP_INTERRUPT_ERROR_ENABLE_RESERVED_MASK                     0x0FF8F801
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_DMA_TX0_INTERRUPT_ERROR_ENB_SHIFT 31
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_DMA_TX0_INTERRUPT_ERROR_ENB_MASK 0x80000000
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_DMA_RX0_INTERRUPT_ERROR_ENB_SHIFT 30
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_DMA_RX0_INTERRUPT_ERROR_ENB_MASK 0x40000000
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_DMA_TX1_INTERRUPT_ERROR_ENB_SHIFT 29
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_DMA_TX1_INTERRUPT_ERROR_ENB_MASK 0x20000000
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_DMA_RX1_INTERRUPT_ERROR_ENB_SHIFT 28
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_DMA_RX1_INTERRUPT_ERROR_ENB_MASK 0x10000000
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_AJUMP_INTERRUPT_ERROR_ENB_SHIFT 18
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_AJUMP_INTERRUPT_ERROR_ENB_MASK 0x00040000
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_FIFO_OVERRUN_INTERRUPT_ERROR_ENB_SHIFT 17
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_FIFO_OVERRUN_INTERRUPT_ERROR_ENB_MASK 0x00020000
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_FIFO_UNDERRUN_INTERRUPT_ERROR_ENB_SHIFT 16
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_FIFO_UNDERRUN_INTERRUPT_ERROR_ENB_MASK 0x00010000
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_MASTER_CLKEXT_TIMEOUT_INTERRUPT_ERROR__ENB_SHIFT 10
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_MASTER_CLKEXT_TIMEOUT_INTERRUPT_ERROR__ENB_MASK 0x00000400
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_SLAVE_TIMEOUT_INTERRUPT_ERROR_ENB_SHIFT 9
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_SLAVE_TIMEOUT_INTERRUPT_ERROR_ENB_MASK 0x00000200
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_SLAVE_PROTOCOL_INTERRUPT_ERROR_ENB_SHIFT 8
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_SLAVE_PROTOCOL_INTERRUPT_ERROR_ENB_MASK 0x00000100
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_PIO_TX_START_INTERRUPT_ERROR_ENB_SHIFT 7
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_PIO_TX_START_INTERRUPT_ERROR_ENB_MASK 0x00000080
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_PIO_TX_STOP_INTERRUPT_ERROR_ENB_SHIFT 6
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_PIO_TX_STOP_INTERRUPT_ERROR_ENB_MASK 0x00000040
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_PIO_RX_START_INTERRUPT_ERROR_ENB_SHIFT 5
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_PIO_RX_START_INTERRUPT_ERROR_ENB_MASK 0x00000020
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_PIO_RX_STOP_INTERRUPT_ERROR_ENB_SHIFT 4
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_PIO_RX_STOP_INTERRUPT_ERROR_ENB_MASK 0x00000010
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_APB_TX_ERROR_INTERRUPT_ERROR_ENB_SHIFT 3
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_APB_TX_ERROR_INTERRUPT_ERROR_ENB_MASK 0x00000008
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_APB_RX_ERROR_INTERRUPT_ERROR_ENB_SHIFT 2
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_APB_RX_ERROR_INTERRUPT_ERROR_ENB_MASK 0x00000004
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_SCHEDULER_INTERRUPT_ERROR_ENB_SHIFT 1
#define    SSPI_DSP_INTERRUPT_ERROR_ENABLE_SCHEDULER_INTERRUPT_ERROR_ENB_MASK 0x00000002

#define SSPI_DSP_SCHEDULER_CONTROL_OFFSET                                 0x00000010
#define SSPI_DSP_SCHEDULER_CONTROL_TYPE                                   UInt32
#define SSPI_DSP_SCHEDULER_CONTROL_RESERVED_MASK                          0x03FFFFC2
#define    SSPI_DSP_SCHEDULER_CONTROL_SCH_CURRENT_TASK_SHIFT              29
#define    SSPI_DSP_SCHEDULER_CONTROL_SCH_CURRENT_TASK_MASK               0xE0000000
#define    SSPI_DSP_SCHEDULER_CONTROL_SCH_WAIT_BEFORE_START_SHIFT         28
#define    SSPI_DSP_SCHEDULER_CONTROL_SCH_WAIT_BEFORE_START_MASK          0x10000000
#define    SSPI_DSP_SCHEDULER_CONTROL_SCH_NO_TASK_ENABLED_SHIFT           27
#define    SSPI_DSP_SCHEDULER_CONTROL_SCH_NO_TASK_ENABLED_MASK            0x08000000
#define    SSPI_DSP_SCHEDULER_CONTROL_SCH_SLAVE_TRANSFERSTARTED_SHIFT     26
#define    SSPI_DSP_SCHEDULER_CONTROL_SCH_SLAVE_TRANSFERSTARTED_MASK      0x04000000
#define    SSPI_DSP_SCHEDULER_CONTROL_SCH_INITIAL_TASK_SHIFT              3
#define    SSPI_DSP_SCHEDULER_CONTROL_SCH_INITIAL_TASK_MASK               0x00000038
#define    SSPI_DSP_SCHEDULER_CONTROL_SCH_INITIAL_CHOOSEN_SHIFT           2
#define    SSPI_DSP_SCHEDULER_CONTROL_SCH_INITIAL_CHOOSEN_MASK            0x00000004
#define    SSPI_DSP_SCHEDULER_CONTROL_SCH_ENABLE_SHIFT                    0
#define    SSPI_DSP_SCHEDULER_CONTROL_SCH_ENABLE_MASK                     0x00000001

#define SSPI_DSP_SEQUENCE_CONTROL_OFFSET                                  0x00000012
#define SSPI_DSP_SEQUENCE_CONTROL_TYPE                                    UInt32
#define SSPI_DSP_SEQUENCE_CONTROL_RESERVED_MASK                           0x0400FFFF
#define    SSPI_DSP_SEQUENCE_CONTROL_PC_SHIFT                             27
#define    SSPI_DSP_SEQUENCE_CONTROL_PC_MASK                              0xF8000000
#define    SSPI_DSP_SEQUENCE_CONTROL_LOOP_REGISTER_SHIFT                  16
#define    SSPI_DSP_SEQUENCE_CONTROL_LOOP_REGISTER_MASK                   0x03FF0000

#define SSPI_DSP_STATE_MACHINE_CONTROL_OFFSET                             0x00000014
#define SSPI_DSP_STATE_MACHINE_CONTROL_TYPE                               UInt32
#define SSPI_DSP_STATE_MACHINE_CONTROL_RESERVED_MASK                      0xFFFFC000
#define    SSPI_DSP_STATE_MACHINE_CONTROL_MASTER_CSOEN3_IDLE_SHIFT        13
#define    SSPI_DSP_STATE_MACHINE_CONTROL_MASTER_CSOEN3_IDLE_MASK         0x00002000
#define    SSPI_DSP_STATE_MACHINE_CONTROL_MASTER_CS3_IDLE_SHIFT           12
#define    SSPI_DSP_STATE_MACHINE_CONTROL_MASTER_CS3_IDLE_MASK            0x00001000
#define    SSPI_DSP_STATE_MACHINE_CONTROL_MASTER_CSOEN2_IDLE_SHIFT        11
#define    SSPI_DSP_STATE_MACHINE_CONTROL_MASTER_CSOEN2_IDLE_MASK         0x00000800
#define    SSPI_DSP_STATE_MACHINE_CONTROL_MASTER_CS2_IDLE_SHIFT           10
#define    SSPI_DSP_STATE_MACHINE_CONTROL_MASTER_CS2_IDLE_MASK            0x00000400
#define    SSPI_DSP_STATE_MACHINE_CONTROL_MASTER_CSOEN1_IDLE_SHIFT        9
#define    SSPI_DSP_STATE_MACHINE_CONTROL_MASTER_CSOEN1_IDLE_MASK         0x00000200
#define    SSPI_DSP_STATE_MACHINE_CONTROL_MASTER_CS1_IDLE_SHIFT           8
#define    SSPI_DSP_STATE_MACHINE_CONTROL_MASTER_CS1_IDLE_MASK            0x00000100
#define    SSPI_DSP_STATE_MACHINE_CONTROL_MASTER_CSOEN0_IDLE_SHIFT        7
#define    SSPI_DSP_STATE_MACHINE_CONTROL_MASTER_CSOEN0_IDLE_MASK         0x00000080
#define    SSPI_DSP_STATE_MACHINE_CONTROL_MASTER_CS0_IDLE_SHIFT           6
#define    SSPI_DSP_STATE_MACHINE_CONTROL_MASTER_CS0_IDLE_MASK            0x00000040
#define    SSPI_DSP_STATE_MACHINE_CONTROL_MASTER_SCLKOEN_IDLE_SHIFT       5
#define    SSPI_DSP_STATE_MACHINE_CONTROL_MASTER_SCLKOEN_IDLE_MASK        0x00000020
#define    SSPI_DSP_STATE_MACHINE_CONTROL_MASTER_SCLK_IDLE_SHIFT          4
#define    SSPI_DSP_STATE_MACHINE_CONTROL_MASTER_SCLK_IDLE_MASK           0x00000010
#define    SSPI_DSP_STATE_MACHINE_CONTROL_MS_TXOEN1_IDLE_SHIFT            3
#define    SSPI_DSP_STATE_MACHINE_CONTROL_MS_TXOEN1_IDLE_MASK             0x00000008
#define    SSPI_DSP_STATE_MACHINE_CONTROL_MS_TX1_IDLE_SHIFT               2
#define    SSPI_DSP_STATE_MACHINE_CONTROL_MS_TX1_IDLE_MASK                0x00000004
#define    SSPI_DSP_STATE_MACHINE_CONTROL_MS_TXOEN0_IDLE_SHIFT            1
#define    SSPI_DSP_STATE_MACHINE_CONTROL_MS_TXOEN0_IDLE_MASK             0x00000002
#define    SSPI_DSP_STATE_MACHINE_CONTROL_MS_TX0_IDLE_SHIFT               0
#define    SSPI_DSP_STATE_MACHINE_CONTROL_MS_TX0_IDLE_MASK                0x00000001

#define SSPI_DSP_STATE_MACHINE_TIMEOUT_OFFSET                             0x00000016
#define SSPI_DSP_STATE_MACHINE_TIMEOUT_TYPE                               UInt32
#define SSPI_DSP_STATE_MACHINE_TIMEOUT_RESERVED_MASK                      0x00000000
#define    SSPI_DSP_STATE_MACHINE_TIMEOUT_SLAVE_TIMEOUT_VALUE_SHIFT       16
#define    SSPI_DSP_STATE_MACHINE_TIMEOUT_SLAVE_TIMEOUT_VALUE_MASK        0xFFFF0000
#define    SSPI_DSP_STATE_MACHINE_TIMEOUT_SCLKEXT_TIMEOUT_VALUE_SHIFT     0
#define    SSPI_DSP_STATE_MACHINE_TIMEOUT_SCLKEXT_TIMEOUT_VALUE_MASK      0x0000FFFF

#define SSPI_DSP_FIFO_SHARING_OFFSET                                      0x00000018
#define SSPI_DSP_FIFO_SHARING_TYPE                                        UInt32
#define SSPI_DSP_FIFO_SHARING_RESERVED_MASK                               0xFFFF0000
#define    SSPI_DSP_FIFO_SHARING_FIFO_RX_3_SIZE_SHIFT                     14
#define    SSPI_DSP_FIFO_SHARING_FIFO_RX_3_SIZE_MASK                      0x0000C000
#define    SSPI_DSP_FIFO_SHARING_FIFO_RX_2_SIZE_SHIFT                     12
#define    SSPI_DSP_FIFO_SHARING_FIFO_RX_2_SIZE_MASK                      0x00003000
#define    SSPI_DSP_FIFO_SHARING_FIFO_RX_1_SIZE_SHIFT                     10
#define    SSPI_DSP_FIFO_SHARING_FIFO_RX_1_SIZE_MASK                      0x00000C00
#define    SSPI_DSP_FIFO_SHARING_FIFO_RX_0_SIZE_SHIFT                     8
#define    SSPI_DSP_FIFO_SHARING_FIFO_RX_0_SIZE_MASK                      0x00000300
#define    SSPI_DSP_FIFO_SHARING_FIFO_TX_3_SIZE_SHIFT                     6
#define    SSPI_DSP_FIFO_SHARING_FIFO_TX_3_SIZE_MASK                      0x000000C0
#define    SSPI_DSP_FIFO_SHARING_FIFO_TX_2_SIZE_SHIFT                     4
#define    SSPI_DSP_FIFO_SHARING_FIFO_TX_2_SIZE_MASK                      0x00000030
#define    SSPI_DSP_FIFO_SHARING_FIFO_TX_1_SIZE_SHIFT                     2
#define    SSPI_DSP_FIFO_SHARING_FIFO_TX_1_SIZE_MASK                      0x0000000C
#define    SSPI_DSP_FIFO_SHARING_FIFO_TX_0_SIZE_SHIFT                     0
#define    SSPI_DSP_FIFO_SHARING_FIFO_TX_0_SIZE_MASK                      0x00000003

#define SSPI_DSP_CLKDIV_OFFSET                                            0x0000001A
#define SSPI_DSP_CLKDIV_TYPE                                              UInt32
#define SSPI_DSP_CLKDIV_RESERVED_MASK                                     0x3F800000
#define    SSPI_DSP_CLKDIV_CLK_CHOICE_SHIFT                               30
#define    SSPI_DSP_CLKDIV_CLK_CHOICE_MASK                                0xC0000000
#define    SSPI_DSP_CLKDIV_CLKDIV_FACTOR_REF_SHIFT                        16
#define    SSPI_DSP_CLKDIV_CLKDIV_FACTOR_REF_MASK                         0x007F0000
#define    SSPI_DSP_CLKDIV_CLKDIV_FACTOR_SIDETONE_SHIFT                   12
#define    SSPI_DSP_CLKDIV_CLKDIV_FACTOR_SIDETONE_MASK                    0x0000F000
#define    SSPI_DSP_CLKDIV_CLKDIV_FACTOR_2_SHIFT                          8
#define    SSPI_DSP_CLKDIV_CLKDIV_FACTOR_2_MASK                           0x00000F00
#define    SSPI_DSP_CLKDIV_CLKDIV_FACTOR_1_SHIFT                          4
#define    SSPI_DSP_CLKDIV_CLKDIV_FACTOR_1_MASK                           0x000000F0
#define    SSPI_DSP_CLKDIV_CLKDIV_FACTOR_0_SHIFT                          0
#define    SSPI_DSP_CLKDIV_CLKDIV_FACTOR_0_MASK                           0x0000000F

#define SSPI_DSP_CLKGEN_OFFSET                                            0x0000001C
#define SSPI_DSP_CLKGEN_TYPE                                              UInt32
#define SSPI_DSP_CLKGEN_RESERVED_MASK                                     0x03000000
#define    SSPI_DSP_CLKGEN_CLKGEN_RESYNC_ENABLE_SHIFT                     31
#define    SSPI_DSP_CLKGEN_CLKGEN_RESYNC_ENABLE_MASK                      0x80000000
#define    SSPI_DSP_CLKGEN_CLKGEN_TRIGGER_SEL_SHIFT                       26
#define    SSPI_DSP_CLKGEN_CLKGEN_TRIGGER_SEL_MASK                        0x7C000000
#define    SSPI_DSP_CLKGEN_CLKGEN_NB_CYCLE_EDGE_SHIFT                     12
#define    SSPI_DSP_CLKGEN_CLKGEN_NB_CYCLE_EDGE_MASK                      0x00FFF000
#define    SSPI_DSP_CLKGEN_CLKGEN_NB_EDGES_SHIFT                          0
#define    SSPI_DSP_CLKGEN_CLKGEN_NB_EDGES_MASK                           0x00000FFF

#define SSPI_DSP_FIFOTX_0_CONTROL_OFFSET                                  0x00000020
#define SSPI_DSP_FIFOTX_0_CONTROL_TYPE                                    UInt32
#define SSPI_DSP_FIFOTX_0_CONTROL_RESERVED_MASK                           0x0003F000
#define    SSPI_DSP_FIFOTX_0_CONTROL_FIFOTX0_LEVEL_SHIFT                  20
#define    SSPI_DSP_FIFOTX_0_CONTROL_FIFOTX0_LEVEL_MASK                   0xFFF00000
#define    SSPI_DSP_FIFOTX_0_CONTROL_FIFOTX0_EMPTY_SHIFT                  19
#define    SSPI_DSP_FIFOTX_0_CONTROL_FIFOTX0_EMPTY_MASK                   0x00080000
#define    SSPI_DSP_FIFOTX_0_CONTROL_FIFOTX0_FULL_SHIFT                   18
#define    SSPI_DSP_FIFOTX_0_CONTROL_FIFOTX0_FULL_MASK                    0x00040000
#define    SSPI_DSP_FIFOTX_0_CONTROL_FIFOTX0_REPEAT_READ_SHIFT            8
#define    SSPI_DSP_FIFOTX_0_CONTROL_FIFOTX0_REPEAT_READ_MASK             0x00000F00
#define    SSPI_DSP_FIFOTX_0_CONTROL_FIFOTX0_PIO_START_ENABLE_SHIFT       7
#define    SSPI_DSP_FIFOTX_0_CONTROL_FIFOTX0_PIO_START_ENABLE_MASK        0x00000080
#define    SSPI_DSP_FIFOTX_0_CONTROL_FIFOTX0_PIO_STOP_ENABLE_SHIFT        6
#define    SSPI_DSP_FIFOTX_0_CONTROL_FIFOTX0_PIO_STOP_ENABLE_MASK         0x00000040
#define    SSPI_DSP_FIFOTX_0_CONTROL_FIFOTX0_ENDIANESS_SHIFT              5
#define    SSPI_DSP_FIFOTX_0_CONTROL_FIFOTX0_ENDIANESS_MASK               0x00000020
#define    SSPI_DSP_FIFOTX_0_CONTROL_FIFOTX0_DATA_WRITE_SIZE_SHIFT        3
#define    SSPI_DSP_FIFOTX_0_CONTROL_FIFOTX0_DATA_WRITE_SIZE_MASK         0x00000018
#define    SSPI_DSP_FIFOTX_0_CONTROL_FIFOTX0_DATA_PACKING_SHIFT           1
#define    SSPI_DSP_FIFOTX_0_CONTROL_FIFOTX0_DATA_PACKING_MASK            0x00000006
#define    SSPI_DSP_FIFOTX_0_CONTROL_FIFOTX0_RESET_SHIFT                  0
#define    SSPI_DSP_FIFOTX_0_CONTROL_FIFOTX0_RESET_MASK                   0x00000001

#define SSPI_DSP_FIFOTX_0_THRESHOLD_OFFSET                                0x00000022
#define SSPI_DSP_FIFOTX_0_THRESHOLD_TYPE                                  UInt32
#define SSPI_DSP_FIFOTX_0_THRESHOLD_RESERVED_MASK                         0x000FFFFF
#define    SSPI_DSP_FIFOTX_0_THRESHOLD_FIFOTX0_TRESHOLD_SHIFT             20
#define    SSPI_DSP_FIFOTX_0_THRESHOLD_FIFOTX0_TRESHOLD_MASK              0xFFF00000

#define SSPI_DSP_FIFORX_0_CONTROL_OFFSET                                  0x00000024
#define SSPI_DSP_FIFORX_0_CONTROL_TYPE                                    UInt32
#define SSPI_DSP_FIFORX_0_CONTROL_RESERVED_MASK                           0x0003F000
#define    SSPI_DSP_FIFORX_0_CONTROL_FIFORX0_LEVEL_SHIFT                  20
#define    SSPI_DSP_FIFORX_0_CONTROL_FIFORX0_LEVEL_MASK                   0xFFF00000
#define    SSPI_DSP_FIFORX_0_CONTROL_FIFORX0_EMPTY_SHIFT                  19
#define    SSPI_DSP_FIFORX_0_CONTROL_FIFORX0_EMPTY_MASK                   0x00080000
#define    SSPI_DSP_FIFORX_0_CONTROL_FIFORX0_FULL_SHIFT                   18
#define    SSPI_DSP_FIFORX_0_CONTROL_FIFORX0_FULL_MASK                    0x00040000
#define    SSPI_DSP_FIFORX_0_CONTROL_FIFORX0_REPEAT_WRITE_SHIFT           8
#define    SSPI_DSP_FIFORX_0_CONTROL_FIFORX0_REPEAT_WRITE_MASK            0x00000F00
#define    SSPI_DSP_FIFORX_0_CONTROL_FIFORX0_PIO_START_ENABLE_SHIFT       7
#define    SSPI_DSP_FIFORX_0_CONTROL_FIFORX0_PIO_START_ENABLE_MASK        0x00000080
#define    SSPI_DSP_FIFORX_0_CONTROL_FIFORX0_PIO_STOP_ENABLE_SHIFT        6
#define    SSPI_DSP_FIFORX_0_CONTROL_FIFORX0_PIO_STOP_ENABLE_MASK         0x00000040
#define    SSPI_DSP_FIFORX_0_CONTROL_FIFORX0_ENDIANESS_SHIFT              5
#define    SSPI_DSP_FIFORX_0_CONTROL_FIFORX0_ENDIANESS_MASK               0x00000020
#define    SSPI_DSP_FIFORX_0_CONTROL_FIFORX0_DATA_READ_SIZE_SHIFT         3
#define    SSPI_DSP_FIFORX_0_CONTROL_FIFORX0_DATA_READ_SIZE_MASK          0x00000018
#define    SSPI_DSP_FIFORX_0_CONTROL_FIFORX0_DATA_PACKING_SHIFT           1
#define    SSPI_DSP_FIFORX_0_CONTROL_FIFORX0_DATA_PACKING_MASK            0x00000006
#define    SSPI_DSP_FIFORX_0_CONTROL_FIFORX0_RESET_SHIFT                  0
#define    SSPI_DSP_FIFORX_0_CONTROL_FIFORX0_RESET_MASK                   0x00000001

#define SSPI_DSP_FIFORX_0_THRESHOLD_OFFSET                                0x00000026
#define SSPI_DSP_FIFORX_0_THRESHOLD_TYPE                                  UInt32
#define SSPI_DSP_FIFORX_0_THRESHOLD_RESERVED_MASK                         0x000FFFFF
#define    SSPI_DSP_FIFORX_0_THRESHOLD_FIFORX0_TRESHOLD_SHIFT             20
#define    SSPI_DSP_FIFORX_0_THRESHOLD_FIFORX0_TRESHOLD_MASK              0xFFF00000

#define SSPI_DSP_FIFOTX_1_CONTROL_OFFSET                                  0x00000028
#define SSPI_DSP_FIFOTX_1_CONTROL_TYPE                                    UInt32
#define SSPI_DSP_FIFOTX_1_CONTROL_RESERVED_MASK                           0x0003F000
#define    SSPI_DSP_FIFOTX_1_CONTROL_FIFOTX1_LEVEL_SHIFT                  20
#define    SSPI_DSP_FIFOTX_1_CONTROL_FIFOTX1_LEVEL_MASK                   0xFFF00000
#define    SSPI_DSP_FIFOTX_1_CONTROL_FIFOTX1_EMPTY_SHIFT                  19
#define    SSPI_DSP_FIFOTX_1_CONTROL_FIFOTX1_EMPTY_MASK                   0x00080000
#define    SSPI_DSP_FIFOTX_1_CONTROL_FIFOTX1_FULL_SHIFT                   18
#define    SSPI_DSP_FIFOTX_1_CONTROL_FIFOTX1_FULL_MASK                    0x00040000
#define    SSPI_DSP_FIFOTX_1_CONTROL_FIFOTX1_REPEAT_READ_SHIFT            8
#define    SSPI_DSP_FIFOTX_1_CONTROL_FIFOTX1_REPEAT_READ_MASK             0x00000F00
#define    SSPI_DSP_FIFOTX_1_CONTROL_FIFOTX1_PIO_START_ENABLE_SHIFT       7
#define    SSPI_DSP_FIFOTX_1_CONTROL_FIFOTX1_PIO_START_ENABLE_MASK        0x00000080
#define    SSPI_DSP_FIFOTX_1_CONTROL_FIFOTX1_PIO_STOP_ENABLE_SHIFT        6
#define    SSPI_DSP_FIFOTX_1_CONTROL_FIFOTX1_PIO_STOP_ENABLE_MASK         0x00000040
#define    SSPI_DSP_FIFOTX_1_CONTROL_FIFOTX1_ENDIANESS_SHIFT              5
#define    SSPI_DSP_FIFOTX_1_CONTROL_FIFOTX1_ENDIANESS_MASK               0x00000020
#define    SSPI_DSP_FIFOTX_1_CONTROL_FIFOTX1_DATA_WRITE_SIZE_SHIFT        3
#define    SSPI_DSP_FIFOTX_1_CONTROL_FIFOTX1_DATA_WRITE_SIZE_MASK         0x00000018
#define    SSPI_DSP_FIFOTX_1_CONTROL_FIFOTX1_DATA_PACKING_SHIFT           1
#define    SSPI_DSP_FIFOTX_1_CONTROL_FIFOTX1_DATA_PACKING_MASK            0x00000006
#define    SSPI_DSP_FIFOTX_1_CONTROL_FIFOTX1_RESET_SHIFT                  0
#define    SSPI_DSP_FIFOTX_1_CONTROL_FIFOTX1_RESET_MASK                   0x00000001

#define SSPI_DSP_FIFOTX_1_THRESHOLD_OFFSET                                0x0000002A
#define SSPI_DSP_FIFOTX_1_THRESHOLD_TYPE                                  UInt32
#define SSPI_DSP_FIFOTX_1_THRESHOLD_RESERVED_MASK                         0x000FFFFF
#define    SSPI_DSP_FIFOTX_1_THRESHOLD_FIFOTX1_TRESHOLD_SHIFT             20
#define    SSPI_DSP_FIFOTX_1_THRESHOLD_FIFOTX1_TRESHOLD_MASK              0xFFF00000

#define SSPI_DSP_FIFORX_1_CONTROL_OFFSET                                  0x0000002C
#define SSPI_DSP_FIFORX_1_CONTROL_TYPE                                    UInt32
#define SSPI_DSP_FIFORX_1_CONTROL_RESERVED_MASK                           0x0003F000
#define    SSPI_DSP_FIFORX_1_CONTROL_FIFORX1_LEVEL_SHIFT                  20
#define    SSPI_DSP_FIFORX_1_CONTROL_FIFORX1_LEVEL_MASK                   0xFFF00000
#define    SSPI_DSP_FIFORX_1_CONTROL_FIFORX1_EMPTY_SHIFT                  19
#define    SSPI_DSP_FIFORX_1_CONTROL_FIFORX1_EMPTY_MASK                   0x00080000
#define    SSPI_DSP_FIFORX_1_CONTROL_FIFORX1_FULL_SHIFT                   18
#define    SSPI_DSP_FIFORX_1_CONTROL_FIFORX1_FULL_MASK                    0x00040000
#define    SSPI_DSP_FIFORX_1_CONTROL_FIFORX1_REPEAT_WRITE_SHIFT           8
#define    SSPI_DSP_FIFORX_1_CONTROL_FIFORX1_REPEAT_WRITE_MASK            0x00000F00
#define    SSPI_DSP_FIFORX_1_CONTROL_FIFORX1_PIO_START_ENABLE_SHIFT       7
#define    SSPI_DSP_FIFORX_1_CONTROL_FIFORX1_PIO_START_ENABLE_MASK        0x00000080
#define    SSPI_DSP_FIFORX_1_CONTROL_FIFORX1_PIO_STOP_ENABLE_SHIFT        6
#define    SSPI_DSP_FIFORX_1_CONTROL_FIFORX1_PIO_STOP_ENABLE_MASK         0x00000040
#define    SSPI_DSP_FIFORX_1_CONTROL_FIFORX1_ENDIANESS_SHIFT              5
#define    SSPI_DSP_FIFORX_1_CONTROL_FIFORX1_ENDIANESS_MASK               0x00000020
#define    SSPI_DSP_FIFORX_1_CONTROL_FIFORX1_DATA_READ_SIZE_SHIFT         3
#define    SSPI_DSP_FIFORX_1_CONTROL_FIFORX1_DATA_READ_SIZE_MASK          0x00000018
#define    SSPI_DSP_FIFORX_1_CONTROL_FIFORX1_DATA_PACKING_SHIFT           1
#define    SSPI_DSP_FIFORX_1_CONTROL_FIFORX1_DATA_PACKING_MASK            0x00000006
#define    SSPI_DSP_FIFORX_1_CONTROL_FIFORX1_RESET_SHIFT                  0
#define    SSPI_DSP_FIFORX_1_CONTROL_FIFORX1_RESET_MASK                   0x00000001

#define SSPI_DSP_FIFORX_1_THRESHOLD_OFFSET                                0x0000002E
#define SSPI_DSP_FIFORX_1_THRESHOLD_TYPE                                  UInt32
#define SSPI_DSP_FIFORX_1_THRESHOLD_RESERVED_MASK                         0x000FFFFF
#define    SSPI_DSP_FIFORX_1_THRESHOLD_FIFORX1_TRESHOLD_SHIFT             20
#define    SSPI_DSP_FIFORX_1_THRESHOLD_FIFORX1_TRESHOLD_MASK              0xFFF00000

#define SSPI_DSP_FIFOTX_2_CONTROL_OFFSET                                  0x00000030
#define SSPI_DSP_FIFOTX_2_CONTROL_TYPE                                    UInt32
#define SSPI_DSP_FIFOTX_2_CONTROL_RESERVED_MASK                           0x0003F000
#define    SSPI_DSP_FIFOTX_2_CONTROL_FIFOTX2_LEVEL_SHIFT                  20
#define    SSPI_DSP_FIFOTX_2_CONTROL_FIFOTX2_LEVEL_MASK                   0xFFF00000
#define    SSPI_DSP_FIFOTX_2_CONTROL_FIFOTX2_EMPTY_SHIFT                  19
#define    SSPI_DSP_FIFOTX_2_CONTROL_FIFOTX2_EMPTY_MASK                   0x00080000
#define    SSPI_DSP_FIFOTX_2_CONTROL_FIFOTX2_FULL_SHIFT                   18
#define    SSPI_DSP_FIFOTX_2_CONTROL_FIFOTX2_FULL_MASK                    0x00040000
#define    SSPI_DSP_FIFOTX_2_CONTROL_FIFOTX2_REPEAT_READ_SHIFT            8
#define    SSPI_DSP_FIFOTX_2_CONTROL_FIFOTX2_REPEAT_READ_MASK             0x00000F00
#define    SSPI_DSP_FIFOTX_2_CONTROL_FIFOTX2_PIO_START_ENABLE_SHIFT       7
#define    SSPI_DSP_FIFOTX_2_CONTROL_FIFOTX2_PIO_START_ENABLE_MASK        0x00000080
#define    SSPI_DSP_FIFOTX_2_CONTROL_FIFOTX2_PIO_STOP_ENABLE_SHIFT        6
#define    SSPI_DSP_FIFOTX_2_CONTROL_FIFOTX2_PIO_STOP_ENABLE_MASK         0x00000040
#define    SSPI_DSP_FIFOTX_2_CONTROL_FIFOTX2_ENDIANESS_SHIFT              5
#define    SSPI_DSP_FIFOTX_2_CONTROL_FIFOTX2_ENDIANESS_MASK               0x00000020
#define    SSPI_DSP_FIFOTX_2_CONTROL_FIFOTX2_DATA_WRITE_SIZE_SHIFT        3
#define    SSPI_DSP_FIFOTX_2_CONTROL_FIFOTX2_DATA_WRITE_SIZE_MASK         0x00000018
#define    SSPI_DSP_FIFOTX_2_CONTROL_FIFOTX2_DATA_PACKING_SHIFT           1
#define    SSPI_DSP_FIFOTX_2_CONTROL_FIFOTX2_DATA_PACKING_MASK            0x00000006
#define    SSPI_DSP_FIFOTX_2_CONTROL_FIFOTX2_RESET_SHIFT                  0
#define    SSPI_DSP_FIFOTX_2_CONTROL_FIFOTX2_RESET_MASK                   0x00000001

#define SSPI_DSP_FIFOTX_2_THRESHOLD_OFFSET                                0x00000032
#define SSPI_DSP_FIFOTX_2_THRESHOLD_TYPE                                  UInt32
#define SSPI_DSP_FIFOTX_2_THRESHOLD_RESERVED_MASK                         0x000FFFFF
#define    SSPI_DSP_FIFOTX_2_THRESHOLD_FIFOTX2_TRESHOLD_SHIFT             20
#define    SSPI_DSP_FIFOTX_2_THRESHOLD_FIFOTX2_TRESHOLD_MASK              0xFFF00000

#define SSPI_DSP_FIFORX_2_CONTROL_OFFSET                                  0x00000034
#define SSPI_DSP_FIFORX_2_CONTROL_TYPE                                    UInt32
#define SSPI_DSP_FIFORX_2_CONTROL_RESERVED_MASK                           0x0003F000
#define    SSPI_DSP_FIFORX_2_CONTROL_FIFORX2_LEVEL_SHIFT                  20
#define    SSPI_DSP_FIFORX_2_CONTROL_FIFORX2_LEVEL_MASK                   0xFFF00000
#define    SSPI_DSP_FIFORX_2_CONTROL_FIFORX2_EMPTY_SHIFT                  19
#define    SSPI_DSP_FIFORX_2_CONTROL_FIFORX2_EMPTY_MASK                   0x00080000
#define    SSPI_DSP_FIFORX_2_CONTROL_FIFORX2_FULL_SHIFT                   18
#define    SSPI_DSP_FIFORX_2_CONTROL_FIFORX2_FULL_MASK                    0x00040000
#define    SSPI_DSP_FIFORX_2_CONTROL_FIFORX2_REPEAT_WRITE_SHIFT           8
#define    SSPI_DSP_FIFORX_2_CONTROL_FIFORX2_REPEAT_WRITE_MASK            0x00000F00
#define    SSPI_DSP_FIFORX_2_CONTROL_FIFORX2_PIO_START_ENABLE_SHIFT       7
#define    SSPI_DSP_FIFORX_2_CONTROL_FIFORX2_PIO_START_ENABLE_MASK        0x00000080
#define    SSPI_DSP_FIFORX_2_CONTROL_FIFORX2_PIO_STOP_ENABLE_SHIFT        6
#define    SSPI_DSP_FIFORX_2_CONTROL_FIFORX2_PIO_STOP_ENABLE_MASK         0x00000040
#define    SSPI_DSP_FIFORX_2_CONTROL_FIFORX2_ENDIANESS_SHIFT              5
#define    SSPI_DSP_FIFORX_2_CONTROL_FIFORX2_ENDIANESS_MASK               0x00000020
#define    SSPI_DSP_FIFORX_2_CONTROL_FIFORX2_DATA_READ_SIZE_SHIFT         3
#define    SSPI_DSP_FIFORX_2_CONTROL_FIFORX2_DATA_READ_SIZE_MASK          0x00000018
#define    SSPI_DSP_FIFORX_2_CONTROL_FIFORX2_DATA_PACKING_SHIFT           1
#define    SSPI_DSP_FIFORX_2_CONTROL_FIFORX2_DATA_PACKING_MASK            0x00000006
#define    SSPI_DSP_FIFORX_2_CONTROL_FIFORX2_RESET_SHIFT                  0
#define    SSPI_DSP_FIFORX_2_CONTROL_FIFORX2_RESET_MASK                   0x00000001

#define SSPI_DSP_FIFORX_2_THRESHOLD_OFFSET                                0x00000036
#define SSPI_DSP_FIFORX_2_THRESHOLD_TYPE                                  UInt32
#define SSPI_DSP_FIFORX_2_THRESHOLD_RESERVED_MASK                         0x000FFFFF
#define    SSPI_DSP_FIFORX_2_THRESHOLD_FIFORX2_TRESHOLD_SHIFT             20
#define    SSPI_DSP_FIFORX_2_THRESHOLD_FIFORX2_TRESHOLD_MASK              0xFFF00000

#define SSPI_DSP_FIFOTX_3_CONTROL_OFFSET                                  0x00000038
#define SSPI_DSP_FIFOTX_3_CONTROL_TYPE                                    UInt32
#define SSPI_DSP_FIFOTX_3_CONTROL_RESERVED_MASK                           0x0003F000
#define    SSPI_DSP_FIFOTX_3_CONTROL_FIFOTX3_LEVEL_SHIFT                  20
#define    SSPI_DSP_FIFOTX_3_CONTROL_FIFOTX3_LEVEL_MASK                   0xFFF00000
#define    SSPI_DSP_FIFOTX_3_CONTROL_FIFOTX3_EMPTY_SHIFT                  19
#define    SSPI_DSP_FIFOTX_3_CONTROL_FIFOTX3_EMPTY_MASK                   0x00080000
#define    SSPI_DSP_FIFOTX_3_CONTROL_FIFOTX3_FULL_SHIFT                   18
#define    SSPI_DSP_FIFOTX_3_CONTROL_FIFOTX3_FULL_MASK                    0x00040000
#define    SSPI_DSP_FIFOTX_3_CONTROL_FIFOTX3_REPEAT_READ_SHIFT            8
#define    SSPI_DSP_FIFOTX_3_CONTROL_FIFOTX3_REPEAT_READ_MASK             0x00000F00
#define    SSPI_DSP_FIFOTX_3_CONTROL_FIFOTX3_PIO_START_ENABLE_SHIFT       7
#define    SSPI_DSP_FIFOTX_3_CONTROL_FIFOTX3_PIO_START_ENABLE_MASK        0x00000080
#define    SSPI_DSP_FIFOTX_3_CONTROL_FIFOTX3_PIO_STOP_ENABLE_SHIFT        6
#define    SSPI_DSP_FIFOTX_3_CONTROL_FIFOTX3_PIO_STOP_ENABLE_MASK         0x00000040
#define    SSPI_DSP_FIFOTX_3_CONTROL_FIFOTX3_ENDIANESS_SHIFT              5
#define    SSPI_DSP_FIFOTX_3_CONTROL_FIFOTX3_ENDIANESS_MASK               0x00000020
#define    SSPI_DSP_FIFOTX_3_CONTROL_FIFOTX3_DATA_WRITE_SIZE_SHIFT        3
#define    SSPI_DSP_FIFOTX_3_CONTROL_FIFOTX3_DATA_WRITE_SIZE_MASK         0x00000018
#define    SSPI_DSP_FIFOTX_3_CONTROL_FIFOTX3_DATA_PACKING_SHIFT           1
#define    SSPI_DSP_FIFOTX_3_CONTROL_FIFOTX3_DATA_PACKING_MASK            0x00000006
#define    SSPI_DSP_FIFOTX_3_CONTROL_FIFOTX3_RESET_SHIFT                  0
#define    SSPI_DSP_FIFOTX_3_CONTROL_FIFOTX3_RESET_MASK                   0x00000001

#define SSPI_DSP_FIFOTX_3_THRESHOLD_OFFSET                                0x0000003A
#define SSPI_DSP_FIFOTX_3_THRESHOLD_TYPE                                  UInt32
#define SSPI_DSP_FIFOTX_3_THRESHOLD_RESERVED_MASK                         0x000FFFFF
#define    SSPI_DSP_FIFOTX_3_THRESHOLD_FIFOTX3_TRESHOLD_SHIFT             20
#define    SSPI_DSP_FIFOTX_3_THRESHOLD_FIFOTX3_TRESHOLD_MASK              0xFFF00000

#define SSPI_DSP_FIFORX_3_CONTROL_OFFSET                                  0x0000003C
#define SSPI_DSP_FIFORX_3_CONTROL_TYPE                                    UInt32
#define SSPI_DSP_FIFORX_3_CONTROL_RESERVED_MASK                           0x0003F000
#define    SSPI_DSP_FIFORX_3_CONTROL_FIFORX3_LEVEL_SHIFT                  20
#define    SSPI_DSP_FIFORX_3_CONTROL_FIFORX3_LEVEL_MASK                   0xFFF00000
#define    SSPI_DSP_FIFORX_3_CONTROL_FIFORX3_EMPTY_SHIFT                  19
#define    SSPI_DSP_FIFORX_3_CONTROL_FIFORX3_EMPTY_MASK                   0x00080000
#define    SSPI_DSP_FIFORX_3_CONTROL_FIFORX3_FULL_SHIFT                   18
#define    SSPI_DSP_FIFORX_3_CONTROL_FIFORX3_FULL_MASK                    0x00040000
#define    SSPI_DSP_FIFORX_3_CONTROL_FIFORX3_REPEAT_WRITE_SHIFT           8
#define    SSPI_DSP_FIFORX_3_CONTROL_FIFORX3_REPEAT_WRITE_MASK            0x00000F00
#define    SSPI_DSP_FIFORX_3_CONTROL_FIFORX3_PIO_START_ENABLE_SHIFT       7
#define    SSPI_DSP_FIFORX_3_CONTROL_FIFORX3_PIO_START_ENABLE_MASK        0x00000080
#define    SSPI_DSP_FIFORX_3_CONTROL_FIFORX3_PIO_STOP_ENABLE_SHIFT        6
#define    SSPI_DSP_FIFORX_3_CONTROL_FIFORX3_PIO_STOP_ENABLE_MASK         0x00000040
#define    SSPI_DSP_FIFORX_3_CONTROL_FIFORX3_ENDIANESS_SHIFT              5
#define    SSPI_DSP_FIFORX_3_CONTROL_FIFORX3_ENDIANESS_MASK               0x00000020
#define    SSPI_DSP_FIFORX_3_CONTROL_FIFORX3_DATA_READ_SIZE_SHIFT         3
#define    SSPI_DSP_FIFORX_3_CONTROL_FIFORX3_DATA_READ_SIZE_MASK          0x00000018
#define    SSPI_DSP_FIFORX_3_CONTROL_FIFORX3_DATA_PACKING_SHIFT           1
#define    SSPI_DSP_FIFORX_3_CONTROL_FIFORX3_DATA_PACKING_MASK            0x00000006
#define    SSPI_DSP_FIFORX_3_CONTROL_FIFORX3_RESET_SHIFT                  0
#define    SSPI_DSP_FIFORX_3_CONTROL_FIFORX3_RESET_MASK                   0x00000001

#define SSPI_DSP_FIFORX_3_THRESHOLD_OFFSET                                0x0000003E
#define SSPI_DSP_FIFORX_3_THRESHOLD_TYPE                                  UInt32
#define SSPI_DSP_FIFORX_3_THRESHOLD_RESERVED_MASK                         0x000FFFFF
#define    SSPI_DSP_FIFORX_3_THRESHOLD_FIFORX3_TRESHOLD_SHIFT             20
#define    SSPI_DSP_FIFORX_3_THRESHOLD_FIFORX3_TRESHOLD_MASK              0xFFF00000

#define SSPI_DSP_DMA_RX0_CONTROL_OFFSET                                   0x00000040
#define SSPI_DSP_DMA_RX0_CONTROL_TYPE                                     UInt32
#define SSPI_DSP_DMA_RX0_CONTROL_RESERVED_MASK                            0xFFFFFFE0
#define    SSPI_DSP_DMA_RX0_CONTROL_DMA_RX0_FLUSH_SHIFT                   4
#define    SSPI_DSP_DMA_RX0_CONTROL_DMA_RX0_FLUSH_MASK                    0x00000010
#define    SSPI_DSP_DMA_RX0_CONTROL_DMA_RX0_LINK_FIFO_SHIFT               2
#define    SSPI_DSP_DMA_RX0_CONTROL_DMA_RX0_LINK_FIFO_MASK                0x0000000C
#define    SSPI_DSP_DMA_RX0_CONTROL_DMA_RX0_BURSTSIZE_SHIFT               1
#define    SSPI_DSP_DMA_RX0_CONTROL_DMA_RX0_BURSTSIZE_MASK                0x00000002
#define    SSPI_DSP_DMA_RX0_CONTROL_DMA_RX0_ENABLE_SHIFT                  0
#define    SSPI_DSP_DMA_RX0_CONTROL_DMA_RX0_ENABLE_MASK                   0x00000001

#define SSPI_DSP_DMA_TX0_CONTROL_OFFSET                                   0x00000042
#define SSPI_DSP_DMA_TX0_CONTROL_TYPE                                     UInt32
#define SSPI_DSP_DMA_TX0_CONTROL_RESERVED_MASK                            0x0003FFF0
#define    SSPI_DSP_DMA_TX0_CONTROL_DMA_TX0_SIZE_SHIFT                    18
#define    SSPI_DSP_DMA_TX0_CONTROL_DMA_TX0_SIZE_MASK                     0xFFFC0000
#define    SSPI_DSP_DMA_TX0_CONTROL_DMA_TX0_LINK_FIFO_SHIFT               2
#define    SSPI_DSP_DMA_TX0_CONTROL_DMA_TX0_LINK_FIFO_MASK                0x0000000C
#define    SSPI_DSP_DMA_TX0_CONTROL_DMA_TX0_BURSTSIZE_SHIFT               1
#define    SSPI_DSP_DMA_TX0_CONTROL_DMA_TX0_BURSTSIZE_MASK                0x00000002
#define    SSPI_DSP_DMA_TX0_CONTROL_DMA_TX0_ENABLE_SHIFT                  0
#define    SSPI_DSP_DMA_TX0_CONTROL_DMA_TX0_ENABLE_MASK                   0x00000001

#define SSPI_DSP_DMA_RX1_CONTROL_OFFSET                                   0x00000044
#define SSPI_DSP_DMA_RX1_CONTROL_TYPE                                     UInt32
#define SSPI_DSP_DMA_RX1_CONTROL_RESERVED_MASK                            0xFFFFFFE0
#define    SSPI_DSP_DMA_RX1_CONTROL_DMA_RX1_FLUSH_SHIFT                   4
#define    SSPI_DSP_DMA_RX1_CONTROL_DMA_RX1_FLUSH_MASK                    0x00000010
#define    SSPI_DSP_DMA_RX1_CONTROL_DMA_RX1_LINK_FIFO_SHIFT               2
#define    SSPI_DSP_DMA_RX1_CONTROL_DMA_RX1_LINK_FIFO_MASK                0x0000000C
#define    SSPI_DSP_DMA_RX1_CONTROL_DMA_RX1_BURSTSIZE_SHIFT               1
#define    SSPI_DSP_DMA_RX1_CONTROL_DMA_RX1_BURSTSIZE_MASK                0x00000002
#define    SSPI_DSP_DMA_RX1_CONTROL_DMA_RX1_ENABLE_SHIFT                  0
#define    SSPI_DSP_DMA_RX1_CONTROL_DMA_RX1_ENABLE_MASK                   0x00000001

#define SSPI_DSP_DMA_TX1_CONTROL_OFFSET                                   0x00000046
#define SSPI_DSP_DMA_TX1_CONTROL_TYPE                                     UInt32
#define SSPI_DSP_DMA_TX1_CONTROL_RESERVED_MASK                            0x0003FFF0
#define    SSPI_DSP_DMA_TX1_CONTROL_DMA_TX1_SIZE_SHIFT                    18
#define    SSPI_DSP_DMA_TX1_CONTROL_DMA_TX1_SIZE_MASK                     0xFFFC0000
#define    SSPI_DSP_DMA_TX1_CONTROL_DMA_TX1_LINK_FIFO_SHIFT               2
#define    SSPI_DSP_DMA_TX1_CONTROL_DMA_TX1_LINK_FIFO_MASK                0x0000000C
#define    SSPI_DSP_DMA_TX1_CONTROL_DMA_TX1_BURSTSIZE_SHIFT               1
#define    SSPI_DSP_DMA_TX1_CONTROL_DMA_TX1_BURSTSIZE_MASK                0x00000002
#define    SSPI_DSP_DMA_TX1_CONTROL_DMA_TX1_ENABLE_SHIFT                  0
#define    SSPI_DSP_DMA_TX1_CONTROL_DMA_TX1_ENABLE_MASK                   0x00000001

#define SSPI_DSP_FIFOTX_0_PIO_THRESHOLD_OFFSET                            0x00000050
#define SSPI_DSP_FIFOTX_0_PIO_THRESHOLD_TYPE                              UInt32
#define SSPI_DSP_FIFOTX_0_PIO_THRESHOLD_RESERVED_MASK                     0xC0000000
#define    SSPI_DSP_FIFOTX_0_PIO_THRESHOLD_FIFOTX0_PIO_STOP_THRESH_SHIFT  20
#define    SSPI_DSP_FIFOTX_0_PIO_THRESHOLD_FIFOTX0_PIO_STOP_THRESH_MASK   0x3FF00000
#define    SSPI_DSP_FIFOTX_0_PIO_THRESHOLD_FIFOTX0_PIO_START_THRESH_SHIFT 10
#define    SSPI_DSP_FIFOTX_0_PIO_THRESHOLD_FIFOTX0_PIO_START_THRESH_MASK  0x000FFC00
#define    SSPI_DSP_FIFOTX_0_PIO_THRESHOLD_FIFOTX0_PIO_STOP_ERR_THRESH_SHIFT 0
#define    SSPI_DSP_FIFOTX_0_PIO_THRESHOLD_FIFOTX0_PIO_STOP_ERR_THRESH_MASK 0x000003FF

#define SSPI_DSP_FIFOTX_1_PIO_THRESHOLD_OFFSET                            0x00000052
#define SSPI_DSP_FIFOTX_1_PIO_THRESHOLD_TYPE                              UInt32
#define SSPI_DSP_FIFOTX_1_PIO_THRESHOLD_RESERVED_MASK                     0xC0000000
#define    SSPI_DSP_FIFOTX_1_PIO_THRESHOLD_FIFOTX1_PIO_STOP_THRESH_SHIFT  20
#define    SSPI_DSP_FIFOTX_1_PIO_THRESHOLD_FIFOTX1_PIO_STOP_THRESH_MASK   0x3FF00000
#define    SSPI_DSP_FIFOTX_1_PIO_THRESHOLD_FIFOTX1_PIO_START_THRESH_SHIFT 10
#define    SSPI_DSP_FIFOTX_1_PIO_THRESHOLD_FIFOTX1_PIO_START_THRESH_MASK  0x000FFC00
#define    SSPI_DSP_FIFOTX_1_PIO_THRESHOLD_FIFOTX1_PIO_STOP_ERR_THRESH_SHIFT 0
#define    SSPI_DSP_FIFOTX_1_PIO_THRESHOLD_FIFOTX1_PIO_STOP_ERR_THRESH_MASK 0x000003FF

#define SSPI_DSP_FIFOTX_2_PIO_THRESHOLD_OFFSET                            0x00000054
#define SSPI_DSP_FIFOTX_2_PIO_THRESHOLD_TYPE                              UInt32
#define SSPI_DSP_FIFOTX_2_PIO_THRESHOLD_RESERVED_MASK                     0xC0000000
#define    SSPI_DSP_FIFOTX_2_PIO_THRESHOLD_FIFOTX2_PIO_STOP_THRESH_SHIFT  20
#define    SSPI_DSP_FIFOTX_2_PIO_THRESHOLD_FIFOTX2_PIO_STOP_THRESH_MASK   0x3FF00000
#define    SSPI_DSP_FIFOTX_2_PIO_THRESHOLD_FIFOTX2_PIO_START_THRESH_SHIFT 10
#define    SSPI_DSP_FIFOTX_2_PIO_THRESHOLD_FIFOTX2_PIO_START_THRESH_MASK  0x000FFC00
#define    SSPI_DSP_FIFOTX_2_PIO_THRESHOLD_FIFOTX2_PIO_STOP_ERR_THRESH_SHIFT 0
#define    SSPI_DSP_FIFOTX_2_PIO_THRESHOLD_FIFOTX2_PIO_STOP_ERR_THRESH_MASK 0x000003FF

#define SSPI_DSP_FIFOTX_3_PIO_THRESHOLD_OFFSET                            0x00000056
#define SSPI_DSP_FIFOTX_3_PIO_THRESHOLD_TYPE                              UInt32
#define SSPI_DSP_FIFOTX_3_PIO_THRESHOLD_RESERVED_MASK                     0xC0000000
#define    SSPI_DSP_FIFOTX_3_PIO_THRESHOLD_FIFOTX3_PIO_STOP_THRESH_SHIFT  20
#define    SSPI_DSP_FIFOTX_3_PIO_THRESHOLD_FIFOTX3_PIO_STOP_THRESH_MASK   0x3FF00000
#define    SSPI_DSP_FIFOTX_3_PIO_THRESHOLD_FIFOTX3_PIO_START_THRESH_SHIFT 10
#define    SSPI_DSP_FIFOTX_3_PIO_THRESHOLD_FIFOTX3_PIO_START_THRESH_MASK  0x000FFC00
#define    SSPI_DSP_FIFOTX_3_PIO_THRESHOLD_FIFOTX3_PIO_STOP_ERR_THRESH_SHIFT 0
#define    SSPI_DSP_FIFOTX_3_PIO_THRESHOLD_FIFOTX3_PIO_STOP_ERR_THRESH_MASK 0x000003FF

#define SSPI_DSP_FIFORX_0_PIO_THRESHOLD_OFFSET                            0x00000058
#define SSPI_DSP_FIFORX_0_PIO_THRESHOLD_TYPE                              UInt32
#define SSPI_DSP_FIFORX_0_PIO_THRESHOLD_RESERVED_MASK                     0xC0000000
#define    SSPI_DSP_FIFORX_0_PIO_THRESHOLD_FIFORX0_PIO_STOP_THRESH_SHIFT  20
#define    SSPI_DSP_FIFORX_0_PIO_THRESHOLD_FIFORX0_PIO_STOP_THRESH_MASK   0x3FF00000
#define    SSPI_DSP_FIFORX_0_PIO_THRESHOLD_FIFORX0_PIO_START_THRESH_SHIFT 10
#define    SSPI_DSP_FIFORX_0_PIO_THRESHOLD_FIFORX0_PIO_START_THRESH_MASK  0x000FFC00
#define    SSPI_DSP_FIFORX_0_PIO_THRESHOLD_FIFORX0_PIO_STOP_ERR_THRESH_SHIFT 0
#define    SSPI_DSP_FIFORX_0_PIO_THRESHOLD_FIFORX0_PIO_STOP_ERR_THRESH_MASK 0x000003FF

#define SSPI_DSP_FIFORX_1_PIO_THRESHOLD_OFFSET                            0x0000005A
#define SSPI_DSP_FIFORX_1_PIO_THRESHOLD_TYPE                              UInt32
#define SSPI_DSP_FIFORX_1_PIO_THRESHOLD_RESERVED_MASK                     0xC0000000
#define    SSPI_DSP_FIFORX_1_PIO_THRESHOLD_FIFORX1_PIO_STOP_THRESH_SHIFT  20
#define    SSPI_DSP_FIFORX_1_PIO_THRESHOLD_FIFORX1_PIO_STOP_THRESH_MASK   0x3FF00000
#define    SSPI_DSP_FIFORX_1_PIO_THRESHOLD_FIFORX1_PIO_START_THRESH_SHIFT 10
#define    SSPI_DSP_FIFORX_1_PIO_THRESHOLD_FIFORX1_PIO_START_THRESH_MASK  0x000FFC00
#define    SSPI_DSP_FIFORX_1_PIO_THRESHOLD_FIFORX1_PIO_STOP_ERR_THRESH_SHIFT 0
#define    SSPI_DSP_FIFORX_1_PIO_THRESHOLD_FIFORX1_PIO_STOP_ERR_THRESH_MASK 0x000003FF

#define SSPI_DSP_FIFORX_2_PIO_THRESHOLD_OFFSET                            0x0000005C
#define SSPI_DSP_FIFORX_2_PIO_THRESHOLD_TYPE                              UInt32
#define SSPI_DSP_FIFORX_2_PIO_THRESHOLD_RESERVED_MASK                     0xC0000000
#define    SSPI_DSP_FIFORX_2_PIO_THRESHOLD_FIFORX2_PIO_STOP_THRESH_SHIFT  20
#define    SSPI_DSP_FIFORX_2_PIO_THRESHOLD_FIFORX2_PIO_STOP_THRESH_MASK   0x3FF00000
#define    SSPI_DSP_FIFORX_2_PIO_THRESHOLD_FIFORX2_PIO_START_THRESH_SHIFT 10
#define    SSPI_DSP_FIFORX_2_PIO_THRESHOLD_FIFORX2_PIO_START_THRESH_MASK  0x000FFC00
#define    SSPI_DSP_FIFORX_2_PIO_THRESHOLD_FIFORX2_PIO_STOP_ERR_THRESH_SHIFT 0
#define    SSPI_DSP_FIFORX_2_PIO_THRESHOLD_FIFORX2_PIO_STOP_ERR_THRESH_MASK 0x000003FF

#define SSPI_DSP_FIFORX_3_PIO_THRESHOLD_OFFSET                            0x0000005E
#define SSPI_DSP_FIFORX_3_PIO_THRESHOLD_TYPE                              UInt32
#define SSPI_DSP_FIFORX_3_PIO_THRESHOLD_RESERVED_MASK                     0xC0000000
#define    SSPI_DSP_FIFORX_3_PIO_THRESHOLD_FIFORX3_PIO_STOP_THRESH_SHIFT  20
#define    SSPI_DSP_FIFORX_3_PIO_THRESHOLD_FIFORX3_PIO_STOP_THRESH_MASK   0x3FF00000
#define    SSPI_DSP_FIFORX_3_PIO_THRESHOLD_FIFORX3_PIO_START_THRESH_SHIFT 10
#define    SSPI_DSP_FIFORX_3_PIO_THRESHOLD_FIFORX3_PIO_START_THRESH_MASK  0x000FFC00
#define    SSPI_DSP_FIFORX_3_PIO_THRESHOLD_FIFORX3_PIO_STOP_ERR_THRESH_SHIFT 0
#define    SSPI_DSP_FIFORX_3_PIO_THRESHOLD_FIFORX3_PIO_STOP_ERR_THRESH_MASK 0x000003FF

#define SSPI_DSP_PATTERN_0_SCLK_OFFSET                                    0x00000060
#define SSPI_DSP_PATTERN_0_SCLK_TYPE                                      UInt32
#define SSPI_DSP_PATTERN_0_SCLK_RESERVED_MASK                             0xFFFF0000
#define    SSPI_DSP_PATTERN_0_SCLK_PATTERN0_SCLK_SHIFT                    0
#define    SSPI_DSP_PATTERN_0_SCLK_PATTERN0_SCLK_MASK                     0x0000FFFF

#define SSPI_DSP_PATTERN_0_CS_OFFSET                                      0x00000062
#define SSPI_DSP_PATTERN_0_CS_TYPE                                        UInt32
#define SSPI_DSP_PATTERN_0_CS_RESERVED_MASK                               0xFFFF0000
#define    SSPI_DSP_PATTERN_0_CS_PATTERN0_CS_SHIFT                        0
#define    SSPI_DSP_PATTERN_0_CS_PATTERN0_CS_MASK                         0x0000FFFF

#define SSPI_DSP_PATTERN_0_TX_OFFSET                                      0x00000064
#define SSPI_DSP_PATTERN_0_TX_TYPE                                        UInt32
#define SSPI_DSP_PATTERN_0_TX_RESERVED_MASK                               0xFFFF0000
#define    SSPI_DSP_PATTERN_0_TX_PATTERN0_TX_SHIFT                        0
#define    SSPI_DSP_PATTERN_0_TX_PATTERN0_TX_MASK                         0x0000FFFF

#define SSPI_DSP_PATTERN_0_TXOEN_OFFSET                                   0x00000066
#define SSPI_DSP_PATTERN_0_TXOEN_TYPE                                     UInt32
#define SSPI_DSP_PATTERN_0_TXOEN_RESERVED_MASK                            0xFFFF0000
#define    SSPI_DSP_PATTERN_0_TXOEN_PATTERN0_TXOEN_SHIFT                  0
#define    SSPI_DSP_PATTERN_0_TXOEN_PATTERN0_TXOEN_MASK                   0x0000FFFF

#define SSPI_DSP_PATTERN_1_SCLK_OFFSET                                    0x00000068
#define SSPI_DSP_PATTERN_1_SCLK_TYPE                                      UInt32
#define SSPI_DSP_PATTERN_1_SCLK_RESERVED_MASK                             0xFFFF0000
#define    SSPI_DSP_PATTERN_1_SCLK_PATTERN1_SCLK_SHIFT                    0
#define    SSPI_DSP_PATTERN_1_SCLK_PATTERN1_SCLK_MASK                     0x0000FFFF

#define SSPI_DSP_PATTERN_1_CS_OFFSET                                      0x0000006A
#define SSPI_DSP_PATTERN_1_CS_TYPE                                        UInt32
#define SSPI_DSP_PATTERN_1_CS_RESERVED_MASK                               0xFFFF0000
#define    SSPI_DSP_PATTERN_1_CS_PATTERN1_CS_SHIFT                        0
#define    SSPI_DSP_PATTERN_1_CS_PATTERN1_CS_MASK                         0x0000FFFF

#define SSPI_DSP_PATTERN_1_TX_OFFSET                                      0x0000006C
#define SSPI_DSP_PATTERN_1_TX_TYPE                                        UInt32
#define SSPI_DSP_PATTERN_1_TX_RESERVED_MASK                               0xFFFF0000
#define    SSPI_DSP_PATTERN_1_TX_PATTERN1_TX_SHIFT                        0
#define    SSPI_DSP_PATTERN_1_TX_PATTERN1_TX_MASK                         0x0000FFFF

#define SSPI_DSP_PATTERN_1_TXOEN_OFFSET                                   0x0000006E
#define SSPI_DSP_PATTERN_1_TXOEN_TYPE                                     UInt32
#define SSPI_DSP_PATTERN_1_TXOEN_RESERVED_MASK                            0xFFFF0000
#define    SSPI_DSP_PATTERN_1_TXOEN_PATTERN1_TXOEN_SHIFT                  0
#define    SSPI_DSP_PATTERN_1_TXOEN_PATTERN1_TXOEN_MASK                   0x0000FFFF

#define SSPI_DSP_PATTERN_2_SCLK_OFFSET                                    0x00000070
#define SSPI_DSP_PATTERN_2_SCLK_TYPE                                      UInt32
#define SSPI_DSP_PATTERN_2_SCLK_RESERVED_MASK                             0xFFFF0000
#define    SSPI_DSP_PATTERN_2_SCLK_PATTERN2_SCLK_SHIFT                    0
#define    SSPI_DSP_PATTERN_2_SCLK_PATTERN2_SCLK_MASK                     0x0000FFFF

#define SSPI_DSP_PATTERN_2_CS_OFFSET                                      0x00000072
#define SSPI_DSP_PATTERN_2_CS_TYPE                                        UInt32
#define SSPI_DSP_PATTERN_2_CS_RESERVED_MASK                               0xFFFF0000
#define    SSPI_DSP_PATTERN_2_CS_PATTERN2_CS_SHIFT                        0
#define    SSPI_DSP_PATTERN_2_CS_PATTERN2_CS_MASK                         0x0000FFFF

#define SSPI_DSP_PATTERN_2_TX_OFFSET                                      0x00000074
#define SSPI_DSP_PATTERN_2_TX_TYPE                                        UInt32
#define SSPI_DSP_PATTERN_2_TX_RESERVED_MASK                               0xFFFF0000
#define    SSPI_DSP_PATTERN_2_TX_PATTERN2_TX_SHIFT                        0
#define    SSPI_DSP_PATTERN_2_TX_PATTERN2_TX_MASK                         0x0000FFFF

#define SSPI_DSP_PATTERN_2_TXOEN_OFFSET                                   0x00000076
#define SSPI_DSP_PATTERN_2_TXOEN_TYPE                                     UInt32
#define SSPI_DSP_PATTERN_2_TXOEN_RESERVED_MASK                            0xFFFF0000
#define    SSPI_DSP_PATTERN_2_TXOEN_PATTERN2_TXOEN_SHIFT                  0
#define    SSPI_DSP_PATTERN_2_TXOEN_PATTERN2_TXOEN_MASK                   0x0000FFFF

#define SSPI_DSP_PATTERN_3_SCLK_OFFSET                                    0x00000078
#define SSPI_DSP_PATTERN_3_SCLK_TYPE                                      UInt32
#define SSPI_DSP_PATTERN_3_SCLK_RESERVED_MASK                             0xFFFF0000
#define    SSPI_DSP_PATTERN_3_SCLK_PATTERN3_SCLK_SHIFT                    0
#define    SSPI_DSP_PATTERN_3_SCLK_PATTERN3_SCLK_MASK                     0x0000FFFF

#define SSPI_DSP_PATTERN_3_CS_OFFSET                                      0x0000007A
#define SSPI_DSP_PATTERN_3_CS_TYPE                                        UInt32
#define SSPI_DSP_PATTERN_3_CS_RESERVED_MASK                               0xFFFF0000
#define    SSPI_DSP_PATTERN_3_CS_PATTERN3_CS_SHIFT                        0
#define    SSPI_DSP_PATTERN_3_CS_PATTERN3_CS_MASK                         0x0000FFFF

#define SSPI_DSP_PATTERN_3_TX_OFFSET                                      0x0000007C
#define SSPI_DSP_PATTERN_3_TX_TYPE                                        UInt32
#define SSPI_DSP_PATTERN_3_TX_RESERVED_MASK                               0xFFFF0000
#define    SSPI_DSP_PATTERN_3_TX_PATTERN3_TX_SHIFT                        0
#define    SSPI_DSP_PATTERN_3_TX_PATTERN3_TX_MASK                         0x0000FFFF

#define SSPI_DSP_PATTERN_3_TXOEN_OFFSET                                   0x0000007E
#define SSPI_DSP_PATTERN_3_TXOEN_TYPE                                     UInt32
#define SSPI_DSP_PATTERN_3_TXOEN_RESERVED_MASK                            0xFFFF0000
#define    SSPI_DSP_PATTERN_3_TXOEN_PATTERN3_TXOEN_SHIFT                  0
#define    SSPI_DSP_PATTERN_3_TXOEN_PATTERN3_TXOEN_MASK                   0x0000FFFF

#define SSPI_DSP_TASK0_DESC_MSB_OFFSET                                    0x00000080
#define SSPI_DSP_TASK0_DESC_MSB_TYPE                                      UInt32
#define SSPI_DSP_TASK0_DESC_MSB_RESERVED_MASK                             0x00000000
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_ENABLE_SHIFT                     31
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_ENABLE_MASK                      0x80000000
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_DO_ONCE_ONLY_SHIFT               30
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_DO_ONCE_ONLY_MASK                0x40000000
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_SKIP_SHIFT                       29
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_SKIP_MASK                        0x20000000
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_WBS_SHIFT                        28
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_WBS_MASK                         0x10000000
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_FIFO_BEH_SHIFT                   27
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_FIFO_BEH_MASK                    0x08000000
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_STOP_SCHEDULER_SHIFT             26
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_STOP_SCHEDULER_MASK              0x04000000
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_FIFOERROR_STOP_SHIFT             25
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_FIFOERROR_STOP_MASK              0x02000000
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_CONTINUOUS_SHIFT                 24
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_CONTINUOUS_MASK                  0x01000000
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_LSBFIRST_SHIFT                   23
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_LSBFIRST_MASK                    0x00800000
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_DONE_INT_SHIFT                   22
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_DONE_INT_MASK                    0x00400000
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_RESET_REPEATCOUNTER_SHIFT        21
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_RESET_REPEATCOUNTER_MASK         0x00200000
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_SLAVECHECK_LARGER_ON_SHIFT       20
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_SLAVECHECK_LARGER_ON_MASK        0x00100000
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_RX_SIGN_EXTENSION_SHIFT          19
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_RX_SIGN_EXTENSION_MASK           0x00080000
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_ASYNC_CS_MODE_SHIFT              18
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_ASYNC_CS_MODE_MASK               0x00040000
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_SCLK_IDLE_EXTENSION_SHIFT        17
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_SCLK_IDLE_EXTENSION_MASK         0x00020000
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_TX_TXOEN_SEL_SHIFT               15
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_TX_TXOEN_SEL_MASK                0x00018000
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_CS_CSOEN_SEL_SHIFT               13
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_CS_CSOEN_SEL_MASK                0x00006000
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_SCLK_SCLKOEN_SEL_SHIFT           11
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_SCLK_SCLKOEN_SEL_MASK            0x00001800
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_TXOEN_CS_SEL_SHIFT               8
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_TXOEN_CS_SEL_MASK                0x00000700
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_TX_SELECT_SHIFT                  6
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_TX_SELECT_MASK                   0x000000C0
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_RX_SELECT_SHIFT                  4
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_RX_SELECT_MASK                   0x00000030
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_CS_SELECT_SHIFT                  2
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_CS_SELECT_MASK                   0x0000000C
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_CLK_SELECT_SHIFT                 0
#define    SSPI_DSP_TASK0_DESC_MSB_TASK0_CLK_SELECT_MASK                  0x00000003

#define SSPI_DSP_TASK0_DESC_LSB_OFFSET                                    0x00000082
#define SSPI_DSP_TASK0_DESC_LSB_TYPE                                      UInt32
#define SSPI_DSP_TASK0_DESC_LSB_RESERVED_MASK                             0x80FC0000
#define    SSPI_DSP_TASK0_DESC_LSB_TASK0_SEQ_POINTER_SHIFT                26
#define    SSPI_DSP_TASK0_DESC_LSB_TASK0_SEQ_POINTER_MASK                 0x7C000000
#define    SSPI_DSP_TASK0_DESC_LSB_TASK0_RX_ERRORSTOP_CHK_SHIFT           24
#define    SSPI_DSP_TASK0_DESC_LSB_TASK0_RX_ERRORSTOP_CHK_MASK            0x03000000
#define    SSPI_DSP_TASK0_DESC_LSB_TASK0_LOOP_SHIFT                       8
#define    SSPI_DSP_TASK0_DESC_LSB_TASK0_LOOP_MASK                        0x0003FF00
#define    SSPI_DSP_TASK0_DESC_LSB_TASK0_INITIAL_CONDITION_SHIFT          0
#define    SSPI_DSP_TASK0_DESC_LSB_TASK0_INITIAL_CONDITION_MASK           0x000000FF

#define SSPI_DSP_TASK1_DESC_MSB_OFFSET                                    0x00000084
#define SSPI_DSP_TASK1_DESC_MSB_TYPE                                      UInt32
#define SSPI_DSP_TASK1_DESC_MSB_RESERVED_MASK                             0x00000000
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_ENABLE_SHIFT                     31
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_ENABLE_MASK                      0x80000000
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_DO_ONCE_ONLY_SHIFT               30
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_DO_ONCE_ONLY_MASK                0x40000000
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_SKIP_SHIFT                       29
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_SKIP_MASK                        0x20000000
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_WBS_SHIFT                        28
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_WBS_MASK                         0x10000000
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_FIFO_BEH_SHIFT                   27
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_FIFO_BEH_MASK                    0x08000000
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_STOP_SCHEDULER_SHIFT             26
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_STOP_SCHEDULER_MASK              0x04000000
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_FIFOERROR_STOP_SHIFT             25
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_FIFOERROR_STOP_MASK              0x02000000
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_CONTINUOUS_SHIFT                 24
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_CONTINUOUS_MASK                  0x01000000
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_LSBFIRST_SHIFT                   23
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_LSBFIRST_MASK                    0x00800000
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_DONE_INT_SHIFT                   22
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_DONE_INT_MASK                    0x00400000
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_RESET_REPEATCOUNTER_SHIFT        21
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_RESET_REPEATCOUNTER_MASK         0x00200000
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_SLAVECHECK_LARGER_ON_SHIFT       20
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_SLAVECHECK_LARGER_ON_MASK        0x00100000
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_RX_SIGN_EXTENSION_SHIFT          19
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_RX_SIGN_EXTENSION_MASK           0x00080000
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_ASYNC_CS_MODE_SHIFT              18
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_ASYNC_CS_MODE_MASK               0x00040000
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_SCLK_IDLE_EXTENSION_SHIFT        17
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_SCLK_IDLE_EXTENSION_MASK         0x00020000
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_TX_TXOEN_SEL_SHIFT               15
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_TX_TXOEN_SEL_MASK                0x00018000
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_CS_CSOEN_SEL_SHIFT               13
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_CS_CSOEN_SEL_MASK                0x00006000
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_SCLK_SCLKOEN_SEL_SHIFT           11
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_SCLK_SCLKOEN_SEL_MASK            0x00001800
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_TXOEN_CS_SEL_SHIFT               8
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_TXOEN_CS_SEL_MASK                0x00000700
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_TX_SELECT_SHIFT                  6
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_TX_SELECT_MASK                   0x000000C0
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_RX_SELECT_SHIFT                  4
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_RX_SELECT_MASK                   0x00000030
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_CS_SELECT_SHIFT                  2
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_CS_SELECT_MASK                   0x0000000C
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_CLK_SELECT_SHIFT                 0
#define    SSPI_DSP_TASK1_DESC_MSB_TASK1_CLK_SELECT_MASK                  0x00000003

#define SSPI_DSP_TASK1_DESC_LSB_OFFSET                                    0x00000086
#define SSPI_DSP_TASK1_DESC_LSB_TYPE                                      UInt32
#define SSPI_DSP_TASK1_DESC_LSB_RESERVED_MASK                             0x80FC0000
#define    SSPI_DSP_TASK1_DESC_LSB_TASK1_SEQ_POINTER_SHIFT                26
#define    SSPI_DSP_TASK1_DESC_LSB_TASK1_SEQ_POINTER_MASK                 0x7C000000
#define    SSPI_DSP_TASK1_DESC_LSB_TASK1_RX_ERRORSTOP_CHK_SHIFT           24
#define    SSPI_DSP_TASK1_DESC_LSB_TASK1_RX_ERRORSTOP_CHK_MASK            0x03000000
#define    SSPI_DSP_TASK1_DESC_LSB_TASK1_LOOP_SHIFT                       8
#define    SSPI_DSP_TASK1_DESC_LSB_TASK1_LOOP_MASK                        0x0003FF00
#define    SSPI_DSP_TASK1_DESC_LSB_TASK1_INITIAL_CONDITION_SHIFT          0
#define    SSPI_DSP_TASK1_DESC_LSB_TASK1_INITIAL_CONDITION_MASK           0x000000FF

#define SSPI_DSP_TASK2_DESC_MSB_OFFSET                                    0x00000088
#define SSPI_DSP_TASK2_DESC_MSB_TYPE                                      UInt32
#define SSPI_DSP_TASK2_DESC_MSB_RESERVED_MASK                             0x00000000
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_ENABLE_SHIFT                     31
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_ENABLE_MASK                      0x80000000
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_DO_ONCE_ONLY_SHIFT               30
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_DO_ONCE_ONLY_MASK                0x40000000
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_SKIP_SHIFT                       29
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_SKIP_MASK                        0x20000000
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_WBS_SHIFT                        28
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_WBS_MASK                         0x10000000
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_FIFO_BEH_SHIFT                   27
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_FIFO_BEH_MASK                    0x08000000
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_STOP_SCHEDULER_SHIFT             26
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_STOP_SCHEDULER_MASK              0x04000000
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_FIFOERROR_STOP_SHIFT             25
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_FIFOERROR_STOP_MASK              0x02000000
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_CONTINUOUS_SHIFT                 24
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_CONTINUOUS_MASK                  0x01000000
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_LSBFIRST_SHIFT                   23
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_LSBFIRST_MASK                    0x00800000
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_DONE_INT_SHIFT                   22
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_DONE_INT_MASK                    0x00400000
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_RESET_REPEATCOUNTER_SHIFT        21
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_RESET_REPEATCOUNTER_MASK         0x00200000
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_SLAVECHECK_LARGER_ON_SHIFT       20
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_SLAVECHECK_LARGER_ON_MASK        0x00100000
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_RX_SIGN_EXTENSION_SHIFT          19
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_RX_SIGN_EXTENSION_MASK           0x00080000
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_ASYNC_CS_MODE_SHIFT              18
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_ASYNC_CS_MODE_MASK               0x00040000
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_SCLK_IDLE_EXTENSION_SHIFT        17
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_SCLK_IDLE_EXTENSION_MASK         0x00020000
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_TX_TXOEN_SEL_SHIFT               15
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_TX_TXOEN_SEL_MASK                0x00018000
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_CS_CSOEN_SEL_SHIFT               13
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_CS_CSOEN_SEL_MASK                0x00006000
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_SCLK_SCLKOEN_SEL_SHIFT           11
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_SCLK_SCLKOEN_SEL_MASK            0x00001800
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_TXOEN_CS_SEL_SHIFT               8
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_TXOEN_CS_SEL_MASK                0x00000700
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_TX_SELECT_SHIFT                  6
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_TX_SELECT_MASK                   0x000000C0
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_RX_SELECT_SHIFT                  4
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_RX_SELECT_MASK                   0x00000030
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_CS_SELECT_SHIFT                  2
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_CS_SELECT_MASK                   0x0000000C
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_CLK_SELECT_SHIFT                 0
#define    SSPI_DSP_TASK2_DESC_MSB_TASK2_CLK_SELECT_MASK                  0x00000003

#define SSPI_DSP_TASK2_DESC_LSB_OFFSET                                    0x0000008A
#define SSPI_DSP_TASK2_DESC_LSB_TYPE                                      UInt32
#define SSPI_DSP_TASK2_DESC_LSB_RESERVED_MASK                             0x80FC0000
#define    SSPI_DSP_TASK2_DESC_LSB_TASK2_SEQ_POINTER_SHIFT                26
#define    SSPI_DSP_TASK2_DESC_LSB_TASK2_SEQ_POINTER_MASK                 0x7C000000
#define    SSPI_DSP_TASK2_DESC_LSB_TASK2_RX_ERRORSTOP_CHK_SHIFT           24
#define    SSPI_DSP_TASK2_DESC_LSB_TASK2_RX_ERRORSTOP_CHK_MASK            0x03000000
#define    SSPI_DSP_TASK2_DESC_LSB_TASK2_LOOP_SHIFT                       8
#define    SSPI_DSP_TASK2_DESC_LSB_TASK2_LOOP_MASK                        0x0003FF00
#define    SSPI_DSP_TASK2_DESC_LSB_TASK2_INITIAL_CONDITION_SHIFT          0
#define    SSPI_DSP_TASK2_DESC_LSB_TASK2_INITIAL_CONDITION_MASK           0x000000FF

#define SSPI_DSP_TASK3_DESC_MSB_OFFSET                                    0x0000008C
#define SSPI_DSP_TASK3_DESC_MSB_TYPE                                      UInt32
#define SSPI_DSP_TASK3_DESC_MSB_RESERVED_MASK                             0x00000000
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_ENABLE_SHIFT                     31
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_ENABLE_MASK                      0x80000000
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_DO_ONCE_ONLY_SHIFT               30
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_DO_ONCE_ONLY_MASK                0x40000000
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_SKIP_SHIFT                       29
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_SKIP_MASK                        0x20000000
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_WBS_SHIFT                        28
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_WBS_MASK                         0x10000000
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_FIFO_BEH_SHIFT                   27
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_FIFO_BEH_MASK                    0x08000000
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_STOP_SCHEDULER_SHIFT             26
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_STOP_SCHEDULER_MASK              0x04000000
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_FIFOERROR_STOP_SHIFT             25
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_FIFOERROR_STOP_MASK              0x02000000
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_CONTINUOUS_SHIFT                 24
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_CONTINUOUS_MASK                  0x01000000
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_LSBFIRST_SHIFT                   23
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_LSBFIRST_MASK                    0x00800000
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_DONE_INT_SHIFT                   22
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_DONE_INT_MASK                    0x00400000
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_RESET_REPEATCOUNTER_SHIFT        21
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_RESET_REPEATCOUNTER_MASK         0x00200000
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_SLAVECHECK_LARGER_ON_SHIFT       20
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_SLAVECHECK_LARGER_ON_MASK        0x00100000
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_RX_SIGN_EXTENSION_SHIFT          19
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_RX_SIGN_EXTENSION_MASK           0x00080000
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_ASYNC_CS_MODE_SHIFT              18
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_ASYNC_CS_MODE_MASK               0x00040000
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_SCLK_IDLE_EXTENSION_SHIFT        17
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_SCLK_IDLE_EXTENSION_MASK         0x00020000
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_TX_TXOEN_SEL_SHIFT               15
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_TX_TXOEN_SEL_MASK                0x00018000
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_CS_CSOEN_SEL_SHIFT               13
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_CS_CSOEN_SEL_MASK                0x00006000
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_SCLK_SCLKOEN_SEL_SHIFT           11
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_SCLK_SCLKOEN_SEL_MASK            0x00001800
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_TXOEN_CS_SEL_SHIFT               8
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_TXOEN_CS_SEL_MASK                0x00000700
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_TX_SELECT_SHIFT                  6
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_TX_SELECT_MASK                   0x000000C0
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_RX_SELECT_SHIFT                  4
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_RX_SELECT_MASK                   0x00000030
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_CS_SELECT_SHIFT                  2
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_CS_SELECT_MASK                   0x0000000C
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_CLK_SELECT_SHIFT                 0
#define    SSPI_DSP_TASK3_DESC_MSB_TASK3_CLK_SELECT_MASK                  0x00000003

#define SSPI_DSP_TASK3_DESC_LSB_OFFSET                                    0x0000008E
#define SSPI_DSP_TASK3_DESC_LSB_TYPE                                      UInt32
#define SSPI_DSP_TASK3_DESC_LSB_RESERVED_MASK                             0x80FC0000
#define    SSPI_DSP_TASK3_DESC_LSB_TASK3_SEQ_POINTER_SHIFT                26
#define    SSPI_DSP_TASK3_DESC_LSB_TASK3_SEQ_POINTER_MASK                 0x7C000000
#define    SSPI_DSP_TASK3_DESC_LSB_TASK3_RX_ERRORSTOP_CHK_SHIFT           24
#define    SSPI_DSP_TASK3_DESC_LSB_TASK3_RX_ERRORSTOP_CHK_MASK            0x03000000
#define    SSPI_DSP_TASK3_DESC_LSB_TASK3_LOOP_SHIFT                       8
#define    SSPI_DSP_TASK3_DESC_LSB_TASK3_LOOP_MASK                        0x0003FF00
#define    SSPI_DSP_TASK3_DESC_LSB_TASK3_INITIAL_CONDITION_SHIFT          0
#define    SSPI_DSP_TASK3_DESC_LSB_TASK3_INITIAL_CONDITION_MASK           0x000000FF

#define SSPI_DSP_TASK4_DESC_MSB_OFFSET                                    0x00000090
#define SSPI_DSP_TASK4_DESC_MSB_TYPE                                      UInt32
#define SSPI_DSP_TASK4_DESC_MSB_RESERVED_MASK                             0x00000000
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_ENABLE_SHIFT                     31
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_ENABLE_MASK                      0x80000000
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_DO_ONCE_ONLY_SHIFT               30
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_DO_ONCE_ONLY_MASK                0x40000000
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_SKIP_SHIFT                       29
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_SKIP_MASK                        0x20000000
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_WBS_SHIFT                        28
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_WBS_MASK                         0x10000000
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_FIFO_BEH_SHIFT                   27
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_FIFO_BEH_MASK                    0x08000000
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_STOP_SCHEDULER_SHIFT             26
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_STOP_SCHEDULER_MASK              0x04000000
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_FIFOERROR_STOP_SHIFT             25
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_FIFOERROR_STOP_MASK              0x02000000
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_CONTINUOUS_SHIFT                 24
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_CONTINUOUS_MASK                  0x01000000
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_LSBFIRST_SHIFT                   23
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_LSBFIRST_MASK                    0x00800000
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_DONE_INT_SHIFT                   22
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_DONE_INT_MASK                    0x00400000
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_RESET_REPEATCOUNTER_SHIFT        21
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_RESET_REPEATCOUNTER_MASK         0x00200000
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_SLAVECHECK_LARGER_ON_SHIFT       20
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_SLAVECHECK_LARGER_ON_MASK        0x00100000
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_RX_SIGN_EXTENSION_SHIFT          19
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_RX_SIGN_EXTENSION_MASK           0x00080000
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_ASYNC_CS_MODE_SHIFT              18
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_ASYNC_CS_MODE_MASK               0x00040000
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_SCLK_IDLE_EXTENSION_SHIFT        17
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_SCLK_IDLE_EXTENSION_MASK         0x00020000
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_TX_TXOEN_SEL_SHIFT               15
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_TX_TXOEN_SEL_MASK                0x00018000
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_CS_CSOEN_SEL_SHIFT               13
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_CS_CSOEN_SEL_MASK                0x00006000
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_SCLK_SCLKOEN_SEL_SHIFT           11
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_SCLK_SCLKOEN_SEL_MASK            0x00001800
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_TXOEN_CS_SEL_SHIFT               8
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_TXOEN_CS_SEL_MASK                0x00000700
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_TX_SELECT_SHIFT                  6
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_TX_SELECT_MASK                   0x000000C0
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_RX_SELECT_SHIFT                  4
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_RX_SELECT_MASK                   0x00000030
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_CS_SELECT_SHIFT                  2
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_CS_SELECT_MASK                   0x0000000C
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_CLK_SELECT_SHIFT                 0
#define    SSPI_DSP_TASK4_DESC_MSB_TASK4_CLK_SELECT_MASK                  0x00000003

#define SSPI_DSP_TASK4_DESC_LSB_OFFSET                                    0x00000092
#define SSPI_DSP_TASK4_DESC_LSB_TYPE                                      UInt32
#define SSPI_DSP_TASK4_DESC_LSB_RESERVED_MASK                             0x80FC0000
#define    SSPI_DSP_TASK4_DESC_LSB_TASK4_SEQ_POINTER_SHIFT                26
#define    SSPI_DSP_TASK4_DESC_LSB_TASK4_SEQ_POINTER_MASK                 0x7C000000
#define    SSPI_DSP_TASK4_DESC_LSB_TASK4_RX_ERRORSTOP_CHK_SHIFT           24
#define    SSPI_DSP_TASK4_DESC_LSB_TASK4_RX_ERRORSTOP_CHK_MASK            0x03000000
#define    SSPI_DSP_TASK4_DESC_LSB_TASK4_LOOP_SHIFT                       8
#define    SSPI_DSP_TASK4_DESC_LSB_TASK4_LOOP_MASK                        0x0003FF00
#define    SSPI_DSP_TASK4_DESC_LSB_TASK4_INITIAL_CONDITION_SHIFT          0
#define    SSPI_DSP_TASK4_DESC_LSB_TASK4_INITIAL_CONDITION_MASK           0x000000FF

#define SSPI_DSP_TASK5_DESC_MSB_OFFSET                                    0x00000094
#define SSPI_DSP_TASK5_DESC_MSB_TYPE                                      UInt32
#define SSPI_DSP_TASK5_DESC_MSB_RESERVED_MASK                             0x00000000
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_ENABLE_SHIFT                     31
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_ENABLE_MASK                      0x80000000
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_DO_ONCE_ONLY_SHIFT               30
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_DO_ONCE_ONLY_MASK                0x40000000
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_SKIP_SHIFT                       29
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_SKIP_MASK                        0x20000000
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_WBS_SHIFT                        28
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_WBS_MASK                         0x10000000
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_FIFO_BEH_SHIFT                   27
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_FIFO_BEH_MASK                    0x08000000
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_STOP_SCHEDULER_SHIFT             26
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_STOP_SCHEDULER_MASK              0x04000000
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_FIFOERROR_STOP_SHIFT             25
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_FIFOERROR_STOP_MASK              0x02000000
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_CONTINUOUS_SHIFT                 24
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_CONTINUOUS_MASK                  0x01000000
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_LSBFIRST_SHIFT                   23
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_LSBFIRST_MASK                    0x00800000
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_DONE_INT_SHIFT                   22
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_DONE_INT_MASK                    0x00400000
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_RESET_REPEATCOUNTER_SHIFT        21
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_RESET_REPEATCOUNTER_MASK         0x00200000
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_SLAVECHECK_LARGER_ON_SHIFT       20
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_SLAVECHECK_LARGER_ON_MASK        0x00100000
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_RX_SIGN_EXTENSION_SHIFT          19
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_RX_SIGN_EXTENSION_MASK           0x00080000
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_ASYNC_CS_MODE_SHIFT              18
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_ASYNC_CS_MODE_MASK               0x00040000
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_SCLK_IDLE_EXTENSION_SHIFT        17
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_SCLK_IDLE_EXTENSION_MASK         0x00020000
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_TX_TXOEN_SEL_SHIFT               15
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_TX_TXOEN_SEL_MASK                0x00018000
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_CS_CSOEN_SEL_SHIFT               13
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_CS_CSOEN_SEL_MASK                0x00006000
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_SCLK_SCLKOEN_SEL_SHIFT           11
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_SCLK_SCLKOEN_SEL_MASK            0x00001800
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_TXOEN_CS_SEL_SHIFT               8
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_TXOEN_CS_SEL_MASK                0x00000700
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_TX_SELECT_SHIFT                  6
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_TX_SELECT_MASK                   0x000000C0
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_RX_SELECT_SHIFT                  4
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_RX_SELECT_MASK                   0x00000030
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_CS_SELECT_SHIFT                  2
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_CS_SELECT_MASK                   0x0000000C
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_CLK_SELECT_SHIFT                 0
#define    SSPI_DSP_TASK5_DESC_MSB_TASK5_CLK_SELECT_MASK                  0x00000003

#define SSPI_DSP_TASK5_DESC_LSB_OFFSET                                    0x00000096
#define SSPI_DSP_TASK5_DESC_LSB_TYPE                                      UInt32
#define SSPI_DSP_TASK5_DESC_LSB_RESERVED_MASK                             0x80FC0000
#define    SSPI_DSP_TASK5_DESC_LSB_TASK5_SEQ_POINTER_SHIFT                26
#define    SSPI_DSP_TASK5_DESC_LSB_TASK5_SEQ_POINTER_MASK                 0x7C000000
#define    SSPI_DSP_TASK5_DESC_LSB_TASK5_RX_ERRORSTOP_CHK_SHIFT           24
#define    SSPI_DSP_TASK5_DESC_LSB_TASK5_RX_ERRORSTOP_CHK_MASK            0x03000000
#define    SSPI_DSP_TASK5_DESC_LSB_TASK5_LOOP_SHIFT                       8
#define    SSPI_DSP_TASK5_DESC_LSB_TASK5_LOOP_MASK                        0x0003FF00
#define    SSPI_DSP_TASK5_DESC_LSB_TASK5_INITIAL_CONDITION_SHIFT          0
#define    SSPI_DSP_TASK5_DESC_LSB_TASK5_INITIAL_CONDITION_MASK           0x000000FF

#define SSPI_DSP_TASK6_DESC_MSB_OFFSET                                    0x00000098
#define SSPI_DSP_TASK6_DESC_MSB_TYPE                                      UInt32
#define SSPI_DSP_TASK6_DESC_MSB_RESERVED_MASK                             0x00000000
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_ENABLE_SHIFT                     31
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_ENABLE_MASK                      0x80000000
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_DO_ONCE_ONLY_SHIFT               30
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_DO_ONCE_ONLY_MASK                0x40000000
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_SKIP_SHIFT                       29
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_SKIP_MASK                        0x20000000
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_WBS_SHIFT                        28
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_WBS_MASK                         0x10000000
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_FIFO_BEH_SHIFT                   27
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_FIFO_BEH_MASK                    0x08000000
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_STOP_SCHEDULER_SHIFT             26
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_STOP_SCHEDULER_MASK              0x04000000
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_FIFOERROR_STOP_SHIFT             25
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_FIFOERROR_STOP_MASK              0x02000000
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_CONTINUOUS_SHIFT                 24
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_CONTINUOUS_MASK                  0x01000000
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_LSBFIRST_SHIFT                   23
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_LSBFIRST_MASK                    0x00800000
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_DONE_INT_SHIFT                   22
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_DONE_INT_MASK                    0x00400000
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_RESET_REPEATCOUNTER_SHIFT        21
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_RESET_REPEATCOUNTER_MASK         0x00200000
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_SLAVECHECK_LARGER_ON_SHIFT       20
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_SLAVECHECK_LARGER_ON_MASK        0x00100000
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_RX_SIGN_EXTENSION_SHIFT          19
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_RX_SIGN_EXTENSION_MASK           0x00080000
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_ASYNC_CS_MODE_SHIFT              18
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_ASYNC_CS_MODE_MASK               0x00040000
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_SCLK_IDLE_EXTENSION_SHIFT        17
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_SCLK_IDLE_EXTENSION_MASK         0x00020000
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_TX_TXOEN_SEL_SHIFT               15
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_TX_TXOEN_SEL_MASK                0x00018000
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_CS_CSOEN_SEL_SHIFT               13
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_CS_CSOEN_SEL_MASK                0x00006000
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_SCLK_SCLKOEN_SEL_SHIFT           11
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_SCLK_SCLKOEN_SEL_MASK            0x00001800
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_TXOEN_CS_SEL_SHIFT               8
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_TXOEN_CS_SEL_MASK                0x00000700
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_TX_SELECT_SHIFT                  6
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_TX_SELECT_MASK                   0x000000C0
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_RX_SELECT_SHIFT                  4
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_RX_SELECT_MASK                   0x00000030
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_CS_SELECT_SHIFT                  2
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_CS_SELECT_MASK                   0x0000000C
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_CLK_SELECT_SHIFT                 0
#define    SSPI_DSP_TASK6_DESC_MSB_TASK6_CLK_SELECT_MASK                  0x00000003

#define SSPI_DSP_TASK6_DESC_LSB_OFFSET                                    0x0000009A
#define SSPI_DSP_TASK6_DESC_LSB_TYPE                                      UInt32
#define SSPI_DSP_TASK6_DESC_LSB_RESERVED_MASK                             0x80FC0000
#define    SSPI_DSP_TASK6_DESC_LSB_TASK6_SEQ_POINTER_SHIFT                26
#define    SSPI_DSP_TASK6_DESC_LSB_TASK6_SEQ_POINTER_MASK                 0x7C000000
#define    SSPI_DSP_TASK6_DESC_LSB_TASK6_RX_ERRORSTOP_CHK_SHIFT           24
#define    SSPI_DSP_TASK6_DESC_LSB_TASK6_RX_ERRORSTOP_CHK_MASK            0x03000000
#define    SSPI_DSP_TASK6_DESC_LSB_TASK6_LOOP_SHIFT                       8
#define    SSPI_DSP_TASK6_DESC_LSB_TASK6_LOOP_MASK                        0x0003FF00
#define    SSPI_DSP_TASK6_DESC_LSB_TASK6_INITIAL_CONDITION_SHIFT          0
#define    SSPI_DSP_TASK6_DESC_LSB_TASK6_INITIAL_CONDITION_MASK           0x000000FF

#define SSPI_DSP_TASK7_DESC_MSB_OFFSET                                    0x0000009C
#define SSPI_DSP_TASK7_DESC_MSB_TYPE                                      UInt32
#define SSPI_DSP_TASK7_DESC_MSB_RESERVED_MASK                             0x00000000
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_ENABLE_SHIFT                     31
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_ENABLE_MASK                      0x80000000
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_DO_ONCE_ONLY_SHIFT               30
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_DO_ONCE_ONLY_MASK                0x40000000
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_SKIP_SHIFT                       29
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_SKIP_MASK                        0x20000000
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_WBS_SHIFT                        28
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_WBS_MASK                         0x10000000
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_FIFO_BEH_SHIFT                   27
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_FIFO_BEH_MASK                    0x08000000
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_STOP_SCHEDULER_SHIFT             26
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_STOP_SCHEDULER_MASK              0x04000000
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_FIFOERROR_STOP_SHIFT             25
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_FIFOERROR_STOP_MASK              0x02000000
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_CONTINUOUS_SHIFT                 24
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_CONTINUOUS_MASK                  0x01000000
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_LSBFIRST_SHIFT                   23
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_LSBFIRST_MASK                    0x00800000
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_DONE_INT_SHIFT                   22
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_DONE_INT_MASK                    0x00400000
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_RESET_REPEATCOUNTER_SHIFT        21
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_RESET_REPEATCOUNTER_MASK         0x00200000
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_SLAVECHECK_LARGER_ON_SHIFT       20
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_SLAVECHECK_LARGER_ON_MASK        0x00100000
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_RX_SIGN_EXTENSION_SHIFT          19
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_RX_SIGN_EXTENSION_MASK           0x00080000
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_ASYNC_CS_MODE_SHIFT              18
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_ASYNC_CS_MODE_MASK               0x00040000
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_SCLK_IDLE_EXTENSION_SHIFT        17
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_SCLK_IDLE_EXTENSION_MASK         0x00020000
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_TX_TXOEN_SEL_SHIFT               15
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_TX_TXOEN_SEL_MASK                0x00018000
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_CS_CSOEN_SEL_SHIFT               13
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_CS_CSOEN_SEL_MASK                0x00006000
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_SCLK_SCLKOEN_SEL_SHIFT           11
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_SCLK_SCLKOEN_SEL_MASK            0x00001800
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_TXOEN_CS_SEL_SHIFT               8
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_TXOEN_CS_SEL_MASK                0x00000700
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_TX_SELECT_SHIFT                  6
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_TX_SELECT_MASK                   0x000000C0
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_RX_SELECT_SHIFT                  4
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_RX_SELECT_MASK                   0x00000030
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_CS_SELECT_SHIFT                  2
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_CS_SELECT_MASK                   0x0000000C
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_CLK_SELECT_SHIFT                 0
#define    SSPI_DSP_TASK7_DESC_MSB_TASK7_CLK_SELECT_MASK                  0x00000003

#define SSPI_DSP_TASK7_DESC_LSB_OFFSET                                    0x0000009E
#define SSPI_DSP_TASK7_DESC_LSB_TYPE                                      UInt32
#define SSPI_DSP_TASK7_DESC_LSB_RESERVED_MASK                             0x80FC0000
#define    SSPI_DSP_TASK7_DESC_LSB_TASK7_SEQ_POINTER_SHIFT                26
#define    SSPI_DSP_TASK7_DESC_LSB_TASK7_SEQ_POINTER_MASK                 0x7C000000
#define    SSPI_DSP_TASK7_DESC_LSB_TASK7_RX_ERRORSTOP_CHK_SHIFT           24
#define    SSPI_DSP_TASK7_DESC_LSB_TASK7_RX_ERRORSTOP_CHK_MASK            0x03000000
#define    SSPI_DSP_TASK7_DESC_LSB_TASK7_LOOP_SHIFT                       8
#define    SSPI_DSP_TASK7_DESC_LSB_TASK7_LOOP_MASK                        0x0003FF00
#define    SSPI_DSP_TASK7_DESC_LSB_TASK7_INITIAL_CONDITION_SHIFT          0
#define    SSPI_DSP_TASK7_DESC_LSB_TASK7_INITIAL_CONDITION_MASK           0x000000FF

#define SSPI_DSP_PATTERN_0_CONTROL_OFFSET                                 0x000000D0
#define SSPI_DSP_PATTERN_0_CONTROL_TYPE                                   UInt32
#define SSPI_DSP_PATTERN_0_CONTROL_RESERVED_MASK                          0xFFFC00E0
#define    SSPI_DSP_PATTERN_0_CONTROL_PATTERN0_EXTENSION_CHECK_SHIFT      17
#define    SSPI_DSP_PATTERN_0_CONTROL_PATTERN0_EXTENSION_CHECK_MASK       0x00020000
#define    SSPI_DSP_PATTERN_0_CONTROL_PATTERN0_IDLE_EXTENSION_SHIFT       16
#define    SSPI_DSP_PATTERN_0_CONTROL_PATTERN0_IDLE_EXTENSION_MASK        0x00010000
#define    SSPI_DSP_PATTERN_0_CONTROL_PATTERN0_FINAL_SHIFT                12
#define    SSPI_DSP_PATTERN_0_CONTROL_PATTERN0_FINAL_MASK                 0x0000F000
#define    SSPI_DSP_PATTERN_0_CONTROL_PATTERN0_INITIAL_SHIFT              8
#define    SSPI_DSP_PATTERN_0_CONTROL_PATTERN0_INITIAL_MASK               0x00000F00
#define    SSPI_DSP_PATTERN_0_CONTROL_PATTERN0_LENGTH_SHIFT               0
#define    SSPI_DSP_PATTERN_0_CONTROL_PATTERN0_LENGTH_MASK                0x0000001F

#define SSPI_DSP_PATTERN_1_CONTROL_OFFSET                                 0x000000D2
#define SSPI_DSP_PATTERN_1_CONTROL_TYPE                                   UInt32
#define SSPI_DSP_PATTERN_1_CONTROL_RESERVED_MASK                          0xFFFC00E0
#define    SSPI_DSP_PATTERN_1_CONTROL_PATTERN1_EXTENSION_CHECK_SHIFT      17
#define    SSPI_DSP_PATTERN_1_CONTROL_PATTERN1_EXTENSION_CHECK_MASK       0x00020000
#define    SSPI_DSP_PATTERN_1_CONTROL_PATTERN1_IDLE_EXTENSION_SHIFT       16
#define    SSPI_DSP_PATTERN_1_CONTROL_PATTERN1_IDLE_EXTENSION_MASK        0x00010000
#define    SSPI_DSP_PATTERN_1_CONTROL_PATTERN1_FINAL_SHIFT                12
#define    SSPI_DSP_PATTERN_1_CONTROL_PATTERN1_FINAL_MASK                 0x0000F000
#define    SSPI_DSP_PATTERN_1_CONTROL_PATTERN1_INITIAL_SHIFT              8
#define    SSPI_DSP_PATTERN_1_CONTROL_PATTERN1_INITIAL_MASK               0x00000F00
#define    SSPI_DSP_PATTERN_1_CONTROL_PATTERN1_LENGTH_SHIFT               0
#define    SSPI_DSP_PATTERN_1_CONTROL_PATTERN1_LENGTH_MASK                0x0000001F

#define SSPI_DSP_PATTERN_2_CONTROL_OFFSET                                 0x000000D4
#define SSPI_DSP_PATTERN_2_CONTROL_TYPE                                   UInt32
#define SSPI_DSP_PATTERN_2_CONTROL_RESERVED_MASK                          0xFFFC00E0
#define    SSPI_DSP_PATTERN_2_CONTROL_PATTERN2_EXTENSION_CHECK_SHIFT      17
#define    SSPI_DSP_PATTERN_2_CONTROL_PATTERN2_EXTENSION_CHECK_MASK       0x00020000
#define    SSPI_DSP_PATTERN_2_CONTROL_PATTERN2_IDLE_EXTENSION_SHIFT       16
#define    SSPI_DSP_PATTERN_2_CONTROL_PATTERN2_IDLE_EXTENSION_MASK        0x00010000
#define    SSPI_DSP_PATTERN_2_CONTROL_PATTERN2_FINAL_SHIFT                12
#define    SSPI_DSP_PATTERN_2_CONTROL_PATTERN2_FINAL_MASK                 0x0000F000
#define    SSPI_DSP_PATTERN_2_CONTROL_PATTERN2_INITIAL_SHIFT              8
#define    SSPI_DSP_PATTERN_2_CONTROL_PATTERN2_INITIAL_MASK               0x00000F00
#define    SSPI_DSP_PATTERN_2_CONTROL_PATTERN2_LENGTH_SHIFT               0
#define    SSPI_DSP_PATTERN_2_CONTROL_PATTERN2_LENGTH_MASK                0x0000001F

#define SSPI_DSP_PATTERN_3_CONTROL_OFFSET                                 0x000000D6
#define SSPI_DSP_PATTERN_3_CONTROL_TYPE                                   UInt32
#define SSPI_DSP_PATTERN_3_CONTROL_RESERVED_MASK                          0xFFFC00E0
#define    SSPI_DSP_PATTERN_3_CONTROL_PATTERN3_EXTENSION_CHECK_SHIFT      17
#define    SSPI_DSP_PATTERN_3_CONTROL_PATTERN3_EXTENSION_CHECK_MASK       0x00020000
#define    SSPI_DSP_PATTERN_3_CONTROL_PATTERN3_IDLE_EXTENSION_SHIFT       16
#define    SSPI_DSP_PATTERN_3_CONTROL_PATTERN3_IDLE_EXTENSION_MASK        0x00010000
#define    SSPI_DSP_PATTERN_3_CONTROL_PATTERN3_FINAL_SHIFT                12
#define    SSPI_DSP_PATTERN_3_CONTROL_PATTERN3_FINAL_MASK                 0x0000F000
#define    SSPI_DSP_PATTERN_3_CONTROL_PATTERN3_INITIAL_SHIFT              8
#define    SSPI_DSP_PATTERN_3_CONTROL_PATTERN3_INITIAL_MASK               0x00000F00
#define    SSPI_DSP_PATTERN_3_CONTROL_PATTERN3_LENGTH_SHIFT               0
#define    SSPI_DSP_PATTERN_3_CONTROL_PATTERN3_LENGTH_MASK                0x0000001F

#define SSPI_DSP_SEQUENCE_0_OFFSET                                        0x00000100
#define SSPI_DSP_SEQUENCE_0_TYPE                                          UInt32
#define SSPI_DSP_SEQUENCE_0_RESERVED_MASK                                 0x00000000
#define    SSPI_DSP_SEQUENCE_0_SEQ0_OPCODE_SHIFT                          30
#define    SSPI_DSP_SEQUENCE_0_SEQ0_OPCODE_MASK                           0xC0000000
#define    SSPI_DSP_SEQUENCE_0_SEQ0_PATTERNMODE_SHIFT                     29
#define    SSPI_DSP_SEQUENCE_0_SEQ0_PATTERNMODE_MASK                      0x20000000
#define    SSPI_DSP_SEQUENCE_0_SEQ0_NEXT_PC_SHIFT                         24
#define    SSPI_DSP_SEQUENCE_0_SEQ0_NEXT_PC_MASK                          0x1F000000
#define    SSPI_DSP_SEQUENCE_0_SEQ0_REPEAT_COUNT_SHIFT                    16
#define    SSPI_DSP_SEQUENCE_0_SEQ0_REPEAT_COUNT_MASK                     0x00FF0000
#define    SSPI_DSP_SEQUENCE_0_SEQ0_FRAME_DEF_SEL_SHIFT                   13
#define    SSPI_DSP_SEQUENCE_0_SEQ0_FRAME_DEF_SEL_MASK                    0x0000E000
#define    SSPI_DSP_SEQUENCE_0_SEQ0_RECEIVE_AUDIO_ON_SHIFT                12
#define    SSPI_DSP_SEQUENCE_0_SEQ0_RECEIVE_AUDIO_ON_MASK                 0x00001000
#define    SSPI_DSP_SEQUENCE_0_SEQ0_CLK_IDLE_SHIFT                        11
#define    SSPI_DSP_SEQUENCE_0_SEQ0_CLK_IDLE_MASK                         0x00000800
#define    SSPI_DSP_SEQUENCE_0_SEQ0_CS_ACTIVATE_SHIFT                     10
#define    SSPI_DSP_SEQUENCE_0_SEQ0_CS_ACTIVATE_MASK                      0x00000400
#define    SSPI_DSP_SEQUENCE_0_SEQ0_CS_DEACTIVATE_SHIFT                   9
#define    SSPI_DSP_SEQUENCE_0_SEQ0_CS_DEACTIVATE_MASK                    0x00000200
#define    SSPI_DSP_SEQUENCE_0_SEQ0_TRANSMIT_SHIFT                        8
#define    SSPI_DSP_SEQUENCE_0_SEQ0_TRANSMIT_MASK                         0x00000100
#define    SSPI_DSP_SEQUENCE_0_SEQ0_FIFOTX_SEL_SHIFT                      6
#define    SSPI_DSP_SEQUENCE_0_SEQ0_FIFOTX_SEL_MASK                       0x000000C0
#define    SSPI_DSP_SEQUENCE_0_SEQ0_SIDETONE_TX_ON_SHIFT                  5
#define    SSPI_DSP_SEQUENCE_0_SEQ0_SIDETONE_TX_ON_MASK                   0x00000020
#define    SSPI_DSP_SEQUENCE_0_SEQ0_TXOEN_ACTIVE_SHIFT                    4
#define    SSPI_DSP_SEQUENCE_0_SEQ0_TXOEN_ACTIVE_MASK                     0x00000010
#define    SSPI_DSP_SEQUENCE_0_SEQ0_RECEIVE_SHIFT                         3
#define    SSPI_DSP_SEQUENCE_0_SEQ0_RECEIVE_MASK                          0x00000008
#define    SSPI_DSP_SEQUENCE_0_SEQ0_FIFORX_SEL_SHIFT                      1
#define    SSPI_DSP_SEQUENCE_0_SEQ0_FIFORX_SEL_MASK                       0x00000006
#define    SSPI_DSP_SEQUENCE_0_SEQ0_SIDETONE_RX_ON_SHIFT                  0
#define    SSPI_DSP_SEQUENCE_0_SEQ0_SIDETONE_RX_ON_MASK                   0x00000001

#define SSPI_DSP_SEQUENCE_1_OFFSET                                        0x00000102
#define SSPI_DSP_SEQUENCE_1_TYPE                                          UInt32
#define SSPI_DSP_SEQUENCE_1_RESERVED_MASK                                 0x00000000
#define    SSPI_DSP_SEQUENCE_1_SEQ1_OPCODE_SHIFT                          30
#define    SSPI_DSP_SEQUENCE_1_SEQ1_OPCODE_MASK                           0xC0000000
#define    SSPI_DSP_SEQUENCE_1_SEQ1_PATTERNMODE_SHIFT                     29
#define    SSPI_DSP_SEQUENCE_1_SEQ1_PATTERNMODE_MASK                      0x20000000
#define    SSPI_DSP_SEQUENCE_1_SEQ1_NEXT_PC_SHIFT                         24
#define    SSPI_DSP_SEQUENCE_1_SEQ1_NEXT_PC_MASK                          0x1F000000
#define    SSPI_DSP_SEQUENCE_1_SEQ1_REPEAT_COUNT_SHIFT                    16
#define    SSPI_DSP_SEQUENCE_1_SEQ1_REPEAT_COUNT_MASK                     0x00FF0000
#define    SSPI_DSP_SEQUENCE_1_SEQ1_FRAME_DEF_SEL_SHIFT                   13
#define    SSPI_DSP_SEQUENCE_1_SEQ1_FRAME_DEF_SEL_MASK                    0x0000E000
#define    SSPI_DSP_SEQUENCE_1_SEQ1_RECEIVE_AUDIO_ON_SHIFT                12
#define    SSPI_DSP_SEQUENCE_1_SEQ1_RECEIVE_AUDIO_ON_MASK                 0x00001000
#define    SSPI_DSP_SEQUENCE_1_SEQ1_CLK_IDLE_SHIFT                        11
#define    SSPI_DSP_SEQUENCE_1_SEQ1_CLK_IDLE_MASK                         0x00000800
#define    SSPI_DSP_SEQUENCE_1_SEQ1_CS_ACTIVATE_SHIFT                     10
#define    SSPI_DSP_SEQUENCE_1_SEQ1_CS_ACTIVATE_MASK                      0x00000400
#define    SSPI_DSP_SEQUENCE_1_SEQ1_CS_DEACTIVATE_SHIFT                   9
#define    SSPI_DSP_SEQUENCE_1_SEQ1_CS_DEACTIVATE_MASK                    0x00000200
#define    SSPI_DSP_SEQUENCE_1_SEQ1_TRANSMIT_SHIFT                        8
#define    SSPI_DSP_SEQUENCE_1_SEQ1_TRANSMIT_MASK                         0x00000100
#define    SSPI_DSP_SEQUENCE_1_SEQ1_FIFOTX_SEL_SHIFT                      6
#define    SSPI_DSP_SEQUENCE_1_SEQ1_FIFOTX_SEL_MASK                       0x000000C0
#define    SSPI_DSP_SEQUENCE_1_SEQ1_SIDETONE_TX_ON_SHIFT                  5
#define    SSPI_DSP_SEQUENCE_1_SEQ1_SIDETONE_TX_ON_MASK                   0x00000020
#define    SSPI_DSP_SEQUENCE_1_SEQ1_TXOEN_ACTIVE_SHIFT                    4
#define    SSPI_DSP_SEQUENCE_1_SEQ1_TXOEN_ACTIVE_MASK                     0x00000010
#define    SSPI_DSP_SEQUENCE_1_SEQ1_RECEIVE_SHIFT                         3
#define    SSPI_DSP_SEQUENCE_1_SEQ1_RECEIVE_MASK                          0x00000008
#define    SSPI_DSP_SEQUENCE_1_SEQ1_FIFORX_SEL_SHIFT                      1
#define    SSPI_DSP_SEQUENCE_1_SEQ1_FIFORX_SEL_MASK                       0x00000006
#define    SSPI_DSP_SEQUENCE_1_SEQ1_SIDETONE_RX_ON_SHIFT                  0
#define    SSPI_DSP_SEQUENCE_1_SEQ1_SIDETONE_RX_ON_MASK                   0x00000001

#define SSPI_DSP_SEQUENCE_2_OFFSET                                        0x00000104
#define SSPI_DSP_SEQUENCE_2_TYPE                                          UInt32
#define SSPI_DSP_SEQUENCE_2_RESERVED_MASK                                 0x00000000
#define    SSPI_DSP_SEQUENCE_2_SEQ2_OPCODE_SHIFT                          30
#define    SSPI_DSP_SEQUENCE_2_SEQ2_OPCODE_MASK                           0xC0000000
#define    SSPI_DSP_SEQUENCE_2_SEQ2_PATTERNMODE_SHIFT                     29
#define    SSPI_DSP_SEQUENCE_2_SEQ2_PATTERNMODE_MASK                      0x20000000
#define    SSPI_DSP_SEQUENCE_2_SEQ2_NEXT_PC_SHIFT                         24
#define    SSPI_DSP_SEQUENCE_2_SEQ2_NEXT_PC_MASK                          0x1F000000
#define    SSPI_DSP_SEQUENCE_2_SEQ2_REPEAT_COUNT_SHIFT                    16
#define    SSPI_DSP_SEQUENCE_2_SEQ2_REPEAT_COUNT_MASK                     0x00FF0000
#define    SSPI_DSP_SEQUENCE_2_SEQ2_FRAME_DEF_SEL_SHIFT                   13
#define    SSPI_DSP_SEQUENCE_2_SEQ2_FRAME_DEF_SEL_MASK                    0x0000E000
#define    SSPI_DSP_SEQUENCE_2_SEQ2_RECEIVE_AUDIO_ON_SHIFT                12
#define    SSPI_DSP_SEQUENCE_2_SEQ2_RECEIVE_AUDIO_ON_MASK                 0x00001000
#define    SSPI_DSP_SEQUENCE_2_SEQ2_CLK_IDLE_SHIFT                        11
#define    SSPI_DSP_SEQUENCE_2_SEQ2_CLK_IDLE_MASK                         0x00000800
#define    SSPI_DSP_SEQUENCE_2_SEQ2_CS_ACTIVATE_SHIFT                     10
#define    SSPI_DSP_SEQUENCE_2_SEQ2_CS_ACTIVATE_MASK                      0x00000400
#define    SSPI_DSP_SEQUENCE_2_SEQ2_CS_DEACTIVATE_SHIFT                   9
#define    SSPI_DSP_SEQUENCE_2_SEQ2_CS_DEACTIVATE_MASK                    0x00000200
#define    SSPI_DSP_SEQUENCE_2_SEQ2_TRANSMIT_SHIFT                        8
#define    SSPI_DSP_SEQUENCE_2_SEQ2_TRANSMIT_MASK                         0x00000100
#define    SSPI_DSP_SEQUENCE_2_SEQ2_FIFOTX_SEL_SHIFT                      6
#define    SSPI_DSP_SEQUENCE_2_SEQ2_FIFOTX_SEL_MASK                       0x000000C0
#define    SSPI_DSP_SEQUENCE_2_SEQ2_SIDETONE_TX_ON_SHIFT                  5
#define    SSPI_DSP_SEQUENCE_2_SEQ2_SIDETONE_TX_ON_MASK                   0x00000020
#define    SSPI_DSP_SEQUENCE_2_SEQ2_TXOEN_ACTIVE_SHIFT                    4
#define    SSPI_DSP_SEQUENCE_2_SEQ2_TXOEN_ACTIVE_MASK                     0x00000010
#define    SSPI_DSP_SEQUENCE_2_SEQ2_RECEIVE_SHIFT                         3
#define    SSPI_DSP_SEQUENCE_2_SEQ2_RECEIVE_MASK                          0x00000008
#define    SSPI_DSP_SEQUENCE_2_SEQ2_FIFORX_SEL_SHIFT                      1
#define    SSPI_DSP_SEQUENCE_2_SEQ2_FIFORX_SEL_MASK                       0x00000006
#define    SSPI_DSP_SEQUENCE_2_SEQ2_SIDETONE_RX_ON_SHIFT                  0
#define    SSPI_DSP_SEQUENCE_2_SEQ2_SIDETONE_RX_ON_MASK                   0x00000001

#define SSPI_DSP_SEQUENCE_3_OFFSET                                        0x00000106
#define SSPI_DSP_SEQUENCE_3_TYPE                                          UInt32
#define SSPI_DSP_SEQUENCE_3_RESERVED_MASK                                 0x00000000
#define    SSPI_DSP_SEQUENCE_3_SEQ3_OPCODE_SHIFT                          30
#define    SSPI_DSP_SEQUENCE_3_SEQ3_OPCODE_MASK                           0xC0000000
#define    SSPI_DSP_SEQUENCE_3_SEQ3_PATTERNMODE_SHIFT                     29
#define    SSPI_DSP_SEQUENCE_3_SEQ3_PATTERNMODE_MASK                      0x20000000
#define    SSPI_DSP_SEQUENCE_3_SEQ3_NEXT_PC_SHIFT                         24
#define    SSPI_DSP_SEQUENCE_3_SEQ3_NEXT_PC_MASK                          0x1F000000
#define    SSPI_DSP_SEQUENCE_3_SEQ3_REPEAT_COUNT_SHIFT                    16
#define    SSPI_DSP_SEQUENCE_3_SEQ3_REPEAT_COUNT_MASK                     0x00FF0000
#define    SSPI_DSP_SEQUENCE_3_SEQ3_FRAME_DEF_SEL_SHIFT                   13
#define    SSPI_DSP_SEQUENCE_3_SEQ3_FRAME_DEF_SEL_MASK                    0x0000E000
#define    SSPI_DSP_SEQUENCE_3_SEQ3_RECEIVE_AUDIO_ON_SHIFT                12
#define    SSPI_DSP_SEQUENCE_3_SEQ3_RECEIVE_AUDIO_ON_MASK                 0x00001000
#define    SSPI_DSP_SEQUENCE_3_SEQ3_CLK_IDLE_SHIFT                        11
#define    SSPI_DSP_SEQUENCE_3_SEQ3_CLK_IDLE_MASK                         0x00000800
#define    SSPI_DSP_SEQUENCE_3_SEQ3_CS_ACTIVATE_SHIFT                     10
#define    SSPI_DSP_SEQUENCE_3_SEQ3_CS_ACTIVATE_MASK                      0x00000400
#define    SSPI_DSP_SEQUENCE_3_SEQ3_CS_DEACTIVATE_SHIFT                   9
#define    SSPI_DSP_SEQUENCE_3_SEQ3_CS_DEACTIVATE_MASK                    0x00000200
#define    SSPI_DSP_SEQUENCE_3_SEQ3_TRANSMIT_SHIFT                        8
#define    SSPI_DSP_SEQUENCE_3_SEQ3_TRANSMIT_MASK                         0x00000100
#define    SSPI_DSP_SEQUENCE_3_SEQ3_FIFOTX_SEL_SHIFT                      6
#define    SSPI_DSP_SEQUENCE_3_SEQ3_FIFOTX_SEL_MASK                       0x000000C0
#define    SSPI_DSP_SEQUENCE_3_SEQ3_SIDETONE_TX_ON_SHIFT                  5
#define    SSPI_DSP_SEQUENCE_3_SEQ3_SIDETONE_TX_ON_MASK                   0x00000020
#define    SSPI_DSP_SEQUENCE_3_SEQ3_TXOEN_ACTIVE_SHIFT                    4
#define    SSPI_DSP_SEQUENCE_3_SEQ3_TXOEN_ACTIVE_MASK                     0x00000010
#define    SSPI_DSP_SEQUENCE_3_SEQ3_RECEIVE_SHIFT                         3
#define    SSPI_DSP_SEQUENCE_3_SEQ3_RECEIVE_MASK                          0x00000008
#define    SSPI_DSP_SEQUENCE_3_SEQ3_FIFORX_SEL_SHIFT                      1
#define    SSPI_DSP_SEQUENCE_3_SEQ3_FIFORX_SEL_MASK                       0x00000006
#define    SSPI_DSP_SEQUENCE_3_SEQ3_SIDETONE_RX_ON_SHIFT                  0
#define    SSPI_DSP_SEQUENCE_3_SEQ3_SIDETONE_RX_ON_MASK                   0x00000001

#define SSPI_DSP_SEQUENCE_4_OFFSET                                        0x00000108
#define SSPI_DSP_SEQUENCE_4_TYPE                                          UInt32
#define SSPI_DSP_SEQUENCE_4_RESERVED_MASK                                 0x00000000
#define    SSPI_DSP_SEQUENCE_4_SEQ4_OPCODE_SHIFT                          30
#define    SSPI_DSP_SEQUENCE_4_SEQ4_OPCODE_MASK                           0xC0000000
#define    SSPI_DSP_SEQUENCE_4_SEQ4_PATTERNMODE_SHIFT                     29
#define    SSPI_DSP_SEQUENCE_4_SEQ4_PATTERNMODE_MASK                      0x20000000
#define    SSPI_DSP_SEQUENCE_4_SEQ4_NEXT_PC_SHIFT                         24
#define    SSPI_DSP_SEQUENCE_4_SEQ4_NEXT_PC_MASK                          0x1F000000
#define    SSPI_DSP_SEQUENCE_4_SEQ4_REPEAT_COUNT_SHIFT                    16
#define    SSPI_DSP_SEQUENCE_4_SEQ4_REPEAT_COUNT_MASK                     0x00FF0000
#define    SSPI_DSP_SEQUENCE_4_SEQ4_FRAME_DEF_SEL_SHIFT                   13
#define    SSPI_DSP_SEQUENCE_4_SEQ4_FRAME_DEF_SEL_MASK                    0x0000E000
#define    SSPI_DSP_SEQUENCE_4_SEQ4_RECEIVE_AUDIO_ON_SHIFT                12
#define    SSPI_DSP_SEQUENCE_4_SEQ4_RECEIVE_AUDIO_ON_MASK                 0x00001000
#define    SSPI_DSP_SEQUENCE_4_SEQ4_CLK_IDLE_SHIFT                        11
#define    SSPI_DSP_SEQUENCE_4_SEQ4_CLK_IDLE_MASK                         0x00000800
#define    SSPI_DSP_SEQUENCE_4_SEQ4_CS_ACTIVATE_SHIFT                     10
#define    SSPI_DSP_SEQUENCE_4_SEQ4_CS_ACTIVATE_MASK                      0x00000400
#define    SSPI_DSP_SEQUENCE_4_SEQ4_CS_DEACTIVATE_SHIFT                   9
#define    SSPI_DSP_SEQUENCE_4_SEQ4_CS_DEACTIVATE_MASK                    0x00000200
#define    SSPI_DSP_SEQUENCE_4_SEQ4_TRANSMIT_SHIFT                        8
#define    SSPI_DSP_SEQUENCE_4_SEQ4_TRANSMIT_MASK                         0x00000100
#define    SSPI_DSP_SEQUENCE_4_SEQ4_FIFOTX_SEL_SHIFT                      6
#define    SSPI_DSP_SEQUENCE_4_SEQ4_FIFOTX_SEL_MASK                       0x000000C0
#define    SSPI_DSP_SEQUENCE_4_SEQ4_SIDETONE_TX_ON_SHIFT                  5
#define    SSPI_DSP_SEQUENCE_4_SEQ4_SIDETONE_TX_ON_MASK                   0x00000020
#define    SSPI_DSP_SEQUENCE_4_SEQ4_TXOEN_ACTIVE_SHIFT                    4
#define    SSPI_DSP_SEQUENCE_4_SEQ4_TXOEN_ACTIVE_MASK                     0x00000010
#define    SSPI_DSP_SEQUENCE_4_SEQ4_RECEIVE_SHIFT                         3
#define    SSPI_DSP_SEQUENCE_4_SEQ4_RECEIVE_MASK                          0x00000008
#define    SSPI_DSP_SEQUENCE_4_SEQ4_FIFORX_SEL_SHIFT                      1
#define    SSPI_DSP_SEQUENCE_4_SEQ4_FIFORX_SEL_MASK                       0x00000006
#define    SSPI_DSP_SEQUENCE_4_SEQ4_SIDETONE_RX_ON_SHIFT                  0
#define    SSPI_DSP_SEQUENCE_4_SEQ4_SIDETONE_RX_ON_MASK                   0x00000001

#define SSPI_DSP_SEQUENCE_5_OFFSET                                        0x0000010A
#define SSPI_DSP_SEQUENCE_5_TYPE                                          UInt32
#define SSPI_DSP_SEQUENCE_5_RESERVED_MASK                                 0x00000000
#define    SSPI_DSP_SEQUENCE_5_SEQ5_OPCODE_SHIFT                          30
#define    SSPI_DSP_SEQUENCE_5_SEQ5_OPCODE_MASK                           0xC0000000
#define    SSPI_DSP_SEQUENCE_5_SEQ5_PATTERNMODE_SHIFT                     29
#define    SSPI_DSP_SEQUENCE_5_SEQ5_PATTERNMODE_MASK                      0x20000000
#define    SSPI_DSP_SEQUENCE_5_SEQ5_NEXT_PC_SHIFT                         24
#define    SSPI_DSP_SEQUENCE_5_SEQ5_NEXT_PC_MASK                          0x1F000000
#define    SSPI_DSP_SEQUENCE_5_SEQ5_REPEAT_COUNT_SHIFT                    16
#define    SSPI_DSP_SEQUENCE_5_SEQ5_REPEAT_COUNT_MASK                     0x00FF0000
#define    SSPI_DSP_SEQUENCE_5_SEQ5_FRAME_DEF_SEL_SHIFT                   13
#define    SSPI_DSP_SEQUENCE_5_SEQ5_FRAME_DEF_SEL_MASK                    0x0000E000
#define    SSPI_DSP_SEQUENCE_5_SEQ5_RECEIVE_AUDIO_ON_SHIFT                12
#define    SSPI_DSP_SEQUENCE_5_SEQ5_RECEIVE_AUDIO_ON_MASK                 0x00001000
#define    SSPI_DSP_SEQUENCE_5_SEQ5_CLK_IDLE_SHIFT                        11
#define    SSPI_DSP_SEQUENCE_5_SEQ5_CLK_IDLE_MASK                         0x00000800
#define    SSPI_DSP_SEQUENCE_5_SEQ5_CS_ACTIVATE_SHIFT                     10
#define    SSPI_DSP_SEQUENCE_5_SEQ5_CS_ACTIVATE_MASK                      0x00000400
#define    SSPI_DSP_SEQUENCE_5_SEQ5_CS_DEACTIVATE_SHIFT                   9
#define    SSPI_DSP_SEQUENCE_5_SEQ5_CS_DEACTIVATE_MASK                    0x00000200
#define    SSPI_DSP_SEQUENCE_5_SEQ5_TRANSMIT_SHIFT                        8
#define    SSPI_DSP_SEQUENCE_5_SEQ5_TRANSMIT_MASK                         0x00000100
#define    SSPI_DSP_SEQUENCE_5_SEQ5_FIFOTX_SEL_SHIFT                      6
#define    SSPI_DSP_SEQUENCE_5_SEQ5_FIFOTX_SEL_MASK                       0x000000C0
#define    SSPI_DSP_SEQUENCE_5_SEQ5_SIDETONE_TX_ON_SHIFT                  5
#define    SSPI_DSP_SEQUENCE_5_SEQ5_SIDETONE_TX_ON_MASK                   0x00000020
#define    SSPI_DSP_SEQUENCE_5_SEQ5_TXOEN_ACTIVE_SHIFT                    4
#define    SSPI_DSP_SEQUENCE_5_SEQ5_TXOEN_ACTIVE_MASK                     0x00000010
#define    SSPI_DSP_SEQUENCE_5_SEQ5_RECEIVE_SHIFT                         3
#define    SSPI_DSP_SEQUENCE_5_SEQ5_RECEIVE_MASK                          0x00000008
#define    SSPI_DSP_SEQUENCE_5_SEQ5_FIFORX_SEL_SHIFT                      1
#define    SSPI_DSP_SEQUENCE_5_SEQ5_FIFORX_SEL_MASK                       0x00000006
#define    SSPI_DSP_SEQUENCE_5_SEQ5_SIDETONE_RX_ON_SHIFT                  0
#define    SSPI_DSP_SEQUENCE_5_SEQ5_SIDETONE_RX_ON_MASK                   0x00000001

#define SSPI_DSP_SEQUENCE_6_OFFSET                                        0x0000010C
#define SSPI_DSP_SEQUENCE_6_TYPE                                          UInt32
#define SSPI_DSP_SEQUENCE_6_RESERVED_MASK                                 0x00000000
#define    SSPI_DSP_SEQUENCE_6_SEQ6_OPCODE_SHIFT                          30
#define    SSPI_DSP_SEQUENCE_6_SEQ6_OPCODE_MASK                           0xC0000000
#define    SSPI_DSP_SEQUENCE_6_SEQ6_PATTERNMODE_SHIFT                     29
#define    SSPI_DSP_SEQUENCE_6_SEQ6_PATTERNMODE_MASK                      0x20000000
#define    SSPI_DSP_SEQUENCE_6_SEQ6_NEXT_PC_SHIFT                         24
#define    SSPI_DSP_SEQUENCE_6_SEQ6_NEXT_PC_MASK                          0x1F000000
#define    SSPI_DSP_SEQUENCE_6_SEQ6_REPEAT_COUNT_SHIFT                    16
#define    SSPI_DSP_SEQUENCE_6_SEQ6_REPEAT_COUNT_MASK                     0x00FF0000
#define    SSPI_DSP_SEQUENCE_6_SEQ6_FRAME_DEF_SEL_SHIFT                   13
#define    SSPI_DSP_SEQUENCE_6_SEQ6_FRAME_DEF_SEL_MASK                    0x0000E000
#define    SSPI_DSP_SEQUENCE_6_SEQ6_RECEIVE_AUDIO_ON_SHIFT                12
#define    SSPI_DSP_SEQUENCE_6_SEQ6_RECEIVE_AUDIO_ON_MASK                 0x00001000
#define    SSPI_DSP_SEQUENCE_6_SEQ6_CLK_IDLE_SHIFT                        11
#define    SSPI_DSP_SEQUENCE_6_SEQ6_CLK_IDLE_MASK                         0x00000800
#define    SSPI_DSP_SEQUENCE_6_SEQ6_CS_ACTIVATE_SHIFT                     10
#define    SSPI_DSP_SEQUENCE_6_SEQ6_CS_ACTIVATE_MASK                      0x00000400
#define    SSPI_DSP_SEQUENCE_6_SEQ6_CS_DEACTIVATE_SHIFT                   9
#define    SSPI_DSP_SEQUENCE_6_SEQ6_CS_DEACTIVATE_MASK                    0x00000200
#define    SSPI_DSP_SEQUENCE_6_SEQ6_TRANSMIT_SHIFT                        8
#define    SSPI_DSP_SEQUENCE_6_SEQ6_TRANSMIT_MASK                         0x00000100
#define    SSPI_DSP_SEQUENCE_6_SEQ6_FIFOTX_SEL_SHIFT                      6
#define    SSPI_DSP_SEQUENCE_6_SEQ6_FIFOTX_SEL_MASK                       0x000000C0
#define    SSPI_DSP_SEQUENCE_6_SEQ6_SIDETONE_TX_ON_SHIFT                  5
#define    SSPI_DSP_SEQUENCE_6_SEQ6_SIDETONE_TX_ON_MASK                   0x00000020
#define    SSPI_DSP_SEQUENCE_6_SEQ6_TXOEN_ACTIVE_SHIFT                    4
#define    SSPI_DSP_SEQUENCE_6_SEQ6_TXOEN_ACTIVE_MASK                     0x00000010
#define    SSPI_DSP_SEQUENCE_6_SEQ6_RECEIVE_SHIFT                         3
#define    SSPI_DSP_SEQUENCE_6_SEQ6_RECEIVE_MASK                          0x00000008
#define    SSPI_DSP_SEQUENCE_6_SEQ6_FIFORX_SEL_SHIFT                      1
#define    SSPI_DSP_SEQUENCE_6_SEQ6_FIFORX_SEL_MASK                       0x00000006
#define    SSPI_DSP_SEQUENCE_6_SEQ6_SIDETONE_RX_ON_SHIFT                  0
#define    SSPI_DSP_SEQUENCE_6_SEQ6_SIDETONE_RX_ON_MASK                   0x00000001

#define SSPI_DSP_SEQUENCE_7_OFFSET                                        0x0000010E
#define SSPI_DSP_SEQUENCE_7_TYPE                                          UInt32
#define SSPI_DSP_SEQUENCE_7_RESERVED_MASK                                 0x00000000
#define    SSPI_DSP_SEQUENCE_7_SEQ7_OPCODE_SHIFT                          30
#define    SSPI_DSP_SEQUENCE_7_SEQ7_OPCODE_MASK                           0xC0000000
#define    SSPI_DSP_SEQUENCE_7_SEQ7_PATTERNMODE_SHIFT                     29
#define    SSPI_DSP_SEQUENCE_7_SEQ7_PATTERNMODE_MASK                      0x20000000
#define    SSPI_DSP_SEQUENCE_7_SEQ7_NEXT_PC_SHIFT                         24
#define    SSPI_DSP_SEQUENCE_7_SEQ7_NEXT_PC_MASK                          0x1F000000
#define    SSPI_DSP_SEQUENCE_7_SEQ7_REPEAT_COUNT_SHIFT                    16
#define    SSPI_DSP_SEQUENCE_7_SEQ7_REPEAT_COUNT_MASK                     0x00FF0000
#define    SSPI_DSP_SEQUENCE_7_SEQ7_FRAME_DEF_SEL_SHIFT                   13
#define    SSPI_DSP_SEQUENCE_7_SEQ7_FRAME_DEF_SEL_MASK                    0x0000E000
#define    SSPI_DSP_SEQUENCE_7_SEQ7_RECEIVE_AUDIO_ON_SHIFT                12
#define    SSPI_DSP_SEQUENCE_7_SEQ7_RECEIVE_AUDIO_ON_MASK                 0x00001000
#define    SSPI_DSP_SEQUENCE_7_SEQ7_CLK_IDLE_SHIFT                        11
#define    SSPI_DSP_SEQUENCE_7_SEQ7_CLK_IDLE_MASK                         0x00000800
#define    SSPI_DSP_SEQUENCE_7_SEQ7_CS_ACTIVATE_SHIFT                     10
#define    SSPI_DSP_SEQUENCE_7_SEQ7_CS_ACTIVATE_MASK                      0x00000400
#define    SSPI_DSP_SEQUENCE_7_SEQ7_CS_DEACTIVATE_SHIFT                   9
#define    SSPI_DSP_SEQUENCE_7_SEQ7_CS_DEACTIVATE_MASK                    0x00000200
#define    SSPI_DSP_SEQUENCE_7_SEQ7_TRANSMIT_SHIFT                        8
#define    SSPI_DSP_SEQUENCE_7_SEQ7_TRANSMIT_MASK                         0x00000100
#define    SSPI_DSP_SEQUENCE_7_SEQ7_FIFOTX_SEL_SHIFT                      6
#define    SSPI_DSP_SEQUENCE_7_SEQ7_FIFOTX_SEL_MASK                       0x000000C0
#define    SSPI_DSP_SEQUENCE_7_SEQ7_SIDETONE_TX_ON_SHIFT                  5
#define    SSPI_DSP_SEQUENCE_7_SEQ7_SIDETONE_TX_ON_MASK                   0x00000020
#define    SSPI_DSP_SEQUENCE_7_SEQ7_TXOEN_ACTIVE_SHIFT                    4
#define    SSPI_DSP_SEQUENCE_7_SEQ7_TXOEN_ACTIVE_MASK                     0x00000010
#define    SSPI_DSP_SEQUENCE_7_SEQ7_RECEIVE_SHIFT                         3
#define    SSPI_DSP_SEQUENCE_7_SEQ7_RECEIVE_MASK                          0x00000008
#define    SSPI_DSP_SEQUENCE_7_SEQ7_FIFORX_SEL_SHIFT                      1
#define    SSPI_DSP_SEQUENCE_7_SEQ7_FIFORX_SEL_MASK                       0x00000006
#define    SSPI_DSP_SEQUENCE_7_SEQ7_SIDETONE_RX_ON_SHIFT                  0
#define    SSPI_DSP_SEQUENCE_7_SEQ7_SIDETONE_RX_ON_MASK                   0x00000001

#define SSPI_DSP_SEQUENCE_8_OFFSET                                        0x00000110
#define SSPI_DSP_SEQUENCE_8_TYPE                                          UInt32
#define SSPI_DSP_SEQUENCE_8_RESERVED_MASK                                 0x00000000
#define    SSPI_DSP_SEQUENCE_8_SEQ8_OPCODE_SHIFT                          30
#define    SSPI_DSP_SEQUENCE_8_SEQ8_OPCODE_MASK                           0xC0000000
#define    SSPI_DSP_SEQUENCE_8_SEQ8_PATTERNMODE_SHIFT                     29
#define    SSPI_DSP_SEQUENCE_8_SEQ8_PATTERNMODE_MASK                      0x20000000
#define    SSPI_DSP_SEQUENCE_8_SEQ8_NEXT_PC_SHIFT                         24
#define    SSPI_DSP_SEQUENCE_8_SEQ8_NEXT_PC_MASK                          0x1F000000
#define    SSPI_DSP_SEQUENCE_8_SEQ8_REPEAT_COUNT_SHIFT                    16
#define    SSPI_DSP_SEQUENCE_8_SEQ8_REPEAT_COUNT_MASK                     0x00FF0000
#define    SSPI_DSP_SEQUENCE_8_SEQ8_FRAME_DEF_SEL_SHIFT                   13
#define    SSPI_DSP_SEQUENCE_8_SEQ8_FRAME_DEF_SEL_MASK                    0x0000E000
#define    SSPI_DSP_SEQUENCE_8_SEQ8_RECEIVE_AUDIO_ON_SHIFT                12
#define    SSPI_DSP_SEQUENCE_8_SEQ8_RECEIVE_AUDIO_ON_MASK                 0x00001000
#define    SSPI_DSP_SEQUENCE_8_SEQ8_CLK_IDLE_SHIFT                        11
#define    SSPI_DSP_SEQUENCE_8_SEQ8_CLK_IDLE_MASK                         0x00000800
#define    SSPI_DSP_SEQUENCE_8_SEQ8_CS_ACTIVATE_SHIFT                     10
#define    SSPI_DSP_SEQUENCE_8_SEQ8_CS_ACTIVATE_MASK                      0x00000400
#define    SSPI_DSP_SEQUENCE_8_SEQ8_CS_DEACTIVATE_SHIFT                   9
#define    SSPI_DSP_SEQUENCE_8_SEQ8_CS_DEACTIVATE_MASK                    0x00000200
#define    SSPI_DSP_SEQUENCE_8_SEQ8_TRANSMIT_SHIFT                        8
#define    SSPI_DSP_SEQUENCE_8_SEQ8_TRANSMIT_MASK                         0x00000100
#define    SSPI_DSP_SEQUENCE_8_SEQ8_FIFOTX_SEL_SHIFT                      6
#define    SSPI_DSP_SEQUENCE_8_SEQ8_FIFOTX_SEL_MASK                       0x000000C0
#define    SSPI_DSP_SEQUENCE_8_SEQ8_SIDETONE_TX_ON_SHIFT                  5
#define    SSPI_DSP_SEQUENCE_8_SEQ8_SIDETONE_TX_ON_MASK                   0x00000020
#define    SSPI_DSP_SEQUENCE_8_SEQ8_TXOEN_ACTIVE_SHIFT                    4
#define    SSPI_DSP_SEQUENCE_8_SEQ8_TXOEN_ACTIVE_MASK                     0x00000010
#define    SSPI_DSP_SEQUENCE_8_SEQ8_RECEIVE_SHIFT                         3
#define    SSPI_DSP_SEQUENCE_8_SEQ8_RECEIVE_MASK                          0x00000008
#define    SSPI_DSP_SEQUENCE_8_SEQ8_FIFORX_SEL_SHIFT                      1
#define    SSPI_DSP_SEQUENCE_8_SEQ8_FIFORX_SEL_MASK                       0x00000006
#define    SSPI_DSP_SEQUENCE_8_SEQ8_SIDETONE_RX_ON_SHIFT                  0
#define    SSPI_DSP_SEQUENCE_8_SEQ8_SIDETONE_RX_ON_MASK                   0x00000001

#define SSPI_DSP_SEQUENCE_9_OFFSET                                        0x00000112
#define SSPI_DSP_SEQUENCE_9_TYPE                                          UInt32
#define SSPI_DSP_SEQUENCE_9_RESERVED_MASK                                 0x00000000
#define    SSPI_DSP_SEQUENCE_9_SEQ9_OPCODE_SHIFT                          30
#define    SSPI_DSP_SEQUENCE_9_SEQ9_OPCODE_MASK                           0xC0000000
#define    SSPI_DSP_SEQUENCE_9_SEQ9_PATTERNMODE_SHIFT                     29
#define    SSPI_DSP_SEQUENCE_9_SEQ9_PATTERNMODE_MASK                      0x20000000
#define    SSPI_DSP_SEQUENCE_9_SEQ9_NEXT_PC_SHIFT                         24
#define    SSPI_DSP_SEQUENCE_9_SEQ9_NEXT_PC_MASK                          0x1F000000
#define    SSPI_DSP_SEQUENCE_9_SEQ9_REPEAT_COUNT_SHIFT                    16
#define    SSPI_DSP_SEQUENCE_9_SEQ9_REPEAT_COUNT_MASK                     0x00FF0000
#define    SSPI_DSP_SEQUENCE_9_SEQ9_FRAME_DEF_SEL_SHIFT                   13
#define    SSPI_DSP_SEQUENCE_9_SEQ9_FRAME_DEF_SEL_MASK                    0x0000E000
#define    SSPI_DSP_SEQUENCE_9_SEQ9_RECEIVE_AUDIO_ON_SHIFT                12
#define    SSPI_DSP_SEQUENCE_9_SEQ9_RECEIVE_AUDIO_ON_MASK                 0x00001000
#define    SSPI_DSP_SEQUENCE_9_SEQ9_CLK_IDLE_SHIFT                        11
#define    SSPI_DSP_SEQUENCE_9_SEQ9_CLK_IDLE_MASK                         0x00000800
#define    SSPI_DSP_SEQUENCE_9_SEQ9_CS_ACTIVATE_SHIFT                     10
#define    SSPI_DSP_SEQUENCE_9_SEQ9_CS_ACTIVATE_MASK                      0x00000400
#define    SSPI_DSP_SEQUENCE_9_SEQ9_CS_DEACTIVATE_SHIFT                   9
#define    SSPI_DSP_SEQUENCE_9_SEQ9_CS_DEACTIVATE_MASK                    0x00000200
#define    SSPI_DSP_SEQUENCE_9_SEQ9_TRANSMIT_SHIFT                        8
#define    SSPI_DSP_SEQUENCE_9_SEQ9_TRANSMIT_MASK                         0x00000100
#define    SSPI_DSP_SEQUENCE_9_SEQ9_FIFOTX_SEL_SHIFT                      6
#define    SSPI_DSP_SEQUENCE_9_SEQ9_FIFOTX_SEL_MASK                       0x000000C0
#define    SSPI_DSP_SEQUENCE_9_SEQ9_SIDETONE_TX_ON_SHIFT                  5
#define    SSPI_DSP_SEQUENCE_9_SEQ9_SIDETONE_TX_ON_MASK                   0x00000020
#define    SSPI_DSP_SEQUENCE_9_SEQ9_TXOEN_ACTIVE_SHIFT                    4
#define    SSPI_DSP_SEQUENCE_9_SEQ9_TXOEN_ACTIVE_MASK                     0x00000010
#define    SSPI_DSP_SEQUENCE_9_SEQ9_RECEIVE_SHIFT                         3
#define    SSPI_DSP_SEQUENCE_9_SEQ9_RECEIVE_MASK                          0x00000008
#define    SSPI_DSP_SEQUENCE_9_SEQ9_FIFORX_SEL_SHIFT                      1
#define    SSPI_DSP_SEQUENCE_9_SEQ9_FIFORX_SEL_MASK                       0x00000006
#define    SSPI_DSP_SEQUENCE_9_SEQ9_SIDETONE_RX_ON_SHIFT                  0
#define    SSPI_DSP_SEQUENCE_9_SEQ9_SIDETONE_RX_ON_MASK                   0x00000001

#define SSPI_DSP_SEQUENCE_10_OFFSET                                       0x00000114
#define SSPI_DSP_SEQUENCE_10_TYPE                                         UInt32
#define SSPI_DSP_SEQUENCE_10_RESERVED_MASK                                0x00000000
#define    SSPI_DSP_SEQUENCE_10_SEQ10_OPCODE_SHIFT                        30
#define    SSPI_DSP_SEQUENCE_10_SEQ10_OPCODE_MASK                         0xC0000000
#define    SSPI_DSP_SEQUENCE_10_SEQ10_PATTERNMODE_SHIFT                   29
#define    SSPI_DSP_SEQUENCE_10_SEQ10_PATTERNMODE_MASK                    0x20000000
#define    SSPI_DSP_SEQUENCE_10_SEQ10_NEXT_PC_SHIFT                       24
#define    SSPI_DSP_SEQUENCE_10_SEQ10_NEXT_PC_MASK                        0x1F000000
#define    SSPI_DSP_SEQUENCE_10_SEQ10_REPEAT_COUNT_SHIFT                  16
#define    SSPI_DSP_SEQUENCE_10_SEQ10_REPEAT_COUNT_MASK                   0x00FF0000
#define    SSPI_DSP_SEQUENCE_10_SEQ10_FRAME_DEF_SEL_SHIFT                 13
#define    SSPI_DSP_SEQUENCE_10_SEQ10_FRAME_DEF_SEL_MASK                  0x0000E000
#define    SSPI_DSP_SEQUENCE_10_SEQ10_RECEIVE_AUDIO_ON_SHIFT              12
#define    SSPI_DSP_SEQUENCE_10_SEQ10_RECEIVE_AUDIO_ON_MASK               0x00001000
#define    SSPI_DSP_SEQUENCE_10_SEQ10_CLK_IDLE_SHIFT                      11
#define    SSPI_DSP_SEQUENCE_10_SEQ10_CLK_IDLE_MASK                       0x00000800
#define    SSPI_DSP_SEQUENCE_10_SEQ10_CS_ACTIVATE_SHIFT                   10
#define    SSPI_DSP_SEQUENCE_10_SEQ10_CS_ACTIVATE_MASK                    0x00000400
#define    SSPI_DSP_SEQUENCE_10_SEQ10_CS_DEACTIVATE_SHIFT                 9
#define    SSPI_DSP_SEQUENCE_10_SEQ10_CS_DEACTIVATE_MASK                  0x00000200
#define    SSPI_DSP_SEQUENCE_10_SEQ10_TRANSMIT_SHIFT                      8
#define    SSPI_DSP_SEQUENCE_10_SEQ10_TRANSMIT_MASK                       0x00000100
#define    SSPI_DSP_SEQUENCE_10_SEQ10_FIFOTX_SEL_SHIFT                    6
#define    SSPI_DSP_SEQUENCE_10_SEQ10_FIFOTX_SEL_MASK                     0x000000C0
#define    SSPI_DSP_SEQUENCE_10_SEQ10_SIDETONE_TX_ON_SHIFT                5
#define    SSPI_DSP_SEQUENCE_10_SEQ10_SIDETONE_TX_ON_MASK                 0x00000020
#define    SSPI_DSP_SEQUENCE_10_SEQ10_TXOEN_ACTIVE_SHIFT                  4
#define    SSPI_DSP_SEQUENCE_10_SEQ10_TXOEN_ACTIVE_MASK                   0x00000010
#define    SSPI_DSP_SEQUENCE_10_SEQ10_RECEIVE_SHIFT                       3
#define    SSPI_DSP_SEQUENCE_10_SEQ10_RECEIVE_MASK                        0x00000008
#define    SSPI_DSP_SEQUENCE_10_SEQ10_FIFORX_SEL_SHIFT                    1
#define    SSPI_DSP_SEQUENCE_10_SEQ10_FIFORX_SEL_MASK                     0x00000006
#define    SSPI_DSP_SEQUENCE_10_SEQ10_SIDETONE_RX_ON_SHIFT                0
#define    SSPI_DSP_SEQUENCE_10_SEQ10_SIDETONE_RX_ON_MASK                 0x00000001

#define SSPI_DSP_SEQUENCE_11_OFFSET                                       0x00000116
#define SSPI_DSP_SEQUENCE_11_TYPE                                         UInt32
#define SSPI_DSP_SEQUENCE_11_RESERVED_MASK                                0x00000000
#define    SSPI_DSP_SEQUENCE_11_SEQ11_OPCODE_SHIFT                        30
#define    SSPI_DSP_SEQUENCE_11_SEQ11_OPCODE_MASK                         0xC0000000
#define    SSPI_DSP_SEQUENCE_11_SEQ11_PATTERNMODE_SHIFT                   29
#define    SSPI_DSP_SEQUENCE_11_SEQ11_PATTERNMODE_MASK                    0x20000000
#define    SSPI_DSP_SEQUENCE_11_SEQ11_NEXT_PC_SHIFT                       24
#define    SSPI_DSP_SEQUENCE_11_SEQ11_NEXT_PC_MASK                        0x1F000000
#define    SSPI_DSP_SEQUENCE_11_SEQ11_REPEAT_COUNT_SHIFT                  16
#define    SSPI_DSP_SEQUENCE_11_SEQ11_REPEAT_COUNT_MASK                   0x00FF0000
#define    SSPI_DSP_SEQUENCE_11_SEQ11_FRAME_DEF_SEL_SHIFT                 13
#define    SSPI_DSP_SEQUENCE_11_SEQ11_FRAME_DEF_SEL_MASK                  0x0000E000
#define    SSPI_DSP_SEQUENCE_11_SEQ11_RECEIVE_AUDIO_ON_SHIFT              12
#define    SSPI_DSP_SEQUENCE_11_SEQ11_RECEIVE_AUDIO_ON_MASK               0x00001000
#define    SSPI_DSP_SEQUENCE_11_SEQ11_CLK_IDLE_SHIFT                      11
#define    SSPI_DSP_SEQUENCE_11_SEQ11_CLK_IDLE_MASK                       0x00000800
#define    SSPI_DSP_SEQUENCE_11_SEQ11_CS_ACTIVATE_SHIFT                   10
#define    SSPI_DSP_SEQUENCE_11_SEQ11_CS_ACTIVATE_MASK                    0x00000400
#define    SSPI_DSP_SEQUENCE_11_SEQ11_CS_DEACTIVATE_SHIFT                 9
#define    SSPI_DSP_SEQUENCE_11_SEQ11_CS_DEACTIVATE_MASK                  0x00000200
#define    SSPI_DSP_SEQUENCE_11_SEQ11_TRANSMIT_SHIFT                      8
#define    SSPI_DSP_SEQUENCE_11_SEQ11_TRANSMIT_MASK                       0x00000100
#define    SSPI_DSP_SEQUENCE_11_SEQ11_FIFOTX_SEL_SHIFT                    6
#define    SSPI_DSP_SEQUENCE_11_SEQ11_FIFOTX_SEL_MASK                     0x000000C0
#define    SSPI_DSP_SEQUENCE_11_SEQ11_SIDETONE_TX_ON_SHIFT                5
#define    SSPI_DSP_SEQUENCE_11_SEQ11_SIDETONE_TX_ON_MASK                 0x00000020
#define    SSPI_DSP_SEQUENCE_11_SEQ11_TXOEN_ACTIVE_SHIFT                  4
#define    SSPI_DSP_SEQUENCE_11_SEQ11_TXOEN_ACTIVE_MASK                   0x00000010
#define    SSPI_DSP_SEQUENCE_11_SEQ11_RECEIVE_SHIFT                       3
#define    SSPI_DSP_SEQUENCE_11_SEQ11_RECEIVE_MASK                        0x00000008
#define    SSPI_DSP_SEQUENCE_11_SEQ11_FIFORX_SEL_SHIFT                    1
#define    SSPI_DSP_SEQUENCE_11_SEQ11_FIFORX_SEL_MASK                     0x00000006
#define    SSPI_DSP_SEQUENCE_11_SEQ11_SIDETONE_RX_ON_SHIFT                0
#define    SSPI_DSP_SEQUENCE_11_SEQ11_SIDETONE_RX_ON_MASK                 0x00000001

#define SSPI_DSP_SEQUENCE_12_OFFSET                                       0x00000118
#define SSPI_DSP_SEQUENCE_12_TYPE                                         UInt32
#define SSPI_DSP_SEQUENCE_12_RESERVED_MASK                                0x00000000
#define    SSPI_DSP_SEQUENCE_12_SEQ12_OPCODE_SHIFT                        30
#define    SSPI_DSP_SEQUENCE_12_SEQ12_OPCODE_MASK                         0xC0000000
#define    SSPI_DSP_SEQUENCE_12_SEQ12_PATTERNMODE_SHIFT                   29
#define    SSPI_DSP_SEQUENCE_12_SEQ12_PATTERNMODE_MASK                    0x20000000
#define    SSPI_DSP_SEQUENCE_12_SEQ12_NEXT_PC_SHIFT                       24
#define    SSPI_DSP_SEQUENCE_12_SEQ12_NEXT_PC_MASK                        0x1F000000
#define    SSPI_DSP_SEQUENCE_12_SEQ12_REPEAT_COUNT_SHIFT                  16
#define    SSPI_DSP_SEQUENCE_12_SEQ12_REPEAT_COUNT_MASK                   0x00FF0000
#define    SSPI_DSP_SEQUENCE_12_SEQ12_FRAME_DEF_SEL_SHIFT                 13
#define    SSPI_DSP_SEQUENCE_12_SEQ12_FRAME_DEF_SEL_MASK                  0x0000E000
#define    SSPI_DSP_SEQUENCE_12_SEQ12_RECEIVE_AUDIO_ON_SHIFT              12
#define    SSPI_DSP_SEQUENCE_12_SEQ12_RECEIVE_AUDIO_ON_MASK               0x00001000
#define    SSPI_DSP_SEQUENCE_12_SEQ12_CLK_IDLE_SHIFT                      11
#define    SSPI_DSP_SEQUENCE_12_SEQ12_CLK_IDLE_MASK                       0x00000800
#define    SSPI_DSP_SEQUENCE_12_SEQ12_CS_ACTIVATE_SHIFT                   10
#define    SSPI_DSP_SEQUENCE_12_SEQ12_CS_ACTIVATE_MASK                    0x00000400
#define    SSPI_DSP_SEQUENCE_12_SEQ12_CS_DEACTIVATE_SHIFT                 9
#define    SSPI_DSP_SEQUENCE_12_SEQ12_CS_DEACTIVATE_MASK                  0x00000200
#define    SSPI_DSP_SEQUENCE_12_SEQ12_TRANSMIT_SHIFT                      8
#define    SSPI_DSP_SEQUENCE_12_SEQ12_TRANSMIT_MASK                       0x00000100
#define    SSPI_DSP_SEQUENCE_12_SEQ12_FIFOTX_SEL_SHIFT                    6
#define    SSPI_DSP_SEQUENCE_12_SEQ12_FIFOTX_SEL_MASK                     0x000000C0
#define    SSPI_DSP_SEQUENCE_12_SEQ12_SIDETONE_TX_ON_SHIFT                5
#define    SSPI_DSP_SEQUENCE_12_SEQ12_SIDETONE_TX_ON_MASK                 0x00000020
#define    SSPI_DSP_SEQUENCE_12_SEQ12_TXOEN_ACTIVE_SHIFT                  4
#define    SSPI_DSP_SEQUENCE_12_SEQ12_TXOEN_ACTIVE_MASK                   0x00000010
#define    SSPI_DSP_SEQUENCE_12_SEQ12_RECEIVE_SHIFT                       3
#define    SSPI_DSP_SEQUENCE_12_SEQ12_RECEIVE_MASK                        0x00000008
#define    SSPI_DSP_SEQUENCE_12_SEQ12_FIFORX_SEL_SHIFT                    1
#define    SSPI_DSP_SEQUENCE_12_SEQ12_FIFORX_SEL_MASK                     0x00000006
#define    SSPI_DSP_SEQUENCE_12_SEQ12_SIDETONE_RX_ON_SHIFT                0
#define    SSPI_DSP_SEQUENCE_12_SEQ12_SIDETONE_RX_ON_MASK                 0x00000001

#define SSPI_DSP_SEQUENCE_13_OFFSET                                       0x0000011A
#define SSPI_DSP_SEQUENCE_13_TYPE                                         UInt32
#define SSPI_DSP_SEQUENCE_13_RESERVED_MASK                                0x00000000
#define    SSPI_DSP_SEQUENCE_13_SEQ13_OPCODE_SHIFT                        30
#define    SSPI_DSP_SEQUENCE_13_SEQ13_OPCODE_MASK                         0xC0000000
#define    SSPI_DSP_SEQUENCE_13_SEQ13_PATTERNMODE_SHIFT                   29
#define    SSPI_DSP_SEQUENCE_13_SEQ13_PATTERNMODE_MASK                    0x20000000
#define    SSPI_DSP_SEQUENCE_13_SEQ13_NEXT_PC_SHIFT                       24
#define    SSPI_DSP_SEQUENCE_13_SEQ13_NEXT_PC_MASK                        0x1F000000
#define    SSPI_DSP_SEQUENCE_13_SEQ13_REPEAT_COUNT_SHIFT                  16
#define    SSPI_DSP_SEQUENCE_13_SEQ13_REPEAT_COUNT_MASK                   0x00FF0000
#define    SSPI_DSP_SEQUENCE_13_SEQ13_FRAME_DEF_SEL_SHIFT                 13
#define    SSPI_DSP_SEQUENCE_13_SEQ13_FRAME_DEF_SEL_MASK                  0x0000E000
#define    SSPI_DSP_SEQUENCE_13_SEQ13_RECEIVE_AUDIO_ON_SHIFT              12
#define    SSPI_DSP_SEQUENCE_13_SEQ13_RECEIVE_AUDIO_ON_MASK               0x00001000
#define    SSPI_DSP_SEQUENCE_13_SEQ13_CLK_IDLE_SHIFT                      11
#define    SSPI_DSP_SEQUENCE_13_SEQ13_CLK_IDLE_MASK                       0x00000800
#define    SSPI_DSP_SEQUENCE_13_SEQ13_CS_ACTIVATE_SHIFT                   10
#define    SSPI_DSP_SEQUENCE_13_SEQ13_CS_ACTIVATE_MASK                    0x00000400
#define    SSPI_DSP_SEQUENCE_13_SEQ13_CS_DEACTIVATE_SHIFT                 9
#define    SSPI_DSP_SEQUENCE_13_SEQ13_CS_DEACTIVATE_MASK                  0x00000200
#define    SSPI_DSP_SEQUENCE_13_SEQ13_TRANSMIT_SHIFT                      8
#define    SSPI_DSP_SEQUENCE_13_SEQ13_TRANSMIT_MASK                       0x00000100
#define    SSPI_DSP_SEQUENCE_13_SEQ13_FIFOTX_SEL_SHIFT                    6
#define    SSPI_DSP_SEQUENCE_13_SEQ13_FIFOTX_SEL_MASK                     0x000000C0
#define    SSPI_DSP_SEQUENCE_13_SEQ13_SIDETONE_TX_ON_SHIFT                5
#define    SSPI_DSP_SEQUENCE_13_SEQ13_SIDETONE_TX_ON_MASK                 0x00000020
#define    SSPI_DSP_SEQUENCE_13_SEQ13_TXOEN_ACTIVE_SHIFT                  4
#define    SSPI_DSP_SEQUENCE_13_SEQ13_TXOEN_ACTIVE_MASK                   0x00000010
#define    SSPI_DSP_SEQUENCE_13_SEQ13_RECEIVE_SHIFT                       3
#define    SSPI_DSP_SEQUENCE_13_SEQ13_RECEIVE_MASK                        0x00000008
#define    SSPI_DSP_SEQUENCE_13_SEQ13_FIFORX_SEL_SHIFT                    1
#define    SSPI_DSP_SEQUENCE_13_SEQ13_FIFORX_SEL_MASK                     0x00000006
#define    SSPI_DSP_SEQUENCE_13_SEQ13_SIDETONE_RX_ON_SHIFT                0
#define    SSPI_DSP_SEQUENCE_13_SEQ13_SIDETONE_RX_ON_MASK                 0x00000001

#define SSPI_DSP_SEQUENCE_14_OFFSET                                       0x0000011C
#define SSPI_DSP_SEQUENCE_14_TYPE                                         UInt32
#define SSPI_DSP_SEQUENCE_14_RESERVED_MASK                                0x00000000
#define    SSPI_DSP_SEQUENCE_14_SEQ14_OPCODE_SHIFT                        30
#define    SSPI_DSP_SEQUENCE_14_SEQ14_OPCODE_MASK                         0xC0000000
#define    SSPI_DSP_SEQUENCE_14_SEQ14_PATTERNMODE_SHIFT                   29
#define    SSPI_DSP_SEQUENCE_14_SEQ14_PATTERNMODE_MASK                    0x20000000
#define    SSPI_DSP_SEQUENCE_14_SEQ14_NEXT_PC_SHIFT                       24
#define    SSPI_DSP_SEQUENCE_14_SEQ14_NEXT_PC_MASK                        0x1F000000
#define    SSPI_DSP_SEQUENCE_14_SEQ14_REPEAT_COUNT_SHIFT                  16
#define    SSPI_DSP_SEQUENCE_14_SEQ14_REPEAT_COUNT_MASK                   0x00FF0000
#define    SSPI_DSP_SEQUENCE_14_SEQ14_FRAME_DEF_SEL_SHIFT                 13
#define    SSPI_DSP_SEQUENCE_14_SEQ14_FRAME_DEF_SEL_MASK                  0x0000E000
#define    SSPI_DSP_SEQUENCE_14_SEQ14_RECEIVE_AUDIO_ON_SHIFT              12
#define    SSPI_DSP_SEQUENCE_14_SEQ14_RECEIVE_AUDIO_ON_MASK               0x00001000
#define    SSPI_DSP_SEQUENCE_14_SEQ14_CLK_IDLE_SHIFT                      11
#define    SSPI_DSP_SEQUENCE_14_SEQ14_CLK_IDLE_MASK                       0x00000800
#define    SSPI_DSP_SEQUENCE_14_SEQ14_CS_ACTIVATE_SHIFT                   10
#define    SSPI_DSP_SEQUENCE_14_SEQ14_CS_ACTIVATE_MASK                    0x00000400
#define    SSPI_DSP_SEQUENCE_14_SEQ14_CS_DEACTIVATE_SHIFT                 9
#define    SSPI_DSP_SEQUENCE_14_SEQ14_CS_DEACTIVATE_MASK                  0x00000200
#define    SSPI_DSP_SEQUENCE_14_SEQ14_TRANSMIT_SHIFT                      8
#define    SSPI_DSP_SEQUENCE_14_SEQ14_TRANSMIT_MASK                       0x00000100
#define    SSPI_DSP_SEQUENCE_14_SEQ14_FIFOTX_SEL_SHIFT                    6
#define    SSPI_DSP_SEQUENCE_14_SEQ14_FIFOTX_SEL_MASK                     0x000000C0
#define    SSPI_DSP_SEQUENCE_14_SEQ14_SIDETONE_TX_ON_SHIFT                5
#define    SSPI_DSP_SEQUENCE_14_SEQ14_SIDETONE_TX_ON_MASK                 0x00000020
#define    SSPI_DSP_SEQUENCE_14_SEQ14_TXOEN_ACTIVE_SHIFT                  4
#define    SSPI_DSP_SEQUENCE_14_SEQ14_TXOEN_ACTIVE_MASK                   0x00000010
#define    SSPI_DSP_SEQUENCE_14_SEQ14_RECEIVE_SHIFT                       3
#define    SSPI_DSP_SEQUENCE_14_SEQ14_RECEIVE_MASK                        0x00000008
#define    SSPI_DSP_SEQUENCE_14_SEQ14_FIFORX_SEL_SHIFT                    1
#define    SSPI_DSP_SEQUENCE_14_SEQ14_FIFORX_SEL_MASK                     0x00000006
#define    SSPI_DSP_SEQUENCE_14_SEQ14_SIDETONE_RX_ON_SHIFT                0
#define    SSPI_DSP_SEQUENCE_14_SEQ14_SIDETONE_RX_ON_MASK                 0x00000001

#define SSPI_DSP_SEQUENCE_15_OFFSET                                       0x0000011E
#define SSPI_DSP_SEQUENCE_15_TYPE                                         UInt32
#define SSPI_DSP_SEQUENCE_15_RESERVED_MASK                                0x00000000
#define    SSPI_DSP_SEQUENCE_15_SEQ15_OPCODE_SHIFT                        30
#define    SSPI_DSP_SEQUENCE_15_SEQ15_OPCODE_MASK                         0xC0000000
#define    SSPI_DSP_SEQUENCE_15_SEQ15_PATTERNMODE_SHIFT                   29
#define    SSPI_DSP_SEQUENCE_15_SEQ15_PATTERNMODE_MASK                    0x20000000
#define    SSPI_DSP_SEQUENCE_15_SEQ15_NEXT_PC_SHIFT                       24
#define    SSPI_DSP_SEQUENCE_15_SEQ15_NEXT_PC_MASK                        0x1F000000
#define    SSPI_DSP_SEQUENCE_15_SEQ15_REPEAT_COUNT_SHIFT                  16
#define    SSPI_DSP_SEQUENCE_15_SEQ15_REPEAT_COUNT_MASK                   0x00FF0000
#define    SSPI_DSP_SEQUENCE_15_SEQ15_FRAME_DEF_SEL_SHIFT                 13
#define    SSPI_DSP_SEQUENCE_15_SEQ15_FRAME_DEF_SEL_MASK                  0x0000E000
#define    SSPI_DSP_SEQUENCE_15_SEQ15_RECEIVE_AUDIO_ON_SHIFT              12
#define    SSPI_DSP_SEQUENCE_15_SEQ15_RECEIVE_AUDIO_ON_MASK               0x00001000
#define    SSPI_DSP_SEQUENCE_15_SEQ15_CLK_IDLE_SHIFT                      11
#define    SSPI_DSP_SEQUENCE_15_SEQ15_CLK_IDLE_MASK                       0x00000800
#define    SSPI_DSP_SEQUENCE_15_SEQ15_CS_ACTIVATE_SHIFT                   10
#define    SSPI_DSP_SEQUENCE_15_SEQ15_CS_ACTIVATE_MASK                    0x00000400
#define    SSPI_DSP_SEQUENCE_15_SEQ15_CS_DEACTIVATE_SHIFT                 9
#define    SSPI_DSP_SEQUENCE_15_SEQ15_CS_DEACTIVATE_MASK                  0x00000200
#define    SSPI_DSP_SEQUENCE_15_SEQ15_TRANSMIT_SHIFT                      8
#define    SSPI_DSP_SEQUENCE_15_SEQ15_TRANSMIT_MASK                       0x00000100
#define    SSPI_DSP_SEQUENCE_15_SEQ15_FIFOTX_SEL_SHIFT                    6
#define    SSPI_DSP_SEQUENCE_15_SEQ15_FIFOTX_SEL_MASK                     0x000000C0
#define    SSPI_DSP_SEQUENCE_15_SEQ15_SIDETONE_TX_ON_SHIFT                5
#define    SSPI_DSP_SEQUENCE_15_SEQ15_SIDETONE_TX_ON_MASK                 0x00000020
#define    SSPI_DSP_SEQUENCE_15_SEQ15_TXOEN_ACTIVE_SHIFT                  4
#define    SSPI_DSP_SEQUENCE_15_SEQ15_TXOEN_ACTIVE_MASK                   0x00000010
#define    SSPI_DSP_SEQUENCE_15_SEQ15_RECEIVE_SHIFT                       3
#define    SSPI_DSP_SEQUENCE_15_SEQ15_RECEIVE_MASK                        0x00000008
#define    SSPI_DSP_SEQUENCE_15_SEQ15_FIFORX_SEL_SHIFT                    1
#define    SSPI_DSP_SEQUENCE_15_SEQ15_FIFORX_SEL_MASK                     0x00000006
#define    SSPI_DSP_SEQUENCE_15_SEQ15_SIDETONE_RX_ON_SHIFT                0
#define    SSPI_DSP_SEQUENCE_15_SEQ15_SIDETONE_RX_ON_MASK                 0x00000001

#define SSPI_DSP_SEQUENCE_16_OFFSET                                       0x00000120
#define SSPI_DSP_SEQUENCE_16_TYPE                                         UInt32
#define SSPI_DSP_SEQUENCE_16_RESERVED_MASK                                0x00000000
#define    SSPI_DSP_SEQUENCE_16_SEQ16_OPCODE_SHIFT                        30
#define    SSPI_DSP_SEQUENCE_16_SEQ16_OPCODE_MASK                         0xC0000000
#define    SSPI_DSP_SEQUENCE_16_SEQ16_PATTERNMODE_SHIFT                   29
#define    SSPI_DSP_SEQUENCE_16_SEQ16_PATTERNMODE_MASK                    0x20000000
#define    SSPI_DSP_SEQUENCE_16_SEQ16_NEXT_PC_SHIFT                       24
#define    SSPI_DSP_SEQUENCE_16_SEQ16_NEXT_PC_MASK                        0x1F000000
#define    SSPI_DSP_SEQUENCE_16_SEQ16_REPEAT_COUNT_SHIFT                  16
#define    SSPI_DSP_SEQUENCE_16_SEQ16_REPEAT_COUNT_MASK                   0x00FF0000
#define    SSPI_DSP_SEQUENCE_16_SEQ16_FRAME_DEF_SEL_SHIFT                 13
#define    SSPI_DSP_SEQUENCE_16_SEQ16_FRAME_DEF_SEL_MASK                  0x0000E000
#define    SSPI_DSP_SEQUENCE_16_SEQ16_RECEIVE_AUDIO_ON_SHIFT              12
#define    SSPI_DSP_SEQUENCE_16_SEQ16_RECEIVE_AUDIO_ON_MASK               0x00001000
#define    SSPI_DSP_SEQUENCE_16_SEQ16_CLK_IDLE_SHIFT                      11
#define    SSPI_DSP_SEQUENCE_16_SEQ16_CLK_IDLE_MASK                       0x00000800
#define    SSPI_DSP_SEQUENCE_16_SEQ16_CS_ACTIVATE_SHIFT                   10
#define    SSPI_DSP_SEQUENCE_16_SEQ16_CS_ACTIVATE_MASK                    0x00000400
#define    SSPI_DSP_SEQUENCE_16_SEQ16_CS_DEACTIVATE_SHIFT                 9
#define    SSPI_DSP_SEQUENCE_16_SEQ16_CS_DEACTIVATE_MASK                  0x00000200
#define    SSPI_DSP_SEQUENCE_16_SEQ16_TRANSMIT_SHIFT                      8
#define    SSPI_DSP_SEQUENCE_16_SEQ16_TRANSMIT_MASK                       0x00000100
#define    SSPI_DSP_SEQUENCE_16_SEQ16_FIFOTX_SEL_SHIFT                    6
#define    SSPI_DSP_SEQUENCE_16_SEQ16_FIFOTX_SEL_MASK                     0x000000C0
#define    SSPI_DSP_SEQUENCE_16_SEQ16_SIDETONE_TX_ON_SHIFT                5
#define    SSPI_DSP_SEQUENCE_16_SEQ16_SIDETONE_TX_ON_MASK                 0x00000020
#define    SSPI_DSP_SEQUENCE_16_SEQ16_TXOEN_ACTIVE_SHIFT                  4
#define    SSPI_DSP_SEQUENCE_16_SEQ16_TXOEN_ACTIVE_MASK                   0x00000010
#define    SSPI_DSP_SEQUENCE_16_SEQ16_RECEIVE_SHIFT                       3
#define    SSPI_DSP_SEQUENCE_16_SEQ16_RECEIVE_MASK                        0x00000008
#define    SSPI_DSP_SEQUENCE_16_SEQ16_FIFORX_SEL_SHIFT                    1
#define    SSPI_DSP_SEQUENCE_16_SEQ16_FIFORX_SEL_MASK                     0x00000006
#define    SSPI_DSP_SEQUENCE_16_SEQ16_SIDETONE_RX_ON_SHIFT                0
#define    SSPI_DSP_SEQUENCE_16_SEQ16_SIDETONE_RX_ON_MASK                 0x00000001

#define SSPI_DSP_SEQUENCE_17_OFFSET                                       0x00000122
#define SSPI_DSP_SEQUENCE_17_TYPE                                         UInt32
#define SSPI_DSP_SEQUENCE_17_RESERVED_MASK                                0x00000000
#define    SSPI_DSP_SEQUENCE_17_SEQ17_OPCODE_SHIFT                        30
#define    SSPI_DSP_SEQUENCE_17_SEQ17_OPCODE_MASK                         0xC0000000
#define    SSPI_DSP_SEQUENCE_17_SEQ17_PATTERNMODE_SHIFT                   29
#define    SSPI_DSP_SEQUENCE_17_SEQ17_PATTERNMODE_MASK                    0x20000000
#define    SSPI_DSP_SEQUENCE_17_SEQ17_NEXT_PC_SHIFT                       24
#define    SSPI_DSP_SEQUENCE_17_SEQ17_NEXT_PC_MASK                        0x1F000000
#define    SSPI_DSP_SEQUENCE_17_SEQ17_REPEAT_COUNT_SHIFT                  16
#define    SSPI_DSP_SEQUENCE_17_SEQ17_REPEAT_COUNT_MASK                   0x00FF0000
#define    SSPI_DSP_SEQUENCE_17_SEQ17_FRAME_DEF_SEL_SHIFT                 13
#define    SSPI_DSP_SEQUENCE_17_SEQ17_FRAME_DEF_SEL_MASK                  0x0000E000
#define    SSPI_DSP_SEQUENCE_17_SEQ17_RECEIVE_AUDIO_ON_SHIFT              12
#define    SSPI_DSP_SEQUENCE_17_SEQ17_RECEIVE_AUDIO_ON_MASK               0x00001000
#define    SSPI_DSP_SEQUENCE_17_SEQ17_CLK_IDLE_SHIFT                      11
#define    SSPI_DSP_SEQUENCE_17_SEQ17_CLK_IDLE_MASK                       0x00000800
#define    SSPI_DSP_SEQUENCE_17_SEQ17_CS_ACTIVATE_SHIFT                   10
#define    SSPI_DSP_SEQUENCE_17_SEQ17_CS_ACTIVATE_MASK                    0x00000400
#define    SSPI_DSP_SEQUENCE_17_SEQ17_CS_DEACTIVATE_SHIFT                 9
#define    SSPI_DSP_SEQUENCE_17_SEQ17_CS_DEACTIVATE_MASK                  0x00000200
#define    SSPI_DSP_SEQUENCE_17_SEQ17_TRANSMIT_SHIFT                      8
#define    SSPI_DSP_SEQUENCE_17_SEQ17_TRANSMIT_MASK                       0x00000100
#define    SSPI_DSP_SEQUENCE_17_SEQ17_FIFOTX_SEL_SHIFT                    6
#define    SSPI_DSP_SEQUENCE_17_SEQ17_FIFOTX_SEL_MASK                     0x000000C0
#define    SSPI_DSP_SEQUENCE_17_SEQ17_SIDETONE_TX_ON_SHIFT                5
#define    SSPI_DSP_SEQUENCE_17_SEQ17_SIDETONE_TX_ON_MASK                 0x00000020
#define    SSPI_DSP_SEQUENCE_17_SEQ17_TXOEN_ACTIVE_SHIFT                  4
#define    SSPI_DSP_SEQUENCE_17_SEQ17_TXOEN_ACTIVE_MASK                   0x00000010
#define    SSPI_DSP_SEQUENCE_17_SEQ17_RECEIVE_SHIFT                       3
#define    SSPI_DSP_SEQUENCE_17_SEQ17_RECEIVE_MASK                        0x00000008
#define    SSPI_DSP_SEQUENCE_17_SEQ17_FIFORX_SEL_SHIFT                    1
#define    SSPI_DSP_SEQUENCE_17_SEQ17_FIFORX_SEL_MASK                     0x00000006
#define    SSPI_DSP_SEQUENCE_17_SEQ17_SIDETONE_RX_ON_SHIFT                0
#define    SSPI_DSP_SEQUENCE_17_SEQ17_SIDETONE_RX_ON_MASK                 0x00000001

#define SSPI_DSP_SEQUENCE_18_OFFSET                                       0x00000124
#define SSPI_DSP_SEQUENCE_18_TYPE                                         UInt32
#define SSPI_DSP_SEQUENCE_18_RESERVED_MASK                                0x00000000
#define    SSPI_DSP_SEQUENCE_18_SEQ18_OPCODE_SHIFT                        30
#define    SSPI_DSP_SEQUENCE_18_SEQ18_OPCODE_MASK                         0xC0000000
#define    SSPI_DSP_SEQUENCE_18_SEQ18_PATTERNMODE_SHIFT                   29
#define    SSPI_DSP_SEQUENCE_18_SEQ18_PATTERNMODE_MASK                    0x20000000
#define    SSPI_DSP_SEQUENCE_18_SEQ18_NEXT_PC_SHIFT                       24
#define    SSPI_DSP_SEQUENCE_18_SEQ18_NEXT_PC_MASK                        0x1F000000
#define    SSPI_DSP_SEQUENCE_18_SEQ18_REPEAT_COUNT_SHIFT                  16
#define    SSPI_DSP_SEQUENCE_18_SEQ18_REPEAT_COUNT_MASK                   0x00FF0000
#define    SSPI_DSP_SEQUENCE_18_SEQ18_FRAME_DEF_SEL_SHIFT                 13
#define    SSPI_DSP_SEQUENCE_18_SEQ18_FRAME_DEF_SEL_MASK                  0x0000E000
#define    SSPI_DSP_SEQUENCE_18_SEQ18_RECEIVE_AUDIO_ON_SHIFT              12
#define    SSPI_DSP_SEQUENCE_18_SEQ18_RECEIVE_AUDIO_ON_MASK               0x00001000
#define    SSPI_DSP_SEQUENCE_18_SEQ18_CLK_IDLE_SHIFT                      11
#define    SSPI_DSP_SEQUENCE_18_SEQ18_CLK_IDLE_MASK                       0x00000800
#define    SSPI_DSP_SEQUENCE_18_SEQ18_CS_ACTIVATE_SHIFT                   10
#define    SSPI_DSP_SEQUENCE_18_SEQ18_CS_ACTIVATE_MASK                    0x00000400
#define    SSPI_DSP_SEQUENCE_18_SEQ18_CS_DEACTIVATE_SHIFT                 9
#define    SSPI_DSP_SEQUENCE_18_SEQ18_CS_DEACTIVATE_MASK                  0x00000200
#define    SSPI_DSP_SEQUENCE_18_SEQ18_TRANSMIT_SHIFT                      8
#define    SSPI_DSP_SEQUENCE_18_SEQ18_TRANSMIT_MASK                       0x00000100
#define    SSPI_DSP_SEQUENCE_18_SEQ18_FIFOTX_SEL_SHIFT                    6
#define    SSPI_DSP_SEQUENCE_18_SEQ18_FIFOTX_SEL_MASK                     0x000000C0
#define    SSPI_DSP_SEQUENCE_18_SEQ18_SIDETONE_TX_ON_SHIFT                5
#define    SSPI_DSP_SEQUENCE_18_SEQ18_SIDETONE_TX_ON_MASK                 0x00000020
#define    SSPI_DSP_SEQUENCE_18_SEQ18_TXOEN_ACTIVE_SHIFT                  4
#define    SSPI_DSP_SEQUENCE_18_SEQ18_TXOEN_ACTIVE_MASK                   0x00000010
#define    SSPI_DSP_SEQUENCE_18_SEQ18_RECEIVE_SHIFT                       3
#define    SSPI_DSP_SEQUENCE_18_SEQ18_RECEIVE_MASK                        0x00000008
#define    SSPI_DSP_SEQUENCE_18_SEQ18_FIFORX_SEL_SHIFT                    1
#define    SSPI_DSP_SEQUENCE_18_SEQ18_FIFORX_SEL_MASK                     0x00000006
#define    SSPI_DSP_SEQUENCE_18_SEQ18_SIDETONE_RX_ON_SHIFT                0
#define    SSPI_DSP_SEQUENCE_18_SEQ18_SIDETONE_RX_ON_MASK                 0x00000001

#define SSPI_DSP_SEQUENCE_19_OFFSET                                       0x00000126
#define SSPI_DSP_SEQUENCE_19_TYPE                                         UInt32
#define SSPI_DSP_SEQUENCE_19_RESERVED_MASK                                0x00000000
#define    SSPI_DSP_SEQUENCE_19_SEQ19_OPCODE_SHIFT                        30
#define    SSPI_DSP_SEQUENCE_19_SEQ19_OPCODE_MASK                         0xC0000000
#define    SSPI_DSP_SEQUENCE_19_SEQ19_PATTERNMODE_SHIFT                   29
#define    SSPI_DSP_SEQUENCE_19_SEQ19_PATTERNMODE_MASK                    0x20000000
#define    SSPI_DSP_SEQUENCE_19_SEQ19_NEXT_PC_SHIFT                       24
#define    SSPI_DSP_SEQUENCE_19_SEQ19_NEXT_PC_MASK                        0x1F000000
#define    SSPI_DSP_SEQUENCE_19_SEQ19_REPEAT_COUNT_SHIFT                  16
#define    SSPI_DSP_SEQUENCE_19_SEQ19_REPEAT_COUNT_MASK                   0x00FF0000
#define    SSPI_DSP_SEQUENCE_19_SEQ19_FRAME_DEF_SEL_SHIFT                 13
#define    SSPI_DSP_SEQUENCE_19_SEQ19_FRAME_DEF_SEL_MASK                  0x0000E000
#define    SSPI_DSP_SEQUENCE_19_SEQ19_RECEIVE_AUDIO_ON_SHIFT              12
#define    SSPI_DSP_SEQUENCE_19_SEQ19_RECEIVE_AUDIO_ON_MASK               0x00001000
#define    SSPI_DSP_SEQUENCE_19_SEQ19_CLK_IDLE_SHIFT                      11
#define    SSPI_DSP_SEQUENCE_19_SEQ19_CLK_IDLE_MASK                       0x00000800
#define    SSPI_DSP_SEQUENCE_19_SEQ19_CS_ACTIVATE_SHIFT                   10
#define    SSPI_DSP_SEQUENCE_19_SEQ19_CS_ACTIVATE_MASK                    0x00000400
#define    SSPI_DSP_SEQUENCE_19_SEQ19_CS_DEACTIVATE_SHIFT                 9
#define    SSPI_DSP_SEQUENCE_19_SEQ19_CS_DEACTIVATE_MASK                  0x00000200
#define    SSPI_DSP_SEQUENCE_19_SEQ19_TRANSMIT_SHIFT                      8
#define    SSPI_DSP_SEQUENCE_19_SEQ19_TRANSMIT_MASK                       0x00000100
#define    SSPI_DSP_SEQUENCE_19_SEQ19_FIFOTX_SEL_SHIFT                    6
#define    SSPI_DSP_SEQUENCE_19_SEQ19_FIFOTX_SEL_MASK                     0x000000C0
#define    SSPI_DSP_SEQUENCE_19_SEQ19_SIDETONE_TX_ON_SHIFT                5
#define    SSPI_DSP_SEQUENCE_19_SEQ19_SIDETONE_TX_ON_MASK                 0x00000020
#define    SSPI_DSP_SEQUENCE_19_SEQ19_TXOEN_ACTIVE_SHIFT                  4
#define    SSPI_DSP_SEQUENCE_19_SEQ19_TXOEN_ACTIVE_MASK                   0x00000010
#define    SSPI_DSP_SEQUENCE_19_SEQ19_RECEIVE_SHIFT                       3
#define    SSPI_DSP_SEQUENCE_19_SEQ19_RECEIVE_MASK                        0x00000008
#define    SSPI_DSP_SEQUENCE_19_SEQ19_FIFORX_SEL_SHIFT                    1
#define    SSPI_DSP_SEQUENCE_19_SEQ19_FIFORX_SEL_MASK                     0x00000006
#define    SSPI_DSP_SEQUENCE_19_SEQ19_SIDETONE_RX_ON_SHIFT                0
#define    SSPI_DSP_SEQUENCE_19_SEQ19_SIDETONE_RX_ON_MASK                 0x00000001

#define SSPI_DSP_SEQUENCE_20_OFFSET                                       0x00000128
#define SSPI_DSP_SEQUENCE_20_TYPE                                         UInt32
#define SSPI_DSP_SEQUENCE_20_RESERVED_MASK                                0x00000000
#define    SSPI_DSP_SEQUENCE_20_SEQ20_OPCODE_SHIFT                        30
#define    SSPI_DSP_SEQUENCE_20_SEQ20_OPCODE_MASK                         0xC0000000
#define    SSPI_DSP_SEQUENCE_20_SEQ20_PATTERNMODE_SHIFT                   29
#define    SSPI_DSP_SEQUENCE_20_SEQ20_PATTERNMODE_MASK                    0x20000000
#define    SSPI_DSP_SEQUENCE_20_SEQ20_NEXT_PC_SHIFT                       24
#define    SSPI_DSP_SEQUENCE_20_SEQ20_NEXT_PC_MASK                        0x1F000000
#define    SSPI_DSP_SEQUENCE_20_SEQ20_REPEAT_COUNT_SHIFT                  16
#define    SSPI_DSP_SEQUENCE_20_SEQ20_REPEAT_COUNT_MASK                   0x00FF0000
#define    SSPI_DSP_SEQUENCE_20_SEQ20_FRAME_DEF_SEL_SHIFT                 13
#define    SSPI_DSP_SEQUENCE_20_SEQ20_FRAME_DEF_SEL_MASK                  0x0000E000
#define    SSPI_DSP_SEQUENCE_20_SEQ20_RECEIVE_AUDIO_ON_SHIFT              12
#define    SSPI_DSP_SEQUENCE_20_SEQ20_RECEIVE_AUDIO_ON_MASK               0x00001000
#define    SSPI_DSP_SEQUENCE_20_SEQ20_CLK_IDLE_SHIFT                      11
#define    SSPI_DSP_SEQUENCE_20_SEQ20_CLK_IDLE_MASK                       0x00000800
#define    SSPI_DSP_SEQUENCE_20_SEQ20_CS_ACTIVATE_SHIFT                   10
#define    SSPI_DSP_SEQUENCE_20_SEQ20_CS_ACTIVATE_MASK                    0x00000400
#define    SSPI_DSP_SEQUENCE_20_SEQ20_CS_DEACTIVATE_SHIFT                 9
#define    SSPI_DSP_SEQUENCE_20_SEQ20_CS_DEACTIVATE_MASK                  0x00000200
#define    SSPI_DSP_SEQUENCE_20_SEQ20_TRANSMIT_SHIFT                      8
#define    SSPI_DSP_SEQUENCE_20_SEQ20_TRANSMIT_MASK                       0x00000100
#define    SSPI_DSP_SEQUENCE_20_SEQ20_FIFOTX_SEL_SHIFT                    6
#define    SSPI_DSP_SEQUENCE_20_SEQ20_FIFOTX_SEL_MASK                     0x000000C0
#define    SSPI_DSP_SEQUENCE_20_SEQ20_SIDETONE_TX_ON_SHIFT                5
#define    SSPI_DSP_SEQUENCE_20_SEQ20_SIDETONE_TX_ON_MASK                 0x00000020
#define    SSPI_DSP_SEQUENCE_20_SEQ20_TXOEN_ACTIVE_SHIFT                  4
#define    SSPI_DSP_SEQUENCE_20_SEQ20_TXOEN_ACTIVE_MASK                   0x00000010
#define    SSPI_DSP_SEQUENCE_20_SEQ20_RECEIVE_SHIFT                       3
#define    SSPI_DSP_SEQUENCE_20_SEQ20_RECEIVE_MASK                        0x00000008
#define    SSPI_DSP_SEQUENCE_20_SEQ20_FIFORX_SEL_SHIFT                    1
#define    SSPI_DSP_SEQUENCE_20_SEQ20_FIFORX_SEL_MASK                     0x00000006
#define    SSPI_DSP_SEQUENCE_20_SEQ20_SIDETONE_RX_ON_SHIFT                0
#define    SSPI_DSP_SEQUENCE_20_SEQ20_SIDETONE_RX_ON_MASK                 0x00000001

#define SSPI_DSP_SEQUENCE_21_OFFSET                                       0x0000012A
#define SSPI_DSP_SEQUENCE_21_TYPE                                         UInt32
#define SSPI_DSP_SEQUENCE_21_RESERVED_MASK                                0x00000000
#define    SSPI_DSP_SEQUENCE_21_SEQ21_OPCODE_SHIFT                        30
#define    SSPI_DSP_SEQUENCE_21_SEQ21_OPCODE_MASK                         0xC0000000
#define    SSPI_DSP_SEQUENCE_21_SEQ21_PATTERNMODE_SHIFT                   29
#define    SSPI_DSP_SEQUENCE_21_SEQ21_PATTERNMODE_MASK                    0x20000000
#define    SSPI_DSP_SEQUENCE_21_SEQ21_NEXT_PC_SHIFT                       24
#define    SSPI_DSP_SEQUENCE_21_SEQ21_NEXT_PC_MASK                        0x1F000000
#define    SSPI_DSP_SEQUENCE_21_SEQ21_REPEAT_COUNT_SHIFT                  16
#define    SSPI_DSP_SEQUENCE_21_SEQ21_REPEAT_COUNT_MASK                   0x00FF0000
#define    SSPI_DSP_SEQUENCE_21_SEQ21_FRAME_DEF_SEL_SHIFT                 13
#define    SSPI_DSP_SEQUENCE_21_SEQ21_FRAME_DEF_SEL_MASK                  0x0000E000
#define    SSPI_DSP_SEQUENCE_21_SEQ21_RECEIVE_AUDIO_ON_SHIFT              12
#define    SSPI_DSP_SEQUENCE_21_SEQ21_RECEIVE_AUDIO_ON_MASK               0x00001000
#define    SSPI_DSP_SEQUENCE_21_SEQ21_CLK_IDLE_SHIFT                      11
#define    SSPI_DSP_SEQUENCE_21_SEQ21_CLK_IDLE_MASK                       0x00000800
#define    SSPI_DSP_SEQUENCE_21_SEQ21_CS_ACTIVATE_SHIFT                   10
#define    SSPI_DSP_SEQUENCE_21_SEQ21_CS_ACTIVATE_MASK                    0x00000400
#define    SSPI_DSP_SEQUENCE_21_SEQ21_CS_DEACTIVATE_SHIFT                 9
#define    SSPI_DSP_SEQUENCE_21_SEQ21_CS_DEACTIVATE_MASK                  0x00000200
#define    SSPI_DSP_SEQUENCE_21_SEQ21_TRANSMIT_SHIFT                      8
#define    SSPI_DSP_SEQUENCE_21_SEQ21_TRANSMIT_MASK                       0x00000100
#define    SSPI_DSP_SEQUENCE_21_SEQ21_FIFOTX_SEL_SHIFT                    6
#define    SSPI_DSP_SEQUENCE_21_SEQ21_FIFOTX_SEL_MASK                     0x000000C0
#define    SSPI_DSP_SEQUENCE_21_SEQ21_SIDETONE_TX_ON_SHIFT                5
#define    SSPI_DSP_SEQUENCE_21_SEQ21_SIDETONE_TX_ON_MASK                 0x00000020
#define    SSPI_DSP_SEQUENCE_21_SEQ21_TXOEN_ACTIVE_SHIFT                  4
#define    SSPI_DSP_SEQUENCE_21_SEQ21_TXOEN_ACTIVE_MASK                   0x00000010
#define    SSPI_DSP_SEQUENCE_21_SEQ21_RECEIVE_SHIFT                       3
#define    SSPI_DSP_SEQUENCE_21_SEQ21_RECEIVE_MASK                        0x00000008
#define    SSPI_DSP_SEQUENCE_21_SEQ21_FIFORX_SEL_SHIFT                    1
#define    SSPI_DSP_SEQUENCE_21_SEQ21_FIFORX_SEL_MASK                     0x00000006
#define    SSPI_DSP_SEQUENCE_21_SEQ21_SIDETONE_RX_ON_SHIFT                0
#define    SSPI_DSP_SEQUENCE_21_SEQ21_SIDETONE_RX_ON_MASK                 0x00000001

#define SSPI_DSP_SEQUENCE_22_OFFSET                                       0x0000012C
#define SSPI_DSP_SEQUENCE_22_TYPE                                         UInt32
#define SSPI_DSP_SEQUENCE_22_RESERVED_MASK                                0x00000000
#define    SSPI_DSP_SEQUENCE_22_SEQ22_OPCODE_SHIFT                        30
#define    SSPI_DSP_SEQUENCE_22_SEQ22_OPCODE_MASK                         0xC0000000
#define    SSPI_DSP_SEQUENCE_22_SEQ22_PATTERNMODE_SHIFT                   29
#define    SSPI_DSP_SEQUENCE_22_SEQ22_PATTERNMODE_MASK                    0x20000000
#define    SSPI_DSP_SEQUENCE_22_SEQ22_NEXT_PC_SHIFT                       24
#define    SSPI_DSP_SEQUENCE_22_SEQ22_NEXT_PC_MASK                        0x1F000000
#define    SSPI_DSP_SEQUENCE_22_SEQ22_REPEAT_COUNT_SHIFT                  16
#define    SSPI_DSP_SEQUENCE_22_SEQ22_REPEAT_COUNT_MASK                   0x00FF0000
#define    SSPI_DSP_SEQUENCE_22_SEQ22_FRAME_DEF_SEL_SHIFT                 13
#define    SSPI_DSP_SEQUENCE_22_SEQ22_FRAME_DEF_SEL_MASK                  0x0000E000
#define    SSPI_DSP_SEQUENCE_22_SEQ22_RECEIVE_AUDIO_ON_SHIFT              12
#define    SSPI_DSP_SEQUENCE_22_SEQ22_RECEIVE_AUDIO_ON_MASK               0x00001000
#define    SSPI_DSP_SEQUENCE_22_SEQ22_CLK_IDLE_SHIFT                      11
#define    SSPI_DSP_SEQUENCE_22_SEQ22_CLK_IDLE_MASK                       0x00000800
#define    SSPI_DSP_SEQUENCE_22_SEQ22_CS_ACTIVATE_SHIFT                   10
#define    SSPI_DSP_SEQUENCE_22_SEQ22_CS_ACTIVATE_MASK                    0x00000400
#define    SSPI_DSP_SEQUENCE_22_SEQ22_CS_DEACTIVATE_SHIFT                 9
#define    SSPI_DSP_SEQUENCE_22_SEQ22_CS_DEACTIVATE_MASK                  0x00000200
#define    SSPI_DSP_SEQUENCE_22_SEQ22_TRANSMIT_SHIFT                      8
#define    SSPI_DSP_SEQUENCE_22_SEQ22_TRANSMIT_MASK                       0x00000100
#define    SSPI_DSP_SEQUENCE_22_SEQ22_FIFOTX_SEL_SHIFT                    6
#define    SSPI_DSP_SEQUENCE_22_SEQ22_FIFOTX_SEL_MASK                     0x000000C0
#define    SSPI_DSP_SEQUENCE_22_SEQ22_SIDETONE_TX_ON_SHIFT                5
#define    SSPI_DSP_SEQUENCE_22_SEQ22_SIDETONE_TX_ON_MASK                 0x00000020
#define    SSPI_DSP_SEQUENCE_22_SEQ22_TXOEN_ACTIVE_SHIFT                  4
#define    SSPI_DSP_SEQUENCE_22_SEQ22_TXOEN_ACTIVE_MASK                   0x00000010
#define    SSPI_DSP_SEQUENCE_22_SEQ22_RECEIVE_SHIFT                       3
#define    SSPI_DSP_SEQUENCE_22_SEQ22_RECEIVE_MASK                        0x00000008
#define    SSPI_DSP_SEQUENCE_22_SEQ22_FIFORX_SEL_SHIFT                    1
#define    SSPI_DSP_SEQUENCE_22_SEQ22_FIFORX_SEL_MASK                     0x00000006
#define    SSPI_DSP_SEQUENCE_22_SEQ22_SIDETONE_RX_ON_SHIFT                0
#define    SSPI_DSP_SEQUENCE_22_SEQ22_SIDETONE_RX_ON_MASK                 0x00000001

#define SSPI_DSP_SEQUENCE_23_OFFSET                                       0x0000012E
#define SSPI_DSP_SEQUENCE_23_TYPE                                         UInt32
#define SSPI_DSP_SEQUENCE_23_RESERVED_MASK                                0x00000000
#define    SSPI_DSP_SEQUENCE_23_SEQ23_OPCODE_SHIFT                        30
#define    SSPI_DSP_SEQUENCE_23_SEQ23_OPCODE_MASK                         0xC0000000
#define    SSPI_DSP_SEQUENCE_23_SEQ23_PATTERNMODE_SHIFT                   29
#define    SSPI_DSP_SEQUENCE_23_SEQ23_PATTERNMODE_MASK                    0x20000000
#define    SSPI_DSP_SEQUENCE_23_SEQ23_NEXT_PC_SHIFT                       24
#define    SSPI_DSP_SEQUENCE_23_SEQ23_NEXT_PC_MASK                        0x1F000000
#define    SSPI_DSP_SEQUENCE_23_SEQ23_REPEAT_COUNT_SHIFT                  16
#define    SSPI_DSP_SEQUENCE_23_SEQ23_REPEAT_COUNT_MASK                   0x00FF0000
#define    SSPI_DSP_SEQUENCE_23_SEQ23_FRAME_DEF_SEL_SHIFT                 13
#define    SSPI_DSP_SEQUENCE_23_SEQ23_FRAME_DEF_SEL_MASK                  0x0000E000
#define    SSPI_DSP_SEQUENCE_23_SEQ23_RECEIVE_AUDIO_ON_SHIFT              12
#define    SSPI_DSP_SEQUENCE_23_SEQ23_RECEIVE_AUDIO_ON_MASK               0x00001000
#define    SSPI_DSP_SEQUENCE_23_SEQ23_CLK_IDLE_SHIFT                      11
#define    SSPI_DSP_SEQUENCE_23_SEQ23_CLK_IDLE_MASK                       0x00000800
#define    SSPI_DSP_SEQUENCE_23_SEQ23_CS_ACTIVATE_SHIFT                   10
#define    SSPI_DSP_SEQUENCE_23_SEQ23_CS_ACTIVATE_MASK                    0x00000400
#define    SSPI_DSP_SEQUENCE_23_SEQ23_CS_DEACTIVATE_SHIFT                 9
#define    SSPI_DSP_SEQUENCE_23_SEQ23_CS_DEACTIVATE_MASK                  0x00000200
#define    SSPI_DSP_SEQUENCE_23_SEQ23_TRANSMIT_SHIFT                      8
#define    SSPI_DSP_SEQUENCE_23_SEQ23_TRANSMIT_MASK                       0x00000100
#define    SSPI_DSP_SEQUENCE_23_SEQ23_FIFOTX_SEL_SHIFT                    6
#define    SSPI_DSP_SEQUENCE_23_SEQ23_FIFOTX_SEL_MASK                     0x000000C0
#define    SSPI_DSP_SEQUENCE_23_SEQ23_SIDETONE_TX_ON_SHIFT                5
#define    SSPI_DSP_SEQUENCE_23_SEQ23_SIDETONE_TX_ON_MASK                 0x00000020
#define    SSPI_DSP_SEQUENCE_23_SEQ23_TXOEN_ACTIVE_SHIFT                  4
#define    SSPI_DSP_SEQUENCE_23_SEQ23_TXOEN_ACTIVE_MASK                   0x00000010
#define    SSPI_DSP_SEQUENCE_23_SEQ23_RECEIVE_SHIFT                       3
#define    SSPI_DSP_SEQUENCE_23_SEQ23_RECEIVE_MASK                        0x00000008
#define    SSPI_DSP_SEQUENCE_23_SEQ23_FIFORX_SEL_SHIFT                    1
#define    SSPI_DSP_SEQUENCE_23_SEQ23_FIFORX_SEL_MASK                     0x00000006
#define    SSPI_DSP_SEQUENCE_23_SEQ23_SIDETONE_RX_ON_SHIFT                0
#define    SSPI_DSP_SEQUENCE_23_SEQ23_SIDETONE_RX_ON_MASK                 0x00000001

#define SSPI_DSP_SEQUENCE_24_OFFSET                                       0x00000130
#define SSPI_DSP_SEQUENCE_24_TYPE                                         UInt32
#define SSPI_DSP_SEQUENCE_24_RESERVED_MASK                                0x00000000
#define    SSPI_DSP_SEQUENCE_24_SEQ24_OPCODE_SHIFT                        30
#define    SSPI_DSP_SEQUENCE_24_SEQ24_OPCODE_MASK                         0xC0000000
#define    SSPI_DSP_SEQUENCE_24_SEQ24_PATTERNMODE_SHIFT                   29
#define    SSPI_DSP_SEQUENCE_24_SEQ24_PATTERNMODE_MASK                    0x20000000
#define    SSPI_DSP_SEQUENCE_24_SEQ24_NEXT_PC_SHIFT                       24
#define    SSPI_DSP_SEQUENCE_24_SEQ24_NEXT_PC_MASK                        0x1F000000
#define    SSPI_DSP_SEQUENCE_24_SEQ24_REPEAT_COUNT_SHIFT                  16
#define    SSPI_DSP_SEQUENCE_24_SEQ24_REPEAT_COUNT_MASK                   0x00FF0000
#define    SSPI_DSP_SEQUENCE_24_SEQ24_FRAME_DEF_SEL_SHIFT                 13
#define    SSPI_DSP_SEQUENCE_24_SEQ24_FRAME_DEF_SEL_MASK                  0x0000E000
#define    SSPI_DSP_SEQUENCE_24_SEQ24_RECEIVE_AUDIO_ON_SHIFT              12
#define    SSPI_DSP_SEQUENCE_24_SEQ24_RECEIVE_AUDIO_ON_MASK               0x00001000
#define    SSPI_DSP_SEQUENCE_24_SEQ24_CLK_IDLE_SHIFT                      11
#define    SSPI_DSP_SEQUENCE_24_SEQ24_CLK_IDLE_MASK                       0x00000800
#define    SSPI_DSP_SEQUENCE_24_SEQ24_CS_ACTIVATE_SHIFT                   10
#define    SSPI_DSP_SEQUENCE_24_SEQ24_CS_ACTIVATE_MASK                    0x00000400
#define    SSPI_DSP_SEQUENCE_24_SEQ24_CS_DEACTIVATE_SHIFT                 9
#define    SSPI_DSP_SEQUENCE_24_SEQ24_CS_DEACTIVATE_MASK                  0x00000200
#define    SSPI_DSP_SEQUENCE_24_SEQ24_TRANSMIT_SHIFT                      8
#define    SSPI_DSP_SEQUENCE_24_SEQ24_TRANSMIT_MASK                       0x00000100
#define    SSPI_DSP_SEQUENCE_24_SEQ24_FIFOTX_SEL_SHIFT                    6
#define    SSPI_DSP_SEQUENCE_24_SEQ24_FIFOTX_SEL_MASK                     0x000000C0
#define    SSPI_DSP_SEQUENCE_24_SEQ24_SIDETONE_TX_ON_SHIFT                5
#define    SSPI_DSP_SEQUENCE_24_SEQ24_SIDETONE_TX_ON_MASK                 0x00000020
#define    SSPI_DSP_SEQUENCE_24_SEQ24_TXOEN_ACTIVE_SHIFT                  4
#define    SSPI_DSP_SEQUENCE_24_SEQ24_TXOEN_ACTIVE_MASK                   0x00000010
#define    SSPI_DSP_SEQUENCE_24_SEQ24_RECEIVE_SHIFT                       3
#define    SSPI_DSP_SEQUENCE_24_SEQ24_RECEIVE_MASK                        0x00000008
#define    SSPI_DSP_SEQUENCE_24_SEQ24_FIFORX_SEL_SHIFT                    1
#define    SSPI_DSP_SEQUENCE_24_SEQ24_FIFORX_SEL_MASK                     0x00000006
#define    SSPI_DSP_SEQUENCE_24_SEQ24_SIDETONE_RX_ON_SHIFT                0
#define    SSPI_DSP_SEQUENCE_24_SEQ24_SIDETONE_RX_ON_MASK                 0x00000001

#define SSPI_DSP_SEQUENCE_25_OFFSET                                       0x00000132
#define SSPI_DSP_SEQUENCE_25_TYPE                                         UInt32
#define SSPI_DSP_SEQUENCE_25_RESERVED_MASK                                0x00000000
#define    SSPI_DSP_SEQUENCE_25_SEQ25_OPCODE_SHIFT                        30
#define    SSPI_DSP_SEQUENCE_25_SEQ25_OPCODE_MASK                         0xC0000000
#define    SSPI_DSP_SEQUENCE_25_SEQ25_PATTERNMODE_SHIFT                   29
#define    SSPI_DSP_SEQUENCE_25_SEQ25_PATTERNMODE_MASK                    0x20000000
#define    SSPI_DSP_SEQUENCE_25_SEQ25_NEXT_PC_SHIFT                       24
#define    SSPI_DSP_SEQUENCE_25_SEQ25_NEXT_PC_MASK                        0x1F000000
#define    SSPI_DSP_SEQUENCE_25_SEQ25_REPEAT_COUNT_SHIFT                  16
#define    SSPI_DSP_SEQUENCE_25_SEQ25_REPEAT_COUNT_MASK                   0x00FF0000
#define    SSPI_DSP_SEQUENCE_25_SEQ25_FRAME_DEF_SEL_SHIFT                 13
#define    SSPI_DSP_SEQUENCE_25_SEQ25_FRAME_DEF_SEL_MASK                  0x0000E000
#define    SSPI_DSP_SEQUENCE_25_SEQ25_RECEIVE_AUDIO_ON_SHIFT              12
#define    SSPI_DSP_SEQUENCE_25_SEQ25_RECEIVE_AUDIO_ON_MASK               0x00001000
#define    SSPI_DSP_SEQUENCE_25_SEQ25_CLK_IDLE_SHIFT                      11
#define    SSPI_DSP_SEQUENCE_25_SEQ25_CLK_IDLE_MASK                       0x00000800
#define    SSPI_DSP_SEQUENCE_25_SEQ25_CS_ACTIVATE_SHIFT                   10
#define    SSPI_DSP_SEQUENCE_25_SEQ25_CS_ACTIVATE_MASK                    0x00000400
#define    SSPI_DSP_SEQUENCE_25_SEQ25_CS_DEACTIVATE_SHIFT                 9
#define    SSPI_DSP_SEQUENCE_25_SEQ25_CS_DEACTIVATE_MASK                  0x00000200
#define    SSPI_DSP_SEQUENCE_25_SEQ25_TRANSMIT_SHIFT                      8
#define    SSPI_DSP_SEQUENCE_25_SEQ25_TRANSMIT_MASK                       0x00000100
#define    SSPI_DSP_SEQUENCE_25_SEQ25_FIFOTX_SEL_SHIFT                    6
#define    SSPI_DSP_SEQUENCE_25_SEQ25_FIFOTX_SEL_MASK                     0x000000C0
#define    SSPI_DSP_SEQUENCE_25_SEQ25_SIDETONE_TX_ON_SHIFT                5
#define    SSPI_DSP_SEQUENCE_25_SEQ25_SIDETONE_TX_ON_MASK                 0x00000020
#define    SSPI_DSP_SEQUENCE_25_SEQ25_TXOEN_ACTIVE_SHIFT                  4
#define    SSPI_DSP_SEQUENCE_25_SEQ25_TXOEN_ACTIVE_MASK                   0x00000010
#define    SSPI_DSP_SEQUENCE_25_SEQ25_RECEIVE_SHIFT                       3
#define    SSPI_DSP_SEQUENCE_25_SEQ25_RECEIVE_MASK                        0x00000008
#define    SSPI_DSP_SEQUENCE_25_SEQ25_FIFORX_SEL_SHIFT                    1
#define    SSPI_DSP_SEQUENCE_25_SEQ25_FIFORX_SEL_MASK                     0x00000006
#define    SSPI_DSP_SEQUENCE_25_SEQ25_SIDETONE_RX_ON_SHIFT                0
#define    SSPI_DSP_SEQUENCE_25_SEQ25_SIDETONE_RX_ON_MASK                 0x00000001

#define SSPI_DSP_SEQUENCE_26_OFFSET                                       0x00000134
#define SSPI_DSP_SEQUENCE_26_TYPE                                         UInt32
#define SSPI_DSP_SEQUENCE_26_RESERVED_MASK                                0x00000000
#define    SSPI_DSP_SEQUENCE_26_SEQ26_OPCODE_SHIFT                        30
#define    SSPI_DSP_SEQUENCE_26_SEQ26_OPCODE_MASK                         0xC0000000
#define    SSPI_DSP_SEQUENCE_26_SEQ26_PATTERNMODE_SHIFT                   29
#define    SSPI_DSP_SEQUENCE_26_SEQ26_PATTERNMODE_MASK                    0x20000000
#define    SSPI_DSP_SEQUENCE_26_SEQ26_NEXT_PC_SHIFT                       24
#define    SSPI_DSP_SEQUENCE_26_SEQ26_NEXT_PC_MASK                        0x1F000000
#define    SSPI_DSP_SEQUENCE_26_SEQ26_REPEAT_COUNT_SHIFT                  16
#define    SSPI_DSP_SEQUENCE_26_SEQ26_REPEAT_COUNT_MASK                   0x00FF0000
#define    SSPI_DSP_SEQUENCE_26_SEQ26_FRAME_DEF_SEL_SHIFT                 13
#define    SSPI_DSP_SEQUENCE_26_SEQ26_FRAME_DEF_SEL_MASK                  0x0000E000
#define    SSPI_DSP_SEQUENCE_26_SEQ26_RECEIVE_AUDIO_ON_SHIFT              12
#define    SSPI_DSP_SEQUENCE_26_SEQ26_RECEIVE_AUDIO_ON_MASK               0x00001000
#define    SSPI_DSP_SEQUENCE_26_SEQ26_CLK_IDLE_SHIFT                      11
#define    SSPI_DSP_SEQUENCE_26_SEQ26_CLK_IDLE_MASK                       0x00000800
#define    SSPI_DSP_SEQUENCE_26_SEQ26_CS_ACTIVATE_SHIFT                   10
#define    SSPI_DSP_SEQUENCE_26_SEQ26_CS_ACTIVATE_MASK                    0x00000400
#define    SSPI_DSP_SEQUENCE_26_SEQ26_CS_DEACTIVATE_SHIFT                 9
#define    SSPI_DSP_SEQUENCE_26_SEQ26_CS_DEACTIVATE_MASK                  0x00000200
#define    SSPI_DSP_SEQUENCE_26_SEQ26_TRANSMIT_SHIFT                      8
#define    SSPI_DSP_SEQUENCE_26_SEQ26_TRANSMIT_MASK                       0x00000100
#define    SSPI_DSP_SEQUENCE_26_SEQ26_FIFOTX_SEL_SHIFT                    6
#define    SSPI_DSP_SEQUENCE_26_SEQ26_FIFOTX_SEL_MASK                     0x000000C0
#define    SSPI_DSP_SEQUENCE_26_SEQ26_SIDETONE_TX_ON_SHIFT                5
#define    SSPI_DSP_SEQUENCE_26_SEQ26_SIDETONE_TX_ON_MASK                 0x00000020
#define    SSPI_DSP_SEQUENCE_26_SEQ26_TXOEN_ACTIVE_SHIFT                  4
#define    SSPI_DSP_SEQUENCE_26_SEQ26_TXOEN_ACTIVE_MASK                   0x00000010
#define    SSPI_DSP_SEQUENCE_26_SEQ26_RECEIVE_SHIFT                       3
#define    SSPI_DSP_SEQUENCE_26_SEQ26_RECEIVE_MASK                        0x00000008
#define    SSPI_DSP_SEQUENCE_26_SEQ26_FIFORX_SEL_SHIFT                    1
#define    SSPI_DSP_SEQUENCE_26_SEQ26_FIFORX_SEL_MASK                     0x00000006
#define    SSPI_DSP_SEQUENCE_26_SEQ26_SIDETONE_RX_ON_SHIFT                0
#define    SSPI_DSP_SEQUENCE_26_SEQ26_SIDETONE_RX_ON_MASK                 0x00000001

#define SSPI_DSP_SEQUENCE_27_OFFSET                                       0x00000136
#define SSPI_DSP_SEQUENCE_27_TYPE                                         UInt32
#define SSPI_DSP_SEQUENCE_27_RESERVED_MASK                                0x00000000
#define    SSPI_DSP_SEQUENCE_27_SEQ27_OPCODE_SHIFT                        30
#define    SSPI_DSP_SEQUENCE_27_SEQ27_OPCODE_MASK                         0xC0000000
#define    SSPI_DSP_SEQUENCE_27_SEQ27_PATTERNMODE_SHIFT                   29
#define    SSPI_DSP_SEQUENCE_27_SEQ27_PATTERNMODE_MASK                    0x20000000
#define    SSPI_DSP_SEQUENCE_27_SEQ27_NEXT_PC_SHIFT                       24
#define    SSPI_DSP_SEQUENCE_27_SEQ27_NEXT_PC_MASK                        0x1F000000
#define    SSPI_DSP_SEQUENCE_27_SEQ27_REPEAT_COUNT_SHIFT                  16
#define    SSPI_DSP_SEQUENCE_27_SEQ27_REPEAT_COUNT_MASK                   0x00FF0000
#define    SSPI_DSP_SEQUENCE_27_SEQ27_FRAME_DEF_SEL_SHIFT                 13
#define    SSPI_DSP_SEQUENCE_27_SEQ27_FRAME_DEF_SEL_MASK                  0x0000E000
#define    SSPI_DSP_SEQUENCE_27_SEQ27_RECEIVE_AUDIO_ON_SHIFT              12
#define    SSPI_DSP_SEQUENCE_27_SEQ27_RECEIVE_AUDIO_ON_MASK               0x00001000
#define    SSPI_DSP_SEQUENCE_27_SEQ27_CLK_IDLE_SHIFT                      11
#define    SSPI_DSP_SEQUENCE_27_SEQ27_CLK_IDLE_MASK                       0x00000800
#define    SSPI_DSP_SEQUENCE_27_SEQ27_CS_ACTIVATE_SHIFT                   10
#define    SSPI_DSP_SEQUENCE_27_SEQ27_CS_ACTIVATE_MASK                    0x00000400
#define    SSPI_DSP_SEQUENCE_27_SEQ27_CS_DEACTIVATE_SHIFT                 9
#define    SSPI_DSP_SEQUENCE_27_SEQ27_CS_DEACTIVATE_MASK                  0x00000200
#define    SSPI_DSP_SEQUENCE_27_SEQ27_TRANSMIT_SHIFT                      8
#define    SSPI_DSP_SEQUENCE_27_SEQ27_TRANSMIT_MASK                       0x00000100
#define    SSPI_DSP_SEQUENCE_27_SEQ27_FIFOTX_SEL_SHIFT                    6
#define    SSPI_DSP_SEQUENCE_27_SEQ27_FIFOTX_SEL_MASK                     0x000000C0
#define    SSPI_DSP_SEQUENCE_27_SEQ27_SIDETONE_TX_ON_SHIFT                5
#define    SSPI_DSP_SEQUENCE_27_SEQ27_SIDETONE_TX_ON_MASK                 0x00000020
#define    SSPI_DSP_SEQUENCE_27_SEQ27_TXOEN_ACTIVE_SHIFT                  4
#define    SSPI_DSP_SEQUENCE_27_SEQ27_TXOEN_ACTIVE_MASK                   0x00000010
#define    SSPI_DSP_SEQUENCE_27_SEQ27_RECEIVE_SHIFT                       3
#define    SSPI_DSP_SEQUENCE_27_SEQ27_RECEIVE_MASK                        0x00000008
#define    SSPI_DSP_SEQUENCE_27_SEQ27_FIFORX_SEL_SHIFT                    1
#define    SSPI_DSP_SEQUENCE_27_SEQ27_FIFORX_SEL_MASK                     0x00000006
#define    SSPI_DSP_SEQUENCE_27_SEQ27_SIDETONE_RX_ON_SHIFT                0
#define    SSPI_DSP_SEQUENCE_27_SEQ27_SIDETONE_RX_ON_MASK                 0x00000001

#define SSPI_DSP_SEQUENCE_28_OFFSET                                       0x00000138
#define SSPI_DSP_SEQUENCE_28_TYPE                                         UInt32
#define SSPI_DSP_SEQUENCE_28_RESERVED_MASK                                0x00000000
#define    SSPI_DSP_SEQUENCE_28_SEQ28_OPCODE_SHIFT                        30
#define    SSPI_DSP_SEQUENCE_28_SEQ28_OPCODE_MASK                         0xC0000000
#define    SSPI_DSP_SEQUENCE_28_SEQ28_PATTERNMODE_SHIFT                   29
#define    SSPI_DSP_SEQUENCE_28_SEQ28_PATTERNMODE_MASK                    0x20000000
#define    SSPI_DSP_SEQUENCE_28_SEQ28_NEXT_PC_SHIFT                       24
#define    SSPI_DSP_SEQUENCE_28_SEQ28_NEXT_PC_MASK                        0x1F000000
#define    SSPI_DSP_SEQUENCE_28_SEQ28_REPEAT_COUNT_SHIFT                  16
#define    SSPI_DSP_SEQUENCE_28_SEQ28_REPEAT_COUNT_MASK                   0x00FF0000
#define    SSPI_DSP_SEQUENCE_28_SEQ28_FRAME_DEF_SEL_SHIFT                 13
#define    SSPI_DSP_SEQUENCE_28_SEQ28_FRAME_DEF_SEL_MASK                  0x0000E000
#define    SSPI_DSP_SEQUENCE_28_SEQ28_RECEIVE_AUDIO_ON_SHIFT              12
#define    SSPI_DSP_SEQUENCE_28_SEQ28_RECEIVE_AUDIO_ON_MASK               0x00001000
#define    SSPI_DSP_SEQUENCE_28_SEQ28_CLK_IDLE_SHIFT                      11
#define    SSPI_DSP_SEQUENCE_28_SEQ28_CLK_IDLE_MASK                       0x00000800
#define    SSPI_DSP_SEQUENCE_28_SEQ28_CS_ACTIVATE_SHIFT                   10
#define    SSPI_DSP_SEQUENCE_28_SEQ28_CS_ACTIVATE_MASK                    0x00000400
#define    SSPI_DSP_SEQUENCE_28_SEQ28_CS_DEACTIVATE_SHIFT                 9
#define    SSPI_DSP_SEQUENCE_28_SEQ28_CS_DEACTIVATE_MASK                  0x00000200
#define    SSPI_DSP_SEQUENCE_28_SEQ28_TRANSMIT_SHIFT                      8
#define    SSPI_DSP_SEQUENCE_28_SEQ28_TRANSMIT_MASK                       0x00000100
#define    SSPI_DSP_SEQUENCE_28_SEQ28_FIFOTX_SEL_SHIFT                    6
#define    SSPI_DSP_SEQUENCE_28_SEQ28_FIFOTX_SEL_MASK                     0x000000C0
#define    SSPI_DSP_SEQUENCE_28_SEQ28_SIDETONE_TX_ON_SHIFT                5
#define    SSPI_DSP_SEQUENCE_28_SEQ28_SIDETONE_TX_ON_MASK                 0x00000020
#define    SSPI_DSP_SEQUENCE_28_SEQ28_TXOEN_ACTIVE_SHIFT                  4
#define    SSPI_DSP_SEQUENCE_28_SEQ28_TXOEN_ACTIVE_MASK                   0x00000010
#define    SSPI_DSP_SEQUENCE_28_SEQ28_RECEIVE_SHIFT                       3
#define    SSPI_DSP_SEQUENCE_28_SEQ28_RECEIVE_MASK                        0x00000008
#define    SSPI_DSP_SEQUENCE_28_SEQ28_FIFORX_SEL_SHIFT                    1
#define    SSPI_DSP_SEQUENCE_28_SEQ28_FIFORX_SEL_MASK                     0x00000006
#define    SSPI_DSP_SEQUENCE_28_SEQ28_SIDETONE_RX_ON_SHIFT                0
#define    SSPI_DSP_SEQUENCE_28_SEQ28_SIDETONE_RX_ON_MASK                 0x00000001

#define SSPI_DSP_SEQUENCE_29_OFFSET                                       0x0000013A
#define SSPI_DSP_SEQUENCE_29_TYPE                                         UInt32
#define SSPI_DSP_SEQUENCE_29_RESERVED_MASK                                0x00000000
#define    SSPI_DSP_SEQUENCE_29_SEQ29_OPCODE_SHIFT                        30
#define    SSPI_DSP_SEQUENCE_29_SEQ29_OPCODE_MASK                         0xC0000000
#define    SSPI_DSP_SEQUENCE_29_SEQ29_PATTERNMODE_SHIFT                   29
#define    SSPI_DSP_SEQUENCE_29_SEQ29_PATTERNMODE_MASK                    0x20000000
#define    SSPI_DSP_SEQUENCE_29_SEQ29_NEXT_PC_SHIFT                       24
#define    SSPI_DSP_SEQUENCE_29_SEQ29_NEXT_PC_MASK                        0x1F000000
#define    SSPI_DSP_SEQUENCE_29_SEQ29_REPEAT_COUNT_SHIFT                  16
#define    SSPI_DSP_SEQUENCE_29_SEQ29_REPEAT_COUNT_MASK                   0x00FF0000
#define    SSPI_DSP_SEQUENCE_29_SEQ29_FRAME_DEF_SEL_SHIFT                 13
#define    SSPI_DSP_SEQUENCE_29_SEQ29_FRAME_DEF_SEL_MASK                  0x0000E000
#define    SSPI_DSP_SEQUENCE_29_SEQ29_RECEIVE_AUDIO_ON_SHIFT              12
#define    SSPI_DSP_SEQUENCE_29_SEQ29_RECEIVE_AUDIO_ON_MASK               0x00001000
#define    SSPI_DSP_SEQUENCE_29_SEQ29_CLK_IDLE_SHIFT                      11
#define    SSPI_DSP_SEQUENCE_29_SEQ29_CLK_IDLE_MASK                       0x00000800
#define    SSPI_DSP_SEQUENCE_29_SEQ29_CS_ACTIVATE_SHIFT                   10
#define    SSPI_DSP_SEQUENCE_29_SEQ29_CS_ACTIVATE_MASK                    0x00000400
#define    SSPI_DSP_SEQUENCE_29_SEQ29_CS_DEACTIVATE_SHIFT                 9
#define    SSPI_DSP_SEQUENCE_29_SEQ29_CS_DEACTIVATE_MASK                  0x00000200
#define    SSPI_DSP_SEQUENCE_29_SEQ29_TRANSMIT_SHIFT                      8
#define    SSPI_DSP_SEQUENCE_29_SEQ29_TRANSMIT_MASK                       0x00000100
#define    SSPI_DSP_SEQUENCE_29_SEQ29_FIFOTX_SEL_SHIFT                    6
#define    SSPI_DSP_SEQUENCE_29_SEQ29_FIFOTX_SEL_MASK                     0x000000C0
#define    SSPI_DSP_SEQUENCE_29_SEQ29_SIDETONE_TX_ON_SHIFT                5
#define    SSPI_DSP_SEQUENCE_29_SEQ29_SIDETONE_TX_ON_MASK                 0x00000020
#define    SSPI_DSP_SEQUENCE_29_SEQ29_TXOEN_ACTIVE_SHIFT                  4
#define    SSPI_DSP_SEQUENCE_29_SEQ29_TXOEN_ACTIVE_MASK                   0x00000010
#define    SSPI_DSP_SEQUENCE_29_SEQ29_RECEIVE_SHIFT                       3
#define    SSPI_DSP_SEQUENCE_29_SEQ29_RECEIVE_MASK                        0x00000008
#define    SSPI_DSP_SEQUENCE_29_SEQ29_FIFORX_SEL_SHIFT                    1
#define    SSPI_DSP_SEQUENCE_29_SEQ29_FIFORX_SEL_MASK                     0x00000006
#define    SSPI_DSP_SEQUENCE_29_SEQ29_SIDETONE_RX_ON_SHIFT                0
#define    SSPI_DSP_SEQUENCE_29_SEQ29_SIDETONE_RX_ON_MASK                 0x00000001

#define SSPI_DSP_SEQUENCE_30_OFFSET                                       0x0000013C
#define SSPI_DSP_SEQUENCE_30_TYPE                                         UInt32
#define SSPI_DSP_SEQUENCE_30_RESERVED_MASK                                0x00000000
#define    SSPI_DSP_SEQUENCE_30_SEQ30_OPCODE_SHIFT                        30
#define    SSPI_DSP_SEQUENCE_30_SEQ30_OPCODE_MASK                         0xC0000000
#define    SSPI_DSP_SEQUENCE_30_SEQ30_PATTERNMODE_SHIFT                   29
#define    SSPI_DSP_SEQUENCE_30_SEQ30_PATTERNMODE_MASK                    0x20000000
#define    SSPI_DSP_SEQUENCE_30_SEQ30_NEXT_PC_SHIFT                       24
#define    SSPI_DSP_SEQUENCE_30_SEQ30_NEXT_PC_MASK                        0x1F000000
#define    SSPI_DSP_SEQUENCE_30_SEQ30_REPEAT_COUNT_SHIFT                  16
#define    SSPI_DSP_SEQUENCE_30_SEQ30_REPEAT_COUNT_MASK                   0x00FF0000
#define    SSPI_DSP_SEQUENCE_30_SEQ30_FRAME_DEF_SEL_SHIFT                 13
#define    SSPI_DSP_SEQUENCE_30_SEQ30_FRAME_DEF_SEL_MASK                  0x0000E000
#define    SSPI_DSP_SEQUENCE_30_SEQ30_RECEIVE_AUDIO_ON_SHIFT              12
#define    SSPI_DSP_SEQUENCE_30_SEQ30_RECEIVE_AUDIO_ON_MASK               0x00001000
#define    SSPI_DSP_SEQUENCE_30_SEQ30_CLK_IDLE_SHIFT                      11
#define    SSPI_DSP_SEQUENCE_30_SEQ30_CLK_IDLE_MASK                       0x00000800
#define    SSPI_DSP_SEQUENCE_30_SEQ30_CS_ACTIVATE_SHIFT                   10
#define    SSPI_DSP_SEQUENCE_30_SEQ30_CS_ACTIVATE_MASK                    0x00000400
#define    SSPI_DSP_SEQUENCE_30_SEQ30_CS_DEACTIVATE_SHIFT                 9
#define    SSPI_DSP_SEQUENCE_30_SEQ30_CS_DEACTIVATE_MASK                  0x00000200
#define    SSPI_DSP_SEQUENCE_30_SEQ30_TRANSMIT_SHIFT                      8
#define    SSPI_DSP_SEQUENCE_30_SEQ30_TRANSMIT_MASK                       0x00000100
#define    SSPI_DSP_SEQUENCE_30_SEQ30_FIFOTX_SEL_SHIFT                    6
#define    SSPI_DSP_SEQUENCE_30_SEQ30_FIFOTX_SEL_MASK                     0x000000C0
#define    SSPI_DSP_SEQUENCE_30_SEQ30_SIDETONE_TX_ON_SHIFT                5
#define    SSPI_DSP_SEQUENCE_30_SEQ30_SIDETONE_TX_ON_MASK                 0x00000020
#define    SSPI_DSP_SEQUENCE_30_SEQ30_TXOEN_ACTIVE_SHIFT                  4
#define    SSPI_DSP_SEQUENCE_30_SEQ30_TXOEN_ACTIVE_MASK                   0x00000010
#define    SSPI_DSP_SEQUENCE_30_SEQ30_RECEIVE_SHIFT                       3
#define    SSPI_DSP_SEQUENCE_30_SEQ30_RECEIVE_MASK                        0x00000008
#define    SSPI_DSP_SEQUENCE_30_SEQ30_FIFORX_SEL_SHIFT                    1
#define    SSPI_DSP_SEQUENCE_30_SEQ30_FIFORX_SEL_MASK                     0x00000006
#define    SSPI_DSP_SEQUENCE_30_SEQ30_SIDETONE_RX_ON_SHIFT                0
#define    SSPI_DSP_SEQUENCE_30_SEQ30_SIDETONE_RX_ON_MASK                 0x00000001

#define SSPI_DSP_SEQUENCE_31_OFFSET                                       0x0000013E
#define SSPI_DSP_SEQUENCE_31_TYPE                                         UInt32
#define SSPI_DSP_SEQUENCE_31_RESERVED_MASK                                0x00000000
#define    SSPI_DSP_SEQUENCE_31_SEQ31_OPCODE_SHIFT                        30
#define    SSPI_DSP_SEQUENCE_31_SEQ31_OPCODE_MASK                         0xC0000000
#define    SSPI_DSP_SEQUENCE_31_SEQ31_PATTERNMODE_SHIFT                   29
#define    SSPI_DSP_SEQUENCE_31_SEQ31_PATTERNMODE_MASK                    0x20000000
#define    SSPI_DSP_SEQUENCE_31_SEQ31_NEXT_PC_SHIFT                       24
#define    SSPI_DSP_SEQUENCE_31_SEQ31_NEXT_PC_MASK                        0x1F000000
#define    SSPI_DSP_SEQUENCE_31_SEQ31_REPEAT_COUNT_SHIFT                  16
#define    SSPI_DSP_SEQUENCE_31_SEQ31_REPEAT_COUNT_MASK                   0x00FF0000
#define    SSPI_DSP_SEQUENCE_31_SEQ31_FRAME_DEF_SEL_SHIFT                 13
#define    SSPI_DSP_SEQUENCE_31_SEQ31_FRAME_DEF_SEL_MASK                  0x0000E000
#define    SSPI_DSP_SEQUENCE_31_SEQ31_RECEIVE_AUDIO_ON_SHIFT              12
#define    SSPI_DSP_SEQUENCE_31_SEQ31_RECEIVE_AUDIO_ON_MASK               0x00001000
#define    SSPI_DSP_SEQUENCE_31_SEQ31_CLK_IDLE_SHIFT                      11
#define    SSPI_DSP_SEQUENCE_31_SEQ31_CLK_IDLE_MASK                       0x00000800
#define    SSPI_DSP_SEQUENCE_31_SEQ31_CS_ACTIVATE_SHIFT                   10
#define    SSPI_DSP_SEQUENCE_31_SEQ31_CS_ACTIVATE_MASK                    0x00000400
#define    SSPI_DSP_SEQUENCE_31_SEQ31_CS_DEACTIVATE_SHIFT                 9
#define    SSPI_DSP_SEQUENCE_31_SEQ31_CS_DEACTIVATE_MASK                  0x00000200
#define    SSPI_DSP_SEQUENCE_31_SEQ31_TRANSMIT_SHIFT                      8
#define    SSPI_DSP_SEQUENCE_31_SEQ31_TRANSMIT_MASK                       0x00000100
#define    SSPI_DSP_SEQUENCE_31_SEQ31_FIFOTX_SEL_SHIFT                    6
#define    SSPI_DSP_SEQUENCE_31_SEQ31_FIFOTX_SEL_MASK                     0x000000C0
#define    SSPI_DSP_SEQUENCE_31_SEQ31_SIDETONE_TX_ON_SHIFT                5
#define    SSPI_DSP_SEQUENCE_31_SEQ31_SIDETONE_TX_ON_MASK                 0x00000020
#define    SSPI_DSP_SEQUENCE_31_SEQ31_TXOEN_ACTIVE_SHIFT                  4
#define    SSPI_DSP_SEQUENCE_31_SEQ31_TXOEN_ACTIVE_MASK                   0x00000010
#define    SSPI_DSP_SEQUENCE_31_SEQ31_RECEIVE_SHIFT                       3
#define    SSPI_DSP_SEQUENCE_31_SEQ31_RECEIVE_MASK                        0x00000008
#define    SSPI_DSP_SEQUENCE_31_SEQ31_FIFORX_SEL_SHIFT                    1
#define    SSPI_DSP_SEQUENCE_31_SEQ31_FIFORX_SEL_MASK                     0x00000006
#define    SSPI_DSP_SEQUENCE_31_SEQ31_SIDETONE_RX_ON_SHIFT                0
#define    SSPI_DSP_SEQUENCE_31_SEQ31_SIDETONE_RX_ON_MASK                 0x00000001

#define SSPI_DSP_FRAME0_CS_IDLE_DEF_OFFSET                                0x00000180
#define SSPI_DSP_FRAME0_CS_IDLE_DEF_TYPE                                  UInt32
#define SSPI_DSP_FRAME0_CS_IDLE_DEF_RESERVED_MASK                         0x8080FFC0
#define    SSPI_DSP_FRAME0_CS_IDLE_DEF_FRAME0_CS_ACTIVE_SHIFT             24
#define    SSPI_DSP_FRAME0_CS_IDLE_DEF_FRAME0_CS_ACTIVE_MASK              0x7F000000
#define    SSPI_DSP_FRAME0_CS_IDLE_DEF_FRAME0_CS_SIZE_SHIFT               16
#define    SSPI_DSP_FRAME0_CS_IDLE_DEF_FRAME0_CS_SIZE_MASK                0x007F0000
#define    SSPI_DSP_FRAME0_CS_IDLE_DEF_FRAME0_SCLK_ACTIVE_EDGE_SHIFT      5
#define    SSPI_DSP_FRAME0_CS_IDLE_DEF_FRAME0_SCLK_ACTIVE_EDGE_MASK       0x00000020
#define    SSPI_DSP_FRAME0_CS_IDLE_DEF_FRAME0_CS_INITIAL_VALUE_SHIFT      4
#define    SSPI_DSP_FRAME0_CS_IDLE_DEF_FRAME0_CS_INITIAL_VALUE_MASK       0x00000010
#define    SSPI_DSP_FRAME0_CS_IDLE_DEF_FRAME0_TXOEN_IDLE_VALUE_SHIFT      3
#define    SSPI_DSP_FRAME0_CS_IDLE_DEF_FRAME0_TXOEN_IDLE_VALUE_MASK       0x00000008
#define    SSPI_DSP_FRAME0_CS_IDLE_DEF_FRAME0_TX_IDLE_VALUE_SHIFT         2
#define    SSPI_DSP_FRAME0_CS_IDLE_DEF_FRAME0_TX_IDLE_VALUE_MASK          0x00000004
#define    SSPI_DSP_FRAME0_CS_IDLE_DEF_FRAME0_SCLK_IDLE_VALUE_SHIFT       1
#define    SSPI_DSP_FRAME0_CS_IDLE_DEF_FRAME0_SCLK_IDLE_VALUE_MASK        0x00000002
#define    SSPI_DSP_FRAME0_CS_IDLE_DEF_FRAME0_CS_IDLE_VALUE_SHIFT         0
#define    SSPI_DSP_FRAME0_CS_IDLE_DEF_FRAME0_CS_IDLE_VALUE_MASK          0x00000001

#define SSPI_DSP_FRAME0_SCLK_DEF_OFFSET                                   0x00000182
#define SSPI_DSP_FRAME0_SCLK_DEF_TYPE                                     UInt32
#define SSPI_DSP_FRAME0_SCLK_DEF_RESERVED_MASK                            0xFF800FF1
#define    SSPI_DSP_FRAME0_SCLK_DEF_FRAME0_SCLK_END_SHIFT                 16
#define    SSPI_DSP_FRAME0_SCLK_DEF_FRAME0_SCLK_END_MASK                  0x007F0000
#define    SSPI_DSP_FRAME0_SCLK_DEF_FRAME0_SCLK_START_SHIFT               12
#define    SSPI_DSP_FRAME0_SCLK_DEF_FRAME0_SCLK_START_MASK                0x0000F000
#define    SSPI_DSP_FRAME0_SCLK_DEF_FRAME0_SCLK_DUTY_SHIFT                3
#define    SSPI_DSP_FRAME0_SCLK_DEF_FRAME0_SCLK_DUTY_MASK                 0x00000008
#define    SSPI_DSP_FRAME0_SCLK_DEF_FRAME0_SCLK_RATIO_SHIFT               1
#define    SSPI_DSP_FRAME0_SCLK_DEF_FRAME0_SCLK_RATIO_MASK                0x00000006

#define SSPI_DSP_FRAME0_TX_DEF_OFFSET                                     0x00000184
#define SSPI_DSP_FRAME0_TX_DEF_TYPE                                       UInt32
#define SSPI_DSP_FRAME0_TX_DEF_RESERVED_MASK                              0x80808004
#define    SSPI_DSP_FRAME0_TX_DEF_FRAME0_TXOEN_END_SHIFT                  24
#define    SSPI_DSP_FRAME0_TX_DEF_FRAME0_TXOEN_END_MASK                   0x7F000000
#define    SSPI_DSP_FRAME0_TX_DEF_FRAME0_TXOEN_START_SHIFT                16
#define    SSPI_DSP_FRAME0_TX_DEF_FRAME0_TXOEN_START_MASK                 0x007F0000
#define    SSPI_DSP_FRAME0_TX_DEF_FRAME0_TX_START_SHIFT                   8
#define    SSPI_DSP_FRAME0_TX_DEF_FRAME0_TX_START_MASK                    0x00007F00
#define    SSPI_DSP_FRAME0_TX_DEF_FRAME0_TX_WORD_LENGTH_SHIFT             3
#define    SSPI_DSP_FRAME0_TX_DEF_FRAME0_TX_WORD_LENGTH_MASK              0x000000F8
#define    SSPI_DSP_FRAME0_TX_DEF_FRAME0_TX_EXTENDED_LEFT_SHIFT           1
#define    SSPI_DSP_FRAME0_TX_DEF_FRAME0_TX_EXTENDED_LEFT_MASK            0x00000002
#define    SSPI_DSP_FRAME0_TX_DEF_FRAME0_TX_EXTENDED_RIGHT_SHIFT          0
#define    SSPI_DSP_FRAME0_TX_DEF_FRAME0_TX_EXTENDED_RIGHT_MASK           0x00000001

#define SSPI_DSP_FRAME0_RX_DEF_OFFSET                                     0x00000186
#define SSPI_DSP_FRAME0_RX_DEF_TYPE                                       UInt32
#define SSPI_DSP_FRAME0_RX_DEF_RESERVED_MASK                              0xFFFF8007
#define    SSPI_DSP_FRAME0_RX_DEF_FRAME0_RX_START_SHIFT                   8
#define    SSPI_DSP_FRAME0_RX_DEF_FRAME0_RX_START_MASK                    0x00007F00
#define    SSPI_DSP_FRAME0_RX_DEF_FRAME0_RX_WORD_LENGTH_SHIFT             3
#define    SSPI_DSP_FRAME0_RX_DEF_FRAME0_RX_WORD_LENGTH_MASK              0x000000F8

#define SSPI_DSP_FRAME1_CS_IDLE_DEF_OFFSET                                0x00000188
#define SSPI_DSP_FRAME1_CS_IDLE_DEF_TYPE                                  UInt32
#define SSPI_DSP_FRAME1_CS_IDLE_DEF_RESERVED_MASK                         0x8080FFC0
#define    SSPI_DSP_FRAME1_CS_IDLE_DEF_FRAME1_CS_ACTIVE_SHIFT             24
#define    SSPI_DSP_FRAME1_CS_IDLE_DEF_FRAME1_CS_ACTIVE_MASK              0x7F000000
#define    SSPI_DSP_FRAME1_CS_IDLE_DEF_FRAME1_CS_SIZE_SHIFT               16
#define    SSPI_DSP_FRAME1_CS_IDLE_DEF_FRAME1_CS_SIZE_MASK                0x007F0000
#define    SSPI_DSP_FRAME1_CS_IDLE_DEF_FRAME1_SCLK_ACTIVE_EDGE_SHIFT      5
#define    SSPI_DSP_FRAME1_CS_IDLE_DEF_FRAME1_SCLK_ACTIVE_EDGE_MASK       0x00000020
#define    SSPI_DSP_FRAME1_CS_IDLE_DEF_FRAME1_CS_INITIAL_VALUE_SHIFT      4
#define    SSPI_DSP_FRAME1_CS_IDLE_DEF_FRAME1_CS_INITIAL_VALUE_MASK       0x00000010
#define    SSPI_DSP_FRAME1_CS_IDLE_DEF_FRAME1_TXOEN_IDLE_VALUE_SHIFT      3
#define    SSPI_DSP_FRAME1_CS_IDLE_DEF_FRAME1_TXOEN_IDLE_VALUE_MASK       0x00000008
#define    SSPI_DSP_FRAME1_CS_IDLE_DEF_FRAME1_TX_IDLE_VALUE_SHIFT         2
#define    SSPI_DSP_FRAME1_CS_IDLE_DEF_FRAME1_TX_IDLE_VALUE_MASK          0x00000004
#define    SSPI_DSP_FRAME1_CS_IDLE_DEF_FRAME1_SCLK_IDLE_VALUE_SHIFT       1
#define    SSPI_DSP_FRAME1_CS_IDLE_DEF_FRAME1_SCLK_IDLE_VALUE_MASK        0x00000002
#define    SSPI_DSP_FRAME1_CS_IDLE_DEF_FRAME1_CS_IDLE_VALUE_SHIFT         0
#define    SSPI_DSP_FRAME1_CS_IDLE_DEF_FRAME1_CS_IDLE_VALUE_MASK          0x00000001

#define SSPI_DSP_FRAME1_SCLK_DEF_OFFSET                                   0x0000018A
#define SSPI_DSP_FRAME1_SCLK_DEF_TYPE                                     UInt32
#define SSPI_DSP_FRAME1_SCLK_DEF_RESERVED_MASK                            0xFF800FF1
#define    SSPI_DSP_FRAME1_SCLK_DEF_FRAME1_SCLK_END_SHIFT                 16
#define    SSPI_DSP_FRAME1_SCLK_DEF_FRAME1_SCLK_END_MASK                  0x007F0000
#define    SSPI_DSP_FRAME1_SCLK_DEF_FRAME1_SCLK_START_SHIFT               12
#define    SSPI_DSP_FRAME1_SCLK_DEF_FRAME1_SCLK_START_MASK                0x0000F000
#define    SSPI_DSP_FRAME1_SCLK_DEF_FRAME1_SCLK_DUTY_SHIFT                3
#define    SSPI_DSP_FRAME1_SCLK_DEF_FRAME1_SCLK_DUTY_MASK                 0x00000008
#define    SSPI_DSP_FRAME1_SCLK_DEF_FRAME1_SCLK_RATIO_SHIFT               1
#define    SSPI_DSP_FRAME1_SCLK_DEF_FRAME1_SCLK_RATIO_MASK                0x00000006

#define SSPI_DSP_FRAME1_TX_DEF_OFFSET                                     0x0000018C
#define SSPI_DSP_FRAME1_TX_DEF_TYPE                                       UInt32
#define SSPI_DSP_FRAME1_TX_DEF_RESERVED_MASK                              0x80808004
#define    SSPI_DSP_FRAME1_TX_DEF_FRAME1_TXOEN_END_SHIFT                  24
#define    SSPI_DSP_FRAME1_TX_DEF_FRAME1_TXOEN_END_MASK                   0x7F000000
#define    SSPI_DSP_FRAME1_TX_DEF_FRAME1_TXOEN_START_SHIFT                16
#define    SSPI_DSP_FRAME1_TX_DEF_FRAME1_TXOEN_START_MASK                 0x007F0000
#define    SSPI_DSP_FRAME1_TX_DEF_FRAME1_TX_START_SHIFT                   8
#define    SSPI_DSP_FRAME1_TX_DEF_FRAME1_TX_START_MASK                    0x00007F00
#define    SSPI_DSP_FRAME1_TX_DEF_FRAME1_TX_WORD_LENGTH_SHIFT             3
#define    SSPI_DSP_FRAME1_TX_DEF_FRAME1_TX_WORD_LENGTH_MASK              0x000000F8
#define    SSPI_DSP_FRAME1_TX_DEF_FRAME1_TX_EXTENDED_LEFT_SHIFT           1
#define    SSPI_DSP_FRAME1_TX_DEF_FRAME1_TX_EXTENDED_LEFT_MASK            0x00000002
#define    SSPI_DSP_FRAME1_TX_DEF_FRAME1_TX_EXTENDED_RIGHT_SHIFT          0
#define    SSPI_DSP_FRAME1_TX_DEF_FRAME1_TX_EXTENDED_RIGHT_MASK           0x00000001

#define SSPI_DSP_FRAME1_RX_DEF_OFFSET                                     0x0000018E
#define SSPI_DSP_FRAME1_RX_DEF_TYPE                                       UInt32
#define SSPI_DSP_FRAME1_RX_DEF_RESERVED_MASK                              0xFFFF8007
#define    SSPI_DSP_FRAME1_RX_DEF_FRAME1_RX_START_SHIFT                   8
#define    SSPI_DSP_FRAME1_RX_DEF_FRAME1_RX_START_MASK                    0x00007F00
#define    SSPI_DSP_FRAME1_RX_DEF_FRAME1_RX_WORD_LENGTH_SHIFT             3
#define    SSPI_DSP_FRAME1_RX_DEF_FRAME1_RX_WORD_LENGTH_MASK              0x000000F8

#define SSPI_DSP_FRAME2_CS_IDLE_DEF_OFFSET                                0x00000190
#define SSPI_DSP_FRAME2_CS_IDLE_DEF_TYPE                                  UInt32
#define SSPI_DSP_FRAME2_CS_IDLE_DEF_RESERVED_MASK                         0x8080FFC0
#define    SSPI_DSP_FRAME2_CS_IDLE_DEF_FRAME2_CS_ACTIVE_SHIFT             24
#define    SSPI_DSP_FRAME2_CS_IDLE_DEF_FRAME2_CS_ACTIVE_MASK              0x7F000000
#define    SSPI_DSP_FRAME2_CS_IDLE_DEF_FRAME2_CS_SIZE_SHIFT               16
#define    SSPI_DSP_FRAME2_CS_IDLE_DEF_FRAME2_CS_SIZE_MASK                0x007F0000
#define    SSPI_DSP_FRAME2_CS_IDLE_DEF_FRAME2_SCLK_ACTIVE_EDGE_SHIFT      5
#define    SSPI_DSP_FRAME2_CS_IDLE_DEF_FRAME2_SCLK_ACTIVE_EDGE_MASK       0x00000020
#define    SSPI_DSP_FRAME2_CS_IDLE_DEF_FRAME2_CS_INITIAL_VALUE_SHIFT      4
#define    SSPI_DSP_FRAME2_CS_IDLE_DEF_FRAME2_CS_INITIAL_VALUE_MASK       0x00000010
#define    SSPI_DSP_FRAME2_CS_IDLE_DEF_FRAME2_TXOEN_IDLE_VALUE_SHIFT      3
#define    SSPI_DSP_FRAME2_CS_IDLE_DEF_FRAME2_TXOEN_IDLE_VALUE_MASK       0x00000008
#define    SSPI_DSP_FRAME2_CS_IDLE_DEF_FRAME2_TX_IDLE_VALUE_SHIFT         2
#define    SSPI_DSP_FRAME2_CS_IDLE_DEF_FRAME2_TX_IDLE_VALUE_MASK          0x00000004
#define    SSPI_DSP_FRAME2_CS_IDLE_DEF_FRAME2_SCLK_IDLE_VALUE_SHIFT       1
#define    SSPI_DSP_FRAME2_CS_IDLE_DEF_FRAME2_SCLK_IDLE_VALUE_MASK        0x00000002
#define    SSPI_DSP_FRAME2_CS_IDLE_DEF_FRAME2_CS_IDLE_VALUE_SHIFT         0
#define    SSPI_DSP_FRAME2_CS_IDLE_DEF_FRAME2_CS_IDLE_VALUE_MASK          0x00000001

#define SSPI_DSP_FRAME2_SCLK_DEF_OFFSET                                   0x00000192
#define SSPI_DSP_FRAME2_SCLK_DEF_TYPE                                     UInt32
#define SSPI_DSP_FRAME2_SCLK_DEF_RESERVED_MASK                            0xFF800FF1
#define    SSPI_DSP_FRAME2_SCLK_DEF_FRAME2_SCLK_END_SHIFT                 16
#define    SSPI_DSP_FRAME2_SCLK_DEF_FRAME2_SCLK_END_MASK                  0x007F0000
#define    SSPI_DSP_FRAME2_SCLK_DEF_FRAME2_SCLK_START_SHIFT               12
#define    SSPI_DSP_FRAME2_SCLK_DEF_FRAME2_SCLK_START_MASK                0x0000F000
#define    SSPI_DSP_FRAME2_SCLK_DEF_FRAME2_SCLK_DUTY_SHIFT                3
#define    SSPI_DSP_FRAME2_SCLK_DEF_FRAME2_SCLK_DUTY_MASK                 0x00000008
#define    SSPI_DSP_FRAME2_SCLK_DEF_FRAME2_SCLK_RATIO_SHIFT               1
#define    SSPI_DSP_FRAME2_SCLK_DEF_FRAME2_SCLK_RATIO_MASK                0x00000006

#define SSPI_DSP_FRAME2_TX_DEF_OFFSET                                     0x00000194
#define SSPI_DSP_FRAME2_TX_DEF_TYPE                                       UInt32
#define SSPI_DSP_FRAME2_TX_DEF_RESERVED_MASK                              0x80808004
#define    SSPI_DSP_FRAME2_TX_DEF_FRAME2_TXOEN_END_SHIFT                  24
#define    SSPI_DSP_FRAME2_TX_DEF_FRAME2_TXOEN_END_MASK                   0x7F000000
#define    SSPI_DSP_FRAME2_TX_DEF_FRAME2_TXOEN_START_SHIFT                16
#define    SSPI_DSP_FRAME2_TX_DEF_FRAME2_TXOEN_START_MASK                 0x007F0000
#define    SSPI_DSP_FRAME2_TX_DEF_FRAME2_TX_START_SHIFT                   8
#define    SSPI_DSP_FRAME2_TX_DEF_FRAME2_TX_START_MASK                    0x00007F00
#define    SSPI_DSP_FRAME2_TX_DEF_FRAME2_TX_WORD_LENGTH_SHIFT             3
#define    SSPI_DSP_FRAME2_TX_DEF_FRAME2_TX_WORD_LENGTH_MASK              0x000000F8
#define    SSPI_DSP_FRAME2_TX_DEF_FRAME2_TX_EXTENDED_LEFT_SHIFT           1
#define    SSPI_DSP_FRAME2_TX_DEF_FRAME2_TX_EXTENDED_LEFT_MASK            0x00000002
#define    SSPI_DSP_FRAME2_TX_DEF_FRAME2_TX_EXTENDED_RIGHT_SHIFT          0
#define    SSPI_DSP_FRAME2_TX_DEF_FRAME2_TX_EXTENDED_RIGHT_MASK           0x00000001

#define SSPI_DSP_FRAME2_RX_DEF_OFFSET                                     0x00000196
#define SSPI_DSP_FRAME2_RX_DEF_TYPE                                       UInt32
#define SSPI_DSP_FRAME2_RX_DEF_RESERVED_MASK                              0xFFFF8007
#define    SSPI_DSP_FRAME2_RX_DEF_FRAME2_RX_START_SHIFT                   8
#define    SSPI_DSP_FRAME2_RX_DEF_FRAME2_RX_START_MASK                    0x00007F00
#define    SSPI_DSP_FRAME2_RX_DEF_FRAME2_RX_WORD_LENGTH_SHIFT             3
#define    SSPI_DSP_FRAME2_RX_DEF_FRAME2_RX_WORD_LENGTH_MASK              0x000000F8

#define SSPI_DSP_FRAME3_CS_IDLE_DEF_OFFSET                                0x00000198
#define SSPI_DSP_FRAME3_CS_IDLE_DEF_TYPE                                  UInt32
#define SSPI_DSP_FRAME3_CS_IDLE_DEF_RESERVED_MASK                         0x8080FFC0
#define    SSPI_DSP_FRAME3_CS_IDLE_DEF_FRAME3_CS_ACTIVE_SHIFT             24
#define    SSPI_DSP_FRAME3_CS_IDLE_DEF_FRAME3_CS_ACTIVE_MASK              0x7F000000
#define    SSPI_DSP_FRAME3_CS_IDLE_DEF_FRAME3_CS_SIZE_SHIFT               16
#define    SSPI_DSP_FRAME3_CS_IDLE_DEF_FRAME3_CS_SIZE_MASK                0x007F0000
#define    SSPI_DSP_FRAME3_CS_IDLE_DEF_FRAME3_SCLK_ACTIVE_EDGE_SHIFT      5
#define    SSPI_DSP_FRAME3_CS_IDLE_DEF_FRAME3_SCLK_ACTIVE_EDGE_MASK       0x00000020
#define    SSPI_DSP_FRAME3_CS_IDLE_DEF_FRAME3_CS_INITIAL_VALUE_SHIFT      4
#define    SSPI_DSP_FRAME3_CS_IDLE_DEF_FRAME3_CS_INITIAL_VALUE_MASK       0x00000010
#define    SSPI_DSP_FRAME3_CS_IDLE_DEF_FRAME3_TXOEN_IDLE_VALUE_SHIFT      3
#define    SSPI_DSP_FRAME3_CS_IDLE_DEF_FRAME3_TXOEN_IDLE_VALUE_MASK       0x00000008
#define    SSPI_DSP_FRAME3_CS_IDLE_DEF_FRAME3_TX_IDLE_VALUE_SHIFT         2
#define    SSPI_DSP_FRAME3_CS_IDLE_DEF_FRAME3_TX_IDLE_VALUE_MASK          0x00000004
#define    SSPI_DSP_FRAME3_CS_IDLE_DEF_FRAME3_SCLK_IDLE_VALUE_SHIFT       1
#define    SSPI_DSP_FRAME3_CS_IDLE_DEF_FRAME3_SCLK_IDLE_VALUE_MASK        0x00000002
#define    SSPI_DSP_FRAME3_CS_IDLE_DEF_FRAME3_CS_IDLE_VALUE_SHIFT         0
#define    SSPI_DSP_FRAME3_CS_IDLE_DEF_FRAME3_CS_IDLE_VALUE_MASK          0x00000001

#define SSPI_DSP_FRAME3_SCLK_DEF_OFFSET                                   0x0000019A
#define SSPI_DSP_FRAME3_SCLK_DEF_TYPE                                     UInt32
#define SSPI_DSP_FRAME3_SCLK_DEF_RESERVED_MASK                            0xFF800FF1
#define    SSPI_DSP_FRAME3_SCLK_DEF_FRAME3_SCLK_END_SHIFT                 16
#define    SSPI_DSP_FRAME3_SCLK_DEF_FRAME3_SCLK_END_MASK                  0x007F0000
#define    SSPI_DSP_FRAME3_SCLK_DEF_FRAME3_SCLK_START_SHIFT               12
#define    SSPI_DSP_FRAME3_SCLK_DEF_FRAME3_SCLK_START_MASK                0x0000F000
#define    SSPI_DSP_FRAME3_SCLK_DEF_FRAME3_SCLK_DUTY_SHIFT                3
#define    SSPI_DSP_FRAME3_SCLK_DEF_FRAME3_SCLK_DUTY_MASK                 0x00000008
#define    SSPI_DSP_FRAME3_SCLK_DEF_FRAME3_SCLK_RATIO_SHIFT               1
#define    SSPI_DSP_FRAME3_SCLK_DEF_FRAME3_SCLK_RATIO_MASK                0x00000006

#define SSPI_DSP_FRAME3_TX_DEF_OFFSET                                     0x0000019C
#define SSPI_DSP_FRAME3_TX_DEF_TYPE                                       UInt32
#define SSPI_DSP_FRAME3_TX_DEF_RESERVED_MASK                              0x80808004
#define    SSPI_DSP_FRAME3_TX_DEF_FRAME3_TXOEN_END_SHIFT                  24
#define    SSPI_DSP_FRAME3_TX_DEF_FRAME3_TXOEN_END_MASK                   0x7F000000
#define    SSPI_DSP_FRAME3_TX_DEF_FRAME3_TXOEN_START_SHIFT                16
#define    SSPI_DSP_FRAME3_TX_DEF_FRAME3_TXOEN_START_MASK                 0x007F0000
#define    SSPI_DSP_FRAME3_TX_DEF_FRAME3_TX_START_SHIFT                   8
#define    SSPI_DSP_FRAME3_TX_DEF_FRAME3_TX_START_MASK                    0x00007F00
#define    SSPI_DSP_FRAME3_TX_DEF_FRAME3_TX_WORD_LENGTH_SHIFT             3
#define    SSPI_DSP_FRAME3_TX_DEF_FRAME3_TX_WORD_LENGTH_MASK              0x000000F8
#define    SSPI_DSP_FRAME3_TX_DEF_FRAME3_TX_EXTENDED_LEFT_SHIFT           1
#define    SSPI_DSP_FRAME3_TX_DEF_FRAME3_TX_EXTENDED_LEFT_MASK            0x00000002
#define    SSPI_DSP_FRAME3_TX_DEF_FRAME3_TX_EXTENDED_RIGHT_SHIFT          0
#define    SSPI_DSP_FRAME3_TX_DEF_FRAME3_TX_EXTENDED_RIGHT_MASK           0x00000001

#define SSPI_DSP_FRAME3_RX_DEF_OFFSET                                     0x0000019E
#define SSPI_DSP_FRAME3_RX_DEF_TYPE                                       UInt32
#define SSPI_DSP_FRAME3_RX_DEF_RESERVED_MASK                              0xFFFF8007
#define    SSPI_DSP_FRAME3_RX_DEF_FRAME3_RX_START_SHIFT                   8
#define    SSPI_DSP_FRAME3_RX_DEF_FRAME3_RX_START_MASK                    0x00007F00
#define    SSPI_DSP_FRAME3_RX_DEF_FRAME3_RX_WORD_LENGTH_SHIFT             3
#define    SSPI_DSP_FRAME3_RX_DEF_FRAME3_RX_WORD_LENGTH_MASK              0x000000F8

#define SSPI_DSP_FRAME4_CS_IDLE_DEF_OFFSET                                0x000001A0
#define SSPI_DSP_FRAME4_CS_IDLE_DEF_TYPE                                  UInt32
#define SSPI_DSP_FRAME4_CS_IDLE_DEF_RESERVED_MASK                         0x8080FFC0
#define    SSPI_DSP_FRAME4_CS_IDLE_DEF_FRAME4_CS_ACTIVE_SHIFT             24
#define    SSPI_DSP_FRAME4_CS_IDLE_DEF_FRAME4_CS_ACTIVE_MASK              0x7F000000
#define    SSPI_DSP_FRAME4_CS_IDLE_DEF_FRAME4_CS_SIZE_SHIFT               16
#define    SSPI_DSP_FRAME4_CS_IDLE_DEF_FRAME4_CS_SIZE_MASK                0x007F0000
#define    SSPI_DSP_FRAME4_CS_IDLE_DEF_FRAME4_SCLK_ACTIVE_EDGE_SHIFT      5
#define    SSPI_DSP_FRAME4_CS_IDLE_DEF_FRAME4_SCLK_ACTIVE_EDGE_MASK       0x00000020
#define    SSPI_DSP_FRAME4_CS_IDLE_DEF_FRAME4_CS_INITIAL_VALUE_SHIFT      4
#define    SSPI_DSP_FRAME4_CS_IDLE_DEF_FRAME4_CS_INITIAL_VALUE_MASK       0x00000010
#define    SSPI_DSP_FRAME4_CS_IDLE_DEF_FRAME4_TXOEN_IDLE_VALUE_SHIFT      3
#define    SSPI_DSP_FRAME4_CS_IDLE_DEF_FRAME4_TXOEN_IDLE_VALUE_MASK       0x00000008
#define    SSPI_DSP_FRAME4_CS_IDLE_DEF_FRAME4_TX_IDLE_VALUE_SHIFT         2
#define    SSPI_DSP_FRAME4_CS_IDLE_DEF_FRAME4_TX_IDLE_VALUE_MASK          0x00000004
#define    SSPI_DSP_FRAME4_CS_IDLE_DEF_FRAME4_SCLK_IDLE_VALUE_SHIFT       1
#define    SSPI_DSP_FRAME4_CS_IDLE_DEF_FRAME4_SCLK_IDLE_VALUE_MASK        0x00000002
#define    SSPI_DSP_FRAME4_CS_IDLE_DEF_FRAME4_CS_IDLE_VALUE_SHIFT         0
#define    SSPI_DSP_FRAME4_CS_IDLE_DEF_FRAME4_CS_IDLE_VALUE_MASK          0x00000001

#define SSPI_DSP_FRAME4_SCLK_DEF_OFFSET                                   0x000001A2
#define SSPI_DSP_FRAME4_SCLK_DEF_TYPE                                     UInt32
#define SSPI_DSP_FRAME4_SCLK_DEF_RESERVED_MASK                            0xFF800FF1
#define    SSPI_DSP_FRAME4_SCLK_DEF_FRAME4_SCLK_END_SHIFT                 16
#define    SSPI_DSP_FRAME4_SCLK_DEF_FRAME4_SCLK_END_MASK                  0x007F0000
#define    SSPI_DSP_FRAME4_SCLK_DEF_FRAME4_SCLK_START_SHIFT               12
#define    SSPI_DSP_FRAME4_SCLK_DEF_FRAME4_SCLK_START_MASK                0x0000F000
#define    SSPI_DSP_FRAME4_SCLK_DEF_FRAME4_SCLK_DUTY_SHIFT                3
#define    SSPI_DSP_FRAME4_SCLK_DEF_FRAME4_SCLK_DUTY_MASK                 0x00000008
#define    SSPI_DSP_FRAME4_SCLK_DEF_FRAME4_SCLK_RATIO_SHIFT               1
#define    SSPI_DSP_FRAME4_SCLK_DEF_FRAME4_SCLK_RATIO_MASK                0x00000006

#define SSPI_DSP_FRAME4_TX_DEF_OFFSET                                     0x000001A4
#define SSPI_DSP_FRAME4_TX_DEF_TYPE                                       UInt32
#define SSPI_DSP_FRAME4_TX_DEF_RESERVED_MASK                              0x80808004
#define    SSPI_DSP_FRAME4_TX_DEF_FRAME4_TXOEN_END_SHIFT                  24
#define    SSPI_DSP_FRAME4_TX_DEF_FRAME4_TXOEN_END_MASK                   0x7F000000
#define    SSPI_DSP_FRAME4_TX_DEF_FRAME4_TXOEN_START_SHIFT                16
#define    SSPI_DSP_FRAME4_TX_DEF_FRAME4_TXOEN_START_MASK                 0x007F0000
#define    SSPI_DSP_FRAME4_TX_DEF_FRAME4_TX_START_SHIFT                   8
#define    SSPI_DSP_FRAME4_TX_DEF_FRAME4_TX_START_MASK                    0x00007F00
#define    SSPI_DSP_FRAME4_TX_DEF_FRAME4_TX_WORD_LENGTH_SHIFT             3
#define    SSPI_DSP_FRAME4_TX_DEF_FRAME4_TX_WORD_LENGTH_MASK              0x000000F8
#define    SSPI_DSP_FRAME4_TX_DEF_FRAME4_TX_EXTENDED_LEFT_SHIFT           1
#define    SSPI_DSP_FRAME4_TX_DEF_FRAME4_TX_EXTENDED_LEFT_MASK            0x00000002
#define    SSPI_DSP_FRAME4_TX_DEF_FRAME4_TX_EXTENDED_RIGHT_SHIFT          0
#define    SSPI_DSP_FRAME4_TX_DEF_FRAME4_TX_EXTENDED_RIGHT_MASK           0x00000001

#define SSPI_DSP_FRAME4_RX_DEF_OFFSET                                     0x000001A6
#define SSPI_DSP_FRAME4_RX_DEF_TYPE                                       UInt32
#define SSPI_DSP_FRAME4_RX_DEF_RESERVED_MASK                              0xFFFF8007
#define    SSPI_DSP_FRAME4_RX_DEF_FRAME4_RX_START_SHIFT                   8
#define    SSPI_DSP_FRAME4_RX_DEF_FRAME4_RX_START_MASK                    0x00007F00
#define    SSPI_DSP_FRAME4_RX_DEF_FRAME4_RX_WORD_LENGTH_SHIFT             3
#define    SSPI_DSP_FRAME4_RX_DEF_FRAME4_RX_WORD_LENGTH_MASK              0x000000F8

#define SSPI_DSP_FRAME5_CS_IDLE_DEF_OFFSET                                0x000001A8
#define SSPI_DSP_FRAME5_CS_IDLE_DEF_TYPE                                  UInt32
#define SSPI_DSP_FRAME5_CS_IDLE_DEF_RESERVED_MASK                         0x8080FFC0
#define    SSPI_DSP_FRAME5_CS_IDLE_DEF_FRAME5_CS_ACTIVE_SHIFT             24
#define    SSPI_DSP_FRAME5_CS_IDLE_DEF_FRAME5_CS_ACTIVE_MASK              0x7F000000
#define    SSPI_DSP_FRAME5_CS_IDLE_DEF_FRAME5_CS_SIZE_SHIFT               16
#define    SSPI_DSP_FRAME5_CS_IDLE_DEF_FRAME5_CS_SIZE_MASK                0x007F0000
#define    SSPI_DSP_FRAME5_CS_IDLE_DEF_FRAME5_SCLK_ACTIVE_EDGE_SHIFT      5
#define    SSPI_DSP_FRAME5_CS_IDLE_DEF_FRAME5_SCLK_ACTIVE_EDGE_MASK       0x00000020
#define    SSPI_DSP_FRAME5_CS_IDLE_DEF_FRAME5_CS_INITIAL_VALUE_SHIFT      4
#define    SSPI_DSP_FRAME5_CS_IDLE_DEF_FRAME5_CS_INITIAL_VALUE_MASK       0x00000010
#define    SSPI_DSP_FRAME5_CS_IDLE_DEF_FRAME5_TXOEN_IDLE_VALUE_SHIFT      3
#define    SSPI_DSP_FRAME5_CS_IDLE_DEF_FRAME5_TXOEN_IDLE_VALUE_MASK       0x00000008
#define    SSPI_DSP_FRAME5_CS_IDLE_DEF_FRAME5_TX_IDLE_VALUE_SHIFT         2
#define    SSPI_DSP_FRAME5_CS_IDLE_DEF_FRAME5_TX_IDLE_VALUE_MASK          0x00000004
#define    SSPI_DSP_FRAME5_CS_IDLE_DEF_FRAME5_SCLK_IDLE_VALUE_SHIFT       1
#define    SSPI_DSP_FRAME5_CS_IDLE_DEF_FRAME5_SCLK_IDLE_VALUE_MASK        0x00000002
#define    SSPI_DSP_FRAME5_CS_IDLE_DEF_FRAME5_CS_IDLE_VALUE_SHIFT         0
#define    SSPI_DSP_FRAME5_CS_IDLE_DEF_FRAME5_CS_IDLE_VALUE_MASK          0x00000001

#define SSPI_DSP_FRAME5_SCLK_DEF_OFFSET                                   0x000001AA
#define SSPI_DSP_FRAME5_SCLK_DEF_TYPE                                     UInt32
#define SSPI_DSP_FRAME5_SCLK_DEF_RESERVED_MASK                            0xFF800FF1
#define    SSPI_DSP_FRAME5_SCLK_DEF_FRAME5_SCLK_END_SHIFT                 16
#define    SSPI_DSP_FRAME5_SCLK_DEF_FRAME5_SCLK_END_MASK                  0x007F0000
#define    SSPI_DSP_FRAME5_SCLK_DEF_FRAME5_SCLK_START_SHIFT               12
#define    SSPI_DSP_FRAME5_SCLK_DEF_FRAME5_SCLK_START_MASK                0x0000F000
#define    SSPI_DSP_FRAME5_SCLK_DEF_FRAME5_SCLK_DUTY_SHIFT                3
#define    SSPI_DSP_FRAME5_SCLK_DEF_FRAME5_SCLK_DUTY_MASK                 0x00000008
#define    SSPI_DSP_FRAME5_SCLK_DEF_FRAME5_SCLK_RATIO_SHIFT               1
#define    SSPI_DSP_FRAME5_SCLK_DEF_FRAME5_SCLK_RATIO_MASK                0x00000006

#define SSPI_DSP_FRAME5_TX_DEF_OFFSET                                     0x000001AC
#define SSPI_DSP_FRAME5_TX_DEF_TYPE                                       UInt32
#define SSPI_DSP_FRAME5_TX_DEF_RESERVED_MASK                              0x80808004
#define    SSPI_DSP_FRAME5_TX_DEF_FRAME5_TXOEN_END_SHIFT                  24
#define    SSPI_DSP_FRAME5_TX_DEF_FRAME5_TXOEN_END_MASK                   0x7F000000
#define    SSPI_DSP_FRAME5_TX_DEF_FRAME5_TXOEN_START_SHIFT                16
#define    SSPI_DSP_FRAME5_TX_DEF_FRAME5_TXOEN_START_MASK                 0x007F0000
#define    SSPI_DSP_FRAME5_TX_DEF_FRAME5_TX_START_SHIFT                   8
#define    SSPI_DSP_FRAME5_TX_DEF_FRAME5_TX_START_MASK                    0x00007F00
#define    SSPI_DSP_FRAME5_TX_DEF_FRAME5_TX_WORD_LENGTH_SHIFT             3
#define    SSPI_DSP_FRAME5_TX_DEF_FRAME5_TX_WORD_LENGTH_MASK              0x000000F8
#define    SSPI_DSP_FRAME5_TX_DEF_FRAME5_TX_EXTENDED_LEFT_SHIFT           1
#define    SSPI_DSP_FRAME5_TX_DEF_FRAME5_TX_EXTENDED_LEFT_MASK            0x00000002
#define    SSPI_DSP_FRAME5_TX_DEF_FRAME5_TX_EXTENDED_RIGHT_SHIFT          0
#define    SSPI_DSP_FRAME5_TX_DEF_FRAME5_TX_EXTENDED_RIGHT_MASK           0x00000001

#define SSPI_DSP_FRAME5_RX_DEF_OFFSET                                     0x000001AE
#define SSPI_DSP_FRAME5_RX_DEF_TYPE                                       UInt32
#define SSPI_DSP_FRAME5_RX_DEF_RESERVED_MASK                              0xFFFF8007
#define    SSPI_DSP_FRAME5_RX_DEF_FRAME5_RX_START_SHIFT                   8
#define    SSPI_DSP_FRAME5_RX_DEF_FRAME5_RX_START_MASK                    0x00007F00
#define    SSPI_DSP_FRAME5_RX_DEF_FRAME5_RX_WORD_LENGTH_SHIFT             3
#define    SSPI_DSP_FRAME5_RX_DEF_FRAME5_RX_WORD_LENGTH_MASK              0x000000F8

#define SSPI_DSP_FRAME6_CS_IDLE_DEF_OFFSET                                0x000001B0
#define SSPI_DSP_FRAME6_CS_IDLE_DEF_TYPE                                  UInt32
#define SSPI_DSP_FRAME6_CS_IDLE_DEF_RESERVED_MASK                         0x8080FFC0
#define    SSPI_DSP_FRAME6_CS_IDLE_DEF_FRAME6_CS_ACTIVE_SHIFT             24
#define    SSPI_DSP_FRAME6_CS_IDLE_DEF_FRAME6_CS_ACTIVE_MASK              0x7F000000
#define    SSPI_DSP_FRAME6_CS_IDLE_DEF_FRAME6_CS_SIZE_SHIFT               16
#define    SSPI_DSP_FRAME6_CS_IDLE_DEF_FRAME6_CS_SIZE_MASK                0x007F0000
#define    SSPI_DSP_FRAME6_CS_IDLE_DEF_FRAME6_SCLK_ACTIVE_EDGE_SHIFT      5
#define    SSPI_DSP_FRAME6_CS_IDLE_DEF_FRAME6_SCLK_ACTIVE_EDGE_MASK       0x00000020
#define    SSPI_DSP_FRAME6_CS_IDLE_DEF_FRAME6_CS_INITIAL_VALUE_SHIFT      4
#define    SSPI_DSP_FRAME6_CS_IDLE_DEF_FRAME6_CS_INITIAL_VALUE_MASK       0x00000010
#define    SSPI_DSP_FRAME6_CS_IDLE_DEF_FRAME6_TXOEN_IDLE_VALUE_SHIFT      3
#define    SSPI_DSP_FRAME6_CS_IDLE_DEF_FRAME6_TXOEN_IDLE_VALUE_MASK       0x00000008
#define    SSPI_DSP_FRAME6_CS_IDLE_DEF_FRAME6_TX_IDLE_VALUE_SHIFT         2
#define    SSPI_DSP_FRAME6_CS_IDLE_DEF_FRAME6_TX_IDLE_VALUE_MASK          0x00000004
#define    SSPI_DSP_FRAME6_CS_IDLE_DEF_FRAME6_SCLK_IDLE_VALUE_SHIFT       1
#define    SSPI_DSP_FRAME6_CS_IDLE_DEF_FRAME6_SCLK_IDLE_VALUE_MASK        0x00000002
#define    SSPI_DSP_FRAME6_CS_IDLE_DEF_FRAME6_CS_IDLE_VALUE_SHIFT         0
#define    SSPI_DSP_FRAME6_CS_IDLE_DEF_FRAME6_CS_IDLE_VALUE_MASK          0x00000001

#define SSPI_DSP_FRAME6_SCLK_DEF_OFFSET                                   0x000001B2
#define SSPI_DSP_FRAME6_SCLK_DEF_TYPE                                     UInt32
#define SSPI_DSP_FRAME6_SCLK_DEF_RESERVED_MASK                            0xFF800FF1
#define    SSPI_DSP_FRAME6_SCLK_DEF_FRAME6_SCLK_END_SHIFT                 16
#define    SSPI_DSP_FRAME6_SCLK_DEF_FRAME6_SCLK_END_MASK                  0x007F0000
#define    SSPI_DSP_FRAME6_SCLK_DEF_FRAME6_SCLK_START_SHIFT               12
#define    SSPI_DSP_FRAME6_SCLK_DEF_FRAME6_SCLK_START_MASK                0x0000F000
#define    SSPI_DSP_FRAME6_SCLK_DEF_FRAME6_SCLK_DUTY_SHIFT                3
#define    SSPI_DSP_FRAME6_SCLK_DEF_FRAME6_SCLK_DUTY_MASK                 0x00000008
#define    SSPI_DSP_FRAME6_SCLK_DEF_FRAME6_SCLK_RATIO_SHIFT               1
#define    SSPI_DSP_FRAME6_SCLK_DEF_FRAME6_SCLK_RATIO_MASK                0x00000006

#define SSPI_DSP_FRAME6_TX_DEF_OFFSET                                     0x000001B4
#define SSPI_DSP_FRAME6_TX_DEF_TYPE                                       UInt32
#define SSPI_DSP_FRAME6_TX_DEF_RESERVED_MASK                              0x80808004
#define    SSPI_DSP_FRAME6_TX_DEF_FRAME6_TXOEN_END_SHIFT                  24
#define    SSPI_DSP_FRAME6_TX_DEF_FRAME6_TXOEN_END_MASK                   0x7F000000
#define    SSPI_DSP_FRAME6_TX_DEF_FRAME6_TXOEN_START_SHIFT                16
#define    SSPI_DSP_FRAME6_TX_DEF_FRAME6_TXOEN_START_MASK                 0x007F0000
#define    SSPI_DSP_FRAME6_TX_DEF_FRAME6_TX_START_SHIFT                   8
#define    SSPI_DSP_FRAME6_TX_DEF_FRAME6_TX_START_MASK                    0x00007F00
#define    SSPI_DSP_FRAME6_TX_DEF_FRAME6_TX_WORD_LENGTH_SHIFT             3
#define    SSPI_DSP_FRAME6_TX_DEF_FRAME6_TX_WORD_LENGTH_MASK              0x000000F8
#define    SSPI_DSP_FRAME6_TX_DEF_FRAME6_TX_EXTENDED_LEFT_SHIFT           1
#define    SSPI_DSP_FRAME6_TX_DEF_FRAME6_TX_EXTENDED_LEFT_MASK            0x00000002
#define    SSPI_DSP_FRAME6_TX_DEF_FRAME6_TX_EXTENDED_RIGHT_SHIFT          0
#define    SSPI_DSP_FRAME6_TX_DEF_FRAME6_TX_EXTENDED_RIGHT_MASK           0x00000001

#define SSPI_DSP_FRAME6_RX_DEF_OFFSET                                     0x000001B6
#define SSPI_DSP_FRAME6_RX_DEF_TYPE                                       UInt32
#define SSPI_DSP_FRAME6_RX_DEF_RESERVED_MASK                              0xFFFF8007
#define    SSPI_DSP_FRAME6_RX_DEF_FRAME6_RX_START_SHIFT                   8
#define    SSPI_DSP_FRAME6_RX_DEF_FRAME6_RX_START_MASK                    0x00007F00
#define    SSPI_DSP_FRAME6_RX_DEF_FRAME6_RX_WORD_LENGTH_SHIFT             3
#define    SSPI_DSP_FRAME6_RX_DEF_FRAME6_RX_WORD_LENGTH_MASK              0x000000F8

#define SSPI_DSP_FRAME7_CS_IDLE_DEF_OFFSET                                0x000001B8
#define SSPI_DSP_FRAME7_CS_IDLE_DEF_TYPE                                  UInt32
#define SSPI_DSP_FRAME7_CS_IDLE_DEF_RESERVED_MASK                         0x8080FFC0
#define    SSPI_DSP_FRAME7_CS_IDLE_DEF_FRAME7_CS_ACTIVE_SHIFT             24
#define    SSPI_DSP_FRAME7_CS_IDLE_DEF_FRAME7_CS_ACTIVE_MASK              0x7F000000
#define    SSPI_DSP_FRAME7_CS_IDLE_DEF_FRAME7_CS_SIZE_SHIFT               16
#define    SSPI_DSP_FRAME7_CS_IDLE_DEF_FRAME7_CS_SIZE_MASK                0x007F0000
#define    SSPI_DSP_FRAME7_CS_IDLE_DEF_FRAME7_SCLK_ACTIVE_EDGE_SHIFT      5
#define    SSPI_DSP_FRAME7_CS_IDLE_DEF_FRAME7_SCLK_ACTIVE_EDGE_MASK       0x00000020
#define    SSPI_DSP_FRAME7_CS_IDLE_DEF_FRAME7_CS_INITIAL_VALUE_SHIFT      4
#define    SSPI_DSP_FRAME7_CS_IDLE_DEF_FRAME7_CS_INITIAL_VALUE_MASK       0x00000010
#define    SSPI_DSP_FRAME7_CS_IDLE_DEF_FRAME7_TXOEN_IDLE_VALUE_SHIFT      3
#define    SSPI_DSP_FRAME7_CS_IDLE_DEF_FRAME7_TXOEN_IDLE_VALUE_MASK       0x00000008
#define    SSPI_DSP_FRAME7_CS_IDLE_DEF_FRAME7_TX_IDLE_VALUE_SHIFT         2
#define    SSPI_DSP_FRAME7_CS_IDLE_DEF_FRAME7_TX_IDLE_VALUE_MASK          0x00000004
#define    SSPI_DSP_FRAME7_CS_IDLE_DEF_FRAME7_SCLK_IDLE_VALUE_SHIFT       1
#define    SSPI_DSP_FRAME7_CS_IDLE_DEF_FRAME7_SCLK_IDLE_VALUE_MASK        0x00000002
#define    SSPI_DSP_FRAME7_CS_IDLE_DEF_FRAME7_CS_IDLE_VALUE_SHIFT         0
#define    SSPI_DSP_FRAME7_CS_IDLE_DEF_FRAME7_CS_IDLE_VALUE_MASK          0x00000001

#define SSPI_DSP_FRAME7_SCLK_DEF_OFFSET                                   0x000001BA
#define SSPI_DSP_FRAME7_SCLK_DEF_TYPE                                     UInt32
#define SSPI_DSP_FRAME7_SCLK_DEF_RESERVED_MASK                            0xFF800FF1
#define    SSPI_DSP_FRAME7_SCLK_DEF_FRAME7_SCLK_END_SHIFT                 16
#define    SSPI_DSP_FRAME7_SCLK_DEF_FRAME7_SCLK_END_MASK                  0x007F0000
#define    SSPI_DSP_FRAME7_SCLK_DEF_FRAME7_SCLK_START_SHIFT               12
#define    SSPI_DSP_FRAME7_SCLK_DEF_FRAME7_SCLK_START_MASK                0x0000F000
#define    SSPI_DSP_FRAME7_SCLK_DEF_FRAME7_SCLK_DUTY_SHIFT                3
#define    SSPI_DSP_FRAME7_SCLK_DEF_FRAME7_SCLK_DUTY_MASK                 0x00000008
#define    SSPI_DSP_FRAME7_SCLK_DEF_FRAME7_SCLK_RATIO_SHIFT               1
#define    SSPI_DSP_FRAME7_SCLK_DEF_FRAME7_SCLK_RATIO_MASK                0x00000006

#define SSPI_DSP_FRAME7_TX_DEF_OFFSET                                     0x000001BC
#define SSPI_DSP_FRAME7_TX_DEF_TYPE                                       UInt32
#define SSPI_DSP_FRAME7_TX_DEF_RESERVED_MASK                              0x80808004
#define    SSPI_DSP_FRAME7_TX_DEF_FRAME7_TXOEN_END_SHIFT                  24
#define    SSPI_DSP_FRAME7_TX_DEF_FRAME7_TXOEN_END_MASK                   0x7F000000
#define    SSPI_DSP_FRAME7_TX_DEF_FRAME7_TXOEN_START_SHIFT                16
#define    SSPI_DSP_FRAME7_TX_DEF_FRAME7_TXOEN_START_MASK                 0x007F0000
#define    SSPI_DSP_FRAME7_TX_DEF_FRAME7_TX_START_SHIFT                   8
#define    SSPI_DSP_FRAME7_TX_DEF_FRAME7_TX_START_MASK                    0x00007F00
#define    SSPI_DSP_FRAME7_TX_DEF_FRAME7_TX_WORD_LENGTH_SHIFT             3
#define    SSPI_DSP_FRAME7_TX_DEF_FRAME7_TX_WORD_LENGTH_MASK              0x000000F8
#define    SSPI_DSP_FRAME7_TX_DEF_FRAME7_TX_EXTENDED_LEFT_SHIFT           1
#define    SSPI_DSP_FRAME7_TX_DEF_FRAME7_TX_EXTENDED_LEFT_MASK            0x00000002
#define    SSPI_DSP_FRAME7_TX_DEF_FRAME7_TX_EXTENDED_RIGHT_SHIFT          0
#define    SSPI_DSP_FRAME7_TX_DEF_FRAME7_TX_EXTENDED_RIGHT_MASK           0x00000001

#define SSPI_DSP_FRAME7_RX_DEF_OFFSET                                     0x000001BE
#define SSPI_DSP_FRAME7_RX_DEF_TYPE                                       UInt32
#define SSPI_DSP_FRAME7_RX_DEF_RESERVED_MASK                              0xFFFF8007
#define    SSPI_DSP_FRAME7_RX_DEF_FRAME7_RX_START_SHIFT                   8
#define    SSPI_DSP_FRAME7_RX_DEF_FRAME7_RX_START_MASK                    0x00007F00
#define    SSPI_DSP_FRAME7_RX_DEF_FRAME7_RX_WORD_LENGTH_SHIFT             3
#define    SSPI_DSP_FRAME7_RX_DEF_FRAME7_RX_WORD_LENGTH_MASK              0x000000F8

#define SSPI_DSP_FIFO_ENTRY0TX_OFFSET                                     0x00000200
#define SSPI_DSP_FIFO_ENTRY0TX_TYPE                                       UInt32
#define SSPI_DSP_FIFO_ENTRY0TX_RESERVED_MASK                              0x00000000
#define    SSPI_DSP_FIFO_ENTRY0TX_FIFO_ENTRY0TX_SHIFT                     0
#define    SSPI_DSP_FIFO_ENTRY0TX_FIFO_ENTRY0TX_MASK                      0xFFFFFFFF

#define SSPI_DSP_FIFO_ENTRY1TX_OFFSET                                     0x00000240
#define SSPI_DSP_FIFO_ENTRY1TX_TYPE                                       UInt32
#define SSPI_DSP_FIFO_ENTRY1TX_RESERVED_MASK                              0x00000000
#define    SSPI_DSP_FIFO_ENTRY1TX_FIFO_ENTRY1TX_SHIFT                     0
#define    SSPI_DSP_FIFO_ENTRY1TX_FIFO_ENTRY1TX_MASK                      0xFFFFFFFF

#define SSPI_DSP_FIFO_ENTRY2TX_OFFSET                                     0x00000280
#define SSPI_DSP_FIFO_ENTRY2TX_TYPE                                       UInt32
#define SSPI_DSP_FIFO_ENTRY2TX_RESERVED_MASK                              0x00000000
#define    SSPI_DSP_FIFO_ENTRY2TX_FIFO_ENTRY2TX_SHIFT                     0
#define    SSPI_DSP_FIFO_ENTRY2TX_FIFO_ENTRY2TX_MASK                      0xFFFFFFFF

#define SSPI_DSP_FIFO_ENTRY3TX_OFFSET                                     0x000002C0
#define SSPI_DSP_FIFO_ENTRY3TX_TYPE                                       UInt32
#define SSPI_DSP_FIFO_ENTRY3TX_RESERVED_MASK                              0x00000000
#define    SSPI_DSP_FIFO_ENTRY3TX_FIFO_ENTRY3TX_SHIFT                     0
#define    SSPI_DSP_FIFO_ENTRY3TX_FIFO_ENTRY3TX_MASK                      0xFFFFFFFF

#define SSPI_DSP_FIFO_ENTRY0RX_OFFSET                                     0x00000300
#define SSPI_DSP_FIFO_ENTRY0RX_TYPE                                       UInt32
#define SSPI_DSP_FIFO_ENTRY0RX_RESERVED_MASK                              0x00000000
#define    SSPI_DSP_FIFO_ENTRY0RX_FIFO_ENTRY0RX_SHIFT                     0
#define    SSPI_DSP_FIFO_ENTRY0RX_FIFO_ENTRY0RX_MASK                      0xFFFFFFFF

#define SSPI_DSP_FIFO_ENTRY1RX_OFFSET                                     0x00000340
#define SSPI_DSP_FIFO_ENTRY1RX_TYPE                                       UInt32
#define SSPI_DSP_FIFO_ENTRY1RX_RESERVED_MASK                              0x00000000
#define    SSPI_DSP_FIFO_ENTRY1RX_FIFO_ENTRY1RX_SHIFT                     0
#define    SSPI_DSP_FIFO_ENTRY1RX_FIFO_ENTRY1RX_MASK                      0xFFFFFFFF

#define SSPI_DSP_FIFO_ENTRY2RX_OFFSET                                     0x00000380
#define SSPI_DSP_FIFO_ENTRY2RX_TYPE                                       UInt32
#define SSPI_DSP_FIFO_ENTRY2RX_RESERVED_MASK                              0x00000000
#define    SSPI_DSP_FIFO_ENTRY2RX_FIFO_ENTRY2RX_SHIFT                     0
#define    SSPI_DSP_FIFO_ENTRY2RX_FIFO_ENTRY2RX_MASK                      0xFFFFFFFF

#define SSPI_DSP_FIFO_ENTRY3RX_OFFSET                                     0x000003C0
#define SSPI_DSP_FIFO_ENTRY3RX_TYPE                                       UInt32
#define SSPI_DSP_FIFO_ENTRY3RX_RESERVED_MASK                              0x00000000
#define    SSPI_DSP_FIFO_ENTRY3RX_FIFO_ENTRY3RX_SHIFT                     0
#define    SSPI_DSP_FIFO_ENTRY3RX_FIFO_ENTRY3RX_MASK                      0xFFFFFFFF

#define SSPI_DSP_SIDETONE_CONTROL_OFFSET                                  0x00000400
#define SSPI_DSP_SIDETONE_CONTROL_TYPE                                    UInt32
#define SSPI_DSP_SIDETONE_CONTROL_RESERVED_MASK                           0xE0000009
#define    SSPI_DSP_SIDETONE_CONTROL_SIDETONE_LOWER_FIT_TAB_SHIFT         23
#define    SSPI_DSP_SIDETONE_CONTROL_SIDETONE_LOWER_FIT_TAB_MASK          0x1F800000
#define    SSPI_DSP_SIDETONE_CONTROL_SIDETONE_BYPASS_DIG_GAIN_SHIFT       22
#define    SSPI_DSP_SIDETONE_CONTROL_SIDETONE_BYPASS_DIG_GAIN_MASK        0x00400000
#define    SSPI_DSP_SIDETONE_CONTROL_SIDETONE_SOF_SLOPE_ENABLE_SHIFT      21
#define    SSPI_DSP_SIDETONE_CONTROL_SIDETONE_SOF_SLOPE_ENABLE_MASK       0x00200000
#define    SSPI_DSP_SIDETONE_CONTROL_SIDETONE_TARGET_GAINLOAD_SHIFT       20
#define    SSPI_DSP_SIDETONE_CONTROL_SIDETONE_TARGET_GAINLOAD_MASK        0x00100000
#define    SSPI_DSP_SIDETONE_CONTROL_SIDETONE_TARGET_GAIN_SHIFT           5
#define    SSPI_DSP_SIDETONE_CONTROL_SIDETONE_TARGET_GAIN_MASK            0x000FFFE0
#define    SSPI_DSP_SIDETONE_CONTROL_SIDETONE_SOF_SLOPE_LIN_SHIFT         4
#define    SSPI_DSP_SIDETONE_CONTROL_SIDETONE_SOF_SLOPE_LIN_MASK          0x00000010
#define    SSPI_DSP_SIDETONE_CONTROL_SIDETONE_FIR_FILTER_STOP_SHIFT       2
#define    SSPI_DSP_SIDETONE_CONTROL_SIDETONE_FIR_FILTER_STOP_MASK        0x00000004
#define    SSPI_DSP_SIDETONE_CONTROL_SIDETONE_FIR_FILTER_DISABLE_SHIFT    1
#define    SSPI_DSP_SIDETONE_CONTROL_SIDETONE_FIR_FILTER_DISABLE_MASK     0x00000002

#define SSPI_DSP_SIDETONE_CURRENTGAIN_OFFSET                              0x00000402
#define SSPI_DSP_SIDETONE_CURRENTGAIN_TYPE                                UInt32
#define SSPI_DSP_SIDETONE_CURRENTGAIN_RESERVED_MASK                       0xFFFFF800
#define    SSPI_DSP_SIDETONE_CURRENTGAIN_SIDETONE_GAIN_ADJUST_TAB_SHIFT   9
#define    SSPI_DSP_SIDETONE_CURRENTGAIN_SIDETONE_GAIN_ADJUST_TAB_MASK    0x00000600
#define    SSPI_DSP_SIDETONE_CURRENTGAIN_SIDETONE_CURRENT_GAIN_SHIFT      0
#define    SSPI_DSP_SIDETONE_CURRENTGAIN_SIDETONE_CURRENT_GAIN_MASK       0x000001FF

#define SSPI_DSP_SIDETONE_CONTROL_2_OFFSET                                0x00000404
#define SSPI_DSP_SIDETONE_CONTROL_2_TYPE                                  UInt32
#define SSPI_DSP_SIDETONE_CONTROL_2_RESERVED_MASK                         0x80000000
#define    SSPI_DSP_SIDETONE_CONTROL_2_SIDETONE_CLIP_DISABLE_SHIFT        30
#define    SSPI_DSP_SIDETONE_CONTROL_2_SIDETONE_CLIP_DISABLE_MASK         0x40000000
#define    SSPI_DSP_SIDETONE_CONTROL_2_SIDETONE_SOF_SLOPE_SHIFT           6
#define    SSPI_DSP_SIDETONE_CONTROL_2_SIDETONE_SOF_SLOPE_MASK            0x3FFFFFC0
#define    SSPI_DSP_SIDETONE_CONTROL_2_SIDETONE_UPPER_FIR_TAPS_SHIFT      0
#define    SSPI_DSP_SIDETONE_CONTROL_2_SIDETONE_UPPER_FIR_TAPS_MASK       0x0000003F

#define SSPI_DSP_SIDETONE_COEF_ADDR_OFFSET                                0x00000406
#define SSPI_DSP_SIDETONE_COEF_ADDR_TYPE                                  UInt32
#define SSPI_DSP_SIDETONE_COEF_ADDR_RESERVED_MASK                         0xFFFFFE03
#define    SSPI_DSP_SIDETONE_COEF_ADDR_SIDETONE_COEF_ADDR_SHIFT           2
#define    SSPI_DSP_SIDETONE_COEF_ADDR_SIDETONE_COEF_ADDR_MASK            0x000001FC

#define SSPI_DSP_SIDETONE_COEF_DATA_OFFSET                                0x00000408
#define SSPI_DSP_SIDETONE_COEF_DATA_TYPE                                  UInt32
#define SSPI_DSP_SIDETONE_COEF_DATA_RESERVED_MASK                         0xFFFF0000
#define    SSPI_DSP_SIDETONE_COEF_DATA_SIDETONE_COEF_DATA_SHIFT           0
#define    SSPI_DSP_SIDETONE_COEF_DATA_SIDETONE_COEF_DATA_MASK            0x0000FFFF

#define SSPI_CONTROL_OFFSET                                               0x00000000
#define SSPI_CONTROL_TYPE                                                 UInt32
#define SSPI_CONTROL_RESERVED_MASK                                        0x60FFFFF0
#define    SSPI_CONTROL_SSPI_SOFT_RESET_SHIFT                             31
#define    SSPI_CONTROL_SSPI_SOFT_RESET_MASK                              0x80000000
#define    SSPI_CONTROL_SSPI_DBG_BYPASS_SHIFT                             28
#define    SSPI_CONTROL_SSPI_DBG_BYPASS_MASK                              0x10000000
#define    SSPI_CONTROL_SSPI_DBG_SELECT_SHIFT                             24
#define    SSPI_CONTROL_SSPI_DBG_SELECT_MASK                              0x0F000000
#define    SSPI_CONTROL_SSPI_AUDIOPATH_ON_SHIFT                           3
#define    SSPI_CONTROL_SSPI_AUDIOPATH_ON_MASK                            0x00000008
#define    SSPI_CONTROL_SSPI_SIDETONE_ON_SHIFT                            2
#define    SSPI_CONTROL_SSPI_SIDETONE_ON_MASK                             0x00000004
#define    SSPI_CONTROL_SSPI_SLAVE_SHIFT                                  1
#define    SSPI_CONTROL_SSPI_SLAVE_MASK                                   0x00000002
#define    SSPI_CONTROL_SSPI_ENABLE_SHIFT                                 0
#define    SSPI_CONTROL_SSPI_ENABLE_MASK                                  0x00000001

#define SSPI_CONFIGURATION_CHECK_OFFSET                                   0x00000004
#define SSPI_CONFIGURATION_CHECK_TYPE                                     UInt32
#define SSPI_CONFIGURATION_CHECK_RESERVED_MASK                            0xF0F80000
#define    SSPI_CONFIGURATION_CHECK_FIFO_MAXSIZE_SHIFT                    24
#define    SSPI_CONFIGURATION_CHECK_FIFO_MAXSIZE_MASK                     0x0F000000
#define    SSPI_CONFIGURATION_CHECK_DMA_NUMBER_SHIFT                      17
#define    SSPI_CONFIGURATION_CHECK_DMA_NUMBER_MASK                       0x00060000
#define    SSPI_CONFIGURATION_CHECK_SEQUENCE_NUMBER_SHIFT                 12
#define    SSPI_CONFIGURATION_CHECK_SEQUENCE_NUMBER_MASK                  0x0001F000
#define    SSPI_CONFIGURATION_CHECK_FRAME_NUMBER_SHIFT                    9
#define    SSPI_CONFIGURATION_CHECK_FRAME_NUMBER_MASK                     0x00000E00
#define    SSPI_CONFIGURATION_CHECK_TASK_NUMBER_SHIFT                     6
#define    SSPI_CONFIGURATION_CHECK_TASK_NUMBER_MASK                      0x000001C0
#define    SSPI_CONFIGURATION_CHECK_FIFO_NUMBER_SHIFT                     4
#define    SSPI_CONFIGURATION_CHECK_FIFO_NUMBER_MASK                      0x00000030
#define    SSPI_CONFIGURATION_CHECK_TX_NUMBER_SHIFT                       3
#define    SSPI_CONFIGURATION_CHECK_TX_NUMBER_MASK                        0x00000008
#define    SSPI_CONFIGURATION_CHECK_CS_NUMBER_SHIFT                       1
#define    SSPI_CONFIGURATION_CHECK_CS_NUMBER_MASK                        0x00000006
#define    SSPI_CONFIGURATION_CHECK_SIDETONE_ON_SHIFT                     0
#define    SSPI_CONFIGURATION_CHECK_SIDETONE_ON_MASK                      0x00000001

#define SSPI_INTERRUPT_STATUS_OFFSET                                      0x00000010
#define SSPI_INTERRUPT_STATUS_TYPE                                        UInt32
#define SSPI_INTERRUPT_STATUS_RESERVED_MASK                               0x0FF8F800
#define    SSPI_INTERRUPT_STATUS_DMA_TX0_STATUS_SHIFT                     31
#define    SSPI_INTERRUPT_STATUS_DMA_TX0_STATUS_MASK                      0x80000000
#define    SSPI_INTERRUPT_STATUS_DMA_RX0_STATUS_SHIFT                     30
#define    SSPI_INTERRUPT_STATUS_DMA_RX0_STATUS_MASK                      0x40000000
#define    SSPI_INTERRUPT_STATUS_DMA_TX1_STATUS_SHIFT                     29
#define    SSPI_INTERRUPT_STATUS_DMA_TX1_STATUS_MASK                      0x20000000
#define    SSPI_INTERRUPT_STATUS_DMA_RX1_STATUS_SHIFT                     28
#define    SSPI_INTERRUPT_STATUS_DMA_RX1_STATUS_MASK                      0x10000000
#define    SSPI_INTERRUPT_STATUS_AJUMP_STATUS_SHIFT                       18
#define    SSPI_INTERRUPT_STATUS_AJUMP_STATUS_MASK                        0x00040000
#define    SSPI_INTERRUPT_STATUS_FIFO_OVERRUN_STATUS_SHIFT                17
#define    SSPI_INTERRUPT_STATUS_FIFO_OVERRUN_STATUS_MASK                 0x00020000
#define    SSPI_INTERRUPT_STATUS_FIFO_UNDERRUN_STATUS_SHIFT               16
#define    SSPI_INTERRUPT_STATUS_FIFO_UNDERRUN_STATUS_MASK                0x00010000
#define    SSPI_INTERRUPT_STATUS_MASTER_CLKEXT_TIMEOUT_STATUS_SHIFT       10
#define    SSPI_INTERRUPT_STATUS_MASTER_CLKEXT_TIMEOUT_STATUS_MASK        0x00000400
#define    SSPI_INTERRUPT_STATUS_SLAVE_TIMEOUT_STATUS_SHIFT               9
#define    SSPI_INTERRUPT_STATUS_SLAVE_TIMEOUT_STATUS_MASK                0x00000200
#define    SSPI_INTERRUPT_STATUS_SLAVE_PROTOCOL_STATUS_SHIFT              8
#define    SSPI_INTERRUPT_STATUS_SLAVE_PROTOCOL_STATUS_MASK               0x00000100
#define    SSPI_INTERRUPT_STATUS_PIO_TX_START_STATUS_SHIFT                7
#define    SSPI_INTERRUPT_STATUS_PIO_TX_START_STATUS_MASK                 0x00000080
#define    SSPI_INTERRUPT_STATUS_PIO_TX_STOP_STATUS_SHIFT                 6
#define    SSPI_INTERRUPT_STATUS_PIO_TX_STOP_STATUS_MASK                  0x00000040
#define    SSPI_INTERRUPT_STATUS_PIO_RX_START_STATUS_SHIFT                5
#define    SSPI_INTERRUPT_STATUS_PIO_RX_START_STATUS_MASK                 0x00000020
#define    SSPI_INTERRUPT_STATUS_PIO_RX_STOP_STATUS_SHIFT                 4
#define    SSPI_INTERRUPT_STATUS_PIO_RX_STOP_STATUS_MASK                  0x00000010
#define    SSPI_INTERRUPT_STATUS_APB_TX_ERROR_ACCESS_STATUS_SHIFT         3
#define    SSPI_INTERRUPT_STATUS_APB_TX_ERROR_ACCESS_STATUS_MASK          0x00000008
#define    SSPI_INTERRUPT_STATUS_APB_RX_ERROR_ACCESS_STATUS_SHIFT         2
#define    SSPI_INTERRUPT_STATUS_APB_RX_ERROR_ACCESS_STATUS_MASK          0x00000004
#define    SSPI_INTERRUPT_STATUS_SCHEDULER_STATUS_SHIFT                   1
#define    SSPI_INTERRUPT_STATUS_SCHEDULER_STATUS_MASK                    0x00000002
#define    SSPI_INTERRUPT_STATUS_COPY_SSPI_INT_SHIFT                      0
#define    SSPI_INTERRUPT_STATUS_COPY_SSPI_INT_MASK                       0x00000001

#define SSPI_INTERRUPT_ENABLE_OFFSET                                      0x00000014
#define SSPI_INTERRUPT_ENABLE_TYPE                                        UInt32
#define SSPI_INTERRUPT_ENABLE_RESERVED_MASK                               0x0FF8F801
#define    SSPI_INTERRUPT_ENABLE_DMA_TX0_INTERRUPT_ENB_SHIFT              31
#define    SSPI_INTERRUPT_ENABLE_DMA_TX0_INTERRUPT_ENB_MASK               0x80000000
#define    SSPI_INTERRUPT_ENABLE_DMA_RX0_INTERRUPT_ENB_SHIFT              30
#define    SSPI_INTERRUPT_ENABLE_DMA_RX0_INTERRUPT_ENB_MASK               0x40000000
#define    SSPI_INTERRUPT_ENABLE_DMA_TX1_INTERRUPT_ENB_SHIFT              29
#define    SSPI_INTERRUPT_ENABLE_DMA_TX1_INTERRUPT_ENB_MASK               0x20000000
#define    SSPI_INTERRUPT_ENABLE_DMA_RX1_INTERRUPT_ENB_SHIFT              28
#define    SSPI_INTERRUPT_ENABLE_DMA_RX1_INTERRUPT_ENB_MASK               0x10000000
#define    SSPI_INTERRUPT_ENABLE_AJUMP_INTERRUPT_ENB_SHIFT                18
#define    SSPI_INTERRUPT_ENABLE_AJUMP_INTERRUPT_ENB_MASK                 0x00040000
#define    SSPI_INTERRUPT_ENABLE_FIFO_OVERRUN_INTERRUPT_ENB_SHIFT         17
#define    SSPI_INTERRUPT_ENABLE_FIFO_OVERRUN_INTERRUPT_ENB_MASK          0x00020000
#define    SSPI_INTERRUPT_ENABLE_FIFO_UNDERRUN_INTERRUPT_ENB_SHIFT        16
#define    SSPI_INTERRUPT_ENABLE_FIFO_UNDERRUN_INTERRUPT_ENB_MASK         0x00010000
#define    SSPI_INTERRUPT_ENABLE_MASTER_CLKEXT_TIMEOUT_INTERRUPT_ENB_SHIFT 10
#define    SSPI_INTERRUPT_ENABLE_MASTER_CLKEXT_TIMEOUT_INTERRUPT_ENB_MASK 0x00000400
#define    SSPI_INTERRUPT_ENABLE_SLAVE_TIMEOUT_INTERRUPT_ENB_SHIFT        9
#define    SSPI_INTERRUPT_ENABLE_SLAVE_TIMEOUT_INTERRUPT_ENB_MASK         0x00000200
#define    SSPI_INTERRUPT_ENABLE_SLAVE_PROTOCOL_INTERRUPT_ENB_SHIFT       8
#define    SSPI_INTERRUPT_ENABLE_SLAVE_PROTOCOL_INTERRUPT_ENB_MASK        0x00000100
#define    SSPI_INTERRUPT_ENABLE_PIO_TX_START_INTERRUPT_ENB_SHIFT         7
#define    SSPI_INTERRUPT_ENABLE_PIO_TX_START_INTERRUPT_ENB_MASK          0x00000080
#define    SSPI_INTERRUPT_ENABLE_PIO_TX_STOP_INTERRUPT_ENB_SHIFT          6
#define    SSPI_INTERRUPT_ENABLE_PIO_TX_STOP_INTERRUPT_ENB_MASK           0x00000040
#define    SSPI_INTERRUPT_ENABLE_PIO_RX_START_INTERRUPT_ENB_SHIFT         5
#define    SSPI_INTERRUPT_ENABLE_PIO_RX_START_INTERRUPT_ENB_MASK          0x00000020
#define    SSPI_INTERRUPT_ENABLE_PIO_RX_STOP_INTERRUPT_ENB_SHIFT          4
#define    SSPI_INTERRUPT_ENABLE_PIO_RX_STOP_INTERRUPT_ENB_MASK           0x00000010
#define    SSPI_INTERRUPT_ENABLE_APB_TX_ERROR_INTERRUPT_ENB_SHIFT         3
#define    SSPI_INTERRUPT_ENABLE_APB_TX_ERROR_INTERRUPT_ENB_MASK          0x00000008
#define    SSPI_INTERRUPT_ENABLE_APB_RX_ERROR_INTERRUPT_ENB_SHIFT         2
#define    SSPI_INTERRUPT_ENABLE_APB_RX_ERROR_INTERRUPT_ENB_MASK          0x00000004
#define    SSPI_INTERRUPT_ENABLE_SCHEDULER_INTERRUPT_ENB_SHIFT            1
#define    SSPI_INTERRUPT_ENABLE_SCHEDULER_INTERRUPT_ENB_MASK             0x00000002

#define SSPI_DETAIL_INTERRUPT_STATUS_OFFSET                               0x00000018
#define SSPI_DETAIL_INTERRUPT_STATUS_TYPE                                 UInt32
#define SSPI_DETAIL_INTERRUPT_STATUS_RESERVED_MASK                        0x00000000
#define    SSPI_DETAIL_INTERRUPT_STATUS_FIFO_OVERRUN_VECTOR_SHIFT         28
#define    SSPI_DETAIL_INTERRUPT_STATUS_FIFO_OVERRUN_VECTOR_MASK          0xF0000000
#define    SSPI_DETAIL_INTERRUPT_STATUS_FIFO_UNDERRUN_VECTOR_SHIFT        24
#define    SSPI_DETAIL_INTERRUPT_STATUS_FIFO_UNDERRUN_VECTOR_MASK         0x0F000000
#define    SSPI_DETAIL_INTERRUPT_STATUS_PIO_TX_START_VECTOR_SHIFT         20
#define    SSPI_DETAIL_INTERRUPT_STATUS_PIO_TX_START_VECTOR_MASK          0x00F00000
#define    SSPI_DETAIL_INTERRUPT_STATUS_PIO_TX_STOP_VECTOR_SHIFT          16
#define    SSPI_DETAIL_INTERRUPT_STATUS_PIO_TX_STOP_VECTOR_MASK           0x000F0000
#define    SSPI_DETAIL_INTERRUPT_STATUS_PIO_RX_START_VECTOR_SHIFT         12
#define    SSPI_DETAIL_INTERRUPT_STATUS_PIO_RX_START_VECTOR_MASK          0x0000F000
#define    SSPI_DETAIL_INTERRUPT_STATUS_PIO_RX_STOP_VECTOR_SHIFT          8
#define    SSPI_DETAIL_INTERRUPT_STATUS_PIO_RX_STOP_VECTOR_MASK           0x00000F00
#define    SSPI_DETAIL_INTERRUPT_STATUS_APB_TX_ERROR_ACCESS_VECTOR_SHIFT  4
#define    SSPI_DETAIL_INTERRUPT_STATUS_APB_TX_ERROR_ACCESS_VECTOR_MASK   0x000000F0
#define    SSPI_DETAIL_INTERRUPT_STATUS_APB_RX_ERROR_ACCESS_VECTOR_SHIFT  0
#define    SSPI_DETAIL_INTERRUPT_STATUS_APB_RX_ERROR_ACCESS_VECTOR_MASK   0x0000000F

#define SSPI_INTERRUPT_ERROR_ENABLE_OFFSET                                0x0000001C
#define SSPI_INTERRUPT_ERROR_ENABLE_TYPE                                  UInt32
#define SSPI_INTERRUPT_ERROR_ENABLE_RESERVED_MASK                         0x0FF8F801
#define    SSPI_INTERRUPT_ERROR_ENABLE_DMA_TX0_INTERRUPT_ERROR_ENB_SHIFT  31
#define    SSPI_INTERRUPT_ERROR_ENABLE_DMA_TX0_INTERRUPT_ERROR_ENB_MASK   0x80000000
#define    SSPI_INTERRUPT_ERROR_ENABLE_DMA_RX0_INTERRUPT_ERROR_ENB_SHIFT  30
#define    SSPI_INTERRUPT_ERROR_ENABLE_DMA_RX0_INTERRUPT_ERROR_ENB_MASK   0x40000000
#define    SSPI_INTERRUPT_ERROR_ENABLE_DMA_TX1_INTERRUPT_ERROR_ENB_SHIFT  29
#define    SSPI_INTERRUPT_ERROR_ENABLE_DMA_TX1_INTERRUPT_ERROR_ENB_MASK   0x20000000
#define    SSPI_INTERRUPT_ERROR_ENABLE_DMA_RX1_INTERRUPT_ERROR_ENB_SHIFT  28
#define    SSPI_INTERRUPT_ERROR_ENABLE_DMA_RX1_INTERRUPT_ERROR_ENB_MASK   0x10000000
#define    SSPI_INTERRUPT_ERROR_ENABLE_AJUMP_INTERRUPT_ERROR_ENB_SHIFT    18
#define    SSPI_INTERRUPT_ERROR_ENABLE_AJUMP_INTERRUPT_ERROR_ENB_MASK     0x00040000
#define    SSPI_INTERRUPT_ERROR_ENABLE_FIFO_OVERRUN_INTERRUPT_ERROR_ENB_SHIFT 17
#define    SSPI_INTERRUPT_ERROR_ENABLE_FIFO_OVERRUN_INTERRUPT_ERROR_ENB_MASK 0x00020000
#define    SSPI_INTERRUPT_ERROR_ENABLE_FIFO_UNDERRUN_INTERRUPT_ERROR_ENB_SHIFT 16
#define    SSPI_INTERRUPT_ERROR_ENABLE_FIFO_UNDERRUN_INTERRUPT_ERROR_ENB_MASK 0x00010000
#define    SSPI_INTERRUPT_ERROR_ENABLE_MASTER_CLKEXT_TIMEOUT_INTERRUPT_ERROR__ENB_SHIFT 10
#define    SSPI_INTERRUPT_ERROR_ENABLE_MASTER_CLKEXT_TIMEOUT_INTERRUPT_ERROR__ENB_MASK 0x00000400
#define    SSPI_INTERRUPT_ERROR_ENABLE_SLAVE_TIMEOUT_INTERRUPT_ERROR_ENB_SHIFT 9
#define    SSPI_INTERRUPT_ERROR_ENABLE_SLAVE_TIMEOUT_INTERRUPT_ERROR_ENB_MASK 0x00000200
#define    SSPI_INTERRUPT_ERROR_ENABLE_SLAVE_PROTOCOL_INTERRUPT_ERROR_ENB_SHIFT 8
#define    SSPI_INTERRUPT_ERROR_ENABLE_SLAVE_PROTOCOL_INTERRUPT_ERROR_ENB_MASK 0x00000100
#define    SSPI_INTERRUPT_ERROR_ENABLE_PIO_TX_START_INTERRUPT_ERROR_ENB_SHIFT 7
#define    SSPI_INTERRUPT_ERROR_ENABLE_PIO_TX_START_INTERRUPT_ERROR_ENB_MASK 0x00000080
#define    SSPI_INTERRUPT_ERROR_ENABLE_PIO_TX_STOP_INTERRUPT_ERROR_ENB_SHIFT 6
#define    SSPI_INTERRUPT_ERROR_ENABLE_PIO_TX_STOP_INTERRUPT_ERROR_ENB_MASK 0x00000040
#define    SSPI_INTERRUPT_ERROR_ENABLE_PIO_RX_START_INTERRUPT_ERROR_ENB_SHIFT 5
#define    SSPI_INTERRUPT_ERROR_ENABLE_PIO_RX_START_INTERRUPT_ERROR_ENB_MASK 0x00000020
#define    SSPI_INTERRUPT_ERROR_ENABLE_PIO_RX_STOP_INTERRUPT_ERROR_ENB_SHIFT 4
#define    SSPI_INTERRUPT_ERROR_ENABLE_PIO_RX_STOP_INTERRUPT_ERROR_ENB_MASK 0x00000010
#define    SSPI_INTERRUPT_ERROR_ENABLE_APB_TX_ERROR_INTERRUPT_ERROR_ENB_SHIFT 3
#define    SSPI_INTERRUPT_ERROR_ENABLE_APB_TX_ERROR_INTERRUPT_ERROR_ENB_MASK 0x00000008
#define    SSPI_INTERRUPT_ERROR_ENABLE_APB_RX_ERROR_INTERRUPT_ERROR_ENB_SHIFT 2
#define    SSPI_INTERRUPT_ERROR_ENABLE_APB_RX_ERROR_INTERRUPT_ERROR_ENB_MASK 0x00000004
#define    SSPI_INTERRUPT_ERROR_ENABLE_SCHEDULER_INTERRUPT_ERROR_ENB_SHIFT 1
#define    SSPI_INTERRUPT_ERROR_ENABLE_SCHEDULER_INTERRUPT_ERROR_ENB_MASK 0x00000002

#define SSPI_SCHEDULER_CONTROL_OFFSET                                     0x00000020
#define SSPI_SCHEDULER_CONTROL_TYPE                                       UInt32
#define SSPI_SCHEDULER_CONTROL_RESERVED_MASK                              0x03FFFFC2
#define    SSPI_SCHEDULER_CONTROL_SCH_CURRENT_TASK_SHIFT                  29
#define    SSPI_SCHEDULER_CONTROL_SCH_CURRENT_TASK_MASK                   0xE0000000
#define    SSPI_SCHEDULER_CONTROL_SCH_WAIT_BEFORE_START_SHIFT             28
#define    SSPI_SCHEDULER_CONTROL_SCH_WAIT_BEFORE_START_MASK              0x10000000
#define    SSPI_SCHEDULER_CONTROL_SCH_NO_TASK_ENABLED_SHIFT               27
#define    SSPI_SCHEDULER_CONTROL_SCH_NO_TASK_ENABLED_MASK                0x08000000
#define    SSPI_SCHEDULER_CONTROL_SCH_SLAVE_TRANSFERSTARTED_SHIFT         26
#define    SSPI_SCHEDULER_CONTROL_SCH_SLAVE_TRANSFERSTARTED_MASK          0x04000000
#define    SSPI_SCHEDULER_CONTROL_SCH_INITIAL_TASK_SHIFT                  3
#define    SSPI_SCHEDULER_CONTROL_SCH_INITIAL_TASK_MASK                   0x00000038
#define    SSPI_SCHEDULER_CONTROL_SCH_INITIAL_CHOOSEN_SHIFT               2
#define    SSPI_SCHEDULER_CONTROL_SCH_INITIAL_CHOOSEN_MASK                0x00000004
#define    SSPI_SCHEDULER_CONTROL_SCH_ENABLE_SHIFT                        0
#define    SSPI_SCHEDULER_CONTROL_SCH_ENABLE_MASK                         0x00000001

#define SSPI_SEQUENCE_CONTROL_OFFSET                                      0x00000024
#define SSPI_SEQUENCE_CONTROL_TYPE                                        UInt32
#define SSPI_SEQUENCE_CONTROL_RESERVED_MASK                               0x0400FFFF
#define    SSPI_SEQUENCE_CONTROL_PC_SHIFT                                 27
#define    SSPI_SEQUENCE_CONTROL_PC_MASK                                  0xF8000000
#define    SSPI_SEQUENCE_CONTROL_LOOP_REGISTER_SHIFT                      16
#define    SSPI_SEQUENCE_CONTROL_LOOP_REGISTER_MASK                       0x03FF0000

#define SSPI_STATE_MACHINE_CONTROL_OFFSET                                 0x00000028
#define SSPI_STATE_MACHINE_CONTROL_TYPE                                   UInt32
#define SSPI_STATE_MACHINE_CONTROL_RESERVED_MASK                          0xFFFFC000
#define    SSPI_STATE_MACHINE_CONTROL_MASTER_CSOEN3_IDLE_SHIFT            13
#define    SSPI_STATE_MACHINE_CONTROL_MASTER_CSOEN3_IDLE_MASK             0x00002000
#define    SSPI_STATE_MACHINE_CONTROL_MASTER_CS3_IDLE_SHIFT               12
#define    SSPI_STATE_MACHINE_CONTROL_MASTER_CS3_IDLE_MASK                0x00001000
#define    SSPI_STATE_MACHINE_CONTROL_MASTER_CSOEN2_IDLE_SHIFT            11
#define    SSPI_STATE_MACHINE_CONTROL_MASTER_CSOEN2_IDLE_MASK             0x00000800
#define    SSPI_STATE_MACHINE_CONTROL_MASTER_CS2_IDLE_SHIFT               10
#define    SSPI_STATE_MACHINE_CONTROL_MASTER_CS2_IDLE_MASK                0x00000400
#define    SSPI_STATE_MACHINE_CONTROL_MASTER_CSOEN1_IDLE_SHIFT            9
#define    SSPI_STATE_MACHINE_CONTROL_MASTER_CSOEN1_IDLE_MASK             0x00000200
#define    SSPI_STATE_MACHINE_CONTROL_MASTER_CS1_IDLE_SHIFT               8
#define    SSPI_STATE_MACHINE_CONTROL_MASTER_CS1_IDLE_MASK                0x00000100
#define    SSPI_STATE_MACHINE_CONTROL_MASTER_CSOEN0_IDLE_SHIFT            7
#define    SSPI_STATE_MACHINE_CONTROL_MASTER_CSOEN0_IDLE_MASK             0x00000080
#define    SSPI_STATE_MACHINE_CONTROL_MASTER_CS0_IDLE_SHIFT               6
#define    SSPI_STATE_MACHINE_CONTROL_MASTER_CS0_IDLE_MASK                0x00000040
#define    SSPI_STATE_MACHINE_CONTROL_MASTER_SCLKOEN_IDLE_SHIFT           5
#define    SSPI_STATE_MACHINE_CONTROL_MASTER_SCLKOEN_IDLE_MASK            0x00000020
#define    SSPI_STATE_MACHINE_CONTROL_MASTER_SCLK_IDLE_SHIFT              4
#define    SSPI_STATE_MACHINE_CONTROL_MASTER_SCLK_IDLE_MASK               0x00000010
#define    SSPI_STATE_MACHINE_CONTROL_MS_TXOEN1_IDLE_SHIFT                3
#define    SSPI_STATE_MACHINE_CONTROL_MS_TXOEN1_IDLE_MASK                 0x00000008
#define    SSPI_STATE_MACHINE_CONTROL_MS_TX1_IDLE_SHIFT                   2
#define    SSPI_STATE_MACHINE_CONTROL_MS_TX1_IDLE_MASK                    0x00000004
#define    SSPI_STATE_MACHINE_CONTROL_MS_TXOEN0_IDLE_SHIFT                1
#define    SSPI_STATE_MACHINE_CONTROL_MS_TXOEN0_IDLE_MASK                 0x00000002
#define    SSPI_STATE_MACHINE_CONTROL_MS_TX0_IDLE_SHIFT                   0
#define    SSPI_STATE_MACHINE_CONTROL_MS_TX0_IDLE_MASK                    0x00000001

#define SSPI_STATE_MACHINE_TIMEOUT_OFFSET                                 0x0000002C
#define SSPI_STATE_MACHINE_TIMEOUT_TYPE                                   UInt32
#define SSPI_STATE_MACHINE_TIMEOUT_RESERVED_MASK                          0x00000000
#define    SSPI_STATE_MACHINE_TIMEOUT_SLAVE_TIMEOUT_VALUE_SHIFT           16
#define    SSPI_STATE_MACHINE_TIMEOUT_SLAVE_TIMEOUT_VALUE_MASK            0xFFFF0000
#define    SSPI_STATE_MACHINE_TIMEOUT_SCLKEXT_TIMEOUT_VALUE_SHIFT         0
#define    SSPI_STATE_MACHINE_TIMEOUT_SCLKEXT_TIMEOUT_VALUE_MASK          0x0000FFFF

#define SSPI_FIFO_SHARING_OFFSET                                          0x00000030
#define SSPI_FIFO_SHARING_TYPE                                            UInt32
#define SSPI_FIFO_SHARING_RESERVED_MASK                                   0xFFFF0000
#define    SSPI_FIFO_SHARING_FIFO_RX_3_SIZE_SHIFT                         14
#define    SSPI_FIFO_SHARING_FIFO_RX_3_SIZE_MASK                          0x0000C000
#define    SSPI_FIFO_SHARING_FIFO_RX_2_SIZE_SHIFT                         12
#define    SSPI_FIFO_SHARING_FIFO_RX_2_SIZE_MASK                          0x00003000
#define    SSPI_FIFO_SHARING_FIFO_RX_1_SIZE_SHIFT                         10
#define    SSPI_FIFO_SHARING_FIFO_RX_1_SIZE_MASK                          0x00000C00
#define    SSPI_FIFO_SHARING_FIFO_RX_0_SIZE_SHIFT                         8
#define    SSPI_FIFO_SHARING_FIFO_RX_0_SIZE_MASK                          0x00000300
#define    SSPI_FIFO_SHARING_FIFO_TX_3_SIZE_SHIFT                         6
#define    SSPI_FIFO_SHARING_FIFO_TX_3_SIZE_MASK                          0x000000C0
#define    SSPI_FIFO_SHARING_FIFO_TX_2_SIZE_SHIFT                         4
#define    SSPI_FIFO_SHARING_FIFO_TX_2_SIZE_MASK                          0x00000030
#define    SSPI_FIFO_SHARING_FIFO_TX_1_SIZE_SHIFT                         2
#define    SSPI_FIFO_SHARING_FIFO_TX_1_SIZE_MASK                          0x0000000C
#define    SSPI_FIFO_SHARING_FIFO_TX_0_SIZE_SHIFT                         0
#define    SSPI_FIFO_SHARING_FIFO_TX_0_SIZE_MASK                          0x00000003

#define SSPI_CLKDIV_OFFSET                                                0x00000034
#define SSPI_CLKDIV_TYPE                                                  UInt32
#define SSPI_CLKDIV_RESERVED_MASK                                         0x3F800000
#define    SSPI_CLKDIV_CLK_CHOICE_SHIFT                                   30
#define    SSPI_CLKDIV_CLK_CHOICE_MASK                                    0xC0000000
#define    SSPI_CLKDIV_CLKDIV_FACTOR_REF_SHIFT                            16
#define    SSPI_CLKDIV_CLKDIV_FACTOR_REF_MASK                             0x007F0000
#define    SSPI_CLKDIV_CLKDIV_FACTOR_SIDETONE_SHIFT                       12
#define    SSPI_CLKDIV_CLKDIV_FACTOR_SIDETONE_MASK                        0x0000F000
#define    SSPI_CLKDIV_CLKDIV_FACTOR_2_SHIFT                              8
#define    SSPI_CLKDIV_CLKDIV_FACTOR_2_MASK                               0x00000F00
#define    SSPI_CLKDIV_CLKDIV_FACTOR_1_SHIFT                              4
#define    SSPI_CLKDIV_CLKDIV_FACTOR_1_MASK                               0x000000F0
#define    SSPI_CLKDIV_CLKDIV_FACTOR_0_SHIFT                              0
#define    SSPI_CLKDIV_CLKDIV_FACTOR_0_MASK                               0x0000000F

#define SSPI_CLKGEN_OFFSET                                                0x00000038
#define SSPI_CLKGEN_TYPE                                                  UInt32
#define SSPI_CLKGEN_RESERVED_MASK                                         0x03000000
#define    SSPI_CLKGEN_CLKGEN_RESYNC_ENABLE_SHIFT                         31
#define    SSPI_CLKGEN_CLKGEN_RESYNC_ENABLE_MASK                          0x80000000
#define    SSPI_CLKGEN_CLKGEN_TRIGGER_SEL_SHIFT                           26
#define    SSPI_CLKGEN_CLKGEN_TRIGGER_SEL_MASK                            0x7C000000
#define    SSPI_CLKGEN_CLKGEN_NB_CYCLE_EDGE_SHIFT                         12
#define    SSPI_CLKGEN_CLKGEN_NB_CYCLE_EDGE_MASK                          0x00FFF000
#define    SSPI_CLKGEN_CLKGEN_NB_EDGES_SHIFT                              0
#define    SSPI_CLKGEN_CLKGEN_NB_EDGES_MASK                               0x00000FFF

#define SSPI_FIFOTX_0_CONTROL_OFFSET                                      0x00000040
#define SSPI_FIFOTX_0_CONTROL_TYPE                                        UInt32
#define SSPI_FIFOTX_0_CONTROL_RESERVED_MASK                               0x0003F000
#define    SSPI_FIFOTX_0_CONTROL_FIFOTX0_LEVEL_SHIFT                      20
#define    SSPI_FIFOTX_0_CONTROL_FIFOTX0_LEVEL_MASK                       0xFFF00000
#define    SSPI_FIFOTX_0_CONTROL_FIFOTX0_EMPTY_SHIFT                      19
#define    SSPI_FIFOTX_0_CONTROL_FIFOTX0_EMPTY_MASK                       0x00080000
#define    SSPI_FIFOTX_0_CONTROL_FIFOTX0_FULL_SHIFT                       18
#define    SSPI_FIFOTX_0_CONTROL_FIFOTX0_FULL_MASK                        0x00040000
#define    SSPI_FIFOTX_0_CONTROL_FIFOTX0_REPEAT_READ_SHIFT                8
#define    SSPI_FIFOTX_0_CONTROL_FIFOTX0_REPEAT_READ_MASK                 0x00000F00
#define    SSPI_FIFOTX_0_CONTROL_FIFOTX0_PIO_START_ENABLE_SHIFT           7
#define    SSPI_FIFOTX_0_CONTROL_FIFOTX0_PIO_START_ENABLE_MASK            0x00000080
#define    SSPI_FIFOTX_0_CONTROL_FIFOTX0_PIO_STOP_ENABLE_SHIFT            6
#define    SSPI_FIFOTX_0_CONTROL_FIFOTX0_PIO_STOP_ENABLE_MASK             0x00000040
#define    SSPI_FIFOTX_0_CONTROL_FIFOTX0_ENDIANESS_SHIFT                  5
#define    SSPI_FIFOTX_0_CONTROL_FIFOTX0_ENDIANESS_MASK                   0x00000020
#define    SSPI_FIFOTX_0_CONTROL_FIFOTX0_DATA_WRITE_SIZE_SHIFT            3
#define    SSPI_FIFOTX_0_CONTROL_FIFOTX0_DATA_WRITE_SIZE_MASK             0x00000018
#define    SSPI_FIFOTX_0_CONTROL_FIFOTX0_DATA_PACKING_SHIFT               1
#define    SSPI_FIFOTX_0_CONTROL_FIFOTX0_DATA_PACKING_MASK                0x00000006
#define    SSPI_FIFOTX_0_CONTROL_FIFOTX0_RESET_SHIFT                      0
#define    SSPI_FIFOTX_0_CONTROL_FIFOTX0_RESET_MASK                       0x00000001

#define SSPI_FIFOTX_0_THRESHOLD_OFFSET                                    0x00000044
#define SSPI_FIFOTX_0_THRESHOLD_TYPE                                      UInt32
#define SSPI_FIFOTX_0_THRESHOLD_RESERVED_MASK                             0x000FFFFF
#define    SSPI_FIFOTX_0_THRESHOLD_FIFOTX0_TRESHOLD_SHIFT                 20
#define    SSPI_FIFOTX_0_THRESHOLD_FIFOTX0_TRESHOLD_MASK                  0xFFF00000

#define SSPI_FIFORX_0_CONTROL_OFFSET                                      0x00000048
#define SSPI_FIFORX_0_CONTROL_TYPE                                        UInt32
#define SSPI_FIFORX_0_CONTROL_RESERVED_MASK                               0x0003F000
#define    SSPI_FIFORX_0_CONTROL_FIFORX0_LEVEL_SHIFT                      20
#define    SSPI_FIFORX_0_CONTROL_FIFORX0_LEVEL_MASK                       0xFFF00000
#define    SSPI_FIFORX_0_CONTROL_FIFORX0_EMPTY_SHIFT                      19
#define    SSPI_FIFORX_0_CONTROL_FIFORX0_EMPTY_MASK                       0x00080000
#define    SSPI_FIFORX_0_CONTROL_FIFORX0_FULL_SHIFT                       18
#define    SSPI_FIFORX_0_CONTROL_FIFORX0_FULL_MASK                        0x00040000
#define    SSPI_FIFORX_0_CONTROL_FIFORX0_REPEAT_WRITE_SHIFT               8
#define    SSPI_FIFORX_0_CONTROL_FIFORX0_REPEAT_WRITE_MASK                0x00000F00
#define    SSPI_FIFORX_0_CONTROL_FIFORX0_PIO_START_ENABLE_SHIFT           7
#define    SSPI_FIFORX_0_CONTROL_FIFORX0_PIO_START_ENABLE_MASK            0x00000080
#define    SSPI_FIFORX_0_CONTROL_FIFORX0_PIO_STOP_ENABLE_SHIFT            6
#define    SSPI_FIFORX_0_CONTROL_FIFORX0_PIO_STOP_ENABLE_MASK             0x00000040
#define    SSPI_FIFORX_0_CONTROL_FIFORX0_ENDIANESS_SHIFT                  5
#define    SSPI_FIFORX_0_CONTROL_FIFORX0_ENDIANESS_MASK                   0x00000020
#define    SSPI_FIFORX_0_CONTROL_FIFORX0_DATA_READ_SIZE_SHIFT             3
#define    SSPI_FIFORX_0_CONTROL_FIFORX0_DATA_READ_SIZE_MASK              0x00000018
#define    SSPI_FIFORX_0_CONTROL_FIFORX0_DATA_PACKING_SHIFT               1
#define    SSPI_FIFORX_0_CONTROL_FIFORX0_DATA_PACKING_MASK                0x00000006
#define    SSPI_FIFORX_0_CONTROL_FIFORX0_RESET_SHIFT                      0
#define    SSPI_FIFORX_0_CONTROL_FIFORX0_RESET_MASK                       0x00000001

#define SSPI_FIFORX_0_THRESHOLD_OFFSET                                    0x0000004C
#define SSPI_FIFORX_0_THRESHOLD_TYPE                                      UInt32
#define SSPI_FIFORX_0_THRESHOLD_RESERVED_MASK                             0x000FFFFF
#define    SSPI_FIFORX_0_THRESHOLD_FIFORX0_TRESHOLD_SHIFT                 20
#define    SSPI_FIFORX_0_THRESHOLD_FIFORX0_TRESHOLD_MASK                  0xFFF00000

#define SSPI_FIFOTX_1_CONTROL_OFFSET                                      0x00000050
#define SSPI_FIFOTX_1_CONTROL_TYPE                                        UInt32
#define SSPI_FIFOTX_1_CONTROL_RESERVED_MASK                               0x0003F000
#define    SSPI_FIFOTX_1_CONTROL_FIFOTX1_LEVEL_SHIFT                      20
#define    SSPI_FIFOTX_1_CONTROL_FIFOTX1_LEVEL_MASK                       0xFFF00000
#define    SSPI_FIFOTX_1_CONTROL_FIFOTX1_EMPTY_SHIFT                      19
#define    SSPI_FIFOTX_1_CONTROL_FIFOTX1_EMPTY_MASK                       0x00080000
#define    SSPI_FIFOTX_1_CONTROL_FIFOTX1_FULL_SHIFT                       18
#define    SSPI_FIFOTX_1_CONTROL_FIFOTX1_FULL_MASK                        0x00040000
#define    SSPI_FIFOTX_1_CONTROL_FIFOTX1_REPEAT_READ_SHIFT                8
#define    SSPI_FIFOTX_1_CONTROL_FIFOTX1_REPEAT_READ_MASK                 0x00000F00
#define    SSPI_FIFOTX_1_CONTROL_FIFOTX1_PIO_START_ENABLE_SHIFT           7
#define    SSPI_FIFOTX_1_CONTROL_FIFOTX1_PIO_START_ENABLE_MASK            0x00000080
#define    SSPI_FIFOTX_1_CONTROL_FIFOTX1_PIO_STOP_ENABLE_SHIFT            6
#define    SSPI_FIFOTX_1_CONTROL_FIFOTX1_PIO_STOP_ENABLE_MASK             0x00000040
#define    SSPI_FIFOTX_1_CONTROL_FIFOTX1_ENDIANESS_SHIFT                  5
#define    SSPI_FIFOTX_1_CONTROL_FIFOTX1_ENDIANESS_MASK                   0x00000020
#define    SSPI_FIFOTX_1_CONTROL_FIFOTX1_DATA_WRITE_SIZE_SHIFT            3
#define    SSPI_FIFOTX_1_CONTROL_FIFOTX1_DATA_WRITE_SIZE_MASK             0x00000018
#define    SSPI_FIFOTX_1_CONTROL_FIFOTX1_DATA_PACKING_SHIFT               1
#define    SSPI_FIFOTX_1_CONTROL_FIFOTX1_DATA_PACKING_MASK                0x00000006
#define    SSPI_FIFOTX_1_CONTROL_FIFOTX1_RESET_SHIFT                      0
#define    SSPI_FIFOTX_1_CONTROL_FIFOTX1_RESET_MASK                       0x00000001

#define SSPI_FIFOTX_1_THRESHOLD_OFFSET                                    0x00000054
#define SSPI_FIFOTX_1_THRESHOLD_TYPE                                      UInt32
#define SSPI_FIFOTX_1_THRESHOLD_RESERVED_MASK                             0x000FFFFF
#define    SSPI_FIFOTX_1_THRESHOLD_FIFOTX1_TRESHOLD_SHIFT                 20
#define    SSPI_FIFOTX_1_THRESHOLD_FIFOTX1_TRESHOLD_MASK                  0xFFF00000

#define SSPI_FIFORX_1_CONTROL_OFFSET                                      0x00000058
#define SSPI_FIFORX_1_CONTROL_TYPE                                        UInt32
#define SSPI_FIFORX_1_CONTROL_RESERVED_MASK                               0x0003F000
#define    SSPI_FIFORX_1_CONTROL_FIFORX1_LEVEL_SHIFT                      20
#define    SSPI_FIFORX_1_CONTROL_FIFORX1_LEVEL_MASK                       0xFFF00000
#define    SSPI_FIFORX_1_CONTROL_FIFORX1_EMPTY_SHIFT                      19
#define    SSPI_FIFORX_1_CONTROL_FIFORX1_EMPTY_MASK                       0x00080000
#define    SSPI_FIFORX_1_CONTROL_FIFORX1_FULL_SHIFT                       18
#define    SSPI_FIFORX_1_CONTROL_FIFORX1_FULL_MASK                        0x00040000
#define    SSPI_FIFORX_1_CONTROL_FIFORX1_REPEAT_WRITE_SHIFT               8
#define    SSPI_FIFORX_1_CONTROL_FIFORX1_REPEAT_WRITE_MASK                0x00000F00
#define    SSPI_FIFORX_1_CONTROL_FIFORX1_PIO_START_ENABLE_SHIFT           7
#define    SSPI_FIFORX_1_CONTROL_FIFORX1_PIO_START_ENABLE_MASK            0x00000080
#define    SSPI_FIFORX_1_CONTROL_FIFORX1_PIO_STOP_ENABLE_SHIFT            6
#define    SSPI_FIFORX_1_CONTROL_FIFORX1_PIO_STOP_ENABLE_MASK             0x00000040
#define    SSPI_FIFORX_1_CONTROL_FIFORX1_ENDIANESS_SHIFT                  5
#define    SSPI_FIFORX_1_CONTROL_FIFORX1_ENDIANESS_MASK                   0x00000020
#define    SSPI_FIFORX_1_CONTROL_FIFORX1_DATA_READ_SIZE_SHIFT             3
#define    SSPI_FIFORX_1_CONTROL_FIFORX1_DATA_READ_SIZE_MASK              0x00000018
#define    SSPI_FIFORX_1_CONTROL_FIFORX1_DATA_PACKING_SHIFT               1
#define    SSPI_FIFORX_1_CONTROL_FIFORX1_DATA_PACKING_MASK                0x00000006
#define    SSPI_FIFORX_1_CONTROL_FIFORX1_RESET_SHIFT                      0
#define    SSPI_FIFORX_1_CONTROL_FIFORX1_RESET_MASK                       0x00000001

#define SSPI_FIFORX_1_THRESHOLD_OFFSET                                    0x0000005C
#define SSPI_FIFORX_1_THRESHOLD_TYPE                                      UInt32
#define SSPI_FIFORX_1_THRESHOLD_RESERVED_MASK                             0x000FFFFF
#define    SSPI_FIFORX_1_THRESHOLD_FIFORX1_TRESHOLD_SHIFT                 20
#define    SSPI_FIFORX_1_THRESHOLD_FIFORX1_TRESHOLD_MASK                  0xFFF00000

#define SSPI_FIFOTX_2_CONTROL_OFFSET                                      0x00000060
#define SSPI_FIFOTX_2_CONTROL_TYPE                                        UInt32
#define SSPI_FIFOTX_2_CONTROL_RESERVED_MASK                               0x0003F000
#define    SSPI_FIFOTX_2_CONTROL_FIFOTX2_LEVEL_SHIFT                      20
#define    SSPI_FIFOTX_2_CONTROL_FIFOTX2_LEVEL_MASK                       0xFFF00000
#define    SSPI_FIFOTX_2_CONTROL_FIFOTX2_EMPTY_SHIFT                      19
#define    SSPI_FIFOTX_2_CONTROL_FIFOTX2_EMPTY_MASK                       0x00080000
#define    SSPI_FIFOTX_2_CONTROL_FIFOTX2_FULL_SHIFT                       18
#define    SSPI_FIFOTX_2_CONTROL_FIFOTX2_FULL_MASK                        0x00040000
#define    SSPI_FIFOTX_2_CONTROL_FIFOTX2_REPEAT_READ_SHIFT                8
#define    SSPI_FIFOTX_2_CONTROL_FIFOTX2_REPEAT_READ_MASK                 0x00000F00
#define    SSPI_FIFOTX_2_CONTROL_FIFOTX2_PIO_START_ENABLE_SHIFT           7
#define    SSPI_FIFOTX_2_CONTROL_FIFOTX2_PIO_START_ENABLE_MASK            0x00000080
#define    SSPI_FIFOTX_2_CONTROL_FIFOTX2_PIO_STOP_ENABLE_SHIFT            6
#define    SSPI_FIFOTX_2_CONTROL_FIFOTX2_PIO_STOP_ENABLE_MASK             0x00000040
#define    SSPI_FIFOTX_2_CONTROL_FIFOTX2_ENDIANESS_SHIFT                  5
#define    SSPI_FIFOTX_2_CONTROL_FIFOTX2_ENDIANESS_MASK                   0x00000020
#define    SSPI_FIFOTX_2_CONTROL_FIFOTX2_DATA_WRITE_SIZE_SHIFT            3
#define    SSPI_FIFOTX_2_CONTROL_FIFOTX2_DATA_WRITE_SIZE_MASK             0x00000018
#define    SSPI_FIFOTX_2_CONTROL_FIFOTX2_DATA_PACKING_SHIFT               1
#define    SSPI_FIFOTX_2_CONTROL_FIFOTX2_DATA_PACKING_MASK                0x00000006
#define    SSPI_FIFOTX_2_CONTROL_FIFOTX2_RESET_SHIFT                      0
#define    SSPI_FIFOTX_2_CONTROL_FIFOTX2_RESET_MASK                       0x00000001

#define SSPI_FIFOTX_2_THRESHOLD_OFFSET                                    0x00000064
#define SSPI_FIFOTX_2_THRESHOLD_TYPE                                      UInt32
#define SSPI_FIFOTX_2_THRESHOLD_RESERVED_MASK                             0x000FFFFF
#define    SSPI_FIFOTX_2_THRESHOLD_FIFOTX2_TRESHOLD_SHIFT                 20
#define    SSPI_FIFOTX_2_THRESHOLD_FIFOTX2_TRESHOLD_MASK                  0xFFF00000

#define SSPI_FIFORX_2_CONTROL_OFFSET                                      0x00000068
#define SSPI_FIFORX_2_CONTROL_TYPE                                        UInt32
#define SSPI_FIFORX_2_CONTROL_RESERVED_MASK                               0x0003F000
#define    SSPI_FIFORX_2_CONTROL_FIFORX2_LEVEL_SHIFT                      20
#define    SSPI_FIFORX_2_CONTROL_FIFORX2_LEVEL_MASK                       0xFFF00000
#define    SSPI_FIFORX_2_CONTROL_FIFORX2_EMPTY_SHIFT                      19
#define    SSPI_FIFORX_2_CONTROL_FIFORX2_EMPTY_MASK                       0x00080000
#define    SSPI_FIFORX_2_CONTROL_FIFORX2_FULL_SHIFT                       18
#define    SSPI_FIFORX_2_CONTROL_FIFORX2_FULL_MASK                        0x00040000
#define    SSPI_FIFORX_2_CONTROL_FIFORX2_REPEAT_WRITE_SHIFT               8
#define    SSPI_FIFORX_2_CONTROL_FIFORX2_REPEAT_WRITE_MASK                0x00000F00
#define    SSPI_FIFORX_2_CONTROL_FIFORX2_PIO_START_ENABLE_SHIFT           7
#define    SSPI_FIFORX_2_CONTROL_FIFORX2_PIO_START_ENABLE_MASK            0x00000080
#define    SSPI_FIFORX_2_CONTROL_FIFORX2_PIO_STOP_ENABLE_SHIFT            6
#define    SSPI_FIFORX_2_CONTROL_FIFORX2_PIO_STOP_ENABLE_MASK             0x00000040
#define    SSPI_FIFORX_2_CONTROL_FIFORX2_ENDIANESS_SHIFT                  5
#define    SSPI_FIFORX_2_CONTROL_FIFORX2_ENDIANESS_MASK                   0x00000020
#define    SSPI_FIFORX_2_CONTROL_FIFORX2_DATA_READ_SIZE_SHIFT             3
#define    SSPI_FIFORX_2_CONTROL_FIFORX2_DATA_READ_SIZE_MASK              0x00000018
#define    SSPI_FIFORX_2_CONTROL_FIFORX2_DATA_PACKING_SHIFT               1
#define    SSPI_FIFORX_2_CONTROL_FIFORX2_DATA_PACKING_MASK                0x00000006
#define    SSPI_FIFORX_2_CONTROL_FIFORX2_RESET_SHIFT                      0
#define    SSPI_FIFORX_2_CONTROL_FIFORX2_RESET_MASK                       0x00000001

#define SSPI_FIFORX_2_THRESHOLD_OFFSET                                    0x0000006C
#define SSPI_FIFORX_2_THRESHOLD_TYPE                                      UInt32
#define SSPI_FIFORX_2_THRESHOLD_RESERVED_MASK                             0x000FFFFF
#define    SSPI_FIFORX_2_THRESHOLD_FIFORX2_TRESHOLD_SHIFT                 20
#define    SSPI_FIFORX_2_THRESHOLD_FIFORX2_TRESHOLD_MASK                  0xFFF00000

#define SSPI_FIFOTX_3_CONTROL_OFFSET                                      0x00000070
#define SSPI_FIFOTX_3_CONTROL_TYPE                                        UInt32
#define SSPI_FIFOTX_3_CONTROL_RESERVED_MASK                               0x0003F000
#define    SSPI_FIFOTX_3_CONTROL_FIFOTX3_LEVEL_SHIFT                      20
#define    SSPI_FIFOTX_3_CONTROL_FIFOTX3_LEVEL_MASK                       0xFFF00000
#define    SSPI_FIFOTX_3_CONTROL_FIFOTX3_EMPTY_SHIFT                      19
#define    SSPI_FIFOTX_3_CONTROL_FIFOTX3_EMPTY_MASK                       0x00080000
#define    SSPI_FIFOTX_3_CONTROL_FIFOTX3_FULL_SHIFT                       18
#define    SSPI_FIFOTX_3_CONTROL_FIFOTX3_FULL_MASK                        0x00040000
#define    SSPI_FIFOTX_3_CONTROL_FIFOTX3_REPEAT_READ_SHIFT                8
#define    SSPI_FIFOTX_3_CONTROL_FIFOTX3_REPEAT_READ_MASK                 0x00000F00
#define    SSPI_FIFOTX_3_CONTROL_FIFOTX3_PIO_START_ENABLE_SHIFT           7
#define    SSPI_FIFOTX_3_CONTROL_FIFOTX3_PIO_START_ENABLE_MASK            0x00000080
#define    SSPI_FIFOTX_3_CONTROL_FIFOTX3_PIO_STOP_ENABLE_SHIFT            6
#define    SSPI_FIFOTX_3_CONTROL_FIFOTX3_PIO_STOP_ENABLE_MASK             0x00000040
#define    SSPI_FIFOTX_3_CONTROL_FIFOTX3_ENDIANESS_SHIFT                  5
#define    SSPI_FIFOTX_3_CONTROL_FIFOTX3_ENDIANESS_MASK                   0x00000020
#define    SSPI_FIFOTX_3_CONTROL_FIFOTX3_DATA_WRITE_SIZE_SHIFT            3
#define    SSPI_FIFOTX_3_CONTROL_FIFOTX3_DATA_WRITE_SIZE_MASK             0x00000018
#define    SSPI_FIFOTX_3_CONTROL_FIFOTX3_DATA_PACKING_SHIFT               1
#define    SSPI_FIFOTX_3_CONTROL_FIFOTX3_DATA_PACKING_MASK                0x00000006
#define    SSPI_FIFOTX_3_CONTROL_FIFOTX3_RESET_SHIFT                      0
#define    SSPI_FIFOTX_3_CONTROL_FIFOTX3_RESET_MASK                       0x00000001

#define SSPI_FIFOTX_3_THRESHOLD_OFFSET                                    0x00000074
#define SSPI_FIFOTX_3_THRESHOLD_TYPE                                      UInt32
#define SSPI_FIFOTX_3_THRESHOLD_RESERVED_MASK                             0x000FFFFF
#define    SSPI_FIFOTX_3_THRESHOLD_FIFOTX3_TRESHOLD_SHIFT                 20
#define    SSPI_FIFOTX_3_THRESHOLD_FIFOTX3_TRESHOLD_MASK                  0xFFF00000

#define SSPI_FIFORX_3_CONTROL_OFFSET                                      0x00000078
#define SSPI_FIFORX_3_CONTROL_TYPE                                        UInt32
#define SSPI_FIFORX_3_CONTROL_RESERVED_MASK                               0x0003F000
#define    SSPI_FIFORX_3_CONTROL_FIFORX3_LEVEL_SHIFT                      20
#define    SSPI_FIFORX_3_CONTROL_FIFORX3_LEVEL_MASK                       0xFFF00000
#define    SSPI_FIFORX_3_CONTROL_FIFORX3_EMPTY_SHIFT                      19
#define    SSPI_FIFORX_3_CONTROL_FIFORX3_EMPTY_MASK                       0x00080000
#define    SSPI_FIFORX_3_CONTROL_FIFORX3_FULL_SHIFT                       18
#define    SSPI_FIFORX_3_CONTROL_FIFORX3_FULL_MASK                        0x00040000
#define    SSPI_FIFORX_3_CONTROL_FIFORX3_REPEAT_WRITE_SHIFT               8
#define    SSPI_FIFORX_3_CONTROL_FIFORX3_REPEAT_WRITE_MASK                0x00000F00
#define    SSPI_FIFORX_3_CONTROL_FIFORX3_PIO_START_ENABLE_SHIFT           7
#define    SSPI_FIFORX_3_CONTROL_FIFORX3_PIO_START_ENABLE_MASK            0x00000080
#define    SSPI_FIFORX_3_CONTROL_FIFORX3_PIO_STOP_ENABLE_SHIFT            6
#define    SSPI_FIFORX_3_CONTROL_FIFORX3_PIO_STOP_ENABLE_MASK             0x00000040
#define    SSPI_FIFORX_3_CONTROL_FIFORX3_ENDIANESS_SHIFT                  5
#define    SSPI_FIFORX_3_CONTROL_FIFORX3_ENDIANESS_MASK                   0x00000020
#define    SSPI_FIFORX_3_CONTROL_FIFORX3_DATA_READ_SIZE_SHIFT             3
#define    SSPI_FIFORX_3_CONTROL_FIFORX3_DATA_READ_SIZE_MASK              0x00000018
#define    SSPI_FIFORX_3_CONTROL_FIFORX3_DATA_PACKING_SHIFT               1
#define    SSPI_FIFORX_3_CONTROL_FIFORX3_DATA_PACKING_MASK                0x00000006
#define    SSPI_FIFORX_3_CONTROL_FIFORX3_RESET_SHIFT                      0
#define    SSPI_FIFORX_3_CONTROL_FIFORX3_RESET_MASK                       0x00000001

#define SSPI_FIFORX_3_THRESHOLD_OFFSET                                    0x0000007C
#define SSPI_FIFORX_3_THRESHOLD_TYPE                                      UInt32
#define SSPI_FIFORX_3_THRESHOLD_RESERVED_MASK                             0x000FFFFF
#define    SSPI_FIFORX_3_THRESHOLD_FIFORX3_TRESHOLD_SHIFT                 20
#define    SSPI_FIFORX_3_THRESHOLD_FIFORX3_TRESHOLD_MASK                  0xFFF00000

#define SSPI_DMA_RX0_CONTROL_OFFSET                                       0x00000080
#define SSPI_DMA_RX0_CONTROL_TYPE                                         UInt32
#define SSPI_DMA_RX0_CONTROL_RESERVED_MASK                                0xFFFFFFE0
#define    SSPI_DMA_RX0_CONTROL_DMA_RX0_FLUSH_SHIFT                       4
#define    SSPI_DMA_RX0_CONTROL_DMA_RX0_FLUSH_MASK                        0x00000010
#define    SSPI_DMA_RX0_CONTROL_DMA_RX0_LINK_FIFO_SHIFT                   2
#define    SSPI_DMA_RX0_CONTROL_DMA_RX0_LINK_FIFO_MASK                    0x0000000C
#define    SSPI_DMA_RX0_CONTROL_DMA_RX0_BURSTSIZE_SHIFT                   1
#define    SSPI_DMA_RX0_CONTROL_DMA_RX0_BURSTSIZE_MASK                    0x00000002
#define    SSPI_DMA_RX0_CONTROL_DMA_RX0_ENABLE_SHIFT                      0
#define    SSPI_DMA_RX0_CONTROL_DMA_RX0_ENABLE_MASK                       0x00000001

#define SSPI_DMA_TX0_CONTROL_OFFSET                                       0x00000084
#define SSPI_DMA_TX0_CONTROL_TYPE                                         UInt32
#define SSPI_DMA_TX0_CONTROL_RESERVED_MASK                                0x0003FFF0
#define    SSPI_DMA_TX0_CONTROL_DMA_TX0_SIZE_SHIFT                        18
#define    SSPI_DMA_TX0_CONTROL_DMA_TX0_SIZE_MASK                         0xFFFC0000
#define    SSPI_DMA_TX0_CONTROL_DMA_TX0_LINK_FIFO_SHIFT                   2
#define    SSPI_DMA_TX0_CONTROL_DMA_TX0_LINK_FIFO_MASK                    0x0000000C
#define    SSPI_DMA_TX0_CONTROL_DMA_TX0_BURSTSIZE_SHIFT                   1
#define    SSPI_DMA_TX0_CONTROL_DMA_TX0_BURSTSIZE_MASK                    0x00000002
#define    SSPI_DMA_TX0_CONTROL_DMA_TX0_ENABLE_SHIFT                      0
#define    SSPI_DMA_TX0_CONTROL_DMA_TX0_ENABLE_MASK                       0x00000001

#define SSPI_DMA_RX1_CONTROL_OFFSET                                       0x00000088
#define SSPI_DMA_RX1_CONTROL_TYPE                                         UInt32
#define SSPI_DMA_RX1_CONTROL_RESERVED_MASK                                0xFFFFFFE0
#define    SSPI_DMA_RX1_CONTROL_DMA_RX1_FLUSH_SHIFT                       4
#define    SSPI_DMA_RX1_CONTROL_DMA_RX1_FLUSH_MASK                        0x00000010
#define    SSPI_DMA_RX1_CONTROL_DMA_RX1_LINK_FIFO_SHIFT                   2
#define    SSPI_DMA_RX1_CONTROL_DMA_RX1_LINK_FIFO_MASK                    0x0000000C
#define    SSPI_DMA_RX1_CONTROL_DMA_RX1_BURSTSIZE_SHIFT                   1
#define    SSPI_DMA_RX1_CONTROL_DMA_RX1_BURSTSIZE_MASK                    0x00000002
#define    SSPI_DMA_RX1_CONTROL_DMA_RX1_ENABLE_SHIFT                      0
#define    SSPI_DMA_RX1_CONTROL_DMA_RX1_ENABLE_MASK                       0x00000001

#define SSPI_DMA_TX1_CONTROL_OFFSET                                       0x0000008C
#define SSPI_DMA_TX1_CONTROL_TYPE                                         UInt32
#define SSPI_DMA_TX1_CONTROL_RESERVED_MASK                                0x0003FFF0
#define    SSPI_DMA_TX1_CONTROL_DMA_TX1_SIZE_SHIFT                        18
#define    SSPI_DMA_TX1_CONTROL_DMA_TX1_SIZE_MASK                         0xFFFC0000
#define    SSPI_DMA_TX1_CONTROL_DMA_TX1_LINK_FIFO_SHIFT                   2
#define    SSPI_DMA_TX1_CONTROL_DMA_TX1_LINK_FIFO_MASK                    0x0000000C
#define    SSPI_DMA_TX1_CONTROL_DMA_TX1_BURSTSIZE_SHIFT                   1
#define    SSPI_DMA_TX1_CONTROL_DMA_TX1_BURSTSIZE_MASK                    0x00000002
#define    SSPI_DMA_TX1_CONTROL_DMA_TX1_ENABLE_SHIFT                      0
#define    SSPI_DMA_TX1_CONTROL_DMA_TX1_ENABLE_MASK                       0x00000001

#define SSPI_FIFOTX_0_PIO_THRESHOLD_OFFSET                                0x000000A0
#define SSPI_FIFOTX_0_PIO_THRESHOLD_TYPE                                  UInt32
#define SSPI_FIFOTX_0_PIO_THRESHOLD_RESERVED_MASK                         0xC0000000
#define    SSPI_FIFOTX_0_PIO_THRESHOLD_FIFOTX0_PIO_STOP_THRESH_SHIFT      20
#define    SSPI_FIFOTX_0_PIO_THRESHOLD_FIFOTX0_PIO_STOP_THRESH_MASK       0x3FF00000
#define    SSPI_FIFOTX_0_PIO_THRESHOLD_FIFOTX0_PIO_START_THRESH_SHIFT     10
#define    SSPI_FIFOTX_0_PIO_THRESHOLD_FIFOTX0_PIO_START_THRESH_MASK      0x000FFC00
#define    SSPI_FIFOTX_0_PIO_THRESHOLD_FIFOTX0_PIO_STOP_ERR_THRESH_SHIFT  0
#define    SSPI_FIFOTX_0_PIO_THRESHOLD_FIFOTX0_PIO_STOP_ERR_THRESH_MASK   0x000003FF

#define SSPI_FIFOTX_1_PIO_THRESHOLD_OFFSET                                0x000000A4
#define SSPI_FIFOTX_1_PIO_THRESHOLD_TYPE                                  UInt32
#define SSPI_FIFOTX_1_PIO_THRESHOLD_RESERVED_MASK                         0xC0000000
#define    SSPI_FIFOTX_1_PIO_THRESHOLD_FIFOTX1_PIO_STOP_THRESH_SHIFT      20
#define    SSPI_FIFOTX_1_PIO_THRESHOLD_FIFOTX1_PIO_STOP_THRESH_MASK       0x3FF00000
#define    SSPI_FIFOTX_1_PIO_THRESHOLD_FIFOTX1_PIO_START_THRESH_SHIFT     10
#define    SSPI_FIFOTX_1_PIO_THRESHOLD_FIFOTX1_PIO_START_THRESH_MASK      0x000FFC00
#define    SSPI_FIFOTX_1_PIO_THRESHOLD_FIFOTX1_PIO_STOP_ERR_THRESH_SHIFT  0
#define    SSPI_FIFOTX_1_PIO_THRESHOLD_FIFOTX1_PIO_STOP_ERR_THRESH_MASK   0x000003FF

#define SSPI_FIFOTX_2_PIO_THRESHOLD_OFFSET                                0x000000A8
#define SSPI_FIFOTX_2_PIO_THRESHOLD_TYPE                                  UInt32
#define SSPI_FIFOTX_2_PIO_THRESHOLD_RESERVED_MASK                         0xC0000000
#define    SSPI_FIFOTX_2_PIO_THRESHOLD_FIFOTX2_PIO_STOP_THRESH_SHIFT      20
#define    SSPI_FIFOTX_2_PIO_THRESHOLD_FIFOTX2_PIO_STOP_THRESH_MASK       0x3FF00000
#define    SSPI_FIFOTX_2_PIO_THRESHOLD_FIFOTX2_PIO_START_THRESH_SHIFT     10
#define    SSPI_FIFOTX_2_PIO_THRESHOLD_FIFOTX2_PIO_START_THRESH_MASK      0x000FFC00
#define    SSPI_FIFOTX_2_PIO_THRESHOLD_FIFOTX2_PIO_STOP_ERR_THRESH_SHIFT  0
#define    SSPI_FIFOTX_2_PIO_THRESHOLD_FIFOTX2_PIO_STOP_ERR_THRESH_MASK   0x000003FF

#define SSPI_FIFOTX_3_PIO_THRESHOLD_OFFSET                                0x000000AC
#define SSPI_FIFOTX_3_PIO_THRESHOLD_TYPE                                  UInt32
#define SSPI_FIFOTX_3_PIO_THRESHOLD_RESERVED_MASK                         0xC0000000
#define    SSPI_FIFOTX_3_PIO_THRESHOLD_FIFOTX3_PIO_STOP_THRESH_SHIFT      20
#define    SSPI_FIFOTX_3_PIO_THRESHOLD_FIFOTX3_PIO_STOP_THRESH_MASK       0x3FF00000
#define    SSPI_FIFOTX_3_PIO_THRESHOLD_FIFOTX3_PIO_START_THRESH_SHIFT     10
#define    SSPI_FIFOTX_3_PIO_THRESHOLD_FIFOTX3_PIO_START_THRESH_MASK      0x000FFC00
#define    SSPI_FIFOTX_3_PIO_THRESHOLD_FIFOTX3_PIO_STOP_ERR_THRESH_SHIFT  0
#define    SSPI_FIFOTX_3_PIO_THRESHOLD_FIFOTX3_PIO_STOP_ERR_THRESH_MASK   0x000003FF

#define SSPI_FIFORX_0_PIO_THRESHOLD_OFFSET                                0x000000B0
#define SSPI_FIFORX_0_PIO_THRESHOLD_TYPE                                  UInt32
#define SSPI_FIFORX_0_PIO_THRESHOLD_RESERVED_MASK                         0xC0000000
#define    SSPI_FIFORX_0_PIO_THRESHOLD_FIFORX0_PIO_STOP_THRESH_SHIFT      20
#define    SSPI_FIFORX_0_PIO_THRESHOLD_FIFORX0_PIO_STOP_THRESH_MASK       0x3FF00000
#define    SSPI_FIFORX_0_PIO_THRESHOLD_FIFORX0_PIO_START_THRESH_SHIFT     10
#define    SSPI_FIFORX_0_PIO_THRESHOLD_FIFORX0_PIO_START_THRESH_MASK      0x000FFC00
#define    SSPI_FIFORX_0_PIO_THRESHOLD_FIFORX0_PIO_STOP_ERR_THRESH_SHIFT  0
#define    SSPI_FIFORX_0_PIO_THRESHOLD_FIFORX0_PIO_STOP_ERR_THRESH_MASK   0x000003FF

#define SSPI_FIFORX_1_PIO_THRESHOLD_OFFSET                                0x000000B4
#define SSPI_FIFORX_1_PIO_THRESHOLD_TYPE                                  UInt32
#define SSPI_FIFORX_1_PIO_THRESHOLD_RESERVED_MASK                         0xC0000000
#define    SSPI_FIFORX_1_PIO_THRESHOLD_FIFORX1_PIO_STOP_THRESH_SHIFT      20
#define    SSPI_FIFORX_1_PIO_THRESHOLD_FIFORX1_PIO_STOP_THRESH_MASK       0x3FF00000
#define    SSPI_FIFORX_1_PIO_THRESHOLD_FIFORX1_PIO_START_THRESH_SHIFT     10
#define    SSPI_FIFORX_1_PIO_THRESHOLD_FIFORX1_PIO_START_THRESH_MASK      0x000FFC00
#define    SSPI_FIFORX_1_PIO_THRESHOLD_FIFORX1_PIO_STOP_ERR_THRESH_SHIFT  0
#define    SSPI_FIFORX_1_PIO_THRESHOLD_FIFORX1_PIO_STOP_ERR_THRESH_MASK   0x000003FF

#define SSPI_FIFORX_2_PIO_THRESHOLD_OFFSET                                0x000000B8
#define SSPI_FIFORX_2_PIO_THRESHOLD_TYPE                                  UInt32
#define SSPI_FIFORX_2_PIO_THRESHOLD_RESERVED_MASK                         0xC0000000
#define    SSPI_FIFORX_2_PIO_THRESHOLD_FIFORX2_PIO_STOP_THRESH_SHIFT      20
#define    SSPI_FIFORX_2_PIO_THRESHOLD_FIFORX2_PIO_STOP_THRESH_MASK       0x3FF00000
#define    SSPI_FIFORX_2_PIO_THRESHOLD_FIFORX2_PIO_START_THRESH_SHIFT     10
#define    SSPI_FIFORX_2_PIO_THRESHOLD_FIFORX2_PIO_START_THRESH_MASK      0x000FFC00
#define    SSPI_FIFORX_2_PIO_THRESHOLD_FIFORX2_PIO_STOP_ERR_THRESH_SHIFT  0
#define    SSPI_FIFORX_2_PIO_THRESHOLD_FIFORX2_PIO_STOP_ERR_THRESH_MASK   0x000003FF

#define SSPI_FIFORX_3_PIO_THRESHOLD_OFFSET                                0x000000BC
#define SSPI_FIFORX_3_PIO_THRESHOLD_TYPE                                  UInt32
#define SSPI_FIFORX_3_PIO_THRESHOLD_RESERVED_MASK                         0xC0000000
#define    SSPI_FIFORX_3_PIO_THRESHOLD_FIFORX3_PIO_STOP_THRESH_SHIFT      20
#define    SSPI_FIFORX_3_PIO_THRESHOLD_FIFORX3_PIO_STOP_THRESH_MASK       0x3FF00000
#define    SSPI_FIFORX_3_PIO_THRESHOLD_FIFORX3_PIO_START_THRESH_SHIFT     10
#define    SSPI_FIFORX_3_PIO_THRESHOLD_FIFORX3_PIO_START_THRESH_MASK      0x000FFC00
#define    SSPI_FIFORX_3_PIO_THRESHOLD_FIFORX3_PIO_STOP_ERR_THRESH_SHIFT  0
#define    SSPI_FIFORX_3_PIO_THRESHOLD_FIFORX3_PIO_STOP_ERR_THRESH_MASK   0x000003FF

#define SSPI_PATTERN_0_SCLK_OFFSET                                        0x000000C0
#define SSPI_PATTERN_0_SCLK_TYPE                                          UInt32
#define SSPI_PATTERN_0_SCLK_RESERVED_MASK                                 0xFFFF0000
#define    SSPI_PATTERN_0_SCLK_PATTERN0_SCLK_SHIFT                        0
#define    SSPI_PATTERN_0_SCLK_PATTERN0_SCLK_MASK                         0x0000FFFF

#define SSPI_PATTERN_0_CS_OFFSET                                          0x000000C4
#define SSPI_PATTERN_0_CS_TYPE                                            UInt32
#define SSPI_PATTERN_0_CS_RESERVED_MASK                                   0xFFFF0000
#define    SSPI_PATTERN_0_CS_PATTERN0_CS_SHIFT                            0
#define    SSPI_PATTERN_0_CS_PATTERN0_CS_MASK                             0x0000FFFF

#define SSPI_PATTERN_0_TX_OFFSET                                          0x000000C8
#define SSPI_PATTERN_0_TX_TYPE                                            UInt32
#define SSPI_PATTERN_0_TX_RESERVED_MASK                                   0xFFFF0000
#define    SSPI_PATTERN_0_TX_PATTERN0_TX_SHIFT                            0
#define    SSPI_PATTERN_0_TX_PATTERN0_TX_MASK                             0x0000FFFF

#define SSPI_PATTERN_0_TXOEN_OFFSET                                       0x000000CC
#define SSPI_PATTERN_0_TXOEN_TYPE                                         UInt32
#define SSPI_PATTERN_0_TXOEN_RESERVED_MASK                                0xFFFF0000
#define    SSPI_PATTERN_0_TXOEN_PATTERN0_TXOEN_SHIFT                      0
#define    SSPI_PATTERN_0_TXOEN_PATTERN0_TXOEN_MASK                       0x0000FFFF

#define SSPI_PATTERN_1_SCLK_OFFSET                                        0x000000D0
#define SSPI_PATTERN_1_SCLK_TYPE                                          UInt32
#define SSPI_PATTERN_1_SCLK_RESERVED_MASK                                 0xFFFF0000
#define    SSPI_PATTERN_1_SCLK_PATTERN1_SCLK_SHIFT                        0
#define    SSPI_PATTERN_1_SCLK_PATTERN1_SCLK_MASK                         0x0000FFFF

#define SSPI_PATTERN_1_CS_OFFSET                                          0x000000D4
#define SSPI_PATTERN_1_CS_TYPE                                            UInt32
#define SSPI_PATTERN_1_CS_RESERVED_MASK                                   0xFFFF0000
#define    SSPI_PATTERN_1_CS_PATTERN1_CS_SHIFT                            0
#define    SSPI_PATTERN_1_CS_PATTERN1_CS_MASK                             0x0000FFFF

#define SSPI_PATTERN_1_TX_OFFSET                                          0x000000D8
#define SSPI_PATTERN_1_TX_TYPE                                            UInt32
#define SSPI_PATTERN_1_TX_RESERVED_MASK                                   0xFFFF0000
#define    SSPI_PATTERN_1_TX_PATTERN1_TX_SHIFT                            0
#define    SSPI_PATTERN_1_TX_PATTERN1_TX_MASK                             0x0000FFFF

#define SSPI_PATTERN_1_TXOEN_OFFSET                                       0x000000DC
#define SSPI_PATTERN_1_TXOEN_TYPE                                         UInt32
#define SSPI_PATTERN_1_TXOEN_RESERVED_MASK                                0xFFFF0000
#define    SSPI_PATTERN_1_TXOEN_PATTERN1_TXOEN_SHIFT                      0
#define    SSPI_PATTERN_1_TXOEN_PATTERN1_TXOEN_MASK                       0x0000FFFF

#define SSPI_PATTERN_2_SCLK_OFFSET                                        0x000000E0
#define SSPI_PATTERN_2_SCLK_TYPE                                          UInt32
#define SSPI_PATTERN_2_SCLK_RESERVED_MASK                                 0xFFFF0000
#define    SSPI_PATTERN_2_SCLK_PATTERN2_SCLK_SHIFT                        0
#define    SSPI_PATTERN_2_SCLK_PATTERN2_SCLK_MASK                         0x0000FFFF

#define SSPI_PATTERN_2_CS_OFFSET                                          0x000000E4
#define SSPI_PATTERN_2_CS_TYPE                                            UInt32
#define SSPI_PATTERN_2_CS_RESERVED_MASK                                   0xFFFF0000
#define    SSPI_PATTERN_2_CS_PATTERN2_CS_SHIFT                            0
#define    SSPI_PATTERN_2_CS_PATTERN2_CS_MASK                             0x0000FFFF

#define SSPI_PATTERN_2_TX_OFFSET                                          0x000000E8
#define SSPI_PATTERN_2_TX_TYPE                                            UInt32
#define SSPI_PATTERN_2_TX_RESERVED_MASK                                   0xFFFF0000
#define    SSPI_PATTERN_2_TX_PATTERN2_TX_SHIFT                            0
#define    SSPI_PATTERN_2_TX_PATTERN2_TX_MASK                             0x0000FFFF

#define SSPI_PATTERN_2_TXOEN_OFFSET                                       0x000000EC
#define SSPI_PATTERN_2_TXOEN_TYPE                                         UInt32
#define SSPI_PATTERN_2_TXOEN_RESERVED_MASK                                0xFFFF0000
#define    SSPI_PATTERN_2_TXOEN_PATTERN2_TXOEN_SHIFT                      0
#define    SSPI_PATTERN_2_TXOEN_PATTERN2_TXOEN_MASK                       0x0000FFFF

#define SSPI_PATTERN_3_SCLK_OFFSET                                        0x000000F0
#define SSPI_PATTERN_3_SCLK_TYPE                                          UInt32
#define SSPI_PATTERN_3_SCLK_RESERVED_MASK                                 0xFFFF0000
#define    SSPI_PATTERN_3_SCLK_PATTERN3_SCLK_SHIFT                        0
#define    SSPI_PATTERN_3_SCLK_PATTERN3_SCLK_MASK                         0x0000FFFF

#define SSPI_PATTERN_3_CS_OFFSET                                          0x000000F4
#define SSPI_PATTERN_3_CS_TYPE                                            UInt32
#define SSPI_PATTERN_3_CS_RESERVED_MASK                                   0xFFFF0000
#define    SSPI_PATTERN_3_CS_PATTERN3_CS_SHIFT                            0
#define    SSPI_PATTERN_3_CS_PATTERN3_CS_MASK                             0x0000FFFF

#define SSPI_PATTERN_3_TX_OFFSET                                          0x000000F8
#define SSPI_PATTERN_3_TX_TYPE                                            UInt32
#define SSPI_PATTERN_3_TX_RESERVED_MASK                                   0xFFFF0000
#define    SSPI_PATTERN_3_TX_PATTERN3_TX_SHIFT                            0
#define    SSPI_PATTERN_3_TX_PATTERN3_TX_MASK                             0x0000FFFF

#define SSPI_PATTERN_3_TXOEN_OFFSET                                       0x000000FC
#define SSPI_PATTERN_3_TXOEN_TYPE                                         UInt32
#define SSPI_PATTERN_3_TXOEN_RESERVED_MASK                                0xFFFF0000
#define    SSPI_PATTERN_3_TXOEN_PATTERN3_TXOEN_SHIFT                      0
#define    SSPI_PATTERN_3_TXOEN_PATTERN3_TXOEN_MASK                       0x0000FFFF

#define SSPI_TASK0_DESC_MSB_OFFSET                                        0x00000100
#define SSPI_TASK0_DESC_MSB_TYPE                                          UInt32
#define SSPI_TASK0_DESC_MSB_RESERVED_MASK                                 0x00000000
#define    SSPI_TASK0_DESC_MSB_TASK0_ENABLE_SHIFT                         31
#define    SSPI_TASK0_DESC_MSB_TASK0_ENABLE_MASK                          0x80000000
#define    SSPI_TASK0_DESC_MSB_TASK0_DO_ONCE_ONLY_SHIFT                   30
#define    SSPI_TASK0_DESC_MSB_TASK0_DO_ONCE_ONLY_MASK                    0x40000000
#define    SSPI_TASK0_DESC_MSB_TASK0_SKIP_SHIFT                           29
#define    SSPI_TASK0_DESC_MSB_TASK0_SKIP_MASK                            0x20000000
#define    SSPI_TASK0_DESC_MSB_TASK0_WBS_SHIFT                            28
#define    SSPI_TASK0_DESC_MSB_TASK0_WBS_MASK                             0x10000000
#define    SSPI_TASK0_DESC_MSB_TASK0_FIFO_BEH_SHIFT                       27
#define    SSPI_TASK0_DESC_MSB_TASK0_FIFO_BEH_MASK                        0x08000000
#define    SSPI_TASK0_DESC_MSB_TASK0_STOP_SCHEDULER_SHIFT                 26
#define    SSPI_TASK0_DESC_MSB_TASK0_STOP_SCHEDULER_MASK                  0x04000000
#define    SSPI_TASK0_DESC_MSB_TASK0_FIFOERROR_STOP_SHIFT                 25
#define    SSPI_TASK0_DESC_MSB_TASK0_FIFOERROR_STOP_MASK                  0x02000000
#define    SSPI_TASK0_DESC_MSB_TASK0_CONTINUOUS_SHIFT                     24
#define    SSPI_TASK0_DESC_MSB_TASK0_CONTINUOUS_MASK                      0x01000000
#define    SSPI_TASK0_DESC_MSB_TASK0_LSBFIRST_SHIFT                       23
#define    SSPI_TASK0_DESC_MSB_TASK0_LSBFIRST_MASK                        0x00800000
#define    SSPI_TASK0_DESC_MSB_TASK0_DONE_INT_SHIFT                       22
#define    SSPI_TASK0_DESC_MSB_TASK0_DONE_INT_MASK                        0x00400000
#define    SSPI_TASK0_DESC_MSB_TASK0_RESET_REPEATCOUNTER_SHIFT            21
#define    SSPI_TASK0_DESC_MSB_TASK0_RESET_REPEATCOUNTER_MASK             0x00200000
#define    SSPI_TASK0_DESC_MSB_TASK0_SLAVECHECK_LARGER_ON_SHIFT           20
#define    SSPI_TASK0_DESC_MSB_TASK0_SLAVECHECK_LARGER_ON_MASK            0x00100000
#define    SSPI_TASK0_DESC_MSB_TASK0_RX_SIGN_EXTENSION_SHIFT              19
#define    SSPI_TASK0_DESC_MSB_TASK0_RX_SIGN_EXTENSION_MASK               0x00080000
#define    SSPI_TASK0_DESC_MSB_TASK0_ASYNC_CS_MODE_SHIFT                  18
#define    SSPI_TASK0_DESC_MSB_TASK0_ASYNC_CS_MODE_MASK                   0x00040000
#define    SSPI_TASK0_DESC_MSB_TASK0_SCLK_IDLE_EXTENSION_SHIFT            17
#define    SSPI_TASK0_DESC_MSB_TASK0_SCLK_IDLE_EXTENSION_MASK             0x00020000
#define    SSPI_TASK0_DESC_MSB_TASK0_TX_TXOEN_SEL_SHIFT                   15
#define    SSPI_TASK0_DESC_MSB_TASK0_TX_TXOEN_SEL_MASK                    0x00018000
#define    SSPI_TASK0_DESC_MSB_TASK0_CS_CSOEN_SEL_SHIFT                   13
#define    SSPI_TASK0_DESC_MSB_TASK0_CS_CSOEN_SEL_MASK                    0x00006000
#define    SSPI_TASK0_DESC_MSB_TASK0_SCLK_SCLKOEN_SEL_SHIFT               11
#define    SSPI_TASK0_DESC_MSB_TASK0_SCLK_SCLKOEN_SEL_MASK                0x00001800
#define    SSPI_TASK0_DESC_MSB_TASK0_TXOEN_CS_SEL_SHIFT                   8
#define    SSPI_TASK0_DESC_MSB_TASK0_TXOEN_CS_SEL_MASK                    0x00000700
#define    SSPI_TASK0_DESC_MSB_TASK0_TX_SELECT_SHIFT                      6
#define    SSPI_TASK0_DESC_MSB_TASK0_TX_SELECT_MASK                       0x000000C0
#define    SSPI_TASK0_DESC_MSB_TASK0_RX_SELECT_SHIFT                      4
#define    SSPI_TASK0_DESC_MSB_TASK0_RX_SELECT_MASK                       0x00000030
#define    SSPI_TASK0_DESC_MSB_TASK0_CS_SELECT_SHIFT                      2
#define    SSPI_TASK0_DESC_MSB_TASK0_CS_SELECT_MASK                       0x0000000C
#define    SSPI_TASK0_DESC_MSB_TASK0_CLK_SELECT_SHIFT                     0
#define    SSPI_TASK0_DESC_MSB_TASK0_CLK_SELECT_MASK                      0x00000003

#define SSPI_TASK0_DESC_LSB_OFFSET                                        0x00000104
#define SSPI_TASK0_DESC_LSB_TYPE                                          UInt32
#define SSPI_TASK0_DESC_LSB_RESERVED_MASK                                 0x80FC0000
#define    SSPI_TASK0_DESC_LSB_TASK0_SEQ_POINTER_SHIFT                    26
#define    SSPI_TASK0_DESC_LSB_TASK0_SEQ_POINTER_MASK                     0x7C000000
#define    SSPI_TASK0_DESC_LSB_TASK0_RX_ERRORSTOP_CHK_SHIFT               24
#define    SSPI_TASK0_DESC_LSB_TASK0_RX_ERRORSTOP_CHK_MASK                0x03000000
#define    SSPI_TASK0_DESC_LSB_TASK0_LOOP_SHIFT                           8
#define    SSPI_TASK0_DESC_LSB_TASK0_LOOP_MASK                            0x0003FF00
#define    SSPI_TASK0_DESC_LSB_TASK0_INITIAL_CONDITION_SHIFT              0
#define    SSPI_TASK0_DESC_LSB_TASK0_INITIAL_CONDITION_MASK               0x000000FF

#define SSPI_TASK1_DESC_MSB_OFFSET                                        0x00000108
#define SSPI_TASK1_DESC_MSB_TYPE                                          UInt32
#define SSPI_TASK1_DESC_MSB_RESERVED_MASK                                 0x00000000
#define    SSPI_TASK1_DESC_MSB_TASK1_ENABLE_SHIFT                         31
#define    SSPI_TASK1_DESC_MSB_TASK1_ENABLE_MASK                          0x80000000
#define    SSPI_TASK1_DESC_MSB_TASK1_DO_ONCE_ONLY_SHIFT                   30
#define    SSPI_TASK1_DESC_MSB_TASK1_DO_ONCE_ONLY_MASK                    0x40000000
#define    SSPI_TASK1_DESC_MSB_TASK1_SKIP_SHIFT                           29
#define    SSPI_TASK1_DESC_MSB_TASK1_SKIP_MASK                            0x20000000
#define    SSPI_TASK1_DESC_MSB_TASK1_WBS_SHIFT                            28
#define    SSPI_TASK1_DESC_MSB_TASK1_WBS_MASK                             0x10000000
#define    SSPI_TASK1_DESC_MSB_TASK1_FIFO_BEH_SHIFT                       27
#define    SSPI_TASK1_DESC_MSB_TASK1_FIFO_BEH_MASK                        0x08000000
#define    SSPI_TASK1_DESC_MSB_TASK1_STOP_SCHEDULER_SHIFT                 26
#define    SSPI_TASK1_DESC_MSB_TASK1_STOP_SCHEDULER_MASK                  0x04000000
#define    SSPI_TASK1_DESC_MSB_TASK1_FIFOERROR_STOP_SHIFT                 25
#define    SSPI_TASK1_DESC_MSB_TASK1_FIFOERROR_STOP_MASK                  0x02000000
#define    SSPI_TASK1_DESC_MSB_TASK1_CONTINUOUS_SHIFT                     24
#define    SSPI_TASK1_DESC_MSB_TASK1_CONTINUOUS_MASK                      0x01000000
#define    SSPI_TASK1_DESC_MSB_TASK1_LSBFIRST_SHIFT                       23
#define    SSPI_TASK1_DESC_MSB_TASK1_LSBFIRST_MASK                        0x00800000
#define    SSPI_TASK1_DESC_MSB_TASK1_DONE_INT_SHIFT                       22
#define    SSPI_TASK1_DESC_MSB_TASK1_DONE_INT_MASK                        0x00400000
#define    SSPI_TASK1_DESC_MSB_TASK1_RESET_REPEATCOUNTER_SHIFT            21
#define    SSPI_TASK1_DESC_MSB_TASK1_RESET_REPEATCOUNTER_MASK             0x00200000
#define    SSPI_TASK1_DESC_MSB_TASK1_SLAVECHECK_LARGER_ON_SHIFT           20
#define    SSPI_TASK1_DESC_MSB_TASK1_SLAVECHECK_LARGER_ON_MASK            0x00100000
#define    SSPI_TASK1_DESC_MSB_TASK1_RX_SIGN_EXTENSION_SHIFT              19
#define    SSPI_TASK1_DESC_MSB_TASK1_RX_SIGN_EXTENSION_MASK               0x00080000
#define    SSPI_TASK1_DESC_MSB_TASK1_ASYNC_CS_MODE_SHIFT                  18
#define    SSPI_TASK1_DESC_MSB_TASK1_ASYNC_CS_MODE_MASK                   0x00040000
#define    SSPI_TASK1_DESC_MSB_TASK1_SCLK_IDLE_EXTENSION_SHIFT            17
#define    SSPI_TASK1_DESC_MSB_TASK1_SCLK_IDLE_EXTENSION_MASK             0x00020000
#define    SSPI_TASK1_DESC_MSB_TASK1_TX_TXOEN_SEL_SHIFT                   15
#define    SSPI_TASK1_DESC_MSB_TASK1_TX_TXOEN_SEL_MASK                    0x00018000
#define    SSPI_TASK1_DESC_MSB_TASK1_CS_CSOEN_SEL_SHIFT                   13
#define    SSPI_TASK1_DESC_MSB_TASK1_CS_CSOEN_SEL_MASK                    0x00006000
#define    SSPI_TASK1_DESC_MSB_TASK1_SCLK_SCLKOEN_SEL_SHIFT               11
#define    SSPI_TASK1_DESC_MSB_TASK1_SCLK_SCLKOEN_SEL_MASK                0x00001800
#define    SSPI_TASK1_DESC_MSB_TASK1_TXOEN_CS_SEL_SHIFT                   8
#define    SSPI_TASK1_DESC_MSB_TASK1_TXOEN_CS_SEL_MASK                    0x00000700
#define    SSPI_TASK1_DESC_MSB_TASK1_TX_SELECT_SHIFT                      6
#define    SSPI_TASK1_DESC_MSB_TASK1_TX_SELECT_MASK                       0x000000C0
#define    SSPI_TASK1_DESC_MSB_TASK1_RX_SELECT_SHIFT                      4
#define    SSPI_TASK1_DESC_MSB_TASK1_RX_SELECT_MASK                       0x00000030
#define    SSPI_TASK1_DESC_MSB_TASK1_CS_SELECT_SHIFT                      2
#define    SSPI_TASK1_DESC_MSB_TASK1_CS_SELECT_MASK                       0x0000000C
#define    SSPI_TASK1_DESC_MSB_TASK1_CLK_SELECT_SHIFT                     0
#define    SSPI_TASK1_DESC_MSB_TASK1_CLK_SELECT_MASK                      0x00000003

#define SSPI_TASK1_DESC_LSB_OFFSET                                        0x0000010C
#define SSPI_TASK1_DESC_LSB_TYPE                                          UInt32
#define SSPI_TASK1_DESC_LSB_RESERVED_MASK                                 0x80FC0000
#define    SSPI_TASK1_DESC_LSB_TASK1_SEQ_POINTER_SHIFT                    26
#define    SSPI_TASK1_DESC_LSB_TASK1_SEQ_POINTER_MASK                     0x7C000000
#define    SSPI_TASK1_DESC_LSB_TASK1_RX_ERRORSTOP_CHK_SHIFT               24
#define    SSPI_TASK1_DESC_LSB_TASK1_RX_ERRORSTOP_CHK_MASK                0x03000000
#define    SSPI_TASK1_DESC_LSB_TASK1_LOOP_SHIFT                           8
#define    SSPI_TASK1_DESC_LSB_TASK1_LOOP_MASK                            0x0003FF00
#define    SSPI_TASK1_DESC_LSB_TASK1_INITIAL_CONDITION_SHIFT              0
#define    SSPI_TASK1_DESC_LSB_TASK1_INITIAL_CONDITION_MASK               0x000000FF

#define SSPI_TASK2_DESC_MSB_OFFSET                                        0x00000110
#define SSPI_TASK2_DESC_MSB_TYPE                                          UInt32
#define SSPI_TASK2_DESC_MSB_RESERVED_MASK                                 0x00000000
#define    SSPI_TASK2_DESC_MSB_TASK2_ENABLE_SHIFT                         31
#define    SSPI_TASK2_DESC_MSB_TASK2_ENABLE_MASK                          0x80000000
#define    SSPI_TASK2_DESC_MSB_TASK2_DO_ONCE_ONLY_SHIFT                   30
#define    SSPI_TASK2_DESC_MSB_TASK2_DO_ONCE_ONLY_MASK                    0x40000000
#define    SSPI_TASK2_DESC_MSB_TASK2_SKIP_SHIFT                           29
#define    SSPI_TASK2_DESC_MSB_TASK2_SKIP_MASK                            0x20000000
#define    SSPI_TASK2_DESC_MSB_TASK2_WBS_SHIFT                            28
#define    SSPI_TASK2_DESC_MSB_TASK2_WBS_MASK                             0x10000000
#define    SSPI_TASK2_DESC_MSB_TASK2_FIFO_BEH_SHIFT                       27
#define    SSPI_TASK2_DESC_MSB_TASK2_FIFO_BEH_MASK                        0x08000000
#define    SSPI_TASK2_DESC_MSB_TASK2_STOP_SCHEDULER_SHIFT                 26
#define    SSPI_TASK2_DESC_MSB_TASK2_STOP_SCHEDULER_MASK                  0x04000000
#define    SSPI_TASK2_DESC_MSB_TASK2_FIFOERROR_STOP_SHIFT                 25
#define    SSPI_TASK2_DESC_MSB_TASK2_FIFOERROR_STOP_MASK                  0x02000000
#define    SSPI_TASK2_DESC_MSB_TASK2_CONTINUOUS_SHIFT                     24
#define    SSPI_TASK2_DESC_MSB_TASK2_CONTINUOUS_MASK                      0x01000000
#define    SSPI_TASK2_DESC_MSB_TASK2_LSBFIRST_SHIFT                       23
#define    SSPI_TASK2_DESC_MSB_TASK2_LSBFIRST_MASK                        0x00800000
#define    SSPI_TASK2_DESC_MSB_TASK2_DONE_INT_SHIFT                       22
#define    SSPI_TASK2_DESC_MSB_TASK2_DONE_INT_MASK                        0x00400000
#define    SSPI_TASK2_DESC_MSB_TASK2_RESET_REPEATCOUNTER_SHIFT            21
#define    SSPI_TASK2_DESC_MSB_TASK2_RESET_REPEATCOUNTER_MASK             0x00200000
#define    SSPI_TASK2_DESC_MSB_TASK2_SLAVECHECK_LARGER_ON_SHIFT           20
#define    SSPI_TASK2_DESC_MSB_TASK2_SLAVECHECK_LARGER_ON_MASK            0x00100000
#define    SSPI_TASK2_DESC_MSB_TASK2_RX_SIGN_EXTENSION_SHIFT              19
#define    SSPI_TASK2_DESC_MSB_TASK2_RX_SIGN_EXTENSION_MASK               0x00080000
#define    SSPI_TASK2_DESC_MSB_TASK2_ASYNC_CS_MODE_SHIFT                  18
#define    SSPI_TASK2_DESC_MSB_TASK2_ASYNC_CS_MODE_MASK                   0x00040000
#define    SSPI_TASK2_DESC_MSB_TASK2_SCLK_IDLE_EXTENSION_SHIFT            17
#define    SSPI_TASK2_DESC_MSB_TASK2_SCLK_IDLE_EXTENSION_MASK             0x00020000
#define    SSPI_TASK2_DESC_MSB_TASK2_TX_TXOEN_SEL_SHIFT                   15
#define    SSPI_TASK2_DESC_MSB_TASK2_TX_TXOEN_SEL_MASK                    0x00018000
#define    SSPI_TASK2_DESC_MSB_TASK2_CS_CSOEN_SEL_SHIFT                   13
#define    SSPI_TASK2_DESC_MSB_TASK2_CS_CSOEN_SEL_MASK                    0x00006000
#define    SSPI_TASK2_DESC_MSB_TASK2_SCLK_SCLKOEN_SEL_SHIFT               11
#define    SSPI_TASK2_DESC_MSB_TASK2_SCLK_SCLKOEN_SEL_MASK                0x00001800
#define    SSPI_TASK2_DESC_MSB_TASK2_TXOEN_CS_SEL_SHIFT                   8
#define    SSPI_TASK2_DESC_MSB_TASK2_TXOEN_CS_SEL_MASK                    0x00000700
#define    SSPI_TASK2_DESC_MSB_TASK2_TX_SELECT_SHIFT                      6
#define    SSPI_TASK2_DESC_MSB_TASK2_TX_SELECT_MASK                       0x000000C0
#define    SSPI_TASK2_DESC_MSB_TASK2_RX_SELECT_SHIFT                      4
#define    SSPI_TASK2_DESC_MSB_TASK2_RX_SELECT_MASK                       0x00000030
#define    SSPI_TASK2_DESC_MSB_TASK2_CS_SELECT_SHIFT                      2
#define    SSPI_TASK2_DESC_MSB_TASK2_CS_SELECT_MASK                       0x0000000C
#define    SSPI_TASK2_DESC_MSB_TASK2_CLK_SELECT_SHIFT                     0
#define    SSPI_TASK2_DESC_MSB_TASK2_CLK_SELECT_MASK                      0x00000003

#define SSPI_TASK2_DESC_LSB_OFFSET                                        0x00000114
#define SSPI_TASK2_DESC_LSB_TYPE                                          UInt32
#define SSPI_TASK2_DESC_LSB_RESERVED_MASK                                 0x80FC0000
#define    SSPI_TASK2_DESC_LSB_TASK2_SEQ_POINTER_SHIFT                    26
#define    SSPI_TASK2_DESC_LSB_TASK2_SEQ_POINTER_MASK                     0x7C000000
#define    SSPI_TASK2_DESC_LSB_TASK2_RX_ERRORSTOP_CHK_SHIFT               24
#define    SSPI_TASK2_DESC_LSB_TASK2_RX_ERRORSTOP_CHK_MASK                0x03000000
#define    SSPI_TASK2_DESC_LSB_TASK2_LOOP_SHIFT                           8
#define    SSPI_TASK2_DESC_LSB_TASK2_LOOP_MASK                            0x0003FF00
#define    SSPI_TASK2_DESC_LSB_TASK2_INITIAL_CONDITION_SHIFT              0
#define    SSPI_TASK2_DESC_LSB_TASK2_INITIAL_CONDITION_MASK               0x000000FF

#define SSPI_TASK3_DESC_MSB_OFFSET                                        0x00000118
#define SSPI_TASK3_DESC_MSB_TYPE                                          UInt32
#define SSPI_TASK3_DESC_MSB_RESERVED_MASK                                 0x00000000
#define    SSPI_TASK3_DESC_MSB_TASK3_ENABLE_SHIFT                         31
#define    SSPI_TASK3_DESC_MSB_TASK3_ENABLE_MASK                          0x80000000
#define    SSPI_TASK3_DESC_MSB_TASK3_DO_ONCE_ONLY_SHIFT                   30
#define    SSPI_TASK3_DESC_MSB_TASK3_DO_ONCE_ONLY_MASK                    0x40000000
#define    SSPI_TASK3_DESC_MSB_TASK3_SKIP_SHIFT                           29
#define    SSPI_TASK3_DESC_MSB_TASK3_SKIP_MASK                            0x20000000
#define    SSPI_TASK3_DESC_MSB_TASK3_WBS_SHIFT                            28
#define    SSPI_TASK3_DESC_MSB_TASK3_WBS_MASK                             0x10000000
#define    SSPI_TASK3_DESC_MSB_TASK3_FIFO_BEH_SHIFT                       27
#define    SSPI_TASK3_DESC_MSB_TASK3_FIFO_BEH_MASK                        0x08000000
#define    SSPI_TASK3_DESC_MSB_TASK3_STOP_SCHEDULER_SHIFT                 26
#define    SSPI_TASK3_DESC_MSB_TASK3_STOP_SCHEDULER_MASK                  0x04000000
#define    SSPI_TASK3_DESC_MSB_TASK3_FIFOERROR_STOP_SHIFT                 25
#define    SSPI_TASK3_DESC_MSB_TASK3_FIFOERROR_STOP_MASK                  0x02000000
#define    SSPI_TASK3_DESC_MSB_TASK3_CONTINUOUS_SHIFT                     24
#define    SSPI_TASK3_DESC_MSB_TASK3_CONTINUOUS_MASK                      0x01000000
#define    SSPI_TASK3_DESC_MSB_TASK3_LSBFIRST_SHIFT                       23
#define    SSPI_TASK3_DESC_MSB_TASK3_LSBFIRST_MASK                        0x00800000
#define    SSPI_TASK3_DESC_MSB_TASK3_DONE_INT_SHIFT                       22
#define    SSPI_TASK3_DESC_MSB_TASK3_DONE_INT_MASK                        0x00400000
#define    SSPI_TASK3_DESC_MSB_TASK3_RESET_REPEATCOUNTER_SHIFT            21
#define    SSPI_TASK3_DESC_MSB_TASK3_RESET_REPEATCOUNTER_MASK             0x00200000
#define    SSPI_TASK3_DESC_MSB_TASK3_SLAVECHECK_LARGER_ON_SHIFT           20
#define    SSPI_TASK3_DESC_MSB_TASK3_SLAVECHECK_LARGER_ON_MASK            0x00100000
#define    SSPI_TASK3_DESC_MSB_TASK3_RX_SIGN_EXTENSION_SHIFT              19
#define    SSPI_TASK3_DESC_MSB_TASK3_RX_SIGN_EXTENSION_MASK               0x00080000
#define    SSPI_TASK3_DESC_MSB_TASK3_ASYNC_CS_MODE_SHIFT                  18
#define    SSPI_TASK3_DESC_MSB_TASK3_ASYNC_CS_MODE_MASK                   0x00040000
#define    SSPI_TASK3_DESC_MSB_TASK3_SCLK_IDLE_EXTENSION_SHIFT            17
#define    SSPI_TASK3_DESC_MSB_TASK3_SCLK_IDLE_EXTENSION_MASK             0x00020000
#define    SSPI_TASK3_DESC_MSB_TASK3_TX_TXOEN_SEL_SHIFT                   15
#define    SSPI_TASK3_DESC_MSB_TASK3_TX_TXOEN_SEL_MASK                    0x00018000
#define    SSPI_TASK3_DESC_MSB_TASK3_CS_CSOEN_SEL_SHIFT                   13
#define    SSPI_TASK3_DESC_MSB_TASK3_CS_CSOEN_SEL_MASK                    0x00006000
#define    SSPI_TASK3_DESC_MSB_TASK3_SCLK_SCLKOEN_SEL_SHIFT               11
#define    SSPI_TASK3_DESC_MSB_TASK3_SCLK_SCLKOEN_SEL_MASK                0x00001800
#define    SSPI_TASK3_DESC_MSB_TASK3_TXOEN_CS_SEL_SHIFT                   8
#define    SSPI_TASK3_DESC_MSB_TASK3_TXOEN_CS_SEL_MASK                    0x00000700
#define    SSPI_TASK3_DESC_MSB_TASK3_TX_SELECT_SHIFT                      6
#define    SSPI_TASK3_DESC_MSB_TASK3_TX_SELECT_MASK                       0x000000C0
#define    SSPI_TASK3_DESC_MSB_TASK3_RX_SELECT_SHIFT                      4
#define    SSPI_TASK3_DESC_MSB_TASK3_RX_SELECT_MASK                       0x00000030
#define    SSPI_TASK3_DESC_MSB_TASK3_CS_SELECT_SHIFT                      2
#define    SSPI_TASK3_DESC_MSB_TASK3_CS_SELECT_MASK                       0x0000000C
#define    SSPI_TASK3_DESC_MSB_TASK3_CLK_SELECT_SHIFT                     0
#define    SSPI_TASK3_DESC_MSB_TASK3_CLK_SELECT_MASK                      0x00000003

#define SSPI_TASK3_DESC_LSB_OFFSET                                        0x0000011C
#define SSPI_TASK3_DESC_LSB_TYPE                                          UInt32
#define SSPI_TASK3_DESC_LSB_RESERVED_MASK                                 0x80FC0000
#define    SSPI_TASK3_DESC_LSB_TASK3_SEQ_POINTER_SHIFT                    26
#define    SSPI_TASK3_DESC_LSB_TASK3_SEQ_POINTER_MASK                     0x7C000000
#define    SSPI_TASK3_DESC_LSB_TASK3_RX_ERRORSTOP_CHK_SHIFT               24
#define    SSPI_TASK3_DESC_LSB_TASK3_RX_ERRORSTOP_CHK_MASK                0x03000000
#define    SSPI_TASK3_DESC_LSB_TASK3_LOOP_SHIFT                           8
#define    SSPI_TASK3_DESC_LSB_TASK3_LOOP_MASK                            0x0003FF00
#define    SSPI_TASK3_DESC_LSB_TASK3_INITIAL_CONDITION_SHIFT              0
#define    SSPI_TASK3_DESC_LSB_TASK3_INITIAL_CONDITION_MASK               0x000000FF

#define SSPI_TASK4_DESC_MSB_OFFSET                                        0x00000120
#define SSPI_TASK4_DESC_MSB_TYPE                                          UInt32
#define SSPI_TASK4_DESC_MSB_RESERVED_MASK                                 0x00000000
#define    SSPI_TASK4_DESC_MSB_TASK4_ENABLE_SHIFT                         31
#define    SSPI_TASK4_DESC_MSB_TASK4_ENABLE_MASK                          0x80000000
#define    SSPI_TASK4_DESC_MSB_TASK4_DO_ONCE_ONLY_SHIFT                   30
#define    SSPI_TASK4_DESC_MSB_TASK4_DO_ONCE_ONLY_MASK                    0x40000000
#define    SSPI_TASK4_DESC_MSB_TASK4_SKIP_SHIFT                           29
#define    SSPI_TASK4_DESC_MSB_TASK4_SKIP_MASK                            0x20000000
#define    SSPI_TASK4_DESC_MSB_TASK4_WBS_SHIFT                            28
#define    SSPI_TASK4_DESC_MSB_TASK4_WBS_MASK                             0x10000000
#define    SSPI_TASK4_DESC_MSB_TASK4_FIFO_BEH_SHIFT                       27
#define    SSPI_TASK4_DESC_MSB_TASK4_FIFO_BEH_MASK                        0x08000000
#define    SSPI_TASK4_DESC_MSB_TASK4_STOP_SCHEDULER_SHIFT                 26
#define    SSPI_TASK4_DESC_MSB_TASK4_STOP_SCHEDULER_MASK                  0x04000000
#define    SSPI_TASK4_DESC_MSB_TASK4_FIFOERROR_STOP_SHIFT                 25
#define    SSPI_TASK4_DESC_MSB_TASK4_FIFOERROR_STOP_MASK                  0x02000000
#define    SSPI_TASK4_DESC_MSB_TASK4_CONTINUOUS_SHIFT                     24
#define    SSPI_TASK4_DESC_MSB_TASK4_CONTINUOUS_MASK                      0x01000000
#define    SSPI_TASK4_DESC_MSB_TASK4_LSBFIRST_SHIFT                       23
#define    SSPI_TASK4_DESC_MSB_TASK4_LSBFIRST_MASK                        0x00800000
#define    SSPI_TASK4_DESC_MSB_TASK4_DONE_INT_SHIFT                       22
#define    SSPI_TASK4_DESC_MSB_TASK4_DONE_INT_MASK                        0x00400000
#define    SSPI_TASK4_DESC_MSB_TASK4_RESET_REPEATCOUNTER_SHIFT            21
#define    SSPI_TASK4_DESC_MSB_TASK4_RESET_REPEATCOUNTER_MASK             0x00200000
#define    SSPI_TASK4_DESC_MSB_TASK4_SLAVECHECK_LARGER_ON_SHIFT           20
#define    SSPI_TASK4_DESC_MSB_TASK4_SLAVECHECK_LARGER_ON_MASK            0x00100000
#define    SSPI_TASK4_DESC_MSB_TASK4_RX_SIGN_EXTENSION_SHIFT              19
#define    SSPI_TASK4_DESC_MSB_TASK4_RX_SIGN_EXTENSION_MASK               0x00080000
#define    SSPI_TASK4_DESC_MSB_TASK4_ASYNC_CS_MODE_SHIFT                  18
#define    SSPI_TASK4_DESC_MSB_TASK4_ASYNC_CS_MODE_MASK                   0x00040000
#define    SSPI_TASK4_DESC_MSB_TASK4_SCLK_IDLE_EXTENSION_SHIFT            17
#define    SSPI_TASK4_DESC_MSB_TASK4_SCLK_IDLE_EXTENSION_MASK             0x00020000
#define    SSPI_TASK4_DESC_MSB_TASK4_TX_TXOEN_SEL_SHIFT                   15
#define    SSPI_TASK4_DESC_MSB_TASK4_TX_TXOEN_SEL_MASK                    0x00018000
#define    SSPI_TASK4_DESC_MSB_TASK4_CS_CSOEN_SEL_SHIFT                   13
#define    SSPI_TASK4_DESC_MSB_TASK4_CS_CSOEN_SEL_MASK                    0x00006000
#define    SSPI_TASK4_DESC_MSB_TASK4_SCLK_SCLKOEN_SEL_SHIFT               11
#define    SSPI_TASK4_DESC_MSB_TASK4_SCLK_SCLKOEN_SEL_MASK                0x00001800
#define    SSPI_TASK4_DESC_MSB_TASK4_TXOEN_CS_SEL_SHIFT                   8
#define    SSPI_TASK4_DESC_MSB_TASK4_TXOEN_CS_SEL_MASK                    0x00000700
#define    SSPI_TASK4_DESC_MSB_TASK4_TX_SELECT_SHIFT                      6
#define    SSPI_TASK4_DESC_MSB_TASK4_TX_SELECT_MASK                       0x000000C0
#define    SSPI_TASK4_DESC_MSB_TASK4_RX_SELECT_SHIFT                      4
#define    SSPI_TASK4_DESC_MSB_TASK4_RX_SELECT_MASK                       0x00000030
#define    SSPI_TASK4_DESC_MSB_TASK4_CS_SELECT_SHIFT                      2
#define    SSPI_TASK4_DESC_MSB_TASK4_CS_SELECT_MASK                       0x0000000C
#define    SSPI_TASK4_DESC_MSB_TASK4_CLK_SELECT_SHIFT                     0
#define    SSPI_TASK4_DESC_MSB_TASK4_CLK_SELECT_MASK                      0x00000003

#define SSPI_TASK4_DESC_LSB_OFFSET                                        0x00000124
#define SSPI_TASK4_DESC_LSB_TYPE                                          UInt32
#define SSPI_TASK4_DESC_LSB_RESERVED_MASK                                 0x80FC0000
#define    SSPI_TASK4_DESC_LSB_TASK4_SEQ_POINTER_SHIFT                    26
#define    SSPI_TASK4_DESC_LSB_TASK4_SEQ_POINTER_MASK                     0x7C000000
#define    SSPI_TASK4_DESC_LSB_TASK4_RX_ERRORSTOP_CHK_SHIFT               24
#define    SSPI_TASK4_DESC_LSB_TASK4_RX_ERRORSTOP_CHK_MASK                0x03000000
#define    SSPI_TASK4_DESC_LSB_TASK4_LOOP_SHIFT                           8
#define    SSPI_TASK4_DESC_LSB_TASK4_LOOP_MASK                            0x0003FF00
#define    SSPI_TASK4_DESC_LSB_TASK4_INITIAL_CONDITION_SHIFT              0
#define    SSPI_TASK4_DESC_LSB_TASK4_INITIAL_CONDITION_MASK               0x000000FF

#define SSPI_TASK5_DESC_MSB_OFFSET                                        0x00000128
#define SSPI_TASK5_DESC_MSB_TYPE                                          UInt32
#define SSPI_TASK5_DESC_MSB_RESERVED_MASK                                 0x00000000
#define    SSPI_TASK5_DESC_MSB_TASK5_ENABLE_SHIFT                         31
#define    SSPI_TASK5_DESC_MSB_TASK5_ENABLE_MASK                          0x80000000
#define    SSPI_TASK5_DESC_MSB_TASK5_DO_ONCE_ONLY_SHIFT                   30
#define    SSPI_TASK5_DESC_MSB_TASK5_DO_ONCE_ONLY_MASK                    0x40000000
#define    SSPI_TASK5_DESC_MSB_TASK5_SKIP_SHIFT                           29
#define    SSPI_TASK5_DESC_MSB_TASK5_SKIP_MASK                            0x20000000
#define    SSPI_TASK5_DESC_MSB_TASK5_WBS_SHIFT                            28
#define    SSPI_TASK5_DESC_MSB_TASK5_WBS_MASK                             0x10000000
#define    SSPI_TASK5_DESC_MSB_TASK5_FIFO_BEH_SHIFT                       27
#define    SSPI_TASK5_DESC_MSB_TASK5_FIFO_BEH_MASK                        0x08000000
#define    SSPI_TASK5_DESC_MSB_TASK5_STOP_SCHEDULER_SHIFT                 26
#define    SSPI_TASK5_DESC_MSB_TASK5_STOP_SCHEDULER_MASK                  0x04000000
#define    SSPI_TASK5_DESC_MSB_TASK5_FIFOERROR_STOP_SHIFT                 25
#define    SSPI_TASK5_DESC_MSB_TASK5_FIFOERROR_STOP_MASK                  0x02000000
#define    SSPI_TASK5_DESC_MSB_TASK5_CONTINUOUS_SHIFT                     24
#define    SSPI_TASK5_DESC_MSB_TASK5_CONTINUOUS_MASK                      0x01000000
#define    SSPI_TASK5_DESC_MSB_TASK5_LSBFIRST_SHIFT                       23
#define    SSPI_TASK5_DESC_MSB_TASK5_LSBFIRST_MASK                        0x00800000
#define    SSPI_TASK5_DESC_MSB_TASK5_DONE_INT_SHIFT                       22
#define    SSPI_TASK5_DESC_MSB_TASK5_DONE_INT_MASK                        0x00400000
#define    SSPI_TASK5_DESC_MSB_TASK5_RESET_REPEATCOUNTER_SHIFT            21
#define    SSPI_TASK5_DESC_MSB_TASK5_RESET_REPEATCOUNTER_MASK             0x00200000
#define    SSPI_TASK5_DESC_MSB_TASK5_SLAVECHECK_LARGER_ON_SHIFT           20
#define    SSPI_TASK5_DESC_MSB_TASK5_SLAVECHECK_LARGER_ON_MASK            0x00100000
#define    SSPI_TASK5_DESC_MSB_TASK5_RX_SIGN_EXTENSION_SHIFT              19
#define    SSPI_TASK5_DESC_MSB_TASK5_RX_SIGN_EXTENSION_MASK               0x00080000
#define    SSPI_TASK5_DESC_MSB_TASK5_ASYNC_CS_MODE_SHIFT                  18
#define    SSPI_TASK5_DESC_MSB_TASK5_ASYNC_CS_MODE_MASK                   0x00040000
#define    SSPI_TASK5_DESC_MSB_TASK5_SCLK_IDLE_EXTENSION_SHIFT            17
#define    SSPI_TASK5_DESC_MSB_TASK5_SCLK_IDLE_EXTENSION_MASK             0x00020000
#define    SSPI_TASK5_DESC_MSB_TASK5_TX_TXOEN_SEL_SHIFT                   15
#define    SSPI_TASK5_DESC_MSB_TASK5_TX_TXOEN_SEL_MASK                    0x00018000
#define    SSPI_TASK5_DESC_MSB_TASK5_CS_CSOEN_SEL_SHIFT                   13
#define    SSPI_TASK5_DESC_MSB_TASK5_CS_CSOEN_SEL_MASK                    0x00006000
#define    SSPI_TASK5_DESC_MSB_TASK5_SCLK_SCLKOEN_SEL_SHIFT               11
#define    SSPI_TASK5_DESC_MSB_TASK5_SCLK_SCLKOEN_SEL_MASK                0x00001800
#define    SSPI_TASK5_DESC_MSB_TASK5_TXOEN_CS_SEL_SHIFT                   8
#define    SSPI_TASK5_DESC_MSB_TASK5_TXOEN_CS_SEL_MASK                    0x00000700
#define    SSPI_TASK5_DESC_MSB_TASK5_TX_SELECT_SHIFT                      6
#define    SSPI_TASK5_DESC_MSB_TASK5_TX_SELECT_MASK                       0x000000C0
#define    SSPI_TASK5_DESC_MSB_TASK5_RX_SELECT_SHIFT                      4
#define    SSPI_TASK5_DESC_MSB_TASK5_RX_SELECT_MASK                       0x00000030
#define    SSPI_TASK5_DESC_MSB_TASK5_CS_SELECT_SHIFT                      2
#define    SSPI_TASK5_DESC_MSB_TASK5_CS_SELECT_MASK                       0x0000000C
#define    SSPI_TASK5_DESC_MSB_TASK5_CLK_SELECT_SHIFT                     0
#define    SSPI_TASK5_DESC_MSB_TASK5_CLK_SELECT_MASK                      0x00000003

#define SSPI_TASK5_DESC_LSB_OFFSET                                        0x0000012C
#define SSPI_TASK5_DESC_LSB_TYPE                                          UInt32
#define SSPI_TASK5_DESC_LSB_RESERVED_MASK                                 0x80FC0000
#define    SSPI_TASK5_DESC_LSB_TASK5_SEQ_POINTER_SHIFT                    26
#define    SSPI_TASK5_DESC_LSB_TASK5_SEQ_POINTER_MASK                     0x7C000000
#define    SSPI_TASK5_DESC_LSB_TASK5_RX_ERRORSTOP_CHK_SHIFT               24
#define    SSPI_TASK5_DESC_LSB_TASK5_RX_ERRORSTOP_CHK_MASK                0x03000000
#define    SSPI_TASK5_DESC_LSB_TASK5_LOOP_SHIFT                           8
#define    SSPI_TASK5_DESC_LSB_TASK5_LOOP_MASK                            0x0003FF00
#define    SSPI_TASK5_DESC_LSB_TASK5_INITIAL_CONDITION_SHIFT              0
#define    SSPI_TASK5_DESC_LSB_TASK5_INITIAL_CONDITION_MASK               0x000000FF

#define SSPI_TASK6_DESC_MSB_OFFSET                                        0x00000130
#define SSPI_TASK6_DESC_MSB_TYPE                                          UInt32
#define SSPI_TASK6_DESC_MSB_RESERVED_MASK                                 0x00000000
#define    SSPI_TASK6_DESC_MSB_TASK6_ENABLE_SHIFT                         31
#define    SSPI_TASK6_DESC_MSB_TASK6_ENABLE_MASK                          0x80000000
#define    SSPI_TASK6_DESC_MSB_TASK6_DO_ONCE_ONLY_SHIFT                   30
#define    SSPI_TASK6_DESC_MSB_TASK6_DO_ONCE_ONLY_MASK                    0x40000000
#define    SSPI_TASK6_DESC_MSB_TASK6_SKIP_SHIFT                           29
#define    SSPI_TASK6_DESC_MSB_TASK6_SKIP_MASK                            0x20000000
#define    SSPI_TASK6_DESC_MSB_TASK6_WBS_SHIFT                            28
#define    SSPI_TASK6_DESC_MSB_TASK6_WBS_MASK                             0x10000000
#define    SSPI_TASK6_DESC_MSB_TASK6_FIFO_BEH_SHIFT                       27
#define    SSPI_TASK6_DESC_MSB_TASK6_FIFO_BEH_MASK                        0x08000000
#define    SSPI_TASK6_DESC_MSB_TASK6_STOP_SCHEDULER_SHIFT                 26
#define    SSPI_TASK6_DESC_MSB_TASK6_STOP_SCHEDULER_MASK                  0x04000000
#define    SSPI_TASK6_DESC_MSB_TASK6_FIFOERROR_STOP_SHIFT                 25
#define    SSPI_TASK6_DESC_MSB_TASK6_FIFOERROR_STOP_MASK                  0x02000000
#define    SSPI_TASK6_DESC_MSB_TASK6_CONTINUOUS_SHIFT                     24
#define    SSPI_TASK6_DESC_MSB_TASK6_CONTINUOUS_MASK                      0x01000000
#define    SSPI_TASK6_DESC_MSB_TASK6_LSBFIRST_SHIFT                       23
#define    SSPI_TASK6_DESC_MSB_TASK6_LSBFIRST_MASK                        0x00800000
#define    SSPI_TASK6_DESC_MSB_TASK6_DONE_INT_SHIFT                       22
#define    SSPI_TASK6_DESC_MSB_TASK6_DONE_INT_MASK                        0x00400000
#define    SSPI_TASK6_DESC_MSB_TASK6_RESET_REPEATCOUNTER_SHIFT            21
#define    SSPI_TASK6_DESC_MSB_TASK6_RESET_REPEATCOUNTER_MASK             0x00200000
#define    SSPI_TASK6_DESC_MSB_TASK6_SLAVECHECK_LARGER_ON_SHIFT           20
#define    SSPI_TASK6_DESC_MSB_TASK6_SLAVECHECK_LARGER_ON_MASK            0x00100000
#define    SSPI_TASK6_DESC_MSB_TASK6_RX_SIGN_EXTENSION_SHIFT              19
#define    SSPI_TASK6_DESC_MSB_TASK6_RX_SIGN_EXTENSION_MASK               0x00080000
#define    SSPI_TASK6_DESC_MSB_TASK6_ASYNC_CS_MODE_SHIFT                  18
#define    SSPI_TASK6_DESC_MSB_TASK6_ASYNC_CS_MODE_MASK                   0x00040000
#define    SSPI_TASK6_DESC_MSB_TASK6_SCLK_IDLE_EXTENSION_SHIFT            17
#define    SSPI_TASK6_DESC_MSB_TASK6_SCLK_IDLE_EXTENSION_MASK             0x00020000
#define    SSPI_TASK6_DESC_MSB_TASK6_TX_TXOEN_SEL_SHIFT                   15
#define    SSPI_TASK6_DESC_MSB_TASK6_TX_TXOEN_SEL_MASK                    0x00018000
#define    SSPI_TASK6_DESC_MSB_TASK6_CS_CSOEN_SEL_SHIFT                   13
#define    SSPI_TASK6_DESC_MSB_TASK6_CS_CSOEN_SEL_MASK                    0x00006000
#define    SSPI_TASK6_DESC_MSB_TASK6_SCLK_SCLKOEN_SEL_SHIFT               11
#define    SSPI_TASK6_DESC_MSB_TASK6_SCLK_SCLKOEN_SEL_MASK                0x00001800
#define    SSPI_TASK6_DESC_MSB_TASK6_TXOEN_CS_SEL_SHIFT                   8
#define    SSPI_TASK6_DESC_MSB_TASK6_TXOEN_CS_SEL_MASK                    0x00000700
#define    SSPI_TASK6_DESC_MSB_TASK6_TX_SELECT_SHIFT                      6
#define    SSPI_TASK6_DESC_MSB_TASK6_TX_SELECT_MASK                       0x000000C0
#define    SSPI_TASK6_DESC_MSB_TASK6_RX_SELECT_SHIFT                      4
#define    SSPI_TASK6_DESC_MSB_TASK6_RX_SELECT_MASK                       0x00000030
#define    SSPI_TASK6_DESC_MSB_TASK6_CS_SELECT_SHIFT                      2
#define    SSPI_TASK6_DESC_MSB_TASK6_CS_SELECT_MASK                       0x0000000C
#define    SSPI_TASK6_DESC_MSB_TASK6_CLK_SELECT_SHIFT                     0
#define    SSPI_TASK6_DESC_MSB_TASK6_CLK_SELECT_MASK                      0x00000003

#define SSPI_TASK6_DESC_LSB_OFFSET                                        0x00000134
#define SSPI_TASK6_DESC_LSB_TYPE                                          UInt32
#define SSPI_TASK6_DESC_LSB_RESERVED_MASK                                 0x80FC0000
#define    SSPI_TASK6_DESC_LSB_TASK6_SEQ_POINTER_SHIFT                    26
#define    SSPI_TASK6_DESC_LSB_TASK6_SEQ_POINTER_MASK                     0x7C000000
#define    SSPI_TASK6_DESC_LSB_TASK6_RX_ERRORSTOP_CHK_SHIFT               24
#define    SSPI_TASK6_DESC_LSB_TASK6_RX_ERRORSTOP_CHK_MASK                0x03000000
#define    SSPI_TASK6_DESC_LSB_TASK6_LOOP_SHIFT                           8
#define    SSPI_TASK6_DESC_LSB_TASK6_LOOP_MASK                            0x0003FF00
#define    SSPI_TASK6_DESC_LSB_TASK6_INITIAL_CONDITION_SHIFT              0
#define    SSPI_TASK6_DESC_LSB_TASK6_INITIAL_CONDITION_MASK               0x000000FF

#define SSPI_TASK7_DESC_MSB_OFFSET                                        0x00000138
#define SSPI_TASK7_DESC_MSB_TYPE                                          UInt32
#define SSPI_TASK7_DESC_MSB_RESERVED_MASK                                 0x00000000
#define    SSPI_TASK7_DESC_MSB_TASK7_ENABLE_SHIFT                         31
#define    SSPI_TASK7_DESC_MSB_TASK7_ENABLE_MASK                          0x80000000
#define    SSPI_TASK7_DESC_MSB_TASK7_DO_ONCE_ONLY_SHIFT                   30
#define    SSPI_TASK7_DESC_MSB_TASK7_DO_ONCE_ONLY_MASK                    0x40000000
#define    SSPI_TASK7_DESC_MSB_TASK7_SKIP_SHIFT                           29
#define    SSPI_TASK7_DESC_MSB_TASK7_SKIP_MASK                            0x20000000
#define    SSPI_TASK7_DESC_MSB_TASK7_WBS_SHIFT                            28
#define    SSPI_TASK7_DESC_MSB_TASK7_WBS_MASK                             0x10000000
#define    SSPI_TASK7_DESC_MSB_TASK7_FIFO_BEH_SHIFT                       27
#define    SSPI_TASK7_DESC_MSB_TASK7_FIFO_BEH_MASK                        0x08000000
#define    SSPI_TASK7_DESC_MSB_TASK7_STOP_SCHEDULER_SHIFT                 26
#define    SSPI_TASK7_DESC_MSB_TASK7_STOP_SCHEDULER_MASK                  0x04000000
#define    SSPI_TASK7_DESC_MSB_TASK7_FIFOERROR_STOP_SHIFT                 25
#define    SSPI_TASK7_DESC_MSB_TASK7_FIFOERROR_STOP_MASK                  0x02000000
#define    SSPI_TASK7_DESC_MSB_TASK7_CONTINUOUS_SHIFT                     24
#define    SSPI_TASK7_DESC_MSB_TASK7_CONTINUOUS_MASK                      0x01000000
#define    SSPI_TASK7_DESC_MSB_TASK7_LSBFIRST_SHIFT                       23
#define    SSPI_TASK7_DESC_MSB_TASK7_LSBFIRST_MASK                        0x00800000
#define    SSPI_TASK7_DESC_MSB_TASK7_DONE_INT_SHIFT                       22
#define    SSPI_TASK7_DESC_MSB_TASK7_DONE_INT_MASK                        0x00400000
#define    SSPI_TASK7_DESC_MSB_TASK7_RESET_REPEATCOUNTER_SHIFT            21
#define    SSPI_TASK7_DESC_MSB_TASK7_RESET_REPEATCOUNTER_MASK             0x00200000
#define    SSPI_TASK7_DESC_MSB_TASK7_SLAVECHECK_LARGER_ON_SHIFT           20
#define    SSPI_TASK7_DESC_MSB_TASK7_SLAVECHECK_LARGER_ON_MASK            0x00100000
#define    SSPI_TASK7_DESC_MSB_TASK7_RX_SIGN_EXTENSION_SHIFT              19
#define    SSPI_TASK7_DESC_MSB_TASK7_RX_SIGN_EXTENSION_MASK               0x00080000
#define    SSPI_TASK7_DESC_MSB_TASK7_ASYNC_CS_MODE_SHIFT                  18
#define    SSPI_TASK7_DESC_MSB_TASK7_ASYNC_CS_MODE_MASK                   0x00040000
#define    SSPI_TASK7_DESC_MSB_TASK7_SCLK_IDLE_EXTENSION_SHIFT            17
#define    SSPI_TASK7_DESC_MSB_TASK7_SCLK_IDLE_EXTENSION_MASK             0x00020000
#define    SSPI_TASK7_DESC_MSB_TASK7_TX_TXOEN_SEL_SHIFT                   15
#define    SSPI_TASK7_DESC_MSB_TASK7_TX_TXOEN_SEL_MASK                    0x00018000
#define    SSPI_TASK7_DESC_MSB_TASK7_CS_CSOEN_SEL_SHIFT                   13
#define    SSPI_TASK7_DESC_MSB_TASK7_CS_CSOEN_SEL_MASK                    0x00006000
#define    SSPI_TASK7_DESC_MSB_TASK7_SCLK_SCLKOEN_SEL_SHIFT               11
#define    SSPI_TASK7_DESC_MSB_TASK7_SCLK_SCLKOEN_SEL_MASK                0x00001800
#define    SSPI_TASK7_DESC_MSB_TASK7_TXOEN_CS_SEL_SHIFT                   8
#define    SSPI_TASK7_DESC_MSB_TASK7_TXOEN_CS_SEL_MASK                    0x00000700
#define    SSPI_TASK7_DESC_MSB_TASK7_TX_SELECT_SHIFT                      6
#define    SSPI_TASK7_DESC_MSB_TASK7_TX_SELECT_MASK                       0x000000C0
#define    SSPI_TASK7_DESC_MSB_TASK7_RX_SELECT_SHIFT                      4
#define    SSPI_TASK7_DESC_MSB_TASK7_RX_SELECT_MASK                       0x00000030
#define    SSPI_TASK7_DESC_MSB_TASK7_CS_SELECT_SHIFT                      2
#define    SSPI_TASK7_DESC_MSB_TASK7_CS_SELECT_MASK                       0x0000000C
#define    SSPI_TASK7_DESC_MSB_TASK7_CLK_SELECT_SHIFT                     0
#define    SSPI_TASK7_DESC_MSB_TASK7_CLK_SELECT_MASK                      0x00000003

#define SSPI_TASK7_DESC_LSB_OFFSET                                        0x0000013C
#define SSPI_TASK7_DESC_LSB_TYPE                                          UInt32
#define SSPI_TASK7_DESC_LSB_RESERVED_MASK                                 0x80FC0000
#define    SSPI_TASK7_DESC_LSB_TASK7_SEQ_POINTER_SHIFT                    26
#define    SSPI_TASK7_DESC_LSB_TASK7_SEQ_POINTER_MASK                     0x7C000000
#define    SSPI_TASK7_DESC_LSB_TASK7_RX_ERRORSTOP_CHK_SHIFT               24
#define    SSPI_TASK7_DESC_LSB_TASK7_RX_ERRORSTOP_CHK_MASK                0x03000000
#define    SSPI_TASK7_DESC_LSB_TASK7_LOOP_SHIFT                           8
#define    SSPI_TASK7_DESC_LSB_TASK7_LOOP_MASK                            0x0003FF00
#define    SSPI_TASK7_DESC_LSB_TASK7_INITIAL_CONDITION_SHIFT              0
#define    SSPI_TASK7_DESC_LSB_TASK7_INITIAL_CONDITION_MASK               0x000000FF

#define SSPI_PATTERN_0_CONTROL_OFFSET                                     0x000001A0
#define SSPI_PATTERN_0_CONTROL_TYPE                                       UInt32
#define SSPI_PATTERN_0_CONTROL_RESERVED_MASK                              0xFFFC00E0
#define    SSPI_PATTERN_0_CONTROL_PATTERN0_EXTENSION_CHECK_SHIFT          17
#define    SSPI_PATTERN_0_CONTROL_PATTERN0_EXTENSION_CHECK_MASK           0x00020000
#define    SSPI_PATTERN_0_CONTROL_PATTERN0_IDLE_EXTENSION_SHIFT           16
#define    SSPI_PATTERN_0_CONTROL_PATTERN0_IDLE_EXTENSION_MASK            0x00010000
#define    SSPI_PATTERN_0_CONTROL_PATTERN0_FINAL_SHIFT                    12
#define    SSPI_PATTERN_0_CONTROL_PATTERN0_FINAL_MASK                     0x0000F000
#define    SSPI_PATTERN_0_CONTROL_PATTERN0_INITIAL_SHIFT                  8
#define    SSPI_PATTERN_0_CONTROL_PATTERN0_INITIAL_MASK                   0x00000F00
#define    SSPI_PATTERN_0_CONTROL_PATTERN0_LENGTH_SHIFT                   0
#define    SSPI_PATTERN_0_CONTROL_PATTERN0_LENGTH_MASK                    0x0000001F

#define SSPI_PATTERN_1_CONTROL_OFFSET                                     0x000001A4
#define SSPI_PATTERN_1_CONTROL_TYPE                                       UInt32
#define SSPI_PATTERN_1_CONTROL_RESERVED_MASK                              0xFFFC00E0
#define    SSPI_PATTERN_1_CONTROL_PATTERN1_EXTENSION_CHECK_SHIFT          17
#define    SSPI_PATTERN_1_CONTROL_PATTERN1_EXTENSION_CHECK_MASK           0x00020000
#define    SSPI_PATTERN_1_CONTROL_PATTERN1_IDLE_EXTENSION_SHIFT           16
#define    SSPI_PATTERN_1_CONTROL_PATTERN1_IDLE_EXTENSION_MASK            0x00010000
#define    SSPI_PATTERN_1_CONTROL_PATTERN1_FINAL_SHIFT                    12
#define    SSPI_PATTERN_1_CONTROL_PATTERN1_FINAL_MASK                     0x0000F000
#define    SSPI_PATTERN_1_CONTROL_PATTERN1_INITIAL_SHIFT                  8
#define    SSPI_PATTERN_1_CONTROL_PATTERN1_INITIAL_MASK                   0x00000F00
#define    SSPI_PATTERN_1_CONTROL_PATTERN1_LENGTH_SHIFT                   0
#define    SSPI_PATTERN_1_CONTROL_PATTERN1_LENGTH_MASK                    0x0000001F

#define SSPI_PATTERN_2_CONTROL_OFFSET                                     0x000001A8
#define SSPI_PATTERN_2_CONTROL_TYPE                                       UInt32
#define SSPI_PATTERN_2_CONTROL_RESERVED_MASK                              0xFFFC00E0
#define    SSPI_PATTERN_2_CONTROL_PATTERN2_EXTENSION_CHECK_SHIFT          17
#define    SSPI_PATTERN_2_CONTROL_PATTERN2_EXTENSION_CHECK_MASK           0x00020000
#define    SSPI_PATTERN_2_CONTROL_PATTERN2_IDLE_EXTENSION_SHIFT           16
#define    SSPI_PATTERN_2_CONTROL_PATTERN2_IDLE_EXTENSION_MASK            0x00010000
#define    SSPI_PATTERN_2_CONTROL_PATTERN2_FINAL_SHIFT                    12
#define    SSPI_PATTERN_2_CONTROL_PATTERN2_FINAL_MASK                     0x0000F000
#define    SSPI_PATTERN_2_CONTROL_PATTERN2_INITIAL_SHIFT                  8
#define    SSPI_PATTERN_2_CONTROL_PATTERN2_INITIAL_MASK                   0x00000F00
#define    SSPI_PATTERN_2_CONTROL_PATTERN2_LENGTH_SHIFT                   0
#define    SSPI_PATTERN_2_CONTROL_PATTERN2_LENGTH_MASK                    0x0000001F

#define SSPI_PATTERN_3_CONTROL_OFFSET                                     0x000001AC
#define SSPI_PATTERN_3_CONTROL_TYPE                                       UInt32
#define SSPI_PATTERN_3_CONTROL_RESERVED_MASK                              0xFFFC00E0
#define    SSPI_PATTERN_3_CONTROL_PATTERN3_EXTENSION_CHECK_SHIFT          17
#define    SSPI_PATTERN_3_CONTROL_PATTERN3_EXTENSION_CHECK_MASK           0x00020000
#define    SSPI_PATTERN_3_CONTROL_PATTERN3_IDLE_EXTENSION_SHIFT           16
#define    SSPI_PATTERN_3_CONTROL_PATTERN3_IDLE_EXTENSION_MASK            0x00010000
#define    SSPI_PATTERN_3_CONTROL_PATTERN3_FINAL_SHIFT                    12
#define    SSPI_PATTERN_3_CONTROL_PATTERN3_FINAL_MASK                     0x0000F000
#define    SSPI_PATTERN_3_CONTROL_PATTERN3_INITIAL_SHIFT                  8
#define    SSPI_PATTERN_3_CONTROL_PATTERN3_INITIAL_MASK                   0x00000F00
#define    SSPI_PATTERN_3_CONTROL_PATTERN3_LENGTH_SHIFT                   0
#define    SSPI_PATTERN_3_CONTROL_PATTERN3_LENGTH_MASK                    0x0000001F

#define SSPI_SEQUENCE_0_OFFSET                                            0x00000200
#define SSPI_SEQUENCE_0_TYPE                                              UInt32
#define SSPI_SEQUENCE_0_RESERVED_MASK                                     0x00000000
#define    SSPI_SEQUENCE_0_SEQ0_OPCODE_SHIFT                              30
#define    SSPI_SEQUENCE_0_SEQ0_OPCODE_MASK                               0xC0000000
#define    SSPI_SEQUENCE_0_SEQ0_PATTERNMODE_SHIFT                         29
#define    SSPI_SEQUENCE_0_SEQ0_PATTERNMODE_MASK                          0x20000000
#define    SSPI_SEQUENCE_0_SEQ0_NEXT_PC_SHIFT                             24
#define    SSPI_SEQUENCE_0_SEQ0_NEXT_PC_MASK                              0x1F000000
#define    SSPI_SEQUENCE_0_SEQ0_REPEAT_COUNT_SHIFT                        16
#define    SSPI_SEQUENCE_0_SEQ0_REPEAT_COUNT_MASK                         0x00FF0000
#define    SSPI_SEQUENCE_0_SEQ0_FRAME_DEF_SEL_SHIFT                       13
#define    SSPI_SEQUENCE_0_SEQ0_FRAME_DEF_SEL_MASK                        0x0000E000
#define    SSPI_SEQUENCE_0_SEQ0_RECEIVE_AUDIO_ON_SHIFT                    12
#define    SSPI_SEQUENCE_0_SEQ0_RECEIVE_AUDIO_ON_MASK                     0x00001000
#define    SSPI_SEQUENCE_0_SEQ0_CLK_IDLE_SHIFT                            11
#define    SSPI_SEQUENCE_0_SEQ0_CLK_IDLE_MASK                             0x00000800
#define    SSPI_SEQUENCE_0_SEQ0_CS_ACTIVATE_SHIFT                         10
#define    SSPI_SEQUENCE_0_SEQ0_CS_ACTIVATE_MASK                          0x00000400
#define    SSPI_SEQUENCE_0_SEQ0_CS_DEACTIVATE_SHIFT                       9
#define    SSPI_SEQUENCE_0_SEQ0_CS_DEACTIVATE_MASK                        0x00000200
#define    SSPI_SEQUENCE_0_SEQ0_TRANSMIT_SHIFT                            8
#define    SSPI_SEQUENCE_0_SEQ0_TRANSMIT_MASK                             0x00000100
#define    SSPI_SEQUENCE_0_SEQ0_FIFOTX_SEL_SHIFT                          6
#define    SSPI_SEQUENCE_0_SEQ0_FIFOTX_SEL_MASK                           0x000000C0
#define    SSPI_SEQUENCE_0_SEQ0_SIDETONE_TX_ON_SHIFT                      5
#define    SSPI_SEQUENCE_0_SEQ0_SIDETONE_TX_ON_MASK                       0x00000020
#define    SSPI_SEQUENCE_0_SEQ0_TXOEN_ACTIVE_SHIFT                        4
#define    SSPI_SEQUENCE_0_SEQ0_TXOEN_ACTIVE_MASK                         0x00000010
#define    SSPI_SEQUENCE_0_SEQ0_RECEIVE_SHIFT                             3
#define    SSPI_SEQUENCE_0_SEQ0_RECEIVE_MASK                              0x00000008
#define    SSPI_SEQUENCE_0_SEQ0_FIFORX_SEL_SHIFT                          1
#define    SSPI_SEQUENCE_0_SEQ0_FIFORX_SEL_MASK                           0x00000006
#define    SSPI_SEQUENCE_0_SEQ0_SIDETONE_RX_ON_SHIFT                      0
#define    SSPI_SEQUENCE_0_SEQ0_SIDETONE_RX_ON_MASK                       0x00000001

#define SSPI_SEQUENCE_1_OFFSET                                            0x00000204
#define SSPI_SEQUENCE_1_TYPE                                              UInt32
#define SSPI_SEQUENCE_1_RESERVED_MASK                                     0x00000000
#define    SSPI_SEQUENCE_1_SEQ1_OPCODE_SHIFT                              30
#define    SSPI_SEQUENCE_1_SEQ1_OPCODE_MASK                               0xC0000000
#define    SSPI_SEQUENCE_1_SEQ1_PATTERNMODE_SHIFT                         29
#define    SSPI_SEQUENCE_1_SEQ1_PATTERNMODE_MASK                          0x20000000
#define    SSPI_SEQUENCE_1_SEQ1_NEXT_PC_SHIFT                             24
#define    SSPI_SEQUENCE_1_SEQ1_NEXT_PC_MASK                              0x1F000000
#define    SSPI_SEQUENCE_1_SEQ1_REPEAT_COUNT_SHIFT                        16
#define    SSPI_SEQUENCE_1_SEQ1_REPEAT_COUNT_MASK                         0x00FF0000
#define    SSPI_SEQUENCE_1_SEQ1_FRAME_DEF_SEL_SHIFT                       13
#define    SSPI_SEQUENCE_1_SEQ1_FRAME_DEF_SEL_MASK                        0x0000E000
#define    SSPI_SEQUENCE_1_SEQ1_RECEIVE_AUDIO_ON_SHIFT                    12
#define    SSPI_SEQUENCE_1_SEQ1_RECEIVE_AUDIO_ON_MASK                     0x00001000
#define    SSPI_SEQUENCE_1_SEQ1_CLK_IDLE_SHIFT                            11
#define    SSPI_SEQUENCE_1_SEQ1_CLK_IDLE_MASK                             0x00000800
#define    SSPI_SEQUENCE_1_SEQ1_CS_ACTIVATE_SHIFT                         10
#define    SSPI_SEQUENCE_1_SEQ1_CS_ACTIVATE_MASK                          0x00000400
#define    SSPI_SEQUENCE_1_SEQ1_CS_DEACTIVATE_SHIFT                       9
#define    SSPI_SEQUENCE_1_SEQ1_CS_DEACTIVATE_MASK                        0x00000200
#define    SSPI_SEQUENCE_1_SEQ1_TRANSMIT_SHIFT                            8
#define    SSPI_SEQUENCE_1_SEQ1_TRANSMIT_MASK                             0x00000100
#define    SSPI_SEQUENCE_1_SEQ1_FIFOTX_SEL_SHIFT                          6
#define    SSPI_SEQUENCE_1_SEQ1_FIFOTX_SEL_MASK                           0x000000C0
#define    SSPI_SEQUENCE_1_SEQ1_SIDETONE_TX_ON_SHIFT                      5
#define    SSPI_SEQUENCE_1_SEQ1_SIDETONE_TX_ON_MASK                       0x00000020
#define    SSPI_SEQUENCE_1_SEQ1_TXOEN_ACTIVE_SHIFT                        4
#define    SSPI_SEQUENCE_1_SEQ1_TXOEN_ACTIVE_MASK                         0x00000010
#define    SSPI_SEQUENCE_1_SEQ1_RECEIVE_SHIFT                             3
#define    SSPI_SEQUENCE_1_SEQ1_RECEIVE_MASK                              0x00000008
#define    SSPI_SEQUENCE_1_SEQ1_FIFORX_SEL_SHIFT                          1
#define    SSPI_SEQUENCE_1_SEQ1_FIFORX_SEL_MASK                           0x00000006
#define    SSPI_SEQUENCE_1_SEQ1_SIDETONE_RX_ON_SHIFT                      0
#define    SSPI_SEQUENCE_1_SEQ1_SIDETONE_RX_ON_MASK                       0x00000001

#define SSPI_SEQUENCE_2_OFFSET                                            0x00000208
#define SSPI_SEQUENCE_2_TYPE                                              UInt32
#define SSPI_SEQUENCE_2_RESERVED_MASK                                     0x00000000
#define    SSPI_SEQUENCE_2_SEQ2_OPCODE_SHIFT                              30
#define    SSPI_SEQUENCE_2_SEQ2_OPCODE_MASK                               0xC0000000
#define    SSPI_SEQUENCE_2_SEQ2_PATTERNMODE_SHIFT                         29
#define    SSPI_SEQUENCE_2_SEQ2_PATTERNMODE_MASK                          0x20000000
#define    SSPI_SEQUENCE_2_SEQ2_NEXT_PC_SHIFT                             24
#define    SSPI_SEQUENCE_2_SEQ2_NEXT_PC_MASK                              0x1F000000
#define    SSPI_SEQUENCE_2_SEQ2_REPEAT_COUNT_SHIFT                        16
#define    SSPI_SEQUENCE_2_SEQ2_REPEAT_COUNT_MASK                         0x00FF0000
#define    SSPI_SEQUENCE_2_SEQ2_FRAME_DEF_SEL_SHIFT                       13
#define    SSPI_SEQUENCE_2_SEQ2_FRAME_DEF_SEL_MASK                        0x0000E000
#define    SSPI_SEQUENCE_2_SEQ2_RECEIVE_AUDIO_ON_SHIFT                    12
#define    SSPI_SEQUENCE_2_SEQ2_RECEIVE_AUDIO_ON_MASK                     0x00001000
#define    SSPI_SEQUENCE_2_SEQ2_CLK_IDLE_SHIFT                            11
#define    SSPI_SEQUENCE_2_SEQ2_CLK_IDLE_MASK                             0x00000800
#define    SSPI_SEQUENCE_2_SEQ2_CS_ACTIVATE_SHIFT                         10
#define    SSPI_SEQUENCE_2_SEQ2_CS_ACTIVATE_MASK                          0x00000400
#define    SSPI_SEQUENCE_2_SEQ2_CS_DEACTIVATE_SHIFT                       9
#define    SSPI_SEQUENCE_2_SEQ2_CS_DEACTIVATE_MASK                        0x00000200
#define    SSPI_SEQUENCE_2_SEQ2_TRANSMIT_SHIFT                            8
#define    SSPI_SEQUENCE_2_SEQ2_TRANSMIT_MASK                             0x00000100
#define    SSPI_SEQUENCE_2_SEQ2_FIFOTX_SEL_SHIFT                          6
#define    SSPI_SEQUENCE_2_SEQ2_FIFOTX_SEL_MASK                           0x000000C0
#define    SSPI_SEQUENCE_2_SEQ2_SIDETONE_TX_ON_SHIFT                      5
#define    SSPI_SEQUENCE_2_SEQ2_SIDETONE_TX_ON_MASK                       0x00000020
#define    SSPI_SEQUENCE_2_SEQ2_TXOEN_ACTIVE_SHIFT                        4
#define    SSPI_SEQUENCE_2_SEQ2_TXOEN_ACTIVE_MASK                         0x00000010
#define    SSPI_SEQUENCE_2_SEQ2_RECEIVE_SHIFT                             3
#define    SSPI_SEQUENCE_2_SEQ2_RECEIVE_MASK                              0x00000008
#define    SSPI_SEQUENCE_2_SEQ2_FIFORX_SEL_SHIFT                          1
#define    SSPI_SEQUENCE_2_SEQ2_FIFORX_SEL_MASK                           0x00000006
#define    SSPI_SEQUENCE_2_SEQ2_SIDETONE_RX_ON_SHIFT                      0
#define    SSPI_SEQUENCE_2_SEQ2_SIDETONE_RX_ON_MASK                       0x00000001

#define SSPI_SEQUENCE_3_OFFSET                                            0x0000020C
#define SSPI_SEQUENCE_3_TYPE                                              UInt32
#define SSPI_SEQUENCE_3_RESERVED_MASK                                     0x00000000
#define    SSPI_SEQUENCE_3_SEQ3_OPCODE_SHIFT                              30
#define    SSPI_SEQUENCE_3_SEQ3_OPCODE_MASK                               0xC0000000
#define    SSPI_SEQUENCE_3_SEQ3_PATTERNMODE_SHIFT                         29
#define    SSPI_SEQUENCE_3_SEQ3_PATTERNMODE_MASK                          0x20000000
#define    SSPI_SEQUENCE_3_SEQ3_NEXT_PC_SHIFT                             24
#define    SSPI_SEQUENCE_3_SEQ3_NEXT_PC_MASK                              0x1F000000
#define    SSPI_SEQUENCE_3_SEQ3_REPEAT_COUNT_SHIFT                        16
#define    SSPI_SEQUENCE_3_SEQ3_REPEAT_COUNT_MASK                         0x00FF0000
#define    SSPI_SEQUENCE_3_SEQ3_FRAME_DEF_SEL_SHIFT                       13
#define    SSPI_SEQUENCE_3_SEQ3_FRAME_DEF_SEL_MASK                        0x0000E000
#define    SSPI_SEQUENCE_3_SEQ3_RECEIVE_AUDIO_ON_SHIFT                    12
#define    SSPI_SEQUENCE_3_SEQ3_RECEIVE_AUDIO_ON_MASK                     0x00001000
#define    SSPI_SEQUENCE_3_SEQ3_CLK_IDLE_SHIFT                            11
#define    SSPI_SEQUENCE_3_SEQ3_CLK_IDLE_MASK                             0x00000800
#define    SSPI_SEQUENCE_3_SEQ3_CS_ACTIVATE_SHIFT                         10
#define    SSPI_SEQUENCE_3_SEQ3_CS_ACTIVATE_MASK                          0x00000400
#define    SSPI_SEQUENCE_3_SEQ3_CS_DEACTIVATE_SHIFT                       9
#define    SSPI_SEQUENCE_3_SEQ3_CS_DEACTIVATE_MASK                        0x00000200
#define    SSPI_SEQUENCE_3_SEQ3_TRANSMIT_SHIFT                            8
#define    SSPI_SEQUENCE_3_SEQ3_TRANSMIT_MASK                             0x00000100
#define    SSPI_SEQUENCE_3_SEQ3_FIFOTX_SEL_SHIFT                          6
#define    SSPI_SEQUENCE_3_SEQ3_FIFOTX_SEL_MASK                           0x000000C0
#define    SSPI_SEQUENCE_3_SEQ3_SIDETONE_TX_ON_SHIFT                      5
#define    SSPI_SEQUENCE_3_SEQ3_SIDETONE_TX_ON_MASK                       0x00000020
#define    SSPI_SEQUENCE_3_SEQ3_TXOEN_ACTIVE_SHIFT                        4
#define    SSPI_SEQUENCE_3_SEQ3_TXOEN_ACTIVE_MASK                         0x00000010
#define    SSPI_SEQUENCE_3_SEQ3_RECEIVE_SHIFT                             3
#define    SSPI_SEQUENCE_3_SEQ3_RECEIVE_MASK                              0x00000008
#define    SSPI_SEQUENCE_3_SEQ3_FIFORX_SEL_SHIFT                          1
#define    SSPI_SEQUENCE_3_SEQ3_FIFORX_SEL_MASK                           0x00000006
#define    SSPI_SEQUENCE_3_SEQ3_SIDETONE_RX_ON_SHIFT                      0
#define    SSPI_SEQUENCE_3_SEQ3_SIDETONE_RX_ON_MASK                       0x00000001

#define SSPI_SEQUENCE_4_OFFSET                                            0x00000210
#define SSPI_SEQUENCE_4_TYPE                                              UInt32
#define SSPI_SEQUENCE_4_RESERVED_MASK                                     0x00000000
#define    SSPI_SEQUENCE_4_SEQ4_OPCODE_SHIFT                              30
#define    SSPI_SEQUENCE_4_SEQ4_OPCODE_MASK                               0xC0000000
#define    SSPI_SEQUENCE_4_SEQ4_PATTERNMODE_SHIFT                         29
#define    SSPI_SEQUENCE_4_SEQ4_PATTERNMODE_MASK                          0x20000000
#define    SSPI_SEQUENCE_4_SEQ4_NEXT_PC_SHIFT                             24
#define    SSPI_SEQUENCE_4_SEQ4_NEXT_PC_MASK                              0x1F000000
#define    SSPI_SEQUENCE_4_SEQ4_REPEAT_COUNT_SHIFT                        16
#define    SSPI_SEQUENCE_4_SEQ4_REPEAT_COUNT_MASK                         0x00FF0000
#define    SSPI_SEQUENCE_4_SEQ4_FRAME_DEF_SEL_SHIFT                       13
#define    SSPI_SEQUENCE_4_SEQ4_FRAME_DEF_SEL_MASK                        0x0000E000
#define    SSPI_SEQUENCE_4_SEQ4_RECEIVE_AUDIO_ON_SHIFT                    12
#define    SSPI_SEQUENCE_4_SEQ4_RECEIVE_AUDIO_ON_MASK                     0x00001000
#define    SSPI_SEQUENCE_4_SEQ4_CLK_IDLE_SHIFT                            11
#define    SSPI_SEQUENCE_4_SEQ4_CLK_IDLE_MASK                             0x00000800
#define    SSPI_SEQUENCE_4_SEQ4_CS_ACTIVATE_SHIFT                         10
#define    SSPI_SEQUENCE_4_SEQ4_CS_ACTIVATE_MASK                          0x00000400
#define    SSPI_SEQUENCE_4_SEQ4_CS_DEACTIVATE_SHIFT                       9
#define    SSPI_SEQUENCE_4_SEQ4_CS_DEACTIVATE_MASK                        0x00000200
#define    SSPI_SEQUENCE_4_SEQ4_TRANSMIT_SHIFT                            8
#define    SSPI_SEQUENCE_4_SEQ4_TRANSMIT_MASK                             0x00000100
#define    SSPI_SEQUENCE_4_SEQ4_FIFOTX_SEL_SHIFT                          6
#define    SSPI_SEQUENCE_4_SEQ4_FIFOTX_SEL_MASK                           0x000000C0
#define    SSPI_SEQUENCE_4_SEQ4_SIDETONE_TX_ON_SHIFT                      5
#define    SSPI_SEQUENCE_4_SEQ4_SIDETONE_TX_ON_MASK                       0x00000020
#define    SSPI_SEQUENCE_4_SEQ4_TXOEN_ACTIVE_SHIFT                        4
#define    SSPI_SEQUENCE_4_SEQ4_TXOEN_ACTIVE_MASK                         0x00000010
#define    SSPI_SEQUENCE_4_SEQ4_RECEIVE_SHIFT                             3
#define    SSPI_SEQUENCE_4_SEQ4_RECEIVE_MASK                              0x00000008
#define    SSPI_SEQUENCE_4_SEQ4_FIFORX_SEL_SHIFT                          1
#define    SSPI_SEQUENCE_4_SEQ4_FIFORX_SEL_MASK                           0x00000006
#define    SSPI_SEQUENCE_4_SEQ4_SIDETONE_RX_ON_SHIFT                      0
#define    SSPI_SEQUENCE_4_SEQ4_SIDETONE_RX_ON_MASK                       0x00000001

#define SSPI_SEQUENCE_5_OFFSET                                            0x00000214
#define SSPI_SEQUENCE_5_TYPE                                              UInt32
#define SSPI_SEQUENCE_5_RESERVED_MASK                                     0x00000000
#define    SSPI_SEQUENCE_5_SEQ5_OPCODE_SHIFT                              30
#define    SSPI_SEQUENCE_5_SEQ5_OPCODE_MASK                               0xC0000000
#define    SSPI_SEQUENCE_5_SEQ5_PATTERNMODE_SHIFT                         29
#define    SSPI_SEQUENCE_5_SEQ5_PATTERNMODE_MASK                          0x20000000
#define    SSPI_SEQUENCE_5_SEQ5_NEXT_PC_SHIFT                             24
#define    SSPI_SEQUENCE_5_SEQ5_NEXT_PC_MASK                              0x1F000000
#define    SSPI_SEQUENCE_5_SEQ5_REPEAT_COUNT_SHIFT                        16
#define    SSPI_SEQUENCE_5_SEQ5_REPEAT_COUNT_MASK                         0x00FF0000
#define    SSPI_SEQUENCE_5_SEQ5_FRAME_DEF_SEL_SHIFT                       13
#define    SSPI_SEQUENCE_5_SEQ5_FRAME_DEF_SEL_MASK                        0x0000E000
#define    SSPI_SEQUENCE_5_SEQ5_RECEIVE_AUDIO_ON_SHIFT                    12
#define    SSPI_SEQUENCE_5_SEQ5_RECEIVE_AUDIO_ON_MASK                     0x00001000
#define    SSPI_SEQUENCE_5_SEQ5_CLK_IDLE_SHIFT                            11
#define    SSPI_SEQUENCE_5_SEQ5_CLK_IDLE_MASK                             0x00000800
#define    SSPI_SEQUENCE_5_SEQ5_CS_ACTIVATE_SHIFT                         10
#define    SSPI_SEQUENCE_5_SEQ5_CS_ACTIVATE_MASK                          0x00000400
#define    SSPI_SEQUENCE_5_SEQ5_CS_DEACTIVATE_SHIFT                       9
#define    SSPI_SEQUENCE_5_SEQ5_CS_DEACTIVATE_MASK                        0x00000200
#define    SSPI_SEQUENCE_5_SEQ5_TRANSMIT_SHIFT                            8
#define    SSPI_SEQUENCE_5_SEQ5_TRANSMIT_MASK                             0x00000100
#define    SSPI_SEQUENCE_5_SEQ5_FIFOTX_SEL_SHIFT                          6
#define    SSPI_SEQUENCE_5_SEQ5_FIFOTX_SEL_MASK                           0x000000C0
#define    SSPI_SEQUENCE_5_SEQ5_SIDETONE_TX_ON_SHIFT                      5
#define    SSPI_SEQUENCE_5_SEQ5_SIDETONE_TX_ON_MASK                       0x00000020
#define    SSPI_SEQUENCE_5_SEQ5_TXOEN_ACTIVE_SHIFT                        4
#define    SSPI_SEQUENCE_5_SEQ5_TXOEN_ACTIVE_MASK                         0x00000010
#define    SSPI_SEQUENCE_5_SEQ5_RECEIVE_SHIFT                             3
#define    SSPI_SEQUENCE_5_SEQ5_RECEIVE_MASK                              0x00000008
#define    SSPI_SEQUENCE_5_SEQ5_FIFORX_SEL_SHIFT                          1
#define    SSPI_SEQUENCE_5_SEQ5_FIFORX_SEL_MASK                           0x00000006
#define    SSPI_SEQUENCE_5_SEQ5_SIDETONE_RX_ON_SHIFT                      0
#define    SSPI_SEQUENCE_5_SEQ5_SIDETONE_RX_ON_MASK                       0x00000001

#define SSPI_SEQUENCE_6_OFFSET                                            0x00000218
#define SSPI_SEQUENCE_6_TYPE                                              UInt32
#define SSPI_SEQUENCE_6_RESERVED_MASK                                     0x00000000
#define    SSPI_SEQUENCE_6_SEQ6_OPCODE_SHIFT                              30
#define    SSPI_SEQUENCE_6_SEQ6_OPCODE_MASK                               0xC0000000
#define    SSPI_SEQUENCE_6_SEQ6_PATTERNMODE_SHIFT                         29
#define    SSPI_SEQUENCE_6_SEQ6_PATTERNMODE_MASK                          0x20000000
#define    SSPI_SEQUENCE_6_SEQ6_NEXT_PC_SHIFT                             24
#define    SSPI_SEQUENCE_6_SEQ6_NEXT_PC_MASK                              0x1F000000
#define    SSPI_SEQUENCE_6_SEQ6_REPEAT_COUNT_SHIFT                        16
#define    SSPI_SEQUENCE_6_SEQ6_REPEAT_COUNT_MASK                         0x00FF0000
#define    SSPI_SEQUENCE_6_SEQ6_FRAME_DEF_SEL_SHIFT                       13
#define    SSPI_SEQUENCE_6_SEQ6_FRAME_DEF_SEL_MASK                        0x0000E000
#define    SSPI_SEQUENCE_6_SEQ6_RECEIVE_AUDIO_ON_SHIFT                    12
#define    SSPI_SEQUENCE_6_SEQ6_RECEIVE_AUDIO_ON_MASK                     0x00001000
#define    SSPI_SEQUENCE_6_SEQ6_CLK_IDLE_SHIFT                            11
#define    SSPI_SEQUENCE_6_SEQ6_CLK_IDLE_MASK                             0x00000800
#define    SSPI_SEQUENCE_6_SEQ6_CS_ACTIVATE_SHIFT                         10
#define    SSPI_SEQUENCE_6_SEQ6_CS_ACTIVATE_MASK                          0x00000400
#define    SSPI_SEQUENCE_6_SEQ6_CS_DEACTIVATE_SHIFT                       9
#define    SSPI_SEQUENCE_6_SEQ6_CS_DEACTIVATE_MASK                        0x00000200
#define    SSPI_SEQUENCE_6_SEQ6_TRANSMIT_SHIFT                            8
#define    SSPI_SEQUENCE_6_SEQ6_TRANSMIT_MASK                             0x00000100
#define    SSPI_SEQUENCE_6_SEQ6_FIFOTX_SEL_SHIFT                          6
#define    SSPI_SEQUENCE_6_SEQ6_FIFOTX_SEL_MASK                           0x000000C0
#define    SSPI_SEQUENCE_6_SEQ6_SIDETONE_TX_ON_SHIFT                      5
#define    SSPI_SEQUENCE_6_SEQ6_SIDETONE_TX_ON_MASK                       0x00000020
#define    SSPI_SEQUENCE_6_SEQ6_TXOEN_ACTIVE_SHIFT                        4
#define    SSPI_SEQUENCE_6_SEQ6_TXOEN_ACTIVE_MASK                         0x00000010
#define    SSPI_SEQUENCE_6_SEQ6_RECEIVE_SHIFT                             3
#define    SSPI_SEQUENCE_6_SEQ6_RECEIVE_MASK                              0x00000008
#define    SSPI_SEQUENCE_6_SEQ6_FIFORX_SEL_SHIFT                          1
#define    SSPI_SEQUENCE_6_SEQ6_FIFORX_SEL_MASK                           0x00000006
#define    SSPI_SEQUENCE_6_SEQ6_SIDETONE_RX_ON_SHIFT                      0
#define    SSPI_SEQUENCE_6_SEQ6_SIDETONE_RX_ON_MASK                       0x00000001

#define SSPI_SEQUENCE_7_OFFSET                                            0x0000021C
#define SSPI_SEQUENCE_7_TYPE                                              UInt32
#define SSPI_SEQUENCE_7_RESERVED_MASK                                     0x00000000
#define    SSPI_SEQUENCE_7_SEQ7_OPCODE_SHIFT                              30
#define    SSPI_SEQUENCE_7_SEQ7_OPCODE_MASK                               0xC0000000
#define    SSPI_SEQUENCE_7_SEQ7_PATTERNMODE_SHIFT                         29
#define    SSPI_SEQUENCE_7_SEQ7_PATTERNMODE_MASK                          0x20000000
#define    SSPI_SEQUENCE_7_SEQ7_NEXT_PC_SHIFT                             24
#define    SSPI_SEQUENCE_7_SEQ7_NEXT_PC_MASK                              0x1F000000
#define    SSPI_SEQUENCE_7_SEQ7_REPEAT_COUNT_SHIFT                        16
#define    SSPI_SEQUENCE_7_SEQ7_REPEAT_COUNT_MASK                         0x00FF0000
#define    SSPI_SEQUENCE_7_SEQ7_FRAME_DEF_SEL_SHIFT                       13
#define    SSPI_SEQUENCE_7_SEQ7_FRAME_DEF_SEL_MASK                        0x0000E000
#define    SSPI_SEQUENCE_7_SEQ7_RECEIVE_AUDIO_ON_SHIFT                    12
#define    SSPI_SEQUENCE_7_SEQ7_RECEIVE_AUDIO_ON_MASK                     0x00001000
#define    SSPI_SEQUENCE_7_SEQ7_CLK_IDLE_SHIFT                            11
#define    SSPI_SEQUENCE_7_SEQ7_CLK_IDLE_MASK                             0x00000800
#define    SSPI_SEQUENCE_7_SEQ7_CS_ACTIVATE_SHIFT                         10
#define    SSPI_SEQUENCE_7_SEQ7_CS_ACTIVATE_MASK                          0x00000400
#define    SSPI_SEQUENCE_7_SEQ7_CS_DEACTIVATE_SHIFT                       9
#define    SSPI_SEQUENCE_7_SEQ7_CS_DEACTIVATE_MASK                        0x00000200
#define    SSPI_SEQUENCE_7_SEQ7_TRANSMIT_SHIFT                            8
#define    SSPI_SEQUENCE_7_SEQ7_TRANSMIT_MASK                             0x00000100
#define    SSPI_SEQUENCE_7_SEQ7_FIFOTX_SEL_SHIFT                          6
#define    SSPI_SEQUENCE_7_SEQ7_FIFOTX_SEL_MASK                           0x000000C0
#define    SSPI_SEQUENCE_7_SEQ7_SIDETONE_TX_ON_SHIFT                      5
#define    SSPI_SEQUENCE_7_SEQ7_SIDETONE_TX_ON_MASK                       0x00000020
#define    SSPI_SEQUENCE_7_SEQ7_TXOEN_ACTIVE_SHIFT                        4
#define    SSPI_SEQUENCE_7_SEQ7_TXOEN_ACTIVE_MASK                         0x00000010
#define    SSPI_SEQUENCE_7_SEQ7_RECEIVE_SHIFT                             3
#define    SSPI_SEQUENCE_7_SEQ7_RECEIVE_MASK                              0x00000008
#define    SSPI_SEQUENCE_7_SEQ7_FIFORX_SEL_SHIFT                          1
#define    SSPI_SEQUENCE_7_SEQ7_FIFORX_SEL_MASK                           0x00000006
#define    SSPI_SEQUENCE_7_SEQ7_SIDETONE_RX_ON_SHIFT                      0
#define    SSPI_SEQUENCE_7_SEQ7_SIDETONE_RX_ON_MASK                       0x00000001

#define SSPI_SEQUENCE_8_OFFSET                                            0x00000220
#define SSPI_SEQUENCE_8_TYPE                                              UInt32
#define SSPI_SEQUENCE_8_RESERVED_MASK                                     0x00000000
#define    SSPI_SEQUENCE_8_SEQ8_OPCODE_SHIFT                              30
#define    SSPI_SEQUENCE_8_SEQ8_OPCODE_MASK                               0xC0000000
#define    SSPI_SEQUENCE_8_SEQ8_PATTERNMODE_SHIFT                         29
#define    SSPI_SEQUENCE_8_SEQ8_PATTERNMODE_MASK                          0x20000000
#define    SSPI_SEQUENCE_8_SEQ8_NEXT_PC_SHIFT                             24
#define    SSPI_SEQUENCE_8_SEQ8_NEXT_PC_MASK                              0x1F000000
#define    SSPI_SEQUENCE_8_SEQ8_REPEAT_COUNT_SHIFT                        16
#define    SSPI_SEQUENCE_8_SEQ8_REPEAT_COUNT_MASK                         0x00FF0000
#define    SSPI_SEQUENCE_8_SEQ8_FRAME_DEF_SEL_SHIFT                       13
#define    SSPI_SEQUENCE_8_SEQ8_FRAME_DEF_SEL_MASK                        0x0000E000
#define    SSPI_SEQUENCE_8_SEQ8_RECEIVE_AUDIO_ON_SHIFT                    12
#define    SSPI_SEQUENCE_8_SEQ8_RECEIVE_AUDIO_ON_MASK                     0x00001000
#define    SSPI_SEQUENCE_8_SEQ8_CLK_IDLE_SHIFT                            11
#define    SSPI_SEQUENCE_8_SEQ8_CLK_IDLE_MASK                             0x00000800
#define    SSPI_SEQUENCE_8_SEQ8_CS_ACTIVATE_SHIFT                         10
#define    SSPI_SEQUENCE_8_SEQ8_CS_ACTIVATE_MASK                          0x00000400
#define    SSPI_SEQUENCE_8_SEQ8_CS_DEACTIVATE_SHIFT                       9
#define    SSPI_SEQUENCE_8_SEQ8_CS_DEACTIVATE_MASK                        0x00000200
#define    SSPI_SEQUENCE_8_SEQ8_TRANSMIT_SHIFT                            8
#define    SSPI_SEQUENCE_8_SEQ8_TRANSMIT_MASK                             0x00000100
#define    SSPI_SEQUENCE_8_SEQ8_FIFOTX_SEL_SHIFT                          6
#define    SSPI_SEQUENCE_8_SEQ8_FIFOTX_SEL_MASK                           0x000000C0
#define    SSPI_SEQUENCE_8_SEQ8_SIDETONE_TX_ON_SHIFT                      5
#define    SSPI_SEQUENCE_8_SEQ8_SIDETONE_TX_ON_MASK                       0x00000020
#define    SSPI_SEQUENCE_8_SEQ8_TXOEN_ACTIVE_SHIFT                        4
#define    SSPI_SEQUENCE_8_SEQ8_TXOEN_ACTIVE_MASK                         0x00000010
#define    SSPI_SEQUENCE_8_SEQ8_RECEIVE_SHIFT                             3
#define    SSPI_SEQUENCE_8_SEQ8_RECEIVE_MASK                              0x00000008
#define    SSPI_SEQUENCE_8_SEQ8_FIFORX_SEL_SHIFT                          1
#define    SSPI_SEQUENCE_8_SEQ8_FIFORX_SEL_MASK                           0x00000006
#define    SSPI_SEQUENCE_8_SEQ8_SIDETONE_RX_ON_SHIFT                      0
#define    SSPI_SEQUENCE_8_SEQ8_SIDETONE_RX_ON_MASK                       0x00000001

#define SSPI_SEQUENCE_9_OFFSET                                            0x00000224
#define SSPI_SEQUENCE_9_TYPE                                              UInt32
#define SSPI_SEQUENCE_9_RESERVED_MASK                                     0x00000000
#define    SSPI_SEQUENCE_9_SEQ9_OPCODE_SHIFT                              30
#define    SSPI_SEQUENCE_9_SEQ9_OPCODE_MASK                               0xC0000000
#define    SSPI_SEQUENCE_9_SEQ9_PATTERNMODE_SHIFT                         29
#define    SSPI_SEQUENCE_9_SEQ9_PATTERNMODE_MASK                          0x20000000
#define    SSPI_SEQUENCE_9_SEQ9_NEXT_PC_SHIFT                             24
#define    SSPI_SEQUENCE_9_SEQ9_NEXT_PC_MASK                              0x1F000000
#define    SSPI_SEQUENCE_9_SEQ9_REPEAT_COUNT_SHIFT                        16
#define    SSPI_SEQUENCE_9_SEQ9_REPEAT_COUNT_MASK                         0x00FF0000
#define    SSPI_SEQUENCE_9_SEQ9_FRAME_DEF_SEL_SHIFT                       13
#define    SSPI_SEQUENCE_9_SEQ9_FRAME_DEF_SEL_MASK                        0x0000E000
#define    SSPI_SEQUENCE_9_SEQ9_RECEIVE_AUDIO_ON_SHIFT                    12
#define    SSPI_SEQUENCE_9_SEQ9_RECEIVE_AUDIO_ON_MASK                     0x00001000
#define    SSPI_SEQUENCE_9_SEQ9_CLK_IDLE_SHIFT                            11
#define    SSPI_SEQUENCE_9_SEQ9_CLK_IDLE_MASK                             0x00000800
#define    SSPI_SEQUENCE_9_SEQ9_CS_ACTIVATE_SHIFT                         10
#define    SSPI_SEQUENCE_9_SEQ9_CS_ACTIVATE_MASK                          0x00000400
#define    SSPI_SEQUENCE_9_SEQ9_CS_DEACTIVATE_SHIFT                       9
#define    SSPI_SEQUENCE_9_SEQ9_CS_DEACTIVATE_MASK                        0x00000200
#define    SSPI_SEQUENCE_9_SEQ9_TRANSMIT_SHIFT                            8
#define    SSPI_SEQUENCE_9_SEQ9_TRANSMIT_MASK                             0x00000100
#define    SSPI_SEQUENCE_9_SEQ9_FIFOTX_SEL_SHIFT                          6
#define    SSPI_SEQUENCE_9_SEQ9_FIFOTX_SEL_MASK                           0x000000C0
#define    SSPI_SEQUENCE_9_SEQ9_SIDETONE_TX_ON_SHIFT                      5
#define    SSPI_SEQUENCE_9_SEQ9_SIDETONE_TX_ON_MASK                       0x00000020
#define    SSPI_SEQUENCE_9_SEQ9_TXOEN_ACTIVE_SHIFT                        4
#define    SSPI_SEQUENCE_9_SEQ9_TXOEN_ACTIVE_MASK                         0x00000010
#define    SSPI_SEQUENCE_9_SEQ9_RECEIVE_SHIFT                             3
#define    SSPI_SEQUENCE_9_SEQ9_RECEIVE_MASK                              0x00000008
#define    SSPI_SEQUENCE_9_SEQ9_FIFORX_SEL_SHIFT                          1
#define    SSPI_SEQUENCE_9_SEQ9_FIFORX_SEL_MASK                           0x00000006
#define    SSPI_SEQUENCE_9_SEQ9_SIDETONE_RX_ON_SHIFT                      0
#define    SSPI_SEQUENCE_9_SEQ9_SIDETONE_RX_ON_MASK                       0x00000001

#define SSPI_SEQUENCE_10_OFFSET                                           0x00000228
#define SSPI_SEQUENCE_10_TYPE                                             UInt32
#define SSPI_SEQUENCE_10_RESERVED_MASK                                    0x00000000
#define    SSPI_SEQUENCE_10_SEQ10_OPCODE_SHIFT                            30
#define    SSPI_SEQUENCE_10_SEQ10_OPCODE_MASK                             0xC0000000
#define    SSPI_SEQUENCE_10_SEQ10_PATTERNMODE_SHIFT                       29
#define    SSPI_SEQUENCE_10_SEQ10_PATTERNMODE_MASK                        0x20000000
#define    SSPI_SEQUENCE_10_SEQ10_NEXT_PC_SHIFT                           24
#define    SSPI_SEQUENCE_10_SEQ10_NEXT_PC_MASK                            0x1F000000
#define    SSPI_SEQUENCE_10_SEQ10_REPEAT_COUNT_SHIFT                      16
#define    SSPI_SEQUENCE_10_SEQ10_REPEAT_COUNT_MASK                       0x00FF0000
#define    SSPI_SEQUENCE_10_SEQ10_FRAME_DEF_SEL_SHIFT                     13
#define    SSPI_SEQUENCE_10_SEQ10_FRAME_DEF_SEL_MASK                      0x0000E000
#define    SSPI_SEQUENCE_10_SEQ10_RECEIVE_AUDIO_ON_SHIFT                  12
#define    SSPI_SEQUENCE_10_SEQ10_RECEIVE_AUDIO_ON_MASK                   0x00001000
#define    SSPI_SEQUENCE_10_SEQ10_CLK_IDLE_SHIFT                          11
#define    SSPI_SEQUENCE_10_SEQ10_CLK_IDLE_MASK                           0x00000800
#define    SSPI_SEQUENCE_10_SEQ10_CS_ACTIVATE_SHIFT                       10
#define    SSPI_SEQUENCE_10_SEQ10_CS_ACTIVATE_MASK                        0x00000400
#define    SSPI_SEQUENCE_10_SEQ10_CS_DEACTIVATE_SHIFT                     9
#define    SSPI_SEQUENCE_10_SEQ10_CS_DEACTIVATE_MASK                      0x00000200
#define    SSPI_SEQUENCE_10_SEQ10_TRANSMIT_SHIFT                          8
#define    SSPI_SEQUENCE_10_SEQ10_TRANSMIT_MASK                           0x00000100
#define    SSPI_SEQUENCE_10_SEQ10_FIFOTX_SEL_SHIFT                        6
#define    SSPI_SEQUENCE_10_SEQ10_FIFOTX_SEL_MASK                         0x000000C0
#define    SSPI_SEQUENCE_10_SEQ10_SIDETONE_TX_ON_SHIFT                    5
#define    SSPI_SEQUENCE_10_SEQ10_SIDETONE_TX_ON_MASK                     0x00000020
#define    SSPI_SEQUENCE_10_SEQ10_TXOEN_ACTIVE_SHIFT                      4
#define    SSPI_SEQUENCE_10_SEQ10_TXOEN_ACTIVE_MASK                       0x00000010
#define    SSPI_SEQUENCE_10_SEQ10_RECEIVE_SHIFT                           3
#define    SSPI_SEQUENCE_10_SEQ10_RECEIVE_MASK                            0x00000008
#define    SSPI_SEQUENCE_10_SEQ10_FIFORX_SEL_SHIFT                        1
#define    SSPI_SEQUENCE_10_SEQ10_FIFORX_SEL_MASK                         0x00000006
#define    SSPI_SEQUENCE_10_SEQ10_SIDETONE_RX_ON_SHIFT                    0
#define    SSPI_SEQUENCE_10_SEQ10_SIDETONE_RX_ON_MASK                     0x00000001

#define SSPI_SEQUENCE_11_OFFSET                                           0x0000022C
#define SSPI_SEQUENCE_11_TYPE                                             UInt32
#define SSPI_SEQUENCE_11_RESERVED_MASK                                    0x00000000
#define    SSPI_SEQUENCE_11_SEQ11_OPCODE_SHIFT                            30
#define    SSPI_SEQUENCE_11_SEQ11_OPCODE_MASK                             0xC0000000
#define    SSPI_SEQUENCE_11_SEQ11_PATTERNMODE_SHIFT                       29
#define    SSPI_SEQUENCE_11_SEQ11_PATTERNMODE_MASK                        0x20000000
#define    SSPI_SEQUENCE_11_SEQ11_NEXT_PC_SHIFT                           24
#define    SSPI_SEQUENCE_11_SEQ11_NEXT_PC_MASK                            0x1F000000
#define    SSPI_SEQUENCE_11_SEQ11_REPEAT_COUNT_SHIFT                      16
#define    SSPI_SEQUENCE_11_SEQ11_REPEAT_COUNT_MASK                       0x00FF0000
#define    SSPI_SEQUENCE_11_SEQ11_FRAME_DEF_SEL_SHIFT                     13
#define    SSPI_SEQUENCE_11_SEQ11_FRAME_DEF_SEL_MASK                      0x0000E000
#define    SSPI_SEQUENCE_11_SEQ11_RECEIVE_AUDIO_ON_SHIFT                  12
#define    SSPI_SEQUENCE_11_SEQ11_RECEIVE_AUDIO_ON_MASK                   0x00001000
#define    SSPI_SEQUENCE_11_SEQ11_CLK_IDLE_SHIFT                          11
#define    SSPI_SEQUENCE_11_SEQ11_CLK_IDLE_MASK                           0x00000800
#define    SSPI_SEQUENCE_11_SEQ11_CS_ACTIVATE_SHIFT                       10
#define    SSPI_SEQUENCE_11_SEQ11_CS_ACTIVATE_MASK                        0x00000400
#define    SSPI_SEQUENCE_11_SEQ11_CS_DEACTIVATE_SHIFT                     9
#define    SSPI_SEQUENCE_11_SEQ11_CS_DEACTIVATE_MASK                      0x00000200
#define    SSPI_SEQUENCE_11_SEQ11_TRANSMIT_SHIFT                          8
#define    SSPI_SEQUENCE_11_SEQ11_TRANSMIT_MASK                           0x00000100
#define    SSPI_SEQUENCE_11_SEQ11_FIFOTX_SEL_SHIFT                        6
#define    SSPI_SEQUENCE_11_SEQ11_FIFOTX_SEL_MASK                         0x000000C0
#define    SSPI_SEQUENCE_11_SEQ11_SIDETONE_TX_ON_SHIFT                    5
#define    SSPI_SEQUENCE_11_SEQ11_SIDETONE_TX_ON_MASK                     0x00000020
#define    SSPI_SEQUENCE_11_SEQ11_TXOEN_ACTIVE_SHIFT                      4
#define    SSPI_SEQUENCE_11_SEQ11_TXOEN_ACTIVE_MASK                       0x00000010
#define    SSPI_SEQUENCE_11_SEQ11_RECEIVE_SHIFT                           3
#define    SSPI_SEQUENCE_11_SEQ11_RECEIVE_MASK                            0x00000008
#define    SSPI_SEQUENCE_11_SEQ11_FIFORX_SEL_SHIFT                        1
#define    SSPI_SEQUENCE_11_SEQ11_FIFORX_SEL_MASK                         0x00000006
#define    SSPI_SEQUENCE_11_SEQ11_SIDETONE_RX_ON_SHIFT                    0
#define    SSPI_SEQUENCE_11_SEQ11_SIDETONE_RX_ON_MASK                     0x00000001

#define SSPI_SEQUENCE_12_OFFSET                                           0x00000230
#define SSPI_SEQUENCE_12_TYPE                                             UInt32
#define SSPI_SEQUENCE_12_RESERVED_MASK                                    0x00000000
#define    SSPI_SEQUENCE_12_SEQ12_OPCODE_SHIFT                            30
#define    SSPI_SEQUENCE_12_SEQ12_OPCODE_MASK                             0xC0000000
#define    SSPI_SEQUENCE_12_SEQ12_PATTERNMODE_SHIFT                       29
#define    SSPI_SEQUENCE_12_SEQ12_PATTERNMODE_MASK                        0x20000000
#define    SSPI_SEQUENCE_12_SEQ12_NEXT_PC_SHIFT                           24
#define    SSPI_SEQUENCE_12_SEQ12_NEXT_PC_MASK                            0x1F000000
#define    SSPI_SEQUENCE_12_SEQ12_REPEAT_COUNT_SHIFT                      16
#define    SSPI_SEQUENCE_12_SEQ12_REPEAT_COUNT_MASK                       0x00FF0000
#define    SSPI_SEQUENCE_12_SEQ12_FRAME_DEF_SEL_SHIFT                     13
#define    SSPI_SEQUENCE_12_SEQ12_FRAME_DEF_SEL_MASK                      0x0000E000
#define    SSPI_SEQUENCE_12_SEQ12_RECEIVE_AUDIO_ON_SHIFT                  12
#define    SSPI_SEQUENCE_12_SEQ12_RECEIVE_AUDIO_ON_MASK                   0x00001000
#define    SSPI_SEQUENCE_12_SEQ12_CLK_IDLE_SHIFT                          11
#define    SSPI_SEQUENCE_12_SEQ12_CLK_IDLE_MASK                           0x00000800
#define    SSPI_SEQUENCE_12_SEQ12_CS_ACTIVATE_SHIFT                       10
#define    SSPI_SEQUENCE_12_SEQ12_CS_ACTIVATE_MASK                        0x00000400
#define    SSPI_SEQUENCE_12_SEQ12_CS_DEACTIVATE_SHIFT                     9
#define    SSPI_SEQUENCE_12_SEQ12_CS_DEACTIVATE_MASK                      0x00000200
#define    SSPI_SEQUENCE_12_SEQ12_TRANSMIT_SHIFT                          8
#define    SSPI_SEQUENCE_12_SEQ12_TRANSMIT_MASK                           0x00000100
#define    SSPI_SEQUENCE_12_SEQ12_FIFOTX_SEL_SHIFT                        6
#define    SSPI_SEQUENCE_12_SEQ12_FIFOTX_SEL_MASK                         0x000000C0
#define    SSPI_SEQUENCE_12_SEQ12_SIDETONE_TX_ON_SHIFT                    5
#define    SSPI_SEQUENCE_12_SEQ12_SIDETONE_TX_ON_MASK                     0x00000020
#define    SSPI_SEQUENCE_12_SEQ12_TXOEN_ACTIVE_SHIFT                      4
#define    SSPI_SEQUENCE_12_SEQ12_TXOEN_ACTIVE_MASK                       0x00000010
#define    SSPI_SEQUENCE_12_SEQ12_RECEIVE_SHIFT                           3
#define    SSPI_SEQUENCE_12_SEQ12_RECEIVE_MASK                            0x00000008
#define    SSPI_SEQUENCE_12_SEQ12_FIFORX_SEL_SHIFT                        1
#define    SSPI_SEQUENCE_12_SEQ12_FIFORX_SEL_MASK                         0x00000006
#define    SSPI_SEQUENCE_12_SEQ12_SIDETONE_RX_ON_SHIFT                    0
#define    SSPI_SEQUENCE_12_SEQ12_SIDETONE_RX_ON_MASK                     0x00000001

#define SSPI_SEQUENCE_13_OFFSET                                           0x00000234
#define SSPI_SEQUENCE_13_TYPE                                             UInt32
#define SSPI_SEQUENCE_13_RESERVED_MASK                                    0x00000000
#define    SSPI_SEQUENCE_13_SEQ13_OPCODE_SHIFT                            30
#define    SSPI_SEQUENCE_13_SEQ13_OPCODE_MASK                             0xC0000000
#define    SSPI_SEQUENCE_13_SEQ13_PATTERNMODE_SHIFT                       29
#define    SSPI_SEQUENCE_13_SEQ13_PATTERNMODE_MASK                        0x20000000
#define    SSPI_SEQUENCE_13_SEQ13_NEXT_PC_SHIFT                           24
#define    SSPI_SEQUENCE_13_SEQ13_NEXT_PC_MASK                            0x1F000000
#define    SSPI_SEQUENCE_13_SEQ13_REPEAT_COUNT_SHIFT                      16
#define    SSPI_SEQUENCE_13_SEQ13_REPEAT_COUNT_MASK                       0x00FF0000
#define    SSPI_SEQUENCE_13_SEQ13_FRAME_DEF_SEL_SHIFT                     13
#define    SSPI_SEQUENCE_13_SEQ13_FRAME_DEF_SEL_MASK                      0x0000E000
#define    SSPI_SEQUENCE_13_SEQ13_RECEIVE_AUDIO_ON_SHIFT                  12
#define    SSPI_SEQUENCE_13_SEQ13_RECEIVE_AUDIO_ON_MASK                   0x00001000
#define    SSPI_SEQUENCE_13_SEQ13_CLK_IDLE_SHIFT                          11
#define    SSPI_SEQUENCE_13_SEQ13_CLK_IDLE_MASK                           0x00000800
#define    SSPI_SEQUENCE_13_SEQ13_CS_ACTIVATE_SHIFT                       10
#define    SSPI_SEQUENCE_13_SEQ13_CS_ACTIVATE_MASK                        0x00000400
#define    SSPI_SEQUENCE_13_SEQ13_CS_DEACTIVATE_SHIFT                     9
#define    SSPI_SEQUENCE_13_SEQ13_CS_DEACTIVATE_MASK                      0x00000200
#define    SSPI_SEQUENCE_13_SEQ13_TRANSMIT_SHIFT                          8
#define    SSPI_SEQUENCE_13_SEQ13_TRANSMIT_MASK                           0x00000100
#define    SSPI_SEQUENCE_13_SEQ13_FIFOTX_SEL_SHIFT                        6
#define    SSPI_SEQUENCE_13_SEQ13_FIFOTX_SEL_MASK                         0x000000C0
#define    SSPI_SEQUENCE_13_SEQ13_SIDETONE_TX_ON_SHIFT                    5
#define    SSPI_SEQUENCE_13_SEQ13_SIDETONE_TX_ON_MASK                     0x00000020
#define    SSPI_SEQUENCE_13_SEQ13_TXOEN_ACTIVE_SHIFT                      4
#define    SSPI_SEQUENCE_13_SEQ13_TXOEN_ACTIVE_MASK                       0x00000010
#define    SSPI_SEQUENCE_13_SEQ13_RECEIVE_SHIFT                           3
#define    SSPI_SEQUENCE_13_SEQ13_RECEIVE_MASK                            0x00000008
#define    SSPI_SEQUENCE_13_SEQ13_FIFORX_SEL_SHIFT                        1
#define    SSPI_SEQUENCE_13_SEQ13_FIFORX_SEL_MASK                         0x00000006
#define    SSPI_SEQUENCE_13_SEQ13_SIDETONE_RX_ON_SHIFT                    0
#define    SSPI_SEQUENCE_13_SEQ13_SIDETONE_RX_ON_MASK                     0x00000001

#define SSPI_SEQUENCE_14_OFFSET                                           0x00000238
#define SSPI_SEQUENCE_14_TYPE                                             UInt32
#define SSPI_SEQUENCE_14_RESERVED_MASK                                    0x00000000
#define    SSPI_SEQUENCE_14_SEQ14_OPCODE_SHIFT                            30
#define    SSPI_SEQUENCE_14_SEQ14_OPCODE_MASK                             0xC0000000
#define    SSPI_SEQUENCE_14_SEQ14_PATTERNMODE_SHIFT                       29
#define    SSPI_SEQUENCE_14_SEQ14_PATTERNMODE_MASK                        0x20000000
#define    SSPI_SEQUENCE_14_SEQ14_NEXT_PC_SHIFT                           24
#define    SSPI_SEQUENCE_14_SEQ14_NEXT_PC_MASK                            0x1F000000
#define    SSPI_SEQUENCE_14_SEQ14_REPEAT_COUNT_SHIFT                      16
#define    SSPI_SEQUENCE_14_SEQ14_REPEAT_COUNT_MASK                       0x00FF0000
#define    SSPI_SEQUENCE_14_SEQ14_FRAME_DEF_SEL_SHIFT                     13
#define    SSPI_SEQUENCE_14_SEQ14_FRAME_DEF_SEL_MASK                      0x0000E000
#define    SSPI_SEQUENCE_14_SEQ14_RECEIVE_AUDIO_ON_SHIFT                  12
#define    SSPI_SEQUENCE_14_SEQ14_RECEIVE_AUDIO_ON_MASK                   0x00001000
#define    SSPI_SEQUENCE_14_SEQ14_CLK_IDLE_SHIFT                          11
#define    SSPI_SEQUENCE_14_SEQ14_CLK_IDLE_MASK                           0x00000800
#define    SSPI_SEQUENCE_14_SEQ14_CS_ACTIVATE_SHIFT                       10
#define    SSPI_SEQUENCE_14_SEQ14_CS_ACTIVATE_MASK                        0x00000400
#define    SSPI_SEQUENCE_14_SEQ14_CS_DEACTIVATE_SHIFT                     9
#define    SSPI_SEQUENCE_14_SEQ14_CS_DEACTIVATE_MASK                      0x00000200
#define    SSPI_SEQUENCE_14_SEQ14_TRANSMIT_SHIFT                          8
#define    SSPI_SEQUENCE_14_SEQ14_TRANSMIT_MASK                           0x00000100
#define    SSPI_SEQUENCE_14_SEQ14_FIFOTX_SEL_SHIFT                        6
#define    SSPI_SEQUENCE_14_SEQ14_FIFOTX_SEL_MASK                         0x000000C0
#define    SSPI_SEQUENCE_14_SEQ14_SIDETONE_TX_ON_SHIFT                    5
#define    SSPI_SEQUENCE_14_SEQ14_SIDETONE_TX_ON_MASK                     0x00000020
#define    SSPI_SEQUENCE_14_SEQ14_TXOEN_ACTIVE_SHIFT                      4
#define    SSPI_SEQUENCE_14_SEQ14_TXOEN_ACTIVE_MASK                       0x00000010
#define    SSPI_SEQUENCE_14_SEQ14_RECEIVE_SHIFT                           3
#define    SSPI_SEQUENCE_14_SEQ14_RECEIVE_MASK                            0x00000008
#define    SSPI_SEQUENCE_14_SEQ14_FIFORX_SEL_SHIFT                        1
#define    SSPI_SEQUENCE_14_SEQ14_FIFORX_SEL_MASK                         0x00000006
#define    SSPI_SEQUENCE_14_SEQ14_SIDETONE_RX_ON_SHIFT                    0
#define    SSPI_SEQUENCE_14_SEQ14_SIDETONE_RX_ON_MASK                     0x00000001

#define SSPI_SEQUENCE_15_OFFSET                                           0x0000023C
#define SSPI_SEQUENCE_15_TYPE                                             UInt32
#define SSPI_SEQUENCE_15_RESERVED_MASK                                    0x00000000
#define    SSPI_SEQUENCE_15_SEQ15_OPCODE_SHIFT                            30
#define    SSPI_SEQUENCE_15_SEQ15_OPCODE_MASK                             0xC0000000
#define    SSPI_SEQUENCE_15_SEQ15_PATTERNMODE_SHIFT                       29
#define    SSPI_SEQUENCE_15_SEQ15_PATTERNMODE_MASK                        0x20000000
#define    SSPI_SEQUENCE_15_SEQ15_NEXT_PC_SHIFT                           24
#define    SSPI_SEQUENCE_15_SEQ15_NEXT_PC_MASK                            0x1F000000
#define    SSPI_SEQUENCE_15_SEQ15_REPEAT_COUNT_SHIFT                      16
#define    SSPI_SEQUENCE_15_SEQ15_REPEAT_COUNT_MASK                       0x00FF0000
#define    SSPI_SEQUENCE_15_SEQ15_FRAME_DEF_SEL_SHIFT                     13
#define    SSPI_SEQUENCE_15_SEQ15_FRAME_DEF_SEL_MASK                      0x0000E000
#define    SSPI_SEQUENCE_15_SEQ15_RECEIVE_AUDIO_ON_SHIFT                  12
#define    SSPI_SEQUENCE_15_SEQ15_RECEIVE_AUDIO_ON_MASK                   0x00001000
#define    SSPI_SEQUENCE_15_SEQ15_CLK_IDLE_SHIFT                          11
#define    SSPI_SEQUENCE_15_SEQ15_CLK_IDLE_MASK                           0x00000800
#define    SSPI_SEQUENCE_15_SEQ15_CS_ACTIVATE_SHIFT                       10
#define    SSPI_SEQUENCE_15_SEQ15_CS_ACTIVATE_MASK                        0x00000400
#define    SSPI_SEQUENCE_15_SEQ15_CS_DEACTIVATE_SHIFT                     9
#define    SSPI_SEQUENCE_15_SEQ15_CS_DEACTIVATE_MASK                      0x00000200
#define    SSPI_SEQUENCE_15_SEQ15_TRANSMIT_SHIFT                          8
#define    SSPI_SEQUENCE_15_SEQ15_TRANSMIT_MASK                           0x00000100
#define    SSPI_SEQUENCE_15_SEQ15_FIFOTX_SEL_SHIFT                        6
#define    SSPI_SEQUENCE_15_SEQ15_FIFOTX_SEL_MASK                         0x000000C0
#define    SSPI_SEQUENCE_15_SEQ15_SIDETONE_TX_ON_SHIFT                    5
#define    SSPI_SEQUENCE_15_SEQ15_SIDETONE_TX_ON_MASK                     0x00000020
#define    SSPI_SEQUENCE_15_SEQ15_TXOEN_ACTIVE_SHIFT                      4
#define    SSPI_SEQUENCE_15_SEQ15_TXOEN_ACTIVE_MASK                       0x00000010
#define    SSPI_SEQUENCE_15_SEQ15_RECEIVE_SHIFT                           3
#define    SSPI_SEQUENCE_15_SEQ15_RECEIVE_MASK                            0x00000008
#define    SSPI_SEQUENCE_15_SEQ15_FIFORX_SEL_SHIFT                        1
#define    SSPI_SEQUENCE_15_SEQ15_FIFORX_SEL_MASK                         0x00000006
#define    SSPI_SEQUENCE_15_SEQ15_SIDETONE_RX_ON_SHIFT                    0
#define    SSPI_SEQUENCE_15_SEQ15_SIDETONE_RX_ON_MASK                     0x00000001

#define SSPI_SEQUENCE_16_OFFSET                                           0x00000240
#define SSPI_SEQUENCE_16_TYPE                                             UInt32
#define SSPI_SEQUENCE_16_RESERVED_MASK                                    0x00000000
#define    SSPI_SEQUENCE_16_SEQ16_OPCODE_SHIFT                            30
#define    SSPI_SEQUENCE_16_SEQ16_OPCODE_MASK                             0xC0000000
#define    SSPI_SEQUENCE_16_SEQ16_PATTERNMODE_SHIFT                       29
#define    SSPI_SEQUENCE_16_SEQ16_PATTERNMODE_MASK                        0x20000000
#define    SSPI_SEQUENCE_16_SEQ16_NEXT_PC_SHIFT                           24
#define    SSPI_SEQUENCE_16_SEQ16_NEXT_PC_MASK                            0x1F000000
#define    SSPI_SEQUENCE_16_SEQ16_REPEAT_COUNT_SHIFT                      16
#define    SSPI_SEQUENCE_16_SEQ16_REPEAT_COUNT_MASK                       0x00FF0000
#define    SSPI_SEQUENCE_16_SEQ16_FRAME_DEF_SEL_SHIFT                     13
#define    SSPI_SEQUENCE_16_SEQ16_FRAME_DEF_SEL_MASK                      0x0000E000
#define    SSPI_SEQUENCE_16_SEQ16_RECEIVE_AUDIO_ON_SHIFT                  12
#define    SSPI_SEQUENCE_16_SEQ16_RECEIVE_AUDIO_ON_MASK                   0x00001000
#define    SSPI_SEQUENCE_16_SEQ16_CLK_IDLE_SHIFT                          11
#define    SSPI_SEQUENCE_16_SEQ16_CLK_IDLE_MASK                           0x00000800
#define    SSPI_SEQUENCE_16_SEQ16_CS_ACTIVATE_SHIFT                       10
#define    SSPI_SEQUENCE_16_SEQ16_CS_ACTIVATE_MASK                        0x00000400
#define    SSPI_SEQUENCE_16_SEQ16_CS_DEACTIVATE_SHIFT                     9
#define    SSPI_SEQUENCE_16_SEQ16_CS_DEACTIVATE_MASK                      0x00000200
#define    SSPI_SEQUENCE_16_SEQ16_TRANSMIT_SHIFT                          8
#define    SSPI_SEQUENCE_16_SEQ16_TRANSMIT_MASK                           0x00000100
#define    SSPI_SEQUENCE_16_SEQ16_FIFOTX_SEL_SHIFT                        6
#define    SSPI_SEQUENCE_16_SEQ16_FIFOTX_SEL_MASK                         0x000000C0
#define    SSPI_SEQUENCE_16_SEQ16_SIDETONE_TX_ON_SHIFT                    5
#define    SSPI_SEQUENCE_16_SEQ16_SIDETONE_TX_ON_MASK                     0x00000020
#define    SSPI_SEQUENCE_16_SEQ16_TXOEN_ACTIVE_SHIFT                      4
#define    SSPI_SEQUENCE_16_SEQ16_TXOEN_ACTIVE_MASK                       0x00000010
#define    SSPI_SEQUENCE_16_SEQ16_RECEIVE_SHIFT                           3
#define    SSPI_SEQUENCE_16_SEQ16_RECEIVE_MASK                            0x00000008
#define    SSPI_SEQUENCE_16_SEQ16_FIFORX_SEL_SHIFT                        1
#define    SSPI_SEQUENCE_16_SEQ16_FIFORX_SEL_MASK                         0x00000006
#define    SSPI_SEQUENCE_16_SEQ16_SIDETONE_RX_ON_SHIFT                    0
#define    SSPI_SEQUENCE_16_SEQ16_SIDETONE_RX_ON_MASK                     0x00000001

#define SSPI_SEQUENCE_17_OFFSET                                           0x00000244
#define SSPI_SEQUENCE_17_TYPE                                             UInt32
#define SSPI_SEQUENCE_17_RESERVED_MASK                                    0x00000000
#define    SSPI_SEQUENCE_17_SEQ17_OPCODE_SHIFT                            30
#define    SSPI_SEQUENCE_17_SEQ17_OPCODE_MASK                             0xC0000000
#define    SSPI_SEQUENCE_17_SEQ17_PATTERNMODE_SHIFT                       29
#define    SSPI_SEQUENCE_17_SEQ17_PATTERNMODE_MASK                        0x20000000
#define    SSPI_SEQUENCE_17_SEQ17_NEXT_PC_SHIFT                           24
#define    SSPI_SEQUENCE_17_SEQ17_NEXT_PC_MASK                            0x1F000000
#define    SSPI_SEQUENCE_17_SEQ17_REPEAT_COUNT_SHIFT                      16
#define    SSPI_SEQUENCE_17_SEQ17_REPEAT_COUNT_MASK                       0x00FF0000
#define    SSPI_SEQUENCE_17_SEQ17_FRAME_DEF_SEL_SHIFT                     13
#define    SSPI_SEQUENCE_17_SEQ17_FRAME_DEF_SEL_MASK                      0x0000E000
#define    SSPI_SEQUENCE_17_SEQ17_RECEIVE_AUDIO_ON_SHIFT                  12
#define    SSPI_SEQUENCE_17_SEQ17_RECEIVE_AUDIO_ON_MASK                   0x00001000
#define    SSPI_SEQUENCE_17_SEQ17_CLK_IDLE_SHIFT                          11
#define    SSPI_SEQUENCE_17_SEQ17_CLK_IDLE_MASK                           0x00000800
#define    SSPI_SEQUENCE_17_SEQ17_CS_ACTIVATE_SHIFT                       10
#define    SSPI_SEQUENCE_17_SEQ17_CS_ACTIVATE_MASK                        0x00000400
#define    SSPI_SEQUENCE_17_SEQ17_CS_DEACTIVATE_SHIFT                     9
#define    SSPI_SEQUENCE_17_SEQ17_CS_DEACTIVATE_MASK                      0x00000200
#define    SSPI_SEQUENCE_17_SEQ17_TRANSMIT_SHIFT                          8
#define    SSPI_SEQUENCE_17_SEQ17_TRANSMIT_MASK                           0x00000100
#define    SSPI_SEQUENCE_17_SEQ17_FIFOTX_SEL_SHIFT                        6
#define    SSPI_SEQUENCE_17_SEQ17_FIFOTX_SEL_MASK                         0x000000C0
#define    SSPI_SEQUENCE_17_SEQ17_SIDETONE_TX_ON_SHIFT                    5
#define    SSPI_SEQUENCE_17_SEQ17_SIDETONE_TX_ON_MASK                     0x00000020
#define    SSPI_SEQUENCE_17_SEQ17_TXOEN_ACTIVE_SHIFT                      4
#define    SSPI_SEQUENCE_17_SEQ17_TXOEN_ACTIVE_MASK                       0x00000010
#define    SSPI_SEQUENCE_17_SEQ17_RECEIVE_SHIFT                           3
#define    SSPI_SEQUENCE_17_SEQ17_RECEIVE_MASK                            0x00000008
#define    SSPI_SEQUENCE_17_SEQ17_FIFORX_SEL_SHIFT                        1
#define    SSPI_SEQUENCE_17_SEQ17_FIFORX_SEL_MASK                         0x00000006
#define    SSPI_SEQUENCE_17_SEQ17_SIDETONE_RX_ON_SHIFT                    0
#define    SSPI_SEQUENCE_17_SEQ17_SIDETONE_RX_ON_MASK                     0x00000001

#define SSPI_SEQUENCE_18_OFFSET                                           0x00000248
#define SSPI_SEQUENCE_18_TYPE                                             UInt32
#define SSPI_SEQUENCE_18_RESERVED_MASK                                    0x00000000
#define    SSPI_SEQUENCE_18_SEQ18_OPCODE_SHIFT                            30
#define    SSPI_SEQUENCE_18_SEQ18_OPCODE_MASK                             0xC0000000
#define    SSPI_SEQUENCE_18_SEQ18_PATTERNMODE_SHIFT                       29
#define    SSPI_SEQUENCE_18_SEQ18_PATTERNMODE_MASK                        0x20000000
#define    SSPI_SEQUENCE_18_SEQ18_NEXT_PC_SHIFT                           24
#define    SSPI_SEQUENCE_18_SEQ18_NEXT_PC_MASK                            0x1F000000
#define    SSPI_SEQUENCE_18_SEQ18_REPEAT_COUNT_SHIFT                      16
#define    SSPI_SEQUENCE_18_SEQ18_REPEAT_COUNT_MASK                       0x00FF0000
#define    SSPI_SEQUENCE_18_SEQ18_FRAME_DEF_SEL_SHIFT                     13
#define    SSPI_SEQUENCE_18_SEQ18_FRAME_DEF_SEL_MASK                      0x0000E000
#define    SSPI_SEQUENCE_18_SEQ18_RECEIVE_AUDIO_ON_SHIFT                  12
#define    SSPI_SEQUENCE_18_SEQ18_RECEIVE_AUDIO_ON_MASK                   0x00001000
#define    SSPI_SEQUENCE_18_SEQ18_CLK_IDLE_SHIFT                          11
#define    SSPI_SEQUENCE_18_SEQ18_CLK_IDLE_MASK                           0x00000800
#define    SSPI_SEQUENCE_18_SEQ18_CS_ACTIVATE_SHIFT                       10
#define    SSPI_SEQUENCE_18_SEQ18_CS_ACTIVATE_MASK                        0x00000400
#define    SSPI_SEQUENCE_18_SEQ18_CS_DEACTIVATE_SHIFT                     9
#define    SSPI_SEQUENCE_18_SEQ18_CS_DEACTIVATE_MASK                      0x00000200
#define    SSPI_SEQUENCE_18_SEQ18_TRANSMIT_SHIFT                          8
#define    SSPI_SEQUENCE_18_SEQ18_TRANSMIT_MASK                           0x00000100
#define    SSPI_SEQUENCE_18_SEQ18_FIFOTX_SEL_SHIFT                        6
#define    SSPI_SEQUENCE_18_SEQ18_FIFOTX_SEL_MASK                         0x000000C0
#define    SSPI_SEQUENCE_18_SEQ18_SIDETONE_TX_ON_SHIFT                    5
#define    SSPI_SEQUENCE_18_SEQ18_SIDETONE_TX_ON_MASK                     0x00000020
#define    SSPI_SEQUENCE_18_SEQ18_TXOEN_ACTIVE_SHIFT                      4
#define    SSPI_SEQUENCE_18_SEQ18_TXOEN_ACTIVE_MASK                       0x00000010
#define    SSPI_SEQUENCE_18_SEQ18_RECEIVE_SHIFT                           3
#define    SSPI_SEQUENCE_18_SEQ18_RECEIVE_MASK                            0x00000008
#define    SSPI_SEQUENCE_18_SEQ18_FIFORX_SEL_SHIFT                        1
#define    SSPI_SEQUENCE_18_SEQ18_FIFORX_SEL_MASK                         0x00000006
#define    SSPI_SEQUENCE_18_SEQ18_SIDETONE_RX_ON_SHIFT                    0
#define    SSPI_SEQUENCE_18_SEQ18_SIDETONE_RX_ON_MASK                     0x00000001

#define SSPI_SEQUENCE_19_OFFSET                                           0x0000024C
#define SSPI_SEQUENCE_19_TYPE                                             UInt32
#define SSPI_SEQUENCE_19_RESERVED_MASK                                    0x00000000
#define    SSPI_SEQUENCE_19_SEQ19_OPCODE_SHIFT                            30
#define    SSPI_SEQUENCE_19_SEQ19_OPCODE_MASK                             0xC0000000
#define    SSPI_SEQUENCE_19_SEQ19_PATTERNMODE_SHIFT                       29
#define    SSPI_SEQUENCE_19_SEQ19_PATTERNMODE_MASK                        0x20000000
#define    SSPI_SEQUENCE_19_SEQ19_NEXT_PC_SHIFT                           24
#define    SSPI_SEQUENCE_19_SEQ19_NEXT_PC_MASK                            0x1F000000
#define    SSPI_SEQUENCE_19_SEQ19_REPEAT_COUNT_SHIFT                      16
#define    SSPI_SEQUENCE_19_SEQ19_REPEAT_COUNT_MASK                       0x00FF0000
#define    SSPI_SEQUENCE_19_SEQ19_FRAME_DEF_SEL_SHIFT                     13
#define    SSPI_SEQUENCE_19_SEQ19_FRAME_DEF_SEL_MASK                      0x0000E000
#define    SSPI_SEQUENCE_19_SEQ19_RECEIVE_AUDIO_ON_SHIFT                  12
#define    SSPI_SEQUENCE_19_SEQ19_RECEIVE_AUDIO_ON_MASK                   0x00001000
#define    SSPI_SEQUENCE_19_SEQ19_CLK_IDLE_SHIFT                          11
#define    SSPI_SEQUENCE_19_SEQ19_CLK_IDLE_MASK                           0x00000800
#define    SSPI_SEQUENCE_19_SEQ19_CS_ACTIVATE_SHIFT                       10
#define    SSPI_SEQUENCE_19_SEQ19_CS_ACTIVATE_MASK                        0x00000400
#define    SSPI_SEQUENCE_19_SEQ19_CS_DEACTIVATE_SHIFT                     9
#define    SSPI_SEQUENCE_19_SEQ19_CS_DEACTIVATE_MASK                      0x00000200
#define    SSPI_SEQUENCE_19_SEQ19_TRANSMIT_SHIFT                          8
#define    SSPI_SEQUENCE_19_SEQ19_TRANSMIT_MASK                           0x00000100
#define    SSPI_SEQUENCE_19_SEQ19_FIFOTX_SEL_SHIFT                        6
#define    SSPI_SEQUENCE_19_SEQ19_FIFOTX_SEL_MASK                         0x000000C0
#define    SSPI_SEQUENCE_19_SEQ19_SIDETONE_TX_ON_SHIFT                    5
#define    SSPI_SEQUENCE_19_SEQ19_SIDETONE_TX_ON_MASK                     0x00000020
#define    SSPI_SEQUENCE_19_SEQ19_TXOEN_ACTIVE_SHIFT                      4
#define    SSPI_SEQUENCE_19_SEQ19_TXOEN_ACTIVE_MASK                       0x00000010
#define    SSPI_SEQUENCE_19_SEQ19_RECEIVE_SHIFT                           3
#define    SSPI_SEQUENCE_19_SEQ19_RECEIVE_MASK                            0x00000008
#define    SSPI_SEQUENCE_19_SEQ19_FIFORX_SEL_SHIFT                        1
#define    SSPI_SEQUENCE_19_SEQ19_FIFORX_SEL_MASK                         0x00000006
#define    SSPI_SEQUENCE_19_SEQ19_SIDETONE_RX_ON_SHIFT                    0
#define    SSPI_SEQUENCE_19_SEQ19_SIDETONE_RX_ON_MASK                     0x00000001

#define SSPI_SEQUENCE_20_OFFSET                                           0x00000250
#define SSPI_SEQUENCE_20_TYPE                                             UInt32
#define SSPI_SEQUENCE_20_RESERVED_MASK                                    0x00000000
#define    SSPI_SEQUENCE_20_SEQ20_OPCODE_SHIFT                            30
#define    SSPI_SEQUENCE_20_SEQ20_OPCODE_MASK                             0xC0000000
#define    SSPI_SEQUENCE_20_SEQ20_PATTERNMODE_SHIFT                       29
#define    SSPI_SEQUENCE_20_SEQ20_PATTERNMODE_MASK                        0x20000000
#define    SSPI_SEQUENCE_20_SEQ20_NEXT_PC_SHIFT                           24
#define    SSPI_SEQUENCE_20_SEQ20_NEXT_PC_MASK                            0x1F000000
#define    SSPI_SEQUENCE_20_SEQ20_REPEAT_COUNT_SHIFT                      16
#define    SSPI_SEQUENCE_20_SEQ20_REPEAT_COUNT_MASK                       0x00FF0000
#define    SSPI_SEQUENCE_20_SEQ20_FRAME_DEF_SEL_SHIFT                     13
#define    SSPI_SEQUENCE_20_SEQ20_FRAME_DEF_SEL_MASK                      0x0000E000
#define    SSPI_SEQUENCE_20_SEQ20_RECEIVE_AUDIO_ON_SHIFT                  12
#define    SSPI_SEQUENCE_20_SEQ20_RECEIVE_AUDIO_ON_MASK                   0x00001000
#define    SSPI_SEQUENCE_20_SEQ20_CLK_IDLE_SHIFT                          11
#define    SSPI_SEQUENCE_20_SEQ20_CLK_IDLE_MASK                           0x00000800
#define    SSPI_SEQUENCE_20_SEQ20_CS_ACTIVATE_SHIFT                       10
#define    SSPI_SEQUENCE_20_SEQ20_CS_ACTIVATE_MASK                        0x00000400
#define    SSPI_SEQUENCE_20_SEQ20_CS_DEACTIVATE_SHIFT                     9
#define    SSPI_SEQUENCE_20_SEQ20_CS_DEACTIVATE_MASK                      0x00000200
#define    SSPI_SEQUENCE_20_SEQ20_TRANSMIT_SHIFT                          8
#define    SSPI_SEQUENCE_20_SEQ20_TRANSMIT_MASK                           0x00000100
#define    SSPI_SEQUENCE_20_SEQ20_FIFOTX_SEL_SHIFT                        6
#define    SSPI_SEQUENCE_20_SEQ20_FIFOTX_SEL_MASK                         0x000000C0
#define    SSPI_SEQUENCE_20_SEQ20_SIDETONE_TX_ON_SHIFT                    5
#define    SSPI_SEQUENCE_20_SEQ20_SIDETONE_TX_ON_MASK                     0x00000020
#define    SSPI_SEQUENCE_20_SEQ20_TXOEN_ACTIVE_SHIFT                      4
#define    SSPI_SEQUENCE_20_SEQ20_TXOEN_ACTIVE_MASK                       0x00000010
#define    SSPI_SEQUENCE_20_SEQ20_RECEIVE_SHIFT                           3
#define    SSPI_SEQUENCE_20_SEQ20_RECEIVE_MASK                            0x00000008
#define    SSPI_SEQUENCE_20_SEQ20_FIFORX_SEL_SHIFT                        1
#define    SSPI_SEQUENCE_20_SEQ20_FIFORX_SEL_MASK                         0x00000006
#define    SSPI_SEQUENCE_20_SEQ20_SIDETONE_RX_ON_SHIFT                    0
#define    SSPI_SEQUENCE_20_SEQ20_SIDETONE_RX_ON_MASK                     0x00000001

#define SSPI_SEQUENCE_21_OFFSET                                           0x00000254
#define SSPI_SEQUENCE_21_TYPE                                             UInt32
#define SSPI_SEQUENCE_21_RESERVED_MASK                                    0x00000000
#define    SSPI_SEQUENCE_21_SEQ21_OPCODE_SHIFT                            30
#define    SSPI_SEQUENCE_21_SEQ21_OPCODE_MASK                             0xC0000000
#define    SSPI_SEQUENCE_21_SEQ21_PATTERNMODE_SHIFT                       29
#define    SSPI_SEQUENCE_21_SEQ21_PATTERNMODE_MASK                        0x20000000
#define    SSPI_SEQUENCE_21_SEQ21_NEXT_PC_SHIFT                           24
#define    SSPI_SEQUENCE_21_SEQ21_NEXT_PC_MASK                            0x1F000000
#define    SSPI_SEQUENCE_21_SEQ21_REPEAT_COUNT_SHIFT                      16
#define    SSPI_SEQUENCE_21_SEQ21_REPEAT_COUNT_MASK                       0x00FF0000
#define    SSPI_SEQUENCE_21_SEQ21_FRAME_DEF_SEL_SHIFT                     13
#define    SSPI_SEQUENCE_21_SEQ21_FRAME_DEF_SEL_MASK                      0x0000E000
#define    SSPI_SEQUENCE_21_SEQ21_RECEIVE_AUDIO_ON_SHIFT                  12
#define    SSPI_SEQUENCE_21_SEQ21_RECEIVE_AUDIO_ON_MASK                   0x00001000
#define    SSPI_SEQUENCE_21_SEQ21_CLK_IDLE_SHIFT                          11
#define    SSPI_SEQUENCE_21_SEQ21_CLK_IDLE_MASK                           0x00000800
#define    SSPI_SEQUENCE_21_SEQ21_CS_ACTIVATE_SHIFT                       10
#define    SSPI_SEQUENCE_21_SEQ21_CS_ACTIVATE_MASK                        0x00000400
#define    SSPI_SEQUENCE_21_SEQ21_CS_DEACTIVATE_SHIFT                     9
#define    SSPI_SEQUENCE_21_SEQ21_CS_DEACTIVATE_MASK                      0x00000200
#define    SSPI_SEQUENCE_21_SEQ21_TRANSMIT_SHIFT                          8
#define    SSPI_SEQUENCE_21_SEQ21_TRANSMIT_MASK                           0x00000100
#define    SSPI_SEQUENCE_21_SEQ21_FIFOTX_SEL_SHIFT                        6
#define    SSPI_SEQUENCE_21_SEQ21_FIFOTX_SEL_MASK                         0x000000C0
#define    SSPI_SEQUENCE_21_SEQ21_SIDETONE_TX_ON_SHIFT                    5
#define    SSPI_SEQUENCE_21_SEQ21_SIDETONE_TX_ON_MASK                     0x00000020
#define    SSPI_SEQUENCE_21_SEQ21_TXOEN_ACTIVE_SHIFT                      4
#define    SSPI_SEQUENCE_21_SEQ21_TXOEN_ACTIVE_MASK                       0x00000010
#define    SSPI_SEQUENCE_21_SEQ21_RECEIVE_SHIFT                           3
#define    SSPI_SEQUENCE_21_SEQ21_RECEIVE_MASK                            0x00000008
#define    SSPI_SEQUENCE_21_SEQ21_FIFORX_SEL_SHIFT                        1
#define    SSPI_SEQUENCE_21_SEQ21_FIFORX_SEL_MASK                         0x00000006
#define    SSPI_SEQUENCE_21_SEQ21_SIDETONE_RX_ON_SHIFT                    0
#define    SSPI_SEQUENCE_21_SEQ21_SIDETONE_RX_ON_MASK                     0x00000001

#define SSPI_SEQUENCE_22_OFFSET                                           0x00000258
#define SSPI_SEQUENCE_22_TYPE                                             UInt32
#define SSPI_SEQUENCE_22_RESERVED_MASK                                    0x00000000
#define    SSPI_SEQUENCE_22_SEQ22_OPCODE_SHIFT                            30
#define    SSPI_SEQUENCE_22_SEQ22_OPCODE_MASK                             0xC0000000
#define    SSPI_SEQUENCE_22_SEQ22_PATTERNMODE_SHIFT                       29
#define    SSPI_SEQUENCE_22_SEQ22_PATTERNMODE_MASK                        0x20000000
#define    SSPI_SEQUENCE_22_SEQ22_NEXT_PC_SHIFT                           24
#define    SSPI_SEQUENCE_22_SEQ22_NEXT_PC_MASK                            0x1F000000
#define    SSPI_SEQUENCE_22_SEQ22_REPEAT_COUNT_SHIFT                      16
#define    SSPI_SEQUENCE_22_SEQ22_REPEAT_COUNT_MASK                       0x00FF0000
#define    SSPI_SEQUENCE_22_SEQ22_FRAME_DEF_SEL_SHIFT                     13
#define    SSPI_SEQUENCE_22_SEQ22_FRAME_DEF_SEL_MASK                      0x0000E000
#define    SSPI_SEQUENCE_22_SEQ22_RECEIVE_AUDIO_ON_SHIFT                  12
#define    SSPI_SEQUENCE_22_SEQ22_RECEIVE_AUDIO_ON_MASK                   0x00001000
#define    SSPI_SEQUENCE_22_SEQ22_CLK_IDLE_SHIFT                          11
#define    SSPI_SEQUENCE_22_SEQ22_CLK_IDLE_MASK                           0x00000800
#define    SSPI_SEQUENCE_22_SEQ22_CS_ACTIVATE_SHIFT                       10
#define    SSPI_SEQUENCE_22_SEQ22_CS_ACTIVATE_MASK                        0x00000400
#define    SSPI_SEQUENCE_22_SEQ22_CS_DEACTIVATE_SHIFT                     9
#define    SSPI_SEQUENCE_22_SEQ22_CS_DEACTIVATE_MASK                      0x00000200
#define    SSPI_SEQUENCE_22_SEQ22_TRANSMIT_SHIFT                          8
#define    SSPI_SEQUENCE_22_SEQ22_TRANSMIT_MASK                           0x00000100
#define    SSPI_SEQUENCE_22_SEQ22_FIFOTX_SEL_SHIFT                        6
#define    SSPI_SEQUENCE_22_SEQ22_FIFOTX_SEL_MASK                         0x000000C0
#define    SSPI_SEQUENCE_22_SEQ22_SIDETONE_TX_ON_SHIFT                    5
#define    SSPI_SEQUENCE_22_SEQ22_SIDETONE_TX_ON_MASK                     0x00000020
#define    SSPI_SEQUENCE_22_SEQ22_TXOEN_ACTIVE_SHIFT                      4
#define    SSPI_SEQUENCE_22_SEQ22_TXOEN_ACTIVE_MASK                       0x00000010
#define    SSPI_SEQUENCE_22_SEQ22_RECEIVE_SHIFT                           3
#define    SSPI_SEQUENCE_22_SEQ22_RECEIVE_MASK                            0x00000008
#define    SSPI_SEQUENCE_22_SEQ22_FIFORX_SEL_SHIFT                        1
#define    SSPI_SEQUENCE_22_SEQ22_FIFORX_SEL_MASK                         0x00000006
#define    SSPI_SEQUENCE_22_SEQ22_SIDETONE_RX_ON_SHIFT                    0
#define    SSPI_SEQUENCE_22_SEQ22_SIDETONE_RX_ON_MASK                     0x00000001

#define SSPI_SEQUENCE_23_OFFSET                                           0x0000025C
#define SSPI_SEQUENCE_23_TYPE                                             UInt32
#define SSPI_SEQUENCE_23_RESERVED_MASK                                    0x00000000
#define    SSPI_SEQUENCE_23_SEQ23_OPCODE_SHIFT                            30
#define    SSPI_SEQUENCE_23_SEQ23_OPCODE_MASK                             0xC0000000
#define    SSPI_SEQUENCE_23_SEQ23_PATTERNMODE_SHIFT                       29
#define    SSPI_SEQUENCE_23_SEQ23_PATTERNMODE_MASK                        0x20000000
#define    SSPI_SEQUENCE_23_SEQ23_NEXT_PC_SHIFT                           24
#define    SSPI_SEQUENCE_23_SEQ23_NEXT_PC_MASK                            0x1F000000
#define    SSPI_SEQUENCE_23_SEQ23_REPEAT_COUNT_SHIFT                      16
#define    SSPI_SEQUENCE_23_SEQ23_REPEAT_COUNT_MASK                       0x00FF0000
#define    SSPI_SEQUENCE_23_SEQ23_FRAME_DEF_SEL_SHIFT                     13
#define    SSPI_SEQUENCE_23_SEQ23_FRAME_DEF_SEL_MASK                      0x0000E000
#define    SSPI_SEQUENCE_23_SEQ23_RECEIVE_AUDIO_ON_SHIFT                  12
#define    SSPI_SEQUENCE_23_SEQ23_RECEIVE_AUDIO_ON_MASK                   0x00001000
#define    SSPI_SEQUENCE_23_SEQ23_CLK_IDLE_SHIFT                          11
#define    SSPI_SEQUENCE_23_SEQ23_CLK_IDLE_MASK                           0x00000800
#define    SSPI_SEQUENCE_23_SEQ23_CS_ACTIVATE_SHIFT                       10
#define    SSPI_SEQUENCE_23_SEQ23_CS_ACTIVATE_MASK                        0x00000400
#define    SSPI_SEQUENCE_23_SEQ23_CS_DEACTIVATE_SHIFT                     9
#define    SSPI_SEQUENCE_23_SEQ23_CS_DEACTIVATE_MASK                      0x00000200
#define    SSPI_SEQUENCE_23_SEQ23_TRANSMIT_SHIFT                          8
#define    SSPI_SEQUENCE_23_SEQ23_TRANSMIT_MASK                           0x00000100
#define    SSPI_SEQUENCE_23_SEQ23_FIFOTX_SEL_SHIFT                        6
#define    SSPI_SEQUENCE_23_SEQ23_FIFOTX_SEL_MASK                         0x000000C0
#define    SSPI_SEQUENCE_23_SEQ23_SIDETONE_TX_ON_SHIFT                    5
#define    SSPI_SEQUENCE_23_SEQ23_SIDETONE_TX_ON_MASK                     0x00000020
#define    SSPI_SEQUENCE_23_SEQ23_TXOEN_ACTIVE_SHIFT                      4
#define    SSPI_SEQUENCE_23_SEQ23_TXOEN_ACTIVE_MASK                       0x00000010
#define    SSPI_SEQUENCE_23_SEQ23_RECEIVE_SHIFT                           3
#define    SSPI_SEQUENCE_23_SEQ23_RECEIVE_MASK                            0x00000008
#define    SSPI_SEQUENCE_23_SEQ23_FIFORX_SEL_SHIFT                        1
#define    SSPI_SEQUENCE_23_SEQ23_FIFORX_SEL_MASK                         0x00000006
#define    SSPI_SEQUENCE_23_SEQ23_SIDETONE_RX_ON_SHIFT                    0
#define    SSPI_SEQUENCE_23_SEQ23_SIDETONE_RX_ON_MASK                     0x00000001

#define SSPI_SEQUENCE_24_OFFSET                                           0x00000260
#define SSPI_SEQUENCE_24_TYPE                                             UInt32
#define SSPI_SEQUENCE_24_RESERVED_MASK                                    0x00000000
#define    SSPI_SEQUENCE_24_SEQ24_OPCODE_SHIFT                            30
#define    SSPI_SEQUENCE_24_SEQ24_OPCODE_MASK                             0xC0000000
#define    SSPI_SEQUENCE_24_SEQ24_PATTERNMODE_SHIFT                       29
#define    SSPI_SEQUENCE_24_SEQ24_PATTERNMODE_MASK                        0x20000000
#define    SSPI_SEQUENCE_24_SEQ24_NEXT_PC_SHIFT                           24
#define    SSPI_SEQUENCE_24_SEQ24_NEXT_PC_MASK                            0x1F000000
#define    SSPI_SEQUENCE_24_SEQ24_REPEAT_COUNT_SHIFT                      16
#define    SSPI_SEQUENCE_24_SEQ24_REPEAT_COUNT_MASK                       0x00FF0000
#define    SSPI_SEQUENCE_24_SEQ24_FRAME_DEF_SEL_SHIFT                     13
#define    SSPI_SEQUENCE_24_SEQ24_FRAME_DEF_SEL_MASK                      0x0000E000
#define    SSPI_SEQUENCE_24_SEQ24_RECEIVE_AUDIO_ON_SHIFT                  12
#define    SSPI_SEQUENCE_24_SEQ24_RECEIVE_AUDIO_ON_MASK                   0x00001000
#define    SSPI_SEQUENCE_24_SEQ24_CLK_IDLE_SHIFT                          11
#define    SSPI_SEQUENCE_24_SEQ24_CLK_IDLE_MASK                           0x00000800
#define    SSPI_SEQUENCE_24_SEQ24_CS_ACTIVATE_SHIFT                       10
#define    SSPI_SEQUENCE_24_SEQ24_CS_ACTIVATE_MASK                        0x00000400
#define    SSPI_SEQUENCE_24_SEQ24_CS_DEACTIVATE_SHIFT                     9
#define    SSPI_SEQUENCE_24_SEQ24_CS_DEACTIVATE_MASK                      0x00000200
#define    SSPI_SEQUENCE_24_SEQ24_TRANSMIT_SHIFT                          8
#define    SSPI_SEQUENCE_24_SEQ24_TRANSMIT_MASK                           0x00000100
#define    SSPI_SEQUENCE_24_SEQ24_FIFOTX_SEL_SHIFT                        6
#define    SSPI_SEQUENCE_24_SEQ24_FIFOTX_SEL_MASK                         0x000000C0
#define    SSPI_SEQUENCE_24_SEQ24_SIDETONE_TX_ON_SHIFT                    5
#define    SSPI_SEQUENCE_24_SEQ24_SIDETONE_TX_ON_MASK                     0x00000020
#define    SSPI_SEQUENCE_24_SEQ24_TXOEN_ACTIVE_SHIFT                      4
#define    SSPI_SEQUENCE_24_SEQ24_TXOEN_ACTIVE_MASK                       0x00000010
#define    SSPI_SEQUENCE_24_SEQ24_RECEIVE_SHIFT                           3
#define    SSPI_SEQUENCE_24_SEQ24_RECEIVE_MASK                            0x00000008
#define    SSPI_SEQUENCE_24_SEQ24_FIFORX_SEL_SHIFT                        1
#define    SSPI_SEQUENCE_24_SEQ24_FIFORX_SEL_MASK                         0x00000006
#define    SSPI_SEQUENCE_24_SEQ24_SIDETONE_RX_ON_SHIFT                    0
#define    SSPI_SEQUENCE_24_SEQ24_SIDETONE_RX_ON_MASK                     0x00000001

#define SSPI_SEQUENCE_25_OFFSET                                           0x00000264
#define SSPI_SEQUENCE_25_TYPE                                             UInt32
#define SSPI_SEQUENCE_25_RESERVED_MASK                                    0x00000000
#define    SSPI_SEQUENCE_25_SEQ25_OPCODE_SHIFT                            30
#define    SSPI_SEQUENCE_25_SEQ25_OPCODE_MASK                             0xC0000000
#define    SSPI_SEQUENCE_25_SEQ25_PATTERNMODE_SHIFT                       29
#define    SSPI_SEQUENCE_25_SEQ25_PATTERNMODE_MASK                        0x20000000
#define    SSPI_SEQUENCE_25_SEQ25_NEXT_PC_SHIFT                           24
#define    SSPI_SEQUENCE_25_SEQ25_NEXT_PC_MASK                            0x1F000000
#define    SSPI_SEQUENCE_25_SEQ25_REPEAT_COUNT_SHIFT                      16
#define    SSPI_SEQUENCE_25_SEQ25_REPEAT_COUNT_MASK                       0x00FF0000
#define    SSPI_SEQUENCE_25_SEQ25_FRAME_DEF_SEL_SHIFT                     13
#define    SSPI_SEQUENCE_25_SEQ25_FRAME_DEF_SEL_MASK                      0x0000E000
#define    SSPI_SEQUENCE_25_SEQ25_RECEIVE_AUDIO_ON_SHIFT                  12
#define    SSPI_SEQUENCE_25_SEQ25_RECEIVE_AUDIO_ON_MASK                   0x00001000
#define    SSPI_SEQUENCE_25_SEQ25_CLK_IDLE_SHIFT                          11
#define    SSPI_SEQUENCE_25_SEQ25_CLK_IDLE_MASK                           0x00000800
#define    SSPI_SEQUENCE_25_SEQ25_CS_ACTIVATE_SHIFT                       10
#define    SSPI_SEQUENCE_25_SEQ25_CS_ACTIVATE_MASK                        0x00000400
#define    SSPI_SEQUENCE_25_SEQ25_CS_DEACTIVATE_SHIFT                     9
#define    SSPI_SEQUENCE_25_SEQ25_CS_DEACTIVATE_MASK                      0x00000200
#define    SSPI_SEQUENCE_25_SEQ25_TRANSMIT_SHIFT                          8
#define    SSPI_SEQUENCE_25_SEQ25_TRANSMIT_MASK                           0x00000100
#define    SSPI_SEQUENCE_25_SEQ25_FIFOTX_SEL_SHIFT                        6
#define    SSPI_SEQUENCE_25_SEQ25_FIFOTX_SEL_MASK                         0x000000C0
#define    SSPI_SEQUENCE_25_SEQ25_SIDETONE_TX_ON_SHIFT                    5
#define    SSPI_SEQUENCE_25_SEQ25_SIDETONE_TX_ON_MASK                     0x00000020
#define    SSPI_SEQUENCE_25_SEQ25_TXOEN_ACTIVE_SHIFT                      4
#define    SSPI_SEQUENCE_25_SEQ25_TXOEN_ACTIVE_MASK                       0x00000010
#define    SSPI_SEQUENCE_25_SEQ25_RECEIVE_SHIFT                           3
#define    SSPI_SEQUENCE_25_SEQ25_RECEIVE_MASK                            0x00000008
#define    SSPI_SEQUENCE_25_SEQ25_FIFORX_SEL_SHIFT                        1
#define    SSPI_SEQUENCE_25_SEQ25_FIFORX_SEL_MASK                         0x00000006
#define    SSPI_SEQUENCE_25_SEQ25_SIDETONE_RX_ON_SHIFT                    0
#define    SSPI_SEQUENCE_25_SEQ25_SIDETONE_RX_ON_MASK                     0x00000001

#define SSPI_SEQUENCE_26_OFFSET                                           0x00000268
#define SSPI_SEQUENCE_26_TYPE                                             UInt32
#define SSPI_SEQUENCE_26_RESERVED_MASK                                    0x00000000
#define    SSPI_SEQUENCE_26_SEQ26_OPCODE_SHIFT                            30
#define    SSPI_SEQUENCE_26_SEQ26_OPCODE_MASK                             0xC0000000
#define    SSPI_SEQUENCE_26_SEQ26_PATTERNMODE_SHIFT                       29
#define    SSPI_SEQUENCE_26_SEQ26_PATTERNMODE_MASK                        0x20000000
#define    SSPI_SEQUENCE_26_SEQ26_NEXT_PC_SHIFT                           24
#define    SSPI_SEQUENCE_26_SEQ26_NEXT_PC_MASK                            0x1F000000
#define    SSPI_SEQUENCE_26_SEQ26_REPEAT_COUNT_SHIFT                      16
#define    SSPI_SEQUENCE_26_SEQ26_REPEAT_COUNT_MASK                       0x00FF0000
#define    SSPI_SEQUENCE_26_SEQ26_FRAME_DEF_SEL_SHIFT                     13
#define    SSPI_SEQUENCE_26_SEQ26_FRAME_DEF_SEL_MASK                      0x0000E000
#define    SSPI_SEQUENCE_26_SEQ26_RECEIVE_AUDIO_ON_SHIFT                  12
#define    SSPI_SEQUENCE_26_SEQ26_RECEIVE_AUDIO_ON_MASK                   0x00001000
#define    SSPI_SEQUENCE_26_SEQ26_CLK_IDLE_SHIFT                          11
#define    SSPI_SEQUENCE_26_SEQ26_CLK_IDLE_MASK                           0x00000800
#define    SSPI_SEQUENCE_26_SEQ26_CS_ACTIVATE_SHIFT                       10
#define    SSPI_SEQUENCE_26_SEQ26_CS_ACTIVATE_MASK                        0x00000400
#define    SSPI_SEQUENCE_26_SEQ26_CS_DEACTIVATE_SHIFT                     9
#define    SSPI_SEQUENCE_26_SEQ26_CS_DEACTIVATE_MASK                      0x00000200
#define    SSPI_SEQUENCE_26_SEQ26_TRANSMIT_SHIFT                          8
#define    SSPI_SEQUENCE_26_SEQ26_TRANSMIT_MASK                           0x00000100
#define    SSPI_SEQUENCE_26_SEQ26_FIFOTX_SEL_SHIFT                        6
#define    SSPI_SEQUENCE_26_SEQ26_FIFOTX_SEL_MASK                         0x000000C0
#define    SSPI_SEQUENCE_26_SEQ26_SIDETONE_TX_ON_SHIFT                    5
#define    SSPI_SEQUENCE_26_SEQ26_SIDETONE_TX_ON_MASK                     0x00000020
#define    SSPI_SEQUENCE_26_SEQ26_TXOEN_ACTIVE_SHIFT                      4
#define    SSPI_SEQUENCE_26_SEQ26_TXOEN_ACTIVE_MASK                       0x00000010
#define    SSPI_SEQUENCE_26_SEQ26_RECEIVE_SHIFT                           3
#define    SSPI_SEQUENCE_26_SEQ26_RECEIVE_MASK                            0x00000008
#define    SSPI_SEQUENCE_26_SEQ26_FIFORX_SEL_SHIFT                        1
#define    SSPI_SEQUENCE_26_SEQ26_FIFORX_SEL_MASK                         0x00000006
#define    SSPI_SEQUENCE_26_SEQ26_SIDETONE_RX_ON_SHIFT                    0
#define    SSPI_SEQUENCE_26_SEQ26_SIDETONE_RX_ON_MASK                     0x00000001

#define SSPI_SEQUENCE_27_OFFSET                                           0x0000026C
#define SSPI_SEQUENCE_27_TYPE                                             UInt32
#define SSPI_SEQUENCE_27_RESERVED_MASK                                    0x00000000
#define    SSPI_SEQUENCE_27_SEQ27_OPCODE_SHIFT                            30
#define    SSPI_SEQUENCE_27_SEQ27_OPCODE_MASK                             0xC0000000
#define    SSPI_SEQUENCE_27_SEQ27_PATTERNMODE_SHIFT                       29
#define    SSPI_SEQUENCE_27_SEQ27_PATTERNMODE_MASK                        0x20000000
#define    SSPI_SEQUENCE_27_SEQ27_NEXT_PC_SHIFT                           24
#define    SSPI_SEQUENCE_27_SEQ27_NEXT_PC_MASK                            0x1F000000
#define    SSPI_SEQUENCE_27_SEQ27_REPEAT_COUNT_SHIFT                      16
#define    SSPI_SEQUENCE_27_SEQ27_REPEAT_COUNT_MASK                       0x00FF0000
#define    SSPI_SEQUENCE_27_SEQ27_FRAME_DEF_SEL_SHIFT                     13
#define    SSPI_SEQUENCE_27_SEQ27_FRAME_DEF_SEL_MASK                      0x0000E000
#define    SSPI_SEQUENCE_27_SEQ27_RECEIVE_AUDIO_ON_SHIFT                  12
#define    SSPI_SEQUENCE_27_SEQ27_RECEIVE_AUDIO_ON_MASK                   0x00001000
#define    SSPI_SEQUENCE_27_SEQ27_CLK_IDLE_SHIFT                          11
#define    SSPI_SEQUENCE_27_SEQ27_CLK_IDLE_MASK                           0x00000800
#define    SSPI_SEQUENCE_27_SEQ27_CS_ACTIVATE_SHIFT                       10
#define    SSPI_SEQUENCE_27_SEQ27_CS_ACTIVATE_MASK                        0x00000400
#define    SSPI_SEQUENCE_27_SEQ27_CS_DEACTIVATE_SHIFT                     9
#define    SSPI_SEQUENCE_27_SEQ27_CS_DEACTIVATE_MASK                      0x00000200
#define    SSPI_SEQUENCE_27_SEQ27_TRANSMIT_SHIFT                          8
#define    SSPI_SEQUENCE_27_SEQ27_TRANSMIT_MASK                           0x00000100
#define    SSPI_SEQUENCE_27_SEQ27_FIFOTX_SEL_SHIFT                        6
#define    SSPI_SEQUENCE_27_SEQ27_FIFOTX_SEL_MASK                         0x000000C0
#define    SSPI_SEQUENCE_27_SEQ27_SIDETONE_TX_ON_SHIFT                    5
#define    SSPI_SEQUENCE_27_SEQ27_SIDETONE_TX_ON_MASK                     0x00000020
#define    SSPI_SEQUENCE_27_SEQ27_TXOEN_ACTIVE_SHIFT                      4
#define    SSPI_SEQUENCE_27_SEQ27_TXOEN_ACTIVE_MASK                       0x00000010
#define    SSPI_SEQUENCE_27_SEQ27_RECEIVE_SHIFT                           3
#define    SSPI_SEQUENCE_27_SEQ27_RECEIVE_MASK                            0x00000008
#define    SSPI_SEQUENCE_27_SEQ27_FIFORX_SEL_SHIFT                        1
#define    SSPI_SEQUENCE_27_SEQ27_FIFORX_SEL_MASK                         0x00000006
#define    SSPI_SEQUENCE_27_SEQ27_SIDETONE_RX_ON_SHIFT                    0
#define    SSPI_SEQUENCE_27_SEQ27_SIDETONE_RX_ON_MASK                     0x00000001

#define SSPI_SEQUENCE_28_OFFSET                                           0x00000270
#define SSPI_SEQUENCE_28_TYPE                                             UInt32
#define SSPI_SEQUENCE_28_RESERVED_MASK                                    0x00000000
#define    SSPI_SEQUENCE_28_SEQ28_OPCODE_SHIFT                            30
#define    SSPI_SEQUENCE_28_SEQ28_OPCODE_MASK                             0xC0000000
#define    SSPI_SEQUENCE_28_SEQ28_PATTERNMODE_SHIFT                       29
#define    SSPI_SEQUENCE_28_SEQ28_PATTERNMODE_MASK                        0x20000000
#define    SSPI_SEQUENCE_28_SEQ28_NEXT_PC_SHIFT                           24
#define    SSPI_SEQUENCE_28_SEQ28_NEXT_PC_MASK                            0x1F000000
#define    SSPI_SEQUENCE_28_SEQ28_REPEAT_COUNT_SHIFT                      16
#define    SSPI_SEQUENCE_28_SEQ28_REPEAT_COUNT_MASK                       0x00FF0000
#define    SSPI_SEQUENCE_28_SEQ28_FRAME_DEF_SEL_SHIFT                     13
#define    SSPI_SEQUENCE_28_SEQ28_FRAME_DEF_SEL_MASK                      0x0000E000
#define    SSPI_SEQUENCE_28_SEQ28_RECEIVE_AUDIO_ON_SHIFT                  12
#define    SSPI_SEQUENCE_28_SEQ28_RECEIVE_AUDIO_ON_MASK                   0x00001000
#define    SSPI_SEQUENCE_28_SEQ28_CLK_IDLE_SHIFT                          11
#define    SSPI_SEQUENCE_28_SEQ28_CLK_IDLE_MASK                           0x00000800
#define    SSPI_SEQUENCE_28_SEQ28_CS_ACTIVATE_SHIFT                       10
#define    SSPI_SEQUENCE_28_SEQ28_CS_ACTIVATE_MASK                        0x00000400
#define    SSPI_SEQUENCE_28_SEQ28_CS_DEACTIVATE_SHIFT                     9
#define    SSPI_SEQUENCE_28_SEQ28_CS_DEACTIVATE_MASK                      0x00000200
#define    SSPI_SEQUENCE_28_SEQ28_TRANSMIT_SHIFT                          8
#define    SSPI_SEQUENCE_28_SEQ28_TRANSMIT_MASK                           0x00000100
#define    SSPI_SEQUENCE_28_SEQ28_FIFOTX_SEL_SHIFT                        6
#define    SSPI_SEQUENCE_28_SEQ28_FIFOTX_SEL_MASK                         0x000000C0
#define    SSPI_SEQUENCE_28_SEQ28_SIDETONE_TX_ON_SHIFT                    5
#define    SSPI_SEQUENCE_28_SEQ28_SIDETONE_TX_ON_MASK                     0x00000020
#define    SSPI_SEQUENCE_28_SEQ28_TXOEN_ACTIVE_SHIFT                      4
#define    SSPI_SEQUENCE_28_SEQ28_TXOEN_ACTIVE_MASK                       0x00000010
#define    SSPI_SEQUENCE_28_SEQ28_RECEIVE_SHIFT                           3
#define    SSPI_SEQUENCE_28_SEQ28_RECEIVE_MASK                            0x00000008
#define    SSPI_SEQUENCE_28_SEQ28_FIFORX_SEL_SHIFT                        1
#define    SSPI_SEQUENCE_28_SEQ28_FIFORX_SEL_MASK                         0x00000006
#define    SSPI_SEQUENCE_28_SEQ28_SIDETONE_RX_ON_SHIFT                    0
#define    SSPI_SEQUENCE_28_SEQ28_SIDETONE_RX_ON_MASK                     0x00000001

#define SSPI_SEQUENCE_29_OFFSET                                           0x00000274
#define SSPI_SEQUENCE_29_TYPE                                             UInt32
#define SSPI_SEQUENCE_29_RESERVED_MASK                                    0x00000000
#define    SSPI_SEQUENCE_29_SEQ29_OPCODE_SHIFT                            30
#define    SSPI_SEQUENCE_29_SEQ29_OPCODE_MASK                             0xC0000000
#define    SSPI_SEQUENCE_29_SEQ29_PATTERNMODE_SHIFT                       29
#define    SSPI_SEQUENCE_29_SEQ29_PATTERNMODE_MASK                        0x20000000
#define    SSPI_SEQUENCE_29_SEQ29_NEXT_PC_SHIFT                           24
#define    SSPI_SEQUENCE_29_SEQ29_NEXT_PC_MASK                            0x1F000000
#define    SSPI_SEQUENCE_29_SEQ29_REPEAT_COUNT_SHIFT                      16
#define    SSPI_SEQUENCE_29_SEQ29_REPEAT_COUNT_MASK                       0x00FF0000
#define    SSPI_SEQUENCE_29_SEQ29_FRAME_DEF_SEL_SHIFT                     13
#define    SSPI_SEQUENCE_29_SEQ29_FRAME_DEF_SEL_MASK                      0x0000E000
#define    SSPI_SEQUENCE_29_SEQ29_RECEIVE_AUDIO_ON_SHIFT                  12
#define    SSPI_SEQUENCE_29_SEQ29_RECEIVE_AUDIO_ON_MASK                   0x00001000
#define    SSPI_SEQUENCE_29_SEQ29_CLK_IDLE_SHIFT                          11
#define    SSPI_SEQUENCE_29_SEQ29_CLK_IDLE_MASK                           0x00000800
#define    SSPI_SEQUENCE_29_SEQ29_CS_ACTIVATE_SHIFT                       10
#define    SSPI_SEQUENCE_29_SEQ29_CS_ACTIVATE_MASK                        0x00000400
#define    SSPI_SEQUENCE_29_SEQ29_CS_DEACTIVATE_SHIFT                     9
#define    SSPI_SEQUENCE_29_SEQ29_CS_DEACTIVATE_MASK                      0x00000200
#define    SSPI_SEQUENCE_29_SEQ29_TRANSMIT_SHIFT                          8
#define    SSPI_SEQUENCE_29_SEQ29_TRANSMIT_MASK                           0x00000100
#define    SSPI_SEQUENCE_29_SEQ29_FIFOTX_SEL_SHIFT                        6
#define    SSPI_SEQUENCE_29_SEQ29_FIFOTX_SEL_MASK                         0x000000C0
#define    SSPI_SEQUENCE_29_SEQ29_SIDETONE_TX_ON_SHIFT                    5
#define    SSPI_SEQUENCE_29_SEQ29_SIDETONE_TX_ON_MASK                     0x00000020
#define    SSPI_SEQUENCE_29_SEQ29_TXOEN_ACTIVE_SHIFT                      4
#define    SSPI_SEQUENCE_29_SEQ29_TXOEN_ACTIVE_MASK                       0x00000010
#define    SSPI_SEQUENCE_29_SEQ29_RECEIVE_SHIFT                           3
#define    SSPI_SEQUENCE_29_SEQ29_RECEIVE_MASK                            0x00000008
#define    SSPI_SEQUENCE_29_SEQ29_FIFORX_SEL_SHIFT                        1
#define    SSPI_SEQUENCE_29_SEQ29_FIFORX_SEL_MASK                         0x00000006
#define    SSPI_SEQUENCE_29_SEQ29_SIDETONE_RX_ON_SHIFT                    0
#define    SSPI_SEQUENCE_29_SEQ29_SIDETONE_RX_ON_MASK                     0x00000001

#define SSPI_SEQUENCE_30_OFFSET                                           0x00000278
#define SSPI_SEQUENCE_30_TYPE                                             UInt32
#define SSPI_SEQUENCE_30_RESERVED_MASK                                    0x00000000
#define    SSPI_SEQUENCE_30_SEQ30_OPCODE_SHIFT                            30
#define    SSPI_SEQUENCE_30_SEQ30_OPCODE_MASK                             0xC0000000
#define    SSPI_SEQUENCE_30_SEQ30_PATTERNMODE_SHIFT                       29
#define    SSPI_SEQUENCE_30_SEQ30_PATTERNMODE_MASK                        0x20000000
#define    SSPI_SEQUENCE_30_SEQ30_NEXT_PC_SHIFT                           24
#define    SSPI_SEQUENCE_30_SEQ30_NEXT_PC_MASK                            0x1F000000
#define    SSPI_SEQUENCE_30_SEQ30_REPEAT_COUNT_SHIFT                      16
#define    SSPI_SEQUENCE_30_SEQ30_REPEAT_COUNT_MASK                       0x00FF0000
#define    SSPI_SEQUENCE_30_SEQ30_FRAME_DEF_SEL_SHIFT                     13
#define    SSPI_SEQUENCE_30_SEQ30_FRAME_DEF_SEL_MASK                      0x0000E000
#define    SSPI_SEQUENCE_30_SEQ30_RECEIVE_AUDIO_ON_SHIFT                  12
#define    SSPI_SEQUENCE_30_SEQ30_RECEIVE_AUDIO_ON_MASK                   0x00001000
#define    SSPI_SEQUENCE_30_SEQ30_CLK_IDLE_SHIFT                          11
#define    SSPI_SEQUENCE_30_SEQ30_CLK_IDLE_MASK                           0x00000800
#define    SSPI_SEQUENCE_30_SEQ30_CS_ACTIVATE_SHIFT                       10
#define    SSPI_SEQUENCE_30_SEQ30_CS_ACTIVATE_MASK                        0x00000400
#define    SSPI_SEQUENCE_30_SEQ30_CS_DEACTIVATE_SHIFT                     9
#define    SSPI_SEQUENCE_30_SEQ30_CS_DEACTIVATE_MASK                      0x00000200
#define    SSPI_SEQUENCE_30_SEQ30_TRANSMIT_SHIFT                          8
#define    SSPI_SEQUENCE_30_SEQ30_TRANSMIT_MASK                           0x00000100
#define    SSPI_SEQUENCE_30_SEQ30_FIFOTX_SEL_SHIFT                        6
#define    SSPI_SEQUENCE_30_SEQ30_FIFOTX_SEL_MASK                         0x000000C0
#define    SSPI_SEQUENCE_30_SEQ30_SIDETONE_TX_ON_SHIFT                    5
#define    SSPI_SEQUENCE_30_SEQ30_SIDETONE_TX_ON_MASK                     0x00000020
#define    SSPI_SEQUENCE_30_SEQ30_TXOEN_ACTIVE_SHIFT                      4
#define    SSPI_SEQUENCE_30_SEQ30_TXOEN_ACTIVE_MASK                       0x00000010
#define    SSPI_SEQUENCE_30_SEQ30_RECEIVE_SHIFT                           3
#define    SSPI_SEQUENCE_30_SEQ30_RECEIVE_MASK                            0x00000008
#define    SSPI_SEQUENCE_30_SEQ30_FIFORX_SEL_SHIFT                        1
#define    SSPI_SEQUENCE_30_SEQ30_FIFORX_SEL_MASK                         0x00000006
#define    SSPI_SEQUENCE_30_SEQ30_SIDETONE_RX_ON_SHIFT                    0
#define    SSPI_SEQUENCE_30_SEQ30_SIDETONE_RX_ON_MASK                     0x00000001

#define SSPI_SEQUENCE_31_OFFSET                                           0x0000027C
#define SSPI_SEQUENCE_31_TYPE                                             UInt32
#define SSPI_SEQUENCE_31_RESERVED_MASK                                    0x00000000
#define    SSPI_SEQUENCE_31_SEQ31_OPCODE_SHIFT                            30
#define    SSPI_SEQUENCE_31_SEQ31_OPCODE_MASK                             0xC0000000
#define    SSPI_SEQUENCE_31_SEQ31_PATTERNMODE_SHIFT                       29
#define    SSPI_SEQUENCE_31_SEQ31_PATTERNMODE_MASK                        0x20000000
#define    SSPI_SEQUENCE_31_SEQ31_NEXT_PC_SHIFT                           24
#define    SSPI_SEQUENCE_31_SEQ31_NEXT_PC_MASK                            0x1F000000
#define    SSPI_SEQUENCE_31_SEQ31_REPEAT_COUNT_SHIFT                      16
#define    SSPI_SEQUENCE_31_SEQ31_REPEAT_COUNT_MASK                       0x00FF0000
#define    SSPI_SEQUENCE_31_SEQ31_FRAME_DEF_SEL_SHIFT                     13
#define    SSPI_SEQUENCE_31_SEQ31_FRAME_DEF_SEL_MASK                      0x0000E000
#define    SSPI_SEQUENCE_31_SEQ31_RECEIVE_AUDIO_ON_SHIFT                  12
#define    SSPI_SEQUENCE_31_SEQ31_RECEIVE_AUDIO_ON_MASK                   0x00001000
#define    SSPI_SEQUENCE_31_SEQ31_CLK_IDLE_SHIFT                          11
#define    SSPI_SEQUENCE_31_SEQ31_CLK_IDLE_MASK                           0x00000800
#define    SSPI_SEQUENCE_31_SEQ31_CS_ACTIVATE_SHIFT                       10
#define    SSPI_SEQUENCE_31_SEQ31_CS_ACTIVATE_MASK                        0x00000400
#define    SSPI_SEQUENCE_31_SEQ31_CS_DEACTIVATE_SHIFT                     9
#define    SSPI_SEQUENCE_31_SEQ31_CS_DEACTIVATE_MASK                      0x00000200
#define    SSPI_SEQUENCE_31_SEQ31_TRANSMIT_SHIFT                          8
#define    SSPI_SEQUENCE_31_SEQ31_TRANSMIT_MASK                           0x00000100
#define    SSPI_SEQUENCE_31_SEQ31_FIFOTX_SEL_SHIFT                        6
#define    SSPI_SEQUENCE_31_SEQ31_FIFOTX_SEL_MASK                         0x000000C0
#define    SSPI_SEQUENCE_31_SEQ31_SIDETONE_TX_ON_SHIFT                    5
#define    SSPI_SEQUENCE_31_SEQ31_SIDETONE_TX_ON_MASK                     0x00000020
#define    SSPI_SEQUENCE_31_SEQ31_TXOEN_ACTIVE_SHIFT                      4
#define    SSPI_SEQUENCE_31_SEQ31_TXOEN_ACTIVE_MASK                       0x00000010
#define    SSPI_SEQUENCE_31_SEQ31_RECEIVE_SHIFT                           3
#define    SSPI_SEQUENCE_31_SEQ31_RECEIVE_MASK                            0x00000008
#define    SSPI_SEQUENCE_31_SEQ31_FIFORX_SEL_SHIFT                        1
#define    SSPI_SEQUENCE_31_SEQ31_FIFORX_SEL_MASK                         0x00000006
#define    SSPI_SEQUENCE_31_SEQ31_SIDETONE_RX_ON_SHIFT                    0
#define    SSPI_SEQUENCE_31_SEQ31_SIDETONE_RX_ON_MASK                     0x00000001

#define SSPI_FRAME0_CS_IDLE_DEF_OFFSET                                    0x00000300
#define SSPI_FRAME0_CS_IDLE_DEF_TYPE                                      UInt32
#define SSPI_FRAME0_CS_IDLE_DEF_RESERVED_MASK                             0x8080FFC0
#define    SSPI_FRAME0_CS_IDLE_DEF_FRAME0_CS_ACTIVE_SHIFT                 24
#define    SSPI_FRAME0_CS_IDLE_DEF_FRAME0_CS_ACTIVE_MASK                  0x7F000000
#define    SSPI_FRAME0_CS_IDLE_DEF_FRAME0_CS_SIZE_SHIFT                   16
#define    SSPI_FRAME0_CS_IDLE_DEF_FRAME0_CS_SIZE_MASK                    0x007F0000
#define    SSPI_FRAME0_CS_IDLE_DEF_FRAME0_SCLK_ACTIVE_EDGE_SHIFT          5
#define    SSPI_FRAME0_CS_IDLE_DEF_FRAME0_SCLK_ACTIVE_EDGE_MASK           0x00000020
#define    SSPI_FRAME0_CS_IDLE_DEF_FRAME0_CS_INITIAL_VALUE_SHIFT          4
#define    SSPI_FRAME0_CS_IDLE_DEF_FRAME0_CS_INITIAL_VALUE_MASK           0x00000010
#define    SSPI_FRAME0_CS_IDLE_DEF_FRAME0_TXOEN_IDLE_VALUE_SHIFT          3
#define    SSPI_FRAME0_CS_IDLE_DEF_FRAME0_TXOEN_IDLE_VALUE_MASK           0x00000008
#define    SSPI_FRAME0_CS_IDLE_DEF_FRAME0_TX_IDLE_VALUE_SHIFT             2
#define    SSPI_FRAME0_CS_IDLE_DEF_FRAME0_TX_IDLE_VALUE_MASK              0x00000004
#define    SSPI_FRAME0_CS_IDLE_DEF_FRAME0_SCLK_IDLE_VALUE_SHIFT           1
#define    SSPI_FRAME0_CS_IDLE_DEF_FRAME0_SCLK_IDLE_VALUE_MASK            0x00000002
#define    SSPI_FRAME0_CS_IDLE_DEF_FRAME0_CS_IDLE_VALUE_SHIFT             0
#define    SSPI_FRAME0_CS_IDLE_DEF_FRAME0_CS_IDLE_VALUE_MASK              0x00000001

#define SSPI_FRAME0_SCLK_DEF_OFFSET                                       0x00000304
#define SSPI_FRAME0_SCLK_DEF_TYPE                                         UInt32
#define SSPI_FRAME0_SCLK_DEF_RESERVED_MASK                                0xFF800FF1
#define    SSPI_FRAME0_SCLK_DEF_FRAME0_SCLK_END_SHIFT                     16
#define    SSPI_FRAME0_SCLK_DEF_FRAME0_SCLK_END_MASK                      0x007F0000
#define    SSPI_FRAME0_SCLK_DEF_FRAME0_SCLK_START_SHIFT                   12
#define    SSPI_FRAME0_SCLK_DEF_FRAME0_SCLK_START_MASK                    0x0000F000
#define    SSPI_FRAME0_SCLK_DEF_FRAME0_SCLK_DUTY_SHIFT                    3
#define    SSPI_FRAME0_SCLK_DEF_FRAME0_SCLK_DUTY_MASK                     0x00000008
#define    SSPI_FRAME0_SCLK_DEF_FRAME0_SCLK_RATIO_SHIFT                   1
#define    SSPI_FRAME0_SCLK_DEF_FRAME0_SCLK_RATIO_MASK                    0x00000006

#define SSPI_FRAME0_TX_DEF_OFFSET                                         0x00000308
#define SSPI_FRAME0_TX_DEF_TYPE                                           UInt32
#define SSPI_FRAME0_TX_DEF_RESERVED_MASK                                  0x80808004
#define    SSPI_FRAME0_TX_DEF_FRAME0_TXOEN_END_SHIFT                      24
#define    SSPI_FRAME0_TX_DEF_FRAME0_TXOEN_END_MASK                       0x7F000000
#define    SSPI_FRAME0_TX_DEF_FRAME0_TXOEN_START_SHIFT                    16
#define    SSPI_FRAME0_TX_DEF_FRAME0_TXOEN_START_MASK                     0x007F0000
#define    SSPI_FRAME0_TX_DEF_FRAME0_TX_START_SHIFT                       8
#define    SSPI_FRAME0_TX_DEF_FRAME0_TX_START_MASK                        0x00007F00
#define    SSPI_FRAME0_TX_DEF_FRAME0_TX_WORD_LENGTH_SHIFT                 3
#define    SSPI_FRAME0_TX_DEF_FRAME0_TX_WORD_LENGTH_MASK                  0x000000F8
#define    SSPI_FRAME0_TX_DEF_FRAME0_TX_EXTENDED_LEFT_SHIFT               1
#define    SSPI_FRAME0_TX_DEF_FRAME0_TX_EXTENDED_LEFT_MASK                0x00000002
#define    SSPI_FRAME0_TX_DEF_FRAME0_TX_EXTENDED_RIGHT_SHIFT              0
#define    SSPI_FRAME0_TX_DEF_FRAME0_TX_EXTENDED_RIGHT_MASK               0x00000001

#define SSPI_FRAME0_RX_DEF_OFFSET                                         0x0000030C
#define SSPI_FRAME0_RX_DEF_TYPE                                           UInt32
#define SSPI_FRAME0_RX_DEF_RESERVED_MASK                                  0xFFFF8007
#define    SSPI_FRAME0_RX_DEF_FRAME0_RX_START_SHIFT                       8
#define    SSPI_FRAME0_RX_DEF_FRAME0_RX_START_MASK                        0x00007F00
#define    SSPI_FRAME0_RX_DEF_FRAME0_RX_WORD_LENGTH_SHIFT                 3
#define    SSPI_FRAME0_RX_DEF_FRAME0_RX_WORD_LENGTH_MASK                  0x000000F8

#define SSPI_FRAME1_CS_IDLE_DEF_OFFSET                                    0x00000310
#define SSPI_FRAME1_CS_IDLE_DEF_TYPE                                      UInt32
#define SSPI_FRAME1_CS_IDLE_DEF_RESERVED_MASK                             0x8080FFC0
#define    SSPI_FRAME1_CS_IDLE_DEF_FRAME1_CS_ACTIVE_SHIFT                 24
#define    SSPI_FRAME1_CS_IDLE_DEF_FRAME1_CS_ACTIVE_MASK                  0x7F000000
#define    SSPI_FRAME1_CS_IDLE_DEF_FRAME1_CS_SIZE_SHIFT                   16
#define    SSPI_FRAME1_CS_IDLE_DEF_FRAME1_CS_SIZE_MASK                    0x007F0000
#define    SSPI_FRAME1_CS_IDLE_DEF_FRAME1_SCLK_ACTIVE_EDGE_SHIFT          5
#define    SSPI_FRAME1_CS_IDLE_DEF_FRAME1_SCLK_ACTIVE_EDGE_MASK           0x00000020
#define    SSPI_FRAME1_CS_IDLE_DEF_FRAME1_CS_INITIAL_VALUE_SHIFT          4
#define    SSPI_FRAME1_CS_IDLE_DEF_FRAME1_CS_INITIAL_VALUE_MASK           0x00000010
#define    SSPI_FRAME1_CS_IDLE_DEF_FRAME1_TXOEN_IDLE_VALUE_SHIFT          3
#define    SSPI_FRAME1_CS_IDLE_DEF_FRAME1_TXOEN_IDLE_VALUE_MASK           0x00000008
#define    SSPI_FRAME1_CS_IDLE_DEF_FRAME1_TX_IDLE_VALUE_SHIFT             2
#define    SSPI_FRAME1_CS_IDLE_DEF_FRAME1_TX_IDLE_VALUE_MASK              0x00000004
#define    SSPI_FRAME1_CS_IDLE_DEF_FRAME1_SCLK_IDLE_VALUE_SHIFT           1
#define    SSPI_FRAME1_CS_IDLE_DEF_FRAME1_SCLK_IDLE_VALUE_MASK            0x00000002
#define    SSPI_FRAME1_CS_IDLE_DEF_FRAME1_CS_IDLE_VALUE_SHIFT             0
#define    SSPI_FRAME1_CS_IDLE_DEF_FRAME1_CS_IDLE_VALUE_MASK              0x00000001

#define SSPI_FRAME1_SCLK_DEF_OFFSET                                       0x00000314
#define SSPI_FRAME1_SCLK_DEF_TYPE                                         UInt32
#define SSPI_FRAME1_SCLK_DEF_RESERVED_MASK                                0xFF800FF1
#define    SSPI_FRAME1_SCLK_DEF_FRAME1_SCLK_END_SHIFT                     16
#define    SSPI_FRAME1_SCLK_DEF_FRAME1_SCLK_END_MASK                      0x007F0000
#define    SSPI_FRAME1_SCLK_DEF_FRAME1_SCLK_START_SHIFT                   12
#define    SSPI_FRAME1_SCLK_DEF_FRAME1_SCLK_START_MASK                    0x0000F000
#define    SSPI_FRAME1_SCLK_DEF_FRAME1_SCLK_DUTY_SHIFT                    3
#define    SSPI_FRAME1_SCLK_DEF_FRAME1_SCLK_DUTY_MASK                     0x00000008
#define    SSPI_FRAME1_SCLK_DEF_FRAME1_SCLK_RATIO_SHIFT                   1
#define    SSPI_FRAME1_SCLK_DEF_FRAME1_SCLK_RATIO_MASK                    0x00000006

#define SSPI_FRAME1_TX_DEF_OFFSET                                         0x00000318
#define SSPI_FRAME1_TX_DEF_TYPE                                           UInt32
#define SSPI_FRAME1_TX_DEF_RESERVED_MASK                                  0x80808004
#define    SSPI_FRAME1_TX_DEF_FRAME1_TXOEN_END_SHIFT                      24
#define    SSPI_FRAME1_TX_DEF_FRAME1_TXOEN_END_MASK                       0x7F000000
#define    SSPI_FRAME1_TX_DEF_FRAME1_TXOEN_START_SHIFT                    16
#define    SSPI_FRAME1_TX_DEF_FRAME1_TXOEN_START_MASK                     0x007F0000
#define    SSPI_FRAME1_TX_DEF_FRAME1_TX_START_SHIFT                       8
#define    SSPI_FRAME1_TX_DEF_FRAME1_TX_START_MASK                        0x00007F00
#define    SSPI_FRAME1_TX_DEF_FRAME1_TX_WORD_LENGTH_SHIFT                 3
#define    SSPI_FRAME1_TX_DEF_FRAME1_TX_WORD_LENGTH_MASK                  0x000000F8
#define    SSPI_FRAME1_TX_DEF_FRAME1_TX_EXTENDED_LEFT_SHIFT               1
#define    SSPI_FRAME1_TX_DEF_FRAME1_TX_EXTENDED_LEFT_MASK                0x00000002
#define    SSPI_FRAME1_TX_DEF_FRAME1_TX_EXTENDED_RIGHT_SHIFT              0
#define    SSPI_FRAME1_TX_DEF_FRAME1_TX_EXTENDED_RIGHT_MASK               0x00000001

#define SSPI_FRAME1_RX_DEF_OFFSET                                         0x0000031C
#define SSPI_FRAME1_RX_DEF_TYPE                                           UInt32
#define SSPI_FRAME1_RX_DEF_RESERVED_MASK                                  0xFFFF8007
#define    SSPI_FRAME1_RX_DEF_FRAME1_RX_START_SHIFT                       8
#define    SSPI_FRAME1_RX_DEF_FRAME1_RX_START_MASK                        0x00007F00
#define    SSPI_FRAME1_RX_DEF_FRAME1_RX_WORD_LENGTH_SHIFT                 3
#define    SSPI_FRAME1_RX_DEF_FRAME1_RX_WORD_LENGTH_MASK                  0x000000F8

#define SSPI_FRAME2_CS_IDLE_DEF_OFFSET                                    0x00000320
#define SSPI_FRAME2_CS_IDLE_DEF_TYPE                                      UInt32
#define SSPI_FRAME2_CS_IDLE_DEF_RESERVED_MASK                             0x8080FFC0
#define    SSPI_FRAME2_CS_IDLE_DEF_FRAME2_CS_ACTIVE_SHIFT                 24
#define    SSPI_FRAME2_CS_IDLE_DEF_FRAME2_CS_ACTIVE_MASK                  0x7F000000
#define    SSPI_FRAME2_CS_IDLE_DEF_FRAME2_CS_SIZE_SHIFT                   16
#define    SSPI_FRAME2_CS_IDLE_DEF_FRAME2_CS_SIZE_MASK                    0x007F0000
#define    SSPI_FRAME2_CS_IDLE_DEF_FRAME2_SCLK_ACTIVE_EDGE_SHIFT          5
#define    SSPI_FRAME2_CS_IDLE_DEF_FRAME2_SCLK_ACTIVE_EDGE_MASK           0x00000020
#define    SSPI_FRAME2_CS_IDLE_DEF_FRAME2_CS_INITIAL_VALUE_SHIFT          4
#define    SSPI_FRAME2_CS_IDLE_DEF_FRAME2_CS_INITIAL_VALUE_MASK           0x00000010
#define    SSPI_FRAME2_CS_IDLE_DEF_FRAME2_TXOEN_IDLE_VALUE_SHIFT          3
#define    SSPI_FRAME2_CS_IDLE_DEF_FRAME2_TXOEN_IDLE_VALUE_MASK           0x00000008
#define    SSPI_FRAME2_CS_IDLE_DEF_FRAME2_TX_IDLE_VALUE_SHIFT             2
#define    SSPI_FRAME2_CS_IDLE_DEF_FRAME2_TX_IDLE_VALUE_MASK              0x00000004
#define    SSPI_FRAME2_CS_IDLE_DEF_FRAME2_SCLK_IDLE_VALUE_SHIFT           1
#define    SSPI_FRAME2_CS_IDLE_DEF_FRAME2_SCLK_IDLE_VALUE_MASK            0x00000002
#define    SSPI_FRAME2_CS_IDLE_DEF_FRAME2_CS_IDLE_VALUE_SHIFT             0
#define    SSPI_FRAME2_CS_IDLE_DEF_FRAME2_CS_IDLE_VALUE_MASK              0x00000001

#define SSPI_FRAME2_SCLK_DEF_OFFSET                                       0x00000324
#define SSPI_FRAME2_SCLK_DEF_TYPE                                         UInt32
#define SSPI_FRAME2_SCLK_DEF_RESERVED_MASK                                0xFF800FF1
#define    SSPI_FRAME2_SCLK_DEF_FRAME2_SCLK_END_SHIFT                     16
#define    SSPI_FRAME2_SCLK_DEF_FRAME2_SCLK_END_MASK                      0x007F0000
#define    SSPI_FRAME2_SCLK_DEF_FRAME2_SCLK_START_SHIFT                   12
#define    SSPI_FRAME2_SCLK_DEF_FRAME2_SCLK_START_MASK                    0x0000F000
#define    SSPI_FRAME2_SCLK_DEF_FRAME2_SCLK_DUTY_SHIFT                    3
#define    SSPI_FRAME2_SCLK_DEF_FRAME2_SCLK_DUTY_MASK                     0x00000008
#define    SSPI_FRAME2_SCLK_DEF_FRAME2_SCLK_RATIO_SHIFT                   1
#define    SSPI_FRAME2_SCLK_DEF_FRAME2_SCLK_RATIO_MASK                    0x00000006

#define SSPI_FRAME2_TX_DEF_OFFSET                                         0x00000328
#define SSPI_FRAME2_TX_DEF_TYPE                                           UInt32
#define SSPI_FRAME2_TX_DEF_RESERVED_MASK                                  0x80808004
#define    SSPI_FRAME2_TX_DEF_FRAME2_TXOEN_END_SHIFT                      24
#define    SSPI_FRAME2_TX_DEF_FRAME2_TXOEN_END_MASK                       0x7F000000
#define    SSPI_FRAME2_TX_DEF_FRAME2_TXOEN_START_SHIFT                    16
#define    SSPI_FRAME2_TX_DEF_FRAME2_TXOEN_START_MASK                     0x007F0000
#define    SSPI_FRAME2_TX_DEF_FRAME2_TX_START_SHIFT                       8
#define    SSPI_FRAME2_TX_DEF_FRAME2_TX_START_MASK                        0x00007F00
#define    SSPI_FRAME2_TX_DEF_FRAME2_TX_WORD_LENGTH_SHIFT                 3
#define    SSPI_FRAME2_TX_DEF_FRAME2_TX_WORD_LENGTH_MASK                  0x000000F8
#define    SSPI_FRAME2_TX_DEF_FRAME2_TX_EXTENDED_LEFT_SHIFT               1
#define    SSPI_FRAME2_TX_DEF_FRAME2_TX_EXTENDED_LEFT_MASK                0x00000002
#define    SSPI_FRAME2_TX_DEF_FRAME2_TX_EXTENDED_RIGHT_SHIFT              0
#define    SSPI_FRAME2_TX_DEF_FRAME2_TX_EXTENDED_RIGHT_MASK               0x00000001

#define SSPI_FRAME2_RX_DEF_OFFSET                                         0x0000032C
#define SSPI_FRAME2_RX_DEF_TYPE                                           UInt32
#define SSPI_FRAME2_RX_DEF_RESERVED_MASK                                  0xFFFF8007
#define    SSPI_FRAME2_RX_DEF_FRAME2_RX_START_SHIFT                       8
#define    SSPI_FRAME2_RX_DEF_FRAME2_RX_START_MASK                        0x00007F00
#define    SSPI_FRAME2_RX_DEF_FRAME2_RX_WORD_LENGTH_SHIFT                 3
#define    SSPI_FRAME2_RX_DEF_FRAME2_RX_WORD_LENGTH_MASK                  0x000000F8

#define SSPI_FRAME3_CS_IDLE_DEF_OFFSET                                    0x00000330
#define SSPI_FRAME3_CS_IDLE_DEF_TYPE                                      UInt32
#define SSPI_FRAME3_CS_IDLE_DEF_RESERVED_MASK                             0x8080FFC0
#define    SSPI_FRAME3_CS_IDLE_DEF_FRAME3_CS_ACTIVE_SHIFT                 24
#define    SSPI_FRAME3_CS_IDLE_DEF_FRAME3_CS_ACTIVE_MASK                  0x7F000000
#define    SSPI_FRAME3_CS_IDLE_DEF_FRAME3_CS_SIZE_SHIFT                   16
#define    SSPI_FRAME3_CS_IDLE_DEF_FRAME3_CS_SIZE_MASK                    0x007F0000
#define    SSPI_FRAME3_CS_IDLE_DEF_FRAME3_SCLK_ACTIVE_EDGE_SHIFT          5
#define    SSPI_FRAME3_CS_IDLE_DEF_FRAME3_SCLK_ACTIVE_EDGE_MASK           0x00000020
#define    SSPI_FRAME3_CS_IDLE_DEF_FRAME3_CS_INITIAL_VALUE_SHIFT          4
#define    SSPI_FRAME3_CS_IDLE_DEF_FRAME3_CS_INITIAL_VALUE_MASK           0x00000010
#define    SSPI_FRAME3_CS_IDLE_DEF_FRAME3_TXOEN_IDLE_VALUE_SHIFT          3
#define    SSPI_FRAME3_CS_IDLE_DEF_FRAME3_TXOEN_IDLE_VALUE_MASK           0x00000008
#define    SSPI_FRAME3_CS_IDLE_DEF_FRAME3_TX_IDLE_VALUE_SHIFT             2
#define    SSPI_FRAME3_CS_IDLE_DEF_FRAME3_TX_IDLE_VALUE_MASK              0x00000004
#define    SSPI_FRAME3_CS_IDLE_DEF_FRAME3_SCLK_IDLE_VALUE_SHIFT           1
#define    SSPI_FRAME3_CS_IDLE_DEF_FRAME3_SCLK_IDLE_VALUE_MASK            0x00000002
#define    SSPI_FRAME3_CS_IDLE_DEF_FRAME3_CS_IDLE_VALUE_SHIFT             0
#define    SSPI_FRAME3_CS_IDLE_DEF_FRAME3_CS_IDLE_VALUE_MASK              0x00000001

#define SSPI_FRAME3_SCLK_DEF_OFFSET                                       0x00000334
#define SSPI_FRAME3_SCLK_DEF_TYPE                                         UInt32
#define SSPI_FRAME3_SCLK_DEF_RESERVED_MASK                                0xFF800FF1
#define    SSPI_FRAME3_SCLK_DEF_FRAME3_SCLK_END_SHIFT                     16
#define    SSPI_FRAME3_SCLK_DEF_FRAME3_SCLK_END_MASK                      0x007F0000
#define    SSPI_FRAME3_SCLK_DEF_FRAME3_SCLK_START_SHIFT                   12
#define    SSPI_FRAME3_SCLK_DEF_FRAME3_SCLK_START_MASK                    0x0000F000
#define    SSPI_FRAME3_SCLK_DEF_FRAME3_SCLK_DUTY_SHIFT                    3
#define    SSPI_FRAME3_SCLK_DEF_FRAME3_SCLK_DUTY_MASK                     0x00000008
#define    SSPI_FRAME3_SCLK_DEF_FRAME3_SCLK_RATIO_SHIFT                   1
#define    SSPI_FRAME3_SCLK_DEF_FRAME3_SCLK_RATIO_MASK                    0x00000006

#define SSPI_FRAME3_TX_DEF_OFFSET                                         0x00000338
#define SSPI_FRAME3_TX_DEF_TYPE                                           UInt32
#define SSPI_FRAME3_TX_DEF_RESERVED_MASK                                  0x80808004
#define    SSPI_FRAME3_TX_DEF_FRAME3_TXOEN_END_SHIFT                      24
#define    SSPI_FRAME3_TX_DEF_FRAME3_TXOEN_END_MASK                       0x7F000000
#define    SSPI_FRAME3_TX_DEF_FRAME3_TXOEN_START_SHIFT                    16
#define    SSPI_FRAME3_TX_DEF_FRAME3_TXOEN_START_MASK                     0x007F0000
#define    SSPI_FRAME3_TX_DEF_FRAME3_TX_START_SHIFT                       8
#define    SSPI_FRAME3_TX_DEF_FRAME3_TX_START_MASK                        0x00007F00
#define    SSPI_FRAME3_TX_DEF_FRAME3_TX_WORD_LENGTH_SHIFT                 3
#define    SSPI_FRAME3_TX_DEF_FRAME3_TX_WORD_LENGTH_MASK                  0x000000F8
#define    SSPI_FRAME3_TX_DEF_FRAME3_TX_EXTENDED_LEFT_SHIFT               1
#define    SSPI_FRAME3_TX_DEF_FRAME3_TX_EXTENDED_LEFT_MASK                0x00000002
#define    SSPI_FRAME3_TX_DEF_FRAME3_TX_EXTENDED_RIGHT_SHIFT              0
#define    SSPI_FRAME3_TX_DEF_FRAME3_TX_EXTENDED_RIGHT_MASK               0x00000001

#define SSPI_FRAME3_RX_DEF_OFFSET                                         0x0000033C
#define SSPI_FRAME3_RX_DEF_TYPE                                           UInt32
#define SSPI_FRAME3_RX_DEF_RESERVED_MASK                                  0xFFFF8007
#define    SSPI_FRAME3_RX_DEF_FRAME3_RX_START_SHIFT                       8
#define    SSPI_FRAME3_RX_DEF_FRAME3_RX_START_MASK                        0x00007F00
#define    SSPI_FRAME3_RX_DEF_FRAME3_RX_WORD_LENGTH_SHIFT                 3
#define    SSPI_FRAME3_RX_DEF_FRAME3_RX_WORD_LENGTH_MASK                  0x000000F8

#define SSPI_FRAME4_CS_IDLE_DEF_OFFSET                                    0x00000340
#define SSPI_FRAME4_CS_IDLE_DEF_TYPE                                      UInt32
#define SSPI_FRAME4_CS_IDLE_DEF_RESERVED_MASK                             0x8080FFC0
#define    SSPI_FRAME4_CS_IDLE_DEF_FRAME4_CS_ACTIVE_SHIFT                 24
#define    SSPI_FRAME4_CS_IDLE_DEF_FRAME4_CS_ACTIVE_MASK                  0x7F000000
#define    SSPI_FRAME4_CS_IDLE_DEF_FRAME4_CS_SIZE_SHIFT                   16
#define    SSPI_FRAME4_CS_IDLE_DEF_FRAME4_CS_SIZE_MASK                    0x007F0000
#define    SSPI_FRAME4_CS_IDLE_DEF_FRAME4_SCLK_ACTIVE_EDGE_SHIFT          5
#define    SSPI_FRAME4_CS_IDLE_DEF_FRAME4_SCLK_ACTIVE_EDGE_MASK           0x00000020
#define    SSPI_FRAME4_CS_IDLE_DEF_FRAME4_CS_INITIAL_VALUE_SHIFT          4
#define    SSPI_FRAME4_CS_IDLE_DEF_FRAME4_CS_INITIAL_VALUE_MASK           0x00000010
#define    SSPI_FRAME4_CS_IDLE_DEF_FRAME4_TXOEN_IDLE_VALUE_SHIFT          3
#define    SSPI_FRAME4_CS_IDLE_DEF_FRAME4_TXOEN_IDLE_VALUE_MASK           0x00000008
#define    SSPI_FRAME4_CS_IDLE_DEF_FRAME4_TX_IDLE_VALUE_SHIFT             2
#define    SSPI_FRAME4_CS_IDLE_DEF_FRAME4_TX_IDLE_VALUE_MASK              0x00000004
#define    SSPI_FRAME4_CS_IDLE_DEF_FRAME4_SCLK_IDLE_VALUE_SHIFT           1
#define    SSPI_FRAME4_CS_IDLE_DEF_FRAME4_SCLK_IDLE_VALUE_MASK            0x00000002
#define    SSPI_FRAME4_CS_IDLE_DEF_FRAME4_CS_IDLE_VALUE_SHIFT             0
#define    SSPI_FRAME4_CS_IDLE_DEF_FRAME4_CS_IDLE_VALUE_MASK              0x00000001

#define SSPI_FRAME4_SCLK_DEF_OFFSET                                       0x00000344
#define SSPI_FRAME4_SCLK_DEF_TYPE                                         UInt32
#define SSPI_FRAME4_SCLK_DEF_RESERVED_MASK                                0xFF800FF1
#define    SSPI_FRAME4_SCLK_DEF_FRAME4_SCLK_END_SHIFT                     16
#define    SSPI_FRAME4_SCLK_DEF_FRAME4_SCLK_END_MASK                      0x007F0000
#define    SSPI_FRAME4_SCLK_DEF_FRAME4_SCLK_START_SHIFT                   12
#define    SSPI_FRAME4_SCLK_DEF_FRAME4_SCLK_START_MASK                    0x0000F000
#define    SSPI_FRAME4_SCLK_DEF_FRAME4_SCLK_DUTY_SHIFT                    3
#define    SSPI_FRAME4_SCLK_DEF_FRAME4_SCLK_DUTY_MASK                     0x00000008
#define    SSPI_FRAME4_SCLK_DEF_FRAME4_SCLK_RATIO_SHIFT                   1
#define    SSPI_FRAME4_SCLK_DEF_FRAME4_SCLK_RATIO_MASK                    0x00000006

#define SSPI_FRAME4_TX_DEF_OFFSET                                         0x00000348
#define SSPI_FRAME4_TX_DEF_TYPE                                           UInt32
#define SSPI_FRAME4_TX_DEF_RESERVED_MASK                                  0x80808004
#define    SSPI_FRAME4_TX_DEF_FRAME4_TXOEN_END_SHIFT                      24
#define    SSPI_FRAME4_TX_DEF_FRAME4_TXOEN_END_MASK                       0x7F000000
#define    SSPI_FRAME4_TX_DEF_FRAME4_TXOEN_START_SHIFT                    16
#define    SSPI_FRAME4_TX_DEF_FRAME4_TXOEN_START_MASK                     0x007F0000
#define    SSPI_FRAME4_TX_DEF_FRAME4_TX_START_SHIFT                       8
#define    SSPI_FRAME4_TX_DEF_FRAME4_TX_START_MASK                        0x00007F00
#define    SSPI_FRAME4_TX_DEF_FRAME4_TX_WORD_LENGTH_SHIFT                 3
#define    SSPI_FRAME4_TX_DEF_FRAME4_TX_WORD_LENGTH_MASK                  0x000000F8
#define    SSPI_FRAME4_TX_DEF_FRAME4_TX_EXTENDED_LEFT_SHIFT               1
#define    SSPI_FRAME4_TX_DEF_FRAME4_TX_EXTENDED_LEFT_MASK                0x00000002
#define    SSPI_FRAME4_TX_DEF_FRAME4_TX_EXTENDED_RIGHT_SHIFT              0
#define    SSPI_FRAME4_TX_DEF_FRAME4_TX_EXTENDED_RIGHT_MASK               0x00000001

#define SSPI_FRAME4_RX_DEF_OFFSET                                         0x0000034C
#define SSPI_FRAME4_RX_DEF_TYPE                                           UInt32
#define SSPI_FRAME4_RX_DEF_RESERVED_MASK                                  0xFFFF8007
#define    SSPI_FRAME4_RX_DEF_FRAME4_RX_START_SHIFT                       8
#define    SSPI_FRAME4_RX_DEF_FRAME4_RX_START_MASK                        0x00007F00
#define    SSPI_FRAME4_RX_DEF_FRAME4_RX_WORD_LENGTH_SHIFT                 3
#define    SSPI_FRAME4_RX_DEF_FRAME4_RX_WORD_LENGTH_MASK                  0x000000F8

#define SSPI_FRAME5_CS_IDLE_DEF_OFFSET                                    0x00000350
#define SSPI_FRAME5_CS_IDLE_DEF_TYPE                                      UInt32
#define SSPI_FRAME5_CS_IDLE_DEF_RESERVED_MASK                             0x8080FFC0
#define    SSPI_FRAME5_CS_IDLE_DEF_FRAME5_CS_ACTIVE_SHIFT                 24
#define    SSPI_FRAME5_CS_IDLE_DEF_FRAME5_CS_ACTIVE_MASK                  0x7F000000
#define    SSPI_FRAME5_CS_IDLE_DEF_FRAME5_CS_SIZE_SHIFT                   16
#define    SSPI_FRAME5_CS_IDLE_DEF_FRAME5_CS_SIZE_MASK                    0x007F0000
#define    SSPI_FRAME5_CS_IDLE_DEF_FRAME5_SCLK_ACTIVE_EDGE_SHIFT          5
#define    SSPI_FRAME5_CS_IDLE_DEF_FRAME5_SCLK_ACTIVE_EDGE_MASK           0x00000020
#define    SSPI_FRAME5_CS_IDLE_DEF_FRAME5_CS_INITIAL_VALUE_SHIFT          4
#define    SSPI_FRAME5_CS_IDLE_DEF_FRAME5_CS_INITIAL_VALUE_MASK           0x00000010
#define    SSPI_FRAME5_CS_IDLE_DEF_FRAME5_TXOEN_IDLE_VALUE_SHIFT          3
#define    SSPI_FRAME5_CS_IDLE_DEF_FRAME5_TXOEN_IDLE_VALUE_MASK           0x00000008
#define    SSPI_FRAME5_CS_IDLE_DEF_FRAME5_TX_IDLE_VALUE_SHIFT             2
#define    SSPI_FRAME5_CS_IDLE_DEF_FRAME5_TX_IDLE_VALUE_MASK              0x00000004
#define    SSPI_FRAME5_CS_IDLE_DEF_FRAME5_SCLK_IDLE_VALUE_SHIFT           1
#define    SSPI_FRAME5_CS_IDLE_DEF_FRAME5_SCLK_IDLE_VALUE_MASK            0x00000002
#define    SSPI_FRAME5_CS_IDLE_DEF_FRAME5_CS_IDLE_VALUE_SHIFT             0
#define    SSPI_FRAME5_CS_IDLE_DEF_FRAME5_CS_IDLE_VALUE_MASK              0x00000001

#define SSPI_FRAME5_SCLK_DEF_OFFSET                                       0x00000354
#define SSPI_FRAME5_SCLK_DEF_TYPE                                         UInt32
#define SSPI_FRAME5_SCLK_DEF_RESERVED_MASK                                0xFF800FF1
#define    SSPI_FRAME5_SCLK_DEF_FRAME5_SCLK_END_SHIFT                     16
#define    SSPI_FRAME5_SCLK_DEF_FRAME5_SCLK_END_MASK                      0x007F0000
#define    SSPI_FRAME5_SCLK_DEF_FRAME5_SCLK_START_SHIFT                   12
#define    SSPI_FRAME5_SCLK_DEF_FRAME5_SCLK_START_MASK                    0x0000F000
#define    SSPI_FRAME5_SCLK_DEF_FRAME5_SCLK_DUTY_SHIFT                    3
#define    SSPI_FRAME5_SCLK_DEF_FRAME5_SCLK_DUTY_MASK                     0x00000008
#define    SSPI_FRAME5_SCLK_DEF_FRAME5_SCLK_RATIO_SHIFT                   1
#define    SSPI_FRAME5_SCLK_DEF_FRAME5_SCLK_RATIO_MASK                    0x00000006

#define SSPI_FRAME5_TX_DEF_OFFSET                                         0x00000358
#define SSPI_FRAME5_TX_DEF_TYPE                                           UInt32
#define SSPI_FRAME5_TX_DEF_RESERVED_MASK                                  0x80808004
#define    SSPI_FRAME5_TX_DEF_FRAME5_TXOEN_END_SHIFT                      24
#define    SSPI_FRAME5_TX_DEF_FRAME5_TXOEN_END_MASK                       0x7F000000
#define    SSPI_FRAME5_TX_DEF_FRAME5_TXOEN_START_SHIFT                    16
#define    SSPI_FRAME5_TX_DEF_FRAME5_TXOEN_START_MASK                     0x007F0000
#define    SSPI_FRAME5_TX_DEF_FRAME5_TX_START_SHIFT                       8
#define    SSPI_FRAME5_TX_DEF_FRAME5_TX_START_MASK                        0x00007F00
#define    SSPI_FRAME5_TX_DEF_FRAME5_TX_WORD_LENGTH_SHIFT                 3
#define    SSPI_FRAME5_TX_DEF_FRAME5_TX_WORD_LENGTH_MASK                  0x000000F8
#define    SSPI_FRAME5_TX_DEF_FRAME5_TX_EXTENDED_LEFT_SHIFT               1
#define    SSPI_FRAME5_TX_DEF_FRAME5_TX_EXTENDED_LEFT_MASK                0x00000002
#define    SSPI_FRAME5_TX_DEF_FRAME5_TX_EXTENDED_RIGHT_SHIFT              0
#define    SSPI_FRAME5_TX_DEF_FRAME5_TX_EXTENDED_RIGHT_MASK               0x00000001

#define SSPI_FRAME5_RX_DEF_OFFSET                                         0x0000035C
#define SSPI_FRAME5_RX_DEF_TYPE                                           UInt32
#define SSPI_FRAME5_RX_DEF_RESERVED_MASK                                  0xFFFF8007
#define    SSPI_FRAME5_RX_DEF_FRAME5_RX_START_SHIFT                       8
#define    SSPI_FRAME5_RX_DEF_FRAME5_RX_START_MASK                        0x00007F00
#define    SSPI_FRAME5_RX_DEF_FRAME5_RX_WORD_LENGTH_SHIFT                 3
#define    SSPI_FRAME5_RX_DEF_FRAME5_RX_WORD_LENGTH_MASK                  0x000000F8

#define SSPI_FRAME6_CS_IDLE_DEF_OFFSET                                    0x00000360
#define SSPI_FRAME6_CS_IDLE_DEF_TYPE                                      UInt32
#define SSPI_FRAME6_CS_IDLE_DEF_RESERVED_MASK                             0x8080FFC0
#define    SSPI_FRAME6_CS_IDLE_DEF_FRAME6_CS_ACTIVE_SHIFT                 24
#define    SSPI_FRAME6_CS_IDLE_DEF_FRAME6_CS_ACTIVE_MASK                  0x7F000000
#define    SSPI_FRAME6_CS_IDLE_DEF_FRAME6_CS_SIZE_SHIFT                   16
#define    SSPI_FRAME6_CS_IDLE_DEF_FRAME6_CS_SIZE_MASK                    0x007F0000
#define    SSPI_FRAME6_CS_IDLE_DEF_FRAME6_SCLK_ACTIVE_EDGE_SHIFT          5
#define    SSPI_FRAME6_CS_IDLE_DEF_FRAME6_SCLK_ACTIVE_EDGE_MASK           0x00000020
#define    SSPI_FRAME6_CS_IDLE_DEF_FRAME6_CS_INITIAL_VALUE_SHIFT          4
#define    SSPI_FRAME6_CS_IDLE_DEF_FRAME6_CS_INITIAL_VALUE_MASK           0x00000010
#define    SSPI_FRAME6_CS_IDLE_DEF_FRAME6_TXOEN_IDLE_VALUE_SHIFT          3
#define    SSPI_FRAME6_CS_IDLE_DEF_FRAME6_TXOEN_IDLE_VALUE_MASK           0x00000008
#define    SSPI_FRAME6_CS_IDLE_DEF_FRAME6_TX_IDLE_VALUE_SHIFT             2
#define    SSPI_FRAME6_CS_IDLE_DEF_FRAME6_TX_IDLE_VALUE_MASK              0x00000004
#define    SSPI_FRAME6_CS_IDLE_DEF_FRAME6_SCLK_IDLE_VALUE_SHIFT           1
#define    SSPI_FRAME6_CS_IDLE_DEF_FRAME6_SCLK_IDLE_VALUE_MASK            0x00000002
#define    SSPI_FRAME6_CS_IDLE_DEF_FRAME6_CS_IDLE_VALUE_SHIFT             0
#define    SSPI_FRAME6_CS_IDLE_DEF_FRAME6_CS_IDLE_VALUE_MASK              0x00000001

#define SSPI_FRAME6_SCLK_DEF_OFFSET                                       0x00000364
#define SSPI_FRAME6_SCLK_DEF_TYPE                                         UInt32
#define SSPI_FRAME6_SCLK_DEF_RESERVED_MASK                                0xFF800FF1
#define    SSPI_FRAME6_SCLK_DEF_FRAME6_SCLK_END_SHIFT                     16
#define    SSPI_FRAME6_SCLK_DEF_FRAME6_SCLK_END_MASK                      0x007F0000
#define    SSPI_FRAME6_SCLK_DEF_FRAME6_SCLK_START_SHIFT                   12
#define    SSPI_FRAME6_SCLK_DEF_FRAME6_SCLK_START_MASK                    0x0000F000
#define    SSPI_FRAME6_SCLK_DEF_FRAME6_SCLK_DUTY_SHIFT                    3
#define    SSPI_FRAME6_SCLK_DEF_FRAME6_SCLK_DUTY_MASK                     0x00000008
#define    SSPI_FRAME6_SCLK_DEF_FRAME6_SCLK_RATIO_SHIFT                   1
#define    SSPI_FRAME6_SCLK_DEF_FRAME6_SCLK_RATIO_MASK                    0x00000006

#define SSPI_FRAME6_TX_DEF_OFFSET                                         0x00000368
#define SSPI_FRAME6_TX_DEF_TYPE                                           UInt32
#define SSPI_FRAME6_TX_DEF_RESERVED_MASK                                  0x80808004
#define    SSPI_FRAME6_TX_DEF_FRAME6_TXOEN_END_SHIFT                      24
#define    SSPI_FRAME6_TX_DEF_FRAME6_TXOEN_END_MASK                       0x7F000000
#define    SSPI_FRAME6_TX_DEF_FRAME6_TXOEN_START_SHIFT                    16
#define    SSPI_FRAME6_TX_DEF_FRAME6_TXOEN_START_MASK                     0x007F0000
#define    SSPI_FRAME6_TX_DEF_FRAME6_TX_START_SHIFT                       8
#define    SSPI_FRAME6_TX_DEF_FRAME6_TX_START_MASK                        0x00007F00
#define    SSPI_FRAME6_TX_DEF_FRAME6_TX_WORD_LENGTH_SHIFT                 3
#define    SSPI_FRAME6_TX_DEF_FRAME6_TX_WORD_LENGTH_MASK                  0x000000F8
#define    SSPI_FRAME6_TX_DEF_FRAME6_TX_EXTENDED_LEFT_SHIFT               1
#define    SSPI_FRAME6_TX_DEF_FRAME6_TX_EXTENDED_LEFT_MASK                0x00000002
#define    SSPI_FRAME6_TX_DEF_FRAME6_TX_EXTENDED_RIGHT_SHIFT              0
#define    SSPI_FRAME6_TX_DEF_FRAME6_TX_EXTENDED_RIGHT_MASK               0x00000001

#define SSPI_FRAME6_RX_DEF_OFFSET                                         0x0000036C
#define SSPI_FRAME6_RX_DEF_TYPE                                           UInt32
#define SSPI_FRAME6_RX_DEF_RESERVED_MASK                                  0xFFFF8007
#define    SSPI_FRAME6_RX_DEF_FRAME6_RX_START_SHIFT                       8
#define    SSPI_FRAME6_RX_DEF_FRAME6_RX_START_MASK                        0x00007F00
#define    SSPI_FRAME6_RX_DEF_FRAME6_RX_WORD_LENGTH_SHIFT                 3
#define    SSPI_FRAME6_RX_DEF_FRAME6_RX_WORD_LENGTH_MASK                  0x000000F8

#define SSPI_FRAME7_CS_IDLE_DEF_OFFSET                                    0x00000370
#define SSPI_FRAME7_CS_IDLE_DEF_TYPE                                      UInt32
#define SSPI_FRAME7_CS_IDLE_DEF_RESERVED_MASK                             0x8080FFC0
#define    SSPI_FRAME7_CS_IDLE_DEF_FRAME7_CS_ACTIVE_SHIFT                 24
#define    SSPI_FRAME7_CS_IDLE_DEF_FRAME7_CS_ACTIVE_MASK                  0x7F000000
#define    SSPI_FRAME7_CS_IDLE_DEF_FRAME7_CS_SIZE_SHIFT                   16
#define    SSPI_FRAME7_CS_IDLE_DEF_FRAME7_CS_SIZE_MASK                    0x007F0000
#define    SSPI_FRAME7_CS_IDLE_DEF_FRAME7_SCLK_ACTIVE_EDGE_SHIFT          5
#define    SSPI_FRAME7_CS_IDLE_DEF_FRAME7_SCLK_ACTIVE_EDGE_MASK           0x00000020
#define    SSPI_FRAME7_CS_IDLE_DEF_FRAME7_CS_INITIAL_VALUE_SHIFT          4
#define    SSPI_FRAME7_CS_IDLE_DEF_FRAME7_CS_INITIAL_VALUE_MASK           0x00000010
#define    SSPI_FRAME7_CS_IDLE_DEF_FRAME7_TXOEN_IDLE_VALUE_SHIFT          3
#define    SSPI_FRAME7_CS_IDLE_DEF_FRAME7_TXOEN_IDLE_VALUE_MASK           0x00000008
#define    SSPI_FRAME7_CS_IDLE_DEF_FRAME7_TX_IDLE_VALUE_SHIFT             2
#define    SSPI_FRAME7_CS_IDLE_DEF_FRAME7_TX_IDLE_VALUE_MASK              0x00000004
#define    SSPI_FRAME7_CS_IDLE_DEF_FRAME7_SCLK_IDLE_VALUE_SHIFT           1
#define    SSPI_FRAME7_CS_IDLE_DEF_FRAME7_SCLK_IDLE_VALUE_MASK            0x00000002
#define    SSPI_FRAME7_CS_IDLE_DEF_FRAME7_CS_IDLE_VALUE_SHIFT             0
#define    SSPI_FRAME7_CS_IDLE_DEF_FRAME7_CS_IDLE_VALUE_MASK              0x00000001

#define SSPI_FRAME7_SCLK_DEF_OFFSET                                       0x00000374
#define SSPI_FRAME7_SCLK_DEF_TYPE                                         UInt32
#define SSPI_FRAME7_SCLK_DEF_RESERVED_MASK                                0xFF800FF1
#define    SSPI_FRAME7_SCLK_DEF_FRAME7_SCLK_END_SHIFT                     16
#define    SSPI_FRAME7_SCLK_DEF_FRAME7_SCLK_END_MASK                      0x007F0000
#define    SSPI_FRAME7_SCLK_DEF_FRAME7_SCLK_START_SHIFT                   12
#define    SSPI_FRAME7_SCLK_DEF_FRAME7_SCLK_START_MASK                    0x0000F000
#define    SSPI_FRAME7_SCLK_DEF_FRAME7_SCLK_DUTY_SHIFT                    3
#define    SSPI_FRAME7_SCLK_DEF_FRAME7_SCLK_DUTY_MASK                     0x00000008
#define    SSPI_FRAME7_SCLK_DEF_FRAME7_SCLK_RATIO_SHIFT                   1
#define    SSPI_FRAME7_SCLK_DEF_FRAME7_SCLK_RATIO_MASK                    0x00000006

#define SSPI_FRAME7_TX_DEF_OFFSET                                         0x00000378
#define SSPI_FRAME7_TX_DEF_TYPE                                           UInt32
#define SSPI_FRAME7_TX_DEF_RESERVED_MASK                                  0x80808004
#define    SSPI_FRAME7_TX_DEF_FRAME7_TXOEN_END_SHIFT                      24
#define    SSPI_FRAME7_TX_DEF_FRAME7_TXOEN_END_MASK                       0x7F000000
#define    SSPI_FRAME7_TX_DEF_FRAME7_TXOEN_START_SHIFT                    16
#define    SSPI_FRAME7_TX_DEF_FRAME7_TXOEN_START_MASK                     0x007F0000
#define    SSPI_FRAME7_TX_DEF_FRAME7_TX_START_SHIFT                       8
#define    SSPI_FRAME7_TX_DEF_FRAME7_TX_START_MASK                        0x00007F00
#define    SSPI_FRAME7_TX_DEF_FRAME7_TX_WORD_LENGTH_SHIFT                 3
#define    SSPI_FRAME7_TX_DEF_FRAME7_TX_WORD_LENGTH_MASK                  0x000000F8
#define    SSPI_FRAME7_TX_DEF_FRAME7_TX_EXTENDED_LEFT_SHIFT               1
#define    SSPI_FRAME7_TX_DEF_FRAME7_TX_EXTENDED_LEFT_MASK                0x00000002
#define    SSPI_FRAME7_TX_DEF_FRAME7_TX_EXTENDED_RIGHT_SHIFT              0
#define    SSPI_FRAME7_TX_DEF_FRAME7_TX_EXTENDED_RIGHT_MASK               0x00000001

#define SSPI_FRAME7_RX_DEF_OFFSET                                         0x0000037C
#define SSPI_FRAME7_RX_DEF_TYPE                                           UInt32
#define SSPI_FRAME7_RX_DEF_RESERVED_MASK                                  0xFFFF8007
#define    SSPI_FRAME7_RX_DEF_FRAME7_RX_START_SHIFT                       8
#define    SSPI_FRAME7_RX_DEF_FRAME7_RX_START_MASK                        0x00007F00
#define    SSPI_FRAME7_RX_DEF_FRAME7_RX_WORD_LENGTH_SHIFT                 3
#define    SSPI_FRAME7_RX_DEF_FRAME7_RX_WORD_LENGTH_MASK                  0x000000F8

#define SSPI_FIFO_ENTRY0TX_OFFSET                                         0x00000400
#define SSPI_FIFO_ENTRY0TX_TYPE                                           UInt32
#define SSPI_FIFO_ENTRY0TX_RESERVED_MASK                                  0x00000000
#define    SSPI_FIFO_ENTRY0TX_FIFO_ENTRY0TX_SHIFT                         0
#define    SSPI_FIFO_ENTRY0TX_FIFO_ENTRY0TX_MASK                          0xFFFFFFFF

#define SSPI_FIFO_ENTRY1TX_OFFSET                                         0x00000480
#define SSPI_FIFO_ENTRY1TX_TYPE                                           UInt32
#define SSPI_FIFO_ENTRY1TX_RESERVED_MASK                                  0x00000000
#define    SSPI_FIFO_ENTRY1TX_FIFO_ENTRY1TX_SHIFT                         0
#define    SSPI_FIFO_ENTRY1TX_FIFO_ENTRY1TX_MASK                          0xFFFFFFFF

#define SSPI_FIFO_ENTRY2TX_OFFSET                                         0x00000500
#define SSPI_FIFO_ENTRY2TX_TYPE                                           UInt32
#define SSPI_FIFO_ENTRY2TX_RESERVED_MASK                                  0x00000000
#define    SSPI_FIFO_ENTRY2TX_FIFO_ENTRY2TX_SHIFT                         0
#define    SSPI_FIFO_ENTRY2TX_FIFO_ENTRY2TX_MASK                          0xFFFFFFFF

#define SSPI_FIFO_ENTRY3TX_OFFSET                                         0x00000580
#define SSPI_FIFO_ENTRY3TX_TYPE                                           UInt32
#define SSPI_FIFO_ENTRY3TX_RESERVED_MASK                                  0x00000000
#define    SSPI_FIFO_ENTRY3TX_FIFO_ENTRY3TX_SHIFT                         0
#define    SSPI_FIFO_ENTRY3TX_FIFO_ENTRY3TX_MASK                          0xFFFFFFFF

#define SSPI_FIFO_ENTRY0RX_OFFSET                                         0x00000600
#define SSPI_FIFO_ENTRY0RX_TYPE                                           UInt32
#define SSPI_FIFO_ENTRY0RX_RESERVED_MASK                                  0x00000000
#define    SSPI_FIFO_ENTRY0RX_FIFO_ENTRY0RX_SHIFT                         0
#define    SSPI_FIFO_ENTRY0RX_FIFO_ENTRY0RX_MASK                          0xFFFFFFFF

#define SSPI_FIFO_ENTRY1RX_OFFSET                                         0x00000680
#define SSPI_FIFO_ENTRY1RX_TYPE                                           UInt32
#define SSPI_FIFO_ENTRY1RX_RESERVED_MASK                                  0x00000000
#define    SSPI_FIFO_ENTRY1RX_FIFO_ENTRY1RX_SHIFT                         0
#define    SSPI_FIFO_ENTRY1RX_FIFO_ENTRY1RX_MASK                          0xFFFFFFFF

#define SSPI_FIFO_ENTRY2RX_OFFSET                                         0x00000700
#define SSPI_FIFO_ENTRY2RX_TYPE                                           UInt32
#define SSPI_FIFO_ENTRY2RX_RESERVED_MASK                                  0x00000000
#define    SSPI_FIFO_ENTRY2RX_FIFO_ENTRY2RX_SHIFT                         0
#define    SSPI_FIFO_ENTRY2RX_FIFO_ENTRY2RX_MASK                          0xFFFFFFFF

#define SSPI_FIFO_ENTRY3RX_OFFSET                                         0x00000780
#define SSPI_FIFO_ENTRY3RX_TYPE                                           UInt32
#define SSPI_FIFO_ENTRY3RX_RESERVED_MASK                                  0x00000000
#define    SSPI_FIFO_ENTRY3RX_FIFO_ENTRY3RX_SHIFT                         0
#define    SSPI_FIFO_ENTRY3RX_FIFO_ENTRY3RX_MASK                          0xFFFFFFFF

#define SSPI_SIDETONE_CONTROL_OFFSET                                      0x00000800
#define SSPI_SIDETONE_CONTROL_TYPE                                        UInt32
#define SSPI_SIDETONE_CONTROL_RESERVED_MASK                               0xE0000009
#define    SSPI_SIDETONE_CONTROL_SIDETONE_LOWER_FIT_TAB_SHIFT             23
#define    SSPI_SIDETONE_CONTROL_SIDETONE_LOWER_FIT_TAB_MASK              0x1F800000
#define    SSPI_SIDETONE_CONTROL_SIDETONE_BYPASS_DIG_GAIN_SHIFT           22
#define    SSPI_SIDETONE_CONTROL_SIDETONE_BYPASS_DIG_GAIN_MASK            0x00400000
#define    SSPI_SIDETONE_CONTROL_SIDETONE_SOF_SLOPE_ENABLE_SHIFT          21
#define    SSPI_SIDETONE_CONTROL_SIDETONE_SOF_SLOPE_ENABLE_MASK           0x00200000
#define    SSPI_SIDETONE_CONTROL_SIDETONE_TARGET_GAINLOAD_SHIFT           20
#define    SSPI_SIDETONE_CONTROL_SIDETONE_TARGET_GAINLOAD_MASK            0x00100000
#define    SSPI_SIDETONE_CONTROL_SIDETONE_TARGET_GAIN_SHIFT               5
#define    SSPI_SIDETONE_CONTROL_SIDETONE_TARGET_GAIN_MASK                0x000FFFE0
#define    SSPI_SIDETONE_CONTROL_SIDETONE_SOF_SLOPE_LIN_SHIFT             4
#define    SSPI_SIDETONE_CONTROL_SIDETONE_SOF_SLOPE_LIN_MASK              0x00000010
#define    SSPI_SIDETONE_CONTROL_SIDETONE_FIR_FILTER_STOP_SHIFT           2
#define    SSPI_SIDETONE_CONTROL_SIDETONE_FIR_FILTER_STOP_MASK            0x00000004
#define    SSPI_SIDETONE_CONTROL_SIDETONE_FIR_FILTER_DISABLE_SHIFT        1
#define    SSPI_SIDETONE_CONTROL_SIDETONE_FIR_FILTER_DISABLE_MASK         0x00000002

#define SSPI_SIDETONE_CURRENTGAIN_OFFSET                                  0x00000804
#define SSPI_SIDETONE_CURRENTGAIN_TYPE                                    UInt32
#define SSPI_SIDETONE_CURRENTGAIN_RESERVED_MASK                           0xFFFFF800
#define    SSPI_SIDETONE_CURRENTGAIN_SIDETONE_GAIN_ADJUST_TAB_SHIFT       9
#define    SSPI_SIDETONE_CURRENTGAIN_SIDETONE_GAIN_ADJUST_TAB_MASK        0x00000600
#define    SSPI_SIDETONE_CURRENTGAIN_SIDETONE_CURRENT_GAIN_SHIFT          0
#define    SSPI_SIDETONE_CURRENTGAIN_SIDETONE_CURRENT_GAIN_MASK           0x000001FF

#define SSPI_SIDETONE_CONTROL_2_OFFSET                                    0x00000808
#define SSPI_SIDETONE_CONTROL_2_TYPE                                      UInt32
#define SSPI_SIDETONE_CONTROL_2_RESERVED_MASK                             0x80000000
#define    SSPI_SIDETONE_CONTROL_2_SIDETONE_CLIP_DISABLE_SHIFT            30
#define    SSPI_SIDETONE_CONTROL_2_SIDETONE_CLIP_DISABLE_MASK             0x40000000
#define    SSPI_SIDETONE_CONTROL_2_SIDETONE_SOF_SLOPE_SHIFT               6
#define    SSPI_SIDETONE_CONTROL_2_SIDETONE_SOF_SLOPE_MASK                0x3FFFFFC0
#define    SSPI_SIDETONE_CONTROL_2_SIDETONE_UPPER_FIR_TAPS_SHIFT          0
#define    SSPI_SIDETONE_CONTROL_2_SIDETONE_UPPER_FIR_TAPS_MASK           0x0000003F

#define SSPI_SIDETONE_COEF_ADDR_OFFSET                                    0x0000080C
#define SSPI_SIDETONE_COEF_ADDR_TYPE                                      UInt32
#define SSPI_SIDETONE_COEF_ADDR_RESERVED_MASK                             0xFFFFFE03
#define    SSPI_SIDETONE_COEF_ADDR_SIDETONE_COEF_ADDR_SHIFT               2
#define    SSPI_SIDETONE_COEF_ADDR_SIDETONE_COEF_ADDR_MASK                0x000001FC

#define SSPI_SIDETONE_COEF_DATA_OFFSET                                    0x00000810
#define SSPI_SIDETONE_COEF_DATA_TYPE                                      UInt32
#define SSPI_SIDETONE_COEF_DATA_RESERVED_MASK                             0xFFFF0000
#define    SSPI_SIDETONE_COEF_DATA_SIDETONE_COEF_DATA_SHIFT               0
#define    SSPI_SIDETONE_COEF_DATA_SIDETONE_COEF_DATA_MASK                0x0000FFFF

#endif /* __BRCM_RDB_SSPI_H__ */


