<html><body><samp><pre>
<!@TC:1662570039>
#Build: Synplify Pro L-2016.09M-SP1-5, Build 264R, Oct 26 2017
#install: C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
#OS: Windows 8 6.2
#Hostname: MICHAEL-LAPTOP

# Wed Sep 07 19:00:39 2022

#Implementation: synthesis

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1662570040> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q4p1, Build 517R, built Oct 30 2017</a>
@N: : <!@TM:1662570040> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\micha\Documents\Clyde\smartgen\AND3_core\AND3_core.v" (library work)
@I::"C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v" (library work)
@I::"C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\coreapbsram.v" (library work)
@I::"C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\acmtable.v" (library work)
@I::"C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\debugblk.v" (library work)
@I:"C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\debugblk.v":"C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\support.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\debugblk.v:68:17:68:30:@N:CG334:@XP_MSG">debugblk.v(68)</a><!@TM:1662570040> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\debugblk.v:745:17:745:29:@N:CG333:@XP_MSG">debugblk.v(745)</a><!@TM:1662570040> | Read directive translate_on.
@I::"C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\instructions.v" (library work)
@I::"C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\instructnvm_bb.v" (library work)
@I::"C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\iram512x9_pa3.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\iram512x9_pa3.v:55:17:55:30:@N:CG334:@XP_MSG">iram512x9_pa3.v(55)</a><!@TM:1662570040> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\iram512x9_pa3.v:56:17:56:29:@N:CG333:@XP_MSG">iram512x9_pa3.v(56)</a><!@TM:1662570040> | Read directive translate_on.
@I::"C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\instructram.v" (library work)
@I::"C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ram128x8_rtl.v" (library work)
@I::"C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ram256x16_pa3.v" (library work)
@I::"C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ram256x8_rtl.v" (library work)
@I::"C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v" (library work)
@I::"C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:992:21:992:34:@N:CG334:@XP_MSG">coreabc.v(992)</a><!@TM:1662570040> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:994:21:994:33:@N:CG333:@XP_MSG">coreabc.v(994)</a><!@TM:1662570040> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:1389:17:1389:30:@N:CG334:@XP_MSG">coreabc.v(1389)</a><!@TM:1662570040> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:1433:17:1433:29:@N:CG333:@XP_MSG">coreabc.v(1433)</a><!@TM:1662570040> | Read directive translate_on.
@I::"C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Clock_gen.v" (library work)
@I::"C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v" (library work)
@I::"C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v" (library work)
@I::"C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\fifo_256x8_pa3.v" (library work)
@I::"C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v" (library work)
@I::"C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v" (library work)
@I::"C:\Users\micha\Documents\Clyde\smartgen\Minimal_SoC_with_PLL\Minimal_SoC_with_PLL.v" (library work)
@I::"C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v" (library COREAPB3_LIB)
@I::"C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v" (library CORESPI_LIB)
@I::"C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v" (library CORESPI_LIB)
<font color=#A52A2A>@W: : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:805:7:805:18:@W::@XP_MSG">spi_chanctrl.v(805)</a><!@TM:1662570040> | Net resetn_rx_s is not declared.</font>
@I::"C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v" (library CORESPI_LIB)
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v:69:31:69:44:@N:CG347:@XP_MSG">spi_control.v(69)</a><!@TM:1662570040> | Read a parallel_case directive.
@I::"C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v" (library CORESPI_LIB)
@I::"C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v" (library CORESPI_LIB)
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:160:38:160:51:@N:CG347:@XP_MSG">spi_rf.v(160)</a><!@TM:1662570040> | Read a parallel_case directive.
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:223:34:223:47:@N:CG347:@XP_MSG">spi_rf.v(223)</a><!@TM:1662570040> | Read a parallel_case directive.
@I::"C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v" (library CORESPI_LIB)
@I::"C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v" (library CORESPI_LIB)
@I::"C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v" (library CORETIMER_LIB)
@I::"C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\Minimal_SoC.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module Minimal_SoC
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v:20:7:20:11:@N:CG364:@XP_MSG">proasic3.v(20)</a><!@TM:1662570040> | Synthesizing module AND3 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\micha\Documents\Clyde\smartgen\AND3_core\AND3_core.v:5:7:5:16:@N:CG364:@XP_MSG">AND3_core.v(5)</a><!@TM:1662570040> | Synthesizing module AND3_core in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v:281:7:281:12:@N:CG364:@XP_MSG">proasic3.v(281)</a><!@TM:1662570040> | Synthesizing module BIBUF in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:46:7:46:36:@N:CG364:@XP_MSG">coreabc.v(46)</a><!@TM:1662570040> | Synthesizing module Minimal_SoC_COREABC_0_COREABC in library work.

	FAMILY=32'b00000000000000000000000000001111
	APB_AWIDTH=32'b00000000000000000000000000001100
	APB_DWIDTH=32'b00000000000000000000000000010000
	APB_SDEPTH=32'b00000000000000000000000000000111
	ICWIDTH=32'b00000000000000000000000000001100
	ZRWIDTH=32'b00000000000000000000000000010000
	IFWIDTH=32'b00000000000000000000000000000100
	IIWIDTH=32'b00000000000000000000000000000100
	IOWIDTH=32'b00000000000000000000000000000001
	STWIDTH=32'b00000000000000000000000000001000
	EN_RAM=32'b00000000000000000000000000000001
	EN_RAM_ECC=32'b00000000000000000000000000000000
	EN_AND=32'b00000000000000000000000000000001
	EN_XOR=32'b00000000000000000000000000000001
	EN_OR=32'b00000000000000000000000000000001
	EN_ADD=32'b00000000000000000000000000000001
	EN_INC=32'b00000000000000000000000000000001
	EN_SHL=32'b00000000000000000000000000000001
	EN_SHR=32'b00000000000000000000000000000001
	EN_CALL=32'b00000000000000000000000000000001
	EN_PUSH=32'b00000000000000000000000000000001
	EN_MULT=32'b00000000000000000000000000000000
	EN_ACM=32'b00000000000000000000000000000001
	EN_DATAM=32'b00000000000000000000000000000010
	EN_INT=32'b00000000000000000000000000000010
	EN_IOREAD=32'b00000000000000000000000000000001
	EN_IOWRT=32'b00000000000000000000000000000001
	EN_ALURAM=32'b00000000000000000000000000000001
	EN_INDIRECT=32'b00000000000000000000000000000001
	ISRADDR=32'b00000000000000000000000000000001
	DEBUG=32'b00000000000000000000000000000001
	INSMODE=32'b00000000000000000000000000000000
	INITWIDTH=32'b00000000000000000000000000010000
	TESTMODE=32'b00000000000000000000000000000000
	ACT_CALIBRATIONDATA=32'b00000000000000000000000000000001
	IMEM_APB_ACCESS=32'b00000000000000000000000000000000
	UNIQ_STRING_LENGTH=32'b00000000000000000000000000010101
	MAX_NVMDWIDTH=32'b00000000000000000000000000100000
	BLANK=32'b11111111111111111111111111111111
	iNOP=32'b00000000000000000000000100000000
	iLOAD=32'b00000000000000000000001000000000
	iINCB=32'b00000000000000000000001100000000
	iAND=32'b00000000000000000000010000000000
	iOR=32'b00000000000000000000010100000000
	iXOR=32'b00000000000000000000011000000000
	iADD=32'b00000000000000000000011100000000
	iSUB=32'b00000000000000000000100000000000
	iSHL0=32'b00000000000000000000100100000000
	iSHL1=32'b00000000000000000000101000000000
	iSHLE=32'b00000000000000000000101100000000
	iROL=32'b00000000000000000000110000000000
	iSHR0=32'b00000000000000000000110100000000
	iSHR1=32'b00000000000000000000111000000000
	iSHRE=32'b00000000000000000000111100000000
	iROR=32'b00000000000000000001000000000000
	iCMP=32'b00000000000000000001000100000000
	iCMPLEQ=32'b00000000000000000001001000000000
	iBITCLR=32'b00000000000000000001001100000000
	iBITSET=32'b00000000000000000001010000000000
	iBITTST=32'b00000000000000000001010100000000
	iAPBREAD=32'b00000000000000000001011000000000
	iAPBWRT=32'b00000000000000000001011100000000
	iLOADZ=32'b00000000000000000001100000000000
	iDECZ=32'b00000000000000000001100100000000
	iINCZ=32'b00000000000000000001101000000000
	iIOWRT=32'b00000000000000000001101100000000
	iRAMREAD=32'b00000000000000000001110000000000
	iRAMWRT=32'b00000000000000000001110100000000
	iPUSH=32'b00000000000000000001111000000000
	iPOP=32'b00000000000000000001111100000000
	iIOREAD=32'b00000000000000000010000000000000
	iUSER=32'b00000000000000000010000100000000
	iJUMPB=32'b00000000000000000010001000000000
	iCALLB=32'b00000000000000000010001100000000
	iRETURNB=32'b00000000000000000010010000000000
	iRETISRB=32'b00000000000000000010010100000000
	iWAITB=32'b00000000000000000010011000000000
	iHALTB=32'b00000000000000000010011000000000
	iMULT=32'b00000000000000000010011100000000
	iDEC=32'b00000000000000000010100000000000
	iAPBREADZ=32'b00000000000000000010100100000000
	iAPBWRTZ=32'b00000000000000000010101000000000
	iADDZ=32'b00000000000000000010101100000000
	iSUBZ=32'b00000000000000000010110000000000
	iDAT=32'b00000000000000000000000000001010
	iDAT8=32'b00000000000000000000000000001011
	iDAT16=32'b00000000000000000000000000001100
	iDAT32=32'b00000000000000000000000000001101
	iACM=32'b00000000000000000000000000001110
	iACC=32'b00000000000000000000000000001111
	iRAM=32'b00000000000000000000000000010000
	DAT=32'b00000000000000000000000000001010
	DAT8=32'b00000000000000000000000000001011
	DAT16=32'b00000000000000000000000000001100
	DAT32=32'b00000000000000000000000000001101
	ACM=32'b00000000000000000000000000001110
	ACC=32'b00000000000000000000000000001111
	RAM=32'b00000000000000000000000000010000
	iIFNOT=32'b00000000000000000000000000000000
	iNOTIF=32'b00000000000000000000000000000000
	iIF=32'b00000000000000000000000000000001
	iUNTIL=32'b00000000000000000000000000000000
	iNOTUNTIL=32'b00000000000000000000000000000001
	iUNTILNOT=32'b00000000000000000000000000000001
	iWHILE=32'b00000000000000000000000000000001
	iZZERO=8'b00001000
	iNEGATIVE=8'b00000100
	iZERO=8'b00000010
	iLTE_ZERO=8'b00000110
	iALWAYS=8'b00000001
	iINPUT0=12'b000000010000
	iINPUT1=12'b000000100000
	iINPUT2=12'b000001000000
	iINPUT3=12'b000010000000
	iINPUT4=12'b000100000000
	iINPUT5=12'b001000000000
	iINPUT6=12'b010000000000
	iINPUT7=12'b100000000000
	iINPUT8=16'b0001000000000000
	iINPUT9=16'b0010000000000000
	iINPUT10=16'b0100000000000000
	iINPUT11=16'b1000000000000000
	iINPUT12=20'b00010000000000000000
	iINPUT13=20'b00100000000000000000
	iINPUT14=20'b01000000000000000000
	iINPUT15=20'b10000000000000000000
	iINPUT16=24'b000100000000000000000000
	iINPUT17=24'b001000000000000000000000
	iINPUT18=24'b010000000000000000000000
	iINPUT19=24'b100000000000000000000000
	iINPUT20=28'b0001000000000000000000000000
	iINPUT21=28'b0010000000000000000000000000
	iINPUT22=28'b0100000000000000000000000000
	iINPUT23=28'b1000000000000000000000000000
	iINPUT24=32'b00010000000000000000000000000000
	iINPUT25=32'b00100000000000000000000000000000
	iINPUT26=32'b01000000000000000000000000000000
	iINPUT27=32'b10000000000000000000000000000000
	iANYINPUT=32'b01111111111111111111111111110000
	ALWAYS=8'b00000001
	ZZERO=8'b00001000
	NEGATIVE=8'b00000100
	ZERO=8'b00000010
	LTE_ZERO=8'b00000110
	INPUT0=12'b000000010000
	INPUT1=12'b000000100000
	INPUT2=12'b000001000000
	INPUT3=12'b000010000000
	INPUT4=12'b000100000000
	INPUT5=12'b001000000000
	INPUT6=12'b010000000000
	INPUT7=12'b100000000000
	INPUT8=16'b0001000000000000
	INPUT9=16'b0010000000000000
	INPUT10=16'b0011000000000000
	INPUT11=16'b1000000000000000
	INPUT12=20'b00010000000000000000
	INPUT13=20'b00100000000000000000
	INPUT14=20'b01000000000000000000
	INPUT15=20'b10000000000000000000
	INPUT16=24'b000100000000000000000000
	INPUT17=24'b001000000000000000000000
	INPUT18=24'b001100000000000000000000
	INPUT19=24'b100000000000000000000000
	INPUT20=28'b0001000000000000000000000000
	INPUT21=28'b0010000000000000000000000000
	INPUT22=28'b0100000000000000000000000000
	INPUT23=28'b1000000000000000000000000000
	INPUT24=32'b00010000000000000000000000000000
	INPUT25=32'b00100000000000000000000000000000
	INPUT26=32'b01000000000000000000000000000000
	INPUT27=32'b01000000000000000000000000000000
	ANYINPUT=32'b01111111111111111111111111110000
	iLOADLOOP=32'b00000000000000000001100000000000
	iDECLOOP=32'b00000000000000000001100100000000
	iINCLOOP=32'b00000000000000000001101000000000
	iLOOPZ=32'b00000000000000000000000000001000
	LOOPZ=32'b00000000000000000000000000001000
	EN_USER=32'b00000000000000000000000000000000
	IWWIDTH=32'b00000000000000000000000000111010
	IRWIDTH=32'b00000000000000000000000000010000
	ICDEPTH=32'b00000000000000000001000000000000
	APB_SWIDTH=32'b00000000000000000000000000000011
	RAMWIDTH=32'b00000000000000000000000000100101
	SYNC_RESET=32'b00000000000000000000000000000000
	ZRWIDTH_ZR=32'b00000000000000000000000000010000
	CYCLE0=2'b00
	CYCLE1=2'b01
	CYCLE2=2'b10
	CYCLE3=2'b11
   Generated name = Minimal_SoC_COREABC_0_COREABC_Z1

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v:25:7:25:38:@N:CG364:@XP_MSG">ramblocks.v(25)</a><!@TM:1662570040> | Synthesizing module Minimal_SoC_COREABC_0_RAMBLOCKS in library work.

	EN_RAM_ECC=32'b00000000000000000000000000000000
	DWIDTH=32'b00000000000000000000000000010000
	FAMILY=32'b00000000000000000000000000001111
   Generated name = Minimal_SoC_COREABC_0_RAMBLOCKS_0s_16s_15s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v:1864:7:1864:10:@N:CG364:@XP_MSG">proasic3.v(1864)</a><!@TM:1662570040> | Synthesizing module VCC in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v:1163:7:1163:10:@N:CG364:@XP_MSG">proasic3.v(1163)</a><!@TM:1662570040> | Synthesizing module GND in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v:2086:8:2086:17:@N:CG364:@XP_MSG">proasic3.v(2086)</a><!@TM:1662570040> | Synthesizing module RAM512X18 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v:1283:7:1283:10:@N:CG364:@XP_MSG">proasic3.v(1283)</a><!@TM:1662570040> | Synthesizing module INV in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ram256x16_pa3.v:24:7:24:38:@N:CG364:@XP_MSG">ram256x16_pa3.v(24)</a><!@TM:1662570040> | Synthesizing module Minimal_SoC_COREABC_0_RAM256X16 in library work.

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v:43:23:43:26:@W:CG360:@XP_MSG">ramblocks.v(43)</a><!@TM:1662570040> | Removing wire RDW, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v:47:15:47:18:@W:CG360:@XP_MSG">ramblocks.v(47)</a><!@TM:1662570040> | Removing wire WDY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v:48:15:48:18:@W:CG360:@XP_MSG">ramblocks.v(48)</a><!@TM:1662570040> | Removing wire RDY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v:49:15:49:19:@W:CG360:@XP_MSG">ramblocks.v(49)</a><!@TM:1662570040> | Removing wire RDYY, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\acmtable.v:24:7:24:37:@N:CG364:@XP_MSG">acmtable.v(24)</a><!@TM:1662570040> | Synthesizing module Minimal_SoC_COREABC_0_ACMTABLE in library work.

	TESTMODE=32'b00000000000000000000000000000000
   Generated name = Minimal_SoC_COREABC_0_ACMTABLE_0s

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\acmtable.v:27:13:27:20:@W:CG133:@XP_MSG">acmtable.v(27)</a><!@TM:1662570040> | Object ACMDATA is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\instructions.v:26:7:26:41:@N:CG364:@XP_MSG">instructions.v(26)</a><!@TM:1662570040> | Synthesizing module Minimal_SoC_COREABC_0_INSTRUCTIONS in library work.

	AWIDTH=32'b00000000000000000000000000001100
	DWIDTH=32'b00000000000000000000000000010000
	SWIDTH=32'b00000000000000000000000000000011
	ICWIDTH=32'b00000000000000000000000000001100
	IIWIDTH=32'b00000000000000000000000000000100
	IFWIDTH=32'b00000000000000000000000000000100
	IWWIDTH=32'b00000000000000000000000000111010
	EN_MULT=32'b00000000000000000000000000000000
	EN_INC=32'b00000000000000000000000000000001
	TESTMODE=32'b00000000000000000000000000000000
	BLANK=32'b11111111111111111111111111111111
	iNOP=32'b00000000000000000000000100000000
	iLOAD=32'b00000000000000000000001000000000
	iINCB=32'b00000000000000000000001100000000
	iAND=32'b00000000000000000000010000000000
	iOR=32'b00000000000000000000010100000000
	iXOR=32'b00000000000000000000011000000000
	iADD=32'b00000000000000000000011100000000
	iSUB=32'b00000000000000000000100000000000
	iSHL0=32'b00000000000000000000100100000000
	iSHL1=32'b00000000000000000000101000000000
	iSHLE=32'b00000000000000000000101100000000
	iROL=32'b00000000000000000000110000000000
	iSHR0=32'b00000000000000000000110100000000
	iSHR1=32'b00000000000000000000111000000000
	iSHRE=32'b00000000000000000000111100000000
	iROR=32'b00000000000000000001000000000000
	iCMP=32'b00000000000000000001000100000000
	iCMPLEQ=32'b00000000000000000001001000000000
	iBITCLR=32'b00000000000000000001001100000000
	iBITSET=32'b00000000000000000001010000000000
	iBITTST=32'b00000000000000000001010100000000
	iAPBREAD=32'b00000000000000000001011000000000
	iAPBWRT=32'b00000000000000000001011100000000
	iLOADZ=32'b00000000000000000001100000000000
	iDECZ=32'b00000000000000000001100100000000
	iINCZ=32'b00000000000000000001101000000000
	iIOWRT=32'b00000000000000000001101100000000
	iRAMREAD=32'b00000000000000000001110000000000
	iRAMWRT=32'b00000000000000000001110100000000
	iPUSH=32'b00000000000000000001111000000000
	iPOP=32'b00000000000000000001111100000000
	iIOREAD=32'b00000000000000000010000000000000
	iUSER=32'b00000000000000000010000100000000
	iJUMPB=32'b00000000000000000010001000000000
	iCALLB=32'b00000000000000000010001100000000
	iRETURNB=32'b00000000000000000010010000000000
	iRETISRB=32'b00000000000000000010010100000000
	iWAITB=32'b00000000000000000010011000000000
	iHALTB=32'b00000000000000000010011000000000
	iMULT=32'b00000000000000000010011100000000
	iDEC=32'b00000000000000000010100000000000
	iAPBREADZ=32'b00000000000000000010100100000000
	iAPBWRTZ=32'b00000000000000000010101000000000
	iADDZ=32'b00000000000000000010101100000000
	iSUBZ=32'b00000000000000000010110000000000
	iDAT=32'b00000000000000000000000000001010
	iDAT8=32'b00000000000000000000000000001011
	iDAT16=32'b00000000000000000000000000001100
	iDAT32=32'b00000000000000000000000000001101
	iACM=32'b00000000000000000000000000001110
	iACC=32'b00000000000000000000000000001111
	iRAM=32'b00000000000000000000000000010000
	DAT=32'b00000000000000000000000000001010
	DAT8=32'b00000000000000000000000000001011
	DAT16=32'b00000000000000000000000000001100
	DAT32=32'b00000000000000000000000000001101
	ACM=32'b00000000000000000000000000001110
	ACC=32'b00000000000000000000000000001111
	RAM=32'b00000000000000000000000000010000
	iIFNOT=32'b00000000000000000000000000000000
	iNOTIF=32'b00000000000000000000000000000000
	iIF=32'b00000000000000000000000000000001
	iUNTIL=32'b00000000000000000000000000000000
	iNOTUNTIL=32'b00000000000000000000000000000001
	iUNTILNOT=32'b00000000000000000000000000000001
	iWHILE=32'b00000000000000000000000000000001
	iZZERO=8'b00001000
	iNEGATIVE=8'b00000100
	iZERO=8'b00000010
	iLTE_ZERO=8'b00000110
	iALWAYS=8'b00000001
	iINPUT0=12'b000000010000
	iINPUT1=12'b000000100000
	iINPUT2=12'b000001000000
	iINPUT3=12'b000010000000
	iINPUT4=12'b000100000000
	iINPUT5=12'b001000000000
	iINPUT6=12'b010000000000
	iINPUT7=12'b100000000000
	iINPUT8=16'b0001000000000000
	iINPUT9=16'b0010000000000000
	iINPUT10=16'b0100000000000000
	iINPUT11=16'b1000000000000000
	iINPUT12=20'b00010000000000000000
	iINPUT13=20'b00100000000000000000
	iINPUT14=20'b01000000000000000000
	iINPUT15=20'b10000000000000000000
	iINPUT16=24'b000100000000000000000000
	iINPUT17=24'b001000000000000000000000
	iINPUT18=24'b010000000000000000000000
	iINPUT19=24'b100000000000000000000000
	iINPUT20=28'b0001000000000000000000000000
	iINPUT21=28'b0010000000000000000000000000
	iINPUT22=28'b0100000000000000000000000000
	iINPUT23=28'b1000000000000000000000000000
	iINPUT24=32'b00010000000000000000000000000000
	iINPUT25=32'b00100000000000000000000000000000
	iINPUT26=32'b01000000000000000000000000000000
	iINPUT27=32'b10000000000000000000000000000000
	iANYINPUT=32'b01111111111111111111111111110000
	ALWAYS=8'b00000001
	ZZERO=8'b00001000
	NEGATIVE=8'b00000100
	ZERO=8'b00000010
	LTE_ZERO=8'b00000110
	INPUT0=12'b000000010000
	INPUT1=12'b000000100000
	INPUT2=12'b000001000000
	INPUT3=12'b000010000000
	INPUT4=12'b000100000000
	INPUT5=12'b001000000000
	INPUT6=12'b010000000000
	INPUT7=12'b100000000000
	INPUT8=16'b0001000000000000
	INPUT9=16'b0010000000000000
	INPUT10=16'b0011000000000000
	INPUT11=16'b1000000000000000
	INPUT12=20'b00010000000000000000
	INPUT13=20'b00100000000000000000
	INPUT14=20'b01000000000000000000
	INPUT15=20'b10000000000000000000
	INPUT16=24'b000100000000000000000000
	INPUT17=24'b001000000000000000000000
	INPUT18=24'b001100000000000000000000
	INPUT19=24'b100000000000000000000000
	INPUT20=28'b0001000000000000000000000000
	INPUT21=28'b0010000000000000000000000000
	INPUT22=28'b0100000000000000000000000000
	INPUT23=28'b1000000000000000000000000000
	INPUT24=32'b00010000000000000000000000000000
	INPUT25=32'b00100000000000000000000000000000
	INPUT26=32'b01000000000000000000000000000000
	INPUT27=32'b01000000000000000000000000000000
	ANYINPUT=32'b01111111111111111111111111110000
	iLOADLOOP=32'b00000000000000000001100000000000
	iDECLOOP=32'b00000000000000000001100100000000
	iINCLOOP=32'b00000000000000000001101000000000
	iLOOPZ=32'b00000000000000000000000000001000
	LOOPZ=32'b00000000000000000000000000001000
	EN_USER=32'b00000000000000000000000000000000
	AW=32'b00000000000000000000000000001100
	DW=32'b00000000000000000000000000010000
	SW=32'b00000000000000000000000000000011
	IW=32'b00000000000000000000000000001100
	FW=32'b00000000000000000000000000001000
	iJUMP=32'b00000000000000000010001000000100
	iCALL=32'b00000000000000000010001100000100
	iRETURN=32'b00000000000000000010010000000100
	iRETISR=32'b00000000000000000010010100000100
	iWAIT=32'b00000000000000000010011000000100
	iHALT=32'b00000000000000000010011000000100
	iINC=32'b00000000000000000000001100000000
	iACM_CTRLSTAT=8'b00000000
	iACM_ADDR_ADDR=8'b00000100
	iACM_DATA_ADDR=8'b00001000
	iADC_CTRL2_HI_ADDR=8'b00010000
	iADC_STAT_HI_ADDR=8'b00100000
	Sym_REG0=32'b00000000000000000000000000000000
	Sym_REG1=32'b00000000000000000000000000000001
	Sym_REG2=32'b00000000000000000000000000000010
	Sym_REG3=32'b00000000000000000000000000000011
	Sym_REG4=32'b00000000000000000000000000000100
	Sym_REG5=32'b00000000000000000000000000000101
	Sym_REG6=32'b00000000000000000000000000000110
	Sym_REG7=32'b00000000000000000000000000000111
	Sym_REG8=32'b00000000000000000000000000001000
	Sym_REG9=32'b00000000000000000000000000001001
	Sym_REG10=32'b00000000000000000000000000001010
	Sym_REG11=32'b00000000000000000000000000001011
	Sym_REG12=32'b00000000000000000000000000001100
	Sym_REG13=32'b00000000000000000000000000001101
	Sym_REG14=32'b00000000000000000000000000001110
	Sym_REG15=32'b00000000000000000000000000001111
	Sym_COMMAND_REG=32'b00000000000000000000000000010000
	Sym_COMMAND_1_BIT=32'b00000000000000000000000000000001
	Sym_COMMAND_2_BIT=32'b00000000000000000000000000000010
	Sym_COMMAND_3_BIT=32'b00000000000000000000000000000100
	Sym_COMMAND_4_BIT=32'b00000000000000000000000000001000
	Sym_COMMAND_5_BIT=32'b00000000000000000000000000010000
	Sym_COMMAND_6_BIT=32'b00000000000000000000000000100000
	Sym_COMMAND_7_BIT=32'b00000000000000000000000001000000
	Sym_COMMAND_8_BIT=32'b00000000000000000000000010000000
	Sym_RAM_TEST_REGION_START=32'b00000000000000000000000000010000
	Sym_RAM_TEST_REGION_END=32'b00000000000000000000000001111111
	Sym_TIMER=32'b00000000000000000000000000000000
	Sym_UART=32'b00000000000000000000000000000001
	Sym_SPI=32'b00000000000000000000000000000010
	Sym_ON_CHIP_SRAM=32'b00000000000000000000000000000011
	Sym_INT_RESET_REG=32'b00000000000000000000000000010000
	Sym_LOAD_REG=32'b00000000000000000000000000000000
	Sym_PRESCALER=32'b00000000000000000000000000001100
	Sym_TIMER_CONTROL=32'b00000000000000000000000000001000
	Sym_PRESCALER2=32'b00000000000000000000000000000000
	Sym_PRESCALER4=32'b00000000000000000000000000000001
	Sym_PRESCALER8=32'b00000000000000000000000000000010
	Sym_PRESCALER16=32'b00000000000000000000000000000011
	Sym_PRESCALER32=32'b00000000000000000000000000000100
	Sym_PRESCALER64=32'b00000000000000000000000000000101
	Sym_PRESCALER128=32'b00000000000000000000000000000110
	Sym_PRESCALER256=32'b00000000000000000000000000000111
	Sym_PRESCALER512=32'b00000000000000000000000000001000
	Sym_PRESCALER1024=32'b00000000000000000000000000001001
	Sym_PRESCALER2048=32'b00000000000000000000000000001010
	Sym_PRESCALER4096=32'b00000000000000000000000000001011
	Sym_PRESCALER8182=32'b00000000000000000000000000001100
	Sym_PRESCALER16364=32'b00000000000000000000000000001101
	Sym_PRESCALER32728=32'b00000000000000000000000000001110
	Sym_PRESCALER65456=32'b00000000000000000000000000001111
	Sym_UART_TX_REG=32'b00000000000000000000000000000000
	Sym_UART_RX_REG=32'b00000000000000000000000000000100
	Sym_ON_CHIP_RAM_TEST_START=32'b00000000000000000000000100000000
	Sym_ON_CHIP_RAM_TEST_PAGES=32'b00000000000000000000000000000011
	Sym_ON_CHIP_RAM_TEST_PAGESIZE=32'b00000000000000000000000011111111
	Label_RESET=32'b00000000000000000000000000000000
	Label_INTERRUPT_DO_NOT_CALL=32'b00000000000000000000000000000001
	Label_INTERRUPT_TIMER=32'b00000000000000000000000000000100
	Label_INTERRUPT_UART_RX=32'b00000000000000000000000000000111
	Label_INT_RX_CMP1=32'b00000000000000000000000000001000
	Label_INT_RX_CMP2=32'b00000000000000000000000000001101
	Label_INT_RX_CMP3=32'b00000000000000000000000000010010
	Label_INT_RX_CMP4=32'b00000000000000000000000000010111
	Label_INT_RX_DEFAULT=32'b00000000000000000000000000011100
	Label_INT_RX_CMP_END=32'b00000000000000000000000000011110
	Label_INTERRUPT_END=32'b00000000000000000000000000011111
	Label_INIT=32'b00000000000000000000000000100001
	Label_NO_DEBUG_START=32'b00000000000000000000000000101100
	Label_MAIN=32'b00000000000000000000000000101100
	Label_MAIN_LOOP=32'b00000000000000000000000000101100
	Label_INFINIT_LOOP=32'b00000000000000000000000000111110
	Label_COMMAND_1=32'b00000000000000000000000001000000
	Label_COMMAND_2=32'b00000000000000000000000001000010
	Label_COMMAND_3=32'b00000000000000000000000001000100
	Label_COMMAND_4=32'b00000000000000000000000001000110
	Label_DELAY_1=32'b00000000000000000000000001001000
	Label_DELAY_2=32'b00000000000000000000000001001101
	Label_DELAY_3=32'b00000000000000000000000001010010
	Label_DELAY_4=32'b00000000000000000000000001010111
	Label_DELAY_5=32'b00000000000000000000000001011100
	Label_DELAY_6=32'b00000000000000000000000001100001
	Label_DELAY_7=32'b00000000000000000000000001100110
	Label_DELAY_2MS=32'b00000000000000000000000001101011
	Label_WAIT_AND_PRINT_ACC_TO_UART=32'b00000000000000000000000001101110
   Generated name = Minimal_SoC_COREABC_0_INSTRUCTIONS_Z2

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:696:34:696:38:@W:CG133:@XP_MSG">coreabc.v(696)</a><!@TM:1662570040> | Object MULT is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:697:34:697:35:@W:CG133:@XP_MSG">coreabc.v(697)</a><!@TM:1662570040> | Object A is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:698:34:698:35:@W:CG133:@XP_MSG">coreabc.v(698)</a><!@TM:1662570040> | Object B is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:234:9:234:15:@W:CG360:@XP_MSG">coreabc.v(234)</a><!@TM:1662570040> | Removing wire DEBUG1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:235:9:235:15:@W:CG360:@XP_MSG">coreabc.v(235)</a><!@TM:1662570040> | Removing wire DEBUG2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:236:9:236:24:@W:CG360:@XP_MSG">coreabc.v(236)</a><!@TM:1662570040> | Removing wire DEBUGBLK_RESETN, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:262:12:262:15:@W:CG133:@XP_MSG">coreabc.v(262)</a><!@TM:1662570040> | Object iii is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:263:25:263:34:@W:CG133:@XP_MSG">coreabc.v(263)</a><!@TM:1662570040> | Object RAMDOUTXX is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:267:14:267:22:@W:CG134:@XP_MSG">coreabc.v(267)</a><!@TM:1662570040> | No assignment to bit 12 of ins_addr</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:267:14:267:22:@W:CG134:@XP_MSG">coreabc.v(267)</a><!@TM:1662570040> | No assignment to bit 13 of ins_addr</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:267:14:267:22:@W:CG134:@XP_MSG">coreabc.v(267)</a><!@TM:1662570040> | No assignment to bit 14 of ins_addr</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:267:14:267:22:@W:CG134:@XP_MSG">coreabc.v(267)</a><!@TM:1662570040> | No assignment to bit 15 of ins_addr</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:1041:4:1041:10:@W:CL169:@XP_MSG">coreabc.v(1041)</a><!@TM:1662570040> | Pruning unused register GETINST. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:511:12:511:18:@W:CL169:@XP_MSG">coreabc.v(511)</a><!@TM:1662570040> | Pruning unused register UROM.upper_addr[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:1041:4:1041:10:@W:CL208:@XP_MSG">coreabc.v(1041)</a><!@TM:1662570040> | All reachable assignments to bit 16 of ZREGISTER[16:0] assign 0, register removed by optimization.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:494:12:494:18:@N:CL189:@XP_MSG">coreabc.v(494)</a><!@TM:1662570040> | Register bit UROM.INSTR_SLOT[3] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:494:12:494:18:@W:CL260:@XP_MSG">coreabc.v(494)</a><!@TM:1662570040> | Pruning register bit 3 of UROM.INSTR_SLOT[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CG775:@XP_HELP">CG775</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@W:CG775:@XP_MSG">coreapb3.v(31)</a><!@TM:1662570040> | Found Component CoreAPB3 in library COREAPB3_LIB</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v:30:7:30:24:@N:CG364:@XP_MSG">coreapb3_muxptob3.v(30)</a><!@TM:1662570040> | Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@N:CG364:@XP_MSG">coreapb3.v(31)</a><!@TM:1662570040> | Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b010000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b1
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010000
	UPR_NIBBLE_POSN=4'b0011
	FAMILY=32'b00000000000000000000000000001111
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000010
	SL2=16'b0000000000000100
	SL3=16'b0000000000001000
	SL4=16'b0000000000000000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z3

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:244:12:244:21:@W:CG360:@XP_MSG">coreapb3.v(244)</a><!@TM:1662570040> | Removing wire IA_PRDATA, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\coreapbsram.v:16:0:16:11:@N:CG364:@XP_MSG">coreapbsram.v(16)</a><!@TM:1662570040> | Synthesizing module COREAPBSRAM in library work.

	FAMILY=32'b00000000000000000000000000001111
	APB_DWIDTH=32'b00000000000000000000000000010000
	NUM_LOCATIONS_DWIDTH32=32'b00000000000000000000001000000000
	NUM_LOCATIONS_DWIDTH24=32'b00000000000000000000001000000000
	NUM_LOCATIONS_DWIDTH16=32'b00000000000000000000001000000000
	NUM_LOCATIONS_DWIDTH08=32'b00000000000000000000010000000000
	ADDR_SCHEME=32'b00000000000000000000000000000001
	CoreApbSram_O=32'b00000000000000000000001000000000
	CoreApbSram_I=32'b00000000000000000000001000000000
	CoreApbSram_l=32'b00000000000000000000001000000000
	CoreApbSram_II=32'b00000000000000000000000000000000
	CoreApbSram_Ol=32'b00000000000000000000010000000000
	CoreApbSram_ll=32'b00000000000000000000000000000000
	CoreApbSram_I0=32'b00000000000000000000000000000000
	CoreApbSram_O1=32'b00000000000000000000000000000000
	CoreApbSram_l1=32'b00000000000000000000001000000000
	CoreApbSram_OOI=32'b00000000000000000000001000000000
	CoreApbSram_IOI=32'b00000000000000000000001000000000
	CoreApbSram_lOI=32'b00000000000000000000001000000000
   Generated name = COREAPBSRAM_Z4

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v:1996:7:1996:13:@N:CG364:@XP_MSG">proasic3.v(1996)</a><!@TM:1662570040> | Synthesizing module RAM4K9 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v:16:0:16:15:@N:CG364:@XP_MSG">sram_512to8192x8.v(16)</a><!@TM:1662570040> | Synthesizing module CoreApbSram_l1I in library work.

	CoreApbSram_OOl=32'b00000000000000000000001000000000
	CoreApbSram_O1l=32'b00000000000000000000000000000001
   Generated name = CoreApbSram_l1I_512_1s

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v:75280:0:75280:16:@W:CL168:@XP_MSG">sram_512to8192x8.v(75280)</a><!@TM:1662570040> | Removing instance CoreApbSram_IIIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v:74779:0:74779:16:@W:CL168:@XP_MSG">sram_512to8192x8.v(74779)</a><!@TM:1662570040> | Removing instance CoreApbSram_OIIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v:74278:0:74278:16:@W:CL168:@XP_MSG">sram_512to8192x8.v(74278)</a><!@TM:1662570040> | Removing instance CoreApbSram_lOIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v:73777:0:73777:16:@W:CL168:@XP_MSG">sram_512to8192x8.v(73777)</a><!@TM:1662570040> | Removing instance CoreApbSram_IOIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v:73276:0:73276:16:@W:CL168:@XP_MSG">sram_512to8192x8.v(73276)</a><!@TM:1662570040> | Removing instance CoreApbSram_OOIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v:72775:0:72775:16:@W:CL168:@XP_MSG">sram_512to8192x8.v(72775)</a><!@TM:1662570040> | Removing instance CoreApbSram_l1Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v:72274:0:72274:16:@W:CL168:@XP_MSG">sram_512to8192x8.v(72274)</a><!@TM:1662570040> | Removing instance CoreApbSram_I1Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v:71773:0:71773:16:@W:CL168:@XP_MSG">sram_512to8192x8.v(71773)</a><!@TM:1662570040> | Removing instance CoreApbSram_O1Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v:71272:0:71272:16:@W:CL168:@XP_MSG">sram_512to8192x8.v(71272)</a><!@TM:1662570040> | Removing instance CoreApbSram_l0Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v:70771:0:70771:16:@W:CL168:@XP_MSG">sram_512to8192x8.v(70771)</a><!@TM:1662570040> | Removing instance CoreApbSram_I0Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v:70270:0:70270:16:@W:CL168:@XP_MSG">sram_512to8192x8.v(70270)</a><!@TM:1662570040> | Removing instance CoreApbSram_O0Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v:69769:0:69769:16:@W:CL168:@XP_MSG">sram_512to8192x8.v(69769)</a><!@TM:1662570040> | Removing instance CoreApbSram_llOl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v:69268:0:69268:16:@W:CL168:@XP_MSG">sram_512to8192x8.v(69268)</a><!@TM:1662570040> | Removing instance CoreApbSram_IlOl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v:68767:0:68767:16:@W:CL168:@XP_MSG">sram_512to8192x8.v(68767)</a><!@TM:1662570040> | Removing instance CoreApbSram_OlOl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v:68266:0:68266:16:@W:CL168:@XP_MSG">sram_512to8192x8.v(68266)</a><!@TM:1662570040> | Removing instance CoreApbSram_lIOl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v:879:0:879:6:@W:CL169:@XP_MSG">sram_512to8192x8.v(879)</a><!@TM:1662570040> | Pruning unused register CoreApbSram_I1l[12:9]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\coreapbsram.v:304:0:304:15:@W:CG360:@XP_MSG">coreapbsram.v(304)</a><!@TM:1662570040> | Removing wire CoreApbSram_l0I, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\coreapbsram.v:1676:0:1676:15:@W:CL168:@XP_MSG">coreapbsram.v(1676)</a><!@TM:1662570040> | Removing instance genblk1.CoreApbSram_O0l because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\coreapbsram.v:1617:0:1617:15:@W:CL168:@XP_MSG">coreapbsram.v(1617)</a><!@TM:1662570040> | Removing instance genblk1.CoreApbSram_IOl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CG775:@XP_HELP">CG775</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v:27:0:27:7:@W:CG775:@XP_MSG">corespi.v(27)</a><!@TM:1662570040> | Found Component CORESPI in library CORESPI_LIB</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:31:7:31:13:@N:CG364:@XP_MSG">spi_rf.v(31)</a><!@TM:1662570040> | Synthesizing module spi_rf in library CORESPI_LIB.

	APB_DWIDTH=32'b00000000000000000000000000010000
	CFG_CLK=32'b00000000000000000000000000000111
	ZEROS=16'b0000000000000000
   Generated name = spi_rf_16s_7s_0

<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:134:0:134:6:@W:CL208:@XP_MSG">spi_rf.v(134)</a><!@TM:1662570040> | All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v:24:7:24:18:@N:CG364:@XP_MSG">spi_control.v(24)</a><!@TM:1662570040> | Synthesizing module spi_control in library CORESPI_LIB.

	CFG_FRAME_SIZE=32'b00000000000000000000000000000100
   Generated name = spi_control_4s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v:25:7:25:15:@N:CG364:@XP_MSG">spi_fifo.v(25)</a><!@TM:1662570040> | Synthesizing module spi_fifo in library CORESPI_LIB.

	CFG_FRAME_SIZE=32'b00000000000000000000000000000100
	CFG_FIFO_DEPTH=32'b00000000000000000000000000000100
	PTR_WIDTH=32'b00000000000000000000000000000010
   Generated name = spi_fifo_4s_4s_2

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v:24:7:24:19:@N:CG364:@XP_MSG">spi_clockmux.v(24)</a><!@TM:1662570040> | Synthesizing module spi_clockmux in library CORESPI_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:29:7:29:19:@N:CG364:@XP_MSG">spi_chanctrl.v(29)</a><!@TM:1662570040> | Synthesizing module spi_chanctrl in library CORESPI_LIB.

	SPH=1'b1
	SPO=1'b1
	SPS=1'b0
	CFG_MODE=32'b00000000000000000000000000000000
	CFG_CLKRATE=32'b00000000000000000000000000000111
	CFG_FRAME_SIZE=32'b00000000000000000000000000000100
	CFG_FIFO_DEPTH=32'b00000000000000000000000000000100
	MTX_IDLE1=4'b0000
	MTX_IDLE2=4'b0001
	MTX_MOTSTART=4'b0010
	MTX_TISTART1=4'b0011
	MTX_TISTART2=4'b0100
	MTX_NSCSTART1=4'b0101
	MTX_NSCSTART2=4'b0110
	MTX_SHIFT1=4'b0111
	MTX_SHIFT2=4'b1000
	MTX_END=4'b1001
	STXS_IDLE=1'b0
	STXS_SHIFT=1'b1
	MOTMODE=1'b1
	TIMODE=1'b0
	NSCMODE=1'b0
	MOTNOSSEL=1'b1
	NSCNOSSEL=1'b0
	cfg_framesizeM1=32'b00000000000000000000000000000011
   Generated name = spi_chanctrl_Z5

<font color=#A52A2A>@W: : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:132:12:132:22:@W::@XP_MSG">spi_chanctrl.v(132)</a><!@TM:1662570040> | Index into variable txfifo_dhold could be out of range - a simulation mismatch is possible</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:195:12:195:23:@W:CG133:@XP_MSG">spi_chanctrl.v(195)</a><!@TM:1662570040> | Object resetn_rx_d is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:196:12:196:23:@W:CG360:@XP_MSG">spi_chanctrl.v(196)</a><!@TM:1662570040> | Removing wire resetn_rx_p, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:200:12:200:23:@W:CG360:@XP_MSG">spi_chanctrl.v(200)</a><!@TM:1662570040> | Removing wire resetn_rx_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:222:12:222:37:@W:CG133:@XP_MSG">spi_chanctrl.v(222)</a><!@TM:1662570040> | Object stxs_txready_at_ssel_temp is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:1130:0:1130:6:@W:CL169:@XP_MSG">spi_chanctrl.v(1130)</a><!@TM:1662570040> | Pruning unused register msrxs_ssel. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:1053:0:1053:6:@W:CL169:@XP_MSG">spi_chanctrl.v(1053)</a><!@TM:1662570040> | Pruning unused register msrx_async_reset_ok. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@W:CL169:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1662570040> | Pruning unused register stxs_oen. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:807:0:807:6:@W:CL169:@XP_MSG">spi_chanctrl.v(807)</a><!@TM:1662570040> | Pruning unused register stxs_txready_at_ssel. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:791:0:791:6:@W:CL169:@XP_MSG">spi_chanctrl.v(791)</a><!@TM:1662570040> | Pruning unused register resetn_rx_d1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:791:0:791:6:@W:CL169:@XP_MSG">spi_chanctrl.v(791)</a><!@TM:1662570040> | Pruning unused register resetn_rx_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:719:0:719:6:@W:CL169:@XP_MSG">spi_chanctrl.v(719)</a><!@TM:1662570040> | Pruning unused register spi_ssel_neg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:416:0:416:6:@W:CL169:@XP_MSG">spi_chanctrl.v(416)</a><!@TM:1662570040> | Pruning unused register mtx_bitcnt[4:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:416:0:416:6:@W:CL169:@XP_MSG">spi_chanctrl.v(416)</a><!@TM:1662570040> | Pruning unused register mtx_ssel. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:416:0:416:6:@W:CL190:@XP_MSG">spi_chanctrl.v(416)</a><!@TM:1662570040> | Optimizing register bit mtx_holdsel to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:416:0:416:6:@W:CL169:@XP_MSG">spi_chanctrl.v(416)</a><!@TM:1662570040> | Pruning unused register mtx_holdsel. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v:29:7:29:10:@N:CG364:@XP_MSG">spi.v(29)</a><!@TM:1662570040> | Synthesizing module spi in library CORESPI_LIB.

	APB_DWIDTH=32'b00000000000000000000000000010000
	CFG_FRAME_SIZE=32'b00000000000000000000000000000100
	CFG_FIFO_DEPTH=32'b00000000000000000000000000000100
	CFG_CLK=32'b00000000000000000000000000000111
	SPO=1'b1
	SPH=1'b1
	SPS=1'b0
	CFG_MODE=32'b00000000000000000000000000000000
   Generated name = spi_16s_4s_4s_7s_1_1_0_0s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v:27:0:27:7:@N:CG364:@XP_MSG">corespi.v(27)</a><!@TM:1662570040> | Synthesizing module CORESPI in library CORESPI_LIB.

	APB_DWIDTH=32'b00000000000000000000000000010000
	CFG_FRAME_SIZE=32'b00000000000000000000000000000100
	CFG_FIFO_DEPTH=32'b00000000000000000000000000000100
	CFG_CLK=32'b00000000000000000000000000000111
	CFG_MODE=32'b00000000000000000000000000000000
	CFG_MOT_MODE=32'b00000000000000000000000000000011
	CFG_MOT_SSEL=32'b00000000000000000000000000000000
	CFG_TI_NSC_CUSTOM=32'b00000000000000000000000000000001
	CFG_TI_NSC_FRC=32'b00000000000000000000000000000000
	CFG_TI_JMB_FRAMES=32'b00000000000000000000000000000000
	CFG_NSC_OPERATION=32'b00000000000000000000000000000000
	SPS=1'b0
	SPO=1'b1
	SPH=1'b1
   Generated name = CORESPI_Z6

<font color=#A52A2A>@W:<a href="@W:CG775:@XP_HELP">CG775</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:24:7:24:16:@W:CG775:@XP_MSG">coretimer.v(24)</a><!@TM:1662570040> | Found Component CoreTimer in library CORETIMER_LIB</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:24:7:24:16:@N:CG364:@XP_MSG">coretimer.v(24)</a><!@TM:1662570040> | Synthesizing module CoreTimer in library CORETIMER_LIB.

	WIDTH=32'b00000000000000000000000000100000
	INTACTIVEH=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000001111
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreTimer_32s_0s_15s_0s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:273:37:273:42:@N:CG179:@XP_MSG">coretimer.v(273)</a><!@TM:1662570040> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL190:@XP_MSG">coretimer.v(146)</a><!@TM:1662570040> | Optimizing register bit CtrlReg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL190:@XP_MSG">coretimer.v(146)</a><!@TM:1662570040> | Optimizing register bit CtrlReg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL190:@XP_MSG">coretimer.v(146)</a><!@TM:1662570040> | Optimizing register bit CtrlReg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL190:@XP_MSG">coretimer.v(146)</a><!@TM:1662570040> | Optimizing register bit CtrlReg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL279:@XP_MSG">coretimer.v(146)</a><!@TM:1662570040> | Pruning register bits 6 to 3 of CtrlReg[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Clock_gen.v:30:0:30:35:@N:CG364:@XP_MSG">Clock_gen.v(30)</a><!@TM:1662570040> | Synthesizing module Minimal_SoC_CoreUARTapb_0_Clock_gen in library work.

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = Minimal_SoC_CoreUARTapb_0_Clock_gen_1s_0s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Clock_gen.v:346:0:346:7:@N:CG179:@XP_MSG">Clock_gen.v(346)</a><!@TM:1662570040> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Clock_gen.v:427:0:427:7:@N:CG179:@XP_MSG">Clock_gen.v(427)</a><!@TM:1662570040> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Clock_gen.v:532:0:532:7:@N:CG179:@XP_MSG">Clock_gen.v(532)</a><!@TM:1662570040> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Clock_gen.v:611:0:611:7:@N:CG179:@XP_MSG">Clock_gen.v(611)</a><!@TM:1662570040> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Clock_gen.v:716:0:716:7:@N:CG179:@XP_MSG">Clock_gen.v(716)</a><!@TM:1662570040> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Clock_gen.v:808:0:808:7:@N:CG179:@XP_MSG">Clock_gen.v(808)</a><!@TM:1662570040> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Clock_gen.v:915:0:915:7:@N:CG179:@XP_MSG">Clock_gen.v(915)</a><!@TM:1662570040> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v:14:0:14:34:@N:CG364:@XP_MSG">Tx_async.v(14)</a><!@TM:1662570040> | Synthesizing module Minimal_SoC_CoreUARTapb_0_Tx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000001
	CUARTI1ll=32'b00000000000000000000000000000000
	CUARTl1ll=32'b00000000000000000000000000000001
	CUARTOO0l=32'b00000000000000000000000000000010
	CUARTIO0l=32'b00000000000000000000000000000011
	CUARTlO0l=32'b00000000000000000000000000000100
	CUARTOI0l=32'b00000000000000000000000000000101
	CUARTII0l=32'b00000000000000000000000000000110
   Generated name = Minimal_SoC_CoreUARTapb_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s

<font color=#A52A2A>@W: : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v:168:0:168:9:@W::@XP_MSG">Tx_async.v(168)</a><!@TM:1662570040> | Index into variable CUARTIl0l could be out of range - a simulation mismatch is possible</font>
<font color=#A52A2A>@W: : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v:168:0:168:9:@W::@XP_MSG">Tx_async.v(168)</a><!@TM:1662570040> | Index into variable CUARTIl0l could be out of range - a simulation mismatch is possible</font>
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v:870:0:870:9:@N:CG179:@XP_MSG">Tx_async.v(870)</a><!@TM:1662570040> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v:14:0:14:34:@N:CG364:@XP_MSG">Rx_async.v(14)</a><!@TM:1662570040> | Synthesizing module Minimal_SoC_CoreUARTapb_0_Rx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000001
	CUARTOIIl=32'b00000000000000000000000000000000
	CUARTIIIl=32'b00000000000000000000000000000001
	CUARTlIIl=32'b00000000000000000000000000000010
	CUARTOlIl=32'b00000000000000000000000000000011
   Generated name = Minimal_SoC_CoreUARTapb_0_Rx_async_0s_1s_0s_1s_2s_3s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v:750:0:750:8:@N:CG179:@XP_MSG">Rx_async.v(750)</a><!@TM:1662570040> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v:857:0:857:9:@N:CG179:@XP_MSG">Rx_async.v(857)</a><!@TM:1662570040> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v:1613:0:1613:6:@W:CL177:@XP_MSG">Rx_async.v(1613)</a><!@TM:1662570040> | Sharing sequential element CUARTI1l. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v:1613:0:1613:6:@W:CL190:@XP_MSG">Rx_async.v(1613)</a><!@TM:1662570040> | Optimizing register bit CUARTO1Il to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v:1613:0:1613:6:@W:CL169:@XP_MSG">Rx_async.v(1613)</a><!@TM:1662570040> | Pruning unused register CUARTO1Il. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v:14:0:14:34:@N:CG364:@XP_MSG">CoreUART.v(14)</a><!@TM:1662570040> | Synthesizing module Minimal_SoC_CoreUARTapb_0_COREUART in library work.

	TX_FIFO=32'b00000000000000000000000000000001
	RX_FIFO=32'b00000000000000000000000000000001
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000001111
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = Minimal_SoC_CoreUARTapb_0_COREUART_1s_1s_0s_15s_1s_0s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v:1338:0:1338:8:@N:CG179:@XP_MSG">CoreUART.v(1338)</a><!@TM:1662570040> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v:1976:7:1976:15:@N:CG364:@XP_MSG">proasic3.v(1976)</a><!@TM:1662570040> | Synthesizing module FIFO4K18 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\fifo_256x8_pa3.v:190:0:190:40:@N:CG364:@XP_MSG">fifo_256x8_pa3.v(190)</a><!@TM:1662570040> | Synthesizing module Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\fifo_256x8_pa3.v:14:0:14:36:@N:CG364:@XP_MSG">fifo_256x8_pa3.v(14)</a><!@TM:1662570040> | Synthesizing module Minimal_SoC_CoreUARTapb_0_fifo_256x8 in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	CUARTOIlI=8'b11111111
   Generated name = Minimal_SoC_CoreUARTapb_0_fifo_256x8_0s_4294967295s

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\fifo_256x8_pa3.v:90:0:90:5:@W:CG360:@XP_MSG">fifo_256x8_pa3.v(90)</a><!@TM:1662570040> | Removing wire AFULL, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v:333:0:333:8:@W:CG133:@XP_MSG">CoreUART.v(333)</a><!@TM:1662570040> | Object CUARTlI0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v:1159:0:1159:6:@W:CL169:@XP_MSG">CoreUART.v(1159)</a><!@TM:1662570040> | Pruning unused register CUARTIl0. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v:14:0:14:37:@N:CG364:@XP_MSG">CoreUARTapb.v(14)</a><!@TM:1662570040> | Synthesizing module Minimal_SoC_CoreUARTapb_0_CoreUARTapb in library work.

	FAMILY=32'b00000000000000000000000000001111
	TX_FIFO=32'b00000000000000000000000000000001
	RX_FIFO=32'b00000000000000000000000000000001
	BAUD_VALUE=32'b00000000000000000000000000000001
	FIXEDMODE=32'b00000000000000000000000000000000
	PRG_BIT8=32'b00000000000000000000000000000000
	PRG_PARITY=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = Minimal_SoC_CoreUARTapb_0_CoreUARTapb_Z7

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v:785:0:785:9:@N:CG179:@XP_MSG">CoreUARTapb.v(785)</a><!@TM:1662570040> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v:868:0:868:9:@N:CG179:@XP_MSG">CoreUARTapb.v(868)</a><!@TM:1662570040> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v:941:0:941:9:@N:CG179:@XP_MSG">CoreUARTapb.v(941)</a><!@TM:1662570040> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v:2447:7:2447:10:@N:CG364:@XP_MSG">proasic3.v(2447)</a><!@TM:1662570040> | Synthesizing module PLL in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v:276:7:276:13:@N:CG364:@XP_MSG">proasic3.v(276)</a><!@TM:1662570040> | Synthesizing module PLLINT in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\micha\Documents\Clyde\smartgen\Minimal_SoC_with_PLL\Minimal_SoC_with_PLL.v:5:7:5:27:@N:CG364:@XP_MSG">Minimal_SoC_with_PLL.v(5)</a><!@TM:1662570040> | Synthesizing module Minimal_SoC_with_PLL in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\Minimal_SoC.v:9:7:9:18:@N:CG364:@XP_MSG">Minimal_SoC.v(9)</a><!@TM:1662570040> | Synthesizing module Minimal_SoC in library work.

<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v:126:0:126:5:@W:CL246:@XP_MSG">CoreUARTapb.v(126)</a><!@TM:1662570040> | Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\fifo_256x8_pa3.v:253:0:253:5:@W:CL157:@XP_MSG">fifo_256x8_pa3.v(253)</a><!@TM:1662570040> | *Output AFULL has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v:984:0:984:6:@N:CL201:@XP_MSG">CoreUART.v(984)</a><!@TM:1662570040> | Trying to extract state machine for register CUARTll0.
Extracted state machine for register CUARTll0
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v:871:0:871:6:@W:CL190:@XP_MSG">Rx_async.v(871)</a><!@TM:1662570040> | Optimizing register bit CUARTl1Il to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v:871:0:871:6:@W:CL169:@XP_MSG">Rx_async.v(871)</a><!@TM:1662570040> | Pruning unused register CUARTl1Il. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v:575:0:575:6:@W:CL190:@XP_MSG">Rx_async.v(575)</a><!@TM:1662570040> | Optimizing register bit CUARTO11 to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v:575:0:575:6:@W:CL169:@XP_MSG">Rx_async.v(575)</a><!@TM:1662570040> | Pruning unused register CUARTO11. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v:871:0:871:6:@N:CL201:@XP_MSG">Rx_async.v(871)</a><!@TM:1662570040> | Trying to extract state machine for register CUARTll0.
Extracted state machine for register CUARTll0
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v:106:0:106:8:@N:CL159:@XP_MSG">Rx_async.v(106)</a><!@TM:1662570040> | Input CUARTOOl is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v:301:0:301:6:@N:CL201:@XP_MSG">Tx_async.v(301)</a><!@TM:1662570040> | Trying to extract state machine for register CUARTlI0l.
Extracted state machine for register CUARTlI0l
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v:65:0:65:8:@N:CL159:@XP_MSG">Tx_async.v(65)</a><!@TM:1662570040> | Input CUARTl0I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v:73:0:73:8:@N:CL159:@XP_MSG">Tx_async.v(73)</a><!@TM:1662570040> | Input CUARTO1I is unused.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v:70:12:70:17:@W:CL246:@XP_MSG">spi.v(70)</a><!@TM:1662570040> | Input port bits 1 to 0 of PADDR[6:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@W:CL190:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1662570040> | Optimizing register bit stxs_bitsel[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@W:CL260:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1662570040> | Pruning register bit 4 of stxs_bitsel[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@W:CL190:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1662570040> | Optimizing register bit stxs_bitsel[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@W:CL260:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1662570040> | Pruning register bit 3 of stxs_bitsel[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@W:CL190:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1662570040> | Optimizing register bit stxs_bitsel[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@W:CL260:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1662570040> | Pruning register bit 2 of stxs_bitsel[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:416:0:416:6:@N:CL201:@XP_MSG">spi_chanctrl.v(416)</a><!@TM:1662570040> | Trying to extract state machine for register mtx_state.
Extracted state machine for register mtx_state
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0111
   1000
   1001
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:54:37:54:49:@N:CL159:@XP_MSG">spi_chanctrl.v(54)</a><!@TM:1662570040> | Input txfifo_count is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:59:37:59:49:@N:CL159:@XP_MSG">spi_chanctrl.v(59)</a><!@TM:1662570040> | Input rxfifo_count is unused.
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v:101:0:101:6:@N:CL134:@XP_MSG">spi_fifo.v(101)</a><!@TM:1662570040> | Found RAM fifo_mem_q, depth=4, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v:101:0:101:6:@N:CL134:@XP_MSG">spi_fifo.v(101)</a><!@TM:1662570040> | Found RAM fifo_mem_q, depth=4, width=4
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v:27:35:27:42:@N:CL159:@XP_MSG">spi_control.v(27)</a><!@TM:1662570040> | Input aresetn is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v:28:35:28:42:@N:CL159:@XP_MSG">spi_control.v(28)</a><!@TM:1662570040> | Input sresetn is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v:34:35:34:45:@N:CL159:@XP_MSG">spi_control.v(34)</a><!@TM:1662570040> | Input cfg_master is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v:35:35:35:48:@N:CL159:@XP_MSG">spi_control.v(35)</a><!@TM:1662570040> | Input rx_fifo_empty is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v:36:35:36:48:@N:CL159:@XP_MSG">spi_control.v(36)</a><!@TM:1662570040> | Input tx_fifo_empty is unused.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:42:45:42:51:@W:CL246:@XP_MSG">spi_rf.v(42)</a><!@TM:1662570040> | Input port bits 15 to 8 of wrdata[15:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:52:35:52:47:@N:CL159:@XP_MSG">spi_rf.v(52)</a><!@TM:1662570040> | Input tx_fifo_read is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:55:35:55:47:@N:CL159:@XP_MSG">spi_rf.v(55)</a><!@TM:1662570040> | Input rx_fifo_full is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:56:35:56:52:@N:CL159:@XP_MSG">spi_rf.v(56)</a><!@TM:1662570040> | Input rx_fifo_full_next is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:58:35:58:53:@N:CL159:@XP_MSG">spi_rf.v(58)</a><!@TM:1662570040> | Input rx_fifo_empty_next is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:61:35:61:52:@N:CL159:@XP_MSG">spi_rf.v(61)</a><!@TM:1662570040> | Input tx_fifo_full_next is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:62:35:62:48:@N:CL159:@XP_MSG">spi_rf.v(62)</a><!@TM:1662570040> | Input tx_fifo_empty is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:63:35:63:53:@N:CL159:@XP_MSG">spi_rf.v(63)</a><!@TM:1662570040> | Input tx_fifo_empty_next is unused.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v:65:0:65:15:@W:CL246:@XP_MSG">sram_512to8192x8.v(65)</a><!@TM:1662570040> | Input port bits 12 to 9 of CoreApbSram_lIl[12:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v:73:0:73:15:@W:CL246:@XP_MSG">sram_512to8192x8.v(73)</a><!@TM:1662570040> | Input port bits 12 to 9 of CoreApbSram_Oll[12:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\coreapbsram.v:205:0:205:5:@W:CL246:@XP_MSG">coreapbsram.v(205)</a><!@TM:1662570040> | Input port bits 16 to 14 of PADDR[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:72:36:72:41:@N:CL159:@XP_MSG">coreapb3.v(72)</a><!@TM:1662570040> | Input IADDR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:73:13:73:20:@N:CL159:@XP_MSG">coreapb3.v(73)</a><!@TM:1662570040> | Input PRESETN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:74:13:74:17:@N:CL159:@XP_MSG">coreapb3.v(74)</a><!@TM:1662570040> | Input PCLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:108:18:108:26:@N:CL159:@XP_MSG">coreapb3.v(108)</a><!@TM:1662570040> | Input PRDATAS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:109:18:109:26:@N:CL159:@XP_MSG">coreapb3.v(109)</a><!@TM:1662570040> | Input PRDATAS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:110:18:110:26:@N:CL159:@XP_MSG">coreapb3.v(110)</a><!@TM:1662570040> | Input PRDATAS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:111:18:111:26:@N:CL159:@XP_MSG">coreapb3.v(111)</a><!@TM:1662570040> | Input PRDATAS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:112:18:112:26:@N:CL159:@XP_MSG">coreapb3.v(112)</a><!@TM:1662570040> | Input PRDATAS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:113:18:113:26:@N:CL159:@XP_MSG">coreapb3.v(113)</a><!@TM:1662570040> | Input PRDATAS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:114:18:114:27:@N:CL159:@XP_MSG">coreapb3.v(114)</a><!@TM:1662570040> | Input PRDATAS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:115:18:115:27:@N:CL159:@XP_MSG">coreapb3.v(115)</a><!@TM:1662570040> | Input PRDATAS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:116:18:116:27:@N:CL159:@XP_MSG">coreapb3.v(116)</a><!@TM:1662570040> | Input PRDATAS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:117:18:117:27:@N:CL159:@XP_MSG">coreapb3.v(117)</a><!@TM:1662570040> | Input PRDATAS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:118:18:118:27:@N:CL159:@XP_MSG">coreapb3.v(118)</a><!@TM:1662570040> | Input PRDATAS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:119:18:119:27:@N:CL159:@XP_MSG">coreapb3.v(119)</a><!@TM:1662570040> | Input PRDATAS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:125:13:125:21:@N:CL159:@XP_MSG">coreapb3.v(125)</a><!@TM:1662570040> | Input PREADYS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:126:13:126:21:@N:CL159:@XP_MSG">coreapb3.v(126)</a><!@TM:1662570040> | Input PREADYS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:127:13:127:21:@N:CL159:@XP_MSG">coreapb3.v(127)</a><!@TM:1662570040> | Input PREADYS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:128:13:128:21:@N:CL159:@XP_MSG">coreapb3.v(128)</a><!@TM:1662570040> | Input PREADYS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:129:13:129:21:@N:CL159:@XP_MSG">coreapb3.v(129)</a><!@TM:1662570040> | Input PREADYS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:130:13:130:21:@N:CL159:@XP_MSG">coreapb3.v(130)</a><!@TM:1662570040> | Input PREADYS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:131:13:131:22:@N:CL159:@XP_MSG">coreapb3.v(131)</a><!@TM:1662570040> | Input PREADYS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:132:13:132:22:@N:CL159:@XP_MSG">coreapb3.v(132)</a><!@TM:1662570040> | Input PREADYS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:133:13:133:22:@N:CL159:@XP_MSG">coreapb3.v(133)</a><!@TM:1662570040> | Input PREADYS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:134:13:134:22:@N:CL159:@XP_MSG">coreapb3.v(134)</a><!@TM:1662570040> | Input PREADYS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:135:13:135:22:@N:CL159:@XP_MSG">coreapb3.v(135)</a><!@TM:1662570040> | Input PREADYS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:136:13:136:22:@N:CL159:@XP_MSG">coreapb3.v(136)</a><!@TM:1662570040> | Input PREADYS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:142:13:142:22:@N:CL159:@XP_MSG">coreapb3.v(142)</a><!@TM:1662570040> | Input PSLVERRS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:143:13:143:22:@N:CL159:@XP_MSG">coreapb3.v(143)</a><!@TM:1662570040> | Input PSLVERRS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:144:13:144:22:@N:CL159:@XP_MSG">coreapb3.v(144)</a><!@TM:1662570040> | Input PSLVERRS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:145:13:145:22:@N:CL159:@XP_MSG">coreapb3.v(145)</a><!@TM:1662570040> | Input PSLVERRS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:146:13:146:22:@N:CL159:@XP_MSG">coreapb3.v(146)</a><!@TM:1662570040> | Input PSLVERRS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:147:13:147:22:@N:CL159:@XP_MSG">coreapb3.v(147)</a><!@TM:1662570040> | Input PSLVERRS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:148:13:148:23:@N:CL159:@XP_MSG">coreapb3.v(148)</a><!@TM:1662570040> | Input PSLVERRS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:149:13:149:23:@N:CL159:@XP_MSG">coreapb3.v(149)</a><!@TM:1662570040> | Input PSLVERRS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:150:13:150:23:@N:CL159:@XP_MSG">coreapb3.v(150)</a><!@TM:1662570040> | Input PSLVERRS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:151:13:151:23:@N:CL159:@XP_MSG">coreapb3.v(151)</a><!@TM:1662570040> | Input PSLVERRS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:152:13:152:23:@N:CL159:@XP_MSG">coreapb3.v(152)</a><!@TM:1662570040> | Input PSLVERRS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:153:13:153:23:@N:CL159:@XP_MSG">coreapb3.v(153)</a><!@TM:1662570040> | Input PSLVERRS15 is unused.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\acmtable.v:27:13:27:20:@A:CL153:@XP_MSG">acmtable.v(27)</a><!@TM:1662570040> | *Unassigned bits of ACMDATA[7:0] are referenced and tied to 0 -- simulation mismatch possible.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\acmtable.v:25:15:25:22:@N:CL159:@XP_MSG">acmtable.v(25)</a><!@TM:1662570040> | Input ACMADDR is unused.
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v:40:11:40:21:@W:CL157:@XP_MSG">ramblocks.v(40)</a><!@TM:1662570040> | *Output SB_CORRECT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v:41:11:41:20:@W:CL157:@XP_MSG">ramblocks.v(41)</a><!@TM:1662570040> | *Output DB_DETECT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:494:12:494:18:@W:CL177:@XP_MSG">coreabc.v(494)</a><!@TM:1662570040> | Sharing sequential element UROM.INSTR_MUXC. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:1041:4:1041:10:@N:CL201:@XP_MSG">coreabc.v(1041)</a><!@TM:1662570040> | Trying to extract state machine for register ICYCLE.
Extracted state machine for register ICYCLE
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:135:10:135:19:@N:CL159:@XP_MSG">coreabc.v(135)</a><!@TM:1662570040> | Input PSLVERR_M is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:142:10:142:20:@N:CL159:@XP_MSG">coreabc.v(142)</a><!@TM:1662570040> | Input INITDATVAL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:143:10:143:18:@N:CL159:@XP_MSG">coreabc.v(143)</a><!@TM:1662570040> | Input INITDONE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:144:27:144:35:@N:CL159:@XP_MSG">coreabc.v(144)</a><!@TM:1662570040> | Input INITADDR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:145:15:145:23:@N:CL159:@XP_MSG">coreabc.v(145)</a><!@TM:1662570040> | Input INITDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:153:11:153:17:@N:CL159:@XP_MSG">coreabc.v(153)</a><!@TM:1662570040> | Input PSEL_S is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:154:11:154:20:@N:CL159:@XP_MSG">coreabc.v(154)</a><!@TM:1662570040> | Input PENABLE_S is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:155:11:155:19:@N:CL159:@XP_MSG">coreabc.v(155)</a><!@TM:1662570040> | Input PWRITE_S is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:156:28:156:35:@N:CL159:@XP_MSG">coreabc.v(156)</a><!@TM:1662570040> | Input PADDR_S is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\micha\Documents\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v:157:28:157:36:@N:CL159:@XP_MSG">coreabc.v(157)</a><!@TM:1662570040> | Input PWDATA_S is unused.

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 96MB peak: 105MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 07 19:00:40 2022

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1662570040> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 07 19:00:40 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 07 19:00:40 2022

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1662570042> | Running in 64-bit mode 
File C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\synwork\Minimal_SoC_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 07 19:00:42 2022

###########################################################]
Pre-mapping Report

# Wed Sep 07 19:00:42 2022

<a name=mapperReport5></a>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1662570042> | No constraint file specified. 
Linked File: <a href="C:\Users\micha\Documents\Clyde\synthesis\Minimal_SoC_scck.rpt:@XP_FILE">Minimal_SoC_scck.rpt</a>
Printing clock  summary report in "C:\Users\micha\Documents\Clyde\synthesis\Minimal_SoC_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1662570042> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1662570042> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 109MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 109MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\ramblocks.v:41:11:41:20:@N:MO111:@XP_MSG">ramblocks.v(41)</a><!@TM:1662570042> | Tristate driver DB_DETECT (in view: work.Minimal_SoC_COREABC_0_RAMBLOCKS_0s_16s_15s(verilog)) on net DB_DETECT (in view: work.Minimal_SoC_COREABC_0_RAMBLOCKS_0s_16s_15s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\ramblocks.v:40:11:40:21:@N:MO111:@XP_MSG">ramblocks.v(40)</a><!@TM:1662570042> | Tristate driver SB_CORRECT (in view: work.Minimal_SoC_COREABC_0_RAMBLOCKS_0s_16s_15s(verilog)) on net SB_CORRECT (in view: work.Minimal_SoC_COREABC_0_RAMBLOCKS_0s_16s_15s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\fifo_256x8_pa3.v:253:0:253:5:@N:MO111:@XP_MSG">fifo_256x8_pa3.v(253)</a><!@TM:1662570042> | Tristate driver AFULL (in view: work.Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3_0(verilog)) on net AFULL (in view: work.Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3_0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\fifo_256x8_pa3.v:253:0:253:5:@N:MO111:@XP_MSG">fifo_256x8_pa3.v(253)</a><!@TM:1662570042> | Tristate driver AFULL (in view: work.Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3_1(verilog)) on net AFULL (in view: work.Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3_1(verilog)) has its enable tied to GND.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v:447:12:447:14:@N:BN115:@XP_MSG">coreabc.v(447)</a><!@TM:1662570042> | Removing instance UACM\.UA (in view: work.Minimal_SoC_COREABC_0_COREABC_Z1(verilog)) of type view:work.Minimal_SoC_COREABC_0_ACMTABLE_0s(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:111:0:111:6:@N:BN362:@XP_MSG">spi_fifo.v(111)</a><!@TM:1662570042> | Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_4s_4s_2_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:111:0:111:6:@N:BN362:@XP_MSG">spi_fifo.v(111)</a><!@TM:1662570042> | Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_4s_4s_2_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\rx_async.v:871:0:871:6:@N:BN362:@XP_MSG">rx_async.v(871)</a><!@TM:1662570042> | Removing sequential instance CUARTI00 (in view: work.Minimal_SoC_CoreUARTapb_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:111:0:111:6:@N:BN362:@XP_MSG">spi_fifo.v(111)</a><!@TM:1662570042> | Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_4s_4s_2_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:111:0:111:6:@N:BN362:@XP_MSG">spi_fifo.v(111)</a><!@TM:1662570042> | Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_4s_4s_2_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:630:0:630:6:@N:BN362:@XP_MSG">spi_chanctrl.v(630)</a><!@TM:1662570042> | Removing sequential instance mtx_spi_data_oen (in view: CORESPI_LIB.spi_chanctrl_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:416:0:416:6:@N:BN362:@XP_MSG">spi_chanctrl.v(416)</a><!@TM:1662570042> | Removing sequential instance mtx_oen (in view: CORESPI_LIB.spi_chanctrl_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 114MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                                       Requested     Requested     Clock        Clock                   Clock
Clock                                       Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------------------
Minimal_SoC_with_PLL|GLA_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     584  
==================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\ram256x16_pa3.v:47:14:47:28:@W:MT530:@XP_MSG">ram256x16_pa3.v(47)</a><!@TM:1662570042> | Found inferred clock Minimal_SoC_with_PLL|GLA_inferred_clock which controls 584 sequential elements including COREABC_0.URAM\.UR.UG3\.UR_xhdl12.Ram256x16_R0C0. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1662570042> | Writing default property annotation file C:\Users\micha\Documents\Clyde\synthesis\Minimal_SoC.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 114MB)

Encoding state machine ICYCLE[3:0] (in view: work.Minimal_SoC_COREABC_0_COREABC_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v:1041:4:1041:10:@N:MO225:@XP_MSG">coreabc.v(1041)</a><!@TM:1662570042> | There are no possible illegal states for state machine ICYCLE[3:0] (in view: work.Minimal_SoC_COREABC_0_COREABC_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine mtx_state[5:0] (in view: CORESPI_LIB.spi_chanctrl_Z5(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0111 -> 001000
   1000 -> 010000
   1001 -> 100000
Encoding state machine CUARTlI0l[6:0] (in view: work.Minimal_SoC_CoreUARTapb_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine CUARTll0[3:0] (in view: work.Minimal_SoC_CoreUARTapb_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\rx_async.v:871:0:871:6:@N:MO225:@XP_MSG">rx_async.v(871)</a><!@TM:1662570042> | There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.Minimal_SoC_CoreUARTapb_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine CUARTll0[3:0] (in view: work.Minimal_SoC_CoreUARTapb_0_COREUART_1s_1s_0s_15s_1s_0s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\coreuart.v:984:0:984:6:@N:MO225:@XP_MSG">coreuart.v(984)</a><!@TM:1662570042> | There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.Minimal_SoC_CoreUARTapb_0_COREUART_1s_1s_0s_15s_1s_0s(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 115MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 29MB peak: 115MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Sep 07 19:00:42 2022

###########################################################]
Map & Optimize Report

# Wed Sep 07 19:00:42 2022

<a name=mapperReport7></a>Synopsys Microsemi Technology Mapper, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1662570051> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1662570051> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\ramblocks.v:41:11:41:20:@N:MO111:@XP_MSG">ramblocks.v(41)</a><!@TM:1662570051> | Tristate driver DB_DETECT (in view: work.Minimal_SoC_COREABC_0_RAMBLOCKS_0s_16s_15s(verilog)) on net DB_DETECT (in view: work.Minimal_SoC_COREABC_0_RAMBLOCKS_0s_16s_15s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\ramblocks.v:40:11:40:21:@N:MO111:@XP_MSG">ramblocks.v(40)</a><!@TM:1662570051> | Tristate driver SB_CORRECT (in view: work.Minimal_SoC_COREABC_0_RAMBLOCKS_0s_16s_15s(verilog)) on net SB_CORRECT (in view: work.Minimal_SoC_COREABC_0_RAMBLOCKS_0s_16s_15s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\fifo_256x8_pa3.v:253:0:253:5:@N:MO111:@XP_MSG">fifo_256x8_pa3.v(253)</a><!@TM:1662570051> | Tristate driver AFULL (in view: work.Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3(verilog)) on net AFULL (in view: work.Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 112MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v:1041:4:1041:10:@N:MO231:@XP_MSG">coreabc.v(1041)</a><!@TM:1662570051> | Found counter in view:work.Minimal_SoC_COREABC_0_COREABC_Z1(verilog) instance STKPTR[7:0] 
Encoding state machine ICYCLE[3:0] (in view: work.Minimal_SoC_COREABC_0_COREABC_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v:1041:4:1041:10:@N:MO225:@XP_MSG">coreabc.v(1041)</a><!@TM:1662570051> | There are no possible illegal states for state machine ICYCLE[3:0] (in view: work.Minimal_SoC_COREABC_0_COREABC_Z1(verilog)); safe FSM implementation is not required.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\instructions.v:162:4:162:8:@N:MO106:@XP_MSG">instructions.v(162)</a><!@TM:1662570051> | Found ROM .delname. (in view: work.Minimal_SoC_COREABC_0_COREABC_Z1(verilog)) with 113 words by 58 bits.
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v:1028:35:1028:62:@N:MF238:@XP_MSG">coreabc.v(1028)</a><!@TM:1662570051> | Found 8-bit incrementor, 'un1_STKPTRP1[7:0]'
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v:1311:54:1311:66:@N:MF238:@XP_MSG">coreabc.v(1311)</a><!@TM:1662570051> | Found 12-bit incrementor, 'un37_SMADDR[11:0]'
@N:<a href="@N:MF176:@XP_HELP">MF176</a> : <!@TM:1662570051> | Default generator successful  
@N:<a href="@N:MF176:@XP_HELP">MF176</a> : <!@TM:1662570051> | Default generator successful  
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v:494:12:494:18:@W:MO129:@XP_MSG">coreabc.v(494)</a><!@TM:1662570051> | Sequential instance COREABC_0.UROM.INSTR_SLOT[2] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v:494:12:494:18:@W:MO129:@XP_MSG">coreabc.v(494)</a><!@TM:1662570051> | Sequential instance COREABC_0.UROM.INSTR_ADDR[7] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v:494:12:494:18:@W:MO129:@XP_MSG">coreabc.v(494)</a><!@TM:1662570051> | Sequential instance COREABC_0.UROM.INSTR_ADDR[8] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v:494:12:494:18:@W:MO129:@XP_MSG">coreabc.v(494)</a><!@TM:1662570051> | Sequential instance COREABC_0.UROM.INSTR_ADDR[9] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v:494:12:494:18:@W:MO129:@XP_MSG">coreabc.v(494)</a><!@TM:1662570051> | Sequential instance COREABC_0.UROM.INSTR_ADDR[10] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v:494:12:494:18:@W:MO129:@XP_MSG">coreabc.v(494)</a><!@TM:1662570051> | Sequential instance COREABC_0.UROM.INSTR_ADDR[11] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v:494:12:494:18:@W:MO129:@XP_MSG">coreabc.v(494)</a><!@TM:1662570051> | Sequential instance COREABC_0.UROM.INSTR_DATA[8] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v:494:12:494:18:@W:MO129:@XP_MSG">coreabc.v(494)</a><!@TM:1662570051> | Sequential instance COREABC_0.UROM.INSTR_DATA[9] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v:494:12:494:18:@W:MO129:@XP_MSG">coreabc.v(494)</a><!@TM:1662570051> | Sequential instance COREABC_0.UROM.INSTR_DATA[10] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v:494:12:494:18:@W:MO129:@XP_MSG">coreabc.v(494)</a><!@TM:1662570051> | Sequential instance COREABC_0.UROM.INSTR_DATA[11] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v:494:12:494:18:@W:MO129:@XP_MSG">coreabc.v(494)</a><!@TM:1662570051> | Sequential instance COREABC_0.UROM.INSTR_DATA[12] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v:494:12:494:18:@W:MO129:@XP_MSG">coreabc.v(494)</a><!@TM:1662570051> | Sequential instance COREABC_0.UROM.INSTR_DATA[13] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v:494:12:494:18:@W:MO129:@XP_MSG">coreabc.v(494)</a><!@TM:1662570051> | Sequential instance COREABC_0.UROM.INSTR_DATA[14] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v:494:12:494:18:@W:MO129:@XP_MSG">coreabc.v(494)</a><!@TM:1662570051> | Sequential instance COREABC_0.UROM.INSTR_DATA[15] is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:101:0:101:6:@N:MF135:@XP_MSG">spi_fifo.v(101)</a><!@TM:1662570051> | RAM fifo_mem_q[4:0] (in view: CORESPI_LIB.spi_fifo_4s_4s_2_1(verilog)) is 4 words by 5 bits.
<font color=#A52A2A>@W:<a href="@W:MF136:@XP_HELP">MF136</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:101:0:101:6:@W:MF136:@XP_MSG">spi_fifo.v(101)</a><!@TM:1662570051> | Unknown RAM style no_rw_check</font>
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:101:0:101:6:@N:MF135:@XP_MSG">spi_fifo.v(101)</a><!@TM:1662570051> | RAM fifo_mem_q[4:0] (in view: CORESPI_LIB.spi_fifo_4s_4s_2_0(verilog)) is 4 words by 5 bits.
<font color=#A52A2A>@W:<a href="@W:MF136:@XP_HELP">MF136</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:101:0:101:6:@W:MF136:@XP_MSG">spi_fifo.v(101)</a><!@TM:1662570051> | Unknown RAM style no_rw_check</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:416:0:416:6:@N:MO231:@XP_MSG">spi_chanctrl.v(416)</a><!@TM:1662570051> | Found counter in view:CORESPI_LIB.spi_chanctrl_Z5(verilog) instance mtx_bitsel[4:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:286:0:286:6:@N:MO231:@XP_MSG">spi_chanctrl.v(286)</a><!@TM:1662570051> | Found counter in view:CORESPI_LIB.spi_chanctrl_Z5(verilog) instance spi_clk_count[7:0] 
Encoding state machine mtx_state[5:0] (in view: CORESPI_LIB.spi_chanctrl_Z5(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0111 -> 001000
   1000 -> 010000
   1001 -> 100000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@N:MO231:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1662570051> | Found counter in view:CORESPI_LIB.spi_chanctrl_Z5(verilog) instance stxs_bitcnt[4:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:262:4:262:10:@N:MO231:@XP_MSG">coretimer.v(262)</a><!@TM:1662570051> | Found counter in view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog) instance Count[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:211:4:211:10:@N:MO231:@XP_MSG">coretimer.v(211)</a><!@TM:1662570051> | Found counter in view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog) instance PreScale[9:0] 
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:199:4:199:10:@W:MO160:@XP_MSG">coretimer.v(199)</a><!@TM:1662570051> | Register bit Load[31] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:199:4:199:10:@W:MO160:@XP_MSG">coretimer.v(199)</a><!@TM:1662570051> | Register bit Load[30] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:199:4:199:10:@W:MO160:@XP_MSG">coretimer.v(199)</a><!@TM:1662570051> | Register bit Load[29] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:199:4:199:10:@W:MO160:@XP_MSG">coretimer.v(199)</a><!@TM:1662570051> | Register bit Load[28] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:199:4:199:10:@W:MO160:@XP_MSG">coretimer.v(199)</a><!@TM:1662570051> | Register bit Load[27] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:199:4:199:10:@W:MO160:@XP_MSG">coretimer.v(199)</a><!@TM:1662570051> | Register bit Load[26] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:199:4:199:10:@W:MO160:@XP_MSG">coretimer.v(199)</a><!@TM:1662570051> | Register bit Load[25] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:199:4:199:10:@W:MO160:@XP_MSG">coretimer.v(199)</a><!@TM:1662570051> | Register bit Load[24] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:199:4:199:10:@W:MO160:@XP_MSG">coretimer.v(199)</a><!@TM:1662570051> | Register bit Load[23] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:199:4:199:10:@W:MO160:@XP_MSG">coretimer.v(199)</a><!@TM:1662570051> | Register bit Load[22] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:199:4:199:10:@W:MO160:@XP_MSG">coretimer.v(199)</a><!@TM:1662570051> | Register bit Load[21] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:199:4:199:10:@W:MO160:@XP_MSG">coretimer.v(199)</a><!@TM:1662570051> | Register bit Load[20] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:199:4:199:10:@W:MO160:@XP_MSG">coretimer.v(199)</a><!@TM:1662570051> | Register bit Load[19] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:199:4:199:10:@W:MO160:@XP_MSG">coretimer.v(199)</a><!@TM:1662570051> | Register bit Load[18] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:199:4:199:10:@W:MO160:@XP_MSG">coretimer.v(199)</a><!@TM:1662570051> | Register bit Load[17] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:199:4:199:10:@W:MO160:@XP_MSG">coretimer.v(199)</a><!@TM:1662570051> | Register bit Load[16] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine CUARTll0[3:0] (in view: work.Minimal_SoC_CoreUARTapb_0_COREUART_1s_1s_0s_15s_1s_0s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\coreuart.v:984:0:984:6:@N:MO225:@XP_MSG">coreuart.v(984)</a><!@TM:1662570051> | There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.Minimal_SoC_CoreUARTapb_0_COREUART_1s_1s_0s_15s_1s_0s(verilog)); safe FSM implementation is not required.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\clock_gen.v:1092:0:1092:6:@N:MO231:@XP_MSG">clock_gen.v(1092)</a><!@TM:1662570051> | Found counter in view:work.Minimal_SoC_CoreUARTapb_0_Clock_gen_1s_0s(verilog) instance CUARTO1[3:0] 
@N:<a href="@N:MF239:@XP_HELP">MF239</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\clock_gen.v:292:0:297:1:@N:MF239:@XP_MSG">clock_gen.v(292)</a><!@TM:1662570051> | Found 13-bit decrementor, 'un3_CUARTO0[12:0]'
Encoding state machine CUARTlI0l[6:0] (in view: work.Minimal_SoC_CoreUARTapb_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\tx_async.v:605:0:605:6:@N:MO231:@XP_MSG">tx_async.v(605)</a><!@TM:1662570051> | Found counter in view:work.Minimal_SoC_CoreUARTapb_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s(verilog) instance CUARTll0l[3:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\rx_async.v:1154:0:1154:6:@N:MO231:@XP_MSG">rx_async.v(1154)</a><!@TM:1662570051> | Found counter in view:work.Minimal_SoC_CoreUARTapb_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog) instance CUARTl0Il[3:0] 
Encoding state machine CUARTll0[3:0] (in view: work.Minimal_SoC_CoreUARTapb_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\rx_async.v:871:0:871:6:@N:MO225:@XP_MSG">rx_async.v(871)</a><!@TM:1662570051> | There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.Minimal_SoC_CoreUARTapb_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\rx_async.v:472:0:472:6:@N:MO231:@XP_MSG">rx_async.v(472)</a><!@TM:1662570051> | Found counter in view:work.Minimal_SoC_CoreUARTapb_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog) instance CUARTIlIl[3:0] 
@N:<a href="@N:MF794:@XP_HELP">MF794</a> : <!@TM:1662570051> | RAM fifo_mem_q[4:0] required 40 registers during mapping  

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 116MB)

Auto Dissolve of CORESPI_0.USPI (inst of view:CORESPI_LIB.spi_16s_4s_4s_7s_1_1_0_0s(verilog))
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coreapbsram\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v:67765:0:67765:16:@N:BN362:@XP_MSG">sram_512to8192x8.v(67765)</a><!@TM:1662570051> | Removing sequential instance COREAPBSRAM_0.genblk1\.CoreApbSram_I0l.CoreApbSram_IIOl (in view: work.Minimal_SoC(verilog)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coreapbsram\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v:67765:0:67765:16:@N:BN362:@XP_MSG">sram_512to8192x8.v(67765)</a><!@TM:1662570051> | Removing sequential instance COREAPBSRAM_0.genblk1\.CoreApbSram_l0l.CoreApbSram_IIOl (in view: work.Minimal_SoC(verilog)) of type view:PA3.RAM4K9(prim) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 124MB peak: 124MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:378:4:378:10:@N:BN362:@XP_MSG">coretimer.v(378)</a><!@TM:1662570051> | Removing sequential instance CoreTimer_0.iPRDATA[16] (in view: work.Minimal_SoC(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:378:4:378:10:@N:BN362:@XP_MSG">coretimer.v(378)</a><!@TM:1662570051> | Removing sequential instance CoreTimer_0.iPRDATA[17] (in view: work.Minimal_SoC(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:378:4:378:10:@N:BN362:@XP_MSG">coretimer.v(378)</a><!@TM:1662570051> | Removing sequential instance CoreTimer_0.iPRDATA[18] (in view: work.Minimal_SoC(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:378:4:378:10:@N:BN362:@XP_MSG">coretimer.v(378)</a><!@TM:1662570051> | Removing sequential instance CoreTimer_0.iPRDATA[19] (in view: work.Minimal_SoC(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:378:4:378:10:@N:BN362:@XP_MSG">coretimer.v(378)</a><!@TM:1662570051> | Removing sequential instance CoreTimer_0.iPRDATA[20] (in view: work.Minimal_SoC(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:378:4:378:10:@N:BN362:@XP_MSG">coretimer.v(378)</a><!@TM:1662570051> | Removing sequential instance CoreTimer_0.iPRDATA[21] (in view: work.Minimal_SoC(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:378:4:378:10:@N:BN362:@XP_MSG">coretimer.v(378)</a><!@TM:1662570051> | Removing sequential instance CoreTimer_0.iPRDATA[22] (in view: work.Minimal_SoC(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:378:4:378:10:@N:BN362:@XP_MSG">coretimer.v(378)</a><!@TM:1662570051> | Removing sequential instance CoreTimer_0.iPRDATA[23] (in view: work.Minimal_SoC(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:378:4:378:10:@N:BN362:@XP_MSG">coretimer.v(378)</a><!@TM:1662570051> | Removing sequential instance CoreTimer_0.iPRDATA[24] (in view: work.Minimal_SoC(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:378:4:378:10:@N:BN362:@XP_MSG">coretimer.v(378)</a><!@TM:1662570051> | Removing sequential instance CoreTimer_0.iPRDATA[25] (in view: work.Minimal_SoC(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:378:4:378:10:@N:BN362:@XP_MSG">coretimer.v(378)</a><!@TM:1662570051> | Removing sequential instance CoreTimer_0.iPRDATA[26] (in view: work.Minimal_SoC(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:378:4:378:10:@N:BN362:@XP_MSG">coretimer.v(378)</a><!@TM:1662570051> | Removing sequential instance CoreTimer_0.iPRDATA[27] (in view: work.Minimal_SoC(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:378:4:378:10:@N:BN362:@XP_MSG">coretimer.v(378)</a><!@TM:1662570051> | Removing sequential instance CoreTimer_0.iPRDATA[28] (in view: work.Minimal_SoC(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:378:4:378:10:@N:BN362:@XP_MSG">coretimer.v(378)</a><!@TM:1662570051> | Removing sequential instance CoreTimer_0.iPRDATA[29] (in view: work.Minimal_SoC(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:378:4:378:10:@N:BN362:@XP_MSG">coretimer.v(378)</a><!@TM:1662570051> | Removing sequential instance CoreTimer_0.iPRDATA[30] (in view: work.Minimal_SoC(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\micha\documents\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:378:4:378:10:@N:BN362:@XP_MSG">coretimer.v(378)</a><!@TM:1662570051> | Removing sequential instance CoreTimer_0.iPRDATA[31] (in view: work.Minimal_SoC(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\coreuart.v:936:0:936:6:@W:BN132:@XP_MSG">coreuart.v(936)</a><!@TM:1662570051> | Removing sequential instance CoreUARTapb_0.CUARTlOlI.CUARTlO0 because it is equivalent to instance CoreUARTapb_0.CUARTlOlI.CUARTl1l. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\micha\documents\clyde\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\coreuart.v:888:0:888:6:@W:BN132:@XP_MSG">coreuart.v(888)</a><!@TM:1662570051> | Removing sequential instance CoreUARTapb_0.CUARTlOlI.CUARTOO0 because it is equivalent to instance CoreUARTapb_0.CUARTlOlI.CUARTOI0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 120MB peak: 125MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 120MB peak: 125MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 121MB peak: 131MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 122MB peak: 131MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 145MB peak: 146MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 144MB peak: 146MB)

@N:<a href="@N:MF794:@XP_HELP">MF794</a> : <!@TM:1662570051> | RAM fifo_mem_q[4:0] required 40 registers during mapping  

Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 145MB peak: 146MB)


Finished technology mapping (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 165MB peak: 167MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                        Fanout, notes                   
----------------------------------------------------------------------------------
COREABC_0.genblk2.RSTSYNC2 / Q                    452 : 448 asynchronous set/reset
COREABC_0.PADDR_M_1[2] / Y                        44                              
COREABC_0.UROM.INSTR_SLOT[0] / Q                  40                              
COREABC_0.SMADDR[0] / Q                           61                              
COREABC_0.SMADDR[1] / Q                           53                              
COREABC_0.SMADDR[2] / Q                           54                              
COREABC_0.SMADDR[3] / Q                           78                              
COREABC_0.SMADDR[4] / Q                           58                              
COREABC_0.SMADDR[5] / Q                           44                              
COREABC_0.SMADDR[6] / Q                           28                              
COREABC_0.DOISR / Q                               29                              
COREABC_0.UROM.INSTR_SCMD[0] / Q                  25                              
COREABC_0.UROM.INSTR_CMD[1] / Q                   29                              
COREABC_0.xhdl_31.MSEL_i_0_a3[2] / Y              44                              
COREABC_0.un7_MUXIR_0_a3[0] / Y                   25                              
CoreUARTapb_0.CUARTlOlI.CUARTO01.CUARTI11 / Q     28                              
CoreTimer_0.PrdataNextEn / Y                      25                              
CoreTimer_0.Countlde / Y                          32                              
CoreTimer_0.un1_m6_i / Y                          48                              
==================================================================================

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1662570051> | Promoting Net COREABC_0_PRESETN_0 on CLKINT  I_62  

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 165MB peak: 167MB)

Replicating Combinational Instance COREABC_0.un7_MUXIR_0_a3[0], fanout 25 segments 2
Replicating Combinational Instance COREABC_0.xhdl_31.MSEL_i_0_a3[2], fanout 44 segments 2
Replicating Sequential Instance COREABC_0.UROM.INSTR_CMD[1], fanout 29 segments 2
Replicating Sequential Instance COREABC_0.UROM.INSTR_SCMD[0], fanout 25 segments 2
Replicating Sequential Instance COREABC_0.DOISR, fanout 29 segments 2
Replicating Sequential Instance COREABC_0.SMADDR[6], fanout 28 segments 2
Replicating Sequential Instance COREABC_0.SMADDR[5], fanout 44 segments 2
Replicating Sequential Instance COREABC_0.SMADDR[4], fanout 58 segments 3
Replicating Sequential Instance COREABC_0.SMADDR[3], fanout 78 segments 4
Replicating Sequential Instance COREABC_0.SMADDR[2], fanout 54 segments 3
Replicating Sequential Instance COREABC_0.SMADDR[1], fanout 53 segments 3
Replicating Sequential Instance COREABC_0.SMADDR[0], fanout 61 segments 3
Replicating Sequential Instance COREABC_0.UROM.INSTR_SLOT[0], fanout 28 segments 2
Replicating Sequential Instance COREABC_0.genblk2.RSTSYNC2, fanout 82 segments 4
Replicating Combinational Instance COREABC_0.m298, fanout 25 segments 2

Added 0 Buffers
Added 23 Cells via replication
	Added 20 Sequential Cells via replication
	Added 3 Combinational Cells via replication
Replicating Combinational Instance CoreTimer_0.un1_m6_i, fanout 48 segments 2
Replicating Combinational Instance CoreTimer_0.Countlde, fanout 32 segments 2
Replicating Combinational Instance CoreTimer_0.PrdataNextEn, fanout 25 segments 2
Replicating Sequential Instance CoreUARTapb_0.CUARTlOlI.CUARTO01.CUARTI11, fanout 28 segments 2
Buffering COREABC_0_APB3master_PADDR[2], fanout 44 segments 2
Replicating Combinational Instance CoreTimer_0.un1_m6_i_0, fanout 25 segments 2

Added 1 Buffers
Added 5 Cells via replication
	Added 1 Sequential Cells via replication
	Added 4 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 165MB peak: 167MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 577 clock pin(s) of sequential element(s)
0 instances converted, 577 sequential instances remain driven by gated/generated clocks

============================================================================================================ Gated/Generated Clocks =============================================================================================================
Clock Tree ID     Driving Element                 Drive Element Type     Fanout     Sample Instance                Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:Minimal_SoC_with_PLL_0.Core@|E:CoreUARTapb_0.CUARTl0OI[7]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       Minimal_SoC_with_PLL_0.Core     PLL                    577        CoreUARTapb_0.CUARTl0OI[7]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 159MB peak: 167MB)

Writing Analyst data base C:\Users\micha\Documents\Clyde\synthesis\synwork\Minimal_SoC_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 161MB peak: 167MB)

Writing EDIF Netlist and constraint files
L-2016.09M-SP1-5

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 164MB peak: 167MB)


Start final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 161MB peak: 167MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1662570051> | Found inferred clock Minimal_SoC_with_PLL|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:Minimal_SoC_with_PLL_0.GLA"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Wed Sep 07 19:00:51 2022
#


Top view:               Minimal_SoC
Library name:           PA3
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        proasic3
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1662570051> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1662570051> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -16.694

                                            Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                              Frequency     Frequency     Period        Period        Slack       Type         Group              
------------------------------------------------------------------------------------------------------------------------------------------------
Minimal_SoC_with_PLL|GLA_inferred_clock     100.0 MHz     37.5 MHz      10.000        26.694        -16.694     inferred     Inferred_clkgroup_0
================================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Minimal_SoC_with_PLL|GLA_inferred_clock  Minimal_SoC_with_PLL|GLA_inferred_clock  |  10.000      -16.694  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: Minimal_SoC_with_PLL|GLA_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                                     Starting                                                                                   Arrival            
Instance                                             Reference                                   Type          Pin     Net                      Time        Slack  
                                                     Clock                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREABC_0.UROM\.INSTR_SCMD[2]                        Minimal_SoC_with_PLL|GLA_inferred_clock     DFN1          Q       UROM\.INSTR_SCMD[2]      0.580       -16.694
COREABC_0.UROM\.INSTR_CMD[0]                         Minimal_SoC_with_PLL|GLA_inferred_clock     DFN1          Q       UROM\.INSTR_CMD[0]       0.737       -16.554
COREABC_0.UROM\.INSTR_SCMD[1]                        Minimal_SoC_with_PLL|GLA_inferred_clock     DFN1          Q       UROM\.INSTR_SCMD[1]      0.580       -16.548
COREABC_0.UROM\.INSTR_CMD_0[1]                       Minimal_SoC_with_PLL|GLA_inferred_clock     DFN1          Q       UROM\.INSTR_CMD_0[1]     0.737       -16.515
COREABC_0.UROM\.INSTR_CMD[2]                         Minimal_SoC_with_PLL|GLA_inferred_clock     DFN1          Q       UROM\.INSTR_CMD[2]       0.580       -15.832
COREABC_0.ZREGISTER[2]                               Minimal_SoC_with_PLL|GLA_inferred_clock     DFN1E1C0      Q       ZREGISTER[2]             0.737       -14.458
COREABC_0.UROM\.INSTR_ADDR[2]                        Minimal_SoC_with_PLL|GLA_inferred_clock     DFN1          Q       UROM\.INSTR_ADDR[2]      0.737       -13.992
COREABC_0.UROM\.INSTR_SLOT[0]                        Minimal_SoC_with_PLL|GLA_inferred_clock     DFN1          Q       UROM\.INSTR_SLOT[0]      0.737       -12.076
COREABC_0.URAM\.UR.UG3\.UR_xhdl12.Ram256x16_R0C0     Minimal_SoC_with_PLL|GLA_inferred_clock     RAM512X18     RD7     RAMRDATA[7]              2.963       -11.206
COREABC_0.ZREGISTER[4]                               Minimal_SoC_with_PLL|GLA_inferred_clock     DFN1E1C0      Q       ZREGISTER[4]             0.737       -11.195
===================================================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                              Starting                                                                                  Required            
Instance                      Reference                                   Type         Pin     Net                      Time         Slack  
                              Clock                                                                                                         
--------------------------------------------------------------------------------------------------------------------------------------------
COREABC_0.ISR_ACCUM_ZERO      Minimal_SoC_with_PLL|GLA_inferred_clock     DFN1E1C0     D       to_logic_2\.tmp_6[0]     9.461        -16.694
COREABC_0.STD_ACCUM_ZERO      Minimal_SoC_with_PLL|GLA_inferred_clock     DFN1E1C0     D       to_logic_2\.tmp_6[0]     9.461        -16.694
COREABC_0.ACCUMULATOR[12]     Minimal_SoC_with_PLL|GLA_inferred_clock     DFN1E1C0     D       ACCUM_NEXT[12]           9.461        -13.881
COREABC_0.ACCUMULATOR[15]     Minimal_SoC_with_PLL|GLA_inferred_clock     DFN1E1C0     D       ACCUM_NEXT[15]           9.496        -13.492
COREABC_0.ISR_ACCUM_NEG       Minimal_SoC_with_PLL|GLA_inferred_clock     DFN1E1C0     D       ACCUM_NEXT[15]           9.496        -13.492
COREABC_0.STD_ACCUM_NEG       Minimal_SoC_with_PLL|GLA_inferred_clock     DFN1E1C0     D       ACCUM_NEXT[15]           9.496        -13.492
COREABC_0.ACCUMULATOR[14]     Minimal_SoC_with_PLL|GLA_inferred_clock     DFN1E1C0     D       ACCUM_NEXT[14]           9.496        -12.941
COREABC_0.ACCUMULATOR[4]      Minimal_SoC_with_PLL|GLA_inferred_clock     DFN1E1C0     D       ACCUM_NEXT[4]            9.496        -12.187
COREABC_0.ACCUMULATOR[3]      Minimal_SoC_with_PLL|GLA_inferred_clock     DFN1E1C0     D       ACCUM_NEXT[3]            9.461        -12.079
COREABC_0.ACCUMULATOR[10]     Minimal_SoC_with_PLL|GLA_inferred_clock     DFN1E1C0     D       ACCUM_NEXT[10]           9.496        -12.047
============================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\micha\Documents\Clyde\synthesis\Minimal_SoC.srr:srsfC:\Users\micha\Documents\Clyde\synthesis\Minimal_SoC.srs:fp:130317:137385:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      26.156
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -16.694

    Number of logic level(s):                18
    Starting point:                          COREABC_0.UROM\.INSTR_SCMD[2] / Q
    Ending point:                            COREABC_0.ISR_ACCUM_ZERO / D
    The start point is clocked by            Minimal_SoC_with_PLL|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            Minimal_SoC_with_PLL|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
COREABC_0.UROM\.INSTR_SCMD[2]                               DFN1         Q        Out     0.580     0.580       -         
UROM\.INSTR_SCMD[2]                                         Net          -        -       2.381     -           21        
COREABC_0.UROM\.INSTR_SCMD_RNI16U[1]                        OR2B         B        In      -         2.962       -         
COREABC_0.UROM\.INSTR_SCMD_RNI16U[1]                        OR2B         Y        Out     0.516     3.478       -         
N_59                                                        Net          -        -       1.639     -           8         
COREABC_0.UROM\.INSTR_SCMD_RNI78LS_0[1]                     NOR2A        A        In      -         5.117       -         
COREABC_0.UROM\.INSTR_SCMD_RNI78LS_0[1]                     NOR2A        Y        Out     0.627     5.744       -         
N_114                                                       Net          -        -       1.994     -           12        
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I3_P0N_2_tz_tz     OR2          B        In      -         7.737       -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I3_P0N_2_tz_tz     OR2          Y        Out     0.646     8.384       -         
un7_MUXIR[0]                                                Net          -        -       2.409     -           22        
COREABC_0.UROM\.INSTR_DATA_RNIE9S22[4]                      OA1B         B        In      -         10.793      -         
COREABC_0.UROM\.INSTR_DATA_RNIE9S22[4]                      OA1B         Y        Out     0.732     11.524      -         
un1_ACCUMULATOR_v_0_0[3]                                    Net          -        -       0.322     -           1         
COREABC_0.UROM\.INSTR_DATA_RNIBPR93[4]                      NOR2A        A        In      -         11.846      -         
COREABC_0.UROM\.INSTR_DATA_RNIBPR93[4]                      NOR2A        Y        Out     0.627     12.473      -         
un5[4]                                                      Net          -        -       1.184     -           4         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I34_un1_Y          NOR3C        B        In      -         13.657      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I34_un1_Y          NOR3C        Y        Out     0.607     14.263      -         
un1_ACCUMULATOR.I34_un1_Y                                   Net          -        -       0.322     -           1         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I34_Y              OR2          A        In      -         14.585      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I34_Y              OR2          Y        Out     0.507     15.092      -         
un1_ACCUMULATOR.N269                                        Net          -        -       0.806     -           3         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I58_un1_Y          NOR2B        A        In      -         15.899      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I58_un1_Y          NOR2B        Y        Out     0.514     16.413      -         
un1_ACCUMULATOR.I58_un1_Y                                   Net          -        -       0.322     -           1         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I58_Y              OR2          A        In      -         16.735      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I58_Y              OR2          Y        Out     0.507     17.242      -         
un1_ACCUMULATOR.N296                                        Net          -        -       0.386     -           2         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I76_un1_Y          NOR2B        B        In      -         17.628      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I76_un1_Y          NOR2B        Y        Out     0.627     18.255      -         
un1_ACCUMULATOR.I76_un1_Y                                   Net          -        -       0.322     -           1         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I95_Y_1            OR2          B        In      -         18.577      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I95_Y_1            OR2          Y        Out     0.646     19.223      -         
un1_ACCUMULATOR.ADD_16x16_fast_I95_Y_1                      Net          -        -       0.322     -           1         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I95_Y              OR2          A        In      -         19.545      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I95_Y              OR2          Y        Out     0.507     20.052      -         
un1_ACCUMULATOR.N354                                        Net          -        -       0.322     -           1         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I118_Y             XOR2         B        In      -         20.374      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I118_Y             XOR2         Y        Out     0.627     21.001      -         
un1_ACCUMULATOR[12]                                         Net          -        -       0.322     -           1         
COREABC_0.UROM\.INSTR_SCMD_RNIDL7FN3[1]                     NOR2B        A        In      -         21.323      -         
COREABC_0.UROM\.INSTR_SCMD_RNIDL7FN3[1]                     NOR2B        Y        Out     0.514     21.837      -         
un1_ACCUMULATOR_m[12]                                       Net          -        -       0.322     -           1         
COREABC_0.ACCUM_NEXT_iv_3_RNIGG23V3[12]                     OR2          B        In      -         22.158      -         
COREABC_0.ACCUM_NEXT_iv_3_RNIGG23V3[12]                     OR2          Y        Out     0.646     22.805      -         
ACCUM_NEXT[12]                                              Net          -        -       0.386     -           2         
COREABC_0.ACCUM_NEXT_iv_3_RNIHAUQH6[8]                      NOR2         B        In      -         23.191      -         
COREABC_0.ACCUM_NEXT_iv_3_RNIHAUQH6[8]                      NOR2         Y        Out     0.646     23.837      -         
to_logic_2\.tmp_6_9[0]                                      Net          -        -       0.322     -           1         
COREABC_0.ACCUM_NEXT_iv_2_RNIUA08SL[4]                      NOR3C        C        In      -         24.159      -         
COREABC_0.ACCUM_NEXT_iv_2_RNIUA08SL[4]                      NOR3C        Y        Out     0.666     24.824      -         
to_logic_2\.tmp_6_12[0]                                     Net          -        -       0.322     -           1         
COREABC_0.ACCUM_NEXT_iv_3_RNIPGC6781[15]                    NOR3B        B        In      -         25.146      -         
COREABC_0.ACCUM_NEXT_iv_3_RNIPGC6781[15]                    NOR3B        Y        Out     0.624     25.770      -         
to_logic_2\.tmp_6[0]                                        Net          -        -       0.386     -           2         
COREABC_0.ISR_ACCUM_ZERO                                    DFN1E1C0     D        In      -         26.156      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 26.694 is 11.909(44.6%) logic and 14.785(55.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      26.156
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -16.694

    Number of logic level(s):                18
    Starting point:                          COREABC_0.UROM\.INSTR_SCMD[2] / Q
    Ending point:                            COREABC_0.STD_ACCUM_ZERO / D
    The start point is clocked by            Minimal_SoC_with_PLL|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            Minimal_SoC_with_PLL|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
COREABC_0.UROM\.INSTR_SCMD[2]                               DFN1         Q        Out     0.580     0.580       -         
UROM\.INSTR_SCMD[2]                                         Net          -        -       2.381     -           21        
COREABC_0.UROM\.INSTR_SCMD_RNI16U[1]                        OR2B         B        In      -         2.962       -         
COREABC_0.UROM\.INSTR_SCMD_RNI16U[1]                        OR2B         Y        Out     0.516     3.478       -         
N_59                                                        Net          -        -       1.639     -           8         
COREABC_0.UROM\.INSTR_SCMD_RNI78LS_0[1]                     NOR2A        A        In      -         5.117       -         
COREABC_0.UROM\.INSTR_SCMD_RNI78LS_0[1]                     NOR2A        Y        Out     0.627     5.744       -         
N_114                                                       Net          -        -       1.994     -           12        
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I3_P0N_2_tz_tz     OR2          B        In      -         7.737       -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I3_P0N_2_tz_tz     OR2          Y        Out     0.646     8.384       -         
un7_MUXIR[0]                                                Net          -        -       2.409     -           22        
COREABC_0.UROM\.INSTR_DATA_RNIE9S22[4]                      OA1B         B        In      -         10.793      -         
COREABC_0.UROM\.INSTR_DATA_RNIE9S22[4]                      OA1B         Y        Out     0.732     11.524      -         
un1_ACCUMULATOR_v_0_0[3]                                    Net          -        -       0.322     -           1         
COREABC_0.UROM\.INSTR_DATA_RNIBPR93[4]                      NOR2A        A        In      -         11.846      -         
COREABC_0.UROM\.INSTR_DATA_RNIBPR93[4]                      NOR2A        Y        Out     0.627     12.473      -         
un5[4]                                                      Net          -        -       1.184     -           4         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I34_un1_Y          NOR3C        B        In      -         13.657      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I34_un1_Y          NOR3C        Y        Out     0.607     14.263      -         
un1_ACCUMULATOR.I34_un1_Y                                   Net          -        -       0.322     -           1         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I34_Y              OR2          A        In      -         14.585      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I34_Y              OR2          Y        Out     0.507     15.092      -         
un1_ACCUMULATOR.N269                                        Net          -        -       0.806     -           3         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I58_un1_Y          NOR2B        A        In      -         15.899      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I58_un1_Y          NOR2B        Y        Out     0.514     16.413      -         
un1_ACCUMULATOR.I58_un1_Y                                   Net          -        -       0.322     -           1         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I58_Y              OR2          A        In      -         16.735      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I58_Y              OR2          Y        Out     0.507     17.242      -         
un1_ACCUMULATOR.N296                                        Net          -        -       0.386     -           2         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I76_un1_Y          NOR2B        B        In      -         17.628      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I76_un1_Y          NOR2B        Y        Out     0.627     18.255      -         
un1_ACCUMULATOR.I76_un1_Y                                   Net          -        -       0.322     -           1         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I95_Y_1            OR2          B        In      -         18.577      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I95_Y_1            OR2          Y        Out     0.646     19.223      -         
un1_ACCUMULATOR.ADD_16x16_fast_I95_Y_1                      Net          -        -       0.322     -           1         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I95_Y              OR2          A        In      -         19.545      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I95_Y              OR2          Y        Out     0.507     20.052      -         
un1_ACCUMULATOR.N354                                        Net          -        -       0.322     -           1         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I118_Y             XOR2         B        In      -         20.374      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I118_Y             XOR2         Y        Out     0.627     21.001      -         
un1_ACCUMULATOR[12]                                         Net          -        -       0.322     -           1         
COREABC_0.UROM\.INSTR_SCMD_RNIDL7FN3[1]                     NOR2B        A        In      -         21.323      -         
COREABC_0.UROM\.INSTR_SCMD_RNIDL7FN3[1]                     NOR2B        Y        Out     0.514     21.837      -         
un1_ACCUMULATOR_m[12]                                       Net          -        -       0.322     -           1         
COREABC_0.ACCUM_NEXT_iv_3_RNIGG23V3[12]                     OR2          B        In      -         22.158      -         
COREABC_0.ACCUM_NEXT_iv_3_RNIGG23V3[12]                     OR2          Y        Out     0.646     22.805      -         
ACCUM_NEXT[12]                                              Net          -        -       0.386     -           2         
COREABC_0.ACCUM_NEXT_iv_3_RNIHAUQH6[8]                      NOR2         B        In      -         23.191      -         
COREABC_0.ACCUM_NEXT_iv_3_RNIHAUQH6[8]                      NOR2         Y        Out     0.646     23.837      -         
to_logic_2\.tmp_6_9[0]                                      Net          -        -       0.322     -           1         
COREABC_0.ACCUM_NEXT_iv_2_RNIUA08SL[4]                      NOR3C        C        In      -         24.159      -         
COREABC_0.ACCUM_NEXT_iv_2_RNIUA08SL[4]                      NOR3C        Y        Out     0.666     24.824      -         
to_logic_2\.tmp_6_12[0]                                     Net          -        -       0.322     -           1         
COREABC_0.ACCUM_NEXT_iv_3_RNIPGC6781[15]                    NOR3B        B        In      -         25.146      -         
COREABC_0.ACCUM_NEXT_iv_3_RNIPGC6781[15]                    NOR3B        Y        Out     0.624     25.770      -         
to_logic_2\.tmp_6[0]                                        Net          -        -       0.386     -           2         
COREABC_0.STD_ACCUM_ZERO                                    DFN1E1C0     D        In      -         26.156      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 26.694 is 11.909(44.6%) logic and 14.785(55.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      26.060
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -16.599

    Number of logic level(s):                17
    Starting point:                          COREABC_0.UROM\.INSTR_SCMD[2] / Q
    Ending point:                            COREABC_0.ISR_ACCUM_ZERO / D
    The start point is clocked by            Minimal_SoC_with_PLL|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            Minimal_SoC_with_PLL|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
COREABC_0.UROM\.INSTR_SCMD[2]                               DFN1         Q        Out     0.580     0.580       -         
UROM\.INSTR_SCMD[2]                                         Net          -        -       2.381     -           21        
COREABC_0.UROM\.INSTR_SCMD_RNI16U[1]                        OR2B         B        In      -         2.962       -         
COREABC_0.UROM\.INSTR_SCMD_RNI16U[1]                        OR2B         Y        Out     0.516     3.478       -         
N_59                                                        Net          -        -       1.639     -           8         
COREABC_0.UROM\.INSTR_SCMD_RNI78LS_0[1]                     NOR2A        A        In      -         5.117       -         
COREABC_0.UROM\.INSTR_SCMD_RNI78LS_0[1]                     NOR2A        Y        Out     0.627     5.744       -         
N_114                                                       Net          -        -       1.994     -           12        
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I3_P0N_2_tz_tz     OR2          B        In      -         7.737       -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I3_P0N_2_tz_tz     OR2          Y        Out     0.646     8.384       -         
un7_MUXIR[0]                                                Net          -        -       2.409     -           22        
COREABC_0.UROM\.INSTR_DATA_RNIE9S22[4]                      OA1B         B        In      -         10.793      -         
COREABC_0.UROM\.INSTR_DATA_RNIE9S22[4]                      OA1B         Y        Out     0.732     11.524      -         
un1_ACCUMULATOR_v_0_0[3]                                    Net          -        -       0.322     -           1         
COREABC_0.UROM\.INSTR_DATA_RNIBPR93[4]                      NOR2A        A        In      -         11.846      -         
COREABC_0.UROM\.INSTR_DATA_RNIBPR93[4]                      NOR2A        Y        Out     0.627     12.473      -         
un5[4]                                                      Net          -        -       1.184     -           4         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I4_P0N             OR2          A        In      -         13.657      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I4_P0N             OR2          Y        Out     0.507     14.164      -         
un1_ACCUMULATOR.N217                                        Net          -        -       1.184     -           4         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I35_Y              NOR2B        B        In      -         15.348      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I35_Y              NOR2B        Y        Out     0.627     15.975      -         
un1_ACCUMULATOR.N270                                        Net          -        -       0.386     -           2         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I59_Y              NOR2B        B        In      -         16.361      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I59_Y              NOR2B        Y        Out     0.627     16.988      -         
un1_ACCUMULATOR.N297                                        Net          -        -       0.386     -           2         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I95_un1_Y_0        NOR2B        B        In      -         17.374      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I95_un1_Y_0        NOR2B        Y        Out     0.627     18.002      -         
un1_ACCUMULATOR.ADD_16x16_fast_I95_un1_Y_0                  Net          -        -       0.322     -           1         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I95_un1_Y          OA1          C        In      -         18.323      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I95_un1_Y          OA1          Y        Out     0.666     18.989      -         
un1_ACCUMULATOR.I95_un1_Y                                   Net          -        -       0.322     -           1         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I95_Y              OR2          B        In      -         19.310      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I95_Y              OR2          Y        Out     0.646     19.957      -         
un1_ACCUMULATOR.N354                                        Net          -        -       0.322     -           1         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I118_Y             XOR2         B        In      -         20.278      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I118_Y             XOR2         Y        Out     0.627     20.906      -         
un1_ACCUMULATOR[12]                                         Net          -        -       0.322     -           1         
COREABC_0.UROM\.INSTR_SCMD_RNIDL7FN3[1]                     NOR2B        A        In      -         21.227      -         
COREABC_0.UROM\.INSTR_SCMD_RNIDL7FN3[1]                     NOR2B        Y        Out     0.514     21.742      -         
un1_ACCUMULATOR_m[12]                                       Net          -        -       0.322     -           1         
COREABC_0.ACCUM_NEXT_iv_3_RNIGG23V3[12]                     OR2          B        In      -         22.063      -         
COREABC_0.ACCUM_NEXT_iv_3_RNIGG23V3[12]                     OR2          Y        Out     0.646     22.710      -         
ACCUM_NEXT[12]                                              Net          -        -       0.386     -           2         
COREABC_0.ACCUM_NEXT_iv_3_RNIHAUQH6[8]                      NOR2         B        In      -         23.095      -         
COREABC_0.ACCUM_NEXT_iv_3_RNIHAUQH6[8]                      NOR2         Y        Out     0.646     23.742      -         
to_logic_2\.tmp_6_9[0]                                      Net          -        -       0.322     -           1         
COREABC_0.ACCUM_NEXT_iv_2_RNIUA08SL[4]                      NOR3C        C        In      -         24.063      -         
COREABC_0.ACCUM_NEXT_iv_2_RNIUA08SL[4]                      NOR3C        Y        Out     0.666     24.729      -         
to_logic_2\.tmp_6_12[0]                                     Net          -        -       0.322     -           1         
COREABC_0.ACCUM_NEXT_iv_3_RNIPGC6781[15]                    NOR3B        B        In      -         25.051      -         
COREABC_0.ACCUM_NEXT_iv_3_RNIPGC6781[15]                    NOR3B        Y        Out     0.624     25.674      -         
to_logic_2\.tmp_6[0]                                        Net          -        -       0.386     -           2         
COREABC_0.ISR_ACCUM_ZERO                                    DFN1E1C0     D        In      -         26.060      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 26.599 is 11.694(44.0%) logic and 14.905(56.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      26.060
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -16.599

    Number of logic level(s):                17
    Starting point:                          COREABC_0.UROM\.INSTR_SCMD[2] / Q
    Ending point:                            COREABC_0.STD_ACCUM_ZERO / D
    The start point is clocked by            Minimal_SoC_with_PLL|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            Minimal_SoC_with_PLL|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
COREABC_0.UROM\.INSTR_SCMD[2]                               DFN1         Q        Out     0.580     0.580       -         
UROM\.INSTR_SCMD[2]                                         Net          -        -       2.381     -           21        
COREABC_0.UROM\.INSTR_SCMD_RNI16U[1]                        OR2B         B        In      -         2.962       -         
COREABC_0.UROM\.INSTR_SCMD_RNI16U[1]                        OR2B         Y        Out     0.516     3.478       -         
N_59                                                        Net          -        -       1.639     -           8         
COREABC_0.UROM\.INSTR_SCMD_RNI78LS_0[1]                     NOR2A        A        In      -         5.117       -         
COREABC_0.UROM\.INSTR_SCMD_RNI78LS_0[1]                     NOR2A        Y        Out     0.627     5.744       -         
N_114                                                       Net          -        -       1.994     -           12        
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I3_P0N_2_tz_tz     OR2          B        In      -         7.737       -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I3_P0N_2_tz_tz     OR2          Y        Out     0.646     8.384       -         
un7_MUXIR[0]                                                Net          -        -       2.409     -           22        
COREABC_0.UROM\.INSTR_DATA_RNIE9S22[4]                      OA1B         B        In      -         10.793      -         
COREABC_0.UROM\.INSTR_DATA_RNIE9S22[4]                      OA1B         Y        Out     0.732     11.524      -         
un1_ACCUMULATOR_v_0_0[3]                                    Net          -        -       0.322     -           1         
COREABC_0.UROM\.INSTR_DATA_RNIBPR93[4]                      NOR2A        A        In      -         11.846      -         
COREABC_0.UROM\.INSTR_DATA_RNIBPR93[4]                      NOR2A        Y        Out     0.627     12.473      -         
un5[4]                                                      Net          -        -       1.184     -           4         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I4_P0N             OR2          A        In      -         13.657      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I4_P0N             OR2          Y        Out     0.507     14.164      -         
un1_ACCUMULATOR.N217                                        Net          -        -       1.184     -           4         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I35_Y              NOR2B        B        In      -         15.348      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I35_Y              NOR2B        Y        Out     0.627     15.975      -         
un1_ACCUMULATOR.N270                                        Net          -        -       0.386     -           2         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I59_Y              NOR2B        B        In      -         16.361      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I59_Y              NOR2B        Y        Out     0.627     16.988      -         
un1_ACCUMULATOR.N297                                        Net          -        -       0.386     -           2         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I95_un1_Y_0        NOR2B        B        In      -         17.374      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I95_un1_Y_0        NOR2B        Y        Out     0.627     18.002      -         
un1_ACCUMULATOR.ADD_16x16_fast_I95_un1_Y_0                  Net          -        -       0.322     -           1         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I95_un1_Y          OA1          C        In      -         18.323      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I95_un1_Y          OA1          Y        Out     0.666     18.989      -         
un1_ACCUMULATOR.I95_un1_Y                                   Net          -        -       0.322     -           1         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I95_Y              OR2          B        In      -         19.310      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I95_Y              OR2          Y        Out     0.646     19.957      -         
un1_ACCUMULATOR.N354                                        Net          -        -       0.322     -           1         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I118_Y             XOR2         B        In      -         20.278      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I118_Y             XOR2         Y        Out     0.627     20.906      -         
un1_ACCUMULATOR[12]                                         Net          -        -       0.322     -           1         
COREABC_0.UROM\.INSTR_SCMD_RNIDL7FN3[1]                     NOR2B        A        In      -         21.227      -         
COREABC_0.UROM\.INSTR_SCMD_RNIDL7FN3[1]                     NOR2B        Y        Out     0.514     21.742      -         
un1_ACCUMULATOR_m[12]                                       Net          -        -       0.322     -           1         
COREABC_0.ACCUM_NEXT_iv_3_RNIGG23V3[12]                     OR2          B        In      -         22.063      -         
COREABC_0.ACCUM_NEXT_iv_3_RNIGG23V3[12]                     OR2          Y        Out     0.646     22.710      -         
ACCUM_NEXT[12]                                              Net          -        -       0.386     -           2         
COREABC_0.ACCUM_NEXT_iv_3_RNIHAUQH6[8]                      NOR2         B        In      -         23.095      -         
COREABC_0.ACCUM_NEXT_iv_3_RNIHAUQH6[8]                      NOR2         Y        Out     0.646     23.742      -         
to_logic_2\.tmp_6_9[0]                                      Net          -        -       0.322     -           1         
COREABC_0.ACCUM_NEXT_iv_2_RNIUA08SL[4]                      NOR3C        C        In      -         24.063      -         
COREABC_0.ACCUM_NEXT_iv_2_RNIUA08SL[4]                      NOR3C        Y        Out     0.666     24.729      -         
to_logic_2\.tmp_6_12[0]                                     Net          -        -       0.322     -           1         
COREABC_0.ACCUM_NEXT_iv_3_RNIPGC6781[15]                    NOR3B        B        In      -         25.051      -         
COREABC_0.ACCUM_NEXT_iv_3_RNIPGC6781[15]                    NOR3B        Y        Out     0.624     25.674      -         
to_logic_2\.tmp_6[0]                                        Net          -        -       0.386     -           2         
COREABC_0.STD_ACCUM_ZERO                                    DFN1E1C0     D        In      -         26.060      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 26.599 is 11.694(44.0%) logic and 14.905(56.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      26.015
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -16.554

    Number of logic level(s):                18
    Starting point:                          COREABC_0.UROM\.INSTR_CMD[0] / Q
    Ending point:                            COREABC_0.ISR_ACCUM_ZERO / D
    The start point is clocked by            Minimal_SoC_with_PLL|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            Minimal_SoC_with_PLL|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
COREABC_0.UROM\.INSTR_CMD[0]                                DFN1         Q        Out     0.737     0.737       -         
UROM\.INSTR_CMD[0]                                          Net          -        -       2.308     -           19        
COREABC_0.UROM\.INSTR_CMD_RNI62NR[2]                        OR3B         A        In      -         3.045       -         
COREABC_0.UROM\.INSTR_CMD_RNI62NR[2]                        OR3B         Y        Out     0.464     3.509       -         
N_60                                                        Net          -        -       1.708     -           10        
COREABC_0.UROM\.INSTR_SCMD_RNI78LS_0[1]                     NOR2A        B        In      -         5.218       -         
COREABC_0.UROM\.INSTR_SCMD_RNI78LS_0[1]                     NOR2A        Y        Out     0.386     5.603       -         
N_114                                                       Net          -        -       1.994     -           12        
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I3_P0N_2_tz_tz     OR2          B        In      -         7.597       -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I3_P0N_2_tz_tz     OR2          Y        Out     0.646     8.243       -         
un7_MUXIR[0]                                                Net          -        -       2.409     -           22        
COREABC_0.UROM\.INSTR_DATA_RNIE9S22[4]                      OA1B         B        In      -         10.652      -         
COREABC_0.UROM\.INSTR_DATA_RNIE9S22[4]                      OA1B         Y        Out     0.732     11.384      -         
un1_ACCUMULATOR_v_0_0[3]                                    Net          -        -       0.322     -           1         
COREABC_0.UROM\.INSTR_DATA_RNIBPR93[4]                      NOR2A        A        In      -         11.705      -         
COREABC_0.UROM\.INSTR_DATA_RNIBPR93[4]                      NOR2A        Y        Out     0.627     12.333      -         
un5[4]                                                      Net          -        -       1.184     -           4         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I34_un1_Y          NOR3C        B        In      -         13.516      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I34_un1_Y          NOR3C        Y        Out     0.607     14.123      -         
un1_ACCUMULATOR.I34_un1_Y                                   Net          -        -       0.322     -           1         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I34_Y              OR2          A        In      -         14.444      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I34_Y              OR2          Y        Out     0.507     14.952      -         
un1_ACCUMULATOR.N269                                        Net          -        -       0.806     -           3         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I58_un1_Y          NOR2B        A        In      -         15.758      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I58_un1_Y          NOR2B        Y        Out     0.514     16.273      -         
un1_ACCUMULATOR.I58_un1_Y                                   Net          -        -       0.322     -           1         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I58_Y              OR2          A        In      -         16.594      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I58_Y              OR2          Y        Out     0.507     17.101      -         
un1_ACCUMULATOR.N296                                        Net          -        -       0.386     -           2         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I76_un1_Y          NOR2B        B        In      -         17.487      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I76_un1_Y          NOR2B        Y        Out     0.627     18.115      -         
un1_ACCUMULATOR.I76_un1_Y                                   Net          -        -       0.322     -           1         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I95_Y_1            OR2          B        In      -         18.436      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I95_Y_1            OR2          Y        Out     0.646     19.083      -         
un1_ACCUMULATOR.ADD_16x16_fast_I95_Y_1                      Net          -        -       0.322     -           1         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I95_Y              OR2          A        In      -         19.404      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I95_Y              OR2          Y        Out     0.507     19.912      -         
un1_ACCUMULATOR.N354                                        Net          -        -       0.322     -           1         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I118_Y             XOR2         B        In      -         20.233      -         
COREABC_0.un1_ACCUMULATOR.ADD_16x16_fast_I118_Y             XOR2         Y        Out     0.627     20.860      -         
un1_ACCUMULATOR[12]                                         Net          -        -       0.322     -           1         
COREABC_0.UROM\.INSTR_SCMD_RNIDL7FN3[1]                     NOR2B        A        In      -         21.182      -         
COREABC_0.UROM\.INSTR_SCMD_RNIDL7FN3[1]                     NOR2B        Y        Out     0.514     21.696      -         
un1_ACCUMULATOR_m[12]                                       Net          -        -       0.322     -           1         
COREABC_0.ACCUM_NEXT_iv_3_RNIGG23V3[12]                     OR2          B        In      -         22.018      -         
COREABC_0.ACCUM_NEXT_iv_3_RNIGG23V3[12]                     OR2          Y        Out     0.646     22.664      -         
ACCUM_NEXT[12]                                              Net          -        -       0.386     -           2         
COREABC_0.ACCUM_NEXT_iv_3_RNIHAUQH6[8]                      NOR2         B        In      -         23.050      -         
COREABC_0.ACCUM_NEXT_iv_3_RNIHAUQH6[8]                      NOR2         Y        Out     0.646     23.697      -         
to_logic_2\.tmp_6_9[0]                                      Net          -        -       0.322     -           1         
COREABC_0.ACCUM_NEXT_iv_2_RNIUA08SL[4]                      NOR3C        C        In      -         24.018      -         
COREABC_0.ACCUM_NEXT_iv_2_RNIUA08SL[4]                      NOR3C        Y        Out     0.666     24.684      -         
to_logic_2\.tmp_6_12[0]                                     Net          -        -       0.322     -           1         
COREABC_0.ACCUM_NEXT_iv_3_RNIPGC6781[15]                    NOR3B        B        In      -         25.005      -         
COREABC_0.ACCUM_NEXT_iv_3_RNIPGC6781[15]                    NOR3B        Y        Out     0.624     25.629      -         
to_logic_2\.tmp_6[0]                                        Net          -        -       0.386     -           2         
COREABC_0.ISR_ACCUM_ZERO                                    DFN1E1C0     D        In      -         26.015      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 26.554 is 11.772(44.3%) logic and 14.781(55.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 161MB peak: 167MB)


Finished timing report (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 161MB peak: 167MB)

--------------------------------------------------------------------------------
Target Part: A3P125_TQFP144_STD
<a name=cellReport17></a>Report for cell Minimal_SoC.verilog</a>
  Core Cell usage:
              cell count     area count*area
              AND2    62      1.0       62.0
              AND3    18      1.0       18.0
               AO1   153      1.0      153.0
              AO12     3      1.0        3.0
              AO15     3      1.0        3.0
              AO16     4      1.0        4.0
              AO18     2      1.0        2.0
              AO1A    22      1.0       22.0
              AO1B     6      1.0        6.0
              AO1C     7      1.0        7.0
              AO1D     2      1.0        2.0
              AOI1    15      1.0       15.0
             AOI1B     6      1.0        6.0
               AX1    22      1.0       22.0
              AX1A     3      1.0        3.0
              AX1B     3      1.0        3.0
              AX1C     9      1.0        9.0
              AX1D    20      1.0       20.0
              AXO5     1      1.0        1.0
              AXO7     2      1.0        2.0
             AXOI1     1      1.0        1.0
             AXOI4     6      1.0        6.0
             AXOI5     3      1.0        3.0
              BUFF     1      1.0        1.0
            CLKINT     1      0.0        0.0
               GND    27      0.0        0.0
               INV    27      1.0       27.0
              MAJ3     8      1.0        8.0
             MAJ3X     1      1.0        1.0
              MIN3     1      1.0        1.0
             MIN3X     1      1.0        1.0
               MX2   270      1.0      270.0
              MX2A    75      1.0       75.0
              MX2B    12      1.0       12.0
              MX2C    41      1.0       41.0
              NOR2    75      1.0       75.0
             NOR2A   243      1.0      243.0
             NOR2B   287      1.0      287.0
              NOR3    25      1.0       25.0
             NOR3A   112      1.0      112.0
             NOR3B    69      1.0       69.0
             NOR3C   119      1.0      119.0
               OA1    25      1.0       25.0
              OA1A    17      1.0       17.0
              OA1B    14      1.0       14.0
              OA1C    18      1.0       18.0
              OAI1     2      1.0        2.0
               OR2    94      1.0       94.0
              OR2A    18      1.0       18.0
              OR2B    10      1.0       10.0
               OR3    88      1.0       88.0
              OR3A     6      1.0        6.0
              OR3B     3      1.0        3.0
              OR3C     4      1.0        4.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC    27      0.0        0.0
               XA1    16      1.0       16.0
              XA1A     1      1.0        1.0
              XA1B    31      1.0       31.0
              XA1C     5      1.0        5.0
             XAI1A     3      1.0        3.0
             XNOR2    19      1.0       19.0
               XO1     5      1.0        5.0
              XOR2   127      1.0      127.0
              XOR3    11      1.0       11.0


          DFI1E0P0     1      1.0        1.0
              DFN1    42      1.0       42.0
            DFN1C0   148      1.0      148.0
            DFN1C1     4      1.0        4.0
          DFN1E0C0    36      1.0       36.0
          DFN1E0C1     4      1.0        4.0
          DFN1E0P0     2      1.0        2.0
            DFN1E1    40      1.0       40.0
          DFN1E1C0   169      1.0      169.0
          DFN1E1C1    12      1.0       12.0
          DFN1E1P0    79      1.0       79.0
          DFN1E1P1     1      1.0        1.0
            DFN1P0    33      1.0       33.0
          FIFO4K18     2      0.0        0.0
         RAM512X18     1      0.0        0.0
                   -----          ----------
             TOTAL  2888              2828.0


  IO Cell usage:
              cell count
             BIBUF     2
             INBUF     6
            OUTBUF     5
                   -----
             TOTAL    13


Core Cells         : 2828 of 3072 (92%)
IO Cells           : 13

  RAM/ROM Usage Summary
Block Rams : 3 of 8 (37%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 30MB peak: 167MB)

Process took 0h:00m:08s realtime, 0h:00m:08s cputime
# Wed Sep 07 19:00:51 2022

###########################################################]

</pre></samp></body></html>
