// Seed: 3376561563
module module_0 ();
  logic id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd41
) (
    output wor id_0,
    input tri id_1,
    input supply1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    output wor id_5
);
  logic [7:0][-1 : 1] id_7, id_8, id_9, _id_10;
  assign id_7[id_10!==1 :-1] = id_4;
  module_0 modCall_1 ();
  logic [7:0] id_11;
  ;
  assign id_0 = -1'b0 == 1 + id_11[1];
  localparam id_12 = 1'b0;
  wire id_13;
  assign id_5 = -1;
endmodule
