FIRRTL version 1.2.0
circuit Alu :
  module Alu : @[src/main/scala/pipeline/exe/Alu.scala 8:7]
    input clock : Clock @[src/main/scala/pipeline/exe/Alu.scala 8:7]
    input reset : UInt<1> @[src/main/scala/pipeline/exe/Alu.scala 8:7]
    input io_in_op_opType : UInt<4> @[src/main/scala/pipeline/exe/Alu.scala 9:14]
    input io_in_op_opFunc : UInt<3> @[src/main/scala/pipeline/exe/Alu.scala 9:14]
    input io_in_operand_left : UInt<32> @[src/main/scala/pipeline/exe/Alu.scala 9:14]
    input io_in_operand_right : UInt<32> @[src/main/scala/pipeline/exe/Alu.scala 9:14]
    output io_out_res : UInt<32> @[src/main/scala/pipeline/exe/Alu.scala 9:14]

    node _T = eq(UInt<1>("h0"), io_in_op_opType) @[src/main/scala/pipeline/exe/Alu.scala 15:28]
    node _T_1 = eq(UInt<2>("h3"), io_in_op_opType) @[src/main/scala/pipeline/exe/Alu.scala 15:28]
    node _T_2 = eq(UInt<1>("h0"), io_in_op_opFunc) @[src/main/scala/pipeline/exe/Alu.scala 20:32]
    node _T_3 = eq(UInt<1>("h1"), io_in_op_opFunc) @[src/main/scala/pipeline/exe/Alu.scala 20:32]
    node left = io_in_operand_left @[src/main/scala/pipeline/exe/Alu.scala 10:{25,25}]
    node _res_T = asSInt(left) @[src/main/scala/pipeline/exe/Alu.scala 25:24]
    node right = io_in_operand_right @[src/main/scala/pipeline/exe/Alu.scala 11:{26,26}]
    node _res_T_1 = asSInt(right) @[src/main/scala/pipeline/exe/Alu.scala 25:39]
    node _res_T_2 = add(_res_T, _res_T_1) @[src/main/scala/pipeline/exe/Alu.scala 25:31]
    node _res_T_3 = tail(_res_T_2, 1) @[src/main/scala/pipeline/exe/Alu.scala 25:31]
    node _res_T_4 = asSInt(_res_T_3) @[src/main/scala/pipeline/exe/Alu.scala 25:31]
    node _res_T_5 = asUInt(_res_T_4) @[src/main/scala/pipeline/exe/Alu.scala 25:47]
    node _T_4 = eq(UInt<2>("h2"), io_in_op_opFunc) @[src/main/scala/pipeline/exe/Alu.scala 20:32]
    node _res_T_6 = lt(left, right) @[src/main/scala/pipeline/exe/Alu.scala 28:37]
    node _res_T_7 = cat(UInt<31>("h0"), _res_T_6) @[src/main/scala/pipeline/exe/Alu.scala 28:28]
    node _T_5 = eq(UInt<2>("h3"), io_in_op_opFunc) @[src/main/scala/pipeline/exe/Alu.scala 20:32]
    node _res_T_8 = asSInt(left) @[src/main/scala/pipeline/exe/Alu.scala 31:24]
    node _res_T_9 = asSInt(right) @[src/main/scala/pipeline/exe/Alu.scala 31:39]
    node _res_T_10 = sub(_res_T_8, _res_T_9) @[src/main/scala/pipeline/exe/Alu.scala 31:31]
    node _res_T_11 = tail(_res_T_10, 1) @[src/main/scala/pipeline/exe/Alu.scala 31:31]
    node _res_T_12 = asSInt(_res_T_11) @[src/main/scala/pipeline/exe/Alu.scala 31:31]
    node _res_T_13 = asUInt(_res_T_12) @[src/main/scala/pipeline/exe/Alu.scala 31:47]
    node _T_6 = eq(UInt<3>("h4"), io_in_op_opFunc) @[src/main/scala/pipeline/exe/Alu.scala 20:32]
    node _res_T_14 = asSInt(left) @[src/main/scala/pipeline/exe/Alu.scala 34:24]
    node _res_T_15 = asSInt(right) @[src/main/scala/pipeline/exe/Alu.scala 34:39]
    node _res_T_16 = mul(_res_T_14, _res_T_15) @[src/main/scala/pipeline/exe/Alu.scala 34:31]
    node _res_T_17 = bits(_res_T_16, 31, 0) @[src/main/scala/pipeline/exe/Alu.scala 34:46]
    node _GEN_0 = mux(_T_6, _res_T_17, UInt<1>("h0")) @[src/main/scala/pipeline/exe/Alu.scala 20:32 34:15 13:7]
    node _GEN_1 = mux(_T_5, _res_T_13, _GEN_0) @[src/main/scala/pipeline/exe/Alu.scala 20:32 31:15]
    node _GEN_2 = mux(_T_4, _res_T_7, _GEN_1) @[src/main/scala/pipeline/exe/Alu.scala 20:32 28:15]
    node _GEN_3 = mux(_T_3, _res_T_5, _GEN_2) @[src/main/scala/pipeline/exe/Alu.scala 20:32 25:15]
    node _GEN_4 = mux(_T_2, UInt<1>("h0"), _GEN_3) @[src/main/scala/pipeline/exe/Alu.scala 20:32 22:15]
    node _T_7 = eq(UInt<1>("h1"), io_in_op_opType) @[src/main/scala/pipeline/exe/Alu.scala 15:28]
    node _T_8 = eq(UInt<1>("h0"), io_in_op_opFunc) @[src/main/scala/pipeline/exe/Alu.scala 39:32]
    node _T_9 = eq(UInt<1>("h1"), io_in_op_opFunc) @[src/main/scala/pipeline/exe/Alu.scala 39:32]
    node _res_T_18 = or(left, right) @[src/main/scala/pipeline/exe/Alu.scala 44:23]
    node _T_10 = eq(UInt<2>("h3"), io_in_op_opFunc) @[src/main/scala/pipeline/exe/Alu.scala 39:32]
    node _res_T_19 = and(left, right) @[src/main/scala/pipeline/exe/Alu.scala 47:23]
    node _T_11 = eq(UInt<2>("h2"), io_in_op_opFunc) @[src/main/scala/pipeline/exe/Alu.scala 39:32]
    node _res_T_20 = xor(left, right) @[src/main/scala/pipeline/exe/Alu.scala 50:23]
    node _GEN_5 = mux(_T_11, _res_T_20, UInt<1>("h0")) @[src/main/scala/pipeline/exe/Alu.scala 39:32 50:15 13:7]
    node _GEN_6 = mux(_T_10, _res_T_19, _GEN_5) @[src/main/scala/pipeline/exe/Alu.scala 39:32 47:15]
    node _GEN_7 = mux(_T_9, _res_T_18, _GEN_6) @[src/main/scala/pipeline/exe/Alu.scala 39:32 44:15]
    node _GEN_8 = mux(_T_8, UInt<1>("h0"), _GEN_7) @[src/main/scala/pipeline/exe/Alu.scala 39:32 41:15]
    node _T_12 = eq(UInt<2>("h2"), io_in_op_opType) @[src/main/scala/pipeline/exe/Alu.scala 15:28]
    node _T_13 = eq(UInt<1>("h0"), io_in_op_opFunc) @[src/main/scala/pipeline/exe/Alu.scala 55:32]
    node _T_14 = eq(UInt<2>("h2"), io_in_op_opFunc) @[src/main/scala/pipeline/exe/Alu.scala 55:32]
    node _res_T_21 = bits(right, 4, 0) @[src/main/scala/pipeline/exe/Alu.scala 60:31]
    node _res_T_22 = dshl(left, _res_T_21) @[src/main/scala/pipeline/exe/Alu.scala 60:23]
    node _T_15 = eq(UInt<1>("h1"), io_in_op_opFunc) @[src/main/scala/pipeline/exe/Alu.scala 55:32]
    node _res_T_23 = bits(right, 4, 0) @[src/main/scala/pipeline/exe/Alu.scala 63:31]
    node _res_T_24 = dshr(left, _res_T_23) @[src/main/scala/pipeline/exe/Alu.scala 63:23]
    node _GEN_9 = mux(_T_15, _res_T_24, UInt<1>("h0")) @[src/main/scala/pipeline/exe/Alu.scala 55:32 63:15 13:7]
    node _GEN_10 = mux(_T_14, _res_T_22, _GEN_9) @[src/main/scala/pipeline/exe/Alu.scala 55:32 60:15]
    node _GEN_11 = mux(_T_13, UInt<1>("h0"), _GEN_10) @[src/main/scala/pipeline/exe/Alu.scala 55:32 57:15]
    node _GEN_12 = mux(_T_12, _GEN_11, UInt<1>("h0")) @[src/main/scala/pipeline/exe/Alu.scala 15:28 13:7]
    node _GEN_13 = mux(_T_7, _GEN_8, _GEN_12) @[src/main/scala/pipeline/exe/Alu.scala 15:28]
    node _GEN_14 = mux(_T_1, _GEN_4, _GEN_13) @[src/main/scala/pipeline/exe/Alu.scala 15:28]
    node _GEN_15 = mux(_T, UInt<1>("h0"), _GEN_14) @[src/main/scala/pipeline/exe/Alu.scala 15:28 17:11]
    node res = bits(_GEN_15, 31, 0) @[src/main/scala/pipeline/exe/Alu.scala 12:17]
    io_out_res <= res @[src/main/scala/pipeline/exe/Alu.scala 14:14]
