// Seed: 1852058801
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
  wire id_9, id_10;
  module_0();
  wire id_11;
  assign id_8 = 1 ? id_9 : id_10;
  always_latch @(negedge id_4) id_3 <= id_2;
  wire id_12;
  id_13(
      .id_0(1), .id_1(1), .id_2(1), .id_3(id_10), .id_4(id_1), .id_5(id_2)
  );
  always @(id_6 or id_6) id_3 = 1;
endmodule
