Time resolution is 1 ps
$stop called at time : 268 ns : File "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sim_1/new/SIM.v" Line 94
