// Seed: 761359214
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input logic id_2
);
  assign id_1 = id_2;
  logic id_3, id_4;
endmodule : id_5
