verilog work "full_adder.v"
verilog work "seven_bt_ad_sub.v"
verilog work "add_sub_top.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
