Info (10281): Verilog HDL Declaration information at jsv_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at jsv_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at jsv_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at jsv_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at vga_interface.sv(193): always construct contains both blocking and non-blocking assignments File: /home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/vga_interface.sv Line: 193
Warning (10268): Verilog HDL information at vga_interface.sv(295): always construct contains both blocking and non-blocking assignments File: /home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/vga_interface.sv Line: 295
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: /home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/HexDriver.sv Line: 23
Info (10281): Verilog HDL Declaration information at jsv_sdram_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at jsv_sdram_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at jsv_sdram_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at jsv_sdram_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at jsv_sdram_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at jsv_sdram_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at fractal_calc.sv(36): always construct contains both blocking and non-blocking assignments File: /home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/fractal_calc.sv Line: 36
Warning (10268): Verilog HDL information at vga_interface.sv(193): always construct contains both blocking and non-blocking assignments File: /home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/vga_interface.sv Line: 193
Warning (10268): Verilog HDL information at vga_interface.sv(295): always construct contains both blocking and non-blocking assignments File: /home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/vga_interface.sv Line: 295
