{"Jorge Albericio": [["Cnvlutin: Ineffectual-Neuron-Free Deep Neural Network Computing", ["Jorge Albericio", "Patrick Judd", "Tayler H. Hetherington", "Tor M. Aamodt", "Natalie D. Enright Jerger", "Andreas Moshovos"], "https://doi.org/10.1109/ISCA.2016.11", "isca", 2016]], "Patrick Judd": [["Cnvlutin: Ineffectual-Neuron-Free Deep Neural Network Computing", ["Jorge Albericio", "Patrick Judd", "Tayler H. Hetherington", "Tor M. Aamodt", "Natalie D. Enright Jerger", "Andreas Moshovos"], "https://doi.org/10.1109/ISCA.2016.11", "isca", 2016]], "Tayler H. Hetherington": [["Cnvlutin: Ineffectual-Neuron-Free Deep Neural Network Computing", ["Jorge Albericio", "Patrick Judd", "Tayler H. Hetherington", "Tor M. Aamodt", "Natalie D. Enright Jerger", "Andreas Moshovos"], "https://doi.org/10.1109/ISCA.2016.11", "isca", 2016]], "Tor M. Aamodt": [["Cnvlutin: Ineffectual-Neuron-Free Deep Neural Network Computing", ["Jorge Albericio", "Patrick Judd", "Tayler H. Hetherington", "Tor M. Aamodt", "Natalie D. Enright Jerger", "Andreas Moshovos"], "https://doi.org/10.1109/ISCA.2016.11", "isca", 2016]], "Natalie D. Enright Jerger": [["Cnvlutin: Ineffectual-Neuron-Free Deep Neural Network Computing", ["Jorge Albericio", "Patrick Judd", "Tayler H. Hetherington", "Tor M. Aamodt", "Natalie D. Enright Jerger", "Andreas Moshovos"], "https://doi.org/10.1109/ISCA.2016.11", "isca", 2016], ["The Anytime Automaton", ["Joshua San Miguel", "Natalie D. Enright Jerger"], "https://doi.org/10.1109/ISCA.2016.54", "isca", 2016]], "Andreas Moshovos": [["Cnvlutin: Ineffectual-Neuron-Free Deep Neural Network Computing", ["Jorge Albericio", "Patrick Judd", "Tayler H. Hetherington", "Tor M. Aamodt", "Natalie D. Enright Jerger", "Andreas Moshovos"], "https://doi.org/10.1109/ISCA.2016.11", "isca", 2016]], "Ali Shafiee": [["ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars", ["Ali Shafiee", "Anirban Nag", "Naveen Muralimanohar", "Rajeev Balasubramonian", "John Paul Strachan", "Miao Hu", "R. Stanley Williams", "Vivek Srikumar"], "https://doi.org/10.1109/ISCA.2016.12", "isca", 2016]], "Anirban Nag": [["ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars", ["Ali Shafiee", "Anirban Nag", "Naveen Muralimanohar", "Rajeev Balasubramonian", "John Paul Strachan", "Miao Hu", "R. Stanley Williams", "Vivek Srikumar"], "https://doi.org/10.1109/ISCA.2016.12", "isca", 2016]], "Naveen Muralimanohar": [["ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars", ["Ali Shafiee", "Anirban Nag", "Naveen Muralimanohar", "Rajeev Balasubramonian", "John Paul Strachan", "Miao Hu", "R. Stanley Williams", "Vivek Srikumar"], "https://doi.org/10.1109/ISCA.2016.12", "isca", 2016]], "Rajeev Balasubramonian": [["ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars", ["Ali Shafiee", "Anirban Nag", "Naveen Muralimanohar", "Rajeev Balasubramonian", "John Paul Strachan", "Miao Hu", "R. Stanley Williams", "Vivek Srikumar"], "https://doi.org/10.1109/ISCA.2016.12", "isca", 2016]], "John Paul Strachan": [["ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars", ["Ali Shafiee", "Anirban Nag", "Naveen Muralimanohar", "Rajeev Balasubramonian", "John Paul Strachan", "Miao Hu", "R. Stanley Williams", "Vivek Srikumar"], "https://doi.org/10.1109/ISCA.2016.12", "isca", 2016]], "Miao Hu": [["ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars", ["Ali Shafiee", "Anirban Nag", "Naveen Muralimanohar", "Rajeev Balasubramonian", "John Paul Strachan", "Miao Hu", "R. Stanley Williams", "Vivek Srikumar"], "https://doi.org/10.1109/ISCA.2016.12", "isca", 2016]], "R. Stanley Williams": [["ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars", ["Ali Shafiee", "Anirban Nag", "Naveen Muralimanohar", "Rajeev Balasubramonian", "John Paul Strachan", "Miao Hu", "R. Stanley Williams", "Vivek Srikumar"], "https://doi.org/10.1109/ISCA.2016.12", "isca", 2016]], "Vivek Srikumar": [["ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars", ["Ali Shafiee", "Anirban Nag", "Naveen Muralimanohar", "Rajeev Balasubramonian", "John Paul Strachan", "Miao Hu", "R. Stanley Williams", "Vivek Srikumar"], "https://doi.org/10.1109/ISCA.2016.12", "isca", 2016]], "Ping Chi": [["PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory", ["Ping Chi", "Shuangchen Li", "Cong Xu", "Tao Zhang", "Jishen Zhao", "Yongpan Liu", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.13", "isca", 2016]], "Shuangchen Li": [["PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory", ["Ping Chi", "Shuangchen Li", "Cong Xu", "Tao Zhang", "Jishen Zhao", "Yongpan Liu", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.13", "isca", 2016]], "Cong Xu": [["PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory", ["Ping Chi", "Shuangchen Li", "Cong Xu", "Tao Zhang", "Jishen Zhao", "Yongpan Liu", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.13", "isca", 2016]], "Tao Zhang": [["PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory", ["Ping Chi", "Shuangchen Li", "Cong Xu", "Tao Zhang", "Jishen Zhao", "Yongpan Liu", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.13", "isca", 2016]], "Jishen Zhao": [["PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory", ["Ping Chi", "Shuangchen Li", "Cong Xu", "Tao Zhang", "Jishen Zhao", "Yongpan Liu", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.13", "isca", 2016], ["LAP: Loop-Block Aware Inclusion Properties for Energy-Efficient Asymmetric Last Level Caches", ["Hsiang-Yun Cheng", "Jishen Zhao", "Jack Sampson", "Mary Jane Irwin", "Aamer Jaleel", "Yu Lu", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.19", "isca", 2016]], "Yongpan Liu": [["PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory", ["Ping Chi", "Shuangchen Li", "Cong Xu", "Tao Zhang", "Jishen Zhao", "Yongpan Liu", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.13", "isca", 2016]], "Yu Wang": [["PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory", ["Ping Chi", "Shuangchen Li", "Cong Xu", "Tao Zhang", "Jishen Zhao", "Yongpan Liu", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.13", "isca", 2016]], "Yuan Xie": [["PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory", ["Ping Chi", "Shuangchen Li", "Cong Xu", "Tao Zhang", "Jishen Zhao", "Yongpan Liu", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.13", "isca", 2016], ["LAP: Loop-Block Aware Inclusion Properties for Energy-Efficient Asymmetric Last Level Caches", ["Hsiang-Yun Cheng", "Jishen Zhao", "Jack Sampson", "Mary Jane Irwin", "Aamer Jaleel", "Yu Lu", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.19", "isca", 2016], ["Cambricon: An Instruction Set Architecture for Neural Networks", ["Shaoli Liu", "Zidong Du", "Jinhua Tao", "Dong Han", "Tao Luo", "Yuan Xie", "Yunji Chen", "Tianshi Chen"], "https://doi.org/10.1109/ISCA.2016.42", "isca", 2016], ["Mellow Writes: Extending Lifetime in Resistive Memories through Selective Slow Write Backs", ["Lunkai Zhang", "Brian Neely", "Diana Franklin", "Dmitri B. Strukov", "Yuan Xie", "Frederic T. Chong"], "https://doi.org/10.1109/ISCA.2016.52", "isca", 2016]], "Christopher Torng": [["Asymmetry-Aware Work-Stealing Runtimes", ["Christopher Torng", "Moyang Wang", "Christopher Batten"], "https://doi.org/10.1109/ISCA.2016.14", "isca", 2016]], "Moyang Wang": [["Asymmetry-Aware Work-Stealing Runtimes", ["Christopher Torng", "Moyang Wang", "Christopher Batten"], "https://doi.org/10.1109/ISCA.2016.14", "isca", 2016]], "Christopher Batten": [["Asymmetry-Aware Work-Stealing Runtimes", ["Christopher Torng", "Moyang Wang", "Christopher Batten"], "https://doi.org/10.1109/ISCA.2016.14", "isca", 2016]], "Hung-Wei Tseng": [["Morpheus: Creating Application Objects Efficiently for Heterogeneous Computing", ["Hung-Wei Tseng", "Qianchen Zhao", "Yuxiao Zhou", "Mark Gahagan", "Steven Swanson"], "https://doi.org/10.1109/ISCA.2016.15", "isca", 2016]], "Qianchen Zhao": [["Morpheus: Creating Application Objects Efficiently for Heterogeneous Computing", ["Hung-Wei Tseng", "Qianchen Zhao", "Yuxiao Zhou", "Mark Gahagan", "Steven Swanson"], "https://doi.org/10.1109/ISCA.2016.15", "isca", 2016]], "Yuxiao Zhou": [["Morpheus: Creating Application Objects Efficiently for Heterogeneous Computing", ["Hung-Wei Tseng", "Qianchen Zhao", "Yuxiao Zhou", "Mark Gahagan", "Steven Swanson"], "https://doi.org/10.1109/ISCA.2016.15", "isca", 2016]], "Mark Gahagan": [["Morpheus: Creating Application Objects Efficiently for Heterogeneous Computing", ["Hung-Wei Tseng", "Qianchen Zhao", "Yuxiao Zhou", "Mark Gahagan", "Steven Swanson"], "https://doi.org/10.1109/ISCA.2016.15", "isca", 2016]], "Steven Swanson": [["Morpheus: Creating Application Objects Efficiently for Heterogeneous Computing", ["Hung-Wei Tseng", "Qianchen Zhao", "Yuxiao Zhou", "Mark Gahagan", "Steven Swanson"], "https://doi.org/10.1109/ISCA.2016.15", "isca", 2016]], "Divya Mahajan": [["Towards Statistical Guarantees in Controlling Quality Tradeoffs for Approximate Acceleration", ["Divya Mahajan", "Amir Yazdanbakhsh", "Jongse Park", "Bradley Thwaites", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2016.16", "isca", 2016]], "Amir Yazdanbakhsh": [["Towards Statistical Guarantees in Controlling Quality Tradeoffs for Approximate Acceleration", ["Divya Mahajan", "Amir Yazdanbakhsh", "Jongse Park", "Bradley Thwaites", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2016.16", "isca", 2016]], "Bradley Thwaites": [["Towards Statistical Guarantees in Controlling Quality Tradeoffs for Approximate Acceleration", ["Divya Mahajan", "Amir Yazdanbakhsh", "Jongse Park", "Bradley Thwaites", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2016.16", "isca", 2016]], "Hadi Esmaeilzadeh": [["Towards Statistical Guarantees in Controlling Quality Tradeoffs for Approximate Acceleration", ["Divya Mahajan", "Amir Yazdanbakhsh", "Jongse Park", "Bradley Thwaites", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2016.16", "isca", 2016]], "Akanksha Jain": [["Back to the Future: Leveraging Belady's Algorithm for Improved Cache Replacement", ["Akanksha Jain", "Calvin Lin"], "https://doi.org/10.1109/ISCA.2016.17", "isca", 2016]], "Calvin Lin": [["Back to the Future: Leveraging Belady's Algorithm for Improved Cache Replacement", ["Akanksha Jain", "Calvin Lin"], "https://doi.org/10.1109/ISCA.2016.17", "isca", 2016]], "Taekyung Heo": [["Efficient Synonym Filtering and Scalable Delayed Translation for Hybrid Virtual Caching", ["Chang Hyun Park", "Taekyung Heo", "Jaehyuk Huh"], "https://doi.org/10.1109/ISCA.2016.18", "isca", 2016], ["Efficient Synonym Filtering and Scalable Delayed Translation for Hybrid Virtual Caching", ["Chang Hyun Park", "Taekyung Heo", "Jaehyuk Huh"], "https://doi.org/10.1109/ISCA.2016.28", "isca", 2016]], "Hsiang-Yun Cheng": [["LAP: Loop-Block Aware Inclusion Properties for Energy-Efficient Asymmetric Last Level Caches", ["Hsiang-Yun Cheng", "Jishen Zhao", "Jack Sampson", "Mary Jane Irwin", "Aamer Jaleel", "Yu Lu", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.19", "isca", 2016]], "Jack Sampson": [["LAP: Loop-Block Aware Inclusion Properties for Energy-Efficient Asymmetric Last Level Caches", ["Hsiang-Yun Cheng", "Jishen Zhao", "Jack Sampson", "Mary Jane Irwin", "Aamer Jaleel", "Yu Lu", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.19", "isca", 2016]], "Mary Jane Irwin": [["LAP: Loop-Block Aware Inclusion Properties for Energy-Efficient Asymmetric Last Level Caches", ["Hsiang-Yun Cheng", "Jishen Zhao", "Jack Sampson", "Mary Jane Irwin", "Aamer Jaleel", "Yu Lu", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.19", "isca", 2016]], "Aamer Jaleel": [["LAP: Loop-Block Aware Inclusion Properties for Energy-Efficient Asymmetric Last Level Caches", ["Hsiang-Yun Cheng", "Jishen Zhao", "Jack Sampson", "Mary Jane Irwin", "Aamer Jaleel", "Yu Lu", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.19", "isca", 2016]], "Yu Lu": [["LAP: Loop-Block Aware Inclusion Properties for Energy-Efficient Asymmetric Last Level Caches", ["Hsiang-Yun Cheng", "Jishen Zhao", "Jack Sampson", "Mary Jane Irwin", "Aamer Jaleel", "Yu Lu", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.19", "isca", 2016]], "David Koeplinger": [["Automatic Generation of Efficient Accelerators for Reconfigurable Hardware", ["David Koeplinger", "Raghu Prabhakar", "Yaqi Zhang", "Christina Delimitrou", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/ISCA.2016.20", "isca", 2016]], "Raghu Prabhakar": [["Automatic Generation of Efficient Accelerators for Reconfigurable Hardware", ["David Koeplinger", "Raghu Prabhakar", "Yaqi Zhang", "Christina Delimitrou", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/ISCA.2016.20", "isca", 2016]], "Yaqi Zhang": [["Automatic Generation of Efficient Accelerators for Reconfigurable Hardware", ["David Koeplinger", "Raghu Prabhakar", "Yaqi Zhang", "Christina Delimitrou", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/ISCA.2016.20", "isca", 2016]], "Christina Delimitrou": [["Automatic Generation of Efficient Accelerators for Reconfigurable Hardware", ["David Koeplinger", "Raghu Prabhakar", "Yaqi Zhang", "Christina Delimitrou", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/ISCA.2016.20", "isca", 2016], ["DRAF: A Low-Power DRAM-Based Reconfigurable Acceleration Fabric", ["Mingyu Gao", "Christina Delimitrou", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Christos Kozyrakis"], "https://doi.org/10.1109/ISCA.2016.51", "isca", 2016]], "Christos Kozyrakis": [["Automatic Generation of Efficient Accelerators for Reconfigurable Hardware", ["David Koeplinger", "Raghu Prabhakar", "Yaqi Zhang", "Christina Delimitrou", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/ISCA.2016.20", "isca", 2016], ["DRAF: A Low-Power DRAM-Based Reconfigurable Acceleration Fabric", ["Mingyu Gao", "Christina Delimitrou", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Christos Kozyrakis"], "https://doi.org/10.1109/ISCA.2016.51", "isca", 2016]], "Kunle Olukotun": [["Automatic Generation of Efficient Accelerators for Reconfigurable Hardware", ["David Koeplinger", "Raghu Prabhakar", "Yaqi Zhang", "Christina Delimitrou", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/ISCA.2016.20", "isca", 2016]], "Adam M. Izraelevitz": [["Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary RTL", ["Donggyu Kim", "Adam M. Izraelevitz", "Christopher Celio", "Hokeun Kim", "Brian Zimmer", "Yunsup Lee", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2016.21", "isca", 2016]], "Christopher Celio": [["Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary RTL", ["Donggyu Kim", "Adam M. Izraelevitz", "Christopher Celio", "Hokeun Kim", "Brian Zimmer", "Yunsup Lee", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2016.21", "isca", 2016]], "Brian Zimmer": [["Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary RTL", ["Donggyu Kim", "Adam M. Izraelevitz", "Christopher Celio", "Hokeun Kim", "Brian Zimmer", "Yunsup Lee", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2016.21", "isca", 2016]], "Jonathan Bachrach": [["Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary RTL", ["Donggyu Kim", "Adam M. Izraelevitz", "Christopher Celio", "Hokeun Kim", "Brian Zimmer", "Yunsup Lee", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2016.21", "isca", 2016]], "Krste Asanovic": [["Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary RTL", ["Donggyu Kim", "Adam M. Izraelevitz", "Christopher Celio", "Hokeun Kim", "Brian Zimmer", "Yunsup Lee", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2016.21", "isca", 2016]], "Michael A. Laurenzano": [["PowerChop: Identifying and Managing Non-critical Units in Hybrid Processor Architectures", ["Michael A. Laurenzano", "Yunqi Zhang", "Jiang Chen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/ISCA.2016.22", "isca", 2016]], "Yunqi Zhang": [["PowerChop: Identifying and Managing Non-critical Units in Hybrid Processor Architectures", ["Michael A. Laurenzano", "Yunqi Zhang", "Jiang Chen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/ISCA.2016.22", "isca", 2016], ["Treadmill: Attributing the Source of Tail Latency through Precise Load Testing and Statistical Inference", ["Yunqi Zhang", "David Meisner", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1109/ISCA.2016.47", "isca", 2016]], "Jiang Chen": [["PowerChop: Identifying and Managing Non-critical Units in Hybrid Processor Architectures", ["Michael A. Laurenzano", "Yunqi Zhang", "Jiang Chen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/ISCA.2016.22", "isca", 2016]], "Lingjia Tang": [["PowerChop: Identifying and Managing Non-critical Units in Hybrid Processor Architectures", ["Michael A. Laurenzano", "Yunqi Zhang", "Jiang Chen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/ISCA.2016.22", "isca", 2016], ["Treadmill: Attributing the Source of Tail Latency through Precise Load Testing and Statistical Inference", ["Yunqi Zhang", "David Meisner", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1109/ISCA.2016.47", "isca", 2016]], "Jason Mars": [["PowerChop: Identifying and Managing Non-critical Units in Hybrid Processor Architectures", ["Michael A. Laurenzano", "Yunqi Zhang", "Jiang Chen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/ISCA.2016.22", "isca", 2016], ["Treadmill: Attributing the Source of Tail Latency through Precise Load Testing and Statistical Inference", ["Yunqi Zhang", "David Meisner", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1109/ISCA.2016.47", "isca", 2016]], "Boncheol Gu": [["Biscuit: A Framework for Near-Data Processing of Big Data Workloads", ["Boncheol Gu", "Andre S. Yoon", "Duck-Ho Bae", "Insoon Jo", "Jinyoung Lee", "Jonghyun Yoon", "Jeong-Uk Kang", "Moonsang Kwon", "Chanho Yoon", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/ISCA.2016.23", "isca", 2016]], "Andre S. Yoon": [["Biscuit: A Framework for Near-Data Processing of Big Data Workloads", ["Boncheol Gu", "Andre S. Yoon", "Duck-Ho Bae", "Insoon Jo", "Jinyoung Lee", "Jonghyun Yoon", "Jeong-Uk Kang", "Moonsang Kwon", "Chanho Yoon", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/ISCA.2016.23", "isca", 2016]], "Muhammet Mustafa Ozdal": [["Energy Efficient Architecture for Graph Analytics Accelerators", ["Muhammet Mustafa Ozdal", "Serif Yesil", "Taemin Kim", "Andrey Ayupov", "John Greth", "Steven M. Burns", "Ozcan Ozturk"], "https://doi.org/10.1109/ISCA.2016.24", "isca", 2016]], "Serif Yesil": [["Energy Efficient Architecture for Graph Analytics Accelerators", ["Muhammet Mustafa Ozdal", "Serif Yesil", "Taemin Kim", "Andrey Ayupov", "John Greth", "Steven M. Burns", "Ozcan Ozturk"], "https://doi.org/10.1109/ISCA.2016.24", "isca", 2016]], "Andrey Ayupov": [["Energy Efficient Architecture for Graph Analytics Accelerators", ["Muhammet Mustafa Ozdal", "Serif Yesil", "Taemin Kim", "Andrey Ayupov", "John Greth", "Steven M. Burns", "Ozcan Ozturk"], "https://doi.org/10.1109/ISCA.2016.24", "isca", 2016]], "John Greth": [["Energy Efficient Architecture for Graph Analytics Accelerators", ["Muhammet Mustafa Ozdal", "Serif Yesil", "Taemin Kim", "Andrey Ayupov", "John Greth", "Steven M. Burns", "Ozcan Ozturk"], "https://doi.org/10.1109/ISCA.2016.24", "isca", 2016]], "Steven M. Burns": [["Energy Efficient Architecture for Graph Analytics Accelerators", ["Muhammet Mustafa Ozdal", "Serif Yesil", "Taemin Kim", "Andrey Ayupov", "John Greth", "Steven M. Burns", "Ozcan Ozturk"], "https://doi.org/10.1109/ISCA.2016.24", "isca", 2016]], "Ozcan Ozturk": [["Energy Efficient Architecture for Graph Analytics Accelerators", ["Muhammet Mustafa Ozdal", "Serif Yesil", "Taemin Kim", "Andrey Ayupov", "John Greth", "Steven M. Burns", "Ozcan Ozturk"], "https://doi.org/10.1109/ISCA.2016.24", "isca", 2016]], "Ikuo Magaki": [["ASIC Clouds: Specializing the Datacenter", ["Ikuo Magaki", "Moein Khazraee", "Luis Vega Gutierrez", "Michael Bedford Taylor"], "https://doi.org/10.1109/ISCA.2016.25", "isca", 2016]], "Moein Khazraee": [["ASIC Clouds: Specializing the Datacenter", ["Ikuo Magaki", "Moein Khazraee", "Luis Vega Gutierrez", "Michael Bedford Taylor"], "https://doi.org/10.1109/ISCA.2016.25", "isca", 2016]], "Luis Vega Gutierrez": [["ASIC Clouds: Specializing the Datacenter", ["Ikuo Magaki", "Moein Khazraee", "Luis Vega Gutierrez", "Michael Bedford Taylor"], "https://doi.org/10.1109/ISCA.2016.25", "isca", 2016]], "Michael Bedford Taylor": [["ASIC Clouds: Specializing the Datacenter", ["Ikuo Magaki", "Moein Khazraee", "Luis Vega Gutierrez", "Michael Bedford Taylor"], "https://doi.org/10.1109/ISCA.2016.25", "isca", 2016]], "Yunho Oh": [["APRES: Improving Cache Efficiency by Exploiting Load Characteristics on GPUs", ["Yunho Oh", "Keunsoo Kim", "Myung Kuk Yoon", "Jong Hyun Park", "Yongjun Park", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/ISCA.2016.26", "isca", 2016]], "Murali Annavaram": [["APRES: Improving Cache Efficiency by Exploiting Load Characteristics on GPUs", ["Yunho Oh", "Keunsoo Kim", "Myung Kuk Yoon", "Jong Hyun Park", "Yongjun Park", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/ISCA.2016.26", "isca", 2016], ["Warped-Slicer: Efficient Intra-SM Slicing through Dynamic Resource Partitioning for GPU Multiprogramming", ["Qiumin Xu", "Hyeran Jeon", "Keunsoo Kim", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/ISCA.2016.29", "isca", 2016], ["Virtual Thread: Maximizing Thread-Level Parallelism beyond GPU Scheduling Limit", ["Myung Kuk Yoon", "Keunsoo Kim", "Sangpil Lee", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/ISCA.2016.59", "isca", 2016]], "Kevin Hsieh": [["Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems", ["Kevin Hsieh", "Eiman Ebrahimi", "Gwangsun Kim", "Niladrish Chatterjee", "Mike OConnor", "Nandita Vijaykumar", "Onur Mutlu", "Stephen W. Keckler"], "https://doi.org/10.1109/ISCA.2016.27", "isca", 2016]], "Eiman Ebrahimi": [["Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems", ["Kevin Hsieh", "Eiman Ebrahimi", "Gwangsun Kim", "Niladrish Chatterjee", "Mike OConnor", "Nandita Vijaykumar", "Onur Mutlu", "Stephen W. Keckler"], "https://doi.org/10.1109/ISCA.2016.27", "isca", 2016], ["Accelerating Dependent Cache Misses with an Enhanced Memory Controller", ["Milad Hashemi", "Khubaib", "Eiman Ebrahimi", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/ISCA.2016.46", "isca", 2016]], "Niladrish Chatterjee": [["Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems", ["Kevin Hsieh", "Eiman Ebrahimi", "Gwangsun Kim", "Niladrish Chatterjee", "Mike OConnor", "Nandita Vijaykumar", "Onur Mutlu", "Stephen W. Keckler"], "https://doi.org/10.1109/ISCA.2016.27", "isca", 2016]], "Mike OConnor": [["Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems", ["Kevin Hsieh", "Eiman Ebrahimi", "Gwangsun Kim", "Niladrish Chatterjee", "Mike OConnor", "Nandita Vijaykumar", "Onur Mutlu", "Stephen W. Keckler"], "https://doi.org/10.1109/ISCA.2016.27", "isca", 2016]], "Nandita Vijaykumar": [["Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems", ["Kevin Hsieh", "Eiman Ebrahimi", "Gwangsun Kim", "Niladrish Chatterjee", "Mike OConnor", "Nandita Vijaykumar", "Onur Mutlu", "Stephen W. Keckler"], "https://doi.org/10.1109/ISCA.2016.27", "isca", 2016]], "Onur Mutlu": [["Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems", ["Kevin Hsieh", "Eiman Ebrahimi", "Gwangsun Kim", "Niladrish Chatterjee", "Mike OConnor", "Nandita Vijaykumar", "Onur Mutlu", "Stephen W. Keckler"], "https://doi.org/10.1109/ISCA.2016.27", "isca", 2016], ["Accelerating Dependent Cache Misses with an Enhanced Memory Controller", ["Milad Hashemi", "Khubaib", "Eiman Ebrahimi", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/ISCA.2016.46", "isca", 2016]], "Stephen W. Keckler": [["Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems", ["Kevin Hsieh", "Eiman Ebrahimi", "Gwangsun Kim", "Niladrish Chatterjee", "Mike OConnor", "Nandita Vijaykumar", "Onur Mutlu", "Stephen W. Keckler"], "https://doi.org/10.1109/ISCA.2016.27", "isca", 2016]], "Qiumin Xu": [["Warped-Slicer: Efficient Intra-SM Slicing through Dynamic Resource Partitioning for GPU Multiprogramming", ["Qiumin Xu", "Hyeran Jeon", "Keunsoo Kim", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/ISCA.2016.29", "isca", 2016]], "Song Han": [["EIE: Efficient Inference Engine on Compressed Deep Neural Network", ["Song Han", "Xingyu Liu", "Huizi Mao", "Jing Pu", "Ardavan Pedram", "Mark A. Horowitz", "William J. Dally"], "https://doi.org/10.1109/ISCA.2016.30", "isca", 2016]], "Xingyu Liu": [["EIE: Efficient Inference Engine on Compressed Deep Neural Network", ["Song Han", "Xingyu Liu", "Huizi Mao", "Jing Pu", "Ardavan Pedram", "Mark A. Horowitz", "William J. Dally"], "https://doi.org/10.1109/ISCA.2016.30", "isca", 2016]], "Huizi Mao": [["EIE: Efficient Inference Engine on Compressed Deep Neural Network", ["Song Han", "Xingyu Liu", "Huizi Mao", "Jing Pu", "Ardavan Pedram", "Mark A. Horowitz", "William J. Dally"], "https://doi.org/10.1109/ISCA.2016.30", "isca", 2016]], "Jing Pu": [["EIE: Efficient Inference Engine on Compressed Deep Neural Network", ["Song Han", "Xingyu Liu", "Huizi Mao", "Jing Pu", "Ardavan Pedram", "Mark A. Horowitz", "William J. Dally"], "https://doi.org/10.1109/ISCA.2016.30", "isca", 2016]], "Ardavan Pedram": [["EIE: Efficient Inference Engine on Compressed Deep Neural Network", ["Song Han", "Xingyu Liu", "Huizi Mao", "Jing Pu", "Ardavan Pedram", "Mark A. Horowitz", "William J. Dally"], "https://doi.org/10.1109/ISCA.2016.30", "isca", 2016]], "Mark A. Horowitz": [["EIE: Efficient Inference Engine on Compressed Deep Neural Network", ["Song Han", "Xingyu Liu", "Huizi Mao", "Jing Pu", "Ardavan Pedram", "Mark A. Horowitz", "William J. Dally"], "https://doi.org/10.1109/ISCA.2016.30", "isca", 2016]], "William J. Dally": [["EIE: Efficient Inference Engine on Compressed Deep Neural Network", ["Song Han", "Xingyu Liu", "Huizi Mao", "Jing Pu", "Ardavan Pedram", "Mark A. Horowitz", "William J. Dally"], "https://doi.org/10.1109/ISCA.2016.30", "isca", 2016]], "Robert LiKamWa": [["RedEye: Analog ConvNet Image Sensor Architecture for Continuous Mobile Vision", ["Robert LiKamWa", "Yunhui Hou", "Yuan Gao", "Mia Polansky", "Lin Zhong"], "https://doi.org/10.1109/ISCA.2016.31", "isca", 2016]], "Yunhui Hou": [["RedEye: Analog ConvNet Image Sensor Architecture for Continuous Mobile Vision", ["Robert LiKamWa", "Yunhui Hou", "Yuan Gao", "Mia Polansky", "Lin Zhong"], "https://doi.org/10.1109/ISCA.2016.31", "isca", 2016]], "Yuan Gao": [["RedEye: Analog ConvNet Image Sensor Architecture for Continuous Mobile Vision", ["Robert LiKamWa", "Yunhui Hou", "Yuan Gao", "Mia Polansky", "Lin Zhong"], "https://doi.org/10.1109/ISCA.2016.31", "isca", 2016]], "Mia Polansky": [["RedEye: Analog ConvNet Image Sensor Architecture for Continuous Mobile Vision", ["Robert LiKamWa", "Yunhui Hou", "Yuan Gao", "Mia Polansky", "Lin Zhong"], "https://doi.org/10.1109/ISCA.2016.31", "isca", 2016]], "Lin Zhong": [["RedEye: Analog ConvNet Image Sensor Architecture for Continuous Mobile Vision", ["Robert LiKamWa", "Yunhui Hou", "Yuan Gao", "Mia Polansky", "Lin Zhong"], "https://doi.org/10.1109/ISCA.2016.31", "isca", 2016]], "Brandon Reagen": [["Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators", ["Brandon Reagen", "Paul N. Whatmough", "Robert Adolf", "Saketh Rama", "Hyunkwang Lee", "Sae Kyu Lee", "Jose Miguel Hernandez-Lobato", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2016.32", "isca", 2016]], "Paul N. Whatmough": [["Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators", ["Brandon Reagen", "Paul N. Whatmough", "Robert Adolf", "Saketh Rama", "Hyunkwang Lee", "Sae Kyu Lee", "Jose Miguel Hernandez-Lobato", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2016.32", "isca", 2016]], "Robert Adolf": [["Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators", ["Brandon Reagen", "Paul N. Whatmough", "Robert Adolf", "Saketh Rama", "Hyunkwang Lee", "Sae Kyu Lee", "Jose Miguel Hernandez-Lobato", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2016.32", "isca", 2016]], "Saketh Rama": [["Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators", ["Brandon Reagen", "Paul N. Whatmough", "Robert Adolf", "Saketh Rama", "Hyunkwang Lee", "Sae Kyu Lee", "Jose Miguel Hernandez-Lobato", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2016.32", "isca", 2016]], "Jose Miguel Hernandez-Lobato": [["Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators", ["Brandon Reagen", "Paul N. Whatmough", "Robert Adolf", "Saketh Rama", "Hyunkwang Lee", "Sae Kyu Lee", "Jose Miguel Hernandez-Lobato", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2016.32", "isca", 2016]], "Gu-Yeon Wei": [["Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators", ["Brandon Reagen", "Paul N. Whatmough", "Robert Adolf", "Saketh Rama", "Hyunkwang Lee", "Sae Kyu Lee", "Jose Miguel Hernandez-Lobato", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2016.32", "isca", 2016]], "David M. Brooks": [["Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators", ["Brandon Reagen", "Paul N. Whatmough", "Robert Adolf", "Saketh Rama", "Hyunkwang Lee", "Sae Kyu Lee", "Jose Miguel Hernandez-Lobato", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2016.32", "isca", 2016]], "Yuan Yao": [["Opportunistic Competition Overhead Reduction for Expediting Critical Section in NoC Based CMPs", ["Yuan Yao", "Zhonghai Lu"], "https://doi.org/10.1109/ISCA.2016.33", "isca", 2016]], "Zhonghai Lu": [["Opportunistic Competition Overhead Reduction for Expediting Critical Section in NoC Based CMPs", ["Yuan Yao", "Zhonghai Lu"], "https://doi.org/10.1109/ISCA.2016.33", "isca", 2016]], "Channoh Kim": [["Short-Circuit Dispatch: Accelerating Virtual Machine Interpreters on Embedded Processors", ["Channoh Kim", "Sungmin Kim", "Hyeon-Gyu Cho", "Doo-Young Kim", "Jaehyeok Kim", "Young H. Oh", "Hakbeom Jang", "Jae W. Lee"], "https://doi.org/10.1109/ISCA.2016.34", "isca", 2016]], "Christoffer Dall": [["ARM Virtualization: Performance and Architectural Implications", ["Christoffer Dall", "Shih-Wei Li", "Jin Tack Lim", "Jason Nieh", "Georgios Koloventzos"], "https://doi.org/10.1109/ISCA.2016.35", "isca", 2016]], "Shih-Wei Li": [["ARM Virtualization: Performance and Architectural Implications", ["Christoffer Dall", "Shih-Wei Li", "Jin Tack Lim", "Jason Nieh", "Georgios Koloventzos"], "https://doi.org/10.1109/ISCA.2016.35", "isca", 2016]], "Jason Nieh": [["ARM Virtualization: Performance and Architectural Implications", ["Christoffer Dall", "Shih-Wei Li", "Jin Tack Lim", "Jason Nieh", "Georgios Koloventzos"], "https://doi.org/10.1109/ISCA.2016.35", "isca", 2016]], "Georgios Koloventzos": [["ARM Virtualization: Performance and Architectural Implications", ["Christoffer Dall", "Shih-Wei Li", "Jin Tack Lim", "Jason Nieh", "Georgios Koloventzos"], "https://doi.org/10.1109/ISCA.2016.35", "isca", 2016]], "Jayesh Gaur": [["Base-Victim Compression: An Opportunistic Cache Compression Architecture", ["Jayesh Gaur", "Alaa R. Alameldeen", "Sreenivas Subramoney"], "https://doi.org/10.1109/ISCA.2016.36", "isca", 2016]], "Alaa R. Alameldeen": [["Base-Victim Compression: An Opportunistic Cache Compression Architecture", ["Jayesh Gaur", "Alaa R. Alameldeen", "Sreenivas Subramoney"], "https://doi.org/10.1109/ISCA.2016.36", "isca", 2016]], "Sreenivas Subramoney": [["Base-Victim Compression: An Opportunistic Cache Compression Architecture", ["Jayesh Gaur", "Alaa R. Alameldeen", "Sreenivas Subramoney"], "https://doi.org/10.1109/ISCA.2016.36", "isca", 2016]], "Michael B. Sullivan": [["Bit-Plane Compression: Transforming Data for Better Compression in Many-Core Architectures", ["Jungrae Kim", "Michael B. Sullivan", "Esha Choukse", "Mattan Erez"], "https://doi.org/10.1109/ISCA.2016.37", "isca", 2016], ["All-Inclusive ECC: Thorough End-to-End Protection for Reliable Computer Memory", ["Jungrae Kim", "Michael B. Sullivan", "Sangkug Lym", "Mattan Erez"], "https://doi.org/10.1109/ISCA.2016.60", "isca", 2016]], "Esha Choukse": [["Bit-Plane Compression: Transforming Data for Better Compression in Many-Core Architectures", ["Jungrae Kim", "Michael B. Sullivan", "Esha Choukse", "Mattan Erez"], "https://doi.org/10.1109/ISCA.2016.37", "isca", 2016]], "Mattan Erez": [["Bit-Plane Compression: Transforming Data for Better Compression in Many-Core Architectures", ["Jungrae Kim", "Michael B. Sullivan", "Esha Choukse", "Mattan Erez"], "https://doi.org/10.1109/ISCA.2016.37", "isca", 2016], ["All-Inclusive ECC: Thorough End-to-End Protection for Reliable Computer Memory", ["Jungrae Kim", "Michael B. Sullivan", "Sangkug Lym", "Mattan Erez"], "https://doi.org/10.1109/ISCA.2016.60", "isca", 2016], ["RelaxFault Memory Repair", ["Dong-Wan Kim", "Mattan Erez"], "https://doi.org/10.1109/ISCA.2016.62", "isca", 2016]], "Prashant J. Nair": [["XED: Exposing On-Die Error Detection Information for Strong Memory Reliability", ["Prashant J. Nair", "Vilas Sridharan", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/ISCA.2016.38", "isca", 2016]], "Vilas Sridharan": [["XED: Exposing On-Die Error Detection Information for Strong Memory Reliability", ["Prashant J. Nair", "Vilas Sridharan", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/ISCA.2016.38", "isca", 2016]], "Moinuddin K. Qureshi": [["XED: Exposing On-Die Error Detection Information for Strong Memory Reliability", ["Prashant J. Nair", "Vilas Sridharan", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/ISCA.2016.38", "isca", 2016]], "Mohammad Mejbah Ul Alam": [["Production-Run Software Failure Diagnosis via Adaptive Communication Tracking", ["Mohammad Mejbah Ul Alam", "Abdullah Muzahid"], "https://doi.org/10.1109/ISCA.2016.39", "isca", 2016]], "Abdullah Muzahid": [["Production-Run Software Failure Diagnosis via Adaptive Communication Tracking", ["Mohammad Mejbah Ul Alam", "Abdullah Muzahid"], "https://doi.org/10.1109/ISCA.2016.39", "isca", 2016]], "Yu-Hsin Chen": [["Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks", ["Yu-Hsin Chen", "Joel S. Emer", "Vivienne Sze"], "https://doi.org/10.1109/ISCA.2016.40", "isca", 2016]], "Joel S. Emer": [["Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks", ["Yu-Hsin Chen", "Joel S. Emer", "Vivienne Sze"], "https://doi.org/10.1109/ISCA.2016.40", "isca", 2016]], "Vivienne Sze": [["Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks", ["Yu-Hsin Chen", "Joel S. Emer", "Vivienne Sze"], "https://doi.org/10.1109/ISCA.2016.40", "isca", 2016]], "Jaeha Kung": [["Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory", ["Duckhwan Kim", "Jaeha Kung", "Sek M. Chai", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "https://doi.org/10.1109/ISCA.2016.41", "isca", 2016]], "Sek M. Chai": [["Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory", ["Duckhwan Kim", "Jaeha Kung", "Sek M. Chai", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "https://doi.org/10.1109/ISCA.2016.41", "isca", 2016]], "Sudhakar Yalamanchili": [["Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory", ["Duckhwan Kim", "Jaeha Kung", "Sek M. Chai", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "https://doi.org/10.1109/ISCA.2016.41", "isca", 2016], ["LaPerm: Locality Aware Scheduler for Dynamic Parallelism on GPUs", ["Jin Wang", "Norm Rubin", "Albert Sidelnik", "Sudhakar Yalamanchili"], "https://doi.org/10.1109/ISCA.2016.57", "isca", 2016]], "Saibal Mukhopadhyay": [["Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory", ["Duckhwan Kim", "Jaeha Kung", "Sek M. Chai", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "https://doi.org/10.1109/ISCA.2016.41", "isca", 2016]], "Shaoli Liu": [["Cambricon: An Instruction Set Architecture for Neural Networks", ["Shaoli Liu", "Zidong Du", "Jinhua Tao", "Dong Han", "Tao Luo", "Yuan Xie", "Yunji Chen", "Tianshi Chen"], "https://doi.org/10.1109/ISCA.2016.42", "isca", 2016]], "Zidong Du": [["Cambricon: An Instruction Set Architecture for Neural Networks", ["Shaoli Liu", "Zidong Du", "Jinhua Tao", "Dong Han", "Tao Luo", "Yuan Xie", "Yunji Chen", "Tianshi Chen"], "https://doi.org/10.1109/ISCA.2016.42", "isca", 2016]], "Jinhua Tao": [["Cambricon: An Instruction Set Architecture for Neural Networks", ["Shaoli Liu", "Zidong Du", "Jinhua Tao", "Dong Han", "Tao Luo", "Yuan Xie", "Yunji Chen", "Tianshi Chen"], "https://doi.org/10.1109/ISCA.2016.42", "isca", 2016]], "Dong Han": [["Cambricon: An Instruction Set Architecture for Neural Networks", ["Shaoli Liu", "Zidong Du", "Jinhua Tao", "Dong Han", "Tao Luo", "Yuan Xie", "Yunji Chen", "Tianshi Chen"], "https://doi.org/10.1109/ISCA.2016.42", "isca", 2016]], "Tao Luo": [["Cambricon: An Instruction Set Architecture for Neural Networks", ["Shaoli Liu", "Zidong Du", "Jinhua Tao", "Dong Han", "Tao Luo", "Yuan Xie", "Yunji Chen", "Tianshi Chen"], "https://doi.org/10.1109/ISCA.2016.42", "isca", 2016]], "Yunji Chen": [["Cambricon: An Instruction Set Architecture for Neural Networks", ["Shaoli Liu", "Zidong Du", "Jinhua Tao", "Dong Han", "Tao Luo", "Yuan Xie", "Yunji Chen", "Tianshi Chen"], "https://doi.org/10.1109/ISCA.2016.42", "isca", 2016]], "Tianshi Chen": [["Cambricon: An Instruction Set Architecture for Neural Networks", ["Shaoli Liu", "Zidong Du", "Jinhua Tao", "Dong Han", "Tao Luo", "Yuan Xie", "Yunji Chen", "Tianshi Chen"], "https://doi.org/10.1109/ISCA.2016.42", "isca", 2016]], "Ziqiang Huang": [["Decoupling Loads for Nano-Instruction Set Computers", ["Ziqiang Huang", "Andrew D. Hilton", "Benjamin C. Lee"], "https://doi.org/10.1109/ISCA.2016.43", "isca", 2016]], "Andrew D. Hilton": [["Decoupling Loads for Nano-Instruction Set Computers", ["Ziqiang Huang", "Andrew D. Hilton", "Benjamin C. Lee"], "https://doi.org/10.1109/ISCA.2016.43", "isca", 2016]], "Benjamin C. Lee": [["Decoupling Loads for Nano-Instruction Set Computers", ["Ziqiang Huang", "Andrew D. Hilton", "Benjamin C. Lee"], "https://doi.org/10.1109/ISCA.2016.43", "isca", 2016]], "Timothy Hayes": [["Future Vector Microprocessor Extensions for Data Aggregations", ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2016.44", "isca", 2016]], "Oscar Palomar": [["Future Vector Microprocessor Extensions for Data Aggregations", ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2016.44", "isca", 2016]], "Osman S. Unsal": [["Future Vector Microprocessor Extensions for Data Aggregations", ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2016.44", "isca", 2016]], "Adrian Cristal": [["Future Vector Microprocessor Extensions for Data Aggregations", ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2016.44", "isca", 2016]], "Mateo Valero": [["Future Vector Microprocessor Extensions for Data Aggregations", ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2016.44", "isca", 2016]], "Faissal M. Sleiman": [["Efficiently Scaling Out-of-Order Cores for Simultaneous Multithreading", ["Faissal M. Sleiman", "Thomas F. Wenisch"], "https://doi.org/10.1109/ISCA.2016.45", "isca", 2016]], "Thomas F. Wenisch": [["Efficiently Scaling Out-of-Order Cores for Simultaneous Multithreading", ["Faissal M. Sleiman", "Thomas F. Wenisch"], "https://doi.org/10.1109/ISCA.2016.45", "isca", 2016]], "Milad Hashemi": [["Accelerating Dependent Cache Misses with an Enhanced Memory Controller", ["Milad Hashemi", "Khubaib", "Eiman Ebrahimi", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/ISCA.2016.46", "isca", 2016]], "Khubaib": [["Accelerating Dependent Cache Misses with an Enhanced Memory Controller", ["Milad Hashemi", "Khubaib", "Eiman Ebrahimi", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/ISCA.2016.46", "isca", 2016]], "Yale N. Patt": [["Accelerating Dependent Cache Misses with an Enhanced Memory Controller", ["Milad Hashemi", "Khubaib", "Eiman Ebrahimi", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/ISCA.2016.46", "isca", 2016]], "David Meisner": [["Treadmill: Attributing the Source of Tail Latency through Precise Load Testing and Statistical Inference", ["Yunqi Zhang", "David Meisner", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1109/ISCA.2016.47", "isca", 2016]], "Qiang Wu": [["Dynamo: Facebook's Data Center-Wide Power Management System", ["Qiang Wu", "Qingyuan Deng", "Lakshmi Ganesh", "Chang-Hong Hsu", "Yun Jin", "Sanjeev Kumar", "Bin Li", "Justin Meza", "Yee Jiun Song"], "https://doi.org/10.1109/ISCA.2016.48", "isca", 2016]], "Qingyuan Deng": [["Dynamo: Facebook's Data Center-Wide Power Management System", ["Qiang Wu", "Qingyuan Deng", "Lakshmi Ganesh", "Chang-Hong Hsu", "Yun Jin", "Sanjeev Kumar", "Bin Li", "Justin Meza", "Yee Jiun Song"], "https://doi.org/10.1109/ISCA.2016.48", "isca", 2016]], "Lakshmi Ganesh": [["Dynamo: Facebook's Data Center-Wide Power Management System", ["Qiang Wu", "Qingyuan Deng", "Lakshmi Ganesh", "Chang-Hong Hsu", "Yun Jin", "Sanjeev Kumar", "Bin Li", "Justin Meza", "Yee Jiun Song"], "https://doi.org/10.1109/ISCA.2016.48", "isca", 2016]], "Chang-Hong Hsu": [["Dynamo: Facebook's Data Center-Wide Power Management System", ["Qiang Wu", "Qingyuan Deng", "Lakshmi Ganesh", "Chang-Hong Hsu", "Yun Jin", "Sanjeev Kumar", "Bin Li", "Justin Meza", "Yee Jiun Song"], "https://doi.org/10.1109/ISCA.2016.48", "isca", 2016]], "Yun Jin": [["Dynamo: Facebook's Data Center-Wide Power Management System", ["Qiang Wu", "Qingyuan Deng", "Lakshmi Ganesh", "Chang-Hong Hsu", "Yun Jin", "Sanjeev Kumar", "Bin Li", "Justin Meza", "Yee Jiun Song"], "https://doi.org/10.1109/ISCA.2016.48", "isca", 2016]], "Sanjeev Kumar": [["Dynamo: Facebook's Data Center-Wide Power Management System", ["Qiang Wu", "Qingyuan Deng", "Lakshmi Ganesh", "Chang-Hong Hsu", "Yun Jin", "Sanjeev Kumar", "Bin Li", "Justin Meza", "Yee Jiun Song"], "https://doi.org/10.1109/ISCA.2016.48", "isca", 2016]], "Bin Li": [["Dynamo: Facebook's Data Center-Wide Power Management System", ["Qiang Wu", "Qingyuan Deng", "Lakshmi Ganesh", "Chang-Hong Hsu", "Yun Jin", "Sanjeev Kumar", "Bin Li", "Justin Meza", "Yee Jiun Song"], "https://doi.org/10.1109/ISCA.2016.48", "isca", 2016]], "Justin Meza": [["Dynamo: Facebook's Data Center-Wide Power Management System", ["Qiang Wu", "Qingyuan Deng", "Lakshmi Ganesh", "Chang-Hong Hsu", "Yun Jin", "Sanjeev Kumar", "Bin Li", "Justin Meza", "Yee Jiun Song"], "https://doi.org/10.1109/ISCA.2016.48", "isca", 2016]], "Yee Jiun Song": [["Dynamo: Facebook's Data Center-Wide Power Management System", ["Qiang Wu", "Qingyuan Deng", "Lakshmi Ganesh", "Chang-Hong Hsu", "Yun Jin", "Sanjeev Kumar", "Bin Li", "Justin Meza", "Yee Jiun Song"], "https://doi.org/10.1109/ISCA.2016.48", "isca", 2016]], "Daniel Wong": [["Peak Efficiency Aware Scheduling for Highly Energy Proportional Servers", ["Daniel Wong"], "https://doi.org/10.1109/ISCA.2016.49", "isca", 2016]], "Chao Li": [["Power Attack Defense: Securing Battery-Backed Data Centers", ["Chao Li", "Zhenhua Wang", "Xiaofeng Hou", "Haopeng Chen", "Xiaoyao Liang", "Minyi Guo"], "https://doi.org/10.1109/ISCA.2016.50", "isca", 2016]], "Zhenhua Wang": [["Power Attack Defense: Securing Battery-Backed Data Centers", ["Chao Li", "Zhenhua Wang", "Xiaofeng Hou", "Haopeng Chen", "Xiaoyao Liang", "Minyi Guo"], "https://doi.org/10.1109/ISCA.2016.50", "isca", 2016]], "Xiaofeng Hou": [["Power Attack Defense: Securing Battery-Backed Data Centers", ["Chao Li", "Zhenhua Wang", "Xiaofeng Hou", "Haopeng Chen", "Xiaoyao Liang", "Minyi Guo"], "https://doi.org/10.1109/ISCA.2016.50", "isca", 2016]], "Haopeng Chen": [["Power Attack Defense: Securing Battery-Backed Data Centers", ["Chao Li", "Zhenhua Wang", "Xiaofeng Hou", "Haopeng Chen", "Xiaoyao Liang", "Minyi Guo"], "https://doi.org/10.1109/ISCA.2016.50", "isca", 2016]], "Xiaoyao Liang": [["Power Attack Defense: Securing Battery-Backed Data Centers", ["Chao Li", "Zhenhua Wang", "Xiaofeng Hou", "Haopeng Chen", "Xiaoyao Liang", "Minyi Guo"], "https://doi.org/10.1109/ISCA.2016.50", "isca", 2016]], "Minyi Guo": [["Power Attack Defense: Securing Battery-Backed Data Centers", ["Chao Li", "Zhenhua Wang", "Xiaofeng Hou", "Haopeng Chen", "Xiaoyao Liang", "Minyi Guo"], "https://doi.org/10.1109/ISCA.2016.50", "isca", 2016]], "Mingyu Gao": [["DRAF: A Low-Power DRAM-Based Reconfigurable Acceleration Fabric", ["Mingyu Gao", "Christina Delimitrou", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Christos Kozyrakis"], "https://doi.org/10.1109/ISCA.2016.51", "isca", 2016]], "Dimin Niu": [["DRAF: A Low-Power DRAM-Based Reconfigurable Acceleration Fabric", ["Mingyu Gao", "Christina Delimitrou", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Christos Kozyrakis"], "https://doi.org/10.1109/ISCA.2016.51", "isca", 2016]], "Krishna T. Malladi": [["DRAF: A Low-Power DRAM-Based Reconfigurable Acceleration Fabric", ["Mingyu Gao", "Christina Delimitrou", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Christos Kozyrakis"], "https://doi.org/10.1109/ISCA.2016.51", "isca", 2016]], "Hongzhong Zheng": [["DRAF: A Low-Power DRAM-Based Reconfigurable Acceleration Fabric", ["Mingyu Gao", "Christina Delimitrou", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Christos Kozyrakis"], "https://doi.org/10.1109/ISCA.2016.51", "isca", 2016]], "Bob Brennan": [["DRAF: A Low-Power DRAM-Based Reconfigurable Acceleration Fabric", ["Mingyu Gao", "Christina Delimitrou", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Christos Kozyrakis"], "https://doi.org/10.1109/ISCA.2016.51", "isca", 2016]], "Lunkai Zhang": [["Mellow Writes: Extending Lifetime in Resistive Memories through Selective Slow Write Backs", ["Lunkai Zhang", "Brian Neely", "Diana Franklin", "Dmitri B. Strukov", "Yuan Xie", "Frederic T. Chong"], "https://doi.org/10.1109/ISCA.2016.52", "isca", 2016]], "Brian Neely": [["Mellow Writes: Extending Lifetime in Resistive Memories through Selective Slow Write Backs", ["Lunkai Zhang", "Brian Neely", "Diana Franklin", "Dmitri B. Strukov", "Yuan Xie", "Frederic T. Chong"], "https://doi.org/10.1109/ISCA.2016.52", "isca", 2016]], "Diana Franklin": [["Mellow Writes: Extending Lifetime in Resistive Memories through Selective Slow Write Backs", ["Lunkai Zhang", "Brian Neely", "Diana Franklin", "Dmitri B. Strukov", "Yuan Xie", "Frederic T. Chong"], "https://doi.org/10.1109/ISCA.2016.52", "isca", 2016]], "Dmitri B. Strukov": [["Mellow Writes: Extending Lifetime in Resistive Memories through Selective Slow Write Backs", ["Lunkai Zhang", "Brian Neely", "Diana Franklin", "Dmitri B. Strukov", "Yuan Xie", "Frederic T. Chong"], "https://doi.org/10.1109/ISCA.2016.52", "isca", 2016]], "Frederic T. Chong": [["Mellow Writes: Extending Lifetime in Resistive Memories through Selective Slow Write Backs", ["Lunkai Zhang", "Brian Neely", "Diana Franklin", "Dmitri B. Strukov", "Yuan Xie", "Frederic T. Chong"], "https://doi.org/10.1109/ISCA.2016.52", "isca", 2016]], "Yanqi Zhou": [["MITTS: Memory Inter-arrival Time Traffic Shaping", ["Yanqi Zhou", "David Wentzlaff"], "https://doi.org/10.1109/ISCA.2016.53", "isca", 2016], ["CASH: Supporting IaaS Customers with a Sub-core Configurable Architecture", ["Yanqi Zhou", "Henry Hoffmann", "David Wentzlaff"], "https://doi.org/10.1109/ISCA.2016.65", "isca", 2016]], "David Wentzlaff": [["MITTS: Memory Inter-arrival Time Traffic Shaping", ["Yanqi Zhou", "David Wentzlaff"], "https://doi.org/10.1109/ISCA.2016.53", "isca", 2016], ["CASH: Supporting IaaS Customers with a Sub-core Configurable Architecture", ["Yanqi Zhou", "Henry Hoffmann", "David Wentzlaff"], "https://doi.org/10.1109/ISCA.2016.65", "isca", 2016]], "Joshua San Miguel": [["The Anytime Automaton", ["Joshua San Miguel", "Natalie D. Enright Jerger"], "https://doi.org/10.1109/ISCA.2016.54", "isca", 2016]], "Siyang Wang": [["Accelerating Markov Random Field Inference Using Molecular Optical Gibbs Sampling Units", ["Siyang Wang", "Xiangyu Zhang", "Yuxuan Li", "Ramin Bashizade", "Song Yang", "Chris Dwyer", "Alvin R. Lebeck"], "https://doi.org/10.1109/ISCA.2016.55", "isca", 2016]], "Xiangyu Zhang": [["Accelerating Markov Random Field Inference Using Molecular Optical Gibbs Sampling Units", ["Siyang Wang", "Xiangyu Zhang", "Yuxuan Li", "Ramin Bashizade", "Song Yang", "Chris Dwyer", "Alvin R. Lebeck"], "https://doi.org/10.1109/ISCA.2016.55", "isca", 2016]], "Yuxuan Li": [["Accelerating Markov Random Field Inference Using Molecular Optical Gibbs Sampling Units", ["Siyang Wang", "Xiangyu Zhang", "Yuxuan Li", "Ramin Bashizade", "Song Yang", "Chris Dwyer", "Alvin R. Lebeck"], "https://doi.org/10.1109/ISCA.2016.55", "isca", 2016]], "Ramin Bashizade": [["Accelerating Markov Random Field Inference Using Molecular Optical Gibbs Sampling Units", ["Siyang Wang", "Xiangyu Zhang", "Yuxuan Li", "Ramin Bashizade", "Song Yang", "Chris Dwyer", "Alvin R. Lebeck"], "https://doi.org/10.1109/ISCA.2016.55", "isca", 2016]], "Song Yang": [["Accelerating Markov Random Field Inference Using Molecular Optical Gibbs Sampling Units", ["Siyang Wang", "Xiangyu Zhang", "Yuxuan Li", "Ramin Bashizade", "Song Yang", "Chris Dwyer", "Alvin R. Lebeck"], "https://doi.org/10.1109/ISCA.2016.55", "isca", 2016]], "Chris Dwyer": [["Accelerating Markov Random Field Inference Using Molecular Optical Gibbs Sampling Units", ["Siyang Wang", "Xiangyu Zhang", "Yuxuan Li", "Ramin Bashizade", "Song Yang", "Chris Dwyer", "Alvin R. Lebeck"], "https://doi.org/10.1109/ISCA.2016.55", "isca", 2016]], "Alvin R. Lebeck": [["Accelerating Markov Random Field Inference Using Molecular Optical Gibbs Sampling Units", ["Siyang Wang", "Xiangyu Zhang", "Yuxuan Li", "Ramin Bashizade", "Song Yang", "Chris Dwyer", "Alvin R. Lebeck"], "https://doi.org/10.1109/ISCA.2016.55", "isca", 2016]], "Yipeng Huang": [["Evaluation of an Analog Accelerator for Linear Algebra", ["Yipeng Huang", "Ning Guo", "Mingoo Seok", "Yannis P. Tsividis", "Simha Sethumadhavan"], "https://doi.org/10.1109/ISCA.2016.56", "isca", 2016]], "Ning Guo": [["Evaluation of an Analog Accelerator for Linear Algebra", ["Yipeng Huang", "Ning Guo", "Mingoo Seok", "Yannis P. Tsividis", "Simha Sethumadhavan"], "https://doi.org/10.1109/ISCA.2016.56", "isca", 2016]], "Yannis P. Tsividis": [["Evaluation of an Analog Accelerator for Linear Algebra", ["Yipeng Huang", "Ning Guo", "Mingoo Seok", "Yannis P. Tsividis", "Simha Sethumadhavan"], "https://doi.org/10.1109/ISCA.2016.56", "isca", 2016]], "Simha Sethumadhavan": [["Evaluation of an Analog Accelerator for Linear Algebra", ["Yipeng Huang", "Ning Guo", "Mingoo Seok", "Yannis P. Tsividis", "Simha Sethumadhavan"], "https://doi.org/10.1109/ISCA.2016.56", "isca", 2016]], "Jin Wang": [["LaPerm: Locality Aware Scheduler for Dynamic Parallelism on GPUs", ["Jin Wang", "Norm Rubin", "Albert Sidelnik", "Sudhakar Yalamanchili"], "https://doi.org/10.1109/ISCA.2016.57", "isca", 2016]], "Norm Rubin": [["LaPerm: Locality Aware Scheduler for Dynamic Parallelism on GPUs", ["Jin Wang", "Norm Rubin", "Albert Sidelnik", "Sudhakar Yalamanchili"], "https://doi.org/10.1109/ISCA.2016.57", "isca", 2016]], "Albert Sidelnik": [["LaPerm: Locality Aware Scheduler for Dynamic Parallelism on GPUs", ["Jin Wang", "Norm Rubin", "Albert Sidelnik", "Sudhakar Yalamanchili"], "https://doi.org/10.1109/ISCA.2016.57", "isca", 2016]], "Sagi Shahar": [["ActivePointers: A Case for Software Address Translation on GPUs", ["Sagi Shahar", "Shai Bergman", "Mark Silberstein"], "https://doi.org/10.1109/ISCA.2016.58", "isca", 2016]], "Shai Bergman": [["ActivePointers: A Case for Software Address Translation on GPUs", ["Sagi Shahar", "Shai Bergman", "Mark Silberstein"], "https://doi.org/10.1109/ISCA.2016.58", "isca", 2016]], "Mark Silberstein": [["ActivePointers: A Case for Software Address Translation on GPUs", ["Sagi Shahar", "Shai Bergman", "Mark Silberstein"], "https://doi.org/10.1109/ISCA.2016.58", "isca", 2016]], "Sangkug Lym": [["All-Inclusive ECC: Thorough End-to-End Protection for Reliable Computer Memory", ["Jungrae Kim", "Michael B. Sullivan", "Sangkug Lym", "Mattan Erez"], "https://doi.org/10.1109/ISCA.2016.60", "isca", 2016]], "Henry Duwe": [["Rescuing Uncorrectable Fault Patterns in On-Chip Memories through Error Pattern Transformation", ["Henry Duwe", "Xun Jian", "Daniel Petrisko", "Rakesh Kumar"], "https://doi.org/10.1109/ISCA.2016.61", "isca", 2016]], "Xun Jian": [["Rescuing Uncorrectable Fault Patterns in On-Chip Memories through Error Pattern Transformation", ["Henry Duwe", "Xun Jian", "Daniel Petrisko", "Rakesh Kumar"], "https://doi.org/10.1109/ISCA.2016.61", "isca", 2016]], "Daniel Petrisko": [["Rescuing Uncorrectable Fault Patterns in On-Chip Memories through Error Pattern Transformation", ["Henry Duwe", "Xun Jian", "Daniel Petrisko", "Rakesh Kumar"], "https://doi.org/10.1109/ISCA.2016.61", "isca", 2016]], "Rakesh Kumar": [["Rescuing Uncorrectable Fault Patterns in On-Chip Memories through Error Pattern Transformation", ["Henry Duwe", "Xun Jian", "Daniel Petrisko", "Rakesh Kumar"], "https://doi.org/10.1109/ISCA.2016.61", "isca", 2016], ["Exploiting Dynamic Timing Slack for Energy Efficiency in Ultra-Low-Power Embedded Systems", ["Hari Cherupalli", "Rakesh Kumar", "John Sartori"], "https://doi.org/10.1109/ISCA.2016.64", "isca", 2016]], "Raghavendra Pradyumna Pothukuchi": [["Using Multiple Input, Multiple Output Formal Control to Maximize Resource Efficiency in Architectures", ["Raghavendra Pradyumna Pothukuchi", "Amin Ansari", "Petros G. Voulgaris", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2016.63", "isca", 2016]], "Amin Ansari": [["Using Multiple Input, Multiple Output Formal Control to Maximize Resource Efficiency in Architectures", ["Raghavendra Pradyumna Pothukuchi", "Amin Ansari", "Petros G. Voulgaris", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2016.63", "isca", 2016]], "Petros G. Voulgaris": [["Using Multiple Input, Multiple Output Formal Control to Maximize Resource Efficiency in Architectures", ["Raghavendra Pradyumna Pothukuchi", "Amin Ansari", "Petros G. Voulgaris", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2016.63", "isca", 2016]], "Josep Torrellas": [["Using Multiple Input, Multiple Output Formal Control to Maximize Resource Efficiency in Architectures", ["Raghavendra Pradyumna Pothukuchi", "Amin Ansari", "Petros G. Voulgaris", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2016.63", "isca", 2016]], "Hari Cherupalli": [["Exploiting Dynamic Timing Slack for Energy Efficiency in Ultra-Low-Power Embedded Systems", ["Hari Cherupalli", "Rakesh Kumar", "John Sartori"], "https://doi.org/10.1109/ISCA.2016.64", "isca", 2016]], "John Sartori": [["Exploiting Dynamic Timing Slack for Energy Efficiency in Ultra-Low-Power Embedded Systems", ["Hari Cherupalli", "Rakesh Kumar", "John Sartori"], "https://doi.org/10.1109/ISCA.2016.64", "isca", 2016]], "Henry Hoffmann": [["CASH: Supporting IaaS Customers with a Sub-core Configurable Architecture", ["Yanqi Zhou", "Henry Hoffmann", "David Wentzlaff"], "https://doi.org/10.1109/ISCA.2016.65", "isca", 2016]], "Mohammad Arjomand": [["Boosting Access Parallelism to PCM-Based Main Memory", ["Mohammad Arjomand", "Mahmut T. Kandemir", "Anand Sivasubramaniam", "Chita R. Das"], "https://doi.org/10.1109/ISCA.2016.66", "isca", 2016]], "Mahmut T. Kandemir": [["Boosting Access Parallelism to PCM-Based Main Memory", ["Mohammad Arjomand", "Mahmut T. Kandemir", "Anand Sivasubramaniam", "Chita R. Das"], "https://doi.org/10.1109/ISCA.2016.66", "isca", 2016]], "Anand Sivasubramaniam": [["Boosting Access Parallelism to PCM-Based Main Memory", ["Mohammad Arjomand", "Mahmut T. Kandemir", "Anand Sivasubramaniam", "Chita R. Das"], "https://doi.org/10.1109/ISCA.2016.66", "isca", 2016]], "Chita R. Das": [["Boosting Access Parallelism to PCM-Based Main Memory", ["Mohammad Arjomand", "Mahmut T. Kandemir", "Anand Sivasubramaniam", "Chita R. Das"], "https://doi.org/10.1109/ISCA.2016.66", "isca", 2016]], "Jayneel Gandhi": [["Agile Paging: Exceeding the Best of Nested and Shadow Paging", ["Jayneel Gandhi", "Mark D. Hill", "Michael M. Swift"], "https://doi.org/10.1109/ISCA.2016.67", "isca", 2016]], "Mark D. Hill": [["Agile Paging: Exceeding the Best of Nested and Shadow Paging", ["Jayneel Gandhi", "Mark D. Hill", "Michael M. Swift"], "https://doi.org/10.1109/ISCA.2016.67", "isca", 2016]], "Michael M. Swift": [["Agile Paging: Exceeding the Best of Nested and Shadow Paging", ["Jayneel Gandhi", "Mark D. Hill", "Michael M. Swift"], "https://doi.org/10.1109/ISCA.2016.67", "isca", 2016]], "Hoseok Seol": [["Energy Efficient Data Encoding in DRAM Channels Exploiting Data Value Similarity", ["Hoseok Seol", "Wongyu Shin", "Jaemin Jang", "Jungwhan Choi", "Jinwoong Suh", "Lee-Sup Kim"], "https://doi.org/10.1109/ISCA.2016.68", "isca", 2016]], "Wongyu Shin": [["Energy Efficient Data Encoding in DRAM Channels Exploiting Data Value Similarity", ["Hoseok Seol", "Wongyu Shin", "Jaemin Jang", "Jungwhan Choi", "Jinwoong Suh", "Lee-Sup Kim"], "https://doi.org/10.1109/ISCA.2016.68", "isca", 2016]]}