syn/*
!Manifest.py
!add_files.tcl
!transceiver.xdc
top/sim/*
!Manifest.py
!sine_value.dat
!neg_sine_value.dat
!sine_value.m
platform/xilinx/clk_wiz/*
!clk_wiz.xci