Script started on Tue 15 Oct 2024 11:05:24 PM CEST
 
########################################################
                     REMINDER
Remember to close the remote session when you finish!!
An open session uses resources even if you are not working
You do not want your work to slow down due to other students
open sessions so do not do it yourself
     
                     ATTENTION
Use this server for Microelectronics Systems excercises ONLY!!!
Any use outside of this scope will be detected
and will not be received with a welcome...
 
########################################################
 
 
[?1034hms24.11@localhost:~/Desktop/DLX/syn2/sim\> innovus

Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.11-s130_1, built Wed Aug 5 15:53:11 PDT 2020
Options:	
Date:		Tue Oct 15 23:05:35 2024
Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-1062.12.1.el7.x86_64) (10cores*10cpus*QEMU Virtual CPU version 2.5+ 16384KB)
OS:		CentOS Linux release 7.7.1908 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
sh: lsb_release: command not found
sh: lsb_release: command not found
Create and set the environment variable TMPDIR to /tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv.

Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

innovus 1> sh: lsb_release: command not found
Set Default Input Pin Transition as 0.1 ps.
#% Begin Load MMMC data ... (date=10/15 23:06:45, mem=598.3M)
#% End Load MMMC data ... (date=10/15 23:06:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=598.5M, current mem=598.5M)

Loading LEF file /eda/dk/nangate45/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Tue Oct 15 23:06:45 2024
viaInitial ends at Tue Oct 15 23:06:45 2024

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from Default.view
Reading libsTYP timing library '/eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
**ERROR: (TECHLIB-1346):	The attribute 'index_1' defined in group 'ecsm_waveform' on line 393863 is not monotonically increasing for values '0.000041' to '0.000037'. This may lead to undesirable analysis results. The attribute will be ignored. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**ERROR: (TECHLIB-1256):	The ecsm_waveform group 1 is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for ecsm_waveform group 1 to find the details of the issues in this group. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 393862)
**ERROR: (TECHLIB-420):	Number of ecsm_waveforms in the 'rise_transition' table on pin ZN of cell OAI222_X2 does not match the number of transition table axis points specified in the template 'Timing_7_7'. Ignoring waveform data. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 393848)
**ERROR: (TECHLIB-1346):	The attribute 'index_1' defined in group 'ecsm_waveform' on line 395723 is not monotonically increasing for values '0.000041' to '0.000037'. This may lead to undesirable analysis results. The attribute will be ignored. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**ERROR: (TECHLIB-1256):	The ecsm_waveform group 1 is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for ecsm_waveform group 1 to find the details of the issues in this group. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 395722)
**ERROR: (TECHLIB-420):	Number of ecsm_waveforms in the 'rise_transition' table on pin ZN of cell OAI222_X2 does not match the number of transition table axis points specified in the template 'Timing_7_7'. Ignoring waveform data. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 395708)
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.04min, real=0.05min, mem=46.0M, fe_cpu=0.84min, fe_real=1.22min, fe_mem=756.6M) ***
#% Begin Load netlist data ... (date=10/15 23:06:48, mem=631.9M)
*** Begin netlist parsing (mem=756.6M) ***
Created 134 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'dlx.v'
**WARN: (IMPVL-346):	Module 'reg_N32_0' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'reg_N32_14' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'reg_N32_13' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'reg_N32_12' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'reg_N32_11' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'reg_N32_10' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'mux21_NBIT32_0' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'reg_N32_9' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'mux21_NBIT32_7' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'reg_N32_8' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'mux21_NBIT32_6' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'mux21_NBIT32_5' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'mux21_NBIT32_4' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'reg_N32_7' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'reg_N32_6' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'reg_N32_5' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'reg_N32_4' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'reg_N32_3' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'reg_N32_2' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'reg_N32_1' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (EMS-27):	Message (IMPVL-346) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

*** Memory Usage v#2 (Current mem = 757.629M, initial mem = 272.285M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=757.6M) ***
#% End Load netlist data ... (date=10/15 23:06:48, total cpu=0:00:00.2, real=0:00:00.0, peak res=638.2M, current mem=638.2M)
Top level cell is DLX.
Hooked 134 DB cells to tlib cells.
**WARN: (IMPDB-2504):	Cell 'reg_N32_0' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Cell 'mux21_NBIT32_1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Cell 'mux21_NBIT32_2' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Cell 'mux21_NBIT32_3' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Cell 'reg_N32_1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Cell 'reg_N32_2' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Cell 'reg_N32_3' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Cell 'reg_N32_4' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Cell 'reg_N32_5' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Cell 'reg_N32_6' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Cell 'reg_N32_7' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Cell 'mux21_NBIT32_4' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Cell 'mux21_NBIT32_5' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Cell 'mux21_NBIT32_6' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Cell 'reg_N32_8' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Cell 'mux21_NBIT32_7' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Cell 'reg_N32_9' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Cell 'mux21_NBIT32_0' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Cell 'reg_N32_10' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Cell 'reg_N32_11' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (EMS-27):	Message (IMPDB-2504) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
23 empty module found.
Starting recursive module instantiation check.
No recursion found.
Term dir updated for 0 vinsts of 23 cells.
Building hierarchical netlist for Cell DLX ...
*** Netlist is unique.
** info: there are 182 modules.
** info: there are 6772 stdCell insts.

*** Memory Usage v#2 (Current mem = 803.055M, initial mem = 272.285M) ***
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : standard
    RC-Corner Index       : 0
    RC-Corner Temperature : 300 Celsius
    RC-Corner Cap Table   : '/eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'DLX.sdc' ...
Current (total cpu=0:00:52.7, real=0:01:15, peak res=869.0M, current mem=869.0M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File DLX.sdc, Line 8).

INFO (CTE): Reading of timing constraints file DLX.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=901.0M, current mem=901.0M)
Current (total cpu=0:00:53.0, real=0:01:15, peak res=901.0M, current mem=901.0M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPVL-346           23  Module '%s' is instantiated in the netli...
WARNING   IMPDB-2504          23  Cell '%s' is instantiated in the Verilog...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
ERROR     TECHLIB-420          2  Number of ecsm_waveforms in the '%s' tab...
ERROR     TECHLIB-1256         2  The %s is being ignored due to errors in...
ERROR     TECHLIB-1346         2  The attribute '%s' defined in group '%s'...
*** Message Summary: 47 warning(s), 6 error(s)

innovus 1> Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :5.13
Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :5.04
Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :5.13
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :5.04
Adjusting core size to PlacementGrid : width :152.57 height : 151.2
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
innovus 1> The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1096.4M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal9 |        4       |       NA       |
|  via9  |        8       |        0       |
| metal10|        4       |       NA       |
+--------+----------------+----------------+
innovus 1> addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.

Initialize fgc environment(mem: 1099.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1099.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1099.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1099.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1099.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 14 wires.
ViaGen created 28 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via9  |       28       |        0       |
| metal10|       14       |       NA       |
+--------+----------------+----------------+
innovus 1> *** Begin SPECIAL ROUTE on Tue Oct 15 23:12:07 2024 ***
SPECIAL ROUTE ran on directory: /home/ms24.11/Desktop/DLX/syn2/sim
SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 3.10.0-1062.12.1.el7.x86_64 x86_64 2.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd vdd"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2118.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 34 used
Read in 34 components
  34 core components: 34 unplaced, 0 placed, 0 fixed
Read in 162 logical pins
Read in 162 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the vdd net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the gnd net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 218
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 109
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 2146.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 327 wires.
ViaGen created 1962 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       327      |       NA       |
|  via1  |       218      |        0       |
|  via2  |       218      |        0       |
|  via3  |       218      |        0       |
|  via4  |       218      |        0       |
|  via5  |       218      |        0       |
|  via6  |       218      |        0       |
|  via7  |       218      |        0       |
|  via8  |       218      |        0       |
|  via9  |       218      |        0       |
+--------+----------------+----------------+
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1140.95 CPU=0:00:00.0 REAL=0:00:00.0) 
siFlow : Timing analysis mode is single, using late cdB files

*summary: 607 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:02.8) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.15210 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1150.49)
Total number of fetched objects 7559
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1189.08 CPU=0:00:05.1 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1170 CPU=0:00:05.8 REAL=0:00:06.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#15 (mem=1152.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.9 mem=1160.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.1 mem=1160.5M) ***
No user-set net weight.
Net fanout histogram:
2		: 5429 (78.8%) nets
3		: 1036 (15.0%) nets
4     -	14	: 224 (3.3%) nets
15    -	39	: 193 (2.8%) nets
40    -	79	: 2 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 2 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=6165 (0 fixed + 6165 movable) #buf cell=14 #inv cell=283 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=6886 #term=22936 #term/net=3.33, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=49
stdCell: 6165 single + 0 double + 0 multi
Total standard cell length = 9.5380 (mm), area = 0.0134 (mm^2)
Average module density = 0.579.
Density for the design = 0.579.
       = stdcell_area 50200 sites (13353 um^2) / alloc_area 86724 sites (23069 um^2).
Pin Density = 0.2645.
            = total # of pins 22936 / total area 86724.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 4.074e-09 (2.40e-09 1.68e-09)
              Est.  stn bbox = 4.182e-09 (2.45e-09 1.73e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1164.9M
Iteration  2: Total net bbox = 4.074e-09 (2.40e-09 1.68e-09)
              Est.  stn bbox = 4.182e-09 (2.45e-09 1.73e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1164.9M
Iteration  3: Total net bbox = 4.732e+02 (2.58e+02 2.15e+02)
              Est.  stn bbox = 6.722e+02 (3.69e+02 3.03e+02)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1176.4M
Active setup views:
    default
Iteration  4: Total net bbox = 3.218e+04 (1.66e+04 1.56e+04)
              Est.  stn bbox = 4.980e+04 (2.72e+04 2.26e+04)
              cpu = 0:00:05.6 real = 0:00:08.0 mem = 1176.4M
Iteration  5: Total net bbox = 3.801e+04 (2.47e+04 1.33e+04)
              Est.  stn bbox = 5.959e+04 (3.94e+04 2.02e+04)
              cpu = 0:00:06.6 real = 0:00:08.0 mem = 1176.4M
Iteration  6: Total net bbox = 4.809e+04 (2.75e+04 2.06e+04)
              Est.  stn bbox = 7.199e+04 (4.31e+04 2.89e+04)
              cpu = 0:00:08.7 real = 0:00:09.0 mem = 1177.4M

Iteration  7: Total net bbox = 5.152e+04 (3.04e+04 2.12e+04)
              Est.  stn bbox = 7.549e+04 (4.59e+04 2.96e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1177.4M
Iteration  8: Total net bbox = 5.152e+04 (3.04e+04 2.12e+04)
              Est.  stn bbox = 7.549e+04 (4.59e+04 2.96e+04)
              cpu = 0:00:07.8 real = 0:00:08.0 mem = 1194.6M
Iteration  9: Total net bbox = 5.394e+04 (3.05e+04 2.34e+04)
              Est.  stn bbox = 7.848e+04 (4.63e+04 3.22e+04)
              cpu = 0:00:07.7 real = 0:00:08.0 mem = 1205.1M
Iteration 10: Total net bbox = 5.394e+04 (3.05e+04 2.34e+04)
              Est.  stn bbox = 7.848e+04 (4.63e+04 3.22e+04)
              cpu = 0:00:08.1 real = 0:00:08.0 mem = 1205.1M
Iteration 11: Total net bbox = 5.985e+04 (3.24e+04 2.74e+04)
              Est.  stn bbox = 8.359e+04 (4.76e+04 3.60e+04)
              cpu = 0:00:17.3 real = 0:00:17.0 mem = 1208.1M
Iteration 12: Total net bbox = 5.985e+04 (3.24e+04 2.74e+04)
              Est.  stn bbox = 8.359e+04 (4.76e+04 3.60e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1208.1M
*** cost = 5.985e+04 (3.24e+04 2.74e+04) (cpu for global=0:01:04) real=0:01:08***
Info: 0 clock gating cells identified, 0 (on average) moved 0/5
Solver runtime cpu: 0:00:45.8 real: 0:00:49.1
Core Placement runtime cpu: 0:00:47.4 real: 0:00:52.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:04:44 mem=1224.1M) ***
Total net bbox length = 5.985e+04 (3.244e+04 2.741e+04) (ext = 3.745e+02)
Move report: Detail placement moves 6165 insts, mean move: 0.70 um, max move: 6.67 um
	Max move on inst (DATAPATH_I/D_STAGE/RF_instance/U1947): (99.31, 124.38) --> (105.64, 124.04)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1224.1MB
Summary Report:
Instances move: 6165 (out of 6165 movable)
Instances flipped: 0
Mean displacement: 0.70 um
Max displacement: 6.67 um (Instance: DATAPATH_I/D_STAGE/RF_instance/U1947) (99.312, 124.379) -> (105.64, 124.04)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AND2_X1
Total net bbox length = 5.716e+04 (2.943e+04 2.773e+04) (ext = 3.669e+02)
Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1224.1MB
*** Finished refinePlace (0:04:47 mem=1224.1M) ***
*** End of Placement (cpu=0:01:09, real=0:01:13, mem=1224.1M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 121 )
Density distribution unevenness ratio = 7.296%
*** Free Virtual Timing Model ...(mem=1224.1M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.15210 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1212.63)
Total number of fetched objects 7559
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1239.83 CPU=0:00:04.1 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1239.83 CPU=0:00:04.5 REAL=0:00:05.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=6886  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 6886 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6886 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.810740e+04um
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.23 seconds, mem = 1238.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 22887
[NR-eGR] metal2  (2V) length: 2.055003e+04um, number of vias: 28364
[NR-eGR] metal3  (3H) length: 4.143282e+04um, number of vias: 9880
[NR-eGR] metal4  (4V) length: 1.492159e+04um, number of vias: 656
[NR-eGR] metal5  (5H) length: 2.750055e+03um, number of vias: 426
[NR-eGR] metal6  (6V) length: 3.133105e+03um, number of vias: 0
[NR-eGR] Total length: 8.278759e+04um, number of vias: 62213
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.357115e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.29 seconds, mem = 1180.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.5, real=0:00:00.0)
*** Finishing placeDesign default flow ***
***** Total cpu  0:1:29
***** Total real time  0:1:33
**placeDesign ... cpu = 0: 1:29, real = 0: 1:33, mem = 1180.3M **
Tdgp not successfully inited but do clear! skip clearing
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
*** Message Summary: 8 warning(s), 0 error(s)

innovus 1> 
innovus 1> saveDesign test_stage_6[1D [1D7.enc
#% Begin save design ... (date=10/15 23:16:14, mem=1000.5M)
% Begin Save ccopt configuration ... (date=10/15 23:16:14, mem=1002.6M)
% End Save ccopt configuration ... (date=10/15 23:16:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1003.5M, current mem=1003.5M)
% Begin Save netlist data ... (date=10/15 23:16:14, mem=1003.5M)
Writing Binary DB to test_stage_7.enc.dat/DLX.v.bin in single-threaded mode...
% End Save netlist data ... (date=10/15 23:16:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1003.5M, current mem=1003.5M)
Saving symbol-table file ...
Saving congestion map file test_stage_7.enc.dat/DLX.route.congmap.gz ...
% Begin Save AAE data ... (date=10/15 23:16:15, mem=1004.0M)
Saving AAE Data ...
% End Save AAE data ... (date=10/15 23:16:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1004.0M, current mem=1004.0M)
Saving preference file test_stage_7.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=10/15 23:16:15, mem=1005.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=10/15 23:16:16, total cpu=0:00:00.1, real=0:00:01.0, peak res=1005.1M, current mem=1005.1M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=10/15 23:16:16, mem=1005.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=10/15 23:16:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=1005.2M, current mem=1005.2M)
% Begin Save routing data ... (date=10/15 23:16:16, mem=1005.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1184.1M) ***
% End Save routing data ... (date=10/15 23:16:16, total cpu=0:00:00.2, real=0:00:00.0, peak res=1005.3M, current mem=1005.3M)
Saving property file test_stage_7.enc.dat/DLX.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1187.1M) ***
% Begin Save power constraints data ... (date=10/15 23:16:16, mem=1005.7M)
% End Save power constraints data ... (date=10/15 23:16:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1005.8M, current mem=1005.8M)
Generated self-contained design test_stage_7.enc.dat
#% End save design ... (date=10/15 23:16:30, total cpu=0:00:14.3, real=0:00:16.0, peak res=1010.3M, current mem=1010.3M)
*** Message Summary: 0 warning(s), 0 error(s)

0
innovus 2> setDelayCalMO[1D [1Dode -siAware false
innovus 3> timeDesign -preCTS
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1218.4M)
Extraction called for design 'DLX' of instances=6165 and nets=8043 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1218.438M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1252.74)
Total number of fetched objects 7559
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1272.95 CPU=0:00:05.3 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1272.95 CPU=0:00:06.5 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:07.4 real=0:00:08.0 totSessionCpu=0:05:52 mem=1272.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.151  |  0.082  | -0.151  |
|           TNS (ns):| -1.451  |  0.000  | -1.451  |
|    Violating Paths:|   13    |    0    |   13    |
|          All Paths:|  1114   |   44    |  1091   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     94 (94)      |   -1.349   |     94 (94)      |
|   max_tran     |    53 (1794)     |   -0.446   |    53 (1794)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.885%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 10.1 sec
Total Real time: 12.0 sec
Total Memory Usage: 1250.207031 Mbytes
0
innovus 4> innovus 4> report_timing
###############################################################
#  Generated by:      Cadence Innovus 20.11-s130_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Tue Oct 15 23:17:40 2024
#  Design:            DLX
#  Command:           report_timing
###############################################################
Path 1: VIOLATED Setup Check with Pin CU_I/cw_FU_DU_reg[13]/CK 
Endpoint:   CU_I/cw_FU_DU_reg[13]/D (^) checked with  leading edge of 'Clk'
Beginpoint: IRAM_IR[30]             (v) triggered by  leading edge of '@'
Path Groups: {Clk}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.518
= Slack Time                   -0.151
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |               |          |       |  Time   |   Time   | 
     |-----------------------+---------------+----------+-------+---------+----------| 
     |                       | IRAM_IR[30] v |          |       |   0.000 |   -0.151 | 
     | CU_I/U54              | A v -> ZN ^   | INV_X1   | 0.028 |   0.028 |   -0.123 | 
     | CU_I/U20              | A3 ^ -> ZN v  | NAND4_X1 | 0.039 |   0.067 |   -0.084 | 
     | CU_I/U58              | A4 v -> ZN v  | OR4_X1   | 0.119 |   0.186 |    0.035 | 
     | CU_I/U56              | A4 v -> ZN v  | OR4_X1   | 0.125 |   0.312 |    0.161 | 
     | CU_I/U18              | A2 v -> ZN ^  | NOR2_X1  | 0.049 |   0.360 |    0.209 | 
     | CU_I/U10              | A ^ -> ZN v   | INV_X1   | 0.018 |   0.378 |    0.227 | 
     | CU_I/U14              | A2 v -> ZN ^  | NOR2_X1  | 0.031 |   0.409 |    0.258 | 
     | CU_I/U100             | B2 ^ -> ZN v  | OAI21_X1 | 0.022 |   0.432 |    0.281 | 
     | CU_I/U91              | A1 v -> ZN v  | AND2_X1  | 0.043 |   0.475 |    0.324 | 
     | CU_I/U90              | A1 v -> ZN v  | AND2_X1  | 0.029 |   0.504 |    0.353 | 
     | CU_I/U15              | A2 v -> ZN ^  | NAND2_X1 | 0.014 |   0.518 |    0.367 | 
     | CU_I/cw_FU_DU_reg[13] | D ^           | DFFR_X1  | 0.000 |   0.518 |    0.367 | 
     +-------------------------------------------------------------------------------+ 

innovus 5> report_timing[13DtimeDesign -preCTS -hold
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1228.7M)
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1253.98)
Total number of fetched objects 7559
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1281.18 CPU=0:00:04.4 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1281.18 CPU=0:00:05.3 REAL=0:00:05.0)
Turning on fast DC mode./n*** Done Building Timing Graph (cpu=0:00:06.1 real=0:00:06.0 totSessionCpu=0:06:09 mem=1281.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold views included:
 default 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.202  |  0.079  | -0.202  |
|           TNS (ns):| -8.593  |  0.000  | -8.593  |
|    Violating Paths:|   46    |    0    |   46    |
|          All Paths:|  1114   |   44    |  1091   |
+--------------------+---------+---------+---------+

Density: 57.885%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 7.87 sec
Total Real time: 8.0 sec
Total Memory Usage: 1215.660156 Mbytes
0
innovus 6> innovus 6> optDesign -ptr[1D [1D[1D [1DreCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1020.3M, totSessionCpu=0:06:16 **
Executing: place_opt_design -opt
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: User settings:
setExtractRCMode -engine                            preRoute
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -maxSkew                          false
setUsefulSkewMode -noBoundary                       false
setUsefulSkewMode -useCells                         {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -SIAware                            false
setPlaceMode -maxRouteLayer                         6
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       single
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   forcedIdeal
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

#optDebug: fT-E <X 2 3 1 0>
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1022.3M, totSessionCpu=0:06:16 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1027.9M, totSessionCpu=0:06:17 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1253.68 MB )
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=6886  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 6886 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6886 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.921060e+04um
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 22887
[NR-eGR] metal2  (2V) length: 2.109076e+04um, number of vias: 28488
[NR-eGR] metal3  (3H) length: 4.109975e+04um, number of vias: 9990
[NR-eGR] metal4  (4V) length: 1.515076e+04um, number of vias: 742
[NR-eGR] metal5  (5H) length: 2.920145e+03um, number of vias: 464
[NR-eGR] metal6  (6V) length: 3.587850e+03um, number of vias: 14
[NR-eGR] metal7  (7H) length: 3.302000e+01um, number of vias: 10
[NR-eGR] metal8  (8V) length: 1.201200e+02um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.400240e+04um, number of vias: 62595
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.538585e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.75 sec, Real: 0.75 sec, Curr Mem: 1256.28 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'DLX' of instances=6165 and nets=8043 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1254.277M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1261.07)
Total number of fetched objects 7559
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1288.27 CPU=0:00:04.4 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1288.27 CPU=0:00:05.3 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.6 real=0:00:07.0 totSessionCpu=0:06:25 mem=1288.3M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.151  |
|           TNS (ns):| -1.452  |
|    Violating Paths:|   13    |
|          All Paths:|  1114   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     94 (94)      |   -1.368   |     94 (94)      |
|   max_tran     |    55 (1858)     |   -0.451   |    55 (1858)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.885%
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1058.6M, totSessionCpu=0:06:26 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1260.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1260.5M) ***
The useful skew maximum allowed delay set by user is: 1
Info: 0 don't touch net , 223 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:27.3/0:12:48.4 (0.5), mem = 1260.5M

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells


Netlist preparation processing... 
Removed 5168 instances
**WARN: (IMPOPT-7098):	WARNING: DRAM_address[31] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: DRAM_address[30] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: DRAM_address[29] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: DRAM_address[28] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: DRAM_address[27] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: DRAM_address[26] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: DRAM_address[25] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: DRAM_address[24] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: DRAM_address[23] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: DRAM_address[22] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: DRAM_address[21] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: DRAM_address[20] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: DRAM_address[19] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: DRAM_address[18] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: DRAM_address[17] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: DRAM_address[16] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: DRAM_address[15] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: DRAM_address[14] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: DRAM_address[13] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: DRAM_address[12] is an undriven net with 1 fanouts.
**WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:05.0/0:00:05.0 (1.0), totSession cpu/real = 0:06:32.3/0:12:53.5 (0.5), mem = 1434.5M
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 0 don't touch net , 159 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:32.4/0:12:53.6 (0.5), mem = 1355.5M
*** DrvOpt [finish] : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:06:36.9/0:12:58.1 (0.5), mem = 1355.5M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 0 don't touch net , 159 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:36.9/0:12:58.1 (0.5), mem = 1355.5M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     5|   105|    -0.18|     5|     5|    -0.05|     0|     0|     0|     0|    -0.12|    -0.49|       0|       0|       0|   7.50|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.12|    -0.49|       3|       0|       2|   7.51| 0:00:00.0|  1423.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.12|    -0.49|       0|       0|       0|   7.51| 0:00:00.0|  1423.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1423.8M) ***

*** DrvOpt [finish] : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:06:40.8/0:13:02.0 (0.5), mem = 1404.7M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 1149.0M, totSessionCpu=0:06:41 **

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 0 don't touch net , 159 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:40.9/0:13:02.0 (0.5), mem = 1364.7M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 6964 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.121  TNS Slack -0.486 
+--------+--------+----------+------------+--------+----------+---------+---------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|         End Point         |
+--------+--------+----------+------------+--------+----------+---------+---------------------------+
|  -0.121|  -0.486|     7.51%|   0:00:00.0| 1384.8M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
|  -0.121|  -0.486|     7.51%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
|  -0.121|  -0.486|     7.51%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
|  -0.121|  -0.486|     7.51%|   0:00:01.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
|  -0.090|  -0.329|     7.52%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
|  -0.083|  -0.301|     7.52%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
|  -0.083|  -0.301|     7.52%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
|  -0.083|  -0.301|     7.52%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
|  -0.072|  -0.248|     7.54%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
|  -0.072|  -0.248|     7.54%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
|  -0.072|  -0.248|     7.54%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
|  -0.072|  -0.248|     7.54%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
|  -0.064|  -0.211|     7.54%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
|  -0.064|  -0.211|     7.54%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
|  -0.064|  -0.211|     7.54%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
|  -0.064|  -0.211|     7.54%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
|  -0.064|  -0.208|     7.54%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
|  -0.064|  -0.208|     7.54%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
+--------+--------+----------+------------+--------+----------+---------+---------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1429.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1429.4M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.064  TNS Slack -0.208 
*** SetupOpt [finish] : cpu/real = 0:00:12.7/0:00:12.7 (1.0), totSession cpu/real = 0:06:53.6/0:13:14.8 (0.5), mem = 1410.3M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.064
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 0 don't touch net , 159 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:54.3/0:13:15.4 (0.5), mem = 1389.4M
Reclaim Optimization WNS Slack -0.064  TNS Slack -0.208 Density 7.54
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     7.54%|        -|  -0.064|  -0.208|   0:00:00.0| 1389.4M|
|     7.54%|        1|  -0.064|  -0.208|   0:00:00.0| 1430.1M|
|     7.54%|        0|  -0.064|  -0.208|   0:00:00.0| 1430.1M|
|     7.54%|        0|  -0.064|  -0.208|   0:00:00.0| 1430.1M|
|     7.51%|        7|  -0.064|  -0.208|   0:00:01.0| 1430.1M|
|     7.51%|        1|  -0.064|  -0.208|   0:00:00.0| 1430.1M|
|     7.51%|        0|  -0.064|  -0.208|   0:00:00.0| 1430.1M|
|     7.51%|        0|  -0.064|  -0.208|   0:00:00.0| 1430.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.064  TNS Slack -0.208 Density 7.51
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.6) (real = 0:00:03.0) **
*** AreaOpt [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:06:56.3/0:13:17.5 (0.5), mem = 1430.1M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1371.01M, totSessionCpu=0:06:56).

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  default
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1033  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1033 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1033 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.127700e+04um
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.11 seconds, mem = 1373.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.3, real=0:00:01.0)***
Iteration  6: Total net bbox = 6.573e+03 (4.53e+03 2.04e+03)
              Est.  stn bbox = 8.081e+03 (5.61e+03 2.47e+03)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1363.8M
Iteration  7: Total net bbox = 5.179e+03 (2.78e+03 2.40e+03)
              Est.  stn bbox = 6.293e+03 (3.36e+03 2.93e+03)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1359.8M
Iteration  8: Total net bbox = 5.345e+03 (2.78e+03 2.56e+03)
              Est.  stn bbox = 6.494e+03 (3.36e+03 3.13e+03)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1359.8M
Iteration  9: Total net bbox = 5.794e+03 (2.94e+03 2.85e+03)
              Est.  stn bbox = 6.967e+03 (3.53e+03 3.43e+03)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1359.8M
Iteration 10: Total net bbox = 6.134e+03 (3.20e+03 2.93e+03)
              Est.  stn bbox = 7.273e+03 (3.80e+03 3.47e+03)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 1359.8M
Move report: Timing Driven Placement moves 990 insts, mean move: 22.97 um, max move: 76.10 um
	Max move on inst (DATAPATH_I/D_STAGE/RF_instance/U3024): (125.97, 94.64) --> (145.40, 37.97)

Finished Incremental Placement (cpu=0:00:05.2, real=0:00:05.0, mem=1359.8M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:07:02 mem=1360.6M) ***
Total net bbox length = 6.217e+03 (3.293e+03 2.924e+03) (ext = 5.260e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 990 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 990 insts, mean move: 0.67 um, max move: 11.98 um
	Max move on inst (DATAPATH_I/EX_STAGE/EXU_ALU/mult_37/U316): (55.89, 29.63) --> (67.26, 30.24)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1360.6MB
Summary Report:
Instances move: 990 (out of 990 movable)
Instances flipped: 0
Mean displacement: 0.67 um
Max displacement: 11.98 um (Instance: DATAPATH_I/EX_STAGE/EXU_ALU/mult_37/U316) (55.889, 29.6295) -> (67.26, 30.24)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Total net bbox length = 5.942e+03 (2.930e+03 3.012e+03) (ext = 5.200e+02)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1360.6MB
*** Finished refinePlace (0:07:02 mem=1360.6M) ***
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1033  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1033 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1033 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.620600e+03um
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.12 seconds, mem = 1360.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 3337
[NR-eGR] metal2  (2V) length: 2.497425e+03um, number of vias: 4129
[NR-eGR] metal3  (3H) length: 3.587185e+03um, number of vias: 1131
[NR-eGR] metal4  (4V) length: 1.468910e+03um, number of vias: 32
[NR-eGR] metal5  (5H) length: 2.176400e+02um, number of vias: 23
[NR-eGR] metal6  (6V) length: 5.348000e+01um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.824640e+03um, number of vias: 8652
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.161650e+02um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 1360.6M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:06.1, real=0:00:06.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1344.5M)
Extraction called for design 'DLX' of instances=990 and nets=8005 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1344.547M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:47, real = 0:00:47, mem = 1135.2M, totSessionCpu=0:07:03 **
#################################################################################
# Design Stage: PreRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1338.56)
Total number of fetched objects 1221
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1373.77 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1373.77 CPU=0:00:00.8 REAL=0:00:01.0)
*** Timing NOT met, worst failing slack is -0.047
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
Info: 0 don't touch net , 159 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:04.0/0:13:25.1 (0.5), mem = 1389.8M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 6964 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.047 TNS Slack -0.155 Density 7.51
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.047|-0.155|
|reg2reg   | 0.136| 0.000|
|HEPG      | 0.136| 0.000|
|All Paths |-0.047|-0.155|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|         End Point         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------+
|  -0.047|   -0.047|  -0.155|   -0.155|     7.51%|   0:00:00.0| 1424.9M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
|   0.015|    0.023|   0.000|    0.000|     7.51%|   0:00:00.0| 1432.9M|        NA|       NA| NA                        |
|   0.015|    0.023|   0.000|    0.000|     7.51%|   0:00:00.0| 1432.9M|   default|       NA| NA                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1432.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1432.9M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.023|0.000|
|reg2reg   |0.136|0.000|
|HEPG      |0.136|0.000|
|All Paths |0.023|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 7.51
*** Starting refinePlace (0:07:16 mem=1432.9M) ***
Total net bbox length = 5.944e+03 (2.931e+03 3.013e+03) (ext = 5.209e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 992 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1432.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 3 insts, mean move: 0.44 um, max move: 0.76 um
	Max move on inst (CU_I/FE_RC_3_0): (156.37, 21.84) --> (157.13, 21.84)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1432.9MB
Summary Report:
Instances move: 3 (out of 992 movable)
Instances flipped: 0
Mean displacement: 0.44 um
Max displacement: 0.76 um (Instance: CU_I/FE_RC_3_0) (156.37, 21.84) -> (157.13, 21.84)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
Total net bbox length = 5.944e+03 (2.932e+03 3.013e+03) (ext = 5.203e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1432.9MB
*** Finished refinePlace (0:07:16 mem=1432.9M) ***
*** maximum move = 0.76 um ***
*** Finished re-routing un-routed nets (1432.9M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1432.9M) ***
** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 7.51
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.023|0.000|
|reg2reg   |0.136|0.000|
|HEPG      |0.136|0.000|
|All Paths |0.023|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1432.9M) ***

*** SetupOpt [finish] : cpu/real = 0:00:12.3/0:00:12.3 (1.0), totSession cpu/real = 0:07:16.3/0:13:37.3 (0.5), mem = 1413.8M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 0 don't touch net , 159 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:16.4/0:13:37.5 (0.5), mem = 1389.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 7.51
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     7.51%|        -|   0.000|   0.000|   0:00:00.0| 1389.9M|
|     7.51%|        0|   0.000|   0.000|   0:00:00.0| 1389.9M|
|     7.50%|        1|   0.000|   0.000|   0:00:00.0| 1428.0M|
|     7.49%|        5|   0.000|   0.000|   0:00:00.0| 1428.0M|
|     7.49%|        0|   0.000|   0.000|   0:00:01.0| 1428.0M|
|     7.49%|        0|   0.000|   0.000|   0:00:00.0| 1428.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 7.49
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.8) (real = 0:00:02.0) **
*** Starting refinePlace (0:07:18 mem=1428.0M) ***
Total net bbox length = 5.942e+03 (2.931e+03 3.011e+03) (ext = 5.207e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 991 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1428.0MB
Summary Report:
Instances move: 0 (out of 991 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.942e+03 (2.931e+03 3.011e+03) (ext = 5.207e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1428.0MB
*** Finished refinePlace (0:07:18 mem=1428.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1428.0M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1428.0M) ***
*** AreaOpt [finish] : cpu/real = 0:00:02.1/0:00:02.0 (1.0), totSession cpu/real = 0:07:18.5/0:13:39.5 (0.5), mem = 1428.0M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1370.93M, totSessionCpu=0:07:19).
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS
Info: 0 don't touch net , 159 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:18.6/0:13:39.6 (0.5), mem = 1370.9M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|   7.49|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|   7.49| 0:00:00.0|  1390.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1390.0M) ***

*** DrvOpt [finish] : cpu/real = 0:00:03.5/0:00:03.5 (1.0), totSession cpu/real = 0:07:22.1/0:13:43.1 (0.5), mem = 1370.9M
End: GigaOpt postEco DRV Optimization

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'DLX' of instances=991 and nets=8006 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1357.414M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1034  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1034 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1034 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.622000e+03um
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1361.43 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1351.43)
Total number of fetched objects 1222
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1378.63 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1378.63 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:07:24 mem=1378.6M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:08, real = 0:01:08, mem = 1165.5M, totSessionCpu=0:07:24 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.011  |  0.136  |  0.011  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.492%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:08, real = 0:01:11, mem = 1166.2M, totSessionCpu=0:07:24 **
*** Finished optDesign ***
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:01:09, real = 0:01:11, mem = 1273.9M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-5140           3  Global net connect rules have not been c...
WARNING   IMPSP-315            3  Found %d instances insts with no PG Term...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-7098        223  WARNING: %s is an undriven net with %d f...
*** Message Summary: 233 warning(s), 0 error(s)

innovus 7> innovus 7> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): coherent-synthesis
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for Clk...
  clock_tree Clk contains 13 sinks and 0 clock gates.
  Extraction for Clk complete.
Extracting original clock gating for Clk done.
The skew group Clk/coherent-synthesis was created. It contains 13 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
innovus 8> get_ccopr[1D [1Dt_clock_trees *
Clk
innovus 9> set_ccopt_cloc[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D_property target_max_trans 0.05
innovus 10> set_ccopt_property target_max_trans 0.05[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1Dskew 0.02
innovus 11> set_ccopt_property target_skew 0.02[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1Dccopt [1D [1D_design
#% Begin ccopt_design (date=10/15 23:21:29, mem=1059.6M)
Turning off fast DC mode./nRuntime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               10.1
setNanoRouteMode -timingEngine                      {}
setExtractRCMode -engine                            preRoute
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -SIAware                            false
setOptMode -activeHoldViews                         { default }
setOptMode -activeSetupViews                        { default }
setOptMode -autoSetupViews                          { default}
setOptMode -autoTDGRSetupViews                      { default}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -optimizeFF                              true
setOptMode -preserveAllSequential                   true
setOptMode -setupTargetSlack                        0
setPlaceMode -maxRouteLayer                         6
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1259.7M, init mem=1276.4M)
*info: Placed = 991           
*info: Unplaced = 0           
Placement Density:7.49%(1728/23069)
Placement Density (including fixed std cells):7.49%(1728/23069)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1276.4M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 13 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 13 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1276.41 MB )
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1034  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1034 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1034 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.622000e+03um
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 3248
[NR-eGR] metal2  (2V) length: 2.312795e+03um, number of vias: 3995
[NR-eGR] metal3  (3H) length: 3.327090e+03um, number of vias: 1103
[NR-eGR] metal4  (4V) length: 1.409160e+03um, number of vias: 24
[NR-eGR] metal5  (5H) length: 5.904500e+01um, number of vias: 19
[NR-eGR] metal6  (6V) length: 5.796000e+01um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.166050e+03um, number of vias: 8389
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.161650e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1274.41 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
Initializing placement interface done.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cts_merge_clock_gates is set for at least one object
cts_merge_clock_logic is set for at least one object
route_type is set for at least one object
target_max_trans is set for at least one object
target_skew is set for at least one object
Route type trimming info:
  No route type modifications were made.
**ERROR: (IMPCCOPT-1349):	Clock tree Clk connects to 15 module(s) without definitions in the netlist.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree Clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
Clock tree balancer configuration for clock_tree Clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
Found 1 module instances of undefined cell reg_N32_0
Found 1 module instances of undefined cell reg_N32_1
Found 1 module instances of undefined cell reg_N32_10
Found 1 module instances of undefined cell reg_N32_11
Found 1 module instances of undefined cell reg_N32_12
Found 1 module instances of undefined cell reg_N32_13
Found 1 module instances of undefined cell reg_N32_14
Found 1 module instances of undefined cell reg_N32_2
Found 1 module instances of undefined cell reg_N32_3
Found 1 module instances of undefined cell reg_N32_4
Found 1 module instances of undefined cell reg_N32_5
Found 1 module instances of undefined cell reg_N32_6
Found 1 module instances of undefined cell reg_N32_7
Found 1 module instances of undefined cell reg_N32_8
Found 1 module instances of undefined cell reg_N32_9
CTS will not run on this clock tree.
For power domain auto-default:
  Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
  Inverters:   
  Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 23068.584um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner std-typ:both, late and power domain auto-default:
  Slew time target (leaf):    0.050ns
  Slew time target (trunk):   0.050ns
  Slew time target (top):     0.050ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.042ns
  Buffer max distance: 383.704um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=std-typ:both.late, optimalDrivingDistance=383.704um, saturatedSlew=0.043ns, speed=3996.916um per ns, cellArea=3.466um^2 per 1000um}
  Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=std-typ:both.late, optimalDrivingDistance=550.588um, saturatedSlew=0.043ns, speed=5629.734um per ns, cellArea=14.010um^2 per 1000um}
  Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=std-typ:both.late, optimalDrivingDistance=549.804um, saturatedSlew=0.043ns, speed=5842.763um per ns, cellArea=12.579um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group Clk/coherent-synthesis:
  Sources:                     pin Clk
  Total number of sinks:       13
  Delay constrained sinks:     13
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner std-typ:both.late:
  Skew target:                 0.020ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree Clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree Clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree Clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group Clk/coherent-synthesis with 13 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:01.8)

CCOpt configuration status: cannot run ccopt_design.
Check the log for details of problem(s) found:

---------------------------------------------------
Design configuration problems
---------------------------------------------------
One or more clock trees have configuration problems
---------------------------------------------------

Clock tree configuration problems:

------------------------------------------------------------------------
Clock tree    Problem
------------------------------------------------------------------------
Clk           Contains instances which have no definition in the netlist
------------------------------------------------------------------------


CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.2 real=0:00:02.3)
Runtime done. (took cpu=0:00:02.4 real=0:00:02.4)
Runtime Summary
===============
Clock Runtime:  (86%) Core CTS           2.01 (Init 2.01, Construction 0.00, Implementation 0.00, eGRPC 0.00, PostConditioning 0.00, Other 0.00)
Clock Runtime:   (0%) CTS services       0.00 (RefinePlace 0.00, EarlyGlobalClock 0.00, NanoRoute 0.00, ExtractRC 0.00, TimingAnalysis 0.00)
Clock Runtime:  (13%) Other CTS          0.30 (Init 0.30, CongRepair/EGR-DP 0.00, TimingUpdate 0.00, Other 0.00)
Clock Runtime: (100%) Total              2.31

**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
3

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-105            4  'setPlaceMode -maxRouteLayer' will becom...
ERROR     IMPCCOPT-1349        1  Clock tree %s connects to %d module(s) w...
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
*** Message Summary: 8 warning(s), 2 error(s)

#% End ccopt_design (date=10/15 23:21:31, total cpu=0:00:02.6, real=0:00:02.0, peak res=1074.7M, current mem=1074.7M)

innovus 12> ccopt_design[12Dset_ccopt_property target_skew 0.02[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1DtimeDesign -postCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1280.6M)
Extraction called for design 'DLX' of instances=991 and nets=8006 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1280.621M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1284.64)
Total number of fetched objects 1222
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1311.84 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1311.84 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:08:28 mem=1311.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.136  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.492%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.65 sec
Total Real time: 4.0 sec
Total Memory Usage: 1277.105469 Mbytes
0
innovus 13> innovus 13> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1087.9M, totSessionCpu=0:08:31 **
**INFO: User settings:
setExtractRCMode -engine                            preRoute
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -maxSkew                          false
setUsefulSkewMode -noBoundary                       false
setUsefulSkewMode -useCells                         {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -SIAware                            false
setOptMode -activeHoldViews                         { default }
setOptMode -activeSetupViews                        { default }
setOptMode -autoSetupViews                          { default}
setOptMode -autoTDGRSetupViews                      { default}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -optimizeFF                              true
setOptMode -preserveAllSequential                   false
setOptMode -setupTargetSlack                        0
setPlaceMode -maxRouteLayer                         6
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       single
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -skew                               true
setAnalysisMode -usefulSkew                         true
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1093.1M, totSessionCpu=0:08:32 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1301.9M)
Compute RC Scale Done ...

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.136  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.492%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1167.2M, totSessionCpu=0:08:33 **
** INFO : this run is activating low effort ccoptDesign flow
#optDebug: fT-E <X 2 0 0 1>
*** Starting optimizing excluded clock nets MEM= 1372.7M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1372.7M) ***
*** Starting optimizing excluded clock nets MEM= 1372.7M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1372.7M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 0 don't touch net , 159 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (81.9), totSession cpu/real = 0:08:33.4/0:16:53.8 (0.5), mem = 1372.7M
*** DrvOpt [finish] : cpu/real = 0:00:05.3/0:00:05.2 (1.0), totSession cpu/real = 0:08:38.6/0:16:59.0 (0.5), mem = 1380.7M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 0 don't touch net , 159 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:38.8/0:16:59.1 (0.5), mem = 1380.7M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 6964 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+---------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|         End Point         |
+--------+--------+----------+------------+--------+----------+---------+---------------------------+
|   0.000|   0.000|     7.49%|   0:00:00.0| 1399.8M|   default|       NA| NA                        |
+--------+--------+----------+------------+--------+----------+---------+---------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1399.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1399.8M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:12.3/0:00:12.3 (1.0), totSession cpu/real = 0:08:51.0/0:17:11.3 (0.5), mem = 1380.7M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 0 don't touch net , 159 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 0 don't touch net , 159 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:52.1/0:17:12.4 (0.5), mem = 1397.8M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.005  TNS Slack 0.000 Density 7.49
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     7.49%|        -|   0.005|   0.000|   0:00:00.0| 1397.8M|
|     7.49%|        0|   0.005|   0.000|   0:00:00.0| 1437.4M|
|     7.49%|        0|   0.005|   0.000|   0:00:00.0| 1437.4M|
|     7.49%|        0|   0.005|   0.000|   0:00:00.0| 1437.4M|
|     7.49%|        0|   0.005|   0.000|   0:00:01.0| 1437.4M|
|     7.49%|        0|   0.005|   0.000|   0:00:00.0| 1437.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.005  TNS Slack 0.000 Density 7.49
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.7) (real = 0:00:03.0) **
*** Starting refinePlace (0:08:54 mem=1437.4M) ***
Total net bbox length = 5.942e+03 (2.931e+03 3.011e+03) (ext = 5.207e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 991 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1437.4MB
Summary Report:
Instances move: 0 (out of 991 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.942e+03 (2.931e+03 3.011e+03) (ext = 5.207e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1437.4MB
*** Finished refinePlace (0:08:54 mem=1437.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1437.4M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1437.4M) ***
*** AreaOpt [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:08:54.2/0:17:14.5 (0.5), mem = 1437.4M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1378.35M, totSessionCpu=0:08:54).
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1034  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1034 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1034 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.622000e+03um
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 3248
[NR-eGR] metal2  (2V) length: 2.312795e+03um, number of vias: 3995
[NR-eGR] metal3  (3H) length: 3.327090e+03um, number of vias: 1103
[NR-eGR] metal4  (4V) length: 1.409160e+03um, number of vias: 24
[NR-eGR] metal5  (5H) length: 5.904500e+01um, number of vias: 19
[NR-eGR] metal6  (6V) length: 5.796000e+01um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.166050e+03um, number of vias: 8389
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.161650e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 1364.83 MB )
Extraction called for design 'DLX' of instances=991 and nets=8006 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1364.832M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1366.85)
Total number of fetched objects 1222
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1385.05 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1385.05 CPU=0:00:01.0 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
Info: 0 don't touch net , 159 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:56.1/0:17:16.4 (0.5), mem = 1385.1M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|   7.49|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|   7.49| 0:00:00.0|  1436.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1436.1M) ***

*** DrvOpt [finish] : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 0:08:59.8/0:17:20.1 (0.5), mem = 1417.1M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:09:00 mem=1417.1M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 991 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 79.077%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1417.1M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1417.1MB
Summary Report:
Instances move: 0 (out of 991 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1417.1MB
*** Finished refinePlace (0:09:00 mem=1417.1M) ***
#optDebug: fT-D <X 1 0 0 0>

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'DLX' of instances=991 and nets=8006 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1364.543M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1366.56)
Total number of fetched objects 1222
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1393.76 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1393.76 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:09:01 mem=1393.8M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 1173.0M, totSessionCpu=0:09:01 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.136  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.492%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:33, mem = 1173.6M, totSessionCpu=0:09:02 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
0
innovus 14> innovus 14> *INFO: Adding fillers to top-module.
*INFO:   Added 2377 filler insts (cell FILLCELL_X32 / prefix FILLER).
*INFO:   Added 64 filler insts (cell FILLCELL_X16 / prefix FILLER).
*INFO:   Added 121 filler insts (cell FILLCELL_X8 / prefix FILLER).
*INFO:   Added 184 filler insts (cell FILLCELL_X4 / prefix FILLER).
*INFO:   Added 1435 filler insts (cell FILLCELL_X1 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
*INFO: Total 4181 filler insts added - prefix FILLER (CPU: 0:00:00.7).
For 4181 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
innovus 14> #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
Running Native NanoRoute ...
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1092.34 (MB), peak = 1194.18 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           10.1
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -engine                                        preRoute
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        false
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1302.8M, init mem=1302.8M)
*info: Placed = 5172          
*info: Unplaced = 0           
Placement Density:100.00%(23069/23069)
Placement Density (including fixed std cells):100.00%(23069/23069)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1302.8M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1302.8M) ***

globalDetailRoute

#Start globalDetailRoute on Tue Oct 15 23:24:53 2024
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=8006)
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
#Start routing data preparation on Tue Oct 15 23:24:53 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 7854 nets.
#Voltage range [1.100 - 1.100] has 16 nets.
#Voltage range [0.000 - 0.000] has 136 nets.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1098.51 (MB), peak = 1194.18 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1098.87 (MB), peak = 1194.18 (MB)
#
#Finished routing data preparation on Tue Oct 15 23:24:54 2024
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.98 (MB)
#Total memory = 1098.97 (MB)
#Peak memory = 1194.18 (MB)
#
#
#Start global routing on Tue Oct 15 23:24:54 2024
#
#
#Start global routing initialization on Tue Oct 15 23:24:54 2024
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Oct 15 23:24:54 2024
#
#Start routing resource analysis on Tue Oct 15 23:24:54 2024
#
#Routing resource analysis is done on Tue Oct 15 23:24:54 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        1152           0        6006     7.98%
#  metal2         V         857           0        6006     0.00%
#  metal3         H        1152           0        6006     0.00%
#  metal4         V         581           0        6006     0.00%
#  metal5         H         575           0        6006     0.00%
#  metal6         V         581           0        6006     0.00%
#  metal7         H         191           0        6006     0.00%
#  metal8         V         193           0        6006     2.41%
#  metal9         H          73           4        6006    10.01%
#  metal10        V          59          18        6006    25.41%
#  --------------------------------------------------------------
#  Total                   5414       2.86%       60060     4.58%
#
#
#
#
#Global routing data preparation is done on Tue Oct 15 23:24:54 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1100.38 (MB), peak = 1194.18 (MB)
#
#
#Global routing initialization is done on Tue Oct 15 23:24:54 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1100.45 (MB), peak = 1194.18 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1103.59 (MB), peak = 1194.18 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1103.85 (MB), peak = 1194.18 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 6972 (skipped).
#Total number of routable nets = 1034.
#Total number of nets in the design = 8006.
#
#1034 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1034  
#-----------------------------
#        Total            1034  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1034  
#-----------------------------
#        Total            1034  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        1(0.02%)   (0.02%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   metal1(H)    |             41.00 |             44.00 |    44.80    11.20   100.80    39.20 |
[hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (metal1)    41.00 | (metal1)    44.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 6003 um.
#Total half perimeter of net bounding box = 7184 um.
#Total wire length on LAYER metal1 = 6 um.
#Total wire length on LAYER metal2 = 2459 um.
#Total wire length on LAYER metal3 = 2923 um.
#Total wire length on LAYER metal4 = 573 um.
#Total wire length on LAYER metal5 = 42 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4912
#Up-Via Summary (total 4912):
#           
#-----------------------
# metal1           3060
# metal2           1590
# metal3            254
# metal4              8
#-----------------------
#                  4912 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.25 (MB)
#Total memory = 1104.21 (MB)
#Peak memory = 1194.18 (MB)
#
#Finished global routing on Tue Oct 15 23:24:55 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1103.08 (MB), peak = 1194.18 (MB)
#Start Track Assignment.
#Done with 1052 horizontal wires in 3 hboxes and 1172 vertical wires in 3 hboxes.
#Done with 246 horizontal wires in 3 hboxes and 297 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1         5.52 	  0.00%  	  0.00% 	  0.00%
# metal2      2464.07 	  0.08%  	  0.00% 	  0.00%
# metal3      2883.92 	  0.06%  	  0.00% 	  0.00%
# metal4       574.70 	  0.00%  	  0.00% 	  0.00%
# metal5        41.28 	  0.00%  	  0.00% 	  0.00%
# metal6         0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        5969.48  	  0.06% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 6526 um.
#Total half perimeter of net bounding box = 7184 um.
#Total wire length on LAYER metal1 = 381 um.
#Total wire length on LAYER metal2 = 2440 um.
#Total wire length on LAYER metal3 = 3085 um.
#Total wire length on LAYER metal4 = 579 um.
#Total wire length on LAYER metal5 = 41 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4912
#Up-Via Summary (total 4912):
#           
#-----------------------
# metal1           3060
# metal2           1590
# metal3            254
# metal4              8
#-----------------------
#                  4912 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1103.31 (MB), peak = 1194.18 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 10.41 (MB)
#Total memory = 1103.32 (MB)
#Peak memory = 1194.18 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1113.96 (MB), peak = 1194.18 (MB)
#Complete Detail Routing.
#Total wire length = 6872 um.
#Total half perimeter of net bounding box = 7184 um.
#Total wire length on LAYER metal1 = 402 um.
#Total wire length on LAYER metal2 = 3401 um.
#Total wire length on LAYER metal3 = 2710 um.
#Total wire length on LAYER metal4 = 319 um.
#Total wire length on LAYER metal5 = 41 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 5137
#Up-Via Summary (total 5137):
#           
#-----------------------
# metal1           3236
# metal2           1755
# metal3            140
# metal4              6
#-----------------------
#                  5137 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 8.53 (MB)
#Total memory = 1111.85 (MB)
#Peak memory = 1194.18 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1112.95 (MB), peak = 1194.18 (MB)
#CELL_VIEW DLX,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Oct 15 23:25:05 2024
#
#
#Start Post Route Wire Spread.
#Done with 253 horizontal wires in 5 hboxes and 97 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 6975 um.
#Total half perimeter of net bounding box = 7184 um.
#Total wire length on LAYER metal1 = 402 um.
#Total wire length on LAYER metal2 = 3428 um.
#Total wire length on LAYER metal3 = 2779 um.
#Total wire length on LAYER metal4 = 325 um.
#Total wire length on LAYER metal5 = 41 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 5137
#Up-Via Summary (total 5137):
#           
#-----------------------
# metal1           3236
# metal2           1755
# metal3            140
# metal4              6
#-----------------------
#                  5137 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1112.32 (MB), peak = 1194.18 (MB)
#CELL_VIEW DLX,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1112.32 (MB), peak = 1194.18 (MB)
#CELL_VIEW DLX,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 6975 um.
#Total half perimeter of net bounding box = 7184 um.
#Total wire length on LAYER metal1 = 402 um.
#Total wire length on LAYER metal2 = 3428 um.
#Total wire length on LAYER metal3 = 2779 um.
#Total wire length on LAYER metal4 = 325 um.
#Total wire length on LAYER metal5 = 41 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 5137
#Up-Via Summary (total 5137):
#           
#-----------------------
# metal1           3236
# metal2           1755
# metal3            140
# metal4              6
#-----------------------
#                  5137 
#
#detailRoute Statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 6.88 (MB)
#Total memory = 1110.20 (MB)
#Peak memory = 1194.18 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 1.59 (MB)
#Total memory = 1093.99 (MB)
#Peak memory = 1194.18 (MB)
#Number of warnings = 3
#Total number of warnings = 5
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Oct 15 23:25:07 2024
#
#Default setup view is reset to default.
#Default setup view is reset to default.
#routeDesign: cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1069.73 (MB), peak = 1194.18 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

innovus 14> 
innovus 14> optDesign -postCTS[18DtimeDesign -postCTS[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D[1D [1D-postRoute
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
Extraction called for design 'DLX' of instances=5172 and nets=8006 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile /tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1288.6M)
Extracted 10.0227% (CPU Time= 0:00:00.1  MEM= 1354.1M)
Extracted 20.0187% (CPU Time= 0:00:00.1  MEM= 1354.1M)
Extracted 30.0147% (CPU Time= 0:00:00.1  MEM= 1354.1M)
Extracted 40.024% (CPU Time= 0:00:00.2  MEM= 1354.1M)
Extracted 50.02% (CPU Time= 0:00:00.2  MEM= 1354.1M)
Extracted 60.016% (CPU Time= 0:00:00.2  MEM= 1354.1M)
Extracted 70.0253% (CPU Time= 0:00:00.2  MEM= 1354.1M)
Extracted 80.0213% (CPU Time= 0:00:00.2  MEM= 1354.1M)
Extracted 90.0173% (CPU Time= 0:00:00.2  MEM= 1354.1M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 1354.1M)
Number of Extracted Resistors     : 12640
Number of Extracted Ground Cap.   : 13668
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:02.0  MEM: 1322.129M)
Starting delay calculation for Setup views
AAE DB initialization (MEM=1311.22 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1311.22)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 1222
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1365.5 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1346.42 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:10:05 mem=1338.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.136  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.492%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.94 sec
Total Real time: 6.0 sec
Total Memory Usage: 1306.683594 Mbytes
0
innovus 15> innovus 15> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1103.2M, totSessionCpu=0:10:09 **
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           10.1
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -coupled                                       false
setExtractRCMode -engine                                        postRoute
setUsefulSkewMode -ecoRoute                                     false
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -maxSkew                                      false
setUsefulSkewMode -noBoundary                                   false
setUsefulSkewMode -useCells                                     {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        false
setOptMode -activeSetupViews                                    { default }
setOptMode -autoSetupViews                                      { default}
setOptMode -autoTDGRSetupViews                                  { default}
setOptMode -drcMargin                                           0
setOptMode -fixDrc                                              true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -maxRouteLayer                                     6
setPlaceMode -place_design_floorplan_mode                       false
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          auto
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   single
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -skew                                           true
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1109.0M, totSessionCpu=0:10:09 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1331.4M, init mem=1331.4M)
*info: Placed = 5172          
*info: Unplaced = 0           
Placement Density:100.00%(23069/23069)
Placement Density (including fixed std cells):100.00%(23069/23069)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:01.0; mem=1331.4M)
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'DLX' of instances=5172 and nets=8006 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile /tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1323.4M)
Extracted 10.0227% (CPU Time= 0:00:00.2  MEM= 1389.0M)
Extracted 20.0187% (CPU Time= 0:00:00.2  MEM= 1389.0M)
Extracted 30.0147% (CPU Time= 0:00:00.2  MEM= 1389.0M)
Extracted 40.024% (CPU Time= 0:00:00.2  MEM= 1389.0M)
Extracted 50.02% (CPU Time= 0:00:00.2  MEM= 1389.0M)
Extracted 60.016% (CPU Time= 0:00:00.3  MEM= 1389.0M)
Extracted 70.0253% (CPU Time= 0:00:00.3  MEM= 1389.0M)
Extracted 80.0213% (CPU Time= 0:00:00.3  MEM= 1389.0M)
Extracted 90.0173% (CPU Time= 0:00:00.3  MEM= 1389.0M)
Extracted 100% (CPU Time= 0:00:00.4  MEM= 1389.0M)
Number of Extracted Resistors     : 12640
Number of Extracted Ground Cap.   : 13668
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:01.0  MEM: 1356.988M)
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1345.47)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 1222
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1372.67 CPU=0:00:00.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1372.67 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:10:13 mem=1372.7M)

Active hold views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (HoldAware) cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:10:13 mem=1387.9M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PostRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1376.42)
Total number of fetched objects 1222
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1372.67 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1372.67 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:10:14 mem=1372.7M)

------------------------------------------------------------
     Initial Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.136  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.492%
       (100.000% with Fillers)
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1111.3M, totSessionCpu=0:10:14 **
Info: Done creating the CCOpt slew target map.
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  8005 (unrouted=6972, trialRouted=0, noStatus=0, routed=1033, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6972, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 0
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one object
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    force_design_routing_status: 1 (default: auto)
    route_type is set for at least one object
    target_max_trans is set for at least one object
    target_skew is set for at least one object
    Route type trimming info:
      No route type modifications were made.
**ERROR: (IMPCCOPT-1349):	Clock tree Clk connects to 15 module(s) without definitions in the netlist.
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree Clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
    Clock tree balancer configuration for clock_tree Clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    Found 1 module instances of undefined cell reg_N32_0
    Found 1 module instances of undefined cell reg_N32_1
    Found 1 module instances of undefined cell reg_N32_10
    Found 1 module instances of undefined cell reg_N32_11
    Found 1 module instances of undefined cell reg_N32_12
    Found 1 module instances of undefined cell reg_N32_13
    Found 1 module instances of undefined cell reg_N32_14
    Found 1 module instances of undefined cell reg_N32_2
    Found 1 module instances of undefined cell reg_N32_3
    Found 1 module instances of undefined cell reg_N32_4
    Found 1 module instances of undefined cell reg_N32_5
    Found 1 module instances of undefined cell reg_N32_6
    Found 1 module instances of undefined cell reg_N32_7
    Found 1 module instances of undefined cell reg_N32_8
    Found 1 module instances of undefined cell reg_N32_9
    CTS will not run on this clock tree.
    For power domain auto-default:
      Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
      Inverters:   
      Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
      Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 23068.584um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner std-typ:both, late and power domain auto-default:
      Slew time target (leaf):    0.050ns
      Slew time target (trunk):   0.050ns
      Slew time target (top):     0.050ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.042ns
      Buffer max distance: 383.704um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=std-typ:both.late, optimalDrivingDistance=383.704um, saturatedSlew=0.043ns, speed=4030.504um per ns, cellArea=3.466um^2 per 1000um}
      Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=std-typ:both.late, optimalDrivingDistance=550.588um, saturatedSlew=0.043ns, speed=5682.023um per ns, cellArea=14.010um^2 per 1000um}
      Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=std-typ:both.late, optimalDrivingDistance=549.600um, saturatedSlew=0.044ns, speed=5878.075um per ns, cellArea=12.584um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group Clk/coherent-synthesis:
      Sources:                     pin Clk
      Total number of sinks:       13
      Delay constrained sinks:     13
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner std-typ:both.late:
      Skew target:                 0.020ns
    Primary reporting skew groups are:
    skew_group Clk/coherent-synthesis with 13 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:02.5 real=0:00:02.5)
    
    CCOpt configuration status: cannot run ccopt_design.
    Check the log for details of problem(s) found:
    
    ---------------------------------------------------
    Design configuration problems
    ---------------------------------------------------
    One or more clock trees have configuration problems
    ---------------------------------------------------
    
    Clock tree configuration problems:
    
    ------------------------------------------------------------------------
    Clock tree    Problem
    ------------------------------------------------------------------------
    Clk           Contains instances which have no definition in the netlist
    ------------------------------------------------------------------------
    
    
    Failed to PreBalance
**ERROR: (IMPCCOPT-2191):	CCOpt-PRO cannot initialize.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
**ERROR: (IMPCCOPT-2191):	CCOpt-PRO cannot initialize.
Restoring CTS place status for unmodified clock tree cells and sinks.
DoPostRouteOptimization failed
PRO done. (took cpu=0:00:02.6 real=0:00:02.6)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
ERROR: 'ccopt_pro failed, refer to earlier error messages.' while running ccopt_pro
**INFO: Start fixing DRV (Mem = 1309.15M) ...
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -postRoute -maintainWNS -setupTNSCostFactor 0.3 -max_tran -max_cap -maxLocalDensity 0.96 -numThreads 1 
Info: 0 don't touch net , 159 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:16.9/0:20:09.5 (0.5), mem = 1309.2M
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 100.00|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 100.00| 0:00:00.0|  1445.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1445.8M) ***

*** DrvOpt [finish] : cpu/real = 0:00:05.0/0:00:05.0 (1.0), totSession cpu/real = 0:10:21.8/0:20:14.5 (0.5), mem = 1426.7M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1378.72M).

------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.08min real=0.08min mem=1378.7M)                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.136  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.492%
       (100.000% with Fillers)
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 1167.9M, totSessionCpu=0:10:22 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1167.9M, totSessionCpu=0:10:22 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1378.73M, totSessionCpu=0:10:22).
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1168.0M, totSessionCpu=0:10:22 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : 0.136 ns

Start Layer Assignment ...
WNS(0.136ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 8006.
No critical nets selected. Skipped !

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.005 ns

Start Layer Assignment ...
WNS(0.005ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 8006.
No critical nets selected. Skipped !

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.136  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.492%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1121.2M, totSessionCpu=0:10:23 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:10:23 mem=1333.4M) ***
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 5172 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1333.4MB
*** Finished refinePlace (0:10:23 mem=1333.4M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#Start globalDetailRoute on Tue Oct 15 23:25:55 2024
#
#num needed restored net=0
#need_extraction net=0 (total=8006)
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Tue Oct 15 23:25:55 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 7854 nets.
#Voltage range [1.100 - 1.100] has 16 nets.
#Voltage range [0.000 - 0.000] has 136 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1122.92 (MB), peak = 1194.18 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1122.92 (MB), peak = 1194.18 (MB)
#
#Finished routing data preparation on Tue Oct 15 23:25:55 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.76 (MB)
#Total memory = 1122.92 (MB)
#Peak memory = 1194.18 (MB)
#
#
#Start global routing on Tue Oct 15 23:25:55 2024
#
#
#Start global routing initialization on Tue Oct 15 23:25:55 2024
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.77 (MB)
#Total memory = 1122.92 (MB)
#Peak memory = 1194.18 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1125.04 (MB), peak = 1194.18 (MB)
#Complete Detail Routing.
#Total wire length = 6975 um.
#Total half perimeter of net bounding box = 7184 um.
#Total wire length on LAYER metal1 = 402 um.
#Total wire length on LAYER metal2 = 3428 um.
#Total wire length on LAYER metal3 = 2779 um.
#Total wire length on LAYER metal4 = 325 um.
#Total wire length on LAYER metal5 = 41 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 5137
#Up-Via Summary (total 5137):
#           
#-----------------------
# metal1           3236
# metal2           1755
# metal3            140
# metal4              6
#-----------------------
#                  5137 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1122.92 (MB)
#Peak memory = 1194.18 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Oct 15 23:25:56 2024
#
#
#Start Post Route Wire Spread.
#Done with 56 horizontal wires in 5 hboxes and 13 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 6989 um.
#Total half perimeter of net bounding box = 7184 um.
#Total wire length on LAYER metal1 = 402 um.
#Total wire length on LAYER metal2 = 3431 um.
#Total wire length on LAYER metal3 = 2789 um.
#Total wire length on LAYER metal4 = 326 um.
#Total wire length on LAYER metal5 = 41 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 5137
#Up-Via Summary (total 5137):
#           
#-----------------------
# metal1           3236
# metal2           1755
# metal3            140
# metal4              6
#-----------------------
#                  5137 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1125.06 (MB), peak = 1194.18 (MB)
#CELL_VIEW DLX,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 6989 um.
#Total half perimeter of net bounding box = 7184 um.
#Total wire length on LAYER metal1 = 402 um.
#Total wire length on LAYER metal2 = 3431 um.
#Total wire length on LAYER metal3 = 2789 um.
#Total wire length on LAYER metal4 = 326 um.
#Total wire length on LAYER metal5 = 41 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 5137
#Up-Via Summary (total 5137):
#           
#-----------------------
# metal1           3236
# metal2           1755
# metal3            140
# metal4              6
#-----------------------
#                  5137 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.02 (MB)
#Total memory = 1122.94 (MB)
#Peak memory = 1194.18 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.18 (MB)
#Total memory = 1122.41 (MB)
#Peak memory = 1194.18 (MB)
#Number of warnings = 3
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Oct 15 23:25:56 2024
#
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1122.5M, totSessionCpu=0:10:24 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
Extraction called for design 'DLX' of instances=5172 and nets=8006 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile /tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1335.4M)
Extracted 10.0223% (CPU Time= 0:00:00.2  MEM= 1401.0M)
Extracted 20.0184% (CPU Time= 0:00:00.2  MEM= 1401.0M)
Extracted 30.0144% (CPU Time= 0:00:00.2  MEM= 1401.0M)
Extracted 40.0236% (CPU Time= 0:00:00.2  MEM= 1401.0M)
Extracted 50.0197% (CPU Time= 0:00:00.2  MEM= 1401.0M)
Extracted 60.0158% (CPU Time= 0:00:00.2  MEM= 1401.0M)
Extracted 70.025% (CPU Time= 0:00:00.2  MEM= 1401.0M)
Extracted 80.021% (CPU Time= 0:00:00.3  MEM= 1401.0M)
Extracted 90.0171% (CPU Time= 0:00:00.3  MEM= 1401.0M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 1401.0M)
Number of Extracted Resistors     : 12750
Number of Extracted Ground Cap.   : 13778
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:02.0  MEM: 1369.715M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PostRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1358.2)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 1222
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1385.39 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1385.39 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:10:27 mem=1385.4M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.135  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.492%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 1130.8M, totSessionCpu=0:10:27 **
Executing marking Critical Nets1
Footprint XOR2_X1 has at least 2 pins...
Footprint XNOR2_X1 has at least 3 pins...
Footprint TLAT_X1 has at least 4 pins...
Footprint SDFF_X1 has at least 5 pins...
*** Number of Vt Cells Partition = 1
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 1130.8M, totSessionCpu=0:10:27 **

------------------------------------------------------------
     optDesign Final Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.135  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.492%
       (100.000% with Fillers)
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:22, mem = 1130.9M, totSessionCpu=0:10:27 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
innovus 16> innovus 16> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1124.4M, totSessionCpu=0:10:29 **
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           10.1
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -coupled                                       false
setExtractRCMode -engine                                        postRoute
setUsefulSkewMode -ecoRoute                                     false
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -maxSkew                                      false
setUsefulSkewMode -noBoundary                                   false
setUsefulSkewMode -useCells                                     {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        false
setOptMode -activeHoldViews                                     { default }
setOptMode -activeSetupViews                                    { default }
setOptMode -autoHoldViews                                       { default}
setOptMode -autoSetupViews                                      { default}
setOptMode -autoTDGRSetupViews                                  { default}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -drcMargin                                           0
setOptMode -fixDrc                                              true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setSIMode -si_reselection                                       slack
setPlaceMode -maxRouteLayer                                     6
setPlaceMode -place_design_floorplan_mode                       false
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          auto
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   single
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -skew                                           true
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1130.1M, totSessionCpu=0:10:30 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1340.4M, init mem=1340.4M)
*info: Placed = 5172          
*info: Unplaced = 0           
Placement Density:100.00%(23069/23069)
Placement Density (including fixed std cells):100.00%(23069/23069)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1340.4M)
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'DLX' of instances=5172 and nets=8006 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile /tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1331.4M)
Extracted 10.0223% (CPU Time= 0:00:00.2  MEM= 1397.0M)
Extracted 20.0184% (CPU Time= 0:00:00.2  MEM= 1397.0M)
Extracted 30.0144% (CPU Time= 0:00:00.2  MEM= 1397.0M)
Extracted 40.0236% (CPU Time= 0:00:00.2  MEM= 1397.0M)
Extracted 50.0197% (CPU Time= 0:00:00.3  MEM= 1397.0M)
Extracted 60.0158% (CPU Time= 0:00:00.3  MEM= 1397.0M)
Extracted 70.025% (CPU Time= 0:00:00.3  MEM= 1397.0M)
Extracted 80.021% (CPU Time= 0:00:00.3  MEM= 1397.0M)
Extracted 90.0171% (CPU Time= 0:00:00.4  MEM= 1397.0M)
Extracted 100% (CPU Time= 0:00:00.4  MEM= 1397.0M)
Number of Extracted Resistors     : 12750
Number of Extracted Ground Cap.   : 13778
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:02.0  MEM: 1364.973M)
**ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
**ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:10:33 mem=1355.5M ***
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1353.45)
Total number of fetched objects 1222
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1380.65 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1380.65 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:10:34 mem=1380.7M)
Done building cte hold timing graph (fixHold) cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:10:34 mem=1380.7M ***
Done building hold timer [283 node(s), 514 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.8 real=0:00:01.0 totSessionCpu=0:10:34 mem=1395.9M ***
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PostRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1384.4)
Total number of fetched objects 1222
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1380.65 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1380.65 CPU=0:00:00.8 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:00.0 totSessionCpu=0:10:36 mem=1380.7M)
Done building cte setup timing graph (fixHold) cpu=0:00:03.0 real=0:00:02.0 totSessionCpu=0:10:36 mem=1380.7M ***

*Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: default

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.135  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.180  |  0.078  | -0.180  |
|           TNS (ns):| -1.910  |  0.000  | -1.910  |
|    Violating Paths:|   13    |    0    |   13    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.492%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1135.0M, totSessionCpu=0:10:36 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:36.3/0:20:35.0 (0.5), mem = 1345.9M
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 159 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:10:37 mem=1460.3M density=100.000% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
|   0|  -0.180|    -1.91|      13|          0|       0(     0)|   100.00%|   0:00:00.0|  1460.3M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
|   0|  -0.180|    -1.91|      13|          0|       0(     0)|   100.00%|   0:00:00.0|  1460.3M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 2 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------


*** Finished Core Fixing (fixHold) cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:10:37 mem=1460.3M density=100.000% ***


*** Finish Post Route Hold Fixing (cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:10:37 mem=1460.3M density=100.000%) ***
*** HoldOpt [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:10:36.9/0:20:35.5 (0.5), mem = 1441.2M
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1184.3M, totSessionCpu=0:10:37 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/opt_timing_graph_8GqFk6/timingGraph.tgz -dir /tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/opt_timing_graph_8GqFk6 -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1405.25)
Total number of fetched objects 1222
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1404.57 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1404.57 CPU=0:00:00.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:10:39 mem=1404.6M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/opt_timing_graph_8GqFk6/timingGraph.tgz -dir /tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/opt_timing_graph_8GqFk6 -prefix timingGraph'
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.135  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.180  |  0.078  | -0.180  |
|           TNS (ns):| -1.910  |  0.000  | -1.910  |
|    Violating Paths:|   13    |    0    |   13    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.492%
       (100.000% with Fillers)
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:14, mem = 1245.1M, totSessionCpu=0:10:40 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
innovus 17> innovus 17> The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=10/15 23:26:40, mem=1191.8M)
% Begin Save ccopt configuration ... (date=10/15 23:26:40, mem=1191.8M)
% End Save ccopt configuration ... (date=10/15 23:26:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=1192.5M, current mem=1192.5M)
% Begin Save netlist data ... (date=10/15 23:26:40, mem=1192.5M)
Writing Binary DB to DLX_13.dat/DLX.v.bin in single-threaded mode...
% End Save netlist data ... (date=10/15 23:26:41, total cpu=0:00:00.1, real=0:00:01.0, peak res=1192.5M, current mem=1192.5M)
Saving symbol-table file ...
Saving congestion map file DLX_13.dat/DLX.route.congmap.gz ...
% Begin Save AAE data ... (date=10/15 23:26:41, mem=1192.8M)
Saving AAE Data ...
% End Save AAE data ... (date=10/15 23:26:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1192.8M, current mem=1192.8M)
Saving preference file DLX_13.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=10/15 23:26:42, mem=1193.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=10/15 23:26:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1193.1M, current mem=1193.1M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=10/15 23:26:42, mem=1193.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=10/15 23:26:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1193.1M, current mem=1193.1M)
% Begin Save routing data ... (date=10/15 23:26:42, mem=1193.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1395.2M) ***
% End Save routing data ... (date=10/15 23:26:43, total cpu=0:00:00.1, real=0:00:01.0, peak res=1193.1M, current mem=1193.1M)
Saving property file DLX_13.dat/DLX.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1398.2M) ***
#Saving pin access data to file DLX_13.dat/DLX.apa ...
#
% Begin Save power constraints data ... (date=10/15 23:26:43, mem=1193.1M)
% End Save power constraints data ... (date=10/15 23:26:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1193.1M, current mem=1193.1M)
Generated self-contained design DLX_13.dat
#% End save design ... (date=10/15 23:26:58, total cpu=0:00:15.0, real=0:00:18.0, peak res=1197.4M, current mem=1197.4M)
*** Message Summary: 0 warning(s), 0 error(s)

The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=10/15 23:26:58, mem=1197.4M)
% Begin Save ccopt configuration ... (date=10/15 23:26:58, mem=1197.4M)
% End Save ccopt configuration ... (date=10/15 23:26:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1197.4M, current mem=1197.4M)
% Begin Save netlist data ... (date=10/15 23:26:58, mem=1197.4M)
Writing Binary DB to DLX_13.dat.tmp/DLX.v.bin in single-threaded mode...
% End Save netlist data ... (date=10/15 23:26:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=1197.4M, current mem=1197.4M)
Saving symbol-table file ...
Saving congestion map file DLX_13.dat.tmp/DLX.route.congmap.gz ...
% Begin Save AAE data ... (date=10/15 23:26:59, mem=1197.4M)
Saving AAE Data ...
% End Save AAE data ... (date=10/15 23:26:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1197.4M, current mem=1197.4M)
Saving preference file DLX_13.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=10/15 23:26:59, mem=1197.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=10/15 23:27:00, total cpu=0:00:00.1, real=0:00:01.0, peak res=1197.6M, current mem=1197.6M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=10/15 23:27:00, mem=1197.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=10/15 23:27:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1197.6M, current mem=1197.6M)
% Begin Save routing data ... (date=10/15 23:27:00, mem=1197.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1416.9M) ***
% End Save routing data ... (date=10/15 23:27:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=1197.6M, current mem=1197.6M)
Saving property file DLX_13.dat.tmp/DLX.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1419.9M) ***
#Saving pin access data to file DLX_13.dat.tmp/DLX.apa ...
#
% Begin Save power constraints data ... (date=10/15 23:27:01, mem=1197.6M)
% End Save power constraints data ... (date=10/15 23:27:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1197.6M, current mem=1197.6M)
Generated self-contained design DLX_13.dat.tmp
#% End save design ... (date=10/15 23:27:15, total cpu=0:00:14.6, real=0:00:17.0, peak res=1197.6M, current mem=1196.7M)
*** Message Summary: 0 warning(s), 0 error(s)

The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=10/15 23:27:15, mem=1196.7M)
% Begin Save ccopt configuration ... (date=10/15 23:27:15, mem=1196.7M)
% End Save ccopt configuration ... (date=10/15 23:27:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.7M, current mem=1196.7M)
% Begin Save netlist data ... (date=10/15 23:27:15, mem=1196.7M)
Writing Binary DB to DLX_13.dat.tmp/DLX.v.bin in single-threaded mode...
% End Save netlist data ... (date=10/15 23:27:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.7M, current mem=1196.7M)
Saving symbol-table file ...
Saving congestion map file DLX_13.dat.tmp/DLX.route.congmap.gz ...
% Begin Save AAE data ... (date=10/15 23:27:16, mem=1196.7M)
Saving AAE Data ...
% End Save AAE data ... (date=10/15 23:27:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.7M, current mem=1196.7M)
Saving preference file DLX_13.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=10/15 23:27:16, mem=1196.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=10/15 23:27:17, total cpu=0:00:00.1, real=0:00:01.0, peak res=1196.7M, current mem=1196.7M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=10/15 23:27:17, mem=1196.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=10/15 23:27:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=1196.7M, current mem=1196.7M)
% Begin Save routing data ... (date=10/15 23:27:17, mem=1196.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1416.5M) ***
% End Save routing data ... (date=10/15 23:27:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=1196.7M, current mem=1196.7M)
Saving property file DLX_13.dat.tmp/DLX.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1419.5M) ***
#Saving pin access data to file DLX_13.dat.tmp/DLX.apa ...
#
% Begin Save power constraints data ... (date=10/15 23:27:18, mem=1196.7M)
% End Save power constraints data ... (date=10/15 23:27:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1196.7M, current mem=1196.7M)
Generated self-contained design DLX_13.dat.tmp
#% End save design ... (date=10/15 23:27:33, total cpu=0:00:16.2, real=0:00:18.0, peak res=1196.7M, current mem=1196.7M)
*** Message Summary: 0 warning(s), 0 error(s)

The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=10/15 23:27:33, mem=1196.7M)
% Begin Save ccopt configuration ... (date=10/15 23:27:33, mem=1196.7M)
% End Save ccopt configuration ... (date=10/15 23:27:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1196.7M, current mem=1196.7M)
% Begin Save netlist data ... (date=10/15 23:27:34, mem=1196.7M)
Writing Binary DB to DLX_13.dat.tmp/DLX.v.bin in single-threaded mode...
% End Save netlist data ... (date=10/15 23:27:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1196.7M, current mem=1196.7M)
Saving symbol-table file ...
Saving congestion map file DLX_13.dat.tmp/DLX.route.congmap.gz ...
% Begin Save AAE data ... (date=10/15 23:27:34, mem=1196.7M)
Saving AAE Data ...
% End Save AAE data ... (date=10/15 23:27:34, total cpu=0:00:00.0, real=0:00:01.0, peak res=1196.7M, current mem=1196.7M)
Saving preference file DLX_13.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=10/15 23:27:35, mem=1196.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=10/15 23:27:35, total cpu=0:00:00.1, real=0:00:01.0, peak res=1196.7M, current mem=1196.7M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=10/15 23:27:36, mem=1196.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=10/15 23:27:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1196.7M, current mem=1196.7M)
% Begin Save routing data ... (date=10/15 23:27:36, mem=1196.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1416.0M) ***
% End Save routing data ... (date=10/15 23:27:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1196.7M, current mem=1196.7M)
Saving property file DLX_13.dat.tmp/DLX.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1419.0M) ***
#Saving pin access data to file DLX_13.dat.tmp/DLX.apa ...
#
% Begin Save power constraints data ... (date=10/15 23:27:37, mem=1196.7M)
% End Save power constraints data ... (date=10/15 23:27:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.7M, current mem=1196.7M)
Generated self-contained design DLX_13.dat.tmp
#% End save design ... (date=10/15 23:27:52, total cpu=0:00:16.1, real=0:00:19.0, peak res=1196.7M, current mem=1196.7M)
*** Message Summary: 0 warning(s), 0 error(s)

XWindow dump put in file dlxscreen
innovus 17> **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.135  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.492%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.68 sec
Total Real time: 3.0 sec
Total Memory Usage: 1373.082031 Mbytes
innovus 17> **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1364.87)
Total number of fetched objects 1222
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1392.07 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1392.07 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:12:23 mem=1392.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold views included:
 default 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.180  |  0.078  | -0.180  |
|           TNS (ns):| -1.910  |  0.000  | -1.910  |
|    Violating Paths:|   13    |    0    |   13    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

Density: 7.492%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.63 sec
Total Real time: 1.0 sec
Total Memory Usage: 1329.550781 Mbytes
innovus 17> -checkType setup                           # enums={setup hold}, default=setup, user setting
#################################################################################
# Design Stage: PostRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1332.84)
Total number of fetched objects 1222
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1392.05 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1392.05 CPU=0:00:00.9 REAL=0:00:01.0)
Parsing file top.mtarpt...
innovus 17> innovus 17> 
innovus 17> setExtract [1D [1DRCMode -engie[1D [1Dne -[1D [1Dpostroute[1D [1D[1D [1D[1D [1D[1D [1D[1D [1DP[1D [1DRoute -effortlev[1D [1D[1D [1D[1D [1D[1D [1D[1D [1DrtLevel low
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
innovus 18> extract [1D [1DRC
Extraction called for design 'DLX' of instances=5172 and nets=8006 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile /tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1349.0M)
Extracted 10.0223% (CPU Time= 0:00:00.1  MEM= 1422.6M)
Extracted 20.0184% (CPU Time= 0:00:00.2  MEM= 1422.6M)
Extracted 30.0144% (CPU Time= 0:00:00.2  MEM= 1422.6M)
Extracted 40.0236% (CPU Time= 0:00:00.2  MEM= 1422.6M)
Extracted 50.0197% (CPU Time= 0:00:00.2  MEM= 1422.6M)
Extracted 60.0158% (CPU Time= 0:00:00.2  MEM= 1422.6M)
Extracted 70.025% (CPU Time= 0:00:00.2  MEM= 1422.6M)
Extracted 80.021% (CPU Time= 0:00:00.3  MEM= 1422.6M)
Extracted 90.0171% (CPU Time= 0:00:00.3  MEM= 1422.6M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 1422.6M)
Number of Extracted Resistors     : 12750
Number of Extracted Ground Cap.   : 13778
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 1406.598M)
6
innovus 19> reOut -spef DLX.spef
invalid command name "reOut"
innovus 20> reOut -spef DLX.spef[1D[1D[1D[1D[1D[1D[1D[1D[1D[1D[1D[1D[1D[1D[1D[1D[1D[1D[1DOut -spef DLX.spef [19DcOut -spef DLX.spef[18D[18C
RC Out has the following PVT Info:
   RC-typical 
Dumping Spef file.....
Printing D_NET...
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:00.3  MEM= 1397.1M)
innovus 21> VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Oct 15 23:33:30 2024

Design Name: DLX
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (162.8300, 161.2800)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 23:33:30 **** Processed 5000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Oct 15 23:33:30 2024
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

innovus 21> 
innovus 21> report_power [1D [1D<[1D [1D>power.txt[1D[1D[1D[1D[1D[1D[1D[1D[1D[1D[1D[1C >power.txt[10D[1C[1C[1D power.txt[9D[1C[1C[1D[1Ddpower.txt[9Dlpower.txt[9Dxpower.txt[9D_power.txt[9Dipower.txt[9Dnpower.txt[9Dnpower.txt[9Dopower.txt[9Dvpower.txt[9Dupower.txt[9Dspower.txt[9D_power.txt[9D[9C
1
innovus 22> Gate area 0.7980 um^2
[0] DLX Gates=2165 Cells=991 Area=1728.2 um^2
[1] DATAPATH_I Gates=1980 Cells=903 Area=1580.6 um^2
[2] DATAPATH_I/D_STAGE Gates=217 Cells=78 Area=173.7 um^2
[2] DATAPATH_I/EX_STAGE Gates=1667 Cells=767 Area=1330.5 um^2
[3] DATAPATH_I/EX_STAGE/EXU_ALU Gates=1667 Cells=767 Area=1330.5 um^2
[4] DATAPATH_I/EX_STAGE/EXU_ALU/sra_42 Gates=137 Cells=107 Area=109.9 um^2
[4] DATAPATH_I/EX_STAGE/EXU_ALU/sll_41 Gates=223 Cells=105 Area=178.5 um^2
[4] DATAPATH_I/EX_STAGE/EXU_ALU/add_35 Gates=168 Cells=33 Area=134.6 um^2
[4] DATAPATH_I/EX_STAGE/EXU_ALU/r62 Gates=189 Cells=65 Area=151.4 um^2
[4] DATAPATH_I/EX_STAGE/EXU_ALU/mult_37 Gates=797 Cells=330 Area=636.3 um^2
[1] CU_I Gates=185 Cells=88 Area=147.6 um^2
Writing Netlist "DLX_netlist.v" ...
innovus 22> **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1410.76)
Total number of fetched objects 1222
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1418.97 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1418.97 CPU=0:00:01.2 REAL=0:00:01.0)
innovus 22> The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=10/15 23:36:03, mem=1133.0M)
% Begin Save ccopt configuration ... (date=10/15 23:36:03, mem=1133.0M)
% End Save ccopt configuration ... (date=10/15 23:36:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1133.3M, current mem=1133.3M)
% Begin Save netlist data ... (date=10/15 23:36:03, mem=1133.3M)
Writing Binary DB to DLX_finished.dat/DLX.v.bin in single-threaded mode...
% End Save netlist data ... (date=10/15 23:36:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=1133.3M, current mem=1133.3M)
Saving symbol-table file ...
Saving congestion map file DLX_finished.dat/DLX.route.congmap.gz ...
% Begin Save AAE data ... (date=10/15 23:36:04, mem=1133.3M)
Saving AAE Data ...
% End Save AAE data ... (date=10/15 23:36:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1133.3M, current mem=1133.3M)
Saving preference file DLX_finished.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=10/15 23:36:04, mem=1133.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=10/15 23:36:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1133.4M, current mem=1133.4M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=10/15 23:36:04, mem=1133.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=10/15 23:36:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1133.4M, current mem=1133.4M)
% Begin Save routing data ... (date=10/15 23:36:05, mem=1133.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1331.3M) ***
% End Save routing data ... (date=10/15 23:36:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=1133.4M, current mem=1133.4M)
Saving property file DLX_finished.dat/DLX.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1334.3M) ***
#Saving pin access data to file DLX_finished.dat/DLX.apa ...
#
% Begin Save power constraints data ... (date=10/15 23:36:06, mem=1133.4M)
% End Save power constraints data ... (date=10/15 23:36:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1133.4M, current mem=1133.4M)
Generated self-contained design DLX_finished.dat
#% End save design ... (date=10/15 23:36:21, total cpu=0:00:16.6, real=0:00:19.0, peak res=1134.0M, current mem=1134.0M)
*** Message Summary: 0 warning(s), 0 error(s)

The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=10/15 23:36:22, mem=1134.0M)
% Begin Save ccopt configuration ... (date=10/15 23:36:22, mem=1134.0M)
% End Save ccopt configuration ... (date=10/15 23:36:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=1134.0M, current mem=1134.0M)
% Begin Save netlist data ... (date=10/15 23:36:22, mem=1134.0M)
Writing Binary DB to DLX_finished.dat.tmp/DLX.v.bin in single-threaded mode...
% End Save netlist data ... (date=10/15 23:36:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=1134.0M, current mem=1134.0M)
Saving symbol-table file ...
Saving congestion map file DLX_finished.dat.tmp/DLX.route.congmap.gz ...
% Begin Save AAE data ... (date=10/15 23:36:22, mem=1134.0M)
Saving AAE Data ...
% End Save AAE data ... (date=10/15 23:36:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1134.0M, current mem=1134.0M)
Saving preference file DLX_finished.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=10/15 23:36:23, mem=1134.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=10/15 23:36:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=1134.0M, current mem=1134.0M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=10/15 23:36:23, mem=1134.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=10/15 23:36:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1134.0M, current mem=1134.0M)
% Begin Save routing data ... (date=10/15 23:36:23, mem=1134.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1329.