
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf11_readInputs75'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_tdf11_readInputs75
Automatically selected td_fused_top_tdf11_readInputs75 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf11_readInputs75

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf11_readInputs75
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:340$15'.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:736$387 in module td_fused_top_tdf11_readInputs75.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:728$372 in module td_fused_top_tdf11_readInputs75.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:720$357 in module td_fused_top_tdf11_readInputs75.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:712$350 in module td_fused_top_tdf11_readInputs75.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:704$343 in module td_fused_top_tdf11_readInputs75.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:696$328 in module td_fused_top_tdf11_readInputs75.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:688$313 in module td_fused_top_tdf11_readInputs75.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:680$306 in module td_fused_top_tdf11_readInputs75.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:672$299 in module td_fused_top_tdf11_readInputs75.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:664$275 in module td_fused_top_tdf11_readInputs75.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:656$259 in module td_fused_top_tdf11_readInputs75.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:648$243 in module td_fused_top_tdf11_readInputs75.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:634$235 in module td_fused_top_tdf11_readInputs75.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:620$227 in module td_fused_top_tdf11_readInputs75.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:612$215 in module td_fused_top_tdf11_readInputs75.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:604$203 in module td_fused_top_tdf11_readInputs75.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:590$195 in module td_fused_top_tdf11_readInputs75.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:576$187 in module td_fused_top_tdf11_readInputs75.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:568$185 in module td_fused_top_tdf11_readInputs75.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:560$177 in module td_fused_top_tdf11_readInputs75.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:552$169 in module td_fused_top_tdf11_readInputs75.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:544$161 in module td_fused_top_tdf11_readInputs75.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:536$153 in module td_fused_top_tdf11_readInputs75.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:528$145 in module td_fused_top_tdf11_readInputs75.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:520$139 in module td_fused_top_tdf11_readInputs75.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:512$135 in module td_fused_top_tdf11_readInputs75.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:504$133 in module td_fused_top_tdf11_readInputs75.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:496$131 in module td_fused_top_tdf11_readInputs75.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:398$64 in module td_fused_top_tdf11_readInputs75.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:390$55 in module td_fused_top_tdf11_readInputs75.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:382$46 in module td_fused_top_tdf11_readInputs75.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:374$37 in module td_fused_top_tdf11_readInputs75.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:366$28 in module td_fused_top_tdf11_readInputs75.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:354$22 in module td_fused_top_tdf11_readInputs75.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:340$15 in module td_fused_top_tdf11_readInputs75.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:328$7 in module td_fused_top_tdf11_readInputs75.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:316$3 in module td_fused_top_tdf11_readInputs75.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:308$1 in module td_fused_top_tdf11_readInputs75.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 34 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:0$548'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 5'00001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:0$548'.
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:819$449'.
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:736$387'.
     1/5: $5\ap_NS_fsm[4:0]
     2/5: $4\ap_NS_fsm[4:0]
     3/5: $3\ap_NS_fsm[4:0]
     4/5: $2\ap_NS_fsm[4:0]
     5/5: $1\ap_NS_fsm[4:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:728$372'.
     1/1: $1\indices_12_read[0:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:720$357'.
     1/1: $1\indices_12_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:712$350'.
     1/1: $1\indices_12_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:704$343'.
     1/1: $1\indices_12_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:696$328'.
     1/1: $1\indices_01_read[0:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:688$313'.
     1/1: $1\indices_01_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:680$306'.
     1/1: $1\indices_01_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:672$299'.
     1/1: $1\indices_01_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:664$275'.
     1/1: $1\in_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:656$259'.
     1/1: $1\ifmap_vec_we1[0:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:648$243'.
     1/1: $1\ifmap_vec_we0[0:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:634$235'.
     1/3: $3\ifmap_vec_d1[15:0]
     2/3: $2\ifmap_vec_d1[15:0]
     3/3: $1\ifmap_vec_d1[15:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:620$227'.
     1/3: $3\ifmap_vec_d0[15:0]
     2/3: $2\ifmap_vec_d0[15:0]
     3/3: $1\ifmap_vec_d0[15:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:612$215'.
     1/1: $1\ifmap_vec_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:604$203'.
     1/1: $1\ifmap_vec_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:590$195'.
     1/3: $3\ifmap_vec_address1[9:0]
     2/3: $2\ifmap_vec_address1[9:0]
     3/3: $1\ifmap_vec_address1[9:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:576$187'.
     1/3: $3\ifmap_vec_address0[9:0]
     2/3: $2\ifmap_vec_address0[9:0]
     3/3: $1\ifmap_vec_address0[9:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:568$185'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:560$177'.
     1/1: $1\ap_phi_mux_kk_0_i_i_phi_fu_275_p4[6:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:552$169'.
     1/1: $1\ap_phi_mux_jj_phi_fu_263_p4[1:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:544$161'.
     1/1: $1\ap_phi_mux_indvar_flatten_phi_fu_252_p4[6:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:536$153'.
     1/1: $1\ap_phi_mux_indvar_flatten47_phi_fu_228_p4[7:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:528$145'.
     1/1: $1\ap_phi_mux_ii_phi_fu_240_p4[1:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:520$139'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:512$135'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:504$133'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:496$131'.
     1/1: $1\ap_condition_pp0_exit_iter0_state4[0:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:489$125'.
     1/2: $0\select_ln33_30_reg_1146[15:0]
     2/2: $0\select_ln33_29_reg_1141[15:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:481$117'.
     1/3: $0\select_ln20_34_reg_1119[6:0]
     2/3: $0\select_ln20_30_reg_1093[1:0]
     3/3: $0\select_ln19_36_reg_1080[1:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:471$115'.
     1/5: $0\p_mid137_reg_1005[7:0]
     2/5: $0\or_ln23_31_reg_1000[0:0]
     3/5: $0\p_cast_reg_994[3:0]
     4/5: $0\sext_ln22_reg_988[17:0]
     5/5: $0\p_cast_i_i_reg_982[17:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:461$111'.
     1/5: $0\icmp_ln19_reg_1023_pp0_iter2_reg[0:0]
     2/5: $0\icmp_ln19_reg_1023_pp0_iter1_reg[0:0]
     3/5: $0\icmp_ln19_reg_1023[0:0]
     4/5: $0\is_padding_reg_1016[0:0]
     5/5: $0\p_cast5_i_i_reg_1010[3:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:452$109'.
     1/4: $0\empty_reg_975[7:0]
     2/4: $0\indices_12_read_reg_970[15:0]
     3/4: $0\trunc_ln250_reg_965[3:0]
     4/4: $0\indices_01_read_reg_960[15:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:445$105'.
     1/2: $0\empty_137_reg_1107_pp0_iter1_reg[5:0]
     2/2: $0\select_ln20_31_reg_1099_pp0_iter1_reg[0:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:437$99'.
     1/3: $0\empty_137_reg_1107[5:0]
     2/3: $0\select_ln20_31_reg_1099[0:0]
     3/3: $0\select_ln20_reg_1087[6:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:430$93'.
     1/2: $0\add_ln33_7_reg_1136[9:0]
     2/2: $0\add_ln33_reg_1129[5:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:424$85'.
     1/1: $0\add_ln25_reg_1124[6:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:412$79'.
     1/7: $0\add_ln20_7_reg_1070[6:0]
     2/7: $0\or_ln23_35_reg_1063[0:0]
     3/7: $0\add_ln20_reg_1057[1:0]
     4/7: $0\or_ln23_33_reg_1050[0:0]
     5/7: $0\select_ln19_reg_1045[1:0]
     6/7: $0\icmp_ln20_reg_1033[0:0]
     7/7: $0\add_ln19_reg_1027[1:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:406$73'.
     1/1: $0\add_ln19_7_reg_1075[7:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:398$64'.
     1/1: $0\kk_0_i_i_reg_271[6:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:390$55'.
     1/1: $0\jj_reg_259[1:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:382$46'.
     1/1: $0\indvar_flatten_reg_248[6:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:374$37'.
     1/1: $0\indvar_flatten47_reg_224[7:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:366$28'.
     1/1: $0\ii_reg_236[1:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:354$22'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:340$15'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:328$7'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:316$3'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:308$1'.
     1/1: $0\ap_CS_fsm[4:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf11_readInputs75.\ap_block_state1' from process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:819$449'.
No latch inferred for signal `\td_fused_top_tdf11_readInputs75.\ap_NS_fsm' from process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:736$387'.
No latch inferred for signal `\td_fused_top_tdf11_readInputs75.\indices_12_read' from process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:728$372'.
No latch inferred for signal `\td_fused_top_tdf11_readInputs75.\indices_12_out_write' from process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:720$357'.
No latch inferred for signal `\td_fused_top_tdf11_readInputs75.\indices_12_out_blk_n' from process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:712$350'.
No latch inferred for signal `\td_fused_top_tdf11_readInputs75.\indices_12_blk_n' from process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:704$343'.
No latch inferred for signal `\td_fused_top_tdf11_readInputs75.\indices_01_read' from process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:696$328'.
No latch inferred for signal `\td_fused_top_tdf11_readInputs75.\indices_01_out_write' from process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:688$313'.
No latch inferred for signal `\td_fused_top_tdf11_readInputs75.\indices_01_out_blk_n' from process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:680$306'.
No latch inferred for signal `\td_fused_top_tdf11_readInputs75.\indices_01_blk_n' from process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:672$299'.
No latch inferred for signal `\td_fused_top_tdf11_readInputs75.\in_data_ce0' from process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:664$275'.
No latch inferred for signal `\td_fused_top_tdf11_readInputs75.\ifmap_vec_we1' from process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:656$259'.
No latch inferred for signal `\td_fused_top_tdf11_readInputs75.\ifmap_vec_we0' from process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:648$243'.
No latch inferred for signal `\td_fused_top_tdf11_readInputs75.\ifmap_vec_d1' from process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:634$235'.
No latch inferred for signal `\td_fused_top_tdf11_readInputs75.\ifmap_vec_d0' from process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:620$227'.
No latch inferred for signal `\td_fused_top_tdf11_readInputs75.\ifmap_vec_ce1' from process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:612$215'.
No latch inferred for signal `\td_fused_top_tdf11_readInputs75.\ifmap_vec_ce0' from process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:604$203'.
No latch inferred for signal `\td_fused_top_tdf11_readInputs75.\ifmap_vec_address1' from process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:590$195'.
No latch inferred for signal `\td_fused_top_tdf11_readInputs75.\ifmap_vec_address0' from process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:576$187'.
No latch inferred for signal `\td_fused_top_tdf11_readInputs75.\ap_ready' from process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:568$185'.
No latch inferred for signal `\td_fused_top_tdf11_readInputs75.\ap_phi_mux_kk_0_i_i_phi_fu_275_p4' from process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:560$177'.
No latch inferred for signal `\td_fused_top_tdf11_readInputs75.\ap_phi_mux_jj_phi_fu_263_p4' from process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:552$169'.
No latch inferred for signal `\td_fused_top_tdf11_readInputs75.\ap_phi_mux_indvar_flatten_phi_fu_252_p4' from process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:544$161'.
No latch inferred for signal `\td_fused_top_tdf11_readInputs75.\ap_phi_mux_indvar_flatten47_phi_fu_228_p4' from process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:536$153'.
No latch inferred for signal `\td_fused_top_tdf11_readInputs75.\ap_phi_mux_ii_phi_fu_240_p4' from process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:528$145'.
No latch inferred for signal `\td_fused_top_tdf11_readInputs75.\ap_idle_pp0' from process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:520$139'.
No latch inferred for signal `\td_fused_top_tdf11_readInputs75.\ap_idle' from process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:512$135'.
No latch inferred for signal `\td_fused_top_tdf11_readInputs75.\ap_done' from process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:504$133'.
No latch inferred for signal `\td_fused_top_tdf11_readInputs75.\ap_condition_pp0_exit_iter0_state4' from process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:496$131'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf11_readInputs75.\select_ln33_29_reg_1141' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:489$125'.
  created $dff cell `$procdff$862' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\select_ln33_30_reg_1146' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:489$125'.
  created $dff cell `$procdff$863' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\select_ln19_36_reg_1080' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:481$117'.
  created $dff cell `$procdff$864' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\select_ln20_30_reg_1093' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:481$117'.
  created $dff cell `$procdff$865' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\select_ln20_34_reg_1119' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:481$117'.
  created $dff cell `$procdff$866' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\p_cast_i_i_reg_982' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:471$115'.
  created $dff cell `$procdff$867' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\sext_ln22_reg_988' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:471$115'.
  created $dff cell `$procdff$868' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\p_cast_reg_994' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:471$115'.
  created $dff cell `$procdff$869' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\or_ln23_31_reg_1000' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:471$115'.
  created $dff cell `$procdff$870' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\p_mid137_reg_1005' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:471$115'.
  created $dff cell `$procdff$871' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\p_cast5_i_i_reg_1010' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:461$111'.
  created $dff cell `$procdff$872' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\is_padding_reg_1016' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:461$111'.
  created $dff cell `$procdff$873' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\icmp_ln19_reg_1023' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:461$111'.
  created $dff cell `$procdff$874' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\icmp_ln19_reg_1023_pp0_iter1_reg' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:461$111'.
  created $dff cell `$procdff$875' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\icmp_ln19_reg_1023_pp0_iter2_reg' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:461$111'.
  created $dff cell `$procdff$876' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\indices_01_read_reg_960' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:452$109'.
  created $dff cell `$procdff$877' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\trunc_ln250_reg_965' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:452$109'.
  created $dff cell `$procdff$878' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\indices_12_read_reg_970' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:452$109'.
  created $dff cell `$procdff$879' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\empty_reg_975' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:452$109'.
  created $dff cell `$procdff$880' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\select_ln20_31_reg_1099_pp0_iter1_reg' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:445$105'.
  created $dff cell `$procdff$881' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\empty_137_reg_1107_pp0_iter1_reg' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:445$105'.
  created $dff cell `$procdff$882' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\select_ln20_reg_1087' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:437$99'.
  created $dff cell `$procdff$883' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\select_ln20_31_reg_1099' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:437$99'.
  created $dff cell `$procdff$884' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\empty_137_reg_1107' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:437$99'.
  created $dff cell `$procdff$885' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\add_ln33_reg_1129' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:430$93'.
  created $dff cell `$procdff$886' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\add_ln33_7_reg_1136' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:430$93'.
  created $dff cell `$procdff$887' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\add_ln25_reg_1124' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:424$85'.
  created $dff cell `$procdff$888' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\add_ln19_reg_1027' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:412$79'.
  created $dff cell `$procdff$889' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\icmp_ln20_reg_1033' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:412$79'.
  created $dff cell `$procdff$890' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\select_ln19_reg_1045' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:412$79'.
  created $dff cell `$procdff$891' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\or_ln23_33_reg_1050' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:412$79'.
  created $dff cell `$procdff$892' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\add_ln20_reg_1057' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:412$79'.
  created $dff cell `$procdff$893' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\or_ln23_35_reg_1063' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:412$79'.
  created $dff cell `$procdff$894' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\add_ln20_7_reg_1070' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:412$79'.
  created $dff cell `$procdff$895' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\add_ln19_7_reg_1075' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:406$73'.
  created $dff cell `$procdff$896' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\kk_0_i_i_reg_271' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:398$64'.
  created $dff cell `$procdff$897' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\jj_reg_259' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:390$55'.
  created $dff cell `$procdff$898' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\indvar_flatten_reg_248' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:382$46'.
  created $dff cell `$procdff$899' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\indvar_flatten47_reg_224' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:374$37'.
  created $dff cell `$procdff$900' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\ii_reg_236' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:366$28'.
  created $dff cell `$procdff$901' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:354$22'.
  created $dff cell `$procdff$902' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:340$15'.
  created $dff cell `$procdff$903' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:328$7'.
  created $dff cell `$procdff$904' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\ap_done_reg' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:316$3'.
  created $dff cell `$procdff$905' with positive edge clock.
Creating register for signal `\td_fused_top_tdf11_readInputs75.\ap_CS_fsm' using process `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:308$1'.
  created $dff cell `$procdff$906' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:0$548'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:819$449'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:736$387'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:736$387'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:728$372'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:728$372'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:720$357'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:720$357'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:712$350'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:712$350'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:704$343'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:704$343'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:696$328'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:696$328'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:688$313'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:688$313'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:680$306'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:680$306'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:672$299'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:672$299'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:664$275'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:664$275'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:656$259'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:656$259'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:648$243'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:648$243'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:634$235'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:634$235'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:620$227'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:620$227'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:612$215'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:612$215'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:604$203'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:604$203'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:590$195'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:590$195'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:576$187'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:576$187'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:568$185'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:568$185'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:560$177'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:560$177'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:552$169'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:552$169'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:544$161'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:544$161'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:536$153'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:536$153'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:528$145'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:528$145'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:520$139'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:520$139'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:512$135'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:512$135'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:504$133'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:504$133'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:496$131'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:496$131'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:489$125'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:489$125'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:481$117'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:481$117'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:471$115'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:471$115'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:461$111'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:461$111'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:452$109'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:452$109'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:445$105'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:445$105'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:437$99'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:437$99'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:430$93'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:430$93'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:424$85'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:424$85'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:412$79'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:412$79'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:406$73'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:406$73'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:398$64'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:398$64'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:390$55'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:390$55'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:382$46'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:382$46'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:374$37'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:374$37'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:366$28'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:366$28'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:354$22'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:354$22'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:340$15'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:340$15'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:328$7'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:328$7'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:316$3'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:316$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:308$1'.
Removing empty process `td_fused_top_tdf11_readInputs75.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:308$1'.
Cleaned up 74 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf11_readInputs75.
<suppressed ~352 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf11_readInputs75.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf11_readInputs75'.
<suppressed ~402 debug messages>
Removed a total of 134 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf11_readInputs75..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$673.
    dead port 1/2 on $mux $procmux$647.
    dead port 2/2 on $mux $procmux$655.
    dead port 2/2 on $mux $procmux$637.
    dead port 1/2 on $mux $procmux$671.
    dead port 2/2 on $mux $procmux$631.
    dead port 2/2 on $mux $procmux$649.
    dead port 1/2 on $mux $procmux$629.
    dead port 1/2 on $mux $procmux$689.
    dead port 2/2 on $mux $procmux$564.
    dead port 2/2 on $mux $procmux$691.
    dead port 1/2 on $mux $procmux$613.
    dead port 2/2 on $mux $procmux$613.
    dead port 1/2 on $mux $procmux$555.
    dead port 2/2 on $mux $procmux$557.
    dead port 2/2 on $mux $procmux$572.
    dead port 2/2 on $mux $procmux$679.
    dead port 2/2 on $mux $procmux$697.
    dead port 2/2 on $mux $procmux$582.
    dead port 1/2 on $mux $procmux$598.
    dead port 2/2 on $mux $procmux$598.
    dead port 1/2 on $mux $procmux$601.
    dead port 2/2 on $mux $procmux$601.
    dead port 1/2 on $mux $procmux$610.
    dead port 2/2 on $mux $procmux$610.
Removed 25 multiplexer ports.
<suppressed ~81 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf11_readInputs75.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf11_readInputs75'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$906 ($dff) from module td_fused_top_tdf11_readInputs75 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 5'00001).
Adding SRST signal on $procdff$905 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $procmux$851_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$904 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $procmux$843_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$917 ($sdff) from module td_fused_top_tdf11_readInputs75 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$903 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $procmux$838_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$921 ($sdff) from module td_fused_top_tdf11_readInputs75 (D = $procmux$836_Y, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$902 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $procmux$830_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$923 ($sdff) from module td_fused_top_tdf11_readInputs75 (D = $procmux$830_Y, Q = \ap_enable_reg_pp0_iter2).
Adding EN signal on $procdff$900 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $procmux$820_Y, Q = \indvar_flatten47_reg_224).
Adding EN signal on $procdff$899 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $procmux$815_Y, Q = \indvar_flatten_reg_248).
Adding EN signal on $procdff$898 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $procmux$810_Y, Q = \jj_reg_259).
Adding EN signal on $procdff$897 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $procmux$805_Y, Q = \kk_0_i_i_reg_271).
Adding EN signal on $procdff$896 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:773$437_Y, Q = \add_ln19_7_reg_1075).
Adding EN signal on $procdff$895 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:777$439_Y, Q = \add_ln20_7_reg_1070).
Adding EN signal on $procdff$894 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:903$490_Y, Q = \or_ln23_35_reg_1063).
Adding EN signal on $procdff$893 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:779$440_Y, Q = \add_ln20_reg_1057).
Adding EN signal on $procdff$892 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:899$488_Y, Q = \or_ln23_33_reg_1050).
Adding EN signal on $procdff$891 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:947$522_Y, Q = \select_ln19_reg_1045).
Adding EN signal on $procdff$890 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:865$476_Y, Q = \icmp_ln20_reg_1033).
Adding EN signal on $procdff$889 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:775$438_Y, Q = \add_ln19_reg_1027).
Adding EN signal on $procdff$888 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:787$444_Y, Q = \add_ln25_reg_1124).
Adding EN signal on $procdff$887 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:791$446_Y, Q = \add_ln33_7_reg_1136).
Adding EN signal on $procdff$886 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:793$447_Y, Q = \add_ln33_reg_1129).
Adding EN signal on $procdff$885 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:959$534_Y [5:0], Q = \empty_137_reg_1107).
Adding EN signal on $procdff$884 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:951$526_Y, Q = \select_ln20_31_reg_1099).
Adding EN signal on $procdff$883 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:959$534_Y, Q = \select_ln20_reg_1087).
Adding SRST signal on $auto$ff.cc:262:slice$952 ($dffe) from module td_fused_top_tdf11_readInputs75 (D = \ap_phi_mux_kk_0_i_i_phi_fu_275_p4 [6], Q = \select_ln20_reg_1087 [6], rval = 1'0).
Adding EN signal on $procdff$882 ($dff) from module td_fused_top_tdf11_readInputs75 (D = \empty_137_reg_1107, Q = \empty_137_reg_1107_pp0_iter1_reg).
Adding EN signal on $procdff$881 ($dff) from module td_fused_top_tdf11_readInputs75 (D = \select_ln20_31_reg_1099, Q = \select_ln20_31_reg_1099_pp0_iter1_reg).
Adding EN signal on $procdff$880 ($dff) from module td_fused_top_tdf11_readInputs75 (D = \indices_12_dout [7:0], Q = \empty_reg_975).
Adding EN signal on $procdff$879 ($dff) from module td_fused_top_tdf11_readInputs75 (D = \indices_12_dout, Q = \indices_12_read_reg_970).
Adding EN signal on $procdff$878 ($dff) from module td_fused_top_tdf11_readInputs75 (D = \indices_01_dout [3:0], Q = \trunc_ln250_reg_965).
Adding EN signal on $procdff$877 ($dff) from module td_fused_top_tdf11_readInputs75 (D = \indices_01_dout, Q = \indices_01_read_reg_960).
Adding EN signal on $procdff$876 ($dff) from module td_fused_top_tdf11_readInputs75 (D = \icmp_ln19_reg_1023_pp0_iter1_reg, Q = \icmp_ln19_reg_1023_pp0_iter2_reg).
Adding EN signal on $procdff$875 ($dff) from module td_fused_top_tdf11_readInputs75 (D = \icmp_ln19_reg_1023, Q = \icmp_ln19_reg_1023_pp0_iter1_reg).
Adding EN signal on $procdff$874 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:863$474_Y, Q = \icmp_ln19_reg_1023).
Adding EN signal on $procdff$871 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:925$501_Y, Q = \p_mid137_reg_1005).
Adding EN signal on $procdff$870 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:897$487_Y, Q = \or_ln23_31_reg_1000).
Adding EN signal on $procdff$869 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:917$497_Y, Q = \p_cast_reg_994).
Adding EN signal on $procdff$868 ($dff) from module td_fused_top_tdf11_readInputs75 (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:785$443_Y }, Q = \sext_ln22_reg_988).
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$967 ($dffe) from module td_fused_top_tdf11_readInputs75.
Adding EN signal on $procdff$867 ($dff) from module td_fused_top_tdf11_readInputs75 (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:851$468_Y }, Q = \p_cast_i_i_reg_982).
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$969 ($dffe) from module td_fused_top_tdf11_readInputs75.
Adding EN signal on $procdff$866 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:957$532_Y, Q = \select_ln20_34_reg_1119).
Adding SRST signal on $auto$ff.cc:262:slice$971 ($dffe) from module td_fused_top_tdf11_readInputs75 (D = \add_ln20_7_reg_1070, Q = \select_ln20_34_reg_1119, rval = 7'0000001).
Adding EN signal on $procdff$865 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:949$524_Y, Q = \select_ln20_30_reg_1093).
Adding EN signal on $procdff$864 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:935$510_Y, Q = \select_ln19_36_reg_1080).
Adding EN signal on $procdff$863 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:965$540_Y, Q = \select_ln33_30_reg_1146).
Adding SRST signal on $auto$ff.cc:262:slice$975 ($dffe) from module td_fused_top_tdf11_readInputs75 (D = \bitcast_ln32_30_fu_915_p1, Q = \select_ln33_30_reg_1146, rval = 16'0000000000000000).
Adding EN signal on $procdff$862 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:963$538_Y, Q = \select_ln33_29_reg_1141).
Adding SRST signal on $auto$ff.cc:262:slice$977 ($dffe) from module td_fused_top_tdf11_readInputs75 (D = \bitcast_ln32_29_fu_894_p1, Q = \select_ln33_29_reg_1141, rval = 16'0000000000000000).
Adding EN signal on $procdff$901 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $procmux$825_Y, Q = \ii_reg_236).
Adding EN signal on $procdff$873 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:889$485_Y, Q = \is_padding_reg_1016).
Adding EN signal on $procdff$872 ($dff) from module td_fused_top_tdf11_readInputs75 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v:913$495_Y, Q = \p_cast5_i_i_reg_1010).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf11_readInputs75..
Removed 56 unused cells and 781 unused wires.
<suppressed ~67 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf11_readInputs75.
<suppressed ~6 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf11_readInputs75..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~41 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf11_readInputs75.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf11_readInputs75'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$950 ($dffe) from module td_fused_top_tdf11_readInputs75 (D = \ap_phi_mux_kk_0_i_i_phi_fu_275_p4 [1:0], Q = \empty_137_reg_1107 [1:0], rval = 2'00).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf11_readInputs75..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf11_readInputs75.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf11_readInputs75..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~43 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf11_readInputs75.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf11_readInputs75'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf11_readInputs75..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf11_readInputs75.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_tdf11_readInputs75 ===

   Number of wires:                301
   Number of wire bits:           1874
   Number of public wires:         216
   Number of public wire bits:    1646
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                214
     $add                          200
     $and                           22
     $dffe                         188
     $eq                            47
     $gt                            89
     $mux                          371
     $not                           15
     $or                            36
     $pmux                           5
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                           6
     $sdffce                        42
     $sdffe                          3
     $sub                           14

End of script. Logfile hash: c787051a44, CPU: user 0.28s system 0.01s, MEM: 18.36 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 33% 2x read_verilog (0 sec), 24% 5x opt_expr (0 sec), ...
