// Seed: 1507387392
module module_0 (
    input uwire id_0,
    output wand id_1,
    input tri0 id_2,
    input supply1 id_3,
    output tri id_4,
    input supply1 id_5,
    input tri id_6,
    input supply0 id_7,
    input tri0 id_8,
    output supply0 id_9,
    input wor id_10
);
  assign module_1.id_1 = 0;
  assign id_4 = id_7 == -1;
endmodule
module module_1 (
    input wor  id_0,
    input tri1 id_1,
    inout tri  id_2
);
  assign id_2 = id_1 == id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_0,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1
  );
endmodule
module module_2 (
    inout uwire id_0,
    input tri id_1,
    output tri0 id_2,
    output wor id_3,
    output tri0 id_4,
    input wand id_5,
    output supply0 id_6,
    output wor id_7,
    input tri0 id_8,
    input wand id_9,
    output wire id_10,
    input uwire id_11,
    output tri1 id_12,
    input tri id_13,
    output supply0 id_14
);
  logic id_16;
  ;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_0,
      id_5,
      id_0,
      id_1,
      id_11,
      id_5,
      id_0,
      id_14,
      id_8
  );
  assign modCall_1.id_8 = 0;
endmodule
