/*!
 * @brief     SPI Register Definition Header File, automatically generated by
 *            yoda2h v1.3.8 at 7/19/2021 9:28:20 PM.
 * 
 * @copyright copyright(c) 2021 - Analog Devices Inc.All Rights Reserved.
 *            This software is proprietary to Analog Devices, Inc. and its
 *            licensor. By using this software you agree to the terms of the
 *            associated analog devices software license agreement.
 */

/*! 
 * @addtogroup APOLLO_BF
 * @{
 */
#ifndef __ADI_APOLLO_BF_RX_CDDC_H__
#define __ADI_APOLLO_BF_RX_CDDC_H__

/*============= D E F I N E S ==============*/
#define RX_CDDC_RX_SLICE_0_RX_DIGITAL0          0x60373000
#define RX_CDDC_RX_SLICE_1_RX_DIGITAL0          0x60573000
#define RX_CDDC_RX_SLICE_0_RX_DIGITAL1          0x60B73000
#define RX_CDDC_RX_SLICE_1_RX_DIGITAL1          0x60D73000

#define REG_COARSE_DEC_CTRL_ADDR(inst)          ((inst) + 0x00000000)
#define BF_COARSE_DDC_DEC_SEL_INFO(inst)        ((inst) + 0x00000000), 0x00000400
#define BF_FINE_BYPASS_INFO(inst)               ((inst) + 0x00000000), 0x00000106
#define BF_LINK_NUM_RX_CDDC_INFO(inst)          ((inst) + 0x00000000), 0x00000107

#ifdef USE_PRIVATE_BF
#define REG_COARSE_BASE_OFFSET_ADDR(inst)       ((inst) + 0x00000001)
#define BF_DDC_BASE_OFFSET_RX_CDDC_INFO(inst)   ((inst) + 0x00000001), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_COARSE_CLK_OFFSET_WR_EN_ADDR(inst)  ((inst) + 0x00000002)
#define BF_CLK_OFFSET_WR_EN_RX_CDDC_INFO(inst)  ((inst) + 0x00000002), 0x00000100
#endif /* USE_PRIVATE_BF */

#define REG_COARSE_FILT_DEL_CTRL_ADDR(inst)     ((inst) + 0x00000003)
#define BF_HB1_DEL_RX_CDDC_INFO(inst)           ((inst) + 0x00000003), 0x00000100
#define BF_HB2_DEL_RX_CDDC_INFO(inst)           ((inst) + 0x00000003), 0x00000101
#define BF_TB1_DEL_INFO(inst)                   ((inst) + 0x00000003), 0x00000202

#ifdef USE_PRIVATE_BF
#define REG_COARSE_CLK_DEBUG_ADDR(inst)         ((inst) + 0x00000004)
#define BF_DEBUG_CDDC_CLKOFF_N_INFO(inst)       ((inst) + 0x00000004), 0x00000700
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_COARSE_I_HB1_OFFSET_PH0_ADDR(inst)  ((inst) + 0x00000005)
#define BF_COARSE_I_HB1_OFFSET_PH0_INFO(inst)   ((inst) + 0x00000005), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_COARSE_I_HB1_OFFSET_PH1_ADDR(inst)  ((inst) + 0x00000006)
#define BF_COARSE_I_HB1_OFFSET_PH1_INFO(inst)   ((inst) + 0x00000006), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_COARSE_Q_HB1_OFFSET_PH0_ADDR(inst)  ((inst) + 0x00000007)
#define BF_COARSE_Q_HB1_OFFSET_PH0_INFO(inst)   ((inst) + 0x00000007), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_COARSE_Q_HB1_OFFSET_PH1_ADDR(inst)  ((inst) + 0x00000008)
#define BF_COARSE_Q_HB1_OFFSET_PH1_INFO(inst)   ((inst) + 0x00000008), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_COARSE_I_HB2_OFFSET_PH0_ADDR(inst)  ((inst) + 0x00000009)
#define BF_COARSE_I_HB2_OFFSET_PH0_INFO(inst)   ((inst) + 0x00000009), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_COARSE_I_HB2_OFFSET_PH1_ADDR(inst)  ((inst) + 0x0000000A)
#define BF_COARSE_I_HB2_OFFSET_PH1_INFO(inst)   ((inst) + 0x0000000A), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_COARSE_Q_HB2_OFFSET_PH0_ADDR(inst)  ((inst) + 0x0000000B)
#define BF_COARSE_Q_HB2_OFFSET_PH0_INFO(inst)   ((inst) + 0x0000000B), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_COARSE_Q_HB2_OFFSET_PH1_ADDR(inst)  ((inst) + 0x0000000C)
#define BF_COARSE_Q_HB2_OFFSET_PH1_INFO(inst)   ((inst) + 0x0000000C), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_COARSE_I_TB1_OFFSET_PH0_ADDR(inst)  ((inst) + 0x0000000D)
#define BF_COARSE_I_TB1_OFFSET_PH0_INFO(inst)   ((inst) + 0x0000000D), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_COARSE_I_TB1_OFFSET_PH1_ADDR(inst)  ((inst) + 0x0000000E)
#define BF_COARSE_I_TB1_OFFSET_PH1_INFO(inst)   ((inst) + 0x0000000E), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_COARSE_Q_TB1_OFFSET_PH0_ADDR(inst)  ((inst) + 0x0000000F)
#define BF_COARSE_Q_TB1_OFFSET_PH0_INFO(inst)   ((inst) + 0x0000000F), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_COARSE_Q_TB1_OFFSET_PH1_ADDR(inst)  ((inst) + 0x00000010)
#define BF_COARSE_Q_TB1_OFFSET_PH1_INFO(inst)   ((inst) + 0x00000010), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_COARSE_I_FILT_IN_OFFSET_ADDR(inst)  ((inst) + 0x00000013)
#define BF_COARSE_I_FILT_IN_OFFSET_INFO(inst)   ((inst) + 0x00000013), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_COARSE_Q_FILT_IN_OFFSET_ADDR(inst)  ((inst) + 0x00000014)
#define BF_COARSE_Q_FILT_IN_OFFSET_INFO(inst)   ((inst) + 0x00000014), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_COARSE_I_FILT_OUT_OFFSET_ADDR(inst) ((inst) + 0x00000015)
#define BF_COARSE_I_FILT_OUT_OFFSET_INFO(inst)  ((inst) + 0x00000015), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_COARSE_Q_FILT_OUT_OFFSET_ADDR(inst) ((inst) + 0x00000016)
#define BF_COARSE_Q_FILT_OUT_OFFSET_INFO(inst)  ((inst) + 0x00000016), 0x00000800
#endif /* USE_PRIVATE_BF */

#define REG_FILTER_GAIN_EN_RX_CDDC_ADDR(inst)   ((inst) + 0x00000017)
#define BF_HB1_GAIN_EN_RX_CDDC_INFO(inst)       ((inst) + 0x00000017), 0x00000100
#define BF_TB1_GAIN_EN_INFO(inst)               ((inst) + 0x00000017), 0x00000101

#ifdef USE_PRIVATE_BF
#define REG_GPIO_EN_RX_CDDC_ADDR(inst)          ((inst) + 0x00000018)
#define BF_GPIO_DEC_SEL_RX_CDDC_INFO(inst)      ((inst) + 0x00000018), 0x00000100
#endif /* USE_PRIVATE_BF */

#endif /* __ADI_APOLLO_BF_RX_CDDC_H__ */
/*! @} */
