# compile vhdl design source files
vhdl xil_defaultlib  "Task4_tb_func_synth.vhd"
vhdl xil_defaultlib  "../../../../project_Task4.srcs/sim_1/new/Task4_tb.vhd"

# Do not sort compile order
nosort
