
---------- Begin Simulation Statistics ----------
final_tick                                 3494335000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 112439                       # Simulator instruction rate (inst/s)
host_mem_usage                                 883376                       # Number of bytes of host memory used
host_op_rate                                   125592                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    72.48                       # Real time elapsed on the host
host_tick_rate                               48207835                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8150103                       # Number of instructions simulated
sim_ops                                       9103510                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003494                       # Number of seconds simulated
sim_ticks                                  3494335000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.565649                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  913434                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               936225                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             67395                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1647459                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28962                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           32285                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3323                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2196415                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  210672                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5164                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4395423                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4363998                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             62224                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1868928                       # Number of branches committed
system.cpu.commit.bw_lim_events                446382                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             116                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          929522                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              8164178                       # Number of instructions committed
system.cpu.commit.committedOps                9117585                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      6283661                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.450999                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.328913                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3340543     53.16%     53.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1156857     18.41%     71.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       627253      9.98%     81.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       256921      4.09%     85.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       144173      2.29%     87.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       150938      2.40%     90.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        91137      1.45%     91.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        69457      1.11%     92.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       446382      7.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6283661                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               194519                       # Number of function calls committed.
system.cpu.commit.int_insts                   8057694                       # Number of committed integer instructions.
system.cpu.commit.loads                       1397081                       # Number of loads committed
system.cpu.commit.membars                          92                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           13      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6838899     75.01%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           25663      0.28%     75.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             9435      0.10%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              39      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              51      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              52      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3259      0.04%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1397081     15.32%     90.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         843093      9.25%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9117585                       # Class of committed instruction
system.cpu.commit.refs                        2240174                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     84554                       # Number of committed Vector instructions.
system.cpu.committedInsts                     8150103                       # Number of Instructions Simulated
system.cpu.committedOps                       9103510                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.857499                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.857499                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                644927                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  5220                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               902427                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               10480371                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  3582147                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2105682                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  62602                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 18858                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 36866                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2196415                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1680883                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2643488                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 36842                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          164                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        9617485                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   47                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  135546                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.314281                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3720752                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1153068                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.376146                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6432224                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.660881                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.705925                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4218435     65.58%     65.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   228380      3.55%     69.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   266541      4.14%     73.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   273287      4.25%     77.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   323528      5.03%     82.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   177390      2.76%     85.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   282298      4.39%     89.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    71936      1.12%     90.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   590429      9.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6432224                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       263027                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit         6011                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified       277187                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage        326675                       # number of prefetches that crossed the page
system.cpu.idleCycles                          556484                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                66289                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1960660                       # Number of branches executed
system.cpu.iew.exec_nop                         18375                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.385990                       # Inst execution rate
system.cpu.iew.exec_refs                      2392347                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     877763                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  107561                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1550665                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                156                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             25834                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               901917                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10049706                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1514584                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             93510                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9686280                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    368                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 95904                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  62602                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 96604                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1061                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            20046                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          260                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        10692                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       153584                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        58824                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            260                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        37871                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          28418                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   9970961                       # num instructions consuming a value
system.cpu.iew.wb_count                       9624005                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.531586                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5300428                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.377079                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9638627                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 11266211                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7022353                       # number of integer regfile writes
system.cpu.ipc                               1.166182                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.166182                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                14      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7314839     74.80%     74.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                26407      0.27%     75.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 11243      0.11%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   45      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   55      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   56      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3329      0.03%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1537610     15.72%     90.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              886192      9.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9779790                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       84481                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008638                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   33641     39.82%     39.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     39.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     966      1.14%     40.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     40.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     40.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     40.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     40.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     40.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     40.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     40.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     40.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     40.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     40.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  18524     21.93%     62.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 31347     37.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9766954                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           25895655                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      9538131                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10868204                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10031175                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9779790                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 156                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          927820                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3661                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             40                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       674478                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6432224                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.520437                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.895747                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3103073     48.24%     48.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              731079     11.37%     59.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              846689     13.16%     72.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              688946     10.71%     83.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              488280      7.59%     91.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              263314      4.09%     95.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              198753      3.09%     98.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               70433      1.10%     99.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               41657      0.65%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6432224                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.399370                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  97303                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             184291                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        85874                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             91194                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             20325                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            46794                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1550665                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              901917                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6391864                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    369                       # number of misc regfile writes
system.cpu.numCycles                          6988708                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  220372                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              10715582                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  12228                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3619717                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2894                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   871                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              17125515                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10341087                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12228769                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2101046                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 381051                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  62602                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                397701                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1513187                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         12053137                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          30786                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1301                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    116127                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            161                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            85405                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     15881812                       # The number of ROB reads
system.cpu.rob.rob_writes                    20244000                       # The number of ROB writes
system.cpu.timesIdled                           74800                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    83083                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    3485                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15182                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       189889                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       380931                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4426                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9484                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9484                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4426                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1271                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        29092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       890240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  890240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15181                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15181    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15181                       # Request fanout histogram
system.membus.reqLayer0.occupancy            18722500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           73637750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3494335000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            179963                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12284                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       176574                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1032                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9794                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9794                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        176703                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3261                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1284                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1284                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       529979                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        41993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                571972                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     22609664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1621696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               24231360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           191043                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000016                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003963                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 191040    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             191043                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          406315557                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20442563                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         265054497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3494335000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                89280                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2000                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        84567                       # number of demand (read+write) hits
system.l2.demand_hits::total                   175847                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               89280                       # number of overall hits
system.l2.overall_hits::.cpu.data                2000                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        84567                       # number of overall hits
system.l2.overall_hits::total                  175847                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2856                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              11055                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13911                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2856                       # number of overall misses
system.l2.overall_misses::.cpu.data             11055                       # number of overall misses
system.l2.overall_misses::total                 13911                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    227784500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    878334000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1106118500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    227784500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    878334000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1106118500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            92136                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            13055                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        84567                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               189758                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           92136                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           13055                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        84567                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              189758                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.030998                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.846802                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.073309                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.030998                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.846802                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.073309                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79756.477591                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79451.289009                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79513.945798                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79756.477591                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79451.289009                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79513.945798                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2856                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         11055                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13911                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2856                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        11055                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13911                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    199234500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    767783002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    967017502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    199234500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    767783002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    967017502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.030998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.846802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.073309                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.030998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.846802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.073309                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69759.978992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69451.198734                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69514.592912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69759.978992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69451.198734                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69514.592912                       # average overall mshr miss latency
system.l2.replacements                              1                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        12284                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12284                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12284                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12284                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       176572                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           176572                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       176572                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       176572                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               310                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   310                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9484                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9484                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    747087500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     747087500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9794                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9794                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.968348                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.968348                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78773.460565                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78773.460565                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9484                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9484                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    652246502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    652246502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.968348                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.968348                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68773.355335                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68773.355335                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          89280                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        84567                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             173847                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2856                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2856                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    227784500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    227784500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        92136                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        84567                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         176703                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.030998                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.016163                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79756.477591                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79756.477591                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2856                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2856                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    199234500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    199234500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.030998                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.016163                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69759.978992                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69759.978992                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1690                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1690                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1571                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1571                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    131246500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    131246500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3261                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3261                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.481754                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.481754                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83543.284532                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83543.284532                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1571                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1571                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    115536500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    115536500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.481754                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.481754                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73543.284532                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73543.284532                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                13                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         1271                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1271                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1284                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1284                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.989875                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.989875                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1271                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1271                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     24234000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     24234000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.989875                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.989875                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19066.876475                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19066.876475                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3494335000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6754.269033                       # Cycle average of tags in use
system.l2.tags.total_refs                      379656                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15126                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.099564                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     447.721942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1525.164888                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4781.382204                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.013663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.046544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.145916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.206124                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         15112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          202                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          857                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5293                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8760                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.461182                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3062550                       # Number of tag accesses
system.l2.tags.data_accesses                  3062550                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3494335000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         182720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         707520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             890240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       182720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        182720                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           11055                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13910                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          52290350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         202476294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             254766644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     52290350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         52290350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         52290350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        202476294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            254766644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     11055.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000606750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               28425                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13910                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13910                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    133896750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   69550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               394709250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9625.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28375.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    10740                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13910                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3157                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    280.995882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   176.544137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   287.946907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1134     35.92%     35.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          728     23.06%     58.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          479     15.17%     74.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          227      7.19%     81.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          141      4.47%     85.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           93      2.95%     88.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           73      2.31%     91.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           55      1.74%     92.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          227      7.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3157                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 890240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  890240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       254.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    254.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3494258000                       # Total gap between requests
system.mem_ctrls.avgGap                     251204.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       182720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       707520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 52290349.952136814594                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 202476293.772634863853                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2855                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        11055                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     81713750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    312995500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28621.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28312.57                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    77.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             10210200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5407875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            48509160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     275358720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1157840430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        366801120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1864127505                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        533.471320                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    943250250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    116480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2434604750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             12423600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6572940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            50808240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     275358720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1040235750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        465836640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1851235890                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        529.782030                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1201688500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    116480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2176166500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3494335000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1572787                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1572787                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1572787                       # number of overall hits
system.cpu.icache.overall_hits::total         1572787                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       108094                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         108094                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       108094                       # number of overall misses
system.cpu.icache.overall_misses::total        108094                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1668209492                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1668209492                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1668209492                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1668209492                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1680881                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1680881                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1680881                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1680881                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.064308                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.064308                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.064308                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.064308                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15432.951801                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15432.951801                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15432.951801                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15432.951801                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3982                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               370                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    10.762162                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             38030                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       176574                       # number of writebacks
system.cpu.icache.writebacks::total            176574                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        15958                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        15958                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        15958                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        15958                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        92136                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        92136                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        92136                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        84567                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       176703                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1391634495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1391634495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1391634495                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher   1019756058                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2411390553                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.054814                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.054814                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.054814                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.105125                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 15104.134052                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15104.134052                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 15104.134052                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12058.557806                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13646.573929                       # average overall mshr miss latency
system.cpu.icache.replacements                 176574                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1572787                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1572787                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       108094                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        108094                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1668209492                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1668209492                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1680881                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1680881                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.064308                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.064308                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15432.951801                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15432.951801                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        15958                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        15958                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        92136                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        92136                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1391634495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1391634495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.054814                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.054814                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 15104.134052                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15104.134052                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        84567                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        84567                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher   1019756058                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total   1019756058                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12058.557806                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12058.557806                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3494335000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3494335000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.794958                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1749489                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            176702                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.900788                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    85.895089                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    41.899869                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.671055                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.327343                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998398                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           37                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.289062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3538464                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3538464                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3494335000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3494335000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3494335000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3494335000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3494335000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2238871                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2238871                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2239399                       # number of overall hits
system.cpu.dcache.overall_hits::total         2239399                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        89520                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          89520                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        89524                       # number of overall misses
system.cpu.dcache.overall_misses::total         89524                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5920924212                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5920924212                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5920924212                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5920924212                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2328391                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2328391                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2328923                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2328923                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038447                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038447                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038440                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038440                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66140.797721                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66140.797721                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66137.842500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66137.842500                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        46444                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          771                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1194                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.897822                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    64.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        12284                       # number of writebacks
system.cpu.dcache.writebacks::total             12284                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        75186                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        75186                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        75186                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        75186                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14334                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14334                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14337                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14337                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    960108424                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    960108424                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    960406924                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    960406924                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006156                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006156                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006156                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006156                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66981.193247                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66981.193247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66987.997768                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66987.997768                       # average overall mshr miss latency
system.cpu.dcache.replacements                  13315                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1476754                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1476754                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8481                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8481                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    421921500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    421921500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1485235                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1485235                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005710                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005710                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49749.027237                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49749.027237                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5225                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5225                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3256                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3256                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    154195500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    154195500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002192                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002192                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47357.340295                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47357.340295                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       762117                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         762117                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        80300                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80300                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5475234766                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5475234766                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       842417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       842417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095321                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095321                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68184.741793                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68184.741793                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        69961                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        69961                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10339                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10339                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    782883978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    782883978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012273                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012273                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75721.440952                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75721.440952                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          528                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           528                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          532                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          532                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.007519                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.007519                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       298500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       298500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005639                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005639                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        99500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        99500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          739                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          739                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     23767946                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     23767946                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          739                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          739                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32162.308525                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32162.308525                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          739                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          739                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     23028946                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     23028946                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31162.308525                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31162.308525                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          109                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          109                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       195000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       195000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026786                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026786                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        65000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        65000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        92500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        92500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        46250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        46250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           92                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           92                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3494335000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           994.212641                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2253939                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14339                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            157.189413                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   994.212641                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.970911                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.970911                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          643                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4672593                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4672593                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3494335000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3494335000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
