Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Mon Oct 16 23:00:53 2023

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock -period {1000} -waveform {0 500} -name {tinyriscv_soc_top|jtag_TCK} [get_ports {jtag_TCK}] -add
create_clock -period {1000} -waveform {0 500} -name {tinyriscv_soc_top|clk_in} [get_ports {clk_in}] -add
create_clock -period {1000} -waveform {0 500} -name {pll|pll1/u_pll_e1/CLKOUT1} [get_pins {pll1/u_pll_e1.CLKOUT1}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {tinyriscv_soc_top|jtag_TCK}]
set_clock_groups -name {Inferred_clock_group_1} -asynchronous -group [get_clocks {tinyriscv_soc_top|clk_in}]
set_clock_groups -name {Inferred_clock_group_2} -asynchronous -group [get_clocks {pll|pll1/u_pll_e1/CLKOUT1}]


Logical Constraint:
+----------------------------------------------------------------+
| Object            | Attribute                     | Value     
+----------------------------------------------------------------+
| n:nt_jtag_TCK     | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
+----------------------------------------------------------------+

IO Constraint :
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME        | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| gpio[0]         | inout             | U11     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| gpio[1]         | inout             | P17     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| gpio[2]         | inout             | T13     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| gpio[3]         | inout             | R13     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| gpio[4]         | inout             | P13     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| gpio[5]         | inout             | P14     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| gpio[6]         | inout             | R15     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| gpio[7]         | inout             | R14     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| halted_ind      | output            | U10     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| jtag_TDO        | output            | V17     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| spi2_clk        | output            | U17     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| spi2_mosi       | output            | U18     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| spi2_ss         | output            | M13     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| spi_clk         | output            | N15     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| spi_mosi        | output            | L13     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| spi_ss          | output            | P18     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| uart_tx_pin     | output            | R18     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| clk_in          | input             | B5      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| jtag_TCK        | input             | T17     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| jtag_TDI        | input             | V18     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| jtag_TMS        | input             | T18     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| rst_ext_i       | input             | U12     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| spi2_miso       | input             | M14     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| spi_miso        | input             | R17     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| uart_rx_pin     | input             | N14     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------+
| CLKOUT1             | pll1/u_pll_e1       | clkbufg_0         | clk             | 1          
| O                   | jtag_TCK_ibuf       | clkbufg_1         | nt_jtag_TCK     | 1          
+-----------------------------------------------------------------------------------------------+


Reset Signal:
+-----------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                       | Rst_Source_Inst                                                | Fanout     
+-----------------------------------------------------------------------------------------------------------------------------------------------+
| gpio_0/N9                                                      | gpio_0/N9                                                      | 1474       
| _$$_GND_$$_                                                    | _$$_GND_$$_                                                    | 1          
| jtag_reset_req_o                                               | u_jtag_top/u_jtag_dm/dm_reset_req                              | 5          
| u_jtag_top/u_jtag_dm/N24                                       | u_jtag_top/u_jtag_dm/N24                                       | 531        
| u_jtag_top/u_jtag_driver/jtag_state_0                          | u_jtag_top/u_jtag_driver/jtag_state_0                          | 5          
| u_jtag_top/u_jtag_driver/N360                                  | u_jtag_top/u_jtag_driver/N360                                  | 1          
| uart_0/spi1/clk_cnt[8:0]_or                                    | uart_0/spi1/clk_cnt[8:0]_or                                    | 9          
| uart_0/spi1/N254                                               | uart_0/spi1/N254                                               | 5          
| uart_0/spi1/N685                                               | uart_0/spi1/N685_inv                                           | 2          
| uart_0/spi1/N662                                               | uart_0/spi1/N662                                               | 24         
| uart_0/spi2/clk_cnt[8:0]_or                                    | uart_0/spi2/clk_cnt[8:0]_or                                    | 9          
| uart_0/spi2/N253                                               | uart_0/spi2/N253                                               | 5          
| uart_0/spi2/N661                                               | uart_0/spi2/N661                                               | 24         
| u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0     | u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0     | 2          
+-----------------------------------------------------------------------------------------------------------------------------------------------+


CE Signal:
+-------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                  | CE_Source_Inst                                            | Fanout     
+-------------------------------------------------------------------------------------------------------------------------------------+
| gpio_0/N144                                               | gpio_0/N144                                               | 8          
| gpio_0/N140                                               | gpio_0/N140                                               | 8          
| gpio_0/N136                                               | gpio_0/N136                                               | 8          
| gpio_0/N132                                               | gpio_0/N132                                               | 8          
| gpio_0/N148                                               | gpio_0/N148                                               | 8          
| timer_0/N118                                              | timer_0/N118                                              | 6          
| timer_0/N103                                              | timer_0/N103                                              | 8          
| timer_0/N142                                              | timer_0/N142                                              | 8          
| timer_0/N138                                              | timer_0/N138                                              | 8          
| timer_0/N99                                               | timer_0/N99                                               | 8          
| uart_0/N378                                               | uart_0/N378                                               | 4          
| uart_0/N421                                               | uart_0/N421                                               | 4          
| uart_0/N464                                               | uart_0/N464                                               | 8          
| uart_0/N532                                               | uart_0/N532                                               | 8          
| uart_0/N528                                               | uart_0/N528                                               | 8          
| uart_0/N46                                                | _N20439_1_inv                                             | 8          
| uart_0/rx_recv_over                                       | uart_0/N19                                                | 8          
| uart_0/tx_start                                           | uart_0/N18_6                                              | 8          
| u_jtag_top/u_jtag_dm/N1007                                | u_jtag_top/u_jtag_dm/N1007                                | 32         
| u_jtag_top/u_jtag_dm/N513                                 | u_jtag_top/u_jtag_dm/N513_1                               | 2          
| u_jtag_top/u_jtag_dm/N634                                 | u_jtag_top/u_jtag_dm/N634_3                               | 20         
| u_jtag_top/u_jtag_dm/state_2                              | u_jtag_top/u_jtag_dm/state_2                              | 32         
| u_jtag_top/u_jtag_dm/N386                                 | u_jtag_top/u_jtag_dm/N386                                 | 32         
| u_jtag_top/u_jtag_dm/N889                                 | u_jtag_top/u_jtag_dm/N486_1                               | 32         
| u_jtag_top/u_jtag_dm/N1272                                | u_jtag_top/u_jtag_dm/N1272                                | 32         
| u_jtag_top/u_jtag_dm/N1029                                | u_jtag_top/u_jtag_dm/N1029_3                              | 40         
| u_jtag_top/u_jtag_dm/N746                                 | u_jtag_top/u_jtag_dm/N746                                 | 32         
| u_jtag_top/u_jtag_dm/N857                                 | u_jtag_top/u_jtag_dm/N857                                 | 32         
| u_jtag_top/u_jtag_dm/N1018                                | u_jtag_top/u_jtag_dm/N1018                                | 3          
| u_jtag_top/u_jtag_driver/rx_valid                         | u_jtag_top/u_jtag_driver/rx/recv_rdy                      | 38         
| u_jtag_top/u_jtag_driver/N325                             | u_jtag_top/u_jtag_driver/N325_7                           | 40         
| u_jtag_top/u_jtag_driver/jtag_state_15                    | u_jtag_top/u_jtag_driver/jtag_state_15                    | 5          
| u_jtag_top/u_jtag_driver/N317                             | u_jtag_top/u_jtag_driver/N317_0                           | 40         
| u_tinyriscv_core/u_clint/N180                             | u_tinyriscv_core/u_clint/N180                             | 37         
| u_tinyriscv_core/u_clint/N186                             | u_tinyriscv_core/u_clint/N186                             | 5          
| u_tinyriscv_core/u_csr_reg/N137                           | u_tinyriscv_core/u_csr_reg/N137_37                        | 32         
| u_tinyriscv_core/u_csr_reg/N155                           | u_tinyriscv_core/u_csr_reg/N155_5                         | 32         
| u_tinyriscv_core/u_csr_reg/N99                            | u_tinyriscv_core/u_csr_reg/N99                            | 32         
| u_tinyriscv_core/u_csr_reg/N209                           | u_tinyriscv_core/u_csr_reg/N209                           | 32         
| u_tinyriscv_core/u_csr_reg/N191                           | u_tinyriscv_core/u_csr_reg/N191                           | 32         
| u_tinyriscv_core/u_csr_reg/N96                            | u_tinyriscv_core/u_csr_reg/N96                            | 32         
| uart_0/spi1/N644                                          | uart_0/spi1/N644                                          | 4          
| uart_0/spi1/N416                                          | uart_0/spi1/N416                                          | 8          
| uart_0/spi1/N308                                          | uart_0/spi1/N308                                          | 1          
| uart_0/spi1/N239                                          | uart_0/spi1/N239                                          | 5          
| uart_0/spi1/N679                                          | uart_0/spi1/N679                                          | 7          
| uart_0/spi1/N675                                          | uart_0/spi1/N675                                          | 8          
| uart_0/spi1/N671                                          | uart_0/spi1/N671                                          | 8          
| uart_0/spi1/N667                                          | uart_0/spi1/N667                                          | 8          
| uart_0/spi1/N743                                          | uart_0/spi1/N743                                          | 8          
| uart_0/spi1/N764                                          | uart_0/spi1/N764                                          | 8          
| uart_0/spi1/N731                                          | uart_0/spi1/N731                                          | 8          
| uart_0/spi1/N754                                          | uart_0/spi1/N754                                          | 8          
| uart_0/spi1/N531                                          | uart_0/spi1/N531                                          | 1          
| uart_0/spi2/N643                                          | uart_0/spi2/N643                                          | 4          
| uart_0/spi2/N415                                          | uart_0/spi2/N415                                          | 8          
| uart_0/spi2/N307                                          | uart_0/spi2/N307                                          | 1          
| uart_0/spi2/N238                                          | uart_0/spi2/N238                                          | 5          
| uart_0/spi2/N678                                          | uart_0/spi2/N678                                          | 7          
| uart_0/spi2/N674                                          | uart_0/spi2/N674                                          | 8          
| uart_0/spi2/N670                                          | uart_0/spi2/N670                                          | 8          
| uart_0/spi2/N666                                          | uart_0/spi2/N666                                          | 8          
| uart_0/spi2/N742                                          | uart_0/spi2/N742                                          | 8          
| uart_0/spi2/N763                                          | uart_0/spi2/N763                                          | 8          
| uart_0/spi2/N730                                          | uart_0/spi2/N730                                          | 8          
| uart_0/spi2/N753                                          | uart_0/spi2/N753                                          | 8          
| uart_0/spi2/N530                                          | uart_0/spi2/N530                                          | 1          
| u_jtag_top/u_jtag_dm/rx/N68                               | u_jtag_top/u_jtag_dm/rx/N68                               | 41         
| u_jtag_top/u_jtag_dm/tx/N90                               | u_jtag_top/u_jtag_dm/tx/N90                               | 38         
| u_jtag_top/u_jtag_driver/rx/N68                           | u_jtag_top/u_jtag_driver/rx/N68                           | 39         
| u_jtag_top/u_jtag_driver/tx/N90                           | u_jtag_top/u_jtag_driver/tx/N90                           | 40         
| _$$_VCC_$$_                                               | _$$_VCC_$$_                                               | 48         
| _$$_GND_$$_                                               | _$$_GND_$$_                                               | 48         
| u_rom/rom111/U_ipml_spram_ram1/N842                       | u_rom/rom111/U_ipml_spram_ram1/N842                       | 4          
| u_tinyriscv_core/u_gpr_reg/we [1]                         | u_tinyriscv_core/u_gpr_reg/N7_8                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [2]                         | u_tinyriscv_core/u_gpr_reg/N15                            | 32         
| u_tinyriscv_core/u_gpr_reg/we [3]                         | u_tinyriscv_core/u_gpr_reg/N23                            | 32         
| u_tinyriscv_core/u_gpr_reg/we [4]                         | u_tinyriscv_core/u_gpr_reg/N31                            | 32         
| u_tinyriscv_core/u_gpr_reg/we [5]                         | u_tinyriscv_core/u_gpr_reg/N39                            | 32         
| u_tinyriscv_core/u_gpr_reg/we [6]                         | u_tinyriscv_core/u_gpr_reg/N47                            | 32         
| u_tinyriscv_core/u_gpr_reg/we [7]                         | u_tinyriscv_core/u_gpr_reg/N55                            | 32         
| u_tinyriscv_core/u_gpr_reg/we [8]                         | u_tinyriscv_core/u_gpr_reg/N63                            | 32         
| u_tinyriscv_core/u_gpr_reg/we [9]                         | u_tinyriscv_core/u_gpr_reg/N71                            | 32         
| u_tinyriscv_core/u_gpr_reg/we [10]                        | u_tinyriscv_core/u_gpr_reg/N79                            | 32         
| u_tinyriscv_core/u_gpr_reg/we [11]                        | u_tinyriscv_core/u_gpr_reg/N87                            | 32         
| u_tinyriscv_core/u_gpr_reg/we [12]                        | u_tinyriscv_core/u_gpr_reg/N95                            | 32         
| u_tinyriscv_core/u_gpr_reg/we [13]                        | u_tinyriscv_core/u_gpr_reg/N103                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [14]                        | u_tinyriscv_core/u_gpr_reg/N111                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [15]                        | u_tinyriscv_core/u_gpr_reg/N119                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [16]                        | u_tinyriscv_core/u_gpr_reg/N127                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [17]                        | u_tinyriscv_core/u_gpr_reg/N135                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [18]                        | u_tinyriscv_core/u_gpr_reg/N143                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [19]                        | u_tinyriscv_core/u_gpr_reg/N151                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [20]                        | u_tinyriscv_core/u_gpr_reg/N159                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [21]                        | u_tinyriscv_core/u_gpr_reg/N167                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [22]                        | u_tinyriscv_core/u_gpr_reg/N175                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [23]                        | u_tinyriscv_core/u_gpr_reg/N183                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [24]                        | u_tinyriscv_core/u_gpr_reg/N191                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [25]                        | u_tinyriscv_core/u_gpr_reg/N199                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [26]                        | u_tinyriscv_core/u_gpr_reg/N207                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [27]                        | u_tinyriscv_core/u_gpr_reg/N215                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [28]                        | u_tinyriscv_core/u_gpr_reg/N223                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [29]                        | u_tinyriscv_core/u_gpr_reg/N231                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [30]                        | u_tinyriscv_core/u_gpr_reg/N239                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [31]                        | u_tinyriscv_core/u_gpr_reg/N247                           | 32         
| u_tinyriscv_core/u_idu_exu/en                             | u_tinyriscv_core/u_idu_exu/N1                             | 217        
| m0_req_rdy_o                                              | u_rib/N196                                                | 32         
| u_tinyriscv_core/u_exu/u_exu_muldiv/op_mul                | u_tinyriscv_core/u_exu/u_exu_muldiv/N10                   | 64         
| u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N297        | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N297        | 63         
| u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N325        | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N325        | 32         
| u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N368        | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N368_5      | 32         
| u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N397        | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N397        | 32         
| u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N427        | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N427        | 32         
| u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_0     | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_0     | 3          
| u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N241        | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N241_3      | 33         
| u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N215        | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N215_4      | 4          
+-------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                             | Driver                                                          | Fanout     
+------------------------------------------------------------------------------------------------------------------------------------------------------+
| ntclkbufg_0                                                          | clkbufg_0                                                       | 2939       
| gpio_0/N9                                                            | gpio_0/N9                                                       | 1474       
| u_jtag_top/u_jtag_dm/N24                                             | u_jtag_top/u_jtag_dm/N24                                        | 531        
| u_tinyriscv_core/id_rs2_raddr_o [3]                                  | u_tinyriscv_core/u_idu/N334[3]                                  | 258        
| u_tinyriscv_core/id_rs2_raddr_o [2]                                  | u_tinyriscv_core/u_idu/N334[2]                                  | 258        
| u_tinyriscv_core/id_rs1_raddr_o [3]                                  | u_tinyriscv_core/u_idu/N330[3]                                  | 258        
| u_tinyriscv_core/id_rs1_raddr_o [2]                                  | u_tinyriscv_core/u_idu/N330[2]                                  | 258        
| ntclkbufg_1                                                          | clkbufg_1                                                       | 228        
| u_tinyriscv_core/u_idu_exu/en                                        | u_tinyriscv_core/u_idu_exu/N1                                   | 217        
| u_tinyriscv_core/ctrl_flush_o                                        | u_tinyriscv_core/u_ifu/N44_5                                    | 214        
| m1_req_vld_i                                                         | u_tinyriscv_core/u_exu/u_exu_dispatch/N63_3                     | 189        
| m2_req_vld_i                                                         | u_jtag_top/u_jtag_dm/N282                                       | 142        
| u_tinyriscv_core/ex_csr_we_o                                         | u_tinyriscv_core/u_exu/u_exu_dispatch/N62                       | 140        
| u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/_N22007                | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N186_28           | 133        
| u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/_N22010                | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N186_31           | 133        
| u_tinyriscv_core/id_rs2_raddr_o [1]                                  | u_tinyriscv_core/u_idu/N334[1]                                  | 130        
| u_tinyriscv_core/id_rs1_raddr_o [1]                                  | u_tinyriscv_core/u_idu/N330[1]                                  | 130        
| u_rom/rom111/U_ipml_spram_ram1/addr_bus_rd_sel [3]                   | u_rom/rom111/U_ipml_spram_ram1/N845[3]                          | 128        
| u_rom/rom111/U_ipml_spram_ram1/addr_bus_rd_sel [2]                   | u_rom/rom111/U_ipml_spram_ram1/N845[2]                          | 128        
| u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]                   | u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_17_4              | 109        
| u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [18]                   | u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_18_4              | 106        
| u_tinyriscv_core/ie_dec_info_bus_o [3]                               | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[3]                | 102        
| u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/_N17772                | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N236_1            | 99         
| u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]                   | u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_16_4              | 98         
| u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [20]                   | u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_20_4              | 98         
| u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [19]                   | u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_19_4              | 98         
| u_tinyriscv_core/u_exu/req_bjp_o                                     | u_tinyriscv_core/u_exu/u_exu_dispatch/N60_3                     | 92         
| u_rib/slave_sel [0]                                                  | u_rib/N353                                                      | 90         
| u_rib/slave_sel [1]                                                  | u_rib/N354                                                      | 86         
| u_tinyriscv_core/ie_dec_info_bus_o [2]                               | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]                | 85         
| u_tinyriscv_core/ie_dec_info_bus_o [1]                               | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]                | 85         
| u_tinyriscv_core/ie_dec_info_bus_o [0]                               | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]                | 84         
| u_tinyriscv_core/ie_dec_info_bus_o [10]                              | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[10]               | 77         
| u_tinyriscv_core/ie_dec_info_bus_o [5]                               | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[5]                | 75         
| u_tinyriscv_core/u_exu/req_alu_o                                     | u_tinyriscv_core/u_exu/u_exu_dispatch/N58                       | 72         
| u_tinyriscv_core/_N4626                                              | u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[0]        | 67         
| u_tinyriscv_core/_N4627                                              | u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[1]        | 66         
| u_tinyriscv_core/id_rs2_raddr_o [0]                                  | u_tinyriscv_core/u_idu/N334[0]                                  | 66         
| u_tinyriscv_core/id_rs1_raddr_o [0]                                  | u_tinyriscv_core/u_idu/N330[0]                                  | 66         
| s0_addr_o[12]                                                        | u_rib/N216_12                                                   | 65         
| m0_req_rdy_o                                                         | u_rib/N196                                                      | 65         
| u_tinyriscv_core/u_clint/csr_state_3                                 | u_tinyriscv_core/u_clint/csr_state_3                            | 65         
| s0_addr_o[13]                                                        | u_rib/N216_13                                                   | 65         
| s0_addr_o[9]                                                         | u_rib/N216_9                                                    | 64         
| s0_addr_o[5]                                                         | u_rib/N216_5                                                    | 64         
| u_tinyriscv_core/u_csr_reg/N92                                       | u_tinyriscv_core/u_csr_reg/N92                                  | 64         
| s0_addr_o[6]                                                         | u_rib/N216_6                                                    | 64         
| u_tinyriscv_core/u_csr_reg/N96                                       | u_tinyriscv_core/u_csr_reg/N96                                  | 64         
| u_tinyriscv_core/u_csr_reg/N99                                       | u_tinyriscv_core/u_csr_reg/N99                                  | 64         
| u_tinyriscv_core/u_exu/u_exu_muldiv/op_mul                           | u_tinyriscv_core/u_exu/u_exu_muldiv/N10                         | 64         
| u_tinyriscv_core/u_exu/u_exu_muldiv/_N4270                           | u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op_res_42               | 64         
| u_rib/slave_sel [3]                                                  | u_rib/N356                                                      | 64         
| s0_addr_o[2]                                                         | u_rib/N216_2                                                    | 64         
| s0_addr_o[3]                                                         | u_rib/N216_3                                                    | 64         
| s0_addr_o[11]                                                        | u_rib/N216_11                                                   | 64         
| u_rom/rom111/U_ipml_spram_ram1/addr_bus_rd_sel [1]                   | u_rom/rom111/U_ipml_spram_ram1/N845[1]                          | 64         
| s0_addr_o[10]                                                        | u_rib/N216_10                                                   | 64         
| s0_addr_o[7]                                                         | u_rib/N216_7                                                    | 64         
| u_ram/ram222/U_ipml_spram_ram2/addr_bus_rd_sel [2]                   | u_ram/ram222/U_ipml_spram_ram2/addr_bus_rd_ce[2]                | 64         
| u_ram/ram222/U_ipml_spram_ram2/addr_bus_rd_sel [1]                   | u_ram/ram222/U_ipml_spram_ram2/addr_bus_rd_ce[1]                | 64         
| s0_addr_o[8]                                                         | u_rib/N216_8                                                    | 64         
| s0_addr_o[4]                                                         | u_rib/N216_4                                                    | 64         
| u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/_N5175_inv             | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N280_18_inv       | 63         
| u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/invert_result          | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/invert_result     | 63         
| u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N297                   | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N297              | 63         
| u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/minuend_ge_divisor     | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N2.lt_15          | 61         
| u_jtag_top/u_jtag_dm/rx_data_r [2]                                   | u_jtag_top/u_jtag_dm/rx_data_r[2]                               | 60         
| s3_addr_o[4]                                                         | u_rib/N276_4                                                    | 57         
| u_jtag_top/u_jtag_dm/N386                                            | u_jtag_top/u_jtag_dm/N386                                       | 54         
| u_tinyriscv_core/ie_dec_info_bus_o [9]                               | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[9]                | 50         
| u_tinyriscv_core/u_exu/u_exu_muldiv/div_start                        | u_tinyriscv_core/u_exu/u_exu_muldiv/N4_3                        | 48         
| u_jtag_top/u_jtag_driver/tx_valid                                    | u_jtag_top/u_jtag_driver/dtm_req_valid                          | 47         
| u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [79]                   | u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_395_3             | 46         
| u_jtag_top/u_jtag_driver/tx/state_0                                  | u_jtag_top/u_jtag_driver/tx/state_0                             | 45         
| u_rib/slave_sel [4]                                                  | u_rib/N357_5                                                    | 45         
| u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_0                | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_0           | 44         
| u_jtag_top/u_jtag_dm/rx/state_0                                      | u_jtag_top/u_jtag_dm/rx/state_0                                 | 43         
| u_tinyriscv_core/ie_dec_info_bus_o [6]                               | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[6]                | 43         
| u_rib/slave_sel [2]                                                  | u_rib/N355_3                                                    | 43         
| u_jtag_top/u_jtag_dm/need_resp                                       | u_jtag_top/u_jtag_dm/need_resp                                  | 43         
| u_jtag_top/u_jtag_dm/tx/state_0                                      | u_jtag_top/u_jtag_dm/tx/state_0                                 | 42         
| u_jtag_top/u_jtag_dm/rx/N68                                          | u_jtag_top/u_jtag_dm/rx/N68                                     | 41         
| u_jtag_top/u_jtag_driver/rx/state_0                                  | u_jtag_top/u_jtag_driver/rx/state_0                             | 41         
| u_rib/mux_m_we                                                       | u_rib/N89                                                       | 41         
| u_jtag_top/u_jtag_driver/tx/N90                                      | u_jtag_top/u_jtag_driver/tx/N90                                 | 40         
| u_jtag_top/u_jtag_dm/N1029                                           | u_jtag_top/u_jtag_dm/N1029_3                                    | 40         
| u_jtag_top/u_jtag_driver/N325                                        | u_jtag_top/u_jtag_driver/N325_7                                 | 40         
| u_tinyriscv_core/u_clint/csr_state_4                                 | u_tinyriscv_core/u_clint/csr_state_4                            | 40         
| u_jtag_top/u_jtag_driver/N317                                        | u_jtag_top/u_jtag_driver/N317_0                                 | 40         
| u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_1                | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_1           | 39         
| u_jtag_top/u_jtag_driver/rx/N68                                      | u_jtag_top/u_jtag_driver/rx/N68                                 | 39         
| u_jtag_top/u_jtag_driver/rx_valid                                    | u_jtag_top/u_jtag_driver/rx/recv_rdy                            | 39         
| u_tinyriscv_core/u_exu/u_exu_alu_datapath/N126                       | u_tinyriscv_core/u_exu/u_exu_alu_datapath/N126                  | 38         
| u_tinyriscv_core/u_clint/N180                                        | u_tinyriscv_core/u_clint/N180                                   | 38         
| u_jtag_top/u_jtag_dm/rx_data_r [39]                                  | u_jtag_top/u_jtag_dm/rx_data_r[39]                              | 38         
| u_jtag_top/u_jtag_dm/tx/N90                                          | u_jtag_top/u_jtag_dm/tx/N90                                     | 38         
| u_jtag_top/u_jtag_dm/rx_data_r [37]                                  | u_jtag_top/u_jtag_dm/rx_data_r[37]                              | 38         
| u_tinyriscv_core/u_exu/req_muldiv_o                                  | u_tinyriscv_core/u_exu/u_exu_dispatch/N61                       | 37         
| u_tinyriscv_core/u_exu/u_exu_muldiv/div_ready                        | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/ready_o           | 37         
| u_jtag_top/u_jtag_dm/state_2                                         | u_jtag_top/u_jtag_dm/state_2                                    | 36         
+------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 1.14 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 4        | 30            | 14                 
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 3076     | 26304         | 12                 
| LUT                   | 4526     | 17536         | 26                 
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 48       | 48            | 100                
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 25       | 240           | 11                 
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 20            | 10                 
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                  
+------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/synthesize/tinyriscv_soc_top_syn.adf     
| Output     | D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/device_map/tinyriscv_soc_top_map.adf     
|            | D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/device_map/tinyriscv_soc_top_dmr.prt     
|            | D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/device_map/tinyriscv_soc_top.dmr         
|            | D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/device_map/dmr.db                        
+------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 286 MB
Total CPU  time to dev_map completion : 0h:0m:6s
Process Total CPU  time to dev_map completion : 0h:0m:6s
Total real time to dev_map completion : 0h:0m:7s
