$date
	Wed Apr 30 21:22:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_demux1to4 $end
$var wire 2 ! out4 [1:0] $end
$var wire 2 " out3 [1:0] $end
$var wire 2 # out2 [1:0] $end
$var wire 2 $ out1 [1:0] $end
$var reg 2 % in [1:0] $end
$var reg 2 & sel [1:0] $end
$scope module uut $end
$var wire 2 ' in [1:0] $end
$var wire 2 ( sel [1:0] $end
$var wire 2 ) w2 [1:0] $end
$var wire 2 * w1 [1:0] $end
$var wire 2 + out4 [1:0] $end
$var wire 2 , out3 [1:0] $end
$var wire 2 - out2 [1:0] $end
$var wire 2 . out1 [1:0] $end
$scope module dm1 $end
$var wire 2 / in [1:0] $end
$var wire 1 0 sel $end
$var reg 2 1 out1 [1:0] $end
$var reg 2 2 out2 [1:0] $end
$upscope $end
$scope module dm2 $end
$var wire 2 3 in [1:0] $end
$var wire 1 4 sel $end
$var reg 2 5 out1 [1:0] $end
$var reg 2 6 out2 [1:0] $end
$upscope $end
$scope module dm3 $end
$var wire 2 7 in [1:0] $end
$var wire 1 8 sel $end
$var reg 2 9 out1 [1:0] $end
$var reg 2 : out2 [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 :
b0 9
08
b0 7
b11 6
b0 5
04
b11 3
b11 2
b0 1
00
b11 /
b11 .
b0 -
b0 ,
b0 +
b11 *
b0 )
b0 (
b11 '
b0 &
b11 %
b11 $
b0 #
b0 "
b0 !
$end
#10000
b0 $
b0 .
b0 6
b11 #
b11 -
b11 5
14
18
b1 &
b1 (
#20000
b11 "
b11 ,
b11 :
b0 *
b0 2
b0 3
b11 )
b11 1
b11 7
b0 $
b0 .
b0 6
b0 #
b0 -
b0 5
10
04
08
b10 &
b10 (
#30000
b0 "
b0 ,
b0 :
b11 !
b11 +
b11 9
14
18
b11 &
b11 (
#40000
