Analysis & Synthesis report for Processador
Sun Dec 03 15:57:17 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Source assignments for Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated
 13. Parameter Settings for User Entity Instance: Memoria:memoria_inst|altsyncram:altsyncram_component
 14. altsyncram Parameter Settings by Entity Instance
 15. Port Connectivity Checks: "ALU:alu"
 16. Port Connectivity Checks: "Mux_4_to_1:muxAluB"
 17. Port Connectivity Checks: "Mux_3_to_1:muxAluA"
 18. Port Connectivity Checks: "Ctrl:ctrl"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec 03 15:57:17 2017       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; Processador                                 ;
; Top-level Entity Name              ; Processador                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Processador        ; Processador        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------+---------+
; Mux3to1.v                        ; yes             ; User Verilog HDL File            ; C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v              ;         ;
; Processador.v                    ; yes             ; User Verilog HDL File            ; C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v          ;         ;
; Banco_registradores.v            ; yes             ; User Verilog HDL File            ; C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Banco_registradores.v  ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File            ; C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v                  ;         ;
; Controle.v                       ; yes             ; User Verilog HDL File            ; C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v             ;         ;
; Memoria.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v              ;         ;
; MemoriaInicia.mif                ; yes             ; User Memory Initialization File  ; C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/MemoriaInicia.mif      ;         ;
; Mul.v                            ; yes             ; User Verilog HDL File            ; C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v                  ;         ;
; Mux4to1.v                        ; yes             ; User Verilog HDL File            ; C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux4to1.v              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf            ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc            ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc            ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc             ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc              ;         ;
; db/altsyncram_spa1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf ;         ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
;                                             ;          ;
; Total combinational functions               ; 0        ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 0        ;
;     -- 3 input functions                    ; 0        ;
;     -- <=2 input functions                  ; 0        ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 0        ;
;     -- arithmetic mode                      ; 0        ;
;                                             ;          ;
; Total registers                             ; 0        ;
;     -- Dedicated logic registers            ; 0        ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 2        ;
;                                             ;          ;
; Embedded Multiplier 9-bit elements          ; 0        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 1        ;
; Total fan-out                               ; 2        ;
; Average fan-out                             ; 0.50     ;
+---------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |Processador               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 2    ; 0            ; |Processador        ; Processador ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |Processador|Memoria:memoria_inst ; Memoria.v       ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; PC[0..11]                              ; Lost fanout        ;
; ALU:alu|resultado[0..15]               ; Lost fanout        ;
; Ctrl:ctrl|regs_b[0..11]                ; Lost fanout        ;
; Ctrl:ctrl|regs_c[8..11]                ; Lost fanout        ;
; Ctrl:ctrl|controle_b[2..4,8..14]       ; Lost fanout        ;
; Ctrl:ctrl|controle_c[8]                ; Lost fanout        ;
; Total Number of Removed Registers = 55 ;                    ;
+----------------------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                 ;
+---------------+--------------------+----------------------------------------------------------------------------------------+
; Register name ; Reason for Removal ; Registers Removed due to This Register                                                 ;
+---------------+--------------------+----------------------------------------------------------------------------------------+
; PC[2]         ; Lost Fanouts       ; PC[1], PC[0], PC[3], ALU:alu|resultado[0], ALU:alu|resultado[1], ALU:alu|resultado[2], ;
;               ;                    ; ALU:alu|resultado[3], ALU:alu|resultado[4]                                             ;
+---------------+--------------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:memoria_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; MemoriaInicia.mif    ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_spa1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 1                                                    ;
; Entity Instance                           ; Memoria:memoria_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 16                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu"                                                                                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; zero     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; neg      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; overflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mux_4_to_1:muxAluB"                                                                                                                                 ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                      ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data1[15..1] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; data1[0]     ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; data2[15..4] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; clk          ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mux_3_to_1:muxAluA"                                                                                                                               ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                           ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; data0 ; Input ; Warning  ; Input port expression (12 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "data0[15..12]" will be connected to GND. ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ctrl:ctrl"                                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; controle_a[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; controle_a[5..2]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; controle_a[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; controle_b[8..5]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; controle_b[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; controle_b[15]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; regs_b[11..8]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; controle_c[15..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; controle_c[7..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; regs_c[7..0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sun Dec 03 15:57:08 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mux3to1.v
    Info (12023): Found entity 1: Mux_3_to_1 File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.v
    Info (12023): Found entity 1: Mux_2_to_1 File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux2to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processador.v
    Info (12023): Found entity 1: Processador File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file banco_registradores.v
    Info (12023): Found entity 1: Banco_registradores File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Banco_registradores.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file conversor7segmentos.v
    Info (12023): Found entity 1: conversor7segmentos File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/conversor7segmentos.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controle.v
    Info (12023): Found entity 1: Ctrl File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file memoria.v
    Info (12023): Found entity 1: Memoria File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mul.v
    Info (12023): Found entity 1: Mul File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4to1.v
    Info (12023): Found entity 1: Mux_4_to_1 File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux4to1.v Line: 1
Info (12127): Elaborating entity "Processador" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Processador.v(80): object "j_imm" assigned a value but never read File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v Line: 80
Info (12128): Elaborating entity "Ctrl" for hierarchy "Ctrl:ctrl" File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v Line: 33
Warning (10235): Verilog HDL Always Construct warning at Controle.v(143): variable "pc" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v Line: 143
Warning (10235): Verilog HDL Always Construct warning at Controle.v(150): variable "regs_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v Line: 150
Warning (10235): Verilog HDL Always Construct warning at Controle.v(155): variable "regs_b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v Line: 155
Warning (10240): Verilog HDL Always Construct warning at Controle.v(54): inferring latch(es) for variable "controle_a", which holds its previous value in one or more paths through the always construct File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v Line: 54
Info (10041): Inferred latch for "controle_a[0]" at Controle.v(143) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v Line: 143
Info (10041): Inferred latch for "controle_a[1]" at Controle.v(143) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v Line: 143
Info (10041): Inferred latch for "controle_a[2]" at Controle.v(143) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v Line: 143
Info (10041): Inferred latch for "controle_a[3]" at Controle.v(143) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v Line: 143
Info (10041): Inferred latch for "controle_a[4]" at Controle.v(143) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v Line: 143
Info (10041): Inferred latch for "controle_a[5]" at Controle.v(143) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v Line: 143
Info (10041): Inferred latch for "controle_a[6]" at Controle.v(143) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v Line: 143
Info (10041): Inferred latch for "controle_a[7]" at Controle.v(143) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v Line: 143
Info (10041): Inferred latch for "controle_a[8]" at Controle.v(143) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v Line: 143
Info (10041): Inferred latch for "controle_a[9]" at Controle.v(143) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v Line: 143
Info (10041): Inferred latch for "controle_a[10]" at Controle.v(143) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v Line: 143
Info (10041): Inferred latch for "controle_a[15]" at Controle.v(143) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v Line: 143
Info (12128): Elaborating entity "Memoria" for hierarchy "Memoria:memoria_inst" File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v Line: 41
Info (12128): Elaborating entity "altsyncram" for hierarchy "Memoria:memoria_inst|altsyncram:altsyncram_component" File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v Line: 82
Info (12130): Elaborated megafunction instantiation "Memoria:memoria_inst|altsyncram:altsyncram_component" File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v Line: 82
Info (12133): Instantiated megafunction "Memoria:memoria_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "MemoriaInicia.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spa1.tdf
    Info (12023): Found entity 1: altsyncram_spa1 File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_spa1" for hierarchy "Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Banco_registradores" for hierarchy "Banco_registradores:banco" File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v Line: 59
Info (12128): Elaborating entity "Mux_3_to_1" for hierarchy "Mux_3_to_1:muxAluA" File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v Line: 75
Warning (10240): Verilog HDL Always Construct warning at Mux3to1.v(10): inferring latch(es) for variable "resultado", which holds its previous value in one or more paths through the always construct File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v Line: 10
Info (10041): Inferred latch for "resultado[0]" at Mux3to1.v(15) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v Line: 15
Info (10041): Inferred latch for "resultado[1]" at Mux3to1.v(15) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v Line: 15
Info (10041): Inferred latch for "resultado[2]" at Mux3to1.v(15) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v Line: 15
Info (10041): Inferred latch for "resultado[3]" at Mux3to1.v(15) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v Line: 15
Info (10041): Inferred latch for "resultado[4]" at Mux3to1.v(15) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v Line: 15
Info (10041): Inferred latch for "resultado[5]" at Mux3to1.v(15) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v Line: 15
Info (10041): Inferred latch for "resultado[6]" at Mux3to1.v(15) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v Line: 15
Info (10041): Inferred latch for "resultado[7]" at Mux3to1.v(15) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v Line: 15
Info (10041): Inferred latch for "resultado[8]" at Mux3to1.v(15) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v Line: 15
Info (10041): Inferred latch for "resultado[9]" at Mux3to1.v(15) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v Line: 15
Info (10041): Inferred latch for "resultado[10]" at Mux3to1.v(15) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v Line: 15
Info (10041): Inferred latch for "resultado[11]" at Mux3to1.v(15) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v Line: 15
Info (10041): Inferred latch for "resultado[12]" at Mux3to1.v(15) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v Line: 15
Info (10041): Inferred latch for "resultado[13]" at Mux3to1.v(15) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v Line: 15
Info (10041): Inferred latch for "resultado[14]" at Mux3to1.v(15) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v Line: 15
Info (10041): Inferred latch for "resultado[15]" at Mux3to1.v(15) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v Line: 15
Info (12128): Elaborating entity "Mux_4_to_1" for hierarchy "Mux_4_to_1:muxAluB" File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v Line: 93
Warning (10240): Verilog HDL Always Construct warning at Mux4to1.v(12): inferring latch(es) for variable "resultado", which holds its previous value in one or more paths through the always construct File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux4to1.v Line: 12
Info (10041): Inferred latch for "resultado[0]" at Mux4to1.v(17) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux4to1.v Line: 17
Info (10041): Inferred latch for "resultado[1]" at Mux4to1.v(17) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux4to1.v Line: 17
Info (10041): Inferred latch for "resultado[2]" at Mux4to1.v(17) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux4to1.v Line: 17
Info (10041): Inferred latch for "resultado[3]" at Mux4to1.v(17) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux4to1.v Line: 17
Info (10041): Inferred latch for "resultado[4]" at Mux4to1.v(17) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux4to1.v Line: 17
Info (10041): Inferred latch for "resultado[5]" at Mux4to1.v(17) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux4to1.v Line: 17
Info (10041): Inferred latch for "resultado[6]" at Mux4to1.v(17) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux4to1.v Line: 17
Info (10041): Inferred latch for "resultado[7]" at Mux4to1.v(17) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux4to1.v Line: 17
Info (10041): Inferred latch for "resultado[8]" at Mux4to1.v(17) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux4to1.v Line: 17
Info (10041): Inferred latch for "resultado[9]" at Mux4to1.v(17) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux4to1.v Line: 17
Info (10041): Inferred latch for "resultado[10]" at Mux4to1.v(17) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux4to1.v Line: 17
Info (10041): Inferred latch for "resultado[11]" at Mux4to1.v(17) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux4to1.v Line: 17
Info (10041): Inferred latch for "resultado[12]" at Mux4to1.v(17) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux4to1.v Line: 17
Info (10041): Inferred latch for "resultado[13]" at Mux4to1.v(17) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux4to1.v Line: 17
Info (10041): Inferred latch for "resultado[14]" at Mux4to1.v(17) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux4to1.v Line: 17
Info (10041): Inferred latch for "resultado[15]" at Mux4to1.v(17) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux4to1.v Line: 17
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu" File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v Line: 109
Info (12128): Elaborating entity "Mul" for hierarchy "Mul:Mul" File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v Line: 121
Warning (10235): Verilog HDL Always Construct warning at Mul.v(11): variable "enable" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Warning (10235): Verilog HDL Always Construct warning at Mul.v(13): variable "op1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 13
Warning (10235): Verilog HDL Always Construct warning at Mul.v(13): variable "op2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at Mul.v(9): inferring latch(es) for variable "result", which holds its previous value in one or more paths through the always construct File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 9
Warning (10240): Verilog HDL Always Construct warning at Mul.v(9): inferring latch(es) for variable "resH", which holds its previous value in one or more paths through the always construct File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 9
Warning (10240): Verilog HDL Always Construct warning at Mul.v(9): inferring latch(es) for variable "resL", which holds its previous value in one or more paths through the always construct File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 9
Info (10041): Inferred latch for "resL[0]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resL[1]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resL[2]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resL[3]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resL[4]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resL[5]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resL[6]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resL[7]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resL[8]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resL[9]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resL[10]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resL[11]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resL[12]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resL[13]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resL[14]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resL[15]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resH[0]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resH[1]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resH[2]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resH[3]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resH[4]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resH[5]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resH[6]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resH[7]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resH[8]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resH[9]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resH[10]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resH[11]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resH[12]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resH[13]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resH[14]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Info (10041): Inferred latch for "resH[15]" at Mul.v(11) File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v Line: 11
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|q_a[0]" File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf Line: 35
        Warning (14320): Synthesized away node "Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|q_a[1]" File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf Line: 56
        Warning (14320): Synthesized away node "Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|q_a[2]" File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf Line: 77
        Warning (14320): Synthesized away node "Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|q_a[3]" File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf Line: 98
        Warning (14320): Synthesized away node "Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|q_a[4]" File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf Line: 119
        Warning (14320): Synthesized away node "Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|q_a[5]" File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf Line: 140
        Warning (14320): Synthesized away node "Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|q_a[6]" File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf Line: 161
        Warning (14320): Synthesized away node "Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|q_a[7]" File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf Line: 182
        Warning (14320): Synthesized away node "Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|q_a[8]" File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf Line: 203
        Warning (14320): Synthesized away node "Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|q_a[9]" File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf Line: 224
        Warning (14320): Synthesized away node "Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|q_a[10]" File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf Line: 245
        Warning (14320): Synthesized away node "Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|q_a[11]" File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf Line: 266
        Warning (14320): Synthesized away node "Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|q_a[12]" File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf Line: 287
        Warning (14320): Synthesized away node "Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|q_a[13]" File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf Line: 308
        Warning (14320): Synthesized away node "Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|q_a[14]" File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf Line: 329
        Warning (14320): Synthesized away node "Memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_spa1:auto_generated|q_a[15]" File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf Line: 350
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17049): 55 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/output_files/Processador.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50" File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v Line: 2
    Warning (15610): No output dependent on input pin "reset" File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v Line: 6
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 638 megabytes
    Info: Processing ended: Sun Dec 03 15:57:17 2017
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/output_files/Processador.map.smsg.


