
*** Running vivado
    with args -log RV32I_SoC.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RV32I_SoC.tcl


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source RV32I_SoC.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top RV32I_SoC -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3240496
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/tony/tools/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'uart_rx_data', assumed default net type 'wire' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_top.v:67]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1969.227 ; gain = 371.801 ; free physical = 4818 ; free virtual = 59370
Synthesis current peak Physical Memory [PSS] (MB): peak = 1381.014; parent = 1182.544; children = 198.470
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2949.238; parent = 1972.199; children = 977.039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I_SoC' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram_2port_2048x32' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/.Xil/Vivado-3240475-tony-ubuntu/realtime/ram_2port_2048x32_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ram_2port_2048x32' (0#1) [/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/.Xil/Vivado-3240475-tony-ubuntu/realtime/ram_2port_2048x32_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/.Xil/Vivado-3240475-tony-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/.Xil/Vivado-3240475-tony-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'rv32i_cpu' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/rv32i_cpu.v:33]
INFO: [Synth 8-6157] synthesizing module 'branch_resolution' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/branch_resolution.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/branch_resolution.v:32]
INFO: [Synth 8-6155] done synthesizing module 'branch_resolution' (0#1) [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/branch_resolution.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'brent_kung_add_32bit' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/brent_kung_add_32bit.v:24]
INFO: [Synth 8-6157] synthesizing module 'g_2bits' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/g_2bits.v:23]
INFO: [Synth 8-6155] done synthesizing module 'g_2bits' (0#1) [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/g_2bits.v:23]
INFO: [Synth 8-6157] synthesizing module 'p_2bits' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/p_2bits.v:23]
INFO: [Synth 8-6155] done synthesizing module 'p_2bits' (0#1) [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/p_2bits.v:23]
INFO: [Synth 8-6155] done synthesizing module 'brent_kung_add_32bit' (0#1) [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/brent_kung_add_32bit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_cpu' (0#1) [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/rv32i_cpu.v:33]
INFO: [Synth 8-6157] synthesizing module 'Addr_Decoder' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/Addr_Decoder.v:42]
INFO: [Synth 8-6155] done synthesizing module 'Addr_Decoder' (0#1) [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/Addr_Decoder.v:42]
INFO: [Synth 8-6157] synthesizing module 'GPIO' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/GPIO.v:23]
INFO: [Synth 8-6155] done synthesizing module 'GPIO' (0#1) [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/GPIO.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'REN' does not match port width (1) of module 'GPIO' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:101]
WARNING: [Synth 8-689] width (4) of port connection 'WEN' does not match port width (1) of module 'GPIO' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:102]
WARNING: [Synth 8-689] width (32) of port connection 'Addr' does not match port width (12) of module 'GPIO' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:103]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_tx.v:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_tx.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_rx.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_rx.v:64]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_rx.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'uart_rx_data' does not match port width (8) of module 'uart_rx' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_top.v:67]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (0#1) [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_top.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'REN' does not match port width (1) of module 'uart_top' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:121]
WARNING: [Synth 8-689] width (4) of port connection 'WEN' does not match port width (1) of module 'uart_top' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:122]
WARNING: [Synth 8-689] width (32) of port connection 'Addr' does not match port width (12) of module 'uart_top' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:123]
WARNING: [Synth 8-689] width (32) of port connection 'uart_tx_data' does not match port width (8) of module 'uart_top' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:125]
INFO: [Synth 8-6157] synthesizing module 'seg7' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (0#1) [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_SoC' (0#1) [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:23]
WARNING: [Synth 8-7129] Port DataIn[31] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port DataIn[30] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port DataIn[29] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port DataIn[28] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port DataIn[27] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port DataIn[26] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port DataIn[25] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port DataIn[24] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port DataIn[23] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port DataIn[22] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port DataIn[21] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port DataIn[20] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port DataIn[19] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port DataIn[18] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port DataIn[17] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port DataIn[16] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port DataIn[15] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port DataIn[14] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port DataIn[13] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port DataIn[12] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port DataIn[11] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port DataIn[10] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port DataIn[9] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port DataIn[8] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port DataIn[7] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[11] in module Addr_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[10] in module Addr_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[9] in module Addr_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[8] in module Addr_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[7] in module Addr_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[6] in module Addr_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[5] in module Addr_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[4] in module Addr_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[3] in module Addr_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[2] in module Addr_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module Addr_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module Addr_Decoder is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2049.164 ; gain = 451.738 ; free physical = 4897 ; free virtual = 59453
Synthesis current peak Physical Memory [PSS] (MB): peak = 1381.014; parent = 1182.544; children = 198.470
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3026.207; parent = 2049.168; children = 977.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2066.977 ; gain = 469.551 ; free physical = 4893 ; free virtual = 59449
Synthesis current peak Physical Memory [PSS] (MB): peak = 1381.014; parent = 1182.544; children = 198.470
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3044.020; parent = 2066.980; children = 977.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2066.977 ; gain = 469.551 ; free physical = 4893 ; free virtual = 59449
Synthesis current peak Physical Memory [PSS] (MB): peak = 1381.014; parent = 1182.544; children = 198.470
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3044.020; parent = 2066.980; children = 977.039
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2066.977 ; gain = 0.000 ; free physical = 4888 ; free virtual = 59444
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'iPLL'
Finished Parsing XDC File [/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'iPLL'
Parsing XDC File [/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32/ram_2port_2048x32_in_context.xdc] for cell 'iMEM'
Finished Parsing XDC File [/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32/ram_2port_2048x32_in_context.xdc] for cell 'iMEM'
Parsing XDC File [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/constrs_1/new/RV32I_SoC.xdc]
Finished Parsing XDC File [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/constrs_1/new/RV32I_SoC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/constrs_1/new/RV32I_SoC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RV32I_SoC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RV32I_SoC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2219.727 ; gain = 0.000 ; free physical = 4801 ; free virtual = 59354
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2219.727 ; gain = 0.000 ; free physical = 4801 ; free virtual = 59354
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/tony/tools/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2219.727 ; gain = 622.301 ; free physical = 4872 ; free virtual = 59425
Synthesis current peak Physical Memory [PSS] (MB): peak = 1381.014; parent = 1182.544; children = 198.470
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3164.754; parent = 2187.715; children = 977.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2219.727 ; gain = 622.301 ; free physical = 4872 ; free virtual = 59425
Synthesis current peak Physical Memory [PSS] (MB): peak = 1381.014; parent = 1182.544; children = 198.470
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3164.754; parent = 2187.715; children = 977.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_125mhz. (constraint file  /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_125mhz. (constraint file  /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for iPLL. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for iMEM. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2219.727 ; gain = 622.301 ; free physical = 4872 ; free virtual = 59425
Synthesis current peak Physical Memory [PSS] (MB): peak = 1381.014; parent = 1182.544; children = 198.470
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3164.754; parent = 2187.715; children = 977.039
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
WARNING: [Synth 8-327] inferring latch for variable 'b_true_reg' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/branch_resolution.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'pc_next_reg' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/rv32i_cpu.v:112]
WARNING: [Synth 8-327] inferring latch for variable 'cs_mem_reg' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/Addr_Decoder.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'cs_gpio_reg' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/Addr_Decoder.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'cs_uart_reg' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/Addr_Decoder.v:54]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 IDLE_ST |                      00000000001 |                             0000
                START_ST |                      00000000010 |                             0001
                   D0_ST |                      00000000100 |                             0010
                   D1_ST |                      00000001000 |                             0011
                   D2_ST |                      00000010000 |                             0100
                   D3_ST |                      00000100000 |                             0101
                   D4_ST |                      00001000000 |                             0110
                   D5_ST |                      00010000000 |                             0111
                   D6_ST |                      00100000000 |                             1000
                   D7_ST |                      01000000000 |                             1001
                 STOP_ST |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 IDLE_ST |                      00000000001 |                             0000
                START_ST |                      00000000010 |                             0001
                   D0_ST |                      00000000100 |                             0010
                   D1_ST |                      00000001000 |                             0011
                   D2_ST |                      00000010000 |                             0100
                   D3_ST |                      00000100000 |                             0101
                   D4_ST |                      00001000000 |                             0110
                   D5_ST |                      00010000000 |                             0111
                   D6_ST |                      00100000000 |                             1000
                   D7_ST |                      01000000000 |                             1001
                 STOP_ST |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2219.727 ; gain = 622.301 ; free physical = 4858 ; free virtual = 59416
Synthesis current peak Physical Memory [PSS] (MB): peak = 1381.014; parent = 1182.544; children = 198.470
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3164.754; parent = 2187.715; children = 977.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 32    
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   9 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 11    
	   6 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 4     
	  11 Input   11 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 22    
	  10 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	  10 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 2     
	  32 Input    1 Bit        Muxes := 31    
	   2 Input    1 Bit        Muxes := 20    
	   4 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2219.727 ; gain = 622.301 ; free physical = 4822 ; free virtual = 59387
Synthesis current peak Physical Memory [PSS] (MB): peak = 1418.320; parent = 1219.913; children = 198.470
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3164.754; parent = 2187.715; children = 977.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2219.727 ; gain = 622.301 ; free physical = 4706 ; free virtual = 59272
Synthesis current peak Physical Memory [PSS] (MB): peak = 1505.590; parent = 1307.183; children = 198.470
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3164.754; parent = 2187.715; children = 977.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 2231.547 ; gain = 634.121 ; free physical = 4661 ; free virtual = 59227
Synthesis current peak Physical Memory [PSS] (MB): peak = 1546.211; parent = 1347.804; children = 198.470
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3208.590; parent = 2231.551; children = 977.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 2239.555 ; gain = 642.129 ; free physical = 4670 ; free virtual = 59235
Synthesis current peak Physical Memory [PSS] (MB): peak = 1546.211; parent = 1347.804; children = 198.470
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3216.598; parent = 2239.559; children = 977.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 2239.555 ; gain = 642.129 ; free physical = 4668 ; free virtual = 59233
Synthesis current peak Physical Memory [PSS] (MB): peak = 1546.211; parent = 1347.804; children = 198.470
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3216.598; parent = 2239.559; children = 977.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 2239.555 ; gain = 642.129 ; free physical = 4668 ; free virtual = 59233
Synthesis current peak Physical Memory [PSS] (MB): peak = 1546.211; parent = 1347.804; children = 198.470
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3216.598; parent = 2239.559; children = 977.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 2239.555 ; gain = 642.129 ; free physical = 4668 ; free virtual = 59233
Synthesis current peak Physical Memory [PSS] (MB): peak = 1546.211; parent = 1347.804; children = 198.470
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3216.598; parent = 2239.559; children = 977.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 2239.555 ; gain = 642.129 ; free physical = 4668 ; free virtual = 59233
Synthesis current peak Physical Memory [PSS] (MB): peak = 1546.211; parent = 1347.804; children = 198.470
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3216.598; parent = 2239.559; children = 977.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 2239.555 ; gain = 642.129 ; free physical = 4668 ; free virtual = 59233
Synthesis current peak Physical Memory [PSS] (MB): peak = 1546.211; parent = 1347.804; children = 198.470
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3216.598; parent = 2239.559; children = 977.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 2239.555 ; gain = 642.129 ; free physical = 4668 ; free virtual = 59233
Synthesis current peak Physical Memory [PSS] (MB): peak = 1546.211; parent = 1347.804; children = 198.470
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3216.598; parent = 2239.559; children = 977.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |ram_2port_2048x32 |         1|
|2     |clk_wiz_0         |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |clk_wiz           |     1|
|2     |ram_2port_2048x32 |     1|
|3     |BUFG              |     1|
|4     |CARRY4            |    36|
|5     |LUT1              |    32|
|6     |LUT2              |    97|
|7     |LUT3              |   147|
|8     |LUT4              |   126|
|9     |LUT5              |   234|
|10    |LUT6              |   914|
|11    |MUXF7             |   256|
|12    |MUXF8             |    64|
|13    |FDCE              |   104|
|14    |FDPE              |     3|
|15    |FDRE              |  1057|
|16    |LD                |    33|
|17    |LDC               |     1|
|18    |LDCP              |     2|
|19    |IBUF              |     6|
|20    |OBUF              |    19|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 2239.555 ; gain = 642.129 ; free physical = 4668 ; free virtual = 59233
Synthesis current peak Physical Memory [PSS] (MB): peak = 1546.211; parent = 1347.804; children = 198.470
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3216.598; parent = 2239.559; children = 977.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 2239.555 ; gain = 489.379 ; free physical = 4720 ; free virtual = 59285
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 2239.562 ; gain = 642.129 ; free physical = 4720 ; free virtual = 59285
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2239.562 ; gain = 0.000 ; free physical = 4831 ; free virtual = 59396
INFO: [Netlist 29-17] Analyzing 392 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'RV32I_SoC' is not ideal for floorplanning, since the cellview 'regfile' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2263.566 ; gain = 0.000 ; free physical = 4773 ; free virtual = 59338
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  LD => LDCE: 33 instances
  LDC => LDCE: 1 instance 
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 2 instances

Synth Design complete, checksum: 5c6970c2
INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:15 . Memory (MB): peak = 2263.566 ; gain = 933.680 ; free physical = 5004 ; free virtual = 59569
INFO: [Common 17-1381] The checkpoint '/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RV32I_SoC_utilization_synth.rpt -pb RV32I_SoC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 16 12:02:37 2024...
