[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS5450DDAR production of TEXAS INSTRUMENTS from the text:VIN\nNC\nNC\nENA\nGNDVSENSEBOOTPHVIN VOUTSimplified□Schematic Efficiency□vs□Output□Current\n50556065707580859095100\nI - Output Current - AOEfficiency□-□%\n0 1 2 3 4 5 6V =□12□V,\nV =□5□V,\nf =□500□kHz,\nT =□25°CI\nO\ns\nA\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nTPS5450\nSLVS757D –MARCH 2007 –REVISED DECEMBER 2014\nTPS5450 5-A,WideInputRange, Step-Down Converter\n1Features 3Description\nThe TPS5450 isahigh-output-current PWM\n1•Wide Input Voltage Range: 5.5Vto36V\nconverter that integrates alow-resistance, high-side•Upto5-AContinuous (6-A Peak) Output CurrentN-channel MOSFET. Included onthesubstrate with\n•High Efficiency Greater Than 90% Enabled by thelisted features areahigh-performance voltage\n110-mΩIntegrated MOSFET Switch error amplifier that provides tight voltage regulation\naccuracy under transient conditions; anundervoltage- •Wide Output Voltage Range: Adjustable Down to\nlockout circuit toprevent start-up until the input1.22 VWith 1.5% Initial Accuracyvoltage reaches 5.5V;aninternally setslow-start•Internal Compensation Minimizes External Partcircuit tolimit inrush currents; and avoltage feed-Countforward circuit toimprove thetransient response.\n•Fixed 500-kHz Switching Frequency forSmall Using the ENA pin, shutdown supply current is\nreduced to18μAtypically. Other features include an Filter Size\nactive-high enable, overcurrent limiting, overvoltage•18-μAShutdown Supply Currentprotection and thermal shutdown. Toreduce design•Improved Line Regulation andTransientcomplexity and external component count, the\nResponse byInput Voltage Feed Forward TPS5450 feedback loop isinternally compensated.\n•System Protected byOvercurrent Limiting,The TPS5450 device isavailable inathermally-Overvoltage Protection andThermal Shutdownenhanced, 8-pin SOIC PowerPAD package. TI\n•–40°Cto125°COperating Junction Temperature provides evaluation modules andsoftware tooltoaid\nRange inachieving high-performance power supply designs\ntomeet aggressive equipment development cycles.•Available inSmall Thermally Enhanced 8-Pin\nSOIC PowerPAD ™PackageDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)2Applications\nTPS5450 HSOP (8) 4.89 mm×3.90 mm•High Density Point-of-Load Regulators\n(1)Forallavailable packages, see theorderable addendum at•LCD Displays, Plasma Displaystheendofthedatasheet.\n•Battery Chargers\n•12-V and24-V Distributed Power Systems\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nTPS5450\nSLVS757D –MARCH 2007 –REVISED DECEMBER 2014 www.ti.com\nTable ofContents\n7.4 Device Functional Modes ........................................ 10 1Features .................................................................. 1\n8Application andImplementation ........................ 11 2Applications ........................................................... 1\n8.1 Application Information ............................................ 11 3Description ............................................................. 1\n8.2 Typical Application ................................................. 114Revision History ..................................................... 2\n9Power Supply Recommendations ...................... 175PinConfiguration andFunctions ......................... 3\n10Layout ................................................................... 176Specifications ......................................................... 4\n10.1 Layout Guidelines ................................................. 176.1 Absolute Maximum Ratings ...................................... 4\n10.2 Layout Example .................................................... 186.2 ESD Ratings .............................................................. 4\n10.3 Thermal Calculations ............................................ 196.3 Recommended Operating Conditions ....................... 4\n11Device andDocumentation Support ................. 20 6.4 Thermal Information .................................................. 4\n11.1 Device Support ...................................................... 20 6.5 Electrical Characteristics ........................................... 5\n11.2 Trademarks ........................................................... 20 6.6 Typical Characteristics .............................................. 6\n11.3 Electrostatic Discharge Caution ............................ 207Detailed Description .............................................. 8\n11.4 Glossary ................................................................ 207.1 Overview ................................................................... 8\n12Mechanical, Packaging, andOrderable 7.2 Functional Block Diagram ......................................... 8\nInformation ........................................................... 207.3 Feature Description ................................................... 9\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision C(October 2013) toRevision D Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\nChanges from Revision B(September 2013) toRevision C Page\n•Changed Figure 18............................................................................................................................................................... 18\nChanges from Revision A(January 2013) toRevision B Page\n•Deleted SWIFT from thedata sheet Title, Features, andDescription .................................................................................... 1\nChanges from Original (March 2007) toRevision A Page\n•Replaced theDISSIPATION RATINGS with theTHERMAL INFORMATION table ............................................................... 4\n2 Submit Documentation Feedback Copyright ©2007 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS5450\n1\n2\n3\n48\n7\n6\n5PowerPAD\n(Pin□9)BOOT\nNC\nNC\nVSENSEPH\nVIN\nGND\nENADDA□PACKAGE\n(TOP□VIEW)\nTPS5450\nwww.ti.com SLVS757D –MARCH 2007 –REVISED DECEMBER 2014\n5PinConfiguration andFunctions\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nBoost capacitor forthehigh-side FET gate driver. Connect 0.01-μF,low-ESR capacitor from BOOT pintoPHBOOT 1 Opin.\nNC 2,3 – Notconnected internally.\nVSENSE 4 I Feedback voltage fortheregulator. Connect tooutput voltage divider.\nENA 5 I Onandoffcontrol. Below 0.5V,thedevice stops switching. Float thepintoenable.\nGND 6 – Ground. Connect toPowerPAD.\nInput supply voltage. Bypass VINpintoGND pinclose todevice package with ahigh-quality, low-ESRVIN 7 Iceramic capacitor.\nPH 8 O Source ofthehigh-side power MOSFET. Connected toexternal inductor anddiode.\nPowerPAD 9 – GND pinmust beconnected totheexposed padforproper operation.\nCopyright ©2007 –2014, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: TPS5450\nTPS5450\nSLVS757D –MARCH 2007 –REVISED DECEMBER 2014 www.ti.com\n6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature (unless otherwise noted)(1)\nMIN MAX UNIT\nV Voltage VIN –0.3 40(2)V\nPH(steady-state) –0.6 40(2)\nPH(transient <10ns) –1.2\nENA –0.3 7\nBOOT-PH –0.3 10\nVSENSE –0.3 3\nIO Source current PH Internally Limited\nIlkg Leakage current PH 10 μA\nTJ Operating virtual junction temperature –40 150 °C\nTstg Storage temperature –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Approaching theabsolute maximum rating fortheVINpinmay cause thevoltage onthePHpintoexceed theabsolute maximum rating .\n6.2 ESD Ratings\nVALUE UNIT\nHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV(ESD) Electrostatic discharge V Charged-device model (CDM), perJEDEC specification JESD22- ±1500\nC101(2)\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n6.3 Recommended Operating Conditions\nMIN MAX UNIT\nVI Input voltage range 5.5 36 V\nTJ Operating junction temperature –40 125 °C\n6.4 Thermal Information\nTPS5450\nTHERMAL METRIC(1)(2)(3)DDA UNIT\n8PINS\nRθJA Junction-to-ambient thermal resistance (custom board)(4)30\nRθJA Junction-to-ambient thermal resistance (standard board) 42.3\nψJT Junction-to-top characterization parameter 4.9\nψJB Junction-to-board characterization parameter 20.7 °C/W\nRθJC(top) Junction-to-case(top) thermal resistance 46.4\nRθJC(bot) Junction-to-case(bottom) thermal resistance 0.8\nRθJB Junction-to-board thermal resistance 20.8\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\n(2) Maximum power dissipation may belimited byovercurrent protection\n(3) Power rating ataspecific ambient temperature TAshould bedetermined with ajunction temperature of125°C.This isthepoint where\ndistortion starts tosubstantially increase. Thermal management ofthefinal PCB should strive tokeep thejunction temperature ator\nbelow 125°Cforbest performance andlong-term reliability. SeeThermal Calculations formore information.\n(4) Test boards conditions:\n(a)2inx1.85 in,4layers, thickness: 0.062 inch (1.57 mm).\n(b)2oz.copper traces located onthetopofthePCB\n(c)2oz.copper ground planes onthe2internal layers andbottom layer\n(d)4thermal vias (10mil) located under thedevice package\n4 Submit Documentation Feedback Copyright ©2007 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS5450\nTPS5450\nwww.ti.com SLVS757D –MARCH 2007 –REVISED DECEMBER 2014\n6.5 Electrical Characteristics\nTJ=–40°Cto125°C,VIN=5.5V-36V(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSUPPLY VOLTAGE (VIN PIN)\nVSENSE =2V,Notswitching,3 4.4 mAPHpinopen IQ Quiescent current\nShutdown, ENA =0V 18 50μA\nUNDERVOLTAGE LOCK OUT (UVLO)\nStart threshold voltage, UVLO 5.3 5.5 V\nHysteresis voltage, UVLO 330 mV\nVOLTAGE REFERENCE\nTJ=25°C 1.202 1.221 1.239\nVoltage reference accuracy V\nIO=0A–5A 1.196 1.221 1.245\nOSCILLATOR\nInternally setfree-running frequency 400 500 600 kHz\nMinimum controllable ontime 150 200 ns\nMaximum duty cycle 87% 89%\nENABLE (ENA PIN)\nStart threshold voltage, ENA 1.3 V\nStop threshold voltage, ENA 0.5 V\nHysteresis voltage, ENA 450 mV\nInternal slow-start time (0~100%) 6.6 8 10 ms\nCURRENT LIMIT\nCurrent limit 6.0 7.5 9.0 A\nCurrent limit hiccup time 13 16 20 ms\nTHERMAL SHUTDOWN\nThermal shutdown trippoint 135 162 °C\nThermal shutdown hysteresis 14 °C\nOUTPUT MOSFET\nVIN=5.5V 150\nrDS(on) High-side power MOSFET switch mΩ\n110 230\nCopyright ©2007 –2014, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: TPS5450\n8090100110120130140150160170180\n− 50 − 25 0 25 50 75 100 125mΩ\n−On□Resistance−\nrDS(on)\nTJ−Junction□Temperature − °CVI=□12□V\n77.588.59\n−50 −25 0 25 50 75 100 125\nTJ− Junction□T emperature − °CTSS− Internal□Slow□Start□Time − ms\n510152025\n0 5 10 15 20 25 30 35 40TJ=□125 °C\nTJ=□27 °C\nTJ=– °40 CENA□=□0□V\nVI−Input□V oltage −VISD−Shutdown□Current−Aµ\n1.2101.2151.2201.2251.230\n-50 -25 0 25 50 75 100 125\nT -□Junction□Temperature□-□□°CJV -□Voltage□Reference□-□VREF\n2.52.7533.253.5\n− 50 − 25 0 25 50 75 100 125\nTJ−Junction□T emperature − °CIQ−Quiescent□Current−mAV =□12□VI\n460470480490500510520530\n−50 −25 0 25 50 75 100 125f − Oscillator□Frequency − kHz\nT − Junction□T emperature − °C\nTPS5450\nSLVS757D –MARCH 2007 –REVISED DECEMBER 2014 www.ti.com\n6.6 Typical Characteristics\nFigure 1.Oscillator Frequency vsJunction Temperature Figure 2.Non-Switching Quiescent Current vsJunction\nTemperature\nFigure 4.Voltage Reference vsJunction Temperature Figure 3.Shutdown Quiescent Current vsInput Voltage\nFigure 6.Internal Slow Start Time vsJunction Temperature Figure 5.OnResistance vsJunction Temperature\n6 Submit Documentation Feedback Copyright ©2007 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS5450\n120130140150160170180\n−50 −25 0 25 50 75 100 125\nTJ− Junction□T emperature − °CMinimum□Controllable□On□Time − ns\n77.257.507.758\n-50 -25 0 25 50 75 100 125\nT -□Junction□Temperature□-□□°CJMinimum□Duty□Ratio□-□%\nTPS5450\nwww.ti.com SLVS757D –MARCH 2007 –REVISED DECEMBER 2014\nTypical Characteristics (continued)\nFigure 8.Minimum Controllable Duty Ratio vsJunction Figure 7.Minimum Controllable OnTime vsJunction\nTemperature Temperature\nCopyright ©2007 –2014, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: TPS5450\nVIN\nUVLO\nENABLE\nThermal\nProtectionReference\nOvercurrent\nGate□DriveOscillatorRamp\nGeneratorVREF\nPHENA\nGND\nBOOTZ 1\nZ2\nSHDNSHDN\nSHDNSHDNSHDNSHDN\nSHDNSHDN\nVIN\n112.5%□VREFVSENSE OVPHICCUPHICCUP\nSHDNNCFeed□ForwardBOOT\nNC\nPOWERPADVIN\nVOUT5 µA1.221□V□BandgapSlow□StartBoot\nRegulator\nError\nAmplifier\nGain□=□25\nPWM\nComparator\nProtection\nGate\nDriverControlVSENSE\nTPS5450\nSLVS757D –MARCH 2007 –REVISED DECEMBER 2014 www.ti.com\n7Detailed Description\n7.1 Overview\nTheTPS5450 device isa36-V, 5-A, step-down (buck) regulator with anintegrated high-side n-channel MOSFET.\nThe device implements constant-frequency voltage-mode control with voltage feed forward forimproved line\nregulation andlinetransient response. Internal compensation reduces design complexity andexternal component\ncount.\nThe integrated 110-mΩhigh-side MOSFET supports high-efficiency power-supply designs capable ofdelivering\n5-Aofcontinuous current toaload. Thegate-drive bias voltage fortheintegrated high-side MOSFET issupplied\nbyabootstrap capacitor connected from theBOOT toPHpins. The TPS5450 device reduces theexternal\ncomponent count byintegrating thebootstrap recharge diode.\nThe TPS5450 device hasadefault input start-up voltage of5.3Vtypical. The ENA pincanbeused todisable\ntheTPS5450 reducing thesupply current to18µA.Aninternal pullup current source enables operation when the\nENpinisfloating. TheTPS5450 includes aninternal slow-start circuit thatslows theoutput risetime during start-\nuptoreduce inrush current andoutput voltage overshoot.\nThe minimum output voltage istheinternal 1.221-V feedback reference. Output overvoltage transients are\nminimized byanOvervoltage Protection (OVP) comparator. When theOVP comparator isactivated, thehigh-\nside MOSFET isturned offand remains offuntil theoutput voltage isless than 112.5% ofthedesired output\nvoltage.\nInternal cycle-by-cycle overcurrent protection limits thepeak current intheintegrated high-side MOSFET. For\ncontinuous overcurrent fault conditions theTPS5450 willenter hiccup mode overcurrent limiting. Thermal\nprotection protects thedevice from overheating.\n7.2 Functional Block Diagram\n8 Submit Documentation Feedback Copyright ©2007 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS5450\nFeed Forward Gain =VIN\nRamppk – pk\nTPS5450\nwww.ti.com SLVS757D –MARCH 2007 –REVISED DECEMBER 2014\n7.3 Feature Description\n7.3.1 Oscillator Frequency\nThe internal free running oscillator sets thePWM switching frequency at500 kHz. The 500-kHz switching\nfrequency allows less output inductance forthesame output ripple requirement resulting inasmaller output\ninductor.\n7.3.2 Voltage Reference\nThe voltage reference system produces aprecision reference signal byscaling theoutput ofatemperature\nstable band-gap circuit. The band-gap andscaling circuits aretrimmed during production testing toanoutput of\n1.221 Vatroom temperature.\n7.3.3 Enable (ENA) andInternal Slow-Start\nThe ENA pinprovides electrical onand offcontrol oftheregulator. Once theENA pinvoltage exceeds the\nthreshold voltage, theregulator starts operation andtheinternal slow-start begins toramp. IftheENA pinvoltage\nispulled below thethreshold voltage, theregulator stops switching andtheinternal slow-start resets. Connecting\nthepin-to-ground ortoanyvoltage less than 0.5Vwilldisable theregulator and activate theshutdown mode.\nThequiescent current oftheTPS5450 inshutdown mode istypically 18μA.\nThe ENA pinhas aninternal pullup current source, allowing theuser tofloat theENA pin. Ifanapplication\nrequires controlling theENA pin,useopen-drain oropen-collector output logic tointerface with thepin.Tolimit\nthestart-up inrush current, aninternal slow-start circuit isused toramp upthereference voltage from 0Vtoits\nfinal value, linearly. Theinternal slow-start time is8mstypically.\n7.3.4 Undervoltage Lockout (UVLO)\nThe TPS5450 incorporates anUVLO circuit tokeep thedevice disabled when VIN(the input voltage) isbelow\ntheUVLO start voltage threshold. During power-up, internal circuits areheld inactive andtheinternal slow-start is\ngrounded until VINexceeds theUVLO start threshold voltage. Once theUVLO start threshold voltage isreached,\ntheinternal slow-start isreleased anddevice start-up begins. Thedevice operates until VINfalls below theUVLO\nstop threshold voltage. Thetypical hysteresis intheUVLO comparator is330 mV.\n7.3.5 Boost Capacitor (BOOT)\nConnect a0.01-μF,low-ESR ceramic capacitor between theBOOT pinandPHpin.This capacitor provides the\ngate-drive voltage forthehigh-side MOSFET. X7R orX5R grade dielectrics arerecommended duetotheir stable\nvalues over temperature.\n7.3.6 Output Feedback (VSENSE) andInternal Compensation\nThe output voltage oftheregulator issetbyfeeding back thecenter point voltage ofanexternal resistor divider\nnetwork totheVSENSE pin.Insteady-state operation, theVSENSE pinvoltage should beequal tothevoltage\nreference 1.221 V.\nThe TPS5450 implements internal compensation tosimplify theregulator design. Since theTPS5450 uses\nvoltage mode control, atype 3compensation network hasbeen designed onchip toprovide ahigh crossover\nfrequency andahigh phase margin forgood stability. See theInternal Compensation Network formore details.\n7.3.7 Voltage Feed-Forward\nTheinternal voltage feed-forward provides aconstant DCpower stage gain despite anyvariations with theinput\nvoltage. This greatly simplifies thestability analysis and improves thetransient response. Voltage feed-forward\nvaries thepeak ramp voltage inversely with theinput voltage sothat themodulator and power stage gain are\nconstant atthefeed-forward gain, thatis.\n(1)\nThetypical feed-forward gain ofTPS5450 is25.\nCopyright ©2007 –2014, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: TPS5450\nTPS5450\nSLVS757D –MARCH 2007 –REVISED DECEMBER 2014 www.ti.com\nFeature Description (continued)\n7.3.8 Pulse-Width-Modulation (PWM) Control\nThe regulator employs afixed frequency pulse-width-modulator (PWM) control method. First, thefeedback\nvoltage (VSENSE pinvoltage) iscompared totheconstant voltage reference bythehigh-gain error amplifier and\ncompensation network toproduce aerror voltage. Then, theerror voltage iscompared totheramp voltage bythe\nPWM comparator. Inthisway, theerror voltage magnitude isconverted toapulse width which istheduty cycle.\nFinally, thePWM output isfedintothegate-drive circuit tocontrol theon-time ofthehigh-side MOSFET.\n7.3.9 Overcurrent Limiting\nOvercurrent limiting isimplemented bysensing thedrain-to-source voltage across thehigh-side MOSFET. The\ndrain tosource voltage isthen compared toavoltage level representing theovercurrent threshold limit. Ifthe\ndrain-to-source voltage exceeds theovercurrent threshold limit, theovercurrent indicator issettrue. The system\nwillignore theovercurrent indicator fortheleading edge blanking time atthebeginning ofeach cycle toavoid any\nturn-on noise glitches.\nOnce overcurrent indicator issettrue, overcurrent limiting istriggered. The high-side MOSFET isturned offfor\ntherest ofthecycle after apropagation delay. The overcurrent limiting mode iscalled cycle-by-cycle current\nlimiting.\nSometimes under serious overload conditions such asshort-circuit, theovercurrent runaway may stillhappen\nwhen using cycle-by-cycle current limiting. Asecond mode ofcurrent limiting isused, that is,hiccup mode\novercurrent limiting. During hiccup mode overcurrent limiting, thevoltage reference isgrounded andthehigh-side\nMOSFET isturned offforthehiccup time. Once thehiccup time duration iscomplete, theregulator restarts under\ncontrol oftheslow-start circuit.\n7.3.10 Overvoltage Protection\nThe TPS5450 hasanovervoltage protection (OVP) circuit tominimize voltage overshoot when recovering from\noutput fault conditions. TheOVP circuit includes anovervoltage comparator tocompare theVSENSE pinvoltage\nand athreshold of112.5% xVREF. Once theVSENSE pinvoltage ishigher than thethreshold, thehigh-side\nMOSFET willbeforced off.When theVSENSE pinvoltage drops lower than thethreshold, thehigh-side\nMOSFET willbeenabled again.\n7.3.11 Thermal Shutdown\nThe TPS5450 protects itself from overheating with aninternal thermal shutdown circuit. Ifthe junction\ntemperature exceeds thethermal shutdown trippoint, thevoltage reference isgrounded and thehigh-side\nMOSFET isturned off.Thepartisrestarted under control oftheslow-start circuit automatically when thejunction\ntemperature drops 14°Cbelow thethermal shutdown trippoint.\n7.4 Device Functional Modes\n7.4.1 Operation near Minimum Input Voltage\nThedevice isrecommended tooperate with input voltages above 5.5V.Thetypical VINUVLO threshold is5.3V\nand thedevice may operate atinput voltages down totheUVLO voltage. Atinput voltages below theactual\nUVLO voltage thedevice willnotswitch. IfENisfloating orexternally pulled uptogreater upthan 1.3V,when\nV(VIN) passes theUVLO threshold thedevice willbecome active. Switching isenabled and theslow-start\nsequence isinitiated. The TPS5450 device starts linearly ramping uptheinternal reference voltage from 0Vto\nitsfinal value over theinternal slow-start time.\n7.4.2 Operation With ENA Control\nThe enable start threshold voltage is1.3Vmaximum. With ENA held below the0.5-V minimum stop threshold\nvoltage thedevice isdisabled and switching isinhibited even ifVIN isabove itsUVLO threshold. The IC\nquiescent current isreduced inthisstate. IfheENvoltage isincreased above thethreshold while VINisabove\nitsUVLO threshold, thedevice becomes active. Switching isenabled and theslow-start sequence isinitiated.\nTheTPS5450 device starts linearly ramping uptheinternal reference voltage from 0Vtoitsfinal value over the\ninternal slow-start time.\n10 Submit Documentation Feedback Copyright ©2007 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS5450\nTPS5450\nwww.ti.com SLVS757D –MARCH 2007 –REVISED DECEMBER 2014\n8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe TPS5450 device isa36-V, 5-A, step-down regulator with anintegrated high-side MOSFET. This device is\ntypically used toconvert ahigher DCvoltage toalower DCvoltage with amaximum available output current of5\nA.Example applications are: High Density Point-of-Load Regulators, LCD and Plasma Displays, Battery\nChargers, and 12-V and 24-V Distributed Power Systems. Use thefollowing design procedure toselect\ncomponent values fortheTPS5450 device. This procedure illustrates thedesign ofahigh-frequency switching\nregulator.\n8.2 Typical Application\nFigure 9shows theschematic foratypical TPS5450 application. The TPS5450 canprovide upto5-Aoutput\ncurrent atanominal output voltage of5V.Forproper thermal performance, theexposed PowerPAD underneath\nthedevice must besoldered down totheprinted-circuit board.\nFigure 9.Application Circuit, 12Vto5.0V\n8.2.1 Design Requirements\nTobegin thedesign process afewparameters must bedecided upon. These requirements aretypically\ndetermined atthesystem levels. This example isdesigned tothefollowing known parameters:\nTable 1.Design Parameters\nDESIGN PARAMETER(1)EXAMPLE VALUE\nInput voltage range 10Vto31V\nOutput voltage 5V\nInput ripple voltage 400mV\nOutput ripple voltage 30mV\nOutput current rating 5A\nOperating frequency 500kHz\n(1) Asanadditional constraint, thedesign issetuptobesmall size andlowcomponent height.\nCopyright ©2007 –2014, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: TPS5450\nICINIOUT(MAX)\n2=\nΔVINIOUT(MAX)× 0.25\nCBULK ƒswIOUT(MAX)ESRMAX=\n×= ×\nTPS5450\nSLVS757D –MARCH 2007 –REVISED DECEMBER 2014 www.ti.com\n8.2.2 Detailed Design Procedure\nThe following design procedure canbeused toselect component values fortheTPS5450. Alternately, usethe\nWEBENCH software togenerate acomplete design. The WEBENCH software uses aniterative design\nprocedure and accesses acomprehensive database ofcomponents when generating adesign. This section\npresents asimplified discussion ofthedesign process.\n8.2.2.1 Switching Frequency\nThe switching frequency fortheTPS5450 isinternally setto500kHz. Itisnotpossible toadjust theswitching\nfrequency.\n8.2.2.2 Output Voltage Setpoint\nThe output voltage oftheTPS5450 issetbyaresistor divider (R1andR2)from theoutput totheVSENSE pin.\nCalculate theR2resistor value fortheoutput voltage of5Vusing Equation 2:\n(2)\nForanyTPS5450 design, start with anR1value of10kΩ.Foranoutput voltage closest tobutatleast 5V,R2is\n3.16 kΩ.\n8.2.2.3 Input Capacitors\nThe TPS5450 requires aninput decoupling capacitor and, depending ontheapplication, abulk input capacitor.\nThe minimum recommended decoupling capacitance is4.7μF.Ahigh-quality ceramic type X5R orX7R is\nrequired. Forsome applications, asmaller value decoupling capacitor may beused, solong astheinput voltage\nandcurrent ripple ratings arenotexceeded. Thevoltage rating must begreater than themaximum input voltage,\nincluding ripple.\nThis input ripple voltage canbeapproximated byEquation 3:\nwhere\n•IOUT(MAX) isthemaximum load current\n•fSWistheswitching frequency\n•CINistheinput capacitor value\n•ESRMAXisthemaximum series resistance oftheinput capacitor (3)\nForthisdesign, theinput capacitance consists oftwo4.7-μFcapacitors, C1and C4,inparallel. Anadditional\nhigh frequency bypass capacitor, C5isalso used.\nThe maximum RMS ripple current also needs tobechecked. For worst case conditions, this can be\napproximated byEquation 4:\n(4)\nInthiscase theinput ripple voltage would be281mVandtheRMS ripple current would be2.5A.Themaximum\nvoltage across theinput capacitors would beVINmax plus delta VIN/2. Thechosen input decoupling capacitor is\nrated for50Vand theripple current capacity isgreater than 2.5Aeach, providing ample margin. Itisvery\nimportant thatthemaximum ratings forvoltage andcurrent arenotexceeded under anycircumstance.\nAdditionally some bulk capacitance may beneeded, especially iftheTPS5450 circuit isnotlocated within about\n2inches from theinput voltage source. The value forthiscapacitor isnotcritical butitalso should berated to\nhandle themaximum input voltage including ripple voltage andshould filter theoutput sothatinput ripple voltage\nisacceptable.\n12 Submit Documentation Feedback Copyright ©2007 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS5450\nCOUT/C00431\n3357/C0032LOUT/C0032fCO/C0032VOUT\nfCO/C0043fLC2\n85 VOUT\nIL(PK)/C0043IOUT(MAX)/C0041VOUT/C0032/C0466VIN(MAX)/C0042VOUT/C0467\n1.6/C0032VIN(MAX)/C0032LOUT/C0032FSW(MIN)\nIL(RMS)/C0043 I2\nOUT(MAX)/C00411\n12/C0032/C0466VOUT/C0032/C0466VIN(MAX)/C0042VOUT/C0467\nVIN(MAX)/C0032LOUT/C0032FSW(MIN)/C04672/C0504\nLMINVOUT(MAX)VIN(MAX)VOUT\nVIN(MAX)× KIND× IOUT× FSW(MIN)=×( )–\nTPS5450\nwww.ti.com SLVS757D –MARCH 2007 –REVISED DECEMBER 2014\n8.2.2.4 Output Filter Components\nTwo components need tobeselected fortheoutput filter, L1and C2. Since theTPS5450 isaninternally\ncompensated device, alimited range offilter component types andvalues canbesupported.\n8.2.2.5 Inductor Selection\nTocalculate theminimum value oftheoutput inductor, useEquation 5:\n(5)\nKINDisacoefficient thatrepresents theamount ofinductor ripple current relative tothemaximum output current.\nThree things need tobeconsidered when determining theamount ofripple current intheinductor: thepeak to\npeak ripple current affects theoutput ripple voltage amplitude, theripple current affects thepeak switch current\nandtheamount ofripple current determines atwhat point thecircuit becomes discontinuous. Fordesigns using\ntheTPS5450, KINDof0.2to0.3yields good results. Low-output ripple voltages canbeobtained when paired with\ntheproper output capacitor, thepeak switch current willbewell below thecurrent limit setpoint and relatively\nlow-load currents canbesourced before discontinuous operation.\nForthisdesign example useKIND=0.2andtheminimum inductor value iscalculated tobe10.4μH.Ahigher\nstandard value is15μH,which isused inthisdesign.\nFortheoutput filter inductor itisimportant thattheRMS current andsaturation current ratings notbeexceeded.\nTheRMS inductor current canbefound from Equation 6:\n(6)\nThepeak inductor current canbedetermined with Equation 7:\n(7)\nForthisdesign, theRMS inductor current is5.004 A,and thepeak inductor current is5.34 A.The chosen\ninductor isaSumida CDRH1127/LD-150 15μH.Ithasaminimum rated current of5.65 Aforboth saturation and\nRMS current. Ingeneral, inductor values forusewith theTPS5450 areintherange of10μHto100μH.\n8.2.2.6 Capacitor Selection\nThe important design factors fortheoutput capacitor areDCvoltage rating, ripple current rating, andequivalent\nseries resistance (ESR). The DCvoltage andripple current ratings cannot beexceeded. The ESR isimportant\nbecause along with theinductor ripple current itdetermines theamount ofoutput ripple voltage. Theactual value\noftheoutput capacitor isnotcritical, butsome practical limits doexist. Consider therelationship between the\ndesired closed-loop crossover frequency ofthedesign andLCcorner frequency oftheoutput filter. Due tothe\ndesign oftheinternal compensation, itisdesirable tokeep theclosed-loop crossover frequency intherange 3\nkHz to30kHz asthisfrequency range hasadequate phase boost toallow forstable operation. Forthisdesign\nexample, itisassumed thattheintended closed-loop crossover frequency willbebetween 2590 Hzand24kHz\nand also below theESR zero oftheoutput capacitor. Under these conditions theclosed-loop crossover\nfrequency isrelated totheLCcorner frequency by:\n(8)\nAnd thedesired output capacitor value fortheoutput filter to:\n(9)\nCopyright ©2007 –2014, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: TPS5450\n= × ICOUT(RMS)1\n12VOUTVIN(MAX)VOUT\nVIN(MAX)× LOUT× FSW× NC× – ) (( )√\nV (MAX)□=PP(□□□□□□□□□□□□□□□□□□□□□□□) ESR x□□V x□□□□V -□□VMAX OUT IN(MAX) OUT\nN x□□V x□□LC IN(MAX) OUTx□□FSW\nESRMAX/C00431\n2/C0112/C0032COUT/C0032fCO\nTPS5450\nSLVS757D –MARCH 2007 –REVISED DECEMBER 2014 www.ti.com\nForadesired crossover of12kHzanda15-μHinductor, thecalculated value fortheoutput capacitor is330μF.\nThe capacitor type should bechosen sothat theESR zero isabove theloop crossover. The maximum ESR\nshould be:\n(10)\nThemaximum ESR oftheoutput capacitor also determines theamount ofoutput ripple asspecified intheinitial\ndesign parameters. The output ripple voltage istheinductor ripple current times theESR oftheoutput filter.\nCheck that themaximum specified ESR aslisted inthecapacitor data sheet results inanacceptable output\nripple voltage:\nwhere\n•ΔVPPisthedesired peak-to-peak output ripple.\n•NCisthenumber ofparallel output capacitors.\n•FSWistheswitching frequency. (11)\nForthisdesign example, asingle 330-μFoutput capacitor ischosen forC3.Thecalculated RMS ripple current is\n143 mAand themaximum ESR required is40mΩ.Acapacitor that meets these requirements isaSanyo\nPoscap 10TPB330M, rated at10Vwith amaximum ESR of35mΩand aripple current rating of3A.An\nadditional small 0.1-μFceramic bypass capacitor, C6isalso used inthisdesign.\nThe minimum ESR oftheoutput capacitor should also beconsidered. Forgood phase margin, theESR zero\nwhen theESR isataminimum should notbetoofarabove theinternal compensation poles at24kHz and54\nkHz.\nThe selected output capacitor must also berated foravoltage greater than thedesired output voltage plus one\nhalftheripple voltage. Any derating amount must also beincluded. The maximum RMS ripple current inthe\noutput capacitor isgiven byEquation 12:\nwhere\n•NCisthenumber ofoutput capacitors inparallel.\n•FSWistheswitching frequency. (12)\nOther capacitor types canbeused with theTPS5450, depending ontheneeds oftheapplication.\n8.2.2.7 Boot Capacitor\nTheboot capacitor should be0.01μF.\n8.2.2.8 Catch Diode\nThe TPS5450 isdesigned tooperate using anexternal catch diode between PHandGND. The selected diode\nmust meet theabsolute maximum ratings fortheapplication: Reverse voltage must behigher than themaximum\nvoltage atthePHpin,which isVINMAX +0.5V.Peak current must begreater than IOUTMAX plus onhalfthepeak\ntopeak inductor current. Forward voltage drop should besmall forhigher efficiencies. Itisimportant tonote that\nthecatch diode conduction time istypically longer than thehigh-side FET on-time, soattention paid todiode\nparameters canmake amarked improvement inoverall efficiency. Additionally, check thatthedevice chosen is\ncapable ofdissipating thepower losses. Forthisdesign, aDiodes, Inc.B540A ischosen, with areverse voltage\nof40V,forward current of5A,andaforward voltage drop of0.5V.\n14 Submit Documentation Feedback Copyright ©2007 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS5450\nH(s)/C0043/C04661/C0041s\n2/C0112/C0032Fz1/C0467/C0032/C04661/C0041s\n2/C0112/C0032Fz2/C0467\n/C0466s\n2/C0112/C0032Fp0/C0467/C0032/C04661/C0041s\n2/C0112/C0032Fp1/C0467/C0032/C04661/C0041s\n2/C0112/C0032Fp2/C0467/C0032/C04661/C0041s\n2/C0112/C0032Fp3/C0467\nVOUTMIN/C00430.12/C0032/C0466/C0466VINMAX/C0042IOMIN/C00320.110/C0467/C0041VD/C0467/C0042/C0466IOMIN/C0032RL/C0467/C0042VD\nVOUTMAX/C00430.87/C0032/C0466/C0466VINMIN/C0042IOMAX/C00320.230/C0467/C0041VD/C0467/C0042/C0466IOMAX/C0032RL/C0467/C0042VD\nTPS5450\nwww.ti.com SLVS757D –MARCH 2007 –REVISED DECEMBER 2014\n8.2.2.9 Advanced Information\n8.2.2.9.1 Output Voltage Limitations\nDue totheinternal design oftheTPS5450, there areboth upper and lower output voltage limits foranygiven\ninput voltage. The upper limit oftheoutput voltage setpoint isconstrained bythemaximum duty cycle of87%\nandisgiven by:\nwhere\n•VINMIN =minimum input voltage\n•IOMAX =maximum load current\n•VD=catch diode forward voltage.\n•RL=output inductor series resistance. (13)\nThis equation assumes maximum onresistance fortheinternal high-side FET.\nThe lower limit isconstrained bytheminimum controllable ontime which may beashigh as200 ns.The\napproximate minimum output voltage foragiven input voltage andminimum load current isgiven by:\nwhere\n•VINMAX =maximum input voltage\n•IOMIN=minimum load current\n•VD=catch diode forward voltage.\n•RL=output inductor series resistance. (14)\nThis equation assumes nominal onresistance forthehigh-side FET and accounts forworst case variation of\noperating frequency setpoint. Any design operating near theoperational limits ofthedevice should becarefully\nchecked toassure proper functionality.\n8.2.2.9.2 Internal Compensation Network\nThe design equations given intheexample circuit canbeused togenerate circuits using theTPS5450. These\ndesigns arebased oncertain assumptions andwilltend toalways select output capacitors within alimited range\nofESR values. Ifadifferent capacitor type isdesired, itmay bepossible tofitonetotheinternal compensation of\ntheTPS5450. Equation 15gives thenominal frequency response oftheinternal voltage-mode type III\ncompensation network:\nwhere\n•Fp0=2165 Hz,Fz1=2170 Hz,Fz2=2590 Hz\n•Fp1=24kHz, Fp2=54kHz, Fp3=440kHz\n•Fp3represents thenon-ideal parasitics effect. (15)\nUsing thisinformation along with thedesired output voltage, feed-forward gain and output filter characteristics,\ntheclosed-loop transfer function canbederived.\nCopyright ©2007 –2014, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: TPS5450\nV =□50□mV/div□(AC□Coupled,□20□MHz□BWL)OUT\nI =□1 A/divOUT\nt□-□Time□=□100 s/div /c109\nV =□50□mV/div□(AC□Coupled,□20□MHz□BWL)OUT\nV =□10□V/divPH\nt□-□Time□=□1 s/div /c109\nV =□200□mV/Div□(AC□Coupled)I\nPH□=□10□V/Div\nt□-□Time□-□1 s/Div /c109\n-0.3-0.2-0.100.10.20.3\n10 13 16 19 22 25 28 31\nV -□Input□Voltage□-□VIOutput□Regulation□-□%I =□2.5 AOI =□5 AOI =□0 AO\n7580859095100\n0 1 2 3 4 5 6\nI -□Output□Current□- AOEfficiency□-□%V =□12□VI\nV =□15□VI\nV =□24□VIV =□28□VI\n-0.3-0.2-0.100.10.20.3\n0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5\nI -□Output□Current□- AOOutput□Regulation□-□%\nTPS5450\nSLVS757D –MARCH 2007 –REVISED DECEMBER 2014 www.ti.com\n8.2.3 Application Curves\nTheperformance graphs (Figure 10through Figure 16)areapplicable tothecircuit inFigure 9.TA=25°C.unless\notherwise specified.\nFigure 11.Output Regulation %vs.Output Current Figure 10.Efficiency vs.Output Current\nFigure 12.Output Regulation %vs.Input Voltage Figure 13.Input Voltage Ripple andPHNode,\nIO=5A.\nFigure 14.Output Voltage Ripple andPHNode, Figure 15.Transient Response, IO\nIO=5A Step 1.25 to3.75 A.\n16 Submit Documentation Feedback Copyright ©2007 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS5450\n255075100125\n0 0.5 1 1.5 2 2.5 3 3.5\nI Power□Dissipation□-□WCT -□Junction□Temperature□-□°CJ\nTPS5450\nwww.ti.com SLVS757D –MARCH 2007 –REVISED DECEMBER 2014\nFigure 16.TPS5450 Power Dissipation vsJunction Temperature.\n9Power Supply Recommendations\nThedevice isdesigned tooperate from aninput voltage supply range between 5.5Vand36V.This input supply\nshould bewell regulated. Iftheinput supply islocated more than afewinches from theTPS5450 converter\nadditional bulk capacitance may berequired inaddition totheceramic bypass capacitors. Anelectrolytic\ncapacitor with avalue of100μFisatypical choice.\n10Layout\n10.1 Layout Guidelines\nConnect alow-ESR ceramic bypass capacitor totheVINpin.Take care tominimize theloop area formed bythe\nbypass capacitor connections, theVINpin,andtheTPS5450 ground pin.Thebest way todothisistoextend the\ntop-side ground area from under thedevice adjacent totheVINtrace, andplace thebypass capacitor asclose\naspossible totheVIN pin.The minimum recommended bypass capacitance is4.7-μFceramic with aX5R or\nX7R dielectric.\nThere should beaground area onthetoplayer directly underneath theIC,with anexposed area forconnection\ntothePowerPAD. Use vias toconnect thisground area toanyinternal ground planes. Use additional vias atthe\nground side oftheinput andoutput filter capacitors aswell. The GND pinshould betiedtothePCB ground by\nconnecting ittotheground area under thedevice asshown below.\nThePHpinshould berouted totheoutput inductor, catch diode andboot capacitor. Since thePHconnection is\ntheswitching node, theinductor should belocated very close tothePHpinandthearea ofthePCB conductor\nminimized toprevent excessive capacitive coupling. Thecatch diode should also beplaced close tothedevice to\nminimize theoutput current loop area. Connect theboot capacitor between thephase node andtheBOOT pinas\nshown. Keep theboot capacitor close totheICand minimize theconductor trace lengths. The component\nplacements andconnections shown work well, butother connection routings may also beeffective.\nConnect theoutput filter capacitor(s) asshown between theVOUT trace and GND. Itisimportant tokeep the\nloop formed bythePHpin,Lout, Cout andGND assmall asispractical.\nConnect theVOUT trace totheVSENSE pinusing theresistor divider network tosettheoutput voltage. Donot\nroute thistrace tooclose tothePHtrace. Due tothesize oftheICpackage andthedevice pin-out, thetrace\nmay need toberouted under theoutput capacitor. Alternately, therouting may bedone onanalternate layer ifa\ntrace under theoutput capacitor isnotdesired.\nIfusing thegrounding scheme shown inFigure 17,useaviaconnection toadifferent layer toroute totheENA\npin.\nCopyright ©2007 –2014, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: TPS5450\n0,45\n2,151,27\n3,10 2,49 5,75\nBOOT\nNC\nNC\nVSENSEPH\nVIN\nGND\nENAVout\nPHVin\nTOPSIDE GROUND AREAOUTPUT\nINDUCTOR\nOUTPUT\nFILTER\nCAPACITORBOOT\nCAPACITOR\nINPUT\nBYPASS\nCAPACITOR\nCATCH\nDIODE\nRoute INPUT VOLTAGE\ntrace under the catch diode\nand output capacitor\nor on another layer\nSignal VIARESISTOR\nDIVIDERFeedback Trace\nEXPOSED\nPOWERPAD\nAREA\nTPS5450\nSLVS757D –MARCH 2007 –REVISED DECEMBER 2014 www.ti.com\n10.2 Layout Example\nFigure 17.Design Layout\nFigure 18.TPS5450 Land Pattern\n18 Submit Documentation Feedback Copyright ©2007 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS5450\nTPS5450\nwww.ti.com SLVS757D –MARCH 2007 –REVISED DECEMBER 2014\n10.3 Thermal Calculations\nThe following formulas show how toestimate thedevice power dissipation under continuous conduction mode\noperations. They should notbeused ifthedevice isworking atlight loads inthediscontinuous conduction mode.\nConduction Loss: Pcon =IOUT2xRDS(on) xVOUT/VIN\nSwitching Loss: Psw =VINxIOUTx0.01\nQuiescent Current Loss: Pq=VINx0.01\nTotal Loss: Ptot =Pcon +Psw +Pq\nGiven TA→Estimated Junction Temperature: TJ=TA+RthxPtot\nGiven TJMAX=125°C→Estimated Maximum Ambient Temperature: TAMAX =TJMAX –RthxPtot\nCopyright ©2007 –2014, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: TPS5450\nTPS5450\nSLVS757D –MARCH 2007 –REVISED DECEMBER 2014 www.ti.com\n11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n11.2 Trademarks\nPowerPAD isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.3 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. Theleads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.4 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice andrevision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n20 Submit Documentation Feedback Copyright ©2007 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS5450\nPACKAGE OPTION ADDENDUM\nwww.ti.com 13-Aug-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS5450DDA ACTIVE SO PowerPAD DDA 875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 5450\nTPS5450DDAG4 ACTIVE SO PowerPAD DDA 875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 5450\nTPS5450DDAR ACTIVE SO PowerPAD DDA 82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 5450\nTPS5450DDARG4 ACTIVE SO PowerPAD DDA 82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 5450\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 13-Aug-2021\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TPS5450 :\n•Automotive : TPS5450-Q1\n•Enhanced Product : TPS5450-EP\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\n•Enhanced Product - Supports Defense, Aerospace and Medical Applications\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTPS5450DDA DDA HSOIC 8 75 506.6 8 3940 4.32\nTPS5450DDAG4 DDA HSOIC 8 75 506.6 8 3940 4.32PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\nGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.DDA 8 PowerPAD TM SOIC - 1.7 mm max height\nPLASTIC SMALL OUTLINE\n4202561/G\nwww.ti.comPACKAGE OUTLINE\nC\n TYP6.2\n5.8\n1.7 MAX6X 1.27\n8X 0.510.312X\n3.81\n TYP0.250.10\n0- 80.150.00\n2.62.03.12.50.25\nGAGE PLANE\n1.270.40A\nNOTE 35.0\n4.8\nB4.0\n3.8\n4221637/B   03/2016PowerPAD    SOIC - 1.7 mm max height DDA0008J\nPLASTIC SMALL OUTLINE\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MS-012, variation BA.\n PowerPAD is a trademark of Texas Instruments.TM\n18\n0.1 CA B54PIN 1 ID\nAREA\nNOTE 4SEATING PLANE\n0.1C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.400\nEXPOSEDTHERMAL PAD4\n15\n8\nwww.ti.comEXAMPLE BOARD LAYOUT\n(5.4)\n0.07 MAX\nALL AROUND0.07 MINALL AROUND8X (1.55)\n8X (0.6)\n6X (1.27)(2.95)\nNOTE 9\n(4.9)\nNOTE 9(2.6)\n(3.1)\nSOLDER MASK\nOPENING\n( ) TYP\nVIA0.2\n(1.3) TYP(1.3)\nTYP\n4221637/B   03/2016PowerPAD    SOIC - 1.7 mm max height DDA0008J\nPLASTIC SMALL OUTLINE\nSYMMSYMMSEE DETAILS\nLAND PATTERN EXAMPLE\nSCALE:10X1\n458SOLDER MASK\nOPENING\n \nMETAL COVEREDBY SOLDER MASKSOLDER MASKDEFINED PAD\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).9. Size of metal pad may vary due to creepage requirement. TM\nMETAL SOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSOPENINGSOLDER MASK METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (1.55)\n8X (0.6)\n6X (1.27)\n(5.4)(2.6)\n(3.1)\nBASED ON\n0.127 THICK\nSTENCIL\n4221637/B   03/2016PowerPAD    SOIC - 1.7 mm max height DDA0008J\nPLASTIC SMALL OUTLINE\n2.20 X 2.62 0.1752.37 X 2.83 0.1502.6 X 3.1  (SHOWN) 0.1252.91 X 3.47 0.1SOLDER STENCIL\nOPENINGSTENCIL\nTHICKNESS\nNOTES: (continued)\n 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate      design recommendations.   11. Board assembly site may have different recommendations for stencil design. TM\nSOLDER PASTE EXAMPLE\nEXPOSED PAD\n100% PRINTED SOLDER COVERAGE BY AREA\nSCALE:10XSYMMSYMM1\n458BASED ON\n0.125 THICK\nSTENCIL\nBY SOLDER MASKMETAL COVERED SEE TABLE FORDIFFERENT OPENINGSFOR OTHER STENCILTHICKNESSES\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS5450DDAR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Input Voltage Range: 5.5V to 36V
  - Output Voltage Range: Adjustable down to 1.22V with 1.5% initial accuracy

- **Current Ratings:**
  - Continuous Output Current: Up to 5A
  - Peak Output Current: 6A

- **Power Consumption:**
  - Quiescent Current: 3-4.4 mA (not switching), 18 µA in shutdown mode
  - Efficiency: Greater than 90%

- **Operating Temperature Range:**
  - Junction Temperature: -40°C to 125°C

- **Package Type:**
  - 8-Pin SOIC PowerPAD (DDA)

- **Special Features:**
  - Integrated low-resistance, high-side N-channel MOSFET (110 mΩ)
  - Internal compensation to minimize external component count
  - Fixed 500 kHz switching frequency
  - Overcurrent limiting, overvoltage protection, and thermal shutdown
  - Undervoltage lockout (UVLO) with a start threshold of 5.5V
  - Internal slow-start circuit to limit inrush current

- **Moisture Sensitive Level (MSL):**
  - Level 1, according to JEDEC J-STD-020E

### Description of the Component:

The **TPS5450** is a high-output-current, step-down (buck) voltage regulator designed for efficient power management. It integrates a low-resistance, high-side N-channel MOSFET, allowing it to deliver up to 5A of continuous output current. The device operates with a wide input voltage range and features internal compensation, which simplifies the design process by reducing the need for external components.

### Typical Applications:

The TPS5450 is commonly used in various applications, including:

- **High Density Point-of-Load Regulators:** Ideal for powering processors and FPGAs in compact designs.
- **LCD and Plasma Displays:** Provides stable voltage regulation for display panels.
- **Battery Chargers:** Efficiently converts higher voltages to charge batteries.
- **Distributed Power Systems:** Suitable for 12V and 24V systems, ensuring reliable power distribution.

This component is particularly beneficial in applications where space is limited, and high efficiency is required, making it a popular choice in modern electronic designs.