# Cviƒçenie 8

## Preparation tasks

#### Table with the state names and output values accoding to the given inputs

| **Input P** | `0` | `0` | `1` | `1` | `0` | `1` | `0` | `1` | `1` | `1` | `1` | `0` | `0` | `1` | `1` | `1` |
| :-- | :-: | :-: | :-: | :-: | :-: | :-: | :-: | :-: | :-: | :-: | :-: | :-: | :-: | :-: | :-: | :-: |
| **Clock** | ![rising](/Images/lab8/eq_uparrow.png) | ![rising](/Images/lab8/eq_uparrow.png) | ![rising](/Images/lab8/eq_uparrow.png) | ![rising](/Images/lab8/eq_uparrow.png) | ![rising](/Images/lab8/eq_uparrow.png) | ![rising](/Images/lab8/eq_uparrow.png) | ![rising](/Images/lab8/eq_uparrow.png) | ![rising](/Images/lab8/eq_uparrow.png) | ![rising](/Images/lab8/eq_uparrow.png) | ![rising](/Images/lab8/eq_uparrow.png) | ![rising](/Images/lab8/eq_uparrow.png) | ![rising](/Images/lab8/eq_uparrow.png) | ![rising](/Images/lab8/eq_uparrow.png) | ![rising](/Images/lab8/eq_uparrow.png) | ![rising](/Images/lab8/eq_uparrow.png) | ![rising](/Images/lab8/eq_uparrow.png) |
| **State** | A | A | B | C | C | D | A | B | C | D | B | B | B | C | D | B |
| **Output R** | `0` | `0` | `0` | `0` | `0` | `1` | `0` | `0` | `0` | `1` | `0` | `0` | `0` | `0` | `1` | `0` |

#### Figure with connection of RGB LEDs on Nexys A7 board

| **RGB LED** | **Artix-7 pin names** | **Red** | **Yellow** | **Green** |
| :-: | :-: | :-: | :-: | :-: |
| LD16 | N15, M16, R12 | `1,0,0` | `1,1,0` | `0,1,0` |
| LD17 | N16, R11, G14 | `1,0,0` | `1,1,0` | `0,1,0` |

## Traffic light controller

#### State diagram

#### Listing of VHDL code of sequential process p_traffic_fsm
````vhdl
    p_traffic_fsm : process(clk)
    begin
        if rising_edge(clk) then
            if (reset = '1') then       -- Synchronous reset
                s_state <= STOP1 ;      -- Set initial state
                s_cnt   <= c_ZERO;      -- Clear all bits

            elsif (s_en = '1') then
                case s_state is
                
                    when STOP1 =>
                        if (s_cnt < c_DELAY_1SEC) then
                            s_cnt <= s_cnt + 1;
                        else
                            s_state <= WEST_GO;
                            s_cnt   <= c_ZERO;
                        end if;

                    when WEST_GO =>
                        
                        if (s_cnt < c_DELAY_4SEC) then
                            s_cnt <= s_cnt + 1;
                        else
                            s_state <= WEST_WAIT;
                            s_cnt   <= c_ZERO;
                        end if;
                        
                    when WEST_WAIT =>
                        
                        if (s_cnt < c_DELAY_2SEC) then
                            s_cnt <= s_cnt + 1;
                        else
                            s_state <= STOP2;
                            s_cnt   <= c_ZERO;
                        end if;
                        
                    when STOP2 =>
                        
                        if (s_cnt < c_DELAY_1SEC) then
                            s_cnt <= s_cnt + 1;
                        else
                            s_state <= SOUTH_GO;
                            s_cnt   <= c_ZERO;
                        end if;
                        
                    when SOUTH_GO =>
                        
                        if (s_cnt < c_DELAY_4SEC) then
                            s_cnt <= s_cnt + 1;
                        else
                            s_state <= SOUTH_WAIT;
                            s_cnt   <= c_ZERO;
                        end if;
                        
                    when SOUTH_WAIT =>
                        if (s_cnt < c_DELAY_2SEC) then
                            s_cnt <= s_cnt + 1;
                        else
                            s_state <= STOP1;
                            s_cnt   <= c_ZERO;
                        end if;

                    when others =>
                        s_state <= STOP1;

                end case;
            end if; -- Synchronous reset
        end if; -- Rising edge
    end process p_traffic_fsm;
````

#### Listing of VHDL code of combinatorial process p_output_fsm
````vhdl
    p_output_fsm : process(s_state)
    begin
        case s_state is
            when STOP1 =>
                south_o <= c_RED;
                west_o  <= c_RED;
            when WEST_GO =>
                south_o <= c_RED;
                west_o  <= c_GREEN;
            when WEST_WAIT =>
                south_o <= c_RED;
                west_o  <= c_YELLOW;
            when STOP2 =>
                south_o <= c_RED;
                west_o  <= c_RED;
            when SOUTH_GO =>
                south_o <= c_GREEN;
                west_o  <= c_RED;
            when SOUTH_WAIT =>
                south_o <= c_YELLOW;
                west_o  <= c_RED;
            when others =>
                south_o <= c_RED;
                west_o  <= c_RED;
        end case;
    end process p_output_fsm;
````
#### Screenshot(s) of the simulation
![Waveform](/Images/lab8/waveform1.PNG)

## Smart controller

#### State table
| **Current state** | **Direction South** | **Direction West** | **Delay** | **No Cars** | **Cars to West** | **Cars to South** | **Cars both directions** |
| :-- | :-: | :-: | :-: | :-: | :-: | :-: | :-: |
| `STOP1`      | red    | red | 1 sec | red | red | red | red |
| `WEST_GO`    | red    | green | 4 sec | red | red | red | red |
| `WEST_WAIT`  | red    | yellow | 2 sec | red | red | red | red |
| `STOP2`      | red    | red | 1 sec | red | red | red | red |
| `SOUTH_GO`   | green  | red | 4 sec | red | red | red | red |
| `SOUTH_WAIT` | yellow | red | 2 sec | red | red | red | red |

#### State diagram

#### Listing of VHDL code of sequential process p_smart_traffic_fsm
