{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549700878375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549700878379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 09 02:27:58 2019 " "Processing started: Sat Feb 09 02:27:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549700878379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549700878379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multiplier -c Multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off Multiplier -c Multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549700878379 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549700878689 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1549700878689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "ShiftRegister.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/ShiftRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549700886638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549700886638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripplecarryadder.sv 3 3 " "Found 3 design units, including 3 entities, in source file ripplecarryadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "RippleCarryAdder.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/RippleCarryAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549700886642 ""} { "Info" "ISGN_ENTITY_NAME" "2 RippleCarryAdder8bit " "Found entity 2: RippleCarryAdder8bit" {  } { { "RippleCarryAdder.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/RippleCarryAdder.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549700886642 ""} { "Info" "ISGN_ENTITY_NAME" "3 RippleCarrySubtractor8bit " "Found entity 3: RippleCarrySubtractor8bit" {  } { { "RippleCarryAdder.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/RippleCarryAdder.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549700886642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549700886642 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ArithmaticUnit.sv(70) " "Verilog HDL information at ArithmaticUnit.sv(70): always construct contains both blocking and non-blocking assignments" {  } { { "ArithmaticUnit.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/ArithmaticUnit.sv" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1549700886645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmaticunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file arithmaticunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ArithmaticUnit " "Found entity 1: ArithmaticUnit" {  } { { "ArithmaticUnit.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/ArithmaticUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549700886646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549700886646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitmultiplier-toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file 8bitmultiplier-toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549700886649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549700886649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "m M testbench.sv(16) " "Verilog HDL Declaration information at testbench.sv(16): object \"m\" differs only in case from object \"M\" in the same scope" {  } { { "testbench.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/testbench.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549700886652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549700886652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549700886652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549700886655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549700886655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/mux8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549700886659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549700886659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter8 " "Found entity 1: counter8" {  } { { "counter.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549700886662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549700886662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/controlUnit.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549700886665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549700886665 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Multiplier " "Elaborating entity \"Multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549700886695 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AhexU 8BitMultiplier-toplevel.sv(12) " "Output port \"AhexU\" at 8BitMultiplier-toplevel.sv(12) has no driver" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1549700886696 "|Multiplier"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AhexL 8BitMultiplier-toplevel.sv(13) " "Output port \"AhexL\" at 8BitMultiplier-toplevel.sv(13) has no driver" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1549700886696 "|Multiplier"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BhexU 8BitMultiplier-toplevel.sv(14) " "Output port \"BhexU\" at 8BitMultiplier-toplevel.sv(14) has no driver" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1549700886696 "|Multiplier"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BhexL 8BitMultiplier-toplevel.sv(16) " "Output port \"BhexL\" at 8BitMultiplier-toplevel.sv(16) has no driver" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1549700886696 "|Multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmaticUnit ArithmaticUnit:AU " "Elaborating entity \"ArithmaticUnit\" for hierarchy \"ArithmaticUnit:AU\"" {  } { { "8BitMultiplier-toplevel.sv" "AU" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549700886728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RippleCarryAdder8bit ArithmaticUnit:AU\|RippleCarryAdder8bit:Adder " "Elaborating entity \"RippleCarryAdder8bit\" for hierarchy \"ArithmaticUnit:AU\|RippleCarryAdder8bit:Adder\"" {  } { { "ArithmaticUnit.sv" "Adder" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/ArithmaticUnit.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549700886747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ArithmaticUnit:AU\|RippleCarryAdder8bit:Adder\|FullAdder:FA1 " "Elaborating entity \"FullAdder\" for hierarchy \"ArithmaticUnit:AU\|RippleCarryAdder8bit:Adder\|FullAdder:FA1\"" {  } { { "RippleCarryAdder.sv" "FA1" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/RippleCarryAdder.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549700886748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RippleCarrySubtractor8bit ArithmaticUnit:AU\|RippleCarrySubtractor8bit:Subtractor " "Elaborating entity \"RippleCarrySubtractor8bit\" for hierarchy \"ArithmaticUnit:AU\|RippleCarrySubtractor8bit:Subtractor\"" {  } { { "ArithmaticUnit.sv" "Subtractor" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/ArithmaticUnit.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549700886753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister ArithmaticUnit:AU\|ShiftRegister:A " "Elaborating entity \"ShiftRegister\" for hierarchy \"ArithmaticUnit:AU\|ShiftRegister:A\"" {  } { { "ArithmaticUnit.sv" "A" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/ArithmaticUnit.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549700886763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:CU " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:CU\"" {  } { { "8BitMultiplier-toplevel.sv" "CU" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549700886766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter8 counter8:Counter " "Elaborating entity \"counter8\" for hierarchy \"counter8:Counter\"" {  } { { "8BitMultiplier-toplevel.sv" "Counter" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549700886782 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AhexU\[0\] GND " "Pin \"AhexU\[0\]\" is stuck at GND" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549700887352 "|Multiplier|AhexU[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AhexU\[1\] GND " "Pin \"AhexU\[1\]\" is stuck at GND" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549700887352 "|Multiplier|AhexU[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AhexU\[2\] GND " "Pin \"AhexU\[2\]\" is stuck at GND" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549700887352 "|Multiplier|AhexU[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AhexU\[3\] GND " "Pin \"AhexU\[3\]\" is stuck at GND" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549700887352 "|Multiplier|AhexU[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AhexU\[4\] GND " "Pin \"AhexU\[4\]\" is stuck at GND" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549700887352 "|Multiplier|AhexU[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AhexU\[5\] GND " "Pin \"AhexU\[5\]\" is stuck at GND" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549700887352 "|Multiplier|AhexU[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AhexU\[6\] GND " "Pin \"AhexU\[6\]\" is stuck at GND" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549700887352 "|Multiplier|AhexU[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AhexL\[0\] GND " "Pin \"AhexL\[0\]\" is stuck at GND" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549700887352 "|Multiplier|AhexL[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AhexL\[1\] GND " "Pin \"AhexL\[1\]\" is stuck at GND" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549700887352 "|Multiplier|AhexL[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AhexL\[2\] GND " "Pin \"AhexL\[2\]\" is stuck at GND" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549700887352 "|Multiplier|AhexL[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AhexL\[3\] GND " "Pin \"AhexL\[3\]\" is stuck at GND" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549700887352 "|Multiplier|AhexL[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AhexL\[4\] GND " "Pin \"AhexL\[4\]\" is stuck at GND" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549700887352 "|Multiplier|AhexL[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AhexL\[5\] GND " "Pin \"AhexL\[5\]\" is stuck at GND" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549700887352 "|Multiplier|AhexL[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AhexL\[6\] GND " "Pin \"AhexL\[6\]\" is stuck at GND" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549700887352 "|Multiplier|AhexL[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BhexU\[0\] GND " "Pin \"BhexU\[0\]\" is stuck at GND" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549700887352 "|Multiplier|BhexU[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BhexU\[1\] GND " "Pin \"BhexU\[1\]\" is stuck at GND" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549700887352 "|Multiplier|BhexU[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BhexU\[2\] GND " "Pin \"BhexU\[2\]\" is stuck at GND" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549700887352 "|Multiplier|BhexU[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BhexU\[3\] GND " "Pin \"BhexU\[3\]\" is stuck at GND" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549700887352 "|Multiplier|BhexU[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BhexU\[4\] GND " "Pin \"BhexU\[4\]\" is stuck at GND" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549700887352 "|Multiplier|BhexU[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BhexU\[5\] GND " "Pin \"BhexU\[5\]\" is stuck at GND" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549700887352 "|Multiplier|BhexU[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BhexU\[6\] GND " "Pin \"BhexU\[6\]\" is stuck at GND" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549700887352 "|Multiplier|BhexU[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BhexL\[0\] GND " "Pin \"BhexL\[0\]\" is stuck at GND" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549700887352 "|Multiplier|BhexL[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BhexL\[1\] GND " "Pin \"BhexL\[1\]\" is stuck at GND" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549700887352 "|Multiplier|BhexL[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BhexL\[2\] GND " "Pin \"BhexL\[2\]\" is stuck at GND" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549700887352 "|Multiplier|BhexL[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BhexL\[3\] GND " "Pin \"BhexL\[3\]\" is stuck at GND" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549700887352 "|Multiplier|BhexL[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BhexL\[4\] GND " "Pin \"BhexL\[4\]\" is stuck at GND" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549700887352 "|Multiplier|BhexL[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BhexL\[5\] GND " "Pin \"BhexL\[5\]\" is stuck at GND" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549700887352 "|Multiplier|BhexL[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BhexL\[6\] GND " "Pin \"BhexL\[6\]\" is stuck at GND" {  } { { "8BitMultiplier-toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/8BitMultiplier-toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549700887352 "|Multiplier|BhexL[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1549700887352 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1549700887424 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1549700887847 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/output_files/Multiplier.map.smsg " "Generated suppressed messages file C:/Users/Brock/School/ECE385/GitLab/ece385/Lab5/output_files/Multiplier.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549700887878 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549700887992 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549700887992 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "170 " "Implemented 170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549700888059 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549700888059 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1549700888059 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549700888059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549700888091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 09 02:28:08 2019 " "Processing ended: Sat Feb 09 02:28:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549700888091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549700888091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549700888091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549700888091 ""}
