
*** Running vivado
    with args -log system_cnn_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_cnn_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_cnn_0_0.tcl -notrace
Command: synth_design -top system_cnn_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16324 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 468.688 ; gain = 114.027
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_cnn_0_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cnn' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_SLAVE' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/AXI_DMA_SLAVE.v:10]
	Parameter ap_ST_fsm_state1 bound to: 23'b00000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 23'b00000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 23'b00000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 23'b00000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 23'b00000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 23'b00000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 23'b00000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 23'b00000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 23'b00000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 23'b00000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 23'b00000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 23'b00000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 23'b00000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 23'b00000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 23'b00000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 23'b00000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 23'b00000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 23'b00000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 23'b00001000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 23'b00010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 23'b00100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 23'b01000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 23'b10000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/AXI_DMA_SLAVE.v:80]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_16s_8bkb' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mul_mul_16s_8bkb.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_16s_8bkb_DSP48_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mul_mul_16s_8bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_16s_8bkb_DSP48_0' (1#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mul_mul_16s_8bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_16s_8bkb' (2#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mul_mul_16s_8bkb.v:30]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_24s_8cud' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mul_mul_24s_8cud.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_24s_8cud_DSP48_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mul_mul_24s_8cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_24s_8cud_DSP48_1' (3#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mul_mul_24s_8cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_24s_8cud' (4#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mul_mul_24s_8cud.v:30]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_SLAVE' (5#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/AXI_DMA_SLAVE.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 34'b0000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 34'b0000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 34'b0000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 34'b0000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 34'b0000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 34'b0000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 34'b0000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 34'b0000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 34'b0000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 34'b0000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 34'b0000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 34'b0000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 34'b0000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 34'b0000000000000000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 34'b0000000000000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 34'b0000000000000000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 34'b0000000000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 34'b0000000000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 34'b0000000000000001000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 34'b0000000000000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 34'b0000000000000100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 34'b0000000000001000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 34'b0000000000010000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 34'b0000000000100000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 34'b0000000001000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 34'b0000000010000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 34'b0000000100000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 34'b0000001000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 34'b0000010000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 34'b0000100000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 34'b0001000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 34'b0010000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 34'b0100000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 34'b1000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:91]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_dEe' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s_dEe.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_dEe_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s_dEe.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 28 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s_dEe.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_dEe_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s_dEe.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_dEe_ram' (6#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s_dEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_dEe' (7#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s_dEe.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_Ffa' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s_Ffa.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_Ffa_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s_Ffa.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 48 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s_Ffa.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_Ffa_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s_Ffa.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_Ffa_ram' (8#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s_Ffa.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_Ffa' (9#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s_Ffa.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_285_8_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mux_285_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 8 - type: integer 
	Parameter din25_WIDTH bound to: 8 - type: integer 
	Parameter din26_WIDTH bound to: 8 - type: integer 
	Parameter din27_WIDTH bound to: 8 - type: integer 
	Parameter din28_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_285_8_1_1' (10#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mux_285_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_32_8_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mux_32_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_32_8_1_1' (11#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mux_32_8_1_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:2558]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:2778]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s' (12#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1 - type: integer 
	Parameter ap_ST_fsm_state2 bound to: 2 - type: integer 
	Parameter ap_ST_fsm_state3 bound to: 4 - type: integer 
	Parameter ap_ST_fsm_state4 bound to: 8 - type: integer 
	Parameter ap_ST_fsm_state5 bound to: 16 - type: integer 
	Parameter ap_ST_fsm_state6 bound to: 32 - type: integer 
	Parameter ap_ST_fsm_state7 bound to: 64 - type: integer 
	Parameter ap_ST_fsm_state8 bound to: 128 - type: integer 
	Parameter ap_ST_fsm_state9 bound to: 256 - type: integer 
	Parameter ap_ST_fsm_state10 bound to: 512 - type: integer 
	Parameter ap_ST_fsm_state11 bound to: 1024 - type: integer 
	Parameter ap_ST_fsm_state12 bound to: 2048 - type: integer 
	Parameter ap_ST_fsm_state13 bound to: 4096 - type: integer 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8192 - type: integer 
	Parameter ap_ST_fsm_state16 bound to: 16384 - type: integer 
	Parameter ap_ST_fsm_state17 bound to: 32768 - type: integer 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 65536 - type: integer 
	Parameter ap_ST_fsm_state24 bound to: 131072 - type: integer 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 262144 - type: integer 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 524288 - type: integer 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 1048576 - type: integer 
	Parameter ap_ST_fsm_state39 bound to: 2097152 - type: integer 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 4194304 - type: integer 
	Parameter ap_ST_fsm_pp3_stage1 bound to: 8388608 - type: integer 
	Parameter ap_ST_fsm_pp3_stage2 bound to: 16777216 - type: integer 
	Parameter ap_ST_fsm_pp3_stage3 bound to: 33554432 - type: integer 
	Parameter ap_ST_fsm_pp3_stage4 bound to: 67108864 - type: integer 
	Parameter ap_ST_fsm_pp3_stage5 bound to: 134217728 - type: integer 
	Parameter ap_ST_fsm_pp3_stage6 bound to: 268435456 - type: integer 
	Parameter ap_ST_fsm_pp3_stage7 bound to: 536870912 - type: integer 
	Parameter ap_ST_fsm_pp3_stage8 bound to: 1073741824 - type: integer 
	Parameter ap_ST_fsm_state51 bound to: -2147483648 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:89]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sIfE' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_sIfE.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sIfE_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_sIfE.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_sIfE.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_16_26_32_3_sIfE_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_sIfE.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sIfE_ram' (13#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_sIfE.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sIfE' (14#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_sIfE.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sLf8' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_sLf8.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 416 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sLf8_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_sLf8.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 416 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_sLf8.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_16_26_32_3_sLf8_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_sLf8.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sLf8_ram' (15#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_sLf8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sLf8' (16#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_sLf8.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_5nbbk' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mac_muladd_5nbbk.v:48]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_5nbbk_DSP48_2' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mac_muladd_5nbbk.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_5nbbk_DSP48_2' (17#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mac_muladd_5nbbk.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_5nbbk' (18#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mac_muladd_5nbbk.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:4791]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:5219]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:5221]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:5239]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:5241]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:5253]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:5255]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:5259]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:5263]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:5271]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:5275]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:5277]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:5289]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:5393]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:5397]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:5401]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:5405]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:5415]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:5435]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:5493]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:5501]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:5509]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:5513]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:5517]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:5521]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:5543]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:5547]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:5553]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_s' (19#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_4_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 50'b00000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 50'b00000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 50'b00000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 50'b00000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 50'b00000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 50'b00000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 50'b00000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 50'b00000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 50'b00000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 50'b00000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 50'b00000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 50'b00000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 50'b00000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 50'b00000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 50'b00000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 50'b00000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 50'b00000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 50'b00000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 50'b00000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 50'b00000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 50'b00000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 50'b00000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 50'b00000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 50'b00000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 50'b00000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 50'b00000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 50'b00000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage9 bound to: 50'b00000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage10 bound to: 50'b00000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage11 bound to: 50'b00000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage12 bound to: 50'b00000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage13 bound to: 50'b00000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage14 bound to: 50'b00000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage15 bound to: 50'b00000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage16 bound to: 50'b00000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage17 bound to: 50'b00000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage18 bound to: 50'b00000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage19 bound to: 50'b00000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage20 bound to: 50'b00000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage21 bound to: 50'b00000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage22 bound to: 50'b00000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage23 bound to: 50'b00000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage24 bound to: 50'b00000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage25 bound to: 50'b00000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage26 bound to: 50'b00000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage27 bound to: 50'b00001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage28 bound to: 50'b00010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage29 bound to: 50'b00100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage30 bound to: 50'b01000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state467 bound to: 50'b10000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:107]
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_4_s_A_bck' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s_A_bck.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 768 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_4_s_A_bck_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s_A_bck.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 768 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s_A_bck.v:24]
INFO: [Synth 8-3876] $readmem data file './Pool_32_24_4_s_A_bck_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s_A_bck.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_4_s_A_bck_ram' (20#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s_A_bck.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_4_s_A_bck' (21#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s_A_bck.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_10ns_6nsbAo' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_10ns_6nsbAo.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_10ns_6nsbAo_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_10ns_6nsbAo.v:70]
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_10ns_6nsbAo_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_10ns_6nsbAo.v:10]
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 10 - type: integer 
	Parameter cal_WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[9].divisor_tmp_reg[10] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_10ns_6nsbAo.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_10ns_6nsbAo_div_u' (22#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_10ns_6nsbAo.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_10ns_6nsbAo_div' (23#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_10ns_6nsbAo.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_10ns_6nsbAo' (24#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_10ns_6nsbAo.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_6nsbBo' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_11ns_6nsbBo.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 15 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_6nsbBo_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_11ns_6nsbBo.v:70]
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_6nsbBo_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_11ns_6nsbBo.v:10]
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
	Parameter cal_WIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[10].divisor_tmp_reg[11] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_11ns_6nsbBo.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_6nsbBo_div_u' (25#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_11ns_6nsbBo.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_6nsbBo_div' (26#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_11ns_6nsbBo.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_6nsbBo' (27#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_11ns_6nsbBo.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_12s_6ns_bCo' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_12s_6ns_bCo.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_12s_6ns_bCo_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_12s_6ns_bCo.v:70]
	Parameter in0_WIDTH bound to: 12 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_12s_6ns_bCo_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_12s_6ns_bCo.v:10]
	Parameter in0_WIDTH bound to: 12 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
	Parameter cal_WIDTH bound to: 12 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[11].divisor_tmp_reg[12] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_12s_6ns_bCo.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_12s_6ns_bCo_div_u' (28#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_12s_6ns_bCo.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_12s_6ns_bCo_div' (29#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_12s_6ns_bCo.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_12s_6ns_bCo' (30#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_12s_6ns_bCo.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_13ns_6nsbDo' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_13ns_6nsbDo.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 17 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_13ns_6nsbDo_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_13ns_6nsbDo.v:70]
	Parameter in0_WIDTH bound to: 13 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_13ns_6nsbDo_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_13ns_6nsbDo.v:10]
	Parameter in0_WIDTH bound to: 13 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
	Parameter cal_WIDTH bound to: 13 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[12].divisor_tmp_reg[13] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_13ns_6nsbDo.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_13ns_6nsbDo_div_u' (31#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_13ns_6nsbDo.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_13ns_6nsbDo_div' (32#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_13ns_6nsbDo.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_13ns_6nsbDo' (33#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_13ns_6nsbDo.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_2432_8_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mux_2432_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_2432_8_1_1' (34#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mux_2432_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_2464_8_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mux_2464_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_2464_8_1_1' (35#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mux_2464_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_10ns_bEo' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mul_mul_10ns_bEo.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_10ns_bEo_DSP48_3' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mul_mul_10ns_bEo.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_10ns_bEo_DSP48_3' (36#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mul_mul_10ns_bEo.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_10ns_bEo' (37#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mul_mul_10ns_bEo.v:30]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_13ns_bFp' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mul_mul_13ns_bFp.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_13ns_bFp_DSP48_4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mul_mul_13ns_bFp.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_13ns_bFp_DSP48_4' (38#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mul_mul_13ns_bFp.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_13ns_bFp' (39#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mul_mul_13ns_bFp.v:30]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_15ns_bGp' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mul_mul_15ns_bGp.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_15ns_bGp_DSP48_5' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mul_mul_15ns_bGp.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_15ns_bGp_DSP48_5' (40#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mul_mul_15ns_bGp.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_15ns_bGp' (41#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mul_mul_15ns_bGp.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11703]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11705]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11711]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11713]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11719]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11721]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11727]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11729]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11733]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11735]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11739]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11745]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11747]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11753]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11755]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11761]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11763]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11767]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11769]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11775]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11777]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11785]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11787]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11795]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11801]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11803]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11805]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11807]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11809]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11811]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11813]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11815]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11817]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11819]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11821]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11823]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11825]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11827]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11829]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12131]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12133]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12145]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12153]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12155]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12161]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12297]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12299]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12309]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12311]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12343]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12357]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12373]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12405]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12407]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12421]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12423]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12439]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12441]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12447]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12451]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12453]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12461]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12463]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12477]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12479]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12491]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12493]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12509]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12511]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_4_s' (42#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_1152_128_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 22'b0000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 22'b0000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 22'b0000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 22'b0000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 22'b0000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 22'b0000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 22'b0000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 22'b0000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 22'b0000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 22'b0000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 22'b0000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 22'b0000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 22'b0000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 22'b0000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 22'b0000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 22'b0000001000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 22'b0000010000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 22'b0000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 22'b0001000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 22'b0010000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 22'b0100000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 22'b1000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_1152_128_s.v:79]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_A_VbHp' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_1152_128_s_A_VbHp.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_A_VbHp_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_1152_128_s_A_VbHp.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 18 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_1152_128_s_A_VbHp.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1152_128_s_A_VbHp_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_1152_128_s_A_VbHp.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_A_VbHp_ram' (43#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_1152_128_s_A_VbHp.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_A_VbHp' (44#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_1152_128_s_A_VbHp.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_B_VcJz' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_1152_128_s_B_VcJz.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_B_VcJz_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_1152_128_s_B_VcJz.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2304 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_1152_128_s_B_VcJz.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1152_128_s_B_VcJz_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_1152_128_s_B_VcJz.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_B_VcJz_ram' (45#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_1152_128_s_B_VcJz.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_B_VcJz' (46#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_1152_128_s_B_VcJz.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_6432_8_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mux_6432_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 8 - type: integer 
	Parameter din25_WIDTH bound to: 8 - type: integer 
	Parameter din26_WIDTH bound to: 8 - type: integer 
	Parameter din27_WIDTH bound to: 8 - type: integer 
	Parameter din28_WIDTH bound to: 8 - type: integer 
	Parameter din29_WIDTH bound to: 8 - type: integer 
	Parameter din30_WIDTH bound to: 8 - type: integer 
	Parameter din31_WIDTH bound to: 8 - type: integer 
	Parameter din32_WIDTH bound to: 8 - type: integer 
	Parameter din33_WIDTH bound to: 8 - type: integer 
	Parameter din34_WIDTH bound to: 8 - type: integer 
	Parameter din35_WIDTH bound to: 8 - type: integer 
	Parameter din36_WIDTH bound to: 8 - type: integer 
	Parameter din37_WIDTH bound to: 8 - type: integer 
	Parameter din38_WIDTH bound to: 8 - type: integer 
	Parameter din39_WIDTH bound to: 8 - type: integer 
	Parameter din40_WIDTH bound to: 8 - type: integer 
	Parameter din41_WIDTH bound to: 8 - type: integer 
	Parameter din42_WIDTH bound to: 8 - type: integer 
	Parameter din43_WIDTH bound to: 8 - type: integer 
	Parameter din44_WIDTH bound to: 8 - type: integer 
	Parameter din45_WIDTH bound to: 8 - type: integer 
	Parameter din46_WIDTH bound to: 8 - type: integer 
	Parameter din47_WIDTH bound to: 8 - type: integer 
	Parameter din48_WIDTH bound to: 8 - type: integer 
	Parameter din49_WIDTH bound to: 8 - type: integer 
	Parameter din50_WIDTH bound to: 8 - type: integer 
	Parameter din51_WIDTH bound to: 8 - type: integer 
	Parameter din52_WIDTH bound to: 8 - type: integer 
	Parameter din53_WIDTH bound to: 8 - type: integer 
	Parameter din54_WIDTH bound to: 8 - type: integer 
	Parameter din55_WIDTH bound to: 8 - type: integer 
	Parameter din56_WIDTH bound to: 8 - type: integer 
	Parameter din57_WIDTH bound to: 8 - type: integer 
	Parameter din58_WIDTH bound to: 8 - type: integer 
	Parameter din59_WIDTH bound to: 8 - type: integer 
	Parameter din60_WIDTH bound to: 8 - type: integer 
	Parameter din61_WIDTH bound to: 8 - type: integer 
	Parameter din62_WIDTH bound to: 8 - type: integer 
	Parameter din63_WIDTH bound to: 8 - type: integer 
	Parameter din64_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_6432_8_1_1' (47#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mux_6432_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_11ns_dLJ' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mul_mul_11ns_dLJ.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_11ns_dLJ_DSP48_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mul_mul_11ns_dLJ.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_11ns_dLJ_DSP48_6' (48#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mul_mul_11ns_dLJ.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_11ns_dLJ' (49#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mul_mul_11ns_dLJ.v:30]
WARNING: [Synth 8-6014] Unused sequential element guard_variable_for_v_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_1152_128_s.v:4796]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s' (50#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_1152_128_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_128_10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 22'b0000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 22'b0000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 22'b0000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 22'b0000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 22'b0000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 22'b0000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 22'b0000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 22'b0000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 22'b0000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 22'b0000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 22'b0000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 22'b0000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 22'b0000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 22'b0000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 22'b0000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 22'b0000001000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 22'b0000010000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 22'b0000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 22'b0001000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 22'b0010000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 22'b0100000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 22'b1000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_128_10_s.v:79]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_V_3_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_128_10_s_A_V_3_0.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_V_3_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_128_10_s_A_V_3_0.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 13 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_128_10_s_A_V_3_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_A_V_3_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_128_10_s_A_V_3_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_V_3_0_ram' (51#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_128_10_s_A_V_3_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_V_3_0' (52#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_128_10_s_A_V_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_V_3_9' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_128_10_s_A_V_3_9.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 11 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_V_3_9_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_128_10_s_A_V_3_9.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 11 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_128_10_s_A_V_3_9.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_A_V_3_9_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_128_10_s_A_V_3_9.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_V_3_9_ram' (53#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_128_10_s_A_V_3_9.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_V_3_9' (54#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_128_10_s_A_V_3_9.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_V_3_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_128_10_s_B_V_3_0.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 130 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_V_3_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_128_10_s_B_V_3_0.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 130 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_128_10_s_B_V_3_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_B_V_3_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_128_10_s_B_V_3_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_V_3_0_ram' (55#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_128_10_s_B_V_3_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_V_3_0' (56#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_128_10_s_B_V_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_V_3_9' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_128_10_s_B_V_3_9.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 110 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_V_3_9_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_128_10_s_B_V_3_9.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 110 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_128_10_s_B_V_3_9.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_B_V_3_9_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_128_10_s_B_V_3_9.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_V_3_9_ram' (57#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_128_10_s_B_V_3_9.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_V_3_9' (58#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_128_10_s_B_V_3_9.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_5ns_dMK' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_8ns_5ns_dMK.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_5ns_dMK_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_8ns_5ns_dMK.v:70]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_5ns_dMK_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_8ns_5ns_dMK.v:10]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
	Parameter cal_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[7].divisor_tmp_reg[8] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_8ns_5ns_dMK.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_5ns_dMK_div_u' (59#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_8ns_5ns_dMK.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_5ns_dMK_div' (60#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_8ns_5ns_dMK.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_5ns_dMK' (61#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_8ns_5ns_dMK.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_4ndNK' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mac_muladd_4ndNK.v:48]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_4ndNK_DSP48_7' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mac_muladd_4ndNK.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_4ndNK_DSP48_7' (62#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mac_muladd_4ndNK.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_4ndNK' (63#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mac_muladd_4ndNK.v:48]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s' (64#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_128_10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_MASTER' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/AXI_DMA_MASTER.v:10]
	Parameter ap_ST_fsm_state1 bound to: 25'b0000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 25'b0000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 25'b0000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 25'b0000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 25'b0000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 25'b0000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 25'b0000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 25'b0000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 25'b0000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 25'b0000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 25'b0000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 25'b0000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 25'b0000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 25'b0000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 25'b0000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 25'b0000000001000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 25'b0000000010000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 25'b0000000100000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 25'b0000001000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 25'b0000010000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 25'b0000100000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 25'b0001000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 25'b0010000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 25'b0100000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 25'b1000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/AXI_DMA_MASTER.v:74]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/AXI_DMA_MASTER.v:160]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/AXI_DMA_MASTER.v:176]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_MASTER' (65#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/AXI_DMA_MASTER.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d1000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/fifo_w8_d1000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d1000_A' (66#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/fifo_w8_d1000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d15000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/fifo_w8_d15000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
	Parameter DEPTH bound to: 15000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d15000_A' (67#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/fifo_w8_d15000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d20000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/fifo_w8_d20000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DEPTH bound to: 20000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d20000_A' (68#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/fifo_w8_d20000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/fifo_w8_d2000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 2000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2000_A' (69#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/fifo_w8_d2000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d500_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/fifo_w8_d500_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d500_A' (70#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/fifo_w8_d500_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_dOK' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/start_for_Conv_1_dOK.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_dOK_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/start_for_Conv_1_dOK.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_dOK_shiftReg' (71#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/start_for_Conv_1_dOK.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_dOK' (72#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/start_for_Conv_1_dOK.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16dPK' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/start_for_Conv_16dPK.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16dPK_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/start_for_Conv_16dPK.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16dPK_shiftReg' (73#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/start_for_Conv_16dPK.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16dPK' (74#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/start_for_Conv_16dPK.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_32dQK' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/start_for_Pool_32dQK.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_32dQK_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/start_for_Pool_32dQK.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_32dQK_shiftReg' (75#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/start_for_Pool_32dQK.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_32dQK' (76#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/start_for_Pool_32dQK.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_1152dRK' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/start_for_FC_1152dRK.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_1152dRK_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/start_for_FC_1152dRK.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_1152dRK_shiftReg' (77#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/start_for_FC_1152dRK.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_1152dRK' (78#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/start_for_FC_1152dRK.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_dSL' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/start_for_FC_128_dSL.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_dSL_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/start_for_FC_128_dSL.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_dSL_shiftReg' (79#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/start_for_FC_128_dSL.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_dSL' (80#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/start_for_FC_128_dSL.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAdTL' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/start_for_AXI_DMAdTL.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAdTL_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/start_for_AXI_DMAdTL.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAdTL_shiftReg' (81#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/start_for_AXI_DMAdTL.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAdTL' (82#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/start_for_AXI_DMAdTL.v:45]
INFO: [Synth 8-6155] done synthesizing module 'cnn' (83#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_cnn_0_0' (84#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
WARNING: [Synth 8-3331] design cnn_mul_mul_24s_8cud_DSP48_1 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_mul_mul_16s_8bkb_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_mac_muladd_4ndNK_DSP48_7 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_urem_8ns_5ns_dMK_div_u has unconnected port reset
WARNING: [Synth 8-3331] design FC_128_10_s_B_V_3_9 has unconnected port reset
WARNING: [Synth 8-3331] design FC_128_10_s_B_V_3_0 has unconnected port reset
WARNING: [Synth 8-3331] design FC_128_10_s_A_V_3_9 has unconnected port reset
WARNING: [Synth 8-3331] design FC_128_10_s_A_V_3_0 has unconnected port reset
WARNING: [Synth 8-3331] design cnn_mul_mul_11ns_dLJ_DSP48_6 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_urem_11ns_6nsbBo_div_u has unconnected port reset
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[31]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[30]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[29]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[28]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[27]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[26]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[25]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[24]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[23]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[22]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[21]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[20]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[19]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[18]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[17]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[16]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[15]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[14]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[13]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[12]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[11]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[10]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[9]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[8]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[7]
WARNING: [Synth 8-3331] design cnn_mux_6432_8_1_1 has unconnected port din64[6]
WARNING: [Synth 8-3331] design FC_1152_128_s_B_VcJz has unconnected port reset
WARNING: [Synth 8-3331] design FC_1152_128_s_A_VbHp has unconnected port reset
WARNING: [Synth 8-3331] design cnn_mul_mul_13ns_bFp_DSP48_4 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_mul_mul_15ns_bGp_DSP48_5 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_mul_mul_10ns_bEo_DSP48_3 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[63]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[62]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[61]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[60]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[59]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[58]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[57]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[56]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[55]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[54]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[53]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[52]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[51]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[50]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[49]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[48]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[47]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[46]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[45]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[44]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[43]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[42]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[41]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[40]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[39]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[38]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[37]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[36]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[35]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[34]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[33]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[32]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[31]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[30]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[29]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[28]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[27]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[26]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[25]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[24]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[23]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[22]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[21]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[20]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[19]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[18]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[17]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[16]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[15]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[14]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[13]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[12]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[11]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[10]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[9]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[8]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[7]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[6]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 649.496 ; gain = 294.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 649.496 ; gain = 294.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 649.496 ; gain = 294.836
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.992 . Memory (MB): peak = 1083.793 ; gain = 15.020
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 1083.793 ; gain = 729.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 1083.793 ; gain = 729.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 1083.793 ; gain = 729.133
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mul_mul_16s_8bkb.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mul_mul_16s_8bkb.v:20]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mul_mul_24s_8cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mul_mul_24s_8cud.v:20]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_104_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_data_V_3_reg_227_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/AXI_DMA_SLAVE.v:486]
WARNING: [Synth 8-6014] Unused sequential element tmp_data_V_5_reg_239_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/AXI_DMA_SLAVE.v:498]
INFO: [Synth 8-4471] merging register 'A_V_10_addr_1_reg_1965_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:654]
INFO: [Synth 8-4471] merging register 'A_V_11_addr_1_reg_1970_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:670]
INFO: [Synth 8-4471] merging register 'A_V_12_addr_1_reg_1975_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:686]
INFO: [Synth 8-4471] merging register 'A_V_13_addr_1_reg_1980_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:702]
INFO: [Synth 8-4471] merging register 'A_V_14_addr_1_reg_1985_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:718]
INFO: [Synth 8-4471] merging register 'A_V_15_addr_1_reg_1990_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:734]
INFO: [Synth 8-4471] merging register 'A_V_16_addr_1_reg_1995_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:750]
INFO: [Synth 8-4471] merging register 'A_V_17_addr_1_reg_2000_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:766]
INFO: [Synth 8-4471] merging register 'A_V_187_addr_1_reg_2010_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:510]
INFO: [Synth 8-4471] merging register 'A_V_18_addr_1_reg_2005_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:782]
INFO: [Synth 8-4471] merging register 'A_V_19_addr_1_reg_2015_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:798]
INFO: [Synth 8-4471] merging register 'A_V_20_addr_1_reg_2020_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:814]
INFO: [Synth 8-4471] merging register 'A_V_21_addr_1_reg_2025_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:830]
INFO: [Synth 8-4471] merging register 'A_V_22_addr_1_reg_2030_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:846]
INFO: [Synth 8-4471] merging register 'A_V_23_addr_1_reg_2035_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:862]
INFO: [Synth 8-4471] merging register 'A_V_24_addr_1_reg_2040_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:878]
INFO: [Synth 8-4471] merging register 'A_V_25_addr_1_reg_2045_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:894]
INFO: [Synth 8-4471] merging register 'A_V_26_addr_1_reg_2050_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:910]
INFO: [Synth 8-4471] merging register 'A_V_27_addr_1_reg_2055_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:926]
INFO: [Synth 8-4471] merging register 'A_V_288_addr_1_reg_2060_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:526]
INFO: [Synth 8-4471] merging register 'A_V_389_addr_1_reg_2065_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:542]
INFO: [Synth 8-4471] merging register 'A_V_490_addr_1_reg_2070_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:558]
INFO: [Synth 8-4471] merging register 'A_V_5_addr_1_reg_2075_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:574]
INFO: [Synth 8-4471] merging register 'A_V_6_addr_1_reg_2080_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:590]
INFO: [Synth 8-4471] merging register 'A_V_7_addr_1_reg_2085_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:606]
INFO: [Synth 8-4471] merging register 'A_V_8_addr_1_reg_2090_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:622]
INFO: [Synth 8-4471] merging register 'A_V_9_addr_1_reg_2095_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:638]
INFO: [Synth 8-4471] merging register 'B_V_191_addr_1_reg_2105_reg[5:0]' into 'B_V_0_addr_1_reg_2100_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:958]
INFO: [Synth 8-4471] merging register 'B_V_292_addr_1_reg_2110_reg[5:0]' into 'B_V_0_addr_1_reg_2100_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:974]
INFO: [Synth 8-4471] merging register 'A_V_10_addr_reg_1780_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:657]
INFO: [Synth 8-4471] merging register 'A_V_11_addr_reg_1785_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:673]
INFO: [Synth 8-4471] merging register 'A_V_12_addr_reg_1790_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:689]
INFO: [Synth 8-4471] merging register 'A_V_13_addr_reg_1795_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:705]
INFO: [Synth 8-4471] merging register 'A_V_14_addr_reg_1800_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:721]
INFO: [Synth 8-4471] merging register 'A_V_15_addr_reg_1805_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:737]
INFO: [Synth 8-4471] merging register 'A_V_16_addr_reg_1810_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:753]
INFO: [Synth 8-4471] merging register 'A_V_17_addr_reg_1815_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:769]
INFO: [Synth 8-4471] merging register 'A_V_187_addr_reg_1825_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:513]
INFO: [Synth 8-4471] merging register 'A_V_18_addr_reg_1820_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:785]
INFO: [Synth 8-4471] merging register 'A_V_19_addr_reg_1830_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:801]
INFO: [Synth 8-4471] merging register 'A_V_20_addr_reg_1835_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:817]
INFO: [Synth 8-4471] merging register 'A_V_21_addr_reg_1840_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:833]
INFO: [Synth 8-4471] merging register 'A_V_22_addr_reg_1845_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:849]
INFO: [Synth 8-4471] merging register 'A_V_23_addr_reg_1850_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:865]
INFO: [Synth 8-4471] merging register 'A_V_24_addr_reg_1855_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:881]
INFO: [Synth 8-4471] merging register 'A_V_25_addr_reg_1860_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:897]
INFO: [Synth 8-4471] merging register 'A_V_26_addr_reg_1865_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:913]
INFO: [Synth 8-4471] merging register 'A_V_27_addr_reg_1870_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:929]
INFO: [Synth 8-4471] merging register 'A_V_288_addr_reg_1875_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:529]
INFO: [Synth 8-4471] merging register 'A_V_389_addr_reg_1880_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:545]
INFO: [Synth 8-4471] merging register 'A_V_490_addr_reg_1885_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:561]
INFO: [Synth 8-4471] merging register 'A_V_5_addr_reg_1890_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:577]
INFO: [Synth 8-4471] merging register 'A_V_6_addr_reg_1895_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:593]
INFO: [Synth 8-4471] merging register 'A_V_7_addr_reg_1900_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:609]
INFO: [Synth 8-4471] merging register 'A_V_8_addr_reg_1905_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:625]
INFO: [Synth 8-4471] merging register 'A_V_9_addr_reg_1910_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:641]
INFO: [Synth 8-4471] merging register 'B_V_191_addr_reg_2338_reg[5:0]' into 'B_V_0_addr_reg_2333_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:961]
INFO: [Synth 8-4471] merging register 'B_V_292_addr_reg_2343_reg[5:0]' into 'B_V_0_addr_reg_2333_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:977]
WARNING: [Synth 8-6014] Unused sequential element A_V_10_addr_1_reg_1965_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:654]
WARNING: [Synth 8-6014] Unused sequential element A_V_11_addr_1_reg_1970_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:670]
WARNING: [Synth 8-6014] Unused sequential element A_V_12_addr_1_reg_1975_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:686]
WARNING: [Synth 8-6014] Unused sequential element A_V_13_addr_1_reg_1980_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:702]
WARNING: [Synth 8-6014] Unused sequential element A_V_14_addr_1_reg_1985_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:718]
WARNING: [Synth 8-6014] Unused sequential element A_V_15_addr_1_reg_1990_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:734]
WARNING: [Synth 8-6014] Unused sequential element A_V_16_addr_1_reg_1995_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:750]
WARNING: [Synth 8-6014] Unused sequential element A_V_17_addr_1_reg_2000_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:766]
WARNING: [Synth 8-6014] Unused sequential element A_V_187_addr_1_reg_2010_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:510]
WARNING: [Synth 8-6014] Unused sequential element A_V_18_addr_1_reg_2005_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:782]
WARNING: [Synth 8-6014] Unused sequential element A_V_19_addr_1_reg_2015_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:798]
WARNING: [Synth 8-6014] Unused sequential element A_V_20_addr_1_reg_2020_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:814]
WARNING: [Synth 8-6014] Unused sequential element A_V_21_addr_1_reg_2025_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:830]
WARNING: [Synth 8-6014] Unused sequential element A_V_22_addr_1_reg_2030_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:846]
WARNING: [Synth 8-6014] Unused sequential element A_V_23_addr_1_reg_2035_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:862]
WARNING: [Synth 8-6014] Unused sequential element A_V_24_addr_1_reg_2040_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:878]
WARNING: [Synth 8-6014] Unused sequential element A_V_25_addr_1_reg_2045_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:894]
WARNING: [Synth 8-6014] Unused sequential element A_V_26_addr_1_reg_2050_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:910]
WARNING: [Synth 8-6014] Unused sequential element A_V_27_addr_1_reg_2055_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:926]
WARNING: [Synth 8-6014] Unused sequential element A_V_288_addr_1_reg_2060_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:526]
WARNING: [Synth 8-6014] Unused sequential element A_V_389_addr_1_reg_2065_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:542]
WARNING: [Synth 8-6014] Unused sequential element A_V_490_addr_1_reg_2070_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:558]
WARNING: [Synth 8-6014] Unused sequential element A_V_5_addr_1_reg_2075_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:574]
WARNING: [Synth 8-6014] Unused sequential element A_V_6_addr_1_reg_2080_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:590]
WARNING: [Synth 8-6014] Unused sequential element A_V_7_addr_1_reg_2085_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:606]
WARNING: [Synth 8-6014] Unused sequential element A_V_8_addr_1_reg_2090_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:622]
WARNING: [Synth 8-6014] Unused sequential element A_V_9_addr_1_reg_2095_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:638]
WARNING: [Synth 8-6014] Unused sequential element B_V_191_addr_1_reg_2105_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:958]
WARNING: [Synth 8-6014] Unused sequential element B_V_292_addr_1_reg_2110_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:974]
WARNING: [Synth 8-6014] Unused sequential element A_V_10_addr_reg_1780_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:657]
WARNING: [Synth 8-6014] Unused sequential element A_V_11_addr_reg_1785_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:673]
WARNING: [Synth 8-6014] Unused sequential element A_V_12_addr_reg_1790_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:689]
WARNING: [Synth 8-6014] Unused sequential element A_V_13_addr_reg_1795_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:705]
WARNING: [Synth 8-6014] Unused sequential element A_V_14_addr_reg_1800_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:721]
WARNING: [Synth 8-6014] Unused sequential element A_V_15_addr_reg_1805_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:737]
WARNING: [Synth 8-6014] Unused sequential element A_V_16_addr_reg_1810_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:753]
WARNING: [Synth 8-6014] Unused sequential element A_V_17_addr_reg_1815_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:769]
WARNING: [Synth 8-6014] Unused sequential element A_V_187_addr_reg_1825_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:513]
WARNING: [Synth 8-6014] Unused sequential element A_V_18_addr_reg_1820_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:785]
WARNING: [Synth 8-6014] Unused sequential element A_V_19_addr_reg_1830_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:801]
WARNING: [Synth 8-6014] Unused sequential element A_V_20_addr_reg_1835_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:817]
WARNING: [Synth 8-6014] Unused sequential element A_V_21_addr_reg_1840_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:833]
WARNING: [Synth 8-6014] Unused sequential element A_V_22_addr_reg_1845_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:849]
WARNING: [Synth 8-6014] Unused sequential element A_V_23_addr_reg_1850_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:865]
WARNING: [Synth 8-6014] Unused sequential element A_V_24_addr_reg_1855_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:881]
WARNING: [Synth 8-6014] Unused sequential element A_V_25_addr_reg_1860_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:897]
WARNING: [Synth 8-6014] Unused sequential element A_V_26_addr_reg_1865_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:913]
WARNING: [Synth 8-6014] Unused sequential element A_V_27_addr_reg_1870_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:929]
WARNING: [Synth 8-6014] Unused sequential element A_V_288_addr_reg_1875_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:529]
WARNING: [Synth 8-6014] Unused sequential element A_V_389_addr_reg_1880_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:545]
WARNING: [Synth 8-6014] Unused sequential element A_V_490_addr_reg_1885_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:561]
WARNING: [Synth 8-6014] Unused sequential element A_V_5_addr_reg_1890_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:577]
WARNING: [Synth 8-6014] Unused sequential element A_V_6_addr_reg_1895_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:593]
WARNING: [Synth 8-6014] Unused sequential element A_V_7_addr_reg_1900_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:609]
WARNING: [Synth 8-6014] Unused sequential element A_V_8_addr_reg_1905_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:625]
WARNING: [Synth 8-6014] Unused sequential element A_V_9_addr_reg_1910_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:641]
WARNING: [Synth 8-6014] Unused sequential element B_V_191_addr_reg_2338_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:961]
WARNING: [Synth 8-6014] Unused sequential element B_V_292_addr_reg_2343_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:977]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:2778]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_146_reg_2318_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:1466]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_149_reg_1942_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:1472]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond5_fu_1285_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_fu_1355_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_1175_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_39_fu_1181_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1241_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_1297_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_1303_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond7_fu_1456_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_1596_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_129_reg_2283_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:1453]
WARNING: [Synth 8-6014] Unused sequential element tmp_130_reg_2288_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:1454]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_90_reg_1697_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:1502]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_94_reg_1702_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_1_28_16_3_s.v:1508]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mac_muladd_5nbbk.v:33]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mac_muladd_5nbbk.v:32]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_mac_muladd_5nbbk.v:32]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_0_1_phi_reg_1903_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_1850_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:2298]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_0_2_phi_reg_1956_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_1850_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:2299]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_1_0_phi_reg_2009_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_1850_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:2300]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_1_1_phi_reg_2062_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_1850_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:2301]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_1_2_phi_reg_2115_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_1850_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:2302]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_2_0_phi_reg_1691_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_1850_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:2303]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_2_1_phi_reg_1744_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_1850_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:2304]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_2_2_phi_reg_1797_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_1850_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:2305]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_1_load_0_1_phi_reg_1903_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:2298]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_1_load_0_2_phi_reg_1956_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:2299]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_1_load_1_0_phi_reg_2009_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:2300]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_1_load_1_1_phi_reg_2062_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:2301]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_1_load_1_2_phi_reg_2115_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:2302]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_1_load_2_0_phi_reg_1691_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:2303]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_1_load_2_1_phi_reg_1744_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:2304]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_1_load_2_2_phi_reg_1797_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:2305]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_14_2_2_reg_4886_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:2503]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_14_1_2_reg_5006_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:2486]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_14_0_2_reg_4931_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:2472]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_14_2_1_reg_4871_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:2502]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_14_1_1_reg_4991_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:2485]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_14_0_1_reg_4916_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:2471]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_14_2_reg_4856_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:2504]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_14_1_reg_4976_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:2487]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_1_reg_4901_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:2473]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_132_reg_4226_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:3057]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_138_cast_reg_5141_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:3051]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_128_reg_5136_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:3044]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_135_cast_reg_5158_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:3063]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_143_cast_reg_5152_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:3085]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_129_reg_5147_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:3050]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_127_reg_5129_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:3038]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_143_reg_4806_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:3091]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_142_reg_4501_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:3078]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_144_reg_4507_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:3079]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_168_reg_4355_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:3071]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_138_reg_4366_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:3077]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_137_reg_4343_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:3069]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_2750_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_28_fu_2756_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_2817_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_2966_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_3972_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_2829_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_2978_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_3010_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_2998_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_2874_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_3283_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_3990_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_137_reg_4343_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:3069]
WARNING: [Synth 8-6014] Unused sequential element tmp_137_reg_4343_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:3069]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_1850_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:1625]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_1_load_0_1_phi_reg_1903_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:1679]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_1_load_0_2_phi_reg_1956_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:1733]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_1_load_1_0_phi_reg_2009_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:1787]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_1_load_1_1_phi_reg_2062_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:1841]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_1_load_1_2_phi_reg_2115_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:1895]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_1_load_2_1_phi_reg_1744_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:2006]
WARNING: [Synth 8-6014] Unused sequential element reg_2572_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:2834]
WARNING: [Synth 8-6014] Unused sequential element reg_2580_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:2836]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_63_reg_4107_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:3139]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_67_reg_4112_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:3145]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_1_load_2_0_phi_reg_1691_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:1950]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_1_load_2_2_phi_reg_1797_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Conv_16_26_32_3_s.v:2062]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "tmp_s_fu_2750_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_28_fu_2756_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_2817_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_2966_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_3972_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_2829_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_2978_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_3010_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_2998_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_2874_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_3283_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_3990_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_167_reg_4350" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_10ns_6nsbAo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_10ns_6nsbAo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_10ns_6nsbAo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_10ns_6nsbAo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_10ns_6nsbAo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_10ns_6nsbAo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_10ns_6nsbAo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_10ns_6nsbAo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_10ns_6nsbAo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_11ns_6nsbBo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_11ns_6nsbBo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_11ns_6nsbBo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_11ns_6nsbBo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_11ns_6nsbBo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_11ns_6nsbBo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_11ns_6nsbBo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_11ns_6nsbBo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_11ns_6nsbBo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_11ns_6nsbBo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_12s_6ns_bCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].dividend_tmp_reg[12]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_12s_6ns_bCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_12s_6ns_bCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_12s_6ns_bCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_12s_6ns_bCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_12s_6ns_bCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_12s_6ns_bCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_12s_6ns_bCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_12s_6ns_bCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_12s_6ns_bCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_12s_6ns_bCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_12s_6ns_bCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_12s_6ns_bCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '13' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_13ns_6nsbDo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].dividend_tmp_reg[13]' and it is trimmed from '13' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_13ns_6nsbDo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_13ns_6nsbDo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_13ns_6nsbDo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_13ns_6nsbDo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_13ns_6nsbDo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_13ns_6nsbDo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_13ns_6nsbDo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_13ns_6nsbDo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_13ns_6nsbDo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_13ns_6nsbDo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_13ns_6nsbDo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_13ns_6nsbDo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/cnn_urem_13ns_6nsbDo.v:53]
INFO: [Synth 8-4471] merging register 'tmp_19_4_cast1_reg_12495_reg[0:0]' into 'tmp_13_reg_12470_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11705]
INFO: [Synth 8-4471] merging register 'tmp_19_4_cast_reg_12500_reg[0:0]' into 'tmp_13_reg_12470_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12493]
INFO: [Synth 8-4471] merging register 'tmp_19_6_reg_12515_reg[1:0]' into 'tmp_20_reg_12480_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11721]
INFO: [Synth 8-4471] merging register 'tmp_19_6_cast_reg_12520_reg[1:0]' into 'tmp_20_reg_12480_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12527]
INFO: [Synth 8-4471] merging register 'tmp_19_8_cast1_reg_12535_reg[0:0]' into 'tmp_13_reg_12470_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11735]
INFO: [Synth 8-4471] merging register 'tmp_19_8_cast_reg_12540_reg[0:0]' into 'tmp_13_reg_12470_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12557]
INFO: [Synth 8-4471] merging register 'tmp_19_s_reg_12555_reg[1:0]' into 'tmp_20_reg_12480_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11755]
INFO: [Synth 8-4471] merging register 'tmp_19_cast_reg_12560_reg[1:0]' into 'tmp_20_reg_12480_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12591]
INFO: [Synth 8-4471] merging register 'tmp_19_2_cast_reg_12575_reg[0:0]' into 'tmp_13_reg_12470_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11769]
INFO: [Synth 8-4471] merging register 'tmp_19_11_cast_reg_12580_reg[0:0]' into 'tmp_13_reg_12470_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12423]
INFO: [Synth 8-4471] merging register 'tmp_19_11_reg_12595_reg[1:0]' into 'tmp_20_reg_12480_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11787]
INFO: [Synth 8-4471] merging register 'tmp_19_13_cast_reg_12600_reg[1:0]' into 'tmp_20_reg_12480_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12449]
INFO: [Synth 8-4471] merging register 'tmp_16_3_mid1_reg_12662_reg[3:0]' into 'tmp_16_3_reg_12445_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12333]
INFO: [Synth 8-4471] merging register 'tmp_16_7_mid1_reg_12673_reg[2:0]' into 'tmp_16_7_reg_12450_reg[2:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12347]
INFO: [Synth 8-4471] merging register 'tmp_16_mid1_reg_12684_reg[4:0]' into 'tmp_16_s_reg_12455_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12361]
INFO: [Synth 8-4471] merging register 'tmp_13_mid2_reg_12752_reg[0:0]' into 'tmp_13_reg_12470_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11919]
INFO: [Synth 8-4471] merging register 'tmp_19_2_cast_mid2_reg_12766_reg[1:0]' into 'tmp_20_reg_12480_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11931]
INFO: [Synth 8-4471] merging register 'tmp_19_2_cast_mid2_reg_12766_pp2_iter1_reg_reg[1:0]' into 'tmp_20_reg_12480_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11815]
INFO: [Synth 8-4471] merging register 'tmp_19_4_cast_mid2_reg_12784_pp2_iter3_reg_reg[0:0]' into 'tmp_13_reg_12470_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11819]
INFO: [Synth 8-4471] merging register 'arrayNo11_cast_mid2_s_reg_12789_reg[0:0]' into 'tmp_13_reg_12470_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11943]
INFO: [Synth 8-4471] merging register 'tmp_19_6_cast_mid2_reg_12806_pp2_iter4_reg_reg[1:0]' into 'tmp_20_reg_12480_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11823]
INFO: [Synth 8-4471] merging register 'arrayNo15_cast_mid2_s_reg_12811_reg[1:0]' into 'tmp_20_reg_12480_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11717]
INFO: [Synth 8-4471] merging register 'tmp_19_8_cast_mid2_reg_12828_pp2_iter6_reg_reg[0:0]' into 'tmp_13_reg_12470_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11827]
INFO: [Synth 8-4471] merging register 'arrayNo19_cast_mid2_s_reg_12833_reg[0:0]' into 'tmp_13_reg_12470_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11967]
INFO: [Synth 8-4471] merging register 'tmp_19_cast_mid2_reg_12850_pp2_iter8_reg_reg[1:0]' into 'tmp_20_reg_12480_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11803]
INFO: [Synth 8-4471] merging register 'arrayNo23_cast_mid2_s_reg_12855_reg[1:0]' into 'tmp_20_reg_12480_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11751]
INFO: [Synth 8-4471] merging register 'tmp_19_11_cast_mid2_reg_12872_pp2_iter10_reg_reg[0:0]' into 'tmp_13_reg_12470_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11807]
INFO: [Synth 8-4471] merging register 'arrayNo27_cast_mid2_s_reg_12877_reg[0:0]' into 'tmp_13_reg_12470_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11997]
INFO: [Synth 8-4471] merging register 'tmp_19_13_cast_mid2_reg_12894_pp2_iter12_reg_reg[1:0]' into 'tmp_20_reg_12480_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11811]
INFO: [Synth 8-4471] merging register 'arrayNo31_cast_mid2_s_reg_12899_reg[1:0]' into 'tmp_20_reg_12480_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:11783]
INFO: [Synth 8-4471] merging register 'tmp_72_reg_13085_reg[2:0]' into 'tmp_16_7_reg_12450_reg[2:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12739]
INFO: [Synth 8-4471] merging register 'tmp_72_reg_13085_pp2_iter1_reg_reg[2:0]' into 'tmp_16_7_reg_12450_reg[2:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12809]
INFO: [Synth 8-4471] merging register 'tmp_72_reg_13085_pp2_iter2_reg_reg[2:0]' into 'tmp_16_7_reg_12450_reg[2:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12817]
INFO: [Synth 8-4471] merging register 'tmp_72_reg_13085_pp2_iter3_reg_reg[2:0]' into 'tmp_16_7_reg_12450_reg[2:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:12821]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_11_reg_12440_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:6612]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_73_reg_13119_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:6231]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex4_mid2_v_reg_13060_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:6502]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_74_reg_13139_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:6511]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex6_mid2_v_reg_13070_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:6229]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_75_reg_13279_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:6239]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex9_mid2_v_reg_13124_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:6509]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_13409_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:6109]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex12_mid2_v_reg_13259_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:6238]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_77_reg_13674_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:6621]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex15_mid2_v_reg_13534_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:6246]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_78_reg_13841_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:6446]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex18_mid2_v_reg_13691_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:6437]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_79_reg_13851_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:6279]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex21_mid2_v_reg_13696_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:6438]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_80_reg_14141_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:6263]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex24_mid2_v_reg_13831_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:6445]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_81_reg_14166_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:6460]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex27_mid2_v_reg_13981_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:6254]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_82_reg_14301_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:6271]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex30_mid2_v_reg_14151_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:6458]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_83_reg_14561_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:6468]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex33_mid2_v_reg_14286_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:6270]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_84_reg_14701_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:6475]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex36_mid2_v_reg_14556_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:6466]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_85_reg_14846_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:7067]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex39_mid2_v_reg_14696_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:6474]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_89_reg_14841_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:7073]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_14_reg_14831_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:6726]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_86_reg_15101_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/Pool_32_24_4_s.v:6489]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_6938_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_7463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_6956_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_7481_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_7609_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_6876_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_6938_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_7463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_6956_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_7481_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_7609_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_6876_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_12_mid3_fu_7748_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_19_1_cast_mid2_reg_12759" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_13_mid3_fu_7762_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_19_2_cast_mid_fu_7790_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_16_reg_12475" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_19_1_cast_mid2_reg_12759_pp2_iter1_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_1152_128_s.v:9269]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_20_fu_4141_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_21_fu_4147_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_4207_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_4323_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_4804_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_4822_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_4335_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_4363_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/FC_128_10_s.v:3528]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_928_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_934_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_994_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1056_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1266_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1284_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1068_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_1112_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_928_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_934_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_994_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1056_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1266_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1284_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1068_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_1112_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_116_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/fifo_w8_d1000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/fifo_w8_d15000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/fifo_w8_d20000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/fifo_w8_d2000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/04ec/hdl/verilog/fifo_w8_d500_A.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5583] The signal ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:13 . Memory (MB): peak = 1083.793 ; gain = 729.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |Pool_32_24_4_s__GB0 |           1|     28140|
|2     |Pool_32_24_4_s__GB1 |           1|      5847|
|3     |Pool_32_24_4_s__GB2 |           1|      7215|
|4     |Pool_32_24_4_s__GB3 |           1|      9038|
|5     |cnn__GC0            |           1|     35301|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 3     
	   3 Input     14 Bit       Adders := 39    
	   2 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 108   
	   3 Input     12 Bit       Adders := 233   
	   2 Input     12 Bit       Adders := 24    
	   2 Input     11 Bit       Adders := 41    
	   3 Input     11 Bit       Adders := 22    
	   2 Input     10 Bit       Adders := 40    
	   4 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   3 Input      9 Bit       Adders := 16    
	   3 Input      8 Bit       Adders := 7     
	   2 Input      8 Bit       Adders := 16    
	   2 Input      7 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 6     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 19    
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               50 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 11    
	               28 Bit    Registers := 12    
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 30    
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 10    
	               13 Bit    Registers := 57    
	               12 Bit    Registers := 183   
	               11 Bit    Registers := 637   
	               10 Bit    Registers := 357   
	                9 Bit    Registers := 48    
	                8 Bit    Registers := 861   
	                7 Bit    Registers := 32    
	                6 Bit    Registers := 468   
	                5 Bit    Registers := 66    
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 453   
+---RAMs : 
	             156K Bit         RAMs := 1     
	             117K Bit         RAMs := 1     
	              18K Bit         RAMs := 64    
	              15K Bit         RAMs := 1     
	              12K Bit         RAMs := 3     
	               7K Bit         RAMs := 2     
	               6K Bit         RAMs := 24    
	               3K Bit         RAMs := 1     
	               1K Bit         RAMs := 9     
	              880 Bit         RAMs := 1     
	              384 Bit         RAMs := 3     
+---Muxes : 
	   3 Input     50 Bit        Muxes := 2     
	  51 Input     50 Bit        Muxes := 1     
	   3 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 2     
	   3 Input     25 Bit        Muxes := 2     
	  26 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	  24 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     22 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 3     
	   3 Input     20 Bit        Muxes := 2     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   3 Input     18 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 7     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 7     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 54    
	   2 Input     11 Bit        Muxes := 201   
	   2 Input     10 Bit        Muxes := 220   
	   2 Input      9 Bit        Muxes := 70    
	   2 Input      8 Bit        Muxes := 914   
	   2 Input      7 Bit        Muxes := 25    
	   2 Input      6 Bit        Muxes := 17    
	   2 Input      5 Bit        Muxes := 46    
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 15    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 192   
	  25 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Pool_32_24_4_s_A_bck_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module cnn_urem_11ns_6nsbBo_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_urem_12s_6ns_bCo_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 12    
+---Registers : 
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 13    
	                6 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 12    
Module cnn_urem_12s_6ns_bCo_div__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
Module cnn_urem_12s_6ns_bCo_div_u__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 12    
+---Registers : 
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 13    
	                6 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 12    
Module cnn_urem_12s_6ns_bCo_div__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
Module cnn_mux_2432_8_1_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2432_8_1_1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2432_8_1_1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_urem_11ns_6nsbBo_div_u__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_mux_2432_8_1_1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_urem_13ns_6nsbDo_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 13    
+---Registers : 
	               13 Bit    Registers := 14    
	               12 Bit    Registers := 12    
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 13    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 12    
	   2 Input     11 Bit        Muxes := 1     
Module cnn_urem_13ns_6nsbDo_div__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
Module cnn_mux_2432_8_1_1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2432_8_1_1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2432_8_1_1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2432_8_1_1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2432_8_1_1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2432_8_1_1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2432_8_1_1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2432_8_1_1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2464_8_1_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2432_8_1_1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_urem_11ns_6nsbBo_div_u__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__3 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_mux_2432_8_1_1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2432_8_1_1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2432_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2464_8_1_1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2464_8_1_1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2464_8_1_1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_urem_11ns_6nsbBo_div_u__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__4 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_mux_2464_8_1_1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2464_8_1_1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2464_8_1_1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2464_8_1_1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2464_8_1_1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2464_8_1_1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_urem_11ns_6nsbBo_div_u__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__5 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_mux_2464_8_1_1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_urem_11ns_6nsbBo_div_u__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__6 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_mux_2464_8_1_1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_urem_11ns_6nsbBo_div_u__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__7 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_mux_2464_8_1_1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_urem_11ns_6nsbBo_div_u__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__8 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_mux_2464_8_1_1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_urem_11ns_6nsbBo_div_u__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__9 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_mux_2464_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mul_mul_16s_8bkb_DSP48_0__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mul_mul_24s_8cud_DSP48_1__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mul_mul_10ns_bEo_DSP48_3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__3 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__4 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_15ns_bGp_DSP48_5__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module cnn_mul_mul_15ns_bGp_DSP48_5__2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module cnn_mul_mul_15ns_bGp_DSP48_5__3 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module cnn_mul_mul_15ns_bGp_DSP48_5__4 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module cnn_mul_mul_15ns_bGp_DSP48_5__5 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module cnn_mul_mul_15ns_bGp_DSP48_5__6 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module cnn_mul_mul_15ns_bGp_DSP48_5__7 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module cnn_mul_mul_15ns_bGp_DSP48_5__8 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module cnn_mul_mul_15ns_bGp_DSP48_5__9 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__5 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_15ns_bGp_DSP48_5__10 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module cnn_mul_mul_15ns_bGp_DSP48_5__11 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__6 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__7 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__8 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__9 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__10 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__11 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__12 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__13 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__14 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__15 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__16 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__17 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__18 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_15ns_bGp_DSP48_5 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module cnn_urem_11ns_6nsbBo_div_u__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__10 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_urem_12s_6ns_bCo_div_u__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 12    
+---Registers : 
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 13    
	                6 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 12    
Module cnn_urem_12s_6ns_bCo_div__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
Module cnn_urem_12s_6ns_bCo_div_u__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 12    
+---Registers : 
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 13    
	                6 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 12    
Module cnn_urem_12s_6ns_bCo_div__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
Module cnn_urem_12s_6ns_bCo_div_u__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 12    
+---Registers : 
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 13    
	                6 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 12    
Module cnn_urem_12s_6ns_bCo_div__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
Module cnn_urem_12s_6ns_bCo_div_u__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 12    
+---Registers : 
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 13    
	                6 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 12    
Module cnn_urem_12s_6ns_bCo_div__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
Module cnn_urem_12s_6ns_bCo_div_u__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 12    
+---Registers : 
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 13    
	                6 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 12    
Module cnn_urem_12s_6ns_bCo_div__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
Module cnn_urem_13ns_6nsbDo_div_u__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 13    
+---Registers : 
	               13 Bit    Registers := 14    
	               12 Bit    Registers := 12    
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 13    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 12    
	   2 Input     11 Bit        Muxes := 1     
Module cnn_urem_13ns_6nsbDo_div__2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
Module cnn_urem_12s_6ns_bCo_div_u__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 12    
+---Registers : 
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 13    
	                6 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 12    
Module cnn_urem_12s_6ns_bCo_div__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
Module cnn_urem_11ns_6nsbBo_div_u__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__11 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_urem_11ns_6nsbBo_div_u__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__12 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_urem_11ns_6nsbBo_div_u__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__13 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_urem_11ns_6nsbBo_div_u__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__14 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_urem_11ns_6nsbBo_div_u__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__15 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_urem_11ns_6nsbBo_div_u__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__16 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_urem_11ns_6nsbBo_div_u__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__17 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_urem_11ns_6nsbBo_div_u__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__18 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_urem_11ns_6nsbBo_div_u__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__19 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_urem_13ns_6nsbDo_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 13    
+---Registers : 
	               13 Bit    Registers := 14    
	               12 Bit    Registers := 12    
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 13    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 12    
	   2 Input     11 Bit        Muxes := 1     
Module cnn_urem_13ns_6nsbDo_div 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
Module cnn_urem_12s_6ns_bCo_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 12    
+---Registers : 
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 13    
	                6 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 12    
Module cnn_urem_12s_6ns_bCo_div 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
Module cnn_urem_10ns_6nsbAo_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 10    
+---Registers : 
	               10 Bit    Registers := 13    
	                9 Bit    Registers := 9     
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
Module cnn_urem_10ns_6nsbAo_div 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module Pool_32_24_4_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 24    
	   2 Input     11 Bit       Adders := 25    
	   3 Input     11 Bit       Adders := 9     
	   2 Input     10 Bit       Adders := 32    
	   4 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               50 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 12    
	               24 Bit    Registers := 20    
	               22 Bit    Registers := 1     
	               12 Bit    Registers := 18    
	               11 Bit    Registers := 74    
	               10 Bit    Registers := 123   
	                9 Bit    Registers := 35    
	                8 Bit    Registers := 160   
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 22    
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 69    
+---Muxes : 
	   3 Input     50 Bit        Muxes := 2     
	  51 Input     50 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 18    
	   2 Input     11 Bit        Muxes := 53    
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 26    
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module cnn_mul_mul_16s_8bkb_DSP48_0__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mul_mul_24s_8cud_DSP48_1__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mul_mul_16s_8bkb_DSP48_0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mul_mul_24s_8cud_DSP48_1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AXI_DMA_SLAVE 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               30 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   3 Input     23 Bit        Muxes := 1     
	  24 Input     23 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module Conv_1_28_16_3_s_dEe_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_Ffa_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module Conv_1_28_16_3_s_Ffa_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module Conv_1_28_16_3_s_Ffa_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module cnn_mux_285_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 27    
Module cnn_mux_32_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module cnn_mul_mul_16s_8bkb_DSP48_0__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mul_mul_24s_8cud_DSP48_1__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 39    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 13    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module Conv_16_26_32_3_sIfE_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module Conv_16_26_32_3_sIfE_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module Conv_16_26_32_3_sIfE_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module Conv_16_26_32_3_sLf8_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_16_26_32_3_sLf8_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_16_26_32_3_sLf8_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_16_26_32_3_sLf8_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_16_26_32_3_sLf8_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_16_26_32_3_sLf8_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_16_26_32_3_sLf8_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_16_26_32_3_sLf8_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_16_26_32_3_sLf8_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_16_26_32_3_sLf8_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_16_26_32_3_sLf8_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_16_26_32_3_sLf8_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_16_26_32_3_sLf8_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_16_26_32_3_sLf8_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_16_26_32_3_sLf8_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_16_26_32_3_sLf8_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_16_26_32_3_sLf8_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_16_26_32_3_sLf8_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_16_26_32_3_sLf8_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_16_26_32_3_sLf8_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_16_26_32_3_sLf8_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_16_26_32_3_sLf8_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_16_26_32_3_sLf8_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_16_26_32_3_sLf8_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_16_26_32_3_sLf8_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_16_26_32_3_sLf8_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mul_mul_16s_8bkb_DSP48_0__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mul_mul_24s_8cud_DSP48_1__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mac_muladd_5nbbk_DSP48_2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module Conv_16_26_32_3_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 6     
	   3 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 9     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 9     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 9     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 125   
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 27    
	                1 Bit    Registers := 48    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   3 Input     22 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 2     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 11    
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 50    
	   2 Input      8 Bit        Muxes := 14    
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	  25 Input      1 Bit        Muxes := 2     
Module FC_1152_128_s_A_VbHp_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_A_VbHp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VcJz_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_B_VcJz_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module cnn_urem_11ns_6nsbBo_div_u__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__20 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_mux_6432_8_1_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 63    
Module cnn_mux_6432_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 63    
Module cnn_urem_11ns_6nsbBo_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_mul_mul_16s_8bkb_DSP48_0__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mul_mul_24s_8cud_DSP48_1__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mul_mul_11ns_dLJ_DSP48_6__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_11ns_dLJ_DSP48_6 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module FC_1152_128_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 22    
	                8 Bit    Registers := 169   
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 135   
+---Muxes : 
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
Module FC_128_10_s_A_V_3_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_128_10_s_A_V_3_0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_128_10_s_A_V_3_0_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_128_10_s_A_V_3_0_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_128_10_s_A_V_3_0_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_128_10_s_A_V_3_0_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_128_10_s_A_V_3_0_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_128_10_s_A_V_3_0_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_128_10_s_A_V_3_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_128_10_s_A_V_3_9_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_128_10_s_B_V_3_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module FC_128_10_s_B_V_3_0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module FC_128_10_s_B_V_3_0_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module FC_128_10_s_B_V_3_0_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module FC_128_10_s_B_V_3_0_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module FC_128_10_s_B_V_3_0_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module FC_128_10_s_B_V_3_0_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module FC_128_10_s_B_V_3_0_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module FC_128_10_s_B_V_3_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module FC_128_10_s_B_V_3_9_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              880 Bit         RAMs := 1     
Module cnn_urem_8ns_5ns_dMK_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 8     
+---Registers : 
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 7     
	                5 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
Module cnn_urem_8ns_5ns_dMK_div__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
Module cnn_urem_8ns_5ns_dMK_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 8     
+---Registers : 
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 7     
	                5 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
Module cnn_urem_8ns_5ns_dMK_div 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
Module cnn_mul_mul_16s_8bkb_DSP48_0__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mul_mul_24s_8cud_DSP48_1__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mac_muladd_4ndNK_DSP48_7__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module cnn_mac_muladd_4ndNK_DSP48_7__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module cnn_mac_muladd_4ndNK_DSP48_7__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module cnn_mac_muladd_4ndNK_DSP48_7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module FC_128_10_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 58    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 14    
	                4 Bit    Registers := 16    
	                1 Bit    Registers := 117   
+---Muxes : 
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
Module cnn_mul_mul_16s_8bkb_DSP48_0__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mul_mul_24s_8cud_DSP48_1__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mul_mul_16s_8bkb_DSP48_0__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mul_mul_24s_8cud_DSP48_1__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AXI_DMA_MASTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   3 Input     25 Bit        Muxes := 1     
	  26 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module fifo_w8_d1000_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d15000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	             117K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d20000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	             156K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d2000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	              15K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d500_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_Conv_1_dOK_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_1_dOK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Conv_16dPK_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_16dPK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Pool_32dQK_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Pool_32dQK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_FC_1152dRK_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_FC_1152dRK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_FC_128_dSL_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_FC_128_dSL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_AXI_DMAdTL_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_AXI_DMAdTL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "exitcond_fu_1596_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond7_fu_1456_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_1355_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond6_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_1303_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_1297_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1241_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_1285_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_1175_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_39_fu_1181_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_928_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_994_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1266_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_934_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1068_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_1112_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1056_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1284_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_6876_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_6938_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_7463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_7481_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP mul1_reg_12920_reg, operation Mode is: ((A:0xaab)'*B2)'.
DSP Report: register cnn_mul_mul_13ns_bFp_U94/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul1_reg_12920_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U94/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul1_reg_12920_reg.
DSP Report: register mul1_reg_12920_reg is absorbed into DSP mul1_reg_12920_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U94/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul1_reg_12920_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U94/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul1_reg_12920_reg.
DSP Report: Generating DSP mul26_reg_16774_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register buf_V_1_9_v_reg_16762_reg is absorbed into DSP mul26_reg_16774_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U119/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul26_reg_16774_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U119/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul26_reg_16774_reg.
DSP Report: register mul26_reg_16774_reg is absorbed into DSP mul26_reg_16774_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U119/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul26_reg_16774_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U119/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul26_reg_16774_reg.
DSP Report: Generating DSP mul12_reg_13264_reg, operation Mode is: ((A:0x2aab)'*B2)'.
DSP Report: register cnn_mul_mul_15ns_bGp_U105/cnn_mul_mul_15ns_bGp_DSP48_5_U/b_reg_reg is absorbed into DSP mul12_reg_13264_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U105/cnn_mul_mul_15ns_bGp_DSP48_5_U/a_reg_reg is absorbed into DSP mul12_reg_13264_reg.
DSP Report: register mul12_reg_13264_reg is absorbed into DSP mul12_reg_13264_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U105/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg_reg is absorbed into DSP mul12_reg_13264_reg.
DSP Report: operator cnn_mul_mul_15ns_bGp_U105/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg0 is absorbed into DSP mul12_reg_13264_reg.
DSP Report: Generating DSP r_V_1_reg_12356_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_6752_reg is absorbed into DSP r_V_1_reg_12356_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U91/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_1_reg_12356_reg.
DSP Report: register r_V_reg_12341_reg is absorbed into DSP r_V_1_reg_12356_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U91/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_1_reg_12356_reg.
DSP Report: register r_V_1_reg_12356_reg is absorbed into DSP r_V_1_reg_12356_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U91/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_1_reg_12356_reg.
DSP Report: operator cnn_mul_mul_16s_8bkb_U91/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP r_V_1_reg_12356_reg.
DSP Report: Generating DSP r_V_3_reg_12371_reg, operation Mode is: (A2*B'')'.
DSP Report: register reg_6752_reg is absorbed into DSP r_V_3_reg_12371_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U92/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_3_reg_12371_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U91/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_reg_12371_reg.
DSP Report: register r_V_3_reg_12371_reg is absorbed into DSP r_V_3_reg_12371_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U92/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_3_reg_12371_reg.
DSP Report: operator cnn_mul_mul_24s_8cud_U92/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP r_V_3_reg_12371_reg.
DSP Report: Generating DSP mul31_reg_17558_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register buf_V_1_14_v_reg_17547_reg is absorbed into DSP mul31_reg_17558_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U124/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul31_reg_17558_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U124/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul31_reg_17558_reg.
DSP Report: register mul31_reg_17558_reg is absorbed into DSP mul31_reg_17558_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U124/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul31_reg_17558_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U124/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul31_reg_17558_reg.
DSP Report: Generating DSP mul2_reg_12935_reg, operation Mode is: ((A:0xaab)'*B2)'.
DSP Report: register cnn_mul_mul_13ns_bFp_U95/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul2_reg_12935_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U95/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul2_reg_12935_reg.
DSP Report: register mul2_reg_12935_reg is absorbed into DSP mul2_reg_12935_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U95/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul2_reg_12935_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U95/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul2_reg_12935_reg.
DSP Report: Generating DSP mul17_reg_13971_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register tmp_34_reg_13679_reg is absorbed into DSP mul17_reg_13971_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U107/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul17_reg_13971_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U107/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul17_reg_13971_reg.
DSP Report: register mul17_reg_13971_reg is absorbed into DSP mul17_reg_13971_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U107/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul17_reg_13971_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U107/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul17_reg_13971_reg.
DSP Report: Generating DSP mul3_reg_12950_reg, operation Mode is: ((A:0xaab)'*B2)'.
DSP Report: register cnn_mul_mul_13ns_bFp_U96/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul3_reg_12950_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U96/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul3_reg_12950_reg.
DSP Report: register mul3_reg_12950_reg is absorbed into DSP mul3_reg_12950_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U96/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul3_reg_12950_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U96/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul3_reg_12950_reg.
DSP Report: Generating DSP mul_reg_12426_reg, operation Mode is: ((A:0x556)'*B'')'.
DSP Report: register arrayNo1_mid2_v_reg_12409_reg is absorbed into DSP mul_reg_12426_reg.
DSP Report: register cnn_mul_mul_10ns_bEo_U93/cnn_mul_mul_10ns_bEo_DSP48_3_U/a_reg_reg is absorbed into DSP mul_reg_12426_reg.
DSP Report: register cnn_mul_mul_10ns_bEo_U93/cnn_mul_mul_10ns_bEo_DSP48_3_U/b_reg_reg is absorbed into DSP mul_reg_12426_reg.
DSP Report: register mul_reg_12426_reg is absorbed into DSP mul_reg_12426_reg.
DSP Report: register cnn_mul_mul_10ns_bEo_U93/cnn_mul_mul_10ns_bEo_DSP48_3_U/p_reg_reg is absorbed into DSP mul_reg_12426_reg.
DSP Report: operator cnn_mul_mul_10ns_bEo_U93/cnn_mul_mul_10ns_bEo_DSP48_3_U/p_reg0 is absorbed into DSP mul_reg_12426_reg.
DSP Report: Generating DSP mul27_reg_16931_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register buf_V_1_10_v_reg_16919_reg is absorbed into DSP mul27_reg_16931_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U120/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul27_reg_16931_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U120/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul27_reg_16931_reg.
DSP Report: register mul27_reg_16931_reg is absorbed into DSP mul27_reg_16931_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U120/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul27_reg_16931_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U120/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul27_reg_16931_reg.
DSP Report: Generating DSP mul13_reg_13539_reg, operation Mode is: ((A:0x2aab)'*B'')'.
DSP Report: register B is absorbed into DSP mul13_reg_13539_reg.
DSP Report: register B is absorbed into DSP mul13_reg_13539_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U106/cnn_mul_mul_15ns_bGp_DSP48_5_U/a_reg_reg is absorbed into DSP mul13_reg_13539_reg.
DSP Report: register mul13_reg_13539_reg is absorbed into DSP mul13_reg_13539_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U106/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg_reg is absorbed into DSP mul13_reg_13539_reg.
DSP Report: operator cnn_mul_mul_15ns_bGp_U106/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg0 is absorbed into DSP mul13_reg_13539_reg.
DSP Report: Generating DSP mul28_reg_17088_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register buf_V_1_11_v_reg_17076_reg is absorbed into DSP mul28_reg_17088_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U121/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul28_reg_17088_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U121/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul28_reg_17088_reg.
DSP Report: register mul28_reg_17088_reg is absorbed into DSP mul28_reg_17088_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U121/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul28_reg_17088_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U121/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul28_reg_17088_reg.
DSP Report: Generating DSP mul14_reg_13986_reg, operation Mode is: ((A:0x2aab)'*B2)'.
DSP Report: register cnn_mul_mul_15ns_bGp_U108/cnn_mul_mul_15ns_bGp_DSP48_5_U/b_reg_reg is absorbed into DSP mul14_reg_13986_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U108/cnn_mul_mul_15ns_bGp_DSP48_5_U/a_reg_reg is absorbed into DSP mul14_reg_13986_reg.
DSP Report: register mul14_reg_13986_reg is absorbed into DSP mul14_reg_13986_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U108/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg_reg is absorbed into DSP mul14_reg_13986_reg.
DSP Report: operator cnn_mul_mul_15ns_bGp_U108/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg0 is absorbed into DSP mul14_reg_13986_reg.
DSP Report: Generating DSP mul29_reg_17245_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register buf_V_1_12_v_reg_17233_reg is absorbed into DSP mul29_reg_17245_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U122/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul29_reg_17245_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U122/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul29_reg_17245_reg.
DSP Report: register mul29_reg_17245_reg is absorbed into DSP mul29_reg_17245_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U122/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul29_reg_17245_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U122/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul29_reg_17245_reg.
DSP Report: Generating DSP mul18_reg_15388_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register buf_V_1_1_v_reg_15231_reg is absorbed into DSP mul18_reg_15388_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U111/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul18_reg_15388_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U111/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul18_reg_15388_reg.
DSP Report: register mul18_reg_15388_reg is absorbed into DSP mul18_reg_15388_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U111/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul18_reg_15388_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U111/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul18_reg_15388_reg.
DSP Report: Generating DSP mul30_reg_17402_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register buf_V_1_13_v_reg_17390_reg is absorbed into DSP mul30_reg_17402_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U123/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul30_reg_17402_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U123/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul30_reg_17402_reg.
DSP Report: register mul30_reg_17402_reg is absorbed into DSP mul30_reg_17402_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U123/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul30_reg_17402_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U123/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul30_reg_17402_reg.
DSP Report: Generating DSP mul4_reg_12965_reg, operation Mode is: ((A:0xaab)'*B2)'.
DSP Report: register cnn_mul_mul_13ns_bFp_U97/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul4_reg_12965_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U97/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul4_reg_12965_reg.
DSP Report: register mul4_reg_12965_reg is absorbed into DSP mul4_reg_12965_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U97/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul4_reg_12965_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U97/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul4_reg_12965_reg.
DSP Report: Generating DSP mul19_reg_15675_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register buf_V_1_2_v_reg_15663_reg is absorbed into DSP mul19_reg_15675_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U112/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul19_reg_15675_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U112/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul19_reg_15675_reg.
DSP Report: register mul19_reg_15675_reg is absorbed into DSP mul19_reg_15675_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U112/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul19_reg_15675_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U112/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul19_reg_15675_reg.
DSP Report: Generating DSP mul5_reg_12980_reg, operation Mode is: ((A:0x2aab)'*B'')'.
DSP Report: register B is absorbed into DSP mul5_reg_12980_reg.
DSP Report: register B is absorbed into DSP mul5_reg_12980_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U98/cnn_mul_mul_15ns_bGp_DSP48_5_U/a_reg_reg is absorbed into DSP mul5_reg_12980_reg.
DSP Report: register mul5_reg_12980_reg is absorbed into DSP mul5_reg_12980_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U98/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg_reg is absorbed into DSP mul5_reg_12980_reg.
DSP Report: operator cnn_mul_mul_15ns_bGp_U98/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg0 is absorbed into DSP mul5_reg_12980_reg.
DSP Report: Generating DSP mul20_reg_15832_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register buf_V_1_3_v_reg_15820_reg is absorbed into DSP mul20_reg_15832_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U113/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul20_reg_15832_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U113/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul20_reg_15832_reg.
DSP Report: register mul20_reg_15832_reg is absorbed into DSP mul20_reg_15832_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U113/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul20_reg_15832_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U113/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul20_reg_15832_reg.
DSP Report: Generating DSP mul6_reg_12995_reg, operation Mode is: ((A:0x2aab)'*B2)'.
DSP Report: register cnn_mul_mul_15ns_bGp_U99/cnn_mul_mul_15ns_bGp_DSP48_5_U/b_reg_reg is absorbed into DSP mul6_reg_12995_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U99/cnn_mul_mul_15ns_bGp_DSP48_5_U/a_reg_reg is absorbed into DSP mul6_reg_12995_reg.
DSP Report: register mul6_reg_12995_reg is absorbed into DSP mul6_reg_12995_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U99/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg_reg is absorbed into DSP mul6_reg_12995_reg.
DSP Report: operator cnn_mul_mul_15ns_bGp_U99/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg0 is absorbed into DSP mul6_reg_12995_reg.
DSP Report: Generating DSP mul21_reg_15989_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register buf_V_1_4_v_reg_15977_reg is absorbed into DSP mul21_reg_15989_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U114/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul21_reg_15989_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U114/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul21_reg_15989_reg.
DSP Report: register mul21_reg_15989_reg is absorbed into DSP mul21_reg_15989_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U114/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul21_reg_15989_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U114/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul21_reg_15989_reg.
DSP Report: Generating DSP mul7_reg_13010_reg, operation Mode is: ((A:0x2aab)'*B2)'.
DSP Report: register cnn_mul_mul_15ns_bGp_U100/cnn_mul_mul_15ns_bGp_DSP48_5_U/b_reg_reg is absorbed into DSP mul7_reg_13010_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U100/cnn_mul_mul_15ns_bGp_DSP48_5_U/a_reg_reg is absorbed into DSP mul7_reg_13010_reg.
DSP Report: register mul7_reg_13010_reg is absorbed into DSP mul7_reg_13010_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U100/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg_reg is absorbed into DSP mul7_reg_13010_reg.
DSP Report: operator cnn_mul_mul_15ns_bGp_U100/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg0 is absorbed into DSP mul7_reg_13010_reg.
DSP Report: Generating DSP mul22_reg_16146_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register buf_V_1_5_v_reg_16134_reg is absorbed into DSP mul22_reg_16146_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U115/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul22_reg_16146_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U115/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul22_reg_16146_reg.
DSP Report: register mul22_reg_16146_reg is absorbed into DSP mul22_reg_16146_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U115/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul22_reg_16146_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U115/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul22_reg_16146_reg.
DSP Report: Generating DSP mul16_reg_14291_reg, operation Mode is: ((A:0x2aab)'*B2)'.
DSP Report: register cnn_mul_mul_15ns_bGp_U110/cnn_mul_mul_15ns_bGp_DSP48_5_U/b_reg_reg is absorbed into DSP mul16_reg_14291_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U110/cnn_mul_mul_15ns_bGp_DSP48_5_U/a_reg_reg is absorbed into DSP mul16_reg_14291_reg.
DSP Report: register mul16_reg_14291_reg is absorbed into DSP mul16_reg_14291_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U110/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg_reg is absorbed into DSP mul16_reg_14291_reg.
DSP Report: operator cnn_mul_mul_15ns_bGp_U110/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg0 is absorbed into DSP mul16_reg_14291_reg.
DSP Report: Generating DSP mul8_reg_13020_reg, operation Mode is: ((A:0x2aab)'*B2)'.
DSP Report: register cnn_mul_mul_15ns_bGp_U101/cnn_mul_mul_15ns_bGp_DSP48_5_U/b_reg_reg is absorbed into DSP mul8_reg_13020_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U101/cnn_mul_mul_15ns_bGp_DSP48_5_U/a_reg_reg is absorbed into DSP mul8_reg_13020_reg.
DSP Report: register mul8_reg_13020_reg is absorbed into DSP mul8_reg_13020_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U101/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg_reg is absorbed into DSP mul8_reg_13020_reg.
DSP Report: operator cnn_mul_mul_15ns_bGp_U101/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg0 is absorbed into DSP mul8_reg_13020_reg.
DSP Report: Generating DSP mul23_reg_16303_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register buf_V_1_6_v_reg_16291_reg is absorbed into DSP mul23_reg_16303_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U116/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul23_reg_16303_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U116/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul23_reg_16303_reg.
DSP Report: register mul23_reg_16303_reg is absorbed into DSP mul23_reg_16303_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U116/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul23_reg_16303_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U116/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul23_reg_16303_reg.
DSP Report: Generating DSP mul9_reg_13035_reg, operation Mode is: ((A:0x2aab)'*B'')'.
DSP Report: register B is absorbed into DSP mul9_reg_13035_reg.
DSP Report: register B is absorbed into DSP mul9_reg_13035_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U102/cnn_mul_mul_15ns_bGp_DSP48_5_U/a_reg_reg is absorbed into DSP mul9_reg_13035_reg.
DSP Report: register mul9_reg_13035_reg is absorbed into DSP mul9_reg_13035_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U102/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg_reg is absorbed into DSP mul9_reg_13035_reg.
DSP Report: operator cnn_mul_mul_15ns_bGp_U102/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg0 is absorbed into DSP mul9_reg_13035_reg.
DSP Report: Generating DSP mul24_reg_16460_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register buf_V_1_7_v_reg_16448_reg is absorbed into DSP mul24_reg_16460_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U117/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul24_reg_16460_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U117/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul24_reg_16460_reg.
DSP Report: register mul24_reg_16460_reg is absorbed into DSP mul24_reg_16460_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U117/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul24_reg_16460_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U117/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul24_reg_16460_reg.
DSP Report: Generating DSP mul10_reg_13050_reg, operation Mode is: ((A:0x2aab)'*B2)'.
DSP Report: register cnn_mul_mul_15ns_bGp_U103/cnn_mul_mul_15ns_bGp_DSP48_5_U/b_reg_reg is absorbed into DSP mul10_reg_13050_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U103/cnn_mul_mul_15ns_bGp_DSP48_5_U/a_reg_reg is absorbed into DSP mul10_reg_13050_reg.
DSP Report: register mul10_reg_13050_reg is absorbed into DSP mul10_reg_13050_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U103/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg_reg is absorbed into DSP mul10_reg_13050_reg.
DSP Report: operator cnn_mul_mul_15ns_bGp_U103/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg0 is absorbed into DSP mul10_reg_13050_reg.
DSP Report: Generating DSP mul25_reg_16617_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register buf_V_1_8_v_reg_16605_reg is absorbed into DSP mul25_reg_16617_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U118/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul25_reg_16617_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U118/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul25_reg_16617_reg.
DSP Report: register mul25_reg_16617_reg is absorbed into DSP mul25_reg_16617_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U118/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul25_reg_16617_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U118/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul25_reg_16617_reg.
DSP Report: Generating DSP mul11_reg_13075_reg, operation Mode is: ((A:0x2aab)'*B2)'.
DSP Report: register cnn_mul_mul_15ns_bGp_U104/cnn_mul_mul_15ns_bGp_DSP48_5_U/b_reg_reg is absorbed into DSP mul11_reg_13075_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U104/cnn_mul_mul_15ns_bGp_DSP48_5_U/a_reg_reg is absorbed into DSP mul11_reg_13075_reg.
DSP Report: register mul11_reg_13075_reg is absorbed into DSP mul11_reg_13075_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U104/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg_reg is absorbed into DSP mul11_reg_13075_reg.
DSP Report: operator cnn_mul_mul_15ns_bGp_U104/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg0 is absorbed into DSP mul11_reg_13075_reg.
DSP Report: Generating DSP mul15_reg_14131_reg, operation Mode is: ((A:0x2aab)'*B'')'.
DSP Report: register B is absorbed into DSP mul15_reg_14131_reg.
DSP Report: register B is absorbed into DSP mul15_reg_14131_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U109/cnn_mul_mul_15ns_bGp_DSP48_5_U/a_reg_reg is absorbed into DSP mul15_reg_14131_reg.
DSP Report: register mul15_reg_14131_reg is absorbed into DSP mul15_reg_14131_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U109/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg_reg is absorbed into DSP mul15_reg_14131_reg.
DSP Report: operator cnn_mul_mul_15ns_bGp_U109/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg0 is absorbed into DSP mul15_reg_14131_reg.
WARNING: [Synth 8-115] binding instance 'i_13_221' in module 'partition' to reference 'logic__7641' which has no pins
WARNING: [Synth 8-115] binding instance 'i_13_266' in module 'partition' to reference 'logic__8158' which has no pins
WARNING: [Synth 8-115] binding instance 'i_13_267' in module 'partition' to reference 'logic__8159' which has no pins
WARNING: [Synth 8-115] binding instance 'i_13_268' in module 'partition' to reference 'logic__8160' which has no pins
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_104_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP r_V_7_reg_303_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_data_V_4_reg_233_reg is absorbed into DSP r_V_7_reg_303_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U3/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_7_reg_303_reg.
DSP Report: register r_V_reg_249_reg is absorbed into DSP r_V_7_reg_303_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U3/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_7_reg_303_reg.
DSP Report: register r_V_7_reg_303_reg is absorbed into DSP r_V_7_reg_303_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U3/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_7_reg_303_reg.
DSP Report: operator cnn_mul_mul_16s_8bkb_U3/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP r_V_7_reg_303_reg.
DSP Report: Generating DSP r_V_s_reg_318_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_data_V_1_reg_216_reg is absorbed into DSP r_V_s_reg_318_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U4/cnn_mul_mul_24s_8cud_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_s_reg_318_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U4/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_s_reg_318_reg.
DSP Report: register r_V_s_reg_318_reg is absorbed into DSP r_V_s_reg_318_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U4/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_s_reg_318_reg.
DSP Report: operator cnn_mul_mul_24s_8cud_U4/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP r_V_s_reg_318_reg.
DSP Report: Generating DSP r_V_4_reg_264_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_data_V_2_reg_221_reg is absorbed into DSP r_V_4_reg_264_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U1/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_4_reg_264_reg.
DSP Report: register r_V_3_reg_244_reg is absorbed into DSP r_V_4_reg_264_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U1/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_4_reg_264_reg.
DSP Report: register r_V_4_reg_264_reg is absorbed into DSP r_V_4_reg_264_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U1/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_4_reg_264_reg.
DSP Report: operator cnn_mul_mul_16s_8bkb_U1/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP r_V_4_reg_264_reg.
DSP Report: Generating DSP r_V_5_reg_279_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_data_V_2_reg_221_reg is absorbed into DSP r_V_5_reg_279_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U2/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_5_reg_279_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U1/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_5_reg_279_reg.
DSP Report: register r_V_5_reg_279_reg is absorbed into DSP r_V_5_reg_279_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U2/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_5_reg_279_reg.
DSP Report: operator cnn_mul_mul_24s_8cud_U2/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP r_V_5_reg_279_reg.
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond5_fu_1285_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1175_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_39_fu_1181_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP r_V_6_reg_1730_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_88_reg_1691_reg is absorbed into DSP r_V_6_reg_1730_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U12/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_6_reg_1730_reg.
DSP Report: register r_V_reg_1715_reg is absorbed into DSP r_V_6_reg_1730_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U12/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_6_reg_1730_reg.
DSP Report: register r_V_6_reg_1730_reg is absorbed into DSP r_V_6_reg_1730_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U12/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_6_reg_1730_reg.
DSP Report: operator cnn_mul_mul_16s_8bkb_U12/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP r_V_6_reg_1730_reg.
DSP Report: Generating DSP r_V_s_reg_1745_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_V_88_reg_1691_reg is absorbed into DSP r_V_s_reg_1745_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U13/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_s_reg_1745_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U12/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_s_reg_1745_reg.
DSP Report: register r_V_s_reg_1745_reg is absorbed into DSP r_V_s_reg_1745_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U13/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_s_reg_1745_reg.
DSP Report: operator cnn_mul_mul_24s_8cud_U13/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP r_V_s_reg_1745_reg.
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_2750_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_3972_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_2817_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_28_fu_2756_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_2966_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_2978_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP r_V_5_reg_4140_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_61_reg_4101_reg is absorbed into DSP r_V_5_reg_4140_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U20/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_5_reg_4140_reg.
DSP Report: register r_V_reg_4125_reg is absorbed into DSP r_V_5_reg_4140_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U20/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_5_reg_4140_reg.
DSP Report: register r_V_5_reg_4140_reg is absorbed into DSP r_V_5_reg_4140_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U20/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_5_reg_4140_reg.
DSP Report: operator cnn_mul_mul_16s_8bkb_U20/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP r_V_5_reg_4140_reg.
DSP Report: Generating DSP r_V_s_reg_4155_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_V_61_reg_4101_reg is absorbed into DSP r_V_s_reg_4155_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U21/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_s_reg_4155_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U20/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_s_reg_4155_reg.
DSP Report: register r_V_s_reg_4155_reg is absorbed into DSP r_V_s_reg_4155_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U21/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_s_reg_4155_reg.
DSP Report: operator cnn_mul_mul_24s_8cud_U21/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP r_V_s_reg_4155_reg.
DSP Report: Generating DSP tmp_132_reg_4226_reg, operation Mode is: (C'+(A''*(B:0x1a)')')'.
DSP Report: register cnn_mac_muladd_5nbbk_U22/cnn_mac_muladd_5nbbk_DSP48_2_U/b_reg_reg is absorbed into DSP tmp_132_reg_4226_reg.
DSP Report: register A is absorbed into DSP tmp_132_reg_4226_reg.
DSP Report: register A is absorbed into DSP tmp_132_reg_4226_reg.
DSP Report: register C is absorbed into DSP tmp_132_reg_4226_reg.
DSP Report: register tmp_132_reg_4226_reg is absorbed into DSP tmp_132_reg_4226_reg.
DSP Report: register cnn_mac_muladd_5nbbk_U22/cnn_mac_muladd_5nbbk_DSP48_2_U/m_reg_reg is absorbed into DSP tmp_132_reg_4226_reg.
DSP Report: operator cnn_mac_muladd_5nbbk_U22/cnn_mac_muladd_5nbbk_DSP48_2_U/p is absorbed into DSP tmp_132_reg_4226_reg.
DSP Report: operator cnn_mac_muladd_5nbbk_U22/cnn_mac_muladd_5nbbk_DSP48_2_U/m is absorbed into DSP tmp_132_reg_4226_reg.
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP r_V_4_reg_5046_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_41_reg_5007_reg is absorbed into DSP r_V_4_reg_5046_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U141/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_4_reg_5046_reg.
DSP Report: register r_V_reg_5031_reg is absorbed into DSP r_V_4_reg_5046_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U141/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_4_reg_5046_reg.
DSP Report: register r_V_4_reg_5046_reg is absorbed into DSP r_V_4_reg_5046_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U141/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_4_reg_5046_reg.
DSP Report: operator cnn_mul_mul_16s_8bkb_U141/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP r_V_4_reg_5046_reg.
DSP Report: Generating DSP r_V_s_reg_5061_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_V_41_reg_5007_reg is absorbed into DSP r_V_s_reg_5061_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U142/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_s_reg_5061_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U141/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_s_reg_5061_reg.
DSP Report: register r_V_s_reg_5061_reg is absorbed into DSP r_V_s_reg_5061_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U142/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_s_reg_5061_reg.
DSP Report: operator cnn_mul_mul_24s_8cud_U142/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP r_V_s_reg_5061_reg.
DSP Report: Generating DSP mul14_reg_5143_reg, operation Mode is: ((A:0xe39)'*B'')'.
DSP Report: register j3_mid2_reg_5122_reg is absorbed into DSP mul14_reg_5143_reg.
DSP Report: register cnn_mul_mul_11ns_dLJ_U143/cnn_mul_mul_11ns_dLJ_DSP48_6_U/a_reg_reg is absorbed into DSP mul14_reg_5143_reg.
DSP Report: register cnn_mul_mul_11ns_dLJ_U143/cnn_mul_mul_11ns_dLJ_DSP48_6_U/b_reg_reg is absorbed into DSP mul14_reg_5143_reg.
DSP Report: register mul14_reg_5143_reg is absorbed into DSP mul14_reg_5143_reg.
DSP Report: register cnn_mul_mul_11ns_dLJ_U143/cnn_mul_mul_11ns_dLJ_DSP48_6_U/p_reg_reg is absorbed into DSP mul14_reg_5143_reg.
DSP Report: operator cnn_mul_mul_11ns_dLJ_U143/cnn_mul_mul_11ns_dLJ_DSP48_6_U/p_reg0 is absorbed into DSP mul14_reg_5143_reg.
DSP Report: Generating DSP mul_reg_6512_reg, operation Mode is: ((A:0xe39)'*B'')'.
DSP Report: register j_mid2_reg_6489_reg is absorbed into DSP mul_reg_6512_reg.
DSP Report: register cnn_mul_mul_11ns_dLJ_U144/cnn_mul_mul_11ns_dLJ_DSP48_6_U/a_reg_reg is absorbed into DSP mul_reg_6512_reg.
DSP Report: register cnn_mul_mul_11ns_dLJ_U144/cnn_mul_mul_11ns_dLJ_DSP48_6_U/b_reg_reg is absorbed into DSP mul_reg_6512_reg.
DSP Report: register mul_reg_6512_reg is absorbed into DSP mul_reg_6512_reg.
DSP Report: register cnn_mul_mul_11ns_dLJ_U144/cnn_mul_mul_11ns_dLJ_DSP48_6_U/p_reg_reg is absorbed into DSP mul_reg_6512_reg.
DSP Report: operator cnn_mul_mul_11ns_dLJ_U144/cnn_mul_mul_11ns_dLJ_DSP48_6_U/p_reg0 is absorbed into DSP mul_reg_6512_reg.
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP r_V_2_reg_1447_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_21_reg_1408_reg is absorbed into DSP r_V_2_reg_1447_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U153/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_2_reg_1447_reg.
DSP Report: register r_V_reg_1432_reg is absorbed into DSP r_V_2_reg_1447_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U153/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_2_reg_1447_reg.
DSP Report: register r_V_2_reg_1447_reg is absorbed into DSP r_V_2_reg_1447_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U153/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_2_reg_1447_reg.
DSP Report: operator cnn_mul_mul_16s_8bkb_U153/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP r_V_2_reg_1447_reg.
DSP Report: Generating DSP r_V_7_reg_1462_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_V_21_reg_1408_reg is absorbed into DSP r_V_7_reg_1462_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U154/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_7_reg_1462_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U153/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_7_reg_1462_reg.
DSP Report: register r_V_7_reg_1462_reg is absorbed into DSP r_V_7_reg_1462_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U154/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_7_reg_1462_reg.
DSP Report: operator cnn_mul_mul_24s_8cud_U154/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP r_V_7_reg_1462_reg.
DSP Report: Generating DSP B_V_3_9_addr_1_reg_1577_reg, operation Mode is: (C'+(A''*(B:0xb)')')'.
DSP Report: register cnn_mac_muladd_4ndNK_U156/cnn_mac_muladd_4ndNK_DSP48_7_U/b_reg_reg is absorbed into DSP B_V_3_9_addr_1_reg_1577_reg.
DSP Report: register A is absorbed into DSP B_V_3_9_addr_1_reg_1577_reg.
DSP Report: register A is absorbed into DSP B_V_3_9_addr_1_reg_1577_reg.
DSP Report: register newIndex1_reg_1561_reg is absorbed into DSP B_V_3_9_addr_1_reg_1577_reg.
DSP Report: register B_V_3_9_addr_1_reg_1577_reg is absorbed into DSP B_V_3_9_addr_1_reg_1577_reg.
DSP Report: register cnn_mac_muladd_4ndNK_U156/cnn_mac_muladd_4ndNK_DSP48_7_U/m_reg_reg is absorbed into DSP B_V_3_9_addr_1_reg_1577_reg.
DSP Report: operator cnn_mac_muladd_4ndNK_U156/cnn_mac_muladd_4ndNK_DSP48_7_U/p is absorbed into DSP B_V_3_9_addr_1_reg_1577_reg.
DSP Report: operator cnn_mac_muladd_4ndNK_U156/cnn_mac_muladd_4ndNK_DSP48_7_U/m is absorbed into DSP B_V_3_9_addr_1_reg_1577_reg.
DSP Report: Generating DSP B_V_3_9_addr_reg_1853_reg, operation Mode is: (C'+(A''*(B:0xb)')')'.
DSP Report: register cnn_mac_muladd_4ndNK_U158/cnn_mac_muladd_4ndNK_DSP48_7_U/b_reg_reg is absorbed into DSP B_V_3_9_addr_reg_1853_reg.
DSP Report: register A is absorbed into DSP B_V_3_9_addr_reg_1853_reg.
DSP Report: register A is absorbed into DSP B_V_3_9_addr_reg_1853_reg.
DSP Report: register newIndex_reg_1842_reg is absorbed into DSP B_V_3_9_addr_reg_1853_reg.
DSP Report: register B_V_3_9_addr_reg_1853_reg is absorbed into DSP B_V_3_9_addr_reg_1853_reg.
DSP Report: register cnn_mac_muladd_4ndNK_U158/cnn_mac_muladd_4ndNK_DSP48_7_U/m_reg_reg is absorbed into DSP B_V_3_9_addr_reg_1853_reg.
DSP Report: operator cnn_mac_muladd_4ndNK_U158/cnn_mac_muladd_4ndNK_DSP48_7_U/p is absorbed into DSP B_V_3_9_addr_reg_1853_reg.
DSP Report: operator cnn_mac_muladd_4ndNK_U158/cnn_mac_muladd_4ndNK_DSP48_7_U/m is absorbed into DSP B_V_3_9_addr_reg_1853_reg.
DSP Report: Generating DSP tmp_110_reg_1572_reg, operation Mode is: (C'+(A''*(B:0xd)')')'.
DSP Report: register cnn_mac_muladd_4ndNK_U155/cnn_mac_muladd_4ndNK_DSP48_7_U/b_reg_reg is absorbed into DSP tmp_110_reg_1572_reg.
DSP Report: register A is absorbed into DSP tmp_110_reg_1572_reg.
DSP Report: register A is absorbed into DSP tmp_110_reg_1572_reg.
DSP Report: register newIndex1_reg_1561_reg is absorbed into DSP tmp_110_reg_1572_reg.
DSP Report: register tmp_110_reg_1572_reg is absorbed into DSP tmp_110_reg_1572_reg.
DSP Report: register cnn_mac_muladd_4ndNK_U155/cnn_mac_muladd_4ndNK_DSP48_7_U/m_reg_reg is absorbed into DSP tmp_110_reg_1572_reg.
DSP Report: operator cnn_mac_muladd_4ndNK_U155/cnn_mac_muladd_4ndNK_DSP48_7_U/p is absorbed into DSP tmp_110_reg_1572_reg.
DSP Report: operator cnn_mac_muladd_4ndNK_U155/cnn_mac_muladd_4ndNK_DSP48_7_U/m is absorbed into DSP tmp_110_reg_1572_reg.
DSP Report: Generating DSP tmp_106_reg_1848_reg, operation Mode is: (C'+(A''*(B:0xd)')')'.
DSP Report: register cnn_mac_muladd_4ndNK_U157/cnn_mac_muladd_4ndNK_DSP48_7_U/b_reg_reg is absorbed into DSP tmp_106_reg_1848_reg.
DSP Report: register A is absorbed into DSP tmp_106_reg_1848_reg.
DSP Report: register A is absorbed into DSP tmp_106_reg_1848_reg.
DSP Report: register newIndex_reg_1842_reg is absorbed into DSP tmp_106_reg_1848_reg.
DSP Report: register tmp_106_reg_1848_reg is absorbed into DSP tmp_106_reg_1848_reg.
DSP Report: register cnn_mac_muladd_4ndNK_U157/cnn_mac_muladd_4ndNK_DSP48_7_U/m_reg_reg is absorbed into DSP tmp_106_reg_1848_reg.
DSP Report: operator cnn_mac_muladd_4ndNK_U157/cnn_mac_muladd_4ndNK_DSP48_7_U/p is absorbed into DSP tmp_106_reg_1848_reg.
DSP Report: operator cnn_mac_muladd_4ndNK_U157/cnn_mac_muladd_4ndNK_DSP48_7_U/m is absorbed into DSP tmp_106_reg_1848_reg.
DSP Report: Generating DSP r_V_7_reg_287_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_112_reg_247_reg is absorbed into DSP r_V_7_reg_287_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U167/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_7_reg_287_reg.
DSP Report: register r_V_6_reg_267_reg is absorbed into DSP r_V_7_reg_287_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U167/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_7_reg_287_reg.
DSP Report: register r_V_7_reg_287_reg is absorbed into DSP r_V_7_reg_287_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U167/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_7_reg_287_reg.
DSP Report: operator cnn_mul_mul_16s_8bkb_U167/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP r_V_7_reg_287_reg.
DSP Report: Generating DSP r_V_9_reg_302_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_V_112_reg_247_reg is absorbed into DSP r_V_9_reg_302_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U168/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_9_reg_302_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U167/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_9_reg_302_reg.
DSP Report: register r_V_9_reg_302_reg is absorbed into DSP r_V_9_reg_302_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U168/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_9_reg_302_reg.
DSP Report: operator cnn_mul_mul_24s_8cud_U168/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP r_V_9_reg_302_reg.
DSP Report: Generating DSP r_V_8_reg_337_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_116_reg_260_reg is absorbed into DSP r_V_8_reg_337_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U169/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_8_reg_337_reg.
DSP Report: register r_V_reg_272_reg is absorbed into DSP r_V_8_reg_337_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U169/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_8_reg_337_reg.
DSP Report: register r_V_8_reg_337_reg is absorbed into DSP r_V_8_reg_337_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U169/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_8_reg_337_reg.
DSP Report: operator cnn_mul_mul_16s_8bkb_U169/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP r_V_8_reg_337_reg.
DSP Report: Generating DSP r_V_s_reg_352_reg, operation Mode is: (A2*B'')'.
DSP Report: register reg_106_reg is absorbed into DSP r_V_s_reg_352_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U170/cnn_mul_mul_24s_8cud_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_s_reg_352_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U170/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_s_reg_352_reg.
DSP Report: register r_V_s_reg_352_reg is absorbed into DSP r_V_s_reg_352_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U170/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_s_reg_352_reg.
DSP Report: operator cnn_mul_mul_24s_8cud_U170/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP r_V_s_reg_352_reg.
INFO: [Synth 8-5583] The signal B_V_0_U/Conv_1_28_16_3_s_Ffa_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal B_V_191_U/Conv_1_28_16_3_s_Ffa_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal B_V_292_U/Conv_1_28_16_3_s_Ffa_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[1]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[2]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[3]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/\cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/\cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/tmp_19_cast_reg_12560_reg[2]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/tmp_20_reg_12480_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/tmp_19_2_cast_reg_12575_reg[1]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/tmp_19_11_cast_reg_12580_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/tmp_19_2_cast_reg_12575_reg[2]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/tmp_19_11_cast_reg_12580_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/tmp_19_2_cast_reg_12575_reg[3]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/tmp_19_11_cast_reg_12580_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/tmp_19_2_cast_reg_12575_reg[11]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/tmp_19_2_cast_reg_12575_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/divisor_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[1]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[2]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[3]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U45/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U45/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/divisor_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[1]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[2]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[3]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[0].divisor_tmp_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][12]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][3]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][4]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][5]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][5]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][6]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][7]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][8]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][9]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][10]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/\cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11] )
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U60/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U60/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U69/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U69/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U81/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U81/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U83/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U83/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U85/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U85/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U87/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U87/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U89/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U89/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/divisor_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[1]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[2]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[3]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U29/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U29/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[0].divisor_tmp_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][11]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/divisor_tmp_reg[0][3]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/divisor_tmp_reg[0][4]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/divisor_tmp_reg[0][5]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][5]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][6]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][7]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][8]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][9]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/\cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U45/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U45/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/divisor_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U45/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[1]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U45/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U45/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[2]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U45/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U45/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[3]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U45/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U45/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U45/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[0].divisor_tmp_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][11]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/divisor_tmp_reg[0][3]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/divisor_tmp_reg[0][4]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/divisor_tmp_reg[0][5]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][5]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][6]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][7]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][8]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][9]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/\cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[1].divisor_tmp_reg[2][0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[1].divisor_tmp_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[0].divisor_tmp_reg[1][1]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[0].divisor_tmp_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[0].divisor_tmp_reg[1][2]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[0].divisor_tmp_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[0].divisor_tmp_reg[1][3]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[0].divisor_tmp_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U60/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U60/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/divisor_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U60/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[1]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U60/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U60/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[2]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U60/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U60/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[3]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U60/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U60/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U60/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U69/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U69/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/divisor_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U69/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[1]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U69/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U69/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[2]' (FDE) to 'inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U69/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U69/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U69/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U81/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U81/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U83/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U83/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U85/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U85/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U87/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U87/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U89/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U89/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U29/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U45/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U60/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U69/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U81/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U83/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U85/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U87/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U89/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/\tmp_19_5_cast_reg_12510_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/\tmp_19_1_cast_mid2_reg_12759_pp2_iter1_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/\tmp_16_s_reg_12455_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/\tmp_16_s_reg_12455_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/\tmp_16_s_reg_12455_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/\tmp_16_s_reg_12455_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/\tmp_16_s_reg_12455_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/\tmp_19_1_cast_mid2_reg_12759_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/\cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/\cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[0].remd_tmp_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U29/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/\cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[0].remd_tmp_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U45/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/\cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[0].remd_tmp_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U60/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U69/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U81/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U83/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U85/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U87/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U89/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U29/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U45/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U60/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U69/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U81/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U83/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U85/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U87/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U89/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/\cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/\cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[1].remd_tmp_reg[2][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U29/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/\cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[1].remd_tmp_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U45/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/\cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[1].remd_tmp_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U60/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U69/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U81/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U83/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U85/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U87/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U89/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U29/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[1].remd_tmp_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U45/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[1].remd_tmp_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U60/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[1].remd_tmp_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U69/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[1].remd_tmp_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U81/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[1].remd_tmp_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U83/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[1].remd_tmp_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U85/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[1].remd_tmp_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U87/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[1].remd_tmp_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U89/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[1].remd_tmp_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/\cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_13ns_6nsbDo_U47/\cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[2].remd_tmp_reg[3][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U29/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U35/\cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[2].remd_tmp_reg[3][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_11ns_6nsbBo_U45/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_1/cnn_urem_12s_6ns_bCo_U41/\cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[2].remd_tmp_reg[3][10] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/remd_tmp_reg[0][9]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[0].dividend_tmp_reg[1][0]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[1].dividend_tmp_reg[2][1]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[1].dividend_tmp_reg[2][0]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[2].dividend_tmp_reg[3][2]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[2].dividend_tmp_reg[3][1]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[2].dividend_tmp_reg[3][0]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][3]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][2]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][1]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][0]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][4]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][3]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][2]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][1]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][0]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][5]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][4]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][3]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][2]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][1]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][0]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][6]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][5]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][4]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][3]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][2]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][1]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][0]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][7]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][6]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][5]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][4]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][3]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][2]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][1]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][0]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][8]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][7]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][6]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][5]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][4]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][3]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][2]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][1]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][0]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][9]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][8]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][7]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][6]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][5]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][4]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][3]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][2]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][1]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][0]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[10].remd_tmp_reg[11][10]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/remd_reg[10]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].remd_tmp_reg[9][9]) is unused and will be removed from module cnn_urem_11ns_6nsbBo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][10]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[0].dividend_tmp_reg[1][0]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[1].dividend_tmp_reg[2][1]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[1].dividend_tmp_reg[2][0]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[2].dividend_tmp_reg[3][2]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[2].dividend_tmp_reg[3][1]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[2].dividend_tmp_reg[3][0]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[3].dividend_tmp_reg[4][3]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[3].dividend_tmp_reg[4][2]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[3].dividend_tmp_reg[4][1]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[3].dividend_tmp_reg[4][0]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[4].dividend_tmp_reg[5][4]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[4].dividend_tmp_reg[5][3]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[4].dividend_tmp_reg[5][2]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[4].dividend_tmp_reg[5][1]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[4].dividend_tmp_reg[5][0]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[5].dividend_tmp_reg[6][5]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[5].dividend_tmp_reg[6][4]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[5].dividend_tmp_reg[6][3]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[5].dividend_tmp_reg[6][2]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[5].dividend_tmp_reg[6][1]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[5].dividend_tmp_reg[6][0]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[6].dividend_tmp_reg[7][6]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[6].dividend_tmp_reg[7][5]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[6].dividend_tmp_reg[7][4]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[6].dividend_tmp_reg[7][3]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[6].dividend_tmp_reg[7][2]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[6].dividend_tmp_reg[7][1]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[6].dividend_tmp_reg[7][0]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[7].dividend_tmp_reg[8][7]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[7].dividend_tmp_reg[8][6]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[7].dividend_tmp_reg[8][5]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[7].dividend_tmp_reg[8][4]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[7].dividend_tmp_reg[8][3]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[7].dividend_tmp_reg[8][2]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[7].dividend_tmp_reg[8][1]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[7].dividend_tmp_reg[8][0]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[8].dividend_tmp_reg[9][8]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[8].dividend_tmp_reg[9][7]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[8].dividend_tmp_reg[9][6]) is unused and will be removed from module cnn_urem_12s_6ns_bCo__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:43 ; elapsed = 00:04:00 . Memory (MB): peak = 1083.793 ; gain = 729.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_1_28_16_3_s_Ffa_ram: | ram_reg    | 64 x 8(READ_FIRST)     | W |   | 64 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|Conv_1_28_16_3_s_Ffa_ram: | ram_reg    | 64 x 8(READ_FIRST)     | W |   | 64 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|Conv_1_28_16_3_s_Ffa_ram: | ram_reg    | 64 x 8(READ_FIRST)     | W |   | 64 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|Conv_16_26_32_3_sIfE_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_16_26_32_3_sIfE_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_16_26_32_3_sIfE_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_9_ram:  | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:          | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d15000_A:         | mem_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|fifo_w8_d20000_A:         | mem_reg    | 32 K x 8(READ_FIRST)   | W |   | 32 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|fifo_w8_d2000_A:          | mem_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:          | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d500_A:           | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------+-----------------------------------------------+----------------+----------------------+------------------------------+
|Module Name                    | RTL Object                                    | Inference      | Size (Depth x Width) | Primitives                   | 
+-------------------------------+-----------------------------------------------+----------------+----------------------+------------------------------+
|inst/i_13_0/Conv_1_28_16_3_U0  | A_V_27_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/Conv_1_28_16_3_U0  | A_V_26_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/Conv_1_28_16_3_U0  | A_V_25_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/Conv_1_28_16_3_U0  | A_V_24_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/Conv_1_28_16_3_U0  | A_V_23_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/Conv_1_28_16_3_U0  | A_V_22_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/Conv_1_28_16_3_U0  | A_V_21_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/Conv_1_28_16_3_U0  | A_V_20_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/Conv_1_28_16_3_U0  | A_V_19_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/Conv_1_28_16_3_U0  | A_V_18_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/Conv_1_28_16_3_U0  | A_V_17_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/Conv_1_28_16_3_U0  | A_V_16_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/Conv_1_28_16_3_U0  | A_V_15_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/Conv_1_28_16_3_U0  | A_V_14_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/Conv_1_28_16_3_U0  | A_V_13_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/Conv_1_28_16_3_U0  | A_V_12_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/Conv_1_28_16_3_U0  | A_V_11_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/Conv_1_28_16_3_U0  | A_V_10_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/Conv_1_28_16_3_U0  | A_V_9_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/Conv_1_28_16_3_U0  | A_V_8_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/Conv_1_28_16_3_U0  | A_V_7_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/Conv_1_28_16_3_U0  | A_V_6_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/Conv_1_28_16_3_U0  | A_V_5_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/Conv_1_28_16_3_U0  | A_V_490_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/Conv_1_28_16_3_U0  | A_V_389_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/Conv_1_28_16_3_U0  | A_V_288_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/Conv_1_28_16_3_U0  | A_V_187_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/Conv_1_28_16_3_U0  | A_V_0_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/Conv_16_26_32_3_U0 | A_V_1_24_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM64X1D x 14  RAM64M x 14   | 
|inst/i_13_0/Conv_16_26_32_3_U0 | A_V_1_23_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM64X1D x 14  RAM64M x 14   | 
|inst/i_13_0/Conv_16_26_32_3_U0 | A_V_1_22_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM64X1D x 14  RAM64M x 14   | 
|inst/i_13_0/Conv_16_26_32_3_U0 | A_V_1_21_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM64X1D x 14  RAM64M x 14   | 
|inst/i_13_0/Conv_16_26_32_3_U0 | A_V_1_20_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM64X1D x 14  RAM64M x 14   | 
|inst/i_13_0/Conv_16_26_32_3_U0 | A_V_1_19_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM64X1D x 14  RAM64M x 14   | 
|inst/i_13_0/Conv_16_26_32_3_U0 | A_V_1_18_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM64X1D x 14  RAM64M x 14   | 
|inst/i_13_0/Conv_16_26_32_3_U0 | A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM64X1D x 14  RAM64M x 14   | 
|inst/i_13_0/Conv_16_26_32_3_U0 | A_V_1_16_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM64X1D x 14  RAM64M x 14   | 
|inst/i_13_0/Conv_16_26_32_3_U0 | A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM64X1D x 14  RAM64M x 14   | 
|inst/i_13_0/Conv_16_26_32_3_U0 | A_V_1_14_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM64X1D x 14  RAM64M x 14   | 
|inst/i_13_0/Conv_16_26_32_3_U0 | A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM64X1D x 14  RAM64M x 14   | 
|inst/i_13_0/Conv_16_26_32_3_U0 | A_V_1_12_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM64X1D x 14  RAM64M x 14   | 
|inst/i_13_0/Conv_16_26_32_3_U0 | A_V_1_11_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM64X1D x 14  RAM64M x 14   | 
|inst/i_13_0/Conv_16_26_32_3_U0 | A_V_1_10_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM64X1D x 14  RAM64M x 14   | 
|inst/i_13_0/Conv_16_26_32_3_U0 | A_V_1_9_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM64X1D x 14  RAM64M x 14   | 
|inst/i_13_0/Conv_16_26_32_3_U0 | A_V_1_8_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM64X1D x 14  RAM64M x 14   | 
|inst/i_13_0/Conv_16_26_32_3_U0 | A_V_1_7_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM64X1D x 14  RAM64M x 14   | 
|inst/i_13_0/Conv_16_26_32_3_U0 | A_V_1_6_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM64X1D x 14  RAM64M x 14   | 
|inst/i_13_0/Conv_16_26_32_3_U0 | A_V_1_5_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM64X1D x 14  RAM64M x 14   | 
|inst/i_13_0/Conv_16_26_32_3_U0 | A_V_1_4_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM64X1D x 14  RAM64M x 14   | 
|inst/i_13_0/Conv_16_26_32_3_U0 | A_V_1_3_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM64X1D x 14  RAM64M x 14   | 
|inst/i_13_0/Conv_16_26_32_3_U0 | A_V_1_2_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM64X1D x 14  RAM64M x 14   | 
|inst/i_13_0/Conv_16_26_32_3_U0 | A_V_1_1_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM64X1D x 14  RAM64M x 14   | 
|inst/i_13_0/Conv_16_26_32_3_U0 | A_V_1_0_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM64X1D x 14  RAM64M x 14   | 
|inst/i_13_0/Conv_16_26_32_3_U0 | A_V_1_25_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM64X1D x 14  RAM64M x 14   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_0_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_1_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_2_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_3_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_4_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_5_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_6_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_7_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_8_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_9_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_10_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_11_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_12_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_13_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_14_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_15_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_16_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_17_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_18_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_19_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_20_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_21_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_22_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_23_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_24_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_25_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_26_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_27_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_28_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_29_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_30_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_31_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_32_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_33_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_34_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_35_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_36_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_37_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_38_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_39_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_40_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_41_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_42_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_43_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_44_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_45_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_46_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_47_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_48_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_49_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_50_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_51_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_52_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_53_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_54_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_55_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_56_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_57_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_58_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_59_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_60_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_61_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_62_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_63_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_9_U/FC_128_10_s_A_V_3_9_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_8_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_7_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_6_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_5_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_4_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_3_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_2_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_1_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                   | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_0_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                   | 
+-------------------------------+-----------------------------------------------+----------------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cnn_mul_mul_13ns_bFp_DSP48_4 | ((A:0xaab)'*B2)'       | 11     | 13     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0xaab)'*B'')'      | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_15ns_bGp_DSP48_5 | ((A:0x2aab)'*B2)'      | 13     | 15     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | (A''*B'')'             | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|cnn                          | (A2*B'')'              | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0xaab)'*B'')'      | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_13ns_bFp_DSP48_4 | ((A:0xaab)'*B2)'       | 11     | 13     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0xaab)'*B'')'      | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_13ns_bFp_DSP48_4 | ((A:0xaab)'*B2)'       | 11     | 13     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0x556)'*B'')'      | 10     | 12     | -      | -      | 22     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0xaab)'*B'')'      | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0x2aab)'*B'')'     | 13     | 15     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0xaab)'*B'')'      | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_15ns_bGp_DSP48_5 | ((A:0x2aab)'*B2)'      | 13     | 15     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0xaab)'*B'')'      | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0xaab)'*B'')'      | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0xaab)'*B'')'      | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_13ns_bFp_DSP48_4 | ((A:0xaab)'*B2)'       | 11     | 13     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0xaab)'*B'')'      | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0x2aab)'*B'')'     | 13     | 15     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0xaab)'*B'')'      | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_15ns_bGp_DSP48_5 | ((A:0x2aab)'*B2)'      | 13     | 15     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0xaab)'*B'')'      | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_15ns_bGp_DSP48_5 | ((A:0x2aab)'*B2)'      | 13     | 15     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0xaab)'*B'')'      | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_15ns_bGp_DSP48_5 | ((A:0x2aab)'*B2)'      | 13     | 15     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_15ns_bGp_DSP48_5 | ((A:0x2aab)'*B2)'      | 13     | 15     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0xaab)'*B'')'      | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0x2aab)'*B'')'     | 13     | 15     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0xaab)'*B'')'      | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_15ns_bGp_DSP48_5 | ((A:0x2aab)'*B2)'      | 13     | 15     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0xaab)'*B'')'      | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_15ns_bGp_DSP48_5 | ((A:0x2aab)'*B2)'      | 13     | 15     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0x2aab)'*B'')'     | 13     | 15     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (A''*B'')'             | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (A2*B'')'              | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (A''*B'')'             | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (A2*B'')'              | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1_28_16_3_s             | (A''*B'')'             | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1_28_16_3_s             | (A2*B'')'              | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_16_26_32_3_s            | (A''*B'')'             | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_16_26_32_3_s            | (A2*B'')'              | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|cnn_mac_muladd_5nbbk_DSP48_2 | (C'+(A''*(B:0x1a)')')' | 10     | 10     | 6      | -      | 9      | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|FC_1152_128_s                | (A''*B'')'             | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_1152_128_s                | (A2*B'')'              | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|FC_1152_128_s                | ((A:0xe39)'*B'')'      | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|FC_1152_128_s                | ((A:0xe39)'*B'')'      | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|FC_128_10_s                  | (A''*B'')'             | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_128_10_s                  | (A2*B'')'              | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|cnn_mac_muladd_4ndNK_DSP48_7 | (C'+(A''*(B:0xb)')')'  | 8      | 8      | 5      | -      | 7      | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|cnn_mac_muladd_4ndNK_DSP48_7 | (C'+(A''*(B:0xb)')')'  | 8      | 8      | 5      | -      | 7      | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|cnn_mac_muladd_4ndNK_DSP48_7 | (C'+(A''*(B:0xd)')')'  | 8      | 8      | 5      | -      | 8      | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|cnn_mac_muladd_4ndNK_DSP48_7 | (C'+(A''*(B:0xd)')')'  | 8      | 8      | 5      | -      | 8      | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A''*B'')'             | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A2*B'')'              | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A''*B'')'             | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A2*B'')'              | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
+-----------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/connect_0_V_V_U/i_13_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/connect_1_V_V_U/i_13_7/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/connect_1_V_V_U/i_13_7/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/connect_1_V_V_U/i_13_7/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/connect_1_V_V_U/i_13_7/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/connect_2_V_V_U/i_13_7/mem_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/connect_2_V_V_U/i_13_7/mem_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/connect_2_V_V_U/i_13_7/mem_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/connect_2_V_V_U/i_13_7/mem_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/connect_2_V_V_U/i_13_7/mem_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/connect_2_V_V_U/i_13_7/mem_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/connect_2_V_V_U/i_13_7/mem_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/connect_2_V_V_U/i_13_7/mem_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/connect_3_V_V_U/i_13_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/connect_4_V_V_U/i_13_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/connect_5_V_V_U/i_13_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |Pool_32_24_4_s__GB0 |           1|     17483|
|2     |Pool_32_24_4_s__GB1 |           1|      1829|
|3     |Pool_32_24_4_s__GB2 |           1|      2332|
|4     |Pool_32_24_4_s__GB3 |           1|      2686|
|5     |cnn__GC0            |           1|     30253|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:07 ; elapsed = 00:04:27 . Memory (MB): peak = 1100.734 ; gain = 746.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:28 ; elapsed = 00:04:49 . Memory (MB): peak = 1158.574 ; gain = 803.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_1_28_16_3_s_Ffa_ram: | ram_reg    | 64 x 8(READ_FIRST)     | W |   | 64 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|Conv_1_28_16_3_s_Ffa_ram: | ram_reg    | 64 x 8(READ_FIRST)     | W |   | 64 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|Conv_1_28_16_3_s_Ffa_ram: | ram_reg    | 64 x 8(READ_FIRST)     | W |   | 64 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|Conv_16_26_32_3_sIfE_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_16_26_32_3_sIfE_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_16_26_32_3_sIfE_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_1152_128_s_B_VcJz_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_9_ram:  | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:          | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d15000_A:         | mem_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|fifo_w8_d20000_A:         | mem_reg    | 32 K x 8(READ_FIRST)   | W |   | 32 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|fifo_w8_d2000_A:          | mem_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:          | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d500_A:           | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------------------------+-----------------------------------------------+----------------+----------------------+--------------+
|Module Name                   | RTL Object                                    | Inference      | Size (Depth x Width) | Primitives   | 
+------------------------------+-----------------------------------------------+----------------+----------------------+--------------+
|inst/i_13_0/Conv_1_28_16_3_U0 | A_V_27_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/Conv_1_28_16_3_U0 | A_V_26_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/Conv_1_28_16_3_U0 | A_V_25_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/Conv_1_28_16_3_U0 | A_V_24_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/Conv_1_28_16_3_U0 | A_V_23_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/Conv_1_28_16_3_U0 | A_V_22_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/Conv_1_28_16_3_U0 | A_V_21_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/Conv_1_28_16_3_U0 | A_V_20_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/Conv_1_28_16_3_U0 | A_V_19_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/Conv_1_28_16_3_U0 | A_V_18_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/Conv_1_28_16_3_U0 | A_V_17_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/Conv_1_28_16_3_U0 | A_V_16_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/Conv_1_28_16_3_U0 | A_V_15_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/Conv_1_28_16_3_U0 | A_V_14_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/Conv_1_28_16_3_U0 | A_V_13_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/Conv_1_28_16_3_U0 | A_V_12_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/Conv_1_28_16_3_U0 | A_V_11_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/Conv_1_28_16_3_U0 | A_V_10_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/Conv_1_28_16_3_U0 | A_V_9_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/Conv_1_28_16_3_U0 | A_V_8_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/Conv_1_28_16_3_U0 | A_V_7_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/Conv_1_28_16_3_U0 | A_V_6_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/Conv_1_28_16_3_U0 | A_V_5_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/Conv_1_28_16_3_U0 | A_V_490_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/Conv_1_28_16_3_U0 | A_V_389_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/Conv_1_28_16_3_U0 | A_V_288_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/Conv_1_28_16_3_U0 | A_V_187_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/Conv_1_28_16_3_U0 | A_V_0_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_0_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_1_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_2_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_3_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_4_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_5_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_6_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_7_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_8_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_9_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_10_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_11_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_12_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_13_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_14_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_15_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_16_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_17_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_18_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_19_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_20_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_21_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_22_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_23_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_24_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_25_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_26_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_27_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_28_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_29_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_30_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_31_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_32_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_33_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_34_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_35_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_36_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_37_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_38_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_39_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_40_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_41_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_42_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_43_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_44_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_45_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_46_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_47_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_48_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_49_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_50_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_51_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_52_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_53_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_54_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_55_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_56_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_57_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_58_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_59_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_60_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_61_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_62_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_1152_128_U0    | A_V_2_63_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_128_10_U0      | A_V_3_9_U/FC_128_10_s_A_V_3_9_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_128_10_U0      | A_V_3_8_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_128_10_U0      | A_V_3_7_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_128_10_U0      | A_V_3_6_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_128_10_U0      | A_V_3_5_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_128_10_U0      | A_V_3_4_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_128_10_U0      | A_V_3_3_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_128_10_U0      | A_V_3_2_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_128_10_U0      | A_V_3_1_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2   | 
|inst/i_13_0/FC_128_10_U0      | A_V_3_0_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2   | 
+------------------------------+-----------------------------------------------+----------------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |Pool_32_24_4_s__GB0 |           1|     17437|
|2     |Pool_32_24_4_s__GB1 |           1|      1818|
|3     |Pool_32_24_4_s__GB2 |           1|      2317|
|4     |Pool_32_24_4_s__GB3 |           1|      2686|
|5     |cnn__GC0            |           1|     30253|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/connect_0_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_3_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_4_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_5_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:05 ; elapsed = 00:05:26 . Memory (MB): peak = 1279.566 ; gain = 924.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net Conv_16_26_32_3_U0_stream_out_V_V_write is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_13_12970 is driving 43 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net n_13_12969 is driving 44 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net n_13_12968 is driving 41 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net n_13_12967 is driving 43 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net n_13_12966 is driving 44 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/A_V_2_0_load_reg_58110  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/A_V_2_0_ce0  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/p_174_in  is driving 41 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:09 ; elapsed = 00:05:30 . Memory (MB): peak = 1279.566 ; gain = 924.906
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:10 ; elapsed = 00:05:30 . Memory (MB): peak = 1279.566 ; gain = 924.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:15 ; elapsed = 00:05:36 . Memory (MB): peak = 1279.566 ; gain = 924.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:15 ; elapsed = 00:05:36 . Memory (MB): peak = 1279.566 ; gain = 924.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:16 ; elapsed = 00:05:37 . Memory (MB): peak = 1279.566 ; gain = 924.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:16 ; elapsed = 00:05:37 . Memory (MB): peak = 1279.566 ; gain = 924.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[3].dividend_tmp_reg[4][11]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[4].dividend_tmp_reg[5][11]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[5].dividend_tmp_reg[6][11]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[6].dividend_tmp_reg[7][11]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[7].dividend_tmp_reg[8][11]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[8].dividend_tmp_reg[9][11]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/remd_reg[2]                                                    | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/remd_reg[0]                                                    | 15     | 1     | NO           | NO                 | NO                | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[3].dividend_tmp_reg[4][11]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[4].dividend_tmp_reg[5][11]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[5].dividend_tmp_reg[6][11]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[6].dividend_tmp_reg[7][11]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[7].dividend_tmp_reg[8][11]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[8].dividend_tmp_reg[9][11]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[9].dividend_tmp_reg[10][11]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[10].dividend_tmp_reg[11][11] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U45/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U45/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U45/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U45/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U45/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U45/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U45/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[3].dividend_tmp_reg[4][12]   | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[4].dividend_tmp_reg[5][12]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[5].dividend_tmp_reg[6][12]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[6].dividend_tmp_reg[7][12]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[7].dividend_tmp_reg[8][12]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[8].dividend_tmp_reg[9][12]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[9].dividend_tmp_reg[10][12]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U47/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[10].dividend_tmp_reg[11][12] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U60/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U60/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U60/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U60/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U60/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U60/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U60/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U69/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U69/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U69/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U69/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U69/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U69/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U69/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U81/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U81/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U81/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U81/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U81/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U81/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U81/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U83/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U83/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U83/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U83/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U83/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U83/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U83/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U85/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U85/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U85/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U85/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U85/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U85/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U85/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U87/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U87/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U87/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U87/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U87/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U87/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U87/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U89/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U89/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U89/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U89/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U89/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U89/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U89/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_60_reg_14826_pp2_iter7_reg_reg[7]                                                                              | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_9_cast_mid2_reg_12839_pp2_iter7_reg_reg[10]                                                                 | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_58_reg_14691_pp2_iter6_reg_reg[7]                                                                              | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_55_reg_14566_pp2_iter5_reg_reg[7]                                                                              | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_6_cast_mid2_reg_12806_pp2_iter4_reg_reg[10]                                                                 | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_52_reg_14551_pp2_iter4_reg_reg[7]                                                                              | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_49_reg_14146_pp2_iter3_reg_reg[7]                                                                              | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_5_cast_mid2_reg_12795_pp2_iter3_reg_reg[10]                                                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_4_cast_mid2_reg_12784_pp2_iter3_reg_reg[10]                                                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_cast_mid2_reg_12850_pp2_iter8_reg_reg[10]                                                                   | 8      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_62_reg_14836_pp2_iter8_reg_reg[7]                                                                              | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_64_reg_15238_pp2_iter9_reg_reg[7]                                                                              | 8      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_10_cast_mid2_reg_12861_pp2_iter9_reg_reg[10]                                                                | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_11_cast_mid2_reg_12872_pp2_iter10_reg_reg[10]                                                               | 10     | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_11_cast_mid2_reg_12872_pp2_iter10_reg_reg[3]                                                                | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_66_reg_15378_pp2_iter10_reg_reg[7]                                                                             | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_68_reg_15518_pp2_iter11_reg_reg[7]                                                                             | 10     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_13_cast_mid2_reg_12894_pp2_iter12_reg_reg[10]                                                               | 12     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_13_cast_mid2_reg_12894_pp2_iter12_reg_reg[2]                                                                | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_70_reg_15523_pp2_iter12_reg_reg[7]                                                                             | 11     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/exitcond_flatten_reg_12394_pp1_iter13_reg_reg[0]                                                                   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/i1_mid2_reg_12403_pp1_iter14_reg_reg[5]                                                                            | 13     | 6     | NO           | NO                 | YES               | 6      | 0       | 
|cnn         | Pool_32_24_4_U0/arrayNo1_mid2_reg_12431_pp1_iter15_reg_reg[6]                                                                      | 11     | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_12_cast_mid2_reg_12883_pp2_iter11_reg_reg[10]                                                               | 11     | 9     | NO           | NO                 | YES               | 9      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U79/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U79/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U79/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U79/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U79/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U79/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U79/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U51/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[3].dividend_tmp_reg[4][11]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U51/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[4].dividend_tmp_reg[5][11]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U51/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[5].dividend_tmp_reg[6][11]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U51/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[6].dividend_tmp_reg[7][11]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U51/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[7].dividend_tmp_reg[8][11]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U51/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[8].dividend_tmp_reg[9][11]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U51/cnn_urem_12s_6ns_bCo_div_U/remd_reg[2]                                                    | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U49/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[3].dividend_tmp_reg[4][11]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U49/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[4].dividend_tmp_reg[5][11]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U49/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[5].dividend_tmp_reg[6][11]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U49/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[6].dividend_tmp_reg[7][11]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U49/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[7].dividend_tmp_reg[8][11]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U49/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[8].dividend_tmp_reg[9][11]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U49/cnn_urem_12s_6ns_bCo_div_U/remd_reg[2]                                                    | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U49/cnn_urem_12s_6ns_bCo_div_U/remd_reg[0]                                                    | 15     | 1     | NO           | NO                 | NO                | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[3].dividend_tmp_reg[4][11]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[4].dividend_tmp_reg[5][11]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[5].dividend_tmp_reg[6][11]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[6].dividend_tmp_reg[7][11]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[7].dividend_tmp_reg[8][11]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[8].dividend_tmp_reg[9][11]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/remd_reg[2]                                                    | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U37/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[3].dividend_tmp_reg[4][11]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U37/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[4].dividend_tmp_reg[5][11]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U37/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[5].dividend_tmp_reg[6][11]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U37/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[6].dividend_tmp_reg[7][11]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U37/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[7].dividend_tmp_reg[8][11]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U37/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[8].dividend_tmp_reg[9][11]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U37/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[9].dividend_tmp_reg[10][11]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U37/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[10].dividend_tmp_reg[11][11] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_7_cast_mid2_reg_12817_pp2_iter5_reg_reg[10]                                                                 | 5      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_8_cast_mid2_reg_12828_pp2_iter6_reg_reg[10]                                                                 | 6      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U30/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U30/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U30/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U30/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U30/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U30/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U31/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U31/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U31/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U31/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U31/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U31/cnn_urem_11ns_6nsbBo_div_U/remd_reg[2]                                                    | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U31/cnn_urem_11ns_6nsbBo_div_U/remd_reg[0]                                                    | 14     | 1     | NO           | NO                 | NO                | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U39/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[3].dividend_tmp_reg[4][11]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U39/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[4].dividend_tmp_reg[5][11]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U39/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[5].dividend_tmp_reg[6][11]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U39/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[6].dividend_tmp_reg[7][11]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U39/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[7].dividend_tmp_reg[8][11]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U39/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[8].dividend_tmp_reg[9][11]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U39/cnn_urem_12s_6ns_bCo_div_U/remd_reg[2]                                                    | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U39/cnn_urem_12s_6ns_bCo_div_U/remd_reg[0]                                                    | 15     | 1     | NO           | NO                 | NO                | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U38/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[3].dividend_tmp_reg[4][12]   | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U38/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[4].dividend_tmp_reg[5][12]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U38/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[5].dividend_tmp_reg[6][12]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U38/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[6].dividend_tmp_reg[7][12]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U38/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[7].dividend_tmp_reg[8][12]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U38/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[8].dividend_tmp_reg[9][12]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U38/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[9].dividend_tmp_reg[10][12]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U38/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[10].dividend_tmp_reg[11][12] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U36/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[3].dividend_tmp_reg[4][11]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U36/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[4].dividend_tmp_reg[5][11]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U36/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[5].dividend_tmp_reg[6][11]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U36/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[6].dividend_tmp_reg[7][11]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U36/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[7].dividend_tmp_reg[8][11]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U36/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[8].dividend_tmp_reg[9][11]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U36/cnn_urem_12s_6ns_bCo_div_U/remd_reg[2]                                                    | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U32/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U32/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U32/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U32/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U32/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U32/cnn_urem_11ns_6nsbBo_div_U/remd_reg[2]                                                    | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U77/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U77/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U77/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U77/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U77/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U77/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U77/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U75/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U75/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U75/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U75/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U75/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U75/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U75/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U73/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U73/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U73/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U73/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U73/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U73/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U73/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U71/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U71/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U71/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U71/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U71/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U71/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U71/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U67/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U67/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U67/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U67/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U67/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U67/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U67/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U65/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U65/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U65/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U65/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U65/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U65/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U65/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[3].dividend_tmp_reg[4][12]   | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[4].dividend_tmp_reg[5][12]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[5].dividend_tmp_reg[6][12]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[6].dividend_tmp_reg[7][12]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[7].dividend_tmp_reg[8][12]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[8].dividend_tmp_reg[9][12]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[9].dividend_tmp_reg[10][12]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[10].dividend_tmp_reg[11][12] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U33/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[3].dividend_tmp_reg[4][11]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U33/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[4].dividend_tmp_reg[5][11]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U33/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[5].dividend_tmp_reg[6][11]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U33/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[6].dividend_tmp_reg[7][11]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U33/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[7].dividend_tmp_reg[8][11]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U33/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[8].dividend_tmp_reg[9][11]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U33/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[9].dividend_tmp_reg[10][11]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U33/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[10].dividend_tmp_reg[11][11] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[3].dividend_tmp_reg[4][9]    | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[4].dividend_tmp_reg[5][9]    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[5].dividend_tmp_reg[6][9]    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[6].dividend_tmp_reg[7][9]    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[7].dividend_tmp_reg[8][9]    | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[8].dividend_tmp_reg[9][9]    | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_10_cast_mid2_reg_12861_pp2_iter6_reg_reg[1]                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_10_cast_mid2_reg_12861_pp2_iter9_reg_reg[1]                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_10_cast_mid2_reg_12861_pp2_iter9_reg_reg[2]                                                                 | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_12_cast_mid2_reg_12883_pp2_iter7_reg_reg[0]                                                                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Conv_16_26_32_3_U0/k_mid2_reg_4211_pp1_iter4_reg_reg[4]                                                                            | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nsbBo_U137/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nsbBo_U137/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nsbBo_U137/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nsbBo_U137/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nsbBo_U137/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nsbBo_U137/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nsbBo_U137/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nsbBo_U140/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nsbBo_U140/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nsbBo_U140/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nsbBo_U140/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nsbBo_U140/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nsbBo_U140/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nsbBo_U140/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/ifzero_reg_5139_pp2_iter22_reg_reg[0]                                                                               | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|cnn         | FC_1152_128_U0/exitcond_flatten_reg_6480_pp3_iter14_reg_reg[0]                                                                     | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/exitcond_flatten8_reg_5107_pp2_iter14_reg_reg[0]                                                                    | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/exitcond3_reg_5116_pp2_iter14_reg_reg[0]                                                                            | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/exitcond3_reg_5116_pp2_iter21_reg_reg[0]                                                                            | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/tmp_155_reg_5148_pp2_iter18_reg_reg[5]                                                                              | 14     | 6     | NO           | NO                 | YES               | 6      | 0       | 
|cnn         | FC_1152_128_U0/tmp_22_mid2_v_reg_6495_pp3_iter15_reg_reg[7]                                                                        | 14     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | FC_1152_128_U0/arrayNo_reg_6517_pp3_iter16_reg_reg[7]                                                                              | 12     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_dMK_U151/cnn_urem_8ns_5ns_dMK_div_U/cnn_urem_8ns_5ns_dMK_div_u_0/loop[2].dividend_tmp_reg[3][7]      | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_dMK_U151/cnn_urem_8ns_5ns_dMK_div_U/cnn_urem_8ns_5ns_dMK_div_u_0/loop[3].dividend_tmp_reg[4][7]      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_dMK_U151/cnn_urem_8ns_5ns_dMK_div_U/cnn_urem_8ns_5ns_dMK_div_u_0/loop[4].dividend_tmp_reg[5][7]      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_dMK_U151/cnn_urem_8ns_5ns_dMK_div_U/cnn_urem_8ns_5ns_dMK_div_u_0/loop[5].dividend_tmp_reg[6][7]      | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_dMK_U151/cnn_urem_8ns_5ns_dMK_div_U/cnn_urem_8ns_5ns_dMK_div_u_0/loop[6].dividend_tmp_reg[7][7]      | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_dMK_U152/cnn_urem_8ns_5ns_dMK_div_U/cnn_urem_8ns_5ns_dMK_div_u_0/loop[2].dividend_tmp_reg[3][7]      | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_dMK_U152/cnn_urem_8ns_5ns_dMK_div_U/cnn_urem_8ns_5ns_dMK_div_u_0/loop[3].dividend_tmp_reg[4][7]      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_dMK_U152/cnn_urem_8ns_5ns_dMK_div_U/cnn_urem_8ns_5ns_dMK_div_u_0/loop[4].dividend_tmp_reg[5][7]      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_dMK_U152/cnn_urem_8ns_5ns_dMK_div_U/cnn_urem_8ns_5ns_dMK_div_u_0/loop[5].dividend_tmp_reg[6][7]      | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_dMK_U152/cnn_urem_8ns_5ns_dMK_div_U/cnn_urem_8ns_5ns_dMK_div_u_0/loop[6].dividend_tmp_reg[7][7]      | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/exitcond_flatten_reg_1796_pp3_iter11_reg_reg[0]                                                                       | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/ifzero_reg_1540_pp2_iter19_reg_reg[0]                                                                                 | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|cnn         | FC_128_10_U0/exitcond_flatten8_reg_1508_pp2_iter9_reg_reg[0]                                                                       | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/tmp_148_reg_1535_pp2_iter12_reg_reg[4]                                                                                | 11     | 5     | NO           | NO                 | NO                | 5      | 0       | 
|cnn         | FC_128_10_U0/exitcond2_reg_1517_pp2_iter9_reg_reg[0]                                                                               | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/exitcond2_reg_1517_pp2_iter18_reg_reg[0]                                                                              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/tmp_13_mid2_v_reg_1811_pp3_iter9_reg_reg[3]                                                                           | 8      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | FC_128_10_U0/arrayNo_reg_1828_pp3_iter13_reg_reg[4]                                                                                | 11     | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | FC_1152_128_U0/ap_enable_reg_pp2_iter15_reg                                                                                        | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/ap_enable_reg_pp2_iter22_reg                                                                                        | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/ap_enable_reg_pp3_iter13_reg                                                                                          | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/ap_enable_reg_pp2_iter10_reg                                                                                          | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1425|
|2     |DSP48E1    |    12|
|3     |DSP48E1_1  |    27|
|4     |DSP48E1_3  |    18|
|5     |LUT1       |  1877|
|6     |LUT2       |  1345|
|7     |LUT3       |  2930|
|8     |LUT4       |  1742|
|9     |LUT5       |  1900|
|10    |LUT6       |  4474|
|11    |MUXF7      |  1120|
|12    |MUXF8      |    64|
|13    |RAM32M     |   204|
|14    |RAM64M     |   364|
|15    |RAM64X1D   |   364|
|16    |RAMB18E1_2 |     3|
|17    |RAMB18E1_3 |     1|
|18    |RAMB18E1_4 |    37|
|19    |RAMB18E1_5 |     3|
|20    |RAMB36E1_1 |     4|
|21    |RAMB36E1_2 |     8|
|22    |RAMB36E1_3 |    64|
|23    |SRL16E     |   641|
|24    |SRLC32E    |     2|
|25    |FDRE       | 10577|
|26    |FDSE       |    26|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------+-------------------------------+------+
|      |Instance                               |Module                         |Cells |
+------+---------------------------------------+-------------------------------+------+
|1     |top                                    |                               | 29232|
|2     |  inst                                 |cnn                            | 29232|
|3     |    AXI_DMA_MASTER_U0                  |AXI_DMA_MASTER                 |   623|
|4     |    AXI_DMA_SLAVE_U0                   |AXI_DMA_SLAVE                  |   438|
|5     |    Conv_16_26_32_3_U0                 |Conv_16_26_32_3_s              |  6645|
|6     |      A_V_1_0_U                        |Conv_16_26_32_3_sLf8           |    68|
|7     |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_544   |    68|
|8     |      A_V_1_10_U                       |Conv_16_26_32_3_sLf8_491       |    84|
|9     |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_543   |    84|
|10    |      A_V_1_11_U                       |Conv_16_26_32_3_sLf8_492       |    82|
|11    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_542   |    82|
|12    |      A_V_1_12_U                       |Conv_16_26_32_3_sLf8_493       |    89|
|13    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_541   |    89|
|14    |      A_V_1_13_U                       |Conv_16_26_32_3_sLf8_494       |    85|
|15    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_540   |    85|
|16    |      A_V_1_14_U                       |Conv_16_26_32_3_sLf8_495       |    82|
|17    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_539   |    82|
|18    |      A_V_1_15_U                       |Conv_16_26_32_3_sLf8_496       |    89|
|19    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_538   |    89|
|20    |      A_V_1_16_U                       |Conv_16_26_32_3_sLf8_497       |    82|
|21    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_537   |    82|
|22    |      A_V_1_17_U                       |Conv_16_26_32_3_sLf8_498       |    81|
|23    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_536   |    81|
|24    |      A_V_1_18_U                       |Conv_16_26_32_3_sLf8_499       |    82|
|25    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_535   |    82|
|26    |      A_V_1_19_U                       |Conv_16_26_32_3_sLf8_500       |    88|
|27    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_534   |    88|
|28    |      A_V_1_1_U                        |Conv_16_26_32_3_sLf8_501       |    83|
|29    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_533   |    83|
|30    |      A_V_1_20_U                       |Conv_16_26_32_3_sLf8_502       |    86|
|31    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_532   |    86|
|32    |      A_V_1_21_U                       |Conv_16_26_32_3_sLf8_503       |    81|
|33    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_531   |    81|
|34    |      A_V_1_22_U                       |Conv_16_26_32_3_sLf8_504       |    82|
|35    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_530   |    82|
|36    |      A_V_1_23_U                       |Conv_16_26_32_3_sLf8_505       |    84|
|37    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_529   |    84|
|38    |      A_V_1_24_U                       |Conv_16_26_32_3_sLf8_506       |    82|
|39    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_528   |    82|
|40    |      A_V_1_25_U                       |Conv_16_26_32_3_sLf8_507       |    80|
|41    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_527   |    80|
|42    |      A_V_1_2_U                        |Conv_16_26_32_3_sLf8_508       |    81|
|43    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_526   |    81|
|44    |      A_V_1_3_U                        |Conv_16_26_32_3_sLf8_509       |    80|
|45    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_525   |    80|
|46    |      A_V_1_4_U                        |Conv_16_26_32_3_sLf8_510       |    88|
|47    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_524   |    88|
|48    |      A_V_1_5_U                        |Conv_16_26_32_3_sLf8_511       |    84|
|49    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_523   |    84|
|50    |      A_V_1_6_U                        |Conv_16_26_32_3_sLf8_512       |    83|
|51    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_522   |    83|
|52    |      A_V_1_7_U                        |Conv_16_26_32_3_sLf8_513       |    85|
|53    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_521   |    85|
|54    |      A_V_1_8_U                        |Conv_16_26_32_3_sLf8_514       |    82|
|55    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_520   |    82|
|56    |      A_V_1_9_U                        |Conv_16_26_32_3_sLf8_515       |    84|
|57    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram       |    84|
|58    |      B_V_1_0_U                        |Conv_16_26_32_3_sIfE           |   254|
|59    |        Conv_16_26_32_3_sIfE_ram_U     |Conv_16_26_32_3_sIfE_ram_519   |   254|
|60    |      B_V_1_1_U                        |Conv_16_26_32_3_sIfE_516       |   244|
|61    |        Conv_16_26_32_3_sIfE_ram_U     |Conv_16_26_32_3_sIfE_ram_518   |   244|
|62    |      B_V_1_2_U                        |Conv_16_26_32_3_sIfE_517       |   244|
|63    |        Conv_16_26_32_3_sIfE_ram_U     |Conv_16_26_32_3_sIfE_ram       |   244|
|64    |    Conv_1_28_16_3_U0                  |Conv_1_28_16_3_s               |  1363|
|65    |      A_V_0_U                          |Conv_1_28_16_3_s_dEe           |    11|
|66    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_490   |    11|
|67    |      A_V_10_U                         |Conv_1_28_16_3_s_dEe_437       |    11|
|68    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_489   |    11|
|69    |      A_V_11_U                         |Conv_1_28_16_3_s_dEe_438       |    11|
|70    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_488   |    11|
|71    |      A_V_12_U                         |Conv_1_28_16_3_s_dEe_439       |    11|
|72    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_487   |    11|
|73    |      A_V_13_U                         |Conv_1_28_16_3_s_dEe_440       |    11|
|74    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_486   |    11|
|75    |      A_V_14_U                         |Conv_1_28_16_3_s_dEe_441       |    11|
|76    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_485   |    11|
|77    |      A_V_15_U                         |Conv_1_28_16_3_s_dEe_442       |    11|
|78    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_484   |    11|
|79    |      A_V_16_U                         |Conv_1_28_16_3_s_dEe_443       |    11|
|80    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_483   |    11|
|81    |      A_V_17_U                         |Conv_1_28_16_3_s_dEe_444       |    11|
|82    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_482   |    11|
|83    |      A_V_187_U                        |Conv_1_28_16_3_s_dEe_445       |    11|
|84    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_481   |    11|
|85    |      A_V_18_U                         |Conv_1_28_16_3_s_dEe_446       |    11|
|86    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_480   |    11|
|87    |      A_V_19_U                         |Conv_1_28_16_3_s_dEe_447       |    11|
|88    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_479   |    11|
|89    |      A_V_20_U                         |Conv_1_28_16_3_s_dEe_448       |    11|
|90    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_478   |    11|
|91    |      A_V_21_U                         |Conv_1_28_16_3_s_dEe_449       |    11|
|92    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_477   |    11|
|93    |      A_V_22_U                         |Conv_1_28_16_3_s_dEe_450       |    11|
|94    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_476   |    11|
|95    |      A_V_23_U                         |Conv_1_28_16_3_s_dEe_451       |    11|
|96    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_475   |    11|
|97    |      A_V_24_U                         |Conv_1_28_16_3_s_dEe_452       |    11|
|98    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_474   |    11|
|99    |      A_V_25_U                         |Conv_1_28_16_3_s_dEe_453       |    11|
|100   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_473   |    11|
|101   |      A_V_26_U                         |Conv_1_28_16_3_s_dEe_454       |    11|
|102   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_472   |    11|
|103   |      A_V_27_U                         |Conv_1_28_16_3_s_dEe_455       |    11|
|104   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_471   |    11|
|105   |      A_V_288_U                        |Conv_1_28_16_3_s_dEe_456       |    11|
|106   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_470   |    11|
|107   |      A_V_389_U                        |Conv_1_28_16_3_s_dEe_457       |    11|
|108   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_469   |    11|
|109   |      A_V_490_U                        |Conv_1_28_16_3_s_dEe_458       |    11|
|110   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_468   |    11|
|111   |      A_V_5_U                          |Conv_1_28_16_3_s_dEe_459       |    11|
|112   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_467   |    11|
|113   |      A_V_6_U                          |Conv_1_28_16_3_s_dEe_460       |    11|
|114   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_466   |    11|
|115   |      A_V_7_U                          |Conv_1_28_16_3_s_dEe_461       |    11|
|116   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_465   |    11|
|117   |      A_V_8_U                          |Conv_1_28_16_3_s_dEe_462       |    11|
|118   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_464   |    11|
|119   |      A_V_9_U                          |Conv_1_28_16_3_s_dEe_463       |    11|
|120   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram       |    11|
|121   |      cnn_mux_285_8_1_1_U10            |cnn_mux_285_8_1_1              |    88|
|122   |    FC_1152_128_U0                     |FC_1152_128_s                  |  3552|
|123   |      A_V_2_0_U                        |FC_1152_128_s_A_VbHp           |    13|
|124   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_436   |    13|
|125   |      A_V_2_10_U                       |FC_1152_128_s_A_VbHp_179       |    11|
|126   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_435   |    11|
|127   |      A_V_2_11_U                       |FC_1152_128_s_A_VbHp_180       |    11|
|128   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_434   |    11|
|129   |      A_V_2_12_U                       |FC_1152_128_s_A_VbHp_181       |    11|
|130   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_433   |    11|
|131   |      A_V_2_13_U                       |FC_1152_128_s_A_VbHp_182       |    11|
|132   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_432   |    11|
|133   |      A_V_2_14_U                       |FC_1152_128_s_A_VbHp_183       |    11|
|134   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_431   |    11|
|135   |      A_V_2_15_U                       |FC_1152_128_s_A_VbHp_184       |    11|
|136   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_430   |    11|
|137   |      A_V_2_16_U                       |FC_1152_128_s_A_VbHp_185       |    11|
|138   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_429   |    11|
|139   |      A_V_2_17_U                       |FC_1152_128_s_A_VbHp_186       |    11|
|140   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_428   |    11|
|141   |      A_V_2_18_U                       |FC_1152_128_s_A_VbHp_187       |    11|
|142   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_427   |    11|
|143   |      A_V_2_19_U                       |FC_1152_128_s_A_VbHp_188       |    11|
|144   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_426   |    11|
|145   |      A_V_2_1_U                        |FC_1152_128_s_A_VbHp_189       |    12|
|146   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_425   |    12|
|147   |      A_V_2_20_U                       |FC_1152_128_s_A_VbHp_190       |    11|
|148   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_424   |    11|
|149   |      A_V_2_21_U                       |FC_1152_128_s_A_VbHp_191       |    11|
|150   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_423   |    11|
|151   |      A_V_2_22_U                       |FC_1152_128_s_A_VbHp_192       |    11|
|152   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_422   |    11|
|153   |      A_V_2_23_U                       |FC_1152_128_s_A_VbHp_193       |    11|
|154   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_421   |    11|
|155   |      A_V_2_24_U                       |FC_1152_128_s_A_VbHp_194       |    11|
|156   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_420   |    11|
|157   |      A_V_2_25_U                       |FC_1152_128_s_A_VbHp_195       |    11|
|158   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_419   |    11|
|159   |      A_V_2_26_U                       |FC_1152_128_s_A_VbHp_196       |    11|
|160   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_418   |    11|
|161   |      A_V_2_27_U                       |FC_1152_128_s_A_VbHp_197       |    11|
|162   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_417   |    11|
|163   |      A_V_2_28_U                       |FC_1152_128_s_A_VbHp_198       |    11|
|164   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_416   |    11|
|165   |      A_V_2_29_U                       |FC_1152_128_s_A_VbHp_199       |    11|
|166   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_415   |    11|
|167   |      A_V_2_2_U                        |FC_1152_128_s_A_VbHp_200       |    11|
|168   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_414   |    11|
|169   |      A_V_2_30_U                       |FC_1152_128_s_A_VbHp_201       |    11|
|170   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_413   |    11|
|171   |      A_V_2_31_U                       |FC_1152_128_s_A_VbHp_202       |    11|
|172   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_412   |    11|
|173   |      A_V_2_32_U                       |FC_1152_128_s_A_VbHp_203       |    12|
|174   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_411   |    12|
|175   |      A_V_2_33_U                       |FC_1152_128_s_A_VbHp_204       |    12|
|176   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_410   |    12|
|177   |      A_V_2_34_U                       |FC_1152_128_s_A_VbHp_205       |    11|
|178   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_409   |    11|
|179   |      A_V_2_35_U                       |FC_1152_128_s_A_VbHp_206       |    11|
|180   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_408   |    11|
|181   |      A_V_2_36_U                       |FC_1152_128_s_A_VbHp_207       |    11|
|182   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_407   |    11|
|183   |      A_V_2_37_U                       |FC_1152_128_s_A_VbHp_208       |    11|
|184   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_406   |    11|
|185   |      A_V_2_38_U                       |FC_1152_128_s_A_VbHp_209       |    11|
|186   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_405   |    11|
|187   |      A_V_2_39_U                       |FC_1152_128_s_A_VbHp_210       |    11|
|188   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_404   |    11|
|189   |      A_V_2_3_U                        |FC_1152_128_s_A_VbHp_211       |    11|
|190   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_403   |    11|
|191   |      A_V_2_40_U                       |FC_1152_128_s_A_VbHp_212       |    11|
|192   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_402   |    11|
|193   |      A_V_2_41_U                       |FC_1152_128_s_A_VbHp_213       |    11|
|194   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_401   |    11|
|195   |      A_V_2_42_U                       |FC_1152_128_s_A_VbHp_214       |    11|
|196   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_400   |    11|
|197   |      A_V_2_43_U                       |FC_1152_128_s_A_VbHp_215       |    11|
|198   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_399   |    11|
|199   |      A_V_2_44_U                       |FC_1152_128_s_A_VbHp_216       |    11|
|200   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_398   |    11|
|201   |      A_V_2_45_U                       |FC_1152_128_s_A_VbHp_217       |    11|
|202   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_397   |    11|
|203   |      A_V_2_46_U                       |FC_1152_128_s_A_VbHp_218       |    11|
|204   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_396   |    11|
|205   |      A_V_2_47_U                       |FC_1152_128_s_A_VbHp_219       |    11|
|206   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_395   |    11|
|207   |      A_V_2_48_U                       |FC_1152_128_s_A_VbHp_220       |    11|
|208   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_394   |    11|
|209   |      A_V_2_49_U                       |FC_1152_128_s_A_VbHp_221       |    11|
|210   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_393   |    11|
|211   |      A_V_2_4_U                        |FC_1152_128_s_A_VbHp_222       |    11|
|212   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_392   |    11|
|213   |      A_V_2_50_U                       |FC_1152_128_s_A_VbHp_223       |    11|
|214   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_391   |    11|
|215   |      A_V_2_51_U                       |FC_1152_128_s_A_VbHp_224       |    11|
|216   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_390   |    11|
|217   |      A_V_2_52_U                       |FC_1152_128_s_A_VbHp_225       |    11|
|218   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_389   |    11|
|219   |      A_V_2_53_U                       |FC_1152_128_s_A_VbHp_226       |    11|
|220   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_388   |    11|
|221   |      A_V_2_54_U                       |FC_1152_128_s_A_VbHp_227       |    11|
|222   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_387   |    11|
|223   |      A_V_2_55_U                       |FC_1152_128_s_A_VbHp_228       |    11|
|224   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_386   |    11|
|225   |      A_V_2_56_U                       |FC_1152_128_s_A_VbHp_229       |    11|
|226   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_385   |    11|
|227   |      A_V_2_57_U                       |FC_1152_128_s_A_VbHp_230       |    11|
|228   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_384   |    11|
|229   |      A_V_2_58_U                       |FC_1152_128_s_A_VbHp_231       |    11|
|230   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_383   |    11|
|231   |      A_V_2_59_U                       |FC_1152_128_s_A_VbHp_232       |    11|
|232   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_382   |    11|
|233   |      A_V_2_5_U                        |FC_1152_128_s_A_VbHp_233       |    11|
|234   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_381   |    11|
|235   |      A_V_2_60_U                       |FC_1152_128_s_A_VbHp_234       |    11|
|236   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_380   |    11|
|237   |      A_V_2_61_U                       |FC_1152_128_s_A_VbHp_235       |    11|
|238   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_379   |    11|
|239   |      A_V_2_62_U                       |FC_1152_128_s_A_VbHp_236       |    11|
|240   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_378   |    11|
|241   |      A_V_2_63_U                       |FC_1152_128_s_A_VbHp_237       |    13|
|242   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_377   |    13|
|243   |      A_V_2_6_U                        |FC_1152_128_s_A_VbHp_238       |    11|
|244   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_376   |    11|
|245   |      A_V_2_7_U                        |FC_1152_128_s_A_VbHp_239       |    11|
|246   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_375   |    11|
|247   |      A_V_2_8_U                        |FC_1152_128_s_A_VbHp_240       |    11|
|248   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_374   |    11|
|249   |      A_V_2_9_U                        |FC_1152_128_s_A_VbHp_241       |    11|
|250   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram       |    11|
|251   |      B_V_2_0_U                        |FC_1152_128_s_B_VcJz           |     9|
|252   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_373   |     9|
|253   |      B_V_2_10_U                       |FC_1152_128_s_B_VcJz_242       |     3|
|254   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_372   |     3|
|255   |      B_V_2_11_U                       |FC_1152_128_s_B_VcJz_243       |    18|
|256   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_371   |    18|
|257   |      B_V_2_12_U                       |FC_1152_128_s_B_VcJz_244       |     3|
|258   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_370   |     3|
|259   |      B_V_2_13_U                       |FC_1152_128_s_B_VcJz_245       |     2|
|260   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_369   |     2|
|261   |      B_V_2_14_U                       |FC_1152_128_s_B_VcJz_246       |     5|
|262   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_368   |     5|
|263   |      B_V_2_15_U                       |FC_1152_128_s_B_VcJz_247       |    10|
|264   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_367   |    10|
|265   |      B_V_2_16_U                       |FC_1152_128_s_B_VcJz_248       |     2|
|266   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_366   |     2|
|267   |      B_V_2_17_U                       |FC_1152_128_s_B_VcJz_249       |     3|
|268   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_365   |     3|
|269   |      B_V_2_18_U                       |FC_1152_128_s_B_VcJz_250       |     2|
|270   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_364   |     2|
|271   |      B_V_2_19_U                       |FC_1152_128_s_B_VcJz_251       |    27|
|272   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_363   |    27|
|273   |      B_V_2_1_U                        |FC_1152_128_s_B_VcJz_252       |     4|
|274   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_362   |     4|
|275   |      B_V_2_20_U                       |FC_1152_128_s_B_VcJz_253       |     2|
|276   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_361   |     2|
|277   |      B_V_2_21_U                       |FC_1152_128_s_B_VcJz_254       |     3|
|278   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_360   |     3|
|279   |      B_V_2_22_U                       |FC_1152_128_s_B_VcJz_255       |     3|
|280   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_359   |     3|
|281   |      B_V_2_23_U                       |FC_1152_128_s_B_VcJz_256       |    10|
|282   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_358   |    10|
|283   |      B_V_2_24_U                       |FC_1152_128_s_B_VcJz_257       |     4|
|284   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_357   |     4|
|285   |      B_V_2_25_U                       |FC_1152_128_s_B_VcJz_258       |     3|
|286   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_356   |     3|
|287   |      B_V_2_26_U                       |FC_1152_128_s_B_VcJz_259       |     2|
|288   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_355   |     2|
|289   |      B_V_2_27_U                       |FC_1152_128_s_B_VcJz_260       |    19|
|290   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_354   |    19|
|291   |      B_V_2_28_U                       |FC_1152_128_s_B_VcJz_261       |     2|
|292   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_353   |     2|
|293   |      B_V_2_29_U                       |FC_1152_128_s_B_VcJz_262       |     2|
|294   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_352   |     2|
|295   |      B_V_2_2_U                        |FC_1152_128_s_B_VcJz_263       |     2|
|296   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_351   |     2|
|297   |      B_V_2_30_U                       |FC_1152_128_s_B_VcJz_264       |     3|
|298   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_350   |     3|
|299   |      B_V_2_31_U                       |FC_1152_128_s_B_VcJz_265       |    10|
|300   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_349   |    10|
|301   |      B_V_2_32_U                       |FC_1152_128_s_B_VcJz_266       |     5|
|302   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_348   |     5|
|303   |      B_V_2_33_U                       |FC_1152_128_s_B_VcJz_267       |     4|
|304   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_347   |     4|
|305   |      B_V_2_34_U                       |FC_1152_128_s_B_VcJz_268       |     4|
|306   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_346   |     4|
|307   |      B_V_2_35_U                       |FC_1152_128_s_B_VcJz_269       |    27|
|308   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_345   |    27|
|309   |      B_V_2_36_U                       |FC_1152_128_s_B_VcJz_270       |     2|
|310   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_344   |     2|
|311   |      B_V_2_37_U                       |FC_1152_128_s_B_VcJz_271       |     2|
|312   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_343   |     2|
|313   |      B_V_2_38_U                       |FC_1152_128_s_B_VcJz_272       |     3|
|314   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_342   |     3|
|315   |      B_V_2_39_U                       |FC_1152_128_s_B_VcJz_273       |    10|
|316   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_341   |    10|
|317   |      B_V_2_3_U                        |FC_1152_128_s_B_VcJz_274       |    27|
|318   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_340   |    27|
|319   |      B_V_2_40_U                       |FC_1152_128_s_B_VcJz_275       |     3|
|320   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_339   |     3|
|321   |      B_V_2_41_U                       |FC_1152_128_s_B_VcJz_276       |     2|
|322   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_338   |     2|
|323   |      B_V_2_42_U                       |FC_1152_128_s_B_VcJz_277       |     3|
|324   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_337   |     3|
|325   |      B_V_2_43_U                       |FC_1152_128_s_B_VcJz_278       |    18|
|326   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_336   |    18|
|327   |      B_V_2_44_U                       |FC_1152_128_s_B_VcJz_279       |     5|
|328   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_335   |     5|
|329   |      B_V_2_45_U                       |FC_1152_128_s_B_VcJz_280       |     2|
|330   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_334   |     2|
|331   |      B_V_2_46_U                       |FC_1152_128_s_B_VcJz_281       |     3|
|332   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_333   |     3|
|333   |      B_V_2_47_U                       |FC_1152_128_s_B_VcJz_282       |    10|
|334   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_332   |    10|
|335   |      B_V_2_48_U                       |FC_1152_128_s_B_VcJz_283       |     2|
|336   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_331   |     2|
|337   |      B_V_2_49_U                       |FC_1152_128_s_B_VcJz_284       |     3|
|338   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_330   |     3|
|339   |      B_V_2_4_U                        |FC_1152_128_s_B_VcJz_285       |     4|
|340   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_329   |     4|
|341   |      B_V_2_50_U                       |FC_1152_128_s_B_VcJz_286       |     2|
|342   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_328   |     2|
|343   |      B_V_2_51_U                       |FC_1152_128_s_B_VcJz_287       |    35|
|344   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_327   |    35|
|345   |      B_V_2_52_U                       |FC_1152_128_s_B_VcJz_288       |     2|
|346   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_326   |     2|
|347   |      B_V_2_53_U                       |FC_1152_128_s_B_VcJz_289       |     3|
|348   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_325   |     3|
|349   |      B_V_2_54_U                       |FC_1152_128_s_B_VcJz_290       |     5|
|350   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_324   |     5|
|351   |      B_V_2_55_U                       |FC_1152_128_s_B_VcJz_291       |    10|
|352   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_323   |    10|
|353   |      B_V_2_56_U                       |FC_1152_128_s_B_VcJz_292       |     2|
|354   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_322   |     2|
|355   |      B_V_2_57_U                       |FC_1152_128_s_B_VcJz_293       |     3|
|356   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_321   |     3|
|357   |      B_V_2_58_U                       |FC_1152_128_s_B_VcJz_294       |     2|
|358   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_320   |     2|
|359   |      B_V_2_59_U                       |FC_1152_128_s_B_VcJz_295       |    19|
|360   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_319   |    19|
|361   |      B_V_2_5_U                        |FC_1152_128_s_B_VcJz_296       |     2|
|362   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_318   |     2|
|363   |      B_V_2_60_U                       |FC_1152_128_s_B_VcJz_297       |     2|
|364   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_317   |     2|
|365   |      B_V_2_61_U                       |FC_1152_128_s_B_VcJz_298       |     3|
|366   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_316   |     3|
|367   |      B_V_2_62_U                       |FC_1152_128_s_B_VcJz_299       |     2|
|368   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_315   |     2|
|369   |      B_V_2_63_U                       |FC_1152_128_s_B_VcJz_300       |    12|
|370   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_314   |    12|
|371   |      B_V_2_6_U                        |FC_1152_128_s_B_VcJz_301       |     3|
|372   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_313   |     3|
|373   |      B_V_2_7_U                        |FC_1152_128_s_B_VcJz_302       |    10|
|374   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_312   |    10|
|375   |      B_V_2_8_U                        |FC_1152_128_s_B_VcJz_303       |     3|
|376   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram_311   |     3|
|377   |      B_V_2_9_U                        |FC_1152_128_s_B_VcJz_304       |     2|
|378   |        FC_1152_128_s_B_VcJz_ram_U     |FC_1152_128_s_B_VcJz_ram       |     2|
|379   |      cnn_urem_11ns_6nsbBo_U137        |cnn_urem_11ns_6nsbBo_305       |   206|
|380   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_309   |   206|
|381   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_310 |   195|
|382   |      cnn_urem_11ns_6nsbBo_U140        |cnn_urem_11ns_6nsbBo_306       |   206|
|383   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_307   |   206|
|384   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_308 |   195|
|385   |    FC_128_10_U0                       |FC_128_10_s                    |  1440|
|386   |      A_V_3_0_U                        |FC_128_10_s_A_V_3_0            |    13|
|387   |        FC_128_10_s_A_V_3_0_ram_U      |FC_128_10_s_A_V_3_0_ram_178    |    13|
|388   |      A_V_3_1_U                        |FC_128_10_s_A_V_3_0_160        |    11|
|389   |        FC_128_10_s_A_V_3_0_ram_U      |FC_128_10_s_A_V_3_0_ram_177    |    11|
|390   |      A_V_3_2_U                        |FC_128_10_s_A_V_3_0_161        |    11|
|391   |        FC_128_10_s_A_V_3_0_ram_U      |FC_128_10_s_A_V_3_0_ram_176    |    11|
|392   |      A_V_3_3_U                        |FC_128_10_s_A_V_3_0_162        |    27|
|393   |        FC_128_10_s_A_V_3_0_ram_U      |FC_128_10_s_A_V_3_0_ram_175    |    27|
|394   |      A_V_3_4_U                        |FC_128_10_s_A_V_3_0_163        |    11|
|395   |        FC_128_10_s_A_V_3_0_ram_U      |FC_128_10_s_A_V_3_0_ram_174    |    11|
|396   |      A_V_3_5_U                        |FC_128_10_s_A_V_3_0_164        |    11|
|397   |        FC_128_10_s_A_V_3_0_ram_U      |FC_128_10_s_A_V_3_0_ram_173    |    11|
|398   |      A_V_3_6_U                        |FC_128_10_s_A_V_3_0_165        |    11|
|399   |        FC_128_10_s_A_V_3_0_ram_U      |FC_128_10_s_A_V_3_0_ram_172    |    11|
|400   |      A_V_3_7_U                        |FC_128_10_s_A_V_3_0_166        |    19|
|401   |        FC_128_10_s_A_V_3_0_ram_U      |FC_128_10_s_A_V_3_0_ram_171    |    19|
|402   |      A_V_3_8_U                        |FC_128_10_s_A_V_3_0_167        |    15|
|403   |        FC_128_10_s_A_V_3_0_ram_U      |FC_128_10_s_A_V_3_0_ram        |    15|
|404   |      A_V_3_9_U                        |FC_128_10_s_A_V_3_9            |    23|
|405   |        FC_128_10_s_A_V_3_9_ram_U      |FC_128_10_s_A_V_3_9_ram        |    23|
|406   |      B_V_3_9_U                        |FC_128_10_s_B_V_3_9            |    22|
|407   |        FC_128_10_s_B_V_3_9_ram_U      |FC_128_10_s_B_V_3_9_ram        |    22|
|408   |      cnn_urem_8ns_5ns_dMK_U151        |cnn_urem_8ns_5ns_dMK           |   102|
|409   |        cnn_urem_8ns_5ns_dMK_div_U     |cnn_urem_8ns_5ns_dMK_div_169   |   102|
|410   |          cnn_urem_8ns_5ns_dMK_div_u_0 |cnn_urem_8ns_5ns_dMK_div_u_170 |    97|
|411   |      cnn_urem_8ns_5ns_dMK_U152        |cnn_urem_8ns_5ns_dMK_168       |   102|
|412   |        cnn_urem_8ns_5ns_dMK_div_U     |cnn_urem_8ns_5ns_dMK_div       |   102|
|413   |          cnn_urem_8ns_5ns_dMK_div_u_0 |cnn_urem_8ns_5ns_dMK_div_u     |    97|
|414   |    Pool_32_24_4_U0                    |Pool_32_24_4_s                 | 14017|
|415   |      A_V_4_0_U                        |Pool_32_24_4_s_A_bck           |     2|
|416   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_159   |     2|
|417   |      A_V_4_10_U                       |Pool_32_24_4_s_A_bck_1         |     2|
|418   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_158   |     2|
|419   |      A_V_4_11_U                       |Pool_32_24_4_s_A_bck_2         |     3|
|420   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_157   |     3|
|421   |      A_V_4_12_U                       |Pool_32_24_4_s_A_bck_3         |     2|
|422   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_156   |     2|
|423   |      A_V_4_13_U                       |Pool_32_24_4_s_A_bck_4         |     2|
|424   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_155   |     2|
|425   |      A_V_4_14_U                       |Pool_32_24_4_s_A_bck_5         |     2|
|426   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_154   |     2|
|427   |      A_V_4_15_U                       |Pool_32_24_4_s_A_bck_6         |     2|
|428   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_153   |     2|
|429   |      A_V_4_16_U                       |Pool_32_24_4_s_A_bck_7         |     2|
|430   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_152   |     2|
|431   |      A_V_4_17_U                       |Pool_32_24_4_s_A_bck_8         |     2|
|432   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_151   |     2|
|433   |      A_V_4_18_U                       |Pool_32_24_4_s_A_bck_9         |     2|
|434   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_150   |     2|
|435   |      A_V_4_19_U                       |Pool_32_24_4_s_A_bck_10        |     3|
|436   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_149   |     3|
|437   |      A_V_4_1_U                        |Pool_32_24_4_s_A_bck_11        |     2|
|438   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_148   |     2|
|439   |      A_V_4_20_U                       |Pool_32_24_4_s_A_bck_12        |     2|
|440   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_147   |     2|
|441   |      A_V_4_21_U                       |Pool_32_24_4_s_A_bck_13        |     3|
|442   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_146   |     3|
|443   |      A_V_4_22_U                       |Pool_32_24_4_s_A_bck_14        |     3|
|444   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_145   |     3|
|445   |      A_V_4_23_U                       |Pool_32_24_4_s_A_bck_15        |   220|
|446   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_144   |   220|
|447   |      A_V_4_2_U                        |Pool_32_24_4_s_A_bck_16        |     2|
|448   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_143   |     2|
|449   |      A_V_4_3_U                        |Pool_32_24_4_s_A_bck_17        |     3|
|450   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_142   |     3|
|451   |      A_V_4_4_U                        |Pool_32_24_4_s_A_bck_18        |     2|
|452   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_141   |     2|
|453   |      A_V_4_5_U                        |Pool_32_24_4_s_A_bck_19        |     2|
|454   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_140   |     2|
|455   |      A_V_4_6_U                        |Pool_32_24_4_s_A_bck_20        |     2|
|456   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_139   |     2|
|457   |      A_V_4_7_U                        |Pool_32_24_4_s_A_bck_21        |     3|
|458   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_138   |     3|
|459   |      A_V_4_8_U                        |Pool_32_24_4_s_A_bck_22        |     2|
|460   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_137   |     2|
|461   |      A_V_4_9_U                        |Pool_32_24_4_s_A_bck_23        |     2|
|462   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram       |     2|
|463   |      cnn_mux_2432_8_1_1_U42           |cnn_mux_2432_8_1_1             |    80|
|464   |      cnn_mux_2432_8_1_1_U43           |cnn_mux_2432_8_1_1_24          |    80|
|465   |      cnn_mux_2432_8_1_1_U44           |cnn_mux_2432_8_1_1_25          |    80|
|466   |      cnn_mux_2432_8_1_1_U46           |cnn_mux_2432_8_1_1_26          |    80|
|467   |      cnn_mux_2432_8_1_1_U48           |cnn_mux_2432_8_1_1_27          |    80|
|468   |      cnn_mux_2432_8_1_1_U50           |cnn_mux_2432_8_1_1_28          |    80|
|469   |      cnn_mux_2432_8_1_1_U52           |cnn_mux_2432_8_1_1_29          |    80|
|470   |      cnn_mux_2432_8_1_1_U53           |cnn_mux_2432_8_1_1_30          |    80|
|471   |      cnn_mux_2432_8_1_1_U54           |cnn_mux_2432_8_1_1_31          |    80|
|472   |      cnn_mux_2432_8_1_1_U55           |cnn_mux_2432_8_1_1_32          |    80|
|473   |      cnn_mux_2432_8_1_1_U56           |cnn_mux_2432_8_1_1_33          |    80|
|474   |      cnn_mux_2432_8_1_1_U57           |cnn_mux_2432_8_1_1_34          |    80|
|475   |      cnn_mux_2432_8_1_1_U59           |cnn_mux_2432_8_1_1_35          |    80|
|476   |      cnn_mux_2432_8_1_1_U61           |cnn_mux_2432_8_1_1_36          |    80|
|477   |      cnn_mux_2432_8_1_1_U62           |cnn_mux_2432_8_1_1_37          |    80|
|478   |      cnn_mux_2432_8_1_1_U63           |cnn_mux_2432_8_1_1_38          |    80|
|479   |      cnn_mux_2464_8_1_1_U58           |cnn_mux_2464_8_1_1             |    80|
|480   |      cnn_mux_2464_8_1_1_U64           |cnn_mux_2464_8_1_1_39          |    80|
|481   |      cnn_mux_2464_8_1_1_U66           |cnn_mux_2464_8_1_1_40          |    80|
|482   |      cnn_mux_2464_8_1_1_U68           |cnn_mux_2464_8_1_1_41          |    80|
|483   |      cnn_mux_2464_8_1_1_U70           |cnn_mux_2464_8_1_1_42          |    80|
|484   |      cnn_mux_2464_8_1_1_U72           |cnn_mux_2464_8_1_1_43          |    80|
|485   |      cnn_mux_2464_8_1_1_U74           |cnn_mux_2464_8_1_1_44          |    80|
|486   |      cnn_mux_2464_8_1_1_U76           |cnn_mux_2464_8_1_1_45          |    80|
|487   |      cnn_mux_2464_8_1_1_U78           |cnn_mux_2464_8_1_1_46          |    80|
|488   |      cnn_mux_2464_8_1_1_U80           |cnn_mux_2464_8_1_1_47          |    80|
|489   |      cnn_mux_2464_8_1_1_U82           |cnn_mux_2464_8_1_1_48          |    80|
|490   |      cnn_mux_2464_8_1_1_U84           |cnn_mux_2464_8_1_1_49          |    80|
|491   |      cnn_mux_2464_8_1_1_U86           |cnn_mux_2464_8_1_1_50          |    80|
|492   |      cnn_mux_2464_8_1_1_U88           |cnn_mux_2464_8_1_1_51          |    80|
|493   |      cnn_mux_2464_8_1_1_U90           |cnn_mux_2464_8_1_1_52          |    80|
|494   |      cnn_urem_10ns_6nsbAo_U28         |cnn_urem_10ns_6nsbAo           |   169|
|495   |        cnn_urem_10ns_6nsbAo_div_U     |cnn_urem_10ns_6nsbAo_div       |   169|
|496   |          cnn_urem_10ns_6nsbAo_div_u_0 |cnn_urem_10ns_6nsbAo_div_u     |   159|
|497   |      cnn_urem_11ns_6nsbBo_U29         |cnn_urem_11ns_6nsbBo           |   205|
|498   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_135   |   205|
|499   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_136 |   195|
|500   |      cnn_urem_11ns_6nsbBo_U30         |cnn_urem_11ns_6nsbBo_53        |   197|
|501   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_133   |   197|
|502   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_134 |   188|
|503   |      cnn_urem_11ns_6nsbBo_U31         |cnn_urem_11ns_6nsbBo_54        |   188|
|504   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_131   |   188|
|505   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_132 |   179|
|506   |      cnn_urem_11ns_6nsbBo_U32         |cnn_urem_11ns_6nsbBo_55        |   183|
|507   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_129   |   183|
|508   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_130 |   175|
|509   |      cnn_urem_11ns_6nsbBo_U45         |cnn_urem_11ns_6nsbBo_56        |   204|
|510   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_127   |   204|
|511   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_128 |   194|
|512   |      cnn_urem_11ns_6nsbBo_U60         |cnn_urem_11ns_6nsbBo_57        |   206|
|513   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_125   |   206|
|514   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_126 |   196|
|515   |      cnn_urem_11ns_6nsbBo_U65         |cnn_urem_11ns_6nsbBo_58        |   204|
|516   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_123   |   204|
|517   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_124 |   194|
|518   |      cnn_urem_11ns_6nsbBo_U67         |cnn_urem_11ns_6nsbBo_59        |   204|
|519   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_121   |   204|
|520   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_122 |   194|
|521   |      cnn_urem_11ns_6nsbBo_U69         |cnn_urem_11ns_6nsbBo_60        |   204|
|522   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_119   |   204|
|523   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_120 |   194|
|524   |      cnn_urem_11ns_6nsbBo_U71         |cnn_urem_11ns_6nsbBo_61        |   204|
|525   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_117   |   204|
|526   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_118 |   194|
|527   |      cnn_urem_11ns_6nsbBo_U73         |cnn_urem_11ns_6nsbBo_62        |   208|
|528   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_115   |   208|
|529   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_116 |   198|
|530   |      cnn_urem_11ns_6nsbBo_U75         |cnn_urem_11ns_6nsbBo_63        |   207|
|531   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_113   |   207|
|532   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_114 |   197|
|533   |      cnn_urem_11ns_6nsbBo_U77         |cnn_urem_11ns_6nsbBo_64        |   204|
|534   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_111   |   204|
|535   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_112 |   194|
|536   |      cnn_urem_11ns_6nsbBo_U79         |cnn_urem_11ns_6nsbBo_65        |   207|
|537   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_109   |   207|
|538   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_110 |   197|
|539   |      cnn_urem_11ns_6nsbBo_U81         |cnn_urem_11ns_6nsbBo_66        |   205|
|540   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_107   |   205|
|541   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_108 |   195|
|542   |      cnn_urem_11ns_6nsbBo_U83         |cnn_urem_11ns_6nsbBo_67        |   203|
|543   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_105   |   203|
|544   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_106 |   193|
|545   |      cnn_urem_11ns_6nsbBo_U85         |cnn_urem_11ns_6nsbBo_68        |   206|
|546   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_103   |   206|
|547   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_104 |   196|
|548   |      cnn_urem_11ns_6nsbBo_U87         |cnn_urem_11ns_6nsbBo_69        |   203|
|549   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_101   |   203|
|550   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_102 |   193|
|551   |      cnn_urem_11ns_6nsbBo_U89         |cnn_urem_11ns_6nsbBo_70        |   204|
|552   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div       |   204|
|553   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u     |   194|
|554   |      cnn_urem_12s_6ns_bCo_U33         |cnn_urem_12s_6ns_bCo           |   244|
|555   |        cnn_urem_12s_6ns_bCo_div_U     |cnn_urem_12s_6ns_bCo_div_99    |   244|
|556   |          cnn_urem_12s_6ns_bCo_div_u_0 |cnn_urem_12s_6ns_bCo_div_u_100 |   234|
|557   |      cnn_urem_12s_6ns_bCo_U35         |cnn_urem_12s_6ns_bCo_71        |   222|
|558   |        cnn_urem_12s_6ns_bCo_div_U     |cnn_urem_12s_6ns_bCo_div_97    |   222|
|559   |          cnn_urem_12s_6ns_bCo_div_u_0 |cnn_urem_12s_6ns_bCo_div_u_98  |   213|
|560   |      cnn_urem_12s_6ns_bCo_U36         |cnn_urem_12s_6ns_bCo_72        |   222|
|561   |        cnn_urem_12s_6ns_bCo_div_U     |cnn_urem_12s_6ns_bCo_div_95    |   222|
|562   |          cnn_urem_12s_6ns_bCo_div_u_0 |cnn_urem_12s_6ns_bCo_div_u_96  |   214|
|563   |      cnn_urem_12s_6ns_bCo_U37         |cnn_urem_12s_6ns_bCo_73        |   241|
|564   |        cnn_urem_12s_6ns_bCo_div_U     |cnn_urem_12s_6ns_bCo_div_93    |   241|
|565   |          cnn_urem_12s_6ns_bCo_div_u_0 |cnn_urem_12s_6ns_bCo_div_u_94  |   231|
|566   |      cnn_urem_12s_6ns_bCo_U39         |cnn_urem_12s_6ns_bCo_74        |   222|
|567   |        cnn_urem_12s_6ns_bCo_div_U     |cnn_urem_12s_6ns_bCo_div_91    |   222|
|568   |          cnn_urem_12s_6ns_bCo_div_u_0 |cnn_urem_12s_6ns_bCo_div_u_92  |   213|
|569   |      cnn_urem_12s_6ns_bCo_U40         |cnn_urem_12s_6ns_bCo_75        |   221|
|570   |        cnn_urem_12s_6ns_bCo_div_U     |cnn_urem_12s_6ns_bCo_div_89    |   221|
|571   |          cnn_urem_12s_6ns_bCo_div_u_0 |cnn_urem_12s_6ns_bCo_div_u_90  |   213|
|572   |      cnn_urem_12s_6ns_bCo_U41         |cnn_urem_12s_6ns_bCo_76        |   241|
|573   |        cnn_urem_12s_6ns_bCo_div_U     |cnn_urem_12s_6ns_bCo_div_87    |   241|
|574   |          cnn_urem_12s_6ns_bCo_div_u_0 |cnn_urem_12s_6ns_bCo_div_u_88  |   231|
|575   |      cnn_urem_12s_6ns_bCo_U49         |cnn_urem_12s_6ns_bCo_77        |   222|
|576   |        cnn_urem_12s_6ns_bCo_div_U     |cnn_urem_12s_6ns_bCo_div_85    |   222|
|577   |          cnn_urem_12s_6ns_bCo_div_u_0 |cnn_urem_12s_6ns_bCo_div_u_86  |   213|
|578   |      cnn_urem_12s_6ns_bCo_U51         |cnn_urem_12s_6ns_bCo_78        |   225|
|579   |        cnn_urem_12s_6ns_bCo_div_U     |cnn_urem_12s_6ns_bCo_div       |   225|
|580   |          cnn_urem_12s_6ns_bCo_div_u_0 |cnn_urem_12s_6ns_bCo_div_u     |   217|
|581   |      cnn_urem_13ns_6nsbDo_U34         |cnn_urem_13ns_6nsbDo           |   274|
|582   |        cnn_urem_13ns_6nsbDo_div_U     |cnn_urem_13ns_6nsbDo_div_83    |   274|
|583   |          cnn_urem_13ns_6nsbDo_div_u_0 |cnn_urem_13ns_6nsbDo_div_u_84  |   265|
|584   |      cnn_urem_13ns_6nsbDo_U38         |cnn_urem_13ns_6nsbDo_79        |   276|
|585   |        cnn_urem_13ns_6nsbDo_div_U     |cnn_urem_13ns_6nsbDo_div_81    |   276|
|586   |          cnn_urem_13ns_6nsbDo_div_u_0 |cnn_urem_13ns_6nsbDo_div_u_82  |   267|
|587   |      cnn_urem_13ns_6nsbDo_U47         |cnn_urem_13ns_6nsbDo_80        |   276|
|588   |        cnn_urem_13ns_6nsbDo_div_U     |cnn_urem_13ns_6nsbDo_div       |   276|
|589   |          cnn_urem_13ns_6nsbDo_div_u_0 |cnn_urem_13ns_6nsbDo_div_u     |   267|
|590   |    connect_0_V_V_U                    |fifo_w8_d1000_A                |   120|
|591   |    connect_1_V_V_U                    |fifo_w8_d15000_A               |   134|
|592   |    connect_2_V_V_U                    |fifo_w8_d20000_A               |   187|
|593   |    connect_3_V_V_U                    |fifo_w8_d2000_A                |   128|
|594   |    connect_4_V_V_U                    |fifo_w8_d1000_A_0              |   122|
|595   |    connect_5_V_V_U                    |fifo_w8_d500_A                 |   115|
|596   |    start_for_AXI_DMAdTL_U             |start_for_AXI_DMAdTL           |    10|
|597   |    start_for_Conv_16dPK_U             |start_for_Conv_16dPK           |    10|
|598   |    start_for_Conv_1_dOK_U             |start_for_Conv_1_dOK           |    10|
|599   |    start_for_FC_1152dRK_U             |start_for_FC_1152dRK           |    12|
|600   |    start_for_FC_128_dSL_U             |start_for_FC_128_dSL           |    10|
|601   |    start_for_Pool_32dQK_U             |start_for_Pool_32dQK           |    10|
+------+---------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:17 ; elapsed = 00:05:37 . Memory (MB): peak = 1279.566 ; gain = 924.906
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1673 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:34 ; elapsed = 00:05:11 . Memory (MB): peak = 1279.566 ; gain = 490.609
Synthesis Optimization Complete : Time (s): cpu = 00:05:17 ; elapsed = 00:05:37 . Memory (MB): peak = 1279.566 ; gain = 924.906
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3718 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 932 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 204 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 364 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 364 instances

INFO: [Common 17-83] Releasing license: Synthesis
750 Infos, 508 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:31 ; elapsed = 00:05:53 . Memory (MB): peak = 1279.566 ; gain = 936.379
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/system_cnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1279.566 ; gain = 0.000
