
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+932 (git sha1 65f197e2, clang 6.0.0-1ubuntu2 -fPIC -Os)


-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: ./uart_transmitter.v
Parsing formal SystemVerilog input from `./uart_transmitter.v' to AST representation.
Storing AST representation for module `$abstract\uart_transmitter'.
Successfully finished Verilog frontend.

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_transmitter'.
Generating RTLIL representation for module `\uart_transmitter'.

2.2.1. Analyzing design hierarchy..
Top module:  \uart_transmitter

2.2.2. Analyzing design hierarchy..
Top module:  \uart_transmitter
Removing unused module `$abstract\uart_transmitter'.
Removed 1 unused modules.
Module uart_transmitter directly or indirectly contains formal properties -> setting "keep" attribute.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$./uart_transmitter.v:170$173 in module uart_transmitter.
Marked 5 switch rules as full_case in process $proc$./uart_transmitter.v:95$55 in module uart_transmitter.
Marked 1 switch rules as full_case in process $proc$./uart_transmitter.v:61$52 in module uart_transmitter.
Removed 1 dead cases from process $proc$./uart_transmitter.v:32$44 in module uart_transmitter.
Marked 1 switch rules as full_case in process $proc$./uart_transmitter.v:32$44 in module uart_transmitter.
Removed a total of 1 dead cases.

2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 4 redundant assignments.
Promoted 56 assignments to connections.

2.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:166$251'.
  Set init value: $formal$./uart_transmitter.v:166$43_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:165$249'.
  Set init value: $formal$./uart_transmitter.v:165$42_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:164$247'.
  Set init value: $formal$./uart_transmitter.v:164$41_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:159$245'.
  Set init value: $formal$./uart_transmitter.v:159$40_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:156$243'.
  Set init value: $formal$./uart_transmitter.v:156$39_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:155$241'.
  Set init value: $formal$./uart_transmitter.v:155$38_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:150$239'.
  Set init value: $formal$./uart_transmitter.v:150$37_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:148$237'.
  Set init value: $formal$./uart_transmitter.v:148$36_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:146$235'.
  Set init value: $formal$./uart_transmitter.v:146$35_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:144$233'.
  Set init value: $formal$./uart_transmitter.v:144$34_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:142$231'.
  Set init value: $formal$./uart_transmitter.v:142$33_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:124$229'.
  Set init value: $formal$./uart_transmitter.v:124$32_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:122$227'.
  Set init value: $formal$./uart_transmitter.v:122$31_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:120$225'.
  Set init value: $formal$./uart_transmitter.v:120$30_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:118$223'.
  Set init value: $formal$./uart_transmitter.v:118$29_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:116$221'.
  Set init value: $formal$./uart_transmitter.v:116$28_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:114$219'.
  Set init value: $formal$./uart_transmitter.v:114$27_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:111$217'.
  Set init value: $formal$./uart_transmitter.v:111$26_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:107$215'.
  Set init value: $formal$./uart_transmitter.v:107$25_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:106$213'.
  Set init value: $formal$./uart_transmitter.v:106$24_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:105$211'.
  Set init value: $formal$./uart_transmitter.v:105$23_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:104$209'.
  Set init value: $formal$./uart_transmitter.v:104$22_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:103$207'.
  Set init value: $formal$./uart_transmitter.v:103$21_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:98$205'.
  Set init value: $formal$./uart_transmitter.v:98$20_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:94$204'.
  Set init value: \f_TX_COUNTER = 4'0000
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:92$202'.
  Set init value: \f_PAST_VALID = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:23$201'.
  Set init value: \r_CURRENT_STATE = 2'00
  Set init value: \r_NEXT_STATE = 2'00
  Set init value: \r_BIT_COUNT = 3'000
  Set init value: \r_DATA_REG = 8'00000000

2.3.5. Executing PROC_ARST pass (detect async resets in processes).

2.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:166$251'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:165$249'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:164$247'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:159$245'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:156$243'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:155$241'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:150$239'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:148$237'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:146$235'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:144$233'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:142$231'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:124$229'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:122$227'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:120$225'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:118$223'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:116$221'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:114$219'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:111$217'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:107$215'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:106$213'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:105$211'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:104$209'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:103$207'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:98$205'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:94$204'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:93$203'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:92$202'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:23$201'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:170$173'.
     1/1: $0\f_TX_COUNTER[3:0]
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
     1/46: $0$formal$./uart_transmitter.v:103$21_EN[0:0]$78
     2/46: $0$formal$./uart_transmitter.v:103$21_CHECK[0:0]$77
     3/46: $0$formal$./uart_transmitter.v:104$22_EN[0:0]$80
     4/46: $0$formal$./uart_transmitter.v:104$22_CHECK[0:0]$79
     5/46: $0$formal$./uart_transmitter.v:105$23_EN[0:0]$82
     6/46: $0$formal$./uart_transmitter.v:105$23_CHECK[0:0]$81
     7/46: $0$formal$./uart_transmitter.v:106$24_EN[0:0]$84
     8/46: $0$formal$./uart_transmitter.v:106$24_CHECK[0:0]$83
     9/46: $0$formal$./uart_transmitter.v:107$25_EN[0:0]$86
    10/46: $0$formal$./uart_transmitter.v:107$25_CHECK[0:0]$85
    11/46: $0$formal$./uart_transmitter.v:111$26_EN[0:0]$88
    12/46: $0$formal$./uart_transmitter.v:111$26_CHECK[0:0]$87
    13/46: $0$formal$./uart_transmitter.v:114$27_EN[0:0]$90
    14/46: $0$formal$./uart_transmitter.v:114$27_CHECK[0:0]$89
    15/46: $0$formal$./uart_transmitter.v:116$28_EN[0:0]$92
    16/46: $0$formal$./uart_transmitter.v:116$28_CHECK[0:0]$91
    17/46: $0$formal$./uart_transmitter.v:118$29_EN[0:0]$94
    18/46: $0$formal$./uart_transmitter.v:118$29_CHECK[0:0]$93
    19/46: $0$formal$./uart_transmitter.v:120$30_EN[0:0]$96
    20/46: $0$formal$./uart_transmitter.v:120$30_CHECK[0:0]$95
    21/46: $0$formal$./uart_transmitter.v:122$31_EN[0:0]$98
    22/46: $0$formal$./uart_transmitter.v:122$31_CHECK[0:0]$97
    23/46: $0$formal$./uart_transmitter.v:124$32_EN[0:0]$100
    24/46: $0$formal$./uart_transmitter.v:124$32_CHECK[0:0]$99
    25/46: $0$formal$./uart_transmitter.v:142$33_EN[0:0]$102
    26/46: $0$formal$./uart_transmitter.v:142$33_CHECK[0:0]$101
    27/46: $0$formal$./uart_transmitter.v:144$34_EN[0:0]$104
    28/46: $0$formal$./uart_transmitter.v:144$34_CHECK[0:0]$103
    29/46: $0$formal$./uart_transmitter.v:146$35_EN[0:0]$106
    30/46: $0$formal$./uart_transmitter.v:146$35_CHECK[0:0]$105
    31/46: $0$formal$./uart_transmitter.v:148$36_EN[0:0]$108
    32/46: $0$formal$./uart_transmitter.v:148$36_CHECK[0:0]$107
    33/46: $0$formal$./uart_transmitter.v:150$37_EN[0:0]$110
    34/46: $0$formal$./uart_transmitter.v:150$37_CHECK[0:0]$109
    35/46: $0$formal$./uart_transmitter.v:155$38_EN[0:0]$112
    36/46: $0$formal$./uart_transmitter.v:155$38_CHECK[0:0]$111
    37/46: $0$formal$./uart_transmitter.v:156$39_EN[0:0]$114
    38/46: $0$formal$./uart_transmitter.v:156$39_CHECK[0:0]$113
    39/46: $0$formal$./uart_transmitter.v:159$40_EN[0:0]$116
    40/46: $0$formal$./uart_transmitter.v:159$40_CHECK[0:0]$115
    41/46: $0$formal$./uart_transmitter.v:164$41_EN[0:0]$118
    42/46: $0$formal$./uart_transmitter.v:164$41_CHECK[0:0]$117
    43/46: $0$formal$./uart_transmitter.v:165$42_EN[0:0]$120
    44/46: $0$formal$./uart_transmitter.v:165$42_CHECK[0:0]$119
    45/46: $0$formal$./uart_transmitter.v:166$43_EN[0:0]$122
    46/46: $0$formal$./uart_transmitter.v:166$43_CHECK[0:0]$121
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:61$52'.
     1/3: $0\o_TX[0:0]
     2/3: $0\r_BIT_COUNT[2:0]
     3/3: $0\r_DATA_REG[7:0]
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:56$50'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:51$48'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:32$44'.
     1/1: $1\r_NEXT_STATE[1:0]

2.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\uart_transmitter.\f_TX_DATA' from process `\uart_transmitter.$proc$./uart_transmitter.v:93$203'.
No latch inferred for signal `\uart_transmitter.\o_TX_BUSY' from process `\uart_transmitter.$proc$./uart_transmitter.v:56$50'.
No latch inferred for signal `\uart_transmitter.\r_NEXT_STATE' from process `\uart_transmitter.$proc$./uart_transmitter.v:32$44'.

2.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\uart_transmitter.\f_TX_COUNTER' using process `\uart_transmitter.$proc$./uart_transmitter.v:170$173'.
  created $dff cell `$procdff$582' with positive edge clock.
Creating register for signal `\uart_transmitter.\f_PAST_VALID' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$583' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:98$1$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$584' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:99$2$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$585' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:101$3$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$586' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:107$4$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$587' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:111$5$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$588' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:113$6$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$589' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:115$7$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$590' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:117$8$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$591' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:118$9$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$592' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:141$10$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$593' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:143$11$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$594' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:153$12$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$595' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:155$13$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$596' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:156$14$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$597' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:159$15$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$598' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:162$16$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$599' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:164$17$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$600' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:165$18$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$601' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:166$19$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$602' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:98$20_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$603' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:98$20_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$604' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:103$21_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$605' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:103$21_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$606' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:104$22_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$607' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:104$22_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$608' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:105$23_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$609' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:105$23_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$610' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:106$24_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$611' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:106$24_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$612' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:107$25_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$613' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:107$25_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$614' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:111$26_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$615' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:111$26_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$616' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:114$27_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$617' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:114$27_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$618' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:116$28_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$619' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:116$28_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$620' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:118$29_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$621' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:118$29_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$622' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:120$30_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$623' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:120$30_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$624' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:122$31_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$625' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:122$31_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$626' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:124$32_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$627' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:124$32_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$628' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:142$33_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$629' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:142$33_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$630' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:144$34_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$631' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:144$34_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$632' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:146$35_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$633' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:146$35_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$634' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:148$36_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$635' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:148$36_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$636' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:150$37_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$637' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:150$37_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$638' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:155$38_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$639' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:155$38_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$640' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:156$39_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$641' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:156$39_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$642' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:159$40_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$643' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:159$40_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$644' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:164$41_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$645' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:164$41_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$646' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:165$42_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$647' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:165$42_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$648' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:166$43_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$649' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:166$43_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
  created $dff cell `$procdff$650' with positive edge clock.
Creating register for signal `\uart_transmitter.\o_TX' using process `\uart_transmitter.$proc$./uart_transmitter.v:61$52'.
  created $dff cell `$procdff$651' with positive edge clock.
Creating register for signal `\uart_transmitter.\r_BIT_COUNT' using process `\uart_transmitter.$proc$./uart_transmitter.v:61$52'.
  created $dff cell `$procdff$652' with positive edge clock.
Creating register for signal `\uart_transmitter.\r_DATA_REG' using process `\uart_transmitter.$proc$./uart_transmitter.v:61$52'.
  created $dff cell `$procdff$653' with positive edge clock.
Creating register for signal `\uart_transmitter.\r_CURRENT_STATE' using process `\uart_transmitter.$proc$./uart_transmitter.v:51$48'.
  created $dff cell `$procdff$654' with positive edge clock.

2.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:166$251'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:165$249'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:164$247'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:159$245'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:156$243'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:155$241'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:150$239'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:148$237'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:146$235'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:144$233'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:142$231'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:124$229'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:122$227'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:120$225'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:118$223'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:116$221'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:114$219'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:111$217'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:107$215'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:106$213'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:105$211'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:104$209'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:103$207'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:98$205'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:94$204'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:93$203'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:92$202'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:23$201'.
Found and cleaned up 1 empty switch in `\uart_transmitter.$proc$./uart_transmitter.v:170$173'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:170$173'.
Found and cleaned up 13 empty switches in `\uart_transmitter.$proc$./uart_transmitter.v:95$55'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:95$55'.
Found and cleaned up 1 empty switch in `\uart_transmitter.$proc$./uart_transmitter.v:61$52'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:61$52'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:56$50'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:51$48'.
Found and cleaned up 1 empty switch in `\uart_transmitter.$proc$./uart_transmitter.v:32$44'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:32$44'.
Cleaned up 16 empty switches.

2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_transmitter.
<suppressed ~15 debug messages>

2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_transmitter..
Removed 0 unused cells and 234 unused wires.
<suppressed ~1 debug messages>

2.6. Executing CHECK pass (checking for obvious problems).
checking module uart_transmitter..
found and reported 0 problems.

2.7. Executing OPT pass (performing simple optimizations).

2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_transmitter.

2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_transmitter'.
<suppressed ~126 debug messages>
Removed a total of 42 cells.

2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uart_transmitter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~52 debug messages>

2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uart_transmitter.
    New input vector for $reduce_or cell $reduce_or$./uart_transmitter.v:58$51: { \r_CURRENT_STATE [0] \r_CURRENT_STATE [1] }
    New ctrl vector for $pmux cell $procmux$562: { $eq$./uart_transmitter.v:147$152_Y $eq$./uart_transmitter.v:142$147_Y $auto$opt_reduce.cc:132:opt_mux$656 }
    New ctrl vector for $pmux cell $procmux$567: { $eq$./uart_transmitter.v:142$147_Y $auto$opt_reduce.cc:132:opt_mux$658 }
    New ctrl vector for $pmux cell $procmux$572: { $eq$./uart_transmitter.v:105$132_Y $auto$opt_reduce.cc:132:opt_mux$660 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$657: { $eq$./uart_transmitter.v:105$132_Y $eq$./uart_transmitter.v:145$150_Y $eq$./uart_transmitter.v:147$152_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$659: { $eq$./uart_transmitter.v:142$147_Y $eq$./uart_transmitter.v:145$150_Y $eq$./uart_transmitter.v:147$152_Y }
  Optimizing cells in module \uart_transmitter.
Performed a total of 6 changes.

2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_transmitter'.
<suppressed ~72 debug messages>
Removed a total of 24 cells.

2.7.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_transmitter..
Removed 0 unused cells and 66 unused wires.
<suppressed ~11 debug messages>

2.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_transmitter.

2.7.9. Rerunning OPT passes. (Maybe there is more to do..)

2.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uart_transmitter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~45 debug messages>

2.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uart_transmitter.
Performed a total of 0 changes.

2.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_transmitter'.
Removed a total of 0 cells.

2.7.13. Executing OPT_RMDFF pass (remove dff with constant values).

2.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_transmitter..

2.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_transmitter.

2.7.16. Finished OPT passes. (There is nothing left to do.)

2.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from mux cell uart_transmitter.$ternary$./uart_transmitter.v:37$45 ($mux).
Removed top 1 bits (of 2) from mux cell uart_transmitter.$ternary$./uart_transmitter.v:43$47 ($mux).
Removed top 1 bits (of 2) from port B of cell uart_transmitter.$eq$./uart_transmitter.v:115$139 ($eq).
Removed top 1 bits (of 2) from port B of cell uart_transmitter.$eq$./uart_transmitter.v:147$152 ($eq).
Removed top 28 bits (of 32) from port B of cell uart_transmitter.$le$./uart_transmitter.v:150$154 ($le).
Removed top 31 bits (of 32) from port B of cell uart_transmitter.$add$./uart_transmitter.v:156$159 ($add).
Removed top 28 bits (of 32) from port Y of cell uart_transmitter.$add$./uart_transmitter.v:156$159 ($add).
Removed top 28 bits (of 32) from port B of cell uart_transmitter.$eq$./uart_transmitter.v:156$160 ($eq).
Removed top 31 bits (of 32) from port B of cell uart_transmitter.$and$./uart_transmitter.v:162$164 ($and).
Removed top 31 bits (of 32) from port Y of cell uart_transmitter.$and$./uart_transmitter.v:162$164 ($and).
Removed top 31 bits (of 32) from port B of cell uart_transmitter.$and$./uart_transmitter.v:162$166 ($and).
Removed top 31 bits (of 32) from port Y of cell uart_transmitter.$and$./uart_transmitter.v:162$166 ($and).
Removed top 31 bits (of 32) from port B of cell uart_transmitter.$add$./uart_transmitter.v:173$176 ($add).
Removed top 28 bits (of 32) from port Y of cell uart_transmitter.$add$./uart_transmitter.v:173$176 ($add).
Removed top 28 bits (of 32) from wire uart_transmitter.$add$./uart_transmitter.v:156$159_Y.
Removed top 28 bits (of 32) from wire uart_transmitter.$add$./uart_transmitter.v:173$176_Y.
Removed top 1 bits (of 2) from wire uart_transmitter.$ternary$./uart_transmitter.v:37$45_Y.
Removed top 1 bits (of 2) from wire uart_transmitter.$ternary$./uart_transmitter.v:43$47_Y.

2.9. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

2.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_transmitter..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

2.11. Executing MEMORY_COLLECT pass (generating $mem cells).

2.12. Executing OPT pass (performing simple optimizations).

2.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_transmitter.
<suppressed ~2 debug messages>

2.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_transmitter'.
Removed a total of 0 cells.

2.12.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_transmitter..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

2.12.5. Finished fast OPT passes.

2.13. Printing statistics.

=== uart_transmitter ===

   Number of wires:                214
   Number of wire bits:            306
   Number of public wires:          13
   Number of public wire bits:      41
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                233
     $add                            3
     $assert                        19
     $assume                         4
     $cover                          1
     $dff                           51
     $eq                            15
     $le                             1
     $logic_and                      7
     $logic_not                      8
     $mux                          110
     $ne                             2
     $not                            1
     $pmux                           4
     $reduce_bool                    1
     $reduce_or                      4
     $shiftx                         2

2.14. Executing CHECK pass (checking for obvious problems).
checking module uart_transmitter..
found and reported 0 problems.

3. Executing MEMORY_NORDFF pass (extracting $dff cells from $mem).

4. Executing ASYNC2SYNC pass.

5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_transmitter..
Removed 5 unused cells and 4 unused wires.
<suppressed ~6 debug messages>

6. Executing SETUNDEF pass (replace undef values with defined constants).

7. Executing OPT pass (performing simple optimizations).

7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_transmitter.

7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_transmitter'.
Removed a total of 0 cells.

7.3. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec $formal$./uart_transmitter.v:164$41_EN = 1'0 to constant driver in module uart_transmitter.
Promoted 1 init specs to constant drivers.

7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_transmitter..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

7.5. Rerunning OPT passes. (Removed registers in this run.)

7.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_transmitter.

7.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_transmitter'.
Removed a total of 0 cells.

7.8. Executing OPT_RMDFF pass (remove dff with constant values).

7.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_transmitter..

7.10. Finished fast OPT passes.

8. Executing CHECK pass (checking for obvious problems).
checking module uart_transmitter..
found and reported 0 problems.

9. Executing HIERARCHY pass (managing design hierarchy).

9.1. Analyzing design hierarchy..
Top module:  \uart_transmitter

9.2. Analyzing design hierarchy..
Top module:  \uart_transmitter
Removed 0 unused modules.
Module uart_transmitter directly or indirectly contains formal properties -> setting "keep" attribute.

10. Executing ILANG backend.
Output filename: ../model/design.il

End of script. Logfile hash: 9e7cbb9e62
CPU: user 0.16s system 0.00s, MEM: 45.94 MB total, 11.28 MB resident
Yosys 0.9+932 (git sha1 65f197e2, clang 6.0.0-1ubuntu2 -fPIC -Os)
Time spent: 27% 8x opt_clean (0 sec), 17% 7x opt_expr (0 sec), ...
