=====
SETUP
5.489
5.596
11.085
RESET_n_s2
2.162
2.394
uart_rx_inst/n6_s0
3.308
3.679
uart_rx_inst/receive_buf_7_s6
4.339
4.710
uart_rx_inst/receive_buf_7_s3
4.719
5.046
uart_rx_inst/receive_buf_3_s0
5.596
=====
SETUP
5.492
5.593
11.085
RESET_n_s2
2.162
2.394
uart_rx_inst/n6_s0
3.308
3.679
uart_rx_inst/receive_buf_7_s6
4.339
4.710
uart_rx_inst/receive_buf_7_s3
4.719
5.046
uart_rx_inst/receive_buf_0_s0
5.593
=====
SETUP
5.492
5.593
11.085
RESET_n_s2
2.162
2.394
uart_rx_inst/n6_s0
3.308
3.679
uart_rx_inst/receive_buf_7_s6
4.339
4.710
uart_rx_inst/receive_buf_7_s3
4.719
5.046
uart_rx_inst/receive_buf_7_s0
5.593
=====
SETUP
5.671
5.414
11.085
RESET_n_s2
2.162
2.394
uart_rx_inst/n6_s0
3.308
3.679
uart_rx_inst/receive_buf_7_s6
4.339
4.710
uart_rx_inst/cycle_cnt_15_s5
4.719
5.046
uart_rx_inst/cycle_cnt_0_s0
5.414
=====
SETUP
5.671
5.414
11.085
RESET_n_s2
2.162
2.394
uart_rx_inst/n6_s0
3.308
3.679
uart_rx_inst/receive_buf_7_s6
4.339
4.710
uart_rx_inst/cycle_cnt_15_s5
4.719
5.046
uart_rx_inst/cycle_cnt_1_s0
5.414
=====
SETUP
5.671
5.414
11.085
RESET_n_s2
2.162
2.394
uart_rx_inst/n6_s0
3.308
3.679
uart_rx_inst/receive_buf_7_s6
4.339
4.710
uart_rx_inst/cycle_cnt_15_s5
4.719
5.046
uart_rx_inst/cycle_cnt_2_s0
5.414
=====
SETUP
5.671
5.414
11.085
RESET_n_s2
2.162
2.394
uart_rx_inst/n6_s0
3.308
3.679
uart_rx_inst/receive_buf_7_s6
4.339
4.710
uart_rx_inst/cycle_cnt_15_s5
4.719
5.046
uart_rx_inst/cycle_cnt_3_s0
5.414
=====
SETUP
5.671
5.414
11.085
RESET_n_s2
2.162
2.394
uart_rx_inst/n6_s0
3.308
3.679
uart_rx_inst/receive_buf_7_s6
4.339
4.710
uart_rx_inst/cycle_cnt_15_s5
4.719
5.046
uart_rx_inst/cycle_cnt_5_s0
5.414
=====
SETUP
5.672
5.413
11.085
RESET_n_s2
2.162
2.394
uart_rx_inst/n6_s0
3.308
3.679
uart_rx_inst/receive_buf_7_s6
4.339
4.710
uart_rx_inst/receive_buf_7_s3
4.719
5.046
uart_rx_inst/receive_buf_1_s0
5.413
=====
SETUP
5.672
5.413
11.085
RESET_n_s2
2.162
2.394
uart_rx_inst/n6_s0
3.308
3.679
uart_rx_inst/receive_buf_7_s6
4.339
4.710
uart_rx_inst/receive_buf_7_s3
4.719
5.046
uart_rx_inst/receive_buf_2_s0
5.413
=====
SETUP
5.672
5.413
11.085
RESET_n_s2
2.162
2.394
uart_rx_inst/n6_s0
3.308
3.679
uart_rx_inst/receive_buf_7_s6
4.339
4.710
uart_rx_inst/receive_buf_7_s3
4.719
5.046
uart_rx_inst/receive_buf_4_s0
5.413
=====
SETUP
5.672
5.413
11.085
RESET_n_s2
2.162
2.394
uart_rx_inst/n6_s0
3.308
3.679
uart_rx_inst/receive_buf_7_s6
4.339
4.710
uart_rx_inst/receive_buf_7_s3
4.719
5.046
uart_rx_inst/receive_buf_5_s0
5.413
=====
SETUP
5.672
5.413
11.085
RESET_n_s2
2.162
2.394
uart_rx_inst/n6_s0
3.308
3.679
uart_rx_inst/receive_buf_7_s6
4.339
4.710
uart_rx_inst/receive_buf_7_s3
4.719
5.046
uart_rx_inst/receive_buf_6_s0
5.413
=====
SETUP
5.676
5.409
11.085
RESET_n_s2
2.162
2.394
uart_rx_inst/n6_s0
3.308
3.679
uart_rx_inst/receive_buf_7_s6
4.339
4.710
uart_rx_inst/receive_buf_7_s3
4.719
5.046
uart_rx_inst/bit_cnt_0_s0
5.409
=====
SETUP
5.676
5.409
11.085
RESET_n_s2
2.162
2.394
uart_rx_inst/n6_s0
3.308
3.679
uart_rx_inst/receive_buf_7_s6
4.339
4.710
uart_rx_inst/receive_buf_7_s3
4.719
5.046
uart_rx_inst/bit_cnt_1_s0
5.409
=====
SETUP
5.676
5.409
11.085
RESET_n_s2
2.162
2.394
uart_rx_inst/n6_s0
3.308
3.679
uart_rx_inst/receive_buf_7_s6
4.339
4.710
uart_rx_inst/receive_buf_7_s3
4.719
5.046
uart_rx_inst/bit_cnt_2_s0
5.409
=====
SETUP
5.676
5.409
11.085
RESET_n_s2
2.162
2.394
uart_rx_inst/n6_s0
3.308
3.679
uart_rx_inst/receive_buf_7_s6
4.339
4.710
uart_rx_inst/receive_buf_7_s3
4.719
5.046
uart_rx_inst/bit_cnt_3_s0
5.409
=====
SETUP
5.842
5.243
11.085
RESET_n_s2
2.162
2.394
uart_rx_inst/n6_s0
3.308
3.679
uart_rx_inst/receive_buf_7_s6
4.339
4.710
uart_rx_inst/cycle_cnt_15_s5
4.719
5.046
uart_rx_inst/cycle_cnt_4_s0
5.243
=====
SETUP
5.842
5.243
11.085
RESET_n_s2
2.162
2.394
uart_rx_inst/n6_s0
3.308
3.679
uart_rx_inst/receive_buf_7_s6
4.339
4.710
uart_rx_inst/cycle_cnt_15_s5
4.719
5.046
uart_rx_inst/cycle_cnt_6_s0
5.243
=====
SETUP
5.842
5.243
11.085
RESET_n_s2
2.162
2.394
uart_rx_inst/n6_s0
3.308
3.679
uart_rx_inst/receive_buf_7_s6
4.339
4.710
uart_rx_inst/cycle_cnt_15_s5
4.719
5.046
uart_rx_inst/cycle_cnt_8_s0
5.243
=====
SETUP
5.842
5.243
11.085
RESET_n_s2
2.162
2.394
uart_rx_inst/n6_s0
3.308
3.679
uart_rx_inst/receive_buf_7_s6
4.339
4.710
uart_rx_inst/cycle_cnt_15_s5
4.719
5.046
uart_rx_inst/cycle_cnt_9_s0
5.243
=====
SETUP
5.842
5.243
11.085
RESET_n_s2
2.162
2.394
uart_rx_inst/n6_s0
3.308
3.679
uart_rx_inst/receive_buf_7_s6
4.339
4.710
uart_rx_inst/cycle_cnt_15_s5
4.719
5.046
uart_rx_inst/cycle_cnt_10_s0
5.243
=====
SETUP
5.842
5.243
11.085
RESET_n_s2
2.162
2.394
uart_rx_inst/n6_s0
3.308
3.679
uart_rx_inst/receive_buf_7_s6
4.339
4.710
uart_rx_inst/cycle_cnt_15_s5
4.719
5.046
uart_rx_inst/cycle_cnt_11_s0
5.243
=====
SETUP
5.842
5.243
11.085
RESET_n_s2
2.162
2.394
uart_rx_inst/n6_s0
3.308
3.679
uart_rx_inst/receive_buf_7_s6
4.339
4.710
uart_rx_inst/cycle_cnt_15_s5
4.719
5.046
uart_rx_inst/cycle_cnt_13_s0
5.243
=====
SETUP
5.842
5.243
11.085
RESET_n_s2
2.162
2.394
uart_rx_inst/n6_s0
3.308
3.679
uart_rx_inst/receive_buf_7_s6
4.339
4.710
uart_rx_inst/cycle_cnt_15_s5
4.719
5.046
uart_rx_inst/cycle_cnt_14_s0
5.243
=====
HOLD
0.070
2.219
2.149
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_7_s0
1.539
1.741
n230_s6
1.987
2.219
io_data_7_s0
2.219
=====
HOLD
0.085
2.234
2.149
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_4_s0
1.539
1.741
n233_s6
2.002
2.234
io_data_4_s0
2.234
=====
HOLD
0.092
2.240
2.149
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_ready_s0
1.539
1.741
LED_G_4_s0
2.240
=====
HOLD
0.097
2.246
2.149
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_0_s0
1.539
1.741
n237_s6
2.014
2.246
io_data_0_s0
2.246
=====
HOLD
0.207
2.356
2.149
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_6_s0
1.539
1.741
n231_s6
2.124
2.356
io_data_6_s0
2.356
=====
HOLD
0.215
2.364
2.149
sys_clk_ibuf
0.000
0.675
uart_tx_inst/tx_ready_s2
1.539
1.740
LED_B_4_s0
2.364
=====
HOLD
0.234
2.383
2.149
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_2_s0
1.539
1.741
n235_s6
2.151
2.383
io_data_2_s0
2.383
=====
HOLD
0.308
2.457
2.149
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_5_s0
1.539
1.741
n232_s6
2.113
2.457
io_data_5_s0
2.457
=====
HOLD
0.319
2.468
2.149
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_3_s0
1.539
1.741
n234_s6
2.124
2.468
io_data_3_s0
2.468
=====
HOLD
0.333
2.482
2.149
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_1_s0
1.539
1.741
n236_s6
2.250
2.482
io_data_1_s0
2.482
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
uart_tx_inst/bit_cnt_3_s0
1.539
1.741
uart_tx_inst/n134_s1
1.744
1.976
uart_tx_inst/bit_cnt_3_s0
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_11_s0
1.539
1.741
uart_rx_inst/n231_s6
1.744
1.976
uart_rx_inst/cycle_cnt_11_s0
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_15_s0
1.539
1.741
uart_rx_inst/n227_s6
1.744
1.976
uart_rx_inst/cycle_cnt_15_s0
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
uart_rx_inst/bit_cnt_3_s0
1.539
1.741
uart_rx_inst/n223_s6
1.744
1.976
uart_rx_inst/bit_cnt_3_s0
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
onboard_rgb_led/sout_s4
1.539
1.741
onboard_rgb_led/n298_s15
1.744
1.976
onboard_rgb_led/sout_s4
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
onboard_rgb_led/bit_count_3_s0
1.539
1.741
onboard_rgb_led/n319_s9
1.744
1.976
onboard_rgb_led/bit_count_3_s0
1.976
=====
HOLD
0.425
2.539
2.114
reset_cnt_0_s1
2.103
2.305
n77_s3
2.307
2.539
reset_cnt_0_s1
2.539
=====
HOLD
0.425
2.539
2.114
reset_cnt_2_s0
2.103
2.305
n75_s
2.307
2.539
reset_cnt_2_s0
2.539
=====
HOLD
0.425
2.539
2.114
reset_cnt_6_s0
2.103
2.305
n71_s
2.307
2.539
reset_cnt_6_s0
2.539
=====
HOLD
0.427
1.977
1.550
sys_clk_ibuf
0.000
0.675
uart_tx_inst/tx_ready_s2
1.539
1.741
uart_tx_inst/n195_s3
1.745
1.977
uart_tx_inst/tx_ready_s2
1.977
=====
HOLD
0.427
1.977
1.550
sys_clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_2_s0
1.539
1.741
uart_tx_inst/n160_s3
1.745
1.977
uart_tx_inst/cycle_cnt_2_s0
1.977
=====
HOLD
0.427
1.977
1.550
sys_clk_ibuf
0.000
0.675
uart_tx_inst/bit_cnt_1_s0
1.539
1.741
uart_tx_inst/n136_s1
1.745
1.977
uart_tx_inst/bit_cnt_1_s0
1.977
=====
HOLD
0.427
1.977
1.550
sys_clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_0_s0
1.539
1.741
uart_rx_inst/n242_s6
1.745
1.977
uart_rx_inst/cycle_cnt_0_s0
1.977
=====
HOLD
0.427
1.977
1.550
sys_clk_ibuf
0.000
0.675
onboard_rgb_led/clk_count_14_s1
1.539
1.741
onboard_rgb_led/n303_s15
1.745
1.977
onboard_rgb_led/clk_count_14_s1
1.977
=====
HOLD
0.428
1.978
1.550
sys_clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_12_s0
1.539
1.741
uart_tx_inst/n150_s1
1.746
1.978
uart_tx_inst/cycle_cnt_12_s0
1.978
