Timing Analyzer report for ex25
Tue Dec 12 11:50:01 2006
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'altpll0:\use_dll:dll|altpll:altpll_component|_clk0'
  6. Clock Setup: 'mtx_clk_pad_i'
  7. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  8. Clock Setup: 'mrx_clk_pad_i'
  9. Clock Hold: 'altpll0:\use_dll:dll|altpll:altpll_component|_clk0'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+
; Type                                                              ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                                                                                                                ; To                                                                                                                                                                                    ; From Clock                                         ; To Clock                                           ; Failed Paths ;
+-------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+
; Worst-case tsu                                                    ; N/A       ; None                             ; 19.065 ns                        ; SRAM1_DB[10]                                                                                                                                                                                                        ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                                                    ; --                                                 ; clk_50MHz                                          ; 0            ;
; Worst-case tco                                                    ; N/A       ; None                             ; 34.144 ns                        ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg7 ; SRAM1_ADR[14]                                                                                                                                                                         ; clk_50MHz                                          ; --                                                 ; 0            ;
; Worst-case tpd                                                    ; N/A       ; None                             ; 24.887 ns                        ; SRAM1_DB[13]                                                                                                                                                                                                        ; SRAM1_ADR[14]                                                                                                                                                                         ; --                                                 ; --                                                 ; 0            ;
; Worst-case th                                                     ; N/A       ; None                             ; 3.006 ns                         ; altera_internal_jtag                                                                                                                                                                                                ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; --                                                 ; altera_internal_jtag~TCKUTAP                       ; 0            ;
; Clock Setup: 'altpll0:\use_dll:dll|altpll:altpll_component|_clk0' ; 10.515 ns ; 25.00 MHz ( period = 40.000 ns ) ; 33.92 MHz ( period = 29.485 ns ) ; SRAM1_DB[10]                                                                                                                                                                                                        ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                                                    ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                       ; N/A       ; None                             ; 74.31 MHz ( period = 13.458 ns ) ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                         ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                                                          ; altera_internal_jtag~TCKUTAP                       ; altera_internal_jtag~TCKUTAP                       ; 0            ;
; Clock Setup: 'mtx_clk_pad_i'                                      ; N/A       ; None                             ; 78.98 MHz ( period = 12.662 ns ) ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]                                                                                                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14]                                                                                 ; mtx_clk_pad_i                                      ; mtx_clk_pad_i                                      ; 0            ;
; Clock Setup: 'mrx_clk_pad_i'                                      ; N/A       ; None                             ; 81.05 MHz ( period = 12.338 ns ) ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]                                                                                                               ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[15]                                                                 ; mrx_clk_pad_i                                      ; mrx_clk_pad_i                                      ; 0            ;
; Clock Hold: 'altpll0:\use_dll:dll|altpll:altpll_component|_clk0'  ; 0.633 ns  ; 25.00 MHz ( period = 40.000 ns ) ; N/A                              ; Graphiccard:\use_cg:GC|lineStart[8]                                                                                                                                                                                 ; Graphiccard:\use_cg:GC|lineStart[8]                                                                                                                                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                                      ;           ;                                  ;                                  ;                                                                                                                                                                                                                     ;                                                                                                                                                                                       ;                                                    ;                                                    ; 0            ;
+-------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                 ;
+-------------------------------------------------------+--------------------+----------------------------------------------------+----------+-------------+
; Option                                                ; Setting            ; From                                               ; To       ; Entity Name ;
+-------------------------------------------------------+--------------------+----------------------------------------------------+----------+-------------+
; Device Name                                           ; EP1C12F256C6       ;                                                    ;          ;             ;
; Timing Models                                         ; Final              ;                                                    ;          ;             ;
; Number of source nodes to report per destination node ; 10                 ;                                                    ;          ;             ;
; Number of destination nodes to report                 ; 10                 ;                                                    ;          ;             ;
; Number of paths to report                             ; 200                ;                                                    ;          ;             ;
; Report Minimum Timing Checks                          ; Off                ;                                                    ;          ;             ;
; Use Fast Timing Models                                ; Off                ;                                                    ;          ;             ;
; Report IO Paths Separately                            ; Off                ;                                                    ;          ;             ;
; Default hold multicycle                               ; Same As Multicycle ;                                                    ;          ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                                                    ;          ;             ;
; Cut off read during write signal paths                ; On                 ;                                                    ;          ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                                                    ;          ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                                                    ;          ;             ;
; Ignore Clock Settings                                 ; Off                ;                                                    ;          ;             ;
; Analyze latches as synchronous elements               ; On                 ;                                                    ;          ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;                                                    ;          ;             ;
; Enable Clock Latency                                  ; Off                ;                                                    ;          ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;                                                    ;          ;             ;
; Input Minimum Delay                                   ; 12 ns              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; SRAM1_DB ;             ;
; Input Minimum Delay                                   ; 12 ns              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; SRAM2_DB ;             ;
+-------------------------------------------------------+--------------------+----------------------------------------------------+----------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                      ;
+----------------------------------------------------+--------------------+------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                    ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+----------------------------------------------------+--------------------+------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+-----------+--------------+
; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ;                    ; PLL output ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; clk_50MHz ; 1                     ; 2                   ; -1.580 ns ;              ;
; clk_50MHz                                          ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
; mtx_clk_pad_i                                      ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
; altera_internal_jtag~TCKUTAP                       ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
; mrx_clk_pad_i                                      ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
+----------------------------------------------------+--------------------+------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+-----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:\use_dll:dll|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From         ; To                                                                                                                                                         ; From Clock                                         ; To Clock                                           ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 10.515 ns                               ; 33.92 MHz ( period = 29.485 ns )                    ; SRAM1_DB[10] ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 19.395 ns               ;
; 10.632 ns                               ; 34.05 MHz ( period = 29.368 ns )                    ; SRAM1_DB[10] ; T8052:u0|T51:core51|SFR_RData_r[6]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 19.278 ns               ;
; 10.770 ns                               ; 34.21 MHz ( period = 29.230 ns )                    ; SRAM1_DB[13] ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 19.140 ns               ;
; 10.822 ns                               ; 34.27 MHz ( period = 29.178 ns )                    ; SRAM1_DB[5]  ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 19.088 ns               ;
; 10.848 ns                               ; 34.30 MHz ( period = 29.152 ns )                    ; SRAM1_DB[10] ; T8052:u0|T51:core51|SFR_RData_r[4]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 19.062 ns               ;
; 10.887 ns                               ; 34.35 MHz ( period = 29.113 ns )                    ; SRAM1_DB[13] ; T8052:u0|T51:core51|SFR_RData_r[6]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 19.023 ns               ;
; 10.939 ns                               ; 34.41 MHz ( period = 29.061 ns )                    ; SRAM1_DB[5]  ; T8052:u0|T51:core51|SFR_RData_r[6]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.971 ns               ;
; 10.960 ns                               ; 34.44 MHz ( period = 29.040 ns )                    ; SRAM1_DB[14] ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.950 ns               ;
; 11.026 ns                               ; 34.51 MHz ( period = 28.974 ns )                    ; SRAM1_DB[2]  ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.884 ns               ;
; 11.103 ns                               ; 34.61 MHz ( period = 28.897 ns )                    ; SRAM1_DB[13] ; T8052:u0|T51:core51|SFR_RData_r[4]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.807 ns               ;
; 11.136 ns                               ; 34.65 MHz ( period = 28.864 ns )                    ; SRAM1_DB[13] ; T8052:u0|T51:core51|PC[14]                                                                                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.774 ns               ;
; 11.143 ns                               ; 34.65 MHz ( period = 28.857 ns )                    ; SRAM1_DB[2]  ; T8052:u0|T51:core51|SFR_RData_r[6]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.767 ns               ;
; 11.145 ns                               ; 34.66 MHz ( period = 28.855 ns )                    ; SRAM1_DB[14] ; T8052:u0|T51:core51|SFR_RData_r[6]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.765 ns               ;
; 11.155 ns                               ; 34.67 MHz ( period = 28.845 ns )                    ; SRAM1_DB[5]  ; T8052:u0|T51:core51|SFR_RData_r[4]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.755 ns               ;
; 11.188 ns                               ; 34.71 MHz ( period = 28.812 ns )                    ; SRAM1_DB[5]  ; T8052:u0|T51:core51|PC[14]                                                                                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.722 ns               ;
; 11.230 ns                               ; 34.76 MHz ( period = 28.770 ns )                    ; SRAM1_DB[11] ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.680 ns               ;
; 11.245 ns                               ; 34.78 MHz ( period = 28.755 ns )                    ; SRAM1_DB[11] ; T8052:u0|T51:core51|PC[14]                                                                                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.665 ns               ;
; 11.261 ns                               ; 34.80 MHz ( period = 28.739 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 18.615 ns               ;
; 11.303 ns                               ; 34.85 MHz ( period = 28.697 ns )                    ; SRAM1_DB[1]  ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.607 ns               ;
; 11.305 ns                               ; 34.85 MHz ( period = 28.695 ns )                    ; SRAM1_DB[9]  ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.605 ns               ;
; 11.313 ns                               ; 34.86 MHz ( period = 28.687 ns )                    ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 18.563 ns               ;
; 11.321 ns                               ; 34.87 MHz ( period = 28.679 ns )                    ; SRAM1_DB[12] ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.589 ns               ;
; 11.347 ns                               ; 34.90 MHz ( period = 28.653 ns )                    ; SRAM1_DB[11] ; T8052:u0|T51:core51|SFR_RData_r[6]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.563 ns               ;
; 11.358 ns                               ; 34.91 MHz ( period = 28.642 ns )                    ; SRAM1_DB[13] ; T8052:u0|T51:core51|PC[13]                                                                                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.552 ns               ;
; 11.359 ns                               ; 34.91 MHz ( period = 28.641 ns )                    ; SRAM1_DB[2]  ; T8052:u0|T51:core51|SFR_RData_r[4]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.551 ns               ;
; 11.361 ns                               ; 34.92 MHz ( period = 28.639 ns )                    ; SRAM1_DB[14] ; T8052:u0|T51:core51|SFR_RData_r[4]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.549 ns               ;
; 11.370 ns                               ; 34.93 MHz ( period = 28.630 ns )                    ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 18.506 ns               ;
; 11.410 ns                               ; 34.98 MHz ( period = 28.590 ns )                    ; SRAM1_DB[5]  ; T8052:u0|T51:core51|PC[13]                                                                                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.500 ns               ;
; 11.420 ns                               ; 34.99 MHz ( period = 28.580 ns )                    ; SRAM1_DB[1]  ; T8052:u0|T51:core51|SFR_RData_r[6]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.490 ns               ;
; 11.422 ns                               ; 34.99 MHz ( period = 28.578 ns )                    ; SRAM1_DB[15] ; T8052:u0|T51:core51|PC[14]                                                                                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.488 ns               ;
; 11.422 ns                               ; 34.99 MHz ( period = 28.578 ns )                    ; SRAM1_DB[9]  ; T8052:u0|T51:core51|SFR_RData_r[6]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.488 ns               ;
; 11.436 ns                               ; 35.01 MHz ( period = 28.564 ns )                    ; SRAM1_DB[7]  ; T8052:u0|T51:core51|PC[14]                                                                                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.474 ns               ;
; 11.438 ns                               ; 35.01 MHz ( period = 28.562 ns )                    ; SRAM1_DB[12] ; T8052:u0|T51:core51|SFR_RData_r[6]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.472 ns               ;
; 11.457 ns                               ; 35.03 MHz ( period = 28.543 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 18.419 ns               ;
; 11.467 ns                               ; 35.05 MHz ( period = 28.533 ns )                    ; SRAM1_DB[11] ; T8052:u0|T51:core51|PC[13]                                                                                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.443 ns               ;
; 11.509 ns                               ; 35.10 MHz ( period = 28.491 ns )                    ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 18.367 ns               ;
; 11.528 ns                               ; 35.12 MHz ( period = 28.472 ns )                    ; SRAM1_DB[10] ; T8052:u0|T51:core51|SFR_RData_r[0]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.382 ns               ;
; 11.547 ns                               ; 35.15 MHz ( period = 28.453 ns )                    ; SRAM1_DB[15] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 18.329 ns               ;
; 11.561 ns                               ; 35.16 MHz ( period = 28.439 ns )                    ; SRAM1_DB[7]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 18.315 ns               ;
; 11.563 ns                               ; 35.17 MHz ( period = 28.437 ns )                    ; SRAM1_DB[11] ; T8052:u0|T51:core51|SFR_RData_r[4]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.347 ns               ;
; 11.566 ns                               ; 35.17 MHz ( period = 28.434 ns )                    ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 18.310 ns               ;
; 11.598 ns                               ; 35.21 MHz ( period = 28.402 ns )                    ; SRAM1_DB[13] ; T8052:u0|ROM_RAM_EN_O                                                                                                                                      ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.312 ns               ;
; 11.600 ns                               ; 35.21 MHz ( period = 28.400 ns )                    ; SRAM1_DB[13] ; T8052:u0|boot_rom_en                                                                                                                                       ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.310 ns               ;
; 11.601 ns                               ; 35.21 MHz ( period = 28.399 ns )                    ; SRAM1_DB[13] ; T8052:u0|mux_sel_r[0]                                                                                                                                      ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.309 ns               ;
; 11.614 ns                               ; 35.23 MHz ( period = 28.386 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 18.262 ns               ;
; 11.636 ns                               ; 35.26 MHz ( period = 28.364 ns )                    ; SRAM1_DB[1]  ; T8052:u0|T51:core51|SFR_RData_r[4]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.274 ns               ;
; 11.638 ns                               ; 35.26 MHz ( period = 28.362 ns )                    ; SRAM1_DB[9]  ; T8052:u0|T51:core51|SFR_RData_r[4]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.272 ns               ;
; 11.644 ns                               ; 35.27 MHz ( period = 28.356 ns )                    ; SRAM1_DB[15] ; T8052:u0|T51:core51|PC[13]                                                                                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.266 ns               ;
; 11.650 ns                               ; 35.27 MHz ( period = 28.350 ns )                    ; SRAM1_DB[5]  ; T8052:u0|ROM_RAM_EN_O                                                                                                                                      ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.260 ns               ;
; 11.652 ns                               ; 35.28 MHz ( period = 28.348 ns )                    ; SRAM1_DB[5]  ; T8052:u0|boot_rom_en                                                                                                                                       ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.258 ns               ;
; 11.653 ns                               ; 35.28 MHz ( period = 28.347 ns )                    ; SRAM1_DB[5]  ; T8052:u0|mux_sel_r[0]                                                                                                                                      ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.257 ns               ;
; 11.654 ns                               ; 35.28 MHz ( period = 28.346 ns )                    ; SRAM1_DB[12] ; T8052:u0|T51:core51|SFR_RData_r[4]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.256 ns               ;
; 11.658 ns                               ; 35.28 MHz ( period = 28.342 ns )                    ; SRAM1_DB[7]  ; T8052:u0|T51:core51|PC[13]                                                                                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.252 ns               ;
; 11.666 ns                               ; 35.29 MHz ( period = 28.334 ns )                    ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 18.210 ns               ;
; 11.699 ns                               ; 35.33 MHz ( period = 28.301 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 18.177 ns               ;
; 11.707 ns                               ; 35.34 MHz ( period = 28.293 ns )                    ; SRAM1_DB[11] ; T8052:u0|ROM_RAM_EN_O                                                                                                                                      ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.203 ns               ;
; 11.709 ns                               ; 35.35 MHz ( period = 28.291 ns )                    ; SRAM1_DB[11] ; T8052:u0|boot_rom_en                                                                                                                                       ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.201 ns               ;
; 11.710 ns                               ; 35.35 MHz ( period = 28.290 ns )                    ; SRAM1_DB[11] ; T8052:u0|mux_sel_r[0]                                                                                                                                      ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.200 ns               ;
; 11.723 ns                               ; 35.36 MHz ( period = 28.277 ns )                    ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 18.153 ns               ;
; 11.743 ns                               ; 35.39 MHz ( period = 28.257 ns )                    ; SRAM1_DB[15] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 18.133 ns               ;
; 11.751 ns                               ; 35.40 MHz ( period = 28.249 ns )                    ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 18.125 ns               ;
; 11.757 ns                               ; 35.41 MHz ( period = 28.243 ns )                    ; SRAM1_DB[7]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 18.119 ns               ;
; 11.780 ns                               ; 35.44 MHz ( period = 28.220 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 18.096 ns               ;
; 11.784 ns                               ; 35.44 MHz ( period = 28.216 ns )                    ; SRAM1_DB[14] ; T8052:u0|T51:core51|PC[14]                                                                                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.126 ns               ;
; 11.785 ns                               ; 35.44 MHz ( period = 28.215 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 18.091 ns               ;
; 11.802 ns                               ; 35.46 MHz ( period = 28.198 ns )                    ; SRAM1_DB[1]  ; T8052:u0|T51:core51|SFR_RData_r[0]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.108 ns               ;
; 11.804 ns                               ; 35.47 MHz ( period = 28.196 ns )                    ; SRAM1_DB[9]  ; T8052:u0|T51:core51|SFR_RData_r[0]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.106 ns               ;
; 11.808 ns                               ; 35.47 MHz ( period = 28.192 ns )                    ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 18.068 ns               ;
; 11.813 ns                               ; 35.48 MHz ( period = 28.187 ns )                    ; SRAM1_DB[3]  ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.097 ns               ;
; 11.827 ns                               ; 35.49 MHz ( period = 28.173 ns )                    ; SRAM1_DB[13] ; T8052:u0|T51:core51|PC[15]                                                                                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.083 ns               ;
; 11.828 ns                               ; 35.50 MHz ( period = 28.172 ns )                    ; SRAM1_DB[3]  ; T8052:u0|T51:core51|PC[14]                                                                                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.082 ns               ;
; 11.830 ns                               ; 35.50 MHz ( period = 28.170 ns )                    ; SRAM1_DB[6]  ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.080 ns               ;
; 11.832 ns                               ; 35.50 MHz ( period = 28.168 ns )                    ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 18.044 ns               ;
; 11.837 ns                               ; 35.51 MHz ( period = 28.163 ns )                    ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 18.039 ns               ;
; 11.879 ns                               ; 35.56 MHz ( period = 28.121 ns )                    ; SRAM1_DB[5]  ; T8052:u0|T51:core51|PC[15]                                                                                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.031 ns               ;
; 11.884 ns                               ; 35.57 MHz ( period = 28.116 ns )                    ; SRAM1_DB[15] ; T8052:u0|ROM_RAM_EN_O                                                                                                                                      ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.026 ns               ;
; 11.885 ns                               ; 35.57 MHz ( period = 28.115 ns )                    ; SRAM1_DB[10] ; T8052:u0|T51:core51|SFR_RData_r[1]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.025 ns               ;
; 11.886 ns                               ; 35.57 MHz ( period = 28.114 ns )                    ; SRAM1_DB[15] ; T8052:u0|boot_rom_en                                                                                                                                       ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.024 ns               ;
; 11.887 ns                               ; 35.57 MHz ( period = 28.113 ns )                    ; SRAM1_DB[15] ; T8052:u0|mux_sel_r[0]                                                                                                                                      ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.023 ns               ;
; 11.889 ns                               ; 35.57 MHz ( period = 28.111 ns )                    ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.987 ns               ;
; 11.894 ns                               ; 35.58 MHz ( period = 28.106 ns )                    ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.982 ns               ;
; 11.898 ns                               ; 35.58 MHz ( period = 28.102 ns )                    ; SRAM1_DB[7]  ; T8052:u0|ROM_RAM_EN_O                                                                                                                                      ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.012 ns               ;
; 11.900 ns                               ; 35.59 MHz ( period = 28.100 ns )                    ; SRAM1_DB[15] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.976 ns               ;
; 11.900 ns                               ; 35.59 MHz ( period = 28.100 ns )                    ; SRAM1_DB[7]  ; T8052:u0|boot_rom_en                                                                                                                                       ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.010 ns               ;
; 11.901 ns                               ; 35.59 MHz ( period = 28.099 ns )                    ; SRAM1_DB[7]  ; T8052:u0|mux_sel_r[0]                                                                                                                                      ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.009 ns               ;
; 11.908 ns                               ; 35.60 MHz ( period = 28.092 ns )                    ; SRAM1_DB[10] ; T8052:u0|T51:core51|PC[14]                                                                                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.002 ns               ;
; 11.909 ns                               ; 35.60 MHz ( period = 28.091 ns )                    ; SRAM1_DB[14] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.967 ns               ;
; 11.910 ns                               ; 35.60 MHz ( period = 28.090 ns )                    ; SRAM1_DB[13] ; T8052:u0|T51:core51|SFR_RData_r[0]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 18.000 ns               ;
; 11.914 ns                               ; 35.60 MHz ( period = 28.086 ns )                    ; SRAM1_DB[7]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.962 ns               ;
; 11.917 ns                               ; 35.61 MHz ( period = 28.083 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.959 ns               ;
; 11.924 ns                               ; 35.62 MHz ( period = 28.076 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg6  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.952 ns               ;
; 11.930 ns                               ; 35.63 MHz ( period = 28.070 ns )                    ; SRAM1_DB[3]  ; T8052:u0|T51:core51|SFR_RData_r[6]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 17.980 ns               ;
; 11.936 ns                               ; 35.63 MHz ( period = 28.064 ns )                    ; SRAM1_DB[11] ; T8052:u0|T51:core51|PC[15]                                                                                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 17.974 ns               ;
; 11.941 ns                               ; 35.64 MHz ( period = 28.059 ns )                    ; SRAM1_DB[4]  ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 17.969 ns               ;
; 11.953 ns                               ; 35.65 MHz ( period = 28.047 ns )                    ; SRAM1_DB[3]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.923 ns               ;
; 11.953 ns                               ; 35.65 MHz ( period = 28.047 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~porta_address_reg6  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.923 ns               ;
; 11.962 ns                               ; 35.67 MHz ( period = 28.038 ns )                    ; SRAM1_DB[5]  ; T8052:u0|T51:core51|SFR_RData_r[0]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 17.948 ns               ;
; 11.969 ns                               ; 35.67 MHz ( period = 28.031 ns )                    ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.907 ns               ;
; 11.974 ns                               ; 35.68 MHz ( period = 28.026 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.902 ns               ;
; 11.976 ns                               ; 35.68 MHz ( period = 28.024 ns )                    ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg6  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.900 ns               ;
; 11.985 ns                               ; 35.70 MHz ( period = 28.015 ns )                    ; SRAM1_DB[15] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.891 ns               ;
; 11.992 ns                               ; 35.70 MHz ( period = 28.008 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a9~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.884 ns               ;
; 11.999 ns                               ; 35.71 MHz ( period = 28.001 ns )                    ; SRAM1_DB[7]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.877 ns               ;
; 12.000 ns                               ; 35.71 MHz ( period = 28.000 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.876 ns               ;
; 12.003 ns                               ; 35.72 MHz ( period = 27.997 ns )                    ; SRAM1_DB[11] ; T8052:u0|T51:core51|SFR_RData_r[0]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 17.907 ns               ;
; 12.005 ns                               ; 35.72 MHz ( period = 27.995 ns )                    ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~porta_address_reg6  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.871 ns               ;
; 12.006 ns                               ; 35.72 MHz ( period = 27.994 ns )                    ; SRAM1_DB[14] ; T8052:u0|T51:core51|PC[13]                                                                                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 17.904 ns               ;
; 12.015 ns                               ; 35.73 MHz ( period = 27.985 ns )                    ; SRAM1_DB[6]  ; T8052:u0|T51:core51|SFR_RData_r[6]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 17.895 ns               ;
; 12.026 ns                               ; 35.75 MHz ( period = 27.974 ns )                    ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.850 ns               ;
; 12.026 ns                               ; 35.75 MHz ( period = 27.974 ns )                    ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.850 ns               ;
; 12.033 ns                               ; 35.76 MHz ( period = 27.967 ns )                    ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg6  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.843 ns               ;
; 12.033 ns                               ; 35.76 MHz ( period = 27.967 ns )                    ; SRAM1_DB[10] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.843 ns               ;
; 12.039 ns                               ; 35.76 MHz ( period = 27.961 ns )                    ; SRAM1_DB[2]  ; T8052:u0|T51:core51|SFR_RData_r[0]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 17.871 ns               ;
; 12.041 ns                               ; 35.77 MHz ( period = 27.959 ns )                    ; SRAM1_DB[14] ; T8052:u0|T51:core51|SFR_RData_r[0]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 17.869 ns               ;
; 12.043 ns                               ; 35.77 MHz ( period = 27.957 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a15~porta_address_reg4 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.833 ns               ;
; 12.044 ns                               ; 35.77 MHz ( period = 27.956 ns )                    ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a9~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.832 ns               ;
; 12.047 ns                               ; 35.77 MHz ( period = 27.953 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.829 ns               ;
; 12.047 ns                               ; 35.77 MHz ( period = 27.953 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a5~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.829 ns               ;
; 12.050 ns                               ; 35.78 MHz ( period = 27.950 ns )                    ; SRAM1_DB[3]  ; T8052:u0|T51:core51|PC[13]                                                                                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 17.860 ns               ;
; 12.052 ns                               ; 35.78 MHz ( period = 27.948 ns )                    ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.824 ns               ;
; 12.054 ns                               ; 35.78 MHz ( period = 27.946 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.822 ns               ;
; 12.058 ns                               ; 35.79 MHz ( period = 27.942 ns )                    ; SRAM1_DB[4]  ; T8052:u0|T51:core51|SFR_RData_r[6]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 17.852 ns               ;
; 12.062 ns                               ; 35.79 MHz ( period = 27.938 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.814 ns               ;
; 12.062 ns                               ; 35.79 MHz ( period = 27.938 ns )                    ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~porta_address_reg6  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.814 ns               ;
; 12.066 ns                               ; 35.80 MHz ( period = 27.934 ns )                    ; SRAM1_DB[15] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.810 ns               ;
; 12.071 ns                               ; 35.81 MHz ( period = 27.929 ns )                    ; SRAM1_DB[15] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.805 ns               ;
; 12.080 ns                               ; 35.82 MHz ( period = 27.920 ns )                    ; SRAM1_DB[7]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.796 ns               ;
; 12.083 ns                               ; 35.82 MHz ( period = 27.917 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a5~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.793 ns               ;
; 12.083 ns                               ; 35.82 MHz ( period = 27.917 ns )                    ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.793 ns               ;
; 12.085 ns                               ; 35.82 MHz ( period = 27.915 ns )                    ; SRAM1_DB[7]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.791 ns               ;
; 12.095 ns                               ; 35.84 MHz ( period = 27.905 ns )                    ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a15~porta_address_reg4 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.781 ns               ;
; 12.099 ns                               ; 35.84 MHz ( period = 27.901 ns )                    ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.777 ns               ;
; 12.099 ns                               ; 35.84 MHz ( period = 27.901 ns )                    ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a5~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.777 ns               ;
; 12.101 ns                               ; 35.84 MHz ( period = 27.899 ns )                    ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a9~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.775 ns               ;
; 12.105 ns                               ; 35.85 MHz ( period = 27.895 ns )                    ; SRAM1_DB[14] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.771 ns               ;
; 12.106 ns                               ; 35.85 MHz ( period = 27.894 ns )                    ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.770 ns               ;
; 12.109 ns                               ; 35.85 MHz ( period = 27.891 ns )                    ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.767 ns               ;
; 12.113 ns                               ; 35.86 MHz ( period = 27.887 ns )                    ; SRAM1_DB[15] ; T8052:u0|T51:core51|PC[15]                                                                                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 17.797 ns               ;
; 12.114 ns                               ; 35.86 MHz ( period = 27.886 ns )                    ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.762 ns               ;
; 12.127 ns                               ; 35.88 MHz ( period = 27.873 ns )                    ; SRAM1_DB[7]  ; T8052:u0|T51:core51|PC[15]                                                                                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 17.783 ns               ;
; 12.130 ns                               ; 35.88 MHz ( period = 27.870 ns )                    ; SRAM1_DB[10] ; T8052:u0|T51:core51|PC[13]                                                                                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 17.780 ns               ;
; 12.135 ns                               ; 35.89 MHz ( period = 27.865 ns )                    ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a5~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.741 ns               ;
; 12.146 ns                               ; 35.90 MHz ( period = 27.854 ns )                    ; SRAM1_DB[3]  ; T8052:u0|T51:core51|SFR_RData_r[4]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 17.764 ns               ;
; 12.147 ns                               ; 35.90 MHz ( period = 27.853 ns )                    ; SRAM1_DB[1]  ; T8052:u0|T51:core51|PC[14]                                                                                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 17.763 ns               ;
; 12.149 ns                               ; 35.91 MHz ( period = 27.851 ns )                    ; SRAM1_DB[9]  ; T8052:u0|T51:core51|PC[14]                                                                                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 17.761 ns               ;
; 12.149 ns                               ; 35.91 MHz ( period = 27.851 ns )                    ; SRAM1_DB[3]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.727 ns               ;
; 12.152 ns                               ; 35.91 MHz ( period = 27.848 ns )                    ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a15~porta_address_reg4 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.724 ns               ;
; 12.156 ns                               ; 35.91 MHz ( period = 27.844 ns )                    ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.720 ns               ;
; 12.156 ns                               ; 35.91 MHz ( period = 27.844 ns )                    ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a5~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.720 ns               ;
; 12.163 ns                               ; 35.92 MHz ( period = 27.837 ns )                    ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.713 ns               ;
; 12.170 ns                               ; 35.93 MHz ( period = 27.830 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg10 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.706 ns               ;
; 12.171 ns                               ; 35.93 MHz ( period = 27.829 ns )                    ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.705 ns               ;
; 12.172 ns                               ; 35.94 MHz ( period = 27.828 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.704 ns               ;
; 12.192 ns                               ; 35.96 MHz ( period = 27.808 ns )                    ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a5~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.684 ns               ;
; 12.201 ns                               ; 35.97 MHz ( period = 27.799 ns )                    ; SRAM1_DB[13] ; T8052:u0|T51:core51|SFR_RData_r[1]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 17.709 ns               ;
; 12.203 ns                               ; 35.98 MHz ( period = 27.797 ns )                    ; SRAM1_DB[15] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.673 ns               ;
; 12.210 ns                               ; 35.98 MHz ( period = 27.790 ns )                    ; SRAM1_DB[15] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg6  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.666 ns               ;
; 12.212 ns                               ; 35.99 MHz ( period = 27.788 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~porta_address_reg9  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.664 ns               ;
; 12.217 ns                               ; 35.99 MHz ( period = 27.783 ns )                    ; SRAM1_DB[7]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.659 ns               ;
; 12.220 ns                               ; 36.00 MHz ( period = 27.780 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a5~porta_address_reg6  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.656 ns               ;
; 12.222 ns                               ; 36.00 MHz ( period = 27.778 ns )                    ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg10 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.654 ns               ;
; 12.224 ns                               ; 36.00 MHz ( period = 27.776 ns )                    ; SRAM1_DB[7]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg6  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.652 ns               ;
; 12.224 ns                               ; 36.00 MHz ( period = 27.776 ns )                    ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.652 ns               ;
; 12.229 ns                               ; 36.01 MHz ( period = 27.771 ns )                    ; SRAM1_DB[10] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.647 ns               ;
; 12.231 ns                               ; 36.01 MHz ( period = 27.769 ns )                    ; SRAM1_DB[6]  ; T8052:u0|T51:core51|SFR_RData_r[4]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 17.679 ns               ;
; 12.239 ns                               ; 36.02 MHz ( period = 27.761 ns )                    ; SRAM1_DB[15] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~porta_address_reg6  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.637 ns               ;
; 12.246 ns                               ; 36.03 MHz ( period = 27.754 ns )                    ; SRAM1_DB[14] ; T8052:u0|ROM_RAM_EN_O                                                                                                                                      ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 17.664 ns               ;
; 12.248 ns                               ; 36.03 MHz ( period = 27.752 ns )                    ; SRAM1_DB[14] ; T8052:u0|boot_rom_en                                                                                                                                       ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 17.662 ns               ;
; 12.249 ns                               ; 36.03 MHz ( period = 27.751 ns )                    ; SRAM1_DB[14] ; T8052:u0|mux_sel_r[0]                                                                                                                                      ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 17.661 ns               ;
; 12.253 ns                               ; 36.04 MHz ( period = 27.747 ns )                    ; SRAM1_DB[5]  ; T8052:u0|T51:core51|SFR_RData_r[1]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 17.657 ns               ;
; 12.253 ns                               ; 36.04 MHz ( period = 27.747 ns )                    ; SRAM1_DB[7]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~porta_address_reg6  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.623 ns               ;
; 12.255 ns                               ; 36.04 MHz ( period = 27.745 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg10 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.621 ns               ;
; 12.255 ns                               ; 36.04 MHz ( period = 27.745 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg9  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.621 ns               ;
; 12.255 ns                               ; 36.04 MHz ( period = 27.745 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg8  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.621 ns               ;
; 12.255 ns                               ; 36.04 MHz ( period = 27.745 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg7  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.621 ns               ;
; 12.255 ns                               ; 36.04 MHz ( period = 27.745 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg6  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.621 ns               ;
; 12.255 ns                               ; 36.04 MHz ( period = 27.745 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg5  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.621 ns               ;
; 12.255 ns                               ; 36.04 MHz ( period = 27.745 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg3  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.621 ns               ;
; 12.255 ns                               ; 36.04 MHz ( period = 27.745 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg2  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.621 ns               ;
; 12.255 ns                               ; 36.04 MHz ( period = 27.745 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg1  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.621 ns               ;
; 12.255 ns                               ; 36.04 MHz ( period = 27.745 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg0  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.621 ns               ;
; 12.255 ns                               ; 36.04 MHz ( period = 27.745 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_datain_reg0   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.621 ns               ;
; 12.255 ns                               ; 36.04 MHz ( period = 27.745 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_we_reg        ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.621 ns               ;
; 12.260 ns                               ; 36.05 MHz ( period = 27.740 ns )                    ; SRAM1_DB[15] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.616 ns               ;
; 12.262 ns                               ; 36.05 MHz ( period = 27.738 ns )                    ; SRAM1_DB[14] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.614 ns               ;
; 12.264 ns                               ; 36.05 MHz ( period = 27.736 ns )                    ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~porta_address_reg9  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.612 ns               ;
; 12.272 ns                               ; 36.06 MHz ( period = 27.728 ns )                    ; SRAM1_DB[1]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.604 ns               ;
; 12.272 ns                               ; 36.06 MHz ( period = 27.728 ns )                    ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a5~porta_address_reg6  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.604 ns               ;
; 12.274 ns                               ; 36.07 MHz ( period = 27.726 ns )                    ; SRAM1_DB[9]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.602 ns               ;
; 12.274 ns                               ; 36.07 MHz ( period = 27.726 ns )                    ; SRAM1_DB[7]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.602 ns               ;
; 12.274 ns                               ; 36.07 MHz ( period = 27.726 ns )                    ; SRAM1_DB[4]  ; T8052:u0|T51:core51|SFR_RData_r[4]                                                                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.910 ns                 ; 17.636 ns               ;
; 12.278 ns                               ; 36.07 MHz ( period = 27.722 ns )                    ; SRAM1_DB[15] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a9~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.598 ns               ;
; 12.279 ns                               ; 36.07 MHz ( period = 27.721 ns )                    ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg10 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.597 ns               ;
; 12.281 ns                               ; 36.08 MHz ( period = 27.719 ns )                    ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.595 ns               ;
; 12.286 ns                               ; 36.08 MHz ( period = 27.714 ns )                    ; SRAM1_DB[15] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.590 ns               ;
; 12.287 ns                               ; 36.08 MHz ( period = 27.713 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~porta_address_reg10 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.589 ns               ;
; 12.287 ns                               ; 36.08 MHz ( period = 27.713 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~porta_address_reg9  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.589 ns               ;
; 12.287 ns                               ; 36.08 MHz ( period = 27.713 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~porta_address_reg8  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.589 ns               ;
; 12.287 ns                               ; 36.08 MHz ( period = 27.713 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~porta_address_reg7  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.589 ns               ;
; 12.287 ns                               ; 36.08 MHz ( period = 27.713 ns )                    ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~porta_address_reg6  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 29.876 ns                 ; 17.589 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;              ;                                                                                                                                                            ;                                                    ;                                                    ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'mtx_clk_pad_i'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                  ; To                                                                                                    ; From Clock    ; To Clock      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 78.98 MHz ( period = 12.662 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.460 ns               ;
; N/A                                     ; 78.98 MHz ( period = 12.662 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.460 ns               ;
; N/A                                     ; 78.98 MHz ( period = 12.662 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.460 ns               ;
; N/A                                     ; 78.98 MHz ( period = 12.662 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.460 ns               ;
; N/A                                     ; 78.98 MHz ( period = 12.662 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.460 ns               ;
; N/A                                     ; 78.98 MHz ( period = 12.662 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.460 ns               ;
; N/A                                     ; 78.98 MHz ( period = 12.662 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.460 ns               ;
; N/A                                     ; 78.98 MHz ( period = 12.662 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.460 ns               ;
; N/A                                     ; 79.33 MHz ( period = 12.605 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.403 ns               ;
; N/A                                     ; 79.33 MHz ( period = 12.605 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.403 ns               ;
; N/A                                     ; 79.33 MHz ( period = 12.605 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.403 ns               ;
; N/A                                     ; 79.33 MHz ( period = 12.605 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.403 ns               ;
; N/A                                     ; 79.33 MHz ( period = 12.605 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.403 ns               ;
; N/A                                     ; 79.33 MHz ( period = 12.605 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.403 ns               ;
; N/A                                     ; 79.33 MHz ( period = 12.605 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.403 ns               ;
; N/A                                     ; 79.33 MHz ( period = 12.605 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.403 ns               ;
; N/A                                     ; 80.63 MHz ( period = 12.403 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.201 ns               ;
; N/A                                     ; 80.63 MHz ( period = 12.403 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.201 ns               ;
; N/A                                     ; 80.63 MHz ( period = 12.403 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.201 ns               ;
; N/A                                     ; 80.63 MHz ( period = 12.403 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.201 ns               ;
; N/A                                     ; 80.63 MHz ( period = 12.403 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.201 ns               ;
; N/A                                     ; 80.63 MHz ( period = 12.403 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.201 ns               ;
; N/A                                     ; 80.63 MHz ( period = 12.403 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.201 ns               ;
; N/A                                     ; 80.63 MHz ( period = 12.403 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.201 ns               ;
; N/A                                     ; 80.69 MHz ( period = 12.393 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.191 ns               ;
; N/A                                     ; 80.69 MHz ( period = 12.393 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.191 ns               ;
; N/A                                     ; 80.69 MHz ( period = 12.393 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.191 ns               ;
; N/A                                     ; 80.69 MHz ( period = 12.393 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.191 ns               ;
; N/A                                     ; 80.69 MHz ( period = 12.393 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.191 ns               ;
; N/A                                     ; 80.69 MHz ( period = 12.393 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.191 ns               ;
; N/A                                     ; 80.69 MHz ( period = 12.393 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.191 ns               ;
; N/A                                     ; 80.69 MHz ( period = 12.393 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.191 ns               ;
; N/A                                     ; 80.72 MHz ( period = 12.389 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.187 ns               ;
; N/A                                     ; 80.72 MHz ( period = 12.389 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.187 ns               ;
; N/A                                     ; 80.72 MHz ( period = 12.389 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.187 ns               ;
; N/A                                     ; 80.72 MHz ( period = 12.389 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.187 ns               ;
; N/A                                     ; 80.72 MHz ( period = 12.389 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.187 ns               ;
; N/A                                     ; 80.72 MHz ( period = 12.389 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.187 ns               ;
; N/A                                     ; 80.72 MHz ( period = 12.389 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.187 ns               ;
; N/A                                     ; 80.72 MHz ( period = 12.389 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.187 ns               ;
; N/A                                     ; 81.14 MHz ( period = 12.325 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.123 ns               ;
; N/A                                     ; 81.14 MHz ( period = 12.325 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.123 ns               ;
; N/A                                     ; 81.14 MHz ( period = 12.325 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.123 ns               ;
; N/A                                     ; 81.14 MHz ( period = 12.325 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.123 ns               ;
; N/A                                     ; 81.14 MHz ( period = 12.325 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.123 ns               ;
; N/A                                     ; 81.14 MHz ( period = 12.325 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.123 ns               ;
; N/A                                     ; 81.14 MHz ( period = 12.325 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.123 ns               ;
; N/A                                     ; 81.14 MHz ( period = 12.325 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.123 ns               ;
; N/A                                     ; 81.31 MHz ( period = 12.299 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.097 ns               ;
; N/A                                     ; 81.31 MHz ( period = 12.299 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.097 ns               ;
; N/A                                     ; 81.31 MHz ( period = 12.299 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.097 ns               ;
; N/A                                     ; 81.31 MHz ( period = 12.299 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.097 ns               ;
; N/A                                     ; 81.31 MHz ( period = 12.299 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.097 ns               ;
; N/A                                     ; 81.31 MHz ( period = 12.299 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.097 ns               ;
; N/A                                     ; 81.31 MHz ( period = 12.299 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.097 ns               ;
; N/A                                     ; 81.31 MHz ( period = 12.299 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.097 ns               ;
; N/A                                     ; 81.51 MHz ( period = 12.268 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.066 ns               ;
; N/A                                     ; 81.51 MHz ( period = 12.268 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.066 ns               ;
; N/A                                     ; 81.51 MHz ( period = 12.268 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.066 ns               ;
; N/A                                     ; 81.51 MHz ( period = 12.268 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.066 ns               ;
; N/A                                     ; 81.51 MHz ( period = 12.268 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.066 ns               ;
; N/A                                     ; 81.51 MHz ( period = 12.268 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.066 ns               ;
; N/A                                     ; 81.51 MHz ( period = 12.268 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.066 ns               ;
; N/A                                     ; 81.51 MHz ( period = 12.268 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.066 ns               ;
; N/A                                     ; 81.66 MHz ( period = 12.246 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.044 ns               ;
; N/A                                     ; 81.66 MHz ( period = 12.246 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.044 ns               ;
; N/A                                     ; 81.66 MHz ( period = 12.246 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.044 ns               ;
; N/A                                     ; 81.66 MHz ( period = 12.246 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.044 ns               ;
; N/A                                     ; 81.66 MHz ( period = 12.246 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.044 ns               ;
; N/A                                     ; 81.66 MHz ( period = 12.246 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.044 ns               ;
; N/A                                     ; 81.66 MHz ( period = 12.246 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.044 ns               ;
; N/A                                     ; 81.66 MHz ( period = 12.246 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.044 ns               ;
; N/A                                     ; 82.06 MHz ( period = 12.186 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.984 ns               ;
; N/A                                     ; 82.06 MHz ( period = 12.186 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.984 ns               ;
; N/A                                     ; 82.06 MHz ( period = 12.186 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.984 ns               ;
; N/A                                     ; 82.06 MHz ( period = 12.186 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.984 ns               ;
; N/A                                     ; 82.06 MHz ( period = 12.186 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.984 ns               ;
; N/A                                     ; 82.06 MHz ( period = 12.186 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.984 ns               ;
; N/A                                     ; 82.06 MHz ( period = 12.186 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.984 ns               ;
; N/A                                     ; 82.06 MHz ( period = 12.186 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.984 ns               ;
; N/A                                     ; 82.18 MHz ( period = 12.169 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.967 ns               ;
; N/A                                     ; 82.18 MHz ( period = 12.169 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.967 ns               ;
; N/A                                     ; 82.18 MHz ( period = 12.169 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.967 ns               ;
; N/A                                     ; 82.18 MHz ( period = 12.169 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.967 ns               ;
; N/A                                     ; 82.18 MHz ( period = 12.169 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.967 ns               ;
; N/A                                     ; 82.18 MHz ( period = 12.169 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.967 ns               ;
; N/A                                     ; 82.18 MHz ( period = 12.169 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.967 ns               ;
; N/A                                     ; 82.18 MHz ( period = 12.169 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.967 ns               ;
; N/A                                     ; 82.50 MHz ( period = 12.121 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.919 ns               ;
; N/A                                     ; 82.50 MHz ( period = 12.121 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.919 ns               ;
; N/A                                     ; 82.50 MHz ( period = 12.121 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.919 ns               ;
; N/A                                     ; 82.50 MHz ( period = 12.121 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.919 ns               ;
; N/A                                     ; 82.50 MHz ( period = 12.121 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.919 ns               ;
; N/A                                     ; 82.50 MHz ( period = 12.121 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.919 ns               ;
; N/A                                     ; 82.50 MHz ( period = 12.121 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.919 ns               ;
; N/A                                     ; 82.50 MHz ( period = 12.121 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.919 ns               ;
; N/A                                     ; 82.77 MHz ( period = 12.082 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.880 ns               ;
; N/A                                     ; 82.77 MHz ( period = 12.082 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.880 ns               ;
; N/A                                     ; 82.77 MHz ( period = 12.082 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.880 ns               ;
; N/A                                     ; 82.77 MHz ( period = 12.082 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.880 ns               ;
; N/A                                     ; 82.77 MHz ( period = 12.082 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.880 ns               ;
; N/A                                     ; 82.77 MHz ( period = 12.082 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.880 ns               ;
; N/A                                     ; 82.77 MHz ( period = 12.082 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.880 ns               ;
; N/A                                     ; 82.77 MHz ( period = 12.082 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.880 ns               ;
; N/A                                     ; 82.88 MHz ( period = 12.066 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.864 ns               ;
; N/A                                     ; 82.88 MHz ( period = 12.066 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.864 ns               ;
; N/A                                     ; 82.88 MHz ( period = 12.066 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.864 ns               ;
; N/A                                     ; 82.88 MHz ( period = 12.066 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.864 ns               ;
; N/A                                     ; 82.88 MHz ( period = 12.066 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.864 ns               ;
; N/A                                     ; 82.88 MHz ( period = 12.066 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.864 ns               ;
; N/A                                     ; 82.88 MHz ( period = 12.066 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.864 ns               ;
; N/A                                     ; 82.88 MHz ( period = 12.066 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.864 ns               ;
; N/A                                     ; 82.91 MHz ( period = 12.061 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.859 ns               ;
; N/A                                     ; 82.91 MHz ( period = 12.061 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.859 ns               ;
; N/A                                     ; 82.91 MHz ( period = 12.061 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.859 ns               ;
; N/A                                     ; 82.91 MHz ( period = 12.061 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.859 ns               ;
; N/A                                     ; 82.91 MHz ( period = 12.061 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.859 ns               ;
; N/A                                     ; 82.91 MHz ( period = 12.061 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.859 ns               ;
; N/A                                     ; 82.91 MHz ( period = 12.061 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.859 ns               ;
; N/A                                     ; 82.91 MHz ( period = 12.061 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.859 ns               ;
; N/A                                     ; 82.95 MHz ( period = 12.056 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.854 ns               ;
; N/A                                     ; 82.95 MHz ( period = 12.056 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.854 ns               ;
; N/A                                     ; 82.95 MHz ( period = 12.056 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.854 ns               ;
; N/A                                     ; 82.95 MHz ( period = 12.056 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.854 ns               ;
; N/A                                     ; 82.95 MHz ( period = 12.056 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.854 ns               ;
; N/A                                     ; 82.95 MHz ( period = 12.056 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.854 ns               ;
; N/A                                     ; 82.95 MHz ( period = 12.056 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.854 ns               ;
; N/A                                     ; 82.95 MHz ( period = 12.056 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.854 ns               ;
; N/A                                     ; 82.97 MHz ( period = 12.052 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.850 ns               ;
; N/A                                     ; 82.97 MHz ( period = 12.052 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.850 ns               ;
; N/A                                     ; 82.97 MHz ( period = 12.052 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.850 ns               ;
; N/A                                     ; 82.97 MHz ( period = 12.052 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.850 ns               ;
; N/A                                     ; 82.97 MHz ( period = 12.052 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.850 ns               ;
; N/A                                     ; 82.97 MHz ( period = 12.052 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.850 ns               ;
; N/A                                     ; 82.97 MHz ( period = 12.052 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.850 ns               ;
; N/A                                     ; 82.97 MHz ( period = 12.052 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.850 ns               ;
; N/A                                     ; 83.26 MHz ( period = 12.011 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.809 ns               ;
; N/A                                     ; 83.26 MHz ( period = 12.011 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.809 ns               ;
; N/A                                     ; 83.26 MHz ( period = 12.011 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.809 ns               ;
; N/A                                     ; 83.26 MHz ( period = 12.011 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.809 ns               ;
; N/A                                     ; 83.26 MHz ( period = 12.011 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.809 ns               ;
; N/A                                     ; 83.26 MHz ( period = 12.011 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.809 ns               ;
; N/A                                     ; 83.26 MHz ( period = 12.011 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.809 ns               ;
; N/A                                     ; 83.26 MHz ( period = 12.011 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.809 ns               ;
; N/A                                     ; 83.60 MHz ( period = 11.962 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.760 ns               ;
; N/A                                     ; 83.60 MHz ( period = 11.962 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.760 ns               ;
; N/A                                     ; 83.60 MHz ( period = 11.962 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.760 ns               ;
; N/A                                     ; 83.60 MHz ( period = 11.962 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.760 ns               ;
; N/A                                     ; 83.60 MHz ( period = 11.962 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.760 ns               ;
; N/A                                     ; 83.60 MHz ( period = 11.962 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.760 ns               ;
; N/A                                     ; 83.60 MHz ( period = 11.962 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.760 ns               ;
; N/A                                     ; 83.60 MHz ( period = 11.962 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.760 ns               ;
; N/A                                     ; 83.97 MHz ( period = 11.909 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.707 ns               ;
; N/A                                     ; 83.97 MHz ( period = 11.909 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.707 ns               ;
; N/A                                     ; 83.97 MHz ( period = 11.909 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.707 ns               ;
; N/A                                     ; 83.97 MHz ( period = 11.909 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.707 ns               ;
; N/A                                     ; 83.97 MHz ( period = 11.909 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.707 ns               ;
; N/A                                     ; 83.97 MHz ( period = 11.909 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.707 ns               ;
; N/A                                     ; 83.97 MHz ( period = 11.909 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.707 ns               ;
; N/A                                     ; 83.97 MHz ( period = 11.909 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.707 ns               ;
; N/A                                     ; 84.23 MHz ( period = 11.872 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.670 ns               ;
; N/A                                     ; 84.23 MHz ( period = 11.872 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.670 ns               ;
; N/A                                     ; 84.23 MHz ( period = 11.872 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.670 ns               ;
; N/A                                     ; 84.23 MHz ( period = 11.872 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.670 ns               ;
; N/A                                     ; 84.23 MHz ( period = 11.872 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.670 ns               ;
; N/A                                     ; 84.23 MHz ( period = 11.872 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.670 ns               ;
; N/A                                     ; 84.23 MHz ( period = 11.872 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.670 ns               ;
; N/A                                     ; 84.23 MHz ( period = 11.872 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.670 ns               ;
; N/A                                     ; 84.40 MHz ( period = 11.849 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.647 ns               ;
; N/A                                     ; 84.40 MHz ( period = 11.849 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.647 ns               ;
; N/A                                     ; 84.40 MHz ( period = 11.849 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.647 ns               ;
; N/A                                     ; 84.40 MHz ( period = 11.849 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.647 ns               ;
; N/A                                     ; 84.40 MHz ( period = 11.849 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.647 ns               ;
; N/A                                     ; 84.40 MHz ( period = 11.849 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.647 ns               ;
; N/A                                     ; 84.40 MHz ( period = 11.849 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.647 ns               ;
; N/A                                     ; 84.40 MHz ( period = 11.849 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.647 ns               ;
; N/A                                     ; 84.52 MHz ( period = 11.832 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.630 ns               ;
; N/A                                     ; 84.52 MHz ( period = 11.832 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.630 ns               ;
; N/A                                     ; 84.52 MHz ( period = 11.832 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.630 ns               ;
; N/A                                     ; 84.52 MHz ( period = 11.832 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.630 ns               ;
; N/A                                     ; 84.52 MHz ( period = 11.832 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.630 ns               ;
; N/A                                     ; 84.52 MHz ( period = 11.832 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.630 ns               ;
; N/A                                     ; 84.52 MHz ( period = 11.832 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.630 ns               ;
; N/A                                     ; 84.52 MHz ( period = 11.832 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.630 ns               ;
; N/A                                     ; 84.69 MHz ( period = 11.808 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.606 ns               ;
; N/A                                     ; 84.69 MHz ( period = 11.808 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.606 ns               ;
; N/A                                     ; 84.69 MHz ( period = 11.808 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.606 ns               ;
; N/A                                     ; 84.69 MHz ( period = 11.808 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.606 ns               ;
; N/A                                     ; 84.69 MHz ( period = 11.808 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.606 ns               ;
; N/A                                     ; 84.69 MHz ( period = 11.808 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.606 ns               ;
; N/A                                     ; 84.69 MHz ( period = 11.808 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.606 ns               ;
; N/A                                     ; 84.69 MHz ( period = 11.808 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.606 ns               ;
; N/A                                     ; 84.86 MHz ( period = 11.784 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.582 ns               ;
; N/A                                     ; 84.86 MHz ( period = 11.784 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.582 ns               ;
; N/A                                     ; 84.86 MHz ( period = 11.784 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.582 ns               ;
; N/A                                     ; 84.86 MHz ( period = 11.784 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.582 ns               ;
; N/A                                     ; 84.86 MHz ( period = 11.784 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.582 ns               ;
; N/A                                     ; 84.86 MHz ( period = 11.784 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.582 ns               ;
; N/A                                     ; 84.86 MHz ( period = 11.784 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.582 ns               ;
; N/A                                     ; 84.86 MHz ( period = 11.784 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.582 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                       ;                                                                                                       ;               ;               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                  ; To                                                                                                                                                  ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 74.31 MHz ( period = 13.458 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 81.61 MHz ( period = 12.254 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]                                                                                                                                    ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.870 ns                ;
; N/A                                     ; 90.04 MHz ( period = 11.106 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2]                                                                                                                                    ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 97.14 MHz ( period = 10.294 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.890 ns                ;
; N/A                                     ; 97.92 MHz ( period = 10.212 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.904 ns                ;
; N/A                                     ; 105.53 MHz ( period = 9.476 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0]                                                                                                                                    ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.481 ns                ;
; N/A                                     ; 127.13 MHz ( period = 7.866 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]                                                                                                                                         ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.676 ns                ;
; N/A                                     ; 132.56 MHz ( period = 7.544 ns )                    ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]                                                                                               ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.515 ns                ;
; N/A                                     ; 135.54 MHz ( period = 7.378 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                           ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.432 ns                ;
; N/A                                     ; 139.55 MHz ( period = 7.166 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.964 ns                ;
; N/A                                     ; 139.55 MHz ( period = 7.166 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.964 ns                ;
; N/A                                     ; 139.55 MHz ( period = 7.166 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.964 ns                ;
; N/A                                     ; 139.55 MHz ( period = 7.166 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.964 ns                ;
; N/A                                     ; 145.14 MHz ( period = 6.890 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                             ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.188 ns                ;
; N/A                                     ; 145.65 MHz ( period = 6.866 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.664 ns                ;
; N/A                                     ; 145.65 MHz ( period = 6.866 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.664 ns                ;
; N/A                                     ; 145.65 MHz ( period = 6.866 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.664 ns                ;
; N/A                                     ; 145.65 MHz ( period = 6.866 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.664 ns                ;
; N/A                                     ; 145.65 MHz ( period = 6.866 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.664 ns                ;
; N/A                                     ; 145.65 MHz ( period = 6.866 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.664 ns                ;
; N/A                                     ; 145.65 MHz ( period = 6.866 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.664 ns                ;
; N/A                                     ; 150.44 MHz ( period = 6.647 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.445 ns                ;
; N/A                                     ; 150.44 MHz ( period = 6.647 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.445 ns                ;
; N/A                                     ; 150.44 MHz ( period = 6.647 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.445 ns                ;
; N/A                                     ; 150.44 MHz ( period = 6.647 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.445 ns                ;
; N/A                                     ; 152.18 MHz ( period = 6.571 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.369 ns                ;
; N/A                                     ; 152.18 MHz ( period = 6.571 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.369 ns                ;
; N/A                                     ; 152.18 MHz ( period = 6.571 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.369 ns                ;
; N/A                                     ; 152.18 MHz ( period = 6.571 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.369 ns                ;
; N/A                                     ; 153.33 MHz ( period = 6.522 ns )                    ; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]                                                                                                                               ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.059 ns                ;
; N/A                                     ; 154.77 MHz ( period = 6.461 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                                         ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.259 ns                ;
; N/A                                     ; 154.77 MHz ( period = 6.461 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                                         ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.259 ns                ;
; N/A                                     ; 154.77 MHz ( period = 6.461 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                                         ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.259 ns                ;
; N/A                                     ; 154.77 MHz ( period = 6.461 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                                         ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.259 ns                ;
; N/A                                     ; 155.01 MHz ( period = 6.451 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.249 ns                ;
; N/A                                     ; 155.01 MHz ( period = 6.451 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.249 ns                ;
; N/A                                     ; 155.01 MHz ( period = 6.451 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.249 ns                ;
; N/A                                     ; 155.01 MHz ( period = 6.451 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.249 ns                ;
; N/A                                     ; 155.01 MHz ( period = 6.451 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.249 ns                ;
; N/A                                     ; 155.55 MHz ( period = 6.429 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a5~portb_address_reg0                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.894 ns                ;
; N/A                                     ; 155.55 MHz ( period = 6.429 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a5~portb_address_reg1                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.894 ns                ;
; N/A                                     ; 155.55 MHz ( period = 6.429 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a5~portb_address_reg2                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.894 ns                ;
; N/A                                     ; 155.55 MHz ( period = 6.429 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a5~portb_address_reg3                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.894 ns                ;
; N/A                                     ; 155.55 MHz ( period = 6.429 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a5~portb_address_reg4                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.894 ns                ;
; N/A                                     ; 155.55 MHz ( period = 6.429 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a5~portb_address_reg5                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.894 ns                ;
; N/A                                     ; 155.55 MHz ( period = 6.429 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a5~portb_address_reg6                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.894 ns                ;
; N/A                                     ; 155.55 MHz ( period = 6.429 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a5~portb_address_reg7                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.894 ns                ;
; N/A                                     ; 155.55 MHz ( period = 6.429 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a5~portb_address_reg8                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.894 ns                ;
; N/A                                     ; 155.55 MHz ( period = 6.429 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a5~portb_address_reg9                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.894 ns                ;
; N/A                                     ; 155.55 MHz ( period = 6.429 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a5~portb_address_reg10                            ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.894 ns                ;
; N/A                                     ; 155.55 MHz ( period = 6.429 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a5~portb_address_reg11                            ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.894 ns                ;
; N/A                                     ; 157.55 MHz ( period = 6.347 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.145 ns                ;
; N/A                                     ; 157.55 MHz ( period = 6.347 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.145 ns                ;
; N/A                                     ; 157.55 MHz ( period = 6.347 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.145 ns                ;
; N/A                                     ; 157.55 MHz ( period = 6.347 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.145 ns                ;
; N/A                                     ; 157.55 MHz ( period = 6.347 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.145 ns                ;
; N/A                                     ; 157.55 MHz ( period = 6.347 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.145 ns                ;
; N/A                                     ; 157.55 MHz ( period = 6.347 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.145 ns                ;
; N/A                                     ; 157.68 MHz ( period = 6.342 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~portb_we_reg ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.080 ns                ;
; N/A                                     ; 160.03 MHz ( period = 6.249 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~portb_we_reg ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.987 ns                ;
; N/A                                     ; 160.41 MHz ( period = 6.234 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                           ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.032 ns                ;
; N/A                                     ; 160.41 MHz ( period = 6.234 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                           ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.032 ns                ;
; N/A                                     ; 160.41 MHz ( period = 6.234 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                           ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.032 ns                ;
; N/A                                     ; 160.41 MHz ( period = 6.234 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                           ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.032 ns                ;
; N/A                                     ; 160.44 MHz ( period = 6.233 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.031 ns                ;
; N/A                                     ; 160.51 MHz ( period = 6.230 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~portb_we_reg ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.968 ns                ;
; N/A                                     ; 160.67 MHz ( period = 6.224 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~portb_address_reg0                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.689 ns                ;
; N/A                                     ; 160.67 MHz ( period = 6.224 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~portb_address_reg1                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.689 ns                ;
; N/A                                     ; 160.67 MHz ( period = 6.224 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~portb_address_reg2                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.689 ns                ;
; N/A                                     ; 160.67 MHz ( period = 6.224 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~portb_address_reg3                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.689 ns                ;
; N/A                                     ; 160.67 MHz ( period = 6.224 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~portb_address_reg4                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.689 ns                ;
; N/A                                     ; 160.67 MHz ( period = 6.224 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~portb_address_reg5                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.689 ns                ;
; N/A                                     ; 160.67 MHz ( period = 6.224 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~portb_address_reg6                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.689 ns                ;
; N/A                                     ; 160.67 MHz ( period = 6.224 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~portb_address_reg7                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.689 ns                ;
; N/A                                     ; 160.67 MHz ( period = 6.224 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~portb_address_reg8                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.689 ns                ;
; N/A                                     ; 160.67 MHz ( period = 6.224 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~portb_address_reg9                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.689 ns                ;
; N/A                                     ; 160.67 MHz ( period = 6.224 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~portb_address_reg10                            ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.689 ns                ;
; N/A                                     ; 160.67 MHz ( period = 6.224 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~portb_address_reg11                            ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.689 ns                ;
; N/A                                     ; 161.37 MHz ( period = 6.197 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]                                                                                                                                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.995 ns                ;
; N/A                                     ; 161.37 MHz ( period = 6.197 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]                                                                                                                                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.995 ns                ;
; N/A                                     ; 161.37 MHz ( period = 6.197 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]                                                                                                                                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.995 ns                ;
; N/A                                     ; 161.37 MHz ( period = 6.197 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]                                                                                                                                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.995 ns                ;
; N/A                                     ; 162.07 MHz ( period = 6.170 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~portb_address_reg0                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.635 ns                ;
; N/A                                     ; 162.07 MHz ( period = 6.170 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~portb_address_reg1                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.635 ns                ;
; N/A                                     ; 162.07 MHz ( period = 6.170 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~portb_address_reg2                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.635 ns                ;
; N/A                                     ; 162.07 MHz ( period = 6.170 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~portb_address_reg3                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.635 ns                ;
; N/A                                     ; 162.07 MHz ( period = 6.170 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~portb_address_reg4                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.635 ns                ;
; N/A                                     ; 162.07 MHz ( period = 6.170 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~portb_address_reg5                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.635 ns                ;
; N/A                                     ; 162.07 MHz ( period = 6.170 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~portb_address_reg6                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.635 ns                ;
; N/A                                     ; 162.07 MHz ( period = 6.170 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~portb_address_reg7                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.635 ns                ;
; N/A                                     ; 162.07 MHz ( period = 6.170 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~portb_address_reg8                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.635 ns                ;
; N/A                                     ; 162.07 MHz ( period = 6.170 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~portb_address_reg9                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.635 ns                ;
; N/A                                     ; 162.07 MHz ( period = 6.170 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~portb_address_reg10                            ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.635 ns                ;
; N/A                                     ; 162.07 MHz ( period = 6.170 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~portb_address_reg11                            ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.635 ns                ;
; N/A                                     ; 162.31 MHz ( period = 6.161 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                                         ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.959 ns                ;
; N/A                                     ; 162.31 MHz ( period = 6.161 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                                         ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.959 ns                ;
; N/A                                     ; 162.31 MHz ( period = 6.161 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                                         ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.959 ns                ;
; N/A                                     ; 162.31 MHz ( period = 6.161 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                                         ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.959 ns                ;
; N/A                                     ; 162.31 MHz ( period = 6.161 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                                         ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.959 ns                ;
; N/A                                     ; 162.31 MHz ( period = 6.161 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                                         ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.959 ns                ;
; N/A                                     ; 162.31 MHz ( period = 6.161 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                                         ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.959 ns                ;
; N/A                                     ; 165.23 MHz ( period = 6.052 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.850 ns                ;
; N/A                                     ; 165.23 MHz ( period = 6.052 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.850 ns                ;
; N/A                                     ; 165.23 MHz ( period = 6.052 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.850 ns                ;
; N/A                                     ; 165.23 MHz ( period = 6.052 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.850 ns                ;
; N/A                                     ; 165.43 MHz ( period = 6.045 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.843 ns                ;
; N/A                                     ; 165.43 MHz ( period = 6.045 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.843 ns                ;
; N/A                                     ; 165.43 MHz ( period = 6.045 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.843 ns                ;
; N/A                                     ; 165.43 MHz ( period = 6.045 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.843 ns                ;
; N/A                                     ; 165.81 MHz ( period = 6.031 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~portb_address_reg0                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 165.81 MHz ( period = 6.031 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~portb_address_reg1                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 165.81 MHz ( period = 6.031 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~portb_address_reg2                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 165.81 MHz ( period = 6.031 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~portb_address_reg3                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 165.81 MHz ( period = 6.031 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~portb_address_reg4                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 165.81 MHz ( period = 6.031 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~portb_address_reg5                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 165.81 MHz ( period = 6.031 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~portb_address_reg6                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 165.81 MHz ( period = 6.031 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~portb_address_reg7                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 165.81 MHz ( period = 6.031 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~portb_address_reg8                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 165.81 MHz ( period = 6.031 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~portb_address_reg9                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 165.81 MHz ( period = 6.031 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~portb_address_reg10                            ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 165.81 MHz ( period = 6.031 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~portb_address_reg11                            ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 166.36 MHz ( period = 6.011 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~portb_address_reg0                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.476 ns                ;
; N/A                                     ; 166.36 MHz ( period = 6.011 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~portb_address_reg1                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.476 ns                ;
; N/A                                     ; 166.36 MHz ( period = 6.011 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~portb_address_reg2                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.476 ns                ;
; N/A                                     ; 166.36 MHz ( period = 6.011 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~portb_address_reg3                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.476 ns                ;
; N/A                                     ; 166.36 MHz ( period = 6.011 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~portb_address_reg4                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.476 ns                ;
; N/A                                     ; 166.36 MHz ( period = 6.011 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~portb_address_reg5                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.476 ns                ;
; N/A                                     ; 166.36 MHz ( period = 6.011 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~portb_address_reg6                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.476 ns                ;
; N/A                                     ; 166.36 MHz ( period = 6.011 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~portb_address_reg7                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.476 ns                ;
; N/A                                     ; 166.36 MHz ( period = 6.011 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~portb_address_reg8                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.476 ns                ;
; N/A                                     ; 166.36 MHz ( period = 6.011 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~portb_address_reg9                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.476 ns                ;
; N/A                                     ; 166.36 MHz ( period = 6.011 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~portb_address_reg10                            ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.476 ns                ;
; N/A                                     ; 166.36 MHz ( period = 6.011 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~portb_address_reg11                            ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.476 ns                ;
; N/A                                     ; 166.75 MHz ( period = 5.997 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                          ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~portb_we_reg ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; 167.50 MHz ( period = 5.970 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~portb_address_reg0                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 167.50 MHz ( period = 5.970 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~portb_address_reg1                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 167.50 MHz ( period = 5.970 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~portb_address_reg2                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 167.50 MHz ( period = 5.970 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~portb_address_reg3                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 167.50 MHz ( period = 5.970 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~portb_address_reg4                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 167.50 MHz ( period = 5.970 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~portb_address_reg5                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 167.50 MHz ( period = 5.970 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~portb_address_reg6                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 167.50 MHz ( period = 5.970 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~portb_address_reg7                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 167.50 MHz ( period = 5.970 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~portb_address_reg8                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 167.50 MHz ( period = 5.970 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~portb_address_reg9                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 167.50 MHz ( period = 5.970 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~portb_address_reg10                            ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 167.50 MHz ( period = 5.970 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~portb_address_reg11                            ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.756 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.756 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.756 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.756 ns                ;
; N/A                                     ; 168.32 MHz ( period = 5.941 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~portb_we_reg ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.679 ns                ;
; N/A                                     ; 168.38 MHz ( period = 5.939 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~portb_we_reg ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.677 ns                ;
; N/A                                     ; 168.46 MHz ( period = 5.936 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~portb_address_reg0                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; 168.46 MHz ( period = 5.936 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~portb_address_reg1                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; 168.46 MHz ( period = 5.936 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~portb_address_reg2                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; 168.46 MHz ( period = 5.936 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~portb_address_reg3                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; 168.46 MHz ( period = 5.936 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~portb_address_reg4                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; 168.46 MHz ( period = 5.936 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~portb_address_reg5                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; 168.46 MHz ( period = 5.936 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~portb_address_reg6                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; 168.46 MHz ( period = 5.936 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~portb_address_reg7                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; 168.46 MHz ( period = 5.936 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~portb_address_reg8                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; 168.46 MHz ( period = 5.936 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~portb_address_reg9                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; 168.46 MHz ( period = 5.936 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~portb_address_reg10                            ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; 168.46 MHz ( period = 5.936 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~portb_address_reg11                            ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; 168.49 MHz ( period = 5.935 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~portb_address_reg0                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; 168.49 MHz ( period = 5.935 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~portb_address_reg1                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; 168.49 MHz ( period = 5.935 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~portb_address_reg2                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; 168.49 MHz ( period = 5.935 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~portb_address_reg3                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; 168.49 MHz ( period = 5.935 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~portb_address_reg4                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; 168.49 MHz ( period = 5.935 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~portb_address_reg5                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; 168.49 MHz ( period = 5.935 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~portb_address_reg6                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; 168.49 MHz ( period = 5.935 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~portb_address_reg7                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; 168.49 MHz ( period = 5.935 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~portb_address_reg8                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; 168.49 MHz ( period = 5.935 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~portb_address_reg9                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; 168.49 MHz ( period = 5.935 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~portb_address_reg10                            ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; 168.49 MHz ( period = 5.935 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~portb_address_reg11                            ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                           ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.732 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                           ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.732 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                           ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.732 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                           ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.732 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                           ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.732 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                           ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.732 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                           ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.732 ns                ;
; N/A                                     ; 168.58 MHz ( period = 5.932 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.730 ns                ;
; N/A                                     ; 168.58 MHz ( period = 5.932 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.730 ns                ;
; N/A                                     ; 168.58 MHz ( period = 5.932 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.730 ns                ;
; N/A                                     ; 168.58 MHz ( period = 5.932 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.730 ns                ;
; N/A                                     ; 168.58 MHz ( period = 5.932 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.730 ns                ;
; N/A                                     ; 168.58 MHz ( period = 5.932 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~portb_we_reg ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.670 ns                ;
; N/A                                     ; 169.29 MHz ( period = 5.907 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a9~portb_address_reg0                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 169.29 MHz ( period = 5.907 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a9~portb_address_reg1                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 169.29 MHz ( period = 5.907 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a9~portb_address_reg2                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 169.29 MHz ( period = 5.907 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a9~portb_address_reg3                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 169.29 MHz ( period = 5.907 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a9~portb_address_reg4                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 169.29 MHz ( period = 5.907 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a9~portb_address_reg5                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 169.29 MHz ( period = 5.907 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a9~portb_address_reg6                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 169.29 MHz ( period = 5.907 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a9~portb_address_reg7                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 169.29 MHz ( period = 5.907 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a9~portb_address_reg8                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 169.29 MHz ( period = 5.907 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a9~portb_address_reg9                             ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 169.38 MHz ( period = 5.904 ns )                    ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                          ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~portb_we_reg ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.642 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                       ;                                                                                                                                                     ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'mrx_clk_pad_i'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                   ; To                                                                                                                    ; From Clock    ; To Clock      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 81.05 MHz ( period = 12.338 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 12.191 ns               ;
; N/A                                     ; 81.05 MHz ( period = 12.338 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[9]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 12.191 ns               ;
; N/A                                     ; 81.05 MHz ( period = 12.338 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[10] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 12.191 ns               ;
; N/A                                     ; 81.05 MHz ( period = 12.338 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[11] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 12.191 ns               ;
; N/A                                     ; 81.05 MHz ( period = 12.338 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 12.191 ns               ;
; N/A                                     ; 81.05 MHz ( period = 12.338 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[13] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 12.191 ns               ;
; N/A                                     ; 81.05 MHz ( period = 12.338 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[14] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 12.191 ns               ;
; N/A                                     ; 81.05 MHz ( period = 12.338 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[15] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 12.191 ns               ;
; N/A                                     ; 83.42 MHz ( period = 11.987 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.840 ns               ;
; N/A                                     ; 83.42 MHz ( period = 11.987 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[1]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.840 ns               ;
; N/A                                     ; 83.42 MHz ( period = 11.987 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[2]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.840 ns               ;
; N/A                                     ; 83.42 MHz ( period = 11.987 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[3]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.840 ns               ;
; N/A                                     ; 83.42 MHz ( period = 11.987 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[4]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.840 ns               ;
; N/A                                     ; 83.42 MHz ( period = 11.987 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[5]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.840 ns               ;
; N/A                                     ; 83.42 MHz ( period = 11.987 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[6]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.840 ns               ;
; N/A                                     ; 83.42 MHz ( period = 11.987 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.840 ns               ;
; N/A                                     ; 85.84 MHz ( period = 11.649 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.502 ns               ;
; N/A                                     ; 85.84 MHz ( period = 11.649 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[9]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.502 ns               ;
; N/A                                     ; 85.84 MHz ( period = 11.649 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[10] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.502 ns               ;
; N/A                                     ; 85.84 MHz ( period = 11.649 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[11] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.502 ns               ;
; N/A                                     ; 85.84 MHz ( period = 11.649 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.502 ns               ;
; N/A                                     ; 85.84 MHz ( period = 11.649 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[13] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.502 ns               ;
; N/A                                     ; 85.84 MHz ( period = 11.649 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[14] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.502 ns               ;
; N/A                                     ; 85.84 MHz ( period = 11.649 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[15] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.502 ns               ;
; N/A                                     ; 87.29 MHz ( period = 11.456 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.309 ns               ;
; N/A                                     ; 87.29 MHz ( period = 11.456 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[9]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.309 ns               ;
; N/A                                     ; 87.29 MHz ( period = 11.456 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[10] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.309 ns               ;
; N/A                                     ; 87.29 MHz ( period = 11.456 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[11] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.309 ns               ;
; N/A                                     ; 87.29 MHz ( period = 11.456 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.309 ns               ;
; N/A                                     ; 87.29 MHz ( period = 11.456 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[13] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.309 ns               ;
; N/A                                     ; 87.29 MHz ( period = 11.456 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[14] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.309 ns               ;
; N/A                                     ; 87.29 MHz ( period = 11.456 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[15] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.309 ns               ;
; N/A                                     ; 87.34 MHz ( period = 11.450 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.303 ns               ;
; N/A                                     ; 87.34 MHz ( period = 11.450 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[9]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.303 ns               ;
; N/A                                     ; 87.34 MHz ( period = 11.450 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[10] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.303 ns               ;
; N/A                                     ; 87.34 MHz ( period = 11.450 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[11] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.303 ns               ;
; N/A                                     ; 87.34 MHz ( period = 11.450 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.303 ns               ;
; N/A                                     ; 87.34 MHz ( period = 11.450 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[13] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.303 ns               ;
; N/A                                     ; 87.34 MHz ( period = 11.450 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[14] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.303 ns               ;
; N/A                                     ; 87.34 MHz ( period = 11.450 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[15] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.303 ns               ;
; N/A                                     ; 87.84 MHz ( period = 11.384 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.237 ns               ;
; N/A                                     ; 87.84 MHz ( period = 11.384 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[9]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.237 ns               ;
; N/A                                     ; 87.84 MHz ( period = 11.384 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[10] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.237 ns               ;
; N/A                                     ; 87.84 MHz ( period = 11.384 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[11] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.237 ns               ;
; N/A                                     ; 87.84 MHz ( period = 11.384 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.237 ns               ;
; N/A                                     ; 87.84 MHz ( period = 11.384 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[13] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.237 ns               ;
; N/A                                     ; 87.84 MHz ( period = 11.384 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[14] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.237 ns               ;
; N/A                                     ; 87.84 MHz ( period = 11.384 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[15] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.237 ns               ;
; N/A                                     ; 87.88 MHz ( period = 11.379 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.232 ns               ;
; N/A                                     ; 87.88 MHz ( period = 11.379 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[9]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.232 ns               ;
; N/A                                     ; 87.88 MHz ( period = 11.379 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[10] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.232 ns               ;
; N/A                                     ; 87.88 MHz ( period = 11.379 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[11] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.232 ns               ;
; N/A                                     ; 87.88 MHz ( period = 11.379 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.232 ns               ;
; N/A                                     ; 87.88 MHz ( period = 11.379 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[13] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.232 ns               ;
; N/A                                     ; 87.88 MHz ( period = 11.379 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[14] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.232 ns               ;
; N/A                                     ; 87.88 MHz ( period = 11.379 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[15] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.232 ns               ;
; N/A                                     ; 88.42 MHz ( period = 11.310 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.163 ns               ;
; N/A                                     ; 88.42 MHz ( period = 11.310 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[9]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.163 ns               ;
; N/A                                     ; 88.42 MHz ( period = 11.310 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[10] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.163 ns               ;
; N/A                                     ; 88.42 MHz ( period = 11.310 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[11] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.163 ns               ;
; N/A                                     ; 88.42 MHz ( period = 11.310 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.163 ns               ;
; N/A                                     ; 88.42 MHz ( period = 11.310 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[13] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.163 ns               ;
; N/A                                     ; 88.42 MHz ( period = 11.310 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[14] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.163 ns               ;
; N/A                                     ; 88.42 MHz ( period = 11.310 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[15] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.163 ns               ;
; N/A                                     ; 88.51 MHz ( period = 11.298 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.151 ns               ;
; N/A                                     ; 88.51 MHz ( period = 11.298 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[1]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.151 ns               ;
; N/A                                     ; 88.51 MHz ( period = 11.298 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[2]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.151 ns               ;
; N/A                                     ; 88.51 MHz ( period = 11.298 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[3]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.151 ns               ;
; N/A                                     ; 88.51 MHz ( period = 11.298 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[4]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.151 ns               ;
; N/A                                     ; 88.51 MHz ( period = 11.298 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[5]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.151 ns               ;
; N/A                                     ; 88.51 MHz ( period = 11.298 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[6]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.151 ns               ;
; N/A                                     ; 88.51 MHz ( period = 11.298 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.151 ns               ;
; N/A                                     ; 88.73 MHz ( period = 11.270 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|CrcHash[5]                             ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxaddrcheck:rxaddrcheck1|MulticastOK              ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.050 ns               ;
; N/A                                     ; 90.05 MHz ( period = 11.105 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.958 ns               ;
; N/A                                     ; 90.05 MHz ( period = 11.105 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[1]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.958 ns               ;
; N/A                                     ; 90.05 MHz ( period = 11.105 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[2]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.958 ns               ;
; N/A                                     ; 90.05 MHz ( period = 11.105 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[3]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.958 ns               ;
; N/A                                     ; 90.05 MHz ( period = 11.105 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[4]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.958 ns               ;
; N/A                                     ; 90.05 MHz ( period = 11.105 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[5]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.958 ns               ;
; N/A                                     ; 90.05 MHz ( period = 11.105 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[6]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.958 ns               ;
; N/A                                     ; 90.05 MHz ( period = 11.105 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.958 ns               ;
; N/A                                     ; 90.10 MHz ( period = 11.099 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.952 ns               ;
; N/A                                     ; 90.10 MHz ( period = 11.099 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[1]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.952 ns               ;
; N/A                                     ; 90.10 MHz ( period = 11.099 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[2]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.952 ns               ;
; N/A                                     ; 90.10 MHz ( period = 11.099 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[3]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.952 ns               ;
; N/A                                     ; 90.10 MHz ( period = 11.099 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[4]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.952 ns               ;
; N/A                                     ; 90.10 MHz ( period = 11.099 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[5]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.952 ns               ;
; N/A                                     ; 90.10 MHz ( period = 11.099 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[6]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.952 ns               ;
; N/A                                     ; 90.10 MHz ( period = 11.099 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.952 ns               ;
; N/A                                     ; 90.24 MHz ( period = 11.082 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.935 ns               ;
; N/A                                     ; 90.24 MHz ( period = 11.082 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[9]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.935 ns               ;
; N/A                                     ; 90.24 MHz ( period = 11.082 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[10] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.935 ns               ;
; N/A                                     ; 90.24 MHz ( period = 11.082 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[11] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.935 ns               ;
; N/A                                     ; 90.24 MHz ( period = 11.082 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.935 ns               ;
; N/A                                     ; 90.24 MHz ( period = 11.082 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[13] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.935 ns               ;
; N/A                                     ; 90.24 MHz ( period = 11.082 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[14] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.935 ns               ;
; N/A                                     ; 90.24 MHz ( period = 11.082 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[15] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.935 ns               ;
; N/A                                     ; 90.64 MHz ( period = 11.033 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.886 ns               ;
; N/A                                     ; 90.64 MHz ( period = 11.033 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[1]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.886 ns               ;
; N/A                                     ; 90.64 MHz ( period = 11.033 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[2]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.886 ns               ;
; N/A                                     ; 90.64 MHz ( period = 11.033 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[3]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.886 ns               ;
; N/A                                     ; 90.64 MHz ( period = 11.033 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[4]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.886 ns               ;
; N/A                                     ; 90.64 MHz ( period = 11.033 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[5]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.886 ns               ;
; N/A                                     ; 90.64 MHz ( period = 11.033 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[6]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.886 ns               ;
; N/A                                     ; 90.64 MHz ( period = 11.033 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.886 ns               ;
; N/A                                     ; 90.68 MHz ( period = 11.028 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.881 ns               ;
; N/A                                     ; 90.68 MHz ( period = 11.028 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[1]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.881 ns               ;
; N/A                                     ; 90.68 MHz ( period = 11.028 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[2]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.881 ns               ;
; N/A                                     ; 90.68 MHz ( period = 11.028 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[3]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.881 ns               ;
; N/A                                     ; 90.68 MHz ( period = 11.028 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[4]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.881 ns               ;
; N/A                                     ; 90.68 MHz ( period = 11.028 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[5]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.881 ns               ;
; N/A                                     ; 90.68 MHz ( period = 11.028 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[6]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.881 ns               ;
; N/A                                     ; 90.68 MHz ( period = 11.028 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.881 ns               ;
; N/A                                     ; 91.25 MHz ( period = 10.959 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.812 ns               ;
; N/A                                     ; 91.25 MHz ( period = 10.959 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[1]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.812 ns               ;
; N/A                                     ; 91.25 MHz ( period = 10.959 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[2]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.812 ns               ;
; N/A                                     ; 91.25 MHz ( period = 10.959 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[3]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.812 ns               ;
; N/A                                     ; 91.25 MHz ( period = 10.959 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[4]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.812 ns               ;
; N/A                                     ; 91.25 MHz ( period = 10.959 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[5]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.812 ns               ;
; N/A                                     ; 91.25 MHz ( period = 10.959 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[6]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.812 ns               ;
; N/A                                     ; 91.25 MHz ( period = 10.959 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.812 ns               ;
; N/A                                     ; 93.07 MHz ( period = 10.745 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.598 ns               ;
; N/A                                     ; 93.07 MHz ( period = 10.745 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[9]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.598 ns               ;
; N/A                                     ; 93.07 MHz ( period = 10.745 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[10] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.598 ns               ;
; N/A                                     ; 93.07 MHz ( period = 10.745 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[11] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.598 ns               ;
; N/A                                     ; 93.07 MHz ( period = 10.745 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.598 ns               ;
; N/A                                     ; 93.07 MHz ( period = 10.745 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[13] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.598 ns               ;
; N/A                                     ; 93.07 MHz ( period = 10.745 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[14] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.598 ns               ;
; N/A                                     ; 93.07 MHz ( period = 10.745 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[15] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.598 ns               ;
; N/A                                     ; 93.19 MHz ( period = 10.731 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.584 ns               ;
; N/A                                     ; 93.19 MHz ( period = 10.731 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[1]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.584 ns               ;
; N/A                                     ; 93.19 MHz ( period = 10.731 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[2]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.584 ns               ;
; N/A                                     ; 93.19 MHz ( period = 10.731 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[3]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.584 ns               ;
; N/A                                     ; 93.19 MHz ( period = 10.731 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[4]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.584 ns               ;
; N/A                                     ; 93.19 MHz ( period = 10.731 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[5]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.584 ns               ;
; N/A                                     ; 93.19 MHz ( period = 10.731 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[6]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.584 ns               ;
; N/A                                     ; 93.19 MHz ( period = 10.731 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.584 ns               ;
; N/A                                     ; 94.05 MHz ( period = 10.633 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.486 ns               ;
; N/A                                     ; 94.05 MHz ( period = 10.633 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[9]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.486 ns               ;
; N/A                                     ; 94.05 MHz ( period = 10.633 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[10] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.486 ns               ;
; N/A                                     ; 94.05 MHz ( period = 10.633 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[11] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.486 ns               ;
; N/A                                     ; 94.05 MHz ( period = 10.633 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.486 ns               ;
; N/A                                     ; 94.05 MHz ( period = 10.633 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[13] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.486 ns               ;
; N/A                                     ; 94.05 MHz ( period = 10.633 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[14] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.486 ns               ;
; N/A                                     ; 94.05 MHz ( period = 10.633 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[15] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.486 ns               ;
; N/A                                     ; 94.83 MHz ( period = 10.545 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.398 ns               ;
; N/A                                     ; 94.83 MHz ( period = 10.545 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[9]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.398 ns               ;
; N/A                                     ; 94.83 MHz ( period = 10.545 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[10] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.398 ns               ;
; N/A                                     ; 94.83 MHz ( period = 10.545 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[11] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.398 ns               ;
; N/A                                     ; 94.83 MHz ( period = 10.545 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.398 ns               ;
; N/A                                     ; 94.83 MHz ( period = 10.545 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[13] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.398 ns               ;
; N/A                                     ; 94.83 MHz ( period = 10.545 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[14] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.398 ns               ;
; N/A                                     ; 94.83 MHz ( period = 10.545 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[15] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.398 ns               ;
; N/A                                     ; 96.21 MHz ( period = 10.394 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.247 ns               ;
; N/A                                     ; 96.21 MHz ( period = 10.394 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[1]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.247 ns               ;
; N/A                                     ; 96.21 MHz ( period = 10.394 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[2]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.247 ns               ;
; N/A                                     ; 96.21 MHz ( period = 10.394 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[3]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.247 ns               ;
; N/A                                     ; 96.21 MHz ( period = 10.394 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[4]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.247 ns               ;
; N/A                                     ; 96.21 MHz ( period = 10.394 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[5]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.247 ns               ;
; N/A                                     ; 96.21 MHz ( period = 10.394 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[6]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.247 ns               ;
; N/A                                     ; 96.21 MHz ( period = 10.394 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.247 ns               ;
; N/A                                     ; 97.26 MHz ( period = 10.282 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.135 ns               ;
; N/A                                     ; 97.26 MHz ( period = 10.282 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[1]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.135 ns               ;
; N/A                                     ; 97.26 MHz ( period = 10.282 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[2]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.135 ns               ;
; N/A                                     ; 97.26 MHz ( period = 10.282 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[3]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.135 ns               ;
; N/A                                     ; 97.26 MHz ( period = 10.282 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[4]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.135 ns               ;
; N/A                                     ; 97.26 MHz ( period = 10.282 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[5]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.135 ns               ;
; N/A                                     ; 97.26 MHz ( period = 10.282 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[6]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.135 ns               ;
; N/A                                     ; 97.26 MHz ( period = 10.282 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.135 ns               ;
; N/A                                     ; 97.72 MHz ( period = 10.233 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.086 ns               ;
; N/A                                     ; 97.72 MHz ( period = 10.233 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[9]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.086 ns               ;
; N/A                                     ; 97.72 MHz ( period = 10.233 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[10] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.086 ns               ;
; N/A                                     ; 97.72 MHz ( period = 10.233 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[11] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.086 ns               ;
; N/A                                     ; 97.72 MHz ( period = 10.233 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.086 ns               ;
; N/A                                     ; 97.72 MHz ( period = 10.233 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[13] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.086 ns               ;
; N/A                                     ; 97.72 MHz ( period = 10.233 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[14] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.086 ns               ;
; N/A                                     ; 97.72 MHz ( period = 10.233 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[15] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.086 ns               ;
; N/A                                     ; 98.10 MHz ( period = 10.194 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.047 ns               ;
; N/A                                     ; 98.10 MHz ( period = 10.194 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[1]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.047 ns               ;
; N/A                                     ; 98.10 MHz ( period = 10.194 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[2]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.047 ns               ;
; N/A                                     ; 98.10 MHz ( period = 10.194 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[3]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.047 ns               ;
; N/A                                     ; 98.10 MHz ( period = 10.194 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[4]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.047 ns               ;
; N/A                                     ; 98.10 MHz ( period = 10.194 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[5]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.047 ns               ;
; N/A                                     ; 98.10 MHz ( period = 10.194 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[6]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.047 ns               ;
; N/A                                     ; 98.10 MHz ( period = 10.194 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.047 ns               ;
; N/A                                     ; 101.19 MHz ( period = 9.882 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 9.735 ns                ;
; N/A                                     ; 101.19 MHz ( period = 9.882 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[1]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 9.735 ns                ;
; N/A                                     ; 101.19 MHz ( period = 9.882 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[2]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 9.735 ns                ;
; N/A                                     ; 101.19 MHz ( period = 9.882 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[3]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 9.735 ns                ;
; N/A                                     ; 101.19 MHz ( period = 9.882 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[4]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 9.735 ns                ;
; N/A                                     ; 101.19 MHz ( period = 9.882 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[5]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 9.735 ns                ;
; N/A                                     ; 101.19 MHz ( period = 9.882 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[6]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 9.735 ns                ;
; N/A                                     ; 101.19 MHz ( period = 9.882 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 9.735 ns                ;
; N/A                                     ; 102.04 MHz ( period = 9.800 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 9.653 ns                ;
; N/A                                     ; 102.04 MHz ( period = 9.800 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[9]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 9.653 ns                ;
; N/A                                     ; 102.04 MHz ( period = 9.800 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[10] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 9.653 ns                ;
; N/A                                     ; 102.04 MHz ( period = 9.800 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[11] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 9.653 ns                ;
; N/A                                     ; 102.04 MHz ( period = 9.800 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 9.653 ns                ;
; N/A                                     ; 102.04 MHz ( period = 9.800 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[13] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 9.653 ns                ;
; N/A                                     ; 102.04 MHz ( period = 9.800 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[14] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 9.653 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                        ;                                                                                                                       ;               ;               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:\use_dll:dll|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                               ; To                                                                                                 ; From Clock                                         ; To Clock                                           ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.633 ns                                ; Graphiccard:\use_cg:GC|lineStart[8]                                                                ; Graphiccard:\use_cg:GC|lineStart[8]                                                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; Graphiccard:\use_cg:GC|lineStart[7]                                                                ; Graphiccard:\use_cg:GC|lineStart[7]                                                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; Graphiccard:\use_cg:GC|lineStart[6]                                                                ; Graphiccard:\use_cg:GC|lineStart[6]                                                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; Graphiccard:\use_cg:GC|lineStart[5]                                                                ; Graphiccard:\use_cg:GC|lineStart[5]                                                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; Graphiccard:\use_cg:GC|lineStart[4]                                                                ; Graphiccard:\use_cg:GC|lineStart[4]                                                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; Graphiccard:\use_cg:GC|lineStart[3]                                                                ; Graphiccard:\use_cg:GC|lineStart[3]                                                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; Graphiccard:\use_cg:GC|lineStart[2]                                                                ; Graphiccard:\use_cg:GC|lineStart[2]                                                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; Graphiccard:\use_cg:GC|lineStart[1]                                                                ; Graphiccard:\use_cg:GC|lineStart[1]                                                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; Graphiccard:\use_cg:GC|lineStart[0]                                                                ; Graphiccard:\use_cg:GC|lineStart[0]                                                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; Graphiccard:\use_cg:GC|lineStart[10]                                                               ; Graphiccard:\use_cg:GC|lineStart[10]                                                               ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; Graphiccard:\use_cg:GC|lineStart[9]                                                                ; Graphiccard:\use_cg:GC|lineStart[9]                                                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; Graphiccard:\use_cg:GC|lineStart[11]                                                               ; Graphiccard:\use_cg:GC|lineStart[11]                                                               ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; T8052:u0|T51:core51|PC[0]                                                                          ; T8052:u0|T51:core51|PC[0]                                                                          ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; T8052:u0|IO_Addr_r[2]                                                                              ; T8052:u0|IO_Addr_r[2]                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; T8052:u0|IO_Addr_r[5]                                                                              ; T8052:u0|IO_Addr_r[5]                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.662 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|RxAbort_sync1                                             ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|RxAbort_wb                                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.501 ns                 ;
; 0.663 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|WriteRxDataToFifoSync1              ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|WriteRxDataToFifoSync2              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.502 ns                 ;
; 0.663 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxRetrySync1                        ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxRetry_wb                          ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.502 ns                 ;
; 0.663 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIRX_DATA|DataOut[2]  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.502 ns                 ;
; 0.663 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[8]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIRX_DATA|DataOut[8]  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.502 ns                 ;
; 0.663 ns                                ; T8052:u0|T51:core51|PC[14]                                                                         ; T8052:u0|T51:core51|OPC[14]                                                                        ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.502 ns                 ;
; 0.663 ns                                ; T8052:u0|T51:core51|PSW[1]                                                                         ; T8052:u0|T51:core51|SFR_RData_r[1]                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.502 ns                 ;
; 0.664 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxAbortSync3                        ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxAbortSync4                        ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.503 ns                 ;
; 0.664 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|ScanStat_q1                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|ScanStat_q2                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.503 ns                 ;
; 0.664 ns                                ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|InputSync:IS1|q1[0]                                               ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|InputSync:IS1|q1[1]                                               ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.503 ns                 ;
; 0.666 ns                                ; InputSync:ISSw3|q1[0]                                                                              ; InputSync:ISSw3|q1[1]                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.505 ns                 ;
; 0.667 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|ReadTxDataFromFifo_sync1            ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|ReadTxDataFromFifo_sync2            ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.506 ns                 ;
; 0.667 ns                                ; InputSync:ISSw2|q1[0]                                                                              ; InputSync:ISSw2|q1[1]                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.506 ns                 ;
; 0.668 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[13]               ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIRX_DATA|DataOut[13] ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.507 ns                 ;
; 0.669 ns                                ; InputSync:\sync_dp:4:ISDIP|q1[0]                                                                   ; InputSync:\sync_dp:4:ISDIP|q1[1]                                                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.508 ns                 ;
; 0.670 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|WillSendControlFrame_sync1                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|WillSendControlFrame_sync2                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.509 ns                 ;
; 0.670 ns                                ; T8052:u0|T51_UART:uart|TX_ShiftReg[4]                                                              ; T8052:u0|T51_UART:uart|TX_ShiftReg[3]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.509 ns                 ;
; 0.670 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_outputcontrol:outctrl|MdoEn_2d         ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_outputcontrol:outctrl|MdoEn_d          ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.509 ns                 ;
; 0.670 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_outputcontrol:outctrl|MdoEn_d          ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_outputcontrol:outctrl|MdoEn            ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.509 ns                 ;
; 0.670 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[14]               ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIRX_DATA|DataOut[14] ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.509 ns                 ;
; 0.670 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[15]               ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIRX_DATA|DataOut[15] ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.509 ns                 ;
; 0.670 ns                                ; InputSync:\sync_dp:0:ISDIP|q1[0]                                                                   ; InputSync:\sync_dp:0:ISDIP|q1[1]                                                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.509 ns                 ;
; 0.671 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|WCtrlData_q1                               ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|WCtrlData_q2                               ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.510 ns                 ;
; 0.671 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[5]            ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[6]                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.510 ns                 ;
; 0.671 ns                                ; InputSync:ISRxd|q1[0]                                                                              ; InputSync:ISRxd|q1[1]                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.510 ns                 ;
; 0.671 ns                                ; T8052:u0|T51_UART:uart|TX_ShiftReg[1]                                                              ; T8052:u0|T51_UART:uart|TX_ShiftReg[0]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.510 ns                 ;
; 0.671 ns                                ; T8052:u0|T51:core51|PC[12]                                                                         ; T8052:u0|T51:core51|OPC[12]                                                                        ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.510 ns                 ;
; 0.672 ns                                ; T8052:u0|T51_UART:uart|TX_ShiftReg[6]                                                              ; T8052:u0|T51_UART:uart|TX_ShiftReg[5]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.511 ns                 ;
; 0.672 ns                                ; InputSync:ISSDA|q1[0]                                                                              ; InputSync:ISSDA|q1[1]                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.511 ns                 ;
; 0.673 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxStatusWriteLatched_syncb1         ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxStatusWriteLatched_syncb2         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.512 ns                 ;
; 0.673 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|SetRxCIrq_sync1                     ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|SetRxCIrq_sync2                     ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.512 ns                 ;
; 0.674 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxAbortSync1                        ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxAbortSync2                        ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.513 ns                 ;
; 0.674 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|SetTxCIrq_sync2                     ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|SetTxCIrq_sync3                     ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.513 ns                 ;
; 0.676 ns                                ; T8052:u0|T51_UART:uart|RX_ShiftReg[1]                                                              ; T8052:u0|T51_UART:uart|RX_ShiftReg[0]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.515 ns                 ;
; 0.677 ns                                ; T8052:u0|T51_UART:uart|TX_ShiftReg[5]                                                              ; T8052:u0|T51_UART:uart|TX_ShiftReg[4]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.516 ns                 ;
; 0.677 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|Busy_IRQ_sync1                      ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|Busy_IRQ_sync2                      ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.516 ns                 ;
; 0.678 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[4]            ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[5]                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.517 ns                 ;
; 0.678 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|RStat_q1                                   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|RStat_q2                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.517 ns                 ;
; 0.678 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|WCtrlData_q2                               ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|WCtrlData_q3                               ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.517 ns                 ;
; 0.680 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|EndBusy_d                                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|EndBusy                                    ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.519 ns                 ;
; 0.681 ns                                ; T8052:u0|T51_Glue:glue51|Int1_r[0]                                                                 ; T8052:u0|T51_Glue:glue51|Int1_r[1]                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.520 ns                 ;
; 0.684 ns                                ; InputSync:\sync_dp:6:ISDIP|q1[0]                                                                   ; InputSync:\sync_dp:6:ISDIP|q1[1]                                                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.523 ns                 ;
; 0.685 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxStartFrm_syncb1                   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxStartFrm_syncb2                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.524 ns                 ;
; 0.685 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|RStatStart_q1                              ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|RStatStart_q2                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.524 ns                 ;
; 0.685 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxAbortSync1                        ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxAbort_wb                          ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.524 ns                 ;
; 0.685 ns                                ; T8052:u0|T51_UART:uart|RX_ShiftReg[6]                                                              ; T8052:u0|T51_UART:uart|RX_ShiftReg[5]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.524 ns                 ;
; 0.685 ns                                ; T8052:u0|T51_UART:uart|RX_ShiftReg[4]                                                              ; T8052:u0|T51_UART:uart|RX_ShiftReg[3]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.524 ns                 ;
; 0.686 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIICOMMAND1|DataOut[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|RStat_q1                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.525 ns                 ;
; 0.687 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|InProgress_q1                              ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|InProgress_q2                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.526 ns                 ;
; 0.690 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIICOMMAND0|DataOut[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|ScanStat_q1                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.529 ns                 ;
; 0.690 ns                                ; T8052:u0|T51_UART:uart|RX_ShiftReg[5]                                                              ; T8052:u0|T51_UART:uart|RX_ShiftReg[4]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.529 ns                 ;
; 0.691 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|temp_wb_ack_o_reg                                         ; T8052:u0|Ethernet:\Eth:enet|ack_ds                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.530 ns                 ;
; 0.693 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxDone_wb                           ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxDone_wb_q                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.532 ns                 ;
; 0.699 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxAbort_wb                          ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxAbort_wb_q                        ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.538 ns                 ;
; 0.700 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIICOMMAND2|DataOut[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|WCtrlData_q1                               ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.539 ns                 ;
; 0.702 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|WCtrlDataStart_q1                          ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|WCtrlDataStart_q2                          ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.541 ns                 ;
; 0.717 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|WCtrlDataStart                             ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|WCtrlDataStart_q1                          ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.556 ns                 ;
; 0.746 ns                                ; T8052:u0|T51_UART:uart|TX_Bit_Cnt[1]                                                               ; T8052:u0|T51_UART:uart|TX_Bit_Cnt[1]                                                               ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.585 ns                 ;
; 0.749 ns                                ; T8052:u0|T51_UART:uart|TX_Bit_Cnt[0]                                                               ; T8052:u0|T51_UART:uart|TX_Bit_Cnt[0]                                                               ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.588 ns                 ;
; 0.794 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|WCtrlData_q3                               ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|WCtrlDataStart                             ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.633 ns                 ;
; 0.795 ns                                ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|CmdReg[7]                                                         ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|sReg[7]                                                           ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.634 ns                 ;
; 0.795 ns                                ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[0]                                                  ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[1]                                                  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.634 ns                 ;
; 0.796 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxStatusWriteLatched_syncb2         ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxStatusWriteLatched                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.635 ns                 ;
; 0.796 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[0]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIRX_DATA|DataOut[0]  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.635 ns                 ;
; 0.796 ns                                ; Graphiccard:\use_cg:GC|bg_colorValue[1]                                                            ; Graphiccard:\use_cg:GC|Blau[1]                                                                     ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.635 ns                 ;
; 0.798 ns                                ; T8052:u0|T51_UART:uart|RX_ShiftReg[2]                                                              ; T8052:u0|T51_UART:uart|RX_ShiftReg[1]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.637 ns                 ;
; 0.800 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxPointerMSB[15]                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxPointerMSB[15]                    ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.639 ns                 ;
; 0.800 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|m_wb_adr_o[13]                      ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|m_wb_adr_o[13]                      ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.639 ns                 ;
; 0.800 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxBDAddress[7]                      ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxBDAddress[7]                      ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.639 ns                 ;
; 0.800 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxBDAddress[7]                      ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxBDAddress[7]                      ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.639 ns                 ;
; 0.800 ns                                ; Graphiccard:\use_cg:GC|bg_colorValue[0]                                                            ; Graphiccard:\use_cg:GC|Blau[0]                                                                     ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.639 ns                 ;
; 0.801 ns                                ; T8052:u0|T51_UART:uart|RX_ShiftReg[3]                                                              ; T8052:u0|T51_UART:uart|RX_ShiftReg[2]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.640 ns                 ;
; 0.801 ns                                ; Graphiccard:\use_cg:GC|state_s                                                                     ; Graphiccard:\use_cg:GC|state_s                                                                     ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.640 ns                 ;
; 0.801 ns                                ; Graphiccard:\use_cg:GC|bg_colorValue[4]                                                            ; Graphiccard:\use_cg:GC|Rot[0]                                                                      ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.640 ns                 ;
; 0.802 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|SetTxCIrq_sync3                     ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|SetTxCIrq                           ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.641 ns                 ;
; 0.804 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|RStat_q3                                   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|RStatStart                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.804 ns                                ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|Ps2ClockOut                                                       ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|Ps2ClockOut                                                       ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.805 ns                                ; T8052:u0|T51_UART:uart|Baud_Cnt[5]                                                                 ; T8052:u0|T51_UART:uart|Baud_Cnt[5]                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.644 ns                 ;
; 0.805 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_outputcontrol:outctrl|Mdo_2d           ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_outputcontrol:outctrl|Mdo_d            ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.644 ns                 ;
; 0.805 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|WCtrlDataStart_q                           ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|WCtrlDataStart_q                           ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.644 ns                 ;
; 0.805 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|m_wb_sel_o[0]                       ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|m_wb_sel_o[0]                       ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.644 ns                 ;
; 0.805 ns                                ; T8052:u0|T51:core51|Int_Acc[1]                                                                     ; T8052:u0|T51_Glue:glue51|TCON[5]                                                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.644 ns                 ;
; 0.806 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[3]            ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[4]            ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.645 ns                 ;
; 0.807 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxAbortSync2                        ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxAbortSync3                        ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.646 ns                 ;
; 0.807 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|ShiftEndedSync2                     ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|ShiftEndedSync3                     ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.646 ns                 ;
; 0.807 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_outputcontrol:outctrl|Mdo_d            ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_outputcontrol:outctrl|Mdo              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.646 ns                 ;
; 0.807 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[3]            ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[4]                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.646 ns                 ;
; 0.807 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|WCtrlDataStart_q                           ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|UpdateMIIRX_DATAReg                        ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.646 ns                 ;
; 0.808 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|LatchValidBytes_q                   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxValidBytesLatched[0]              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.647 ns                 ;
; 0.808 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|SetRxCIrq_sync3                     ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|SetRxCIrq                           ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.647 ns                 ;
; 0.808 ns                                ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|txirq                                                             ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|txirq                                                             ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.647 ns                 ;
; 0.809 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxPointerMSB[15]                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxPointerMSB[15]                    ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.648 ns                 ;
; 0.810 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[2]            ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[3]                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.649 ns                 ;
; 0.810 ns                                ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|CmdReg[3]                                                         ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|sReg[3]                                                           ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.649 ns                 ;
; 0.811 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|RStat_q2                                   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|RStat_q3                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.650 ns                 ;
; 0.811 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|irq_txe                             ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|irq_txe                             ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.650 ns                 ;
; 0.812 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxDone_wb_q                         ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxDonePacketBlocked                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.651 ns                 ;
; 0.812 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MODER_2|DataOut[0]     ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MODER_2|DataOut[0]     ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.651 ns                 ;
; 0.812 ns                                ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[6]                                                  ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[7]                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.651 ns                 ;
; 0.812 ns                                ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[3]                                                  ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[4]                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.651 ns                 ;
; 0.813 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[2]            ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[3]            ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.652 ns                 ;
; 0.813 ns                                ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[6]                                                  ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[7]                                                  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.652 ns                 ;
; 0.813 ns                                ; T8052:u0|T51_UART:uart|TX_Cnt[0]                                                                   ; T8052:u0|T51_UART:uart|TX_Cnt[0]                                                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.652 ns                 ;
; 0.813 ns                                ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|txirq                                                             ; T8052:u0|T51_Glue:glue51|Int0_r[0]                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.652 ns                 ;
; 0.814 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:rx_fifo|read_pointer[3]    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:rx_fifo|read_pointer[3]    ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.653 ns                 ;
; 0.814 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxBDReady                           ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|LatchValidBytes                     ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.653 ns                 ;
; 0.815 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxBDReady                           ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxBDReady                           ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.654 ns                 ;
; 0.816 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|InProgress_q2                              ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|EndBusy_d                                  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.655 ns                 ;
; 0.816 ns                                ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[5]                                                  ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[6]                                                  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.655 ns                 ;
; 0.817 ns                                ; T8052:u0|T51_UART:uart|Baud_Cnt[2]                                                                 ; T8052:u0|T51_UART:uart|BaudFix                                                                     ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.656 ns                 ;
; 0.817 ns                                ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[3]                                                  ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[4]                                                  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.656 ns                 ;
; 0.817 ns                                ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[5]                                                  ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[6]                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.656 ns                 ;
; 0.818 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxBDReady                           ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxPointerRead                       ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.657 ns                 ;
; 0.820 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxAbortPacketBlocked                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxAbortPacket                       ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.659 ns                 ;
; 0.820 ns                                ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|CmdReg[8]                                                         ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|CmdReg[8]                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.659 ns                 ;
; 0.820 ns                                ; Graphiccard:\use_cg:GC|addressVRAMA[11]                                                            ; Graphiccard:\use_cg:GC|addressVRAMA[11]                                                            ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.659 ns                 ;
; 0.821 ns                                ; Graphiccard:\use_cg:GC|addressVRAMA[11]                                                            ; Graphiccard:\use_cg:GC|lineStart[11]                                                               ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.660 ns                 ;
; 0.821 ns                                ; T8052:u0|T51_TC2:tc2|Prescaler[3]                                                                  ; T8052:u0|T51_TC2:tc2|Prescaler[3]                                                                  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.660 ns                 ;
; 0.822 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|WillSendControlFrame_sync2                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|RstTxPauseRq                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.661 ns                 ;
; 0.823 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxReady                             ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxReady                             ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.662 ns                 ;
; 0.823 ns                                ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|sReg[1]                                                           ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|sReg[0]                                                           ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.662 ns                 ;
; 0.823 ns                                ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[2]                                                   ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[2]                                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.662 ns                 ;
; 0.823 ns                                ; T8052:u0|T51_UART:uart|TXD_i                                                                       ; T8052:u0|T51_UART:uart|TXD_i                                                                       ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.662 ns                 ;
; 0.824 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|IncrTxPointer                       ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|IncrTxPointer                       ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.663 ns                 ;
; 0.824 ns                                ; T8052:u0|T51_UART:uart|BaudC1_g                                                                    ; T8052:u0|T51_UART:uart|BaudC1_g                                                                    ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.663 ns                 ;
; 0.825 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|SetRxCIrq_sync2                     ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|SetRxCIrq_sync3                     ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.664 ns                 ;
; 0.825 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|WillSendControlFrame_sync2                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|WillSendControlFrame_sync3                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.664 ns                 ;
; 0.825 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|IncrTxPointer                       ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|BlockingIncrementTxPointer          ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.664 ns                 ;
; 0.825 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxAbortPacket_NotCleared            ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxAbortPacket_NotCleared            ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.664 ns                 ;
; 0.826 ns                                ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|delayCnt[10]                                                      ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|delayCnt[10]                                                      ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.665 ns                 ;
; 0.827 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxAbort_wb_q                        ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxAbortPacketBlocked                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.666 ns                 ;
; 0.830 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH0_2|DataOut[4]   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|temp_wb_dat_o_reg[20]                                     ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.830 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:INT_MASK_0|DataOut[2]  ; T8052:u0|T51_Glue:glue51|Int1_r[0]                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.830 ns                                ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[3]                                                   ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[3]                                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.830 ns                                ; T8052:u0|T51:core51|OPC[8]                                                                         ; T8052:u0|ROM_ADR_O[8]                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.830 ns                                ; T8052:u0|T51:core51|OPC[2]                                                                         ; T8052:u0|ROM_ADR_O[2]                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.830 ns                                ; T8052:u0|T51:core51|Inst1[2]                                                                       ; T8052:u0|IO_Addr_r[2]                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.831 ns                                ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[3]                                                   ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[15]                                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.670 ns                 ;
; 0.833 ns                                ; T8052:u0|T51:core51|PCPaused[3]                                                                    ; T8052:u0|T51:core51|PCPaused[3]                                                                    ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.672 ns                 ;
; 0.834 ns                                ; T8052:u0|T51_UART:uart|TX_ShiftReg[8]                                                              ; T8052:u0|T51_UART:uart|TX_ShiftReg[8]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.673 ns                 ;
; 0.835 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxUnderRun_wb                       ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxUnderRun_wb                       ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.674 ns                 ;
; 0.837 ns                                ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[0]                                                   ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[0]                                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.676 ns                 ;
; 0.837 ns                                ; Graphiccard:\use_cg:GC|param[2]                                                                    ; Graphiccard:\use_cg:GC|fg_colorValue[5]                                                            ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.676 ns                 ;
; 0.839 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|SyncRxStartFrm_q2                   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:rx_fifo|cnt[1]             ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.678 ns                 ;
; 0.839 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|SyncRxStartFrm_q2                   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:rx_fifo|cnt[4]             ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.678 ns                 ;
; 0.839 ns                                ; Graphiccard:\use_cg:GC|param[2]                                                                    ; Graphiccard:\use_cg:GC|fg_colorValue[0]                                                            ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.678 ns                 ;
; 0.840 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|WriteRxDataToFifoSync2              ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|WriteRxDataToFifoSync3              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.679 ns                 ;
; 0.840 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|SyncRxStartFrm_q2                   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:rx_fifo|cnt[2]             ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.679 ns                 ;
; 0.840 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|ReadTxDataFromFifo_sync2            ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|ReadTxDataFromFifo_sync3            ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.679 ns                 ;
; 0.840 ns                                ; Graphiccard:\use_cg:GC|param[2]                                                                    ; Graphiccard:\use_cg:GC|fg_colorValue[4]                                                            ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.679 ns                 ;
; 0.841 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|SyncRxStartFrm_q2                   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:rx_fifo|cnt[3]             ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.680 ns                 ;
; 0.842 ns                                ; T8052:u0|T51_TC2:tc2|Prescaler[1]                                                                  ; T8052:u0|T51_TC2:tc2|Prescaler[1]                                                                  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.681 ns                 ;
; 0.842 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|Busy_IRQ_sync2                      ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|Busy_IRQ_sync3                      ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.681 ns                 ;
; 0.842 ns                                ; T8052:u0|T51_UART:uart|TX_ShiftReg[3]                                                              ; T8052:u0|T51_UART:uart|TX_ShiftReg[2]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.681 ns                 ;
; 0.842 ns                                ; T8052:u0|T51_UART:uart|TX_ShiftReg[2]                                                              ; T8052:u0|T51_UART:uart|TX_ShiftReg[1]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.681 ns                 ;
; 0.842 ns                                ; Graphiccard:\use_cg:GC|param[2]                                                                    ; Graphiccard:\use_cg:GC|fg_colorValue[2]                                                            ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.681 ns                 ;
; 0.845 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|rx_burst_cnt[1]                     ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|rx_burst_cnt[1]                     ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.684 ns                 ;
; 0.846 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|rx_burst_cnt[2]                     ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|rx_burst_cnt[2]                     ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.685 ns                 ;
; 0.846 ns                                ; InputSync:\sync_dp:2:ISDIP|q1[0]                                                                   ; InputSync:\sync_dp:2:ISDIP|q1[1]                                                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.685 ns                 ;
; 0.847 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|BlockingTxStatusWrite               ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxE_IRQ                             ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.686 ns                 ;
; 0.847 ns                                ; T8052:u0|T51_TC01:tc01|Prescaler[1]                                                                ; T8052:u0|T51_TC01:tc01|Prescaler[1]                                                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.686 ns                 ;
; 0.848 ns                                ; T8052:u0|T51_TC2:tc2|Prescaler[1]                                                                  ; T8052:u0|T51_TC2:tc2|Prescaler[2]                                                                  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.687 ns                 ;
; 0.849 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|InProgress_q2                              ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|InProgress_q3                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.688 ns                 ;
; 0.849 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|BlockingTxStatusWrite               ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxB_IRQ                             ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.688 ns                 ;
; 0.849 ns                                ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|state.delay                                                       ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|state.delay                                                       ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.688 ns                 ;
; 0.849 ns                                ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|state.delay                                                       ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|state.start                                                       ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.688 ns                 ;
; 0.849 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxEn_needed                         ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxEn_needed                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.688 ns                 ;
; 0.851 ns                                ; InputSync:ISSw4|q1[0]                                                                              ; InputSync:ISSw4|q1[1]                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.690 ns                 ;
; 0.852 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|WbEn                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|WbEn_q                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.691 ns                 ;
; 0.853 ns                                ; T8052:u0|T51_UART:uart|Prescaler[2]                                                                ; T8052:u0|T51_UART:uart|Prescaler[2]                                                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.692 ns                 ;
; 0.854 ns                                ; T8052:u0|T51_UART:uart|Prescaler[2]                                                                ; T8052:u0|T51_UART:uart|Tick6                                                                       ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.693 ns                 ;
; 0.855 ns                                ; T8052:u0|T51_UART:uart|Bit_Phase[3]                                                                ; T8052:u0|T51_UART:uart|Bit_Phase[3]                                                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.694 ns                 ;
; 0.855 ns                                ; T8052:u0|T51_UART:uart|Prescaler[2]                                                                ; T8052:u0|T51_UART:uart|Prescaler[1]                                                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.694 ns                 ;
; 0.856 ns                                ; T8052:u0|T51_UART:uart|RX_Bit_Cnt[0]                                                               ; T8052:u0|T51_UART:uart|RX_Bit_Cnt[0]                                                               ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.695 ns                 ;
; 0.856 ns                                ; T8052:u0|T51_UART:uart|TX_Cnt[2]                                                                   ; T8052:u0|T51_UART:uart|TX_Cnt[2]                                                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.695 ns                 ;
; 0.857 ns                                ; T8052:u0|T51_TC01:tc01|Prescaler[1]                                                                ; T8052:u0|T51_TC01:tc01|Prescaler[3]                                                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.696 ns                 ;
; 0.857 ns                                ; T8052:u0|T51_UART:uart|TX_Cnt[1]                                                                   ; T8052:u0|T51_UART:uart|TX_Cnt[1]                                                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.696 ns                 ;
; 0.861 ns                                ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|q[2]                                                              ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|q[2]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.700 ns                 ;
; 0.861 ns                                ; T8052:u0|T51_TC01:tc01|Prescaler[1]                                                                ; T8052:u0|T51_TC01:tc01|Prescaler[2]                                                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.700 ns                 ;
; 0.861 ns                                ; T8052:u0|T51_TC01:tc01|Prescaler[1]                                                                ; T8052:u0|T51_TC01:tc01|Tick12                                                                      ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.700 ns                 ;
; 0.862 ns                                ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|SevenSegMux[0]                                               ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|SevenSegMux[0]                                               ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.701 ns                 ;
; 0.864 ns                                ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|SevenSegMux[0]                                               ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|SevenSegMux[1]                                               ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.703 ns                 ;
; 0.865 ns                                ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|q[3]                                                              ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|q[3]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.704 ns                 ;
; 0.865 ns                                ; T8052:u0|T51_UART:uart|TX_Cnt[2]                                                                   ; T8052:u0|T51_UART:uart|TX_Cnt[3]                                                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.704 ns                 ;
; 0.866 ns                                ; T8052:u0|T51_UART:uart|TX_Cnt[2]                                                                   ; T8052:u0|T51_UART:uart|TX_Tick                                                                     ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.705 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                ;                                                                                                    ;                                                    ;                                                    ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From         ; To                                                                                                                                                         ; To Clock  ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
; N/A                                     ; None                                                ; 19.065 ns  ; SRAM1_DB[10] ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.948 ns  ; SRAM1_DB[10] ; T8052:u0|T51:core51|SFR_RData_r[6]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.810 ns  ; SRAM1_DB[13] ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.758 ns  ; SRAM1_DB[5]  ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.732 ns  ; SRAM1_DB[10] ; T8052:u0|T51:core51|SFR_RData_r[4]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.693 ns  ; SRAM1_DB[13] ; T8052:u0|T51:core51|SFR_RData_r[6]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.641 ns  ; SRAM1_DB[5]  ; T8052:u0|T51:core51|SFR_RData_r[6]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.620 ns  ; SRAM1_DB[14] ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.554 ns  ; SRAM1_DB[2]  ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.477 ns  ; SRAM1_DB[13] ; T8052:u0|T51:core51|SFR_RData_r[4]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.444 ns  ; SRAM1_DB[13] ; T8052:u0|T51:core51|PC[14]                                                                                                                                 ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.437 ns  ; SRAM1_DB[2]  ; T8052:u0|T51:core51|SFR_RData_r[6]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.435 ns  ; SRAM1_DB[14] ; T8052:u0|T51:core51|SFR_RData_r[6]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.425 ns  ; SRAM1_DB[5]  ; T8052:u0|T51:core51|SFR_RData_r[4]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.392 ns  ; SRAM1_DB[5]  ; T8052:u0|T51:core51|PC[14]                                                                                                                                 ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.350 ns  ; SRAM1_DB[11] ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.335 ns  ; SRAM1_DB[11] ; T8052:u0|T51:core51|PC[14]                                                                                                                                 ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.319 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.277 ns  ; SRAM1_DB[1]  ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.275 ns  ; SRAM1_DB[9]  ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.267 ns  ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.259 ns  ; SRAM1_DB[12] ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.233 ns  ; SRAM1_DB[11] ; T8052:u0|T51:core51|SFR_RData_r[6]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.222 ns  ; SRAM1_DB[13] ; T8052:u0|T51:core51|PC[13]                                                                                                                                 ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.221 ns  ; SRAM1_DB[2]  ; T8052:u0|T51:core51|SFR_RData_r[4]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.219 ns  ; SRAM1_DB[14] ; T8052:u0|T51:core51|SFR_RData_r[4]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.210 ns  ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.170 ns  ; SRAM1_DB[5]  ; T8052:u0|T51:core51|PC[13]                                                                                                                                 ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.160 ns  ; SRAM1_DB[1]  ; T8052:u0|T51:core51|SFR_RData_r[6]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.158 ns  ; SRAM1_DB[15] ; T8052:u0|T51:core51|PC[14]                                                                                                                                 ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.158 ns  ; SRAM1_DB[9]  ; T8052:u0|T51:core51|SFR_RData_r[6]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.144 ns  ; SRAM1_DB[7]  ; T8052:u0|T51:core51|PC[14]                                                                                                                                 ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.142 ns  ; SRAM1_DB[12] ; T8052:u0|T51:core51|SFR_RData_r[6]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.123 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.113 ns  ; SRAM1_DB[11] ; T8052:u0|T51:core51|PC[13]                                                                                                                                 ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.071 ns  ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.052 ns  ; SRAM1_DB[10] ; T8052:u0|T51:core51|SFR_RData_r[0]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.033 ns  ; SRAM1_DB[15] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.019 ns  ; SRAM1_DB[7]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.017 ns  ; SRAM1_DB[11] ; T8052:u0|T51:core51|SFR_RData_r[4]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 18.014 ns  ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.982 ns  ; SRAM1_DB[13] ; T8052:u0|ROM_RAM_EN_O                                                                                                                                      ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.980 ns  ; SRAM1_DB[13] ; T8052:u0|boot_rom_en                                                                                                                                       ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.979 ns  ; SRAM1_DB[13] ; T8052:u0|mux_sel_r[0]                                                                                                                                      ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.966 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.944 ns  ; SRAM1_DB[1]  ; T8052:u0|T51:core51|SFR_RData_r[4]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.942 ns  ; SRAM1_DB[9]  ; T8052:u0|T51:core51|SFR_RData_r[4]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.936 ns  ; SRAM1_DB[15] ; T8052:u0|T51:core51|PC[13]                                                                                                                                 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.930 ns  ; SRAM1_DB[5]  ; T8052:u0|ROM_RAM_EN_O                                                                                                                                      ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.928 ns  ; SRAM1_DB[5]  ; T8052:u0|boot_rom_en                                                                                                                                       ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.927 ns  ; SRAM1_DB[5]  ; T8052:u0|mux_sel_r[0]                                                                                                                                      ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.926 ns  ; SRAM1_DB[12] ; T8052:u0|T51:core51|SFR_RData_r[4]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.922 ns  ; SRAM1_DB[7]  ; T8052:u0|T51:core51|PC[13]                                                                                                                                 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.914 ns  ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.881 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.873 ns  ; SRAM1_DB[11] ; T8052:u0|ROM_RAM_EN_O                                                                                                                                      ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.871 ns  ; SRAM1_DB[11] ; T8052:u0|boot_rom_en                                                                                                                                       ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.870 ns  ; SRAM1_DB[11] ; T8052:u0|mux_sel_r[0]                                                                                                                                      ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.857 ns  ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.837 ns  ; SRAM1_DB[15] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.829 ns  ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.823 ns  ; SRAM1_DB[7]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.800 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.796 ns  ; SRAM1_DB[14] ; T8052:u0|T51:core51|PC[14]                                                                                                                                 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.795 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.778 ns  ; SRAM1_DB[1]  ; T8052:u0|T51:core51|SFR_RData_r[0]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.776 ns  ; SRAM1_DB[9]  ; T8052:u0|T51:core51|SFR_RData_r[0]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.772 ns  ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.767 ns  ; SRAM1_DB[3]  ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.753 ns  ; SRAM1_DB[13] ; T8052:u0|T51:core51|PC[15]                                                                                                                                 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.752 ns  ; SRAM1_DB[3]  ; T8052:u0|T51:core51|PC[14]                                                                                                                                 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.750 ns  ; SRAM1_DB[6]  ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.748 ns  ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.743 ns  ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.701 ns  ; SRAM1_DB[5]  ; T8052:u0|T51:core51|PC[15]                                                                                                                                 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.696 ns  ; SRAM1_DB[15] ; T8052:u0|ROM_RAM_EN_O                                                                                                                                      ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.695 ns  ; SRAM1_DB[10] ; T8052:u0|T51:core51|SFR_RData_r[1]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.694 ns  ; SRAM1_DB[15] ; T8052:u0|boot_rom_en                                                                                                                                       ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.693 ns  ; SRAM1_DB[15] ; T8052:u0|mux_sel_r[0]                                                                                                                                      ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.691 ns  ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.686 ns  ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.682 ns  ; SRAM1_DB[7]  ; T8052:u0|ROM_RAM_EN_O                                                                                                                                      ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.680 ns  ; SRAM1_DB[7]  ; T8052:u0|boot_rom_en                                                                                                                                       ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.680 ns  ; SRAM1_DB[15] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.679 ns  ; SRAM1_DB[7]  ; T8052:u0|mux_sel_r[0]                                                                                                                                      ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.672 ns  ; SRAM1_DB[10] ; T8052:u0|T51:core51|PC[14]                                                                                                                                 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.671 ns  ; SRAM1_DB[14] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.670 ns  ; SRAM1_DB[13] ; T8052:u0|T51:core51|SFR_RData_r[0]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.666 ns  ; SRAM1_DB[7]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.663 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.656 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg6  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.650 ns  ; SRAM1_DB[3]  ; T8052:u0|T51:core51|SFR_RData_r[6]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.644 ns  ; SRAM1_DB[11] ; T8052:u0|T51:core51|PC[15]                                                                                                                                 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.639 ns  ; SRAM1_DB[4]  ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.627 ns  ; SRAM1_DB[3]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.627 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~porta_address_reg6  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.618 ns  ; SRAM1_DB[5]  ; T8052:u0|T51:core51|SFR_RData_r[0]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.611 ns  ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.606 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.604 ns  ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg6  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.595 ns  ; SRAM1_DB[15] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.588 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a9~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.581 ns  ; SRAM1_DB[7]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.580 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.577 ns  ; SRAM1_DB[11] ; T8052:u0|T51:core51|SFR_RData_r[0]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.575 ns  ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~porta_address_reg6  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.574 ns  ; SRAM1_DB[14] ; T8052:u0|T51:core51|PC[13]                                                                                                                                 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.565 ns  ; SRAM1_DB[6]  ; T8052:u0|T51:core51|SFR_RData_r[6]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.554 ns  ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.554 ns  ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.547 ns  ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg6  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.547 ns  ; SRAM1_DB[10] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.541 ns  ; SRAM1_DB[2]  ; T8052:u0|T51:core51|SFR_RData_r[0]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.539 ns  ; SRAM1_DB[14] ; T8052:u0|T51:core51|SFR_RData_r[0]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.537 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a15~porta_address_reg4 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.536 ns  ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a9~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.533 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a5~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.533 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.530 ns  ; SRAM1_DB[3]  ; T8052:u0|T51:core51|PC[13]                                                                                                                                 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.528 ns  ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.526 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.522 ns  ; SRAM1_DB[4]  ; T8052:u0|T51:core51|SFR_RData_r[6]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.518 ns  ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~porta_address_reg6  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.518 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.514 ns  ; SRAM1_DB[15] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.509 ns  ; SRAM1_DB[15] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.500 ns  ; SRAM1_DB[7]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.497 ns  ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.497 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a5~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.495 ns  ; SRAM1_DB[7]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.485 ns  ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a15~porta_address_reg4 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.481 ns  ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a5~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.481 ns  ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.479 ns  ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a9~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.475 ns  ; SRAM1_DB[14] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.474 ns  ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.471 ns  ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.467 ns  ; SRAM1_DB[15] ; T8052:u0|T51:core51|PC[15]                                                                                                                                 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.466 ns  ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.453 ns  ; SRAM1_DB[7]  ; T8052:u0|T51:core51|PC[15]                                                                                                                                 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.450 ns  ; SRAM1_DB[10] ; T8052:u0|T51:core51|PC[13]                                                                                                                                 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.445 ns  ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a5~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.434 ns  ; SRAM1_DB[3]  ; T8052:u0|T51:core51|SFR_RData_r[4]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.433 ns  ; SRAM1_DB[1]  ; T8052:u0|T51:core51|PC[14]                                                                                                                                 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.431 ns  ; SRAM1_DB[3]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.431 ns  ; SRAM1_DB[9]  ; T8052:u0|T51:core51|PC[14]                                                                                                                                 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.428 ns  ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a15~porta_address_reg4 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.424 ns  ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a5~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.424 ns  ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.417 ns  ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.410 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg10 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.409 ns  ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.408 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.388 ns  ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a5~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.379 ns  ; SRAM1_DB[13] ; T8052:u0|T51:core51|SFR_RData_r[1]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.377 ns  ; SRAM1_DB[15] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.370 ns  ; SRAM1_DB[15] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg6  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.368 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~porta_address_reg9  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.363 ns  ; SRAM1_DB[7]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.360 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a5~porta_address_reg6  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.358 ns  ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg10 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.356 ns  ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.356 ns  ; SRAM1_DB[7]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg6  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.351 ns  ; SRAM1_DB[10] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.349 ns  ; SRAM1_DB[6]  ; T8052:u0|T51:core51|SFR_RData_r[4]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.341 ns  ; SRAM1_DB[15] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~porta_address_reg6  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.334 ns  ; SRAM1_DB[14] ; T8052:u0|ROM_RAM_EN_O                                                                                                                                      ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.332 ns  ; SRAM1_DB[14] ; T8052:u0|boot_rom_en                                                                                                                                       ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.331 ns  ; SRAM1_DB[14] ; T8052:u0|mux_sel_r[0]                                                                                                                                      ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.327 ns  ; SRAM1_DB[5]  ; T8052:u0|T51:core51|SFR_RData_r[1]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.327 ns  ; SRAM1_DB[7]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~porta_address_reg6  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.325 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_we_reg        ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.325 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_datain_reg0   ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.325 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg0  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.325 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg1  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.325 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg2  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.325 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg3  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.325 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg5  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.325 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg6  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.325 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg7  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.325 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg8  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.325 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg9  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.325 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a7~porta_address_reg10 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.320 ns  ; SRAM1_DB[15] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.318 ns  ; SRAM1_DB[14] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.316 ns  ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a3~porta_address_reg9  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.308 ns  ; SRAM1_DB[5]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a5~porta_address_reg6  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.308 ns  ; SRAM1_DB[1]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.306 ns  ; SRAM1_DB[4]  ; T8052:u0|T51:core51|SFR_RData_r[4]                                                                                                                         ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.306 ns  ; SRAM1_DB[7]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a1~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.306 ns  ; SRAM1_DB[9]  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.302 ns  ; SRAM1_DB[15] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a9~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.301 ns  ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a0~porta_address_reg10 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.299 ns  ; SRAM1_DB[11] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~porta_address_reg11 ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.294 ns  ; SRAM1_DB[15] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~porta_address_reg4  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.293 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~porta_we_reg        ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.293 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~porta_datain_reg0   ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.293 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~porta_address_reg0  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.293 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~porta_address_reg1  ; clk_50MHz ;
; N/A                                     ; None                                                ; 17.293 ns  ; SRAM1_DB[13] ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a4~porta_address_reg2  ; clk_50MHz ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;              ;                                                                                                                                                            ;           ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                                                                                                ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 34.144 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg0 ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 34.144 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg1 ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 34.144 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg2 ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 34.144 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg3 ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 34.144 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg4 ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 34.144 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg5 ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 34.144 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg6 ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 34.144 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg7 ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 32.953 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg0 ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 32.953 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg1 ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 32.953 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg2 ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 32.953 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg3 ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 32.953 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg4 ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 32.953 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg5 ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 32.953 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg6 ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 32.953 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg7 ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 32.236 ns  ; T8052:u0|T51:core51|ACC[6]                                                                                                                                                                                          ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 32.105 ns  ; T8052:u0|T51:core51|B[0]                                                                                                                                                                                            ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 31.889 ns  ; T8052:u0|T51:core51|B[3]                                                                                                                                                                                            ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 31.745 ns  ; T8052:u0|T51:core51|B[1]                                                                                                                                                                                            ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 31.736 ns  ; T8052:u0|T51:core51|ACC[7]                                                                                                                                                                                          ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 31.644 ns  ; T8052:u0|T51:core51|B[5]                                                                                                                                                                                            ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 31.523 ns  ; T8052:u0|T51:core51|B[4]                                                                                                                                                                                            ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 31.428 ns  ; T8052:u0|T51:core51|ACC[4]                                                                                                                                                                                          ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 31.413 ns  ; T8052:u0|T51:core51|B[2]                                                                                                                                                                                            ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 31.375 ns  ; T8052:u0|T51:core51|ACC[0]                                                                                                                                                                                          ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 31.132 ns  ; T8052:u0|T51:core51|Inst1[1]                                                                                                                                                                                        ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 31.078 ns  ; T8052:u0|T51:core51|B[6]                                                                                                                                                                                            ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 31.050 ns  ; T8052:u0|T51:core51|ACC[2]                                                                                                                                                                                          ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 31.045 ns  ; T8052:u0|T51:core51|ACC[6]                                                                                                                                                                                          ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 31.013 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wren_mux_a                                                                                                                                                     ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 30.999 ns  ; T8052:u0|T51:core51|ACC[5]                                                                                                                                                                                          ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 30.914 ns  ; T8052:u0|T51:core51|B[0]                                                                                                                                                                                            ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 30.698 ns  ; T8052:u0|T51:core51|B[3]                                                                                                                                                                                            ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 30.570 ns  ; T8052:u0|T51:core51|ACC[3]                                                                                                                                                                                          ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 30.554 ns  ; T8052:u0|T51:core51|B[1]                                                                                                                                                                                            ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 30.545 ns  ; T8052:u0|T51:core51|ACC[7]                                                                                                                                                                                          ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 30.453 ns  ; T8052:u0|T51:core51|B[5]                                                                                                                                                                                            ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 30.442 ns  ; T8052:u0|T51:core51|SFR_RData_r[2]                                                                                                                                                                                  ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 30.332 ns  ; T8052:u0|T51:core51|B[4]                                                                                                                                                                                            ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 30.314 ns  ; T8052:u0|T51:core51|Inst1[2]                                                                                                                                                                                        ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 30.237 ns  ; T8052:u0|T51:core51|ACC[4]                                                                                                                                                                                          ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 30.222 ns  ; T8052:u0|T51:core51|B[2]                                                                                                                                                                                            ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 30.184 ns  ; T8052:u0|T51:core51|ACC[0]                                                                                                                                                                                          ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.951 ns  ; T8052:u0|T51:core51|BMux_Inst2                                                                                                                                                                                      ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.943 ns  ; T8052:u0|T51:core51|SFR_RData_r[0]                                                                                                                                                                                  ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.941 ns  ; T8052:u0|T51:core51|Inst1[1]                                                                                                                                                                                        ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.887 ns  ; T8052:u0|T51:core51|B[6]                                                                                                                                                                                            ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.866 ns  ; T8052:u0|T51:core51|Inst1[0]                                                                                                                                                                                        ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.859 ns  ; T8052:u0|T51:core51|ACC[2]                                                                                                                                                                                          ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.859 ns  ; T8052:u0|T51:core51|PSW[7]                                                                                                                                                                                          ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.822 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wren_mux_a                                                                                                                                                     ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.808 ns  ; T8052:u0|T51:core51|ACC[5]                                                                                                                                                                                          ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.807 ns  ; T8052:u0|T51:core51|SFR_RData_r[3]                                                                                                                                                                                  ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.801 ns  ; T8052:u0|T51:core51|Inst1[3]                                                                                                                                                                                        ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.785 ns  ; T8052:u0|T51:core51|AMux_SFR                                                                                                                                                                                        ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.776 ns  ; T8052:u0|T51:core51|ACC[1]                                                                                                                                                                                          ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.667 ns  ; T8052:u0|T51:core51|Inst1[5]                                                                                                                                                                                        ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.575 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[2]                                                                                                                                                    ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.483 ns  ; T8052:u0|T51:core51|Inst[2]                                                                                                                                                                                         ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.451 ns  ; T8052:u0|T51:core51|Inst2[1]                                                                                                                                                                                        ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.451 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[0]                                                                                                                                                    ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.447 ns  ; T8052:u0|T51:core51|T51_ALU:alu|Do_B_BA_Dir                                                                                                                                                                         ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.432 ns  ; T8052:u0|T51:core51|SFR_RData_r[1]                                                                                                                                                                                  ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.412 ns  ; T8052:u0|T51:core51|Inst1[7]                                                                                                                                                                                        ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.386 ns  ; T8052:u0|T51:core51|Inst[4]                                                                                                                                                                                         ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.379 ns  ; T8052:u0|T51:core51|ACC[3]                                                                                                                                                                                          ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.273 ns  ; T8052:u0|T51:core51|Inst[3]                                                                                                                                                                                         ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.251 ns  ; T8052:u0|T51:core51|SFR_RData_r[2]                                                                                                                                                                                  ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.180 ns  ; T8052:u0|T51:core51|Inst[6]                                                                                                                                                                                         ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.180 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg0 ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.180 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg1 ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.180 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg2 ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.180 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg3 ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.180 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg4 ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.180 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg5 ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.180 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg6 ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.180 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7 ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.123 ns  ; T8052:u0|T51:core51|Inst1[2]                                                                                                                                                                                        ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.086 ns  ; T8052:u0|T51:core51|Inst2[0]                                                                                                                                                                                        ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.061 ns  ; T8052:u0|T51:core51|Inst[1]                                                                                                                                                                                         ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 29.033 ns  ; T8052:u0|T51:core51|Inst[5]                                                                                                                                                                                         ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.970 ns  ; T8052:u0|T51:core51|Inst2[2]                                                                                                                                                                                        ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.932 ns  ; T8052:u0|T51:core51|Inst[0]                                                                                                                                                                                         ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.917 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[1]                                                                                                                                                    ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.886 ns  ; T8052:u0|T51:core51|Inst[7]                                                                                                                                                                                         ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.885 ns  ; T8052:u0|T51:core51|T51_ALU:alu|Do_A_Carry                                                                                                                                                                          ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.863 ns  ; T8052:u0|T51:core51|T51_ALU:alu|Do_A_Imm                                                                                                                                                                            ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.788 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[3]                                                                                                                                                    ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.785 ns  ; T8052:u0|T51:core51|SFR_RData_r[4]                                                                                                                                                                                  ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.760 ns  ; T8052:u0|T51:core51|BMux_Inst2                                                                                                                                                                                      ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.754 ns  ; T8052:u0|T51:core51|Inst2[3]                                                                                                                                                                                        ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.752 ns  ; T8052:u0|T51:core51|SFR_RData_r[0]                                                                                                                                                                                  ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.717 ns  ; T8052:u0|T51:core51|B[7]                                                                                                                                                                                            ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.675 ns  ; T8052:u0|T51:core51|Inst1[0]                                                                                                                                                                                        ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.668 ns  ; T8052:u0|T51:core51|PSW[7]                                                                                                                                                                                          ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.616 ns  ; T8052:u0|T51:core51|SFR_RData_r[3]                                                                                                                                                                                  ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.610 ns  ; T8052:u0|T51:core51|Inst1[3]                                                                                                                                                                                        ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.594 ns  ; T8052:u0|T51:core51|AMux_SFR                                                                                                                                                                                        ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.585 ns  ; T8052:u0|T51:core51|ACC[1]                                                                                                                                                                                          ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.530 ns  ; T8052:u0|T51:core51|SP[0]                                                                                                                                                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.526 ns  ; T8052:u0|T51:core51|SP[1]                                                                                                                                                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.523 ns  ; T8052:u0|T51:core51|SP[3]                                                                                                                                                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.476 ns  ; T8052:u0|T51:core51|Inst1[5]                                                                                                                                                                                        ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.474 ns  ; T8052:u0|T51:core51|T51_ALU:alu|Do_A_SUBB                                                                                                                                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.457 ns  ; T8052:u0|T51:core51|SP[2]                                                                                                                                                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.440 ns  ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                                                                                  ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.419 ns  ; T8052:u0|T51:core51|SFR_RData_r[7]                                                                                                                                                                                  ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.384 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[2]                                                                                                                                                    ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.358 ns  ; T8052:u0|T51:core51|T51_ALU:alu|Do_B_MOV                                                                                                                                                                            ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.313 ns  ; T8052:u0|T51:core51|T51_ALU:alu|MOV_Op[1]                                                                                                                                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.292 ns  ; T8052:u0|T51:core51|Inst[2]                                                                                                                                                                                         ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.260 ns  ; T8052:u0|T51:core51|Inst2[1]                                                                                                                                                                                        ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.260 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[0]                                                                                                                                                    ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.256 ns  ; T8052:u0|T51:core51|T51_ALU:alu|Do_B_BA_Dir                                                                                                                                                                         ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.241 ns  ; T8052:u0|T51:core51|SFR_RData_r[1]                                                                                                                                                                                  ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.221 ns  ; T8052:u0|T51:core51|Inst1[7]                                                                                                                                                                                        ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.217 ns  ; T8052:u0|T51:core51|SFR_RData_r[6]                                                                                                                                                                                  ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.208 ns  ; T8052:u0|T51:core51|T51_ALU:alu|Do_I_MOV                                                                                                                                                                            ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.195 ns  ; T8052:u0|T51:core51|Inst[4]                                                                                                                                                                                         ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.192 ns  ; T8052:u0|T51:core51|T51_ALU:alu|Do_B_JBC                                                                                                                                                                            ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.107 ns  ; T8052:u0|T51:core51|SP[4]                                                                                                                                                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 28.082 ns  ; T8052:u0|T51:core51|Inst[3]                                                                                                                                                                                         ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.989 ns  ; T8052:u0|T51:core51|Inst[6]                                                                                                                                                                                         ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.989 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg0 ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.989 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg1 ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.989 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg2 ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.989 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg3 ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.989 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg4 ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.989 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg5 ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.989 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg6 ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.989 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7 ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.982 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[4]                                                                                                                                                    ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.979 ns  ; T8052:u0|T51:core51|Inst2[7]                                                                                                                                                                                        ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.895 ns  ; T8052:u0|T51:core51|Inst2[0]                                                                                                                                                                                        ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.876 ns  ; T8052:u0|T51:core51|T51_ALU:alu|Do_B_Op[0]                                                                                                                                                                          ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.870 ns  ; T8052:u0|T51:core51|Inst[1]                                                                                                                                                                                         ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.842 ns  ; T8052:u0|T51:core51|Inst[5]                                                                                                                                                                                         ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.779 ns  ; T8052:u0|T51:core51|Inst2[2]                                                                                                                                                                                        ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.762 ns  ; T8052:u0|T51:core51|Inst1[4]                                                                                                                                                                                        ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.741 ns  ; T8052:u0|T51:core51|Inst[0]                                                                                                                                                                                         ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.726 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[1]                                                                                                                                                    ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.695 ns  ; T8052:u0|T51:core51|Inst[7]                                                                                                                                                                                         ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.694 ns  ; T8052:u0|T51:core51|T51_ALU:alu|Do_A_Carry                                                                                                                                                                          ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.672 ns  ; T8052:u0|T51:core51|T51_ALU:alu|Do_A_Imm                                                                                                                                                                            ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.663 ns  ; T8052:u0|T51:core51|PSW[6]                                                                                                                                                                                          ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.597 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[3]                                                                                                                                                    ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.594 ns  ; T8052:u0|T51:core51|SFR_RData_r[4]                                                                                                                                                                                  ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.577 ns  ; T8052:u0|T51:core51|Inst1[6]                                                                                                                                                                                        ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.563 ns  ; T8052:u0|T51:core51|Inst2[3]                                                                                                                                                                                        ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.532 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~porta_address_reg0                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.532 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~porta_address_reg1                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.532 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~porta_address_reg2                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.532 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~porta_address_reg3                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.532 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~porta_address_reg4                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.532 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~porta_address_reg5                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.532 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~porta_address_reg6                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.532 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~porta_address_reg7                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.532 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~porta_address_reg8                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.532 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~porta_address_reg9                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.532 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~porta_address_reg10                                                          ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.532 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a6~porta_address_reg11                                                          ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.526 ns  ; T8052:u0|T51:core51|B[7]                                                                                                                                                                                            ; SRAM2_ADR[16] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.504 ns  ; T8052:u0|RAM_Addr_r[12]                                                                                                                                                                                             ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.474 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg0                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.474 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg1                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.474 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg2                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.474 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg3                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.474 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg4                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.474 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg5                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.474 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg6                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.474 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg7                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.474 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg8                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.474 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg9                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.474 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg10                                                          ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.474 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a2~porta_address_reg11                                                          ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.469 ns  ; T8052:u0|T51:core51|ICall                                                                                                                                                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.468 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[7]                                                                                                                                                    ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.465 ns  ; T8052:u0|T51:core51|T51_ALU:alu|MOV_Op[3]                                                                                                                                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.450 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a15~porta_address_reg0                                                          ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.450 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a15~porta_address_reg1                                                          ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.450 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a15~porta_address_reg2                                                          ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.450 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a15~porta_address_reg3                                                          ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.450 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a15~porta_address_reg4                                                          ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.450 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a15~porta_address_reg5                                                          ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.450 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a15~porta_address_reg6                                                          ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.450 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a15~porta_address_reg7                                                          ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.450 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a15~porta_address_reg8                                                          ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.450 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a15~porta_address_reg9                                                          ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.423 ns  ; T8052:u0|T51:core51|T51_ALU:alu|Do_A_XCHD                                                                                                                                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.391 ns  ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[6]                                                                                                                                                    ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.386 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a9~porta_address_reg0                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.386 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a9~porta_address_reg1                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.386 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a9~porta_address_reg2                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.386 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a9~porta_address_reg3                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.386 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a9~porta_address_reg4                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.386 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a9~porta_address_reg5                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.386 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a9~porta_address_reg6                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.386 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a9~porta_address_reg7                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; N/A                                     ; None                                                ; 27.386 ns  ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ram_block3a9~porta_address_reg8                                                           ; SRAM1_ADR[14] ; clk_50MHz  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                                                                                                     ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 24.887 ns       ; SRAM1_DB[13]             ; SRAM1_ADR[14]       ;
; N/A   ; None              ; 24.835 ns       ; SRAM1_DB[5]              ; SRAM1_ADR[14]       ;
; N/A   ; None              ; 24.778 ns       ; SRAM1_DB[11]             ; SRAM1_ADR[14]       ;
; N/A   ; None              ; 24.601 ns       ; SRAM1_DB[15]             ; SRAM1_ADR[14]       ;
; N/A   ; None              ; 24.587 ns       ; SRAM1_DB[7]              ; SRAM1_ADR[14]       ;
; N/A   ; None              ; 24.239 ns       ; SRAM1_DB[14]             ; SRAM1_ADR[14]       ;
; N/A   ; None              ; 24.195 ns       ; SRAM1_DB[3]              ; SRAM1_ADR[14]       ;
; N/A   ; None              ; 24.115 ns       ; SRAM1_DB[10]             ; SRAM1_ADR[14]       ;
; N/A   ; None              ; 23.876 ns       ; SRAM1_DB[1]              ; SRAM1_ADR[14]       ;
; N/A   ; None              ; 23.874 ns       ; SRAM1_DB[9]              ; SRAM1_ADR[14]       ;
; N/A   ; None              ; 23.696 ns       ; SRAM1_DB[13]             ; SRAM2_ADR[16]       ;
; N/A   ; None              ; 23.644 ns       ; SRAM1_DB[5]              ; SRAM2_ADR[16]       ;
; N/A   ; None              ; 23.604 ns       ; SRAM1_DB[2]              ; SRAM1_ADR[14]       ;
; N/A   ; None              ; 23.587 ns       ; SRAM1_DB[11]             ; SRAM2_ADR[16]       ;
; N/A   ; None              ; 23.410 ns       ; SRAM1_DB[15]             ; SRAM2_ADR[16]       ;
; N/A   ; None              ; 23.396 ns       ; SRAM1_DB[7]              ; SRAM2_ADR[16]       ;
; N/A   ; None              ; 23.385 ns       ; SRAM1_DB[12]             ; SRAM1_ADR[14]       ;
; N/A   ; None              ; 23.369 ns       ; SRAM1_DB[6]              ; SRAM1_ADR[14]       ;
; N/A   ; None              ; 23.048 ns       ; SRAM1_DB[14]             ; SRAM2_ADR[16]       ;
; N/A   ; None              ; 23.004 ns       ; SRAM1_DB[3]              ; SRAM2_ADR[16]       ;
; N/A   ; None              ; 22.924 ns       ; SRAM1_DB[10]             ; SRAM2_ADR[16]       ;
; N/A   ; None              ; 22.765 ns       ; SRAM1_DB[4]              ; SRAM1_ADR[14]       ;
; N/A   ; None              ; 22.685 ns       ; SRAM1_DB[1]              ; SRAM2_ADR[16]       ;
; N/A   ; None              ; 22.685 ns       ; SRAM1_DB[8]              ; SRAM1_ADR[14]       ;
; N/A   ; None              ; 22.683 ns       ; SRAM1_DB[9]              ; SRAM2_ADR[16]       ;
; N/A   ; None              ; 22.413 ns       ; SRAM1_DB[2]              ; SRAM2_ADR[16]       ;
; N/A   ; None              ; 22.194 ns       ; SRAM1_DB[12]             ; SRAM2_ADR[16]       ;
; N/A   ; None              ; 22.178 ns       ; SRAM1_DB[6]              ; SRAM2_ADR[16]       ;
; N/A   ; None              ; 22.068 ns       ; SRAM1_DB[0]              ; SRAM1_ADR[14]       ;
; N/A   ; None              ; 21.574 ns       ; SRAM1_DB[4]              ; SRAM2_ADR[16]       ;
; N/A   ; None              ; 21.494 ns       ; SRAM1_DB[8]              ; SRAM2_ADR[16]       ;
; N/A   ; None              ; 20.877 ns       ; SRAM1_DB[0]              ; SRAM2_ADR[16]       ;
; N/A   ; None              ; 16.099 ns       ; SWITCH1                  ; ETH_Reset_o         ;
; N/A   ; None              ; 1.634 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                         ; To                                                                                                                                                                                    ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 3.006 ns  ; altera_internal_jtag         ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.865 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.863 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|HUB_BYPASS_REG                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.845 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.716 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.609 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.576 ns  ; altera_internal_jtag         ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.565 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.475 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.420 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.415 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.413 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.413 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.411 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.408 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.405 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.405 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.084 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.084 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.084 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.068 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.814 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[2]                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.814 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.744 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.744 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.744 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.744 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.737 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.701 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1]                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.701 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2]                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.701 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.701 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3]                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.701 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7]                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.461 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.461 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.460 ns  ; altera_internal_jtag         ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.179 ns  ; altera_internal_jtag         ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.951 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1]                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.951 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2]                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.951 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.951 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3]                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.951 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7]                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.515 ns  ; mcoll_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|Collision_Tx1                                                                                                                                ; mtx_clk_pad_i                ;
; N/A                                     ; None                                                ; 0.405 ns  ; mcrs_pad_i                   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|CarrierSense_Tx1                                                                                                                             ; mtx_clk_pad_i                ;
; N/A                                     ; None                                                ; -0.195 ns ; mcoll_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|RxLateCollision                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -0.750 ns ; mcoll_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|RxColWindow                                                                                                         ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -0.840 ns ; mcoll_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|CarrierSenseLost                                                                                                    ; mtx_clk_pad_i                ;
; N/A                                     ; None                                                ; -0.898 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|RxEnSync                                                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -1.276 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|LatchedByte[6]                                                                                                        ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -1.456 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|LatchedByte[7]                                                                                                        ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -1.895 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LoadRxStatus                                                                                                        ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -1.895 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LatchedMRxErr                                                                                                       ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -1.956 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|LatchedByte[5]                                                                                                        ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -1.959 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|InvalidSymbol                                                                                                       ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.084 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|InvalidSymbol                                                                                                       ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.123 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|ShortFrame                                                                                                          ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.220 ns ; mrxerr_pad_i                 ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|InvalidSymbol                                                                                                       ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.292 ns ; mrxd_pad_i[0]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|LatchedByte[4]                                                                                                        ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.371 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[27]                                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.411 ns ; mrxerr_pad_i                 ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LatchedMRxErr                                                                                                       ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.691 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|RxEndFrm                                                                                                              ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.703 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[0]                                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.757 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateDrop                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.762 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[17]                                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.764 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|DribbleNibble                                                                                                       ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.767 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|RxEndFrm_d                                                                                                            ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.831 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|InvalidSymbol                                                                                                       ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.913 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[28]                                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.949 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|InvalidSymbol                                                                                                       ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.951 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateData1                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.093 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|ReceivedPacketTooBig                                                                                                ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.122 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[16]                                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.123 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[22]                                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.128 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[4]                                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.140 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateData0                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.142 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[2]                                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.149 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[24]                                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.237 ns ; SWITCH1                      ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|CrcHash[4]                                                                                                            ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.238 ns ; SWITCH1                      ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|CrcHash[1]                                                                                                            ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.238 ns ; SWITCH1                      ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|CrcHash[2]                                                                                                            ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.239 ns ; SWITCH1                      ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|CrcHash[5]                                                                                                            ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.239 ns ; SWITCH1                      ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|CrcHash[0]                                                                                                            ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.239 ns ; SWITCH1                      ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|CrcHash[3]                                                                                                            ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.278 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[8]                                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.292 ns ; SRAM1_DB[2]                  ; ExDI_r[2]                                                                                                                                                                             ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -3.353 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[12]                                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.378 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[18]                                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.392 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StatePreamble                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.393 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateSFD                                                                                       ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.404 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[6]                                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.405 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[9]                                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.442 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateIdle                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.508 ns ; mrxd_pad_i[0]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[29]                                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.553 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[1]                                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.560 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[3]                                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.562 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[13]                                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.620 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[0]                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.622 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateIdle                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.707 ns ; mrxd_pad_i[0]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[15]                                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.716 ns ; mrxd_pad_i[0]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[19]                                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.730 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[1]                                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.740 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StatePreamble                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.749 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[7]                                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.750 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[10]                                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.758 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[24]                                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.769 ns ; SRAM1_DB[9]                  ; ExDI_r[1]                                                                                                                                                                             ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -3.777 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[26]                                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.856 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[4]                                                                              ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.856 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[3]                                                                              ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.856 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[2]                                                                              ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.856 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[1]                                                                              ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.856 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[0]                                                                              ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.863 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateSFD                                                                                       ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.912 ns ; SRAM1_DB[1]                  ; ExDI_r[1]                                                                                                                                                                             ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -3.922 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[5]                                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.924 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[11]                                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.925 ns ; SRAM1_DB[9]                  ; T8052:u0|T51:core51|Inst1[1]                                                                                                                                                          ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -3.927 ns ; SRAM1_DB[1]                  ; T8052:u0|T51:core51|Inst1[1]                                                                                                                                                          ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -3.949 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[23]                                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.957 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StatePreamble                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.958 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateSFD                                                                                       ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.998 ns ; SRAM2_DB[1]                  ; ExDI_r[1]                                                                                                                                                                             ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.003 ns ; SRAM1_DB[2]                  ; T8052:u0|T51:core51|Inst[2]                                                                                                                                                           ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.004 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StatePreamble                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.005 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateSFD                                                                                       ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.013 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[6]                                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.014 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[9]                                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.046 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[1]                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.046 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.046 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.046 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.046 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.046 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.046 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.066 ns ; SRAM1_DB[6]                  ; T8052:u0|T51:core51|Inst2[6]                                                                                                                                                          ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.068 ns ; SRAM1_DB[6]                  ; T8052:u0|T51:core51|Inst1[6]                                                                                                                                                          ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.078 ns ; SRAM1_DB[6]                  ; T8052:u0|T51:core51|Inst[6]                                                                                                                                                           ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.092 ns ; SRAM1_DB[0]                  ; ExDI_r[0]                                                                                                                                                                             ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.126 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[23]                                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.145 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[8]                                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.166 ns ; SRAM1_DB[7]                  ; ExDI_r[7]                                                                                                                                                                             ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.184 ns ; mrxd_pad_i[0]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[25]                                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.187 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateIdle                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.197 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[2]                                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.234 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateIdle                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.247 ns ; SRAM1_DB[9]                  ; T8052:u0|T51:core51|Inst2[1]                                                                                                                                                          ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.249 ns ; SRAM1_DB[1]                  ; T8052:u0|T51:core51|Inst2[1]                                                                                                                                                          ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.254 ns ; SRAM1_DB[15]                 ; ExDI_r[7]                                                                                                                                                                             ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.255 ns ; SRAM1_DB[0]                  ; T8052:u0|T51:core51|Inst[0]                                                                                                                                                           ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.258 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[0]                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.275 ns ; SRAM1_DB[2]                  ; T8052:u0|T51:core51|Inst2[2]                                                                                                                                                          ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.277 ns ; SRAM2_DB[5]                  ; ExDI_r[5]                                                                                                                                                                             ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.320 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[0]                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.364 ns ; SRAM1_DB[4]                  ; T8052:u0|T51:core51|Inst2[4]                                                                                                                                                          ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.367 ns ; SRAM1_DB[4]                  ; T8052:u0|T51:core51|Inst1[4]                                                                                                                                                          ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.385 ns ; SRAM1_DB[0]                  ; T8052:u0|T51:core51|Inst1[0]                                                                                                                                                          ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.388 ns ; SRAM1_DB[4]                  ; T8052:u0|T51:core51|Inst[4]                                                                                                                                                           ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.391 ns ; SRAM1_DB[0]                  ; T8052:u0|T51:core51|Inst2[0]                                                                                                                                                          ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.402 ns ; SRAM1_DB[9]                  ; T8052:u0|T51:core51|Inst[1]                                                                                                                                                           ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.404 ns ; SRAM1_DB[1]                  ; T8052:u0|T51:core51|Inst[1]                                                                                                                                                           ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.408 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[12]                                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.424 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[0]                                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.441 ns ; SRAM2_DB[4]                  ; ExDI_r[4]                                                                                                                                                                             ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.449 ns ; SRAM1_DB[2]                  ; T8052:u0|T51:core51|Inst1[2]                                                                                                                                                          ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.452 ns ; mrxd_pad_i[0]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[26]                                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.454 ns ; SRAM1_DB[2]                  ; T8052:u0|T51:core51|Bit_Pattern[7]                                                                                                                                                    ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.457 ns ; SRAM1_DB[2]                  ; T8052:u0|T51:core51|Bit_Pattern[2]                                                                                                                                                    ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.460 ns ; SRAM1_DB[2]                  ; T8052:u0|T51:core51|Bit_Pattern[5]                                                                                                                                                    ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.462 ns ; SRAM1_DB[4]                  ; ExDI_r[4]                                                                                                                                                                             ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.462 ns ; SRAM1_DB[2]                  ; T8052:u0|T51:core51|Bit_Pattern[0]                                                                                                                                                    ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.463 ns ; SRAM1_DB[2]                  ; T8052:u0|T51:core51|Bit_Pattern[1]                                                                                                                                                    ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.464 ns ; SRAM1_DB[2]                  ; T8052:u0|T51:core51|Bit_Pattern[4]                                                                                                                                                    ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.464 ns ; SRAM1_DB[2]                  ; T8052:u0|T51:core51|Bit_Pattern[6]                                                                                                                                                    ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.465 ns ; SRAM1_DB[2]                  ; T8052:u0|T51:core51|Bit_Pattern[3]                                                                                                                                                    ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.485 ns ; SRAM1_DB[5]                  ; T8052:u0|T51:core51|Inst1[5]                                                                                                                                                          ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.491 ns ; SRAM1_DB[2]                  ; T8052:u0|T51:core51|T51_ALU:alu|Last_r                                                                                                                                                ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.499 ns ; SRAM1_DB[8]                  ; ExDI_r[0]                                                                                                                                                                             ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.504 ns ; SRAM2_DB[0]                  ; ExDI_r[0]                                                                                                                                                                             ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.514 ns ; SRAM1_DB[10]                 ; T8052:u0|T51:core51|Inst[2]                                                                                                                                                           ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.520 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.520 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.520 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10]                                                                                ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.520 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11]                                                                                ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.520 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12]                                                                                ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.520 ns ; SRAM1_DB[5]                  ; T8052:u0|T51:core51|Inst2[5]                                                                                                                                                          ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.526 ns ; SRAM2_DB[2]                  ; ExDI_r[2]                                                                                                                                                                             ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.537 ns ; SRAM1_DB[13]                 ; T8052:u0|T51:core51|Inst1[5]                                                                                                                                                          ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.572 ns ; SRAM1_DB[13]                 ; T8052:u0|T51:core51|Inst2[5]                                                                                                                                                          ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.580 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13]                                                                                ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.580 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[14]                                                                                ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.580 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[15]                                                                                ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.661 ns ; SRAM1_DB[7]                  ; T8052:u0|T51:core51|Inst2[7]                                                                                                                                                          ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.669 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[4]                                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.675 ns ; SRAM1_DB[15]                 ; T8052:u0|T51:core51|Inst2[7]                                                                                                                                                          ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.677 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateData0                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.683 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[1]                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.683 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.683 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.683 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]                                                                                 ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.683 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]                                                                                 ; mrx_clk_pad_i                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                              ;                                                                                                                                                                                       ;                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 12 11:49:47 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off t51_elektor -c ex25 --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "mtx_clk_pad_i" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
    Info: Assuming node "mrx_clk_pad_i" is an undefined clock
Info: Found timing assignments -- calculating delays
Info: Slack time is 10.515 ns for clock "altpll0:\use_dll:dll|altpll:altpll_component|_clk0" between source pin "SRAM1_DB[10]" and destination register "T8052:u0|T51:core51|SFR_RData_r[5]"
    Info: Fmax is 33.92 MHz (period= 29.485 ns)
    Info: + Largest pin to register requirement is 29.910 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 38.420 ns
                Info: Clock period of Destination clock "altpll0:\use_dll:dll|altpll:altpll_component|_clk0" is 40.000 ns with  offset of -1.580 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -1.580 ns
                Info: Clock period of Source clock "altpll0:\use_dll:dll|altpll:altpll_component|_clk0" is 40.000 ns with  offset of -1.580 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 1.939 ns
            Info: + Shortest clock path from clock "altpll0:\use_dll:dll|altpll:altpll_component|_clk0" to destination register is 1.939 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 3647; CLK Node = 'altpll0:\use_dll:dll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.392 ns) + CELL(0.547 ns) = 1.939 ns; Loc. = LC_X22_Y18_N9; Fanout = 3; REG Node = 'T8052:u0|T51:core51|SFR_RData_r[5]'
                Info: Total cell delay = 0.547 ns ( 28.21 % )
                Info: Total interconnect delay = 1.392 ns ( 71.79 % )
        Info: - Micro setup delay of destination is 0.029 ns
        Info: - Max Input delay of pin is 12.0 ns
    Info: - Longest pin to register delay is 19.395 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E5; Fanout = 1; PIN Node = 'SRAM1_DB[10]'
        Info: 2: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = IOC_X8_Y27_N1; Fanout = 2; COMB Node = 'SRAM1_DB[10]~5'
        Info: 3: + IC(1.757 ns) + CELL(0.088 ns) = 2.980 ns; Loc. = LC_X17_Y23_N4; Fanout = 17; COMB Node = 'T8052:u0|ROM_Data[2]~102'
        Info: 4: + IC(0.262 ns) + CELL(0.088 ns) = 3.330 ns; Loc. = LC_X17_Y23_N5; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|Int_AddrA[2]~17517'
        Info: 5: + IC(0.140 ns) + CELL(0.088 ns) = 3.558 ns; Loc. = LC_X17_Y23_N6; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|Int_AddrA[2]~17518'
        Info: 6: + IC(0.327 ns) + CELL(0.088 ns) = 3.973 ns; Loc. = LC_X17_Y23_N1; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|Int_AddrA[2]~17519'
        Info: 7: + IC(0.140 ns) + CELL(0.088 ns) = 4.201 ns; Loc. = LC_X17_Y23_N2; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|Int_AddrA[2]~17520'
        Info: 8: + IC(0.960 ns) + CELL(0.088 ns) = 5.249 ns; Loc. = LC_X18_Y20_N8; Fanout = 2; COMB Node = 'T8052:u0|T51:core51|Int_AddrA[2]~17521'
        Info: 9: + IC(0.140 ns) + CELL(0.088 ns) = 5.477 ns; Loc. = LC_X18_Y20_N9; Fanout = 7; COMB Node = 'T8052:u0|T51:core51|Int_AddrA[2]~17522'
        Info: 10: + IC(0.994 ns) + CELL(0.088 ns) = 6.559 ns; Loc. = LC_X18_Y22_N4; Fanout = 5; COMB Node = 'T8052:u0|T51_Glue:glue51|Equal1~40'
        Info: 11: + IC(1.330 ns) + CELL(0.225 ns) = 8.114 ns; Loc. = LC_X23_Y21_N9; Fanout = 10; COMB Node = 'T8052:u0|T51_Glue:glue51|Equal1~41'
        Info: 12: + IC(0.935 ns) + CELL(0.340 ns) = 9.389 ns; Loc. = LC_X24_Y24_N0; Fanout = 4; COMB Node = 'T8052:u0|T51:core51|SFR_RData_r[4]~560'
        Info: 13: + IC(0.532 ns) + CELL(0.340 ns) = 10.261 ns; Loc. = LC_X23_Y24_N1; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1641'
        Info: 14: + IC(0.540 ns) + CELL(0.088 ns) = 10.889 ns; Loc. = LC_X24_Y24_N1; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1642'
        Info: 15: + IC(0.910 ns) + CELL(0.088 ns) = 11.887 ns; Loc. = LC_X25_Y23_N5; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1643'
        Info: 16: + IC(0.140 ns) + CELL(0.088 ns) = 12.115 ns; Loc. = LC_X25_Y23_N6; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1644'
        Info: 17: + IC(0.935 ns) + CELL(0.088 ns) = 13.138 ns; Loc. = LC_X25_Y21_N0; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1648'
        Info: 18: + IC(0.140 ns) + CELL(0.088 ns) = 13.366 ns; Loc. = LC_X25_Y21_N1; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1649'
        Info: 19: + IC(0.140 ns) + CELL(0.088 ns) = 13.594 ns; Loc. = LC_X25_Y21_N2; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1650'
        Info: 20: + IC(0.931 ns) + CELL(0.088 ns) = 14.613 ns; Loc. = LC_X26_Y19_N3; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1651'
        Info: 21: + IC(0.140 ns) + CELL(0.088 ns) = 14.841 ns; Loc. = LC_X26_Y19_N4; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1652'
        Info: 22: + IC(1.067 ns) + CELL(0.088 ns) = 15.996 ns; Loc. = LC_X27_Y21_N0; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1653'
        Info: 23: + IC(0.319 ns) + CELL(0.088 ns) = 16.403 ns; Loc. = LC_X27_Y21_N3; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1654'
        Info: 24: + IC(1.264 ns) + CELL(0.088 ns) = 17.755 ns; Loc. = LC_X22_Y18_N3; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1655'
        Info: 25: + IC(0.140 ns) + CELL(0.088 ns) = 17.983 ns; Loc. = LC_X22_Y18_N4; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1656'
        Info: 26: + IC(0.262 ns) + CELL(0.088 ns) = 18.333 ns; Loc. = LC_X22_Y18_N5; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1657'
        Info: 27: + IC(0.140 ns) + CELL(0.088 ns) = 18.561 ns; Loc. = LC_X22_Y18_N6; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1658'
        Info: 28: + IC(0.140 ns) + CELL(0.088 ns) = 18.789 ns; Loc. = LC_X22_Y18_N7; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1659'
        Info: 29: + IC(0.140 ns) + CELL(0.088 ns) = 19.017 ns; Loc. = LC_X22_Y18_N8; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1660'
        Info: 30: + IC(0.140 ns) + CELL(0.238 ns) = 19.395 ns; Loc. = LC_X22_Y18_N9; Fanout = 3; REG Node = 'T8052:u0|T51:core51|SFR_RData_r[5]'
        Info: Total cell delay = 4.390 ns ( 22.63 % )
        Info: Total interconnect delay = 15.005 ns ( 77.37 % )
Info: No valid register-to-register data paths exist for clock "clk_50MHz"
Info: Clock "mtx_clk_pad_i" has Internal fmax of 78.98 MHz between source register "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]" and destination register "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15]" (period= 12.662 ns)
    Info: + Longest register to register delay is 12.460 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X44_Y14_N6; Fanout = 13; REG Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]'
        Info: 2: + IC(0.932 ns) + CELL(0.443 ns) = 1.375 ns; Loc. = LC_X43_Y14_N6; Fanout = 1; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~427COUT1_452'
        Info: 3: + IC(0.000 ns) + CELL(0.062 ns) = 1.437 ns; Loc. = LC_X43_Y14_N7; Fanout = 1; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~422COUT1_453'
        Info: 4: + IC(0.000 ns) + CELL(0.062 ns) = 1.499 ns; Loc. = LC_X43_Y14_N8; Fanout = 1; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~417COUT1_454'
        Info: 5: + IC(0.000 ns) + CELL(0.199 ns) = 1.698 ns; Loc. = LC_X43_Y14_N9; Fanout = 1; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~412'
        Info: 6: + IC(0.000 ns) + CELL(0.105 ns) = 1.803 ns; Loc. = LC_X43_Y13_N4; Fanout = 1; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~387'
        Info: 7: + IC(0.000 ns) + CELL(0.478 ns) = 2.281 ns; Loc. = LC_X43_Y13_N7; Fanout = 1; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~369'
        Info: 8: + IC(0.543 ns) + CELL(0.225 ns) = 3.049 ns; Loc. = LC_X42_Y13_N9; Fanout = 2; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~374'
        Info: 9: + IC(1.213 ns) + CELL(0.340 ns) = 4.602 ns; Loc. = LC_X44_Y17_N8; Fanout = 3; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartFCS~119'
        Info: 10: + IC(0.330 ns) + CELL(0.340 ns) = 5.272 ns; Loc. = LC_X44_Y17_N4; Fanout = 1; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~179'
        Info: 11: + IC(0.351 ns) + CELL(0.225 ns) = 5.848 ns; Loc. = LC_X44_Y17_N7; Fanout = 5; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~180'
        Info: 12: + IC(1.534 ns) + CELL(0.340 ns) = 7.722 ns; Loc. = LC_X46_Y16_N2; Fanout = 2; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartDefer~266'
        Info: 13: + IC(0.870 ns) + CELL(0.225 ns) = 8.817 ns; Loc. = LC_X44_Y16_N6; Fanout = 7; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartDefer~267'
        Info: 14: + IC(1.254 ns) + CELL(0.225 ns) = 10.296 ns; Loc. = LC_X45_Y18_N3; Fanout = 16; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ResetNibCnt'
        Info: 15: + IC(1.308 ns) + CELL(0.856 ns) = 12.460 ns; Loc. = LC_X44_Y13_N7; Fanout = 2; REG Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15]'
        Info: Total cell delay = 4.125 ns ( 33.11 % )
        Info: Total interconnect delay = 8.335 ns ( 66.89 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "mtx_clk_pad_i" to destination register is 7.120 ns
            Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_T9; Fanout = 231; CLK Node = 'mtx_clk_pad_i'
            Info: 2: + IC(5.438 ns) + CELL(0.547 ns) = 7.120 ns; Loc. = LC_X44_Y13_N7; Fanout = 2; REG Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15]'
            Info: Total cell delay = 1.682 ns ( 23.62 % )
            Info: Total interconnect delay = 5.438 ns ( 76.38 % )
        Info: - Longest clock path from clock "mtx_clk_pad_i" to source register is 7.120 ns
            Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_T9; Fanout = 231; CLK Node = 'mtx_clk_pad_i'
            Info: 2: + IC(5.438 ns) + CELL(0.547 ns) = 7.120 ns; Loc. = LC_X44_Y14_N6; Fanout = 13; REG Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]'
            Info: Total cell delay = 1.682 ns ( 23.62 % )
            Info: Total interconnect delay = 5.438 ns ( 76.38 % )
    Info: + Micro clock to output delay of source is 0.173 ns
    Info: + Micro setup delay of destination is 0.029 ns
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 74.31 MHz between source register "T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]" and destination register "sld_hub:sld_hub_inst|hub_tdo" (period= 13.458 ns)
    Info: + Longest register to register delay is 6.472 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y20_N6; Fanout = 3; REG Node = 'T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]'
        Info: 2: + IC(2.091 ns) + CELL(0.225 ns) = 2.316 ns; Loc. = LC_X7_Y19_N7; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|hub_tdo~1003'
        Info: 3: + IC(0.927 ns) + CELL(0.088 ns) = 3.331 ns; Loc. = LC_X7_Y18_N8; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|hub_tdo~1004'
        Info: 4: + IC(1.561 ns) + CELL(0.340 ns) = 5.232 ns; Loc. = LC_X7_Y12_N4; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|hub_tdo~1005'
        Info: 5: + IC(0.872 ns) + CELL(0.368 ns) = 6.472 ns; Loc. = LC_X8_Y12_N3; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst|hub_tdo'
        Info: Total cell delay = 1.021 ns ( 15.78 % )
        Info: Total interconnect delay = 5.451 ns ( 84.22 % )
    Info: - Smallest clock skew is -0.055 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.108 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 269; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(3.561 ns) + CELL(0.547 ns) = 4.108 ns; Loc. = LC_X8_Y12_N3; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst|hub_tdo'
            Info: Total cell delay = 0.547 ns ( 13.32 % )
            Info: Total interconnect delay = 3.561 ns ( 86.68 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.163 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 269; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(3.616 ns) + CELL(0.547 ns) = 4.163 ns; Loc. = LC_X21_Y20_N6; Fanout = 3; REG Node = 'T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]'
            Info: Total cell delay = 0.547 ns ( 13.14 % )
            Info: Total interconnect delay = 3.616 ns ( 86.86 % )
    Info: + Micro clock to output delay of source is 0.173 ns
    Info: + Micro setup delay of destination is 0.029 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two
Info: Clock "mrx_clk_pad_i" has Internal fmax of 81.05 MHz between source register "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]" and destination register "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8]" (period= 12.338 ns)
    Info: + Longest register to register delay is 12.191 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X47_Y11_N6; Fanout = 10; REG Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]'
        Info: 2: + IC(1.742 ns) + CELL(0.443 ns) = 2.185 ns; Loc. = LC_X43_Y11_N5; Fanout = 3; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[4]~49COUT1_58'
        Info: 3: + IC(0.000 ns) + CELL(0.062 ns) = 2.247 ns; Loc. = LC_X43_Y11_N6; Fanout = 3; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[5]~51COUT1_59'
        Info: 4: + IC(0.000 ns) + CELL(0.062 ns) = 2.309 ns; Loc. = LC_X43_Y11_N7; Fanout = 3; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[6]~53COUT1_60'
        Info: 5: + IC(0.000 ns) + CELL(0.062 ns) = 2.371 ns; Loc. = LC_X43_Y11_N8; Fanout = 3; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[7]~55COUT1_61'
        Info: 6: + IC(0.000 ns) + CELL(0.199 ns) = 2.570 ns; Loc. = LC_X43_Y11_N9; Fanout = 11; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[8]~29'
        Info: 7: + IC(0.000 ns) + CELL(0.523 ns) = 3.093 ns; Loc. = LC_X43_Y10_N1; Fanout = 4; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[10]~32'
        Info: 8: + IC(1.554 ns) + CELL(0.434 ns) = 5.081 ns; Loc. = LC_X42_Y11_N2; Fanout = 1; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan0~235'
        Info: 9: + IC(0.000 ns) + CELL(0.060 ns) = 5.141 ns; Loc. = LC_X42_Y11_N3; Fanout = 1; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan0~230'
        Info: 10: + IC(0.000 ns) + CELL(0.137 ns) = 5.278 ns; Loc. = LC_X42_Y11_N4; Fanout = 1; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan0~225'
        Info: 11: + IC(0.000 ns) + CELL(0.478 ns) = 5.756 ns; Loc. = LC_X42_Y11_N7; Fanout = 2; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan0~208'
        Info: 12: + IC(2.297 ns) + CELL(0.225 ns) = 8.278 ns; Loc. = LC_X48_Y19_N4; Fanout = 18; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|SetPauseTimer'
        Info: 13: + IC(1.570 ns) + CELL(0.454 ns) = 10.302 ns; Loc. = LC_X47_Y25_N8; Fanout = 16; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12]~1116'
        Info: 14: + IC(1.222 ns) + CELL(0.667 ns) = 12.191 ns; Loc. = LC_X49_Y24_N0; Fanout = 4; REG Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8]'
        Info: Total cell delay = 3.806 ns ( 31.22 % )
        Info: Total interconnect delay = 8.385 ns ( 68.78 % )
    Info: - Smallest clock skew is 0.055 ns
        Info: + Shortest clock path from clock "mrx_clk_pad_i" to destination register is 6.021 ns
            Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_M9; Fanout = 297; CLK Node = 'mrx_clk_pad_i'
            Info: 2: + IC(4.339 ns) + CELL(0.547 ns) = 6.021 ns; Loc. = LC_X49_Y24_N0; Fanout = 4; REG Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8]'
            Info: Total cell delay = 1.682 ns ( 27.94 % )
            Info: Total interconnect delay = 4.339 ns ( 72.06 % )
        Info: - Longest clock path from clock "mrx_clk_pad_i" to source register is 5.966 ns
            Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_M9; Fanout = 297; CLK Node = 'mrx_clk_pad_i'
            Info: 2: + IC(4.284 ns) + CELL(0.547 ns) = 5.966 ns; Loc. = LC_X47_Y11_N6; Fanout = 10; REG Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]'
            Info: Total cell delay = 1.682 ns ( 28.19 % )
            Info: Total interconnect delay = 4.284 ns ( 71.81 % )
    Info: + Micro clock to output delay of source is 0.173 ns
    Info: + Micro setup delay of destination is 0.029 ns
Info: Minimum slack time is 633 ps for clock "altpll0:\use_dll:dll|altpll:altpll_component|_clk0" between source register "Graphiccard:\use_cg:GC|lineStart[8]" and destination register "Graphiccard:\use_cg:GC|lineStart[8]"
    Info: + Shortest register to register delay is 0.472 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y7_N7; Fanout = 2; REG Node = 'Graphiccard:\use_cg:GC|lineStart[8]'
        Info: 2: + IC(0.000 ns) + CELL(0.472 ns) = 0.472 ns; Loc. = LC_X23_Y7_N7; Fanout = 2; REG Node = 'Graphiccard:\use_cg:GC|lineStart[8]'
        Info: Total cell delay = 0.472 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.161 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -1.580 ns
                Info: Clock period of Destination clock "altpll0:\use_dll:dll|altpll:altpll_component|_clk0" is 40.000 ns with  offset of -1.580 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -1.580 ns
                Info: Clock period of Source clock "altpll0:\use_dll:dll|altpll:altpll_component|_clk0" is 40.000 ns with  offset of -1.580 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll0:\use_dll:dll|altpll:altpll_component|_clk0" to destination register is 1.881 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 3647; CLK Node = 'altpll0:\use_dll:dll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.334 ns) + CELL(0.547 ns) = 1.881 ns; Loc. = LC_X23_Y7_N7; Fanout = 2; REG Node = 'Graphiccard:\use_cg:GC|lineStart[8]'
                Info: Total cell delay = 0.547 ns ( 29.08 % )
                Info: Total interconnect delay = 1.334 ns ( 70.92 % )
            Info: - Shortest clock path from clock "altpll0:\use_dll:dll|altpll:altpll_component|_clk0" to source register is 1.881 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 3647; CLK Node = 'altpll0:\use_dll:dll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.334 ns) + CELL(0.547 ns) = 1.881 ns; Loc. = LC_X23_Y7_N7; Fanout = 2; REG Node = 'Graphiccard:\use_cg:GC|lineStart[8]'
                Info: Total cell delay = 0.547 ns ( 29.08 % )
                Info: Total interconnect delay = 1.334 ns ( 70.92 % )
        Info: - Micro clock to output delay of source is 0.173 ns
        Info: + Micro hold delay of destination is 0.012 ns
Info: tsu for register "T8052:u0|T51:core51|SFR_RData_r[5]" (data pin = "SRAM1_DB[10]", clock pin = "clk_50MHz") is 19.065 ns
    Info: + Longest pin to register delay is 19.395 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E5; Fanout = 1; PIN Node = 'SRAM1_DB[10]'
        Info: 2: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = IOC_X8_Y27_N1; Fanout = 2; COMB Node = 'SRAM1_DB[10]~5'
        Info: 3: + IC(1.757 ns) + CELL(0.088 ns) = 2.980 ns; Loc. = LC_X17_Y23_N4; Fanout = 17; COMB Node = 'T8052:u0|ROM_Data[2]~102'
        Info: 4: + IC(0.262 ns) + CELL(0.088 ns) = 3.330 ns; Loc. = LC_X17_Y23_N5; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|Int_AddrA[2]~17517'
        Info: 5: + IC(0.140 ns) + CELL(0.088 ns) = 3.558 ns; Loc. = LC_X17_Y23_N6; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|Int_AddrA[2]~17518'
        Info: 6: + IC(0.327 ns) + CELL(0.088 ns) = 3.973 ns; Loc. = LC_X17_Y23_N1; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|Int_AddrA[2]~17519'
        Info: 7: + IC(0.140 ns) + CELL(0.088 ns) = 4.201 ns; Loc. = LC_X17_Y23_N2; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|Int_AddrA[2]~17520'
        Info: 8: + IC(0.960 ns) + CELL(0.088 ns) = 5.249 ns; Loc. = LC_X18_Y20_N8; Fanout = 2; COMB Node = 'T8052:u0|T51:core51|Int_AddrA[2]~17521'
        Info: 9: + IC(0.140 ns) + CELL(0.088 ns) = 5.477 ns; Loc. = LC_X18_Y20_N9; Fanout = 7; COMB Node = 'T8052:u0|T51:core51|Int_AddrA[2]~17522'
        Info: 10: + IC(0.994 ns) + CELL(0.088 ns) = 6.559 ns; Loc. = LC_X18_Y22_N4; Fanout = 5; COMB Node = 'T8052:u0|T51_Glue:glue51|Equal1~40'
        Info: 11: + IC(1.330 ns) + CELL(0.225 ns) = 8.114 ns; Loc. = LC_X23_Y21_N9; Fanout = 10; COMB Node = 'T8052:u0|T51_Glue:glue51|Equal1~41'
        Info: 12: + IC(0.935 ns) + CELL(0.340 ns) = 9.389 ns; Loc. = LC_X24_Y24_N0; Fanout = 4; COMB Node = 'T8052:u0|T51:core51|SFR_RData_r[4]~560'
        Info: 13: + IC(0.532 ns) + CELL(0.340 ns) = 10.261 ns; Loc. = LC_X23_Y24_N1; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1641'
        Info: 14: + IC(0.540 ns) + CELL(0.088 ns) = 10.889 ns; Loc. = LC_X24_Y24_N1; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1642'
        Info: 15: + IC(0.910 ns) + CELL(0.088 ns) = 11.887 ns; Loc. = LC_X25_Y23_N5; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1643'
        Info: 16: + IC(0.140 ns) + CELL(0.088 ns) = 12.115 ns; Loc. = LC_X25_Y23_N6; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1644'
        Info: 17: + IC(0.935 ns) + CELL(0.088 ns) = 13.138 ns; Loc. = LC_X25_Y21_N0; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1648'
        Info: 18: + IC(0.140 ns) + CELL(0.088 ns) = 13.366 ns; Loc. = LC_X25_Y21_N1; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1649'
        Info: 19: + IC(0.140 ns) + CELL(0.088 ns) = 13.594 ns; Loc. = LC_X25_Y21_N2; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1650'
        Info: 20: + IC(0.931 ns) + CELL(0.088 ns) = 14.613 ns; Loc. = LC_X26_Y19_N3; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1651'
        Info: 21: + IC(0.140 ns) + CELL(0.088 ns) = 14.841 ns; Loc. = LC_X26_Y19_N4; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1652'
        Info: 22: + IC(1.067 ns) + CELL(0.088 ns) = 15.996 ns; Loc. = LC_X27_Y21_N0; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1653'
        Info: 23: + IC(0.319 ns) + CELL(0.088 ns) = 16.403 ns; Loc. = LC_X27_Y21_N3; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1654'
        Info: 24: + IC(1.264 ns) + CELL(0.088 ns) = 17.755 ns; Loc. = LC_X22_Y18_N3; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1655'
        Info: 25: + IC(0.140 ns) + CELL(0.088 ns) = 17.983 ns; Loc. = LC_X22_Y18_N4; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1656'
        Info: 26: + IC(0.262 ns) + CELL(0.088 ns) = 18.333 ns; Loc. = LC_X22_Y18_N5; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1657'
        Info: 27: + IC(0.140 ns) + CELL(0.088 ns) = 18.561 ns; Loc. = LC_X22_Y18_N6; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1658'
        Info: 28: + IC(0.140 ns) + CELL(0.088 ns) = 18.789 ns; Loc. = LC_X22_Y18_N7; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1659'
        Info: 29: + IC(0.140 ns) + CELL(0.088 ns) = 19.017 ns; Loc. = LC_X22_Y18_N8; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1660'
        Info: 30: + IC(0.140 ns) + CELL(0.238 ns) = 19.395 ns; Loc. = LC_X22_Y18_N9; Fanout = 3; REG Node = 'T8052:u0|T51:core51|SFR_RData_r[5]'
        Info: Total cell delay = 4.390 ns ( 22.63 % )
        Info: Total interconnect delay = 15.005 ns ( 77.37 % )
    Info: + Micro setup delay of destination is 0.029 ns
    Info: - Offset between input clock "clk_50MHz" and output clock "altpll0:\use_dll:dll|altpll:altpll_component|_clk0" is -1.580 ns
    Info: - Shortest clock path from clock "altpll0:\use_dll:dll|altpll:altpll_component|_clk0" to destination register is 1.939 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 3647; CLK Node = 'altpll0:\use_dll:dll|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.392 ns) + CELL(0.547 ns) = 1.939 ns; Loc. = LC_X22_Y18_N9; Fanout = 3; REG Node = 'T8052:u0|T51:core51|SFR_RData_r[5]'
        Info: Total cell delay = 0.547 ns ( 28.21 % )
        Info: Total interconnect delay = 1.392 ns ( 71.79 % )
Info: tco from clock "clk_50MHz" to destination pin "SRAM1_ADR[14]" through memory "T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg0" is 34.144 ns
    Info: + Offset between input clock "clk_50MHz" and output clock "altpll0:\use_dll:dll|altpll:altpll_component|_clk0" is -1.580 ns
    Info: + Longest clock path from clock "altpll0:\use_dll:dll|altpll:altpll_component|_clk0" to source memory is 1.918 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 3647; CLK Node = 'altpll0:\use_dll:dll|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.365 ns) + CELL(0.553 ns) = 1.918 ns; Loc. = M4K_X19_Y15; Fanout = 8; MEM Node = 'T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg0'
        Info: Total cell delay = 0.553 ns ( 28.83 % )
        Info: Total interconnect delay = 1.365 ns ( 71.17 % )
    Info: + Micro clock to output delay of source is 0.500 ns
    Info: + Longest memory to pin delay is 33.306 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X19_Y15; Fanout = 8; MEM Node = 'T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a5~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.321 ns) = 3.321 ns; Loc. = M4K_X19_Y15; Fanout = 1; MEM Node = 'T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|q_b[2]'
        Info: 3: + IC(1.145 ns) + CELL(0.088 ns) = 4.554 ns; Loc. = LC_X16_Y16_N5; Fanout = 3; COMB Node = 'T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_A[2]~95'
        Info: 4: + IC(0.329 ns) + CELL(0.088 ns) = 4.971 ns; Loc. = LC_X16_Y16_N4; Fanout = 19; COMB Node = 'T8052:u0|T51:core51|Op_A[2]~391'
        Info: 5: + IC(1.239 ns) + CELL(0.225 ns) = 6.435 ns; Loc. = LC_X13_Y15_N9; Fanout = 2; COMB Node = 'T8052:u0|T51:core51|T51_ALU:alu|B_i~705'
        Info: 6: + IC(0.334 ns) + CELL(0.553 ns) = 7.322 ns; Loc. = LC_X13_Y15_N4; Fanout = 2; COMB Node = 'T8052:u0|T51:core51|T51_ALU:alu|Add0~120'
        Info: 7: + IC(0.000 ns) + CELL(0.478 ns) = 7.800 ns; Loc. = LC_X13_Y15_N6; Fanout = 3; COMB Node = 'T8052:u0|T51:core51|T51_ALU:alu|Add0~125'
        Info: 8: + IC(0.972 ns) + CELL(0.443 ns) = 9.215 ns; Loc. = LC_X13_Y11_N5; Fanout = 2; COMB Node = 'T8052:u0|T51:core51|T51_ALU:alu|Add2~102COUT1_104'
        Info: 9: + IC(0.000 ns) + CELL(0.062 ns) = 9.277 ns; Loc. = LC_X13_Y11_N6; Fanout = 2; COMB Node = 'T8052:u0|T51:core51|T51_ALU:alu|Add2~94COUT1'
        Info: 10: + IC(0.000 ns) + CELL(0.062 ns) = 9.339 ns; Loc. = LC_X13_Y11_N7; Fanout = 2; COMB Node = 'T8052:u0|T51:core51|T51_ALU:alu|Add2~96COUT1_105'
        Info: 11: + IC(0.000 ns) + CELL(0.062 ns) = 9.401 ns; Loc. = LC_X13_Y11_N8; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|T51_ALU:alu|Add2~98COUT1_106'
        Info: 12: + IC(0.000 ns) + CELL(0.468 ns) = 9.869 ns; Loc. = LC_X13_Y11_N9; Fanout = 4; COMB Node = 'T8052:u0|T51:core51|T51_ALU:alu|Add2~99'
        Info: 13: + IC(0.994 ns) + CELL(0.088 ns) = 10.951 ns; Loc. = LC_X12_Y15_N5; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15192'
        Info: 14: + IC(0.140 ns) + CELL(0.088 ns) = 11.179 ns; Loc. = LC_X12_Y15_N6; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15193'
        Info: 15: + IC(0.140 ns) + CELL(0.088 ns) = 11.407 ns; Loc. = LC_X12_Y15_N7; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15194'
        Info: 16: + IC(0.140 ns) + CELL(0.088 ns) = 11.635 ns; Loc. = LC_X12_Y15_N8; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15195'
        Info: 17: + IC(0.885 ns) + CELL(0.088 ns) = 12.608 ns; Loc. = LC_X10_Y15_N7; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15196'
        Info: 18: + IC(0.341 ns) + CELL(0.225 ns) = 13.174 ns; Loc. = LC_X10_Y15_N3; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15197'
        Info: 19: + IC(0.323 ns) + CELL(0.088 ns) = 13.585 ns; Loc. = LC_X10_Y15_N0; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15198'
        Info: 20: + IC(0.140 ns) + CELL(0.088 ns) = 13.813 ns; Loc. = LC_X10_Y15_N1; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15199'
        Info: 21: + IC(0.331 ns) + CELL(0.088 ns) = 14.232 ns; Loc. = LC_X10_Y15_N6; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15200'
        Info: 22: + IC(0.329 ns) + CELL(0.088 ns) = 14.649 ns; Loc. = LC_X10_Y15_N8; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15201'
        Info: 23: + IC(0.140 ns) + CELL(0.088 ns) = 14.877 ns; Loc. = LC_X10_Y15_N9; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15221'
        Info: 24: + IC(0.946 ns) + CELL(0.088 ns) = 15.911 ns; Loc. = LC_X11_Y19_N1; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15202'
        Info: 25: + IC(0.325 ns) + CELL(0.088 ns) = 16.324 ns; Loc. = LC_X11_Y19_N3; Fanout = 2; COMB Node = 'T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15203'
        Info: 26: + IC(0.322 ns) + CELL(0.088 ns) = 16.734 ns; Loc. = LC_X11_Y19_N0; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|process12~1269'
        Info: 27: + IC(0.326 ns) + CELL(0.088 ns) = 17.148 ns; Loc. = LC_X11_Y19_N5; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|process12~1270'
        Info: 28: + IC(0.140 ns) + CELL(0.088 ns) = 17.376 ns; Loc. = LC_X11_Y19_N6; Fanout = 3; COMB Node = 'T8052:u0|T51:core51|process12~1271'
        Info: 29: + IC(0.989 ns) + CELL(0.088 ns) = 18.453 ns; Loc. = LC_X12_Y21_N1; Fanout = 3; COMB Node = 'T8052:u0|T51:core51|J_Skip~186'
        Info: 30: + IC(0.140 ns) + CELL(0.088 ns) = 18.681 ns; Loc. = LC_X12_Y21_N2; Fanout = 2; COMB Node = 'T8052:u0|T51:core51|IStart~45'
        Info: 31: + IC(1.140 ns) + CELL(0.225 ns) = 20.046 ns; Loc. = LC_X18_Y21_N3; Fanout = 3; COMB Node = 'T8052:u0|T51:core51|Stall_pipe~709'
        Info: 32: + IC(0.327 ns) + CELL(0.088 ns) = 20.461 ns; Loc. = LC_X18_Y21_N5; Fanout = 3; COMB Node = 'T8052:u0|T51:core51|ROM_Addr[2]~4019'
        Info: 33: + IC(1.133 ns) + CELL(0.088 ns) = 21.682 ns; Loc. = LC_X14_Y21_N6; Fanout = 2; COMB Node = 'T8052:u0|T51:core51|ROM_Addr[15]~4027'
        Info: 34: + IC(0.349 ns) + CELL(0.088 ns) = 22.119 ns; Loc. = LC_X14_Y21_N2; Fanout = 7; COMB Node = 'T8052:u0|T51:core51|ROM_Addr[15]~4029'
        Info: 35: + IC(1.025 ns) + CELL(0.340 ns) = 23.484 ns; Loc. = LC_X14_Y22_N9; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|ROM_Addr[15]~4046'
        Info: 36: + IC(0.333 ns) + CELL(0.454 ns) = 24.271 ns; Loc. = LC_X14_Y22_N5; Fanout = 3; COMB Node = 'T8052:u0|T51:core51|ROM_Addr[15]~4047'
        Info: 37: + IC(0.306 ns) + CELL(0.340 ns) = 24.917 ns; Loc. = LC_X14_Y22_N8; Fanout = 4; COMB Node = 'T8052:u0|Equal1~32'
        Info: 38: + IC(2.506 ns) + CELL(0.088 ns) = 27.511 ns; Loc. = LC_X16_Y13_N6; Fanout = 2; COMB Node = 'SRAM2_ADR~962'
        Info: 39: + IC(1.963 ns) + CELL(0.454 ns) = 29.928 ns; Loc. = LC_X15_Y26_N8; Fanout = 1; COMB Node = 'SRAM1_ADR~414'
        Info: 40: + IC(1.756 ns) + CELL(1.622 ns) = 33.306 ns; Loc. = PIN_E10; Fanout = 0; PIN Node = 'SRAM1_ADR[14]'
        Info: Total cell delay = 11.358 ns ( 34.10 % )
        Info: Total interconnect delay = 21.948 ns ( 65.90 % )
Info: Longest tpd from source pin "SRAM1_DB[13]" to destination pin "SRAM1_ADR[14]" is 24.887 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D1; Fanout = 1; PIN Node = 'SRAM1_DB[13]'
    Info: 2: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = IOC_X0_Y22_N1; Fanout = 2; COMB Node = 'SRAM1_DB[13]~2'
    Info: 3: + IC(1.694 ns) + CELL(0.225 ns) = 3.049 ns; Loc. = LC_X15_Y22_N8; Fanout = 1; COMB Node = 'T8052:u0|ROM_Data[5]~97'
    Info: 4: + IC(0.140 ns) + CELL(0.088 ns) = 3.277 ns; Loc. = LC_X15_Y22_N9; Fanout = 9; COMB Node = 'T8052:u0|ROM_Data[5]~98'
    Info: 5: + IC(1.229 ns) + CELL(0.225 ns) = 4.731 ns; Loc. = LC_X17_Y21_N9; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|process0~240'
    Info: 6: + IC(0.928 ns) + CELL(0.088 ns) = 5.747 ns; Loc. = LC_X17_Y20_N5; Fanout = 2; COMB Node = 'T8052:u0|T51:core51|process0~241'
    Info: 7: + IC(1.502 ns) + CELL(0.225 ns) = 7.474 ns; Loc. = LC_X11_Y17_N1; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|Stall_pipe~705'
    Info: 8: + IC(1.768 ns) + CELL(0.088 ns) = 9.330 ns; Loc. = LC_X23_Y20_N1; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|Stall_pipe~706'
    Info: 9: + IC(0.140 ns) + CELL(0.088 ns) = 9.558 ns; Loc. = LC_X23_Y20_N2; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|Stall_pipe~707'
    Info: 10: + IC(1.558 ns) + CELL(0.088 ns) = 11.204 ns; Loc. = LC_X18_Y21_N6; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|Stall_pipe~708'
    Info: 11: + IC(0.335 ns) + CELL(0.088 ns) = 11.627 ns; Loc. = LC_X18_Y21_N3; Fanout = 3; COMB Node = 'T8052:u0|T51:core51|Stall_pipe~709'
    Info: 12: + IC(0.327 ns) + CELL(0.088 ns) = 12.042 ns; Loc. = LC_X18_Y21_N5; Fanout = 3; COMB Node = 'T8052:u0|T51:core51|ROM_Addr[2]~4019'
    Info: 13: + IC(1.133 ns) + CELL(0.088 ns) = 13.263 ns; Loc. = LC_X14_Y21_N6; Fanout = 2; COMB Node = 'T8052:u0|T51:core51|ROM_Addr[15]~4027'
    Info: 14: + IC(0.349 ns) + CELL(0.088 ns) = 13.700 ns; Loc. = LC_X14_Y21_N2; Fanout = 7; COMB Node = 'T8052:u0|T51:core51|ROM_Addr[15]~4029'
    Info: 15: + IC(1.025 ns) + CELL(0.340 ns) = 15.065 ns; Loc. = LC_X14_Y22_N9; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|ROM_Addr[15]~4046'
    Info: 16: + IC(0.333 ns) + CELL(0.454 ns) = 15.852 ns; Loc. = LC_X14_Y22_N5; Fanout = 3; COMB Node = 'T8052:u0|T51:core51|ROM_Addr[15]~4047'
    Info: 17: + IC(0.306 ns) + CELL(0.340 ns) = 16.498 ns; Loc. = LC_X14_Y22_N8; Fanout = 4; COMB Node = 'T8052:u0|Equal1~32'
    Info: 18: + IC(2.506 ns) + CELL(0.088 ns) = 19.092 ns; Loc. = LC_X16_Y13_N6; Fanout = 2; COMB Node = 'SRAM2_ADR~962'
    Info: 19: + IC(1.963 ns) + CELL(0.454 ns) = 21.509 ns; Loc. = LC_X15_Y26_N8; Fanout = 1; COMB Node = 'SRAM1_ADR~414'
    Info: 20: + IC(1.756 ns) + CELL(1.622 ns) = 24.887 ns; Loc. = PIN_E10; Fanout = 0; PIN Node = 'SRAM1_ADR[14]'
    Info: Total cell delay = 5.895 ns ( 23.69 % )
    Info: Total interconnect delay = 18.992 ns ( 76.31 % )
Info: th for register "T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]" (data pin = "altera_internal_jtag", clock pin = "altera_internal_jtag~TCKUTAP") is 3.006 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.108 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 269; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(3.561 ns) + CELL(0.547 ns) = 4.108 ns; Loc. = LC_X8_Y12_N5; Fanout = 1; REG Node = 'T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]'
        Info: Total cell delay = 0.547 ns ( 13.32 % )
        Info: Total interconnect delay = 3.561 ns ( 86.68 % )
    Info: + Micro hold delay of destination is 0.012 ns
    Info: - Shortest pin to register delay is 1.114 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 11; PIN Node = 'altera_internal_jtag'
        Info: 2: + IC(0.876 ns) + CELL(0.238 ns) = 1.114 ns; Loc. = LC_X8_Y12_N5; Fanout = 1; REG Node = 'T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]'
        Info: Total cell delay = 0.238 ns ( 21.36 % )
        Info: Total interconnect delay = 0.876 ns ( 78.64 % )
Info: All timing requirements were met. See Report window for more details.
Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Processing ended: Tue Dec 12 11:50:01 2006
    Info: Elapsed time: 00:00:14


