0.7
2020.2
Nov 18 2020
09:47:47
C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.sim/sim_1/behav/xsim/glbl.v,1605673890,verilog,,,,glbl,,uvm,,,,,,
C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sim_1/imports/codes_0410/tb_RV32I.sv,1744782008,systemVerilog,,,,tb_RV32I,,uvm,,,,,,
C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/ControlUnit.sv,1744597297,systemVerilog,,C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/DataPath.sv,C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/defines.sv,ControlUnit,,uvm,,,,,,
C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/DataPath.sv,1744783519,systemVerilog,,C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/MCU.sv,C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/defines.sv,DataPath;LoadExt;RegisterFile;adder;alu;extend;mux_2x1;mux_3x1;mux_5x1;register,,uvm,,,,,,
C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/MCU.sv,1744356192,systemVerilog,,C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/RV32I_Core.sv,,MCU,,uvm,,,,,,
C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/RV32I_Core.sv,1744356166,systemVerilog,,C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/ram.sv,,RV32I_Core,,uvm,,,,,,
C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/defines.sv,1744341110,verilog,,,,,,,,,,,,
C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/ram.sv,1744781767,systemVerilog,,C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/rom.sv,,ram,,uvm,,,,,,
C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/rom.sv,1744781855,systemVerilog,,C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sim_1/imports/codes_0410/tb_RV32I.sv,,rom,,uvm,,,,,,
