OpenROAD c1c315118e68926dfff368f85e13bf50adaa920f 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/current/runs/RUN__2022_06_04__22_38_28/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/current/runs/RUN__2022_06_04__22_38_28/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/current/runs/RUN__2022_06_04__22_38_28/tmp/floorplan/6-pdn.def
[INFO ODB-0128] Design: nor_gate
[INFO ODB-0130]     Created 5 pins.
[INFO ODB-0131]     Created 42 components and 141 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 138 connections.
[INFO ODB-0133]     Created 3 nets and 3 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/current/runs/RUN__2022_06_04__22_38_28/tmp/floorplan/6-pdn.def
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 10880
[INFO GPL-0005] CoreAreaUxUy: 40480 46240
[INFO GPL-0006] NumInstances: 42
[INFO GPL-0007] NumPlaceInstances: 1
[INFO GPL-0008] NumFixedInstances: 41
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 3
[INFO GPL-0011] NumPins: 6
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 46410 57130
[INFO GPL-0014] CoreAreaLxLy: 5520 10880
[INFO GPL-0015] CoreAreaUxUy: 40480 46240
[INFO GPL-0016] CoreArea: 1236185600
[INFO GPL-0017] NonPlaceInstsArea: 116361600
[INFO GPL-0018] PlaceInstsArea: 6256000
[INFO GPL-0019] Util(%): 0.56
[INFO GPL-0020] StdInstsArea: 6256000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00000000 HPWL: 144130
[InitialPlace]  Iter: 2 CG residual: 0.00000000 HPWL: 119260
[InitialPlace]  Iter: 3 CG residual: 0.00000000 HPWL: 114354
[InitialPlace]  Iter: 4 CG residual: 0.00000000 HPWL: 113490
[InitialPlace]  Iter: 5 CG residual: 0.00000000 HPWL: 113490
[INFO GPL-0031] FillerInit: NumGCells: 98
[INFO GPL-0032] FillerInit: NumGNets: 3
[INFO GPL-0033] FillerInit: NumGPins: 6
[INFO GPL-0023] TargetDensity: 0.55
[INFO GPL-0024] AveragePlaceInstArea: 6256000
[INFO GPL-0025] IdealBinArea: 11374545
[INFO GPL-0026] IdealBinCnt: 108
[INFO GPL-0027] TotalBinArea: 1236185600
[INFO GPL-0028] BinCnt: 8 8
[INFO GPL-0029] BinSize: 4370 4420
[INFO GPL-0030] NumBins: 64
[NesterovSolve] Iter: 1 overflow: 0 HPWL: 97350
[NesterovSolve] Finished with Overflow: 0.000000
###############################################################################
# Created by write_sdc
# Sat Jun  4 19:38:32 2022
###############################################################################
current_design nor_gate
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name __VIRTUAL_CLK__ -period 10.0000 
set_clock_uncertainty 0.2500 __VIRTUAL_CLK__
set_input_delay 2.0000 -clock [get_clocks {__VIRTUAL_CLK__}] -add_delay [get_ports {in1}]
set_input_delay 2.0000 -clock [get_clocks {__VIRTUAL_CLK__}] -add_delay [get_ports {in2}]
set_output_delay 2.0000 -clock [get_clocks {__VIRTUAL_CLK__}] -add_delay [get_ports {out}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {out}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: in1 (input port clocked by __VIRTUAL_CLK__)
Endpoint: out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.04    0.02    2.02 ^ in1 (in)
     1    0.01                           in1 (net)
                  0.04    0.00    2.02 ^ _0_/B (sky130_fd_sc_hd__nor2_2)
                  0.08    0.08    2.10 v _0_/Y (sky130_fd_sc_hd__nor2_2)
     1    0.03                           out (net)
                  0.08    0.00    2.10 v out (out)
                                  2.10   data arrival time

                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -2.10   data arrival time
-----------------------------------------------------------------------------
                                  3.85   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: in2 (input port clocked by __VIRTUAL_CLK__)
Endpoint: out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.02    0.01    2.01 v in2 (in)
     1    0.01                           in2 (net)
                  0.02    0.00    2.01 v _0_/A (sky130_fd_sc_hd__nor2_2)
                  0.39    0.34    2.36 ^ _0_/Y (sky130_fd_sc_hd__nor2_2)
     1    0.03                           out (net)
                  0.39    0.00    2.36 ^ out (out)
                                  2.36   data arrival time

                  0.00   10.00   10.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.36   data arrival time
-----------------------------------------------------------------------------
                                  5.39   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: in2 (input port clocked by __VIRTUAL_CLK__)
Endpoint: out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.02    0.01    2.01 v in2 (in)
     1    0.01                           in2 (net)
                  0.02    0.00    2.01 v _0_/A (sky130_fd_sc_hd__nor2_2)
                  0.39    0.34    2.36 ^ _0_/Y (sky130_fd_sc_hd__nor2_2)
     1    0.03                           out (net)
                  0.39    0.00    2.36 ^ out (out)
                                  2.36   data arrival time

                  0.00   10.00   10.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.36   data arrival time
-----------------------------------------------------------------------------
                                  5.39   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 5.39

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 3.85
worst_slack_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          9.21e-08   5.41e-07   8.62e-11   6.33e-07 100.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.21e-08   5.41e-07   8.62e-11   6.33e-07 100.0%
                          14.5%      85.4%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 123 u^2 10% utilization.
area_report_end
