#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Dec  7 21:42:10 2017
# Process ID: 26584
# Current directory: D:/OneDrive/EECS 31L/Final/RISCV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11144 D:\OneDrive\EECS 31L\Final\RISCV\RISCV.xpr
# Log file: D:/OneDrive/EECS 31L/Final/RISCV/vivado.log
# Journal file: D:/OneDrive/EECS 31L/Final/RISCV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/OneDrive/EECS 31L/Final/RISCV/RISCV.xpr}
update_compile_order -fileset sources_1
launch_simulation
source tb_RISC_V.tcl
create_bd_design "RISCV_Block"
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/OneDrive/EECS 31L/Final/RISCV/RISCV.srcs/sources_1/bd/RISCV_Block/RISCV_Block.bd}}] -no_script -reset -force -quiet
remove_files  {{D:/OneDrive/EECS 31L/Final/RISCV/RISCV.srcs/sources_1/bd/RISCV_Block/RISCV_Block.bd}}
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_clock_networks -name {network_1}
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
report_timing_summary -file mytiming.rpt
close_sim
launch_simulation
source tb_RISC_V.tcl
add_wave {{/tb_RISC_V/tb_RISC_V/DP}} 
relaunch_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Instructionmemory_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
launch_simulation
close_sim
