ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"Ultra.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.SYS_ISR,"ax",%progbits
  20              		.align	2
  21              		.global	SYS_ISR
  22              		.thumb
  23              		.thumb_func
  24              		.type	SYS_ISR, %function
  25              	SYS_ISR:
  26              	.LFB64:
  27              		.file 1 "ZumoLibrary\\Ultra.c"
   1:ZumoLibrary/Ultra.c **** /**
   2:ZumoLibrary/Ultra.c ****  * @file    Ultra.c
   3:ZumoLibrary/Ultra.c ****  * @brief   Basic methods for operating ultrasonic sensor. For more details, please refer to Ultra.
   4:ZumoLibrary/Ultra.c ****  * @details part number: HC-SR04
   5:ZumoLibrary/Ultra.c **** */
   6:ZumoLibrary/Ultra.c **** 
   7:ZumoLibrary/Ultra.c **** #include <project.h>
   8:ZumoLibrary/Ultra.c **** #include <stdio.h>
   9:ZumoLibrary/Ultra.c **** #include <Timer.h>
  10:ZumoLibrary/Ultra.c **** 
  11:ZumoLibrary/Ultra.c **** #define NUMBER_OF_TICKS		 2400
  12:ZumoLibrary/Ultra.c **** 
  13:ZumoLibrary/Ultra.c **** #include "Ultra.h"
  14:ZumoLibrary/Ultra.c **** 
  15:ZumoLibrary/Ultra.c **** 
  16:ZumoLibrary/Ultra.c **** static volatile float distance = 0;
  17:ZumoLibrary/Ultra.c **** static volatile float cent = 0;
  18:ZumoLibrary/Ultra.c **** 
  19:ZumoLibrary/Ultra.c **** 
  20:ZumoLibrary/Ultra.c **** /**
  21:ZumoLibrary/Ultra.c **** * @brief    Systick Interrupt Handler
  22:ZumoLibrary/Ultra.c **** * @details  Counting system ticks to occur trigger
  23:ZumoLibrary/Ultra.c **** */
  24:ZumoLibrary/Ultra.c **** CY_ISR(SYS_ISR)
  25:ZumoLibrary/Ultra.c **** {
  28              		.loc 1 25 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 2


  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
  26:ZumoLibrary/Ultra.c ****     static int cnt=0;
  27:ZumoLibrary/Ultra.c ****     cnt++;
  36              		.loc 1 27 0
  37 0002 0C4A     		ldr	r2, .L6
  38 0004 1368     		ldr	r3, [r2]
  39 0006 0133     		adds	r3, r3, #1
  40 0008 1360     		str	r3, [r2]
  28:ZumoLibrary/Ultra.c ****   
  29:ZumoLibrary/Ultra.c ****     if(cnt==1)
  41              		.loc 1 29 0
  42 000a 012B     		cmp	r3, #1
  43 000c 03D1     		bne	.L2
  30:ZumoLibrary/Ultra.c ****        Trig_Write(1);           // Trigger High
  44              		.loc 1 30 0
  45 000e 0120     		movs	r0, #1
  46 0010 FFF7FEFF 		bl	Trig_Write
  47              	.LVL0:
  48 0014 08BD     		pop	{r3, pc}
  49              	.L2:
  31:ZumoLibrary/Ultra.c ****     else if(cnt==100)
  50              		.loc 1 31 0
  51 0016 642B     		cmp	r3, #100
  52 0018 03D1     		bne	.L4
  32:ZumoLibrary/Ultra.c ****         Trig_Write(0);           // Trigger Low
  53              		.loc 1 32 0
  54 001a 0020     		movs	r0, #0
  55 001c FFF7FEFF 		bl	Trig_Write
  56              	.LVL1:
  57 0020 08BD     		pop	{r3, pc}
  58              	.L4:
  33:ZumoLibrary/Ultra.c ****     else if(cnt==1100)
  59              		.loc 1 33 0
  60 0022 40F24C42 		movw	r2, #1100
  61 0026 9342     		cmp	r3, r2
  62 0028 02D1     		bne	.L1
  34:ZumoLibrary/Ultra.c ****         cnt=0;  
  63              		.loc 1 34 0
  64 002a 0022     		movs	r2, #0
  65 002c 014B     		ldr	r3, .L6
  66 002e 1A60     		str	r2, [r3]
  67              	.L1:
  68 0030 08BD     		pop	{r3, pc}
  69              	.L7:
  70 0032 00BF     		.align	2
  71              	.L6:
  72 0034 00000000 		.word	.LANCHOR0
  73              		.cfi_endproc
  74              	.LFE64:
  75              		.size	SYS_ISR, .-SYS_ISR
  76              		.global	__aeabi_ui2f
  77              		.global	__aeabi_fdiv
  78              		.global	__aeabi_fsub
  79              		.global	__aeabi_fmul
  80              		.section	.text.ultra_isr_handler,"ax",%progbits
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 3


  81              		.align	2
  82              		.global	ultra_isr_handler
  83              		.thumb
  84              		.thumb_func
  85              		.type	ultra_isr_handler, %function
  86              	ultra_isr_handler:
  87              	.LFB65:
  35:ZumoLibrary/Ultra.c **** }
  36:ZumoLibrary/Ultra.c **** 
  37:ZumoLibrary/Ultra.c **** 
  38:ZumoLibrary/Ultra.c **** /**
  39:ZumoLibrary/Ultra.c **** * @brief    Ultra Sonic Sensor Interrupt Handler
  40:ZumoLibrary/Ultra.c **** * @details  Measuring reflecting time to decide distance between Zumobot and obstacle
  41:ZumoLibrary/Ultra.c **** */
  42:ZumoLibrary/Ultra.c **** CY_ISR(ultra_isr_handler)
  43:ZumoLibrary/Ultra.c **** {
  88              		.loc 1 43 0
  89              		.cfi_startproc
  90              		@ args = 0, pretend = 0, frame = 0
  91              		@ frame_needed = 0, uses_anonymous_args = 0
  92 0000 10B5     		push	{r4, lr}
  93              		.cfi_def_cfa_offset 8
  94              		.cfi_offset 4, -8
  95              		.cfi_offset 14, -4
  96              	.LVL2:
  44:ZumoLibrary/Ultra.c ****     uint16_t time = 0;
  45:ZumoLibrary/Ultra.c ****     Timer_Stop();
  97              		.loc 1 45 0
  98 0002 FFF7FEFF 		bl	Timer_Stop
  99              	.LVL3:
  46:ZumoLibrary/Ultra.c ****     
  47:ZumoLibrary/Ultra.c ****     Timer_ReadStatusRegister();
 100              		.loc 1 47 0
 101 0006 FFF7FEFF 		bl	Timer_ReadStatusRegister
 102              	.LVL4:
  48:ZumoLibrary/Ultra.c ****     
  49:ZumoLibrary/Ultra.c ****     if(!Echo_Read()) {
 103              		.loc 1 49 0
 104 000a FFF7FEFF 		bl	Echo_Read
 105              	.LVL5:
 106 000e D0B9     		cbnz	r0, .L9
  50:ZumoLibrary/Ultra.c ****         time = Timer_ReadCounter();             // Read counter value of Timer
 107              		.loc 1 50 0
 108 0010 FFF7FEFF 		bl	Timer_ReadCounter
 109              	.LVL6:
  51:ZumoLibrary/Ultra.c ****         
  52:ZumoLibrary/Ultra.c ****         distance = (float)time / 58;            // us / 58 = centimeters
 110              		.loc 1 52 0
 111 0014 FFF7FEFF 		bl	__aeabi_ui2f
 112              	.LVL7:
 113 0018 0E49     		ldr	r1, .L12
 114 001a FFF7FEFF 		bl	__aeabi_fdiv
 115              	.LVL8:
 116 001e 0E4C     		ldr	r4, .L12+4
 117 0020 6060     		str	r0, [r4, #4]	@ float
  53:ZumoLibrary/Ultra.c ****         cent = 5 * (distance - 16) / 4;         // calibration for this Timer(800 kHz)
 118              		.loc 1 53 0
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 4


 119 0022 6068     		ldr	r0, [r4, #4]	@ float
 120 0024 4FF08341 		mov	r1, #1098907648
 121 0028 FFF7FEFF 		bl	__aeabi_fsub
 122              	.LVL9:
 123 002c 0B49     		ldr	r1, .L12+8
 124 002e FFF7FEFF 		bl	__aeabi_fmul
 125              	.LVL10:
 126 0032 4FF07A51 		mov	r1, #1048576000
 127 0036 FFF7FEFF 		bl	__aeabi_fmul
 128              	.LVL11:
 129 003a A060     		str	r0, [r4, #8]	@ float
  54:ZumoLibrary/Ultra.c ****         
  55:ZumoLibrary/Ultra.c ****         Timer_WriteCounter(0xFFFF);             // Counter initialization
 130              		.loc 1 55 0
 131 003c 4FF6FF70 		movw	r0, #65535
 132 0040 FFF7FEFF 		bl	Timer_WriteCounter
 133              	.LVL12:
 134 0044 03E0     		b	.L10
 135              	.LVL13:
 136              	.L9:
  56:ZumoLibrary/Ultra.c ****     }
  57:ZumoLibrary/Ultra.c ****     else {
  58:ZumoLibrary/Ultra.c ****          Timer_WriteCounter(0xFFFF);            // Counter initialization
 137              		.loc 1 58 0
 138 0046 4FF6FF70 		movw	r0, #65535
 139 004a FFF7FEFF 		bl	Timer_WriteCounter
 140              	.LVL14:
 141              	.L10:
  59:ZumoLibrary/Ultra.c ****     }
  60:ZumoLibrary/Ultra.c ****     Timer_Start();
 142              		.loc 1 60 0
 143 004e FFF7FEFF 		bl	Timer_Start
 144              	.LVL15:
 145 0052 10BD     		pop	{r4, pc}
 146              	.L13:
 147              		.align	2
 148              	.L12:
 149 0054 00006842 		.word	1114112000
 150 0058 00000000 		.word	.LANCHOR0
 151 005c 0000A040 		.word	1084227584
 152              		.cfi_endproc
 153              	.LFE65:
 154              		.size	ultra_isr_handler, .-ultra_isr_handler
 155              		.section	.text.Ultra_Start,"ax",%progbits
 156              		.align	2
 157              		.global	Ultra_Start
 158              		.thumb
 159              		.thumb_func
 160              		.type	Ultra_Start, %function
 161              	Ultra_Start:
 162              	.LFB66:
  61:ZumoLibrary/Ultra.c **** }
  62:ZumoLibrary/Ultra.c **** 
  63:ZumoLibrary/Ultra.c **** 
  64:ZumoLibrary/Ultra.c **** /**
  65:ZumoLibrary/Ultra.c **** * @brief    Starting Ultra Sonic Sensor
  66:ZumoLibrary/Ultra.c **** * @details  
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 5


  67:ZumoLibrary/Ultra.c **** */
  68:ZumoLibrary/Ultra.c **** void Ultra_Start()
  69:ZumoLibrary/Ultra.c **** {
 163              		.loc 1 69 0
 164              		.cfi_startproc
 165              		@ args = 0, pretend = 0, frame = 0
 166              		@ frame_needed = 0, uses_anonymous_args = 0
 167 0000 08B5     		push	{r3, lr}
 168              		.cfi_def_cfa_offset 8
 169              		.cfi_offset 3, -8
 170              		.cfi_offset 14, -4
  70:ZumoLibrary/Ultra.c ****     CyIntSetSysVector((SysTick_IRQn + 16), SYS_ISR);    // Map systick ISR to SYS_ISR
 171              		.loc 1 70 0
 172 0002 0B49     		ldr	r1, .L16
 173 0004 0F20     		movs	r0, #15
 174 0006 FFF7FEFF 		bl	CyIntSetSysVector
 175              	.LVL16:
 176              	.LBB8:
 177              	.LBB9:
 178              		.file 2 "Generated_Source\\PSoC5/core_cm3.h"
   1:Generated_Source\PSoC5/core_cm3.h **** /**************************************************************************//**
   2:Generated_Source\PSoC5/core_cm3.h ****  * @file     core_cm3.h
   3:Generated_Source\PSoC5/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC5/core_cm3.h ****  * @version  V5.00
   5:Generated_Source\PSoC5/core_cm3.h ****  * @date     13. September 2016
   6:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
   7:Generated_Source\PSoC5/core_cm3.h **** /*
   8:Generated_Source\PSoC5/core_cm3.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC5/core_cm3.h ****  *
  10:Generated_Source\PSoC5/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC5/core_cm3.h ****  *
  12:Generated_Source\PSoC5/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC5/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC5/core_cm3.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC5/core_cm3.h ****  *
  16:Generated_Source\PSoC5/core_cm3.h ****  * http://www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC5/core_cm3.h ****  *
  18:Generated_Source\PSoC5/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC5/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC5/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC5/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC5/core_cm3.h ****  * limitations under the License.
  23:Generated_Source\PSoC5/core_cm3.h ****  */
  24:Generated_Source\PSoC5/core_cm3.h **** 
  25:Generated_Source\PSoC5/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC5/core_cm3.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC5/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:Generated_Source\PSoC5/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC5/core_cm3.h **** #endif
  30:Generated_Source\PSoC5/core_cm3.h **** 
  31:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:Generated_Source\PSoC5/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:Generated_Source\PSoC5/core_cm3.h **** 
  34:Generated_Source\PSoC5/core_cm3.h **** #include <stdint.h>
  35:Generated_Source\PSoC5/core_cm3.h **** 
  36:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC5/core_cm3.h ****  extern "C" {
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 6


  38:Generated_Source\PSoC5/core_cm3.h **** #endif
  39:Generated_Source\PSoC5/core_cm3.h **** 
  40:Generated_Source\PSoC5/core_cm3.h **** /**
  41:Generated_Source\PSoC5/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC5/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC5/core_cm3.h **** 
  44:Generated_Source\PSoC5/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC5/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC5/core_cm3.h **** 
  47:Generated_Source\PSoC5/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC5/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC5/core_cm3.h **** 
  50:Generated_Source\PSoC5/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC5/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC5/core_cm3.h ****  */
  53:Generated_Source\PSoC5/core_cm3.h **** 
  54:Generated_Source\PSoC5/core_cm3.h **** 
  55:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
  56:Generated_Source\PSoC5/core_cm3.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
  58:Generated_Source\PSoC5/core_cm3.h **** /**
  59:Generated_Source\PSoC5/core_cm3.h ****   \ingroup Cortex_M3
  60:Generated_Source\PSoC5/core_cm3.h ****   @{
  61:Generated_Source\PSoC5/core_cm3.h ****  */
  62:Generated_Source\PSoC5/core_cm3.h **** 
  63:Generated_Source\PSoC5/core_cm3.h **** /*  CMSIS CM3 definitions */
  64:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  67:Generated_Source\PSoC5/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:Generated_Source\PSoC5/core_cm3.h **** 
  69:Generated_Source\PSoC5/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  70:Generated_Source\PSoC5/core_cm3.h **** 
  71:Generated_Source\PSoC5/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:Generated_Source\PSoC5/core_cm3.h ****     This core does not support an FPU at all
  73:Generated_Source\PSoC5/core_cm3.h **** */
  74:Generated_Source\PSoC5/core_cm3.h **** #define __FPU_USED       0U
  75:Generated_Source\PSoC5/core_cm3.h **** 
  76:Generated_Source\PSoC5/core_cm3.h **** #if defined ( __CC_ARM )
  77:Generated_Source\PSoC5/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  78:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  79:Generated_Source\PSoC5/core_cm3.h ****   #endif
  80:Generated_Source\PSoC5/core_cm3.h **** 
  81:Generated_Source\PSoC5/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  82:Generated_Source\PSoC5/core_cm3.h ****   #if defined __ARM_PCS_VFP
  83:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  84:Generated_Source\PSoC5/core_cm3.h ****   #endif
  85:Generated_Source\PSoC5/core_cm3.h **** 
  86:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __GNUC__ )
  87:Generated_Source\PSoC5/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  88:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  89:Generated_Source\PSoC5/core_cm3.h ****   #endif
  90:Generated_Source\PSoC5/core_cm3.h **** 
  91:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __ICCARM__ )
  92:Generated_Source\PSoC5/core_cm3.h ****   #if defined __ARMVFP__
  93:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  94:Generated_Source\PSoC5/core_cm3.h ****   #endif
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 7


  95:Generated_Source\PSoC5/core_cm3.h **** 
  96:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TI_ARM__ )
  97:Generated_Source\PSoC5/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
  98:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  99:Generated_Source\PSoC5/core_cm3.h ****   #endif
 100:Generated_Source\PSoC5/core_cm3.h **** 
 101:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TASKING__ )
 102:Generated_Source\PSoC5/core_cm3.h ****   #if defined __FPU_VFP__
 103:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 104:Generated_Source\PSoC5/core_cm3.h ****   #endif
 105:Generated_Source\PSoC5/core_cm3.h **** 
 106:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __CSMC__ )
 107:Generated_Source\PSoC5/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 108:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 109:Generated_Source\PSoC5/core_cm3.h ****   #endif
 110:Generated_Source\PSoC5/core_cm3.h **** 
 111:Generated_Source\PSoC5/core_cm3.h **** #endif
 112:Generated_Source\PSoC5/core_cm3.h **** 
 113:Generated_Source\PSoC5/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 114:Generated_Source\PSoC5/core_cm3.h **** 
 115:Generated_Source\PSoC5/core_cm3.h **** 
 116:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 117:Generated_Source\PSoC5/core_cm3.h **** }
 118:Generated_Source\PSoC5/core_cm3.h **** #endif
 119:Generated_Source\PSoC5/core_cm3.h **** 
 120:Generated_Source\PSoC5/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 121:Generated_Source\PSoC5/core_cm3.h **** 
 122:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CMSIS_GENERIC
 123:Generated_Source\PSoC5/core_cm3.h **** 
 124:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 125:Generated_Source\PSoC5/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 126:Generated_Source\PSoC5/core_cm3.h **** 
 127:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 128:Generated_Source\PSoC5/core_cm3.h ****  extern "C" {
 129:Generated_Source\PSoC5/core_cm3.h **** #endif
 130:Generated_Source\PSoC5/core_cm3.h **** 
 131:Generated_Source\PSoC5/core_cm3.h **** /* check device defines and use defaults */
 132:Generated_Source\PSoC5/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 133:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __CM3_REV
 134:Generated_Source\PSoC5/core_cm3.h ****     #define __CM3_REV               0x0200U
 135:Generated_Source\PSoC5/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 136:Generated_Source\PSoC5/core_cm3.h ****   #endif
 137:Generated_Source\PSoC5/core_cm3.h **** 
 138:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __MPU_PRESENT
 139:Generated_Source\PSoC5/core_cm3.h ****     #define __MPU_PRESENT             0U
 140:Generated_Source\PSoC5/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 141:Generated_Source\PSoC5/core_cm3.h ****   #endif
 142:Generated_Source\PSoC5/core_cm3.h **** 
 143:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 144:Generated_Source\PSoC5/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
 145:Generated_Source\PSoC5/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 146:Generated_Source\PSoC5/core_cm3.h ****   #endif
 147:Generated_Source\PSoC5/core_cm3.h **** 
 148:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 149:Generated_Source\PSoC5/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 150:Generated_Source\PSoC5/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 151:Generated_Source\PSoC5/core_cm3.h ****   #endif
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 8


 152:Generated_Source\PSoC5/core_cm3.h **** #endif
 153:Generated_Source\PSoC5/core_cm3.h **** 
 154:Generated_Source\PSoC5/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 155:Generated_Source\PSoC5/core_cm3.h **** /**
 156:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 157:Generated_Source\PSoC5/core_cm3.h **** 
 158:Generated_Source\PSoC5/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 159:Generated_Source\PSoC5/core_cm3.h ****     \li to specify the access to peripheral variables.
 160:Generated_Source\PSoC5/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 161:Generated_Source\PSoC5/core_cm3.h **** */
 162:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 163:Generated_Source\PSoC5/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 164:Generated_Source\PSoC5/core_cm3.h **** #else
 165:Generated_Source\PSoC5/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 166:Generated_Source\PSoC5/core_cm3.h **** #endif
 167:Generated_Source\PSoC5/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 168:Generated_Source\PSoC5/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 169:Generated_Source\PSoC5/core_cm3.h **** 
 170:Generated_Source\PSoC5/core_cm3.h **** /* following defines should be used for structure members */
 171:Generated_Source\PSoC5/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 172:Generated_Source\PSoC5/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 173:Generated_Source\PSoC5/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 174:Generated_Source\PSoC5/core_cm3.h **** 
 175:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group Cortex_M3 */
 176:Generated_Source\PSoC5/core_cm3.h **** 
 177:Generated_Source\PSoC5/core_cm3.h **** 
 178:Generated_Source\PSoC5/core_cm3.h **** 
 179:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
 180:Generated_Source\PSoC5/core_cm3.h ****  *                 Register Abstraction
 181:Generated_Source\PSoC5/core_cm3.h ****   Core Register contain:
 182:Generated_Source\PSoC5/core_cm3.h ****   - Core Register
 183:Generated_Source\PSoC5/core_cm3.h ****   - Core NVIC Register
 184:Generated_Source\PSoC5/core_cm3.h ****   - Core SCB Register
 185:Generated_Source\PSoC5/core_cm3.h ****   - Core SysTick Register
 186:Generated_Source\PSoC5/core_cm3.h ****   - Core Debug Register
 187:Generated_Source\PSoC5/core_cm3.h ****   - Core MPU Register
 188:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
 189:Generated_Source\PSoC5/core_cm3.h **** /**
 190:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 191:Generated_Source\PSoC5/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 192:Generated_Source\PSoC5/core_cm3.h **** */
 193:Generated_Source\PSoC5/core_cm3.h **** 
 194:Generated_Source\PSoC5/core_cm3.h **** /**
 195:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
 196:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 197:Generated_Source\PSoC5/core_cm3.h ****   \brief      Core Register type definitions.
 198:Generated_Source\PSoC5/core_cm3.h ****   @{
 199:Generated_Source\PSoC5/core_cm3.h ****  */
 200:Generated_Source\PSoC5/core_cm3.h **** 
 201:Generated_Source\PSoC5/core_cm3.h **** /**
 202:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 203:Generated_Source\PSoC5/core_cm3.h ****  */
 204:Generated_Source\PSoC5/core_cm3.h **** typedef union
 205:Generated_Source\PSoC5/core_cm3.h **** {
 206:Generated_Source\PSoC5/core_cm3.h ****   struct
 207:Generated_Source\PSoC5/core_cm3.h ****   {
 208:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 9


 209:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 210:Generated_Source\PSoC5/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 211:Generated_Source\PSoC5/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 212:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 213:Generated_Source\PSoC5/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 214:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 215:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 216:Generated_Source\PSoC5/core_cm3.h **** } APSR_Type;
 217:Generated_Source\PSoC5/core_cm3.h **** 
 218:Generated_Source\PSoC5/core_cm3.h **** /* APSR Register Definitions */
 219:Generated_Source\PSoC5/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 220:Generated_Source\PSoC5/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 221:Generated_Source\PSoC5/core_cm3.h **** 
 222:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 223:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 224:Generated_Source\PSoC5/core_cm3.h **** 
 225:Generated_Source\PSoC5/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 226:Generated_Source\PSoC5/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 227:Generated_Source\PSoC5/core_cm3.h **** 
 228:Generated_Source\PSoC5/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 229:Generated_Source\PSoC5/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 230:Generated_Source\PSoC5/core_cm3.h **** 
 231:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 232:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 233:Generated_Source\PSoC5/core_cm3.h **** 
 234:Generated_Source\PSoC5/core_cm3.h **** 
 235:Generated_Source\PSoC5/core_cm3.h **** /**
 236:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 237:Generated_Source\PSoC5/core_cm3.h ****  */
 238:Generated_Source\PSoC5/core_cm3.h **** typedef union
 239:Generated_Source\PSoC5/core_cm3.h **** {
 240:Generated_Source\PSoC5/core_cm3.h ****   struct
 241:Generated_Source\PSoC5/core_cm3.h ****   {
 242:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 243:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 244:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 245:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 246:Generated_Source\PSoC5/core_cm3.h **** } IPSR_Type;
 247:Generated_Source\PSoC5/core_cm3.h **** 
 248:Generated_Source\PSoC5/core_cm3.h **** /* IPSR Register Definitions */
 249:Generated_Source\PSoC5/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 250:Generated_Source\PSoC5/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 251:Generated_Source\PSoC5/core_cm3.h **** 
 252:Generated_Source\PSoC5/core_cm3.h **** 
 253:Generated_Source\PSoC5/core_cm3.h **** /**
 254:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 255:Generated_Source\PSoC5/core_cm3.h ****  */
 256:Generated_Source\PSoC5/core_cm3.h **** typedef union
 257:Generated_Source\PSoC5/core_cm3.h **** {
 258:Generated_Source\PSoC5/core_cm3.h ****   struct
 259:Generated_Source\PSoC5/core_cm3.h ****   {
 260:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 261:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 262:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 263:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 264:Generated_Source\PSoC5/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 265:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 10


 266:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Generated_Source\PSoC5/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Generated_Source\PSoC5/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Generated_Source\PSoC5/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Generated_Source\PSoC5/core_cm3.h **** } xPSR_Type;
 274:Generated_Source\PSoC5/core_cm3.h **** 
 275:Generated_Source\PSoC5/core_cm3.h **** /* xPSR Register Definitions */
 276:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 277:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 278:Generated_Source\PSoC5/core_cm3.h **** 
 279:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 280:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 281:Generated_Source\PSoC5/core_cm3.h **** 
 282:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 283:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 284:Generated_Source\PSoC5/core_cm3.h **** 
 285:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 286:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 287:Generated_Source\PSoC5/core_cm3.h **** 
 288:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 289:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 290:Generated_Source\PSoC5/core_cm3.h **** 
 291:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 292:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 293:Generated_Source\PSoC5/core_cm3.h **** 
 294:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 295:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 296:Generated_Source\PSoC5/core_cm3.h **** 
 297:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 298:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 299:Generated_Source\PSoC5/core_cm3.h **** 
 300:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 301:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 302:Generated_Source\PSoC5/core_cm3.h **** 
 303:Generated_Source\PSoC5/core_cm3.h **** 
 304:Generated_Source\PSoC5/core_cm3.h **** /**
 305:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 306:Generated_Source\PSoC5/core_cm3.h ****  */
 307:Generated_Source\PSoC5/core_cm3.h **** typedef union
 308:Generated_Source\PSoC5/core_cm3.h **** {
 309:Generated_Source\PSoC5/core_cm3.h ****   struct
 310:Generated_Source\PSoC5/core_cm3.h ****   {
 311:Generated_Source\PSoC5/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 312:Generated_Source\PSoC5/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 313:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 314:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 315:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 316:Generated_Source\PSoC5/core_cm3.h **** } CONTROL_Type;
 317:Generated_Source\PSoC5/core_cm3.h **** 
 318:Generated_Source\PSoC5/core_cm3.h **** /* CONTROL Register Definitions */
 319:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 320:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 321:Generated_Source\PSoC5/core_cm3.h **** 
 322:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 11


 323:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 324:Generated_Source\PSoC5/core_cm3.h **** 
 325:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_CORE */
 326:Generated_Source\PSoC5/core_cm3.h **** 
 327:Generated_Source\PSoC5/core_cm3.h **** 
 328:Generated_Source\PSoC5/core_cm3.h **** /**
 329:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
 330:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 331:Generated_Source\PSoC5/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 332:Generated_Source\PSoC5/core_cm3.h ****   @{
 333:Generated_Source\PSoC5/core_cm3.h ****  */
 334:Generated_Source\PSoC5/core_cm3.h **** 
 335:Generated_Source\PSoC5/core_cm3.h **** /**
 336:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 337:Generated_Source\PSoC5/core_cm3.h ****  */
 338:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 339:Generated_Source\PSoC5/core_cm3.h **** {
 340:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 341:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[24U];
 342:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 343:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RSERVED1[24U];
 344:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 345:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[24U];
 346:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 347:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED3[24U];
 348:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 349:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED4[56U];
 350:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 351:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED5[644U];
 352:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 353:Generated_Source\PSoC5/core_cm3.h **** }  NVIC_Type;
 354:Generated_Source\PSoC5/core_cm3.h **** 
 355:Generated_Source\PSoC5/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 356:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 357:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 358:Generated_Source\PSoC5/core_cm3.h **** 
 359:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 360:Generated_Source\PSoC5/core_cm3.h **** 
 361:Generated_Source\PSoC5/core_cm3.h **** 
 362:Generated_Source\PSoC5/core_cm3.h **** /**
 363:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 364:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 365:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 366:Generated_Source\PSoC5/core_cm3.h ****   @{
 367:Generated_Source\PSoC5/core_cm3.h ****  */
 368:Generated_Source\PSoC5/core_cm3.h **** 
 369:Generated_Source\PSoC5/core_cm3.h **** /**
 370:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 371:Generated_Source\PSoC5/core_cm3.h ****  */
 372:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 373:Generated_Source\PSoC5/core_cm3.h **** {
 374:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 375:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 376:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 377:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 378:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 379:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 12


 380:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 381:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 382:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 383:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 384:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 385:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 386:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 387:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 388:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 389:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 390:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 391:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 392:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 393:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[5U];
 394:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 395:Generated_Source\PSoC5/core_cm3.h **** } SCB_Type;
 396:Generated_Source\PSoC5/core_cm3.h **** 
 397:Generated_Source\PSoC5/core_cm3.h **** /* SCB CPUID Register Definitions */
 398:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 399:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 400:Generated_Source\PSoC5/core_cm3.h **** 
 401:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 402:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 403:Generated_Source\PSoC5/core_cm3.h **** 
 404:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 405:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 406:Generated_Source\PSoC5/core_cm3.h **** 
 407:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 408:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 409:Generated_Source\PSoC5/core_cm3.h **** 
 410:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 411:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 412:Generated_Source\PSoC5/core_cm3.h **** 
 413:Generated_Source\PSoC5/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 414:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 415:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 416:Generated_Source\PSoC5/core_cm3.h **** 
 417:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 418:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 419:Generated_Source\PSoC5/core_cm3.h **** 
 420:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 421:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 422:Generated_Source\PSoC5/core_cm3.h **** 
 423:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 424:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 425:Generated_Source\PSoC5/core_cm3.h **** 
 426:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 427:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 428:Generated_Source\PSoC5/core_cm3.h **** 
 429:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 430:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 431:Generated_Source\PSoC5/core_cm3.h **** 
 432:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 433:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 434:Generated_Source\PSoC5/core_cm3.h **** 
 435:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 436:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 13


 437:Generated_Source\PSoC5/core_cm3.h **** 
 438:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 439:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 440:Generated_Source\PSoC5/core_cm3.h **** 
 441:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 442:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 443:Generated_Source\PSoC5/core_cm3.h **** 
 444:Generated_Source\PSoC5/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 445:Generated_Source\PSoC5/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 446:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 447:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 448:Generated_Source\PSoC5/core_cm3.h **** 
 449:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 450:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 451:Generated_Source\PSoC5/core_cm3.h **** #else
 452:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 453:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 454:Generated_Source\PSoC5/core_cm3.h **** #endif
 455:Generated_Source\PSoC5/core_cm3.h **** 
 456:Generated_Source\PSoC5/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 457:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 458:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 459:Generated_Source\PSoC5/core_cm3.h **** 
 460:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 461:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 462:Generated_Source\PSoC5/core_cm3.h **** 
 463:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 464:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 465:Generated_Source\PSoC5/core_cm3.h **** 
 466:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 467:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 468:Generated_Source\PSoC5/core_cm3.h **** 
 469:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 470:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 471:Generated_Source\PSoC5/core_cm3.h **** 
 472:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 473:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 474:Generated_Source\PSoC5/core_cm3.h **** 
 475:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 476:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 477:Generated_Source\PSoC5/core_cm3.h **** 
 478:Generated_Source\PSoC5/core_cm3.h **** /* SCB System Control Register Definitions */
 479:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 480:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 481:Generated_Source\PSoC5/core_cm3.h **** 
 482:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 483:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 484:Generated_Source\PSoC5/core_cm3.h **** 
 485:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 486:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 487:Generated_Source\PSoC5/core_cm3.h **** 
 488:Generated_Source\PSoC5/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 489:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 490:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 491:Generated_Source\PSoC5/core_cm3.h **** 
 492:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 493:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 14


 494:Generated_Source\PSoC5/core_cm3.h **** 
 495:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 496:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 497:Generated_Source\PSoC5/core_cm3.h **** 
 498:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 499:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 500:Generated_Source\PSoC5/core_cm3.h **** 
 501:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 502:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 503:Generated_Source\PSoC5/core_cm3.h **** 
 504:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 505:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 506:Generated_Source\PSoC5/core_cm3.h **** 
 507:Generated_Source\PSoC5/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 508:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 509:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 510:Generated_Source\PSoC5/core_cm3.h **** 
 511:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 512:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 513:Generated_Source\PSoC5/core_cm3.h **** 
 514:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 515:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 516:Generated_Source\PSoC5/core_cm3.h **** 
 517:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 518:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 519:Generated_Source\PSoC5/core_cm3.h **** 
 520:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 521:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 522:Generated_Source\PSoC5/core_cm3.h **** 
 523:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 524:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 525:Generated_Source\PSoC5/core_cm3.h **** 
 526:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 527:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 528:Generated_Source\PSoC5/core_cm3.h **** 
 529:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 530:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 531:Generated_Source\PSoC5/core_cm3.h **** 
 532:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 533:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 534:Generated_Source\PSoC5/core_cm3.h **** 
 535:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 536:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 537:Generated_Source\PSoC5/core_cm3.h **** 
 538:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 539:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 540:Generated_Source\PSoC5/core_cm3.h **** 
 541:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 542:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 543:Generated_Source\PSoC5/core_cm3.h **** 
 544:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 545:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 546:Generated_Source\PSoC5/core_cm3.h **** 
 547:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 548:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 549:Generated_Source\PSoC5/core_cm3.h **** 
 550:Generated_Source\PSoC5/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 15


 551:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 552:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 553:Generated_Source\PSoC5/core_cm3.h **** 
 554:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 555:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 556:Generated_Source\PSoC5/core_cm3.h **** 
 557:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 558:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 559:Generated_Source\PSoC5/core_cm3.h **** 
 560:Generated_Source\PSoC5/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 561:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 562:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 563:Generated_Source\PSoC5/core_cm3.h **** 
 564:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 565:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 566:Generated_Source\PSoC5/core_cm3.h **** 
 567:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 568:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 569:Generated_Source\PSoC5/core_cm3.h **** 
 570:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 571:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 572:Generated_Source\PSoC5/core_cm3.h **** 
 573:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 574:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 575:Generated_Source\PSoC5/core_cm3.h **** 
 576:Generated_Source\PSoC5/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 577:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 578:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 579:Generated_Source\PSoC5/core_cm3.h **** 
 580:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 581:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 582:Generated_Source\PSoC5/core_cm3.h **** 
 583:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 584:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 585:Generated_Source\PSoC5/core_cm3.h **** 
 586:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 587:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 588:Generated_Source\PSoC5/core_cm3.h **** 
 589:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 590:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 591:Generated_Source\PSoC5/core_cm3.h **** 
 592:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 593:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 594:Generated_Source\PSoC5/core_cm3.h **** 
 595:Generated_Source\PSoC5/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 596:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 597:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 598:Generated_Source\PSoC5/core_cm3.h **** 
 599:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 600:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 601:Generated_Source\PSoC5/core_cm3.h **** 
 602:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 603:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 604:Generated_Source\PSoC5/core_cm3.h **** 
 605:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 606:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 607:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 16


 608:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 609:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 610:Generated_Source\PSoC5/core_cm3.h **** 
 611:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 612:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 613:Generated_Source\PSoC5/core_cm3.h **** 
 614:Generated_Source\PSoC5/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 615:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 616:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 617:Generated_Source\PSoC5/core_cm3.h **** 
 618:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 619:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 620:Generated_Source\PSoC5/core_cm3.h **** 
 621:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 622:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 623:Generated_Source\PSoC5/core_cm3.h **** 
 624:Generated_Source\PSoC5/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 625:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 626:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 627:Generated_Source\PSoC5/core_cm3.h **** 
 628:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 629:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 630:Generated_Source\PSoC5/core_cm3.h **** 
 631:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 632:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 633:Generated_Source\PSoC5/core_cm3.h **** 
 634:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 635:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 636:Generated_Source\PSoC5/core_cm3.h **** 
 637:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 638:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 639:Generated_Source\PSoC5/core_cm3.h **** 
 640:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SCB */
 641:Generated_Source\PSoC5/core_cm3.h **** 
 642:Generated_Source\PSoC5/core_cm3.h **** 
 643:Generated_Source\PSoC5/core_cm3.h **** /**
 644:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 645:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 646:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 647:Generated_Source\PSoC5/core_cm3.h ****   @{
 648:Generated_Source\PSoC5/core_cm3.h ****  */
 649:Generated_Source\PSoC5/core_cm3.h **** 
 650:Generated_Source\PSoC5/core_cm3.h **** /**
 651:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 652:Generated_Source\PSoC5/core_cm3.h ****  */
 653:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 654:Generated_Source\PSoC5/core_cm3.h **** {
 655:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[1U];
 656:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 657:Generated_Source\PSoC5/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
 658:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 659:Generated_Source\PSoC5/core_cm3.h **** #else
 660:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[1U];
 661:Generated_Source\PSoC5/core_cm3.h **** #endif
 662:Generated_Source\PSoC5/core_cm3.h **** } SCnSCB_Type;
 663:Generated_Source\PSoC5/core_cm3.h **** 
 664:Generated_Source\PSoC5/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 17


 665:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 666:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 667:Generated_Source\PSoC5/core_cm3.h **** 
 668:Generated_Source\PSoC5/core_cm3.h **** /* Auxiliary Control Register Definitions */
 669:Generated_Source\PSoC5/core_cm3.h **** 
 670:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 671:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 672:Generated_Source\PSoC5/core_cm3.h **** 
 673:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 674:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 675:Generated_Source\PSoC5/core_cm3.h **** 
 676:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 677:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 678:Generated_Source\PSoC5/core_cm3.h **** 
 679:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 680:Generated_Source\PSoC5/core_cm3.h **** 
 681:Generated_Source\PSoC5/core_cm3.h **** 
 682:Generated_Source\PSoC5/core_cm3.h **** /**
 683:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 684:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 685:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 686:Generated_Source\PSoC5/core_cm3.h ****   @{
 687:Generated_Source\PSoC5/core_cm3.h ****  */
 688:Generated_Source\PSoC5/core_cm3.h **** 
 689:Generated_Source\PSoC5/core_cm3.h **** /**
 690:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 691:Generated_Source\PSoC5/core_cm3.h ****  */
 692:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 693:Generated_Source\PSoC5/core_cm3.h **** {
 694:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 695:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 696:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 697:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 698:Generated_Source\PSoC5/core_cm3.h **** } SysTick_Type;
 699:Generated_Source\PSoC5/core_cm3.h **** 
 700:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 701:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 702:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 703:Generated_Source\PSoC5/core_cm3.h **** 
 704:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 705:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 706:Generated_Source\PSoC5/core_cm3.h **** 
 707:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 708:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 709:Generated_Source\PSoC5/core_cm3.h **** 
 710:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 711:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 712:Generated_Source\PSoC5/core_cm3.h **** 
 713:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Reload Register Definitions */
 714:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 715:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 716:Generated_Source\PSoC5/core_cm3.h **** 
 717:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Current Register Definitions */
 718:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 719:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 720:Generated_Source\PSoC5/core_cm3.h **** 
 721:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Calibration Register Definitions */
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 18


 722:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 723:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 724:Generated_Source\PSoC5/core_cm3.h **** 
 725:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 726:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 727:Generated_Source\PSoC5/core_cm3.h **** 
 728:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 729:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 730:Generated_Source\PSoC5/core_cm3.h **** 
 731:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 732:Generated_Source\PSoC5/core_cm3.h **** 
 733:Generated_Source\PSoC5/core_cm3.h **** 
 734:Generated_Source\PSoC5/core_cm3.h **** /**
 735:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 736:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 737:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 738:Generated_Source\PSoC5/core_cm3.h ****   @{
 739:Generated_Source\PSoC5/core_cm3.h ****  */
 740:Generated_Source\PSoC5/core_cm3.h **** 
 741:Generated_Source\PSoC5/core_cm3.h **** /**
 742:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 743:Generated_Source\PSoC5/core_cm3.h ****  */
 744:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 745:Generated_Source\PSoC5/core_cm3.h **** {
 746:Generated_Source\PSoC5/core_cm3.h ****   __OM  union
 747:Generated_Source\PSoC5/core_cm3.h ****   {
 748:Generated_Source\PSoC5/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 749:Generated_Source\PSoC5/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 750:Generated_Source\PSoC5/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 751:Generated_Source\PSoC5/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 752:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[864U];
 753:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 754:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[15U];
 755:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 756:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[15U];
 757:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 758:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED3[29U];
 759:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 760:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 761:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 762:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED4[43U];
 763:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 764:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 765:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED5[6U];
 766:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 767:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 768:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 769:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 770:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 771:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 772:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 773:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 774:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 775:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 776:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 777:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 778:Generated_Source\PSoC5/core_cm3.h **** } ITM_Type;
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 19


 779:Generated_Source\PSoC5/core_cm3.h **** 
 780:Generated_Source\PSoC5/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 781:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 782:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 783:Generated_Source\PSoC5/core_cm3.h **** 
 784:Generated_Source\PSoC5/core_cm3.h **** /* ITM Trace Control Register Definitions */
 785:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 786:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 787:Generated_Source\PSoC5/core_cm3.h **** 
 788:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 789:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 790:Generated_Source\PSoC5/core_cm3.h **** 
 791:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 792:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 793:Generated_Source\PSoC5/core_cm3.h **** 
 794:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 795:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 796:Generated_Source\PSoC5/core_cm3.h **** 
 797:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 798:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 799:Generated_Source\PSoC5/core_cm3.h **** 
 800:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 801:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 802:Generated_Source\PSoC5/core_cm3.h **** 
 803:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 804:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 805:Generated_Source\PSoC5/core_cm3.h **** 
 806:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 807:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 808:Generated_Source\PSoC5/core_cm3.h **** 
 809:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 810:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 811:Generated_Source\PSoC5/core_cm3.h **** 
 812:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Write Register Definitions */
 813:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 814:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 815:Generated_Source\PSoC5/core_cm3.h **** 
 816:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Read Register Definitions */
 817:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 818:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 819:Generated_Source\PSoC5/core_cm3.h **** 
 820:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 821:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 822:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 823:Generated_Source\PSoC5/core_cm3.h **** 
 824:Generated_Source\PSoC5/core_cm3.h **** /* ITM Lock Status Register Definitions */
 825:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 826:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 827:Generated_Source\PSoC5/core_cm3.h **** 
 828:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 829:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 830:Generated_Source\PSoC5/core_cm3.h **** 
 831:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 832:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 833:Generated_Source\PSoC5/core_cm3.h **** 
 834:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 835:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 20


 836:Generated_Source\PSoC5/core_cm3.h **** 
 837:Generated_Source\PSoC5/core_cm3.h **** /**
 838:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 839:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 840:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 841:Generated_Source\PSoC5/core_cm3.h ****   @{
 842:Generated_Source\PSoC5/core_cm3.h ****  */
 843:Generated_Source\PSoC5/core_cm3.h **** 
 844:Generated_Source\PSoC5/core_cm3.h **** /**
 845:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 846:Generated_Source\PSoC5/core_cm3.h ****  */
 847:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 848:Generated_Source\PSoC5/core_cm3.h **** {
 849:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 850:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 851:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 852:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 853:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 854:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 855:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 856:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 857:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 858:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 859:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 860:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[1U];
 861:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 862:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 863:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 864:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[1U];
 865:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 866:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 867:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 868:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[1U];
 869:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 870:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 871:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 872:Generated_Source\PSoC5/core_cm3.h **** } DWT_Type;
 873:Generated_Source\PSoC5/core_cm3.h **** 
 874:Generated_Source\PSoC5/core_cm3.h **** /* DWT Control Register Definitions */
 875:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 876:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 877:Generated_Source\PSoC5/core_cm3.h **** 
 878:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 879:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 880:Generated_Source\PSoC5/core_cm3.h **** 
 881:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 882:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 883:Generated_Source\PSoC5/core_cm3.h **** 
 884:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 885:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 886:Generated_Source\PSoC5/core_cm3.h **** 
 887:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 888:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 889:Generated_Source\PSoC5/core_cm3.h **** 
 890:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 891:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 892:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 21


 893:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 894:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 895:Generated_Source\PSoC5/core_cm3.h **** 
 896:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 897:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 898:Generated_Source\PSoC5/core_cm3.h **** 
 899:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 900:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 901:Generated_Source\PSoC5/core_cm3.h **** 
 902:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 903:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 904:Generated_Source\PSoC5/core_cm3.h **** 
 905:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 906:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 907:Generated_Source\PSoC5/core_cm3.h **** 
 908:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 909:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 910:Generated_Source\PSoC5/core_cm3.h **** 
 911:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 912:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 913:Generated_Source\PSoC5/core_cm3.h **** 
 914:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 915:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 916:Generated_Source\PSoC5/core_cm3.h **** 
 917:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 918:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 919:Generated_Source\PSoC5/core_cm3.h **** 
 920:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 921:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 922:Generated_Source\PSoC5/core_cm3.h **** 
 923:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 924:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 925:Generated_Source\PSoC5/core_cm3.h **** 
 926:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 927:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 928:Generated_Source\PSoC5/core_cm3.h **** 
 929:Generated_Source\PSoC5/core_cm3.h **** /* DWT CPI Count Register Definitions */
 930:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 931:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 932:Generated_Source\PSoC5/core_cm3.h **** 
 933:Generated_Source\PSoC5/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 934:Generated_Source\PSoC5/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 935:Generated_Source\PSoC5/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 936:Generated_Source\PSoC5/core_cm3.h **** 
 937:Generated_Source\PSoC5/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 938:Generated_Source\PSoC5/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 939:Generated_Source\PSoC5/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 940:Generated_Source\PSoC5/core_cm3.h **** 
 941:Generated_Source\PSoC5/core_cm3.h **** /* DWT LSU Count Register Definitions */
 942:Generated_Source\PSoC5/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 943:Generated_Source\PSoC5/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 944:Generated_Source\PSoC5/core_cm3.h **** 
 945:Generated_Source\PSoC5/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 946:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 947:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 948:Generated_Source\PSoC5/core_cm3.h **** 
 949:Generated_Source\PSoC5/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 22


 950:Generated_Source\PSoC5/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 951:Generated_Source\PSoC5/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 952:Generated_Source\PSoC5/core_cm3.h **** 
 953:Generated_Source\PSoC5/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 954:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 955:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 956:Generated_Source\PSoC5/core_cm3.h **** 
 957:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 958:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 959:Generated_Source\PSoC5/core_cm3.h **** 
 960:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 961:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 962:Generated_Source\PSoC5/core_cm3.h **** 
 963:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 964:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 965:Generated_Source\PSoC5/core_cm3.h **** 
 966:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 967:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 968:Generated_Source\PSoC5/core_cm3.h **** 
 969:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 970:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 971:Generated_Source\PSoC5/core_cm3.h **** 
 972:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 973:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 974:Generated_Source\PSoC5/core_cm3.h **** 
 975:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 976:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 977:Generated_Source\PSoC5/core_cm3.h **** 
 978:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 979:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 980:Generated_Source\PSoC5/core_cm3.h **** 
 981:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 982:Generated_Source\PSoC5/core_cm3.h **** 
 983:Generated_Source\PSoC5/core_cm3.h **** 
 984:Generated_Source\PSoC5/core_cm3.h **** /**
 985:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 986:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 987:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 988:Generated_Source\PSoC5/core_cm3.h ****   @{
 989:Generated_Source\PSoC5/core_cm3.h ****  */
 990:Generated_Source\PSoC5/core_cm3.h **** 
 991:Generated_Source\PSoC5/core_cm3.h **** /**
 992:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 993:Generated_Source\PSoC5/core_cm3.h ****  */
 994:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 995:Generated_Source\PSoC5/core_cm3.h **** {
 996:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 997:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 998:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[2U];
 999:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1000:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[55U];
1001:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1002:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[131U];
1003:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1004:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1005:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1006:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED3[759U];
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 23


1007:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1008:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1009:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1010:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED4[1U];
1011:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1012:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1013:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1014:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED5[39U];
1015:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1016:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1017:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED7[8U];
1018:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1019:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1020:Generated_Source\PSoC5/core_cm3.h **** } TPI_Type;
1021:Generated_Source\PSoC5/core_cm3.h **** 
1022:Generated_Source\PSoC5/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1023:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1024:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1025:Generated_Source\PSoC5/core_cm3.h **** 
1026:Generated_Source\PSoC5/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1027:Generated_Source\PSoC5/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1028:Generated_Source\PSoC5/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1029:Generated_Source\PSoC5/core_cm3.h **** 
1030:Generated_Source\PSoC5/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1031:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1032:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1033:Generated_Source\PSoC5/core_cm3.h **** 
1034:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1035:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1036:Generated_Source\PSoC5/core_cm3.h **** 
1037:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1038:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1039:Generated_Source\PSoC5/core_cm3.h **** 
1040:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1041:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1042:Generated_Source\PSoC5/core_cm3.h **** 
1043:Generated_Source\PSoC5/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1044:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1045:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1046:Generated_Source\PSoC5/core_cm3.h **** 
1047:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1048:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1049:Generated_Source\PSoC5/core_cm3.h **** 
1050:Generated_Source\PSoC5/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1051:Generated_Source\PSoC5/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1052:Generated_Source\PSoC5/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1053:Generated_Source\PSoC5/core_cm3.h **** 
1054:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1055:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1056:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1057:Generated_Source\PSoC5/core_cm3.h **** 
1058:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1059:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1060:Generated_Source\PSoC5/core_cm3.h **** 
1061:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1062:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1063:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 24


1064:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1065:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1066:Generated_Source\PSoC5/core_cm3.h **** 
1067:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1068:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1069:Generated_Source\PSoC5/core_cm3.h **** 
1070:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1071:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1072:Generated_Source\PSoC5/core_cm3.h **** 
1073:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1074:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1075:Generated_Source\PSoC5/core_cm3.h **** 
1076:Generated_Source\PSoC5/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1077:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1078:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1079:Generated_Source\PSoC5/core_cm3.h **** 
1080:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1081:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1082:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1083:Generated_Source\PSoC5/core_cm3.h **** 
1084:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1085:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1086:Generated_Source\PSoC5/core_cm3.h **** 
1087:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1088:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1089:Generated_Source\PSoC5/core_cm3.h **** 
1090:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1091:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1092:Generated_Source\PSoC5/core_cm3.h **** 
1093:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1094:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1095:Generated_Source\PSoC5/core_cm3.h **** 
1096:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1097:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1098:Generated_Source\PSoC5/core_cm3.h **** 
1099:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1100:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1101:Generated_Source\PSoC5/core_cm3.h **** 
1102:Generated_Source\PSoC5/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1103:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1104:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1105:Generated_Source\PSoC5/core_cm3.h **** 
1106:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1107:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1108:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1109:Generated_Source\PSoC5/core_cm3.h **** 
1110:Generated_Source\PSoC5/core_cm3.h **** /* TPI DEVID Register Definitions */
1111:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1112:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1113:Generated_Source\PSoC5/core_cm3.h **** 
1114:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1115:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1116:Generated_Source\PSoC5/core_cm3.h **** 
1117:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1118:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1119:Generated_Source\PSoC5/core_cm3.h **** 
1120:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 25


1121:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1122:Generated_Source\PSoC5/core_cm3.h **** 
1123:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1124:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1125:Generated_Source\PSoC5/core_cm3.h **** 
1126:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1127:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1128:Generated_Source\PSoC5/core_cm3.h **** 
1129:Generated_Source\PSoC5/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1130:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1131:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1132:Generated_Source\PSoC5/core_cm3.h **** 
1133:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1134:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1135:Generated_Source\PSoC5/core_cm3.h **** 
1136:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1137:Generated_Source\PSoC5/core_cm3.h **** 
1138:Generated_Source\PSoC5/core_cm3.h **** 
1139:Generated_Source\PSoC5/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1140:Generated_Source\PSoC5/core_cm3.h **** /**
1141:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
1142:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1143:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1144:Generated_Source\PSoC5/core_cm3.h ****   @{
1145:Generated_Source\PSoC5/core_cm3.h ****  */
1146:Generated_Source\PSoC5/core_cm3.h **** 
1147:Generated_Source\PSoC5/core_cm3.h **** /**
1148:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1149:Generated_Source\PSoC5/core_cm3.h ****  */
1150:Generated_Source\PSoC5/core_cm3.h **** typedef struct
1151:Generated_Source\PSoC5/core_cm3.h **** {
1152:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1153:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1154:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1155:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1156:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1157:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1158:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1159:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1160:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1161:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1162:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1163:Generated_Source\PSoC5/core_cm3.h **** } MPU_Type;
1164:Generated_Source\PSoC5/core_cm3.h **** 
1165:Generated_Source\PSoC5/core_cm3.h **** /* MPU Type Register Definitions */
1166:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1167:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1168:Generated_Source\PSoC5/core_cm3.h **** 
1169:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1170:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1171:Generated_Source\PSoC5/core_cm3.h **** 
1172:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1173:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1174:Generated_Source\PSoC5/core_cm3.h **** 
1175:Generated_Source\PSoC5/core_cm3.h **** /* MPU Control Register Definitions */
1176:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1177:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 26


1178:Generated_Source\PSoC5/core_cm3.h **** 
1179:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1180:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1181:Generated_Source\PSoC5/core_cm3.h **** 
1182:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1183:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1184:Generated_Source\PSoC5/core_cm3.h **** 
1185:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Number Register Definitions */
1186:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1187:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1188:Generated_Source\PSoC5/core_cm3.h **** 
1189:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1190:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1191:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1192:Generated_Source\PSoC5/core_cm3.h **** 
1193:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1194:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1195:Generated_Source\PSoC5/core_cm3.h **** 
1196:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1197:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1198:Generated_Source\PSoC5/core_cm3.h **** 
1199:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1200:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1201:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1202:Generated_Source\PSoC5/core_cm3.h **** 
1203:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1204:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1205:Generated_Source\PSoC5/core_cm3.h **** 
1206:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1207:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1208:Generated_Source\PSoC5/core_cm3.h **** 
1209:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1210:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1211:Generated_Source\PSoC5/core_cm3.h **** 
1212:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1213:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1214:Generated_Source\PSoC5/core_cm3.h **** 
1215:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1216:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1217:Generated_Source\PSoC5/core_cm3.h **** 
1218:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1219:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1220:Generated_Source\PSoC5/core_cm3.h **** 
1221:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1222:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1223:Generated_Source\PSoC5/core_cm3.h **** 
1224:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1225:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1226:Generated_Source\PSoC5/core_cm3.h **** 
1227:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1228:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1229:Generated_Source\PSoC5/core_cm3.h **** 
1230:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_MPU */
1231:Generated_Source\PSoC5/core_cm3.h **** #endif
1232:Generated_Source\PSoC5/core_cm3.h **** 
1233:Generated_Source\PSoC5/core_cm3.h **** 
1234:Generated_Source\PSoC5/core_cm3.h **** /**
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 27


1235:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
1236:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1237:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1238:Generated_Source\PSoC5/core_cm3.h ****   @{
1239:Generated_Source\PSoC5/core_cm3.h ****  */
1240:Generated_Source\PSoC5/core_cm3.h **** 
1241:Generated_Source\PSoC5/core_cm3.h **** /**
1242:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1243:Generated_Source\PSoC5/core_cm3.h ****  */
1244:Generated_Source\PSoC5/core_cm3.h **** typedef struct
1245:Generated_Source\PSoC5/core_cm3.h **** {
1246:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1247:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1248:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1249:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1250:Generated_Source\PSoC5/core_cm3.h **** } CoreDebug_Type;
1251:Generated_Source\PSoC5/core_cm3.h **** 
1252:Generated_Source\PSoC5/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1253:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1254:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1255:Generated_Source\PSoC5/core_cm3.h **** 
1256:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1257:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1258:Generated_Source\PSoC5/core_cm3.h **** 
1259:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1260:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1261:Generated_Source\PSoC5/core_cm3.h **** 
1262:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1263:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1264:Generated_Source\PSoC5/core_cm3.h **** 
1265:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1266:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1267:Generated_Source\PSoC5/core_cm3.h **** 
1268:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1269:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1270:Generated_Source\PSoC5/core_cm3.h **** 
1271:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1272:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1273:Generated_Source\PSoC5/core_cm3.h **** 
1274:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1275:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1276:Generated_Source\PSoC5/core_cm3.h **** 
1277:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1278:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1279:Generated_Source\PSoC5/core_cm3.h **** 
1280:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1281:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1282:Generated_Source\PSoC5/core_cm3.h **** 
1283:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1284:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1285:Generated_Source\PSoC5/core_cm3.h **** 
1286:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1287:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1288:Generated_Source\PSoC5/core_cm3.h **** 
1289:Generated_Source\PSoC5/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1290:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1291:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 28


1292:Generated_Source\PSoC5/core_cm3.h **** 
1293:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1294:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1295:Generated_Source\PSoC5/core_cm3.h **** 
1296:Generated_Source\PSoC5/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1297:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1298:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1299:Generated_Source\PSoC5/core_cm3.h **** 
1300:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1301:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1302:Generated_Source\PSoC5/core_cm3.h **** 
1303:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1304:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1305:Generated_Source\PSoC5/core_cm3.h **** 
1306:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1307:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1308:Generated_Source\PSoC5/core_cm3.h **** 
1309:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1310:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1311:Generated_Source\PSoC5/core_cm3.h **** 
1312:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1313:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1314:Generated_Source\PSoC5/core_cm3.h **** 
1315:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1316:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1317:Generated_Source\PSoC5/core_cm3.h **** 
1318:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1319:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1320:Generated_Source\PSoC5/core_cm3.h **** 
1321:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1322:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1323:Generated_Source\PSoC5/core_cm3.h **** 
1324:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1325:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1326:Generated_Source\PSoC5/core_cm3.h **** 
1327:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1328:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1329:Generated_Source\PSoC5/core_cm3.h **** 
1330:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1331:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1332:Generated_Source\PSoC5/core_cm3.h **** 
1333:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1334:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1335:Generated_Source\PSoC5/core_cm3.h **** 
1336:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1337:Generated_Source\PSoC5/core_cm3.h **** 
1338:Generated_Source\PSoC5/core_cm3.h **** 
1339:Generated_Source\PSoC5/core_cm3.h **** /**
1340:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
1341:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1342:Generated_Source\PSoC5/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1343:Generated_Source\PSoC5/core_cm3.h ****   @{
1344:Generated_Source\PSoC5/core_cm3.h ****  */
1345:Generated_Source\PSoC5/core_cm3.h **** 
1346:Generated_Source\PSoC5/core_cm3.h **** /**
1347:Generated_Source\PSoC5/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1348:Generated_Source\PSoC5/core_cm3.h ****   \param[in] field  Name of the register bit field.
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 29


1349:Generated_Source\PSoC5/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1350:Generated_Source\PSoC5/core_cm3.h ****   \return           Masked and shifted value.
1351:Generated_Source\PSoC5/core_cm3.h **** */
1352:Generated_Source\PSoC5/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1353:Generated_Source\PSoC5/core_cm3.h **** 
1354:Generated_Source\PSoC5/core_cm3.h **** /**
1355:Generated_Source\PSoC5/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1356:Generated_Source\PSoC5/core_cm3.h ****   \param[in] field  Name of the register bit field.
1357:Generated_Source\PSoC5/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1358:Generated_Source\PSoC5/core_cm3.h ****   \return           Masked and shifted bit field value.
1359:Generated_Source\PSoC5/core_cm3.h **** */
1360:Generated_Source\PSoC5/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1361:Generated_Source\PSoC5/core_cm3.h **** 
1362:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1363:Generated_Source\PSoC5/core_cm3.h **** 
1364:Generated_Source\PSoC5/core_cm3.h **** 
1365:Generated_Source\PSoC5/core_cm3.h **** /**
1366:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
1367:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1368:Generated_Source\PSoC5/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1369:Generated_Source\PSoC5/core_cm3.h ****   @{
1370:Generated_Source\PSoC5/core_cm3.h ****  */
1371:Generated_Source\PSoC5/core_cm3.h **** 
1372:Generated_Source\PSoC5/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
1373:Generated_Source\PSoC5/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1374:Generated_Source\PSoC5/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1375:Generated_Source\PSoC5/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1376:Generated_Source\PSoC5/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1377:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1378:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1379:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1380:Generated_Source\PSoC5/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1381:Generated_Source\PSoC5/core_cm3.h **** 
1382:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1383:Generated_Source\PSoC5/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1384:Generated_Source\PSoC5/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1385:Generated_Source\PSoC5/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1386:Generated_Source\PSoC5/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1387:Generated_Source\PSoC5/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1388:Generated_Source\PSoC5/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1389:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1390:Generated_Source\PSoC5/core_cm3.h **** 
1391:Generated_Source\PSoC5/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1392:Generated_Source\PSoC5/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1393:Generated_Source\PSoC5/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1394:Generated_Source\PSoC5/core_cm3.h **** #endif
1395:Generated_Source\PSoC5/core_cm3.h **** 
1396:Generated_Source\PSoC5/core_cm3.h **** /*@} */
1397:Generated_Source\PSoC5/core_cm3.h **** 
1398:Generated_Source\PSoC5/core_cm3.h **** 
1399:Generated_Source\PSoC5/core_cm3.h **** 
1400:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
1401:Generated_Source\PSoC5/core_cm3.h ****  *                Hardware Abstraction Layer
1402:Generated_Source\PSoC5/core_cm3.h ****   Core Function Interface contains:
1403:Generated_Source\PSoC5/core_cm3.h ****   - Core NVIC Functions
1404:Generated_Source\PSoC5/core_cm3.h ****   - Core SysTick Functions
1405:Generated_Source\PSoC5/core_cm3.h ****   - Core Debug Functions
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 30


1406:Generated_Source\PSoC5/core_cm3.h ****   - Core Register Access Functions
1407:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
1408:Generated_Source\PSoC5/core_cm3.h **** /**
1409:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1410:Generated_Source\PSoC5/core_cm3.h **** */
1411:Generated_Source\PSoC5/core_cm3.h **** 
1412:Generated_Source\PSoC5/core_cm3.h **** 
1413:Generated_Source\PSoC5/core_cm3.h **** 
1414:Generated_Source\PSoC5/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1415:Generated_Source\PSoC5/core_cm3.h **** /**
1416:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1417:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1418:Generated_Source\PSoC5/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1419:Generated_Source\PSoC5/core_cm3.h ****   @{
1420:Generated_Source\PSoC5/core_cm3.h ****  */
1421:Generated_Source\PSoC5/core_cm3.h **** 
1422:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1423:Generated_Source\PSoC5/core_cm3.h **** 
1424:Generated_Source\PSoC5/core_cm3.h **** 
1425:Generated_Source\PSoC5/core_cm3.h **** 
1426:Generated_Source\PSoC5/core_cm3.h **** /**
1427:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Priority Grouping
1428:Generated_Source\PSoC5/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1429:Generated_Source\PSoC5/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1430:Generated_Source\PSoC5/core_cm3.h ****            Only values from 0..7 are used.
1431:Generated_Source\PSoC5/core_cm3.h ****            In case of a conflict between priority grouping and available
1432:Generated_Source\PSoC5/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1433:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1434:Generated_Source\PSoC5/core_cm3.h ****  */
1435:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1436:Generated_Source\PSoC5/core_cm3.h **** {
1437:Generated_Source\PSoC5/core_cm3.h ****   uint32_t reg_value;
1438:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1439:Generated_Source\PSoC5/core_cm3.h **** 
1440:Generated_Source\PSoC5/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1441:Generated_Source\PSoC5/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1442:Generated_Source\PSoC5/core_cm3.h ****   reg_value  =  (reg_value                                   |
1443:Generated_Source\PSoC5/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1444:Generated_Source\PSoC5/core_cm3.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1445:Generated_Source\PSoC5/core_cm3.h ****   SCB->AIRCR =  reg_value;
1446:Generated_Source\PSoC5/core_cm3.h **** }
1447:Generated_Source\PSoC5/core_cm3.h **** 
1448:Generated_Source\PSoC5/core_cm3.h **** 
1449:Generated_Source\PSoC5/core_cm3.h **** /**
1450:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Priority Grouping
1451:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1452:Generated_Source\PSoC5/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1453:Generated_Source\PSoC5/core_cm3.h ****  */
1454:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1455:Generated_Source\PSoC5/core_cm3.h **** {
1456:Generated_Source\PSoC5/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1457:Generated_Source\PSoC5/core_cm3.h **** }
1458:Generated_Source\PSoC5/core_cm3.h **** 
1459:Generated_Source\PSoC5/core_cm3.h **** 
1460:Generated_Source\PSoC5/core_cm3.h **** /**
1461:Generated_Source\PSoC5/core_cm3.h ****   \brief   Enable Interrupt
1462:Generated_Source\PSoC5/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 31


1463:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1464:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1465:Generated_Source\PSoC5/core_cm3.h ****  */
1466:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1467:Generated_Source\PSoC5/core_cm3.h **** {
1468:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1469:Generated_Source\PSoC5/core_cm3.h ****   {
1470:Generated_Source\PSoC5/core_cm3.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1471:Generated_Source\PSoC5/core_cm3.h ****   }
1472:Generated_Source\PSoC5/core_cm3.h **** }
1473:Generated_Source\PSoC5/core_cm3.h **** 
1474:Generated_Source\PSoC5/core_cm3.h **** 
1475:Generated_Source\PSoC5/core_cm3.h **** /**
1476:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Interrupt Enable status
1477:Generated_Source\PSoC5/core_cm3.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1478:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1479:Generated_Source\PSoC5/core_cm3.h ****   \return             0  Interrupt is not enabled.
1480:Generated_Source\PSoC5/core_cm3.h ****   \return             1  Interrupt is enabled.
1481:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1482:Generated_Source\PSoC5/core_cm3.h ****  */
1483:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetEnableIRQ(IRQn_Type IRQn)
1484:Generated_Source\PSoC5/core_cm3.h **** {
1485:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1486:Generated_Source\PSoC5/core_cm3.h ****   {
1487:Generated_Source\PSoC5/core_cm3.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1488:Generated_Source\PSoC5/core_cm3.h ****   }
1489:Generated_Source\PSoC5/core_cm3.h ****   else
1490:Generated_Source\PSoC5/core_cm3.h ****   {
1491:Generated_Source\PSoC5/core_cm3.h ****     return(0U);
1492:Generated_Source\PSoC5/core_cm3.h ****   }
1493:Generated_Source\PSoC5/core_cm3.h **** }
1494:Generated_Source\PSoC5/core_cm3.h **** 
1495:Generated_Source\PSoC5/core_cm3.h **** 
1496:Generated_Source\PSoC5/core_cm3.h **** /**
1497:Generated_Source\PSoC5/core_cm3.h ****   \brief   Disable Interrupt
1498:Generated_Source\PSoC5/core_cm3.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1499:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1500:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1501:Generated_Source\PSoC5/core_cm3.h ****  */
1502:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1503:Generated_Source\PSoC5/core_cm3.h **** {
1504:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1505:Generated_Source\PSoC5/core_cm3.h ****   {
1506:Generated_Source\PSoC5/core_cm3.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1507:Generated_Source\PSoC5/core_cm3.h ****   }
1508:Generated_Source\PSoC5/core_cm3.h **** }
1509:Generated_Source\PSoC5/core_cm3.h **** 
1510:Generated_Source\PSoC5/core_cm3.h **** 
1511:Generated_Source\PSoC5/core_cm3.h **** /**
1512:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Pending Interrupt
1513:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1514:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1515:Generated_Source\PSoC5/core_cm3.h ****   \return             0  Interrupt status is not pending.
1516:Generated_Source\PSoC5/core_cm3.h ****   \return             1  Interrupt status is pending.
1517:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1518:Generated_Source\PSoC5/core_cm3.h ****  */
1519:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 32


1520:Generated_Source\PSoC5/core_cm3.h **** {
1521:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1522:Generated_Source\PSoC5/core_cm3.h ****   {
1523:Generated_Source\PSoC5/core_cm3.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1524:Generated_Source\PSoC5/core_cm3.h ****   }
1525:Generated_Source\PSoC5/core_cm3.h ****   else
1526:Generated_Source\PSoC5/core_cm3.h ****   {
1527:Generated_Source\PSoC5/core_cm3.h ****     return(0U);
1528:Generated_Source\PSoC5/core_cm3.h ****   }
1529:Generated_Source\PSoC5/core_cm3.h **** }
1530:Generated_Source\PSoC5/core_cm3.h **** 
1531:Generated_Source\PSoC5/core_cm3.h **** 
1532:Generated_Source\PSoC5/core_cm3.h **** /**
1533:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Pending Interrupt
1534:Generated_Source\PSoC5/core_cm3.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1535:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1536:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1537:Generated_Source\PSoC5/core_cm3.h ****  */
1538:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1539:Generated_Source\PSoC5/core_cm3.h **** {
1540:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1541:Generated_Source\PSoC5/core_cm3.h ****   {
1542:Generated_Source\PSoC5/core_cm3.h ****     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1543:Generated_Source\PSoC5/core_cm3.h ****   }
1544:Generated_Source\PSoC5/core_cm3.h **** }
1545:Generated_Source\PSoC5/core_cm3.h **** 
1546:Generated_Source\PSoC5/core_cm3.h **** 
1547:Generated_Source\PSoC5/core_cm3.h **** /**
1548:Generated_Source\PSoC5/core_cm3.h ****   \brief   Clear Pending Interrupt
1549:Generated_Source\PSoC5/core_cm3.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1550:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1551:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1552:Generated_Source\PSoC5/core_cm3.h ****  */
1553:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1554:Generated_Source\PSoC5/core_cm3.h **** {
1555:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1556:Generated_Source\PSoC5/core_cm3.h ****   {
1557:Generated_Source\PSoC5/core_cm3.h ****     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1558:Generated_Source\PSoC5/core_cm3.h ****   }
1559:Generated_Source\PSoC5/core_cm3.h **** }
1560:Generated_Source\PSoC5/core_cm3.h **** 
1561:Generated_Source\PSoC5/core_cm3.h **** 
1562:Generated_Source\PSoC5/core_cm3.h **** /**
1563:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Active Interrupt
1564:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1565:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1566:Generated_Source\PSoC5/core_cm3.h ****   \return             0  Interrupt status is not active.
1567:Generated_Source\PSoC5/core_cm3.h ****   \return             1  Interrupt status is active.
1568:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1569:Generated_Source\PSoC5/core_cm3.h ****  */
1570:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1571:Generated_Source\PSoC5/core_cm3.h **** {
1572:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1573:Generated_Source\PSoC5/core_cm3.h ****   {
1574:Generated_Source\PSoC5/core_cm3.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1575:Generated_Source\PSoC5/core_cm3.h ****   }
1576:Generated_Source\PSoC5/core_cm3.h ****   else
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 33


1577:Generated_Source\PSoC5/core_cm3.h ****   {
1578:Generated_Source\PSoC5/core_cm3.h ****     return(0U);
1579:Generated_Source\PSoC5/core_cm3.h ****   }
1580:Generated_Source\PSoC5/core_cm3.h **** }
1581:Generated_Source\PSoC5/core_cm3.h **** 
1582:Generated_Source\PSoC5/core_cm3.h **** 
1583:Generated_Source\PSoC5/core_cm3.h **** /**
1584:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Interrupt Priority
1585:Generated_Source\PSoC5/core_cm3.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1586:Generated_Source\PSoC5/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1587:Generated_Source\PSoC5/core_cm3.h ****            or negative to specify a processor exception.
1588:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1589:Generated_Source\PSoC5/core_cm3.h ****   \param [in]  priority  Priority to set.
1590:Generated_Source\PSoC5/core_cm3.h ****   \note    The priority cannot be set for every processor exception.
1591:Generated_Source\PSoC5/core_cm3.h ****  */
1592:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1593:Generated_Source\PSoC5/core_cm3.h **** {
1594:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1595:Generated_Source\PSoC5/core_cm3.h ****   {
1596:Generated_Source\PSoC5/core_cm3.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1597:Generated_Source\PSoC5/core_cm3.h ****   }
1598:Generated_Source\PSoC5/core_cm3.h ****   else
1599:Generated_Source\PSoC5/core_cm3.h ****   {
1600:Generated_Source\PSoC5/core_cm3.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1601:Generated_Source\PSoC5/core_cm3.h ****   }
1602:Generated_Source\PSoC5/core_cm3.h **** }
1603:Generated_Source\PSoC5/core_cm3.h **** 
1604:Generated_Source\PSoC5/core_cm3.h **** 
1605:Generated_Source\PSoC5/core_cm3.h **** /**
1606:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Interrupt Priority
1607:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1608:Generated_Source\PSoC5/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1609:Generated_Source\PSoC5/core_cm3.h ****            or negative to specify a processor exception.
1610:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   IRQn  Interrupt number.
1611:Generated_Source\PSoC5/core_cm3.h ****   \return             Interrupt Priority.
1612:Generated_Source\PSoC5/core_cm3.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1613:Generated_Source\PSoC5/core_cm3.h ****  */
1614:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1615:Generated_Source\PSoC5/core_cm3.h **** {
1616:Generated_Source\PSoC5/core_cm3.h **** 
1617:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1618:Generated_Source\PSoC5/core_cm3.h ****   {
1619:Generated_Source\PSoC5/core_cm3.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1620:Generated_Source\PSoC5/core_cm3.h ****   }
1621:Generated_Source\PSoC5/core_cm3.h ****   else
1622:Generated_Source\PSoC5/core_cm3.h ****   {
1623:Generated_Source\PSoC5/core_cm3.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1624:Generated_Source\PSoC5/core_cm3.h ****   }
1625:Generated_Source\PSoC5/core_cm3.h **** }
1626:Generated_Source\PSoC5/core_cm3.h **** 
1627:Generated_Source\PSoC5/core_cm3.h **** 
1628:Generated_Source\PSoC5/core_cm3.h **** /**
1629:Generated_Source\PSoC5/core_cm3.h ****   \brief   Encode Priority
1630:Generated_Source\PSoC5/core_cm3.h ****   \details Encodes the priority for an interrupt with the given priority group,
1631:Generated_Source\PSoC5/core_cm3.h ****            preemptive priority value, and subpriority value.
1632:Generated_Source\PSoC5/core_cm3.h ****            In case of a conflict between priority grouping and available
1633:Generated_Source\PSoC5/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 34


1634:Generated_Source\PSoC5/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1635:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1636:Generated_Source\PSoC5/core_cm3.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1637:Generated_Source\PSoC5/core_cm3.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1638:Generated_Source\PSoC5/core_cm3.h ****  */
1639:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1640:Generated_Source\PSoC5/core_cm3.h **** {
1641:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1642:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PreemptPriorityBits;
1643:Generated_Source\PSoC5/core_cm3.h ****   uint32_t SubPriorityBits;
1644:Generated_Source\PSoC5/core_cm3.h **** 
1645:Generated_Source\PSoC5/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1646:Generated_Source\PSoC5/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1647:Generated_Source\PSoC5/core_cm3.h **** 
1648:Generated_Source\PSoC5/core_cm3.h ****   return (
1649:Generated_Source\PSoC5/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1650:Generated_Source\PSoC5/core_cm3.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1651:Generated_Source\PSoC5/core_cm3.h ****          );
1652:Generated_Source\PSoC5/core_cm3.h **** }
1653:Generated_Source\PSoC5/core_cm3.h **** 
1654:Generated_Source\PSoC5/core_cm3.h **** 
1655:Generated_Source\PSoC5/core_cm3.h **** /**
1656:Generated_Source\PSoC5/core_cm3.h ****   \brief   Decode Priority
1657:Generated_Source\PSoC5/core_cm3.h ****   \details Decodes an interrupt priority value with a given priority group to
1658:Generated_Source\PSoC5/core_cm3.h ****            preemptive priority value and subpriority value.
1659:Generated_Source\PSoC5/core_cm3.h ****            In case of a conflict between priority grouping and available
1660:Generated_Source\PSoC5/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1661:Generated_Source\PSoC5/core_cm3.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1662:Generated_Source\PSoC5/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1663:Generated_Source\PSoC5/core_cm3.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1664:Generated_Source\PSoC5/core_cm3.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1665:Generated_Source\PSoC5/core_cm3.h ****  */
1666:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1667:Generated_Source\PSoC5/core_cm3.h **** {
1668:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1669:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PreemptPriorityBits;
1670:Generated_Source\PSoC5/core_cm3.h ****   uint32_t SubPriorityBits;
1671:Generated_Source\PSoC5/core_cm3.h **** 
1672:Generated_Source\PSoC5/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1673:Generated_Source\PSoC5/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1674:Generated_Source\PSoC5/core_cm3.h **** 
1675:Generated_Source\PSoC5/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1676:Generated_Source\PSoC5/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1677:Generated_Source\PSoC5/core_cm3.h **** }
1678:Generated_Source\PSoC5/core_cm3.h **** 
1679:Generated_Source\PSoC5/core_cm3.h **** 
1680:Generated_Source\PSoC5/core_cm3.h **** /**
1681:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Interrupt Vector
1682:Generated_Source\PSoC5/core_cm3.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1683:Generated_Source\PSoC5/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1684:Generated_Source\PSoC5/core_cm3.h ****            or negative to specify a processor exception.
1685:Generated_Source\PSoC5/core_cm3.h ****            VTOR must been relocated to SRAM before.
1686:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   IRQn      Interrupt number
1687:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   vector    Address of interrupt handler function
1688:Generated_Source\PSoC5/core_cm3.h ****  */
1689:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1690:Generated_Source\PSoC5/core_cm3.h **** {
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 35


1691:Generated_Source\PSoC5/core_cm3.h ****     uint32_t *vectors = (uint32_t *)SCB->VTOR;
1692:Generated_Source\PSoC5/core_cm3.h ****     vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1693:Generated_Source\PSoC5/core_cm3.h **** }
1694:Generated_Source\PSoC5/core_cm3.h **** 
1695:Generated_Source\PSoC5/core_cm3.h **** 
1696:Generated_Source\PSoC5/core_cm3.h **** /**
1697:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Interrupt Vector
1698:Generated_Source\PSoC5/core_cm3.h ****   \details Reads an interrupt vector from interrupt vector table.
1699:Generated_Source\PSoC5/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1700:Generated_Source\PSoC5/core_cm3.h ****            or negative to specify a processor exception.
1701:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   IRQn      Interrupt number.
1702:Generated_Source\PSoC5/core_cm3.h ****   \return                 Address of interrupt handler function
1703:Generated_Source\PSoC5/core_cm3.h ****  */
1704:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetVector(IRQn_Type IRQn)
1705:Generated_Source\PSoC5/core_cm3.h **** {
1706:Generated_Source\PSoC5/core_cm3.h ****     uint32_t *vectors = (uint32_t *)SCB->VTOR;
1707:Generated_Source\PSoC5/core_cm3.h ****     return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1708:Generated_Source\PSoC5/core_cm3.h **** }
1709:Generated_Source\PSoC5/core_cm3.h **** 
1710:Generated_Source\PSoC5/core_cm3.h **** 
1711:Generated_Source\PSoC5/core_cm3.h **** /**
1712:Generated_Source\PSoC5/core_cm3.h ****   \brief   System Reset
1713:Generated_Source\PSoC5/core_cm3.h ****   \details Initiates a system reset request to reset the MCU.
1714:Generated_Source\PSoC5/core_cm3.h ****  */
1715:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1716:Generated_Source\PSoC5/core_cm3.h **** {
1717:Generated_Source\PSoC5/core_cm3.h ****   __DSB();                                                          /* Ensure all outstanding memor
1718:Generated_Source\PSoC5/core_cm3.h ****                                                                        buffered write are completed
1719:Generated_Source\PSoC5/core_cm3.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1720:Generated_Source\PSoC5/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1721:Generated_Source\PSoC5/core_cm3.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1722:Generated_Source\PSoC5/core_cm3.h ****   __DSB();                                                          /* Ensure completion of memory 
1723:Generated_Source\PSoC5/core_cm3.h **** 
1724:Generated_Source\PSoC5/core_cm3.h ****   for(;;)                                                           /* wait until reset */
1725:Generated_Source\PSoC5/core_cm3.h ****   {
1726:Generated_Source\PSoC5/core_cm3.h ****     __NOP();
1727:Generated_Source\PSoC5/core_cm3.h ****   }
1728:Generated_Source\PSoC5/core_cm3.h **** }
1729:Generated_Source\PSoC5/core_cm3.h **** 
1730:Generated_Source\PSoC5/core_cm3.h **** /*@} end of CMSIS_Core_NVICFunctions */
1731:Generated_Source\PSoC5/core_cm3.h **** 
1732:Generated_Source\PSoC5/core_cm3.h **** 
1733:Generated_Source\PSoC5/core_cm3.h **** /* ##########################  FPU functions  #################################### */
1734:Generated_Source\PSoC5/core_cm3.h **** /**
1735:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1736:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1737:Generated_Source\PSoC5/core_cm3.h ****   \brief    Function that provides FPU type.
1738:Generated_Source\PSoC5/core_cm3.h ****   @{
1739:Generated_Source\PSoC5/core_cm3.h ****  */
1740:Generated_Source\PSoC5/core_cm3.h **** 
1741:Generated_Source\PSoC5/core_cm3.h **** /**
1742:Generated_Source\PSoC5/core_cm3.h ****   \brief   get FPU type
1743:Generated_Source\PSoC5/core_cm3.h ****   \details returns the FPU type
1744:Generated_Source\PSoC5/core_cm3.h ****   \returns
1745:Generated_Source\PSoC5/core_cm3.h ****    - \b  0: No FPU
1746:Generated_Source\PSoC5/core_cm3.h ****    - \b  1: Single precision FPU
1747:Generated_Source\PSoC5/core_cm3.h ****    - \b  2: Double + Single precision FPU
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 36


1748:Generated_Source\PSoC5/core_cm3.h ****  */
1749:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1750:Generated_Source\PSoC5/core_cm3.h **** {
1751:Generated_Source\PSoC5/core_cm3.h ****     return 0U;           /* No FPU */
1752:Generated_Source\PSoC5/core_cm3.h **** }
1753:Generated_Source\PSoC5/core_cm3.h **** 
1754:Generated_Source\PSoC5/core_cm3.h **** 
1755:Generated_Source\PSoC5/core_cm3.h **** /*@} end of CMSIS_Core_FpuFunctions */
1756:Generated_Source\PSoC5/core_cm3.h **** 
1757:Generated_Source\PSoC5/core_cm3.h **** 
1758:Generated_Source\PSoC5/core_cm3.h **** 
1759:Generated_Source\PSoC5/core_cm3.h **** /* ##################################    SysTick function  ########################################
1760:Generated_Source\PSoC5/core_cm3.h **** /**
1761:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1762:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1763:Generated_Source\PSoC5/core_cm3.h ****   \brief    Functions that configure the System.
1764:Generated_Source\PSoC5/core_cm3.h ****   @{
1765:Generated_Source\PSoC5/core_cm3.h ****  */
1766:Generated_Source\PSoC5/core_cm3.h **** 
1767:Generated_Source\PSoC5/core_cm3.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
1768:Generated_Source\PSoC5/core_cm3.h **** 
1769:Generated_Source\PSoC5/core_cm3.h **** /**
1770:Generated_Source\PSoC5/core_cm3.h ****   \brief   System Tick Configuration
1771:Generated_Source\PSoC5/core_cm3.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1772:Generated_Source\PSoC5/core_cm3.h ****            Counter is in free running mode to generate periodic interrupts.
1773:Generated_Source\PSoC5/core_cm3.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1774:Generated_Source\PSoC5/core_cm3.h ****   \return          0  Function succeeded.
1775:Generated_Source\PSoC5/core_cm3.h ****   \return          1  Function failed.
1776:Generated_Source\PSoC5/core_cm3.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1777:Generated_Source\PSoC5/core_cm3.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1778:Generated_Source\PSoC5/core_cm3.h ****            must contain a vendor-specific implementation of this function.
1779:Generated_Source\PSoC5/core_cm3.h ****  */
1780:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1781:Generated_Source\PSoC5/core_cm3.h **** {
1782:Generated_Source\PSoC5/core_cm3.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1783:Generated_Source\PSoC5/core_cm3.h ****   {
1784:Generated_Source\PSoC5/core_cm3.h ****     return (1UL);                                                   /* Reload value impossible */
1785:Generated_Source\PSoC5/core_cm3.h ****   }
1786:Generated_Source\PSoC5/core_cm3.h **** 
1787:Generated_Source\PSoC5/core_cm3.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 179              		.loc 2 1787 0
 180 000a 0A4B     		ldr	r3, .L16+4
 181 000c 40F65F12 		movw	r2, #2399
 182 0010 5A60     		str	r2, [r3, #4]
 183              	.LVL17:
 184              	.LBB10:
 185              	.LBB11:
1600:Generated_Source\PSoC5/core_cm3.h ****   }
 186              		.loc 2 1600 0
 187 0012 E021     		movs	r1, #224
 188 0014 084A     		ldr	r2, .L16+8
 189 0016 82F82310 		strb	r1, [r2, #35]
 190              	.LVL18:
 191              	.LBE11:
 192              	.LBE10:
1788:Generated_Source\PSoC5/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
1789:Generated_Source\PSoC5/core_cm3.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 37


 193              		.loc 2 1789 0
 194 001a 0022     		movs	r2, #0
 195 001c 9A60     		str	r2, [r3, #8]
1790:Generated_Source\PSoC5/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 196              		.loc 2 1790 0
 197 001e 0722     		movs	r2, #7
 198 0020 1A60     		str	r2, [r3]
 199              	.LVL19:
 200              	.LBE9:
 201              	.LBE8:
  71:ZumoLibrary/Ultra.c ****     SysTick_Config(NUMBER_OF_TICKS);                    // Enable Systick Timer
  72:ZumoLibrary/Ultra.c ****     ultra_isr_StartEx(ultra_isr_handler);               // Start ultra sonic interrupt
 202              		.loc 1 72 0
 203 0022 0648     		ldr	r0, .L16+12
 204 0024 FFF7FEFF 		bl	ultra_isr_StartEx
 205              	.LVL20:
  73:ZumoLibrary/Ultra.c ****     Timer_Start();                                      // Start Timer
 206              		.loc 1 73 0
 207 0028 FFF7FEFF 		bl	Timer_Start
 208              	.LVL21:
 209 002c 08BD     		pop	{r3, pc}
 210              	.L17:
 211 002e 00BF     		.align	2
 212              	.L16:
 213 0030 00000000 		.word	SYS_ISR
 214 0034 10E000E0 		.word	-536813552
 215 0038 00ED00E0 		.word	-536810240
 216 003c 00000000 		.word	ultra_isr_handler
 217              		.cfi_endproc
 218              	.LFE66:
 219              		.size	Ultra_Start, .-Ultra_Start
 220              		.section	.text.Ultra_GetDistance,"ax",%progbits
 221              		.align	2
 222              		.global	Ultra_GetDistance
 223              		.thumb
 224              		.thumb_func
 225              		.type	Ultra_GetDistance, %function
 226              	Ultra_GetDistance:
 227              	.LFB67:
  74:ZumoLibrary/Ultra.c **** }
  75:ZumoLibrary/Ultra.c **** 
  76:ZumoLibrary/Ultra.c **** float Ultra_GetDistance(void)
  77:ZumoLibrary/Ultra.c **** {
 228              		.loc 1 77 0
 229              		.cfi_startproc
 230              		@ args = 0, pretend = 0, frame = 0
 231              		@ frame_needed = 0, uses_anonymous_args = 0
 232              		@ link register save eliminated.
  78:ZumoLibrary/Ultra.c ****     return cent;       
 233              		.loc 1 78 0
 234 0000 014B     		ldr	r3, .L19
 235 0002 9868     		ldr	r0, [r3, #8]	@ float
  79:ZumoLibrary/Ultra.c **** }    
 236              		.loc 1 79 0
 237 0004 7047     		bx	lr
 238              	.L20:
 239 0006 00BF     		.align	2
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 38


 240              	.L19:
 241 0008 00000000 		.word	.LANCHOR0
 242              		.cfi_endproc
 243              	.LFE67:
 244              		.size	Ultra_GetDistance, .-Ultra_GetDistance
 245              		.bss
 246              		.align	2
 247              		.set	.LANCHOR0,. + 0
 248              		.type	cnt.7243, %object
 249              		.size	cnt.7243, 4
 250              	cnt.7243:
 251 0000 00000000 		.space	4
 252              		.type	distance, %object
 253              		.size	distance, 4
 254              	distance:
 255 0004 00000000 		.space	4
 256              		.type	cent, %object
 257              		.size	cent, 4
 258              	cent:
 259 0008 00000000 		.space	4
 260              		.text
 261              	.Letext0:
 262              		.file 3 "j:\\psoc\\psoc creator\\4.1\\psoc creator\\import\\gnu\\arm\\5.4.1\\arm-none-eabi\\includ
 263              		.file 4 "j:\\psoc\\psoc creator\\4.1\\psoc creator\\import\\gnu\\arm\\5.4.1\\arm-none-eabi\\includ
 264              		.file 5 "Generated_Source\\PSoC5/core_cm3_psoc5.h"
 265              		.file 6 "Generated_Source\\PSoC5/Trig.h"
 266              		.file 7 "Generated_Source\\PSoC5/Timer.h"
 267              		.file 8 "Generated_Source\\PSoC5/Echo.h"
 268              		.file 9 "Generated_Source\\PSoC5/CyLib.h"
 269              		.file 10 "Generated_Source\\PSoC5/ultra_isr.h"
 270              		.section	.debug_info,"",%progbits
 271              	.Ldebug_info0:
 272 0000 A8060000 		.4byte	0x6a8
 273 0004 0400     		.2byte	0x4
 274 0006 00000000 		.4byte	.Ldebug_abbrev0
 275 000a 04       		.byte	0x4
 276 000b 01       		.uleb128 0x1
 277 000c AD030000 		.4byte	.LASF81
 278 0010 0C       		.byte	0xc
 279 0011 B5000000 		.4byte	.LASF82
 280 0015 11010000 		.4byte	.LASF83
 281 0019 00000000 		.4byte	.Ldebug_ranges0+0
 282 001d 00000000 		.4byte	0
 283 0021 00000000 		.4byte	.Ldebug_line0
 284 0025 02       		.uleb128 0x2
 285 0026 01       		.byte	0x1
 286 0027 06       		.byte	0x6
 287 0028 0A020000 		.4byte	.LASF0
 288 002c 03       		.uleb128 0x3
 289 002d A2010000 		.4byte	.LASF3
 290 0031 03       		.byte	0x3
 291 0032 1D       		.byte	0x1d
 292 0033 37000000 		.4byte	0x37
 293 0037 02       		.uleb128 0x2
 294 0038 01       		.byte	0x1
 295 0039 08       		.byte	0x8
 296 003a C3010000 		.4byte	.LASF1
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 39


 297 003e 02       		.uleb128 0x2
 298 003f 02       		.byte	0x2
 299 0040 05       		.byte	0x5
 300 0041 3A000000 		.4byte	.LASF2
 301 0045 03       		.uleb128 0x3
 302 0046 92000000 		.4byte	.LASF4
 303 004a 03       		.byte	0x3
 304 004b 2B       		.byte	0x2b
 305 004c 50000000 		.4byte	0x50
 306 0050 02       		.uleb128 0x2
 307 0051 02       		.byte	0x2
 308 0052 07       		.byte	0x7
 309 0053 9E020000 		.4byte	.LASF5
 310 0057 03       		.uleb128 0x3
 311 0058 84030000 		.4byte	.LASF6
 312 005c 03       		.byte	0x3
 313 005d 3F       		.byte	0x3f
 314 005e 62000000 		.4byte	0x62
 315 0062 02       		.uleb128 0x2
 316 0063 04       		.byte	0x4
 317 0064 05       		.byte	0x5
 318 0065 99010000 		.4byte	.LASF7
 319 0069 03       		.uleb128 0x3
 320 006a 65030000 		.4byte	.LASF8
 321 006e 03       		.byte	0x3
 322 006f 41       		.byte	0x41
 323 0070 74000000 		.4byte	0x74
 324 0074 02       		.uleb128 0x2
 325 0075 04       		.byte	0x4
 326 0076 07       		.byte	0x7
 327 0077 38030000 		.4byte	.LASF9
 328 007b 02       		.uleb128 0x2
 329 007c 08       		.byte	0x8
 330 007d 05       		.byte	0x5
 331 007e 63010000 		.4byte	.LASF10
 332 0082 02       		.uleb128 0x2
 333 0083 08       		.byte	0x8
 334 0084 07       		.byte	0x7
 335 0085 1E020000 		.4byte	.LASF11
 336 0089 04       		.uleb128 0x4
 337 008a 04       		.byte	0x4
 338 008b 05       		.byte	0x5
 339 008c 696E7400 		.ascii	"int\000"
 340 0090 02       		.uleb128 0x2
 341 0091 04       		.byte	0x4
 342 0092 07       		.byte	0x7
 343 0093 3E020000 		.4byte	.LASF12
 344 0097 03       		.uleb128 0x3
 345 0098 C9000000 		.4byte	.LASF13
 346 009c 04       		.byte	0x4
 347 009d 18       		.byte	0x18
 348 009e 2C000000 		.4byte	0x2c
 349 00a2 03       		.uleb128 0x3
 350 00a3 4B020000 		.4byte	.LASF14
 351 00a7 04       		.byte	0x4
 352 00a8 24       		.byte	0x24
 353 00a9 45000000 		.4byte	0x45
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 40


 354 00ad 03       		.uleb128 0x3
 355 00ae 16020000 		.4byte	.LASF15
 356 00b2 04       		.byte	0x4
 357 00b3 2C       		.byte	0x2c
 358 00b4 57000000 		.4byte	0x57
 359 00b8 03       		.uleb128 0x3
 360 00b9 35020000 		.4byte	.LASF16
 361 00bd 04       		.byte	0x4
 362 00be 30       		.byte	0x30
 363 00bf 69000000 		.4byte	0x69
 364 00c3 02       		.uleb128 0x2
 365 00c4 04       		.byte	0x4
 366 00c5 04       		.byte	0x4
 367 00c6 4F010000 		.4byte	.LASF17
 368 00ca 02       		.uleb128 0x2
 369 00cb 08       		.byte	0x8
 370 00cc 04       		.byte	0x4
 371 00cd 99030000 		.4byte	.LASF18
 372 00d1 02       		.uleb128 0x2
 373 00d2 01       		.byte	0x1
 374 00d3 08       		.byte	0x8
 375 00d4 B1020000 		.4byte	.LASF19
 376 00d8 02       		.uleb128 0x2
 377 00d9 08       		.byte	0x8
 378 00da 04       		.byte	0x4
 379 00db 6E000000 		.4byte	.LASF20
 380 00df 02       		.uleb128 0x2
 381 00e0 04       		.byte	0x4
 382 00e1 07       		.byte	0x7
 383 00e2 44000000 		.4byte	.LASF21
 384 00e6 05       		.uleb128 0x5
 385 00e7 7A000000 		.4byte	.LASF64
 386 00eb 01       		.byte	0x1
 387 00ec 25000000 		.4byte	0x25
 388 00f0 05       		.byte	0x5
 389 00f1 17       		.byte	0x17
 390 00f2 2D010000 		.4byte	0x12d
 391 00f6 06       		.uleb128 0x6
 392 00f7 70030000 		.4byte	.LASF22
 393 00fb 72       		.sleb128 -14
 394 00fc 06       		.uleb128 0x6
 395 00fd 5F000000 		.4byte	.LASF23
 396 0101 73       		.sleb128 -13
 397 0102 06       		.uleb128 0x6
 398 0103 4A030000 		.4byte	.LASF24
 399 0107 74       		.sleb128 -12
 400 0108 06       		.uleb128 0x6
 401 0109 5A020000 		.4byte	.LASF25
 402 010d 75       		.sleb128 -11
 403 010e 06       		.uleb128 0x6
 404 010f EF000000 		.4byte	.LASF26
 405 0113 76       		.sleb128 -10
 406 0114 06       		.uleb128 0x6
 407 0115 80020000 		.4byte	.LASF27
 408 0119 7B       		.sleb128 -5
 409 011a 06       		.uleb128 0x6
 410 011b 4D000000 		.4byte	.LASF28
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 41


 411 011f 7C       		.sleb128 -4
 412 0120 06       		.uleb128 0x6
 413 0121 81010000 		.4byte	.LASF29
 414 0125 7E       		.sleb128 -2
 415 0126 06       		.uleb128 0x6
 416 0127 0B000000 		.4byte	.LASF30
 417 012b 7F       		.sleb128 -1
 418 012c 00       		.byte	0
 419 012d 03       		.uleb128 0x3
 420 012e F1010000 		.4byte	.LASF31
 421 0132 05       		.byte	0x5
 422 0133 25       		.byte	0x25
 423 0134 E6000000 		.4byte	0xe6
 424 0138 07       		.uleb128 0x7
 425 0139 040E     		.2byte	0xe04
 426 013b 02       		.byte	0x2
 427 013c 5201     		.2byte	0x152
 428 013e F4010000 		.4byte	0x1f4
 429 0142 08       		.uleb128 0x8
 430 0143 03030000 		.4byte	.LASF32
 431 0147 02       		.byte	0x2
 432 0148 5401     		.2byte	0x154
 433 014a 09020000 		.4byte	0x209
 434 014e 00       		.byte	0
 435 014f 08       		.uleb128 0x8
 436 0150 EA020000 		.4byte	.LASF33
 437 0154 02       		.byte	0x2
 438 0155 5501     		.2byte	0x155
 439 0157 0E020000 		.4byte	0x20e
 440 015b 20       		.byte	0x20
 441 015c 08       		.uleb128 0x8
 442 015d 60030000 		.4byte	.LASF34
 443 0161 02       		.byte	0x2
 444 0162 5601     		.2byte	0x156
 445 0164 1E020000 		.4byte	0x21e
 446 0168 80       		.byte	0x80
 447 0169 08       		.uleb128 0x8
 448 016a 5A010000 		.4byte	.LASF35
 449 016e 02       		.byte	0x2
 450 016f 5701     		.2byte	0x157
 451 0171 0E020000 		.4byte	0x20e
 452 0175 A0       		.byte	0xa0
 453 0176 09       		.uleb128 0x9
 454 0177 E0020000 		.4byte	.LASF36
 455 017b 02       		.byte	0x2
 456 017c 5801     		.2byte	0x158
 457 017e 23020000 		.4byte	0x223
 458 0182 0001     		.2byte	0x100
 459 0184 09       		.uleb128 0x9
 460 0185 08030000 		.4byte	.LASF37
 461 0189 02       		.byte	0x2
 462 018a 5901     		.2byte	0x159
 463 018c 0E020000 		.4byte	0x20e
 464 0190 2001     		.2byte	0x120
 465 0192 09       		.uleb128 0x9
 466 0193 05020000 		.4byte	.LASF38
 467 0197 02       		.byte	0x2
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 42


 468 0198 5A01     		.2byte	0x15a
 469 019a 28020000 		.4byte	0x228
 470 019e 8001     		.2byte	0x180
 471 01a0 09       		.uleb128 0x9
 472 01a1 12030000 		.4byte	.LASF39
 473 01a5 02       		.byte	0x2
 474 01a6 5B01     		.2byte	0x15b
 475 01a8 0E020000 		.4byte	0x20e
 476 01ac A001     		.2byte	0x1a0
 477 01ae 09       		.uleb128 0x9
 478 01af 06000000 		.4byte	.LASF40
 479 01b3 02       		.byte	0x2
 480 01b4 5C01     		.2byte	0x15c
 481 01b6 2D020000 		.4byte	0x22d
 482 01ba 0002     		.2byte	0x200
 483 01bc 09       		.uleb128 0x9
 484 01bd 1C030000 		.4byte	.LASF41
 485 01c1 02       		.byte	0x2
 486 01c2 5D01     		.2byte	0x15d
 487 01c4 32020000 		.4byte	0x232
 488 01c8 2002     		.2byte	0x220
 489 01ca 0A       		.uleb128 0xa
 490 01cb 495000   		.ascii	"IP\000"
 491 01ce 02       		.byte	0x2
 492 01cf 5E01     		.2byte	0x15e
 493 01d1 57020000 		.4byte	0x257
 494 01d5 0003     		.2byte	0x300
 495 01d7 09       		.uleb128 0x9
 496 01d8 E0000000 		.4byte	.LASF42
 497 01dc 02       		.byte	0x2
 498 01dd 5F01     		.2byte	0x15f
 499 01df 5C020000 		.4byte	0x25c
 500 01e3 F003     		.2byte	0x3f0
 501 01e5 09       		.uleb128 0x9
 502 01e6 EA000000 		.4byte	.LASF43
 503 01ea 02       		.byte	0x2
 504 01eb 6001     		.2byte	0x160
 505 01ed 04020000 		.4byte	0x204
 506 01f1 000E     		.2byte	0xe00
 507 01f3 00       		.byte	0
 508 01f4 0B       		.uleb128 0xb
 509 01f5 04020000 		.4byte	0x204
 510 01f9 04020000 		.4byte	0x204
 511 01fd 0C       		.uleb128 0xc
 512 01fe DF000000 		.4byte	0xdf
 513 0202 07       		.byte	0x7
 514 0203 00       		.byte	0
 515 0204 0D       		.uleb128 0xd
 516 0205 B8000000 		.4byte	0xb8
 517 0209 0D       		.uleb128 0xd
 518 020a F4010000 		.4byte	0x1f4
 519 020e 0B       		.uleb128 0xb
 520 020f B8000000 		.4byte	0xb8
 521 0213 1E020000 		.4byte	0x21e
 522 0217 0C       		.uleb128 0xc
 523 0218 DF000000 		.4byte	0xdf
 524 021c 17       		.byte	0x17
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 43


 525 021d 00       		.byte	0
 526 021e 0D       		.uleb128 0xd
 527 021f F4010000 		.4byte	0x1f4
 528 0223 0D       		.uleb128 0xd
 529 0224 F4010000 		.4byte	0x1f4
 530 0228 0D       		.uleb128 0xd
 531 0229 F4010000 		.4byte	0x1f4
 532 022d 0D       		.uleb128 0xd
 533 022e F4010000 		.4byte	0x1f4
 534 0232 0B       		.uleb128 0xb
 535 0233 B8000000 		.4byte	0xb8
 536 0237 42020000 		.4byte	0x242
 537 023b 0C       		.uleb128 0xc
 538 023c DF000000 		.4byte	0xdf
 539 0240 37       		.byte	0x37
 540 0241 00       		.byte	0
 541 0242 0B       		.uleb128 0xb
 542 0243 52020000 		.4byte	0x252
 543 0247 52020000 		.4byte	0x252
 544 024b 0C       		.uleb128 0xc
 545 024c DF000000 		.4byte	0xdf
 546 0250 EF       		.byte	0xef
 547 0251 00       		.byte	0
 548 0252 0D       		.uleb128 0xd
 549 0253 97000000 		.4byte	0x97
 550 0257 0D       		.uleb128 0xd
 551 0258 42020000 		.4byte	0x242
 552 025c 0B       		.uleb128 0xb
 553 025d B8000000 		.4byte	0xb8
 554 0261 6D020000 		.4byte	0x26d
 555 0265 0E       		.uleb128 0xe
 556 0266 DF000000 		.4byte	0xdf
 557 026a 8302     		.2byte	0x283
 558 026c 00       		.byte	0
 559 026d 0F       		.uleb128 0xf
 560 026e FB010000 		.4byte	.LASF44
 561 0272 02       		.byte	0x2
 562 0273 6101     		.2byte	0x161
 563 0275 38010000 		.4byte	0x138
 564 0279 10       		.uleb128 0x10
 565 027a 8C       		.byte	0x8c
 566 027b 02       		.byte	0x2
 567 027c 7401     		.2byte	0x174
 568 027e 94030000 		.4byte	0x394
 569 0282 08       		.uleb128 0x8
 570 0283 93030000 		.4byte	.LASF45
 571 0287 02       		.byte	0x2
 572 0288 7601     		.2byte	0x176
 573 028a 94030000 		.4byte	0x394
 574 028e 00       		.byte	0
 575 028f 08       		.uleb128 0x8
 576 0290 55010000 		.4byte	.LASF46
 577 0294 02       		.byte	0x2
 578 0295 7701     		.2byte	0x177
 579 0297 04020000 		.4byte	0x204
 580 029b 04       		.byte	0x4
 581 029c 08       		.uleb128 0x8
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 44


 582 029d 77010000 		.4byte	.LASF47
 583 02a1 02       		.byte	0x2
 584 02a2 7801     		.2byte	0x178
 585 02a4 04020000 		.4byte	0x204
 586 02a8 08       		.byte	0x8
 587 02a9 08       		.uleb128 0x8
 588 02aa E2010000 		.4byte	.LASF48
 589 02ae 02       		.byte	0x2
 590 02af 7901     		.2byte	0x179
 591 02b1 04020000 		.4byte	0x204
 592 02b5 0C       		.byte	0xc
 593 02b6 11       		.uleb128 0x11
 594 02b7 53435200 		.ascii	"SCR\000"
 595 02bb 02       		.byte	0x2
 596 02bc 7A01     		.2byte	0x17a
 597 02be 04020000 		.4byte	0x204
 598 02c2 10       		.byte	0x10
 599 02c3 11       		.uleb128 0x11
 600 02c4 43435200 		.ascii	"CCR\000"
 601 02c8 02       		.byte	0x2
 602 02c9 7B01     		.2byte	0x17b
 603 02cb 04020000 		.4byte	0x204
 604 02cf 14       		.byte	0x14
 605 02d0 11       		.uleb128 0x11
 606 02d1 53485000 		.ascii	"SHP\000"
 607 02d5 02       		.byte	0x2
 608 02d6 7C01     		.2byte	0x17c
 609 02d8 A9030000 		.4byte	0x3a9
 610 02dc 18       		.byte	0x18
 611 02dd 08       		.uleb128 0x8
 612 02de 54020000 		.4byte	.LASF49
 613 02e2 02       		.byte	0x2
 614 02e3 7D01     		.2byte	0x17d
 615 02e5 04020000 		.4byte	0x204
 616 02e9 24       		.byte	0x24
 617 02ea 08       		.uleb128 0x8
 618 02eb AC010000 		.4byte	.LASF50
 619 02ef 02       		.byte	0x2
 620 02f0 7E01     		.2byte	0x17e
 621 02f2 04020000 		.4byte	0x204
 622 02f6 28       		.byte	0x28
 623 02f7 08       		.uleb128 0x8
 624 02f8 F4020000 		.4byte	.LASF51
 625 02fc 02       		.byte	0x2
 626 02fd 7F01     		.2byte	0x17f
 627 02ff 04020000 		.4byte	0x204
 628 0303 2C       		.byte	0x2c
 629 0304 08       		.uleb128 0x8
 630 0305 E5020000 		.4byte	.LASF52
 631 0309 02       		.byte	0x2
 632 030a 8001     		.2byte	0x180
 633 030c 04020000 		.4byte	0x204
 634 0310 30       		.byte	0x30
 635 0311 08       		.uleb128 0x8
 636 0312 7A020000 		.4byte	.LASF53
 637 0316 02       		.byte	0x2
 638 0317 8101     		.2byte	0x181
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 45


 639 0319 04020000 		.4byte	0x204
 640 031d 34       		.byte	0x34
 641 031e 08       		.uleb128 0x8
 642 031f 7C010000 		.4byte	.LASF54
 643 0323 02       		.byte	0x2
 644 0324 8201     		.2byte	0x182
 645 0326 04020000 		.4byte	0x204
 646 032a 38       		.byte	0x38
 647 032b 08       		.uleb128 0x8
 648 032c F9020000 		.4byte	.LASF55
 649 0330 02       		.byte	0x2
 650 0331 8301     		.2byte	0x183
 651 0333 04020000 		.4byte	0x204
 652 0337 3C       		.byte	0x3c
 653 0338 11       		.uleb128 0x11
 654 0339 50465200 		.ascii	"PFR\000"
 655 033d 02       		.byte	0x2
 656 033e 8401     		.2byte	0x184
 657 0340 C3030000 		.4byte	0x3c3
 658 0344 40       		.byte	0x40
 659 0345 11       		.uleb128 0x11
 660 0346 44465200 		.ascii	"DFR\000"
 661 034a 02       		.byte	0x2
 662 034b 8501     		.2byte	0x185
 663 034d 94030000 		.4byte	0x394
 664 0351 48       		.byte	0x48
 665 0352 11       		.uleb128 0x11
 666 0353 41445200 		.ascii	"ADR\000"
 667 0357 02       		.byte	0x2
 668 0358 8601     		.2byte	0x186
 669 035a 94030000 		.4byte	0x394
 670 035e 4C       		.byte	0x4c
 671 035f 08       		.uleb128 0x8
 672 0360 FE020000 		.4byte	.LASF56
 673 0364 02       		.byte	0x2
 674 0365 8701     		.2byte	0x187
 675 0367 DD030000 		.4byte	0x3dd
 676 036b 50       		.byte	0x50
 677 036c 08       		.uleb128 0x8
 678 036d DB020000 		.4byte	.LASF57
 679 0371 02       		.byte	0x2
 680 0372 8801     		.2byte	0x188
 681 0374 F7030000 		.4byte	0x3f7
 682 0378 60       		.byte	0x60
 683 0379 08       		.uleb128 0x8
 684 037a EA020000 		.4byte	.LASF33
 685 037e 02       		.byte	0x2
 686 037f 8901     		.2byte	0x189
 687 0381 FC030000 		.4byte	0x3fc
 688 0385 74       		.byte	0x74
 689 0386 08       		.uleb128 0x8
 690 0387 3B040000 		.4byte	.LASF58
 691 038b 02       		.byte	0x2
 692 038c 8A01     		.2byte	0x18a
 693 038e 04020000 		.4byte	0x204
 694 0392 88       		.byte	0x88
 695 0393 00       		.byte	0
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 46


 696 0394 12       		.uleb128 0x12
 697 0395 04020000 		.4byte	0x204
 698 0399 0B       		.uleb128 0xb
 699 039a 52020000 		.4byte	0x252
 700 039e A9030000 		.4byte	0x3a9
 701 03a2 0C       		.uleb128 0xc
 702 03a3 DF000000 		.4byte	0xdf
 703 03a7 0B       		.byte	0xb
 704 03a8 00       		.byte	0
 705 03a9 0D       		.uleb128 0xd
 706 03aa 99030000 		.4byte	0x399
 707 03ae 0B       		.uleb128 0xb
 708 03af 94030000 		.4byte	0x394
 709 03b3 BE030000 		.4byte	0x3be
 710 03b7 0C       		.uleb128 0xc
 711 03b8 DF000000 		.4byte	0xdf
 712 03bc 01       		.byte	0x1
 713 03bd 00       		.byte	0
 714 03be 0D       		.uleb128 0xd
 715 03bf AE030000 		.4byte	0x3ae
 716 03c3 12       		.uleb128 0x12
 717 03c4 BE030000 		.4byte	0x3be
 718 03c8 0B       		.uleb128 0xb
 719 03c9 94030000 		.4byte	0x394
 720 03cd D8030000 		.4byte	0x3d8
 721 03d1 0C       		.uleb128 0xc
 722 03d2 DF000000 		.4byte	0xdf
 723 03d6 03       		.byte	0x3
 724 03d7 00       		.byte	0
 725 03d8 0D       		.uleb128 0xd
 726 03d9 C8030000 		.4byte	0x3c8
 727 03dd 12       		.uleb128 0x12
 728 03de D8030000 		.4byte	0x3d8
 729 03e2 0B       		.uleb128 0xb
 730 03e3 94030000 		.4byte	0x394
 731 03e7 F2030000 		.4byte	0x3f2
 732 03eb 0C       		.uleb128 0xc
 733 03ec DF000000 		.4byte	0xdf
 734 03f0 04       		.byte	0x4
 735 03f1 00       		.byte	0
 736 03f2 0D       		.uleb128 0xd
 737 03f3 E2030000 		.4byte	0x3e2
 738 03f7 12       		.uleb128 0x12
 739 03f8 F2030000 		.4byte	0x3f2
 740 03fc 0B       		.uleb128 0xb
 741 03fd B8000000 		.4byte	0xb8
 742 0401 0C040000 		.4byte	0x40c
 743 0405 0C       		.uleb128 0xc
 744 0406 DF000000 		.4byte	0xdf
 745 040a 04       		.byte	0x4
 746 040b 00       		.byte	0
 747 040c 0F       		.uleb128 0xf
 748 040d E8010000 		.4byte	.LASF59
 749 0411 02       		.byte	0x2
 750 0412 8B01     		.2byte	0x18b
 751 0414 79020000 		.4byte	0x279
 752 0418 10       		.uleb128 0x10
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 47


 753 0419 10       		.byte	0x10
 754 041a 02       		.byte	0x2
 755 041b B402     		.2byte	0x2b4
 756 041d 56040000 		.4byte	0x456
 757 0421 08       		.uleb128 0x8
 758 0422 A5000000 		.4byte	.LASF60
 759 0426 02       		.byte	0x2
 760 0427 B602     		.2byte	0x2b6
 761 0429 04020000 		.4byte	0x204
 762 042d 00       		.byte	0
 763 042e 08       		.uleb128 0x8
 764 042f 8E030000 		.4byte	.LASF61
 765 0433 02       		.byte	0x2
 766 0434 B702     		.2byte	0x2b7
 767 0436 04020000 		.4byte	0x204
 768 043a 04       		.byte	0x4
 769 043b 11       		.uleb128 0x11
 770 043c 56414C00 		.ascii	"VAL\000"
 771 0440 02       		.byte	0x2
 772 0441 B802     		.2byte	0x2b8
 773 0443 04020000 		.4byte	0x204
 774 0447 08       		.byte	0x8
 775 0448 08       		.uleb128 0x8
 776 0449 71010000 		.4byte	.LASF62
 777 044d 02       		.byte	0x2
 778 044e B902     		.2byte	0x2b9
 779 0450 94030000 		.4byte	0x394
 780 0454 0C       		.byte	0xc
 781 0455 00       		.byte	0
 782 0456 0F       		.uleb128 0xf
 783 0457 91020000 		.4byte	.LASF63
 784 045b 02       		.byte	0x2
 785 045c BA02     		.2byte	0x2ba
 786 045e 18040000 		.4byte	0x418
 787 0462 13       		.uleb128 0x13
 788 0463 BF020000 		.4byte	.LASF84
 789 0467 02       		.byte	0x2
 790 0468 3806     		.2byte	0x638
 791 046a 03       		.byte	0x3
 792 046b 88040000 		.4byte	0x488
 793 046f 14       		.uleb128 0x14
 794 0470 7A000000 		.4byte	.LASF64
 795 0474 02       		.byte	0x2
 796 0475 3806     		.2byte	0x638
 797 0477 2D010000 		.4byte	0x12d
 798 047b 14       		.uleb128 0x14
 799 047c 31000000 		.4byte	.LASF65
 800 0480 02       		.byte	0x2
 801 0481 3806     		.2byte	0x638
 802 0483 B8000000 		.4byte	0xb8
 803 0487 00       		.byte	0
 804 0488 15       		.uleb128 0x15
 805 0489 D1000000 		.4byte	.LASF85
 806 048d 02       		.byte	0x2
 807 048e F406     		.2byte	0x6f4
 808 0490 B8000000 		.4byte	0xb8
 809 0494 03       		.byte	0x3
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 48


 810 0495 A6040000 		.4byte	0x4a6
 811 0499 14       		.uleb128 0x14
 812 049a 00000000 		.4byte	.LASF66
 813 049e 02       		.byte	0x2
 814 049f F406     		.2byte	0x6f4
 815 04a1 B8000000 		.4byte	0xb8
 816 04a5 00       		.byte	0
 817 04a6 16       		.uleb128 0x16
 818 04a7 9D000000 		.4byte	.LASF67
 819 04ab 01       		.byte	0x1
 820 04ac 18       		.byte	0x18
 821 04ad 00000000 		.4byte	.LFB64
 822 04b1 38000000 		.4byte	.LFE64-.LFB64
 823 04b5 01       		.uleb128 0x1
 824 04b6 9C       		.byte	0x9c
 825 04b7 EF040000 		.4byte	0x4ef
 826 04bb 17       		.uleb128 0x17
 827 04bc 636E7400 		.ascii	"cnt\000"
 828 04c0 01       		.byte	0x1
 829 04c1 1A       		.byte	0x1a
 830 04c2 89000000 		.4byte	0x89
 831 04c6 05       		.uleb128 0x5
 832 04c7 03       		.byte	0x3
 833 04c8 00000000 		.4byte	cnt.7243
 834 04cc 18       		.uleb128 0x18
 835 04cd 14000000 		.4byte	.LVL0
 836 04d1 48060000 		.4byte	0x648
 837 04d5 DF040000 		.4byte	0x4df
 838 04d9 19       		.uleb128 0x19
 839 04da 01       		.uleb128 0x1
 840 04db 50       		.byte	0x50
 841 04dc 01       		.uleb128 0x1
 842 04dd 31       		.byte	0x31
 843 04de 00       		.byte	0
 844 04df 1A       		.uleb128 0x1a
 845 04e0 20000000 		.4byte	.LVL1
 846 04e4 48060000 		.4byte	0x648
 847 04e8 19       		.uleb128 0x19
 848 04e9 01       		.uleb128 0x1
 849 04ea 50       		.byte	0x50
 850 04eb 01       		.uleb128 0x1
 851 04ec 30       		.byte	0x30
 852 04ed 00       		.byte	0
 853 04ee 00       		.byte	0
 854 04ef 1B       		.uleb128 0x1b
 855 04f0 68020000 		.4byte	.LASF68
 856 04f4 01       		.byte	0x1
 857 04f5 2A       		.byte	0x2a
 858 04f6 00000000 		.4byte	.LFB65
 859 04fa 60000000 		.4byte	.LFE65-.LFB65
 860 04fe 01       		.uleb128 0x1
 861 04ff 9C       		.byte	0x9c
 862 0500 69050000 		.4byte	0x569
 863 0504 1C       		.uleb128 0x1c
 864 0505 8C020000 		.4byte	.LASF69
 865 0509 01       		.byte	0x1
 866 050a 2C       		.byte	0x2c
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 49


 867 050b A2000000 		.4byte	0xa2
 868 050f 00000000 		.4byte	.LLST0
 869 0513 1D       		.uleb128 0x1d
 870 0514 06000000 		.4byte	.LVL3
 871 0518 53060000 		.4byte	0x653
 872 051c 1D       		.uleb128 0x1d
 873 051d 0A000000 		.4byte	.LVL4
 874 0521 5E060000 		.4byte	0x65e
 875 0525 1D       		.uleb128 0x1d
 876 0526 0E000000 		.4byte	.LVL5
 877 052a 69060000 		.4byte	0x669
 878 052e 1D       		.uleb128 0x1d
 879 052f 14000000 		.4byte	.LVL6
 880 0533 74060000 		.4byte	0x674
 881 0537 18       		.uleb128 0x18
 882 0538 44000000 		.4byte	.LVL12
 883 053c 7F060000 		.4byte	0x67f
 884 0540 4B050000 		.4byte	0x54b
 885 0544 19       		.uleb128 0x19
 886 0545 01       		.uleb128 0x1
 887 0546 50       		.byte	0x50
 888 0547 02       		.uleb128 0x2
 889 0548 09       		.byte	0x9
 890 0549 FF       		.byte	0xff
 891 054a 00       		.byte	0
 892 054b 18       		.uleb128 0x18
 893 054c 4E000000 		.4byte	.LVL14
 894 0550 7F060000 		.4byte	0x67f
 895 0554 5F050000 		.4byte	0x55f
 896 0558 19       		.uleb128 0x19
 897 0559 01       		.uleb128 0x1
 898 055a 50       		.byte	0x50
 899 055b 02       		.uleb128 0x2
 900 055c 09       		.byte	0x9
 901 055d FF       		.byte	0xff
 902 055e 00       		.byte	0
 903 055f 1D       		.uleb128 0x1d
 904 0560 52000000 		.4byte	.LVL15
 905 0564 8A060000 		.4byte	0x68a
 906 0568 00       		.byte	0
 907 0569 1E       		.uleb128 0x1e
 908 056a D6010000 		.4byte	.LASF86
 909 056e 01       		.byte	0x1
 910 056f 44       		.byte	0x44
 911 0570 00000000 		.4byte	.LFB66
 912 0574 40000000 		.4byte	.LFE66-.LFB66
 913 0578 01       		.uleb128 0x1
 914 0579 9C       		.byte	0x9c
 915 057a FB050000 		.4byte	0x5fb
 916 057e 1F       		.uleb128 0x1f
 917 057f 88040000 		.4byte	0x488
 918 0583 0A000000 		.4byte	.LBB8
 919 0587 18000000 		.4byte	.LBE8-.LBB8
 920 058b 01       		.byte	0x1
 921 058c 47       		.byte	0x47
 922 058d BE050000 		.4byte	0x5be
 923 0591 20       		.uleb128 0x20
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 50


 924 0592 99040000 		.4byte	0x499
 925 0596 2B000000 		.4byte	.LLST1
 926 059a 21       		.uleb128 0x21
 927 059b 62040000 		.4byte	0x462
 928 059f 12000000 		.4byte	.LBB10
 929 05a3 08000000 		.4byte	.LBE10-.LBB10
 930 05a7 02       		.byte	0x2
 931 05a8 FC06     		.2byte	0x6fc
 932 05aa 20       		.uleb128 0x20
 933 05ab 7B040000 		.4byte	0x47b
 934 05af 41000000 		.4byte	.LLST2
 935 05b3 20       		.uleb128 0x20
 936 05b4 6F040000 		.4byte	0x46f
 937 05b8 55000000 		.4byte	.LLST3
 938 05bc 00       		.byte	0
 939 05bd 00       		.byte	0
 940 05be 18       		.uleb128 0x18
 941 05bf 0A000000 		.4byte	.LVL16
 942 05c3 95060000 		.4byte	0x695
 943 05c7 DA050000 		.4byte	0x5da
 944 05cb 19       		.uleb128 0x19
 945 05cc 01       		.uleb128 0x1
 946 05cd 50       		.byte	0x50
 947 05ce 01       		.uleb128 0x1
 948 05cf 3F       		.byte	0x3f
 949 05d0 19       		.uleb128 0x19
 950 05d1 01       		.uleb128 0x1
 951 05d2 51       		.byte	0x51
 952 05d3 05       		.uleb128 0x5
 953 05d4 03       		.byte	0x3
 954 05d5 00000000 		.4byte	SYS_ISR
 955 05d9 00       		.byte	0
 956 05da 18       		.uleb128 0x18
 957 05db 28000000 		.4byte	.LVL20
 958 05df A0060000 		.4byte	0x6a0
 959 05e3 F1050000 		.4byte	0x5f1
 960 05e7 19       		.uleb128 0x19
 961 05e8 01       		.uleb128 0x1
 962 05e9 50       		.byte	0x50
 963 05ea 05       		.uleb128 0x5
 964 05eb 03       		.byte	0x3
 965 05ec 00000000 		.4byte	ultra_isr_handler
 966 05f0 00       		.byte	0
 967 05f1 1D       		.uleb128 0x1d
 968 05f2 2C000000 		.4byte	.LVL21
 969 05f6 8A060000 		.4byte	0x68a
 970 05fa 00       		.byte	0
 971 05fb 22       		.uleb128 0x22
 972 05fc 3D010000 		.4byte	.LASF87
 973 0600 01       		.byte	0x1
 974 0601 4C       		.byte	0x4c
 975 0602 C3000000 		.4byte	0xc3
 976 0606 00000000 		.4byte	.LFB67
 977 060a 0C000000 		.4byte	.LFE67-.LFB67
 978 060e 01       		.uleb128 0x1
 979 060f 9C       		.byte	0x9c
 980 0610 23       		.uleb128 0x23
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 51


 981 0611 B6020000 		.4byte	.LASF70
 982 0615 01       		.byte	0x1
 983 0616 10       		.byte	0x10
 984 0617 21060000 		.4byte	0x621
 985 061b 05       		.uleb128 0x5
 986 061c 03       		.byte	0x3
 987 061d 04000000 		.4byte	distance
 988 0621 0D       		.uleb128 0xd
 989 0622 C3000000 		.4byte	0xc3
 990 0626 23       		.uleb128 0x23
 991 0627 D1010000 		.4byte	.LASF71
 992 062b 01       		.byte	0x1
 993 062c 11       		.byte	0x11
 994 062d 21060000 		.4byte	0x621
 995 0631 05       		.uleb128 0x5
 996 0632 03       		.byte	0x3
 997 0633 08000000 		.4byte	cent
 998 0637 24       		.uleb128 0x24
 999 0638 A0030000 		.4byte	.LASF88
 1000 063c 02       		.byte	0x2
 1001 063d 1207     		.2byte	0x712
 1002 063f 43060000 		.4byte	0x643
 1003 0643 0D       		.uleb128 0xd
 1004 0644 AD000000 		.4byte	0xad
 1005 0648 25       		.uleb128 0x25
 1006 0649 D0020000 		.4byte	.LASF72
 1007 064d D0020000 		.4byte	.LASF72
 1008 0651 06       		.byte	0x6
 1009 0652 26       		.byte	0x26
 1010 0653 25       		.uleb128 0x25
 1011 0654 AA000000 		.4byte	.LASF73
 1012 0658 AA000000 		.4byte	.LASF73
 1013 065c 07       		.byte	0x7
 1014 065d 5B       		.byte	0x5b
 1015 065e 25       		.uleb128 0x25
 1016 065f 18000000 		.4byte	.LASF74
 1017 0663 18000000 		.4byte	.LASF74
 1018 0667 07       		.byte	0x7
 1019 0668 5E       		.byte	0x5e
 1020 0669 25       		.uleb128 0x25
 1021 066a 41040000 		.4byte	.LASF75
 1022 066e 41040000 		.4byte	.LASF75
 1023 0672 08       		.byte	0x8
 1024 0673 29       		.byte	0x29
 1025 0674 25       		.uleb128 0x25
 1026 0675 26030000 		.4byte	.LASF76
 1027 0679 26030000 		.4byte	.LASF76
 1028 067d 07       		.byte	0x7
 1029 067e 69       		.byte	0x69
 1030 067f 25       		.uleb128 0x25
 1031 0680 7F000000 		.4byte	.LASF77
 1032 0684 7F000000 		.4byte	.LASF77
 1033 0688 07       		.byte	0x7
 1034 0689 6A       		.byte	0x6a
 1035 068a 25       		.uleb128 0x25
 1036 068b 8D010000 		.4byte	.LASF78
 1037 068f 8D010000 		.4byte	.LASF78
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 52


 1038 0693 07       		.byte	0x7
 1039 0694 5A       		.byte	0x5a
 1040 0695 25       		.uleb128 0x25
 1041 0696 B1010000 		.4byte	.LASF79
 1042 069a B1010000 		.4byte	.LASF79
 1043 069e 09       		.byte	0x9
 1044 069f 84       		.byte	0x84
 1045 06a0 25       		.uleb128 0x25
 1046 06a1 FF000000 		.4byte	.LASF80
 1047 06a5 FF000000 		.4byte	.LASF80
 1048 06a9 0A       		.byte	0xa
 1049 06aa 18       		.byte	0x18
 1050 06ab 00       		.byte	0
 1051              		.section	.debug_abbrev,"",%progbits
 1052              	.Ldebug_abbrev0:
 1053 0000 01       		.uleb128 0x1
 1054 0001 11       		.uleb128 0x11
 1055 0002 01       		.byte	0x1
 1056 0003 25       		.uleb128 0x25
 1057 0004 0E       		.uleb128 0xe
 1058 0005 13       		.uleb128 0x13
 1059 0006 0B       		.uleb128 0xb
 1060 0007 03       		.uleb128 0x3
 1061 0008 0E       		.uleb128 0xe
 1062 0009 1B       		.uleb128 0x1b
 1063 000a 0E       		.uleb128 0xe
 1064 000b 55       		.uleb128 0x55
 1065 000c 17       		.uleb128 0x17
 1066 000d 11       		.uleb128 0x11
 1067 000e 01       		.uleb128 0x1
 1068 000f 10       		.uleb128 0x10
 1069 0010 17       		.uleb128 0x17
 1070 0011 00       		.byte	0
 1071 0012 00       		.byte	0
 1072 0013 02       		.uleb128 0x2
 1073 0014 24       		.uleb128 0x24
 1074 0015 00       		.byte	0
 1075 0016 0B       		.uleb128 0xb
 1076 0017 0B       		.uleb128 0xb
 1077 0018 3E       		.uleb128 0x3e
 1078 0019 0B       		.uleb128 0xb
 1079 001a 03       		.uleb128 0x3
 1080 001b 0E       		.uleb128 0xe
 1081 001c 00       		.byte	0
 1082 001d 00       		.byte	0
 1083 001e 03       		.uleb128 0x3
 1084 001f 16       		.uleb128 0x16
 1085 0020 00       		.byte	0
 1086 0021 03       		.uleb128 0x3
 1087 0022 0E       		.uleb128 0xe
 1088 0023 3A       		.uleb128 0x3a
 1089 0024 0B       		.uleb128 0xb
 1090 0025 3B       		.uleb128 0x3b
 1091 0026 0B       		.uleb128 0xb
 1092 0027 49       		.uleb128 0x49
 1093 0028 13       		.uleb128 0x13
 1094 0029 00       		.byte	0
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 53


 1095 002a 00       		.byte	0
 1096 002b 04       		.uleb128 0x4
 1097 002c 24       		.uleb128 0x24
 1098 002d 00       		.byte	0
 1099 002e 0B       		.uleb128 0xb
 1100 002f 0B       		.uleb128 0xb
 1101 0030 3E       		.uleb128 0x3e
 1102 0031 0B       		.uleb128 0xb
 1103 0032 03       		.uleb128 0x3
 1104 0033 08       		.uleb128 0x8
 1105 0034 00       		.byte	0
 1106 0035 00       		.byte	0
 1107 0036 05       		.uleb128 0x5
 1108 0037 04       		.uleb128 0x4
 1109 0038 01       		.byte	0x1
 1110 0039 03       		.uleb128 0x3
 1111 003a 0E       		.uleb128 0xe
 1112 003b 0B       		.uleb128 0xb
 1113 003c 0B       		.uleb128 0xb
 1114 003d 49       		.uleb128 0x49
 1115 003e 13       		.uleb128 0x13
 1116 003f 3A       		.uleb128 0x3a
 1117 0040 0B       		.uleb128 0xb
 1118 0041 3B       		.uleb128 0x3b
 1119 0042 0B       		.uleb128 0xb
 1120 0043 01       		.uleb128 0x1
 1121 0044 13       		.uleb128 0x13
 1122 0045 00       		.byte	0
 1123 0046 00       		.byte	0
 1124 0047 06       		.uleb128 0x6
 1125 0048 28       		.uleb128 0x28
 1126 0049 00       		.byte	0
 1127 004a 03       		.uleb128 0x3
 1128 004b 0E       		.uleb128 0xe
 1129 004c 1C       		.uleb128 0x1c
 1130 004d 0D       		.uleb128 0xd
 1131 004e 00       		.byte	0
 1132 004f 00       		.byte	0
 1133 0050 07       		.uleb128 0x7
 1134 0051 13       		.uleb128 0x13
 1135 0052 01       		.byte	0x1
 1136 0053 0B       		.uleb128 0xb
 1137 0054 05       		.uleb128 0x5
 1138 0055 3A       		.uleb128 0x3a
 1139 0056 0B       		.uleb128 0xb
 1140 0057 3B       		.uleb128 0x3b
 1141 0058 05       		.uleb128 0x5
 1142 0059 01       		.uleb128 0x1
 1143 005a 13       		.uleb128 0x13
 1144 005b 00       		.byte	0
 1145 005c 00       		.byte	0
 1146 005d 08       		.uleb128 0x8
 1147 005e 0D       		.uleb128 0xd
 1148 005f 00       		.byte	0
 1149 0060 03       		.uleb128 0x3
 1150 0061 0E       		.uleb128 0xe
 1151 0062 3A       		.uleb128 0x3a
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 54


 1152 0063 0B       		.uleb128 0xb
 1153 0064 3B       		.uleb128 0x3b
 1154 0065 05       		.uleb128 0x5
 1155 0066 49       		.uleb128 0x49
 1156 0067 13       		.uleb128 0x13
 1157 0068 38       		.uleb128 0x38
 1158 0069 0B       		.uleb128 0xb
 1159 006a 00       		.byte	0
 1160 006b 00       		.byte	0
 1161 006c 09       		.uleb128 0x9
 1162 006d 0D       		.uleb128 0xd
 1163 006e 00       		.byte	0
 1164 006f 03       		.uleb128 0x3
 1165 0070 0E       		.uleb128 0xe
 1166 0071 3A       		.uleb128 0x3a
 1167 0072 0B       		.uleb128 0xb
 1168 0073 3B       		.uleb128 0x3b
 1169 0074 05       		.uleb128 0x5
 1170 0075 49       		.uleb128 0x49
 1171 0076 13       		.uleb128 0x13
 1172 0077 38       		.uleb128 0x38
 1173 0078 05       		.uleb128 0x5
 1174 0079 00       		.byte	0
 1175 007a 00       		.byte	0
 1176 007b 0A       		.uleb128 0xa
 1177 007c 0D       		.uleb128 0xd
 1178 007d 00       		.byte	0
 1179 007e 03       		.uleb128 0x3
 1180 007f 08       		.uleb128 0x8
 1181 0080 3A       		.uleb128 0x3a
 1182 0081 0B       		.uleb128 0xb
 1183 0082 3B       		.uleb128 0x3b
 1184 0083 05       		.uleb128 0x5
 1185 0084 49       		.uleb128 0x49
 1186 0085 13       		.uleb128 0x13
 1187 0086 38       		.uleb128 0x38
 1188 0087 05       		.uleb128 0x5
 1189 0088 00       		.byte	0
 1190 0089 00       		.byte	0
 1191 008a 0B       		.uleb128 0xb
 1192 008b 01       		.uleb128 0x1
 1193 008c 01       		.byte	0x1
 1194 008d 49       		.uleb128 0x49
 1195 008e 13       		.uleb128 0x13
 1196 008f 01       		.uleb128 0x1
 1197 0090 13       		.uleb128 0x13
 1198 0091 00       		.byte	0
 1199 0092 00       		.byte	0
 1200 0093 0C       		.uleb128 0xc
 1201 0094 21       		.uleb128 0x21
 1202 0095 00       		.byte	0
 1203 0096 49       		.uleb128 0x49
 1204 0097 13       		.uleb128 0x13
 1205 0098 2F       		.uleb128 0x2f
 1206 0099 0B       		.uleb128 0xb
 1207 009a 00       		.byte	0
 1208 009b 00       		.byte	0
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 55


 1209 009c 0D       		.uleb128 0xd
 1210 009d 35       		.uleb128 0x35
 1211 009e 00       		.byte	0
 1212 009f 49       		.uleb128 0x49
 1213 00a0 13       		.uleb128 0x13
 1214 00a1 00       		.byte	0
 1215 00a2 00       		.byte	0
 1216 00a3 0E       		.uleb128 0xe
 1217 00a4 21       		.uleb128 0x21
 1218 00a5 00       		.byte	0
 1219 00a6 49       		.uleb128 0x49
 1220 00a7 13       		.uleb128 0x13
 1221 00a8 2F       		.uleb128 0x2f
 1222 00a9 05       		.uleb128 0x5
 1223 00aa 00       		.byte	0
 1224 00ab 00       		.byte	0
 1225 00ac 0F       		.uleb128 0xf
 1226 00ad 16       		.uleb128 0x16
 1227 00ae 00       		.byte	0
 1228 00af 03       		.uleb128 0x3
 1229 00b0 0E       		.uleb128 0xe
 1230 00b1 3A       		.uleb128 0x3a
 1231 00b2 0B       		.uleb128 0xb
 1232 00b3 3B       		.uleb128 0x3b
 1233 00b4 05       		.uleb128 0x5
 1234 00b5 49       		.uleb128 0x49
 1235 00b6 13       		.uleb128 0x13
 1236 00b7 00       		.byte	0
 1237 00b8 00       		.byte	0
 1238 00b9 10       		.uleb128 0x10
 1239 00ba 13       		.uleb128 0x13
 1240 00bb 01       		.byte	0x1
 1241 00bc 0B       		.uleb128 0xb
 1242 00bd 0B       		.uleb128 0xb
 1243 00be 3A       		.uleb128 0x3a
 1244 00bf 0B       		.uleb128 0xb
 1245 00c0 3B       		.uleb128 0x3b
 1246 00c1 05       		.uleb128 0x5
 1247 00c2 01       		.uleb128 0x1
 1248 00c3 13       		.uleb128 0x13
 1249 00c4 00       		.byte	0
 1250 00c5 00       		.byte	0
 1251 00c6 11       		.uleb128 0x11
 1252 00c7 0D       		.uleb128 0xd
 1253 00c8 00       		.byte	0
 1254 00c9 03       		.uleb128 0x3
 1255 00ca 08       		.uleb128 0x8
 1256 00cb 3A       		.uleb128 0x3a
 1257 00cc 0B       		.uleb128 0xb
 1258 00cd 3B       		.uleb128 0x3b
 1259 00ce 05       		.uleb128 0x5
 1260 00cf 49       		.uleb128 0x49
 1261 00d0 13       		.uleb128 0x13
 1262 00d1 38       		.uleb128 0x38
 1263 00d2 0B       		.uleb128 0xb
 1264 00d3 00       		.byte	0
 1265 00d4 00       		.byte	0
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 56


 1266 00d5 12       		.uleb128 0x12
 1267 00d6 26       		.uleb128 0x26
 1268 00d7 00       		.byte	0
 1269 00d8 49       		.uleb128 0x49
 1270 00d9 13       		.uleb128 0x13
 1271 00da 00       		.byte	0
 1272 00db 00       		.byte	0
 1273 00dc 13       		.uleb128 0x13
 1274 00dd 2E       		.uleb128 0x2e
 1275 00de 01       		.byte	0x1
 1276 00df 03       		.uleb128 0x3
 1277 00e0 0E       		.uleb128 0xe
 1278 00e1 3A       		.uleb128 0x3a
 1279 00e2 0B       		.uleb128 0xb
 1280 00e3 3B       		.uleb128 0x3b
 1281 00e4 05       		.uleb128 0x5
 1282 00e5 27       		.uleb128 0x27
 1283 00e6 19       		.uleb128 0x19
 1284 00e7 20       		.uleb128 0x20
 1285 00e8 0B       		.uleb128 0xb
 1286 00e9 01       		.uleb128 0x1
 1287 00ea 13       		.uleb128 0x13
 1288 00eb 00       		.byte	0
 1289 00ec 00       		.byte	0
 1290 00ed 14       		.uleb128 0x14
 1291 00ee 05       		.uleb128 0x5
 1292 00ef 00       		.byte	0
 1293 00f0 03       		.uleb128 0x3
 1294 00f1 0E       		.uleb128 0xe
 1295 00f2 3A       		.uleb128 0x3a
 1296 00f3 0B       		.uleb128 0xb
 1297 00f4 3B       		.uleb128 0x3b
 1298 00f5 05       		.uleb128 0x5
 1299 00f6 49       		.uleb128 0x49
 1300 00f7 13       		.uleb128 0x13
 1301 00f8 00       		.byte	0
 1302 00f9 00       		.byte	0
 1303 00fa 15       		.uleb128 0x15
 1304 00fb 2E       		.uleb128 0x2e
 1305 00fc 01       		.byte	0x1
 1306 00fd 03       		.uleb128 0x3
 1307 00fe 0E       		.uleb128 0xe
 1308 00ff 3A       		.uleb128 0x3a
 1309 0100 0B       		.uleb128 0xb
 1310 0101 3B       		.uleb128 0x3b
 1311 0102 05       		.uleb128 0x5
 1312 0103 27       		.uleb128 0x27
 1313 0104 19       		.uleb128 0x19
 1314 0105 49       		.uleb128 0x49
 1315 0106 13       		.uleb128 0x13
 1316 0107 20       		.uleb128 0x20
 1317 0108 0B       		.uleb128 0xb
 1318 0109 01       		.uleb128 0x1
 1319 010a 13       		.uleb128 0x13
 1320 010b 00       		.byte	0
 1321 010c 00       		.byte	0
 1322 010d 16       		.uleb128 0x16
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 57


 1323 010e 2E       		.uleb128 0x2e
 1324 010f 01       		.byte	0x1
 1325 0110 3F       		.uleb128 0x3f
 1326 0111 19       		.uleb128 0x19
 1327 0112 03       		.uleb128 0x3
 1328 0113 0E       		.uleb128 0xe
 1329 0114 3A       		.uleb128 0x3a
 1330 0115 0B       		.uleb128 0xb
 1331 0116 3B       		.uleb128 0x3b
 1332 0117 0B       		.uleb128 0xb
 1333 0118 27       		.uleb128 0x27
 1334 0119 19       		.uleb128 0x19
 1335 011a 11       		.uleb128 0x11
 1336 011b 01       		.uleb128 0x1
 1337 011c 12       		.uleb128 0x12
 1338 011d 06       		.uleb128 0x6
 1339 011e 40       		.uleb128 0x40
 1340 011f 18       		.uleb128 0x18
 1341 0120 9742     		.uleb128 0x2117
 1342 0122 19       		.uleb128 0x19
 1343 0123 01       		.uleb128 0x1
 1344 0124 13       		.uleb128 0x13
 1345 0125 00       		.byte	0
 1346 0126 00       		.byte	0
 1347 0127 17       		.uleb128 0x17
 1348 0128 34       		.uleb128 0x34
 1349 0129 00       		.byte	0
 1350 012a 03       		.uleb128 0x3
 1351 012b 08       		.uleb128 0x8
 1352 012c 3A       		.uleb128 0x3a
 1353 012d 0B       		.uleb128 0xb
 1354 012e 3B       		.uleb128 0x3b
 1355 012f 0B       		.uleb128 0xb
 1356 0130 49       		.uleb128 0x49
 1357 0131 13       		.uleb128 0x13
 1358 0132 02       		.uleb128 0x2
 1359 0133 18       		.uleb128 0x18
 1360 0134 00       		.byte	0
 1361 0135 00       		.byte	0
 1362 0136 18       		.uleb128 0x18
 1363 0137 898201   		.uleb128 0x4109
 1364 013a 01       		.byte	0x1
 1365 013b 11       		.uleb128 0x11
 1366 013c 01       		.uleb128 0x1
 1367 013d 31       		.uleb128 0x31
 1368 013e 13       		.uleb128 0x13
 1369 013f 01       		.uleb128 0x1
 1370 0140 13       		.uleb128 0x13
 1371 0141 00       		.byte	0
 1372 0142 00       		.byte	0
 1373 0143 19       		.uleb128 0x19
 1374 0144 8A8201   		.uleb128 0x410a
 1375 0147 00       		.byte	0
 1376 0148 02       		.uleb128 0x2
 1377 0149 18       		.uleb128 0x18
 1378 014a 9142     		.uleb128 0x2111
 1379 014c 18       		.uleb128 0x18
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 58


 1380 014d 00       		.byte	0
 1381 014e 00       		.byte	0
 1382 014f 1A       		.uleb128 0x1a
 1383 0150 898201   		.uleb128 0x4109
 1384 0153 01       		.byte	0x1
 1385 0154 11       		.uleb128 0x11
 1386 0155 01       		.uleb128 0x1
 1387 0156 31       		.uleb128 0x31
 1388 0157 13       		.uleb128 0x13
 1389 0158 00       		.byte	0
 1390 0159 00       		.byte	0
 1391 015a 1B       		.uleb128 0x1b
 1392 015b 2E       		.uleb128 0x2e
 1393 015c 01       		.byte	0x1
 1394 015d 3F       		.uleb128 0x3f
 1395 015e 19       		.uleb128 0x19
 1396 015f 03       		.uleb128 0x3
 1397 0160 0E       		.uleb128 0xe
 1398 0161 3A       		.uleb128 0x3a
 1399 0162 0B       		.uleb128 0xb
 1400 0163 3B       		.uleb128 0x3b
 1401 0164 0B       		.uleb128 0xb
 1402 0165 27       		.uleb128 0x27
 1403 0166 19       		.uleb128 0x19
 1404 0167 11       		.uleb128 0x11
 1405 0168 01       		.uleb128 0x1
 1406 0169 12       		.uleb128 0x12
 1407 016a 06       		.uleb128 0x6
 1408 016b 40       		.uleb128 0x40
 1409 016c 18       		.uleb128 0x18
 1410 016d 9642     		.uleb128 0x2116
 1411 016f 19       		.uleb128 0x19
 1412 0170 01       		.uleb128 0x1
 1413 0171 13       		.uleb128 0x13
 1414 0172 00       		.byte	0
 1415 0173 00       		.byte	0
 1416 0174 1C       		.uleb128 0x1c
 1417 0175 34       		.uleb128 0x34
 1418 0176 00       		.byte	0
 1419 0177 03       		.uleb128 0x3
 1420 0178 0E       		.uleb128 0xe
 1421 0179 3A       		.uleb128 0x3a
 1422 017a 0B       		.uleb128 0xb
 1423 017b 3B       		.uleb128 0x3b
 1424 017c 0B       		.uleb128 0xb
 1425 017d 49       		.uleb128 0x49
 1426 017e 13       		.uleb128 0x13
 1427 017f 02       		.uleb128 0x2
 1428 0180 17       		.uleb128 0x17
 1429 0181 00       		.byte	0
 1430 0182 00       		.byte	0
 1431 0183 1D       		.uleb128 0x1d
 1432 0184 898201   		.uleb128 0x4109
 1433 0187 00       		.byte	0
 1434 0188 11       		.uleb128 0x11
 1435 0189 01       		.uleb128 0x1
 1436 018a 31       		.uleb128 0x31
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 59


 1437 018b 13       		.uleb128 0x13
 1438 018c 00       		.byte	0
 1439 018d 00       		.byte	0
 1440 018e 1E       		.uleb128 0x1e
 1441 018f 2E       		.uleb128 0x2e
 1442 0190 01       		.byte	0x1
 1443 0191 3F       		.uleb128 0x3f
 1444 0192 19       		.uleb128 0x19
 1445 0193 03       		.uleb128 0x3
 1446 0194 0E       		.uleb128 0xe
 1447 0195 3A       		.uleb128 0x3a
 1448 0196 0B       		.uleb128 0xb
 1449 0197 3B       		.uleb128 0x3b
 1450 0198 0B       		.uleb128 0xb
 1451 0199 11       		.uleb128 0x11
 1452 019a 01       		.uleb128 0x1
 1453 019b 12       		.uleb128 0x12
 1454 019c 06       		.uleb128 0x6
 1455 019d 40       		.uleb128 0x40
 1456 019e 18       		.uleb128 0x18
 1457 019f 9742     		.uleb128 0x2117
 1458 01a1 19       		.uleb128 0x19
 1459 01a2 01       		.uleb128 0x1
 1460 01a3 13       		.uleb128 0x13
 1461 01a4 00       		.byte	0
 1462 01a5 00       		.byte	0
 1463 01a6 1F       		.uleb128 0x1f
 1464 01a7 1D       		.uleb128 0x1d
 1465 01a8 01       		.byte	0x1
 1466 01a9 31       		.uleb128 0x31
 1467 01aa 13       		.uleb128 0x13
 1468 01ab 11       		.uleb128 0x11
 1469 01ac 01       		.uleb128 0x1
 1470 01ad 12       		.uleb128 0x12
 1471 01ae 06       		.uleb128 0x6
 1472 01af 58       		.uleb128 0x58
 1473 01b0 0B       		.uleb128 0xb
 1474 01b1 59       		.uleb128 0x59
 1475 01b2 0B       		.uleb128 0xb
 1476 01b3 01       		.uleb128 0x1
 1477 01b4 13       		.uleb128 0x13
 1478 01b5 00       		.byte	0
 1479 01b6 00       		.byte	0
 1480 01b7 20       		.uleb128 0x20
 1481 01b8 05       		.uleb128 0x5
 1482 01b9 00       		.byte	0
 1483 01ba 31       		.uleb128 0x31
 1484 01bb 13       		.uleb128 0x13
 1485 01bc 02       		.uleb128 0x2
 1486 01bd 17       		.uleb128 0x17
 1487 01be 00       		.byte	0
 1488 01bf 00       		.byte	0
 1489 01c0 21       		.uleb128 0x21
 1490 01c1 1D       		.uleb128 0x1d
 1491 01c2 01       		.byte	0x1
 1492 01c3 31       		.uleb128 0x31
 1493 01c4 13       		.uleb128 0x13
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 60


 1494 01c5 11       		.uleb128 0x11
 1495 01c6 01       		.uleb128 0x1
 1496 01c7 12       		.uleb128 0x12
 1497 01c8 06       		.uleb128 0x6
 1498 01c9 58       		.uleb128 0x58
 1499 01ca 0B       		.uleb128 0xb
 1500 01cb 59       		.uleb128 0x59
 1501 01cc 05       		.uleb128 0x5
 1502 01cd 00       		.byte	0
 1503 01ce 00       		.byte	0
 1504 01cf 22       		.uleb128 0x22
 1505 01d0 2E       		.uleb128 0x2e
 1506 01d1 00       		.byte	0
 1507 01d2 3F       		.uleb128 0x3f
 1508 01d3 19       		.uleb128 0x19
 1509 01d4 03       		.uleb128 0x3
 1510 01d5 0E       		.uleb128 0xe
 1511 01d6 3A       		.uleb128 0x3a
 1512 01d7 0B       		.uleb128 0xb
 1513 01d8 3B       		.uleb128 0x3b
 1514 01d9 0B       		.uleb128 0xb
 1515 01da 27       		.uleb128 0x27
 1516 01db 19       		.uleb128 0x19
 1517 01dc 49       		.uleb128 0x49
 1518 01dd 13       		.uleb128 0x13
 1519 01de 11       		.uleb128 0x11
 1520 01df 01       		.uleb128 0x1
 1521 01e0 12       		.uleb128 0x12
 1522 01e1 06       		.uleb128 0x6
 1523 01e2 40       		.uleb128 0x40
 1524 01e3 18       		.uleb128 0x18
 1525 01e4 9742     		.uleb128 0x2117
 1526 01e6 19       		.uleb128 0x19
 1527 01e7 00       		.byte	0
 1528 01e8 00       		.byte	0
 1529 01e9 23       		.uleb128 0x23
 1530 01ea 34       		.uleb128 0x34
 1531 01eb 00       		.byte	0
 1532 01ec 03       		.uleb128 0x3
 1533 01ed 0E       		.uleb128 0xe
 1534 01ee 3A       		.uleb128 0x3a
 1535 01ef 0B       		.uleb128 0xb
 1536 01f0 3B       		.uleb128 0x3b
 1537 01f1 0B       		.uleb128 0xb
 1538 01f2 49       		.uleb128 0x49
 1539 01f3 13       		.uleb128 0x13
 1540 01f4 02       		.uleb128 0x2
 1541 01f5 18       		.uleb128 0x18
 1542 01f6 00       		.byte	0
 1543 01f7 00       		.byte	0
 1544 01f8 24       		.uleb128 0x24
 1545 01f9 34       		.uleb128 0x34
 1546 01fa 00       		.byte	0
 1547 01fb 03       		.uleb128 0x3
 1548 01fc 0E       		.uleb128 0xe
 1549 01fd 3A       		.uleb128 0x3a
 1550 01fe 0B       		.uleb128 0xb
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 61


 1551 01ff 3B       		.uleb128 0x3b
 1552 0200 05       		.uleb128 0x5
 1553 0201 49       		.uleb128 0x49
 1554 0202 13       		.uleb128 0x13
 1555 0203 3F       		.uleb128 0x3f
 1556 0204 19       		.uleb128 0x19
 1557 0205 3C       		.uleb128 0x3c
 1558 0206 19       		.uleb128 0x19
 1559 0207 00       		.byte	0
 1560 0208 00       		.byte	0
 1561 0209 25       		.uleb128 0x25
 1562 020a 2E       		.uleb128 0x2e
 1563 020b 00       		.byte	0
 1564 020c 3F       		.uleb128 0x3f
 1565 020d 19       		.uleb128 0x19
 1566 020e 3C       		.uleb128 0x3c
 1567 020f 19       		.uleb128 0x19
 1568 0210 6E       		.uleb128 0x6e
 1569 0211 0E       		.uleb128 0xe
 1570 0212 03       		.uleb128 0x3
 1571 0213 0E       		.uleb128 0xe
 1572 0214 3A       		.uleb128 0x3a
 1573 0215 0B       		.uleb128 0xb
 1574 0216 3B       		.uleb128 0x3b
 1575 0217 0B       		.uleb128 0xb
 1576 0218 00       		.byte	0
 1577 0219 00       		.byte	0
 1578 021a 00       		.byte	0
 1579              		.section	.debug_loc,"",%progbits
 1580              	.Ldebug_loc0:
 1581              	.LLST0:
 1582 0000 02000000 		.4byte	.LVL2
 1583 0004 14000000 		.4byte	.LVL6
 1584 0008 0200     		.2byte	0x2
 1585 000a 30       		.byte	0x30
 1586 000b 9F       		.byte	0x9f
 1587 000c 14000000 		.4byte	.LVL6
 1588 0010 17000000 		.4byte	.LVL7-1
 1589 0014 0100     		.2byte	0x1
 1590 0016 50       		.byte	0x50
 1591 0017 46000000 		.4byte	.LVL13
 1592 001b 4E000000 		.4byte	.LVL14
 1593 001f 0200     		.2byte	0x2
 1594 0021 30       		.byte	0x30
 1595 0022 9F       		.byte	0x9f
 1596 0023 00000000 		.4byte	0
 1597 0027 00000000 		.4byte	0
 1598              	.LLST1:
 1599 002b 0A000000 		.4byte	.LVL16
 1600 002f 22000000 		.4byte	.LVL19
 1601 0033 0400     		.2byte	0x4
 1602 0035 0A       		.byte	0xa
 1603 0036 6009     		.2byte	0x960
 1604 0038 9F       		.byte	0x9f
 1605 0039 00000000 		.4byte	0
 1606 003d 00000000 		.4byte	0
 1607              	.LLST2:
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 62


 1608 0041 12000000 		.4byte	.LVL17
 1609 0045 1A000000 		.4byte	.LVL18
 1610 0049 0200     		.2byte	0x2
 1611 004b 37       		.byte	0x37
 1612 004c 9F       		.byte	0x9f
 1613 004d 00000000 		.4byte	0
 1614 0051 00000000 		.4byte	0
 1615              	.LLST3:
 1616 0055 12000000 		.4byte	.LVL17
 1617 0059 1A000000 		.4byte	.LVL18
 1618 005d 0300     		.2byte	0x3
 1619 005f 09       		.byte	0x9
 1620 0060 FF       		.byte	0xff
 1621 0061 9F       		.byte	0x9f
 1622 0062 00000000 		.4byte	0
 1623 0066 00000000 		.4byte	0
 1624              		.section	.debug_aranges,"",%progbits
 1625 0000 34000000 		.4byte	0x34
 1626 0004 0200     		.2byte	0x2
 1627 0006 00000000 		.4byte	.Ldebug_info0
 1628 000a 04       		.byte	0x4
 1629 000b 00       		.byte	0
 1630 000c 0000     		.2byte	0
 1631 000e 0000     		.2byte	0
 1632 0010 00000000 		.4byte	.LFB64
 1633 0014 38000000 		.4byte	.LFE64-.LFB64
 1634 0018 00000000 		.4byte	.LFB65
 1635 001c 60000000 		.4byte	.LFE65-.LFB65
 1636 0020 00000000 		.4byte	.LFB66
 1637 0024 40000000 		.4byte	.LFE66-.LFB66
 1638 0028 00000000 		.4byte	.LFB67
 1639 002c 0C000000 		.4byte	.LFE67-.LFB67
 1640 0030 00000000 		.4byte	0
 1641 0034 00000000 		.4byte	0
 1642              		.section	.debug_ranges,"",%progbits
 1643              	.Ldebug_ranges0:
 1644 0000 00000000 		.4byte	.LFB64
 1645 0004 38000000 		.4byte	.LFE64
 1646 0008 00000000 		.4byte	.LFB65
 1647 000c 60000000 		.4byte	.LFE65
 1648 0010 00000000 		.4byte	.LFB66
 1649 0014 40000000 		.4byte	.LFE66
 1650 0018 00000000 		.4byte	.LFB67
 1651 001c 0C000000 		.4byte	.LFE67
 1652 0020 00000000 		.4byte	0
 1653 0024 00000000 		.4byte	0
 1654              		.section	.debug_line,"",%progbits
 1655              	.Ldebug_line0:
 1656 0000 D8010000 		.section	.debug_str,"MS",%progbits,1
 1656      02006B01 
 1656      00000201 
 1656      FB0E0D00 
 1656      01010101 
 1657              	.LASF66:
 1658 0000 7469636B 		.ascii	"ticks\000"
 1658      7300
 1659              	.LASF40:
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 63


 1660 0006 49414252 		.ascii	"IABR\000"
 1660      00
 1661              	.LASF30:
 1662 000b 53797354 		.ascii	"SysTick_IRQn\000"
 1662      69636B5F 
 1662      4952516E 
 1662      00
 1663              	.LASF74:
 1664 0018 54696D65 		.ascii	"Timer_ReadStatusRegister\000"
 1664      725F5265 
 1664      61645374 
 1664      61747573 
 1664      52656769 
 1665              	.LASF65:
 1666 0031 7072696F 		.ascii	"priority\000"
 1666      72697479 
 1666      00
 1667              	.LASF2:
 1668 003a 73686F72 		.ascii	"short int\000"
 1668      7420696E 
 1668      7400
 1669              	.LASF21:
 1670 0044 73697A65 		.ascii	"sizetype\000"
 1670      74797065 
 1670      00
 1671              	.LASF28:
 1672 004d 44656275 		.ascii	"DebugMonitor_IRQn\000"
 1672      674D6F6E 
 1672      69746F72 
 1672      5F495251 
 1672      6E00
 1673              	.LASF23:
 1674 005f 48617264 		.ascii	"HardFault_IRQn\000"
 1674      4661756C 
 1674      745F4952 
 1674      516E00
 1675              	.LASF20:
 1676 006e 6C6F6E67 		.ascii	"long double\000"
 1676      20646F75 
 1676      626C6500 
 1677              	.LASF64:
 1678 007a 4952516E 		.ascii	"IRQn\000"
 1678      00
 1679              	.LASF77:
 1680 007f 54696D65 		.ascii	"Timer_WriteCounter\000"
 1680      725F5772 
 1680      69746543 
 1680      6F756E74 
 1680      657200
 1681              	.LASF4:
 1682 0092 5F5F7569 		.ascii	"__uint16_t\000"
 1682      6E743136 
 1682      5F7400
 1683              	.LASF67:
 1684 009d 5359535F 		.ascii	"SYS_ISR\000"
 1684      49535200 
 1685              	.LASF60:
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 64


 1686 00a5 4354524C 		.ascii	"CTRL\000"
 1686      00
 1687              	.LASF73:
 1688 00aa 54696D65 		.ascii	"Timer_Stop\000"
 1688      725F5374 
 1688      6F7000
 1689              	.LASF82:
 1690 00b5 5A756D6F 		.ascii	"ZumoLibrary\\Ultra.c\000"
 1690      4C696272 
 1690      6172795C 
 1690      556C7472 
 1690      612E6300 
 1691              	.LASF13:
 1692 00c9 75696E74 		.ascii	"uint8_t\000"
 1692      385F7400 
 1693              	.LASF85:
 1694 00d1 53797354 		.ascii	"SysTick_Config\000"
 1694      69636B5F 
 1694      436F6E66 
 1694      696700
 1695              	.LASF42:
 1696 00e0 52455345 		.ascii	"RESERVED5\000"
 1696      52564544 
 1696      3500
 1697              	.LASF43:
 1698 00ea 53544952 		.ascii	"STIR\000"
 1698      00
 1699              	.LASF26:
 1700 00ef 55736167 		.ascii	"UsageFault_IRQn\000"
 1700      65466175 
 1700      6C745F49 
 1700      52516E00 
 1701              	.LASF80:
 1702 00ff 756C7472 		.ascii	"ultra_isr_StartEx\000"
 1702      615F6973 
 1702      725F5374 
 1702      61727445 
 1702      7800
 1703              	.LASF83:
 1704 0111 4A3A5C50 		.ascii	"J:\\Project\\Steve Brain\\Zumo01\\ZumoBot.cydsn\000"
 1704      726F6A65 
 1704      63745C53 
 1704      74657665 
 1704      20427261 
 1705              	.LASF87:
 1706 013d 556C7472 		.ascii	"Ultra_GetDistance\000"
 1706      615F4765 
 1706      74446973 
 1706      74616E63 
 1706      6500
 1707              	.LASF17:
 1708 014f 666C6F61 		.ascii	"float\000"
 1708      7400
 1709              	.LASF46:
 1710 0155 49435352 		.ascii	"ICSR\000"
 1710      00
 1711              	.LASF35:
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 65


 1712 015a 52534552 		.ascii	"RSERVED1\000"
 1712      56454431 
 1712      00
 1713              	.LASF10:
 1714 0163 6C6F6E67 		.ascii	"long long int\000"
 1714      206C6F6E 
 1714      6720696E 
 1714      7400
 1715              	.LASF62:
 1716 0171 43414C49 		.ascii	"CALIB\000"
 1716      4200
 1717              	.LASF47:
 1718 0177 56544F52 		.ascii	"VTOR\000"
 1718      00
 1719              	.LASF54:
 1720 017c 42464152 		.ascii	"BFAR\000"
 1720      00
 1721              	.LASF29:
 1722 0181 50656E64 		.ascii	"PendSV_IRQn\000"
 1722      53565F49 
 1722      52516E00 
 1723              	.LASF78:
 1724 018d 54696D65 		.ascii	"Timer_Start\000"
 1724      725F5374 
 1724      61727400 
 1725              	.LASF7:
 1726 0199 6C6F6E67 		.ascii	"long int\000"
 1726      20696E74 
 1726      00
 1727              	.LASF3:
 1728 01a2 5F5F7569 		.ascii	"__uint8_t\000"
 1728      6E74385F 
 1728      7400
 1729              	.LASF50:
 1730 01ac 43465352 		.ascii	"CFSR\000"
 1730      00
 1731              	.LASF79:
 1732 01b1 4379496E 		.ascii	"CyIntSetSysVector\000"
 1732      74536574 
 1732      53797356 
 1732      6563746F 
 1732      7200
 1733              	.LASF1:
 1734 01c3 756E7369 		.ascii	"unsigned char\000"
 1734      676E6564 
 1734      20636861 
 1734      7200
 1735              	.LASF71:
 1736 01d1 63656E74 		.ascii	"cent\000"
 1736      00
 1737              	.LASF86:
 1738 01d6 556C7472 		.ascii	"Ultra_Start\000"
 1738      615F5374 
 1738      61727400 
 1739              	.LASF48:
 1740 01e2 41495243 		.ascii	"AIRCR\000"
 1740      5200
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 66


 1741              	.LASF59:
 1742 01e8 5343425F 		.ascii	"SCB_Type\000"
 1742      54797065 
 1742      00
 1743              	.LASF31:
 1744 01f1 4952516E 		.ascii	"IRQn_Type\000"
 1744      5F547970 
 1744      6500
 1745              	.LASF44:
 1746 01fb 4E564943 		.ascii	"NVIC_Type\000"
 1746      5F547970 
 1746      6500
 1747              	.LASF38:
 1748 0205 49435052 		.ascii	"ICPR\000"
 1748      00
 1749              	.LASF0:
 1750 020a 7369676E 		.ascii	"signed char\000"
 1750      65642063 
 1750      68617200 
 1751              	.LASF15:
 1752 0216 696E7433 		.ascii	"int32_t\000"
 1752      325F7400 
 1753              	.LASF11:
 1754 021e 6C6F6E67 		.ascii	"long long unsigned int\000"
 1754      206C6F6E 
 1754      6720756E 
 1754      7369676E 
 1754      65642069 
 1755              	.LASF16:
 1756 0235 75696E74 		.ascii	"uint32_t\000"
 1756      33325F74 
 1756      00
 1757              	.LASF12:
 1758 023e 756E7369 		.ascii	"unsigned int\000"
 1758      676E6564 
 1758      20696E74 
 1758      00
 1759              	.LASF14:
 1760 024b 75696E74 		.ascii	"uint16_t\000"
 1760      31365F74 
 1760      00
 1761              	.LASF49:
 1762 0254 53484353 		.ascii	"SHCSR\000"
 1762      5200
 1763              	.LASF25:
 1764 025a 42757346 		.ascii	"BusFault_IRQn\000"
 1764      61756C74 
 1764      5F495251 
 1764      6E00
 1765              	.LASF68:
 1766 0268 756C7472 		.ascii	"ultra_isr_handler\000"
 1766      615F6973 
 1766      725F6861 
 1766      6E646C65 
 1766      7200
 1767              	.LASF53:
 1768 027a 4D4D4641 		.ascii	"MMFAR\000"
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 67


 1768      5200
 1769              	.LASF27:
 1770 0280 53564361 		.ascii	"SVCall_IRQn\000"
 1770      6C6C5F49 
 1770      52516E00 
 1771              	.LASF69:
 1772 028c 74696D65 		.ascii	"time\000"
 1772      00
 1773              	.LASF63:
 1774 0291 53797354 		.ascii	"SysTick_Type\000"
 1774      69636B5F 
 1774      54797065 
 1774      00
 1775              	.LASF5:
 1776 029e 73686F72 		.ascii	"short unsigned int\000"
 1776      7420756E 
 1776      7369676E 
 1776      65642069 
 1776      6E7400
 1777              	.LASF19:
 1778 02b1 63686172 		.ascii	"char\000"
 1778      00
 1779              	.LASF70:
 1780 02b6 64697374 		.ascii	"distance\000"
 1780      616E6365 
 1780      00
 1781              	.LASF84:
 1782 02bf 4E564943 		.ascii	"NVIC_SetPriority\000"
 1782      5F536574 
 1782      5072696F 
 1782      72697479 
 1782      00
 1783              	.LASF72:
 1784 02d0 54726967 		.ascii	"Trig_Write\000"
 1784      5F577269 
 1784      746500
 1785              	.LASF57:
 1786 02db 49534152 		.ascii	"ISAR\000"
 1786      00
 1787              	.LASF36:
 1788 02e0 49535052 		.ascii	"ISPR\000"
 1788      00
 1789              	.LASF52:
 1790 02e5 44465352 		.ascii	"DFSR\000"
 1790      00
 1791              	.LASF33:
 1792 02ea 52455345 		.ascii	"RESERVED0\000"
 1792      52564544 
 1792      3000
 1793              	.LASF51:
 1794 02f4 48465352 		.ascii	"HFSR\000"
 1794      00
 1795              	.LASF55:
 1796 02f9 41465352 		.ascii	"AFSR\000"
 1796      00
 1797              	.LASF56:
 1798 02fe 4D4D4652 		.ascii	"MMFR\000"
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 68


 1798      00
 1799              	.LASF32:
 1800 0303 49534552 		.ascii	"ISER\000"
 1800      00
 1801              	.LASF37:
 1802 0308 52455345 		.ascii	"RESERVED2\000"
 1802      52564544 
 1802      3200
 1803              	.LASF39:
 1804 0312 52455345 		.ascii	"RESERVED3\000"
 1804      52564544 
 1804      3300
 1805              	.LASF41:
 1806 031c 52455345 		.ascii	"RESERVED4\000"
 1806      52564544 
 1806      3400
 1807              	.LASF76:
 1808 0326 54696D65 		.ascii	"Timer_ReadCounter\000"
 1808      725F5265 
 1808      6164436F 
 1808      756E7465 
 1808      7200
 1809              	.LASF9:
 1810 0338 6C6F6E67 		.ascii	"long unsigned int\000"
 1810      20756E73 
 1810      69676E65 
 1810      6420696E 
 1810      7400
 1811              	.LASF24:
 1812 034a 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 1812      72794D61 
 1812      6E616765 
 1812      6D656E74 
 1812      5F495251 
 1813              	.LASF34:
 1814 0360 49434552 		.ascii	"ICER\000"
 1814      00
 1815              	.LASF8:
 1816 0365 5F5F7569 		.ascii	"__uint32_t\000"
 1816      6E743332 
 1816      5F7400
 1817              	.LASF22:
 1818 0370 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 1818      61736B61 
 1818      626C6549 
 1818      6E745F49 
 1818      52516E00 
 1819              	.LASF6:
 1820 0384 5F5F696E 		.ascii	"__int32_t\000"
 1820      7433325F 
 1820      7400
 1821              	.LASF61:
 1822 038e 4C4F4144 		.ascii	"LOAD\000"
 1822      00
 1823              	.LASF45:
 1824 0393 43505549 		.ascii	"CPUID\000"
 1824      4400
ARM GAS  C:\Users\asd\AppData\Local\Temp\cc4PuPjn.s 			page 69


 1825              	.LASF18:
 1826 0399 646F7562 		.ascii	"double\000"
 1826      6C6500
 1827              	.LASF88:
 1828 03a0 49544D5F 		.ascii	"ITM_RxBuffer\000"
 1828      52784275 
 1828      66666572 
 1828      00
 1829              	.LASF81:
 1830 03ad 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 1830      43313120 
 1830      352E342E 
 1830      31203230 
 1830      31363036 
 1831 03e0 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m3 -mthumb -g -O"
 1831      20726576 
 1831      6973696F 
 1831      6E203233 
 1831      37373135 
 1832 0413 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 1832      66756E63 
 1832      74696F6E 
 1832      2D736563 
 1832      74696F6E 
 1833              	.LASF58:
 1834 043b 43504143 		.ascii	"CPACR\000"
 1834      5200
 1835              	.LASF75:
 1836 0441 4563686F 		.ascii	"Echo_Read\000"
 1836      5F526561 
 1836      6400
 1837              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
