{
  "processor": "ARM610",
  "manufacturer": "ARM/VLSI",
  "year": 1993,
  "schema_version": "1.0",
  "measurements": [
    {
      "workload": "typical",
      "measured_cpi": 1.6304,
      "source": "published_benchmark",
      "source_detail": "Netlib Dhrystone database, ARM610 @ 30MHz",
      "conditions": {
        "clock_mhz": 33.0,
        "memory_config": "typical"
      },
      "uncertainty": 0.13,
      "confidence": "high",
      "date_measured": "2026-01-31",
      "notes": "Derived from dhrystone: 18.4 DMIPS @ 30.0MHz. Original: ARM6-based, 4KB unified cache",
      "source_url": "https://www.netlib.org/performance/html/dhrystone.data.col0.html"
    },
    {
      "workload": "compute",
      "measured_cpi": 1.3859,
      "source": "published_benchmark",
      "source_detail": "Netlib Dhrystone database, ARM610 @ 30MHz",
      "conditions": {
        "clock_mhz": 33.0,
        "memory_config": "typical"
      },
      "uncertainty": 0.13,
      "confidence": "high",
      "date_measured": "2026-01-31",
      "notes": "Derived from dhrystone: 18.4 DMIPS @ 30.0MHz. Original: ARM6-based, 4KB unified cache",
      "source_url": "https://www.netlib.org/performance/html/dhrystone.data.col0.html"
    },
    {
      "workload": "memory",
      "measured_cpi": 2.038,
      "source": "published_benchmark",
      "source_detail": "Netlib Dhrystone database, ARM610 @ 30MHz",
      "conditions": {
        "clock_mhz": 33.0,
        "memory_config": "typical"
      },
      "uncertainty": 0.13,
      "confidence": "high",
      "date_measured": "2026-01-31",
      "notes": "Derived from dhrystone: 18.4 DMIPS @ 30.0MHz. Original: ARM6-based, 4KB unified cache",
      "source_url": "https://www.netlib.org/performance/html/dhrystone.data.col0.html"
    },
    {
      "workload": "control",
      "measured_cpi": 1.7935,
      "source": "published_benchmark",
      "source_detail": "Netlib Dhrystone database, ARM610 @ 30MHz",
      "conditions": {
        "clock_mhz": 33.0,
        "memory_config": "typical"
      },
      "uncertainty": 0.13,
      "confidence": "high",
      "date_measured": "2026-01-31",
      "notes": "Derived from dhrystone: 18.4 DMIPS @ 30.0MHz. Original: ARM6-based, 4KB unified cache",
      "source_url": "https://www.netlib.org/performance/html/dhrystone.data.col0.html"
    },
    {
      "workload": "mixed",
      "measured_cpi": 1.6304,
      "source": "published_benchmark",
      "source_detail": "Netlib Dhrystone database, ARM610 @ 30MHz",
      "conditions": {
        "clock_mhz": 33.0,
        "memory_config": "typical"
      },
      "uncertainty": 0.13,
      "confidence": "high",
      "date_measured": "2026-01-31",
      "notes": "Derived from dhrystone: 18.4 DMIPS @ 30.0MHz. Original: ARM6-based, 4KB unified cache",
      "source_url": "https://www.netlib.org/performance/html/dhrystone.data.col0.html"
    }
  ]
}