<stg><name>mlp_l3</name>


<trans_list>

<trans id="191" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="5" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="7" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
:0  %l3_out_buffer_9_1 = alloca i32

]]></Node>
<StgValue><ssdm name="l3_out_buffer_9_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
:1  %l3_out_buffer_9_2 = alloca i32

]]></Node>
<StgValue><ssdm name="l3_out_buffer_9_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
:2  %l3_out_buffer_9_3 = alloca i32

]]></Node>
<StgValue><ssdm name="l3_out_buffer_9_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
:3  %l3_out_buffer_9_4 = alloca i32

]]></Node>
<StgValue><ssdm name="l3_out_buffer_9_4"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
:4  %l3_out_buffer_9_5 = alloca i32

]]></Node>
<StgValue><ssdm name="l3_out_buffer_9_5"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
:5  %l3_out_buffer_9_6 = alloca i32

]]></Node>
<StgValue><ssdm name="l3_out_buffer_9_6"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
:6  %l3_out_buffer_9_7 = alloca i32

]]></Node>
<StgValue><ssdm name="l3_out_buffer_9_7"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
:7  %l3_out_buffer_9_8 = alloca i32

]]></Node>
<StgValue><ssdm name="l3_out_buffer_9_8"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
:8  %l3_out_buffer_9_9 = alloca i32

]]></Node>
<StgValue><ssdm name="l3_out_buffer_9_9"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
:9  %l3_out_buffer_9_10 = alloca i32

]]></Node>
<StgValue><ssdm name="l3_out_buffer_9_10"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i32* %l3_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str68, i32 0, i32 0, [1 x i8]* @p_str69, [1 x i8]* @p_str70, [1 x i8]* @p_str71, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str72, [1 x i8]* @p_str73)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i16* %l3_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str61, i32 0, i32 0, [1 x i8]* @p_str62, [1 x i8]* @p_str63, [1 x i8]* @p_str64, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str65, [1 x i8]* @p_str66)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecMemCore([10 x i8]* @l3_biases, [1 x i8]* @p_str1, [12 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecMemCore([64 x i8]* @l3_weights_0, [64 x i8]* @l3_weights_1, [64 x i8]* @l3_weights_2, [64 x i8]* @l3_weights_3, [64 x i8]* @l3_weights_4, [64 x i8]* @l3_weights_5, [64 x i8]* @l3_weights_6, [64 x i8]* @l3_weights_7, [64 x i8]* @l3_weights_8, [64 x i8]* @l3_weights_9, [1 x i8]* @p_str1, [12 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %1

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i4 [ 0, %0 ], [ %i_1, %l3_output_set_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
:1  %l3_out_buffer_9_1_l = load i32* %l3_out_buffer_9_1

]]></Node>
<StgValue><ssdm name="l3_out_buffer_9_1_l"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
:2  %l3_out_buffer_9_2_l = load i32* %l3_out_buffer_9_2

]]></Node>
<StgValue><ssdm name="l3_out_buffer_9_2_l"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
:3  %l3_out_buffer_9_3_l = load i32* %l3_out_buffer_9_3

]]></Node>
<StgValue><ssdm name="l3_out_buffer_9_3_l"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
:4  %l3_out_buffer_9_4_l = load i32* %l3_out_buffer_9_4

]]></Node>
<StgValue><ssdm name="l3_out_buffer_9_4_l"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
:5  %l3_out_buffer_9_5_l = load i32* %l3_out_buffer_9_5

]]></Node>
<StgValue><ssdm name="l3_out_buffer_9_5_l"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
:6  %l3_out_buffer_9_6_l = load i32* %l3_out_buffer_9_6

]]></Node>
<StgValue><ssdm name="l3_out_buffer_9_6_l"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
:7  %l3_out_buffer_9_7_l = load i32* %l3_out_buffer_9_7

]]></Node>
<StgValue><ssdm name="l3_out_buffer_9_7_l"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
:8  %l3_out_buffer_9_8_l = load i32* %l3_out_buffer_9_8

]]></Node>
<StgValue><ssdm name="l3_out_buffer_9_8_l"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
:9  %l3_out_buffer_9_9_l = load i32* %l3_out_buffer_9_9

]]></Node>
<StgValue><ssdm name="l3_out_buffer_9_9_l"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
:10  %l3_out_buffer_9_10_s = load i32* %l3_out_buffer_9_10

]]></Node>
<StgValue><ssdm name="l3_out_buffer_9_10_s"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:11  %icmp_ln151 = icmp eq i4 %i_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln151"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:12  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:13  %i_1 = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %icmp_ln151, label %.preheader4.preheader, label %l3_output_set_begin

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="4">
<![CDATA[
l3_output_set_begin:3  %zext_ln154 = zext i4 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln154"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l3_output_set_begin:4  %l3_biases_addr = getelementptr inbounds [10 x i8]* @l3_biases, i64 0, i64 %zext_ln154

]]></Node>
<StgValue><ssdm name="l3_biases_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="4">
<![CDATA[
l3_output_set_begin:5  %l3_biases_load = load i8* %l3_biases_addr, align 1

]]></Node>
<StgValue><ssdm name="l3_biases_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
l3_output_set_begin:7  switch i4 %i_0, label %branch25 [
    i4 0, label %l3_output_set_begin.l3_output_set_end_crit_edge
    i4 1, label %branch17
    i4 2, label %branch18
    i4 3, label %branch19
    i4 4, label %branch20
    i4 5, label %branch21
    i4 6, label %branch22
    i4 7, label %branch23
    i4 -8, label %branch24
  ]

]]></Node>
<StgValue><ssdm name="switch_ln154"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
<literal name="i_0" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %l3_output_set_end

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
<literal name="i_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %l3_output_set_end

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
<literal name="i_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %l3_output_set_end

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
<literal name="i_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %l3_output_set_end

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
<literal name="i_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %l3_output_set_end

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
<literal name="i_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %l3_output_set_end

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
<literal name="i_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %l3_output_set_end

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
<literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %l3_output_set_end

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
<literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
l3_output_set_begin.l3_output_set_end_crit_edge:1  br label %l3_output_set_end

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
<literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
<literal name="i_0" val="!2"/>
<literal name="i_0" val="!3"/>
<literal name="i_0" val="!4"/>
<literal name="i_0" val="!5"/>
<literal name="i_0" val="!6"/>
<literal name="i_0" val="!7"/>
<literal name="i_0" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %l3_output_set_end

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l3_output_set_begin:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln152"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l3_output_set_begin:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l3_output_set_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln153"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="4">
<![CDATA[
l3_output_set_begin:5  %l3_biases_load = load i8* %l3_biases_addr, align 1

]]></Node>
<StgValue><ssdm name="l3_biases_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="8">
<![CDATA[
l3_output_set_begin:6  %l3_out_buffer_0_2 = sext i8 %l3_biases_load to i32

]]></Node>
<StgValue><ssdm name="l3_out_buffer_0_2"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch24:0  store i32 %l3_out_buffer_0_2, i32* %l3_out_buffer_9_9

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch23:0  store i32 %l3_out_buffer_0_2, i32* %l3_out_buffer_9_8

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch22:0  store i32 %l3_out_buffer_0_2, i32* %l3_out_buffer_9_7

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch21:0  store i32 %l3_out_buffer_0_2, i32* %l3_out_buffer_9_6

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch20:0  store i32 %l3_out_buffer_0_2, i32* %l3_out_buffer_9_5

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch19:0  store i32 %l3_out_buffer_0_2, i32* %l3_out_buffer_9_4

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch18:0  store i32 %l3_out_buffer_0_2, i32* %l3_out_buffer_9_3

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch17:0  store i32 %l3_out_buffer_0_2, i32* %l3_out_buffer_9_2

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
l3_output_set_begin.l3_output_set_end_crit_edge:0  store i32 %l3_out_buffer_0_2, i32* %l3_out_buffer_9_1

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="-1"/>
</and_exp><and_exp><literal name="i_0" val="-2"/>
</and_exp><and_exp><literal name="i_0" val="-3"/>
</and_exp><and_exp><literal name="i_0" val="-4"/>
</and_exp><and_exp><literal name="i_0" val="-5"/>
</and_exp><and_exp><literal name="i_0" val="-6"/>
</and_exp><and_exp><literal name="i_0" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch25:0  store i32 %l3_out_buffer_0_2, i32* %l3_out_buffer_9_10

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l3_output_set_end:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str13, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
l3_output_set_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:0  %l3_out_buffer_9_2_14 = phi i32 [ %l3_out_buffer_9, %l3_mat_mul_outer ], [ %l3_out_buffer_9_10_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l3_out_buffer_9_2_14"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:1  %l3_out_buffer_8_2 = phi i32 [ %l3_out_buffer_8, %l3_mat_mul_outer ], [ %l3_out_buffer_9_9_l, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l3_out_buffer_8_2"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:2  %l3_out_buffer_7_2 = phi i32 [ %l3_out_buffer_7, %l3_mat_mul_outer ], [ %l3_out_buffer_9_8_l, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l3_out_buffer_7_2"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:3  %l3_out_buffer_6_2 = phi i32 [ %l3_out_buffer_6, %l3_mat_mul_outer ], [ %l3_out_buffer_9_7_l, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l3_out_buffer_6_2"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:4  %l3_out_buffer_5_2 = phi i32 [ %l3_out_buffer_5, %l3_mat_mul_outer ], [ %l3_out_buffer_9_6_l, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l3_out_buffer_5_2"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:5  %l3_out_buffer_4_2 = phi i32 [ %l3_out_buffer_4, %l3_mat_mul_outer ], [ %l3_out_buffer_9_5_l, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l3_out_buffer_4_2"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:6  %l3_out_buffer_3_2 = phi i32 [ %l3_out_buffer_3, %l3_mat_mul_outer ], [ %l3_out_buffer_9_4_l, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l3_out_buffer_3_2"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:7  %l3_out_buffer_2_2 = phi i32 [ %l3_out_buffer_2, %l3_mat_mul_outer ], [ %l3_out_buffer_9_3_l, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l3_out_buffer_2_2"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:8  %l3_out_buffer_1_2 = phi i32 [ %l3_out_buffer_1, %l3_mat_mul_outer ], [ %l3_out_buffer_9_2_l, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l3_out_buffer_1_2"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:9  %l3_out_buffer_0_2_15 = phi i32 [ %l3_out_buffer_0, %l3_mat_mul_outer ], [ %l3_out_buffer_9_1_l, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l3_out_buffer_0_2_15"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader4:10  %i1_0 = phi i7 [ %i, %l3_mat_mul_outer ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4:11  %icmp_ln158 = icmp eq i7 %i1_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln158"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:12  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4:13  %i = add i7 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:14  br i1 %icmp_ln158, label %.preheader.preheader, label %l3_mat_mul_outer

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="7">
<![CDATA[
l3_mat_mul_outer:4  %zext_ln166 = zext i7 %i1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln166"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l3_mat_mul_outer:6  %l3_weights_0_addr = getelementptr [64 x i8]* @l3_weights_0, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="l3_weights_0_addr"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="6">
<![CDATA[
l3_mat_mul_outer:7  %l3_weights_0_load = load i8* %l3_weights_0_addr, align 1

]]></Node>
<StgValue><ssdm name="l3_weights_0_load"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l3_mat_mul_outer:12  %l3_weights_1_addr = getelementptr [64 x i8]* @l3_weights_1, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="l3_weights_1_addr"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="6">
<![CDATA[
l3_mat_mul_outer:13  %l3_weights_1_load = load i8* %l3_weights_1_addr, align 1

]]></Node>
<StgValue><ssdm name="l3_weights_1_load"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l3_mat_mul_outer:18  %l3_weights_2_addr = getelementptr [64 x i8]* @l3_weights_2, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="l3_weights_2_addr"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="6">
<![CDATA[
l3_mat_mul_outer:19  %l3_weights_2_load = load i8* %l3_weights_2_addr, align 1

]]></Node>
<StgValue><ssdm name="l3_weights_2_load"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l3_mat_mul_outer:24  %l3_weights_3_addr = getelementptr [64 x i8]* @l3_weights_3, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="l3_weights_3_addr"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="6">
<![CDATA[
l3_mat_mul_outer:25  %l3_weights_3_load = load i8* %l3_weights_3_addr, align 1

]]></Node>
<StgValue><ssdm name="l3_weights_3_load"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l3_mat_mul_outer:30  %l3_weights_4_addr = getelementptr [64 x i8]* @l3_weights_4, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="l3_weights_4_addr"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="6">
<![CDATA[
l3_mat_mul_outer:31  %l3_weights_4_load = load i8* %l3_weights_4_addr, align 1

]]></Node>
<StgValue><ssdm name="l3_weights_4_load"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l3_mat_mul_outer:36  %l3_weights_5_addr = getelementptr [64 x i8]* @l3_weights_5, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="l3_weights_5_addr"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="6">
<![CDATA[
l3_mat_mul_outer:37  %l3_weights_5_load = load i8* %l3_weights_5_addr, align 1

]]></Node>
<StgValue><ssdm name="l3_weights_5_load"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l3_mat_mul_outer:42  %l3_weights_6_addr = getelementptr [64 x i8]* @l3_weights_6, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="l3_weights_6_addr"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="6">
<![CDATA[
l3_mat_mul_outer:43  %l3_weights_6_load = load i8* %l3_weights_6_addr, align 1

]]></Node>
<StgValue><ssdm name="l3_weights_6_load"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l3_mat_mul_outer:48  %l3_weights_7_addr = getelementptr [64 x i8]* @l3_weights_7, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="l3_weights_7_addr"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="6">
<![CDATA[
l3_mat_mul_outer:49  %l3_weights_7_load = load i8* %l3_weights_7_addr, align 1

]]></Node>
<StgValue><ssdm name="l3_weights_7_load"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l3_mat_mul_outer:54  %l3_weights_8_addr = getelementptr [64 x i8]* @l3_weights_8, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="l3_weights_8_addr"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="6">
<![CDATA[
l3_mat_mul_outer:55  %l3_weights_8_load = load i8* %l3_weights_8_addr, align 1

]]></Node>
<StgValue><ssdm name="l3_weights_8_load"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l3_mat_mul_outer:60  %l3_weights_9_addr = getelementptr [64 x i8]* @l3_weights_9, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="l3_weights_9_addr"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="6">
<![CDATA[
l3_mat_mul_outer:61  %l3_weights_9_load = load i8* %l3_weights_9_addr, align 1

]]></Node>
<StgValue><ssdm name="l3_weights_9_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="110" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l3_mat_mul_outer:3  %tmp_19 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %l3_in_V)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="6">
<![CDATA[
l3_mat_mul_outer:7  %l3_weights_0_load = load i8* %l3_weights_0_addr, align 1

]]></Node>
<StgValue><ssdm name="l3_weights_0_load"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="6">
<![CDATA[
l3_mat_mul_outer:13  %l3_weights_1_load = load i8* %l3_weights_1_addr, align 1

]]></Node>
<StgValue><ssdm name="l3_weights_1_load"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="6">
<![CDATA[
l3_mat_mul_outer:19  %l3_weights_2_load = load i8* %l3_weights_2_addr, align 1

]]></Node>
<StgValue><ssdm name="l3_weights_2_load"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="6">
<![CDATA[
l3_mat_mul_outer:25  %l3_weights_3_load = load i8* %l3_weights_3_addr, align 1

]]></Node>
<StgValue><ssdm name="l3_weights_3_load"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="6">
<![CDATA[
l3_mat_mul_outer:31  %l3_weights_4_load = load i8* %l3_weights_4_addr, align 1

]]></Node>
<StgValue><ssdm name="l3_weights_4_load"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="6">
<![CDATA[
l3_mat_mul_outer:37  %l3_weights_5_load = load i8* %l3_weights_5_addr, align 1

]]></Node>
<StgValue><ssdm name="l3_weights_5_load"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="6">
<![CDATA[
l3_mat_mul_outer:43  %l3_weights_6_load = load i8* %l3_weights_6_addr, align 1

]]></Node>
<StgValue><ssdm name="l3_weights_6_load"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="6">
<![CDATA[
l3_mat_mul_outer:49  %l3_weights_7_load = load i8* %l3_weights_7_addr, align 1

]]></Node>
<StgValue><ssdm name="l3_weights_7_load"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="6">
<![CDATA[
l3_mat_mul_outer:55  %l3_weights_8_load = load i8* %l3_weights_8_addr, align 1

]]></Node>
<StgValue><ssdm name="l3_weights_8_load"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="6">
<![CDATA[
l3_mat_mul_outer:61  %l3_weights_9_load = load i8* %l3_weights_9_addr, align 1

]]></Node>
<StgValue><ssdm name="l3_weights_9_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l3_mat_mul_outer:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln159"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l3_mat_mul_outer:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l3_mat_mul_outer:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln160"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="16">
<![CDATA[
l3_mat_mul_outer:5  %sext_ln166 = sext i16 %tmp_19 to i24

]]></Node>
<StgValue><ssdm name="sext_ln166"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="8">
<![CDATA[
l3_mat_mul_outer:8  %sext_ln166_1 = sext i8 %l3_weights_0_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln166_1"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l3_mat_mul_outer:9  %mul_ln166 = mul i24 %sext_ln166, %sext_ln166_1

]]></Node>
<StgValue><ssdm name="mul_ln166"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="24">
<![CDATA[
l3_mat_mul_outer:10  %sext_ln166_2 = sext i24 %mul_ln166 to i32

]]></Node>
<StgValue><ssdm name="sext_ln166_2"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l3_mat_mul_outer:11  %l3_out_buffer_0 = add nsw i32 %sext_ln166_2, %l3_out_buffer_0_2_15

]]></Node>
<StgValue><ssdm name="l3_out_buffer_0"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="8">
<![CDATA[
l3_mat_mul_outer:14  %sext_ln166_3 = sext i8 %l3_weights_1_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln166_3"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l3_mat_mul_outer:15  %mul_ln166_1 = mul i24 %sext_ln166, %sext_ln166_3

]]></Node>
<StgValue><ssdm name="mul_ln166_1"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="24">
<![CDATA[
l3_mat_mul_outer:16  %sext_ln166_4 = sext i24 %mul_ln166_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln166_4"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l3_mat_mul_outer:17  %l3_out_buffer_1 = add nsw i32 %sext_ln166_4, %l3_out_buffer_1_2

]]></Node>
<StgValue><ssdm name="l3_out_buffer_1"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="8">
<![CDATA[
l3_mat_mul_outer:20  %sext_ln166_5 = sext i8 %l3_weights_2_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln166_5"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l3_mat_mul_outer:21  %mul_ln166_2 = mul i24 %sext_ln166, %sext_ln166_5

]]></Node>
<StgValue><ssdm name="mul_ln166_2"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="24">
<![CDATA[
l3_mat_mul_outer:22  %sext_ln166_6 = sext i24 %mul_ln166_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln166_6"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l3_mat_mul_outer:23  %l3_out_buffer_2 = add nsw i32 %sext_ln166_6, %l3_out_buffer_2_2

]]></Node>
<StgValue><ssdm name="l3_out_buffer_2"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="24" op_0_bw="8">
<![CDATA[
l3_mat_mul_outer:26  %sext_ln166_7 = sext i8 %l3_weights_3_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln166_7"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l3_mat_mul_outer:27  %mul_ln166_3 = mul i24 %sext_ln166, %sext_ln166_7

]]></Node>
<StgValue><ssdm name="mul_ln166_3"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="24">
<![CDATA[
l3_mat_mul_outer:28  %sext_ln166_8 = sext i24 %mul_ln166_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln166_8"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l3_mat_mul_outer:29  %l3_out_buffer_3 = add nsw i32 %sext_ln166_8, %l3_out_buffer_3_2

]]></Node>
<StgValue><ssdm name="l3_out_buffer_3"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="8">
<![CDATA[
l3_mat_mul_outer:32  %sext_ln166_9 = sext i8 %l3_weights_4_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln166_9"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l3_mat_mul_outer:33  %mul_ln166_4 = mul i24 %sext_ln166, %sext_ln166_9

]]></Node>
<StgValue><ssdm name="mul_ln166_4"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="24">
<![CDATA[
l3_mat_mul_outer:34  %sext_ln166_10 = sext i24 %mul_ln166_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln166_10"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l3_mat_mul_outer:35  %l3_out_buffer_4 = add nsw i32 %sext_ln166_10, %l3_out_buffer_4_2

]]></Node>
<StgValue><ssdm name="l3_out_buffer_4"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="8">
<![CDATA[
l3_mat_mul_outer:38  %sext_ln166_11 = sext i8 %l3_weights_5_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln166_11"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l3_mat_mul_outer:39  %mul_ln166_5 = mul i24 %sext_ln166, %sext_ln166_11

]]></Node>
<StgValue><ssdm name="mul_ln166_5"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="24">
<![CDATA[
l3_mat_mul_outer:40  %sext_ln166_12 = sext i24 %mul_ln166_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln166_12"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l3_mat_mul_outer:41  %l3_out_buffer_5 = add nsw i32 %sext_ln166_12, %l3_out_buffer_5_2

]]></Node>
<StgValue><ssdm name="l3_out_buffer_5"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="24" op_0_bw="8">
<![CDATA[
l3_mat_mul_outer:44  %sext_ln166_13 = sext i8 %l3_weights_6_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln166_13"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l3_mat_mul_outer:45  %mul_ln166_6 = mul i24 %sext_ln166, %sext_ln166_13

]]></Node>
<StgValue><ssdm name="mul_ln166_6"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="24">
<![CDATA[
l3_mat_mul_outer:46  %sext_ln166_14 = sext i24 %mul_ln166_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln166_14"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l3_mat_mul_outer:47  %l3_out_buffer_6 = add nsw i32 %sext_ln166_14, %l3_out_buffer_6_2

]]></Node>
<StgValue><ssdm name="l3_out_buffer_6"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="8">
<![CDATA[
l3_mat_mul_outer:50  %sext_ln166_15 = sext i8 %l3_weights_7_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln166_15"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l3_mat_mul_outer:51  %mul_ln166_7 = mul i24 %sext_ln166, %sext_ln166_15

]]></Node>
<StgValue><ssdm name="mul_ln166_7"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="24">
<![CDATA[
l3_mat_mul_outer:52  %sext_ln166_16 = sext i24 %mul_ln166_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln166_16"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l3_mat_mul_outer:53  %l3_out_buffer_7 = add nsw i32 %sext_ln166_16, %l3_out_buffer_7_2

]]></Node>
<StgValue><ssdm name="l3_out_buffer_7"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="8">
<![CDATA[
l3_mat_mul_outer:56  %sext_ln166_17 = sext i8 %l3_weights_8_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln166_17"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l3_mat_mul_outer:57  %mul_ln166_8 = mul i24 %sext_ln166, %sext_ln166_17

]]></Node>
<StgValue><ssdm name="mul_ln166_8"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="24">
<![CDATA[
l3_mat_mul_outer:58  %sext_ln166_18 = sext i24 %mul_ln166_8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln166_18"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l3_mat_mul_outer:59  %l3_out_buffer_8 = add nsw i32 %sext_ln166_18, %l3_out_buffer_8_2

]]></Node>
<StgValue><ssdm name="l3_out_buffer_8"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="8">
<![CDATA[
l3_mat_mul_outer:62  %sext_ln166_19 = sext i8 %l3_weights_9_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln166_19"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l3_mat_mul_outer:63  %mul_ln166_9 = mul i24 %sext_ln166, %sext_ln166_19

]]></Node>
<StgValue><ssdm name="mul_ln166_9"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="24">
<![CDATA[
l3_mat_mul_outer:64  %sext_ln166_20 = sext i24 %mul_ln166_9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln166_20"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l3_mat_mul_outer:65  %l3_out_buffer_9 = add nsw i32 %sext_ln166_20, %l3_out_buffer_9_2_14

]]></Node>
<StgValue><ssdm name="l3_out_buffer_9"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l3_mat_mul_outer:66  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str14, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
l3_mat_mul_outer:67  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %i2_0 = phi i4 [ %i_2, %l3_write_end ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i2_0"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln171 = icmp eq i4 %i2_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln171"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %i_2 = add i4 %i2_0, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln171, label %2, label %l3_write_begin

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l3_write_begin:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln172"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l3_write_begin:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l3_write_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln173"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
l3_write_begin:3  switch i4 %i2_0, label %branch9 [
    i4 0, label %l3_write_end
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
  ]

]]></Node>
<StgValue><ssdm name="switch_ln174"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="i2_0" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
branch8:0  br label %l3_write_end

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="i2_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
branch7:0  br label %l3_write_end

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="i2_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
branch6:0  br label %l3_write_end

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="i2_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
branch5:0  br label %l3_write_end

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="i2_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
branch4:0  br label %l3_write_end

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="i2_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
branch3:0  br label %l3_write_end

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="i2_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
branch2:0  br label %l3_write_end

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="i2_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
branch1:0  br label %l3_write_end

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="i2_0" val="!0"/>
<literal name="i2_0" val="!1"/>
<literal name="i2_0" val="!2"/>
<literal name="i2_0" val="!3"/>
<literal name="i2_0" val="!4"/>
<literal name="i2_0" val="!5"/>
<literal name="i2_0" val="!6"/>
<literal name="i2_0" val="!7"/>
<literal name="i2_0" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
branch9:0  br label %l3_write_end

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0">
<![CDATA[
l3_write_end:0  %tmp = phi i32 [ %l3_out_buffer_1_2, %branch1 ], [ %l3_out_buffer_2_2, %branch2 ], [ %l3_out_buffer_3_2, %branch3 ], [ %l3_out_buffer_4_2, %branch4 ], [ %l3_out_buffer_5_2, %branch5 ], [ %l3_out_buffer_6_2, %branch6 ], [ %l3_out_buffer_7_2, %branch7 ], [ %l3_out_buffer_8_2, %branch8 ], [ %l3_out_buffer_9_2_14, %branch9 ], [ %l3_out_buffer_0_2_15, %l3_write_begin ]

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
l3_write_end:1  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %l3_out_V, i32 %tmp)

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l3_write_end:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str16, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
l3_write_end:3  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln176"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
