[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/LocalScopeAssign/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 64
LIB: work
FILE: ${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv
n<> u<63> t<Top_level_rule> c<1> l<1:1> el<9:1>
  n<> u<1> t<Null_rule> p<63> s<62> l<1:1>
  n<> u<62> t<Source_text> p<63> c<5> l<1:1> el<8:10>
    n<> u<5> t<Description> p<62> c<4> s<61> l<1:1> el<1:22>
      n<> u<4> t<Top_directives> p<5> c<3> l<1:1> el<1:22>
        n<> u<3> t<Default_nettype_directive> p<4> c<2> l<1:1> el<1:22>
          n<none> u<2> t<STRING_CONST> p<3> l<1:18> el<1:22>
    n<> u<61> t<Description> p<62> c<60> l<3:1> el<8:10>
      n<> u<60> t<Module_declaration> p<61> c<22> l<3:1> el<8:10>
        n<> u<22> t<Module_nonansi_header> p<60> c<6> s<41> l<3:1> el<3:37>
          n<module> u<6> t<Module_keyword> p<22> s<7> l<3:1> el<3:7>
          n<module_scope_Example> u<7> t<STRING_CONST> p<22> s<8> l<3:8> el<3:28>
          n<> u<8> t<Package_import_declaration_list> p<22> s<21> l<3:28> el<3:28>
          n<> u<21> t<Port_list> p<22> c<14> l<3:28> el<3:36>
            n<> u<14> t<Port> p<21> c<13> s<20> l<3:29> el<3:31>
              n<> u<13> t<Port_expression> p<14> c<12> l<3:29> el<3:31>
                n<> u<12> t<Port_reference> p<13> c<9> l<3:29> el<3:31>
                  n<o1> u<9> t<STRING_CONST> p<12> s<11> l<3:29> el<3:31>
                  n<> u<11> t<Constant_select> p<12> c<10> l<3:31> el<3:31>
                    n<> u<10> t<Constant_bit_select> p<11> l<3:31> el<3:31>
            n<> u<20> t<Port> p<21> c<19> l<3:33> el<3:35>
              n<> u<19> t<Port_expression> p<20> c<18> l<3:33> el<3:35>
                n<> u<18> t<Port_reference> p<19> c<15> l<3:33> el<3:35>
                  n<o2> u<15> t<STRING_CONST> p<18> s<17> l<3:33> el<3:35>
                  n<> u<17> t<Constant_select> p<18> c<16> l<3:35> el<3:35>
                    n<> u<16> t<Constant_bit_select> p<17> l<3:35> el<3:35>
        n<> u<41> t<Module_item> p<60> c<40> s<58> l<4:4> el<4:30>
          n<> u<40> t<Port_declaration> p<41> c<39> l<4:4> el<4:29>
            n<> u<39> t<Output_declaration> p<40> c<35> l<4:4> el<4:29>
              n<> u<35> t<Net_port_type> p<39> c<23> s<38> l<4:11> el<4:22>
                n<> u<23> t<NetType_Wire> p<35> s<34> l<4:11> el<4:15>
                n<> u<34> t<Data_type_or_implicit> p<35> c<33> l<4:16> el<4:22>
                  n<> u<33> t<Packed_dimension> p<34> c<32> l<4:16> el<4:22>
                    n<> u<32> t<Constant_range> p<33> c<27> l<4:17> el<4:21>
                      n<> u<27> t<Constant_expression> p<32> c<26> s<31> l<4:17> el<4:19>
                        n<> u<26> t<Constant_primary> p<27> c<25> l<4:17> el<4:19>
                          n<> u<25> t<Primary_literal> p<26> c<24> l<4:17> el<4:19>
                            n<31> u<24> t<INT_CONST> p<25> l<4:17> el<4:19>
                      n<> u<31> t<Constant_expression> p<32> c<30> l<4:20> el<4:21>
                        n<> u<30> t<Constant_primary> p<31> c<29> l<4:20> el<4:21>
                          n<> u<29> t<Primary_literal> p<30> c<28> l<4:20> el<4:21>
                            n<0> u<28> t<INT_CONST> p<29> l<4:20> el<4:21>
              n<> u<38> t<Port_identifier_list> p<39> c<36> l<4:23> el<4:29>
                n<o1> u<36> t<STRING_CONST> p<38> s<37> l<4:23> el<4:25>
                n<o2> u<37> t<STRING_CONST> p<38> l<4:27> el<4:29>
        n<> u<58> t<Module_item> p<60> c<57> s<59> l<7:4> el<7:40>
          n<> u<57> t<Non_port_module_item> p<58> c<56> l<7:4> el<7:40>
            n<> u<56> t<Module_or_generate_item> p<57> c<55> l<7:4> el<7:40>
              n<> u<55> t<Module_common_item> p<56> c<54> l<7:4> el<7:40>
                n<> u<54> t<Continuous_assign> p<55> c<53> l<7:4> el<7:40>
                  n<> u<53> t<Net_assignment_list> p<54> c<52> l<7:11> el<7:39>
                    n<> u<52> t<Net_assignment> p<53> c<47> l<7:11> el<7:39>
                      n<> u<47> t<Net_lvalue> p<52> c<43> s<51> l<7:11> el<7:34>
                        n<> u<43> t<Ps_or_hierarchical_identifier> p<47> c<42> s<46> l<7:11> el<7:31>
                          n<module_scope_Example> u<42> t<STRING_CONST> p<43> l<7:11> el<7:31>
                        n<> u<46> t<Constant_select> p<47> c<44> l<7:31> el<7:34>
                          n<o2> u<44> t<STRING_CONST> p<46> s<45> l<7:32> el<7:34>
                          n<> u<45> t<Constant_bit_select> p<46> l<7:35> el<7:35>
                      n<> u<51> t<Expression> p<52> c<50> l<7:37> el<7:39>
                        n<> u<50> t<Primary> p<51> c<49> l<7:37> el<7:39>
                          n<> u<49> t<Primary_literal> p<50> c<48> l<7:37> el<7:39>
                            n<v2> u<48> t<STRING_CONST> p<49> l<7:37> el<7:39>
        n<> u<59> t<ENDMODULE> p<60> l<8:1> el<8:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv:3:1: No timescale set for "module_scope_Example".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv:3:1: Compile module "work@module_scope_Example".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               8
ContAssign                                             1
Design                                                 1
HierPath                                               1
LogicNet                                               2
LogicTypespec                                          4
Module                                                 1
Port                                                   2
Range                                                  4
RefObj                                                 3
RefTypespec                                            4
=== UHDM Object Stats End ===
[ERR:UH0734] ${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv:7:37: Failed to bind object: "id: 7, name: v2".
[ERR:EL0535] ${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv:7:37: Illegal implicit net "id:7, name: v2".
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/LocalScopeAssign/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv, line:3:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@module_scope_Example
  |vpiTypedef:
  \_LogicTypespec: , line:4:11, endln:4:22
    |vpiParent:
    \_Module: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv, line:3:1, endln:8:10
    |vpiRange:
    \_Range: , line:4:16, endln:4:22
      |vpiParent:
      \_LogicTypespec: , line:4:11, endln:4:22
      |vpiLeftRange:
      \_Constant: , line:4:17, endln:4:19
        |vpiParent:
        \_Range: , line:4:16, endln:4:22
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:20, endln:4:21
        |vpiParent:
        \_Range: , line:4:16, endln:4:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:4:11, endln:4:22
    |vpiParent:
    \_Module: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv, line:3:1, endln:8:10
    |vpiRange:
    \_Range: , line:4:16, endln:4:22
      |vpiParent:
      \_LogicTypespec: , line:4:11, endln:4:22
      |vpiLeftRange:
      \_Constant: , line:4:17, endln:4:19
        |vpiParent:
        \_Range: , line:4:16, endln:4:22
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:20, endln:4:21
        |vpiParent:
        \_Range: , line:4:16, endln:4:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:4:11, endln:4:22
    |vpiParent:
    \_Module: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv, line:3:1, endln:8:10
    |vpiRange:
    \_Range: , line:4:16, endln:4:22
      |vpiParent:
      \_LogicTypespec: , line:4:11, endln:4:22
      |vpiLeftRange:
      \_Constant: , line:4:17, endln:4:19
        |vpiParent:
        \_Range: , line:4:16, endln:4:22
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:20, endln:4:21
        |vpiParent:
        \_Range: , line:4:16, endln:4:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:4:11, endln:4:22
    |vpiParent:
    \_Module: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv, line:3:1, endln:8:10
    |vpiRange:
    \_Range: , line:4:16, endln:4:22
      |vpiParent:
      \_LogicTypespec: , line:4:11, endln:4:22
      |vpiLeftRange:
      \_Constant: , line:4:17, endln:4:19
        |vpiParent:
        \_Range: , line:4:16, endln:4:22
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:20, endln:4:21
        |vpiParent:
        \_Range: , line:4:16, endln:4:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:11, endln:4:22
  |vpiImportTypespec:
  \_LogicNet: (work@module_scope_Example.o1), line:3:29, endln:3:31
    |vpiParent:
    \_Module: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv, line:3:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@module_scope_Example.o1), line:4:11, endln:4:15
      |vpiParent:
      \_LogicNet: (work@module_scope_Example.o1), line:3:29, endln:3:31
      |vpiFullName:work@module_scope_Example.o1
      |vpiActual:
      \_LogicTypespec: , line:4:11, endln:4:22
    |vpiName:o1
    |vpiFullName:work@module_scope_Example.o1
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:11, endln:4:22
  |vpiImportTypespec:
  \_LogicNet: (work@module_scope_Example.o2), line:3:33, endln:3:35
    |vpiParent:
    \_Module: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv, line:3:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@module_scope_Example.o2), line:4:11, endln:4:15
      |vpiParent:
      \_LogicNet: (work@module_scope_Example.o2), line:3:33, endln:3:35
      |vpiFullName:work@module_scope_Example.o2
      |vpiActual:
      \_LogicTypespec: , line:4:11, endln:4:22
    |vpiName:o2
    |vpiFullName:work@module_scope_Example.o2
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:11, endln:4:22
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:11, endln:4:22
  |vpiDefName:work@module_scope_Example
  |vpiNet:
  \_LogicNet: (work@module_scope_Example.o1), line:3:29, endln:3:31
  |vpiNet:
  \_LogicNet: (work@module_scope_Example.o2), line:3:33, endln:3:35
  |vpiPort:
  \_Port: (o1), line:3:29, endln:3:31
    |vpiParent:
    \_Module: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv, line:3:1, endln:8:10
    |vpiName:o1
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@module_scope_Example.o1), line:4:11, endln:4:15
      |vpiParent:
      \_Port: (o1), line:3:29, endln:3:31
      |vpiFullName:work@module_scope_Example.o1
      |vpiActual:
      \_LogicTypespec: , line:4:11, endln:4:22
  |vpiPort:
  \_Port: (o2), line:3:33, endln:3:35
    |vpiParent:
    \_Module: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv, line:3:1, endln:8:10
    |vpiName:o2
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@module_scope_Example.o2), line:4:11, endln:4:15
      |vpiParent:
      \_Port: (o2), line:3:33, endln:3:35
      |vpiFullName:work@module_scope_Example.o2
      |vpiActual:
      \_LogicTypespec: , line:4:11, endln:4:22
  |vpiContAssign:
  \_ContAssign: , line:7:11, endln:7:39
    |vpiParent:
    \_Module: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv, line:3:1, endln:8:10
    |vpiRhs:
    \_RefObj: (work@module_scope_Example.v2), line:7:37, endln:7:39
      |vpiParent:
      \_ContAssign: , line:7:11, endln:7:39
      |vpiName:v2
      |vpiFullName:work@module_scope_Example.v2
    |vpiLhs:
    \_HierPath: (module_scope_Example.o2), line:7:31, endln:7:34
      |vpiParent:
      \_ContAssign: , line:7:11, endln:7:39
      |vpiActual:
      \_RefObj: (module_scope_Example), line:7:31, endln:7:34
        |vpiParent:
        \_HierPath: (module_scope_Example.o2), line:7:31, endln:7:34
        |vpiName:module_scope_Example
        |vpiActual:
        \_Module: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv, line:3:1, endln:8:10
      |vpiActual:
      \_RefObj: (o2), line:7:32, endln:7:34
        |vpiParent:
        \_HierPath: (module_scope_Example.o2), line:7:31, endln:7:34
        |vpiName:o2
        |vpiActual:
        \_LogicNet: (work@module_scope_Example.o2), line:3:33, endln:3:35
      |vpiName:module_scope_Example.o2
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 1
[   NOTE] : 0
