Starting shell in Topographical mode...
Initializing gui preferences from file  /home/userdata/21mvd0086/.synopsys_dv_prefs.tcl
dc_shell> source phy_synth_script_18_April_FF.tcl
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/synopsys/SAED14nm_EDK/stdcell_hvt/milkyway/saed14nm_hvt_1p9m (MWLIBP-300)
Warning: Inconsistent Data for Contact Code 33
        Main Library (MY_DESIGN_LIB_PROCESSOR)| Reference Library (saed14nm_hvt_1p9m)
        Lower Layer     M2 (40, 2)        |     M2 (60, 2)
        Upper Layer     M3 (2, 40)        |     M3 (2, 60)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 1
        Main Library (MY_DESIGN_LIB_PROCESSOR)| Reference Library (saed14nm_hvt_1p9m)
        Lower Layer     M1 (40, 2)        |     M1 (60, 2)
        Upper Layer     M2 (2, 40)        |     M2 (2, 60)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/synopsys/SAED14nm_EDK/stdcell_rvt/milkyway/saed14nm_rvt_1p9m (MWLIBP-300)
Warning: Inconsistent Data for Contact Code 33
        Main Library (MY_DESIGN_LIB_PROCESSOR)| Reference Library (saed14nm_rvt_1p9m)
        Lower Layer     M2 (40, 2)        |     M2 (60, 2)
        Upper Layer     M3 (2, 40)        |     M3 (2, 60)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 1
        Main Library (MY_DESIGN_LIB_PROCESSOR)| Reference Library (saed14nm_rvt_1p9m)
        Lower Layer     M1 (40, 2)        |     M1 (60, 2)
        Upper Layer     M2 (2, 40)        |     M2 (2, 60)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/synopsys/SAED14nm_EDK/stdcell_lvt/milkyway/saed14nm_lvt_1p9m (MWLIBP-300)
Warning: Inconsistent Data for Contact Code 33
        Main Library (MY_DESIGN_LIB_PROCESSOR)| Reference Library (saed14nm_lvt_1p9m)
        Lower Layer     M2 (40, 2)        |     M2 (60, 2)
        Upper Layer     M3 (2, 40)        |     M3 (2, 60)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 1
        Main Library (MY_DESIGN_LIB_PROCESSOR)| Reference Library (saed14nm_lvt_1p9m)
        Lower Layer     M1 (40, 2)        |     M1 (60, 2)
        Upper Layer     M2 (2, 40)        |     M2 (2, 60)       (MWLIBP-324)
Error: The check_library command failed to run. Check the installation of Library Compiler. (LCSH-3)

Sanity check for TLU+ vs MW-Tech files:
 max_tlu+: /home/synopsys/SAED14nm_EDK/tech/star_rc/max/saed14nm_1p9m_Cmax.tluplus
 min_tlu+: /home/synopsys/SAED14nm_EDK/tech/star_rc/min/saed14nm_1p9m_Cmin.tluplus
 mapping_file: /home/synopsys/SAED14nm_EDK/tech/star_rc/saed14nm_tf_itf_tluplus.map
 max_emul_tlu+: **NONE**
 min_emul_tlu+: **NONE**
 MW design lib: MY_DESIGN_LIB_PROCESSOR

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
Info: WMIN of layer M8 is not consistent!
Warning: minSpacing value of layer "M1" (metal1) does not match : ITF (0.040) vs MW-tech (0.026). (TLUP-005)
Warning: minSpacing value of layer "M2" (metal2) does not match : ITF (0.040) vs MW-tech (0.026). (TLUP-005)
Warning: minSpacing value of layer "M3" (metal3) does not match : ITF (0.040) vs MW-tech (0.026). (TLUP-005)
----------------- Check Ends ------------------
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_tt0p6v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_tt0p8v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ff0p7v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ff0p88v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ss0p6v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ss0p72v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ss0p6vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ss0p72vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ff0p7vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ff0p88vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_tt0p6vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_tt0p8vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ss0p6v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ss0p72v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ff0p7v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ff0p88v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_tt0p8v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_tt0p6vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_tt0p8vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ff0p7vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ff0p88vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ss0p6vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ss0p72vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ss0p6vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ss0p72vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ff0p7vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ff0p88vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_tt0p6vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_tt0p8vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_tt0p6v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_tt0p8v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ff0p7v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ff0p88v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ss0p6v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ss0p72v125c.db'
Loading db file '/home/synopsys/installs/syn/O-2018.06-SP4/libraries/syn/gtech.db'
Loading db file '/home/synopsys/installs/syn/O-2018.06-SP4/libraries/syn/standard.sldb'
Information: linking reference library : /home/synopsys/SAED14nm_EDK/stdcell_hvt/milkyway/saed14nm_hvt_1p9m. (PSYN-878)
Information: linking reference library : /home/synopsys/SAED14nm_EDK/stdcell_rvt/milkyway/saed14nm_rvt_1p9m. (PSYN-878)
Information: linking reference library : /home/synopsys/SAED14nm_EDK/stdcell_lvt/milkyway/saed14nm_lvt_1p9m. (PSYN-878)
  Loading link library 'saed14rvt_tt0p6v125c'
  Loading link library 'saed14rvt_tt0p8v125c'
  Loading link library 'saed14rvt_ff0p7v125c'
  Loading link library 'saed14rvt_ff0p88v125c'
  Loading link library 'saed14rvt_ss0p6v125c'
  Loading link library 'saed14rvt_ss0p72v125c'
  Loading link library 'saed14rvt_ss0p6vm40c'
  Loading link library 'saed14rvt_ss0p72vm40c'
  Loading link library 'saed14rvt_ff0p7vm40c'
  Loading link library 'saed14rvt_ff0p88vm40c'
  Loading link library 'saed14rvt_tt0p6vm40c'
  Loading link library 'saed14rvt_tt0p8vm40c'
  Loading link library 'saed14hvt_ss0p6v125c'
  Loading link library 'saed14hvt_ss0p72v125c'
  Loading link library 'saed14hvt_ff0p7v125c'
  Loading link library 'saed14hvt_ff0p88v125c'
  Loading link library 'saed14hvt_tt0p8v125c'
  Loading link library 'saed14hvt_tt0p6vm40c'
  Loading link library 'saed14hvt_tt0p8vm40c'
  Loading link library 'saed14hvt_ff0p7vm40c'
  Loading link library 'saed14hvt_ff0p88vm40c'
  Loading link library 'saed14hvt_ss0p6vm40c'
  Loading link library 'saed14hvt_ss0p72vm40c'
  Loading link library 'saed14lvt_ss0p6vm40c'
  Loading link library 'saed14lvt_ss0p72vm40c'
  Loading link library 'saed14lvt_ff0p7vm40c'
  Loading link library 'saed14lvt_ff0p88vm40c'
  Loading link library 'saed14lvt_tt0p6vm40c'
  Loading link library 'saed14lvt_tt0p8vm40c'
  Loading link library 'saed14lvt_tt0p6v125c'
  Loading link library 'saed14lvt_tt0p8v125c'
  Loading link library 'saed14lvt_ff0p7v125c'
  Loading link library 'saed14lvt_ff0p88v125c'
  Loading link library 'saed14lvt_ss0p6v125c'
  Loading link library 'saed14lvt_ss0p72v125c'
  Loading link library 'gtech'
Loading verilog file '/home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis/DC_Topofraphical_Physical/dc_topo/controller_12_april.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis/DC_Topofraphical_Physical/dc_topo/controller_12_april.v

Statistics for case statements in always block at line 55 in file
        '/home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis/DC_Topofraphical_Physical/dc_topo/controller_12_april.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            57            |    auto/auto     |
|            61            |    auto/auto     |
|            71            |    auto/auto     |
|            80            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 92 in file
        '/home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis/DC_Topofraphical_Physical/dc_topo/controller_12_april.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            94            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine controller_new line 37 in file
                '/home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis/DC_Topofraphical_Physical/dc_topo/controller_12_april.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       PS_reg        | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine controller_new line 46 in file
                '/home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis/DC_Topofraphical_Physical/dc_topo/controller_12_april.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     opcode_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine controller_new line 92 in file
                '/home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis/DC_Topofraphical_Physical/dc_topo/controller_12_april.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|      R7out_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      R5out_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      IRin_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|       LdG_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|       LdA_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      LdR7_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      LdR6_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      LdR5_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      LdR4_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      LdR3_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      LdR2_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      LdR1_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      LdR0_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      R6out_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      Gout_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|       IR_reg        | Latch |   9   |  Y  | N  | N  | N  | -  | -  | -  |
|      Done_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     Add_sub_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     DINout_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      R0out_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      R1out_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      R2out_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      R3out_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      R4out_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Current design is now '/home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis/DC_Topofraphical_Physical/dc_topo/controller_new.db:controller_new'
Loaded 1 design.
Current design is 'controller_new'.
Information: linking reference library : /home/synopsys/SAED14nm_EDK/stdcell_hvt/milkyway/saed14nm_hvt_1p9m. (PSYN-878)
Information: linking reference library : /home/synopsys/SAED14nm_EDK/stdcell_rvt/milkyway/saed14nm_rvt_1p9m. (PSYN-878)
Information: linking reference library : /home/synopsys/SAED14nm_EDK/stdcell_lvt/milkyway/saed14nm_lvt_1p9m. (PSYN-878)
Loading verilog file '/home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis/DC_Topofraphical_Physical/dc_topo/Datapath_path_work_version_2.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis/DC_Topofraphical_Physical/dc_topo/Datapath_path_work_version_2.v

Inferred memory devices in process
        in routine mux_10to1 line 43 in file
                '/home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis/DC_Topofraphical_Physical/dc_topo/Datapath_path_work_version_2.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|       Bus_reg       | Latch |   9   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
        in routine Register line 77 in file
                '/home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis/DC_Topofraphical_Physical/dc_topo/Datapath_path_work_version_2.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      dout_reg       | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine reg_G line 106 in file
                '/home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis/DC_Topofraphical_Physical/dc_topo/Datapath_path_work_version_2.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Z_reg        | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis/DC_Topofraphical_Physical/dc_topo/datapath_register_array.db:datapath_register_array'
Loaded 12 designs.
Current design is 'datapath_register_array'.
Information: linking reference library : /home/synopsys/SAED14nm_EDK/stdcell_hvt/milkyway/saed14nm_hvt_1p9m. (PSYN-878)
Information: linking reference library : /home/synopsys/SAED14nm_EDK/stdcell_rvt/milkyway/saed14nm_rvt_1p9m. (PSYN-878)
Information: linking reference library : /home/synopsys/SAED14nm_EDK/stdcell_lvt/milkyway/saed14nm_lvt_1p9m. (PSYN-878)
Loading verilog file '/home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis/DC_Topofraphical_Physical/dc_topo/Decoders.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis/DC_Topofraphical_Physical/dc_topo/Decoders.v

Statistics for case statements in always block at line 5 in file
        '/home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis/DC_Topofraphical_Physical/dc_topo/Decoders.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            7             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis/DC_Topofraphical_Physical/dc_topo/dec3to8.db:dec3to8'
Loaded 2 designs.
Current design is 'dec3to8'.
Information: linking reference library : /home/synopsys/SAED14nm_EDK/stdcell_hvt/milkyway/saed14nm_hvt_1p9m. (PSYN-878)
Information: linking reference library : /home/synopsys/SAED14nm_EDK/stdcell_rvt/milkyway/saed14nm_rvt_1p9m. (PSYN-878)
Information: linking reference library : /home/synopsys/SAED14nm_EDK/stdcell_lvt/milkyway/saed14nm_lvt_1p9m. (PSYN-878)
Loading verilog file '/home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis/DC_Topofraphical_Physical/dc_topo/Simple_Processor_Top_Module.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis/DC_Topofraphical_Physical/dc_topo/Simple_Processor_Top_Module.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis/DC_Topofraphical_Physical/dc_topo/simple_processor_Top.db:simple_processor_Top'
Loaded 1 design.
Current design is 'simple_processor_Top'.
Current design is 'simple_processor_Top'.

  Linking design 'simple_processor_Top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (16 designs)              /home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis/DC_Topofraphical_Physical/dc_topo/simple_processor_Top.db, etc
  saed14rvt_tt0p6v125c (library) /home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_tt0p6v125c.db
  saed14rvt_tt0p8v125c (library) /home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_tt0p8v125c.db
  saed14rvt_ff0p7v125c (library) /home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ff0p7v125c.db
  saed14rvt_ff0p88v125c (library) /home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ff0p88v125c.db
  saed14rvt_ss0p6v125c (library) /home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ss0p6v125c.db
  saed14rvt_ss0p72v125c (library) /home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ss0p72v125c.db
  saed14rvt_ss0p6vm40c (library) /home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ss0p6vm40c.db
  saed14rvt_ss0p72vm40c (library) /home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ss0p72vm40c.db
  saed14rvt_ff0p7vm40c (library) /home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ff0p7vm40c.db
  saed14rvt_ff0p88vm40c (library) /home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ff0p88vm40c.db
  saed14rvt_tt0p6vm40c (library) /home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_tt0p6vm40c.db
  saed14rvt_tt0p8vm40c (library) /home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_tt0p8vm40c.db
  saed14hvt_ss0p6v125c (library) /home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ss0p6v125c.db
  saed14hvt_ss0p72v125c (library) /home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ss0p72v125c.db
  saed14hvt_ff0p7v125c (library) /home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ff0p7v125c.db
  saed14hvt_ff0p88v125c (library) /home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ff0p88v125c.db
  saed14hvt_tt0p8v125c (library) /home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_tt0p8v125c.db
  saed14hvt_tt0p6vm40c (library) /home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_tt0p6vm40c.db
  saed14hvt_tt0p8vm40c (library) /home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_tt0p8vm40c.db
  saed14hvt_ff0p7vm40c (library) /home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ff0p7vm40c.db
  saed14hvt_ff0p88vm40c (library) /home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ff0p88vm40c.db
  saed14hvt_ss0p6vm40c (library) /home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ss0p6vm40c.db
  saed14hvt_ss0p72vm40c (library) /home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ss0p72vm40c.db
  saed14lvt_ss0p6vm40c (library) /home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ss0p6vm40c.db
  saed14lvt_ss0p72vm40c (library) /home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ss0p72vm40c.db
  saed14lvt_ff0p7vm40c (library) /home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ff0p7vm40c.db
  saed14lvt_ff0p88vm40c (library) /home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ff0p88vm40c.db
  saed14lvt_tt0p6vm40c (library) /home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_tt0p6vm40c.db
  saed14lvt_tt0p8vm40c (library) /home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_tt0p8vm40c.db
  saed14lvt_tt0p6v125c (library) /home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_tt0p6v125c.db
  saed14lvt_tt0p8v125c (library) /home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_tt0p8v125c.db
  saed14lvt_ff0p7v125c (library) /home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ff0p7v125c.db
  saed14lvt_ff0p88v125c (library) /home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ff0p88v125c.db
  saed14lvt_ss0p6v125c (library) /home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ss0p6v125c.db
  saed14lvt_ss0p72v125c (library) /home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ss0p72v125c.db

 
****************************************
check_design summary:
Version:     O-2018.06-SP4
Date:        Sun May  1 15:21:08 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      6
    Feedthrough (LINT-29)                                           3
    Shorted outputs (LINT-31)                                       1
    Constant outputs (LINT-52)                                      2

Cells                                                               2
    Connected to power or ground (LINT-32)                          2

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Warning: In design 'simple_processor_Top', net 'G2_Datapath/add_top/Cout' driven by pin 'G2_Datapath/add_top/add1/cout' has no loads. (LINT-2)
Warning: In design 'dec3to8_3bit', input port 'W[2]' is connected directly to output port 'Y[2]'. (LINT-29)
Warning: In design 'dec3to8_3bit', input port 'W[1]' is connected directly to output port 'Y[1]'. (LINT-29)
Warning: In design 'dec3to8_3bit', input port 'W[0]' is connected directly to output port 'Y[0]'. (LINT-29)
Warning: In design 'dec3to8', output port 'Y[1]' is connected directly to output port 'Y[0]'. (LINT-31)
Warning: In design 'carry_select_adder_4bit_slice', a pin on submodule 'rca1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cin' is connected to logic 0. 
Warning: In design 'carry_select_adder_4bit_slice', a pin on submodule 'rca2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cin' is connected to logic 1. 
Warning: In design 'dec3to8', output port 'Y[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'dec3to8', output port 'Y[0]' is connected directly to 'logic 0'. (LINT-52)
Information: No preferred routing direction is found for design layer M1. Automatically deriving direction V. (DCT-035)
Information: No preferred routing direction is found for design layer M2. Automatically deriving direction H. (DCT-035)
Information: No preferred routing direction is found for design layer M3. Automatically deriving direction V. (DCT-035)
Information: No preferred routing direction is found for design layer M4. Automatically deriving direction H. (DCT-035)
Information: No preferred routing direction is found for design layer M5. Automatically deriving direction V. (DCT-035)
Information: No preferred routing direction is found for design layer M6. Automatically deriving direction H. (DCT-035)
Information: No preferred routing direction is found for design layer M7. Automatically deriving direction V. (DCT-035)
Information: No preferred routing direction is found for design layer M8. Automatically deriving direction H. (DCT-035)
Information: No preferred routing direction is found for design layer M9. Automatically deriving direction V. (DCT-035)
Information: No preferred routing direction is found for design layer MRDL. Automatically deriving direction H. (DCT-035)
Information: Reading input def file '/home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis/DC_Topofraphical_Physical/dc_topo/floorplan/floorplan.def'. (DEFR-56)
Warning: NAMECASESENSITIVITY always assumed to be ON. (DDEFR-005)
Information: Parsing COMPONENTS section (DDEFR-038)
Information: Completed COMPONENTS section (DDEFR-040)
Information: Parsing PINS section (DDEFR-038)
Information: Completed PINS section (DDEFR-040)
Information: Parsing NETS section (DDEFR-038)
Information: Completed NETS section (DDEFR-040)
Warning: Path group 'CLOCK' has no paths; it will not affect optimization. (UID-281)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Current design is 'simple_processor_Top'.
Current design is 'simple_processor_Top'.
Current design is 'simple_processor_Top'.
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
Bus[0]
Bus[1]
Bus[2]
Bus[3]
Bus[4]
Bus[5]
Bus[6]
Bus[7]
Bus[8]
Done
G1_Controller/Add_sub_reg/data_in
G1_Controller/DINout_reg/data_in
G1_Controller/Done_reg/data_in
G1_Controller/Gout_reg/data_in
G1_Controller/IR_reg[0]/data_in
G1_Controller/IR_reg[1]/data_in
G1_Controller/IR_reg[2]/data_in
G1_Controller/IR_reg[3]/data_in
G1_Controller/IR_reg[4]/data_in
G1_Controller/IR_reg[5]/data_in
G1_Controller/IR_reg[6]/data_in
G1_Controller/IR_reg[7]/data_in
G1_Controller/IR_reg[8]/data_in
G1_Controller/IRin_reg/data_in
G1_Controller/LdA_reg/data_in
G1_Controller/LdG_reg/data_in
G1_Controller/LdR0_reg/data_in
G1_Controller/LdR1_reg/data_in
G1_Controller/LdR2_reg/data_in
G1_Controller/LdR3_reg/data_in
G1_Controller/LdR4_reg/data_in
G1_Controller/LdR5_reg/data_in
G1_Controller/LdR6_reg/data_in
G1_Controller/LdR7_reg/data_in
G1_Controller/R0out_reg/data_in
G1_Controller/R1out_reg/data_in
G1_Controller/R2out_reg/data_in
G1_Controller/R3out_reg/data_in
G1_Controller/R4out_reg/data_in
G1_Controller/R5out_reg/data_in
G1_Controller/R6out_reg/data_in
G1_Controller/R7out_reg/data_in
G1_Controller/opcode_reg[0]/next_state
G1_Controller/opcode_reg[0]/synch_enable
G1_Controller/opcode_reg[1]/next_state
G1_Controller/opcode_reg[1]/synch_enable
G1_Controller/opcode_reg[2]/next_state
G1_Controller/opcode_reg[2]/synch_enable
G2_Datapath/m1/Bus_reg[0]/data_in
G2_Datapath/m1/Bus_reg[1]/data_in
G2_Datapath/m1/Bus_reg[2]/data_in
G2_Datapath/m1/Bus_reg[3]/data_in
G2_Datapath/m1/Bus_reg[4]/data_in
G2_Datapath/m1/Bus_reg[5]/data_in
G2_Datapath/m1/Bus_reg[6]/data_in
G2_Datapath/m1/Bus_reg[7]/data_in
G2_Datapath/m1/Bus_reg[8]/data_in

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Information: Power prediction mode successfully set. (UIO-67)
Loading db file '/home/synopsys/installs/syn/O-2018.06-SP4/libraries/syn/dw_foundation.sldb'
Information: Failed to find dw_foundation.sldb in the user defined search_path, load it from 'Synopsys Root'. (UISN-70)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.

TLU+ File = /home/synopsys/SAED14nm_EDK/tech/star_rc/max/saed14nm_1p9m_Cmax.tluplus
TLU+ File = /home/synopsys/SAED14nm_EDK/tech/star_rc/min/saed14nm_1p9m_Cmin.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
Info: WMIN of layer M8 is not consistent!
Warning: minSpacing value of layer "M1" (metal1) does not match : ITF (0.040) vs MW-tech (0.026). (TLUP-005)
Warning: minSpacing value of layer "M2" (metal2) does not match : ITF (0.040) vs MW-tech (0.026). (TLUP-005)
Warning: minSpacing value of layer "M3" (metal3) does not match : ITF (0.040) vs MW-tech (0.026). (TLUP-005)
----------------- Check Ends ------------------
Warning: Total of 2766 technology library cells with the same names are found. Run '-check_only' with 'compile_ultra' to see more details. (OPT-1434)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN4_V2_4'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN4_V2_2'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN4_V2_1'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN4_V2_0P5'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN2_V2_4'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN2_V2_2'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN2_V2_1'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN2_V2_0P5'. (OPT-914)
Information: Failed to find dw_foundation.sldb in the user defined search_path, load it from 'Synopsys Root'. (UISN-70)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.4 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 9 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 9 instances of design 'Register'. (OPT-1056)
Information: Uniquified 2 instances of design 'carry_select_adder_4bit_slice'. (OPT-1056)
Information: Uniquified 2 instances of design 'mux2X1'. (OPT-1056)
Information: Uniquified 2 instances of design 'mux2X1_1'. (OPT-1056)
Information: Uniquified 4 instances of design 'ripple_carry_4_bit'. (OPT-1056)
Information: Uniquified 17 instances of design 'full_adder'. (OPT-1056)
Information: Uniquified 34 instances of design 'half_adder'. (OPT-1056)
Information: Uniquified 2 instances of design 'dec3to8'. (OPT-1056)
  Simplifying Design 'simple_processor_Top'

Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN4_V2_4'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN4_V2_2'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN4_V2_1'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN4_V2_0P5'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN2_V2_4'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN2_V2_2'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN2_V2_1'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN2_V2_0P5'. (OPT-914)
Warning: Inconsistent library data found for layer M4. (RCEX-018)
Warning: Inconsistent library data found for layer MRDL. (RCEX-018)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.28 0.24 (RCEX-011)
Information: Library Derived Res for layer M1 : 2.9e-06 2.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.32 0.27 (RCEX-011)
Information: Library Derived Res for layer M2 : 2.9e-06 2.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.28 0.24 (RCEX-011)
Information: Library Derived Res for layer M3 : 2.9e-06 2.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.3 0.25 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.37 0.29 (RCEX-011)
Information: Library Derived Res for layer M9 : 4.7e-06 4.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.12 0.12 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.24 0.21 (RCEX-011)
Information: Library Derived Horizontal Res : 1.6e-06 1.6e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.27 0.23 (RCEX-011)
Information: Library Derived Vertical Res : 2.8e-06 2.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.5e-07 3.5e-07 (RCEX-011)
Loaded alib file './alib-52/saed14rvt_ff0p88v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'controller_new'
 Implement Synthetic for 'controller_new'.
  Processing 'mux_10to1'
  Processing 'datapath_register_array'
  Processing 'Register_0'
  Processing 'reg_G'
  Processing 'dec3to8_0'
 Implement Synthetic for 'dec3to8_0'.
  Processing 'simple_processor_Top'
  Processing 'Add_Sub'
  Processing 'carry_select_adder_4bit_slice_1'
  Processing 'carry_select_adder_4bit_slice_0'
  Processing 'csa_9bit'
  Processing 'ripple_carry_4_bit_0'
  Processing 'ripple_carry_4_bit_1'
  Processing 'ripple_carry_4_bit_2'
  Processing 'ripple_carry_4_bit_3'
  Processing 'mux2X1_0'
  Processing 'full_adder_1'
  Processing 'full_adder_3'
  Processing 'full_adder_7'
  Processing 'full_adder_0'
  Processing 'half_adder_2'
  Processing 'half_adder_6'
  Processing 'mux2X1_1_1'
  Processing 'half_adder_0'
  Processing 'half_adder_14'
  Processing 'dec3to8_3bit'
  Processing 'mux2X1_1_0'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'SAEDRVT14_TIE1_PV1ECO_1' in the library 'saed14rvt_ff0p88v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'SAEDRVT14_TIE0_PV1ECO_1' in the library 'saed14rvt_ff0p88v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'SAEDRVT14_TIE1_V1ECO_1' in the library 'saed14rvt_ff0p88v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'SAEDRVT14_TIE1_V1_2' in the library 'saed14rvt_ff0p88v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'SAEDRVT14_TIE1_4' in the library 'saed14rvt_ff0p88v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'SAEDRVT14_TIE0_V1_2' in the library 'saed14rvt_ff0p88v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'SAEDRVT14_TIE0_4' in the library 'saed14rvt_ff0p88v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Removing unused design 'mux2X1_1_0'. (OPT-1055)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:39     254.4      0.00       0.0       0.0                           11677047.0000
    0:00:39     254.4      0.00       0.0       0.0                           11677047.0000
    0:00:39     254.4      0.00       0.0       0.0                           11677047.0000
    0:00:39     254.4      0.00       0.0       0.0                           11677047.0000
    0:00:39     254.4      0.00       0.0       0.0                           11677047.0000
    0:00:39     254.4      0.00       0.0       0.0                           11677047.0000
    0:00:39     254.4      0.00       0.0       0.0                           11677047.0000
    0:00:40     254.1      0.00       0.0       0.0                           11643664.0000
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_tt0p6v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_tt0p8v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ff0p7v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ff0p88v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ss0p6v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ss0p72v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ss0p6vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ss0p72vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ff0p7vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ff0p88vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_tt0p6vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_tt0p8vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ss0p6v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ss0p72v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ff0p7v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ff0p88v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_tt0p8v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_tt0p6vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_tt0p8vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ff0p7vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ff0p88vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ss0p6vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ss0p72vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ss0p6vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ss0p72vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ff0p7vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ff0p88vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_tt0p6vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_tt0p8vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_tt0p6v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_tt0p8v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ff0p7v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ff0p88v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ss0p6v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ss0p72v125c.db'
  Loading design 'simple_processor_Top'
Information: The library cell 'SAEDRVT14_TIE1_PV1ECO_1' in the library 'saed14rvt_ff0p88v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'SAEDRVT14_TIE0_PV1ECO_1' in the library 'saed14rvt_ff0p88v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'SAEDRVT14_TIE1_V1ECO_1' in the library 'saed14rvt_ff0p88v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'SAEDRVT14_TIE1_V1_2' in the library 'saed14rvt_ff0p88v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'SAEDRVT14_TIE1_4' in the library 'saed14rvt_ff0p88v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'SAEDRVT14_TIE0_V1_2' in the library 'saed14rvt_ff0p88v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'SAEDRVT14_TIE0_4' in the library 'saed14rvt_ff0p88v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Warning: Inconsistent library data found for layer M4. (RCEX-018)
Warning: Inconsistent library data found for layer MRDL. (RCEX-018)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.28 0.24 (RCEX-011)
Information: Library Derived Res for layer M1 : 2.9e-06 2.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.32 0.27 (RCEX-011)
Information: Library Derived Res for layer M2 : 2.9e-06 2.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.28 0.24 (RCEX-011)
Information: Library Derived Res for layer M3 : 2.9e-06 2.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.3 0.25 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.37 0.29 (RCEX-011)
Information: Library Derived Res for layer M9 : 4.7e-06 4.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.12 0.12 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.24 0.21 (RCEX-011)
Information: Library Derived Horizontal Res : 1.6e-06 1.6e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.27 0.23 (RCEX-011)
Information: Library Derived Vertical Res : 2.8e-06 2.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.5e-07 3.5e-07 (RCEX-011)

...33%...67%...100% done.


 Collecting Buffer Trees ... Found 46

 Processing Buffer Trees ... 

    [5]  10% ...
    [10]  20% ...
    [15]  30% ...
    [20]  40% ...
    [25]  50% ...
    [30]  60% ...
    [35]  70% ...
    [40]  80% ...
    [45]  90% ...
    [46] 100% Done ...


Information: Automatic high-fanout synthesis deletes 17 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 52 new cells. (PSYN-864)



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:07     271.6      0.00       0.0     209.9                           13873747.0000
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
    0:02:07     271.6      0.00       0.0     209.9                           13093607.0000
    0:02:08     269.6      0.00       0.0     201.7                           11364706.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ------------------------------------
    0:02:08     270.1      0.00       0.0       0.0                           11453140.0000
    0:02:08     270.1      0.00       0.0       0.0                           11453140.0000
    0:02:08     270.1      0.00       0.0       0.0                           11453140.0000
    0:02:08     270.1      0.00       0.0       0.0                           11453140.0000
    0:02:09     270.1      0.00       0.0       0.0                           11453140.0000
    0:02:09     270.1      0.00       0.0       0.0                           11453140.0000
    0:02:09     270.1      0.00       0.0       0.0                           11453140.0000
    0:02:09     270.1      0.00       0.0       0.0                           11453140.0000
    0:02:09     270.1      0.00       0.0       0.0                           11453140.0000
    0:02:09     270.1      0.00       0.0       0.0                           11453140.0000
    0:02:09     270.1      0.00       0.0       0.0                           11453140.0000
    0:02:09     270.1      0.00       0.0       0.0                           11453140.0000
    0:02:09     270.1      0.00       0.0       0.0                           11453140.0000
    0:02:09     270.1      0.00       0.0       0.0                           11453140.0000
    0:02:09     270.1      0.00       0.0       0.0                           11453140.0000
    0:02:09     270.1      0.00       0.0       0.0                           11453140.0000
    0:02:09     270.1      0.00       0.0       0.0                           11453140.0000
    0:02:10     266.5      0.00       0.0       0.0                           10883597.0000


  Beginning High Effort Optimization Phase
  ----------------------------------------


  Beginning Timing Optimization
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:10     266.5      0.00       0.0       0.0                           10883597.0000
    0:02:10     266.5      0.00       0.0       0.0                           10883597.0000
    0:02:10     266.5      0.00       0.0       0.0                           10883597.0000
    0:02:10     266.5      0.00       0.0       0.0                           10883597.0000
    0:02:10     266.5      0.00       0.0       0.0                           10883597.0000


  High Effort Optimization Phase Complete
  ---------------------------------------

Skipping remaining steps due to timing met. Go to finish


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Estimating Clock Tree Power
  ---------------------------
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_tt0p6v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_tt0p8v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ff0p7v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ff0p88v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ss0p6v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ss0p72v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ss0p6vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ss0p72vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ff0p7vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ff0p88vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_tt0p6vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_tt0p8vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ss0p6v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ss0p72v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ff0p7v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ff0p88v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_tt0p8v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_tt0p6vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_tt0p8vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ff0p7vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ff0p88vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ss0p6vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_ss0p72vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ss0p6vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ss0p72vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ff0p7vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ff0p88vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_tt0p6vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_tt0p8vm40c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_tt0p6v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_tt0p8v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ff0p7v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ff0p88v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ss0p6v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_ss0p72v125c.db'
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN4_V2_4'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN4_V2_2'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN4_V2_1'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN4_V2_0P5'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN2_V2_4'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN2_V2_2'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN2_V2_1'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN2_V2_0P5'. (OPT-914)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
 
****************************************
Report : area
Design : simple_processor_Top
Version: O-2018.06-SP4
Date   : Sun May  1 15:24:59 2022
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed14rvt_ff0p88v125c (File: /home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ff0p88v125c.db)

Number of ports:                          930
Number of nets:                          1453
Number of cells:                          639
Number of combinational cells:            423
Number of sequential cells:               138
Number of macros/black boxes:               0
Number of buf/inv:                         71
Number of references:                       4

Combinational area:                155.311200
Buf/Inv area:                       18.026400
Noncombinational area:             116.505598
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                   271.816798
Total area:                 undefined
 
****************************************
Report : power
        -analysis_effort low
Design : simple_processor_Top
Version: O-2018.06-SP4
Date   : Sun May  1 15:24:59 2022
****************************************


Library(s) Used:

    saed14rvt_ff0p88v125c (File: /home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_ff0p88v125c.db)


Operating Conditions: ff0p88v125c   Library: saed14rvt_ff0p88v125c
Wire Load Model Mode: Inactive.


Global Operating Voltage = 0.88 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW

Information: Reporting correlated power. (PWR-620)

  Cell Internal Power  =  17.6944 uW   (24%)
  Net Switching Power  =  54.8992 uW   (76%)
                         ---------
Total Dynamic Power    =  72.5936 uW  (100%)

Cell Leakage Power     =  12.5285 uW

Power Breakdown
---------------

                             Cell        Driven Net  Tot Dynamic      Cell
                             Internal    Switching   Power (uW)       Leakage
Cell                         Power (uW)  Power (uW)  (% Cell/Tot)     Power (pW)
--------------------------------------------------------------------------------
Netlist Power                  12.8539      9.1765   2.203e+01 (58%)  1.054e+07
Estimated Clock Tree Power      4.8405     45.7227   5.056e+01 (10%)  1.985e+06
--------------------------------------------------------------------------------
Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register          11.6721            0.5610        4.0902e+06           16.3233  (  50.11%)
sequential         0.6718            1.0289        1.2890e+06            2.9896  (   9.18%)
combinational      0.5100            7.5867        5.1647e+06           13.2614  (  40.71%)
--------------------------------------------------------------------------------------------------
Total             12.8539 uW         9.1765 uW     1.0544e+07 pW        32.5744 uW
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : simple_processor_Top
Version: O-2018.06-SP4
Date   : Sun May  1 15:25:41 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ff0p88v125c   Library: saed14rvt_ff0p88v125c
Wire Load Model Mode: Inactive.

  Startpoint: Resetn (input port clocked by clock)
  Endpoint: G2_Datapath/A5/dout_reg[8]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: INPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    1.00       3.00 r
  Resetn (in)                                             0.00       3.00 r
  G2_Datapath/IN61 (datapath_register_array)              0.00       3.00 r
  G2_Datapath/U4/X (SAEDRVT14_BUF_ECO_1)                  0.12 *     3.12 r
  G2_Datapath/A5/rst (Register_0)                         0.00       3.12 r
  G2_Datapath/A5/U4/X (SAEDRVT14_AO32_U_0P5)              0.07 *     3.19 r
  G2_Datapath/A5/dout_reg[8]/D (SAEDRVT14_FDP_V2LP_1)     0.00 *     3.19 r
  data arrival time                                                  3.19

  clock clock (rise edge)                                10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -0.15      11.85
  G2_Datapath/A5/dout_reg[8]/CK (SAEDRVT14_FDP_V2LP_1)
                                                          0.00      11.85 r
  library setup time                                     -0.01      11.84
  data required time                                                11.84
  --------------------------------------------------------------------------
  data required time                                                11.84
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                        8.65


  Startpoint: G2_Datapath/A5/dout_reg[2]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: G2_Datapath/g2/Z_reg[8]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  G2_Datapath/A5/dout_reg[2]/CK (SAEDRVT14_FDP_V2LP_1)
                                                          0.00       2.00 r
  G2_Datapath/A5/dout_reg[2]/Q (SAEDRVT14_FDP_V2LP_1)     0.11       2.11 r
  G2_Datapath/A5/dout[2] (Register_0)                     0.00       2.11 r
  G2_Datapath/add_top/A[2] (Add_Sub)                      0.00       2.11 r
  G2_Datapath/add_top/add1/a[2] (csa_9bit)                0.00       2.11 r
  G2_Datapath/add_top/add1/csa_slice1/a[1] (carry_select_adder_4bit_slice_1)
                                                          0.00       2.11 r
  G2_Datapath/add_top/add1/csa_slice1/rca1/a[1] (ripple_carry_4_bit_3)
                                                          0.00       2.11 r
  G2_Datapath/add_top/add1/csa_slice1/rca1/fa1/a (full_adder_14)
                                                          0.00       2.11 r
  G2_Datapath/add_top/add1/csa_slice1/rca1/fa1/h1/a (half_adder_29)
                                                          0.00       2.11 r
  G2_Datapath/add_top/add1/csa_slice1/rca1/fa1/h1/U1/X (SAEDRVT14_AN2_MM_0P5)
                                                          0.06 *     2.17 r
  G2_Datapath/add_top/add1/csa_slice1/rca1/fa1/h1/U2/X (SAEDRVT14_OA21B_1)
                                                          0.04 *     2.20 f
  G2_Datapath/add_top/add1/csa_slice1/rca1/fa1/h1/sum (half_adder_29)
                                                          0.00       2.20 f
  G2_Datapath/add_top/add1/csa_slice1/rca1/fa1/h2/a (half_adder_28)
                                                          0.00       2.20 f
  G2_Datapath/add_top/add1/csa_slice1/rca1/fa1/h2/U1/X (SAEDRVT14_AN2_MM_0P5)
                                                          0.03 *     2.23 f
  G2_Datapath/add_top/add1/csa_slice1/rca1/fa1/h2/cout (half_adder_28)
                                                          0.00       2.23 f
  G2_Datapath/add_top/add1/csa_slice1/rca1/fa1/U1/X (SAEDRVT14_OR2_0P75)
                                                          0.04 *     2.27 f
  G2_Datapath/add_top/add1/csa_slice1/rca1/fa1/cout (full_adder_14)
                                                          0.00       2.27 f
  G2_Datapath/add_top/add1/csa_slice1/rca1/fa2/cin (full_adder_13)
                                                          0.00       2.27 f
  G2_Datapath/add_top/add1/csa_slice1/rca1/fa2/h2/b (half_adder_26)
                                                          0.00       2.27 f
  G2_Datapath/add_top/add1/csa_slice1/rca1/fa2/h2/U1/X (SAEDRVT14_AN2_MM_0P5)
                                                          0.03 *     2.30 f
  G2_Datapath/add_top/add1/csa_slice1/rca1/fa2/h2/cout (half_adder_26)
                                                          0.00       2.30 f
  G2_Datapath/add_top/add1/csa_slice1/rca1/fa2/U1/X (SAEDRVT14_OR2_0P75)
                                                          0.04 *     2.34 f
  G2_Datapath/add_top/add1/csa_slice1/rca1/fa2/cout (full_adder_13)
                                                          0.00       2.34 f
  G2_Datapath/add_top/add1/csa_slice1/rca1/fa3/cin (full_adder_12)
                                                          0.00       2.34 f
  G2_Datapath/add_top/add1/csa_slice1/rca1/fa3/h2/b (half_adder_24)
                                                          0.00       2.34 f
  G2_Datapath/add_top/add1/csa_slice1/rca1/fa3/h2/U1/X (SAEDRVT14_AN2_MM_0P5)
                                                          0.03 *     2.37 f
  G2_Datapath/add_top/add1/csa_slice1/rca1/fa3/h2/cout (half_adder_24)
                                                          0.00       2.37 f
  G2_Datapath/add_top/add1/csa_slice1/rca1/fa3/U1/X (SAEDRVT14_OR2_0P75)
                                                          0.02 *     2.39 f
  G2_Datapath/add_top/add1/csa_slice1/rca1/fa3/cout (full_adder_12)
                                                          0.00       2.39 f
  G2_Datapath/add_top/add1/csa_slice1/rca1/cout (ripple_carry_4_bit_3)
                                                          0.00       2.39 f
  G2_Datapath/add_top/add1/csa_slice1/mc0/in0 (mux2X1_1_1)
                                                          0.00       2.39 f
  G2_Datapath/add_top/add1/csa_slice1/mc0/U1/X (SAEDRVT14_MUX2_1)
                                                          0.06 *     2.45 f
  G2_Datapath/add_top/add1/csa_slice1/mc0/out (mux2X1_1_1)
                                                          0.00       2.45 f
  G2_Datapath/add_top/add1/csa_slice1/cout (carry_select_adder_4bit_slice_1)
                                                          0.00       2.45 f
  G2_Datapath/add_top/add1/csa_slice2/cin (carry_select_adder_4bit_slice_0)
                                                          0.00       2.45 f
  G2_Datapath/add_top/add1/csa_slice2/ms0/sel (mux2X1_0)
                                                          0.00       2.45 f
  G2_Datapath/add_top/add1/csa_slice2/ms0/U4/X (SAEDRVT14_MUX2_U_0P5)
                                                          0.10 *     2.56 r
  G2_Datapath/add_top/add1/csa_slice2/ms0/out[3] (mux2X1_0)
                                                          0.00       2.56 r
  G2_Datapath/add_top/add1/csa_slice2/sum[3] (carry_select_adder_4bit_slice_0)
                                                          0.00       2.56 r
  G2_Datapath/add_top/add1/sum[8] (csa_9bit)              0.00       2.56 r
  G2_Datapath/add_top/ALU_out[8] (Add_Sub)                0.00       2.56 r
  G2_Datapath/g2/Sum[8] (reg_G)                           0.00       2.56 r
  G2_Datapath/g2/U11/X (SAEDRVT14_OA221_U_0P5)            0.04 *     2.60 r
  G2_Datapath/g2/Z_reg[8]/D (SAEDRVT14_FDP_V2LP_0P5)      0.00 *     2.60 r
  data arrival time                                                  2.60

  clock clock (rise edge)                                10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -0.15      11.85
  G2_Datapath/g2/Z_reg[8]/CK (SAEDRVT14_FDP_V2LP_0P5)     0.00      11.85 r
  library setup time                                     -0.01      11.84
  data required time                                                11.84
  --------------------------------------------------------------------------
  data required time                                                11.84
  data arrival time                                                 -2.60
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : simple_processor_Top
Version: O-2018.06-SP4
Date   : Sun May  1 15:25:47 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ff0p88v125c   Library: saed14rvt_ff0p88v125c
Wire Load Model Mode: Inactive.

  Startpoint: Resetn (input port clocked by clock)
  Endpoint: G1_Controller/PS_reg[3]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: INPUTS
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    0.50       2.50 f
  Resetn (in)                                             0.00       2.50 f
  U2/X (SAEDRVT14_BUF_1P5)                                0.08 *     2.58 f
  G1_Controller/Resetn (controller_new)                   0.00       2.58 f
  G1_Controller/PS_reg[3]/D (SAEDRVT14_FDPCBQ_V2LP_0P5)
                                                          0.01 *     2.59 f
  data arrival time                                                  2.59

  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       0.15       2.15
  G1_Controller/PS_reg[3]/CK (SAEDRVT14_FDPCBQ_V2LP_0P5)
                                                          0.00       2.15 r
  library hold time                                       0.01       2.16
  data required time                                                 2.16
  --------------------------------------------------------------------------
  data required time                                                 2.16
  data arrival time                                                 -2.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: G2_Datapath/Reg0/dout_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: G2_Datapath/Reg0/dout_reg[0]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  G2_Datapath/Reg0/dout_reg[0]/CK (SAEDRVT14_FDP_V2LP_0P5)
                                                          0.00       2.00 r
  G2_Datapath/Reg0/dout_reg[0]/Q (SAEDRVT14_FDP_V2LP_0P5)
                                                          0.04       2.04 f
  G2_Datapath/Reg0/U12/X (SAEDRVT14_AO32_U_0P5)           0.02 *     2.07 f
  G2_Datapath/Reg0/dout_reg[0]/D (SAEDRVT14_FDP_V2LP_0P5)
                                                          0.00 *     2.07 f
  data arrival time                                                  2.07

  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       0.15       2.15
  G2_Datapath/Reg0/dout_reg[0]/CK (SAEDRVT14_FDP_V2LP_0P5)
                                                          0.00       2.15 r
  library hold time                                       0.02       2.17
  data required time                                                 2.17
  --------------------------------------------------------------------------
  data required time                                                 2.17
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


Warning: In the design dec3to8_3bit, net 'W[2]' is connecting multiple ports. (UCN-1)
Warning: In the design dec3to8_3bit, net 'W[1]' is connecting multiple ports. (UCN-1)
Warning: In the design dec3to8_3bit, net 'W[0]' is connecting multiple ports. (UCN-1)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Warning: In the design half_adder_30, net 'a' is connecting multiple ports. (UCN-1)
Warning: In the design half_adder_22, net 'a' is connecting multiple ports. (UCN-1)
Warning: In the design half_adder_6, net 'a' is connecting multiple ports. (UCN-1)
Warning: In the design half_adder_14, net 'a' is connecting multiple ports. (UCN-1)
Writing verilog file '/home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis/DC_Topofraphical_Physical/dc_topo/phy_simple_processor_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
dc_shell-topo> 
dc_shell-topo> 
dc_shell-topo> 
dc_shell-topo> 
dc_shell-topo> 
dc_shell-topo> 
dc_shell-topo> 
dc_shell-topo> 
dc_shell-topo> 
dc_shell-topo> 
dc_shell-topo> 
dc_shell-topo> 
dc_shell-topo> 
dc_shell-topo> 
dc_shell-topo> 
dc_shell-topo> 
dc_shell-topo> report_qor
 
****************************************
Report : qor
Design : simple_processor_Top
Version: O-2018.06-SP4
Date   : Sun May  1 15:25:58 2022
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.19
  Critical Path Slack:           8.65
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          0.60
  Critical Path Slack:           9.24
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.10
  Total Hold Violation:         -5.01
  No. of Hold Violations:       89.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         78
  Hierarchical Port Count:        908
  Leaf Cell Count:                561
  Buf/Inv Cell Count:              71
  Buf Cell Count:                  33
  Inv Cell Count:                  38
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       423
  Sequential Cell Count:          138
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      155.311200
  Noncombinational Area:   116.505598
  Buf/Inv Area:             18.026400
  Total Buffer Area:             9.77
  Total Inverter Area:           8.26
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :       35159.82
  Net YLength        :       37697.35
  -----------------------------------
  Cell Area:               271.816798
  Design Area:             271.816798
  Net Length        :        72857.17


  Design Rules
  -----------------------------------
  Total Number of Nets:           573
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: synopsysserver

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.20
  Logic Optimization:                  2.81
  Mapping Optimization:                5.84
  -----------------------------------------
  Overall Compile Time:              206.19
  Overall Compile Wall Clock Time:   216.22

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.10  TNS: 5.01  Number of Violating Paths: 89

  --------------------------------------------------------------------


1
dc_shell-topo> exit

Thank you...

