// Seed: 951076195
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  ;
  logic id_10;
  ;
  logic id_11;
  id_12 :
  assert property (@(posedge 1 | id_4) id_4)
  else $unsigned(98);
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd55
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  output wire id_5;
  inout wire _id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [-1 : -1] id_6;
  ;
  logic [-1 : 1] id_7;
  ;
  id_8 :
  assert property (@(negedge id_4) id_2 * -1 - id_1)
  else $unsigned(63);
  ;
  final $signed(60);
  ;
  logic [id_4 : -1] id_9 = ~id_6;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_7,
      id_1,
      id_8,
      id_6,
      id_7,
      id_8
  );
  wire id_10;
endmodule
