<DOC>
<DOCNO>
EP-0014945
</DOCNO>
<TEXT>
<DATE>
19800903
</DATE>
<IPC-CLASSIFICATIONS>
H04J-3/06 H04L-7/00 <main>H04J-3/06</main> H04Q-11/04 H04L-7/033 
</IPC-CLASSIFICATIONS>
<TITLE>
circuit arrangement for clock generation in telecommunications exchanges, in particular time division multiplex digital exchanges.
</TITLE>
<APPLICANT>
siemens agde<sep>siemens aktiengesellschaft berlin und munchen<sep>siemens aktiengesellschaftwittelsbacherplatz 280333 münchende<sep>siemens aktiengesellschaft <sep>
</APPLICANT>
<INVENTOR>
zeitrag rolf dipl-phys<sep>zeitrag, rolf, dipl.-phys.<sep>zeiträg, rolf, dipl.-phys.dompfaffweg 3d-8000 münchen 82de<sep>zeitrag, rolf, dipl.-phys.<sep>zeiträg, rolf, dipl.-phys.dompfaffweg 3d-8000 münchen 82de<sep>
</INVENTOR>
<ABSTRACT>
to produce two counterparts (t ', t ") by double-tacted clocks (t', t") by double-intended, each by a master clock (m ', m ") servo-synchronized clock generators (CCG', CCG") generate each first a higher frequency intermediate clock (H ', H "), which is then flattened on the desired clock frequency, where a phase comparison of both bars (T', T") is taken; In the order of magnitude of a phase difference coming between clock period between the clocks (T ', T "), a clock period of the one clock (T") is shortened or extended by an intermediate clock period. This is done by means of the intermediate clock generators (Z-PD-VCO) downstream digital clock reduction and phase synchronization circuits (UVR ', UVR "). Such a clock reduction and phase synchronizing circuit (UVR ') has an intermediate clock frequency hitch, which is connected downstream of a phase transmitter a wide RER frequency coating and to the a phase comparison circuit for the phase comparison between guided stroke (T ") and leading clock (T ') connected.
</ABSTRACT>
</TEXT>
</DOC>
