# Pipeline
Verilog Code for the 5-stage pipeline CPU project in the course EI332, SJTU
The code will be upgraded after the end of the project.
