# NES on FPGA

The NES on an FPGA.  
The hardware discription language is original expanded SFL+.

https://pgate1.at-ninja.jp/NES_on_FPGA/

<img width=500 src=https://pgate1.at-ninja.jp/NES_on_FPGA/nes2_top.jpg>
