
Distance_BLE_RTOS_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012b68  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000081c  08012cf8  08012cf8  00013cf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013514  08013514  000151f0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08013514  08013514  00014514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801351c  0801351c  000151f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801351c  0801351c  0001451c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013520  08013520  00014520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f0  20000000  08013524  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008310  200001f0  08013714  000151f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20008500  08013714  00015500  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000151f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000370b0  00000000  00000000  00015220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007233  00000000  00000000  0004c2d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002d60  00000000  00000000  00053508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00002348  00000000  00000000  00056268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000319f6  00000000  00000000  000585b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00038060  00000000  00000000  00089fa6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00117984  00000000  00000000  000c2006  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001d998a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000d1c0  00000000  00000000  001d99d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  001e6b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f0 	.word	0x200001f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08012ce0 	.word	0x08012ce0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	08012ce0 	.word	0x08012ce0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <MX_BlueNRG_MS_Init>:
  PRINT_CSV("%02ld:%02ld:%02ld.%03ld", (long)(ms/(60*60*1000)%24), (long)(ms/(60*1000)%60), (long)((ms/1000)%60), (long)(ms%1000));
}
#endif

void MX_BlueNRG_MS_Init(void)
{
 8000f74:	b5b0      	push	{r4, r5, r7, lr}
 8000f76:	b08a      	sub	sp, #40	@ 0x28
 8000f78:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN SV */
  printf("MX Started.\r\n");
 8000f7a:	485d      	ldr	r0, [pc, #372]	@ (80010f0 <MX_BlueNRG_MS_Init+0x17c>)
 8000f7c:	f00f fee0 	bl	8010d40 <puts>
  /* USER CODE BEGIN BlueNRG_MS_Init_PreTreatment */

  /* USER CODE END BlueNRG_MS_Init_PreTreatment */

  /* Initialize the peripherals and the BLE Stack */
  const char *name = "Sentry";
 8000f80:	4b5c      	ldr	r3, [pc, #368]	@ (80010f4 <MX_BlueNRG_MS_Init+0x180>)
 8000f82:	617b      	str	r3, [r7, #20]

  uint8_t  bdaddr_len_out;
  uint8_t  hwVersion;
  uint16_t fwVersion;
  int ret;
  printf("USER INIT Started.\r\n");
 8000f84:	485c      	ldr	r0, [pc, #368]	@ (80010f8 <MX_BlueNRG_MS_Init+0x184>)
 8000f86:	f00f fedb 	bl	8010d40 <puts>
  User_Init();
 8000f8a:	f000 f8d3 	bl	8001134 <User_Init>
  printf("USER INIT ENDED.\r\n");
 8000f8e:	485b      	ldr	r0, [pc, #364]	@ (80010fc <MX_BlueNRG_MS_Init+0x188>)
 8000f90:	f00f fed6 	bl	8010d40 <puts>
  /* Get the User Button initial state */
  user_button_init_state = BSP_PB_GetState(BUTTON_KEY);
 8000f94:	2000      	movs	r0, #0
 8000f96:	f004 f80f 	bl	8004fb8 <BSP_PB_GetState>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	b2da      	uxtb	r2, r3
 8000f9e:	4b58      	ldr	r3, [pc, #352]	@ (8001100 <MX_BlueNRG_MS_Init+0x18c>)
 8000fa0:	701a      	strb	r2, [r3, #0]
  printf("HCI INIT Started.\r\n");
 8000fa2:	4858      	ldr	r0, [pc, #352]	@ (8001104 <MX_BlueNRG_MS_Init+0x190>)
 8000fa4:	f00f fecc 	bl	8010d40 <puts>
  hci_init(user_notify, NULL);
 8000fa8:	2100      	movs	r1, #0
 8000faa:	4857      	ldr	r0, [pc, #348]	@ (8001108 <MX_BlueNRG_MS_Init+0x194>)
 8000fac:	f00b f960 	bl	800c270 <hci_init>
  printf("HCI INIT ENDed.\r\n");
 8000fb0:	4856      	ldr	r0, [pc, #344]	@ (800110c <MX_BlueNRG_MS_Init+0x198>)
 8000fb2:	f00f fec5 	bl	8010d40 <puts>
  /* get the BlueNRG HW and FW versions */
  getBlueNRGVersion(&hwVersion, &fwVersion);
 8000fb6:	1dba      	adds	r2, r7, #6
 8000fb8:	f107 0308 	add.w	r3, r7, #8
 8000fbc:	4611      	mov	r1, r2
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f00a ffca 	bl	800bf58 <getBlueNRGVersion>
   * Reset BlueNRG again otherwise we won't
   * be able to change its MAC address.
   * aci_hal_write_config_data() must be the first
   * command after reset otherwise it will fail.
   */
  hci_reset();
 8000fc4:	f00b f80a 	bl	800bfdc <hci_reset>
  HAL_Delay(100);
 8000fc8:	2064      	movs	r0, #100	@ 0x64
 8000fca:	f004 fa5d 	bl	8005488 <HAL_Delay>

  PRINTF("HWver %d\nFWver %d\n", hwVersion, fwVersion);
  if (hwVersion > 0x30) { /* X-NUCLEO-IDB05A1 expansion board is used */
 8000fce:	7a3b      	ldrb	r3, [r7, #8]
 8000fd0:	2b30      	cmp	r3, #48	@ 0x30
 8000fd2:	d902      	bls.n	8000fda <MX_BlueNRG_MS_Init+0x66>
    bnrg_expansion_board = IDB05A1;
 8000fd4:	4b4e      	ldr	r3, [pc, #312]	@ (8001110 <MX_BlueNRG_MS_Init+0x19c>)
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	701a      	strb	r2, [r3, #0]
  }

  ret = aci_hal_read_config_data(CONFIG_DATA_RANDOM_ADDRESS, BDADDR_SIZE, &bdaddr_len_out, bdaddr);
 8000fda:	f107 0209 	add.w	r2, r7, #9
 8000fde:	4b4d      	ldr	r3, [pc, #308]	@ (8001114 <MX_BlueNRG_MS_Init+0x1a0>)
 8000fe0:	2106      	movs	r1, #6
 8000fe2:	2080      	movs	r0, #128	@ 0x80
 8000fe4:	f00a ff32 	bl	800be4c <aci_hal_read_config_data>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	613b      	str	r3, [r7, #16]

  if (ret) {
    PRINTF("Read Static Random address failed.\n");
  }

  if ((bdaddr[5] & 0xC0) != 0xC0) {
 8000fec:	4b49      	ldr	r3, [pc, #292]	@ (8001114 <MX_BlueNRG_MS_Init+0x1a0>)
 8000fee:	795b      	ldrb	r3, [r3, #5]
 8000ff0:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8000ff4:	2bc0      	cmp	r3, #192	@ 0xc0
 8000ff6:	d001      	beq.n	8000ffc <MX_BlueNRG_MS_Init+0x88>
    PRINTF("Static Random address not well formed.\n");
    while(1);
 8000ff8:	bf00      	nop
 8000ffa:	e7fd      	b.n	8000ff8 <MX_BlueNRG_MS_Init+0x84>
  }

  /* GATT Init */
  ret = aci_gatt_init();
 8000ffc:	f00a fcf2 	bl	800b9e4 <aci_gatt_init>
 8001000:	4603      	mov	r3, r0
 8001002:	613b      	str	r3, [r7, #16]
  if(ret){
    PRINTF("GATT_Init failed.\n");
  }

  /* GAP Init */
  if (bnrg_expansion_board == IDB05A1) {
 8001004:	4b42      	ldr	r3, [pc, #264]	@ (8001110 <MX_BlueNRG_MS_Init+0x19c>)
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	2b01      	cmp	r3, #1
 800100a:	d110      	bne.n	800102e <MX_BlueNRG_MS_Init+0xba>
    ret = aci_gap_init_IDB05A1(GAP_PERIPHERAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 800100c:	f107 020e 	add.w	r2, r7, #14
 8001010:	f107 030a 	add.w	r3, r7, #10
 8001014:	9301      	str	r3, [sp, #4]
 8001016:	f107 030c 	add.w	r3, r7, #12
 800101a:	9300      	str	r3, [sp, #0]
 800101c:	4613      	mov	r3, r2
 800101e:	2207      	movs	r2, #7
 8001020:	2100      	movs	r1, #0
 8001022:	2001      	movs	r0, #1
 8001024:	f00a fab2 	bl	800b58c <aci_gap_init_IDB05A1>
 8001028:	4603      	mov	r3, r0
 800102a:	613b      	str	r3, [r7, #16]
 800102c:	e00a      	b.n	8001044 <MX_BlueNRG_MS_Init+0xd0>
  }
  else {
    ret = aci_gap_init_IDB04A1(GAP_PERIPHERAL_ROLE_IDB04A1, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 800102e:	f107 030a 	add.w	r3, r7, #10
 8001032:	f107 020c 	add.w	r2, r7, #12
 8001036:	f107 010e 	add.w	r1, r7, #14
 800103a:	2001      	movs	r0, #1
 800103c:	f00a faf6 	bl	800b62c <aci_gap_init_IDB04A1>
 8001040:	4603      	mov	r3, r0
 8001042:	613b      	str	r3, [r7, #16]
  if (ret != BLE_STATUS_SUCCESS) {
    PRINTF("GAP_Init failed.\n");
  }

  /* Update device name */
  ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0,
 8001044:	89fc      	ldrh	r4, [r7, #14]
 8001046:	89bd      	ldrh	r5, [r7, #12]
                                   strlen(name), (uint8_t *)name);
 8001048:	6978      	ldr	r0, [r7, #20]
 800104a:	f7ff f911 	bl	8000270 <strlen>
 800104e:	4603      	mov	r3, r0
  ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0,
 8001050:	b2da      	uxtb	r2, r3
 8001052:	697b      	ldr	r3, [r7, #20]
 8001054:	9300      	str	r3, [sp, #0]
 8001056:	4613      	mov	r3, r2
 8001058:	2200      	movs	r2, #0
 800105a:	4629      	mov	r1, r5
 800105c:	4620      	mov	r0, r4
 800105e:	f00a fe38 	bl	800bcd2 <aci_gatt_update_char_value>
 8001062:	4603      	mov	r3, r0
 8001064:	613b      	str	r3, [r7, #16]
  if (ret) {
 8001066:	693b      	ldr	r3, [r7, #16]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <MX_BlueNRG_MS_Init+0xfc>
    PRINTF("aci_gatt_update_char_value failed.\n");
    while(1);
 800106c:	bf00      	nop
 800106e:	e7fd      	b.n	800106c <MX_BlueNRG_MS_Init+0xf8>
  }

  ret = aci_gap_set_auth_requirement(MITM_PROTECTION_REQUIRED,
 8001070:	2301      	movs	r3, #1
 8001072:	9303      	str	r3, [sp, #12]
 8001074:	4b28      	ldr	r3, [pc, #160]	@ (8001118 <MX_BlueNRG_MS_Init+0x1a4>)
 8001076:	9302      	str	r3, [sp, #8]
 8001078:	2300      	movs	r3, #0
 800107a:	9301      	str	r3, [sp, #4]
 800107c:	2310      	movs	r3, #16
 800107e:	9300      	str	r3, [sp, #0]
 8001080:	2307      	movs	r3, #7
 8001082:	2200      	movs	r2, #0
 8001084:	2100      	movs	r1, #0
 8001086:	2001      	movs	r0, #1
 8001088:	f00a fc04 	bl	800b894 <aci_gap_set_auth_requirement>
 800108c:	4603      	mov	r3, r0
 800108e:	613b      	str	r3, [r7, #16]
                                     7,
                                     16,
                                     USE_FIXED_PIN_FOR_PAIRING,
                                     123456,
                                     BONDING);
  if (ret) {
 8001090:	693b      	ldr	r3, [r7, #16]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <MX_BlueNRG_MS_Init+0x126>
    PRINTF("aci_gap_set_authentication_requirement failed.\n");
    while(1);
 8001096:	bf00      	nop
 8001098:	e7fd      	b.n	8001096 <MX_BlueNRG_MS_Init+0x122>
  }

  PRINTF("BLE Stack Initialized\n");

  ret = Add_HWServW2ST_Service();
 800109a:	f001 fbad 	bl	80027f8 <Add_HWServW2ST_Service>
 800109e:	4603      	mov	r3, r0
 80010a0:	613b      	str	r3, [r7, #16]
  if(ret == BLE_STATUS_SUCCESS) {
 80010a2:	693b      	ldr	r3, [r7, #16]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <MX_BlueNRG_MS_Init+0x138>
    PRINTF("BlueMS HW service added successfully.\n");
  } else {
    PRINTF("Error while adding BlueMS HW service: 0x%02x\r\n", ret);
    while(1);
 80010a8:	bf00      	nop
 80010aa:	e7fd      	b.n	80010a8 <MX_BlueNRG_MS_Init+0x134>
  }

  ret = Add_SWServW2ST_Service();
 80010ac:	f001 fc76 	bl	800299c <Add_SWServW2ST_Service>
 80010b0:	4603      	mov	r3, r0
 80010b2:	613b      	str	r3, [r7, #16]
  if(ret == BLE_STATUS_SUCCESS) {
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_BlueNRG_MS_Init+0x14a>
     PRINTF("BlueMS SW service added successfully.\n");
  } else {
     PRINTF("Error while adding BlueMS HW service: 0x%02x\r\n", ret);
     while(1);
 80010ba:	bf00      	nop
 80010bc:	e7fd      	b.n	80010ba <MX_BlueNRG_MS_Init+0x146>
  }
  // ===========================
  ret = Add_Sentry_Service();
 80010be:	f001 fa9b 	bl	80025f8 <Add_Sentry_Service>
 80010c2:	4603      	mov	r3, r0
 80010c4:	613b      	str	r3, [r7, #16]
  if(ret == BLE_STATUS_SUCCESS) {
 80010c6:	693b      	ldr	r3, [r7, #16]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d103      	bne.n	80010d4 <MX_BlueNRG_MS_Init+0x160>
	  printf("Sentry Service added successfully.\r\n");
 80010cc:	4813      	ldr	r0, [pc, #76]	@ (800111c <MX_BlueNRG_MS_Init+0x1a8>)
 80010ce:	f00f fe37 	bl	8010d40 <puts>
 80010d2:	e003      	b.n	80010dc <MX_BlueNRG_MS_Init+0x168>
  }
  else {
	  printf("Error adding Sentry Service: 0x%02x\r\n", ret);
 80010d4:	6939      	ldr	r1, [r7, #16]
 80010d6:	4812      	ldr	r0, [pc, #72]	@ (8001120 <MX_BlueNRG_MS_Init+0x1ac>)
 80010d8:	f00f fdca 	bl	8010c70 <iprintf>
	  // while(1); //  while(1) BLE ()
  }
  // ============================
  /* Set output power level */
  ret = aci_hal_set_tx_power_level(1,4);
 80010dc:	2104      	movs	r1, #4
 80010de:	2001      	movs	r0, #1
 80010e0:	f00a ff09 	bl	800bef6 <aci_hal_set_tx_power_level>
 80010e4:	4603      	mov	r3, r0
 80010e6:	613b      	str	r3, [r7, #16]

  /* USER CODE BEGIN BlueNRG_MS_Init_PostTreatment */

  /* USER CODE END BlueNRG_MS_Init_PostTreatment */
}
 80010e8:	bf00      	nop
 80010ea:	3718      	adds	r7, #24
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bdb0      	pop	{r4, r5, r7, pc}
 80010f0:	08012cf8 	.word	0x08012cf8
 80010f4:	08012d08 	.word	0x08012d08
 80010f8:	08012d10 	.word	0x08012d10
 80010fc:	08012d24 	.word	0x08012d24
 8001100:	20000000 	.word	0x20000000
 8001104:	08012d38 	.word	0x08012d38
 8001108:	08002f21 	.word	0x08002f21
 800110c:	08012d4c 	.word	0x08012d4c
 8001110:	2000020c 	.word	0x2000020c
 8001114:	20000210 	.word	0x20000210
 8001118:	0001e240 	.word	0x0001e240
 800111c:	08012d60 	.word	0x08012d60
 8001120:	08012d84 	.word	0x08012d84

08001124 <MX_BlueNRG_MS_Process>:

/*
 * BlueNRG-MS background task
 */
void MX_BlueNRG_MS_Process(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BlueNRG_MS_Process_PreTreatment */

  /* USER CODE END BlueNRG_MS_Process_PreTreatment */

  User_Process();
 8001128:	f000 f812 	bl	8001150 <User_Process>
  hci_user_evt_proc();
 800112c:	f00b fa1a 	bl	800c564 <hci_user_evt_proc>

  /* USER CODE BEGIN BlueNRG_MS_Process_PostTreatment */

  /* USER CODE END BlueNRG_MS_Process_PostTreatment */
}
 8001130:	bf00      	nop
 8001132:	bd80      	pop	{r7, pc}

08001134 <User_Init>:
 *
 * @param  None
 * @retval None
 */
static void User_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
 8001138:	2101      	movs	r1, #1
 800113a:	2000      	movs	r0, #0
 800113c:	f003 fee8 	bl	8004f10 <BSP_PB_Init>
  BSP_LED_Init(LED2);
 8001140:	2000      	movs	r0, #0
 8001142:	f003 fe7d 	bl	8004e40 <BSP_LED_Init>

  BSP_COM_Init(COM1);
 8001146:	2000      	movs	r0, #0
 8001148:	f003 ff94 	bl	8005074 <BSP_COM_Init>
}
 800114c:	bf00      	nop
 800114e:	bd80      	pop	{r7, pc}

08001150 <User_Process>:
 *
 * @param  None
 * @retval None
 */
static void User_Process(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
  float data_t;
  float data_p;
  static uint32_t counter = 0;

  if (set_connectable)
 8001156:	4b2c      	ldr	r3, [pc, #176]	@ (8001208 <User_Process+0xb8>)
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	b2db      	uxtb	r3, r3
 800115c:	2b00      	cmp	r3, #0
 800115e:	d004      	beq.n	800116a <User_Process+0x1a>
  {
    Set_DeviceConnectable();
 8001160:	f001 fe66 	bl	8002e30 <Set_DeviceConnectable>
    set_connectable = FALSE;
 8001164:	4b28      	ldr	r3, [pc, #160]	@ (8001208 <User_Process+0xb8>)
 8001166:	2200      	movs	r2, #0
 8001168:	701a      	strb	r2, [r3, #0]
    while (BSP_PB_GetState(BUTTON_KEY) == !user_button_init_state);

    /* Debouncing */
    HAL_Delay(50);
#endif
    BSP_LED_Toggle(LED2);
 800116a:	2000      	movs	r0, #0
 800116c:	f003 fe7a 	bl	8004e64 <BSP_LED_Toggle>

    if (connected)
 8001170:	4b26      	ldr	r3, [pc, #152]	@ (800120c <User_Process+0xbc>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d042      	beq.n	80011fe <User_Process+0xae>
    {
      /* Set a random seed */
      srand(HAL_GetTick());
 8001178:	f004 f97a 	bl	8005470 <HAL_GetTick>
 800117c:	4603      	mov	r3, r0
 800117e:	4618      	mov	r0, r3
 8001180:	f00e fff2 	bl	8010168 <srand>

      /* Update emulated Environmental data */
      Set_Random_Environmental_Values(&data_t, &data_p);
 8001184:	463a      	mov	r2, r7
 8001186:	1d3b      	adds	r3, r7, #4
 8001188:	4611      	mov	r1, r2
 800118a:	4618      	mov	r0, r3
 800118c:	f000 f84c 	bl	8001228 <Set_Random_Environmental_Values>
      BlueMS_Environmental_Update((int32_t)(data_p *100), (int16_t)(data_t * 10));
 8001190:	edd7 7a00 	vldr	s15, [r7]
 8001194:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8001210 <User_Process+0xc0>
 8001198:	ee67 7a87 	vmul.f32	s15, s15, s14
 800119c:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 80011a0:	edd7 7a01 	vldr	s15, [r7, #4]
 80011a4:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80011a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011b0:	ee17 3a90 	vmov	r3, s15
 80011b4:	b21b      	sxth	r3, r3
 80011b6:	4619      	mov	r1, r3
 80011b8:	ee16 0a90 	vmov	r0, s13
 80011bc:	f001 fdf2 	bl	8002da4 <BlueMS_Environmental_Update>

      /* Update emulated Acceleration, Gyroscope and Sensor Fusion data */
      Set_Random_Motion_Values(counter);
 80011c0:	4b14      	ldr	r3, [pc, #80]	@ (8001214 <User_Process+0xc4>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4618      	mov	r0, r3
 80011c6:	f000 f8af 	bl	8001328 <Set_Random_Motion_Values>
      Acc_Update(&x_axes, &g_axes, &m_axes);
 80011ca:	4a13      	ldr	r2, [pc, #76]	@ (8001218 <User_Process+0xc8>)
 80011cc:	4913      	ldr	r1, [pc, #76]	@ (800121c <User_Process+0xcc>)
 80011ce:	4814      	ldr	r0, [pc, #80]	@ (8001220 <User_Process+0xd0>)
 80011d0:	f001 fc74 	bl	8002abc <Acc_Update>
      Quat_Update(&q_axes);
 80011d4:	4813      	ldr	r0, [pc, #76]	@ (8001224 <User_Process+0xd4>)
 80011d6:	f001 fcfb 	bl	8002bd0 <Quat_Update>

      counter ++;
 80011da:	4b0e      	ldr	r3, [pc, #56]	@ (8001214 <User_Process+0xc4>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	3301      	adds	r3, #1
 80011e0:	4a0c      	ldr	r2, [pc, #48]	@ (8001214 <User_Process+0xc4>)
 80011e2:	6013      	str	r3, [r2, #0]
      if (counter == 40) {
 80011e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001214 <User_Process+0xc4>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	2b28      	cmp	r3, #40	@ 0x28
 80011ea:	d104      	bne.n	80011f6 <User_Process+0xa6>
        counter = 0;
 80011ec:	4b09      	ldr	r3, [pc, #36]	@ (8001214 <User_Process+0xc4>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	601a      	str	r2, [r3, #0]
        Reset_Motion_Values();
 80011f2:	f001 f907 	bl	8002404 <Reset_Motion_Values>
      }
#if !USE_BUTTON
      HAL_Delay(1000); /* wait 1 sec before sending new data */
 80011f6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011fa:	f004 f945 	bl	8005488 <HAL_Delay>
#if USE_BUTTON
    /* Reset the User Button flag */
    user_button_pressed = 0;
  }
#endif
}
 80011fe:	bf00      	nop
 8001200:	3708      	adds	r7, #8
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	20000001 	.word	0x20000001
 800120c:	20000250 	.word	0x20000250
 8001210:	42c80000 	.word	0x42c80000
 8001214:	20000218 	.word	0x20000218
 8001218:	2000026c 	.word	0x2000026c
 800121c:	20000260 	.word	0x20000260
 8001220:	20000254 	.word	0x20000254
 8001224:	20000278 	.word	0x20000278

08001228 <Set_Random_Environmental_Values>:
 * @param  float pointer to temperature data
 * @param  float pointer to pressure data
 * @retval None
 */
static void Set_Random_Environmental_Values(float *data_t, float *data_p)
{
 8001228:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800122c:	b084      	sub	sp, #16
 800122e:	af00      	add	r7, sp, #0
 8001230:	60f8      	str	r0, [r7, #12]
 8001232:	60b9      	str	r1, [r7, #8]
  *data_t = 27.0 + ((uint64_t)rand()*5)/RAND_MAX;     /* T sensor emulation */
 8001234:	f00e ffc6 	bl	80101c4 <rand>
 8001238:	4603      	mov	r3, r0
 800123a:	17da      	asrs	r2, r3, #31
 800123c:	469a      	mov	sl, r3
 800123e:	4693      	mov	fp, r2
 8001240:	4652      	mov	r2, sl
 8001242:	465b      	mov	r3, fp
 8001244:	f04f 0000 	mov.w	r0, #0
 8001248:	f04f 0100 	mov.w	r1, #0
 800124c:	0099      	lsls	r1, r3, #2
 800124e:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001252:	0090      	lsls	r0, r2, #2
 8001254:	4602      	mov	r2, r0
 8001256:	460b      	mov	r3, r1
 8001258:	eb12 010a 	adds.w	r1, r2, sl
 800125c:	6039      	str	r1, [r7, #0]
 800125e:	eb43 030b 	adc.w	r3, r3, fp
 8001262:	607b      	str	r3, [r7, #4]
 8001264:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001268:	f04f 0300 	mov.w	r3, #0
 800126c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001270:	f7ff fcea 	bl	8000c48 <__aeabi_uldivmod>
 8001274:	4602      	mov	r2, r0
 8001276:	460b      	mov	r3, r1
 8001278:	4610      	mov	r0, r2
 800127a:	4619      	mov	r1, r3
 800127c:	f7ff f986 	bl	800058c <__aeabi_ul2d>
 8001280:	f04f 0200 	mov.w	r2, #0
 8001284:	4b26      	ldr	r3, [pc, #152]	@ (8001320 <Set_Random_Environmental_Values+0xf8>)
 8001286:	f7ff f801 	bl	800028c <__adddf3>
 800128a:	4602      	mov	r2, r0
 800128c:	460b      	mov	r3, r1
 800128e:	4610      	mov	r0, r2
 8001290:	4619      	mov	r1, r3
 8001292:	f7ff fc89 	bl	8000ba8 <__aeabi_d2f>
 8001296:	4602      	mov	r2, r0
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	601a      	str	r2, [r3, #0]
  *data_p = 1000.0 + ((uint64_t)rand()*80)/RAND_MAX; /* P sensor emulation */
 800129c:	f00e ff92 	bl	80101c4 <rand>
 80012a0:	4603      	mov	r3, r0
 80012a2:	17da      	asrs	r2, r3, #31
 80012a4:	4698      	mov	r8, r3
 80012a6:	4691      	mov	r9, r2
 80012a8:	4642      	mov	r2, r8
 80012aa:	464b      	mov	r3, r9
 80012ac:	f04f 0000 	mov.w	r0, #0
 80012b0:	f04f 0100 	mov.w	r1, #0
 80012b4:	0099      	lsls	r1, r3, #2
 80012b6:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80012ba:	0090      	lsls	r0, r2, #2
 80012bc:	4602      	mov	r2, r0
 80012be:	460b      	mov	r3, r1
 80012c0:	eb12 0408 	adds.w	r4, r2, r8
 80012c4:	eb43 0509 	adc.w	r5, r3, r9
 80012c8:	f04f 0200 	mov.w	r2, #0
 80012cc:	f04f 0300 	mov.w	r3, #0
 80012d0:	012b      	lsls	r3, r5, #4
 80012d2:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80012d6:	0122      	lsls	r2, r4, #4
 80012d8:	4614      	mov	r4, r2
 80012da:	461d      	mov	r5, r3
 80012dc:	4620      	mov	r0, r4
 80012de:	4629      	mov	r1, r5
 80012e0:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80012e4:	f04f 0300 	mov.w	r3, #0
 80012e8:	f7ff fcae 	bl	8000c48 <__aeabi_uldivmod>
 80012ec:	4602      	mov	r2, r0
 80012ee:	460b      	mov	r3, r1
 80012f0:	4610      	mov	r0, r2
 80012f2:	4619      	mov	r1, r3
 80012f4:	f7ff f94a 	bl	800058c <__aeabi_ul2d>
 80012f8:	f04f 0200 	mov.w	r2, #0
 80012fc:	4b09      	ldr	r3, [pc, #36]	@ (8001324 <Set_Random_Environmental_Values+0xfc>)
 80012fe:	f7fe ffc5 	bl	800028c <__adddf3>
 8001302:	4602      	mov	r2, r0
 8001304:	460b      	mov	r3, r1
 8001306:	4610      	mov	r0, r2
 8001308:	4619      	mov	r1, r3
 800130a:	f7ff fc4d 	bl	8000ba8 <__aeabi_d2f>
 800130e:	4602      	mov	r2, r0
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	601a      	str	r2, [r3, #0]
}
 8001314:	bf00      	nop
 8001316:	3710      	adds	r7, #16
 8001318:	46bd      	mov	sp, r7
 800131a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800131e:	bf00      	nop
 8001320:	403b0000 	.word	0x403b0000
 8001324:	408f4000 	.word	0x408f4000

08001328 <Set_Random_Motion_Values>:
 * @brief  Set random values for all motion sensor data
 * @param  uint32_t counter for changing the rotation direction
 * @retval None
 */
static void Set_Random_Motion_Values(uint32_t cnt)
{
 8001328:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800132c:	f5ad 7d7a 	sub.w	sp, sp, #1000	@ 0x3e8
 8001330:	af00      	add	r7, sp, #0
 8001332:	f8c7 03e4 	str.w	r0, [r7, #996]	@ 0x3e4
  /* Update Acceleration, Gyroscope and Sensor Fusion data */
  if (cnt < 20) {
 8001336:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 800133a:	2b13      	cmp	r3, #19
 800133c:	f200 8426 	bhi.w	8001b8c <Set_Random_Motion_Values+0x864>
    x_axes.AXIS_X +=  (10  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 8001340:	f00e ff40 	bl	80101c4 <rand>
 8001344:	4603      	mov	r3, r0
 8001346:	17da      	asrs	r2, r3, #31
 8001348:	f8c7 3328 	str.w	r3, [r7, #808]	@ 0x328
 800134c:	f8c7 232c 	str.w	r2, [r7, #812]	@ 0x32c
 8001350:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001354:	2200      	movs	r2, #0
 8001356:	f8c7 3320 	str.w	r3, [r7, #800]	@ 0x320
 800135a:	f8c7 2324 	str.w	r2, [r7, #804]	@ 0x324
 800135e:	e9d7 45ca 	ldrd	r4, r5, [r7, #808]	@ 0x328
 8001362:	462b      	mov	r3, r5
 8001364:	e9d7 abc8 	ldrd	sl, fp, [r7, #800]	@ 0x320
 8001368:	4652      	mov	r2, sl
 800136a:	fb02 f203 	mul.w	r2, r2, r3
 800136e:	465b      	mov	r3, fp
 8001370:	4621      	mov	r1, r4
 8001372:	fb01 f303 	mul.w	r3, r1, r3
 8001376:	4413      	add	r3, r2
 8001378:	4622      	mov	r2, r4
 800137a:	4651      	mov	r1, sl
 800137c:	fba2 8901 	umull	r8, r9, r2, r1
 8001380:	444b      	add	r3, r9
 8001382:	4699      	mov	r9, r3
 8001384:	4642      	mov	r2, r8
 8001386:	464b      	mov	r3, r9
 8001388:	1891      	adds	r1, r2, r2
 800138a:	66b9      	str	r1, [r7, #104]	@ 0x68
 800138c:	415b      	adcs	r3, r3
 800138e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001390:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8001394:	eb12 0108 	adds.w	r1, r2, r8
 8001398:	f8c7 1318 	str.w	r1, [r7, #792]	@ 0x318
 800139c:	eb43 0309 	adc.w	r3, r3, r9
 80013a0:	f8c7 331c 	str.w	r3, [r7, #796]	@ 0x31c
 80013a4:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80013a8:	f04f 0300 	mov.w	r3, #0
 80013ac:	e9d7 01c6 	ldrd	r0, r1, [r7, #792]	@ 0x318
 80013b0:	f7ff fc4a 	bl	8000c48 <__aeabi_uldivmod>
 80013b4:	4602      	mov	r2, r0
 80013b6:	460b      	mov	r3, r1
 80013b8:	f112 010a 	adds.w	r1, r2, #10
 80013bc:	f8c7 10c8 	str.w	r1, [r7, #200]	@ 0xc8
 80013c0:	f143 0300 	adc.w	r3, r3, #0
 80013c4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80013c8:	4bec      	ldr	r3, [pc, #944]	@ (800177c <Set_Random_Motion_Values+0x454>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	461a      	mov	r2, r3
 80013ce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80013d2:	4413      	add	r3, r2
 80013d4:	461a      	mov	r2, r3
 80013d6:	4be9      	ldr	r3, [pc, #932]	@ (800177c <Set_Random_Motion_Values+0x454>)
 80013d8:	601a      	str	r2, [r3, #0]
    x_axes.AXIS_Y += -(10  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 80013da:	f00e fef3 	bl	80101c4 <rand>
 80013de:	4603      	mov	r3, r0
 80013e0:	17da      	asrs	r2, r3, #31
 80013e2:	f8c7 3310 	str.w	r3, [r7, #784]	@ 0x310
 80013e6:	f8c7 2314 	str.w	r2, [r7, #788]	@ 0x314
 80013ea:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 80013ee:	2200      	movs	r2, #0
 80013f0:	f8c7 3308 	str.w	r3, [r7, #776]	@ 0x308
 80013f4:	f8c7 230c 	str.w	r2, [r7, #780]	@ 0x30c
 80013f8:	e9d7 45c4 	ldrd	r4, r5, [r7, #784]	@ 0x310
 80013fc:	462b      	mov	r3, r5
 80013fe:	e9d7 89c2 	ldrd	r8, r9, [r7, #776]	@ 0x308
 8001402:	4642      	mov	r2, r8
 8001404:	fb02 f203 	mul.w	r2, r2, r3
 8001408:	464b      	mov	r3, r9
 800140a:	4621      	mov	r1, r4
 800140c:	fb01 f303 	mul.w	r3, r1, r3
 8001410:	4413      	add	r3, r2
 8001412:	4622      	mov	r2, r4
 8001414:	4641      	mov	r1, r8
 8001416:	fba2 1201 	umull	r1, r2, r2, r1
 800141a:	f8c7 23dc 	str.w	r2, [r7, #988]	@ 0x3dc
 800141e:	460a      	mov	r2, r1
 8001420:	f8c7 23d8 	str.w	r2, [r7, #984]	@ 0x3d8
 8001424:	f8d7 23dc 	ldr.w	r2, [r7, #988]	@ 0x3dc
 8001428:	4413      	add	r3, r2
 800142a:	f8c7 33dc 	str.w	r3, [r7, #988]	@ 0x3dc
 800142e:	e9d7 45f6 	ldrd	r4, r5, [r7, #984]	@ 0x3d8
 8001432:	4622      	mov	r2, r4
 8001434:	462b      	mov	r3, r5
 8001436:	f04f 0000 	mov.w	r0, #0
 800143a:	f04f 0100 	mov.w	r1, #0
 800143e:	0099      	lsls	r1, r3, #2
 8001440:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001444:	0090      	lsls	r0, r2, #2
 8001446:	4602      	mov	r2, r0
 8001448:	460b      	mov	r3, r1
 800144a:	4621      	mov	r1, r4
 800144c:	1851      	adds	r1, r2, r1
 800144e:	f8c7 1300 	str.w	r1, [r7, #768]	@ 0x300
 8001452:	4629      	mov	r1, r5
 8001454:	eb43 0101 	adc.w	r1, r3, r1
 8001458:	f8c7 1304 	str.w	r1, [r7, #772]	@ 0x304
 800145c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001460:	f04f 0300 	mov.w	r3, #0
 8001464:	e9d7 01c0 	ldrd	r0, r1, [r7, #768]	@ 0x300
 8001468:	f7ff fbee 	bl	8000c48 <__aeabi_uldivmod>
 800146c:	4602      	mov	r2, r0
 800146e:	460b      	mov	r3, r1
 8001470:	f06f 0009 	mvn.w	r0, #9
 8001474:	f04f 31ff 	mov.w	r1, #4294967295
 8001478:	1a80      	subs	r0, r0, r2
 800147a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0
 800147e:	eb61 0303 	sbc.w	r3, r1, r3
 8001482:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001486:	4bbd      	ldr	r3, [pc, #756]	@ (800177c <Set_Random_Motion_Values+0x454>)
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	461a      	mov	r2, r3
 800148c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001490:	4413      	add	r3, r2
 8001492:	461a      	mov	r2, r3
 8001494:	4bb9      	ldr	r3, [pc, #740]	@ (800177c <Set_Random_Motion_Values+0x454>)
 8001496:	605a      	str	r2, [r3, #4]
    x_axes.AXIS_Z +=  (10  + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 8001498:	f00e fe94 	bl	80101c4 <rand>
 800149c:	4603      	mov	r3, r0
 800149e:	17da      	asrs	r2, r3, #31
 80014a0:	f8c7 32f8 	str.w	r3, [r7, #760]	@ 0x2f8
 80014a4:	f8c7 22fc 	str.w	r2, [r7, #764]	@ 0x2fc
 80014a8:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 80014ac:	2200      	movs	r2, #0
 80014ae:	f8c7 32f0 	str.w	r3, [r7, #752]	@ 0x2f0
 80014b2:	f8c7 22f4 	str.w	r2, [r7, #756]	@ 0x2f4
 80014b6:	e9d7 45be 	ldrd	r4, r5, [r7, #760]	@ 0x2f8
 80014ba:	462b      	mov	r3, r5
 80014bc:	e9d7 89bc 	ldrd	r8, r9, [r7, #752]	@ 0x2f0
 80014c0:	4642      	mov	r2, r8
 80014c2:	fb02 f203 	mul.w	r2, r2, r3
 80014c6:	464b      	mov	r3, r9
 80014c8:	4621      	mov	r1, r4
 80014ca:	fb01 f303 	mul.w	r3, r1, r3
 80014ce:	4413      	add	r3, r2
 80014d0:	4622      	mov	r2, r4
 80014d2:	4641      	mov	r1, r8
 80014d4:	fba2 1201 	umull	r1, r2, r2, r1
 80014d8:	f8c7 23d4 	str.w	r2, [r7, #980]	@ 0x3d4
 80014dc:	460a      	mov	r2, r1
 80014de:	f8c7 23d0 	str.w	r2, [r7, #976]	@ 0x3d0
 80014e2:	f8d7 23d4 	ldr.w	r2, [r7, #980]	@ 0x3d4
 80014e6:	4413      	add	r3, r2
 80014e8:	f8c7 33d4 	str.w	r3, [r7, #980]	@ 0x3d4
 80014ec:	e9d7 45f4 	ldrd	r4, r5, [r7, #976]	@ 0x3d0
 80014f0:	4622      	mov	r2, r4
 80014f2:	462b      	mov	r3, r5
 80014f4:	f04f 0000 	mov.w	r0, #0
 80014f8:	f04f 0100 	mov.w	r1, #0
 80014fc:	00d9      	lsls	r1, r3, #3
 80014fe:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001502:	00d0      	lsls	r0, r2, #3
 8001504:	4602      	mov	r2, r0
 8001506:	460b      	mov	r3, r1
 8001508:	4621      	mov	r1, r4
 800150a:	1a51      	subs	r1, r2, r1
 800150c:	f8c7 12e8 	str.w	r1, [r7, #744]	@ 0x2e8
 8001510:	4629      	mov	r1, r5
 8001512:	eb63 0301 	sbc.w	r3, r3, r1
 8001516:	f8c7 32ec 	str.w	r3, [r7, #748]	@ 0x2ec
 800151a:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800151e:	f04f 0300 	mov.w	r3, #0
 8001522:	e9d7 01ba 	ldrd	r0, r1, [r7, #744]	@ 0x2e8
 8001526:	f7ff fb8f 	bl	8000c48 <__aeabi_uldivmod>
 800152a:	4602      	mov	r2, r0
 800152c:	460b      	mov	r3, r1
 800152e:	f112 010a 	adds.w	r1, r2, #10
 8001532:	f8c7 10b8 	str.w	r1, [r7, #184]	@ 0xb8
 8001536:	f143 0300 	adc.w	r3, r3, #0
 800153a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800153e:	4b8f      	ldr	r3, [pc, #572]	@ (800177c <Set_Random_Motion_Values+0x454>)
 8001540:	689b      	ldr	r3, [r3, #8]
 8001542:	461a      	mov	r2, r3
 8001544:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001548:	4413      	add	r3, r2
 800154a:	461a      	mov	r2, r3
 800154c:	4b8b      	ldr	r3, [pc, #556]	@ (800177c <Set_Random_Motion_Values+0x454>)
 800154e:	609a      	str	r2, [r3, #8]
    g_axes.AXIS_X +=  (100 + ((uint64_t)rand()*2*cnt)/RAND_MAX);
 8001550:	f00e fe38 	bl	80101c4 <rand>
 8001554:	4603      	mov	r3, r0
 8001556:	17da      	asrs	r2, r3, #31
 8001558:	f8c7 32e0 	str.w	r3, [r7, #736]	@ 0x2e0
 800155c:	f8c7 22e4 	str.w	r2, [r7, #740]	@ 0x2e4
 8001560:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001564:	2200      	movs	r2, #0
 8001566:	f8c7 32d8 	str.w	r3, [r7, #728]	@ 0x2d8
 800156a:	f8c7 22dc 	str.w	r2, [r7, #732]	@ 0x2dc
 800156e:	e9d7 45b8 	ldrd	r4, r5, [r7, #736]	@ 0x2e0
 8001572:	462b      	mov	r3, r5
 8001574:	e9d7 89b6 	ldrd	r8, r9, [r7, #728]	@ 0x2d8
 8001578:	4642      	mov	r2, r8
 800157a:	fb02 f203 	mul.w	r2, r2, r3
 800157e:	464b      	mov	r3, r9
 8001580:	4621      	mov	r1, r4
 8001582:	fb01 f303 	mul.w	r3, r1, r3
 8001586:	4413      	add	r3, r2
 8001588:	4622      	mov	r2, r4
 800158a:	4641      	mov	r1, r8
 800158c:	fba2 1201 	umull	r1, r2, r2, r1
 8001590:	f8c7 23cc 	str.w	r2, [r7, #972]	@ 0x3cc
 8001594:	460a      	mov	r2, r1
 8001596:	f8c7 23c8 	str.w	r2, [r7, #968]	@ 0x3c8
 800159a:	f8d7 23cc 	ldr.w	r2, [r7, #972]	@ 0x3cc
 800159e:	4413      	add	r3, r2
 80015a0:	f8c7 33cc 	str.w	r3, [r7, #972]	@ 0x3cc
 80015a4:	e9d7 12f2 	ldrd	r1, r2, [r7, #968]	@ 0x3c8
 80015a8:	460b      	mov	r3, r1
 80015aa:	18db      	adds	r3, r3, r3
 80015ac:	663b      	str	r3, [r7, #96]	@ 0x60
 80015ae:	4613      	mov	r3, r2
 80015b0:	eb42 0303 	adc.w	r3, r2, r3
 80015b4:	667b      	str	r3, [r7, #100]	@ 0x64
 80015b6:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 80015ba:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80015be:	f04f 0300 	mov.w	r3, #0
 80015c2:	f7ff fb41 	bl	8000c48 <__aeabi_uldivmod>
 80015c6:	4602      	mov	r2, r0
 80015c8:	460b      	mov	r3, r1
 80015ca:	f112 0164 	adds.w	r1, r2, #100	@ 0x64
 80015ce:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 80015d2:	f143 0300 	adc.w	r3, r3, #0
 80015d6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80015da:	4b69      	ldr	r3, [pc, #420]	@ (8001780 <Set_Random_Motion_Values+0x458>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	461a      	mov	r2, r3
 80015e0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80015e4:	4413      	add	r3, r2
 80015e6:	461a      	mov	r2, r3
 80015e8:	4b65      	ldr	r3, [pc, #404]	@ (8001780 <Set_Random_Motion_Values+0x458>)
 80015ea:	601a      	str	r2, [r3, #0]
    g_axes.AXIS_Y += -(100 + ((uint64_t)rand()*4*cnt)/RAND_MAX);
 80015ec:	f00e fdea 	bl	80101c4 <rand>
 80015f0:	4603      	mov	r3, r0
 80015f2:	17da      	asrs	r2, r3, #31
 80015f4:	f8c7 32d0 	str.w	r3, [r7, #720]	@ 0x2d0
 80015f8:	f8c7 22d4 	str.w	r2, [r7, #724]	@ 0x2d4
 80015fc:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001600:	2200      	movs	r2, #0
 8001602:	f8c7 32c8 	str.w	r3, [r7, #712]	@ 0x2c8
 8001606:	f8c7 22cc 	str.w	r2, [r7, #716]	@ 0x2cc
 800160a:	e9d7 45b4 	ldrd	r4, r5, [r7, #720]	@ 0x2d0
 800160e:	462b      	mov	r3, r5
 8001610:	e9d7 89b2 	ldrd	r8, r9, [r7, #712]	@ 0x2c8
 8001614:	4642      	mov	r2, r8
 8001616:	fb02 f203 	mul.w	r2, r2, r3
 800161a:	464b      	mov	r3, r9
 800161c:	4621      	mov	r1, r4
 800161e:	fb01 f303 	mul.w	r3, r1, r3
 8001622:	4413      	add	r3, r2
 8001624:	4622      	mov	r2, r4
 8001626:	4641      	mov	r1, r8
 8001628:	fba2 1201 	umull	r1, r2, r2, r1
 800162c:	f8c7 23c4 	str.w	r2, [r7, #964]	@ 0x3c4
 8001630:	460a      	mov	r2, r1
 8001632:	f8c7 23c0 	str.w	r2, [r7, #960]	@ 0x3c0
 8001636:	f8d7 23c4 	ldr.w	r2, [r7, #964]	@ 0x3c4
 800163a:	4413      	add	r3, r2
 800163c:	f8c7 33c4 	str.w	r3, [r7, #964]	@ 0x3c4
 8001640:	f04f 0000 	mov.w	r0, #0
 8001644:	f04f 0100 	mov.w	r1, #0
 8001648:	e9d7 45f0 	ldrd	r4, r5, [r7, #960]	@ 0x3c0
 800164c:	462b      	mov	r3, r5
 800164e:	0099      	lsls	r1, r3, #2
 8001650:	4623      	mov	r3, r4
 8001652:	ea41 7193 	orr.w	r1, r1, r3, lsr #30
 8001656:	4623      	mov	r3, r4
 8001658:	0098      	lsls	r0, r3, #2
 800165a:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800165e:	f04f 0300 	mov.w	r3, #0
 8001662:	f7ff faf1 	bl	8000c48 <__aeabi_uldivmod>
 8001666:	4602      	mov	r2, r0
 8001668:	460b      	mov	r3, r1
 800166a:	f06f 0063 	mvn.w	r0, #99	@ 0x63
 800166e:	f04f 31ff 	mov.w	r1, #4294967295
 8001672:	1a80      	subs	r0, r0, r2
 8001674:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8
 8001678:	eb61 0303 	sbc.w	r3, r1, r3
 800167c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8001680:	4b3f      	ldr	r3, [pc, #252]	@ (8001780 <Set_Random_Motion_Values+0x458>)
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	461a      	mov	r2, r3
 8001686:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800168a:	4413      	add	r3, r2
 800168c:	461a      	mov	r2, r3
 800168e:	4b3c      	ldr	r3, [pc, #240]	@ (8001780 <Set_Random_Motion_Values+0x458>)
 8001690:	605a      	str	r2, [r3, #4]
    g_axes.AXIS_Z +=  (100 + ((uint64_t)rand()*6*cnt)/RAND_MAX);
 8001692:	f00e fd97 	bl	80101c4 <rand>
 8001696:	4603      	mov	r3, r0
 8001698:	17da      	asrs	r2, r3, #31
 800169a:	f8c7 32c0 	str.w	r3, [r7, #704]	@ 0x2c0
 800169e:	f8c7 22c4 	str.w	r2, [r7, #708]	@ 0x2c4
 80016a2:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 80016a6:	2200      	movs	r2, #0
 80016a8:	f8c7 32b8 	str.w	r3, [r7, #696]	@ 0x2b8
 80016ac:	f8c7 22bc 	str.w	r2, [r7, #700]	@ 0x2bc
 80016b0:	e9d7 45b0 	ldrd	r4, r5, [r7, #704]	@ 0x2c0
 80016b4:	462b      	mov	r3, r5
 80016b6:	e9d7 89ae 	ldrd	r8, r9, [r7, #696]	@ 0x2b8
 80016ba:	4642      	mov	r2, r8
 80016bc:	fb02 f203 	mul.w	r2, r2, r3
 80016c0:	464b      	mov	r3, r9
 80016c2:	4621      	mov	r1, r4
 80016c4:	fb01 f303 	mul.w	r3, r1, r3
 80016c8:	4413      	add	r3, r2
 80016ca:	4622      	mov	r2, r4
 80016cc:	4641      	mov	r1, r8
 80016ce:	fba2 1201 	umull	r1, r2, r2, r1
 80016d2:	f8c7 23bc 	str.w	r2, [r7, #956]	@ 0x3bc
 80016d6:	460a      	mov	r2, r1
 80016d8:	f8c7 23b8 	str.w	r2, [r7, #952]	@ 0x3b8
 80016dc:	f8d7 23bc 	ldr.w	r2, [r7, #956]	@ 0x3bc
 80016e0:	4413      	add	r3, r2
 80016e2:	f8c7 33bc 	str.w	r3, [r7, #956]	@ 0x3bc
 80016e6:	e9d7 45ee 	ldrd	r4, r5, [r7, #952]	@ 0x3b8
 80016ea:	4622      	mov	r2, r4
 80016ec:	462b      	mov	r3, r5
 80016ee:	1891      	adds	r1, r2, r2
 80016f0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80016f2:	415b      	adcs	r3, r3
 80016f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80016f6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80016fa:	4621      	mov	r1, r4
 80016fc:	1851      	adds	r1, r2, r1
 80016fe:	6539      	str	r1, [r7, #80]	@ 0x50
 8001700:	4629      	mov	r1, r5
 8001702:	eb43 0101 	adc.w	r1, r3, r1
 8001706:	6579      	str	r1, [r7, #84]	@ 0x54
 8001708:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800170c:	460b      	mov	r3, r1
 800170e:	18db      	adds	r3, r3, r3
 8001710:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001712:	4613      	mov	r3, r2
 8001714:	eb42 0303 	adc.w	r3, r2, r3
 8001718:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800171a:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	@ 0x48
 800171e:	4618      	mov	r0, r3
 8001720:	4621      	mov	r1, r4
 8001722:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001726:	f04f 0300 	mov.w	r3, #0
 800172a:	f7ff fa8d 	bl	8000c48 <__aeabi_uldivmod>
 800172e:	4602      	mov	r2, r0
 8001730:	460b      	mov	r3, r1
 8001732:	f112 0164 	adds.w	r1, r2, #100	@ 0x64
 8001736:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 800173a:	f143 0300 	adc.w	r3, r3, #0
 800173e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001742:	4b0f      	ldr	r3, [pc, #60]	@ (8001780 <Set_Random_Motion_Values+0x458>)
 8001744:	689b      	ldr	r3, [r3, #8]
 8001746:	461a      	mov	r2, r3
 8001748:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800174c:	4413      	add	r3, r2
 800174e:	461a      	mov	r2, r3
 8001750:	4b0b      	ldr	r3, [pc, #44]	@ (8001780 <Set_Random_Motion_Values+0x458>)
 8001752:	609a      	str	r2, [r3, #8]
    m_axes.AXIS_X +=  (3  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 8001754:	f00e fd36 	bl	80101c4 <rand>
 8001758:	4603      	mov	r3, r0
 800175a:	17da      	asrs	r2, r3, #31
 800175c:	f8c7 32b0 	str.w	r3, [r7, #688]	@ 0x2b0
 8001760:	f8c7 22b4 	str.w	r2, [r7, #692]	@ 0x2b4
 8001764:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001768:	2200      	movs	r2, #0
 800176a:	f8c7 32a8 	str.w	r3, [r7, #680]	@ 0x2a8
 800176e:	f8c7 22ac 	str.w	r2, [r7, #684]	@ 0x2ac
 8001772:	e9d7 45ac 	ldrd	r4, r5, [r7, #688]	@ 0x2b0
 8001776:	462b      	mov	r3, r5
 8001778:	e004      	b.n	8001784 <Set_Random_Motion_Values+0x45c>
 800177a:	bf00      	nop
 800177c:	20000254 	.word	0x20000254
 8001780:	20000260 	.word	0x20000260
 8001784:	e9d7 89aa 	ldrd	r8, r9, [r7, #680]	@ 0x2a8
 8001788:	4642      	mov	r2, r8
 800178a:	fb02 f203 	mul.w	r2, r2, r3
 800178e:	464b      	mov	r3, r9
 8001790:	4621      	mov	r1, r4
 8001792:	fb01 f303 	mul.w	r3, r1, r3
 8001796:	4413      	add	r3, r2
 8001798:	4622      	mov	r2, r4
 800179a:	4641      	mov	r1, r8
 800179c:	fba2 1201 	umull	r1, r2, r2, r1
 80017a0:	f8c7 23b4 	str.w	r2, [r7, #948]	@ 0x3b4
 80017a4:	460a      	mov	r2, r1
 80017a6:	f8c7 23b0 	str.w	r2, [r7, #944]	@ 0x3b0
 80017aa:	f8d7 23b4 	ldr.w	r2, [r7, #948]	@ 0x3b4
 80017ae:	4413      	add	r3, r2
 80017b0:	f8c7 33b4 	str.w	r3, [r7, #948]	@ 0x3b4
 80017b4:	e9d7 45ec 	ldrd	r4, r5, [r7, #944]	@ 0x3b0
 80017b8:	4622      	mov	r2, r4
 80017ba:	462b      	mov	r3, r5
 80017bc:	1891      	adds	r1, r2, r2
 80017be:	6439      	str	r1, [r7, #64]	@ 0x40
 80017c0:	415b      	adcs	r3, r3
 80017c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80017c4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80017c8:	4621      	mov	r1, r4
 80017ca:	1851      	adds	r1, r2, r1
 80017cc:	f8c7 12a0 	str.w	r1, [r7, #672]	@ 0x2a0
 80017d0:	4629      	mov	r1, r5
 80017d2:	eb43 0101 	adc.w	r1, r3, r1
 80017d6:	f8c7 12a4 	str.w	r1, [r7, #676]	@ 0x2a4
 80017da:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80017de:	f04f 0300 	mov.w	r3, #0
 80017e2:	e9d7 01a8 	ldrd	r0, r1, [r7, #672]	@ 0x2a0
 80017e6:	f7ff fa2f 	bl	8000c48 <__aeabi_uldivmod>
 80017ea:	4602      	mov	r2, r0
 80017ec:	460b      	mov	r3, r1
 80017ee:	1cd1      	adds	r1, r2, #3
 80017f0:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 80017f4:	f143 0300 	adc.w	r3, r3, #0
 80017f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80017fc:	4be1      	ldr	r3, [pc, #900]	@ (8001b84 <Set_Random_Motion_Values+0x85c>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	461a      	mov	r2, r3
 8001802:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001806:	4413      	add	r3, r2
 8001808:	461a      	mov	r2, r3
 800180a:	4bde      	ldr	r3, [pc, #888]	@ (8001b84 <Set_Random_Motion_Values+0x85c>)
 800180c:	601a      	str	r2, [r3, #0]
    m_axes.AXIS_Y += -(3  + ((uint64_t)rand()*4*cnt)/RAND_MAX);
 800180e:	f00e fcd9 	bl	80101c4 <rand>
 8001812:	4603      	mov	r3, r0
 8001814:	17da      	asrs	r2, r3, #31
 8001816:	f8c7 3298 	str.w	r3, [r7, #664]	@ 0x298
 800181a:	f8c7 229c 	str.w	r2, [r7, #668]	@ 0x29c
 800181e:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001822:	2200      	movs	r2, #0
 8001824:	f8c7 3290 	str.w	r3, [r7, #656]	@ 0x290
 8001828:	f8c7 2294 	str.w	r2, [r7, #660]	@ 0x294
 800182c:	e9d7 45a6 	ldrd	r4, r5, [r7, #664]	@ 0x298
 8001830:	462b      	mov	r3, r5
 8001832:	e9d7 89a4 	ldrd	r8, r9, [r7, #656]	@ 0x290
 8001836:	4642      	mov	r2, r8
 8001838:	fb02 f203 	mul.w	r2, r2, r3
 800183c:	464b      	mov	r3, r9
 800183e:	4621      	mov	r1, r4
 8001840:	fb01 f303 	mul.w	r3, r1, r3
 8001844:	4413      	add	r3, r2
 8001846:	4622      	mov	r2, r4
 8001848:	4641      	mov	r1, r8
 800184a:	fba2 1201 	umull	r1, r2, r2, r1
 800184e:	f8c7 23ac 	str.w	r2, [r7, #940]	@ 0x3ac
 8001852:	460a      	mov	r2, r1
 8001854:	f8c7 23a8 	str.w	r2, [r7, #936]	@ 0x3a8
 8001858:	f8d7 23ac 	ldr.w	r2, [r7, #940]	@ 0x3ac
 800185c:	4413      	add	r3, r2
 800185e:	f8c7 33ac 	str.w	r3, [r7, #940]	@ 0x3ac
 8001862:	f04f 0000 	mov.w	r0, #0
 8001866:	f04f 0100 	mov.w	r1, #0
 800186a:	e9d7 45ea 	ldrd	r4, r5, [r7, #936]	@ 0x3a8
 800186e:	462b      	mov	r3, r5
 8001870:	0099      	lsls	r1, r3, #2
 8001872:	4623      	mov	r3, r4
 8001874:	ea41 7193 	orr.w	r1, r1, r3, lsr #30
 8001878:	4623      	mov	r3, r4
 800187a:	0098      	lsls	r0, r3, #2
 800187c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001880:	f04f 0300 	mov.w	r3, #0
 8001884:	f7ff f9e0 	bl	8000c48 <__aeabi_uldivmod>
 8001888:	4602      	mov	r2, r0
 800188a:	460b      	mov	r3, r1
 800188c:	f06f 0002 	mvn.w	r0, #2
 8001890:	f04f 31ff 	mov.w	r1, #4294967295
 8001894:	1a80      	subs	r0, r0, r2
 8001896:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
 800189a:	eb61 0303 	sbc.w	r3, r1, r3
 800189e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80018a2:	4bb8      	ldr	r3, [pc, #736]	@ (8001b84 <Set_Random_Motion_Values+0x85c>)
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	461a      	mov	r2, r3
 80018a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80018ac:	4413      	add	r3, r2
 80018ae:	461a      	mov	r2, r3
 80018b0:	4bb4      	ldr	r3, [pc, #720]	@ (8001b84 <Set_Random_Motion_Values+0x85c>)
 80018b2:	605a      	str	r2, [r3, #4]
    m_axes.AXIS_Z +=  (3  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 80018b4:	f00e fc86 	bl	80101c4 <rand>
 80018b8:	4603      	mov	r3, r0
 80018ba:	17da      	asrs	r2, r3, #31
 80018bc:	f8c7 3288 	str.w	r3, [r7, #648]	@ 0x288
 80018c0:	f8c7 228c 	str.w	r2, [r7, #652]	@ 0x28c
 80018c4:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 80018c8:	2200      	movs	r2, #0
 80018ca:	f8c7 3280 	str.w	r3, [r7, #640]	@ 0x280
 80018ce:	f8c7 2284 	str.w	r2, [r7, #644]	@ 0x284
 80018d2:	e9d7 45a2 	ldrd	r4, r5, [r7, #648]	@ 0x288
 80018d6:	462b      	mov	r3, r5
 80018d8:	e9d7 89a0 	ldrd	r8, r9, [r7, #640]	@ 0x280
 80018dc:	4642      	mov	r2, r8
 80018de:	fb02 f203 	mul.w	r2, r2, r3
 80018e2:	464b      	mov	r3, r9
 80018e4:	4621      	mov	r1, r4
 80018e6:	fb01 f303 	mul.w	r3, r1, r3
 80018ea:	4413      	add	r3, r2
 80018ec:	4622      	mov	r2, r4
 80018ee:	4641      	mov	r1, r8
 80018f0:	fba2 1201 	umull	r1, r2, r2, r1
 80018f4:	f8c7 23a4 	str.w	r2, [r7, #932]	@ 0x3a4
 80018f8:	460a      	mov	r2, r1
 80018fa:	f8c7 23a0 	str.w	r2, [r7, #928]	@ 0x3a0
 80018fe:	f8d7 23a4 	ldr.w	r2, [r7, #932]	@ 0x3a4
 8001902:	4413      	add	r3, r2
 8001904:	f8c7 33a4 	str.w	r3, [r7, #932]	@ 0x3a4
 8001908:	e9d7 45e8 	ldrd	r4, r5, [r7, #928]	@ 0x3a0
 800190c:	4622      	mov	r2, r4
 800190e:	462b      	mov	r3, r5
 8001910:	f04f 0000 	mov.w	r0, #0
 8001914:	f04f 0100 	mov.w	r1, #0
 8001918:	0099      	lsls	r1, r3, #2
 800191a:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 800191e:	0090      	lsls	r0, r2, #2
 8001920:	4602      	mov	r2, r0
 8001922:	460b      	mov	r3, r1
 8001924:	4621      	mov	r1, r4
 8001926:	1851      	adds	r1, r2, r1
 8001928:	f8c7 1278 	str.w	r1, [r7, #632]	@ 0x278
 800192c:	4629      	mov	r1, r5
 800192e:	eb43 0101 	adc.w	r1, r3, r1
 8001932:	f8c7 127c 	str.w	r1, [r7, #636]	@ 0x27c
 8001936:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800193a:	f04f 0300 	mov.w	r3, #0
 800193e:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	@ 0x278
 8001942:	f7ff f981 	bl	8000c48 <__aeabi_uldivmod>
 8001946:	4602      	mov	r2, r0
 8001948:	460b      	mov	r3, r1
 800194a:	1cd1      	adds	r1, r2, #3
 800194c:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8001950:	f143 0300 	adc.w	r3, r3, #0
 8001954:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001958:	4b8a      	ldr	r3, [pc, #552]	@ (8001b84 <Set_Random_Motion_Values+0x85c>)
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	461a      	mov	r2, r3
 800195e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001962:	4413      	add	r3, r2
 8001964:	461a      	mov	r2, r3
 8001966:	4b87      	ldr	r3, [pc, #540]	@ (8001b84 <Set_Random_Motion_Values+0x85c>)
 8001968:	609a      	str	r2, [r3, #8]

    q_axes.AXIS_X -= (100  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 800196a:	f00e fc2b 	bl	80101c4 <rand>
 800196e:	4603      	mov	r3, r0
 8001970:	17da      	asrs	r2, r3, #31
 8001972:	f8c7 3270 	str.w	r3, [r7, #624]	@ 0x270
 8001976:	f8c7 2274 	str.w	r2, [r7, #628]	@ 0x274
 800197a:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 800197e:	2200      	movs	r2, #0
 8001980:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
 8001984:	f8c7 226c 	str.w	r2, [r7, #620]	@ 0x26c
 8001988:	e9d7 459c 	ldrd	r4, r5, [r7, #624]	@ 0x270
 800198c:	462b      	mov	r3, r5
 800198e:	e9d7 899a 	ldrd	r8, r9, [r7, #616]	@ 0x268
 8001992:	4642      	mov	r2, r8
 8001994:	fb02 f203 	mul.w	r2, r2, r3
 8001998:	464b      	mov	r3, r9
 800199a:	4621      	mov	r1, r4
 800199c:	fb01 f303 	mul.w	r3, r1, r3
 80019a0:	4413      	add	r3, r2
 80019a2:	4622      	mov	r2, r4
 80019a4:	4641      	mov	r1, r8
 80019a6:	fba2 1201 	umull	r1, r2, r2, r1
 80019aa:	f8c7 239c 	str.w	r2, [r7, #924]	@ 0x39c
 80019ae:	460a      	mov	r2, r1
 80019b0:	f8c7 2398 	str.w	r2, [r7, #920]	@ 0x398
 80019b4:	f8d7 239c 	ldr.w	r2, [r7, #924]	@ 0x39c
 80019b8:	4413      	add	r3, r2
 80019ba:	f8c7 339c 	str.w	r3, [r7, #924]	@ 0x39c
 80019be:	e9d7 45e6 	ldrd	r4, r5, [r7, #920]	@ 0x398
 80019c2:	4622      	mov	r2, r4
 80019c4:	462b      	mov	r3, r5
 80019c6:	1891      	adds	r1, r2, r2
 80019c8:	63b9      	str	r1, [r7, #56]	@ 0x38
 80019ca:	415b      	adcs	r3, r3
 80019cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80019ce:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80019d2:	4621      	mov	r1, r4
 80019d4:	1851      	adds	r1, r2, r1
 80019d6:	f8c7 1260 	str.w	r1, [r7, #608]	@ 0x260
 80019da:	4629      	mov	r1, r5
 80019dc:	eb43 0101 	adc.w	r1, r3, r1
 80019e0:	f8c7 1264 	str.w	r1, [r7, #612]	@ 0x264
 80019e4:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80019e8:	f04f 0300 	mov.w	r3, #0
 80019ec:	e9d7 0198 	ldrd	r0, r1, [r7, #608]	@ 0x260
 80019f0:	f7ff f92a 	bl	8000c48 <__aeabi_uldivmod>
 80019f4:	4602      	mov	r2, r0
 80019f6:	460b      	mov	r3, r1
 80019f8:	f112 0164 	adds.w	r1, r2, #100	@ 0x64
 80019fc:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8001a00:	f143 0300 	adc.w	r3, r3, #0
 8001a04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001a08:	4b5f      	ldr	r3, [pc, #380]	@ (8001b88 <Set_Random_Motion_Values+0x860>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001a12:	1ad3      	subs	r3, r2, r3
 8001a14:	461a      	mov	r2, r3
 8001a16:	4b5c      	ldr	r3, [pc, #368]	@ (8001b88 <Set_Random_Motion_Values+0x860>)
 8001a18:	601a      	str	r2, [r3, #0]
    q_axes.AXIS_Y += (100  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 8001a1a:	f00e fbd3 	bl	80101c4 <rand>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	17da      	asrs	r2, r3, #31
 8001a22:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
 8001a26:	f8c7 225c 	str.w	r2, [r7, #604]	@ 0x25c
 8001a2a:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001a2e:	2200      	movs	r2, #0
 8001a30:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
 8001a34:	f8c7 2254 	str.w	r2, [r7, #596]	@ 0x254
 8001a38:	e9d7 4596 	ldrd	r4, r5, [r7, #600]	@ 0x258
 8001a3c:	462b      	mov	r3, r5
 8001a3e:	e9d7 8994 	ldrd	r8, r9, [r7, #592]	@ 0x250
 8001a42:	4642      	mov	r2, r8
 8001a44:	fb02 f203 	mul.w	r2, r2, r3
 8001a48:	464b      	mov	r3, r9
 8001a4a:	4621      	mov	r1, r4
 8001a4c:	fb01 f303 	mul.w	r3, r1, r3
 8001a50:	4413      	add	r3, r2
 8001a52:	4622      	mov	r2, r4
 8001a54:	4641      	mov	r1, r8
 8001a56:	fba2 1201 	umull	r1, r2, r2, r1
 8001a5a:	f8c7 2394 	str.w	r2, [r7, #916]	@ 0x394
 8001a5e:	460a      	mov	r2, r1
 8001a60:	f8c7 2390 	str.w	r2, [r7, #912]	@ 0x390
 8001a64:	f8d7 2394 	ldr.w	r2, [r7, #916]	@ 0x394
 8001a68:	4413      	add	r3, r2
 8001a6a:	f8c7 3394 	str.w	r3, [r7, #916]	@ 0x394
 8001a6e:	e9d7 45e4 	ldrd	r4, r5, [r7, #912]	@ 0x390
 8001a72:	4622      	mov	r2, r4
 8001a74:	462b      	mov	r3, r5
 8001a76:	f04f 0000 	mov.w	r0, #0
 8001a7a:	f04f 0100 	mov.w	r1, #0
 8001a7e:	0099      	lsls	r1, r3, #2
 8001a80:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001a84:	0090      	lsls	r0, r2, #2
 8001a86:	4602      	mov	r2, r0
 8001a88:	460b      	mov	r3, r1
 8001a8a:	4621      	mov	r1, r4
 8001a8c:	1851      	adds	r1, r2, r1
 8001a8e:	f8c7 1248 	str.w	r1, [r7, #584]	@ 0x248
 8001a92:	4629      	mov	r1, r5
 8001a94:	eb43 0101 	adc.w	r1, r3, r1
 8001a98:	f8c7 124c 	str.w	r1, [r7, #588]	@ 0x24c
 8001a9c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001aa0:	f04f 0300 	mov.w	r3, #0
 8001aa4:	e9d7 0192 	ldrd	r0, r1, [r7, #584]	@ 0x248
 8001aa8:	f7ff f8ce 	bl	8000c48 <__aeabi_uldivmod>
 8001aac:	4602      	mov	r2, r0
 8001aae:	460b      	mov	r3, r1
 8001ab0:	f112 0164 	adds.w	r1, r2, #100	@ 0x64
 8001ab4:	67b9      	str	r1, [r7, #120]	@ 0x78
 8001ab6:	f143 0300 	adc.w	r3, r3, #0
 8001aba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001abc:	4b32      	ldr	r3, [pc, #200]	@ (8001b88 <Set_Random_Motion_Values+0x860>)
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001ac4:	4413      	add	r3, r2
 8001ac6:	461a      	mov	r2, r3
 8001ac8:	4b2f      	ldr	r3, [pc, #188]	@ (8001b88 <Set_Random_Motion_Values+0x860>)
 8001aca:	605a      	str	r2, [r3, #4]
    q_axes.AXIS_Z -= (100  + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 8001acc:	f00e fb7a 	bl	80101c4 <rand>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	17da      	asrs	r2, r3, #31
 8001ad4:	f8c7 3240 	str.w	r3, [r7, #576]	@ 0x240
 8001ad8:	f8c7 2244 	str.w	r2, [r7, #580]	@ 0x244
 8001adc:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	f8c7 3238 	str.w	r3, [r7, #568]	@ 0x238
 8001ae6:	f8c7 223c 	str.w	r2, [r7, #572]	@ 0x23c
 8001aea:	e9d7 4590 	ldrd	r4, r5, [r7, #576]	@ 0x240
 8001aee:	462b      	mov	r3, r5
 8001af0:	e9d7 898e 	ldrd	r8, r9, [r7, #568]	@ 0x238
 8001af4:	4642      	mov	r2, r8
 8001af6:	fb02 f203 	mul.w	r2, r2, r3
 8001afa:	464b      	mov	r3, r9
 8001afc:	4621      	mov	r1, r4
 8001afe:	fb01 f303 	mul.w	r3, r1, r3
 8001b02:	4413      	add	r3, r2
 8001b04:	4622      	mov	r2, r4
 8001b06:	4641      	mov	r1, r8
 8001b08:	fba2 1201 	umull	r1, r2, r2, r1
 8001b0c:	f8c7 238c 	str.w	r2, [r7, #908]	@ 0x38c
 8001b10:	460a      	mov	r2, r1
 8001b12:	f8c7 2388 	str.w	r2, [r7, #904]	@ 0x388
 8001b16:	f8d7 238c 	ldr.w	r2, [r7, #908]	@ 0x38c
 8001b1a:	4413      	add	r3, r2
 8001b1c:	f8c7 338c 	str.w	r3, [r7, #908]	@ 0x38c
 8001b20:	e9d7 45e2 	ldrd	r4, r5, [r7, #904]	@ 0x388
 8001b24:	4622      	mov	r2, r4
 8001b26:	462b      	mov	r3, r5
 8001b28:	f04f 0000 	mov.w	r0, #0
 8001b2c:	f04f 0100 	mov.w	r1, #0
 8001b30:	00d9      	lsls	r1, r3, #3
 8001b32:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001b36:	00d0      	lsls	r0, r2, #3
 8001b38:	4602      	mov	r2, r0
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	4621      	mov	r1, r4
 8001b3e:	1a51      	subs	r1, r2, r1
 8001b40:	f8c7 1230 	str.w	r1, [r7, #560]	@ 0x230
 8001b44:	4629      	mov	r1, r5
 8001b46:	eb63 0301 	sbc.w	r3, r3, r1
 8001b4a:	f8c7 3234 	str.w	r3, [r7, #564]	@ 0x234
 8001b4e:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001b52:	f04f 0300 	mov.w	r3, #0
 8001b56:	e9d7 018c 	ldrd	r0, r1, [r7, #560]	@ 0x230
 8001b5a:	f7ff f875 	bl	8000c48 <__aeabi_uldivmod>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	460b      	mov	r3, r1
 8001b62:	f112 0164 	adds.w	r1, r2, #100	@ 0x64
 8001b66:	6739      	str	r1, [r7, #112]	@ 0x70
 8001b68:	f143 0300 	adc.w	r3, r3, #0
 8001b6c:	677b      	str	r3, [r7, #116]	@ 0x74
 8001b6e:	4b06      	ldr	r3, [pc, #24]	@ (8001b88 <Set_Random_Motion_Values+0x860>)
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	461a      	mov	r2, r3
 8001b74:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001b76:	1ad3      	subs	r3, r2, r3
 8001b78:	461a      	mov	r2, r3
 8001b7a:	4b03      	ldr	r3, [pc, #12]	@ (8001b88 <Set_Random_Motion_Values+0x860>)
 8001b7c:	609a      	str	r2, [r3, #8]
    q_axes.AXIS_X += (200 + ((uint64_t)rand()*7*cnt)/RAND_MAX);
    q_axes.AXIS_Y -= (150 + ((uint64_t)rand()*3*cnt)/RAND_MAX);
    q_axes.AXIS_Z += (10  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
  }

}
 8001b7e:	f000 bc37 	b.w	80023f0 <Set_Random_Motion_Values+0x10c8>
 8001b82:	bf00      	nop
 8001b84:	2000026c 	.word	0x2000026c
 8001b88:	20000278 	.word	0x20000278
    x_axes.AXIS_X += -(10  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 8001b8c:	f00e fb1a 	bl	80101c4 <rand>
 8001b90:	4603      	mov	r3, r0
 8001b92:	17da      	asrs	r2, r3, #31
 8001b94:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
 8001b98:	f8c7 222c 	str.w	r2, [r7, #556]	@ 0x22c
 8001b9c:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	469a      	mov	sl, r3
 8001ba4:	4693      	mov	fp, r2
 8001ba6:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	@ 0x228
 8001baa:	460b      	mov	r3, r1
 8001bac:	fb0a f203 	mul.w	r2, sl, r3
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	fb03 f30b 	mul.w	r3, r3, fp
 8001bb6:	4413      	add	r3, r2
 8001bb8:	4602      	mov	r2, r0
 8001bba:	fba2 450a 	umull	r4, r5, r2, sl
 8001bbe:	442b      	add	r3, r5
 8001bc0:	461d      	mov	r5, r3
 8001bc2:	4622      	mov	r2, r4
 8001bc4:	462b      	mov	r3, r5
 8001bc6:	1891      	adds	r1, r2, r2
 8001bc8:	6339      	str	r1, [r7, #48]	@ 0x30
 8001bca:	415b      	adcs	r3, r3
 8001bcc:	637b      	str	r3, [r7, #52]	@ 0x34
 8001bce:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001bd2:	1911      	adds	r1, r2, r4
 8001bd4:	f8c7 1220 	str.w	r1, [r7, #544]	@ 0x220
 8001bd8:	416b      	adcs	r3, r5
 8001bda:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 8001bde:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001be2:	f04f 0300 	mov.w	r3, #0
 8001be6:	e9d7 0188 	ldrd	r0, r1, [r7, #544]	@ 0x220
 8001bea:	f7ff f82d 	bl	8000c48 <__aeabi_uldivmod>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	460b      	mov	r3, r1
 8001bf2:	f06f 0009 	mvn.w	r0, #9
 8001bf6:	f04f 31ff 	mov.w	r1, #4294967295
 8001bfa:	1a80      	subs	r0, r0, r2
 8001bfc:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128
 8001c00:	eb61 0303 	sbc.w	r3, r1, r3
 8001c04:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8001c08:	4beb      	ldr	r3, [pc, #940]	@ (8001fb8 <Set_Random_Motion_Values+0xc90>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001c12:	4413      	add	r3, r2
 8001c14:	461a      	mov	r2, r3
 8001c16:	4be8      	ldr	r3, [pc, #928]	@ (8001fb8 <Set_Random_Motion_Values+0xc90>)
 8001c18:	601a      	str	r2, [r3, #0]
    x_axes.AXIS_Y +=  (10  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 8001c1a:	f00e fad3 	bl	80101c4 <rand>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	17da      	asrs	r2, r3, #31
 8001c22:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
 8001c26:	f8c7 221c 	str.w	r2, [r7, #540]	@ 0x21c
 8001c2a:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001c2e:	2200      	movs	r2, #0
 8001c30:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
 8001c34:	f8c7 2214 	str.w	r2, [r7, #532]	@ 0x214
 8001c38:	e9d7 4586 	ldrd	r4, r5, [r7, #536]	@ 0x218
 8001c3c:	462b      	mov	r3, r5
 8001c3e:	e9d7 8984 	ldrd	r8, r9, [r7, #528]	@ 0x210
 8001c42:	4642      	mov	r2, r8
 8001c44:	fb02 f203 	mul.w	r2, r2, r3
 8001c48:	464b      	mov	r3, r9
 8001c4a:	4621      	mov	r1, r4
 8001c4c:	fb01 f303 	mul.w	r3, r1, r3
 8001c50:	4413      	add	r3, r2
 8001c52:	4622      	mov	r2, r4
 8001c54:	4641      	mov	r1, r8
 8001c56:	fba2 1201 	umull	r1, r2, r2, r1
 8001c5a:	f8c7 2384 	str.w	r2, [r7, #900]	@ 0x384
 8001c5e:	460a      	mov	r2, r1
 8001c60:	f8c7 2380 	str.w	r2, [r7, #896]	@ 0x380
 8001c64:	f8d7 2384 	ldr.w	r2, [r7, #900]	@ 0x384
 8001c68:	4413      	add	r3, r2
 8001c6a:	f8c7 3384 	str.w	r3, [r7, #900]	@ 0x384
 8001c6e:	e9d7 45e0 	ldrd	r4, r5, [r7, #896]	@ 0x380
 8001c72:	4622      	mov	r2, r4
 8001c74:	462b      	mov	r3, r5
 8001c76:	f04f 0000 	mov.w	r0, #0
 8001c7a:	f04f 0100 	mov.w	r1, #0
 8001c7e:	0099      	lsls	r1, r3, #2
 8001c80:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001c84:	0090      	lsls	r0, r2, #2
 8001c86:	4602      	mov	r2, r0
 8001c88:	460b      	mov	r3, r1
 8001c8a:	4621      	mov	r1, r4
 8001c8c:	1851      	adds	r1, r2, r1
 8001c8e:	f8c7 1208 	str.w	r1, [r7, #520]	@ 0x208
 8001c92:	4629      	mov	r1, r5
 8001c94:	eb43 0101 	adc.w	r1, r3, r1
 8001c98:	f8c7 120c 	str.w	r1, [r7, #524]	@ 0x20c
 8001c9c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001ca0:	f04f 0300 	mov.w	r3, #0
 8001ca4:	e9d7 0182 	ldrd	r0, r1, [r7, #520]	@ 0x208
 8001ca8:	f7fe ffce 	bl	8000c48 <__aeabi_uldivmod>
 8001cac:	4602      	mov	r2, r0
 8001cae:	460b      	mov	r3, r1
 8001cb0:	f112 010a 	adds.w	r1, r2, #10
 8001cb4:	f8c7 1120 	str.w	r1, [r7, #288]	@ 0x120
 8001cb8:	f143 0300 	adc.w	r3, r3, #0
 8001cbc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001cc0:	4bbd      	ldr	r3, [pc, #756]	@ (8001fb8 <Set_Random_Motion_Values+0xc90>)
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001cca:	4413      	add	r3, r2
 8001ccc:	461a      	mov	r2, r3
 8001cce:	4bba      	ldr	r3, [pc, #744]	@ (8001fb8 <Set_Random_Motion_Values+0xc90>)
 8001cd0:	605a      	str	r2, [r3, #4]
    x_axes.AXIS_Z += -(10  + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 8001cd2:	f00e fa77 	bl	80101c4 <rand>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	17da      	asrs	r2, r3, #31
 8001cda:	f8c7 3200 	str.w	r3, [r7, #512]	@ 0x200
 8001cde:	f8c7 2204 	str.w	r2, [r7, #516]	@ 0x204
 8001ce2:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
 8001cec:	f8c7 21fc 	str.w	r2, [r7, #508]	@ 0x1fc
 8001cf0:	e9d7 4580 	ldrd	r4, r5, [r7, #512]	@ 0x200
 8001cf4:	462b      	mov	r3, r5
 8001cf6:	e9d7 897e 	ldrd	r8, r9, [r7, #504]	@ 0x1f8
 8001cfa:	4642      	mov	r2, r8
 8001cfc:	fb02 f203 	mul.w	r2, r2, r3
 8001d00:	464b      	mov	r3, r9
 8001d02:	4621      	mov	r1, r4
 8001d04:	fb01 f303 	mul.w	r3, r1, r3
 8001d08:	4413      	add	r3, r2
 8001d0a:	4622      	mov	r2, r4
 8001d0c:	4641      	mov	r1, r8
 8001d0e:	fba2 1201 	umull	r1, r2, r2, r1
 8001d12:	f8c7 237c 	str.w	r2, [r7, #892]	@ 0x37c
 8001d16:	460a      	mov	r2, r1
 8001d18:	f8c7 2378 	str.w	r2, [r7, #888]	@ 0x378
 8001d1c:	f8d7 237c 	ldr.w	r2, [r7, #892]	@ 0x37c
 8001d20:	4413      	add	r3, r2
 8001d22:	f8c7 337c 	str.w	r3, [r7, #892]	@ 0x37c
 8001d26:	e9d7 45de 	ldrd	r4, r5, [r7, #888]	@ 0x378
 8001d2a:	4622      	mov	r2, r4
 8001d2c:	462b      	mov	r3, r5
 8001d2e:	f04f 0000 	mov.w	r0, #0
 8001d32:	f04f 0100 	mov.w	r1, #0
 8001d36:	00d9      	lsls	r1, r3, #3
 8001d38:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001d3c:	00d0      	lsls	r0, r2, #3
 8001d3e:	4602      	mov	r2, r0
 8001d40:	460b      	mov	r3, r1
 8001d42:	4621      	mov	r1, r4
 8001d44:	1a51      	subs	r1, r2, r1
 8001d46:	f8c7 11f0 	str.w	r1, [r7, #496]	@ 0x1f0
 8001d4a:	4629      	mov	r1, r5
 8001d4c:	eb63 0301 	sbc.w	r3, r3, r1
 8001d50:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
 8001d54:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001d58:	f04f 0300 	mov.w	r3, #0
 8001d5c:	e9d7 017c 	ldrd	r0, r1, [r7, #496]	@ 0x1f0
 8001d60:	f7fe ff72 	bl	8000c48 <__aeabi_uldivmod>
 8001d64:	4602      	mov	r2, r0
 8001d66:	460b      	mov	r3, r1
 8001d68:	f06f 0009 	mvn.w	r0, #9
 8001d6c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d70:	1a80      	subs	r0, r0, r2
 8001d72:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118
 8001d76:	eb61 0303 	sbc.w	r3, r1, r3
 8001d7a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8001d7e:	4b8e      	ldr	r3, [pc, #568]	@ (8001fb8 <Set_Random_Motion_Values+0xc90>)
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	461a      	mov	r2, r3
 8001d84:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001d88:	4413      	add	r3, r2
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	4b8a      	ldr	r3, [pc, #552]	@ (8001fb8 <Set_Random_Motion_Values+0xc90>)
 8001d8e:	609a      	str	r2, [r3, #8]
    g_axes.AXIS_X += -(100 + ((uint64_t)rand()*2*cnt)/RAND_MAX);
 8001d90:	f00e fa18 	bl	80101c4 <rand>
 8001d94:	4603      	mov	r3, r0
 8001d96:	17da      	asrs	r2, r3, #31
 8001d98:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8001d9c:	f8c7 21ec 	str.w	r2, [r7, #492]	@ 0x1ec
 8001da0:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001da4:	2200      	movs	r2, #0
 8001da6:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001daa:	f8c7 21e4 	str.w	r2, [r7, #484]	@ 0x1e4
 8001dae:	e9d7 457a 	ldrd	r4, r5, [r7, #488]	@ 0x1e8
 8001db2:	462b      	mov	r3, r5
 8001db4:	e9d7 8978 	ldrd	r8, r9, [r7, #480]	@ 0x1e0
 8001db8:	4642      	mov	r2, r8
 8001dba:	fb02 f203 	mul.w	r2, r2, r3
 8001dbe:	464b      	mov	r3, r9
 8001dc0:	4621      	mov	r1, r4
 8001dc2:	fb01 f303 	mul.w	r3, r1, r3
 8001dc6:	4413      	add	r3, r2
 8001dc8:	4622      	mov	r2, r4
 8001dca:	4641      	mov	r1, r8
 8001dcc:	fba2 1201 	umull	r1, r2, r2, r1
 8001dd0:	f8c7 2374 	str.w	r2, [r7, #884]	@ 0x374
 8001dd4:	460a      	mov	r2, r1
 8001dd6:	f8c7 2370 	str.w	r2, [r7, #880]	@ 0x370
 8001dda:	f8d7 2374 	ldr.w	r2, [r7, #884]	@ 0x374
 8001dde:	4413      	add	r3, r2
 8001de0:	f8c7 3374 	str.w	r3, [r7, #884]	@ 0x374
 8001de4:	e9d7 12dc 	ldrd	r1, r2, [r7, #880]	@ 0x370
 8001de8:	460b      	mov	r3, r1
 8001dea:	18db      	adds	r3, r3, r3
 8001dec:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001dee:	4613      	mov	r3, r2
 8001df0:	eb42 0303 	adc.w	r3, r2, r3
 8001df4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001df6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001dfa:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001dfe:	f04f 0300 	mov.w	r3, #0
 8001e02:	f7fe ff21 	bl	8000c48 <__aeabi_uldivmod>
 8001e06:	4602      	mov	r2, r0
 8001e08:	460b      	mov	r3, r1
 8001e0a:	f06f 0063 	mvn.w	r0, #99	@ 0x63
 8001e0e:	f04f 31ff 	mov.w	r1, #4294967295
 8001e12:	1a80      	subs	r0, r0, r2
 8001e14:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
 8001e18:	eb61 0303 	sbc.w	r3, r1, r3
 8001e1c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8001e20:	4b66      	ldr	r3, [pc, #408]	@ (8001fbc <Set_Random_Motion_Values+0xc94>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	461a      	mov	r2, r3
 8001e26:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001e2a:	4413      	add	r3, r2
 8001e2c:	461a      	mov	r2, r3
 8001e2e:	4b63      	ldr	r3, [pc, #396]	@ (8001fbc <Set_Random_Motion_Values+0xc94>)
 8001e30:	601a      	str	r2, [r3, #0]
    g_axes.AXIS_Y +=  (100 + ((uint64_t)rand()*4*cnt)/RAND_MAX);
 8001e32:	f00e f9c7 	bl	80101c4 <rand>
 8001e36:	4603      	mov	r3, r0
 8001e38:	17da      	asrs	r2, r3, #31
 8001e3a:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
 8001e3e:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8001e42:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001e46:	2200      	movs	r2, #0
 8001e48:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
 8001e4c:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
 8001e50:	e9d7 4576 	ldrd	r4, r5, [r7, #472]	@ 0x1d8
 8001e54:	462b      	mov	r3, r5
 8001e56:	e9d7 8974 	ldrd	r8, r9, [r7, #464]	@ 0x1d0
 8001e5a:	4642      	mov	r2, r8
 8001e5c:	fb02 f203 	mul.w	r2, r2, r3
 8001e60:	464b      	mov	r3, r9
 8001e62:	4621      	mov	r1, r4
 8001e64:	fb01 f303 	mul.w	r3, r1, r3
 8001e68:	4413      	add	r3, r2
 8001e6a:	4622      	mov	r2, r4
 8001e6c:	4641      	mov	r1, r8
 8001e6e:	fba2 1201 	umull	r1, r2, r2, r1
 8001e72:	f8c7 236c 	str.w	r2, [r7, #876]	@ 0x36c
 8001e76:	460a      	mov	r2, r1
 8001e78:	f8c7 2368 	str.w	r2, [r7, #872]	@ 0x368
 8001e7c:	f8d7 236c 	ldr.w	r2, [r7, #876]	@ 0x36c
 8001e80:	4413      	add	r3, r2
 8001e82:	f8c7 336c 	str.w	r3, [r7, #876]	@ 0x36c
 8001e86:	f04f 0000 	mov.w	r0, #0
 8001e8a:	f04f 0100 	mov.w	r1, #0
 8001e8e:	e9d7 45da 	ldrd	r4, r5, [r7, #872]	@ 0x368
 8001e92:	462b      	mov	r3, r5
 8001e94:	0099      	lsls	r1, r3, #2
 8001e96:	4623      	mov	r3, r4
 8001e98:	ea41 7193 	orr.w	r1, r1, r3, lsr #30
 8001e9c:	4623      	mov	r3, r4
 8001e9e:	0098      	lsls	r0, r3, #2
 8001ea0:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001ea4:	f04f 0300 	mov.w	r3, #0
 8001ea8:	f7fe fece 	bl	8000c48 <__aeabi_uldivmod>
 8001eac:	4602      	mov	r2, r0
 8001eae:	460b      	mov	r3, r1
 8001eb0:	f112 0164 	adds.w	r1, r2, #100	@ 0x64
 8001eb4:	f8c7 1108 	str.w	r1, [r7, #264]	@ 0x108
 8001eb8:	f143 0300 	adc.w	r3, r3, #0
 8001ebc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8001ec0:	4b3e      	ldr	r3, [pc, #248]	@ (8001fbc <Set_Random_Motion_Values+0xc94>)
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001eca:	4413      	add	r3, r2
 8001ecc:	461a      	mov	r2, r3
 8001ece:	4b3b      	ldr	r3, [pc, #236]	@ (8001fbc <Set_Random_Motion_Values+0xc94>)
 8001ed0:	605a      	str	r2, [r3, #4]
    g_axes.AXIS_Z += -(100 + ((uint64_t)rand()*6*cnt)/RAND_MAX);
 8001ed2:	f00e f977 	bl	80101c4 <rand>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	17da      	asrs	r2, r3, #31
 8001eda:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8001ede:	f8c7 21cc 	str.w	r2, [r7, #460]	@ 0x1cc
 8001ee2:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001eec:	f8c7 21c4 	str.w	r2, [r7, #452]	@ 0x1c4
 8001ef0:	e9d7 4572 	ldrd	r4, r5, [r7, #456]	@ 0x1c8
 8001ef4:	462b      	mov	r3, r5
 8001ef6:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	@ 0x1c0
 8001efa:	4642      	mov	r2, r8
 8001efc:	fb02 f203 	mul.w	r2, r2, r3
 8001f00:	464b      	mov	r3, r9
 8001f02:	4621      	mov	r1, r4
 8001f04:	fb01 f303 	mul.w	r3, r1, r3
 8001f08:	4413      	add	r3, r2
 8001f0a:	4622      	mov	r2, r4
 8001f0c:	4641      	mov	r1, r8
 8001f0e:	fba2 1201 	umull	r1, r2, r2, r1
 8001f12:	f8c7 2364 	str.w	r2, [r7, #868]	@ 0x364
 8001f16:	460a      	mov	r2, r1
 8001f18:	f8c7 2360 	str.w	r2, [r7, #864]	@ 0x360
 8001f1c:	f8d7 2364 	ldr.w	r2, [r7, #868]	@ 0x364
 8001f20:	4413      	add	r3, r2
 8001f22:	f8c7 3364 	str.w	r3, [r7, #868]	@ 0x364
 8001f26:	e9d7 45d8 	ldrd	r4, r5, [r7, #864]	@ 0x360
 8001f2a:	4622      	mov	r2, r4
 8001f2c:	462b      	mov	r3, r5
 8001f2e:	1891      	adds	r1, r2, r2
 8001f30:	6239      	str	r1, [r7, #32]
 8001f32:	415b      	adcs	r3, r3
 8001f34:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f36:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001f3a:	4621      	mov	r1, r4
 8001f3c:	1851      	adds	r1, r2, r1
 8001f3e:	61b9      	str	r1, [r7, #24]
 8001f40:	4629      	mov	r1, r5
 8001f42:	eb43 0101 	adc.w	r1, r3, r1
 8001f46:	61f9      	str	r1, [r7, #28]
 8001f48:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8001f4c:	460b      	mov	r3, r1
 8001f4e:	18db      	adds	r3, r3, r3
 8001f50:	613b      	str	r3, [r7, #16]
 8001f52:	4613      	mov	r3, r2
 8001f54:	eb42 0303 	adc.w	r3, r2, r3
 8001f58:	617b      	str	r3, [r7, #20]
 8001f5a:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001f5e:	4618      	mov	r0, r3
 8001f60:	4621      	mov	r1, r4
 8001f62:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001f66:	f04f 0300 	mov.w	r3, #0
 8001f6a:	f7fe fe6d 	bl	8000c48 <__aeabi_uldivmod>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	460b      	mov	r3, r1
 8001f72:	f06f 0063 	mvn.w	r0, #99	@ 0x63
 8001f76:	f04f 31ff 	mov.w	r1, #4294967295
 8001f7a:	1a80      	subs	r0, r0, r2
 8001f7c:	f8c7 0100 	str.w	r0, [r7, #256]	@ 0x100
 8001f80:	eb61 0303 	sbc.w	r3, r1, r3
 8001f84:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001f88:	4b0c      	ldr	r3, [pc, #48]	@ (8001fbc <Set_Random_Motion_Values+0xc94>)
 8001f8a:	689b      	ldr	r3, [r3, #8]
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8001f92:	4413      	add	r3, r2
 8001f94:	461a      	mov	r2, r3
 8001f96:	4b09      	ldr	r3, [pc, #36]	@ (8001fbc <Set_Random_Motion_Values+0xc94>)
 8001f98:	609a      	str	r2, [r3, #8]
    m_axes.AXIS_X += -(3  + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 8001f9a:	f00e f913 	bl	80101c4 <rand>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	17da      	asrs	r2, r3, #31
 8001fa2:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 8001fa6:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8001faa:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001fae:	2200      	movs	r2, #0
 8001fb0:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 8001fb4:	e004      	b.n	8001fc0 <Set_Random_Motion_Values+0xc98>
 8001fb6:	bf00      	nop
 8001fb8:	20000254 	.word	0x20000254
 8001fbc:	20000260 	.word	0x20000260
 8001fc0:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
 8001fc4:	e9d7 456e 	ldrd	r4, r5, [r7, #440]	@ 0x1b8
 8001fc8:	462b      	mov	r3, r5
 8001fca:	e9d7 896c 	ldrd	r8, r9, [r7, #432]	@ 0x1b0
 8001fce:	4642      	mov	r2, r8
 8001fd0:	fb02 f203 	mul.w	r2, r2, r3
 8001fd4:	464b      	mov	r3, r9
 8001fd6:	4621      	mov	r1, r4
 8001fd8:	fb01 f303 	mul.w	r3, r1, r3
 8001fdc:	4413      	add	r3, r2
 8001fde:	4622      	mov	r2, r4
 8001fe0:	4641      	mov	r1, r8
 8001fe2:	fba2 1201 	umull	r1, r2, r2, r1
 8001fe6:	f8c7 235c 	str.w	r2, [r7, #860]	@ 0x35c
 8001fea:	460a      	mov	r2, r1
 8001fec:	f8c7 2358 	str.w	r2, [r7, #856]	@ 0x358
 8001ff0:	f8d7 235c 	ldr.w	r2, [r7, #860]	@ 0x35c
 8001ff4:	4413      	add	r3, r2
 8001ff6:	f8c7 335c 	str.w	r3, [r7, #860]	@ 0x35c
 8001ffa:	e9d7 45d6 	ldrd	r4, r5, [r7, #856]	@ 0x358
 8001ffe:	4622      	mov	r2, r4
 8002000:	462b      	mov	r3, r5
 8002002:	f04f 0000 	mov.w	r0, #0
 8002006:	f04f 0100 	mov.w	r1, #0
 800200a:	00d9      	lsls	r1, r3, #3
 800200c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002010:	00d0      	lsls	r0, r2, #3
 8002012:	4602      	mov	r2, r0
 8002014:	460b      	mov	r3, r1
 8002016:	4621      	mov	r1, r4
 8002018:	1a51      	subs	r1, r2, r1
 800201a:	f8c7 11a8 	str.w	r1, [r7, #424]	@ 0x1a8
 800201e:	4629      	mov	r1, r5
 8002020:	eb63 0301 	sbc.w	r3, r3, r1
 8002024:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
 8002028:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800202c:	f04f 0300 	mov.w	r3, #0
 8002030:	e9d7 016a 	ldrd	r0, r1, [r7, #424]	@ 0x1a8
 8002034:	f7fe fe08 	bl	8000c48 <__aeabi_uldivmod>
 8002038:	4602      	mov	r2, r0
 800203a:	460b      	mov	r3, r1
 800203c:	f06f 0002 	mvn.w	r0, #2
 8002040:	f04f 31ff 	mov.w	r1, #4294967295
 8002044:	1a80      	subs	r0, r0, r2
 8002046:	f8c7 00f8 	str.w	r0, [r7, #248]	@ 0xf8
 800204a:	eb61 0303 	sbc.w	r3, r1, r3
 800204e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002052:	4bea      	ldr	r3, [pc, #936]	@ (80023fc <Set_Random_Motion_Values+0x10d4>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	461a      	mov	r2, r3
 8002058:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800205c:	4413      	add	r3, r2
 800205e:	461a      	mov	r2, r3
 8002060:	4be6      	ldr	r3, [pc, #920]	@ (80023fc <Set_Random_Motion_Values+0x10d4>)
 8002062:	601a      	str	r2, [r3, #0]
    m_axes.AXIS_Y +=  (3  + ((uint64_t)rand()*9*cnt)/RAND_MAX);
 8002064:	f00e f8ae 	bl	80101c4 <rand>
 8002068:	4603      	mov	r3, r0
 800206a:	17da      	asrs	r2, r3, #31
 800206c:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002070:	f8c7 21a4 	str.w	r2, [r7, #420]	@ 0x1a4
 8002074:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8002078:	2200      	movs	r2, #0
 800207a:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 800207e:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8002082:	e9d7 4568 	ldrd	r4, r5, [r7, #416]	@ 0x1a0
 8002086:	462b      	mov	r3, r5
 8002088:	e9d7 8966 	ldrd	r8, r9, [r7, #408]	@ 0x198
 800208c:	4642      	mov	r2, r8
 800208e:	fb02 f203 	mul.w	r2, r2, r3
 8002092:	464b      	mov	r3, r9
 8002094:	4621      	mov	r1, r4
 8002096:	fb01 f303 	mul.w	r3, r1, r3
 800209a:	4413      	add	r3, r2
 800209c:	4622      	mov	r2, r4
 800209e:	4641      	mov	r1, r8
 80020a0:	fba2 1201 	umull	r1, r2, r2, r1
 80020a4:	f8c7 2354 	str.w	r2, [r7, #852]	@ 0x354
 80020a8:	460a      	mov	r2, r1
 80020aa:	f8c7 2350 	str.w	r2, [r7, #848]	@ 0x350
 80020ae:	f8d7 2354 	ldr.w	r2, [r7, #852]	@ 0x354
 80020b2:	4413      	add	r3, r2
 80020b4:	f8c7 3354 	str.w	r3, [r7, #852]	@ 0x354
 80020b8:	e9d7 45d4 	ldrd	r4, r5, [r7, #848]	@ 0x350
 80020bc:	4622      	mov	r2, r4
 80020be:	462b      	mov	r3, r5
 80020c0:	f04f 0000 	mov.w	r0, #0
 80020c4:	f04f 0100 	mov.w	r1, #0
 80020c8:	00d9      	lsls	r1, r3, #3
 80020ca:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80020ce:	00d0      	lsls	r0, r2, #3
 80020d0:	4602      	mov	r2, r0
 80020d2:	460b      	mov	r3, r1
 80020d4:	4621      	mov	r1, r4
 80020d6:	1851      	adds	r1, r2, r1
 80020d8:	f8c7 1190 	str.w	r1, [r7, #400]	@ 0x190
 80020dc:	4629      	mov	r1, r5
 80020de:	eb43 0101 	adc.w	r1, r3, r1
 80020e2:	f8c7 1194 	str.w	r1, [r7, #404]	@ 0x194
 80020e6:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80020ea:	f04f 0300 	mov.w	r3, #0
 80020ee:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	@ 0x190
 80020f2:	f7fe fda9 	bl	8000c48 <__aeabi_uldivmod>
 80020f6:	4602      	mov	r2, r0
 80020f8:	460b      	mov	r3, r1
 80020fa:	1cd1      	adds	r1, r2, #3
 80020fc:	f8c7 10f0 	str.w	r1, [r7, #240]	@ 0xf0
 8002100:	f143 0300 	adc.w	r3, r3, #0
 8002104:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002108:	4bbc      	ldr	r3, [pc, #752]	@ (80023fc <Set_Random_Motion_Values+0x10d4>)
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	461a      	mov	r2, r3
 800210e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002112:	4413      	add	r3, r2
 8002114:	461a      	mov	r2, r3
 8002116:	4bb9      	ldr	r3, [pc, #740]	@ (80023fc <Set_Random_Motion_Values+0x10d4>)
 8002118:	605a      	str	r2, [r3, #4]
    m_axes.AXIS_Z += -(3  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 800211a:	f00e f853 	bl	80101c4 <rand>
 800211e:	4603      	mov	r3, r0
 8002120:	17da      	asrs	r2, r3, #31
 8002122:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8002126:	f8c7 218c 	str.w	r2, [r7, #396]	@ 0x18c
 800212a:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 800212e:	2200      	movs	r2, #0
 8002130:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002134:	f8c7 2184 	str.w	r2, [r7, #388]	@ 0x184
 8002138:	e9d7 4562 	ldrd	r4, r5, [r7, #392]	@ 0x188
 800213c:	462b      	mov	r3, r5
 800213e:	e9d7 8960 	ldrd	r8, r9, [r7, #384]	@ 0x180
 8002142:	4642      	mov	r2, r8
 8002144:	fb02 f203 	mul.w	r2, r2, r3
 8002148:	464b      	mov	r3, r9
 800214a:	4621      	mov	r1, r4
 800214c:	fb01 f303 	mul.w	r3, r1, r3
 8002150:	4413      	add	r3, r2
 8002152:	4622      	mov	r2, r4
 8002154:	4641      	mov	r1, r8
 8002156:	fba2 1201 	umull	r1, r2, r2, r1
 800215a:	f8c7 234c 	str.w	r2, [r7, #844]	@ 0x34c
 800215e:	460a      	mov	r2, r1
 8002160:	f8c7 2348 	str.w	r2, [r7, #840]	@ 0x348
 8002164:	f8d7 234c 	ldr.w	r2, [r7, #844]	@ 0x34c
 8002168:	4413      	add	r3, r2
 800216a:	f8c7 334c 	str.w	r3, [r7, #844]	@ 0x34c
 800216e:	e9d7 45d2 	ldrd	r4, r5, [r7, #840]	@ 0x348
 8002172:	4622      	mov	r2, r4
 8002174:	462b      	mov	r3, r5
 8002176:	1891      	adds	r1, r2, r2
 8002178:	60b9      	str	r1, [r7, #8]
 800217a:	415b      	adcs	r3, r3
 800217c:	60fb      	str	r3, [r7, #12]
 800217e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002182:	4621      	mov	r1, r4
 8002184:	1851      	adds	r1, r2, r1
 8002186:	f8c7 1178 	str.w	r1, [r7, #376]	@ 0x178
 800218a:	4629      	mov	r1, r5
 800218c:	eb43 0101 	adc.w	r1, r3, r1
 8002190:	f8c7 117c 	str.w	r1, [r7, #380]	@ 0x17c
 8002194:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8002198:	f04f 0300 	mov.w	r3, #0
 800219c:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	@ 0x178
 80021a0:	f7fe fd52 	bl	8000c48 <__aeabi_uldivmod>
 80021a4:	4602      	mov	r2, r0
 80021a6:	460b      	mov	r3, r1
 80021a8:	f06f 0002 	mvn.w	r0, #2
 80021ac:	f04f 31ff 	mov.w	r1, #4294967295
 80021b0:	1a80      	subs	r0, r0, r2
 80021b2:	f8c7 00e8 	str.w	r0, [r7, #232]	@ 0xe8
 80021b6:	eb61 0303 	sbc.w	r3, r1, r3
 80021ba:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80021be:	4b8f      	ldr	r3, [pc, #572]	@ (80023fc <Set_Random_Motion_Values+0x10d4>)
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	461a      	mov	r2, r3
 80021c4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80021c8:	4413      	add	r3, r2
 80021ca:	461a      	mov	r2, r3
 80021cc:	4b8b      	ldr	r3, [pc, #556]	@ (80023fc <Set_Random_Motion_Values+0x10d4>)
 80021ce:	609a      	str	r2, [r3, #8]
    q_axes.AXIS_X += (200 + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 80021d0:	f00d fff8 	bl	80101c4 <rand>
 80021d4:	4603      	mov	r3, r0
 80021d6:	17da      	asrs	r2, r3, #31
 80021d8:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 80021dc:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
 80021e0:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 80021e4:	2200      	movs	r2, #0
 80021e6:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 80021ea:	f8c7 216c 	str.w	r2, [r7, #364]	@ 0x16c
 80021ee:	e9d7 455c 	ldrd	r4, r5, [r7, #368]	@ 0x170
 80021f2:	462b      	mov	r3, r5
 80021f4:	e9d7 895a 	ldrd	r8, r9, [r7, #360]	@ 0x168
 80021f8:	4642      	mov	r2, r8
 80021fa:	fb02 f203 	mul.w	r2, r2, r3
 80021fe:	464b      	mov	r3, r9
 8002200:	4621      	mov	r1, r4
 8002202:	fb01 f303 	mul.w	r3, r1, r3
 8002206:	4413      	add	r3, r2
 8002208:	4622      	mov	r2, r4
 800220a:	4641      	mov	r1, r8
 800220c:	fba2 1201 	umull	r1, r2, r2, r1
 8002210:	f8c7 2344 	str.w	r2, [r7, #836]	@ 0x344
 8002214:	460a      	mov	r2, r1
 8002216:	f8c7 2340 	str.w	r2, [r7, #832]	@ 0x340
 800221a:	f8d7 2344 	ldr.w	r2, [r7, #836]	@ 0x344
 800221e:	4413      	add	r3, r2
 8002220:	f8c7 3344 	str.w	r3, [r7, #836]	@ 0x344
 8002224:	e9d7 45d0 	ldrd	r4, r5, [r7, #832]	@ 0x340
 8002228:	4622      	mov	r2, r4
 800222a:	462b      	mov	r3, r5
 800222c:	f04f 0000 	mov.w	r0, #0
 8002230:	f04f 0100 	mov.w	r1, #0
 8002234:	00d9      	lsls	r1, r3, #3
 8002236:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800223a:	00d0      	lsls	r0, r2, #3
 800223c:	4602      	mov	r2, r0
 800223e:	460b      	mov	r3, r1
 8002240:	4621      	mov	r1, r4
 8002242:	1a51      	subs	r1, r2, r1
 8002244:	f8c7 1160 	str.w	r1, [r7, #352]	@ 0x160
 8002248:	4629      	mov	r1, r5
 800224a:	eb63 0301 	sbc.w	r3, r3, r1
 800224e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8002252:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8002256:	f04f 0300 	mov.w	r3, #0
 800225a:	e9d7 0158 	ldrd	r0, r1, [r7, #352]	@ 0x160
 800225e:	f7fe fcf3 	bl	8000c48 <__aeabi_uldivmod>
 8002262:	4602      	mov	r2, r0
 8002264:	460b      	mov	r3, r1
 8002266:	f112 01c8 	adds.w	r1, r2, #200	@ 0xc8
 800226a:	f8c7 10e0 	str.w	r1, [r7, #224]	@ 0xe0
 800226e:	f143 0300 	adc.w	r3, r3, #0
 8002272:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002276:	4b62      	ldr	r3, [pc, #392]	@ (8002400 <Set_Random_Motion_Values+0x10d8>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	461a      	mov	r2, r3
 800227c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002280:	4413      	add	r3, r2
 8002282:	461a      	mov	r2, r3
 8002284:	4b5e      	ldr	r3, [pc, #376]	@ (8002400 <Set_Random_Motion_Values+0x10d8>)
 8002286:	601a      	str	r2, [r3, #0]
    q_axes.AXIS_Y -= (150 + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 8002288:	f00d ff9c 	bl	80101c4 <rand>
 800228c:	4603      	mov	r3, r0
 800228e:	17da      	asrs	r2, r3, #31
 8002290:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8002294:	f8c7 215c 	str.w	r2, [r7, #348]	@ 0x15c
 8002298:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 800229c:	2200      	movs	r2, #0
 800229e:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80022a2:	f8c7 2154 	str.w	r2, [r7, #340]	@ 0x154
 80022a6:	e9d7 4556 	ldrd	r4, r5, [r7, #344]	@ 0x158
 80022aa:	462b      	mov	r3, r5
 80022ac:	e9d7 8954 	ldrd	r8, r9, [r7, #336]	@ 0x150
 80022b0:	4642      	mov	r2, r8
 80022b2:	fb02 f203 	mul.w	r2, r2, r3
 80022b6:	464b      	mov	r3, r9
 80022b8:	4621      	mov	r1, r4
 80022ba:	fb01 f303 	mul.w	r3, r1, r3
 80022be:	4413      	add	r3, r2
 80022c0:	4622      	mov	r2, r4
 80022c2:	4641      	mov	r1, r8
 80022c4:	fba2 1201 	umull	r1, r2, r2, r1
 80022c8:	f8c7 233c 	str.w	r2, [r7, #828]	@ 0x33c
 80022cc:	460a      	mov	r2, r1
 80022ce:	f8c7 2338 	str.w	r2, [r7, #824]	@ 0x338
 80022d2:	f8d7 233c 	ldr.w	r2, [r7, #828]	@ 0x33c
 80022d6:	4413      	add	r3, r2
 80022d8:	f8c7 333c 	str.w	r3, [r7, #828]	@ 0x33c
 80022dc:	e9d7 45ce 	ldrd	r4, r5, [r7, #824]	@ 0x338
 80022e0:	4622      	mov	r2, r4
 80022e2:	462b      	mov	r3, r5
 80022e4:	1891      	adds	r1, r2, r2
 80022e6:	6039      	str	r1, [r7, #0]
 80022e8:	415b      	adcs	r3, r3
 80022ea:	607b      	str	r3, [r7, #4]
 80022ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80022f0:	4621      	mov	r1, r4
 80022f2:	1851      	adds	r1, r2, r1
 80022f4:	f8c7 1148 	str.w	r1, [r7, #328]	@ 0x148
 80022f8:	4629      	mov	r1, r5
 80022fa:	eb43 0101 	adc.w	r1, r3, r1
 80022fe:	f8c7 114c 	str.w	r1, [r7, #332]	@ 0x14c
 8002302:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8002306:	f04f 0300 	mov.w	r3, #0
 800230a:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 800230e:	f7fe fc9b 	bl	8000c48 <__aeabi_uldivmod>
 8002312:	4602      	mov	r2, r0
 8002314:	460b      	mov	r3, r1
 8002316:	f112 0196 	adds.w	r1, r2, #150	@ 0x96
 800231a:	f8c7 10d8 	str.w	r1, [r7, #216]	@ 0xd8
 800231e:	f143 0300 	adc.w	r3, r3, #0
 8002322:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8002326:	4b36      	ldr	r3, [pc, #216]	@ (8002400 <Set_Random_Motion_Values+0x10d8>)
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	461a      	mov	r2, r3
 800232c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	461a      	mov	r2, r3
 8002334:	4b32      	ldr	r3, [pc, #200]	@ (8002400 <Set_Random_Motion_Values+0x10d8>)
 8002336:	605a      	str	r2, [r3, #4]
    q_axes.AXIS_Z += (10  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 8002338:	f00d ff44 	bl	80101c4 <rand>
 800233c:	4603      	mov	r3, r0
 800233e:	17da      	asrs	r2, r3, #31
 8002340:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8002344:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
 8002348:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 800234c:	2200      	movs	r2, #0
 800234e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8002352:	f8c7 213c 	str.w	r2, [r7, #316]	@ 0x13c
 8002356:	e9d7 4550 	ldrd	r4, r5, [r7, #320]	@ 0x140
 800235a:	462b      	mov	r3, r5
 800235c:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	@ 0x138
 8002360:	4642      	mov	r2, r8
 8002362:	fb02 f203 	mul.w	r2, r2, r3
 8002366:	464b      	mov	r3, r9
 8002368:	4621      	mov	r1, r4
 800236a:	fb01 f303 	mul.w	r3, r1, r3
 800236e:	4413      	add	r3, r2
 8002370:	4622      	mov	r2, r4
 8002372:	4641      	mov	r1, r8
 8002374:	fba2 1201 	umull	r1, r2, r2, r1
 8002378:	f8c7 2334 	str.w	r2, [r7, #820]	@ 0x334
 800237c:	460a      	mov	r2, r1
 800237e:	f8c7 2330 	str.w	r2, [r7, #816]	@ 0x330
 8002382:	f8d7 2334 	ldr.w	r2, [r7, #820]	@ 0x334
 8002386:	4413      	add	r3, r2
 8002388:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334
 800238c:	e9d7 45cc 	ldrd	r4, r5, [r7, #816]	@ 0x330
 8002390:	4622      	mov	r2, r4
 8002392:	462b      	mov	r3, r5
 8002394:	f04f 0000 	mov.w	r0, #0
 8002398:	f04f 0100 	mov.w	r1, #0
 800239c:	0099      	lsls	r1, r3, #2
 800239e:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80023a2:	0090      	lsls	r0, r2, #2
 80023a4:	4602      	mov	r2, r0
 80023a6:	460b      	mov	r3, r1
 80023a8:	4621      	mov	r1, r4
 80023aa:	1851      	adds	r1, r2, r1
 80023ac:	f8c7 1130 	str.w	r1, [r7, #304]	@ 0x130
 80023b0:	4629      	mov	r1, r5
 80023b2:	eb43 0101 	adc.w	r1, r3, r1
 80023b6:	f8c7 1134 	str.w	r1, [r7, #308]	@ 0x134
 80023ba:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80023be:	f04f 0300 	mov.w	r3, #0
 80023c2:	e9d7 014c 	ldrd	r0, r1, [r7, #304]	@ 0x130
 80023c6:	f7fe fc3f 	bl	8000c48 <__aeabi_uldivmod>
 80023ca:	4602      	mov	r2, r0
 80023cc:	460b      	mov	r3, r1
 80023ce:	f112 010a 	adds.w	r1, r2, #10
 80023d2:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 80023d6:	f143 0300 	adc.w	r3, r3, #0
 80023da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80023de:	4b08      	ldr	r3, [pc, #32]	@ (8002400 <Set_Random_Motion_Values+0x10d8>)
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	461a      	mov	r2, r3
 80023e4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80023e8:	4413      	add	r3, r2
 80023ea:	461a      	mov	r2, r3
 80023ec:	4b04      	ldr	r3, [pc, #16]	@ (8002400 <Set_Random_Motion_Values+0x10d8>)
 80023ee:	609a      	str	r2, [r3, #8]
}
 80023f0:	bf00      	nop
 80023f2:	f507 777a 	add.w	r7, r7, #1000	@ 0x3e8
 80023f6:	46bd      	mov	sp, r7
 80023f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80023fc:	2000026c 	.word	0x2000026c
 8002400:	20000278 	.word	0x20000278

08002404 <Reset_Motion_Values>:
 * @brief  Reset values for all motion sensor data
 * @param  None
 * @retval None
 */
static void Reset_Motion_Values(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
  x_axes.AXIS_X = (x_axes.AXIS_X)%2000 == 0 ? -x_axes.AXIS_X : 10;
 8002408:	4b6e      	ldr	r3, [pc, #440]	@ (80025c4 <Reset_Motion_Values+0x1c0>)
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	4b6e      	ldr	r3, [pc, #440]	@ (80025c8 <Reset_Motion_Values+0x1c4>)
 800240e:	fb83 1302 	smull	r1, r3, r3, r2
 8002412:	11d9      	asrs	r1, r3, #7
 8002414:	17d3      	asrs	r3, r2, #31
 8002416:	1acb      	subs	r3, r1, r3
 8002418:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800241c:	fb01 f303 	mul.w	r3, r1, r3
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	2b00      	cmp	r3, #0
 8002424:	d103      	bne.n	800242e <Reset_Motion_Values+0x2a>
 8002426:	4b67      	ldr	r3, [pc, #412]	@ (80025c4 <Reset_Motion_Values+0x1c0>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	425b      	negs	r3, r3
 800242c:	e000      	b.n	8002430 <Reset_Motion_Values+0x2c>
 800242e:	230a      	movs	r3, #10
 8002430:	4a64      	ldr	r2, [pc, #400]	@ (80025c4 <Reset_Motion_Values+0x1c0>)
 8002432:	6013      	str	r3, [r2, #0]
  x_axes.AXIS_Y = (x_axes.AXIS_Y)%2000 == 0 ? -x_axes.AXIS_Y : -10;
 8002434:	4b63      	ldr	r3, [pc, #396]	@ (80025c4 <Reset_Motion_Values+0x1c0>)
 8002436:	685a      	ldr	r2, [r3, #4]
 8002438:	4b63      	ldr	r3, [pc, #396]	@ (80025c8 <Reset_Motion_Values+0x1c4>)
 800243a:	fb83 1302 	smull	r1, r3, r3, r2
 800243e:	11d9      	asrs	r1, r3, #7
 8002440:	17d3      	asrs	r3, r2, #31
 8002442:	1acb      	subs	r3, r1, r3
 8002444:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8002448:	fb01 f303 	mul.w	r3, r1, r3
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	2b00      	cmp	r3, #0
 8002450:	d103      	bne.n	800245a <Reset_Motion_Values+0x56>
 8002452:	4b5c      	ldr	r3, [pc, #368]	@ (80025c4 <Reset_Motion_Values+0x1c0>)
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	425b      	negs	r3, r3
 8002458:	e001      	b.n	800245e <Reset_Motion_Values+0x5a>
 800245a:	f06f 0309 	mvn.w	r3, #9
 800245e:	4a59      	ldr	r2, [pc, #356]	@ (80025c4 <Reset_Motion_Values+0x1c0>)
 8002460:	6053      	str	r3, [r2, #4]
  x_axes.AXIS_Z = (x_axes.AXIS_Z)%2000 == 0 ? -x_axes.AXIS_Z : 10;
 8002462:	4b58      	ldr	r3, [pc, #352]	@ (80025c4 <Reset_Motion_Values+0x1c0>)
 8002464:	689a      	ldr	r2, [r3, #8]
 8002466:	4b58      	ldr	r3, [pc, #352]	@ (80025c8 <Reset_Motion_Values+0x1c4>)
 8002468:	fb83 1302 	smull	r1, r3, r3, r2
 800246c:	11d9      	asrs	r1, r3, #7
 800246e:	17d3      	asrs	r3, r2, #31
 8002470:	1acb      	subs	r3, r1, r3
 8002472:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8002476:	fb01 f303 	mul.w	r3, r1, r3
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	2b00      	cmp	r3, #0
 800247e:	d103      	bne.n	8002488 <Reset_Motion_Values+0x84>
 8002480:	4b50      	ldr	r3, [pc, #320]	@ (80025c4 <Reset_Motion_Values+0x1c0>)
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	425b      	negs	r3, r3
 8002486:	e000      	b.n	800248a <Reset_Motion_Values+0x86>
 8002488:	230a      	movs	r3, #10
 800248a:	4a4e      	ldr	r2, [pc, #312]	@ (80025c4 <Reset_Motion_Values+0x1c0>)
 800248c:	6093      	str	r3, [r2, #8]
  g_axes.AXIS_X = (g_axes.AXIS_X)%2000 == 0 ? -g_axes.AXIS_X : 100;
 800248e:	4b4f      	ldr	r3, [pc, #316]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	4b4d      	ldr	r3, [pc, #308]	@ (80025c8 <Reset_Motion_Values+0x1c4>)
 8002494:	fb83 1302 	smull	r1, r3, r3, r2
 8002498:	11d9      	asrs	r1, r3, #7
 800249a:	17d3      	asrs	r3, r2, #31
 800249c:	1acb      	subs	r3, r1, r3
 800249e:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80024a2:	fb01 f303 	mul.w	r3, r1, r3
 80024a6:	1ad3      	subs	r3, r2, r3
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d103      	bne.n	80024b4 <Reset_Motion_Values+0xb0>
 80024ac:	4b47      	ldr	r3, [pc, #284]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	425b      	negs	r3, r3
 80024b2:	e000      	b.n	80024b6 <Reset_Motion_Values+0xb2>
 80024b4:	2364      	movs	r3, #100	@ 0x64
 80024b6:	4a45      	ldr	r2, [pc, #276]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 80024b8:	6013      	str	r3, [r2, #0]
  g_axes.AXIS_Y = (g_axes.AXIS_Y)%2000 == 0 ? -g_axes.AXIS_Y : -100;
 80024ba:	4b44      	ldr	r3, [pc, #272]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 80024bc:	685a      	ldr	r2, [r3, #4]
 80024be:	4b42      	ldr	r3, [pc, #264]	@ (80025c8 <Reset_Motion_Values+0x1c4>)
 80024c0:	fb83 1302 	smull	r1, r3, r3, r2
 80024c4:	11d9      	asrs	r1, r3, #7
 80024c6:	17d3      	asrs	r3, r2, #31
 80024c8:	1acb      	subs	r3, r1, r3
 80024ca:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80024ce:	fb01 f303 	mul.w	r3, r1, r3
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d103      	bne.n	80024e0 <Reset_Motion_Values+0xdc>
 80024d8:	4b3c      	ldr	r3, [pc, #240]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	425b      	negs	r3, r3
 80024de:	e001      	b.n	80024e4 <Reset_Motion_Values+0xe0>
 80024e0:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 80024e4:	4a39      	ldr	r2, [pc, #228]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 80024e6:	6053      	str	r3, [r2, #4]
  g_axes.AXIS_Z = (g_axes.AXIS_Z)%2000 == 0 ? -g_axes.AXIS_Z : 100;
 80024e8:	4b38      	ldr	r3, [pc, #224]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 80024ea:	689a      	ldr	r2, [r3, #8]
 80024ec:	4b36      	ldr	r3, [pc, #216]	@ (80025c8 <Reset_Motion_Values+0x1c4>)
 80024ee:	fb83 1302 	smull	r1, r3, r3, r2
 80024f2:	11d9      	asrs	r1, r3, #7
 80024f4:	17d3      	asrs	r3, r2, #31
 80024f6:	1acb      	subs	r3, r1, r3
 80024f8:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80024fc:	fb01 f303 	mul.w	r3, r1, r3
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	2b00      	cmp	r3, #0
 8002504:	d103      	bne.n	800250e <Reset_Motion_Values+0x10a>
 8002506:	4b31      	ldr	r3, [pc, #196]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	425b      	negs	r3, r3
 800250c:	e000      	b.n	8002510 <Reset_Motion_Values+0x10c>
 800250e:	2364      	movs	r3, #100	@ 0x64
 8002510:	4a2e      	ldr	r2, [pc, #184]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 8002512:	6093      	str	r3, [r2, #8]
  m_axes.AXIS_X = (g_axes.AXIS_X)%2000 == 0 ? -m_axes.AXIS_X : 3;
 8002514:	4b2d      	ldr	r3, [pc, #180]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	4b2b      	ldr	r3, [pc, #172]	@ (80025c8 <Reset_Motion_Values+0x1c4>)
 800251a:	fb83 1302 	smull	r1, r3, r3, r2
 800251e:	11d9      	asrs	r1, r3, #7
 8002520:	17d3      	asrs	r3, r2, #31
 8002522:	1acb      	subs	r3, r1, r3
 8002524:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8002528:	fb01 f303 	mul.w	r3, r1, r3
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	2b00      	cmp	r3, #0
 8002530:	d103      	bne.n	800253a <Reset_Motion_Values+0x136>
 8002532:	4b27      	ldr	r3, [pc, #156]	@ (80025d0 <Reset_Motion_Values+0x1cc>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	425b      	negs	r3, r3
 8002538:	e000      	b.n	800253c <Reset_Motion_Values+0x138>
 800253a:	2303      	movs	r3, #3
 800253c:	4a24      	ldr	r2, [pc, #144]	@ (80025d0 <Reset_Motion_Values+0x1cc>)
 800253e:	6013      	str	r3, [r2, #0]
  m_axes.AXIS_Y = (g_axes.AXIS_Y)%2000 == 0 ? -m_axes.AXIS_Y : -3;
 8002540:	4b22      	ldr	r3, [pc, #136]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 8002542:	685a      	ldr	r2, [r3, #4]
 8002544:	4b20      	ldr	r3, [pc, #128]	@ (80025c8 <Reset_Motion_Values+0x1c4>)
 8002546:	fb83 1302 	smull	r1, r3, r3, r2
 800254a:	11d9      	asrs	r1, r3, #7
 800254c:	17d3      	asrs	r3, r2, #31
 800254e:	1acb      	subs	r3, r1, r3
 8002550:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8002554:	fb01 f303 	mul.w	r3, r1, r3
 8002558:	1ad3      	subs	r3, r2, r3
 800255a:	2b00      	cmp	r3, #0
 800255c:	d103      	bne.n	8002566 <Reset_Motion_Values+0x162>
 800255e:	4b1c      	ldr	r3, [pc, #112]	@ (80025d0 <Reset_Motion_Values+0x1cc>)
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	425b      	negs	r3, r3
 8002564:	e001      	b.n	800256a <Reset_Motion_Values+0x166>
 8002566:	f06f 0302 	mvn.w	r3, #2
 800256a:	4a19      	ldr	r2, [pc, #100]	@ (80025d0 <Reset_Motion_Values+0x1cc>)
 800256c:	6053      	str	r3, [r2, #4]
  m_axes.AXIS_Z = (g_axes.AXIS_Z)%2000 == 0 ? -m_axes.AXIS_Z : 3;
 800256e:	4b17      	ldr	r3, [pc, #92]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 8002570:	689a      	ldr	r2, [r3, #8]
 8002572:	4b15      	ldr	r3, [pc, #84]	@ (80025c8 <Reset_Motion_Values+0x1c4>)
 8002574:	fb83 1302 	smull	r1, r3, r3, r2
 8002578:	11d9      	asrs	r1, r3, #7
 800257a:	17d3      	asrs	r3, r2, #31
 800257c:	1acb      	subs	r3, r1, r3
 800257e:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8002582:	fb01 f303 	mul.w	r3, r1, r3
 8002586:	1ad3      	subs	r3, r2, r3
 8002588:	2b00      	cmp	r3, #0
 800258a:	d103      	bne.n	8002594 <Reset_Motion_Values+0x190>
 800258c:	4b10      	ldr	r3, [pc, #64]	@ (80025d0 <Reset_Motion_Values+0x1cc>)
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	425b      	negs	r3, r3
 8002592:	e000      	b.n	8002596 <Reset_Motion_Values+0x192>
 8002594:	2303      	movs	r3, #3
 8002596:	4a0e      	ldr	r2, [pc, #56]	@ (80025d0 <Reset_Motion_Values+0x1cc>)
 8002598:	6093      	str	r3, [r2, #8]
  q_axes.AXIS_X = -q_axes.AXIS_X;
 800259a:	4b0e      	ldr	r3, [pc, #56]	@ (80025d4 <Reset_Motion_Values+0x1d0>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	425b      	negs	r3, r3
 80025a0:	4a0c      	ldr	r2, [pc, #48]	@ (80025d4 <Reset_Motion_Values+0x1d0>)
 80025a2:	6013      	str	r3, [r2, #0]
  q_axes.AXIS_Y = -q_axes.AXIS_Y;
 80025a4:	4b0b      	ldr	r3, [pc, #44]	@ (80025d4 <Reset_Motion_Values+0x1d0>)
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	425b      	negs	r3, r3
 80025aa:	4a0a      	ldr	r2, [pc, #40]	@ (80025d4 <Reset_Motion_Values+0x1d0>)
 80025ac:	6053      	str	r3, [r2, #4]
  q_axes.AXIS_Z = -q_axes.AXIS_Z;
 80025ae:	4b09      	ldr	r3, [pc, #36]	@ (80025d4 <Reset_Motion_Values+0x1d0>)
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	425b      	negs	r3, r3
 80025b4:	4a07      	ldr	r2, [pc, #28]	@ (80025d4 <Reset_Motion_Values+0x1d0>)
 80025b6:	6093      	str	r3, [r2, #8]
}
 80025b8:	bf00      	nop
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr
 80025c2:	bf00      	nop
 80025c4:	20000254 	.word	0x20000254
 80025c8:	10624dd3 	.word	0x10624dd3
 80025cc:	20000260 	.word	0x20000260
 80025d0:	2000026c 	.word	0x2000026c
 80025d4:	20000278 	.word	0x20000278

080025d8 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	4603      	mov	r3, r0
 80025e0:	71fb      	strb	r3, [r7, #7]
  /* Set the User Button flag */
  user_button_pressed = 1;
 80025e2:	4b04      	ldr	r3, [pc, #16]	@ (80025f4 <BSP_PB_Callback+0x1c>)
 80025e4:	2201      	movs	r2, #1
 80025e6:	701a      	strb	r2, [r3, #0]
}
 80025e8:	bf00      	nop
 80025ea:	370c      	adds	r7, #12
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr
 80025f4:	20000216 	.word	0x20000216

080025f8 <Add_Sentry_Service>:
 * @brief  Add the 'HW' service (and the Environmental and AccGyr characteristics).
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_Sentry_Service(void)
{
 80025f8:	b590      	push	{r4, r7, lr}
 80025fa:	b095      	sub	sp, #84	@ 0x54
 80025fc:	af06      	add	r7, sp, #24
  uint8_t uuid[16];
  Service_UUID_t service_uuid;
  Char_UUID_t char_uuid;

  // 1.  Service
  COPY_SENTRY_SERVICE_UUID(uuid);
 80025fe:	2300      	movs	r3, #0
 8002600:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8002604:	2300      	movs	r3, #0
 8002606:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800260a:	2300      	movs	r3, #0
 800260c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8002610:	2300      	movs	r3, #0
 8002612:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002616:	2300      	movs	r3, #0
 8002618:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 800261c:	2301      	movs	r3, #1
 800261e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8002622:	2311      	movs	r3, #17
 8002624:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002628:	23e1      	movs	r3, #225	@ 0xe1
 800262a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800262e:	239a      	movs	r3, #154	@ 0x9a
 8002630:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8002634:	23b4      	movs	r3, #180	@ 0xb4
 8002636:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800263a:	2300      	movs	r3, #0
 800263c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8002640:	2302      	movs	r3, #2
 8002642:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002646:	23a5      	movs	r3, #165	@ 0xa5
 8002648:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 800264c:	23d5      	movs	r3, #213	@ 0xd5
 800264e:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8002652:	23c5      	movs	r3, #197	@ 0xc5
 8002654:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8002658:	231b      	movs	r3, #27
 800265a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 800265e:	f107 0414 	add.w	r4, r7, #20
 8002662:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002666:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002668:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_serv(UUID_TYPE_128, service_uuid.Service_UUID_128, PRIMARY_SERVICE, 7, &SentryServiceHandle);
 800266c:	f107 0114 	add.w	r1, r7, #20
 8002670:	4b5d      	ldr	r3, [pc, #372]	@ (80027e8 <Add_Sentry_Service+0x1f0>)
 8002672:	9300      	str	r3, [sp, #0]
 8002674:	2307      	movs	r3, #7
 8002676:	2201      	movs	r2, #1
 8002678:	2002      	movs	r0, #2
 800267a:	f009 f9d6 	bl	800ba2a <aci_gatt_add_serv>
 800267e:	4603      	mov	r3, r0
 8002680:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (ret != BLE_STATUS_SUCCESS) return BLE_STATUS_ERROR;
 8002684:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002688:	2b00      	cmp	r3, #0
 800268a:	d001      	beq.n	8002690 <Add_Sentry_Service+0x98>
 800268c:	2347      	movs	r3, #71	@ 0x47
 800268e:	e0a7      	b.n	80027e0 <Add_Sentry_Service+0x1e8>

  // 2.  Control Characteristic ()
  // : Read + Write
  COPY_SENTRY_CTRL_UUID(uuid);
 8002690:	2300      	movs	r3, #0
 8002692:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8002696:	2300      	movs	r3, #0
 8002698:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800269c:	2300      	movs	r3, #0
 800269e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80026a2:	2300      	movs	r3, #0
 80026a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80026a8:	2300      	movs	r3, #0
 80026aa:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 80026ae:	2302      	movs	r3, #2
 80026b0:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 80026b4:	2311      	movs	r3, #17
 80026b6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80026ba:	23e1      	movs	r3, #225	@ 0xe1
 80026bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80026c0:	239a      	movs	r3, #154	@ 0x9a
 80026c2:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 80026c6:	23b4      	movs	r3, #180	@ 0xb4
 80026c8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80026cc:	2300      	movs	r3, #0
 80026ce:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80026d2:	2302      	movs	r3, #2
 80026d4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80026d8:	23a5      	movs	r3, #165	@ 0xa5
 80026da:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 80026de:	23d5      	movs	r3, #213	@ 0xd5
 80026e0:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 80026e4:	23c5      	movs	r3, #197	@ 0xc5
 80026e6:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 80026ea:	231b      	movs	r3, #27
 80026ec:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 80026f0:	1d3c      	adds	r4, r7, #4
 80026f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80026f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_char(SentryServiceHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 80026fc:	4b3a      	ldr	r3, [pc, #232]	@ (80027e8 <Add_Sentry_Service+0x1f0>)
 80026fe:	8818      	ldrh	r0, [r3, #0]
 8002700:	1d3a      	adds	r2, r7, #4
 8002702:	4b3a      	ldr	r3, [pc, #232]	@ (80027ec <Add_Sentry_Service+0x1f4>)
 8002704:	9305      	str	r3, [sp, #20]
 8002706:	2300      	movs	r3, #0
 8002708:	9304      	str	r3, [sp, #16]
 800270a:	2310      	movs	r3, #16
 800270c:	9303      	str	r3, [sp, #12]
 800270e:	2301      	movs	r3, #1
 8002710:	9302      	str	r3, [sp, #8]
 8002712:	2300      	movs	r3, #0
 8002714:	9301      	str	r3, [sp, #4]
 8002716:	230e      	movs	r3, #14
 8002718:	9300      	str	r3, [sp, #0]
 800271a:	2301      	movs	r3, #1
 800271c:	2102      	movs	r1, #2
 800271e:	f009 fa0d 	bl	800bb3c <aci_gatt_add_char>
 8002722:	4603      	mov	r3, r0
 8002724:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                          1, //  1 byte (0x00 or 0x01)
                          CHAR_PROP_READ | CHAR_PROP_WRITE | CHAR_PROP_WRITE_WITHOUT_RESP,
                          ATTR_PERMISSION_NONE,
                          GATT_NOTIFY_ATTRIBUTE_WRITE, // 
                          16, 0, &SentryControlCharHandle);
  if (ret != BLE_STATUS_SUCCESS) return BLE_STATUS_ERROR;
 8002728:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800272c:	2b00      	cmp	r3, #0
 800272e:	d001      	beq.n	8002734 <Add_Sentry_Service+0x13c>
 8002730:	2347      	movs	r3, #71	@ 0x47
 8002732:	e055      	b.n	80027e0 <Add_Sentry_Service+0x1e8>

  // 3.  Status Characteristic ()
  // : Read + Notify
  COPY_SENTRY_STATUS_UUID(uuid);
 8002734:	2300      	movs	r3, #0
 8002736:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800273a:	2300      	movs	r3, #0
 800273c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8002740:	2300      	movs	r3, #0
 8002742:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8002746:	2300      	movs	r3, #0
 8002748:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800274c:	2300      	movs	r3, #0
 800274e:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8002752:	2303      	movs	r3, #3
 8002754:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8002758:	2311      	movs	r3, #17
 800275a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800275e:	23e1      	movs	r3, #225	@ 0xe1
 8002760:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002764:	239a      	movs	r3, #154	@ 0x9a
 8002766:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 800276a:	23b4      	movs	r3, #180	@ 0xb4
 800276c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8002770:	2300      	movs	r3, #0
 8002772:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8002776:	2302      	movs	r3, #2
 8002778:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800277c:	23a5      	movs	r3, #165	@ 0xa5
 800277e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8002782:	23d5      	movs	r3, #213	@ 0xd5
 8002784:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8002788:	23c5      	movs	r3, #197	@ 0xc5
 800278a:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800278e:	231b      	movs	r3, #27
 8002790:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 8002794:	1d3c      	adds	r4, r7, #4
 8002796:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800279a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800279c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_char(SentryServiceHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 80027a0:	4b11      	ldr	r3, [pc, #68]	@ (80027e8 <Add_Sentry_Service+0x1f0>)
 80027a2:	8818      	ldrh	r0, [r3, #0]
 80027a4:	1d3a      	adds	r2, r7, #4
 80027a6:	4b12      	ldr	r3, [pc, #72]	@ (80027f0 <Add_Sentry_Service+0x1f8>)
 80027a8:	9305      	str	r3, [sp, #20]
 80027aa:	2300      	movs	r3, #0
 80027ac:	9304      	str	r3, [sp, #16]
 80027ae:	2310      	movs	r3, #16
 80027b0:	9303      	str	r3, [sp, #12]
 80027b2:	2304      	movs	r3, #4
 80027b4:	9302      	str	r3, [sp, #8]
 80027b6:	2300      	movs	r3, #0
 80027b8:	9301      	str	r3, [sp, #4]
 80027ba:	2312      	movs	r3, #18
 80027bc:	9300      	str	r3, [sp, #0]
 80027be:	2301      	movs	r3, #1
 80027c0:	2102      	movs	r1, #2
 80027c2:	f009 f9bb 	bl	800bb3c <aci_gatt_add_char>
 80027c6:	4603      	mov	r3, r0
 80027c8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                          1, //  1 byte
                          CHAR_PROP_READ | CHAR_PROP_NOTIFY,
                          ATTR_PERMISSION_NONE,
                          GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                          16, 0, &SentryStatusCharHandle);
  if (ret != BLE_STATUS_SUCCESS) return BLE_STATUS_ERROR;
 80027cc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d001      	beq.n	80027d8 <Add_Sentry_Service+0x1e0>
 80027d4:	2347      	movs	r3, #71	@ 0x47
 80027d6:	e003      	b.n	80027e0 <Add_Sentry_Service+0x1e8>

  printf("Sentry Service Added Successfully.\r\n");
 80027d8:	4806      	ldr	r0, [pc, #24]	@ (80027f4 <Add_Sentry_Service+0x1fc>)
 80027da:	f00e fab1 	bl	8010d40 <puts>
  return BLE_STATUS_SUCCESS;
 80027de:	2300      	movs	r3, #0
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	373c      	adds	r7, #60	@ 0x3c
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd90      	pop	{r4, r7, pc}
 80027e8:	20000226 	.word	0x20000226
 80027ec:	20000228 	.word	0x20000228
 80027f0:	2000022a 	.word	0x2000022a
 80027f4:	08012dac 	.word	0x08012dac

080027f8 <Add_HWServW2ST_Service>:

tBleStatus Add_HWServW2ST_Service(void)
{
 80027f8:	b590      	push	{r4, r7, lr}
 80027fa:	b08d      	sub	sp, #52	@ 0x34
 80027fc:	af06      	add	r7, sp, #24
  tBleStatus ret;
  uint8_t uuid[16];

  /* Add_HWServW2ST_Service */
  COPY_HW_SENS_W2ST_SERVICE_UUID(uuid);
 80027fe:	231b      	movs	r3, #27
 8002800:	713b      	strb	r3, [r7, #4]
 8002802:	23c5      	movs	r3, #197	@ 0xc5
 8002804:	717b      	strb	r3, [r7, #5]
 8002806:	23d5      	movs	r3, #213	@ 0xd5
 8002808:	71bb      	strb	r3, [r7, #6]
 800280a:	23a5      	movs	r3, #165	@ 0xa5
 800280c:	71fb      	strb	r3, [r7, #7]
 800280e:	2302      	movs	r3, #2
 8002810:	723b      	strb	r3, [r7, #8]
 8002812:	2300      	movs	r3, #0
 8002814:	727b      	strb	r3, [r7, #9]
 8002816:	23b4      	movs	r3, #180	@ 0xb4
 8002818:	72bb      	strb	r3, [r7, #10]
 800281a:	239a      	movs	r3, #154	@ 0x9a
 800281c:	72fb      	strb	r3, [r7, #11]
 800281e:	23e1      	movs	r3, #225	@ 0xe1
 8002820:	733b      	strb	r3, [r7, #12]
 8002822:	2311      	movs	r3, #17
 8002824:	737b      	strb	r3, [r7, #13]
 8002826:	2301      	movs	r3, #1
 8002828:	73bb      	strb	r3, [r7, #14]
 800282a:	2300      	movs	r3, #0
 800282c:	73fb      	strb	r3, [r7, #15]
 800282e:	2300      	movs	r3, #0
 8002830:	743b      	strb	r3, [r7, #16]
 8002832:	2300      	movs	r3, #0
 8002834:	747b      	strb	r3, [r7, #17]
 8002836:	2300      	movs	r3, #0
 8002838:	74bb      	strb	r3, [r7, #18]
 800283a:	2300      	movs	r3, #0
 800283c:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 800283e:	4b52      	ldr	r3, [pc, #328]	@ (8002988 <Add_HWServW2ST_Service+0x190>)
 8002840:	461c      	mov	r4, r3
 8002842:	1d3b      	adds	r3, r7, #4
 8002844:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002846:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_serv(UUID_TYPE_128, service_uuid.Service_UUID_128, PRIMARY_SERVICE,
 800284a:	4b50      	ldr	r3, [pc, #320]	@ (800298c <Add_HWServW2ST_Service+0x194>)
 800284c:	9300      	str	r3, [sp, #0]
 800284e:	2310      	movs	r3, #16
 8002850:	2201      	movs	r2, #1
 8002852:	494d      	ldr	r1, [pc, #308]	@ (8002988 <Add_HWServW2ST_Service+0x190>)
 8002854:	2002      	movs	r0, #2
 8002856:	f009 f8e8 	bl	800ba2a <aci_gatt_add_serv>
 800285a:	4603      	mov	r3, r0
 800285c:	75fb      	strb	r3, [r7, #23]
                          1+3*5, &HWServW2STHandle);
  if (ret != BLE_STATUS_SUCCESS)
 800285e:	7dfb      	ldrb	r3, [r7, #23]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <Add_HWServW2ST_Service+0x70>
    return BLE_STATUS_ERROR;
 8002864:	2347      	movs	r3, #71	@ 0x47
 8002866:	e08a      	b.n	800297e <Add_HWServW2ST_Service+0x186>

  /* Fill the Environmental BLE Characteristc */
  COPY_ENVIRONMENTAL_W2ST_CHAR_UUID(uuid);
 8002868:	231b      	movs	r3, #27
 800286a:	713b      	strb	r3, [r7, #4]
 800286c:	23c5      	movs	r3, #197	@ 0xc5
 800286e:	717b      	strb	r3, [r7, #5]
 8002870:	23d5      	movs	r3, #213	@ 0xd5
 8002872:	71bb      	strb	r3, [r7, #6]
 8002874:	23a5      	movs	r3, #165	@ 0xa5
 8002876:	71fb      	strb	r3, [r7, #7]
 8002878:	2302      	movs	r3, #2
 800287a:	723b      	strb	r3, [r7, #8]
 800287c:	2300      	movs	r3, #0
 800287e:	727b      	strb	r3, [r7, #9]
 8002880:	2336      	movs	r3, #54	@ 0x36
 8002882:	72bb      	strb	r3, [r7, #10]
 8002884:	23ac      	movs	r3, #172	@ 0xac
 8002886:	72fb      	strb	r3, [r7, #11]
 8002888:	23e1      	movs	r3, #225	@ 0xe1
 800288a:	733b      	strb	r3, [r7, #12]
 800288c:	2311      	movs	r3, #17
 800288e:	737b      	strb	r3, [r7, #13]
 8002890:	2301      	movs	r3, #1
 8002892:	73bb      	strb	r3, [r7, #14]
 8002894:	2300      	movs	r3, #0
 8002896:	73fb      	strb	r3, [r7, #15]
 8002898:	2300      	movs	r3, #0
 800289a:	743b      	strb	r3, [r7, #16]
 800289c:	2300      	movs	r3, #0
 800289e:	747b      	strb	r3, [r7, #17]
 80028a0:	2300      	movs	r3, #0
 80028a2:	74bb      	strb	r3, [r7, #18]
 80028a4:	2300      	movs	r3, #0
 80028a6:	74fb      	strb	r3, [r7, #19]
  uuid[14] |= 0x04; /* One Temperature value*/
 80028a8:	7cbb      	ldrb	r3, [r7, #18]
 80028aa:	f043 0304 	orr.w	r3, r3, #4
 80028ae:	b2db      	uxtb	r3, r3
 80028b0:	74bb      	strb	r3, [r7, #18]
  uuid[14] |= 0x10; /* Pressure value*/
 80028b2:	7cbb      	ldrb	r3, [r7, #18]
 80028b4:	f043 0310 	orr.w	r3, r3, #16
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	74bb      	strb	r3, [r7, #18]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 80028bc:	4b34      	ldr	r3, [pc, #208]	@ (8002990 <Add_HWServW2ST_Service+0x198>)
 80028be:	461c      	mov	r4, r3
 80028c0:	1d3b      	adds	r3, r7, #4
 80028c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80028c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 80028c8:	4b30      	ldr	r3, [pc, #192]	@ (800298c <Add_HWServW2ST_Service+0x194>)
 80028ca:	8818      	ldrh	r0, [r3, #0]
 80028cc:	4b31      	ldr	r3, [pc, #196]	@ (8002994 <Add_HWServW2ST_Service+0x19c>)
 80028ce:	9305      	str	r3, [sp, #20]
 80028d0:	2300      	movs	r3, #0
 80028d2:	9304      	str	r3, [sp, #16]
 80028d4:	2310      	movs	r3, #16
 80028d6:	9303      	str	r3, [sp, #12]
 80028d8:	2304      	movs	r3, #4
 80028da:	9302      	str	r3, [sp, #8]
 80028dc:	2300      	movs	r3, #0
 80028de:	9301      	str	r3, [sp, #4]
 80028e0:	2312      	movs	r3, #18
 80028e2:	9300      	str	r3, [sp, #0]
 80028e4:	2308      	movs	r3, #8
 80028e6:	4a2a      	ldr	r2, [pc, #168]	@ (8002990 <Add_HWServW2ST_Service+0x198>)
 80028e8:	2102      	movs	r1, #2
 80028ea:	f009 f927 	bl	800bb3c <aci_gatt_add_char>
 80028ee:	4603      	mov	r3, r0
 80028f0:	75fb      	strb	r3, [r7, #23]
                           2+2+4,
                           CHAR_PROP_NOTIFY|CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &EnvironmentalCharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 80028f2:	7dfb      	ldrb	r3, [r7, #23]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d001      	beq.n	80028fc <Add_HWServW2ST_Service+0x104>
    return BLE_STATUS_ERROR;
 80028f8:	2347      	movs	r3, #71	@ 0x47
 80028fa:	e040      	b.n	800297e <Add_HWServW2ST_Service+0x186>

  /* Fill the AccGyroMag BLE Characteristc */
  COPY_ACC_GYRO_MAG_W2ST_CHAR_UUID(uuid);
 80028fc:	231b      	movs	r3, #27
 80028fe:	713b      	strb	r3, [r7, #4]
 8002900:	23c5      	movs	r3, #197	@ 0xc5
 8002902:	717b      	strb	r3, [r7, #5]
 8002904:	23d5      	movs	r3, #213	@ 0xd5
 8002906:	71bb      	strb	r3, [r7, #6]
 8002908:	23a5      	movs	r3, #165	@ 0xa5
 800290a:	71fb      	strb	r3, [r7, #7]
 800290c:	2302      	movs	r3, #2
 800290e:	723b      	strb	r3, [r7, #8]
 8002910:	2300      	movs	r3, #0
 8002912:	727b      	strb	r3, [r7, #9]
 8002914:	2336      	movs	r3, #54	@ 0x36
 8002916:	72bb      	strb	r3, [r7, #10]
 8002918:	23ac      	movs	r3, #172	@ 0xac
 800291a:	72fb      	strb	r3, [r7, #11]
 800291c:	23e1      	movs	r3, #225	@ 0xe1
 800291e:	733b      	strb	r3, [r7, #12]
 8002920:	2311      	movs	r3, #17
 8002922:	737b      	strb	r3, [r7, #13]
 8002924:	2301      	movs	r3, #1
 8002926:	73bb      	strb	r3, [r7, #14]
 8002928:	2300      	movs	r3, #0
 800292a:	73fb      	strb	r3, [r7, #15]
 800292c:	2300      	movs	r3, #0
 800292e:	743b      	strb	r3, [r7, #16]
 8002930:	2300      	movs	r3, #0
 8002932:	747b      	strb	r3, [r7, #17]
 8002934:	23e0      	movs	r3, #224	@ 0xe0
 8002936:	74bb      	strb	r3, [r7, #18]
 8002938:	2300      	movs	r3, #0
 800293a:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 800293c:	4b14      	ldr	r3, [pc, #80]	@ (8002990 <Add_HWServW2ST_Service+0x198>)
 800293e:	461c      	mov	r4, r3
 8002940:	1d3b      	adds	r3, r7, #4
 8002942:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002944:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 8002948:	4b10      	ldr	r3, [pc, #64]	@ (800298c <Add_HWServW2ST_Service+0x194>)
 800294a:	8818      	ldrh	r0, [r3, #0]
 800294c:	4b12      	ldr	r3, [pc, #72]	@ (8002998 <Add_HWServW2ST_Service+0x1a0>)
 800294e:	9305      	str	r3, [sp, #20]
 8002950:	2300      	movs	r3, #0
 8002952:	9304      	str	r3, [sp, #16]
 8002954:	2310      	movs	r3, #16
 8002956:	9303      	str	r3, [sp, #12]
 8002958:	2304      	movs	r3, #4
 800295a:	9302      	str	r3, [sp, #8]
 800295c:	2300      	movs	r3, #0
 800295e:	9301      	str	r3, [sp, #4]
 8002960:	2310      	movs	r3, #16
 8002962:	9300      	str	r3, [sp, #0]
 8002964:	2314      	movs	r3, #20
 8002966:	4a0a      	ldr	r2, [pc, #40]	@ (8002990 <Add_HWServW2ST_Service+0x198>)
 8002968:	2102      	movs	r1, #2
 800296a:	f009 f8e7 	bl	800bb3c <aci_gatt_add_char>
 800296e:	4603      	mov	r3, r0
 8002970:	75fb      	strb	r3, [r7, #23]
                           2+3*3*2,
                           CHAR_PROP_NOTIFY,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &AccGyroMagCharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 8002972:	7dfb      	ldrb	r3, [r7, #23]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d001      	beq.n	800297c <Add_HWServW2ST_Service+0x184>
    return BLE_STATUS_ERROR;
 8002978:	2347      	movs	r3, #71	@ 0x47
 800297a:	e000      	b.n	800297e <Add_HWServW2ST_Service+0x186>

  return BLE_STATUS_SUCCESS;
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	371c      	adds	r7, #28
 8002982:	46bd      	mov	sp, r7
 8002984:	bd90      	pop	{r4, r7, pc}
 8002986:	bf00      	nop
 8002988:	2000022c 	.word	0x2000022c
 800298c:	2000021c 	.word	0x2000021c
 8002990:	2000023c 	.word	0x2000023c
 8002994:	2000021e 	.word	0x2000021e
 8002998:	20000220 	.word	0x20000220

0800299c <Add_SWServW2ST_Service>:
 * @brief  Add the SW Feature service using a vendor specific profile
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_SWServW2ST_Service(void)
{
 800299c:	b590      	push	{r4, r7, lr}
 800299e:	b08d      	sub	sp, #52	@ 0x34
 80029a0:	af06      	add	r7, sp, #24
  tBleStatus ret;
  int32_t NumberOfRecords=1;
 80029a2:	2301      	movs	r3, #1
 80029a4:	617b      	str	r3, [r7, #20]
  uint8_t uuid[16];

  COPY_SW_SENS_W2ST_SERVICE_UUID(uuid);
 80029a6:	231b      	movs	r3, #27
 80029a8:	703b      	strb	r3, [r7, #0]
 80029aa:	23c5      	movs	r3, #197	@ 0xc5
 80029ac:	707b      	strb	r3, [r7, #1]
 80029ae:	23d5      	movs	r3, #213	@ 0xd5
 80029b0:	70bb      	strb	r3, [r7, #2]
 80029b2:	23a5      	movs	r3, #165	@ 0xa5
 80029b4:	70fb      	strb	r3, [r7, #3]
 80029b6:	2302      	movs	r3, #2
 80029b8:	713b      	strb	r3, [r7, #4]
 80029ba:	2300      	movs	r3, #0
 80029bc:	717b      	strb	r3, [r7, #5]
 80029be:	23b4      	movs	r3, #180	@ 0xb4
 80029c0:	71bb      	strb	r3, [r7, #6]
 80029c2:	239a      	movs	r3, #154	@ 0x9a
 80029c4:	71fb      	strb	r3, [r7, #7]
 80029c6:	23e1      	movs	r3, #225	@ 0xe1
 80029c8:	723b      	strb	r3, [r7, #8]
 80029ca:	2311      	movs	r3, #17
 80029cc:	727b      	strb	r3, [r7, #9]
 80029ce:	2302      	movs	r3, #2
 80029d0:	72bb      	strb	r3, [r7, #10]
 80029d2:	2300      	movs	r3, #0
 80029d4:	72fb      	strb	r3, [r7, #11]
 80029d6:	2300      	movs	r3, #0
 80029d8:	733b      	strb	r3, [r7, #12]
 80029da:	2300      	movs	r3, #0
 80029dc:	737b      	strb	r3, [r7, #13]
 80029de:	2300      	movs	r3, #0
 80029e0:	73bb      	strb	r3, [r7, #14]
 80029e2:	2300      	movs	r3, #0
 80029e4:	73fb      	strb	r3, [r7, #15]
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 80029e6:	4b31      	ldr	r3, [pc, #196]	@ (8002aac <Add_SWServW2ST_Service+0x110>)
 80029e8:	461c      	mov	r4, r3
 80029ea:	463b      	mov	r3, r7
 80029ec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80029ee:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_serv(UUID_TYPE_128, service_uuid.Service_UUID_128, PRIMARY_SERVICE,
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	461a      	mov	r2, r3
 80029f8:	0052      	lsls	r2, r2, #1
 80029fa:	4413      	add	r3, r2
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	3301      	adds	r3, #1
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	4a2b      	ldr	r2, [pc, #172]	@ (8002ab0 <Add_SWServW2ST_Service+0x114>)
 8002a04:	9200      	str	r2, [sp, #0]
 8002a06:	2201      	movs	r2, #1
 8002a08:	4928      	ldr	r1, [pc, #160]	@ (8002aac <Add_SWServW2ST_Service+0x110>)
 8002a0a:	2002      	movs	r0, #2
 8002a0c:	f009 f80d 	bl	800ba2a <aci_gatt_add_serv>
 8002a10:	4603      	mov	r3, r0
 8002a12:	74fb      	strb	r3, [r7, #19]
                          1+3*NumberOfRecords, &SWServW2STHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8002a14:	7cfb      	ldrb	r3, [r7, #19]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d13f      	bne.n	8002a9a <Add_SWServW2ST_Service+0xfe>
    goto fail;
  }

  COPY_QUATERNIONS_W2ST_CHAR_UUID(uuid);
 8002a1a:	231b      	movs	r3, #27
 8002a1c:	703b      	strb	r3, [r7, #0]
 8002a1e:	23c5      	movs	r3, #197	@ 0xc5
 8002a20:	707b      	strb	r3, [r7, #1]
 8002a22:	23d5      	movs	r3, #213	@ 0xd5
 8002a24:	70bb      	strb	r3, [r7, #2]
 8002a26:	23a5      	movs	r3, #165	@ 0xa5
 8002a28:	70fb      	strb	r3, [r7, #3]
 8002a2a:	2302      	movs	r3, #2
 8002a2c:	713b      	strb	r3, [r7, #4]
 8002a2e:	2300      	movs	r3, #0
 8002a30:	717b      	strb	r3, [r7, #5]
 8002a32:	2336      	movs	r3, #54	@ 0x36
 8002a34:	71bb      	strb	r3, [r7, #6]
 8002a36:	23ac      	movs	r3, #172	@ 0xac
 8002a38:	71fb      	strb	r3, [r7, #7]
 8002a3a:	23e1      	movs	r3, #225	@ 0xe1
 8002a3c:	723b      	strb	r3, [r7, #8]
 8002a3e:	2311      	movs	r3, #17
 8002a40:	727b      	strb	r3, [r7, #9]
 8002a42:	2301      	movs	r3, #1
 8002a44:	72bb      	strb	r3, [r7, #10]
 8002a46:	2300      	movs	r3, #0
 8002a48:	72fb      	strb	r3, [r7, #11]
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	733b      	strb	r3, [r7, #12]
 8002a4e:	2301      	movs	r3, #1
 8002a50:	737b      	strb	r3, [r7, #13]
 8002a52:	2300      	movs	r3, #0
 8002a54:	73bb      	strb	r3, [r7, #14]
 8002a56:	2300      	movs	r3, #0
 8002a58:	73fb      	strb	r3, [r7, #15]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 8002a5a:	4b16      	ldr	r3, [pc, #88]	@ (8002ab4 <Add_SWServW2ST_Service+0x118>)
 8002a5c:	461c      	mov	r4, r3
 8002a5e:	463b      	mov	r3, r7
 8002a60:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002a62:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(SWServW2STHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 8002a66:	4b12      	ldr	r3, [pc, #72]	@ (8002ab0 <Add_SWServW2ST_Service+0x114>)
 8002a68:	8818      	ldrh	r0, [r3, #0]
 8002a6a:	4b13      	ldr	r3, [pc, #76]	@ (8002ab8 <Add_SWServW2ST_Service+0x11c>)
 8002a6c:	9305      	str	r3, [sp, #20]
 8002a6e:	2300      	movs	r3, #0
 8002a70:	9304      	str	r3, [sp, #16]
 8002a72:	2310      	movs	r3, #16
 8002a74:	9303      	str	r3, [sp, #12]
 8002a76:	2304      	movs	r3, #4
 8002a78:	9302      	str	r3, [sp, #8]
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	9301      	str	r3, [sp, #4]
 8002a7e:	2310      	movs	r3, #16
 8002a80:	9300      	str	r3, [sp, #0]
 8002a82:	2308      	movs	r3, #8
 8002a84:	4a0b      	ldr	r2, [pc, #44]	@ (8002ab4 <Add_SWServW2ST_Service+0x118>)
 8002a86:	2102      	movs	r1, #2
 8002a88:	f009 f858 	bl	800bb3c <aci_gatt_add_char>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	74fb      	strb	r3, [r7, #19]
                           CHAR_PROP_NOTIFY,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &QuaternionsCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8002a90:	7cfb      	ldrb	r3, [r7, #19]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d103      	bne.n	8002a9e <Add_SWServW2ST_Service+0x102>
    goto fail;
  }

  return BLE_STATUS_SUCCESS;
 8002a96:	2300      	movs	r3, #0
 8002a98:	e003      	b.n	8002aa2 <Add_SWServW2ST_Service+0x106>
    goto fail;
 8002a9a:	bf00      	nop
 8002a9c:	e000      	b.n	8002aa0 <Add_SWServW2ST_Service+0x104>
    goto fail;
 8002a9e:	bf00      	nop

fail:
  return BLE_STATUS_ERROR;
 8002aa0:	2347      	movs	r3, #71	@ 0x47
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	371c      	adds	r7, #28
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd90      	pop	{r4, r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	2000022c 	.word	0x2000022c
 8002ab0:	20000222 	.word	0x20000222
 8002ab4:	2000023c 	.word	0x2000023c
 8002ab8:	20000224 	.word	0x20000224

08002abc <Acc_Update>:
 * @brief  Update acceleration characteristic value
 * @param  AxesRaw_t structure containing acceleration value in mg.
 * @retval tBleStatus Status
 */
tBleStatus Acc_Update(AxesRaw_t *x_axes, AxesRaw_t *g_axes, AxesRaw_t *m_axes)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b08c      	sub	sp, #48	@ 0x30
 8002ac0:	af02      	add	r7, sp, #8
 8002ac2:	60f8      	str	r0, [r7, #12]
 8002ac4:	60b9      	str	r1, [r7, #8]
 8002ac6:	607a      	str	r2, [r7, #4]
  uint8_t buff[2+2*3*3];
  tBleStatus ret;

  HOST_TO_LE_16(buff,(HAL_GetTick()>>3));
 8002ac8:	f002 fcd2 	bl	8005470 <HAL_GetTick>
 8002acc:	4603      	mov	r3, r0
 8002ace:	08db      	lsrs	r3, r3, #3
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	743b      	strb	r3, [r7, #16]
 8002ad4:	f002 fccc 	bl	8005470 <HAL_GetTick>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	0adb      	lsrs	r3, r3, #11
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	747b      	strb	r3, [r7, #17]

  HOST_TO_LE_16(buff+2,-x_axes->AXIS_Y);
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	425b      	negs	r3, r3
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	74bb      	strb	r3, [r7, #18]
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	425b      	negs	r3, r3
 8002af2:	121b      	asrs	r3, r3, #8
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	74fb      	strb	r3, [r7, #19]
  HOST_TO_LE_16(buff+4, x_axes->AXIS_X);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	753b      	strb	r3, [r7, #20]
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	121b      	asrs	r3, r3, #8
 8002b06:	b2db      	uxtb	r3, r3
 8002b08:	757b      	strb	r3, [r7, #21]
  HOST_TO_LE_16(buff+6,-x_axes->AXIS_Z);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	425b      	negs	r3, r3
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	75bb      	strb	r3, [r7, #22]
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	425b      	negs	r3, r3
 8002b1c:	121b      	asrs	r3, r3, #8
 8002b1e:	b2db      	uxtb	r3, r3
 8002b20:	75fb      	strb	r3, [r7, #23]

  HOST_TO_LE_16(buff+8,g_axes->AXIS_Y);
 8002b22:	68bb      	ldr	r3, [r7, #8]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	763b      	strb	r3, [r7, #24]
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	121b      	asrs	r3, r3, #8
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	767b      	strb	r3, [r7, #25]
  HOST_TO_LE_16(buff+10,g_axes->AXIS_X);
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	76bb      	strb	r3, [r7, #26]
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	121b      	asrs	r3, r3, #8
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	76fb      	strb	r3, [r7, #27]
  HOST_TO_LE_16(buff+12,g_axes->AXIS_Z);
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	773b      	strb	r3, [r7, #28]
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	121b      	asrs	r3, r3, #8
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	777b      	strb	r3, [r7, #29]

  HOST_TO_LE_16(buff+14,m_axes->AXIS_Y);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	77bb      	strb	r3, [r7, #30]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	121b      	asrs	r3, r3, #8
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	77fb      	strb	r3, [r7, #31]
  HOST_TO_LE_16(buff+16,m_axes->AXIS_X);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	f887 3020 	strb.w	r3, [r7, #32]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	121b      	asrs	r3, r3, #8
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  HOST_TO_LE_16(buff+18,m_axes->AXIS_Z);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	121b      	asrs	r3, r3, #8
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  ret = aci_gatt_update_char_value(HWServW2STHandle, AccGyroMagCharHandle,
 8002b96:	4b0c      	ldr	r3, [pc, #48]	@ (8002bc8 <Acc_Update+0x10c>)
 8002b98:	8818      	ldrh	r0, [r3, #0]
 8002b9a:	4b0c      	ldr	r3, [pc, #48]	@ (8002bcc <Acc_Update+0x110>)
 8002b9c:	8819      	ldrh	r1, [r3, #0]
 8002b9e:	f107 0310 	add.w	r3, r7, #16
 8002ba2:	9300      	str	r3, [sp, #0]
 8002ba4:	2314      	movs	r3, #20
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	f009 f893 	bl	800bcd2 <aci_gatt_update_char_value>
 8002bac:	4603      	mov	r3, r0
 8002bae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				   0, 2+2*3*3, buff);
  if (ret != BLE_STATUS_SUCCESS){
 8002bb2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d001      	beq.n	8002bbe <Acc_Update+0x102>
    PRINTF("Error while updating Acceleration characteristic: 0x%02X\n",ret) ;
    return BLE_STATUS_ERROR ;
 8002bba:	2347      	movs	r3, #71	@ 0x47
 8002bbc:	e000      	b.n	8002bc0 <Acc_Update+0x104>
  }

  return BLE_STATUS_SUCCESS;
 8002bbe:	2300      	movs	r3, #0
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	3728      	adds	r7, #40	@ 0x28
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	2000021c 	.word	0x2000021c
 8002bcc:	20000220 	.word	0x20000220

08002bd0 <Quat_Update>:
 * @brief  Update quaternions characteristic value
 * @param  SensorAxes_t *data Structure containing the quaterions
 * @retval tBleStatus      Status
 */
tBleStatus Quat_Update(AxesRaw_t *data)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b088      	sub	sp, #32
 8002bd4:	af02      	add	r7, sp, #8
 8002bd6:	6078      	str	r0, [r7, #4]
  tBleStatus ret;
  uint8_t buff[2+6*SEND_N_QUATERNIONS];

  HOST_TO_LE_16(buff,(HAL_GetTick()>>3));
 8002bd8:	f002 fc4a 	bl	8005470 <HAL_GetTick>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	08db      	lsrs	r3, r3, #3
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	733b      	strb	r3, [r7, #12]
 8002be4:	f002 fc44 	bl	8005470 <HAL_GetTick>
 8002be8:	4603      	mov	r3, r0
 8002bea:	0adb      	lsrs	r3, r3, #11
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	737b      	strb	r3, [r7, #13]

#if SEND_N_QUATERNIONS == 1
  HOST_TO_LE_16(buff+2,data[0].AXIS_X);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	73bb      	strb	r3, [r7, #14]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	121b      	asrs	r3, r3, #8
 8002bfe:	b2db      	uxtb	r3, r3
 8002c00:	73fb      	strb	r3, [r7, #15]
  HOST_TO_LE_16(buff+4,data[0].AXIS_Y);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	b2db      	uxtb	r3, r3
 8002c08:	743b      	strb	r3, [r7, #16]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	121b      	asrs	r3, r3, #8
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	747b      	strb	r3, [r7, #17]
  HOST_TO_LE_16(buff+6,data[0].AXIS_Z);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	74bb      	strb	r3, [r7, #18]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	121b      	asrs	r3, r3, #8
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	74fb      	strb	r3, [r7, #19]
  HOST_TO_LE_16(buff+18,data[2].AXIS_Z);
#else
#error SEND_N_QUATERNIONS could be only 1,2,3
#endif

  ret = aci_gatt_update_char_value(SWServW2STHandle, QuaternionsCharHandle,
 8002c26:	4b0b      	ldr	r3, [pc, #44]	@ (8002c54 <Quat_Update+0x84>)
 8002c28:	8818      	ldrh	r0, [r3, #0]
 8002c2a:	4b0b      	ldr	r3, [pc, #44]	@ (8002c58 <Quat_Update+0x88>)
 8002c2c:	8819      	ldrh	r1, [r3, #0]
 8002c2e:	f107 030c 	add.w	r3, r7, #12
 8002c32:	9300      	str	r3, [sp, #0]
 8002c34:	2308      	movs	r3, #8
 8002c36:	2200      	movs	r2, #0
 8002c38:	f009 f84b 	bl	800bcd2 <aci_gatt_update_char_value>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	75fb      	strb	r3, [r7, #23]
				   0, 2+6*SEND_N_QUATERNIONS, buff);
  if (ret != BLE_STATUS_SUCCESS){
 8002c40:	7dfb      	ldrb	r3, [r7, #23]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d001      	beq.n	8002c4a <Quat_Update+0x7a>
    PRINTF("Error while updating Sensor Fusion characteristic: 0x%02X\n",ret) ;
    return BLE_STATUS_ERROR ;
 8002c46:	2347      	movs	r3, #71	@ 0x47
 8002c48:	e000      	b.n	8002c4c <Quat_Update+0x7c>
  }

  return BLE_STATUS_SUCCESS;
 8002c4a:	2300      	movs	r3, #0
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	3718      	adds	r7, #24
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	20000222 	.word	0x20000222
 8002c58:	20000224 	.word	0x20000224

08002c5c <BLE_Send_Alert_Status>:
* Input          : Handle of the characteristic to update.
* Return         : None.
*******************************************************************************/
/*  ( main.c ) */
void BLE_Send_Alert_Status(uint8_t status)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b086      	sub	sp, #24
 8002c60:	af02      	add	r7, sp, #8
 8002c62:	4603      	mov	r3, r0
 8002c64:	71fb      	strb	r3, [r7, #7]
    tBleStatus ret;
    //  Status Characteristic  Notify  ()
    ret = aci_gatt_update_char_value(SentryServiceHandle, SentryStatusCharHandle, 0, 1, &status);
 8002c66:	4b0f      	ldr	r3, [pc, #60]	@ (8002ca4 <BLE_Send_Alert_Status+0x48>)
 8002c68:	8818      	ldrh	r0, [r3, #0]
 8002c6a:	4b0f      	ldr	r3, [pc, #60]	@ (8002ca8 <BLE_Send_Alert_Status+0x4c>)
 8002c6c:	8819      	ldrh	r1, [r3, #0]
 8002c6e:	1dfb      	adds	r3, r7, #7
 8002c70:	9300      	str	r3, [sp, #0]
 8002c72:	2301      	movs	r3, #1
 8002c74:	2200      	movs	r2, #0
 8002c76:	f009 f82c 	bl	800bcd2 <aci_gatt_update_char_value>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	73fb      	strb	r3, [r7, #15]

    if (ret != BLE_STATUS_SUCCESS){
 8002c7e:	7bfb      	ldrb	r3, [r7, #15]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d005      	beq.n	8002c90 <BLE_Send_Alert_Status+0x34>
        printf("BLE Notify Failed: 0x%02X\r\n", ret);
 8002c84:	7bfb      	ldrb	r3, [r7, #15]
 8002c86:	4619      	mov	r1, r3
 8002c88:	4808      	ldr	r0, [pc, #32]	@ (8002cac <BLE_Send_Alert_Status+0x50>)
 8002c8a:	f00d fff1 	bl	8010c70 <iprintf>
    } else {
         printf("BLE Notify Sent: %d\r\n", status);
    }
}
 8002c8e:	e004      	b.n	8002c9a <BLE_Send_Alert_Status+0x3e>
         printf("BLE Notify Sent: %d\r\n", status);
 8002c90:	79fb      	ldrb	r3, [r7, #7]
 8002c92:	4619      	mov	r1, r3
 8002c94:	4806      	ldr	r0, [pc, #24]	@ (8002cb0 <BLE_Send_Alert_Status+0x54>)
 8002c96:	f00d ffeb 	bl	8010c70 <iprintf>
}
 8002c9a:	bf00      	nop
 8002c9c:	3710      	adds	r7, #16
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	20000226 	.word	0x20000226
 8002ca8:	2000022a 	.word	0x2000022a
 8002cac:	08012dd0 	.word	0x08012dd0
 8002cb0:	08012dec 	.word	0x08012dec

08002cb4 <Read_Request_CB>:

/*  (Read Request) */
void Read_Request_CB(uint16_t handle)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b086      	sub	sp, #24
 8002cb8:	af02      	add	r7, sp, #8
 8002cba:	4603      	mov	r3, r0
 8002cbc:	80fb      	strh	r3, [r7, #6]
    tBleStatus ret; // 1. 

    //  (Sentry Control)
    if(handle == SentryControlCharHandle + 1)
 8002cbe:	88fa      	ldrh	r2, [r7, #6]
 8002cc0:	4b12      	ldr	r3, [pc, #72]	@ (8002d0c <Read_Request_CB+0x58>)
 8002cc2:	881b      	ldrh	r3, [r3, #0]
 8002cc4:	3301      	adds	r3, #1
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d109      	bne.n	8002cde <Read_Request_CB+0x2a>
    {
        //  sentry_mode_enabled 
        aci_gatt_update_char_value(SentryServiceHandle, SentryControlCharHandle, 0, 1, (uint8_t*)&sentry_mode_enabled);
 8002cca:	4b11      	ldr	r3, [pc, #68]	@ (8002d10 <Read_Request_CB+0x5c>)
 8002ccc:	8818      	ldrh	r0, [r3, #0]
 8002cce:	4b0f      	ldr	r3, [pc, #60]	@ (8002d0c <Read_Request_CB+0x58>)
 8002cd0:	8819      	ldrh	r1, [r3, #0]
 8002cd2:	4b10      	ldr	r3, [pc, #64]	@ (8002d14 <Read_Request_CB+0x60>)
 8002cd4:	9300      	str	r3, [sp, #0]
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	2200      	movs	r2, #0
 8002cda:	f008 fffa 	bl	800bcd2 <aci_gatt_update_char_value>
    }

    // 2.  ( Read Error)
    if(connection_handle != 0)
 8002cde:	4b0e      	ldr	r3, [pc, #56]	@ (8002d18 <Read_Request_CB+0x64>)
 8002ce0:	881b      	ldrh	r3, [r3, #0]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d00e      	beq.n	8002d04 <Read_Request_CB+0x50>
    {
        ret = aci_gatt_allow_read(connection_handle); // 3. 
 8002ce6:	4b0c      	ldr	r3, [pc, #48]	@ (8002d18 <Read_Request_CB+0x64>)
 8002ce8:	881b      	ldrh	r3, [r3, #0]
 8002cea:	4618      	mov	r0, r3
 8002cec:	f009 f881 	bl	800bdf2 <aci_gatt_allow_read>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	73fb      	strb	r3, [r7, #15]

        if (ret != BLE_STATUS_SUCCESS) // 4. 
 8002cf4:	7bfb      	ldrb	r3, [r7, #15]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d004      	beq.n	8002d04 <Read_Request_CB+0x50>
        {
            printf("aci_gatt_allow_read() failed: 0x%02x\r\n", ret);
 8002cfa:	7bfb      	ldrb	r3, [r7, #15]
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	4807      	ldr	r0, [pc, #28]	@ (8002d1c <Read_Request_CB+0x68>)
 8002d00:	f00d ffb6 	bl	8010c70 <iprintf>
        }
    }
}
 8002d04:	bf00      	nop
 8002d06:	3710      	adds	r7, #16
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	20000228 	.word	0x20000228
 8002d10:	20000226 	.word	0x20000226
 8002d14:	20003564 	.word	0x20003564
 8002d18:	2000024c 	.word	0x2000024c
 8002d1c:	08012e04 	.word	0x08012e04

08002d20 <Write_Request_CB>:

void Write_Request_CB(uint16_t handle, uint8_t data_length, uint8_t* data)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	4603      	mov	r3, r0
 8002d28:	603a      	str	r2, [r7, #0]
 8002d2a:	80fb      	strh	r3, [r7, #6]
 8002d2c:	460b      	mov	r3, r1
 8002d2e:	717b      	strb	r3, [r7, #5]
     printf("Write Event: Handle 0x%04X, Len %d, Data[0] 0x%02X\r\n", handle, data_length, data[0]);
 8002d30:	88f9      	ldrh	r1, [r7, #6]
 8002d32:	797a      	ldrb	r2, [r7, #5]
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	781b      	ldrb	r3, [r3, #0]
 8002d38:	4814      	ldr	r0, [pc, #80]	@ (8002d8c <Write_Request_CB+0x6c>)
 8002d3a:	f00d ff99 	bl	8010c70 <iprintf>
    //  Control Characteristic
    // : Characteristic Handle + 1  Value Handle
    if (handle == SentryControlCharHandle + 1)
 8002d3e:	88fa      	ldrh	r2, [r7, #6]
 8002d40:	4b13      	ldr	r3, [pc, #76]	@ (8002d90 <Write_Request_CB+0x70>)
 8002d42:	881b      	ldrh	r3, [r3, #0]
 8002d44:	3301      	adds	r3, #1
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d11b      	bne.n	8002d82 <Write_Request_CB+0x62>
    {
        if (data_length >= 1)
 8002d4a:	797b      	ldrb	r3, [r7, #5]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d018      	beq.n	8002d82 <Write_Request_CB+0x62>
        {
            uint8_t cmd = data[0];
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	781b      	ldrb	r3, [r3, #0]
 8002d54:	73fb      	strb	r3, [r7, #15]
            // 
            sentry_mode_enabled = cmd;
 8002d56:	4a0f      	ldr	r2, [pc, #60]	@ (8002d94 <Write_Request_CB+0x74>)
 8002d58:	7bfb      	ldrb	r3, [r7, #15]
 8002d5a:	7013      	strb	r3, [r2, #0]
            printf("\r\n[BLE CMD] Sentry Mode Set to: %d ", sentry_mode_enabled);
 8002d5c:	4b0d      	ldr	r3, [pc, #52]	@ (8002d94 <Write_Request_CB+0x74>)
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	4619      	mov	r1, r3
 8002d64:	480c      	ldr	r0, [pc, #48]	@ (8002d98 <Write_Request_CB+0x78>)
 8002d66:	f00d ff83 	bl	8010c70 <iprintf>
            if(sentry_mode_enabled) printf("(ON)\r\n");
 8002d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8002d94 <Write_Request_CB+0x74>)
 8002d6c:	781b      	ldrb	r3, [r3, #0]
 8002d6e:	b2db      	uxtb	r3, r3
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d003      	beq.n	8002d7c <Write_Request_CB+0x5c>
 8002d74:	4809      	ldr	r0, [pc, #36]	@ (8002d9c <Write_Request_CB+0x7c>)
 8002d76:	f00d ffe3 	bl	8010d40 <puts>
            else printf("(OFF)\r\n");
            //  (Optional)
            // BLE_Send_Alert_Status(last_alert_status);
        }
    }
}
 8002d7a:	e002      	b.n	8002d82 <Write_Request_CB+0x62>
            else printf("(OFF)\r\n");
 8002d7c:	4808      	ldr	r0, [pc, #32]	@ (8002da0 <Write_Request_CB+0x80>)
 8002d7e:	f00d ffdf 	bl	8010d40 <puts>
}
 8002d82:	bf00      	nop
 8002d84:	3710      	adds	r7, #16
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	08012e2c 	.word	0x08012e2c
 8002d90:	20000228 	.word	0x20000228
 8002d94:	20003564 	.word	0x20003564
 8002d98:	08012e64 	.word	0x08012e64
 8002d9c:	08012e88 	.word	0x08012e88
 8002da0:	08012e90 	.word	0x08012e90

08002da4 <BlueMS_Environmental_Update>:
//    }
//  }
//}

tBleStatus BlueMS_Environmental_Update(int32_t press, int16_t temp)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b088      	sub	sp, #32
 8002da8:	af02      	add	r7, sp, #8
 8002daa:	6078      	str	r0, [r7, #4]
 8002dac:	460b      	mov	r3, r1
 8002dae:	807b      	strh	r3, [r7, #2]
  tBleStatus ret;
  uint8_t buff[8];
  HOST_TO_LE_16(buff, HAL_GetTick()>>3);
 8002db0:	f002 fb5e 	bl	8005470 <HAL_GetTick>
 8002db4:	4603      	mov	r3, r0
 8002db6:	08db      	lsrs	r3, r3, #3
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	733b      	strb	r3, [r7, #12]
 8002dbc:	f002 fb58 	bl	8005470 <HAL_GetTick>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	0adb      	lsrs	r3, r3, #11
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	737b      	strb	r3, [r7, #13]

  HOST_TO_LE_32(buff+2,press);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	73bb      	strb	r3, [r7, #14]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	121b      	asrs	r3, r3, #8
 8002dd2:	b2db      	uxtb	r3, r3
 8002dd4:	73fb      	strb	r3, [r7, #15]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	141b      	asrs	r3, r3, #16
 8002dda:	b2db      	uxtb	r3, r3
 8002ddc:	743b      	strb	r3, [r7, #16]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	161b      	asrs	r3, r3, #24
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	747b      	strb	r3, [r7, #17]
  HOST_TO_LE_16(buff+6,temp);
 8002de6:	887b      	ldrh	r3, [r7, #2]
 8002de8:	b2db      	uxtb	r3, r3
 8002dea:	74bb      	strb	r3, [r7, #18]
 8002dec:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002df0:	121b      	asrs	r3, r3, #8
 8002df2:	b21b      	sxth	r3, r3
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	74fb      	strb	r3, [r7, #19]

  ret = aci_gatt_update_char_value(HWServW2STHandle, EnvironmentalCharHandle,
 8002df8:	4b0b      	ldr	r3, [pc, #44]	@ (8002e28 <BlueMS_Environmental_Update+0x84>)
 8002dfa:	8818      	ldrh	r0, [r3, #0]
 8002dfc:	4b0b      	ldr	r3, [pc, #44]	@ (8002e2c <BlueMS_Environmental_Update+0x88>)
 8002dfe:	8819      	ldrh	r1, [r3, #0]
 8002e00:	f107 030c 	add.w	r3, r7, #12
 8002e04:	9300      	str	r3, [sp, #0]
 8002e06:	2308      	movs	r3, #8
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f008 ff62 	bl	800bcd2 <aci_gatt_update_char_value>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	75fb      	strb	r3, [r7, #23]
                                   0, 8, buff);

  if (ret != BLE_STATUS_SUCCESS){
 8002e12:	7dfb      	ldrb	r3, [r7, #23]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d001      	beq.n	8002e1c <BlueMS_Environmental_Update+0x78>
    PRINTF("Error while updating TEMP characteristic: 0x%04X\n",ret) ;
    return BLE_STATUS_ERROR ;
 8002e18:	2347      	movs	r3, #71	@ 0x47
 8002e1a:	e000      	b.n	8002e1e <BlueMS_Environmental_Update+0x7a>
  }

  return BLE_STATUS_SUCCESS;
 8002e1c:	2300      	movs	r3, #0
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3718      	adds	r7, #24
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	2000021c 	.word	0x2000021c
 8002e2c:	2000021e 	.word	0x2000021e

08002e30 <Set_DeviceConnectable>:
 * Input          : None.
 * Output         : None.
 * Return         : None.
 *******************************************************************************/
void Set_DeviceConnectable(void)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b092      	sub	sp, #72	@ 0x48
 8002e34:	af08      	add	r7, sp, #32
  uint8_t ret;
  const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME,SENSOR_DEMO_NAME};
 8002e36:	4a38      	ldr	r2, [pc, #224]	@ (8002f18 <Set_DeviceConnectable+0xe8>)
 8002e38:	f107 0320 	add.w	r3, r7, #32
 8002e3c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002e40:	6018      	str	r0, [r3, #0]
 8002e42:	3304      	adds	r3, #4
 8002e44:	8019      	strh	r1, [r3, #0]
 8002e46:	3302      	adds	r3, #2
 8002e48:	0c0a      	lsrs	r2, r1, #16
 8002e4a:	701a      	strb	r2, [r3, #0]

  uint8_t manuf_data[26] = {
 8002e4c:	1d3b      	adds	r3, r7, #4
 8002e4e:	2200      	movs	r2, #0
 8002e50:	601a      	str	r2, [r3, #0]
 8002e52:	605a      	str	r2, [r3, #4]
 8002e54:	609a      	str	r2, [r3, #8]
 8002e56:	60da      	str	r2, [r3, #12]
 8002e58:	611a      	str	r2, [r3, #16]
 8002e5a:	615a      	str	r2, [r3, #20]
 8002e5c:	831a      	strh	r2, [r3, #24]
 8002e5e:	2302      	movs	r3, #2
 8002e60:	713b      	strb	r3, [r7, #4]
 8002e62:	230a      	movs	r3, #10
 8002e64:	717b      	strb	r3, [r7, #5]
 8002e66:	2308      	movs	r3, #8
 8002e68:	71fb      	strb	r3, [r7, #7]
 8002e6a:	2309      	movs	r3, #9
 8002e6c:	723b      	strb	r3, [r7, #8]
 8002e6e:	2353      	movs	r3, #83	@ 0x53
 8002e70:	727b      	strb	r3, [r7, #9]
 8002e72:	2365      	movs	r3, #101	@ 0x65
 8002e74:	72bb      	strb	r3, [r7, #10]
 8002e76:	236e      	movs	r3, #110	@ 0x6e
 8002e78:	72fb      	strb	r3, [r7, #11]
 8002e7a:	2374      	movs	r3, #116	@ 0x74
 8002e7c:	733b      	strb	r3, [r7, #12]
 8002e7e:	2372      	movs	r3, #114	@ 0x72
 8002e80:	737b      	strb	r3, [r7, #13]
 8002e82:	2379      	movs	r3, #121	@ 0x79
 8002e84:	73bb      	strb	r3, [r7, #14]
 8002e86:	230d      	movs	r3, #13
 8002e88:	73fb      	strb	r3, [r7, #15]
 8002e8a:	23ff      	movs	r3, #255	@ 0xff
 8002e8c:	743b      	strb	r3, [r7, #16]
 8002e8e:	2301      	movs	r3, #1
 8002e90:	747b      	strb	r3, [r7, #17]
 8002e92:	2380      	movs	r3, #128	@ 0x80
 8002e94:	74bb      	strb	r3, [r7, #18]
 8002e96:	23f4      	movs	r3, #244	@ 0xf4
 8002e98:	753b      	strb	r3, [r7, #20]
    0x80,
    0x00,
    0xF4, /* ACC+Gyro+Mag 0xE0 | 0x04 Temp | 0x10 Pressure */
    0x00, /*  */
    0x00, /*  */
    bdaddr[5], /* BLE MAC start -MSB first- */
 8002e9a:	4b20      	ldr	r3, [pc, #128]	@ (8002f1c <Set_DeviceConnectable+0xec>)
 8002e9c:	795b      	ldrb	r3, [r3, #5]
  uint8_t manuf_data[26] = {
 8002e9e:	75fb      	strb	r3, [r7, #23]
    bdaddr[4],
 8002ea0:	4b1e      	ldr	r3, [pc, #120]	@ (8002f1c <Set_DeviceConnectable+0xec>)
 8002ea2:	791b      	ldrb	r3, [r3, #4]
  uint8_t manuf_data[26] = {
 8002ea4:	763b      	strb	r3, [r7, #24]
    bdaddr[3],
 8002ea6:	4b1d      	ldr	r3, [pc, #116]	@ (8002f1c <Set_DeviceConnectable+0xec>)
 8002ea8:	78db      	ldrb	r3, [r3, #3]
  uint8_t manuf_data[26] = {
 8002eaa:	767b      	strb	r3, [r7, #25]
    bdaddr[2],
 8002eac:	4b1b      	ldr	r3, [pc, #108]	@ (8002f1c <Set_DeviceConnectable+0xec>)
 8002eae:	789b      	ldrb	r3, [r3, #2]
  uint8_t manuf_data[26] = {
 8002eb0:	76bb      	strb	r3, [r7, #26]
    bdaddr[1],
 8002eb2:	4b1a      	ldr	r3, [pc, #104]	@ (8002f1c <Set_DeviceConnectable+0xec>)
 8002eb4:	785b      	ldrb	r3, [r3, #1]
  uint8_t manuf_data[26] = {
 8002eb6:	76fb      	strb	r3, [r7, #27]
    bdaddr[0]  /* BLE MAC stop */
 8002eb8:	4b18      	ldr	r3, [pc, #96]	@ (8002f1c <Set_DeviceConnectable+0xec>)
 8002eba:	781b      	ldrb	r3, [r3, #0]
  uint8_t manuf_data[26] = {
 8002ebc:	773b      	strb	r3, [r7, #28]
  };

  manuf_data[18] |= 0x01; /* Sensor Fusion */
 8002ebe:	7dbb      	ldrb	r3, [r7, #22]
 8002ec0:	f043 0301 	orr.w	r3, r3, #1
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	75bb      	strb	r3, [r7, #22]

  hci_le_set_scan_resp_data(0, NULL);
 8002ec8:	2100      	movs	r1, #0
 8002eca:	2000      	movs	r0, #0
 8002ecc:	f009 f8f2 	bl	800c0b4 <hci_le_set_scan_resp_data>

  PRINTF("Set General Discoverable Mode.\n");

  ret = aci_gap_set_discoverable(ADV_DATA_TYPE,
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	9306      	str	r3, [sp, #24]
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	9305      	str	r3, [sp, #20]
 8002ed8:	2300      	movs	r3, #0
 8002eda:	9304      	str	r3, [sp, #16]
 8002edc:	2300      	movs	r3, #0
 8002ede:	9303      	str	r3, [sp, #12]
 8002ee0:	f107 0320 	add.w	r3, r7, #32
 8002ee4:	9302      	str	r3, [sp, #8]
 8002ee6:	2307      	movs	r3, #7
 8002ee8:	9301      	str	r3, [sp, #4]
 8002eea:	2300      	movs	r3, #0
 8002eec:	9300      	str	r3, [sp, #0]
 8002eee:	2301      	movs	r3, #1
 8002ef0:	f44f 62f0 	mov.w	r2, #1920	@ 0x780
 8002ef4:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 8002ef8:	2000      	movs	r0, #0
 8002efa:	f008 fbe1 	bl	800b6c0 <aci_gap_set_discoverable>
 8002efe:	4603      	mov	r3, r0
 8002f00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                (ADV_INTERVAL_MIN_MS*1000)/625,(ADV_INTERVAL_MAX_MS*1000)/625,
                                 STATIC_RANDOM_ADDR, NO_WHITE_LIST_USE,
                                 sizeof(local_name), local_name, 0, NULL, 0, 0);

  aci_gap_update_adv_data(26, manuf_data);
 8002f04:	1d3b      	adds	r3, r7, #4
 8002f06:	4619      	mov	r1, r3
 8002f08:	201a      	movs	r0, #26
 8002f0a:	f008 fd1a 	bl	800b942 <aci_gap_update_adv_data>
  {
    PRINTF("aci_gap_set_discoverable() failed: 0x%02x\r\n", ret);
  }
  else
    PRINTF("aci_gap_set_discoverable() --> SUCCESS\r\n");
}
 8002f0e:	bf00      	nop
 8002f10:	3728      	adds	r7, #40	@ 0x28
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	08012e98 	.word	0x08012e98
 8002f1c:	20000210 	.word	0x20000210

08002f20 <user_notify>:
 *         parsed.
 * @param  void* Pointer to the ACI packet
 * @retval None
 */
void user_notify(void * pData)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b08c      	sub	sp, #48	@ 0x30
 8002f24:	af02      	add	r7, sp, #8
 8002f26:	6078      	str	r0, [r7, #4]
  hci_uart_pckt *hci_pckt = pData;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* obtain event packet */
  hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 8002f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f2e:	3301      	adds	r3, #1
 8002f30:	623b      	str	r3, [r7, #32]

  if(hci_pckt->type != HCI_EVENT_PKT)
 8002f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f34:	781b      	ldrb	r3, [r3, #0]
 8002f36:	2b04      	cmp	r3, #4
 8002f38:	d160      	bne.n	8002ffc <user_notify+0xdc>
    return;

  switch(event_pckt->evt){
 8002f3a:	6a3b      	ldr	r3, [r7, #32]
 8002f3c:	781b      	ldrb	r3, [r3, #0]
 8002f3e:	2bff      	cmp	r3, #255	@ 0xff
 8002f40:	d01f      	beq.n	8002f82 <user_notify+0x62>
 8002f42:	2bff      	cmp	r3, #255	@ 0xff
 8002f44:	dc5f      	bgt.n	8003006 <user_notify+0xe6>
 8002f46:	2b05      	cmp	r3, #5
 8002f48:	d002      	beq.n	8002f50 <user_notify+0x30>
 8002f4a:	2b3e      	cmp	r3, #62	@ 0x3e
 8002f4c:	d003      	beq.n	8002f56 <user_notify+0x36>
 8002f4e:	e05a      	b.n	8003006 <user_notify+0xe6>

  case EVT_DISCONN_COMPLETE:
    {
      GAP_DisconnectionComplete_CB();
 8002f50:	f000 f85e 	bl	8003010 <GAP_DisconnectionComplete_CB>
    }
    break;
 8002f54:	e057      	b.n	8003006 <user_notify+0xe6>

  case EVT_LE_META_EVENT:
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
 8002f56:	6a3b      	ldr	r3, [r7, #32]
 8002f58:	3302      	adds	r3, #2
 8002f5a:	60fb      	str	r3, [r7, #12]

      switch(evt->subevent){
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	781b      	ldrb	r3, [r3, #0]
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d14d      	bne.n	8003000 <user_notify+0xe0>
      case EVT_LE_CONN_COMPLETE:
        {
          evt_le_connection_complete *cc = (void *)evt->data;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	3301      	adds	r3, #1
 8002f68:	60bb      	str	r3, [r7, #8]
          GAP_ConnectionComplete_CB(cc->peer_bdaddr, cc->handle);
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	1d5a      	adds	r2, r3, #5
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8002f74:	b29b      	uxth	r3, r3
 8002f76:	4619      	mov	r1, r3
 8002f78:	4610      	mov	r0, r2
 8002f7a:	f000 f85f 	bl	800303c <GAP_ConnectionComplete_CB>
        }
        break;
 8002f7e:	bf00      	nop
      }
    }
    break;
 8002f80:	e03e      	b.n	8003000 <user_notify+0xe0>

  case EVT_VENDOR:
    {
      evt_blue_aci *blue_evt = (void*)event_pckt->data;
 8002f82:	6a3b      	ldr	r3, [r7, #32]
 8002f84:	3302      	adds	r3, #2
 8002f86:	61fb      	str	r3, [r7, #28]
      switch(blue_evt->ecode){
 8002f88:	69fb      	ldr	r3, [r7, #28]
 8002f8a:	881b      	ldrh	r3, [r3, #0]
 8002f8c:	b29b      	uxth	r3, r3
 8002f8e:	f640 4201 	movw	r2, #3073	@ 0xc01
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d00d      	beq.n	8002fb2 <user_notify+0x92>
 8002f96:	f640 4214 	movw	r2, #3092	@ 0xc14
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d132      	bne.n	8003004 <user_notify+0xe4>
		  case EVT_BLUE_GATT_READ_PERMIT_REQ:
			{
			  evt_gatt_read_permit_req *pr = (void*)blue_evt->data;
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	3302      	adds	r3, #2
 8002fa2:	61bb      	str	r3, [r7, #24]
			  Read_Request_CB(pr->attr_handle);
 8002fa4:	69bb      	ldr	r3, [r7, #24]
 8002fa6:	885b      	ldrh	r3, [r3, #2]
 8002fa8:	b29b      	uxth	r3, r3
 8002faa:	4618      	mov	r0, r3
 8002fac:	f7ff fe82 	bl	8002cb4 <Read_Request_CB>
			}
			break;
 8002fb0:	e023      	b.n	8002ffa <user_notify+0xda>
//			}
//			break;

		  case EVT_BLUE_GATT_ATTRIBUTE_MODIFIED:
		  {
			evt_gatt_write_permit_req *evt = (void*)blue_evt->data;
 8002fb2:	69fb      	ldr	r3, [r7, #28]
 8002fb4:	3302      	adds	r3, #2
 8002fb6:	617b      	str	r3, [r7, #20]
		    printf("DEBUG: Len=%d | D[0]=0x%02X | D[1]=0x%02X | D[2]=0x%02X\r\n",
			                   evt->data_length,
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	791b      	ldrb	r3, [r3, #4]
		    printf("DEBUG: Len=%d | D[0]=0x%02X | D[1]=0x%02X | D[2]=0x%02X\r\n",
 8002fbc:	4619      	mov	r1, r3
			                   evt->data[0],
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	795b      	ldrb	r3, [r3, #5]
		    printf("DEBUG: Len=%d | D[0]=0x%02X | D[1]=0x%02X | D[2]=0x%02X\r\n",
 8002fc2:	461a      	mov	r2, r3
			                   evt->data[1],
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	799b      	ldrb	r3, [r3, #6]
		    printf("DEBUG: Len=%d | D[0]=0x%02X | D[1]=0x%02X | D[2]=0x%02X\r\n",
 8002fc8:	4618      	mov	r0, r3
			                   evt->data[2]);
 8002fca:	697b      	ldr	r3, [r7, #20]
 8002fcc:	79db      	ldrb	r3, [r3, #7]
		    printf("DEBUG: Len=%d | D[0]=0x%02X | D[1]=0x%02X | D[2]=0x%02X\r\n",
 8002fce:	9300      	str	r3, [sp, #0]
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	480e      	ldr	r0, [pc, #56]	@ (800300c <user_notify+0xec>)
 8002fd4:	f00d fe4c 	bl	8010c70 <iprintf>
			// ------------------------------
			uint8_t *real_data_ptr;
			//  0x01 D[0]  0  D[1]  1
			//  index 1
			real_data_ptr = (uint8_t*)&evt->data[2];
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	3307      	adds	r3, #7
 8002fdc:	613b      	str	r3, [r7, #16]
			//  gatt_db.c 
			//  Log  D[2]  01 [1]  [2] ( offset  1byte  2bytes)
			if (evt->data_length > 0) {
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	791b      	ldrb	r3, [r3, #4]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d008      	beq.n	8002ff8 <user_notify+0xd8>
				Write_Request_CB(evt->attr_handle, evt->data_length, real_data_ptr);
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	885b      	ldrh	r3, [r3, #2]
 8002fea:	b298      	uxth	r0, r3
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	791b      	ldrb	r3, [r3, #4]
 8002ff0:	693a      	ldr	r2, [r7, #16]
 8002ff2:	4619      	mov	r1, r3
 8002ff4:	f7ff fe94 	bl	8002d20 <Write_Request_CB>
			}
		  }
		  break;
 8002ff8:	bf00      	nop
      }

    }
    break;
 8002ffa:	e003      	b.n	8003004 <user_notify+0xe4>
    return;
 8002ffc:	bf00      	nop
 8002ffe:	e002      	b.n	8003006 <user_notify+0xe6>
    break;
 8003000:	bf00      	nop
 8003002:	e000      	b.n	8003006 <user_notify+0xe6>
    break;
 8003004:	bf00      	nop
  }
}
 8003006:	3728      	adds	r7, #40	@ 0x28
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}
 800300c:	08012ea0 	.word	0x08012ea0

08003010 <GAP_DisconnectionComplete_CB>:
 * @brief  This function is called when the peer device gets disconnected.
 * @param  None
 * @retval None
 */
void GAP_DisconnectionComplete_CB(void)
{
 8003010:	b480      	push	{r7}
 8003012:	af00      	add	r7, sp, #0
  connected = FALSE;
 8003014:	4b06      	ldr	r3, [pc, #24]	@ (8003030 <GAP_DisconnectionComplete_CB+0x20>)
 8003016:	2200      	movs	r2, #0
 8003018:	601a      	str	r2, [r3, #0]
  PRINTF("Disconnected\n");
  /* Make the device connectable again. */
  set_connectable = TRUE;
 800301a:	4b06      	ldr	r3, [pc, #24]	@ (8003034 <GAP_DisconnectionComplete_CB+0x24>)
 800301c:	2201      	movs	r2, #1
 800301e:	701a      	strb	r2, [r3, #0]
  notification_enabled = FALSE;
 8003020:	4b05      	ldr	r3, [pc, #20]	@ (8003038 <GAP_DisconnectionComplete_CB+0x28>)
 8003022:	2200      	movs	r2, #0
 8003024:	701a      	strb	r2, [r3, #0]
}
 8003026:	bf00      	nop
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr
 8003030:	20000250 	.word	0x20000250
 8003034:	20000001 	.word	0x20000001
 8003038:	2000024e 	.word	0x2000024e

0800303c <GAP_ConnectionComplete_CB>:
 * @param  uint8_t Address of peer device
 * @param  uint16_t Connection handle
 * @retval None
 */
void GAP_ConnectionComplete_CB(uint8_t addr[6], uint16_t handle)
{
 800303c:	b480      	push	{r7}
 800303e:	b085      	sub	sp, #20
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
 8003044:	460b      	mov	r3, r1
 8003046:	807b      	strh	r3, [r7, #2]
  connected = TRUE;
 8003048:	4b0a      	ldr	r3, [pc, #40]	@ (8003074 <GAP_ConnectionComplete_CB+0x38>)
 800304a:	2201      	movs	r2, #1
 800304c:	601a      	str	r2, [r3, #0]
  connection_handle = handle;
 800304e:	4a0a      	ldr	r2, [pc, #40]	@ (8003078 <GAP_ConnectionComplete_CB+0x3c>)
 8003050:	887b      	ldrh	r3, [r7, #2]
 8003052:	8013      	strh	r3, [r2, #0]

  PRINTF("Connected to device:");
  for(uint32_t i = 5; i > 0; i--){
 8003054:	2305      	movs	r3, #5
 8003056:	60fb      	str	r3, [r7, #12]
 8003058:	e002      	b.n	8003060 <GAP_ConnectionComplete_CB+0x24>
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	3b01      	subs	r3, #1
 800305e:	60fb      	str	r3, [r7, #12]
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d1f9      	bne.n	800305a <GAP_ConnectionComplete_CB+0x1e>
    PRINTF("%02X-", addr[i]);
  }
  PRINTF("%02X\n", addr[0]);
}
 8003066:	bf00      	nop
 8003068:	bf00      	nop
 800306a:	3714      	adds	r7, #20
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr
 8003074:	20000250 	.word	0x20000250
 8003078:	2000024c 	.word	0x2000024c

0800307c <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b088      	sub	sp, #32
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003084:	4b1f      	ldr	r3, [pc, #124]	@ (8003104 <HCI_TL_SPI_Init+0x88>)
 8003086:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003088:	4a1e      	ldr	r2, [pc, #120]	@ (8003104 <HCI_TL_SPI_Init+0x88>)
 800308a:	f043 0301 	orr.w	r3, r3, #1
 800308e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003090:	4b1c      	ldr	r3, [pc, #112]	@ (8003104 <HCI_TL_SPI_Init+0x88>)
 8003092:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003094:	f003 0301 	and.w	r3, r3, #1
 8003098:	60bb      	str	r3, [r7, #8]
 800309a:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 800309c:	2340      	movs	r3, #64	@ 0x40
 800309e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80030a0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80030a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a6:	2300      	movs	r3, #0
 80030a8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 80030aa:	f107 030c 	add.w	r3, r7, #12
 80030ae:	4619      	mov	r1, r3
 80030b0:	4815      	ldr	r0, [pc, #84]	@ (8003108 <HCI_TL_SPI_Init+0x8c>)
 80030b2:	f002 fcdb 	bl	8005a6c <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 80030b6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80030ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030bc:	2301      	movs	r3, #1
 80030be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030c0:	2300      	movs	r3, #0
 80030c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030c4:	2300      	movs	r3, #0
 80030c6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 80030c8:	f107 030c 	add.w	r3, r7, #12
 80030cc:	4619      	mov	r1, r3
 80030ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80030d2:	f002 fccb 	bl	8005a6c <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 80030d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80030da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030dc:	2301      	movs	r3, #1
 80030de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e0:	2300      	movs	r3, #0
 80030e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030e4:	2300      	movs	r3, #0
 80030e6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 80030e8:	f107 030c 	add.w	r3, r7, #12
 80030ec:	4619      	mov	r1, r3
 80030ee:	4807      	ldr	r0, [pc, #28]	@ (800310c <HCI_TL_SPI_Init+0x90>)
 80030f0:	f002 fcbc 	bl	8005a6c <HAL_GPIO_Init>

  return BSP_SPI3_Init();
 80030f4:	f002 f896 	bl	8005224 <BSP_SPI3_Init>
 80030f8:	4603      	mov	r3, r0
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3720      	adds	r7, #32
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	40021000 	.word	0x40021000
 8003108:	48001000 	.word	0x48001000
 800310c:	48000c00 	.word	0x48000c00

08003110 <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 8003114:	2140      	movs	r1, #64	@ 0x40
 8003116:	4808      	ldr	r0, [pc, #32]	@ (8003138 <HCI_TL_SPI_DeInit+0x28>)
 8003118:	f002 fe52 	bl	8005dc0 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 800311c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003120:	4806      	ldr	r0, [pc, #24]	@ (800313c <HCI_TL_SPI_DeInit+0x2c>)
 8003122:	f002 fe4d 	bl	8005dc0 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 8003126:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800312a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800312e:	f002 fe47 	bl	8005dc0 <HAL_GPIO_DeInit>
  return 0;
 8003132:	2300      	movs	r3, #0
}
 8003134:	4618      	mov	r0, r3
 8003136:	bd80      	pop	{r7, pc}
 8003138:	48001000 	.word	0x48001000
 800313c:	48000c00 	.word	0x48000c00

08003140 <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8003144:	2201      	movs	r2, #1
 8003146:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800314a:	480d      	ldr	r0, [pc, #52]	@ (8003180 <HCI_TL_SPI_Reset+0x40>)
 800314c:	f002 ff44 	bl	8005fd8 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 8003150:	2200      	movs	r2, #0
 8003152:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003156:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800315a:	f002 ff3d 	bl	8005fd8 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 800315e:	2005      	movs	r0, #5
 8003160:	f002 f992 	bl	8005488 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 8003164:	2201      	movs	r2, #1
 8003166:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800316a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800316e:	f002 ff33 	bl	8005fd8 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8003172:	2005      	movs	r0, #5
 8003174:	f002 f988 	bl	8005488 <HAL_Delay>
  return 0;
 8003178:	2300      	movs	r3, #0
}
 800317a:	4618      	mov	r0, r3
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	48000c00 	.word	0x48000c00

08003184 <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b088      	sub	sp, #32
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
 800318c:	460b      	mov	r3, r1
 800318e:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 8003190:	2300      	movs	r3, #0
 8003192:	777b      	strb	r3, [r7, #29]
  uint8_t char_ff = 0xff;
 8003194:	23ff      	movs	r3, #255	@ 0xff
 8003196:	773b      	strb	r3, [r7, #28]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8003198:	230b      	movs	r3, #11
 800319a:	617b      	str	r3, [r7, #20]
 800319c:	2300      	movs	r3, #0
 800319e:	763b      	strb	r3, [r7, #24]
  uint8_t header_slave[HEADER_SIZE];

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80031a0:	2200      	movs	r2, #0
 80031a2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80031a6:	4822      	ldr	r0, [pc, #136]	@ (8003230 <HCI_TL_SPI_Receive+0xac>)
 80031a8:	f002 ff16 	bl	8005fd8 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI3_SendRecv(header_master, header_slave, HEADER_SIZE);
 80031ac:	f107 010c 	add.w	r1, r7, #12
 80031b0:	f107 0314 	add.w	r3, r7, #20
 80031b4:	2205      	movs	r2, #5
 80031b6:	4618      	mov	r0, r3
 80031b8:	f002 f864 	bl	8005284 <BSP_SPI3_SendRecv>

  if(header_slave[0] == 0x02)
 80031bc:	7b3b      	ldrb	r3, [r7, #12]
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d12a      	bne.n	8003218 <HCI_TL_SPI_Receive+0x94>
  {
    /* device is ready */
    byte_count = (header_slave[4] << 8)| header_slave[3];
 80031c2:	7c3b      	ldrb	r3, [r7, #16]
 80031c4:	b21b      	sxth	r3, r3
 80031c6:	021b      	lsls	r3, r3, #8
 80031c8:	b21a      	sxth	r2, r3
 80031ca:	7bfb      	ldrb	r3, [r7, #15]
 80031cc:	b21b      	sxth	r3, r3
 80031ce:	4313      	orrs	r3, r2
 80031d0:	b21b      	sxth	r3, r3
 80031d2:	83fb      	strh	r3, [r7, #30]

    if(byte_count > 0)
 80031d4:	8bfb      	ldrh	r3, [r7, #30]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d01e      	beq.n	8003218 <HCI_TL_SPI_Receive+0x94>
    {
      /* avoid to read more data than the size of the buffer */
      if (byte_count > size){
 80031da:	8bfa      	ldrh	r2, [r7, #30]
 80031dc:	887b      	ldrh	r3, [r7, #2]
 80031de:	429a      	cmp	r2, r3
 80031e0:	d901      	bls.n	80031e6 <HCI_TL_SPI_Receive+0x62>
        byte_count = size;
 80031e2:	887b      	ldrh	r3, [r7, #2]
 80031e4:	83fb      	strh	r3, [r7, #30]
      }

      for(len = 0; len < byte_count; len++)
 80031e6:	2300      	movs	r3, #0
 80031e8:	777b      	strb	r3, [r7, #29]
 80031ea:	e010      	b.n	800320e <HCI_TL_SPI_Receive+0x8a>
      {
        BSP_SPI3_SendRecv(&char_ff, (uint8_t*)&read_char, 1);
 80031ec:	f107 011b 	add.w	r1, r7, #27
 80031f0:	f107 031c 	add.w	r3, r7, #28
 80031f4:	2201      	movs	r2, #1
 80031f6:	4618      	mov	r0, r3
 80031f8:	f002 f844 	bl	8005284 <BSP_SPI3_SendRecv>
        buffer[len] = read_char;
 80031fc:	7f7b      	ldrb	r3, [r7, #29]
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	4413      	add	r3, r2
 8003202:	7efa      	ldrb	r2, [r7, #27]
 8003204:	b2d2      	uxtb	r2, r2
 8003206:	701a      	strb	r2, [r3, #0]
      for(len = 0; len < byte_count; len++)
 8003208:	7f7b      	ldrb	r3, [r7, #29]
 800320a:	3301      	adds	r3, #1
 800320c:	777b      	strb	r3, [r7, #29]
 800320e:	7f7b      	ldrb	r3, [r7, #29]
 8003210:	b29b      	uxth	r3, r3
 8003212:	8bfa      	ldrh	r2, [r7, #30]
 8003214:	429a      	cmp	r2, r3
 8003216:	d8e9      	bhi.n	80031ec <HCI_TL_SPI_Receive+0x68>
      }
    }
  }
  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8003218:	2201      	movs	r2, #1
 800321a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800321e:	4804      	ldr	r0, [pc, #16]	@ (8003230 <HCI_TL_SPI_Receive+0xac>)
 8003220:	f002 feda 	bl	8005fd8 <HAL_GPIO_WritePin>
    }
    PRINT_CSV("\n");
  }
#endif

  return len;
 8003224:	7f7b      	ldrb	r3, [r7, #29]
}
 8003226:	4618      	mov	r0, r3
 8003228:	3720      	adds	r7, #32
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	48000c00 	.word	0x48000c00

08003234 <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b088      	sub	sp, #32
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
 800323c:	460b      	mov	r3, r1
 800323e:	807b      	strh	r3, [r7, #2]
  int32_t result;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8003240:	230a      	movs	r3, #10
 8003242:	613b      	str	r3, [r7, #16]
 8003244:	2300      	movs	r3, #0
 8003246:	753b      	strb	r3, [r7, #20]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 8003248:	f002 f912 	bl	8005470 <HAL_GetTick>
 800324c:	61b8      	str	r0, [r7, #24]

  do
  {
    result = 0;
 800324e:	2300      	movs	r3, #0
 8003250:	61fb      	str	r3, [r7, #28]

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8003252:	2200      	movs	r2, #0
 8003254:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003258:	481c      	ldr	r0, [pc, #112]	@ (80032cc <HCI_TL_SPI_Send+0x98>)
 800325a:	f002 febd 	bl	8005fd8 <HAL_GPIO_WritePin>

    /* Read header */
    BSP_SPI3_SendRecv(header_master, header_slave, HEADER_SIZE);
 800325e:	f107 0108 	add.w	r1, r7, #8
 8003262:	f107 0310 	add.w	r3, r7, #16
 8003266:	2205      	movs	r2, #5
 8003268:	4618      	mov	r0, r3
 800326a:	f002 f80b 	bl	8005284 <BSP_SPI3_SendRecv>

    if(header_slave[0] == 0x02)
 800326e:	7a3b      	ldrb	r3, [r7, #8]
 8003270:	2b02      	cmp	r3, #2
 8003272:	d10f      	bne.n	8003294 <HCI_TL_SPI_Send+0x60>
    {
      /* SPI is ready */
      if(header_slave[1] >= size)
 8003274:	7a7b      	ldrb	r3, [r7, #9]
 8003276:	461a      	mov	r2, r3
 8003278:	887b      	ldrh	r3, [r7, #2]
 800327a:	4293      	cmp	r3, r2
 800327c:	d806      	bhi.n	800328c <HCI_TL_SPI_Send+0x58>
      {
        BSP_SPI3_SendRecv(buffer, read_char_buf, size);
 800327e:	887b      	ldrh	r3, [r7, #2]
 8003280:	461a      	mov	r2, r3
 8003282:	4913      	ldr	r1, [pc, #76]	@ (80032d0 <HCI_TL_SPI_Send+0x9c>)
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f001 fffd 	bl	8005284 <BSP_SPI3_SendRecv>
 800328a:	e006      	b.n	800329a <HCI_TL_SPI_Send+0x66>
      }
      else
      {
        /* Buffer is too small */
        result = -2;
 800328c:	f06f 0301 	mvn.w	r3, #1
 8003290:	61fb      	str	r3, [r7, #28]
 8003292:	e002      	b.n	800329a <HCI_TL_SPI_Send+0x66>
      }
    } else {
      /* SPI is not ready */
      result = -1;
 8003294:	f04f 33ff 	mov.w	r3, #4294967295
 8003298:	61fb      	str	r3, [r7, #28]
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 800329a:	2201      	movs	r2, #1
 800329c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80032a0:	480a      	ldr	r0, [pc, #40]	@ (80032cc <HCI_TL_SPI_Send+0x98>)
 80032a2:	f002 fe99 	bl	8005fd8 <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 80032a6:	f002 f8e3 	bl	8005470 <HAL_GetTick>
 80032aa:	4602      	mov	r2, r0
 80032ac:	69bb      	ldr	r3, [r7, #24]
 80032ae:	1ad3      	subs	r3, r2, r3
 80032b0:	2b0f      	cmp	r3, #15
 80032b2:	d903      	bls.n	80032bc <HCI_TL_SPI_Send+0x88>
    {
      result = -3;
 80032b4:	f06f 0302 	mvn.w	r3, #2
 80032b8:	61fb      	str	r3, [r7, #28]
      break;
 80032ba:	e002      	b.n	80032c2 <HCI_TL_SPI_Send+0x8e>
    }
  } while(result < 0);
 80032bc:	69fb      	ldr	r3, [r7, #28]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	dbc5      	blt.n	800324e <HCI_TL_SPI_Send+0x1a>

  return result;
 80032c2:	69fb      	ldr	r3, [r7, #28]
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	3720      	adds	r7, #32
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	48000c00 	.word	0x48000c00
 80032d0:	2000028c 	.word	0x2000028c

080032d4 <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 80032d8:	2140      	movs	r1, #64	@ 0x40
 80032da:	4805      	ldr	r0, [pc, #20]	@ (80032f0 <IsDataAvailable+0x1c>)
 80032dc:	f002 fe64 	bl	8005fa8 <HAL_GPIO_ReadPin>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	bf0c      	ite	eq
 80032e6:	2301      	moveq	r3, #1
 80032e8:	2300      	movne	r3, #0
 80032ea:	b2db      	uxtb	r3, r3
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	48001000 	.word	0x48001000

080032f4 <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b088      	sub	sp, #32
 80032f8:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 80032fa:	4b12      	ldr	r3, [pc, #72]	@ (8003344 <hci_tl_lowlevel_init+0x50>)
 80032fc:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 80032fe:	4b12      	ldr	r3, [pc, #72]	@ (8003348 <hci_tl_lowlevel_init+0x54>)
 8003300:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 8003302:	4b12      	ldr	r3, [pc, #72]	@ (800334c <hci_tl_lowlevel_init+0x58>)
 8003304:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 8003306:	4b12      	ldr	r3, [pc, #72]	@ (8003350 <hci_tl_lowlevel_init+0x5c>)
 8003308:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 800330a:	4b12      	ldr	r3, [pc, #72]	@ (8003354 <hci_tl_lowlevel_init+0x60>)
 800330c:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 800330e:	4b12      	ldr	r3, [pc, #72]	@ (8003358 <hci_tl_lowlevel_init+0x64>)
 8003310:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 8003312:	1d3b      	adds	r3, r7, #4
 8003314:	4618      	mov	r0, r3
 8003316:	f008 ffed 	bl	800c2f4 <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti6, EXTI_LINE_6);
 800331a:	4910      	ldr	r1, [pc, #64]	@ (800335c <hci_tl_lowlevel_init+0x68>)
 800331c:	4810      	ldr	r0, [pc, #64]	@ (8003360 <hci_tl_lowlevel_init+0x6c>)
 800331e:	f002 fb61 	bl	80059e4 <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti6, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 8003322:	4a10      	ldr	r2, [pc, #64]	@ (8003364 <hci_tl_lowlevel_init+0x70>)
 8003324:	2100      	movs	r1, #0
 8003326:	480e      	ldr	r0, [pc, #56]	@ (8003360 <hci_tl_lowlevel_init+0x6c>)
 8003328:	f002 fb42 	bl	80059b0 <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800332c:	2200      	movs	r2, #0
 800332e:	2100      	movs	r1, #0
 8003330:	2017      	movs	r0, #23
 8003332:	f002 f985 	bl	8005640 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003336:	2017      	movs	r0, #23
 8003338:	f002 f99e 	bl	8005678 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 800333c:	bf00      	nop
 800333e:	3720      	adds	r7, #32
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	0800307d 	.word	0x0800307d
 8003348:	08003111 	.word	0x08003111
 800334c:	08003235 	.word	0x08003235
 8003350:	08003185 	.word	0x08003185
 8003354:	08003141 	.word	0x08003141
 8003358:	080052c5 	.word	0x080052c5
 800335c:	16000006 	.word	0x16000006
 8003360:	20000284 	.word	0x20000284
 8003364:	08003369 	.word	0x08003369

08003368 <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 800336c:	e005      	b.n	800337a <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 800336e:	2000      	movs	r0, #0
 8003370:	f009 f924 	bl	800c5bc <hci_notify_asynch_evt>
 8003374:	4603      	mov	r3, r0
 8003376:	2b00      	cmp	r3, #0
 8003378:	d105      	bne.n	8003386 <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 800337a:	f7ff ffab 	bl	80032d4 <IsDataAvailable>
 800337e:	4603      	mov	r3, r0
 8003380:	2b00      	cmp	r3, #0
 8003382:	d1f4      	bne.n	800336e <hci_tl_lowlevel_isr+0x6>
 8003384:	e000      	b.n	8003388 <hci_tl_lowlevel_isr+0x20>
    {
      return;
 8003386:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 8003388:	bd80      	pop	{r7, pc}
	...

0800338c <__io_putchar>:
#ifdef __GNUC__
int __io_putchar(int ch) // other Def in b-l475e-iot01a1.c
#else
int fputc(int ch, FILE *f)
#endif
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b082      	sub	sp, #8
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8003394:	1d39      	adds	r1, r7, #4
 8003396:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800339a:	2201      	movs	r2, #1
 800339c:	4803      	ldr	r0, [pc, #12]	@ (80033ac <__io_putchar+0x20>)
 800339e:	f006 fd73 	bl	8009e88 <HAL_UART_Transmit>
    return ch;
 80033a2:	687b      	ldr	r3, [r7, #4]
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3708      	adds	r7, #8
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	200035c8 	.word	0x200035c8

080033b0 <delay_us_short>:

void delay_us_short(uint16_t us) {
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	4603      	mov	r3, r0
 80033b8:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 80033ba:	4b09      	ldr	r3, [pc, #36]	@ (80033e0 <delay_us_short+0x30>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	2200      	movs	r2, #0
 80033c0:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim2) < us);
 80033c2:	bf00      	nop
 80033c4:	4b06      	ldr	r3, [pc, #24]	@ (80033e0 <delay_us_short+0x30>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80033ca:	88fb      	ldrh	r3, [r7, #6]
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d3f9      	bcc.n	80033c4 <delay_us_short+0x14>
}
 80033d0:	bf00      	nop
 80033d2:	bf00      	nop
 80033d4:	370c      	adds	r7, #12
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr
 80033de:	bf00      	nop
 80033e0:	2000045c 	.word	0x2000045c

080033e4 <US_Trigger>:


void US_Trigger(GPIO_TypeDef* port, uint16_t pin) {
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b082      	sub	sp, #8
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
 80033ec:	460b      	mov	r3, r1
 80033ee:	807b      	strh	r3, [r7, #2]
    HAL_GPIO_WritePin(port, pin, GPIO_PIN_SET);
 80033f0:	887b      	ldrh	r3, [r7, #2]
 80033f2:	2201      	movs	r2, #1
 80033f4:	4619      	mov	r1, r3
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f002 fdee 	bl	8005fd8 <HAL_GPIO_WritePin>
    delay_us_short(10); //  10us High
 80033fc:	200a      	movs	r0, #10
 80033fe:	f7ff ffd7 	bl	80033b0 <delay_us_short>
    HAL_GPIO_WritePin(port, pin, GPIO_PIN_RESET);
 8003402:	887b      	ldrh	r3, [r7, #2]
 8003404:	2200      	movs	r2, #0
 8003406:	4619      	mov	r1, r3
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	f002 fde5 	bl	8005fd8 <HAL_GPIO_WritePin>
}
 800340e:	bf00      	nop
 8003410:	3708      	adds	r7, #8
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}
	...

08003418 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8003418:	b580      	push	{r7, lr}
 800341a:	b086      	sub	sp, #24
 800341c:	af00      	add	r7, sp, #0
 800341e:	4603      	mov	r3, r0
 8003420:	80fb      	strh	r3, [r7, #6]
    uint32_t now = __HAL_TIM_GET_COUNTER(&htim2);
 8003422:	4b31      	ldr	r3, [pc, #196]	@ (80034e8 <HAL_GPIO_EXTI_Callback+0xd0>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003428:	60fb      	str	r3, [r7, #12]
    Ultrasonic_t *target = NULL;
 800342a:	2300      	movs	r3, #0
 800342c:	617b      	str	r3, [r7, #20]
    GPIO_TypeDef *target_port = NULL;
 800342e:	2300      	movs	r3, #0
 8003430:	613b      	str	r3, [r7, #16]

    //  main.h  L_ECHO_Pin 
    if (GPIO_Pin == L_ECHO_Pin) { target = &us_L; target_port = L_ECHO_GPIO_Port; }
 8003432:	88fb      	ldrh	r3, [r7, #6]
 8003434:	2b01      	cmp	r3, #1
 8003436:	d104      	bne.n	8003442 <HAL_GPIO_EXTI_Callback+0x2a>
 8003438:	4b2c      	ldr	r3, [pc, #176]	@ (80034ec <HAL_GPIO_EXTI_Callback+0xd4>)
 800343a:	617b      	str	r3, [r7, #20]
 800343c:	4b2c      	ldr	r3, [pc, #176]	@ (80034f0 <HAL_GPIO_EXTI_Callback+0xd8>)
 800343e:	613b      	str	r3, [r7, #16]
 8003440:	e00e      	b.n	8003460 <HAL_GPIO_EXTI_Callback+0x48>
    else if (GPIO_Pin == C_ECHO_Pin) { target = &us_C; target_port = C_ECHO_GPIO_Port; }
 8003442:	88fb      	ldrh	r3, [r7, #6]
 8003444:	2b10      	cmp	r3, #16
 8003446:	d104      	bne.n	8003452 <HAL_GPIO_EXTI_Callback+0x3a>
 8003448:	4b2a      	ldr	r3, [pc, #168]	@ (80034f4 <HAL_GPIO_EXTI_Callback+0xdc>)
 800344a:	617b      	str	r3, [r7, #20]
 800344c:	4b28      	ldr	r3, [pc, #160]	@ (80034f0 <HAL_GPIO_EXTI_Callback+0xd8>)
 800344e:	613b      	str	r3, [r7, #16]
 8003450:	e006      	b.n	8003460 <HAL_GPIO_EXTI_Callback+0x48>
    else if (GPIO_Pin == R_ECHO_Pin) { target = &us_R; target_port = R_ECHO_GPIO_Port; }
 8003452:	88fb      	ldrh	r3, [r7, #6]
 8003454:	2b04      	cmp	r3, #4
 8003456:	d103      	bne.n	8003460 <HAL_GPIO_EXTI_Callback+0x48>
 8003458:	4b27      	ldr	r3, [pc, #156]	@ (80034f8 <HAL_GPIO_EXTI_Callback+0xe0>)
 800345a:	617b      	str	r3, [r7, #20]
 800345c:	4b24      	ldr	r3, [pc, #144]	@ (80034f0 <HAL_GPIO_EXTI_Callback+0xd8>)
 800345e:	613b      	str	r3, [r7, #16]

    if (target != NULL) {
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d03b      	beq.n	80034de <HAL_GPIO_EXTI_Callback+0xc6>
        if (HAL_GPIO_ReadPin(target_port, GPIO_Pin) == GPIO_PIN_SET) {
 8003466:	88fb      	ldrh	r3, [r7, #6]
 8003468:	4619      	mov	r1, r3
 800346a:	6938      	ldr	r0, [r7, #16]
 800346c:	f002 fd9c 	bl	8005fa8 <HAL_GPIO_ReadPin>
 8003470:	4603      	mov	r3, r0
 8003472:	2b01      	cmp	r3, #1
 8003474:	d106      	bne.n	8003484 <HAL_GPIO_EXTI_Callback+0x6c>
            target->start_tick = now;
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	68fa      	ldr	r2, [r7, #12]
 800347a:	601a      	str	r2, [r3, #0]
            target->is_measuring = true;
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	2201      	movs	r2, #1
 8003480:	721a      	strb	r2, [r3, #8]
                target->distance = (float)duration * 0.017f;
                target->valid = 1;
            }
        }
    }
}
 8003482:	e02c      	b.n	80034de <HAL_GPIO_EXTI_Callback+0xc6>
            if (target->is_measuring) {
 8003484:	697b      	ldr	r3, [r7, #20]
 8003486:	7a1b      	ldrb	r3, [r3, #8]
 8003488:	b2db      	uxtb	r3, r3
 800348a:	2b00      	cmp	r3, #0
 800348c:	d027      	beq.n	80034de <HAL_GPIO_EXTI_Callback+0xc6>
                target->end_tick = now;
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	68fa      	ldr	r2, [r7, #12]
 8003492:	605a      	str	r2, [r3, #4]
                target->is_measuring = false;
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	2200      	movs	r2, #0
 8003498:	721a      	strb	r2, [r3, #8]
                uint32_t duration = (target->end_tick >= target->start_tick) ?
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	685a      	ldr	r2, [r3, #4]
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	681b      	ldr	r3, [r3, #0]
                                    (target->end_tick - target->start_tick) :
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d305      	bcc.n	80034b2 <HAL_GPIO_EXTI_Callback+0x9a>
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	685a      	ldr	r2, [r3, #4]
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	1ad3      	subs	r3, r2, r3
 80034b0:	e005      	b.n	80034be <HAL_GPIO_EXTI_Callback+0xa6>
                                    ((0xFFFFFFFF - target->start_tick) + target->end_tick);
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	685a      	ldr	r2, [r3, #4]
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	1ad3      	subs	r3, r2, r3
                                    (target->end_tick - target->start_tick) :
 80034bc:	3b01      	subs	r3, #1
                uint32_t duration = (target->end_tick >= target->start_tick) ?
 80034be:	60bb      	str	r3, [r7, #8]
                target->distance = (float)duration * 0.017f;
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	ee07 3a90 	vmov	s15, r3
 80034c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034ca:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80034fc <HAL_GPIO_EXTI_Callback+0xe4>
 80034ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	edc3 7a03 	vstr	s15, [r3, #12]
                target->valid = 1;
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	2201      	movs	r2, #1
 80034dc:	741a      	strb	r2, [r3, #16]
}
 80034de:	bf00      	nop
 80034e0:	3718      	adds	r7, #24
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}
 80034e6:	bf00      	nop
 80034e8:	2000045c 	.word	0x2000045c
 80034ec:	2000351c 	.word	0x2000351c
 80034f0:	48000400 	.word	0x48000400
 80034f4:	20003534 	.word	0x20003534
 80034f8:	2000354c 	.word	0x2000354c
 80034fc:	3c8b4396 	.word	0x3c8b4396

08003500 <Servo_SetAngle>:
void Servo_SetAngle(uint8_t angle)
{
 8003500:	b480      	push	{r7}
 8003502:	b085      	sub	sp, #20
 8003504:	af00      	add	r7, sp, #0
 8003506:	4603      	mov	r3, r0
 8003508:	71fb      	strb	r3, [r7, #7]
    uint16_t pulse;
    // 0  500us, 180  2500us
    pulse = 500 + (angle * 2000) / 180;
 800350a:	79fb      	ldrb	r3, [r7, #7]
 800350c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003510:	fb02 f303 	mul.w	r3, r2, r3
 8003514:	4a0a      	ldr	r2, [pc, #40]	@ (8003540 <Servo_SetAngle+0x40>)
 8003516:	fb82 1203 	smull	r1, r2, r2, r3
 800351a:	441a      	add	r2, r3
 800351c:	11d2      	asrs	r2, r2, #7
 800351e:	17db      	asrs	r3, r3, #31
 8003520:	1ad3      	subs	r3, r2, r3
 8003522:	b29b      	uxth	r3, r3
 8003524:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8003528:	81fb      	strh	r3, [r7, #14]
    __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, pulse);
 800352a:	4b06      	ldr	r3, [pc, #24]	@ (8003544 <Servo_SetAngle+0x44>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	89fa      	ldrh	r2, [r7, #14]
 8003530:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8003532:	bf00      	nop
 8003534:	3714      	adds	r7, #20
 8003536:	46bd      	mov	sp, r7
 8003538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353c:	4770      	bx	lr
 800353e:	bf00      	nop
 8003540:	b60b60b7 	.word	0xb60b60b7
 8003544:	200004a8 	.word	0x200004a8

08003548 <MAX7219_Write>:


void MAX7219_Write(uint8_t addr, uint8_t data) {
 8003548:	b580      	push	{r7, lr}
 800354a:	b084      	sub	sp, #16
 800354c:	af00      	add	r7, sp, #0
 800354e:	4603      	mov	r3, r0
 8003550:	460a      	mov	r2, r1
 8003552:	71fb      	strb	r3, [r7, #7]
 8003554:	4613      	mov	r3, r2
 8003556:	71bb      	strb	r3, [r7, #6]
    // 1. CS Low (Start)
    HAL_GPIO_WritePin(LED_CS_GPIO_Port, LED_CS_Pin, GPIO_PIN_RESET);
 8003558:	2200      	movs	r2, #0
 800355a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800355e:	4827      	ldr	r0, [pc, #156]	@ (80035fc <MAX7219_Write+0xb4>)
 8003560:	f002 fd3a 	bl	8005fd8 <HAL_GPIO_WritePin>

    // 2. Send Address
    for(int i=0; i<8; i++) {
 8003564:	2300      	movs	r3, #0
 8003566:	60fb      	str	r3, [r7, #12]
 8003568:	e01a      	b.n	80035a0 <MAX7219_Write+0x58>
        HAL_GPIO_WritePin(LED_CLK_GPIO_Port, LED_CLK_Pin, GPIO_PIN_RESET);
 800356a:	2200      	movs	r2, #0
 800356c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003570:	4822      	ldr	r0, [pc, #136]	@ (80035fc <MAX7219_Write+0xb4>)
 8003572:	f002 fd31 	bl	8005fd8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_DIN_GPIO_Port, LED_DIN_Pin, (addr & 0x80) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003576:	79fb      	ldrb	r3, [r7, #7]
 8003578:	09db      	lsrs	r3, r3, #7
 800357a:	b2db      	uxtb	r3, r3
 800357c:	461a      	mov	r2, r3
 800357e:	2120      	movs	r1, #32
 8003580:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003584:	f002 fd28 	bl	8005fd8 <HAL_GPIO_WritePin>
        addr <<= 1;
 8003588:	79fb      	ldrb	r3, [r7, #7]
 800358a:	005b      	lsls	r3, r3, #1
 800358c:	71fb      	strb	r3, [r7, #7]
        HAL_GPIO_WritePin(LED_CLK_GPIO_Port, LED_CLK_Pin, GPIO_PIN_SET);
 800358e:	2201      	movs	r2, #1
 8003590:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003594:	4819      	ldr	r0, [pc, #100]	@ (80035fc <MAX7219_Write+0xb4>)
 8003596:	f002 fd1f 	bl	8005fd8 <HAL_GPIO_WritePin>
    for(int i=0; i<8; i++) {
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	3301      	adds	r3, #1
 800359e:	60fb      	str	r3, [r7, #12]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	2b07      	cmp	r3, #7
 80035a4:	dde1      	ble.n	800356a <MAX7219_Write+0x22>
    }

    // 3. Send Data
    for(int i=0; i<8; i++) {
 80035a6:	2300      	movs	r3, #0
 80035a8:	60bb      	str	r3, [r7, #8]
 80035aa:	e01a      	b.n	80035e2 <MAX7219_Write+0x9a>
        HAL_GPIO_WritePin(LED_CLK_GPIO_Port, LED_CLK_Pin, GPIO_PIN_RESET);
 80035ac:	2200      	movs	r2, #0
 80035ae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80035b2:	4812      	ldr	r0, [pc, #72]	@ (80035fc <MAX7219_Write+0xb4>)
 80035b4:	f002 fd10 	bl	8005fd8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_DIN_GPIO_Port, LED_DIN_Pin, (data & 0x80) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80035b8:	79bb      	ldrb	r3, [r7, #6]
 80035ba:	09db      	lsrs	r3, r3, #7
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	461a      	mov	r2, r3
 80035c0:	2120      	movs	r1, #32
 80035c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80035c6:	f002 fd07 	bl	8005fd8 <HAL_GPIO_WritePin>
        data <<= 1;
 80035ca:	79bb      	ldrb	r3, [r7, #6]
 80035cc:	005b      	lsls	r3, r3, #1
 80035ce:	71bb      	strb	r3, [r7, #6]
        HAL_GPIO_WritePin(LED_CLK_GPIO_Port, LED_CLK_Pin, GPIO_PIN_SET);
 80035d0:	2201      	movs	r2, #1
 80035d2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80035d6:	4809      	ldr	r0, [pc, #36]	@ (80035fc <MAX7219_Write+0xb4>)
 80035d8:	f002 fcfe 	bl	8005fd8 <HAL_GPIO_WritePin>
    for(int i=0; i<8; i++) {
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	3301      	adds	r3, #1
 80035e0:	60bb      	str	r3, [r7, #8]
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	2b07      	cmp	r3, #7
 80035e6:	dde1      	ble.n	80035ac <MAX7219_Write+0x64>
    }

    // 4. CS High (End)
    HAL_GPIO_WritePin(LED_CS_GPIO_Port, LED_CS_Pin, GPIO_PIN_SET);
 80035e8:	2201      	movs	r2, #1
 80035ea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80035ee:	4803      	ldr	r0, [pc, #12]	@ (80035fc <MAX7219_Write+0xb4>)
 80035f0:	f002 fcf2 	bl	8005fd8 <HAL_GPIO_WritePin>
}
 80035f4:	bf00      	nop
 80035f6:	3710      	adds	r7, #16
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}
 80035fc:	48000400 	.word	0x48000400

08003600 <MAX7219_Init>:

void MAX7219_Init(void) {
 8003600:	b580      	push	{r7, lr}
 8003602:	b082      	sub	sp, #8
 8003604:	af00      	add	r7, sp, #0
    MAX7219_Write(MAX7219_REG_SHUTDOWN, 0x01);    // Wake up
 8003606:	2101      	movs	r1, #1
 8003608:	200c      	movs	r0, #12
 800360a:	f7ff ff9d 	bl	8003548 <MAX7219_Write>
    MAX7219_Write(MAX7219_REG_DECODEMODE, 0x00);  // Matrix mode
 800360e:	2100      	movs	r1, #0
 8003610:	2009      	movs	r0, #9
 8003612:	f7ff ff99 	bl	8003548 <MAX7219_Write>
    MAX7219_Write(MAX7219_REG_SCANLIMIT, 0x07);   // Scan all digits
 8003616:	2107      	movs	r1, #7
 8003618:	200b      	movs	r0, #11
 800361a:	f7ff ff95 	bl	8003548 <MAX7219_Write>
    MAX7219_Write(MAX7219_REG_INTENSITY, 0x03);   // Brightness
 800361e:	2103      	movs	r1, #3
 8003620:	200a      	movs	r0, #10
 8003622:	f7ff ff91 	bl	8003548 <MAX7219_Write>
    MAX7219_Write(MAX7219_REG_DISPLAYTEST, 0x00); // Normal
 8003626:	2100      	movs	r1, #0
 8003628:	200f      	movs	r0, #15
 800362a:	f7ff ff8d 	bl	8003548 <MAX7219_Write>
    for(int i=1; i<=8; i++) MAX7219_Write(i, 0x00); // Clear
 800362e:	2301      	movs	r3, #1
 8003630:	607b      	str	r3, [r7, #4]
 8003632:	e008      	b.n	8003646 <MAX7219_Init+0x46>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	b2db      	uxtb	r3, r3
 8003638:	2100      	movs	r1, #0
 800363a:	4618      	mov	r0, r3
 800363c:	f7ff ff84 	bl	8003548 <MAX7219_Write>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	3301      	adds	r3, #1
 8003644:	607b      	str	r3, [r7, #4]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2b08      	cmp	r3, #8
 800364a:	ddf3      	ble.n	8003634 <MAX7219_Init+0x34>
}
 800364c:	bf00      	nop
 800364e:	bf00      	nop
 8003650:	3708      	adds	r7, #8
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}

08003656 <min>:

float min(float a,float b){
 8003656:	b480      	push	{r7}
 8003658:	b083      	sub	sp, #12
 800365a:	af00      	add	r7, sp, #0
 800365c:	ed87 0a01 	vstr	s0, [r7, #4]
 8003660:	edc7 0a00 	vstr	s1, [r7]
	if (a>b || a==b) return b;
 8003664:	ed97 7a01 	vldr	s14, [r7, #4]
 8003668:	edd7 7a00 	vldr	s15, [r7]
 800366c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003670:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003674:	dc08      	bgt.n	8003688 <min+0x32>
 8003676:	ed97 7a01 	vldr	s14, [r7, #4]
 800367a:	edd7 7a00 	vldr	s15, [r7]
 800367e:	eeb4 7a67 	vcmp.f32	s14, s15
 8003682:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003686:	d101      	bne.n	800368c <min+0x36>
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	e000      	b.n	800368e <min+0x38>
	else return a;
 800368c:	687b      	ldr	r3, [r7, #4]

}
 800368e:	ee07 3a90 	vmov	s15, r3
 8003692:	eeb0 0a67 	vmov.f32	s0, s15
 8003696:	370c      	adds	r7, #12
 8003698:	46bd      	mov	sp, r7
 800369a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369e:	4770      	bx	lr

080036a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b082      	sub	sp, #8
 80036a4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80036a6:	f001 feb7 	bl	8005418 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80036aa:	f000 f8cb 	bl	8003844 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80036ae:	f000 faed 	bl	8003c8c <MX_GPIO_Init>
  MX_DFSDM1_Init();
 80036b2:	f000 f929 	bl	8003908 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 80036b6:	f000 f95f 	bl	8003978 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 80036ba:	f000 f99d 	bl	80039f8 <MX_QUADSPI_Init>
  MX_USART3_UART_Init();
 80036be:	f000 fa87 	bl	8003bd0 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80036c2:	f000 fab5 	bl	8003c30 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM2_Init();
 80036c6:	f000 f9bd 	bl	8003a44 <MX_TIM2_Init>
  MX_TIM5_Init();
 80036ca:	f000 fa09 	bl	8003ae0 <MX_TIM5_Init>
  MX_BlueNRG_MS_Init();
 80036ce:	f7fd fc51 	bl	8000f74 <MX_BlueNRG_MS_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 80036d2:	4843      	ldr	r0, [pc, #268]	@ (80037e0 <main+0x140>)
 80036d4:	f005 f924 	bl	8008920 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim5,TIM_CHANNEL_1);
 80036d8:	2100      	movs	r1, #0
 80036da:	4842      	ldr	r0, [pc, #264]	@ (80037e4 <main+0x144>)
 80036dc:	f005 fa5a 	bl	8008b94 <HAL_TIM_PWM_Start>
  printf("\r\n=== STM32 3-Way Ultrasonic System (Non-Blocking) ===\r\n");
 80036e0:	4841      	ldr	r0, [pc, #260]	@ (80037e8 <main+0x148>)
 80036e2:	f00d fb2d 	bl	8010d40 <puts>
  printf("System Started.\r\n");
 80036e6:	4841      	ldr	r0, [pc, #260]	@ (80037ec <main+0x14c>)
 80036e8:	f00d fb2a 	bl	8010d40 <puts>
  MAX7219_Init();
 80036ec:	f7ff ff88 	bl	8003600 <MAX7219_Init>
  memcpy(display_buffer, ICON_ALL, 8);
 80036f0:	4b3f      	ldr	r3, [pc, #252]	@ (80037f0 <main+0x150>)
 80036f2:	4a40      	ldr	r2, [pc, #256]	@ (80037f4 <main+0x154>)
 80036f4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80036f8:	e883 0003 	stmia.w	r3, {r0, r1}
  for(int i=0; i<8; i++) MAX7219_Write(i+1, display_buffer[i]);
 80036fc:	2300      	movs	r3, #0
 80036fe:	607b      	str	r3, [r7, #4]
 8003700:	e00e      	b.n	8003720 <main+0x80>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	b2db      	uxtb	r3, r3
 8003706:	3301      	adds	r3, #1
 8003708:	b2da      	uxtb	r2, r3
 800370a:	4939      	ldr	r1, [pc, #228]	@ (80037f0 <main+0x150>)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	440b      	add	r3, r1
 8003710:	781b      	ldrb	r3, [r3, #0]
 8003712:	4619      	mov	r1, r3
 8003714:	4610      	mov	r0, r2
 8003716:	f7ff ff17 	bl	8003548 <MAX7219_Write>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	3301      	adds	r3, #1
 800371e:	607b      	str	r3, [r7, #4]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2b07      	cmp	r3, #7
 8003724:	dded      	ble.n	8003702 <main+0x62>
  HAL_Delay(1000);
 8003726:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800372a:	f001 fead 	bl	8005488 <HAL_Delay>
  memcpy(display_buffer, ICON_NONE, 8);
 800372e:	4b30      	ldr	r3, [pc, #192]	@ (80037f0 <main+0x150>)
 8003730:	4a31      	ldr	r2, [pc, #196]	@ (80037f8 <main+0x158>)
 8003732:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003736:	e883 0003 	stmia.w	r3, {r0, r1}
  for(int i=0; i<8; i++) MAX7219_Write(i+1, display_buffer[i]);
 800373a:	2300      	movs	r3, #0
 800373c:	603b      	str	r3, [r7, #0]
 800373e:	e00e      	b.n	800375e <main+0xbe>
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	b2db      	uxtb	r3, r3
 8003744:	3301      	adds	r3, #1
 8003746:	b2da      	uxtb	r2, r3
 8003748:	4929      	ldr	r1, [pc, #164]	@ (80037f0 <main+0x150>)
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	440b      	add	r3, r1
 800374e:	781b      	ldrb	r3, [r3, #0]
 8003750:	4619      	mov	r1, r3
 8003752:	4610      	mov	r0, r2
 8003754:	f7ff fef8 	bl	8003548 <MAX7219_Write>
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	3301      	adds	r3, #1
 800375c:	603b      	str	r3, [r7, #0]
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	2b07      	cmp	r3, #7
 8003762:	dded      	ble.n	8003740 <main+0xa0>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8003764:	f009 f8d2 	bl	800c90c <osKernelInitialize>
//  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of DataReadySem */
  DataReadySemHandle = osSemaphoreNew(1, 1, &DataReadySem_attributes);
 8003768:	4a24      	ldr	r2, [pc, #144]	@ (80037fc <main+0x15c>)
 800376a:	2101      	movs	r1, #1
 800376c:	2001      	movs	r0, #1
 800376e:	f009 f9c4 	bl	800cafa <osSemaphoreNew>
 8003772:	4603      	mov	r3, r0
 8003774:	4a22      	ldr	r2, [pc, #136]	@ (8003800 <main+0x160>)
 8003776:	6013      	str	r3, [r2, #0]
//  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of SensorQueue */
  SensorQueueHandle = osMessageQueueNew (16, sizeof(uint64_t), &SensorQueue_attributes);
 8003778:	4a22      	ldr	r2, [pc, #136]	@ (8003804 <main+0x164>)
 800377a:	2108      	movs	r1, #8
 800377c:	2010      	movs	r0, #16
 800377e:	f009 fadb 	bl	800cd38 <osMessageQueueNew>
 8003782:	4603      	mov	r3, r0
 8003784:	4a20      	ldr	r2, [pc, #128]	@ (8003808 <main+0x168>)
 8003786:	6013      	str	r3, [r2, #0]

  /* creation of MotorQueue */
  MotorQueueHandle = osMessageQueueNew (4, sizeof(uint8_t), &MotorQueue_attributes);
 8003788:	4a20      	ldr	r2, [pc, #128]	@ (800380c <main+0x16c>)
 800378a:	2101      	movs	r1, #1
 800378c:	2004      	movs	r0, #4
 800378e:	f009 fad3 	bl	800cd38 <osMessageQueueNew>
 8003792:	4603      	mov	r3, r0
 8003794:	4a1e      	ldr	r2, [pc, #120]	@ (8003810 <main+0x170>)
 8003796:	6013      	str	r3, [r2, #0]
  /* Create the thread(s) */
  /* creation of defaultTask */
//  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);

  /* creation of BLETask */
  BLETaskHandle = osThreadNew(StartBLETask, NULL, &BLETask_attributes);
 8003798:	4a1e      	ldr	r2, [pc, #120]	@ (8003814 <main+0x174>)
 800379a:	2100      	movs	r1, #0
 800379c:	481e      	ldr	r0, [pc, #120]	@ (8003818 <main+0x178>)
 800379e:	f009 f8ff 	bl	800c9a0 <osThreadNew>
 80037a2:	4603      	mov	r3, r0
 80037a4:	4a1d      	ldr	r2, [pc, #116]	@ (800381c <main+0x17c>)
 80037a6:	6013      	str	r3, [r2, #0]

  /* creation of SensorTask */
  SensorTaskHandle = osThreadNew(StartSensorTask, NULL, &SensorTask_attributes);
 80037a8:	4a1d      	ldr	r2, [pc, #116]	@ (8003820 <main+0x180>)
 80037aa:	2100      	movs	r1, #0
 80037ac:	481d      	ldr	r0, [pc, #116]	@ (8003824 <main+0x184>)
 80037ae:	f009 f8f7 	bl	800c9a0 <osThreadNew>
 80037b2:	4603      	mov	r3, r0
 80037b4:	4a1c      	ldr	r2, [pc, #112]	@ (8003828 <main+0x188>)
 80037b6:	6013      	str	r3, [r2, #0]

  /* creation of LogicTask */
  LogicTaskHandle = osThreadNew(StartLogicTask, NULL, &LogicTask_attributes);
 80037b8:	4a1c      	ldr	r2, [pc, #112]	@ (800382c <main+0x18c>)
 80037ba:	2100      	movs	r1, #0
 80037bc:	481c      	ldr	r0, [pc, #112]	@ (8003830 <main+0x190>)
 80037be:	f009 f8ef 	bl	800c9a0 <osThreadNew>
 80037c2:	4603      	mov	r3, r0
 80037c4:	4a1b      	ldr	r2, [pc, #108]	@ (8003834 <main+0x194>)
 80037c6:	6013      	str	r3, [r2, #0]

  /* creation of MotorTask */
  MotorTaskHandle = osThreadNew(StartMotorTask, NULL, &MotorTask_attributes);
 80037c8:	4a1b      	ldr	r2, [pc, #108]	@ (8003838 <main+0x198>)
 80037ca:	2100      	movs	r1, #0
 80037cc:	481b      	ldr	r0, [pc, #108]	@ (800383c <main+0x19c>)
 80037ce:	f009 f8e7 	bl	800c9a0 <osThreadNew>
 80037d2:	4603      	mov	r3, r0
 80037d4:	4a1a      	ldr	r2, [pc, #104]	@ (8003840 <main+0x1a0>)
 80037d6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
//  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80037d8:	f009 f8bc 	bl	800c954 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80037dc:	bf00      	nop
 80037de:	e7fd      	b.n	80037dc <main+0x13c>
 80037e0:	2000045c 	.word	0x2000045c
 80037e4:	200004a8 	.word	0x200004a8
 80037e8:	08012f3c 	.word	0x08012f3c
 80037ec:	08012f74 	.word	0x08012f74
 80037f0:	20003568 	.word	0x20003568
 80037f4:	080130dc 	.word	0x080130dc
 80037f8:	080130e4 	.word	0x080130e4
 80037fc:	080130cc 	.word	0x080130cc
 8003800:	20003518 	.word	0x20003518
 8003804:	0801309c 	.word	0x0801309c
 8003808:	20003510 	.word	0x20003510
 800380c:	080130b4 	.word	0x080130b4
 8003810:	20003514 	.word	0x20003514
 8003814:	0801300c 	.word	0x0801300c
 8003818:	08003ffd 	.word	0x08003ffd
 800381c:	20000a60 	.word	0x20000a60
 8003820:	08013030 	.word	0x08013030
 8003824:	08004015 	.word	0x08004015
 8003828:	20001b0c 	.word	0x20001b0c
 800382c:	08013054 	.word	0x08013054
 8003830:	080040fd 	.word	0x080040fd
 8003834:	200023b8 	.word	0x200023b8
 8003838:	08013078 	.word	0x08013078
 800383c:	080044a9 	.word	0x080044a9
 8003840:	20002c64 	.word	0x20002c64

08003844 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b096      	sub	sp, #88	@ 0x58
 8003848:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800384a:	f107 0314 	add.w	r3, r7, #20
 800384e:	2244      	movs	r2, #68	@ 0x44
 8003850:	2100      	movs	r1, #0
 8003852:	4618      	mov	r0, r3
 8003854:	f00d fb54 	bl	8010f00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003858:	463b      	mov	r3, r7
 800385a:	2200      	movs	r2, #0
 800385c:	601a      	str	r2, [r3, #0]
 800385e:	605a      	str	r2, [r3, #4]
 8003860:	609a      	str	r2, [r3, #8]
 8003862:	60da      	str	r2, [r3, #12]
 8003864:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003866:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800386a:	f002 fe83 	bl	8006574 <HAL_PWREx_ControlVoltageScaling>
 800386e:	4603      	mov	r3, r0
 8003870:	2b00      	cmp	r3, #0
 8003872:	d001      	beq.n	8003878 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8003874:	f000 fe4a 	bl	800450c <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8003878:	f002 fe5e 	bl	8006538 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800387c:	4b21      	ldr	r3, [pc, #132]	@ (8003904 <SystemClock_Config+0xc0>)
 800387e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003882:	4a20      	ldr	r2, [pc, #128]	@ (8003904 <SystemClock_Config+0xc0>)
 8003884:	f023 0318 	bic.w	r3, r3, #24
 8003888:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 800388c:	2314      	movs	r3, #20
 800388e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003890:	2301      	movs	r3, #1
 8003892:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003894:	2301      	movs	r3, #1
 8003896:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8003898:	2300      	movs	r3, #0
 800389a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800389c:	2360      	movs	r3, #96	@ 0x60
 800389e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80038a0:	2302      	movs	r3, #2
 80038a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80038a4:	2301      	movs	r3, #1
 80038a6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80038a8:	2301      	movs	r3, #1
 80038aa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80038ac:	2328      	movs	r3, #40	@ 0x28
 80038ae:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80038b0:	2307      	movs	r3, #7
 80038b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80038b4:	2302      	movs	r3, #2
 80038b6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80038b8:	2302      	movs	r3, #2
 80038ba:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80038bc:	f107 0314 	add.w	r3, r7, #20
 80038c0:	4618      	mov	r0, r3
 80038c2:	f002 ff79 	bl	80067b8 <HAL_RCC_OscConfig>
 80038c6:	4603      	mov	r3, r0
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d001      	beq.n	80038d0 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80038cc:	f000 fe1e 	bl	800450c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80038d0:	230f      	movs	r3, #15
 80038d2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80038d4:	2303      	movs	r3, #3
 80038d6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80038d8:	2300      	movs	r3, #0
 80038da:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80038dc:	2300      	movs	r3, #0
 80038de:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80038e0:	2300      	movs	r3, #0
 80038e2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80038e4:	463b      	mov	r3, r7
 80038e6:	2104      	movs	r1, #4
 80038e8:	4618      	mov	r0, r3
 80038ea:	f003 fb41 	bl	8006f70 <HAL_RCC_ClockConfig>
 80038ee:	4603      	mov	r3, r0
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d001      	beq.n	80038f8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80038f4:	f000 fe0a 	bl	800450c <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80038f8:	f004 f87a 	bl	80079f0 <HAL_RCCEx_EnableMSIPLLMode>
}
 80038fc:	bf00      	nop
 80038fe:	3758      	adds	r7, #88	@ 0x58
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}
 8003904:	40021000 	.word	0x40021000

08003908 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 800390c:	4b18      	ldr	r3, [pc, #96]	@ (8003970 <MX_DFSDM1_Init+0x68>)
 800390e:	4a19      	ldr	r2, [pc, #100]	@ (8003974 <MX_DFSDM1_Init+0x6c>)
 8003910:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8003912:	4b17      	ldr	r3, [pc, #92]	@ (8003970 <MX_DFSDM1_Init+0x68>)
 8003914:	2201      	movs	r2, #1
 8003916:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8003918:	4b15      	ldr	r3, [pc, #84]	@ (8003970 <MX_DFSDM1_Init+0x68>)
 800391a:	2200      	movs	r2, #0
 800391c:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 800391e:	4b14      	ldr	r3, [pc, #80]	@ (8003970 <MX_DFSDM1_Init+0x68>)
 8003920:	2202      	movs	r2, #2
 8003922:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8003924:	4b12      	ldr	r3, [pc, #72]	@ (8003970 <MX_DFSDM1_Init+0x68>)
 8003926:	2200      	movs	r2, #0
 8003928:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 800392a:	4b11      	ldr	r3, [pc, #68]	@ (8003970 <MX_DFSDM1_Init+0x68>)
 800392c:	2200      	movs	r2, #0
 800392e:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8003930:	4b0f      	ldr	r3, [pc, #60]	@ (8003970 <MX_DFSDM1_Init+0x68>)
 8003932:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003936:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8003938:	4b0d      	ldr	r3, [pc, #52]	@ (8003970 <MX_DFSDM1_Init+0x68>)
 800393a:	2200      	movs	r2, #0
 800393c:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 800393e:	4b0c      	ldr	r3, [pc, #48]	@ (8003970 <MX_DFSDM1_Init+0x68>)
 8003940:	2204      	movs	r2, #4
 8003942:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8003944:	4b0a      	ldr	r3, [pc, #40]	@ (8003970 <MX_DFSDM1_Init+0x68>)
 8003946:	2200      	movs	r2, #0
 8003948:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 800394a:	4b09      	ldr	r3, [pc, #36]	@ (8003970 <MX_DFSDM1_Init+0x68>)
 800394c:	2201      	movs	r2, #1
 800394e:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8003950:	4b07      	ldr	r3, [pc, #28]	@ (8003970 <MX_DFSDM1_Init+0x68>)
 8003952:	2200      	movs	r2, #0
 8003954:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8003956:	4b06      	ldr	r3, [pc, #24]	@ (8003970 <MX_DFSDM1_Init+0x68>)
 8003958:	2200      	movs	r2, #0
 800395a:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 800395c:	4804      	ldr	r0, [pc, #16]	@ (8003970 <MX_DFSDM1_Init+0x68>)
 800395e:	f001 fe99 	bl	8005694 <HAL_DFSDM_ChannelInit>
 8003962:	4603      	mov	r3, r0
 8003964:	2b00      	cmp	r3, #0
 8003966:	d001      	beq.n	800396c <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 8003968:	f000 fdd0 	bl	800450c <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 800396c:	bf00      	nop
 800396e:	bd80      	pop	{r7, pc}
 8003970:	2000038c 	.word	0x2000038c
 8003974:	40016020 	.word	0x40016020

08003978 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800397c:	4b1b      	ldr	r3, [pc, #108]	@ (80039ec <MX_I2C2_Init+0x74>)
 800397e:	4a1c      	ldr	r2, [pc, #112]	@ (80039f0 <MX_I2C2_Init+0x78>)
 8003980:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 8003982:	4b1a      	ldr	r3, [pc, #104]	@ (80039ec <MX_I2C2_Init+0x74>)
 8003984:	4a1b      	ldr	r2, [pc, #108]	@ (80039f4 <MX_I2C2_Init+0x7c>)
 8003986:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8003988:	4b18      	ldr	r3, [pc, #96]	@ (80039ec <MX_I2C2_Init+0x74>)
 800398a:	2200      	movs	r2, #0
 800398c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800398e:	4b17      	ldr	r3, [pc, #92]	@ (80039ec <MX_I2C2_Init+0x74>)
 8003990:	2201      	movs	r2, #1
 8003992:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003994:	4b15      	ldr	r3, [pc, #84]	@ (80039ec <MX_I2C2_Init+0x74>)
 8003996:	2200      	movs	r2, #0
 8003998:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800399a:	4b14      	ldr	r3, [pc, #80]	@ (80039ec <MX_I2C2_Init+0x74>)
 800399c:	2200      	movs	r2, #0
 800399e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80039a0:	4b12      	ldr	r3, [pc, #72]	@ (80039ec <MX_I2C2_Init+0x74>)
 80039a2:	2200      	movs	r2, #0
 80039a4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80039a6:	4b11      	ldr	r3, [pc, #68]	@ (80039ec <MX_I2C2_Init+0x74>)
 80039a8:	2200      	movs	r2, #0
 80039aa:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80039ac:	4b0f      	ldr	r3, [pc, #60]	@ (80039ec <MX_I2C2_Init+0x74>)
 80039ae:	2200      	movs	r2, #0
 80039b0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80039b2:	480e      	ldr	r0, [pc, #56]	@ (80039ec <MX_I2C2_Init+0x74>)
 80039b4:	f002 fb5a 	bl	800606c <HAL_I2C_Init>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d001      	beq.n	80039c2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80039be:	f000 fda5 	bl	800450c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80039c2:	2100      	movs	r1, #0
 80039c4:	4809      	ldr	r0, [pc, #36]	@ (80039ec <MX_I2C2_Init+0x74>)
 80039c6:	f002 fbec 	bl	80061a2 <HAL_I2CEx_ConfigAnalogFilter>
 80039ca:	4603      	mov	r3, r0
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d001      	beq.n	80039d4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80039d0:	f000 fd9c 	bl	800450c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80039d4:	2100      	movs	r1, #0
 80039d6:	4805      	ldr	r0, [pc, #20]	@ (80039ec <MX_I2C2_Init+0x74>)
 80039d8:	f002 fc2e 	bl	8006238 <HAL_I2CEx_ConfigDigitalFilter>
 80039dc:	4603      	mov	r3, r0
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d001      	beq.n	80039e6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80039e2:	f000 fd93 	bl	800450c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80039e6:	bf00      	nop
 80039e8:	bd80      	pop	{r7, pc}
 80039ea:	bf00      	nop
 80039ec:	200003c4 	.word	0x200003c4
 80039f0:	40005800 	.word	0x40005800
 80039f4:	10d19ce4 	.word	0x10d19ce4

080039f8 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 80039fc:	4b0f      	ldr	r3, [pc, #60]	@ (8003a3c <MX_QUADSPI_Init+0x44>)
 80039fe:	4a10      	ldr	r2, [pc, #64]	@ (8003a40 <MX_QUADSPI_Init+0x48>)
 8003a00:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8003a02:	4b0e      	ldr	r3, [pc, #56]	@ (8003a3c <MX_QUADSPI_Init+0x44>)
 8003a04:	2202      	movs	r2, #2
 8003a06:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8003a08:	4b0c      	ldr	r3, [pc, #48]	@ (8003a3c <MX_QUADSPI_Init+0x44>)
 8003a0a:	2204      	movs	r2, #4
 8003a0c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8003a0e:	4b0b      	ldr	r3, [pc, #44]	@ (8003a3c <MX_QUADSPI_Init+0x44>)
 8003a10:	2210      	movs	r2, #16
 8003a12:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8003a14:	4b09      	ldr	r3, [pc, #36]	@ (8003a3c <MX_QUADSPI_Init+0x44>)
 8003a16:	2217      	movs	r2, #23
 8003a18:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8003a1a:	4b08      	ldr	r3, [pc, #32]	@ (8003a3c <MX_QUADSPI_Init+0x44>)
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8003a20:	4b06      	ldr	r3, [pc, #24]	@ (8003a3c <MX_QUADSPI_Init+0x44>)
 8003a22:	2200      	movs	r2, #0
 8003a24:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8003a26:	4805      	ldr	r0, [pc, #20]	@ (8003a3c <MX_QUADSPI_Init+0x44>)
 8003a28:	f002 fe0a 	bl	8006640 <HAL_QSPI_Init>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d001      	beq.n	8003a36 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8003a32:	f000 fd6b 	bl	800450c <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8003a36:	bf00      	nop
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	20000418 	.word	0x20000418
 8003a40:	a0001000 	.word	0xa0001000

08003a44 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b088      	sub	sp, #32
 8003a48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003a4a:	f107 0310 	add.w	r3, r7, #16
 8003a4e:	2200      	movs	r2, #0
 8003a50:	601a      	str	r2, [r3, #0]
 8003a52:	605a      	str	r2, [r3, #4]
 8003a54:	609a      	str	r2, [r3, #8]
 8003a56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a58:	1d3b      	adds	r3, r7, #4
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	601a      	str	r2, [r3, #0]
 8003a5e:	605a      	str	r2, [r3, #4]
 8003a60:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003a62:	4b1e      	ldr	r3, [pc, #120]	@ (8003adc <MX_TIM2_Init+0x98>)
 8003a64:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003a68:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 80-1;
 8003a6a:	4b1c      	ldr	r3, [pc, #112]	@ (8003adc <MX_TIM2_Init+0x98>)
 8003a6c:	224f      	movs	r2, #79	@ 0x4f
 8003a6e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a70:	4b1a      	ldr	r3, [pc, #104]	@ (8003adc <MX_TIM2_Init+0x98>)
 8003a72:	2200      	movs	r2, #0
 8003a74:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8003a76:	4b19      	ldr	r3, [pc, #100]	@ (8003adc <MX_TIM2_Init+0x98>)
 8003a78:	f04f 32ff 	mov.w	r2, #4294967295
 8003a7c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a7e:	4b17      	ldr	r3, [pc, #92]	@ (8003adc <MX_TIM2_Init+0x98>)
 8003a80:	2200      	movs	r2, #0
 8003a82:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003a84:	4b15      	ldr	r3, [pc, #84]	@ (8003adc <MX_TIM2_Init+0x98>)
 8003a86:	2280      	movs	r2, #128	@ 0x80
 8003a88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003a8a:	4814      	ldr	r0, [pc, #80]	@ (8003adc <MX_TIM2_Init+0x98>)
 8003a8c:	f004 fef0 	bl	8008870 <HAL_TIM_Base_Init>
 8003a90:	4603      	mov	r3, r0
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d001      	beq.n	8003a9a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8003a96:	f000 fd39 	bl	800450c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a9a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003a9e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003aa0:	f107 0310 	add.w	r3, r7, #16
 8003aa4:	4619      	mov	r1, r3
 8003aa6:	480d      	ldr	r0, [pc, #52]	@ (8003adc <MX_TIM2_Init+0x98>)
 8003aa8:	f005 fb96 	bl	80091d8 <HAL_TIM_ConfigClockSource>
 8003aac:	4603      	mov	r3, r0
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d001      	beq.n	8003ab6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8003ab2:	f000 fd2b 	bl	800450c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003aba:	2300      	movs	r3, #0
 8003abc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003abe:	1d3b      	adds	r3, r7, #4
 8003ac0:	4619      	mov	r1, r3
 8003ac2:	4806      	ldr	r0, [pc, #24]	@ (8003adc <MX_TIM2_Init+0x98>)
 8003ac4:	f006 f8ec 	bl	8009ca0 <HAL_TIMEx_MasterConfigSynchronization>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d001      	beq.n	8003ad2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8003ace:	f000 fd1d 	bl	800450c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003ad2:	bf00      	nop
 8003ad4:	3720      	adds	r7, #32
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}
 8003ada:	bf00      	nop
 8003adc:	2000045c 	.word	0x2000045c

08003ae0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b08e      	sub	sp, #56	@ 0x38
 8003ae4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003ae6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003aea:	2200      	movs	r2, #0
 8003aec:	601a      	str	r2, [r3, #0]
 8003aee:	605a      	str	r2, [r3, #4]
 8003af0:	609a      	str	r2, [r3, #8]
 8003af2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003af4:	f107 031c 	add.w	r3, r7, #28
 8003af8:	2200      	movs	r2, #0
 8003afa:	601a      	str	r2, [r3, #0]
 8003afc:	605a      	str	r2, [r3, #4]
 8003afe:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003b00:	463b      	mov	r3, r7
 8003b02:	2200      	movs	r2, #0
 8003b04:	601a      	str	r2, [r3, #0]
 8003b06:	605a      	str	r2, [r3, #4]
 8003b08:	609a      	str	r2, [r3, #8]
 8003b0a:	60da      	str	r2, [r3, #12]
 8003b0c:	611a      	str	r2, [r3, #16]
 8003b0e:	615a      	str	r2, [r3, #20]
 8003b10:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003b12:	4b2d      	ldr	r3, [pc, #180]	@ (8003bc8 <MX_TIM5_Init+0xe8>)
 8003b14:	4a2d      	ldr	r2, [pc, #180]	@ (8003bcc <MX_TIM5_Init+0xec>)
 8003b16:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 79;
 8003b18:	4b2b      	ldr	r3, [pc, #172]	@ (8003bc8 <MX_TIM5_Init+0xe8>)
 8003b1a:	224f      	movs	r2, #79	@ 0x4f
 8003b1c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b1e:	4b2a      	ldr	r3, [pc, #168]	@ (8003bc8 <MX_TIM5_Init+0xe8>)
 8003b20:	2200      	movs	r2, #0
 8003b22:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 19999;
 8003b24:	4b28      	ldr	r3, [pc, #160]	@ (8003bc8 <MX_TIM5_Init+0xe8>)
 8003b26:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8003b2a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b2c:	4b26      	ldr	r3, [pc, #152]	@ (8003bc8 <MX_TIM5_Init+0xe8>)
 8003b2e:	2200      	movs	r2, #0
 8003b30:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003b32:	4b25      	ldr	r3, [pc, #148]	@ (8003bc8 <MX_TIM5_Init+0xe8>)
 8003b34:	2280      	movs	r2, #128	@ 0x80
 8003b36:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003b38:	4823      	ldr	r0, [pc, #140]	@ (8003bc8 <MX_TIM5_Init+0xe8>)
 8003b3a:	f004 fe99 	bl	8008870 <HAL_TIM_Base_Init>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d001      	beq.n	8003b48 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8003b44:	f000 fce2 	bl	800450c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003b48:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003b4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003b4e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003b52:	4619      	mov	r1, r3
 8003b54:	481c      	ldr	r0, [pc, #112]	@ (8003bc8 <MX_TIM5_Init+0xe8>)
 8003b56:	f005 fb3f 	bl	80091d8 <HAL_TIM_ConfigClockSource>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d001      	beq.n	8003b64 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 8003b60:	f000 fcd4 	bl	800450c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8003b64:	4818      	ldr	r0, [pc, #96]	@ (8003bc8 <MX_TIM5_Init+0xe8>)
 8003b66:	f004 ffb3 	bl	8008ad0 <HAL_TIM_PWM_Init>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d001      	beq.n	8003b74 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 8003b70:	f000 fccc 	bl	800450c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b74:	2300      	movs	r3, #0
 8003b76:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003b7c:	f107 031c 	add.w	r3, r7, #28
 8003b80:	4619      	mov	r1, r3
 8003b82:	4811      	ldr	r0, [pc, #68]	@ (8003bc8 <MX_TIM5_Init+0xe8>)
 8003b84:	f006 f88c 	bl	8009ca0 <HAL_TIMEx_MasterConfigSynchronization>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d001      	beq.n	8003b92 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8003b8e:	f000 fcbd 	bl	800450c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003b92:	2360      	movs	r3, #96	@ 0x60
 8003b94:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003b96:	2300      	movs	r3, #0
 8003b98:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003ba2:	463b      	mov	r3, r7
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	4619      	mov	r1, r3
 8003ba8:	4807      	ldr	r0, [pc, #28]	@ (8003bc8 <MX_TIM5_Init+0xe8>)
 8003baa:	f005 fa01 	bl	8008fb0 <HAL_TIM_PWM_ConfigChannel>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d001      	beq.n	8003bb8 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8003bb4:	f000 fcaa 	bl	800450c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8003bb8:	4803      	ldr	r0, [pc, #12]	@ (8003bc8 <MX_TIM5_Init+0xe8>)
 8003bba:	f000 fe13 	bl	80047e4 <HAL_TIM_MspPostInit>

}
 8003bbe:	bf00      	nop
 8003bc0:	3738      	adds	r7, #56	@ 0x38
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	200004a8 	.word	0x200004a8
 8003bcc:	40000c00 	.word	0x40000c00

08003bd0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003bd4:	4b14      	ldr	r3, [pc, #80]	@ (8003c28 <MX_USART3_UART_Init+0x58>)
 8003bd6:	4a15      	ldr	r2, [pc, #84]	@ (8003c2c <MX_USART3_UART_Init+0x5c>)
 8003bd8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003bda:	4b13      	ldr	r3, [pc, #76]	@ (8003c28 <MX_USART3_UART_Init+0x58>)
 8003bdc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003be0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003be2:	4b11      	ldr	r3, [pc, #68]	@ (8003c28 <MX_USART3_UART_Init+0x58>)
 8003be4:	2200      	movs	r2, #0
 8003be6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003be8:	4b0f      	ldr	r3, [pc, #60]	@ (8003c28 <MX_USART3_UART_Init+0x58>)
 8003bea:	2200      	movs	r2, #0
 8003bec:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003bee:	4b0e      	ldr	r3, [pc, #56]	@ (8003c28 <MX_USART3_UART_Init+0x58>)
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8003c28 <MX_USART3_UART_Init+0x58>)
 8003bf6:	220c      	movs	r2, #12
 8003bf8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003bfa:	4b0b      	ldr	r3, [pc, #44]	@ (8003c28 <MX_USART3_UART_Init+0x58>)
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c00:	4b09      	ldr	r3, [pc, #36]	@ (8003c28 <MX_USART3_UART_Init+0x58>)
 8003c02:	2200      	movs	r2, #0
 8003c04:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003c06:	4b08      	ldr	r3, [pc, #32]	@ (8003c28 <MX_USART3_UART_Init+0x58>)
 8003c08:	2200      	movs	r2, #0
 8003c0a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003c0c:	4b06      	ldr	r3, [pc, #24]	@ (8003c28 <MX_USART3_UART_Init+0x58>)
 8003c0e:	2200      	movs	r2, #0
 8003c10:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003c12:	4805      	ldr	r0, [pc, #20]	@ (8003c28 <MX_USART3_UART_Init+0x58>)
 8003c14:	f006 f8ea 	bl	8009dec <HAL_UART_Init>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d001      	beq.n	8003c22 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8003c1e:	f000 fc75 	bl	800450c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003c22:	bf00      	nop
 8003c24:	bd80      	pop	{r7, pc}
 8003c26:	bf00      	nop
 8003c28:	200004f4 	.word	0x200004f4
 8003c2c:	40004800 	.word	0x40004800

08003c30 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8003c34:	4b14      	ldr	r3, [pc, #80]	@ (8003c88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003c36:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8003c3a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8003c3c:	4b12      	ldr	r3, [pc, #72]	@ (8003c88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003c3e:	2206      	movs	r2, #6
 8003c40:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8003c42:	4b11      	ldr	r3, [pc, #68]	@ (8003c88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003c44:	2202      	movs	r2, #2
 8003c46:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8003c48:	4b0f      	ldr	r3, [pc, #60]	@ (8003c88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003c4a:	2202      	movs	r2, #2
 8003c4c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8003c4e:	4b0e      	ldr	r3, [pc, #56]	@ (8003c88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003c50:	2200      	movs	r2, #0
 8003c52:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8003c54:	4b0c      	ldr	r3, [pc, #48]	@ (8003c88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003c56:	2200      	movs	r2, #0
 8003c58:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8003c5a:	4b0b      	ldr	r3, [pc, #44]	@ (8003c88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8003c60:	4b09      	ldr	r3, [pc, #36]	@ (8003c88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003c62:	2200      	movs	r2, #0
 8003c64:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8003c66:	4b08      	ldr	r3, [pc, #32]	@ (8003c88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003c68:	2200      	movs	r2, #0
 8003c6a:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8003c6c:	4b06      	ldr	r3, [pc, #24]	@ (8003c88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003c6e:	2200      	movs	r2, #0
 8003c70:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8003c72:	4805      	ldr	r0, [pc, #20]	@ (8003c88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003c74:	f002 fb2c 	bl	80062d0 <HAL_PCD_Init>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d001      	beq.n	8003c82 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8003c7e:	f000 fc45 	bl	800450c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8003c82:	bf00      	nop
 8003c84:	bd80      	pop	{r7, pc}
 8003c86:	bf00      	nop
 8003c88:	2000057c 	.word	0x2000057c

08003c8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b08a      	sub	sp, #40	@ 0x28
 8003c90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c92:	f107 0314 	add.w	r3, r7, #20
 8003c96:	2200      	movs	r2, #0
 8003c98:	601a      	str	r2, [r3, #0]
 8003c9a:	605a      	str	r2, [r3, #4]
 8003c9c:	609a      	str	r2, [r3, #8]
 8003c9e:	60da      	str	r2, [r3, #12]
 8003ca0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003ca2:	4bbd      	ldr	r3, [pc, #756]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003ca4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ca6:	4abc      	ldr	r2, [pc, #752]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003ca8:	f043 0310 	orr.w	r3, r3, #16
 8003cac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003cae:	4bba      	ldr	r3, [pc, #744]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003cb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cb2:	f003 0310 	and.w	r3, r3, #16
 8003cb6:	613b      	str	r3, [r7, #16]
 8003cb8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cba:	4bb7      	ldr	r3, [pc, #732]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003cbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cbe:	4ab6      	ldr	r2, [pc, #728]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003cc0:	f043 0304 	orr.w	r3, r3, #4
 8003cc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003cc6:	4bb4      	ldr	r3, [pc, #720]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003cc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cca:	f003 0304 	and.w	r3, r3, #4
 8003cce:	60fb      	str	r3, [r7, #12]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cd2:	4bb1      	ldr	r3, [pc, #708]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cd6:	4ab0      	ldr	r2, [pc, #704]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003cd8:	f043 0301 	orr.w	r3, r3, #1
 8003cdc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003cde:	4bae      	ldr	r3, [pc, #696]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003ce0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ce2:	f003 0301 	and.w	r3, r3, #1
 8003ce6:	60bb      	str	r3, [r7, #8]
 8003ce8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cea:	4bab      	ldr	r3, [pc, #684]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cee:	4aaa      	ldr	r2, [pc, #680]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003cf0:	f043 0302 	orr.w	r3, r3, #2
 8003cf4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003cf6:	4ba8      	ldr	r3, [pc, #672]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003cf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cfa:	f003 0302 	and.w	r3, r3, #2
 8003cfe:	607b      	str	r3, [r7, #4]
 8003d00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003d02:	4ba5      	ldr	r3, [pc, #660]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003d04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d06:	4aa4      	ldr	r2, [pc, #656]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003d08:	f043 0308 	orr.w	r3, r3, #8
 8003d0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d0e:	4ba2      	ldr	r3, [pc, #648]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d12:	f003 0308 	and.w	r3, r3, #8
 8003d16:	603b      	str	r3, [r7, #0]
 8003d18:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8003d20:	489e      	ldr	r0, [pc, #632]	@ (8003f9c <MX_GPIO_Init+0x310>)
 8003d22:	f002 f959 	bl	8005fd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|C_TRIG_Pin|LED_DIN_Pin|BUZZER_Pin
 8003d26:	2200      	movs	r2, #0
 8003d28:	f248 11ac 	movw	r1, #33196	@ 0x81ac
 8003d2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003d30:	f002 f952 	bl	8005fd8 <HAL_GPIO_WritePin>
                          |BLE_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, R_TRIG_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|SPSGRF_915_SDN_Pin
 8003d34:	2200      	movs	r2, #0
 8003d36:	f24b 3102 	movw	r1, #45826	@ 0xb302
 8003d3a:	4899      	ldr	r0, [pc, #612]	@ (8003fa0 <MX_GPIO_Init+0x314>)
 8003d3c:	f002 f94c 	bl	8005fd8 <HAL_GPIO_WritePin>
                          |LED_CLK_Pin|LED_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|L_TRIG_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8003d40:	2200      	movs	r2, #0
 8003d42:	f245 0181 	movw	r1, #20609	@ 0x5081
 8003d46:	4897      	ldr	r0, [pc, #604]	@ (8003fa4 <MX_GPIO_Init+0x318>)
 8003d48:	f002 f946 	bl	8005fd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port, BLE_CS_Pin, GPIO_PIN_SET);
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003d52:	4894      	ldr	r0, [pc, #592]	@ (8003fa4 <MX_GPIO_Init+0x318>)
 8003d54:	f002 f940 	bl	8005fd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8003d58:	2200      	movs	r2, #0
 8003d5a:	f44f 7110 	mov.w	r1, #576	@ 0x240
 8003d5e:	4892      	ldr	r0, [pc, #584]	@ (8003fa8 <MX_GPIO_Init+0x31c>)
 8003d60:	f002 f93a 	bl	8005fd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8003d64:	2201      	movs	r2, #1
 8003d66:	2120      	movs	r1, #32
 8003d68:	488d      	ldr	r0, [pc, #564]	@ (8003fa0 <MX_GPIO_Init+0x314>)
 8003d6a:	f002 f935 	bl	8005fd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8003d6e:	2201      	movs	r2, #1
 8003d70:	2101      	movs	r1, #1
 8003d72:	488a      	ldr	r0, [pc, #552]	@ (8003f9c <MX_GPIO_Init+0x310>)
 8003d74:	f002 f930 	bl	8005fd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8003d78:	f240 1315 	movw	r3, #277	@ 0x115
 8003d7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d82:	2300      	movs	r3, #0
 8003d84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d86:	2300      	movs	r3, #0
 8003d88:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003d8a:	f107 0314 	add.w	r3, r7, #20
 8003d8e:	4619      	mov	r1, r3
 8003d90:	4882      	ldr	r0, [pc, #520]	@ (8003f9c <MX_GPIO_Init+0x310>)
 8003d92:	f001 fe6b 	bl	8005a6c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin BLE_INT_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|BLE_INT_Pin|ISM43362_DRDY_EXTI1_Pin;
 8003d96:	236a      	movs	r3, #106	@ 0x6a
 8003d98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003d9a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003d9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003da0:	2300      	movs	r3, #0
 8003da2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003da4:	f107 0314 	add.w	r3, r7, #20
 8003da8:	4619      	mov	r1, r3
 8003daa:	487c      	ldr	r0, [pc, #496]	@ (8003f9c <MX_GPIO_Init+0x310>)
 8003dac:	f001 fe5e 	bl	8005a6c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8003db0:	233f      	movs	r3, #63	@ 0x3f
 8003db2:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003db4:	230b      	movs	r3, #11
 8003db6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003db8:	2300      	movs	r3, #0
 8003dba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003dbc:	f107 0314 	add.w	r3, r7, #20
 8003dc0:	4619      	mov	r1, r3
 8003dc2:	4879      	ldr	r0, [pc, #484]	@ (8003fa8 <MX_GPIO_Init+0x31c>)
 8003dc4:	f001 fe52 	bl	8005a6c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D0_Pin;
 8003dc8:	2302      	movs	r3, #2
 8003dca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dcc:	2302      	movs	r3, #2
 8003dce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003dd4:	2303      	movs	r3, #3
 8003dd6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003dd8:	2308      	movs	r3, #8
 8003dda:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D0_GPIO_Port, &GPIO_InitStruct);
 8003ddc:	f107 0314 	add.w	r3, r7, #20
 8003de0:	4619      	mov	r1, r3
 8003de2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003de6:	f001 fe41 	bl	8005a6c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin C_TRIG_Pin BUZZER_Pin BLE_RST_Pin
                           ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|C_TRIG_Pin|BUZZER_Pin|BLE_RST_Pin
 8003dea:	f248 138c 	movw	r3, #33164	@ 0x818c
 8003dee:	617b      	str	r3, [r7, #20]
                          |ARD_D9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003df0:	2301      	movs	r3, #1
 8003df2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003df4:	2300      	movs	r3, #0
 8003df6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dfc:	f107 0314 	add.w	r3, r7, #20
 8003e00:	4619      	mov	r1, r3
 8003e02:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e06:	f001 fe31 	bl	8005a6c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8003e0a:	2310      	movs	r3, #16
 8003e0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003e0e:	230b      	movs	r3, #11
 8003e10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e12:	2300      	movs	r3, #0
 8003e14:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8003e16:	f107 0314 	add.w	r3, r7, #20
 8003e1a:	4619      	mov	r1, r3
 8003e1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e20:	f001 fe24 	bl	8005a6c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_DIN_Pin */
  GPIO_InitStruct.Pin = LED_DIN_Pin;
 8003e24:	2320      	movs	r3, #32
 8003e26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003e30:	2302      	movs	r3, #2
 8003e32:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_DIN_GPIO_Port, &GPIO_InitStruct);
 8003e34:	f107 0314 	add.w	r3, r7, #20
 8003e38:	4619      	mov	r1, r3
 8003e3a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e3e:	f001 fe15 	bl	8005a6c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D12_Pin */
  GPIO_InitStruct.Pin = ARD_D12_Pin;
 8003e42:	2340      	movs	r3, #64	@ 0x40
 8003e44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e46:	2302      	movs	r3, #2
 8003e48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003e52:	2305      	movs	r3, #5
 8003e54:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D12_GPIO_Port, &GPIO_InitStruct);
 8003e56:	f107 0314 	add.w	r3, r7, #20
 8003e5a:	4619      	mov	r1, r3
 8003e5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e60:	f001 fe04 	bl	8005a6c <HAL_GPIO_Init>

  /*Configure GPIO pins : L_ECHO_Pin R_ECHO_Pin C_ECHO_Pin */
  GPIO_InitStruct.Pin = L_ECHO_Pin|R_ECHO_Pin|C_ECHO_Pin;
 8003e64:	2315      	movs	r3, #21
 8003e66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003e68:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8003e6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003e6e:	2302      	movs	r3, #2
 8003e70:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e72:	f107 0314 	add.w	r3, r7, #20
 8003e76:	4619      	mov	r1, r3
 8003e78:	4849      	ldr	r0, [pc, #292]	@ (8003fa0 <MX_GPIO_Init+0x314>)
 8003e7a:	f001 fdf7 	bl	8005a6c <HAL_GPIO_Init>

  /*Configure GPIO pins : R_TRIG_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin SPSGRF_915_SDN_Pin
                           SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = R_TRIG_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|SPSGRF_915_SDN_Pin
 8003e7e:	f24b 0322 	movw	r3, #45090	@ 0xb022
 8003e82:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e84:	2301      	movs	r3, #1
 8003e86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e90:	f107 0314 	add.w	r3, r7, #20
 8003e94:	4619      	mov	r1, r3
 8003e96:	4842      	ldr	r0, [pc, #264]	@ (8003fa0 <MX_GPIO_Init+0x314>)
 8003e98:	f001 fde8 	bl	8005a6c <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin HTS221_DRDY_EXTI15_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|HTS221_DRDY_EXTI15_Pin;
 8003e9c:	f44f 430c 	mov.w	r3, #35840	@ 0x8c00
 8003ea0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003ea2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003ea6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003eac:	f107 0314 	add.w	r3, r7, #20
 8003eb0:	4619      	mov	r1, r3
 8003eb2:	483c      	ldr	r0, [pc, #240]	@ (8003fa4 <MX_GPIO_Init+0x318>)
 8003eb4:	f001 fdda 	bl	8005a6c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin L_TRIG_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|L_TRIG_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8003eb8:	f245 0381 	movw	r3, #20609	@ 0x5081
 8003ebc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003eca:	f107 0314 	add.w	r3, r7, #20
 8003ece:	4619      	mov	r1, r3
 8003ed0:	4834      	ldr	r0, [pc, #208]	@ (8003fa4 <MX_GPIO_Init+0x318>)
 8003ed2:	f001 fdcb 	bl	8005a6c <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_CS_Pin */
  GPIO_InitStruct.Pin = BLE_CS_Pin;
 8003ed6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003eda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003edc:	2301      	movs	r3, #1
 8003ede:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003ee4:	2302      	movs	r3, #2
 8003ee6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLE_CS_GPIO_Port, &GPIO_InitStruct);
 8003ee8:	f107 0314 	add.w	r3, r7, #20
 8003eec:	4619      	mov	r1, r3
 8003eee:	482d      	ldr	r0, [pc, #180]	@ (8003fa4 <MX_GPIO_Init+0x318>)
 8003ef0:	f001 fdbc 	bl	8005a6c <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8003ef4:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8003ef8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003efa:	2301      	movs	r3, #1
 8003efc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003efe:	2300      	movs	r3, #0
 8003f00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f02:	2300      	movs	r3, #0
 8003f04:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f06:	f107 0314 	add.w	r3, r7, #20
 8003f0a:	4619      	mov	r1, r3
 8003f0c:	4826      	ldr	r0, [pc, #152]	@ (8003fa8 <MX_GPIO_Init+0x31c>)
 8003f0e:	f001 fdad 	bl	8005a6c <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8003f12:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8003f16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003f18:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003f1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f22:	f107 0314 	add.w	r3, r7, #20
 8003f26:	4619      	mov	r1, r3
 8003f28:	481f      	ldr	r0, [pc, #124]	@ (8003fa8 <MX_GPIO_Init+0x31c>)
 8003f2a:	f001 fd9f 	bl	8005a6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8003f2e:	2302      	movs	r3, #2
 8003f30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f32:	2302      	movs	r3, #2
 8003f34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f36:	2300      	movs	r3, #0
 8003f38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003f3e:	2305      	movs	r3, #5
 8003f40:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8003f42:	f107 0314 	add.w	r3, r7, #20
 8003f46:	4619      	mov	r1, r3
 8003f48:	4816      	ldr	r0, [pc, #88]	@ (8003fa4 <MX_GPIO_Init+0x318>)
 8003f4a:	f001 fd8f 	bl	8005a6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8003f4e:	2378      	movs	r3, #120	@ 0x78
 8003f50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f52:	2302      	movs	r3, #2
 8003f54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f56:	2300      	movs	r3, #0
 8003f58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f5a:	2303      	movs	r3, #3
 8003f5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003f5e:	2307      	movs	r3, #7
 8003f60:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003f62:	f107 0314 	add.w	r3, r7, #20
 8003f66:	4619      	mov	r1, r3
 8003f68:	480e      	ldr	r0, [pc, #56]	@ (8003fa4 <MX_GPIO_Init+0x318>)
 8003f6a:	f001 fd7f 	bl	8005a6c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_CLK_Pin LED_CS_Pin */
  GPIO_InitStruct.Pin = LED_CLK_Pin|LED_CS_Pin;
 8003f6e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003f72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f74:	2301      	movs	r3, #1
 8003f76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003f7c:	2302      	movs	r3, #2
 8003f7e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f80:	f107 0314 	add.w	r3, r7, #20
 8003f84:	4619      	mov	r1, r3
 8003f86:	4806      	ldr	r0, [pc, #24]	@ (8003fa0 <MX_GPIO_Init+0x314>)
 8003f88:	f001 fd70 	bl	8005a6c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	2105      	movs	r1, #5
 8003f90:	2006      	movs	r0, #6
 8003f92:	f001 fb55 	bl	8005640 <HAL_NVIC_SetPriority>
 8003f96:	e009      	b.n	8003fac <MX_GPIO_Init+0x320>
 8003f98:	40021000 	.word	0x40021000
 8003f9c:	48001000 	.word	0x48001000
 8003fa0:	48000400 	.word	0x48000400
 8003fa4:	48000c00 	.word	0x48000c00
 8003fa8:	48000800 	.word	0x48000800
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8003fac:	2006      	movs	r0, #6
 8003fae:	f001 fb63 	bl	8005678 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	2105      	movs	r1, #5
 8003fb6:	2008      	movs	r0, #8
 8003fb8:	f001 fb42 	bl	8005640 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8003fbc:	2008      	movs	r0, #8
 8003fbe:	f001 fb5b 	bl	8005678 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	2105      	movs	r1, #5
 8003fc6:	200a      	movs	r0, #10
 8003fc8:	f001 fb3a 	bl	8005640 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8003fcc:	200a      	movs	r0, #10
 8003fce:	f001 fb53 	bl	8005678 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	2105      	movs	r1, #5
 8003fd6:	2017      	movs	r0, #23
 8003fd8:	f001 fb32 	bl	8005640 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003fdc:	2017      	movs	r0, #23
 8003fde:	f001 fb4b 	bl	8005678 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	2105      	movs	r1, #5
 8003fe6:	2028      	movs	r0, #40	@ 0x28
 8003fe8:	f001 fb2a 	bl	8005640 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003fec:	2028      	movs	r0, #40	@ 0x28
 8003fee:	f001 fb43 	bl	8005678 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003ff2:	bf00      	nop
 8003ff4:	3728      	adds	r7, #40	@ 0x28
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}
 8003ffa:	bf00      	nop

08003ffc <StartBLETask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBLETask */
void StartBLETask(void *argument)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b082      	sub	sp, #8
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBLETask */
  /* Infinite loop */
  for(;;)
  {
	MX_BlueNRG_MS_Process();
 8004004:	f7fd f88e 	bl	8001124 <MX_BlueNRG_MS_Process>
	osDelay(50);
 8004008:	2032      	movs	r0, #50	@ 0x32
 800400a:	f008 fd5b 	bl	800cac4 <osDelay>
	MX_BlueNRG_MS_Process();
 800400e:	bf00      	nop
 8004010:	e7f8      	b.n	8004004 <StartBLETask+0x8>
	...

08004014 <StartSensorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSensorTask */
void StartSensorTask(void *argument)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b082      	sub	sp, #8
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSensorTask */
	us_L.distance = 999.0f;
 800401c:	4b30      	ldr	r3, [pc, #192]	@ (80040e0 <StartSensorTask+0xcc>)
 800401e:	4a31      	ldr	r2, [pc, #196]	@ (80040e4 <StartSensorTask+0xd0>)
 8004020:	60da      	str	r2, [r3, #12]
	us_L.last_distance = 999.0f;
 8004022:	4b2f      	ldr	r3, [pc, #188]	@ (80040e0 <StartSensorTask+0xcc>)
 8004024:	4a2f      	ldr	r2, [pc, #188]	@ (80040e4 <StartSensorTask+0xd0>)
 8004026:	615a      	str	r2, [r3, #20]
	us_C.distance = 999.0f;
 8004028:	4b2f      	ldr	r3, [pc, #188]	@ (80040e8 <StartSensorTask+0xd4>)
 800402a:	4a2e      	ldr	r2, [pc, #184]	@ (80040e4 <StartSensorTask+0xd0>)
 800402c:	60da      	str	r2, [r3, #12]
	us_C.last_distance = 999.0f;
 800402e:	4b2e      	ldr	r3, [pc, #184]	@ (80040e8 <StartSensorTask+0xd4>)
 8004030:	4a2c      	ldr	r2, [pc, #176]	@ (80040e4 <StartSensorTask+0xd0>)
 8004032:	615a      	str	r2, [r3, #20]
	us_R.distance = 999.0f;
 8004034:	4b2d      	ldr	r3, [pc, #180]	@ (80040ec <StartSensorTask+0xd8>)
 8004036:	4a2b      	ldr	r2, [pc, #172]	@ (80040e4 <StartSensorTask+0xd0>)
 8004038:	60da      	str	r2, [r3, #12]
	us_R.last_distance = 999.0f;
 800403a:	4b2c      	ldr	r3, [pc, #176]	@ (80040ec <StartSensorTask+0xd8>)
 800403c:	4a29      	ldr	r2, [pc, #164]	@ (80040e4 <StartSensorTask+0xd0>)
 800403e:	615a      	str	r2, [r3, #20]
	for(;;)
	{
		// --- L ---
		us_L.valid = 0; // "" distance
 8004040:	4b27      	ldr	r3, [pc, #156]	@ (80040e0 <StartSensorTask+0xcc>)
 8004042:	2200      	movs	r2, #0
 8004044:	741a      	strb	r2, [r3, #16]
		US_Trigger(L_TRIG_GPIO_Port, L_TRIG_Pin);
 8004046:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800404a:	4829      	ldr	r0, [pc, #164]	@ (80040f0 <StartSensorTask+0xdc>)
 800404c:	f7ff f9ca 	bl	80033e4 <US_Trigger>
		osDelay(12);
 8004050:	200c      	movs	r0, #12
 8004052:	f008 fd37 	bl	800cac4 <osDelay>
		if(us_L.valid == 0) us_L.distance = us_L.last_distance;
 8004056:	4b22      	ldr	r3, [pc, #136]	@ (80040e0 <StartSensorTask+0xcc>)
 8004058:	7c1b      	ldrb	r3, [r3, #16]
 800405a:	b2db      	uxtb	r3, r3
 800405c:	2b00      	cmp	r3, #0
 800405e:	d103      	bne.n	8004068 <StartSensorTask+0x54>
 8004060:	4b1f      	ldr	r3, [pc, #124]	@ (80040e0 <StartSensorTask+0xcc>)
 8004062:	695b      	ldr	r3, [r3, #20]
 8004064:	4a1e      	ldr	r2, [pc, #120]	@ (80040e0 <StartSensorTask+0xcc>)
 8004066:	60d3      	str	r3, [r2, #12]
		us_L.last_distance = us_L.distance;
 8004068:	4b1d      	ldr	r3, [pc, #116]	@ (80040e0 <StartSensorTask+0xcc>)
 800406a:	68db      	ldr	r3, [r3, #12]
 800406c:	4a1c      	ldr	r2, [pc, #112]	@ (80040e0 <StartSensorTask+0xcc>)
 800406e:	6153      	str	r3, [r2, #20]
		// --- C () ---
		us_C.valid = 0;
 8004070:	4b1d      	ldr	r3, [pc, #116]	@ (80040e8 <StartSensorTask+0xd4>)
 8004072:	2200      	movs	r2, #0
 8004074:	741a      	strb	r2, [r3, #16]
		US_Trigger(C_TRIG_GPIO_Port, C_TRIG_Pin);
 8004076:	2108      	movs	r1, #8
 8004078:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800407c:	f7ff f9b2 	bl	80033e4 <US_Trigger>
		osDelay(12);
 8004080:	200c      	movs	r0, #12
 8004082:	f008 fd1f 	bl	800cac4 <osDelay>
		if(us_C.valid == 0) us_C.distance = us_C.last_distance;
 8004086:	4b18      	ldr	r3, [pc, #96]	@ (80040e8 <StartSensorTask+0xd4>)
 8004088:	7c1b      	ldrb	r3, [r3, #16]
 800408a:	b2db      	uxtb	r3, r3
 800408c:	2b00      	cmp	r3, #0
 800408e:	d103      	bne.n	8004098 <StartSensorTask+0x84>
 8004090:	4b15      	ldr	r3, [pc, #84]	@ (80040e8 <StartSensorTask+0xd4>)
 8004092:	695b      	ldr	r3, [r3, #20]
 8004094:	4a14      	ldr	r2, [pc, #80]	@ (80040e8 <StartSensorTask+0xd4>)
 8004096:	60d3      	str	r3, [r2, #12]
		us_C.last_distance = us_C.distance;
 8004098:	4b13      	ldr	r3, [pc, #76]	@ (80040e8 <StartSensorTask+0xd4>)
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	4a12      	ldr	r2, [pc, #72]	@ (80040e8 <StartSensorTask+0xd4>)
 800409e:	6153      	str	r3, [r2, #20]

		// --- R () ---
		us_R.valid = 0;
 80040a0:	4b12      	ldr	r3, [pc, #72]	@ (80040ec <StartSensorTask+0xd8>)
 80040a2:	2200      	movs	r2, #0
 80040a4:	741a      	strb	r2, [r3, #16]
		US_Trigger(R_TRIG_GPIO_Port, R_TRIG_Pin);
 80040a6:	2102      	movs	r1, #2
 80040a8:	4812      	ldr	r0, [pc, #72]	@ (80040f4 <StartSensorTask+0xe0>)
 80040aa:	f7ff f99b 	bl	80033e4 <US_Trigger>
		osDelay(12);
 80040ae:	200c      	movs	r0, #12
 80040b0:	f008 fd08 	bl	800cac4 <osDelay>
		if(us_R.valid == 0) us_R.distance = us_R.last_distance;
 80040b4:	4b0d      	ldr	r3, [pc, #52]	@ (80040ec <StartSensorTask+0xd8>)
 80040b6:	7c1b      	ldrb	r3, [r3, #16]
 80040b8:	b2db      	uxtb	r3, r3
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d103      	bne.n	80040c6 <StartSensorTask+0xb2>
 80040be:	4b0b      	ldr	r3, [pc, #44]	@ (80040ec <StartSensorTask+0xd8>)
 80040c0:	695b      	ldr	r3, [r3, #20]
 80040c2:	4a0a      	ldr	r2, [pc, #40]	@ (80040ec <StartSensorTask+0xd8>)
 80040c4:	60d3      	str	r3, [r2, #12]
		us_R.last_distance = us_R.distance;
 80040c6:	4b09      	ldr	r3, [pc, #36]	@ (80040ec <StartSensorTask+0xd8>)
 80040c8:	68db      	ldr	r3, [r3, #12]
 80040ca:	4a08      	ldr	r2, [pc, #32]	@ (80040ec <StartSensorTask+0xd8>)
 80040cc:	6153      	str	r3, [r2, #20]
		osSemaphoreRelease(DataReadySemHandle);
 80040ce:	4b0a      	ldr	r3, [pc, #40]	@ (80040f8 <StartSensorTask+0xe4>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4618      	mov	r0, r3
 80040d4:	f008 fdec 	bl	800ccb0 <osSemaphoreRelease>
		osDelay(14);
 80040d8:	200e      	movs	r0, #14
 80040da:	f008 fcf3 	bl	800cac4 <osDelay>
		us_L.valid = 0; // "" distance
 80040de:	e7af      	b.n	8004040 <StartSensorTask+0x2c>
 80040e0:	2000351c 	.word	0x2000351c
 80040e4:	4479c000 	.word	0x4479c000
 80040e8:	20003534 	.word	0x20003534
 80040ec:	2000354c 	.word	0x2000354c
 80040f0:	48000c00 	.word	0x48000c00
 80040f4:	48000400 	.word	0x48000400
 80040f8:	20003518 	.word	0x20003518

080040fc <StartLogicTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLogicTask */
void StartLogicTask(void *argument)
{
 80040fc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004100:	b094      	sub	sp, #80	@ 0x50
 8004102:	af04      	add	r7, sp, #16
 8004104:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLogicTask */
  static uint8_t beep_toggle = 0;
//  static uint8_t last_wifi_status = 255;

  uint8_t target_angle = 90;
 8004106:	235a      	movs	r3, #90	@ 0x5a
 8004108:	73fb      	strb	r3, [r7, #15]
  uint8_t last_target_angle = 90;
 800410a:	235a      	movs	r3, #90	@ 0x5a
 800410c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint8_t loop_counter = 0;
 8004110:	2300      	movs	r3, #0
 8004112:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  uint8_t current_state = 0;
 8004116:	2300      	movs	r3, #0
 8004118:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  uint8_t last_state = 0;
 800411c:	2300      	movs	r3, #0
 800411e:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c

	// 
	const float DIST_ENTER_ALERT = 50.0f; //  50 
 8004122:	4b96      	ldr	r3, [pc, #600]	@ (800437c <StartLogicTask+0x280>)
 8004124:	61fb      	str	r3, [r7, #28]
	const float DIST_EXIT_ALERT  = 65.0f; //  65  ()
 8004126:	4b96      	ldr	r3, [pc, #600]	@ (8004380 <StartLogicTask+0x284>)
 8004128:	61bb      	str	r3, [r7, #24]

  for(;;)
  {
    osStatus_t status = osSemaphoreAcquire(DataReadySemHandle, osWaitForever);
 800412a:	4b96      	ldr	r3, [pc, #600]	@ (8004384 <StartLogicTask+0x288>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f04f 31ff 	mov.w	r1, #4294967295
 8004132:	4618      	mov	r0, r3
 8004134:	f008 fd6a 	bl	800cc0c <osSemaphoreAcquire>
 8004138:	6178      	str	r0, [r7, #20]
    if (status == osOK)
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d1f4      	bne.n	800412a <StartLogicTask+0x2e>
    {
		float dL=999, dC=999, dR=999;
 8004140:	4b91      	ldr	r3, [pc, #580]	@ (8004388 <StartLogicTask+0x28c>)
 8004142:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004144:	4b90      	ldr	r3, [pc, #576]	@ (8004388 <StartLogicTask+0x28c>)
 8004146:	637b      	str	r3, [r7, #52]	@ 0x34
 8004148:	4b8f      	ldr	r3, [pc, #572]	@ (8004388 <StartLogicTask+0x28c>)
 800414a:	633b      	str	r3, [r7, #48]	@ 0x30

		if(us_L.valid) dL = us_L.distance;
 800414c:	4b8f      	ldr	r3, [pc, #572]	@ (800438c <StartLogicTask+0x290>)
 800414e:	7c1b      	ldrb	r3, [r3, #16]
 8004150:	b2db      	uxtb	r3, r3
 8004152:	2b00      	cmp	r3, #0
 8004154:	d003      	beq.n	800415e <StartLogicTask+0x62>
 8004156:	4b8d      	ldr	r3, [pc, #564]	@ (800438c <StartLogicTask+0x290>)
 8004158:	68db      	ldr	r3, [r3, #12]
 800415a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800415c:	e002      	b.n	8004164 <StartLogicTask+0x68>
		else
			dL = us_L.last_distance;
 800415e:	4b8b      	ldr	r3, [pc, #556]	@ (800438c <StartLogicTask+0x290>)
 8004160:	695b      	ldr	r3, [r3, #20]
 8004162:	63bb      	str	r3, [r7, #56]	@ 0x38
		if(us_C.valid) dC = us_C.distance;
 8004164:	4b8a      	ldr	r3, [pc, #552]	@ (8004390 <StartLogicTask+0x294>)
 8004166:	7c1b      	ldrb	r3, [r3, #16]
 8004168:	b2db      	uxtb	r3, r3
 800416a:	2b00      	cmp	r3, #0
 800416c:	d003      	beq.n	8004176 <StartLogicTask+0x7a>
 800416e:	4b88      	ldr	r3, [pc, #544]	@ (8004390 <StartLogicTask+0x294>)
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	637b      	str	r3, [r7, #52]	@ 0x34
 8004174:	e002      	b.n	800417c <StartLogicTask+0x80>
		else
			dC = us_C.last_distance;
 8004176:	4b86      	ldr	r3, [pc, #536]	@ (8004390 <StartLogicTask+0x294>)
 8004178:	695b      	ldr	r3, [r3, #20]
 800417a:	637b      	str	r3, [r7, #52]	@ 0x34
		if(us_R.valid) dR = us_R.distance;
 800417c:	4b85      	ldr	r3, [pc, #532]	@ (8004394 <StartLogicTask+0x298>)
 800417e:	7c1b      	ldrb	r3, [r3, #16]
 8004180:	b2db      	uxtb	r3, r3
 8004182:	2b00      	cmp	r3, #0
 8004184:	d003      	beq.n	800418e <StartLogicTask+0x92>
 8004186:	4b83      	ldr	r3, [pc, #524]	@ (8004394 <StartLogicTask+0x298>)
 8004188:	68db      	ldr	r3, [r3, #12]
 800418a:	633b      	str	r3, [r7, #48]	@ 0x30
 800418c:	e002      	b.n	8004194 <StartLogicTask+0x98>
		else
			dR = us_R.last_distance;
 800418e:	4b81      	ldr	r3, [pc, #516]	@ (8004394 <StartLogicTask+0x298>)
 8004190:	695b      	ldr	r3, [r3, #20]
 8004192:	633b      	str	r3, [r7, #48]	@ 0x30

		float min_dist = 999.0f;
 8004194:	4b7c      	ldr	r3, [pc, #496]	@ (8004388 <StartLogicTask+0x28c>)
 8004196:	613b      	str	r3, [r7, #16]

		min_dist = min(dL,dC);
 8004198:	edd7 0a0d 	vldr	s1, [r7, #52]	@ 0x34
 800419c:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 80041a0:	f7ff fa59 	bl	8003656 <min>
 80041a4:	ed87 0a04 	vstr	s0, [r7, #16]
		min_dist = min(min_dist,dR);
 80041a8:	edd7 0a0c 	vldr	s1, [r7, #48]	@ 0x30
 80041ac:	ed97 0a04 	vldr	s0, [r7, #16]
 80041b0:	f7ff fa51 	bl	8003656 <min>
 80041b4:	ed87 0a04 	vstr	s0, [r7, #16]
		Zone_t zone = ZONE_NONE;
 80041b8:	2300      	movs	r3, #0
 80041ba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (dL == min_dist) {
 80041be:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80041c2:	edd7 7a04 	vldr	s15, [r7, #16]
 80041c6:	eeb4 7a67 	vcmp.f32	s14, s15
 80041ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041ce:	d103      	bne.n	80041d8 <StartLogicTask+0xdc>
			zone = ZONE_LEFT;
 80041d0:	2301      	movs	r3, #1
 80041d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80041d6:	e018      	b.n	800420a <StartLogicTask+0x10e>
		}
		else if (dC == min_dist) {
 80041d8:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80041dc:	edd7 7a04 	vldr	s15, [r7, #16]
 80041e0:	eeb4 7a67 	vcmp.f32	s14, s15
 80041e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041e8:	d103      	bne.n	80041f2 <StartLogicTask+0xf6>
			zone = ZONE_CENTER;
 80041ea:	2302      	movs	r3, #2
 80041ec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80041f0:	e00b      	b.n	800420a <StartLogicTask+0x10e>
		}
		else if (dR == min_dist) {
 80041f2:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80041f6:	edd7 7a04 	vldr	s15, [r7, #16]
 80041fa:	eeb4 7a67 	vcmp.f32	s14, s15
 80041fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004202:	d102      	bne.n	800420a <StartLogicTask+0x10e>
			zone = ZONE_RIGHT;
 8004204:	2303      	movs	r3, #3
 8004206:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		if (min_dist < DIST_ENTER_ALERT) {
 800420a:	ed97 7a04 	vldr	s14, [r7, #16]
 800420e:	edd7 7a07 	vldr	s15, [r7, #28]
 8004212:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004216:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800421a:	d503      	bpl.n	8004224 <StartLogicTask+0x128>
			current_state = 1; // Alert
 800421c:	2301      	movs	r3, #1
 800421e:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 8004222:	e00b      	b.n	800423c <StartLogicTask+0x140>
		}
		else if (min_dist > DIST_EXIT_ALERT) {
 8004224:	ed97 7a04 	vldr	s14, [r7, #16]
 8004228:	edd7 7a06 	vldr	s15, [r7, #24]
 800422c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004234:	dd02      	ble.n	800423c <StartLogicTask+0x140>
			current_state = 2; // Safe
 8004236:	2302      	movs	r3, #2
 8004238:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
		}
		if (sentry_mode_enabled)
 800423c:	4b56      	ldr	r3, [pc, #344]	@ (8004398 <StartLogicTask+0x29c>)
 800423e:	781b      	ldrb	r3, [r3, #0]
 8004240:	b2db      	uxtb	r3, r3
 8004242:	2b00      	cmp	r3, #0
 8004244:	f000 808a 	beq.w	800435c <StartLogicTask+0x260>
		{
			if (min_dist < (DETECT_THRESHOLD ))
 8004248:	edd7 7a04 	vldr	s15, [r7, #16]
 800424c:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 800439c <StartLogicTask+0x2a0>
 8004250:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004254:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004258:	d552      	bpl.n	8004300 <StartLogicTask+0x204>
			{
				switch(zone) {
 800425a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800425e:	2b03      	cmp	r3, #3
 8004260:	d00b      	beq.n	800427a <StartLogicTask+0x17e>
 8004262:	2b03      	cmp	r3, #3
 8004264:	dc0c      	bgt.n	8004280 <StartLogicTask+0x184>
 8004266:	2b01      	cmp	r3, #1
 8004268:	d004      	beq.n	8004274 <StartLogicTask+0x178>
 800426a:	2b02      	cmp	r3, #2
 800426c:	d108      	bne.n	8004280 <StartLogicTask+0x184>
					case ZONE_CENTER:
						target_angle = 90; // 
 800426e:	235a      	movs	r3, #90	@ 0x5a
 8004270:	73fb      	strb	r3, [r7, #15]
						break;
 8004272:	e007      	b.n	8004284 <StartLogicTask+0x188>

					case ZONE_LEFT:
//						if (dL/dC < 1 + NEAR_THRESHOLD && dL/dC > 1 - NEAR_THRESHOLD ) target_angle = 70;
						target_angle = 45;
 8004274:	232d      	movs	r3, #45	@ 0x2d
 8004276:	73fb      	strb	r3, [r7, #15]
						break;
 8004278:	e004      	b.n	8004284 <StartLogicTask+0x188>

					case ZONE_RIGHT:
//						if (dR/dC < 1 + NEAR_THRESHOLD && dR/dC > 1 - NEAR_THRESHOLD) target_angle = 110;
						target_angle = 135;
 800427a:	2387      	movs	r3, #135	@ 0x87
 800427c:	73fb      	strb	r3, [r7, #15]
						break;
 800427e:	e001      	b.n	8004284 <StartLogicTask+0x188>

					default:
						target_angle = 90;
 8004280:	235a      	movs	r3, #90	@ 0x5a
 8004282:	73fb      	strb	r3, [r7, #15]
				 }
				// Alert
				if (display_buffer[0] != ICON_ALL[0]) {
 8004284:	4b46      	ldr	r3, [pc, #280]	@ (80043a0 <StartLogicTask+0x2a4>)
 8004286:	781b      	ldrb	r3, [r3, #0]
 8004288:	22ff      	movs	r2, #255	@ 0xff
 800428a:	4293      	cmp	r3, r2
 800428c:	d01a      	beq.n	80042c4 <StartLogicTask+0x1c8>
					memcpy(display_buffer, ICON_ALL, 8);
 800428e:	4b44      	ldr	r3, [pc, #272]	@ (80043a0 <StartLogicTask+0x2a4>)
 8004290:	4a44      	ldr	r2, [pc, #272]	@ (80043a4 <StartLogicTask+0x2a8>)
 8004292:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004296:	e883 0003 	stmia.w	r3, {r0, r1}
					for(int i=0; i<8; i++) MAX7219_Write(i+1, display_buffer[i]);
 800429a:	2300      	movs	r3, #0
 800429c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800429e:	e00e      	b.n	80042be <StartLogicTask+0x1c2>
 80042a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	3301      	adds	r3, #1
 80042a6:	b2da      	uxtb	r2, r3
 80042a8:	493d      	ldr	r1, [pc, #244]	@ (80043a0 <StartLogicTask+0x2a4>)
 80042aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042ac:	440b      	add	r3, r1
 80042ae:	781b      	ldrb	r3, [r3, #0]
 80042b0:	4619      	mov	r1, r3
 80042b2:	4610      	mov	r0, r2
 80042b4:	f7ff f948 	bl	8003548 <MAX7219_Write>
 80042b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042ba:	3301      	adds	r3, #1
 80042bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042c0:	2b07      	cmp	r3, #7
 80042c2:	dded      	ble.n	80042a0 <StartLogicTask+0x1a4>
				}

				// Buzzer
				beep_toggle = !beep_toggle;
 80042c4:	4b38      	ldr	r3, [pc, #224]	@ (80043a8 <StartLogicTask+0x2ac>)
 80042c6:	781b      	ldrb	r3, [r3, #0]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	bf0c      	ite	eq
 80042cc:	2301      	moveq	r3, #1
 80042ce:	2300      	movne	r3, #0
 80042d0:	b2db      	uxtb	r3, r3
 80042d2:	461a      	mov	r2, r3
 80042d4:	4b34      	ldr	r3, [pc, #208]	@ (80043a8 <StartLogicTask+0x2ac>)
 80042d6:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, beep_toggle ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80042d8:	4b33      	ldr	r3, [pc, #204]	@ (80043a8 <StartLogicTask+0x2ac>)
 80042da:	781b      	ldrb	r3, [r3, #0]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	bf14      	ite	ne
 80042e0:	2301      	movne	r3, #1
 80042e2:	2300      	moveq	r3, #0
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	461a      	mov	r2, r3
 80042e8:	2180      	movs	r1, #128	@ 0x80
 80042ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80042ee:	f001 fe73 	bl	8005fd8 <HAL_GPIO_WritePin>
				// BLE Notify
				BLE_Send_Alert_Status(1);
 80042f2:	2001      	movs	r0, #1
 80042f4:	f7fe fcb2 	bl	8002c5c <BLE_Send_Alert_Status>
				last_alert_status = 1;
 80042f8:	4b2c      	ldr	r3, [pc, #176]	@ (80043ac <StartLogicTask+0x2b0>)
 80042fa:	2201      	movs	r2, #1
 80042fc:	701a      	strb	r2, [r3, #0]
 80042fe:	e071      	b.n	80043e4 <StartLogicTask+0x2e8>
			}
			else
			{
				if (last_state != 2) {
 8004300:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8004304:	2b02      	cmp	r3, #2
 8004306:	d06d      	beq.n	80043e4 <StartLogicTask+0x2e8>
					memcpy(display_buffer, ICON_NONE, 8);
 8004308:	4b25      	ldr	r3, [pc, #148]	@ (80043a0 <StartLogicTask+0x2a4>)
 800430a:	4a29      	ldr	r2, [pc, #164]	@ (80043b0 <StartLogicTask+0x2b4>)
 800430c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004310:	e883 0003 	stmia.w	r3, {r0, r1}
					for(int i=0; i<8; i++) MAX7219_Write(i+1, display_buffer[i]);
 8004314:	2300      	movs	r3, #0
 8004316:	627b      	str	r3, [r7, #36]	@ 0x24
 8004318:	e00e      	b.n	8004338 <StartLogicTask+0x23c>
 800431a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800431c:	b2db      	uxtb	r3, r3
 800431e:	3301      	adds	r3, #1
 8004320:	b2da      	uxtb	r2, r3
 8004322:	491f      	ldr	r1, [pc, #124]	@ (80043a0 <StartLogicTask+0x2a4>)
 8004324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004326:	440b      	add	r3, r1
 8004328:	781b      	ldrb	r3, [r3, #0]
 800432a:	4619      	mov	r1, r3
 800432c:	4610      	mov	r0, r2
 800432e:	f7ff f90b 	bl	8003548 <MAX7219_Write>
 8004332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004334:	3301      	adds	r3, #1
 8004336:	627b      	str	r3, [r7, #36]	@ 0x24
 8004338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800433a:	2b07      	cmp	r3, #7
 800433c:	dded      	ble.n	800431a <StartLogicTask+0x21e>
					HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 800433e:	2200      	movs	r2, #0
 8004340:	2180      	movs	r1, #128	@ 0x80
 8004342:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004346:	f001 fe47 	bl	8005fd8 <HAL_GPIO_WritePin>
					BLE_Send_Alert_Status(0);
 800434a:	2000      	movs	r0, #0
 800434c:	f7fe fc86 	bl	8002c5c <BLE_Send_Alert_Status>
					last_alert_status = 0;
 8004350:	4b16      	ldr	r3, [pc, #88]	@ (80043ac <StartLogicTask+0x2b0>)
 8004352:	2200      	movs	r2, #0
 8004354:	701a      	strb	r2, [r3, #0]
					// 
					target_angle = 90;
 8004356:	235a      	movs	r3, #90	@ 0x5a
 8004358:	73fb      	strb	r3, [r7, #15]
 800435a:	e043      	b.n	80043e4 <StartLogicTask+0x2e8>
			}
		}
		else
		{
			// Inactive
			current_state = 0; // Reset state
 800435c:	2300      	movs	r3, #0
 800435e:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
			if (last_state != 0) {
 8004362:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8004366:	2b00      	cmp	r3, #0
 8004368:	d03c      	beq.n	80043e4 <StartLogicTask+0x2e8>
				 memcpy(display_buffer, ICON_NONE, 8);
 800436a:	4b0d      	ldr	r3, [pc, #52]	@ (80043a0 <StartLogicTask+0x2a4>)
 800436c:	4a10      	ldr	r2, [pc, #64]	@ (80043b0 <StartLogicTask+0x2b4>)
 800436e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004372:	e883 0003 	stmia.w	r3, {r0, r1}
				 for(int i=0; i<8; i++) MAX7219_Write(i+1, display_buffer[i]);
 8004376:	2300      	movs	r3, #0
 8004378:	623b      	str	r3, [r7, #32]
 800437a:	e02a      	b.n	80043d2 <StartLogicTask+0x2d6>
 800437c:	42480000 	.word	0x42480000
 8004380:	42820000 	.word	0x42820000
 8004384:	20003518 	.word	0x20003518
 8004388:	4479c000 	.word	0x4479c000
 800438c:	2000351c 	.word	0x2000351c
 8004390:	20003534 	.word	0x20003534
 8004394:	2000354c 	.word	0x2000354c
 8004398:	20003564 	.word	0x20003564
 800439c:	42480000 	.word	0x42480000
 80043a0:	20003568 	.word	0x20003568
 80043a4:	080130dc 	.word	0x080130dc
 80043a8:	20003570 	.word	0x20003570
 80043ac:	20003565 	.word	0x20003565
 80043b0:	080130e4 	.word	0x080130e4
 80043b4:	6a3b      	ldr	r3, [r7, #32]
 80043b6:	b2db      	uxtb	r3, r3
 80043b8:	3301      	adds	r3, #1
 80043ba:	b2da      	uxtb	r2, r3
 80043bc:	4932      	ldr	r1, [pc, #200]	@ (8004488 <StartLogicTask+0x38c>)
 80043be:	6a3b      	ldr	r3, [r7, #32]
 80043c0:	440b      	add	r3, r1
 80043c2:	781b      	ldrb	r3, [r3, #0]
 80043c4:	4619      	mov	r1, r3
 80043c6:	4610      	mov	r0, r2
 80043c8:	f7ff f8be 	bl	8003548 <MAX7219_Write>
 80043cc:	6a3b      	ldr	r3, [r7, #32]
 80043ce:	3301      	adds	r3, #1
 80043d0:	623b      	str	r3, [r7, #32]
 80043d2:	6a3b      	ldr	r3, [r7, #32]
 80043d4:	2b07      	cmp	r3, #7
 80043d6:	dded      	ble.n	80043b4 <StartLogicTask+0x2b8>
				 HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 80043d8:	2200      	movs	r2, #0
 80043da:	2180      	movs	r1, #128	@ 0x80
 80043dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80043e0:	f001 fdfa 	bl	8005fd8 <HAL_GPIO_WritePin>
			}
		}
		last_state = current_state;
 80043e4:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80043e8:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
		if (target_angle != last_target_angle) {
 80043ec:	7bfb      	ldrb	r3, [r7, #15]
 80043ee:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d00a      	beq.n	800440c <StartLogicTask+0x310>
			osMessageQueuePut(MotorQueueHandle, &target_angle, 0, 0);
 80043f6:	4b25      	ldr	r3, [pc, #148]	@ (800448c <StartLogicTask+0x390>)
 80043f8:	6818      	ldr	r0, [r3, #0]
 80043fa:	f107 010f 	add.w	r1, r7, #15
 80043fe:	2300      	movs	r3, #0
 8004400:	2200      	movs	r2, #0
 8004402:	f008 fd0d 	bl	800ce20 <osMessageQueuePut>
			last_target_angle = target_angle;
 8004406:	7bfb      	ldrb	r3, [r7, #15]
 8004408:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		}
		loop_counter++;
 800440c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8004410:	3301      	adds	r3, #1
 8004412:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
		if (loop_counter >= 5)
 8004416:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800441a:	2b04      	cmp	r3, #4
 800441c:	f67f ae85 	bls.w	800412a <StartLogicTask+0x2e>
		{
			loop_counter = 0;
 8004420:	2300      	movs	r3, #0
 8004422:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
			// ---  Printf () ---
			printf("[L:%3.0f C:%3.0f R:%3.0f] \r\n", dL, dC, dR);
 8004426:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004428:	f7fc f88e 	bl	8000548 <__aeabi_f2d>
 800442c:	4680      	mov	r8, r0
 800442e:	4689      	mov	r9, r1
 8004430:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004432:	f7fc f889 	bl	8000548 <__aeabi_f2d>
 8004436:	4604      	mov	r4, r0
 8004438:	460d      	mov	r5, r1
 800443a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800443c:	f7fc f884 	bl	8000548 <__aeabi_f2d>
 8004440:	4602      	mov	r2, r0
 8004442:	460b      	mov	r3, r1
 8004444:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004448:	e9cd 4500 	strd	r4, r5, [sp]
 800444c:	4642      	mov	r2, r8
 800444e:	464b      	mov	r3, r9
 8004450:	480f      	ldr	r0, [pc, #60]	@ (8004490 <StartLogicTask+0x394>)
 8004452:	f00c fc0d 	bl	8010c70 <iprintf>
			printf("Target: %d | Dist: %3.0f | %s\r\n",
 8004456:	7bfb      	ldrb	r3, [r7, #15]
 8004458:	461c      	mov	r4, r3
 800445a:	6938      	ldr	r0, [r7, #16]
 800445c:	f7fc f874 	bl	8000548 <__aeabi_f2d>
 8004460:	4602      	mov	r2, r0
 8004462:	460b      	mov	r3, r1
				   target_angle, min_dist, sentry_mode_enabled ? "Active" : "Inactive");
 8004464:	490b      	ldr	r1, [pc, #44]	@ (8004494 <StartLogicTask+0x398>)
 8004466:	7809      	ldrb	r1, [r1, #0]
 8004468:	b2c9      	uxtb	r1, r1
			printf("Target: %d | Dist: %3.0f | %s\r\n",
 800446a:	2900      	cmp	r1, #0
 800446c:	d001      	beq.n	8004472 <StartLogicTask+0x376>
 800446e:	490a      	ldr	r1, [pc, #40]	@ (8004498 <StartLogicTask+0x39c>)
 8004470:	e000      	b.n	8004474 <StartLogicTask+0x378>
 8004472:	490a      	ldr	r1, [pc, #40]	@ (800449c <StartLogicTask+0x3a0>)
 8004474:	9100      	str	r1, [sp, #0]
 8004476:	4621      	mov	r1, r4
 8004478:	4809      	ldr	r0, [pc, #36]	@ (80044a0 <StartLogicTask+0x3a4>)
 800447a:	f00c fbf9 	bl	8010c70 <iprintf>
			printf("================== \r\n");
 800447e:	4809      	ldr	r0, [pc, #36]	@ (80044a4 <StartLogicTask+0x3a8>)
 8004480:	f00c fc5e 	bl	8010d40 <puts>
  {
 8004484:	e651      	b.n	800412a <StartLogicTask+0x2e>
 8004486:	bf00      	nop
 8004488:	20003568 	.word	0x20003568
 800448c:	20003514 	.word	0x20003514
 8004490:	08012f88 	.word	0x08012f88
 8004494:	20003564 	.word	0x20003564
 8004498:	08012fa8 	.word	0x08012fa8
 800449c:	08012fb0 	.word	0x08012fb0
 80044a0:	08012fbc 	.word	0x08012fbc
 80044a4:	08012fdc 	.word	0x08012fdc

080044a8 <StartMotorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMotorTask */
void StartMotorTask(void *argument)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b084      	sub	sp, #16
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMotorTask */

  uint8_t target = 90;
 80044b0:	235a      	movs	r3, #90	@ 0x5a
 80044b2:	72fb      	strb	r3, [r7, #11]
  Servo_SetAngle(90);
 80044b4:	205a      	movs	r0, #90	@ 0x5a
 80044b6:	f7ff f823 	bl	8003500 <Servo_SetAngle>
  osDelay(20);
 80044ba:	2014      	movs	r0, #20
 80044bc:	f008 fb02 	bl	800cac4 <osDelay>
  /* Infinite loop */
  for(;;)
  {
    osStatus_t status = osMessageQueueGet(MotorQueueHandle, &target, NULL, osWaitForever);
 80044c0:	4b08      	ldr	r3, [pc, #32]	@ (80044e4 <StartMotorTask+0x3c>)
 80044c2:	6818      	ldr	r0, [r3, #0]
 80044c4:	f107 010b 	add.w	r1, r7, #11
 80044c8:	f04f 33ff 	mov.w	r3, #4294967295
 80044cc:	2200      	movs	r2, #0
 80044ce:	f008 fd07 	bl	800cee0 <osMessageQueueGet>
 80044d2:	60f8      	str	r0, [r7, #12]
    if (status == osOK) {
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d1f2      	bne.n	80044c0 <StartMotorTask+0x18>
		  Servo_SetAngle(target);
 80044da:	7afb      	ldrb	r3, [r7, #11]
 80044dc:	4618      	mov	r0, r3
 80044de:	f7ff f80f 	bl	8003500 <Servo_SetAngle>
  {
 80044e2:	e7ed      	b.n	80044c0 <StartMotorTask+0x18>
 80044e4:	20003514 	.word	0x20003514

080044e8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b082      	sub	sp, #8
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a04      	ldr	r2, [pc, #16]	@ (8004508 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d101      	bne.n	80044fe <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80044fa:	f000 ffa5 	bl	8005448 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80044fe:	bf00      	nop
 8004500:	3708      	adds	r7, #8
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}
 8004506:	bf00      	nop
 8004508:	40001000 	.word	0x40001000

0800450c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800450c:	b480      	push	{r7}
 800450e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004510:	b672      	cpsid	i
}
 8004512:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004514:	bf00      	nop
 8004516:	e7fd      	b.n	8004514 <Error_Handler+0x8>

08004518 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b082      	sub	sp, #8
 800451c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800451e:	4b11      	ldr	r3, [pc, #68]	@ (8004564 <HAL_MspInit+0x4c>)
 8004520:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004522:	4a10      	ldr	r2, [pc, #64]	@ (8004564 <HAL_MspInit+0x4c>)
 8004524:	f043 0301 	orr.w	r3, r3, #1
 8004528:	6613      	str	r3, [r2, #96]	@ 0x60
 800452a:	4b0e      	ldr	r3, [pc, #56]	@ (8004564 <HAL_MspInit+0x4c>)
 800452c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800452e:	f003 0301 	and.w	r3, r3, #1
 8004532:	607b      	str	r3, [r7, #4]
 8004534:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004536:	4b0b      	ldr	r3, [pc, #44]	@ (8004564 <HAL_MspInit+0x4c>)
 8004538:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800453a:	4a0a      	ldr	r2, [pc, #40]	@ (8004564 <HAL_MspInit+0x4c>)
 800453c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004540:	6593      	str	r3, [r2, #88]	@ 0x58
 8004542:	4b08      	ldr	r3, [pc, #32]	@ (8004564 <HAL_MspInit+0x4c>)
 8004544:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004546:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800454a:	603b      	str	r3, [r7, #0]
 800454c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800454e:	2200      	movs	r2, #0
 8004550:	210f      	movs	r1, #15
 8004552:	f06f 0001 	mvn.w	r0, #1
 8004556:	f001 f873 	bl	8005640 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800455a:	bf00      	nop
 800455c:	3708      	adds	r7, #8
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
 8004562:	bf00      	nop
 8004564:	40021000 	.word	0x40021000

08004568 <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b0ac      	sub	sp, #176	@ 0xb0
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004570:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004574:	2200      	movs	r2, #0
 8004576:	601a      	str	r2, [r3, #0]
 8004578:	605a      	str	r2, [r3, #4]
 800457a:	609a      	str	r2, [r3, #8]
 800457c:	60da      	str	r2, [r3, #12]
 800457e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004580:	f107 0314 	add.w	r3, r7, #20
 8004584:	2288      	movs	r2, #136	@ 0x88
 8004586:	2100      	movs	r1, #0
 8004588:	4618      	mov	r0, r3
 800458a:	f00c fcb9 	bl	8010f00 <memset>
  if(DFSDM1_Init == 0)
 800458e:	4b25      	ldr	r3, [pc, #148]	@ (8004624 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d142      	bne.n	800461c <HAL_DFSDM_ChannelMspInit+0xb4>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8004596:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800459a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 800459c:	2300      	movs	r3, #0
 800459e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80045a2:	f107 0314 	add.w	r3, r7, #20
 80045a6:	4618      	mov	r0, r3
 80045a8:	f002 ff38 	bl	800741c <HAL_RCCEx_PeriphCLKConfig>
 80045ac:	4603      	mov	r3, r0
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d001      	beq.n	80045b6 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 80045b2:	f7ff ffab 	bl	800450c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 80045b6:	4b1c      	ldr	r3, [pc, #112]	@ (8004628 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80045b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045ba:	4a1b      	ldr	r2, [pc, #108]	@ (8004628 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80045bc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80045c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80045c2:	4b19      	ldr	r3, [pc, #100]	@ (8004628 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80045c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045c6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80045ca:	613b      	str	r3, [r7, #16]
 80045cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80045ce:	4b16      	ldr	r3, [pc, #88]	@ (8004628 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80045d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045d2:	4a15      	ldr	r2, [pc, #84]	@ (8004628 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80045d4:	f043 0310 	orr.w	r3, r3, #16
 80045d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80045da:	4b13      	ldr	r3, [pc, #76]	@ (8004628 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80045dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045de:	f003 0310 	and.w	r3, r3, #16
 80045e2:	60fb      	str	r3, [r7, #12]
 80045e4:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 80045e6:	f44f 7320 	mov.w	r3, #640	@ 0x280
 80045ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045ee:	2302      	movs	r3, #2
 80045f0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045f4:	2300      	movs	r3, #0
 80045f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045fa:	2300      	movs	r3, #0
 80045fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8004600:	2306      	movs	r3, #6
 8004602:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004606:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800460a:	4619      	mov	r1, r3
 800460c:	4807      	ldr	r0, [pc, #28]	@ (800462c <HAL_DFSDM_ChannelMspInit+0xc4>)
 800460e:	f001 fa2d 	bl	8005a6c <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 8004612:	4b04      	ldr	r3, [pc, #16]	@ (8004624 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	3301      	adds	r3, #1
 8004618:	4a02      	ldr	r2, [pc, #8]	@ (8004624 <HAL_DFSDM_ChannelMspInit+0xbc>)
 800461a:	6013      	str	r3, [r2, #0]
  }

}
 800461c:	bf00      	nop
 800461e:	37b0      	adds	r7, #176	@ 0xb0
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}
 8004624:	20003574 	.word	0x20003574
 8004628:	40021000 	.word	0x40021000
 800462c:	48001000 	.word	0x48001000

08004630 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b0ac      	sub	sp, #176	@ 0xb0
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004638:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800463c:	2200      	movs	r2, #0
 800463e:	601a      	str	r2, [r3, #0]
 8004640:	605a      	str	r2, [r3, #4]
 8004642:	609a      	str	r2, [r3, #8]
 8004644:	60da      	str	r2, [r3, #12]
 8004646:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004648:	f107 0314 	add.w	r3, r7, #20
 800464c:	2288      	movs	r2, #136	@ 0x88
 800464e:	2100      	movs	r1, #0
 8004650:	4618      	mov	r0, r3
 8004652:	f00c fc55 	bl	8010f00 <memset>
  if(hi2c->Instance==I2C2)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a21      	ldr	r2, [pc, #132]	@ (80046e0 <HAL_I2C_MspInit+0xb0>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d13b      	bne.n	80046d8 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8004660:	2380      	movs	r3, #128	@ 0x80
 8004662:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8004664:	2300      	movs	r3, #0
 8004666:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004668:	f107 0314 	add.w	r3, r7, #20
 800466c:	4618      	mov	r0, r3
 800466e:	f002 fed5 	bl	800741c <HAL_RCCEx_PeriphCLKConfig>
 8004672:	4603      	mov	r3, r0
 8004674:	2b00      	cmp	r3, #0
 8004676:	d001      	beq.n	800467c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8004678:	f7ff ff48 	bl	800450c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800467c:	4b19      	ldr	r3, [pc, #100]	@ (80046e4 <HAL_I2C_MspInit+0xb4>)
 800467e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004680:	4a18      	ldr	r2, [pc, #96]	@ (80046e4 <HAL_I2C_MspInit+0xb4>)
 8004682:	f043 0302 	orr.w	r3, r3, #2
 8004686:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004688:	4b16      	ldr	r3, [pc, #88]	@ (80046e4 <HAL_I2C_MspInit+0xb4>)
 800468a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800468c:	f003 0302 	and.w	r3, r3, #2
 8004690:	613b      	str	r3, [r7, #16]
 8004692:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8004694:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004698:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800469c:	2312      	movs	r3, #18
 800469e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80046a2:	2301      	movs	r3, #1
 80046a4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046a8:	2303      	movs	r3, #3
 80046aa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80046ae:	2304      	movs	r3, #4
 80046b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046b4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80046b8:	4619      	mov	r1, r3
 80046ba:	480b      	ldr	r0, [pc, #44]	@ (80046e8 <HAL_I2C_MspInit+0xb8>)
 80046bc:	f001 f9d6 	bl	8005a6c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80046c0:	4b08      	ldr	r3, [pc, #32]	@ (80046e4 <HAL_I2C_MspInit+0xb4>)
 80046c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046c4:	4a07      	ldr	r2, [pc, #28]	@ (80046e4 <HAL_I2C_MspInit+0xb4>)
 80046c6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80046ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80046cc:	4b05      	ldr	r3, [pc, #20]	@ (80046e4 <HAL_I2C_MspInit+0xb4>)
 80046ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046d4:	60fb      	str	r3, [r7, #12]
 80046d6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80046d8:	bf00      	nop
 80046da:	37b0      	adds	r7, #176	@ 0xb0
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}
 80046e0:	40005800 	.word	0x40005800
 80046e4:	40021000 	.word	0x40021000
 80046e8:	48000400 	.word	0x48000400

080046ec <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b08a      	sub	sp, #40	@ 0x28
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046f4:	f107 0314 	add.w	r3, r7, #20
 80046f8:	2200      	movs	r2, #0
 80046fa:	601a      	str	r2, [r3, #0]
 80046fc:	605a      	str	r2, [r3, #4]
 80046fe:	609a      	str	r2, [r3, #8]
 8004700:	60da      	str	r2, [r3, #12]
 8004702:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a17      	ldr	r2, [pc, #92]	@ (8004768 <HAL_QSPI_MspInit+0x7c>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d128      	bne.n	8004760 <HAL_QSPI_MspInit+0x74>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800470e:	4b17      	ldr	r3, [pc, #92]	@ (800476c <HAL_QSPI_MspInit+0x80>)
 8004710:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004712:	4a16      	ldr	r2, [pc, #88]	@ (800476c <HAL_QSPI_MspInit+0x80>)
 8004714:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004718:	6513      	str	r3, [r2, #80]	@ 0x50
 800471a:	4b14      	ldr	r3, [pc, #80]	@ (800476c <HAL_QSPI_MspInit+0x80>)
 800471c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800471e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004722:	613b      	str	r3, [r7, #16]
 8004724:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004726:	4b11      	ldr	r3, [pc, #68]	@ (800476c <HAL_QSPI_MspInit+0x80>)
 8004728:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800472a:	4a10      	ldr	r2, [pc, #64]	@ (800476c <HAL_QSPI_MspInit+0x80>)
 800472c:	f043 0310 	orr.w	r3, r3, #16
 8004730:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004732:	4b0e      	ldr	r3, [pc, #56]	@ (800476c <HAL_QSPI_MspInit+0x80>)
 8004734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004736:	f003 0310 	and.w	r3, r3, #16
 800473a:	60fb      	str	r3, [r7, #12]
 800473c:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 800473e:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8004742:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004744:	2302      	movs	r3, #2
 8004746:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004748:	2300      	movs	r3, #0
 800474a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800474c:	2303      	movs	r3, #3
 800474e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8004750:	230a      	movs	r3, #10
 8004752:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004754:	f107 0314 	add.w	r3, r7, #20
 8004758:	4619      	mov	r1, r3
 800475a:	4805      	ldr	r0, [pc, #20]	@ (8004770 <HAL_QSPI_MspInit+0x84>)
 800475c:	f001 f986 	bl	8005a6c <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8004760:	bf00      	nop
 8004762:	3728      	adds	r7, #40	@ 0x28
 8004764:	46bd      	mov	sp, r7
 8004766:	bd80      	pop	{r7, pc}
 8004768:	a0001000 	.word	0xa0001000
 800476c:	40021000 	.word	0x40021000
 8004770:	48001000 	.word	0x48001000

08004774 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b084      	sub	sp, #16
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004784:	d114      	bne.n	80047b0 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004786:	4b15      	ldr	r3, [pc, #84]	@ (80047dc <HAL_TIM_Base_MspInit+0x68>)
 8004788:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800478a:	4a14      	ldr	r2, [pc, #80]	@ (80047dc <HAL_TIM_Base_MspInit+0x68>)
 800478c:	f043 0301 	orr.w	r3, r3, #1
 8004790:	6593      	str	r3, [r2, #88]	@ 0x58
 8004792:	4b12      	ldr	r3, [pc, #72]	@ (80047dc <HAL_TIM_Base_MspInit+0x68>)
 8004794:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004796:	f003 0301 	and.w	r3, r3, #1
 800479a:	60fb      	str	r3, [r7, #12]
 800479c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800479e:	2200      	movs	r2, #0
 80047a0:	2105      	movs	r1, #5
 80047a2:	201c      	movs	r0, #28
 80047a4:	f000 ff4c 	bl	8005640 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80047a8:	201c      	movs	r0, #28
 80047aa:	f000 ff65 	bl	8005678 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 80047ae:	e010      	b.n	80047d2 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM5)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a0a      	ldr	r2, [pc, #40]	@ (80047e0 <HAL_TIM_Base_MspInit+0x6c>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d10b      	bne.n	80047d2 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80047ba:	4b08      	ldr	r3, [pc, #32]	@ (80047dc <HAL_TIM_Base_MspInit+0x68>)
 80047bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047be:	4a07      	ldr	r2, [pc, #28]	@ (80047dc <HAL_TIM_Base_MspInit+0x68>)
 80047c0:	f043 0308 	orr.w	r3, r3, #8
 80047c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80047c6:	4b05      	ldr	r3, [pc, #20]	@ (80047dc <HAL_TIM_Base_MspInit+0x68>)
 80047c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047ca:	f003 0308 	and.w	r3, r3, #8
 80047ce:	60bb      	str	r3, [r7, #8]
 80047d0:	68bb      	ldr	r3, [r7, #8]
}
 80047d2:	bf00      	nop
 80047d4:	3710      	adds	r7, #16
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}
 80047da:	bf00      	nop
 80047dc:	40021000 	.word	0x40021000
 80047e0:	40000c00 	.word	0x40000c00

080047e4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b088      	sub	sp, #32
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047ec:	f107 030c 	add.w	r3, r7, #12
 80047f0:	2200      	movs	r2, #0
 80047f2:	601a      	str	r2, [r3, #0]
 80047f4:	605a      	str	r2, [r3, #4]
 80047f6:	609a      	str	r2, [r3, #8]
 80047f8:	60da      	str	r2, [r3, #12]
 80047fa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a11      	ldr	r2, [pc, #68]	@ (8004848 <HAL_TIM_MspPostInit+0x64>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d11c      	bne.n	8004840 <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM5_MspPostInit 0 */

    /* USER CODE END TIM5_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004806:	4b11      	ldr	r3, [pc, #68]	@ (800484c <HAL_TIM_MspPostInit+0x68>)
 8004808:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800480a:	4a10      	ldr	r2, [pc, #64]	@ (800484c <HAL_TIM_MspPostInit+0x68>)
 800480c:	f043 0301 	orr.w	r3, r3, #1
 8004810:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004812:	4b0e      	ldr	r3, [pc, #56]	@ (800484c <HAL_TIM_MspPostInit+0x68>)
 8004814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004816:	f003 0301 	and.w	r3, r3, #1
 800481a:	60bb      	str	r3, [r7, #8]
 800481c:	68bb      	ldr	r3, [r7, #8]
    /**TIM5 GPIO Configuration
    PA0     ------> TIM5_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800481e:	2301      	movs	r3, #1
 8004820:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004822:	2302      	movs	r3, #2
 8004824:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004826:	2300      	movs	r3, #0
 8004828:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800482a:	2300      	movs	r3, #0
 800482c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800482e:	2302      	movs	r3, #2
 8004830:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004832:	f107 030c 	add.w	r3, r7, #12
 8004836:	4619      	mov	r1, r3
 8004838:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800483c:	f001 f916 	bl	8005a6c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspPostInit 1 */

    /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8004840:	bf00      	nop
 8004842:	3720      	adds	r7, #32
 8004844:	46bd      	mov	sp, r7
 8004846:	bd80      	pop	{r7, pc}
 8004848:	40000c00 	.word	0x40000c00
 800484c:	40021000 	.word	0x40021000

08004850 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b0ac      	sub	sp, #176	@ 0xb0
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004858:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800485c:	2200      	movs	r2, #0
 800485e:	601a      	str	r2, [r3, #0]
 8004860:	605a      	str	r2, [r3, #4]
 8004862:	609a      	str	r2, [r3, #8]
 8004864:	60da      	str	r2, [r3, #12]
 8004866:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004868:	f107 0314 	add.w	r3, r7, #20
 800486c:	2288      	movs	r2, #136	@ 0x88
 800486e:	2100      	movs	r1, #0
 8004870:	4618      	mov	r0, r3
 8004872:	f00c fb45 	bl	8010f00 <memset>
  if(huart->Instance==USART3)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a21      	ldr	r2, [pc, #132]	@ (8004900 <HAL_UART_MspInit+0xb0>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d13b      	bne.n	80048f8 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004880:	2304      	movs	r3, #4
 8004882:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8004884:	2300      	movs	r3, #0
 8004886:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004888:	f107 0314 	add.w	r3, r7, #20
 800488c:	4618      	mov	r0, r3
 800488e:	f002 fdc5 	bl	800741c <HAL_RCCEx_PeriphCLKConfig>
 8004892:	4603      	mov	r3, r0
 8004894:	2b00      	cmp	r3, #0
 8004896:	d001      	beq.n	800489c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004898:	f7ff fe38 	bl	800450c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800489c:	4b19      	ldr	r3, [pc, #100]	@ (8004904 <HAL_UART_MspInit+0xb4>)
 800489e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048a0:	4a18      	ldr	r2, [pc, #96]	@ (8004904 <HAL_UART_MspInit+0xb4>)
 80048a2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80048a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80048a8:	4b16      	ldr	r3, [pc, #88]	@ (8004904 <HAL_UART_MspInit+0xb4>)
 80048aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80048b0:	613b      	str	r3, [r7, #16]
 80048b2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80048b4:	4b13      	ldr	r3, [pc, #76]	@ (8004904 <HAL_UART_MspInit+0xb4>)
 80048b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048b8:	4a12      	ldr	r2, [pc, #72]	@ (8004904 <HAL_UART_MspInit+0xb4>)
 80048ba:	f043 0308 	orr.w	r3, r3, #8
 80048be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80048c0:	4b10      	ldr	r3, [pc, #64]	@ (8004904 <HAL_UART_MspInit+0xb4>)
 80048c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048c4:	f003 0308 	and.w	r3, r3, #8
 80048c8:	60fb      	str	r3, [r7, #12]
 80048ca:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 80048cc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80048d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048d4:	2302      	movs	r3, #2
 80048d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048da:	2300      	movs	r3, #0
 80048dc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048e0:	2303      	movs	r3, #3
 80048e2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80048e6:	2307      	movs	r3, #7
 80048e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80048ec:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80048f0:	4619      	mov	r1, r3
 80048f2:	4805      	ldr	r0, [pc, #20]	@ (8004908 <HAL_UART_MspInit+0xb8>)
 80048f4:	f001 f8ba 	bl	8005a6c <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 80048f8:	bf00      	nop
 80048fa:	37b0      	adds	r7, #176	@ 0xb0
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bd80      	pop	{r7, pc}
 8004900:	40004800 	.word	0x40004800
 8004904:	40021000 	.word	0x40021000
 8004908:	48000c00 	.word	0x48000c00

0800490c <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b0ac      	sub	sp, #176	@ 0xb0
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004914:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004918:	2200      	movs	r2, #0
 800491a:	601a      	str	r2, [r3, #0]
 800491c:	605a      	str	r2, [r3, #4]
 800491e:	609a      	str	r2, [r3, #8]
 8004920:	60da      	str	r2, [r3, #12]
 8004922:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004924:	f107 0314 	add.w	r3, r7, #20
 8004928:	2288      	movs	r2, #136	@ 0x88
 800492a:	2100      	movs	r1, #0
 800492c:	4618      	mov	r0, r3
 800492e:	f00c fae7 	bl	8010f00 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800493a:	d17c      	bne.n	8004a36 <HAL_PCD_MspInit+0x12a>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800493c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004940:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8004942:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8004946:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800494a:	2301      	movs	r3, #1
 800494c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800494e:	2301      	movs	r3, #1
 8004950:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8004952:	2318      	movs	r3, #24
 8004954:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8004956:	2307      	movs	r3, #7
 8004958:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800495a:	2302      	movs	r3, #2
 800495c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800495e:	2302      	movs	r3, #2
 8004960:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8004962:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004966:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004968:	f107 0314 	add.w	r3, r7, #20
 800496c:	4618      	mov	r0, r3
 800496e:	f002 fd55 	bl	800741c <HAL_RCCEx_PeriphCLKConfig>
 8004972:	4603      	mov	r3, r0
 8004974:	2b00      	cmp	r3, #0
 8004976:	d001      	beq.n	800497c <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8004978:	f7ff fdc8 	bl	800450c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800497c:	4b30      	ldr	r3, [pc, #192]	@ (8004a40 <HAL_PCD_MspInit+0x134>)
 800497e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004980:	4a2f      	ldr	r2, [pc, #188]	@ (8004a40 <HAL_PCD_MspInit+0x134>)
 8004982:	f043 0301 	orr.w	r3, r3, #1
 8004986:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004988:	4b2d      	ldr	r3, [pc, #180]	@ (8004a40 <HAL_PCD_MspInit+0x134>)
 800498a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800498c:	f003 0301 	and.w	r3, r3, #1
 8004990:	613b      	str	r3, [r7, #16]
 8004992:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8004994:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004998:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800499c:	2300      	movs	r3, #0
 800499e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049a2:	2300      	movs	r3, #0
 80049a4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80049a8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80049ac:	4619      	mov	r1, r3
 80049ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80049b2:	f001 f85b 	bl	8005a6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 80049b6:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80049ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049be:	2302      	movs	r3, #2
 80049c0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049c4:	2300      	movs	r3, #0
 80049c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049ca:	2303      	movs	r3, #3
 80049cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80049d0:	230a      	movs	r3, #10
 80049d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049d6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80049da:	4619      	mov	r1, r3
 80049dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80049e0:	f001 f844 	bl	8005a6c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80049e4:	4b16      	ldr	r3, [pc, #88]	@ (8004a40 <HAL_PCD_MspInit+0x134>)
 80049e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049e8:	4a15      	ldr	r2, [pc, #84]	@ (8004a40 <HAL_PCD_MspInit+0x134>)
 80049ea:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80049ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80049f0:	4b13      	ldr	r3, [pc, #76]	@ (8004a40 <HAL_PCD_MspInit+0x134>)
 80049f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80049f8:	60fb      	str	r3, [r7, #12]
 80049fa:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049fc:	4b10      	ldr	r3, [pc, #64]	@ (8004a40 <HAL_PCD_MspInit+0x134>)
 80049fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d114      	bne.n	8004a32 <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a08:	4b0d      	ldr	r3, [pc, #52]	@ (8004a40 <HAL_PCD_MspInit+0x134>)
 8004a0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a0c:	4a0c      	ldr	r2, [pc, #48]	@ (8004a40 <HAL_PCD_MspInit+0x134>)
 8004a0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a12:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a14:	4b0a      	ldr	r3, [pc, #40]	@ (8004a40 <HAL_PCD_MspInit+0x134>)
 8004a16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a1c:	60bb      	str	r3, [r7, #8]
 8004a1e:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8004a20:	f001 fdfe 	bl	8006620 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a24:	4b06      	ldr	r3, [pc, #24]	@ (8004a40 <HAL_PCD_MspInit+0x134>)
 8004a26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a28:	4a05      	ldr	r2, [pc, #20]	@ (8004a40 <HAL_PCD_MspInit+0x134>)
 8004a2a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a2e:	6593      	str	r3, [r2, #88]	@ 0x58

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8004a30:	e001      	b.n	8004a36 <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 8004a32:	f001 fdf5 	bl	8006620 <HAL_PWREx_EnableVddUSB>
}
 8004a36:	bf00      	nop
 8004a38:	37b0      	adds	r7, #176	@ 0xb0
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bd80      	pop	{r7, pc}
 8004a3e:	bf00      	nop
 8004a40:	40021000 	.word	0x40021000

08004a44 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b08e      	sub	sp, #56	@ 0x38
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004a52:	4b34      	ldr	r3, [pc, #208]	@ (8004b24 <HAL_InitTick+0xe0>)
 8004a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a56:	4a33      	ldr	r2, [pc, #204]	@ (8004b24 <HAL_InitTick+0xe0>)
 8004a58:	f043 0310 	orr.w	r3, r3, #16
 8004a5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a5e:	4b31      	ldr	r3, [pc, #196]	@ (8004b24 <HAL_InitTick+0xe0>)
 8004a60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a62:	f003 0310 	and.w	r3, r3, #16
 8004a66:	60fb      	str	r3, [r7, #12]
 8004a68:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004a6a:	f107 0210 	add.w	r2, r7, #16
 8004a6e:	f107 0314 	add.w	r3, r7, #20
 8004a72:	4611      	mov	r1, r2
 8004a74:	4618      	mov	r0, r3
 8004a76:	f002 fc3f 	bl	80072f8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8004a7a:	6a3b      	ldr	r3, [r7, #32]
 8004a7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8004a7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d103      	bne.n	8004a8c <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8004a84:	f002 fc0c 	bl	80072a0 <HAL_RCC_GetPCLK1Freq>
 8004a88:	6378      	str	r0, [r7, #52]	@ 0x34
 8004a8a:	e004      	b.n	8004a96 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8004a8c:	f002 fc08 	bl	80072a0 <HAL_RCC_GetPCLK1Freq>
 8004a90:	4603      	mov	r3, r0
 8004a92:	005b      	lsls	r3, r3, #1
 8004a94:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004a96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a98:	4a23      	ldr	r2, [pc, #140]	@ (8004b28 <HAL_InitTick+0xe4>)
 8004a9a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a9e:	0c9b      	lsrs	r3, r3, #18
 8004aa0:	3b01      	subs	r3, #1
 8004aa2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8004aa4:	4b21      	ldr	r3, [pc, #132]	@ (8004b2c <HAL_InitTick+0xe8>)
 8004aa6:	4a22      	ldr	r2, [pc, #136]	@ (8004b30 <HAL_InitTick+0xec>)
 8004aa8:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8004aaa:	4b20      	ldr	r3, [pc, #128]	@ (8004b2c <HAL_InitTick+0xe8>)
 8004aac:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004ab0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8004ab2:	4a1e      	ldr	r2, [pc, #120]	@ (8004b2c <HAL_InitTick+0xe8>)
 8004ab4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ab6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8004ab8:	4b1c      	ldr	r3, [pc, #112]	@ (8004b2c <HAL_InitTick+0xe8>)
 8004aba:	2200      	movs	r2, #0
 8004abc:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004abe:	4b1b      	ldr	r3, [pc, #108]	@ (8004b2c <HAL_InitTick+0xe8>)
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004ac4:	4b19      	ldr	r3, [pc, #100]	@ (8004b2c <HAL_InitTick+0xe8>)
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8004aca:	4818      	ldr	r0, [pc, #96]	@ (8004b2c <HAL_InitTick+0xe8>)
 8004acc:	f003 fed0 	bl	8008870 <HAL_TIM_Base_Init>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8004ad6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d11b      	bne.n	8004b16 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8004ade:	4813      	ldr	r0, [pc, #76]	@ (8004b2c <HAL_InitTick+0xe8>)
 8004ae0:	f003 ff86 	bl	80089f0 <HAL_TIM_Base_Start_IT>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8004aea:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d111      	bne.n	8004b16 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004af2:	2036      	movs	r0, #54	@ 0x36
 8004af4:	f000 fdc0 	bl	8005678 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2b0f      	cmp	r3, #15
 8004afc:	d808      	bhi.n	8004b10 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8004afe:	2200      	movs	r2, #0
 8004b00:	6879      	ldr	r1, [r7, #4]
 8004b02:	2036      	movs	r0, #54	@ 0x36
 8004b04:	f000 fd9c 	bl	8005640 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004b08:	4a0a      	ldr	r2, [pc, #40]	@ (8004b34 <HAL_InitTick+0xf0>)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6013      	str	r3, [r2, #0]
 8004b0e:	e002      	b.n	8004b16 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8004b10:	2301      	movs	r3, #1
 8004b12:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8004b16:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	3738      	adds	r7, #56	@ 0x38
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop
 8004b24:	40021000 	.word	0x40021000
 8004b28:	431bde83 	.word	0x431bde83
 8004b2c:	20003578 	.word	0x20003578
 8004b30:	40001000 	.word	0x40001000
 8004b34:	2000001c 	.word	0x2000001c

08004b38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004b3c:	bf00      	nop
 8004b3e:	e7fd      	b.n	8004b3c <NMI_Handler+0x4>

08004b40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004b40:	b480      	push	{r7}
 8004b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004b44:	bf00      	nop
 8004b46:	e7fd      	b.n	8004b44 <HardFault_Handler+0x4>

08004b48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004b4c:	bf00      	nop
 8004b4e:	e7fd      	b.n	8004b4c <MemManage_Handler+0x4>

08004b50 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004b50:	b480      	push	{r7}
 8004b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004b54:	bf00      	nop
 8004b56:	e7fd      	b.n	8004b54 <BusFault_Handler+0x4>

08004b58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004b5c:	bf00      	nop
 8004b5e:	e7fd      	b.n	8004b5c <UsageFault_Handler+0x4>

08004b60 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004b60:	b480      	push	{r7}
 8004b62:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004b64:	bf00      	nop
 8004b66:	46bd      	mov	sp, r7
 8004b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6c:	4770      	bx	lr

08004b6e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8004b6e:	b580      	push	{r7, lr}
 8004b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(L_ECHO_Pin);
 8004b72:	2001      	movs	r0, #1
 8004b74:	f001 fa62 	bl	800603c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8004b78:	bf00      	nop
 8004b7a:	bd80      	pop	{r7, pc}

08004b7c <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(R_ECHO_Pin);
 8004b80:	2004      	movs	r0, #4
 8004b82:	f001 fa5b 	bl	800603c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8004b86:	bf00      	nop
 8004b88:	bd80      	pop	{r7, pc}

08004b8a <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8004b8a:	b580      	push	{r7, lr}
 8004b8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(C_ECHO_Pin);
 8004b8e:	2010      	movs	r0, #16
 8004b90:	f001 fa54 	bl	800603c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004b94:	bf00      	nop
 8004b96:	bd80      	pop	{r7, pc}

08004b98 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8004b9c:	2020      	movs	r0, #32
 8004b9e:	f001 fa4d 	bl	800603c <HAL_GPIO_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_6);
 8004ba2:	4806      	ldr	r0, [pc, #24]	@ (8004bbc <EXTI9_5_IRQHandler+0x24>)
 8004ba4:	f000 ff32 	bl	8005a0c <HAL_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8004ba8:	2080      	movs	r0, #128	@ 0x80
 8004baa:	f001 fa47 	bl	800603c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8004bae:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8004bb2:	f001 fa43 	bl	800603c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004bb6:	bf00      	nop
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	bf00      	nop
 8004bbc:	20000284 	.word	0x20000284

08004bc0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004bc4:	4802      	ldr	r0, [pc, #8]	@ (8004bd0 <TIM2_IRQHandler+0x10>)
 8004bc6:	f004 f8eb 	bl	8008da0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004bca:	bf00      	nop
 8004bcc:	bd80      	pop	{r7, pc}
 8004bce:	bf00      	nop
 8004bd0:	2000045c 	.word	0x2000045c

08004bd4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004bd8:	4802      	ldr	r0, [pc, #8]	@ (8004be4 <USART1_IRQHandler+0x10>)
 8004bda:	f005 f9e9 	bl	8009fb0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004bde:	bf00      	nop
 8004be0:	bd80      	pop	{r7, pc}
 8004be2:	bf00      	nop
 8004be4:	200035c8 	.word	0x200035c8

08004be8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 8004bec:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8004bf0:	f001 fa24 	bl	800603c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8004bf4:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8004bf8:	f001 fa20 	bl	800603c <HAL_GPIO_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_13);
 8004bfc:	4804      	ldr	r0, [pc, #16]	@ (8004c10 <EXTI15_10_IRQHandler+0x28>)
 8004bfe:	f000 ff05 	bl	8005a0c <HAL_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8004c02:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8004c06:	f001 fa19 	bl	800603c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004c0a:	bf00      	nop
 8004c0c:	bd80      	pop	{r7, pc}
 8004c0e:	bf00      	nop
 8004c10:	20000010 	.word	0x20000010

08004c14 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8004c18:	4802      	ldr	r0, [pc, #8]	@ (8004c24 <SPI3_IRQHandler+0x10>)
 8004c1a:	f003 fb97 	bl	800834c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8004c1e:	bf00      	nop
 8004c20:	bd80      	pop	{r7, pc}
 8004c22:	bf00      	nop
 8004c24:	20003650 	.word	0x20003650

08004c28 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004c2c:	4802      	ldr	r0, [pc, #8]	@ (8004c38 <TIM6_DAC_IRQHandler+0x10>)
 8004c2e:	f004 f8b7 	bl	8008da0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004c32:	bf00      	nop
 8004c34:	bd80      	pop	{r7, pc}
 8004c36:	bf00      	nop
 8004c38:	20003578 	.word	0x20003578

08004c3c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	af00      	add	r7, sp, #0
  return 1;
 8004c40:	2301      	movs	r3, #1
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	46bd      	mov	sp, r7
 8004c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4a:	4770      	bx	lr

08004c4c <_kill>:

int _kill(int pid, int sig)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b082      	sub	sp, #8
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
 8004c54:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004c56:	f00c fa03 	bl	8011060 <__errno>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	2216      	movs	r2, #22
 8004c5e:	601a      	str	r2, [r3, #0]
  return -1;
 8004c60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	3708      	adds	r7, #8
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bd80      	pop	{r7, pc}

08004c6c <_exit>:

void _exit (int status)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b082      	sub	sp, #8
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004c74:	f04f 31ff 	mov.w	r1, #4294967295
 8004c78:	6878      	ldr	r0, [r7, #4]
 8004c7a:	f7ff ffe7 	bl	8004c4c <_kill>
  while (1) {}    /* Make sure we hang here */
 8004c7e:	bf00      	nop
 8004c80:	e7fd      	b.n	8004c7e <_exit+0x12>

08004c82 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004c82:	b580      	push	{r7, lr}
 8004c84:	b086      	sub	sp, #24
 8004c86:	af00      	add	r7, sp, #0
 8004c88:	60f8      	str	r0, [r7, #12]
 8004c8a:	60b9      	str	r1, [r7, #8]
 8004c8c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c8e:	2300      	movs	r3, #0
 8004c90:	617b      	str	r3, [r7, #20]
 8004c92:	e00a      	b.n	8004caa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004c94:	f3af 8000 	nop.w
 8004c98:	4601      	mov	r1, r0
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	1c5a      	adds	r2, r3, #1
 8004c9e:	60ba      	str	r2, [r7, #8]
 8004ca0:	b2ca      	uxtb	r2, r1
 8004ca2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	3301      	adds	r3, #1
 8004ca8:	617b      	str	r3, [r7, #20]
 8004caa:	697a      	ldr	r2, [r7, #20]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	dbf0      	blt.n	8004c94 <_read+0x12>
  }

  return len;
 8004cb2:	687b      	ldr	r3, [r7, #4]
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	3718      	adds	r7, #24
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}

08004cbc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b086      	sub	sp, #24
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	60f8      	str	r0, [r7, #12]
 8004cc4:	60b9      	str	r1, [r7, #8]
 8004cc6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004cc8:	2300      	movs	r3, #0
 8004cca:	617b      	str	r3, [r7, #20]
 8004ccc:	e009      	b.n	8004ce2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	1c5a      	adds	r2, r3, #1
 8004cd2:	60ba      	str	r2, [r7, #8]
 8004cd4:	781b      	ldrb	r3, [r3, #0]
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	f7fe fb58 	bl	800338c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	3301      	adds	r3, #1
 8004ce0:	617b      	str	r3, [r7, #20]
 8004ce2:	697a      	ldr	r2, [r7, #20]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	429a      	cmp	r2, r3
 8004ce8:	dbf1      	blt.n	8004cce <_write+0x12>
  }
  return len;
 8004cea:	687b      	ldr	r3, [r7, #4]
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	3718      	adds	r7, #24
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}

08004cf4 <_close>:

int _close(int file)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b083      	sub	sp, #12
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004cfc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	370c      	adds	r7, #12
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr

08004d0c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b083      	sub	sp, #12
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
 8004d14:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004d1c:	605a      	str	r2, [r3, #4]
  return 0;
 8004d1e:	2300      	movs	r3, #0
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	370c      	adds	r7, #12
 8004d24:	46bd      	mov	sp, r7
 8004d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2a:	4770      	bx	lr

08004d2c <_isatty>:

int _isatty(int file)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b083      	sub	sp, #12
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004d34:	2301      	movs	r3, #1
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	370c      	adds	r7, #12
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d40:	4770      	bx	lr

08004d42 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004d42:	b480      	push	{r7}
 8004d44:	b085      	sub	sp, #20
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	60f8      	str	r0, [r7, #12]
 8004d4a:	60b9      	str	r1, [r7, #8]
 8004d4c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004d4e:	2300      	movs	r3, #0
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	3714      	adds	r7, #20
 8004d54:	46bd      	mov	sp, r7
 8004d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5a:	4770      	bx	lr

08004d5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b086      	sub	sp, #24
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004d64:	4a14      	ldr	r2, [pc, #80]	@ (8004db8 <_sbrk+0x5c>)
 8004d66:	4b15      	ldr	r3, [pc, #84]	@ (8004dbc <_sbrk+0x60>)
 8004d68:	1ad3      	subs	r3, r2, r3
 8004d6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004d70:	4b13      	ldr	r3, [pc, #76]	@ (8004dc0 <_sbrk+0x64>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d102      	bne.n	8004d7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004d78:	4b11      	ldr	r3, [pc, #68]	@ (8004dc0 <_sbrk+0x64>)
 8004d7a:	4a12      	ldr	r2, [pc, #72]	@ (8004dc4 <_sbrk+0x68>)
 8004d7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004d7e:	4b10      	ldr	r3, [pc, #64]	@ (8004dc0 <_sbrk+0x64>)
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	4413      	add	r3, r2
 8004d86:	693a      	ldr	r2, [r7, #16]
 8004d88:	429a      	cmp	r2, r3
 8004d8a:	d207      	bcs.n	8004d9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004d8c:	f00c f968 	bl	8011060 <__errno>
 8004d90:	4603      	mov	r3, r0
 8004d92:	220c      	movs	r2, #12
 8004d94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004d96:	f04f 33ff 	mov.w	r3, #4294967295
 8004d9a:	e009      	b.n	8004db0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004d9c:	4b08      	ldr	r3, [pc, #32]	@ (8004dc0 <_sbrk+0x64>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004da2:	4b07      	ldr	r3, [pc, #28]	@ (8004dc0 <_sbrk+0x64>)
 8004da4:	681a      	ldr	r2, [r3, #0]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	4413      	add	r3, r2
 8004daa:	4a05      	ldr	r2, [pc, #20]	@ (8004dc0 <_sbrk+0x64>)
 8004dac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004dae:	68fb      	ldr	r3, [r7, #12]
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	3718      	adds	r7, #24
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bd80      	pop	{r7, pc}
 8004db8:	20018000 	.word	0x20018000
 8004dbc:	00000400 	.word	0x00000400
 8004dc0:	200035c4 	.word	0x200035c4
 8004dc4:	20008500 	.word	0x20008500

08004dc8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8004dcc:	4b06      	ldr	r3, [pc, #24]	@ (8004de8 <SystemInit+0x20>)
 8004dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dd2:	4a05      	ldr	r2, [pc, #20]	@ (8004de8 <SystemInit+0x20>)
 8004dd4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004dd8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8004ddc:	bf00      	nop
 8004dde:	46bd      	mov	sp, r7
 8004de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de4:	4770      	bx	lr
 8004de6:	bf00      	nop
 8004de8:	e000ed00 	.word	0xe000ed00

08004dec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8004dec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004e24 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004df0:	f7ff ffea 	bl	8004dc8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004df4:	480c      	ldr	r0, [pc, #48]	@ (8004e28 <LoopForever+0x6>)
  ldr r1, =_edata
 8004df6:	490d      	ldr	r1, [pc, #52]	@ (8004e2c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004df8:	4a0d      	ldr	r2, [pc, #52]	@ (8004e30 <LoopForever+0xe>)
  movs r3, #0
 8004dfa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004dfc:	e002      	b.n	8004e04 <LoopCopyDataInit>

08004dfe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004dfe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004e00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004e02:	3304      	adds	r3, #4

08004e04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004e04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004e06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004e08:	d3f9      	bcc.n	8004dfe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004e0a:	4a0a      	ldr	r2, [pc, #40]	@ (8004e34 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004e0c:	4c0a      	ldr	r4, [pc, #40]	@ (8004e38 <LoopForever+0x16>)
  movs r3, #0
 8004e0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004e10:	e001      	b.n	8004e16 <LoopFillZerobss>

08004e12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004e12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004e14:	3204      	adds	r2, #4

08004e16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004e16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004e18:	d3fb      	bcc.n	8004e12 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004e1a:	f00c f927 	bl	801106c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004e1e:	f7fe fc3f 	bl	80036a0 <main>

08004e22 <LoopForever>:

LoopForever:
    b LoopForever
 8004e22:	e7fe      	b.n	8004e22 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8004e24:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8004e28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004e2c:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8004e30:	08013524 	.word	0x08013524
  ldr r2, =_sbss
 8004e34:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8004e38:	20008500 	.word	0x20008500

08004e3c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004e3c:	e7fe      	b.n	8004e3c <ADC1_2_IRQHandler>
	...

08004e40 <BSP_LED_Init>:
 *              This parameter can be one of the following values:
 *              @arg  LED2, LED4, ...
 * @retval HAL status
 */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b082      	sub	sp, #8
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	4603      	mov	r3, r0
 8004e48:	71fb      	strb	r3, [r7, #7]
  static const BSP_LED_GPIO_Init LedGpioInit[LEDn] = {LED_USER_GPIO_Init};
  LedGpioInit[Led]();
 8004e4a:	79fb      	ldrb	r3, [r7, #7]
 8004e4c:	4a04      	ldr	r2, [pc, #16]	@ (8004e60 <BSP_LED_Init+0x20>)
 8004e4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e52:	4798      	blx	r3
  return BSP_ERROR_NONE;
 8004e54:	2300      	movs	r3, #0
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	3708      	adds	r7, #8
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}
 8004e5e:	bf00      	nop
 8004e60:	08013134 	.word	0x08013134

08004e64 <BSP_LED_Toggle>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b082      	sub	sp, #8
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8004e6e:	79fb      	ldrb	r3, [r7, #7]
 8004e70:	4a06      	ldr	r2, [pc, #24]	@ (8004e8c <BSP_LED_Toggle+0x28>)
 8004e72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e76:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004e7a:	4611      	mov	r1, r2
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f001 f8c3 	bl	8006008 <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
 8004e82:	2300      	movs	r3, #0
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	3708      	adds	r7, #8
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}
 8004e8c:	20000008 	.word	0x20000008

08004e90 <LED_USER_GPIO_Init>:
}
/**
  * @brief
  * @retval None
  */
static void LED_USER_GPIO_Init(void) {
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b088      	sub	sp, #32
 8004e94:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e96:	4b1c      	ldr	r3, [pc, #112]	@ (8004f08 <LED_USER_GPIO_Init+0x78>)
 8004e98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e9a:	4a1b      	ldr	r2, [pc, #108]	@ (8004f08 <LED_USER_GPIO_Init+0x78>)
 8004e9c:	f043 0302 	orr.w	r3, r3, #2
 8004ea0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004ea2:	4b19      	ldr	r3, [pc, #100]	@ (8004f08 <LED_USER_GPIO_Init+0x78>)
 8004ea4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ea6:	f003 0302 	and.w	r3, r3, #2
 8004eaa:	60bb      	str	r3, [r7, #8]
 8004eac:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004eae:	f107 030c 	add.w	r3, r7, #12
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	601a      	str	r2, [r3, #0]
 8004eb6:	605a      	str	r2, [r3, #4]
 8004eb8:	609a      	str	r2, [r3, #8]
 8004eba:	60da      	str	r2, [r3, #12]
 8004ebc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ebe:	4b12      	ldr	r3, [pc, #72]	@ (8004f08 <LED_USER_GPIO_Init+0x78>)
 8004ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ec2:	4a11      	ldr	r2, [pc, #68]	@ (8004f08 <LED_USER_GPIO_Init+0x78>)
 8004ec4:	f043 0302 	orr.w	r3, r3, #2
 8004ec8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004eca:	4b0f      	ldr	r3, [pc, #60]	@ (8004f08 <LED_USER_GPIO_Init+0x78>)
 8004ecc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ece:	f003 0302 	and.w	r3, r3, #2
 8004ed2:	607b      	str	r3, [r7, #4]
 8004ed4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUS_BSP_LED_GPIO_PORT, BUS_BSP_LED_GPIO_PIN, GPIO_PIN_RESET);
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004edc:	480b      	ldr	r0, [pc, #44]	@ (8004f0c <LED_USER_GPIO_Init+0x7c>)
 8004ede:	f001 f87b 	bl	8005fd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_LED_GPIO_PIN;
 8004ee2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004ee6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004ee8:	2301      	movs	r3, #1
 8004eea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004eec:	2300      	movs	r3, #0
 8004eee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUS_BSP_LED_GPIO_PORT, &GPIO_InitStruct);
 8004ef4:	f107 030c 	add.w	r3, r7, #12
 8004ef8:	4619      	mov	r1, r3
 8004efa:	4804      	ldr	r0, [pc, #16]	@ (8004f0c <LED_USER_GPIO_Init+0x7c>)
 8004efc:	f000 fdb6 	bl	8005a6c <HAL_GPIO_Init>

}
 8004f00:	bf00      	nop
 8004f02:	3720      	adds	r7, #32
 8004f04:	46bd      	mov	sp, r7
 8004f06:	bd80      	pop	{r7, pc}
 8004f08:	40021000 	.word	0x40021000
 8004f0c:	48000400 	.word	0x48000400

08004f10 <BSP_PB_Init>:
  *                    @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                            with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b084      	sub	sp, #16
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	4603      	mov	r3, r0
 8004f18:	460a      	mov	r2, r1
 8004f1a:	71fb      	strb	r3, [r7, #7]
 8004f1c:	4613      	mov	r3, r2
 8004f1e:	71bb      	strb	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8004f20:	2300      	movs	r3, #0
 8004f22:	60fb      	str	r3, [r7, #12]
  static const BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};
  static const uint32_t  BSP_BUTTON_PRIO [BUTTONn] ={BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={USER_BUTTON_EXTI_LINE};
  static const BSP_BUTTON_GPIO_Init ButtonGpioInit[BUTTONn] = {BUTTON_USER_GPIO_Init};

  ButtonGpioInit[Button]();
 8004f24:	79fb      	ldrb	r3, [r7, #7]
 8004f26:	4a1f      	ldr	r2, [pc, #124]	@ (8004fa4 <BSP_PB_Init+0x94>)
 8004f28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f2c:	4798      	blx	r3

  if (ButtonMode == BUTTON_MODE_EXTI)
 8004f2e:	79bb      	ldrb	r3, [r7, #6]
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	d132      	bne.n	8004f9a <BSP_PB_Init+0x8a>
  {
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 8004f34:	79fb      	ldrb	r3, [r7, #7]
 8004f36:	00db      	lsls	r3, r3, #3
 8004f38:	4a1b      	ldr	r2, [pc, #108]	@ (8004fa8 <BSP_PB_Init+0x98>)
 8004f3a:	441a      	add	r2, r3
 8004f3c:	79fb      	ldrb	r3, [r7, #7]
 8004f3e:	491b      	ldr	r1, [pc, #108]	@ (8004fac <BSP_PB_Init+0x9c>)
 8004f40:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004f44:	4619      	mov	r1, r3
 8004f46:	4610      	mov	r0, r2
 8004f48:	f000 fd4c 	bl	80059e4 <HAL_EXTI_GetHandle>
 8004f4c:	4603      	mov	r3, r0
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d003      	beq.n	8004f5a <BSP_PB_Init+0x4a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8004f52:	f06f 0303 	mvn.w	r3, #3
 8004f56:	60fb      	str	r3, [r7, #12]
 8004f58:	e01f      	b.n	8004f9a <BSP_PB_Init+0x8a>
    }
    else if (HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]) != HAL_OK)
 8004f5a:	79fb      	ldrb	r3, [r7, #7]
 8004f5c:	00db      	lsls	r3, r3, #3
 8004f5e:	4a12      	ldr	r2, [pc, #72]	@ (8004fa8 <BSP_PB_Init+0x98>)
 8004f60:	1898      	adds	r0, r3, r2
 8004f62:	79fb      	ldrb	r3, [r7, #7]
 8004f64:	4a12      	ldr	r2, [pc, #72]	@ (8004fb0 <BSP_PB_Init+0xa0>)
 8004f66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f6a:	461a      	mov	r2, r3
 8004f6c:	2100      	movs	r1, #0
 8004f6e:	f000 fd1f 	bl	80059b0 <HAL_EXTI_RegisterCallback>
 8004f72:	4603      	mov	r3, r0
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d003      	beq.n	8004f80 <BSP_PB_Init+0x70>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8004f78:	f06f 0303 	mvn.w	r3, #3
 8004f7c:	60fb      	str	r3, [r7, #12]
 8004f7e:	e00c      	b.n	8004f9a <BSP_PB_Init+0x8a>
    }
	else
    {
      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8004f80:	2028      	movs	r0, #40	@ 0x28
 8004f82:	79fb      	ldrb	r3, [r7, #7]
 8004f84:	4a0b      	ldr	r2, [pc, #44]	@ (8004fb4 <BSP_PB_Init+0xa4>)
 8004f86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	4619      	mov	r1, r3
 8004f8e:	f000 fb57 	bl	8005640 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8004f92:	2328      	movs	r3, #40	@ 0x28
 8004f94:	4618      	mov	r0, r3
 8004f96:	f000 fb6f 	bl	8005678 <HAL_NVIC_EnableIRQ>
    }
  }

  return ret;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	3710      	adds	r7, #16
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bd80      	pop	{r7, pc}
 8004fa4:	08013138 	.word	0x08013138
 8004fa8:	20000010 	.word	0x20000010
 8004fac:	0801313c 	.word	0x0801313c
 8004fb0:	08013140 	.word	0x08013140
 8004fb4:	08013144 	.word	0x08013144

08004fb8 <BSP_PB_GetState>:
 *                This parameter can be one of the following values:
 *                @arg  BUTTON_USER
 * @retval The Button GPIO pin value (GPIO_PIN_RESET = button pressed)
 */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b082      	sub	sp, #8
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	71fb      	strb	r3, [r7, #7]
  return (int32_t)(HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]) == GPIO_PIN_RESET);
 8004fc2:	79fb      	ldrb	r3, [r7, #7]
 8004fc4:	4a09      	ldr	r2, [pc, #36]	@ (8004fec <BSP_PB_GetState+0x34>)
 8004fc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fca:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004fce:	4611      	mov	r1, r2
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	f000 ffe9 	bl	8005fa8 <HAL_GPIO_ReadPin>
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	bf0c      	ite	eq
 8004fdc:	2301      	moveq	r3, #1
 8004fde:	2300      	movne	r3, #0
 8004fe0:	b2db      	uxtb	r3, r3
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	3708      	adds	r7, #8
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}
 8004fea:	bf00      	nop
 8004fec:	2000000c 	.word	0x2000000c

08004ff0 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8004ff4:	2000      	movs	r0, #0
 8004ff6:	f7fd faef 	bl	80025d8 <BSP_PB_Callback>
}
 8004ffa:	bf00      	nop
 8004ffc:	bd80      	pop	{r7, pc}
	...

08005000 <BUTTON_USER_GPIO_Init>:

/**
  * @brief
  * @retval None
  */
static void BUTTON_USER_GPIO_Init(void) {
 8005000:	b580      	push	{r7, lr}
 8005002:	b088      	sub	sp, #32
 8005004:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005006:	4b19      	ldr	r3, [pc, #100]	@ (800506c <BUTTON_USER_GPIO_Init+0x6c>)
 8005008:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800500a:	4a18      	ldr	r2, [pc, #96]	@ (800506c <BUTTON_USER_GPIO_Init+0x6c>)
 800500c:	f043 0304 	orr.w	r3, r3, #4
 8005010:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005012:	4b16      	ldr	r3, [pc, #88]	@ (800506c <BUTTON_USER_GPIO_Init+0x6c>)
 8005014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005016:	f003 0304 	and.w	r3, r3, #4
 800501a:	60bb      	str	r3, [r7, #8]
 800501c:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800501e:	f107 030c 	add.w	r3, r7, #12
 8005022:	2200      	movs	r2, #0
 8005024:	601a      	str	r2, [r3, #0]
 8005026:	605a      	str	r2, [r3, #4]
 8005028:	609a      	str	r2, [r3, #8]
 800502a:	60da      	str	r2, [r3, #12]
 800502c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800502e:	4b0f      	ldr	r3, [pc, #60]	@ (800506c <BUTTON_USER_GPIO_Init+0x6c>)
 8005030:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005032:	4a0e      	ldr	r2, [pc, #56]	@ (800506c <BUTTON_USER_GPIO_Init+0x6c>)
 8005034:	f043 0304 	orr.w	r3, r3, #4
 8005038:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800503a:	4b0c      	ldr	r3, [pc, #48]	@ (800506c <BUTTON_USER_GPIO_Init+0x6c>)
 800503c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800503e:	f003 0304 	and.w	r3, r3, #4
 8005042:	607b      	str	r3, [r7, #4]
 8005044:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_BUTTON_GPIO_PIN;
 8005046:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800504a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800504c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8005050:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005052:	2300      	movs	r3, #0
 8005054:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUS_BSP_BUTTON_GPIO_PORT, &GPIO_InitStruct);
 8005056:	f107 030c 	add.w	r3, r7, #12
 800505a:	4619      	mov	r1, r3
 800505c:	4804      	ldr	r0, [pc, #16]	@ (8005070 <BUTTON_USER_GPIO_Init+0x70>)
 800505e:	f000 fd05 	bl	8005a6c <HAL_GPIO_Init>

}
 8005062:	bf00      	nop
 8005064:	3720      	adds	r7, #32
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}
 800506a:	bf00      	nop
 800506c:	40021000 	.word	0x40021000
 8005070:	48000800 	.word	0x48000800

08005074 <BSP_COM_Init>:
 * @param  UART_Init: Pointer to a UART_HandleTypeDef structure that contains the
 *                    configuration information for the specified USART peripheral.
 * @retval BSP error code
 */
int32_t BSP_COM_Init(COM_TypeDef COM)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b084      	sub	sp, #16
 8005078:	af00      	add	r7, sp, #0
 800507a:	4603      	mov	r3, r0
 800507c:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800507e:	2300      	movs	r3, #0
 8005080:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8005082:	79fb      	ldrb	r3, [r7, #7]
 8005084:	2b01      	cmp	r3, #1
 8005086:	d903      	bls.n	8005090 <BSP_COM_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8005088:	f06f 0301 	mvn.w	r3, #1
 800508c:	60fb      	str	r3, [r7, #12]
 800508e:	e025      	b.n	80050dc <BSP_COM_Init+0x68>
  }
  else
  {
     hcom_uart[COM].Instance = COM_USART[COM];
 8005090:	79fb      	ldrb	r3, [r7, #7]
 8005092:	79fa      	ldrb	r2, [r7, #7]
 8005094:	4914      	ldr	r1, [pc, #80]	@ (80050e8 <BSP_COM_Init+0x74>)
 8005096:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800509a:	4814      	ldr	r0, [pc, #80]	@ (80050ec <BSP_COM_Init+0x78>)
 800509c:	4613      	mov	r3, r2
 800509e:	011b      	lsls	r3, r3, #4
 80050a0:	4413      	add	r3, r2
 80050a2:	00db      	lsls	r3, r3, #3
 80050a4:	4403      	add	r3, r0
 80050a6:	6019      	str	r1, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0U)
    /* Init the UART Msp */
    USART1_MspInit(&hcom_uart[COM]);
 80050a8:	79fa      	ldrb	r2, [r7, #7]
 80050aa:	4613      	mov	r3, r2
 80050ac:	011b      	lsls	r3, r3, #4
 80050ae:	4413      	add	r3, r2
 80050b0:	00db      	lsls	r3, r3, #3
 80050b2:	4a0e      	ldr	r2, [pc, #56]	@ (80050ec <BSP_COM_Init+0x78>)
 80050b4:	4413      	add	r3, r2
 80050b6:	4618      	mov	r0, r3
 80050b8:	f000 f84e 	bl	8005158 <USART1_MspInit>
      {
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    if (MX_USART1_UART_Init(&hcom_uart[COM]))
 80050bc:	79fa      	ldrb	r2, [r7, #7]
 80050be:	4613      	mov	r3, r2
 80050c0:	011b      	lsls	r3, r3, #4
 80050c2:	4413      	add	r3, r2
 80050c4:	00db      	lsls	r3, r3, #3
 80050c6:	4a09      	ldr	r2, [pc, #36]	@ (80050ec <BSP_COM_Init+0x78>)
 80050c8:	4413      	add	r3, r2
 80050ca:	4618      	mov	r0, r3
 80050cc:	f000 f810 	bl	80050f0 <MX_USART1_UART_Init>
 80050d0:	4603      	mov	r3, r0
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d002      	beq.n	80050dc <BSP_COM_Init+0x68>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80050d6:	f06f 0303 	mvn.w	r3, #3
 80050da:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80050dc:	68fb      	ldr	r3, [r7, #12]
}
 80050de:	4618      	mov	r0, r3
 80050e0:	3710      	adds	r7, #16
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd80      	pop	{r7, pc}
 80050e6:	bf00      	nop
 80050e8:	20000018 	.word	0x20000018
 80050ec:	200035c8 	.word	0x200035c8

080050f0 <MX_USART1_UART_Init>:
 */

/* USART1 init function */

__weak HAL_StatusTypeDef MX_USART1_UART_Init(UART_HandleTypeDef* huart)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b084      	sub	sp, #16
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80050f8:	2300      	movs	r3, #0
 80050fa:	73fb      	strb	r3, [r7, #15]

  huart->Instance = USART1;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	4a15      	ldr	r2, [pc, #84]	@ (8005154 <MX_USART1_UART_Init+0x64>)
 8005100:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate = 115200;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005108:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2200      	movs	r2, #0
 8005114:	60da      	str	r2, [r3, #12]
  huart->Init.Parity = UART_PARITY_NONE;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2200      	movs	r2, #0
 800511a:	611a      	str	r2, [r3, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	220c      	movs	r2, #12
 8005120:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2200      	movs	r2, #0
 8005126:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2200      	movs	r2, #0
 800512c:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2200      	movs	r2, #0
 8005132:	621a      	str	r2, [r3, #32]
  huart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2200      	movs	r2, #0
 8005138:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(huart) != HAL_OK)
 800513a:	6878      	ldr	r0, [r7, #4]
 800513c:	f004 fe56 	bl	8009dec <HAL_UART_Init>
 8005140:	4603      	mov	r3, r0
 8005142:	2b00      	cmp	r3, #0
 8005144:	d001      	beq.n	800514a <MX_USART1_UART_Init+0x5a>
  {
    ret = HAL_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800514a:	7bfb      	ldrb	r3, [r7, #15]
}
 800514c:	4618      	mov	r0, r3
 800514e:	3710      	adds	r7, #16
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}
 8005154:	40013800 	.word	0x40013800

08005158 <USART1_MspInit>:
 * @param  huart USART1 handle
 * @retval None
 */

static void USART1_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b0ac      	sub	sp, #176	@ 0xb0
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005160:	f107 0314 	add.w	r3, r7, #20
 8005164:	2288      	movs	r2, #136	@ 0x88
 8005166:	2100      	movs	r1, #0
 8005168:	4618      	mov	r0, r3
 800516a:	f00b fec9 	bl	8010f00 <memset>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800516e:	2301      	movs	r3, #1
 8005170:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8005172:	2300      	movs	r3, #0
 8005174:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8005176:	f107 0314 	add.w	r3, r7, #20
 800517a:	4618      	mov	r0, r3
 800517c:	f002 f94e 	bl	800741c <HAL_RCCEx_PeriphCLKConfig>

    /* Enable Peripheral clock */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005180:	4b26      	ldr	r3, [pc, #152]	@ (800521c <USART1_MspInit+0xc4>)
 8005182:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005184:	4a25      	ldr	r2, [pc, #148]	@ (800521c <USART1_MspInit+0xc4>)
 8005186:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800518a:	6613      	str	r3, [r2, #96]	@ 0x60
 800518c:	4b23      	ldr	r3, [pc, #140]	@ (800521c <USART1_MspInit+0xc4>)
 800518e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005190:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005194:	613b      	str	r3, [r7, #16]
 8005196:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005198:	4b20      	ldr	r3, [pc, #128]	@ (800521c <USART1_MspInit+0xc4>)
 800519a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800519c:	4a1f      	ldr	r2, [pc, #124]	@ (800521c <USART1_MspInit+0xc4>)
 800519e:	f043 0302 	orr.w	r3, r3, #2
 80051a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80051a4:	4b1d      	ldr	r3, [pc, #116]	@ (800521c <USART1_MspInit+0xc4>)
 80051a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051a8:	f003 0302 	and.w	r3, r3, #2
 80051ac:	60fb      	str	r3, [r7, #12]
 80051ae:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = BUS_USART1_TX_GPIO_PIN;
 80051b0:	2340      	movs	r3, #64	@ 0x40
 80051b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051b6:	2302      	movs	r3, #2
 80051b8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051bc:	2300      	movs	r3, #0
 80051be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051c2:	2303      	movs	r3, #3
 80051c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = BUS_USART1_TX_GPIO_AF;
 80051c8:	2307      	movs	r3, #7
 80051ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(BUS_USART1_TX_GPIO_PORT, &GPIO_InitStruct);
 80051ce:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80051d2:	4619      	mov	r1, r3
 80051d4:	4812      	ldr	r0, [pc, #72]	@ (8005220 <USART1_MspInit+0xc8>)
 80051d6:	f000 fc49 	bl	8005a6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_USART1_RX_GPIO_PIN;
 80051da:	2380      	movs	r3, #128	@ 0x80
 80051dc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051e0:	2302      	movs	r3, #2
 80051e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051e6:	2300      	movs	r3, #0
 80051e8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051ec:	2303      	movs	r3, #3
 80051ee:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = BUS_USART1_RX_GPIO_AF;
 80051f2:	2307      	movs	r3, #7
 80051f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(BUS_USART1_RX_GPIO_PORT, &GPIO_InitStruct);
 80051f8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80051fc:	4619      	mov	r1, r3
 80051fe:	4808      	ldr	r0, [pc, #32]	@ (8005220 <USART1_MspInit+0xc8>)
 8005200:	f000 fc34 	bl	8005a6c <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8005204:	2200      	movs	r2, #0
 8005206:	2105      	movs	r1, #5
 8005208:	2025      	movs	r0, #37	@ 0x25
 800520a:	f000 fa19 	bl	8005640 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800520e:	2025      	movs	r0, #37	@ 0x25
 8005210:	f000 fa32 	bl	8005678 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
}
 8005214:	bf00      	nop
 8005216:	37b0      	adds	r7, #176	@ 0xb0
 8005218:	46bd      	mov	sp, r7
 800521a:	bd80      	pop	{r7, pc}
 800521c:	40021000 	.word	0x40021000
 8005220:	48000400 	.word	0x48000400

08005224 <BSP_SPI3_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI3_Init(void)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b082      	sub	sp, #8
 8005228:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 800522a:	2300      	movs	r3, #0
 800522c:	607b      	str	r3, [r7, #4]

  hspi3.Instance  = SPI3;
 800522e:	4b12      	ldr	r3, [pc, #72]	@ (8005278 <BSP_SPI3_Init+0x54>)
 8005230:	4a12      	ldr	r2, [pc, #72]	@ (800527c <BSP_SPI3_Init+0x58>)
 8005232:	601a      	str	r2, [r3, #0]

  if(SPI3InitCounter++ == 0)
 8005234:	4b12      	ldr	r3, [pc, #72]	@ (8005280 <BSP_SPI3_Init+0x5c>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	1c5a      	adds	r2, r3, #1
 800523a:	4911      	ldr	r1, [pc, #68]	@ (8005280 <BSP_SPI3_Init+0x5c>)
 800523c:	600a      	str	r2, [r1, #0]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d114      	bne.n	800526c <BSP_SPI3_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi3) == HAL_SPI_STATE_RESET)
 8005242:	480d      	ldr	r0, [pc, #52]	@ (8005278 <BSP_SPI3_Init+0x54>)
 8005244:	f003 f98c 	bl	8008560 <HAL_SPI_GetState>
 8005248:	4603      	mov	r3, r0
 800524a:	2b00      	cmp	r3, #0
 800524c:	d10e      	bne.n	800526c <BSP_SPI3_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI3_MspInit(&hspi3);
 800524e:	480a      	ldr	r0, [pc, #40]	@ (8005278 <BSP_SPI3_Init+0x54>)
 8005250:	f000 f882 	bl	8005358 <SPI3_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d108      	bne.n	800526c <BSP_SPI3_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI3_Init(&hspi3) != HAL_OK)
 800525a:	4807      	ldr	r0, [pc, #28]	@ (8005278 <BSP_SPI3_Init+0x54>)
 800525c:	f000 f83a 	bl	80052d4 <MX_SPI3_Init>
 8005260:	4603      	mov	r3, r0
 8005262:	2b00      	cmp	r3, #0
 8005264:	d002      	beq.n	800526c <BSP_SPI3_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8005266:	f06f 0307 	mvn.w	r3, #7
 800526a:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 800526c:	687b      	ldr	r3, [r7, #4]
}
 800526e:	4618      	mov	r0, r3
 8005270:	3708      	adds	r7, #8
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}
 8005276:	bf00      	nop
 8005278:	20003650 	.word	0x20003650
 800527c:	40003c00 	.word	0x40003c00
 8005280:	200036b4 	.word	0x200036b4

08005284 <BSP_SPI3_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI3_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b088      	sub	sp, #32
 8005288:	af02      	add	r7, sp, #8
 800528a:	60f8      	str	r0, [r7, #12]
 800528c:	60b9      	str	r1, [r7, #8]
 800528e:	4613      	mov	r3, r2
 8005290:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8005292:	2300      	movs	r3, #0
 8005294:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi3, pTxData, pRxData, Length, BUS_SPI3_POLL_TIMEOUT) != HAL_OK)
 8005296:	88fb      	ldrh	r3, [r7, #6]
 8005298:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800529c:	9200      	str	r2, [sp, #0]
 800529e:	68ba      	ldr	r2, [r7, #8]
 80052a0:	68f9      	ldr	r1, [r7, #12]
 80052a2:	4807      	ldr	r0, [pc, #28]	@ (80052c0 <BSP_SPI3_SendRecv+0x3c>)
 80052a4:	f002 fe33 	bl	8007f0e <HAL_SPI_TransmitReceive>
 80052a8:	4603      	mov	r3, r0
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d002      	beq.n	80052b4 <BSP_SPI3_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 80052ae:	f06f 0305 	mvn.w	r3, #5
 80052b2:	617b      	str	r3, [r7, #20]
  }
  return ret;
 80052b4:	697b      	ldr	r3, [r7, #20]
}
 80052b6:	4618      	mov	r0, r3
 80052b8:	3718      	adds	r7, #24
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}
 80052be:	bf00      	nop
 80052c0:	20003650 	.word	0x20003650

080052c4 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 80052c4:	b580      	push	{r7, lr}
 80052c6:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80052c8:	f000 f8d2 	bl	8005470 <HAL_GetTick>
 80052cc:	4603      	mov	r3, r0
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	bd80      	pop	{r7, pc}
	...

080052d4 <MX_SPI3_Init>:

/* SPI3 init function */

__weak HAL_StatusTypeDef MX_SPI3_Init(SPI_HandleTypeDef* hspi)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b084      	sub	sp, #16
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80052dc:	2300      	movs	r3, #0
 80052de:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI3;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	4a1c      	ldr	r2, [pc, #112]	@ (8005354 <MX_SPI3_Init+0x80>)
 80052e4:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80052ec:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2200      	movs	r2, #0
 80052f2:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80052fa:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2200      	movs	r2, #0
 8005300:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2200      	movs	r2, #0
 8005306:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800530e:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2218      	movs	r2, #24
 8005314:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2200      	movs	r2, #0
 800531a:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2200      	movs	r2, #0
 8005320:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2200      	movs	r2, #0
 8005326:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 7;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2207      	movs	r2, #7
 800532c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2200      	movs	r2, #0
 8005332:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2208      	movs	r2, #8
 8005338:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f002 fd3a 	bl	8007db4 <HAL_SPI_Init>
 8005340:	4603      	mov	r3, r0
 8005342:	2b00      	cmp	r3, #0
 8005344:	d001      	beq.n	800534a <MX_SPI3_Init+0x76>
  {
    ret = HAL_ERROR;
 8005346:	2301      	movs	r3, #1
 8005348:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800534a:	7bfb      	ldrb	r3, [r7, #15]
}
 800534c:	4618      	mov	r0, r3
 800534e:	3710      	adds	r7, #16
 8005350:	46bd      	mov	sp, r7
 8005352:	bd80      	pop	{r7, pc}
 8005354:	40003c00 	.word	0x40003c00

08005358 <SPI3_MspInit>:

static void SPI3_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b08a      	sub	sp, #40	@ 0x28
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005360:	4b2b      	ldr	r3, [pc, #172]	@ (8005410 <SPI3_MspInit+0xb8>)
 8005362:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005364:	4a2a      	ldr	r2, [pc, #168]	@ (8005410 <SPI3_MspInit+0xb8>)
 8005366:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800536a:	6593      	str	r3, [r2, #88]	@ 0x58
 800536c:	4b28      	ldr	r3, [pc, #160]	@ (8005410 <SPI3_MspInit+0xb8>)
 800536e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005370:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005374:	613b      	str	r3, [r7, #16]
 8005376:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005378:	4b25      	ldr	r3, [pc, #148]	@ (8005410 <SPI3_MspInit+0xb8>)
 800537a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800537c:	4a24      	ldr	r2, [pc, #144]	@ (8005410 <SPI3_MspInit+0xb8>)
 800537e:	f043 0304 	orr.w	r3, r3, #4
 8005382:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005384:	4b22      	ldr	r3, [pc, #136]	@ (8005410 <SPI3_MspInit+0xb8>)
 8005386:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005388:	f003 0304 	and.w	r3, r3, #4
 800538c:	60fb      	str	r3, [r7, #12]
 800538e:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = BUS_SPI3_SCK_GPIO_PIN;
 8005390:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005394:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005396:	2302      	movs	r3, #2
 8005398:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800539a:	2300      	movs	r3, #0
 800539c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800539e:	2303      	movs	r3, #3
 80053a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_SCK_GPIO_AF;
 80053a2:	2306      	movs	r3, #6
 80053a4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_SCK_GPIO_PORT, &GPIO_InitStruct);
 80053a6:	f107 0314 	add.w	r3, r7, #20
 80053aa:	4619      	mov	r1, r3
 80053ac:	4819      	ldr	r0, [pc, #100]	@ (8005414 <SPI3_MspInit+0xbc>)
 80053ae:	f000 fb5d 	bl	8005a6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI3_MISO_GPIO_PIN;
 80053b2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80053b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053b8:	2302      	movs	r3, #2
 80053ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053bc:	2300      	movs	r3, #0
 80053be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053c0:	2303      	movs	r3, #3
 80053c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_MISO_GPIO_AF;
 80053c4:	2306      	movs	r3, #6
 80053c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_MISO_GPIO_PORT, &GPIO_InitStruct);
 80053c8:	f107 0314 	add.w	r3, r7, #20
 80053cc:	4619      	mov	r1, r3
 80053ce:	4811      	ldr	r0, [pc, #68]	@ (8005414 <SPI3_MspInit+0xbc>)
 80053d0:	f000 fb4c 	bl	8005a6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI3_MOSI_GPIO_PIN;
 80053d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80053d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053da:	2302      	movs	r3, #2
 80053dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053de:	2300      	movs	r3, #0
 80053e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053e2:	2303      	movs	r3, #3
 80053e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_MOSI_GPIO_AF;
 80053e6:	2306      	movs	r3, #6
 80053e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_MOSI_GPIO_PORT, &GPIO_InitStruct);
 80053ea:	f107 0314 	add.w	r3, r7, #20
 80053ee:	4619      	mov	r1, r3
 80053f0:	4808      	ldr	r0, [pc, #32]	@ (8005414 <SPI3_MspInit+0xbc>)
 80053f2:	f000 fb3b 	bl	8005a6c <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 80053f6:	2200      	movs	r2, #0
 80053f8:	2105      	movs	r1, #5
 80053fa:	2033      	movs	r0, #51	@ 0x33
 80053fc:	f000 f920 	bl	8005640 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8005400:	2033      	movs	r0, #51	@ 0x33
 8005402:	f000 f939 	bl	8005678 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
}
 8005406:	bf00      	nop
 8005408:	3728      	adds	r7, #40	@ 0x28
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}
 800540e:	bf00      	nop
 8005410:	40021000 	.word	0x40021000
 8005414:	48000800 	.word	0x48000800

08005418 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b082      	sub	sp, #8
 800541c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800541e:	2300      	movs	r3, #0
 8005420:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005422:	2003      	movs	r0, #3
 8005424:	f000 f901 	bl	800562a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005428:	2000      	movs	r0, #0
 800542a:	f7ff fb0b 	bl	8004a44 <HAL_InitTick>
 800542e:	4603      	mov	r3, r0
 8005430:	2b00      	cmp	r3, #0
 8005432:	d002      	beq.n	800543a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	71fb      	strb	r3, [r7, #7]
 8005438:	e001      	b.n	800543e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800543a:	f7ff f86d 	bl	8004518 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800543e:	79fb      	ldrb	r3, [r7, #7]
}
 8005440:	4618      	mov	r0, r3
 8005442:	3708      	adds	r7, #8
 8005444:	46bd      	mov	sp, r7
 8005446:	bd80      	pop	{r7, pc}

08005448 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005448:	b480      	push	{r7}
 800544a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800544c:	4b06      	ldr	r3, [pc, #24]	@ (8005468 <HAL_IncTick+0x20>)
 800544e:	781b      	ldrb	r3, [r3, #0]
 8005450:	461a      	mov	r2, r3
 8005452:	4b06      	ldr	r3, [pc, #24]	@ (800546c <HAL_IncTick+0x24>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4413      	add	r3, r2
 8005458:	4a04      	ldr	r2, [pc, #16]	@ (800546c <HAL_IncTick+0x24>)
 800545a:	6013      	str	r3, [r2, #0]
}
 800545c:	bf00      	nop
 800545e:	46bd      	mov	sp, r7
 8005460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005464:	4770      	bx	lr
 8005466:	bf00      	nop
 8005468:	20000020 	.word	0x20000020
 800546c:	200036b8 	.word	0x200036b8

08005470 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005470:	b480      	push	{r7}
 8005472:	af00      	add	r7, sp, #0
  return uwTick;
 8005474:	4b03      	ldr	r3, [pc, #12]	@ (8005484 <HAL_GetTick+0x14>)
 8005476:	681b      	ldr	r3, [r3, #0]
}
 8005478:	4618      	mov	r0, r3
 800547a:	46bd      	mov	sp, r7
 800547c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005480:	4770      	bx	lr
 8005482:	bf00      	nop
 8005484:	200036b8 	.word	0x200036b8

08005488 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b084      	sub	sp, #16
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005490:	f7ff ffee 	bl	8005470 <HAL_GetTick>
 8005494:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054a0:	d005      	beq.n	80054ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80054a2:	4b0a      	ldr	r3, [pc, #40]	@ (80054cc <HAL_Delay+0x44>)
 80054a4:	781b      	ldrb	r3, [r3, #0]
 80054a6:	461a      	mov	r2, r3
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	4413      	add	r3, r2
 80054ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80054ae:	bf00      	nop
 80054b0:	f7ff ffde 	bl	8005470 <HAL_GetTick>
 80054b4:	4602      	mov	r2, r0
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	1ad3      	subs	r3, r2, r3
 80054ba:	68fa      	ldr	r2, [r7, #12]
 80054bc:	429a      	cmp	r2, r3
 80054be:	d8f7      	bhi.n	80054b0 <HAL_Delay+0x28>
  {
  }
}
 80054c0:	bf00      	nop
 80054c2:	bf00      	nop
 80054c4:	3710      	adds	r7, #16
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}
 80054ca:	bf00      	nop
 80054cc:	20000020 	.word	0x20000020

080054d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b085      	sub	sp, #20
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	f003 0307 	and.w	r3, r3, #7
 80054de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80054e0:	4b0c      	ldr	r3, [pc, #48]	@ (8005514 <__NVIC_SetPriorityGrouping+0x44>)
 80054e2:	68db      	ldr	r3, [r3, #12]
 80054e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80054e6:	68ba      	ldr	r2, [r7, #8]
 80054e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80054ec:	4013      	ands	r3, r2
 80054ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80054f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80054fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005500:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005502:	4a04      	ldr	r2, [pc, #16]	@ (8005514 <__NVIC_SetPriorityGrouping+0x44>)
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	60d3      	str	r3, [r2, #12]
}
 8005508:	bf00      	nop
 800550a:	3714      	adds	r7, #20
 800550c:	46bd      	mov	sp, r7
 800550e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005512:	4770      	bx	lr
 8005514:	e000ed00 	.word	0xe000ed00

08005518 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005518:	b480      	push	{r7}
 800551a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800551c:	4b04      	ldr	r3, [pc, #16]	@ (8005530 <__NVIC_GetPriorityGrouping+0x18>)
 800551e:	68db      	ldr	r3, [r3, #12]
 8005520:	0a1b      	lsrs	r3, r3, #8
 8005522:	f003 0307 	and.w	r3, r3, #7
}
 8005526:	4618      	mov	r0, r3
 8005528:	46bd      	mov	sp, r7
 800552a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552e:	4770      	bx	lr
 8005530:	e000ed00 	.word	0xe000ed00

08005534 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005534:	b480      	push	{r7}
 8005536:	b083      	sub	sp, #12
 8005538:	af00      	add	r7, sp, #0
 800553a:	4603      	mov	r3, r0
 800553c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800553e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005542:	2b00      	cmp	r3, #0
 8005544:	db0b      	blt.n	800555e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005546:	79fb      	ldrb	r3, [r7, #7]
 8005548:	f003 021f 	and.w	r2, r3, #31
 800554c:	4907      	ldr	r1, [pc, #28]	@ (800556c <__NVIC_EnableIRQ+0x38>)
 800554e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005552:	095b      	lsrs	r3, r3, #5
 8005554:	2001      	movs	r0, #1
 8005556:	fa00 f202 	lsl.w	r2, r0, r2
 800555a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800555e:	bf00      	nop
 8005560:	370c      	adds	r7, #12
 8005562:	46bd      	mov	sp, r7
 8005564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005568:	4770      	bx	lr
 800556a:	bf00      	nop
 800556c:	e000e100 	.word	0xe000e100

08005570 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005570:	b480      	push	{r7}
 8005572:	b083      	sub	sp, #12
 8005574:	af00      	add	r7, sp, #0
 8005576:	4603      	mov	r3, r0
 8005578:	6039      	str	r1, [r7, #0]
 800557a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800557c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005580:	2b00      	cmp	r3, #0
 8005582:	db0a      	blt.n	800559a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	b2da      	uxtb	r2, r3
 8005588:	490c      	ldr	r1, [pc, #48]	@ (80055bc <__NVIC_SetPriority+0x4c>)
 800558a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800558e:	0112      	lsls	r2, r2, #4
 8005590:	b2d2      	uxtb	r2, r2
 8005592:	440b      	add	r3, r1
 8005594:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005598:	e00a      	b.n	80055b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	b2da      	uxtb	r2, r3
 800559e:	4908      	ldr	r1, [pc, #32]	@ (80055c0 <__NVIC_SetPriority+0x50>)
 80055a0:	79fb      	ldrb	r3, [r7, #7]
 80055a2:	f003 030f 	and.w	r3, r3, #15
 80055a6:	3b04      	subs	r3, #4
 80055a8:	0112      	lsls	r2, r2, #4
 80055aa:	b2d2      	uxtb	r2, r2
 80055ac:	440b      	add	r3, r1
 80055ae:	761a      	strb	r2, [r3, #24]
}
 80055b0:	bf00      	nop
 80055b2:	370c      	adds	r7, #12
 80055b4:	46bd      	mov	sp, r7
 80055b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ba:	4770      	bx	lr
 80055bc:	e000e100 	.word	0xe000e100
 80055c0:	e000ed00 	.word	0xe000ed00

080055c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b089      	sub	sp, #36	@ 0x24
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	60f8      	str	r0, [r7, #12]
 80055cc:	60b9      	str	r1, [r7, #8]
 80055ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	f003 0307 	and.w	r3, r3, #7
 80055d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80055d8:	69fb      	ldr	r3, [r7, #28]
 80055da:	f1c3 0307 	rsb	r3, r3, #7
 80055de:	2b04      	cmp	r3, #4
 80055e0:	bf28      	it	cs
 80055e2:	2304      	movcs	r3, #4
 80055e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80055e6:	69fb      	ldr	r3, [r7, #28]
 80055e8:	3304      	adds	r3, #4
 80055ea:	2b06      	cmp	r3, #6
 80055ec:	d902      	bls.n	80055f4 <NVIC_EncodePriority+0x30>
 80055ee:	69fb      	ldr	r3, [r7, #28]
 80055f0:	3b03      	subs	r3, #3
 80055f2:	e000      	b.n	80055f6 <NVIC_EncodePriority+0x32>
 80055f4:	2300      	movs	r3, #0
 80055f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055f8:	f04f 32ff 	mov.w	r2, #4294967295
 80055fc:	69bb      	ldr	r3, [r7, #24]
 80055fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005602:	43da      	mvns	r2, r3
 8005604:	68bb      	ldr	r3, [r7, #8]
 8005606:	401a      	ands	r2, r3
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800560c:	f04f 31ff 	mov.w	r1, #4294967295
 8005610:	697b      	ldr	r3, [r7, #20]
 8005612:	fa01 f303 	lsl.w	r3, r1, r3
 8005616:	43d9      	mvns	r1, r3
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800561c:	4313      	orrs	r3, r2
         );
}
 800561e:	4618      	mov	r0, r3
 8005620:	3724      	adds	r7, #36	@ 0x24
 8005622:	46bd      	mov	sp, r7
 8005624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005628:	4770      	bx	lr

0800562a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800562a:	b580      	push	{r7, lr}
 800562c:	b082      	sub	sp, #8
 800562e:	af00      	add	r7, sp, #0
 8005630:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f7ff ff4c 	bl	80054d0 <__NVIC_SetPriorityGrouping>
}
 8005638:	bf00      	nop
 800563a:	3708      	adds	r7, #8
 800563c:	46bd      	mov	sp, r7
 800563e:	bd80      	pop	{r7, pc}

08005640 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b086      	sub	sp, #24
 8005644:	af00      	add	r7, sp, #0
 8005646:	4603      	mov	r3, r0
 8005648:	60b9      	str	r1, [r7, #8]
 800564a:	607a      	str	r2, [r7, #4]
 800564c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800564e:	2300      	movs	r3, #0
 8005650:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005652:	f7ff ff61 	bl	8005518 <__NVIC_GetPriorityGrouping>
 8005656:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005658:	687a      	ldr	r2, [r7, #4]
 800565a:	68b9      	ldr	r1, [r7, #8]
 800565c:	6978      	ldr	r0, [r7, #20]
 800565e:	f7ff ffb1 	bl	80055c4 <NVIC_EncodePriority>
 8005662:	4602      	mov	r2, r0
 8005664:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005668:	4611      	mov	r1, r2
 800566a:	4618      	mov	r0, r3
 800566c:	f7ff ff80 	bl	8005570 <__NVIC_SetPriority>
}
 8005670:	bf00      	nop
 8005672:	3718      	adds	r7, #24
 8005674:	46bd      	mov	sp, r7
 8005676:	bd80      	pop	{r7, pc}

08005678 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b082      	sub	sp, #8
 800567c:	af00      	add	r7, sp, #0
 800567e:	4603      	mov	r3, r0
 8005680:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005686:	4618      	mov	r0, r3
 8005688:	f7ff ff54 	bl	8005534 <__NVIC_EnableIRQ>
}
 800568c:	bf00      	nop
 800568e:	3708      	adds	r7, #8
 8005690:	46bd      	mov	sp, r7
 8005692:	bd80      	pop	{r7, pc}

08005694 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b082      	sub	sp, #8
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d101      	bne.n	80056a6 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 80056a2:	2301      	movs	r3, #1
 80056a4:	e0ac      	b.n	8005800 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4618      	mov	r0, r3
 80056ac:	f000 f8b2 	bl	8005814 <DFSDM_GetChannelFromInstance>
 80056b0:	4603      	mov	r3, r0
 80056b2:	4a55      	ldr	r2, [pc, #340]	@ (8005808 <HAL_DFSDM_ChannelInit+0x174>)
 80056b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d001      	beq.n	80056c0 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 80056bc:	2301      	movs	r3, #1
 80056be:	e09f      	b.n	8005800 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 80056c0:	6878      	ldr	r0, [r7, #4]
 80056c2:	f7fe ff51 	bl	8004568 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 80056c6:	4b51      	ldr	r3, [pc, #324]	@ (800580c <HAL_DFSDM_ChannelInit+0x178>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	3301      	adds	r3, #1
 80056cc:	4a4f      	ldr	r2, [pc, #316]	@ (800580c <HAL_DFSDM_ChannelInit+0x178>)
 80056ce:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 80056d0:	4b4e      	ldr	r3, [pc, #312]	@ (800580c <HAL_DFSDM_ChannelInit+0x178>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d125      	bne.n	8005724 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80056d8:	4b4d      	ldr	r3, [pc, #308]	@ (8005810 <HAL_DFSDM_ChannelInit+0x17c>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a4c      	ldr	r2, [pc, #304]	@ (8005810 <HAL_DFSDM_ChannelInit+0x17c>)
 80056de:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80056e2:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80056e4:	4b4a      	ldr	r3, [pc, #296]	@ (8005810 <HAL_DFSDM_ChannelInit+0x17c>)
 80056e6:	681a      	ldr	r2, [r3, #0]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	689b      	ldr	r3, [r3, #8]
 80056ec:	4948      	ldr	r1, [pc, #288]	@ (8005810 <HAL_DFSDM_ChannelInit+0x17c>)
 80056ee:	4313      	orrs	r3, r2
 80056f0:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80056f2:	4b47      	ldr	r3, [pc, #284]	@ (8005810 <HAL_DFSDM_ChannelInit+0x17c>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	4a46      	ldr	r2, [pc, #280]	@ (8005810 <HAL_DFSDM_ChannelInit+0x17c>)
 80056f8:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 80056fc:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	791b      	ldrb	r3, [r3, #4]
 8005702:	2b01      	cmp	r3, #1
 8005704:	d108      	bne.n	8005718 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8005706:	4b42      	ldr	r3, [pc, #264]	@ (8005810 <HAL_DFSDM_ChannelInit+0x17c>)
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	68db      	ldr	r3, [r3, #12]
 800570e:	3b01      	subs	r3, #1
 8005710:	041b      	lsls	r3, r3, #16
 8005712:	493f      	ldr	r1, [pc, #252]	@ (8005810 <HAL_DFSDM_ChannelInit+0x17c>)
 8005714:	4313      	orrs	r3, r2
 8005716:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8005718:	4b3d      	ldr	r3, [pc, #244]	@ (8005810 <HAL_DFSDM_ChannelInit+0x17c>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a3c      	ldr	r2, [pc, #240]	@ (8005810 <HAL_DFSDM_ChannelInit+0x17c>)
 800571e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005722:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	681a      	ldr	r2, [r3, #0]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 8005732:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	6819      	ldr	r1, [r3, #0]
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8005742:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8005748:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	430a      	orrs	r2, r1
 8005750:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f022 020f 	bic.w	r2, r2, #15
 8005760:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	6819      	ldr	r1, [r3, #0]
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8005770:	431a      	orrs	r2, r3
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	430a      	orrs	r2, r1
 8005778:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	689a      	ldr	r2, [r3, #8]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 8005788:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	6899      	ldr	r1, [r3, #8]
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005798:	3b01      	subs	r3, #1
 800579a:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800579c:	431a      	orrs	r2, r3
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	430a      	orrs	r2, r1
 80057a4:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	685a      	ldr	r2, [r3, #4]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f002 0207 	and.w	r2, r2, #7
 80057b4:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	6859      	ldr	r1, [r3, #4]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057c0:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057c6:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80057c8:	431a      	orrs	r2, r3
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	430a      	orrs	r2, r1
 80057d0:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	681a      	ldr	r2, [r3, #0]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80057e0:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2201      	movs	r2, #1
 80057e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4618      	mov	r0, r3
 80057f0:	f000 f810 	bl	8005814 <DFSDM_GetChannelFromInstance>
 80057f4:	4602      	mov	r2, r0
 80057f6:	4904      	ldr	r1, [pc, #16]	@ (8005808 <HAL_DFSDM_ChannelInit+0x174>)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 80057fe:	2300      	movs	r3, #0
}
 8005800:	4618      	mov	r0, r3
 8005802:	3708      	adds	r7, #8
 8005804:	46bd      	mov	sp, r7
 8005806:	bd80      	pop	{r7, pc}
 8005808:	200036c0 	.word	0x200036c0
 800580c:	200036bc 	.word	0x200036bc
 8005810:	40016000 	.word	0x40016000

08005814 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8005814:	b480      	push	{r7}
 8005816:	b085      	sub	sp, #20
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	4a1c      	ldr	r2, [pc, #112]	@ (8005890 <DFSDM_GetChannelFromInstance+0x7c>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d102      	bne.n	800582a <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8005824:	2300      	movs	r3, #0
 8005826:	60fb      	str	r3, [r7, #12]
 8005828:	e02b      	b.n	8005882 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	4a19      	ldr	r2, [pc, #100]	@ (8005894 <DFSDM_GetChannelFromInstance+0x80>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d102      	bne.n	8005838 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8005832:	2301      	movs	r3, #1
 8005834:	60fb      	str	r3, [r7, #12]
 8005836:	e024      	b.n	8005882 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	4a17      	ldr	r2, [pc, #92]	@ (8005898 <DFSDM_GetChannelFromInstance+0x84>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d102      	bne.n	8005846 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8005840:	2302      	movs	r3, #2
 8005842:	60fb      	str	r3, [r7, #12]
 8005844:	e01d      	b.n	8005882 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	4a14      	ldr	r2, [pc, #80]	@ (800589c <DFSDM_GetChannelFromInstance+0x88>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d102      	bne.n	8005854 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 800584e:	2304      	movs	r3, #4
 8005850:	60fb      	str	r3, [r7, #12]
 8005852:	e016      	b.n	8005882 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	4a12      	ldr	r2, [pc, #72]	@ (80058a0 <DFSDM_GetChannelFromInstance+0x8c>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d102      	bne.n	8005862 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 800585c:	2305      	movs	r3, #5
 800585e:	60fb      	str	r3, [r7, #12]
 8005860:	e00f      	b.n	8005882 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	4a0f      	ldr	r2, [pc, #60]	@ (80058a4 <DFSDM_GetChannelFromInstance+0x90>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d102      	bne.n	8005870 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 800586a:	2306      	movs	r3, #6
 800586c:	60fb      	str	r3, [r7, #12]
 800586e:	e008      	b.n	8005882 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	4a0d      	ldr	r2, [pc, #52]	@ (80058a8 <DFSDM_GetChannelFromInstance+0x94>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d102      	bne.n	800587e <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8005878:	2307      	movs	r3, #7
 800587a:	60fb      	str	r3, [r7, #12]
 800587c:	e001      	b.n	8005882 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 800587e:	2303      	movs	r3, #3
 8005880:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8005882:	68fb      	ldr	r3, [r7, #12]
}
 8005884:	4618      	mov	r0, r3
 8005886:	3714      	adds	r7, #20
 8005888:	46bd      	mov	sp, r7
 800588a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588e:	4770      	bx	lr
 8005890:	40016000 	.word	0x40016000
 8005894:	40016020 	.word	0x40016020
 8005898:	40016040 	.word	0x40016040
 800589c:	40016080 	.word	0x40016080
 80058a0:	400160a0 	.word	0x400160a0
 80058a4:	400160c0 	.word	0x400160c0
 80058a8:	400160e0 	.word	0x400160e0

080058ac <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b083      	sub	sp, #12
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d101      	bne.n	80058be <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
 80058bc:	e031      	b.n	8005922 <HAL_DMA_Abort+0x76>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80058c4:	b2db      	uxtb	r3, r3
 80058c6:	2b02      	cmp	r3, #2
 80058c8:	d008      	beq.n	80058dc <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2204      	movs	r2, #4
 80058ce:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2200      	movs	r2, #0
 80058d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80058d8:	2301      	movs	r3, #1
 80058da:	e022      	b.n	8005922 <HAL_DMA_Abort+0x76>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	681a      	ldr	r2, [r3, #0]
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f022 0201 	bic.w	r2, r2, #1
 80058ea:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	681a      	ldr	r2, [r3, #0]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f022 020e 	bic.w	r2, r2, #14
 80058fa:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005900:	f003 021c 	and.w	r2, r3, #28
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005908:	2101      	movs	r1, #1
 800590a:	fa01 f202 	lsl.w	r2, r1, r2
 800590e:	605a      	str	r2, [r3, #4]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2201      	movs	r2, #1
 8005914:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2200      	movs	r2, #0
 800591c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8005920:	2300      	movs	r3, #0
}
 8005922:	4618      	mov	r0, r3
 8005924:	370c      	adds	r7, #12
 8005926:	46bd      	mov	sp, r7
 8005928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592c:	4770      	bx	lr

0800592e <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800592e:	b580      	push	{r7, lr}
 8005930:	b084      	sub	sp, #16
 8005932:	af00      	add	r7, sp, #0
 8005934:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005936:	2300      	movs	r3, #0
 8005938:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005940:	b2db      	uxtb	r3, r3
 8005942:	2b02      	cmp	r3, #2
 8005944:	d005      	beq.n	8005952 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2204      	movs	r2, #4
 800594a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800594c:	2301      	movs	r3, #1
 800594e:	73fb      	strb	r3, [r7, #15]
 8005950:	e029      	b.n	80059a6 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	681a      	ldr	r2, [r3, #0]
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f022 0201 	bic.w	r2, r2, #1
 8005960:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	681a      	ldr	r2, [r3, #0]
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f022 020e 	bic.w	r2, r2, #14
 8005970:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005976:	f003 021c 	and.w	r2, r3, #28
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800597e:	2101      	movs	r1, #1
 8005980:	fa01 f202 	lsl.w	r2, r1, r2
 8005984:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2201      	movs	r2, #1
 800598a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2200      	movs	r2, #0
 8005992:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800599a:	2b00      	cmp	r3, #0
 800599c:	d003      	beq.n	80059a6 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	4798      	blx	r3
    }
  }
  return status;
 80059a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80059a8:	4618      	mov	r0, r3
 80059aa:	3710      	adds	r7, #16
 80059ac:	46bd      	mov	sp, r7
 80059ae:	bd80      	pop	{r7, pc}

080059b0 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80059b0:	b480      	push	{r7}
 80059b2:	b087      	sub	sp, #28
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	60f8      	str	r0, [r7, #12]
 80059b8:	460b      	mov	r3, r1
 80059ba:	607a      	str	r2, [r7, #4]
 80059bc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80059be:	2300      	movs	r3, #0
 80059c0:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 80059c2:	7afb      	ldrb	r3, [r7, #11]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d103      	bne.n	80059d0 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	687a      	ldr	r2, [r7, #4]
 80059cc:	605a      	str	r2, [r3, #4]
      break;
 80059ce:	e002      	b.n	80059d6 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 80059d0:	2301      	movs	r3, #1
 80059d2:	75fb      	strb	r3, [r7, #23]
      break;
 80059d4:	bf00      	nop
  }

  return status;
 80059d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80059d8:	4618      	mov	r0, r3
 80059da:	371c      	adds	r7, #28
 80059dc:	46bd      	mov	sp, r7
 80059de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e2:	4770      	bx	lr

080059e4 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80059e4:	b480      	push	{r7}
 80059e6:	b083      	sub	sp, #12
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
 80059ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d101      	bne.n	80059f8 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80059f4:	2301      	movs	r3, #1
 80059f6:	e003      	b.n	8005a00 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	683a      	ldr	r2, [r7, #0]
 80059fc:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80059fe:	2300      	movs	r3, #0
  }
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	370c      	adds	r7, #12
 8005a04:	46bd      	mov	sp, r7
 8005a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0a:	4770      	bx	lr

08005a0c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b086      	sub	sp, #24
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	0c1b      	lsrs	r3, r3, #16
 8005a1a:	f003 0301 	and.w	r3, r3, #1
 8005a1e:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f003 031f 	and.w	r3, r3, #31
 8005a28:	2201      	movs	r2, #1
 8005a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a2e:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	015a      	lsls	r2, r3, #5
 8005a34:	4b0c      	ldr	r3, [pc, #48]	@ (8005a68 <HAL_EXTI_IRQHandler+0x5c>)
 8005a36:	4413      	add	r3, r2
 8005a38:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	693a      	ldr	r2, [r7, #16]
 8005a40:	4013      	ands	r3, r2
 8005a42:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d009      	beq.n	8005a5e <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	693a      	ldr	r2, [r7, #16]
 8005a4e:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d002      	beq.n	8005a5e <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	4798      	blx	r3
    }
  }
}
 8005a5e:	bf00      	nop
 8005a60:	3718      	adds	r7, #24
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}
 8005a66:	bf00      	nop
 8005a68:	40010414 	.word	0x40010414

08005a6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b087      	sub	sp, #28
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
 8005a74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005a76:	2300      	movs	r3, #0
 8005a78:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005a7a:	e17f      	b.n	8005d7c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	681a      	ldr	r2, [r3, #0]
 8005a80:	2101      	movs	r1, #1
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	fa01 f303 	lsl.w	r3, r1, r3
 8005a88:	4013      	ands	r3, r2
 8005a8a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	f000 8171 	beq.w	8005d76 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	f003 0303 	and.w	r3, r3, #3
 8005a9c:	2b01      	cmp	r3, #1
 8005a9e:	d005      	beq.n	8005aac <HAL_GPIO_Init+0x40>
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	f003 0303 	and.w	r3, r3, #3
 8005aa8:	2b02      	cmp	r3, #2
 8005aaa:	d130      	bne.n	8005b0e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	689b      	ldr	r3, [r3, #8]
 8005ab0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005ab2:	697b      	ldr	r3, [r7, #20]
 8005ab4:	005b      	lsls	r3, r3, #1
 8005ab6:	2203      	movs	r2, #3
 8005ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8005abc:	43db      	mvns	r3, r3
 8005abe:	693a      	ldr	r2, [r7, #16]
 8005ac0:	4013      	ands	r3, r2
 8005ac2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	68da      	ldr	r2, [r3, #12]
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	005b      	lsls	r3, r3, #1
 8005acc:	fa02 f303 	lsl.w	r3, r2, r3
 8005ad0:	693a      	ldr	r2, [r7, #16]
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	693a      	ldr	r2, [r7, #16]
 8005ada:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	685b      	ldr	r3, [r3, #4]
 8005ae0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8005aea:	43db      	mvns	r3, r3
 8005aec:	693a      	ldr	r2, [r7, #16]
 8005aee:	4013      	ands	r3, r2
 8005af0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	091b      	lsrs	r3, r3, #4
 8005af8:	f003 0201 	and.w	r2, r3, #1
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	fa02 f303 	lsl.w	r3, r2, r3
 8005b02:	693a      	ldr	r2, [r7, #16]
 8005b04:	4313      	orrs	r3, r2
 8005b06:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	693a      	ldr	r2, [r7, #16]
 8005b0c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	f003 0303 	and.w	r3, r3, #3
 8005b16:	2b03      	cmp	r3, #3
 8005b18:	d118      	bne.n	8005b4c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b1e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8005b20:	2201      	movs	r2, #1
 8005b22:	697b      	ldr	r3, [r7, #20]
 8005b24:	fa02 f303 	lsl.w	r3, r2, r3
 8005b28:	43db      	mvns	r3, r3
 8005b2a:	693a      	ldr	r2, [r7, #16]
 8005b2c:	4013      	ands	r3, r2
 8005b2e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	08db      	lsrs	r3, r3, #3
 8005b36:	f003 0201 	and.w	r2, r3, #1
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b40:	693a      	ldr	r2, [r7, #16]
 8005b42:	4313      	orrs	r3, r2
 8005b44:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	693a      	ldr	r2, [r7, #16]
 8005b4a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	685b      	ldr	r3, [r3, #4]
 8005b50:	f003 0303 	and.w	r3, r3, #3
 8005b54:	2b03      	cmp	r3, #3
 8005b56:	d017      	beq.n	8005b88 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	68db      	ldr	r3, [r3, #12]
 8005b5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005b5e:	697b      	ldr	r3, [r7, #20]
 8005b60:	005b      	lsls	r3, r3, #1
 8005b62:	2203      	movs	r2, #3
 8005b64:	fa02 f303 	lsl.w	r3, r2, r3
 8005b68:	43db      	mvns	r3, r3
 8005b6a:	693a      	ldr	r2, [r7, #16]
 8005b6c:	4013      	ands	r3, r2
 8005b6e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	689a      	ldr	r2, [r3, #8]
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	005b      	lsls	r3, r3, #1
 8005b78:	fa02 f303 	lsl.w	r3, r2, r3
 8005b7c:	693a      	ldr	r2, [r7, #16]
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	693a      	ldr	r2, [r7, #16]
 8005b86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	f003 0303 	and.w	r3, r3, #3
 8005b90:	2b02      	cmp	r3, #2
 8005b92:	d123      	bne.n	8005bdc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	08da      	lsrs	r2, r3, #3
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	3208      	adds	r2, #8
 8005b9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ba0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8005ba2:	697b      	ldr	r3, [r7, #20]
 8005ba4:	f003 0307 	and.w	r3, r3, #7
 8005ba8:	009b      	lsls	r3, r3, #2
 8005baa:	220f      	movs	r2, #15
 8005bac:	fa02 f303 	lsl.w	r3, r2, r3
 8005bb0:	43db      	mvns	r3, r3
 8005bb2:	693a      	ldr	r2, [r7, #16]
 8005bb4:	4013      	ands	r3, r2
 8005bb6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	691a      	ldr	r2, [r3, #16]
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	f003 0307 	and.w	r3, r3, #7
 8005bc2:	009b      	lsls	r3, r3, #2
 8005bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8005bc8:	693a      	ldr	r2, [r7, #16]
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	08da      	lsrs	r2, r3, #3
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	3208      	adds	r2, #8
 8005bd6:	6939      	ldr	r1, [r7, #16]
 8005bd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005be2:	697b      	ldr	r3, [r7, #20]
 8005be4:	005b      	lsls	r3, r3, #1
 8005be6:	2203      	movs	r2, #3
 8005be8:	fa02 f303 	lsl.w	r3, r2, r3
 8005bec:	43db      	mvns	r3, r3
 8005bee:	693a      	ldr	r2, [r7, #16]
 8005bf0:	4013      	ands	r3, r2
 8005bf2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	f003 0203 	and.w	r2, r3, #3
 8005bfc:	697b      	ldr	r3, [r7, #20]
 8005bfe:	005b      	lsls	r3, r3, #1
 8005c00:	fa02 f303 	lsl.w	r3, r2, r3
 8005c04:	693a      	ldr	r2, [r7, #16]
 8005c06:	4313      	orrs	r3, r2
 8005c08:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	693a      	ldr	r2, [r7, #16]
 8005c0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	f000 80ac 	beq.w	8005d76 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c1e:	4b5f      	ldr	r3, [pc, #380]	@ (8005d9c <HAL_GPIO_Init+0x330>)
 8005c20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c22:	4a5e      	ldr	r2, [pc, #376]	@ (8005d9c <HAL_GPIO_Init+0x330>)
 8005c24:	f043 0301 	orr.w	r3, r3, #1
 8005c28:	6613      	str	r3, [r2, #96]	@ 0x60
 8005c2a:	4b5c      	ldr	r3, [pc, #368]	@ (8005d9c <HAL_GPIO_Init+0x330>)
 8005c2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c2e:	f003 0301 	and.w	r3, r3, #1
 8005c32:	60bb      	str	r3, [r7, #8]
 8005c34:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005c36:	4a5a      	ldr	r2, [pc, #360]	@ (8005da0 <HAL_GPIO_Init+0x334>)
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	089b      	lsrs	r3, r3, #2
 8005c3c:	3302      	adds	r3, #2
 8005c3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c42:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005c44:	697b      	ldr	r3, [r7, #20]
 8005c46:	f003 0303 	and.w	r3, r3, #3
 8005c4a:	009b      	lsls	r3, r3, #2
 8005c4c:	220f      	movs	r2, #15
 8005c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c52:	43db      	mvns	r3, r3
 8005c54:	693a      	ldr	r2, [r7, #16]
 8005c56:	4013      	ands	r3, r2
 8005c58:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005c60:	d025      	beq.n	8005cae <HAL_GPIO_Init+0x242>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	4a4f      	ldr	r2, [pc, #316]	@ (8005da4 <HAL_GPIO_Init+0x338>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d01f      	beq.n	8005caa <HAL_GPIO_Init+0x23e>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	4a4e      	ldr	r2, [pc, #312]	@ (8005da8 <HAL_GPIO_Init+0x33c>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d019      	beq.n	8005ca6 <HAL_GPIO_Init+0x23a>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	4a4d      	ldr	r2, [pc, #308]	@ (8005dac <HAL_GPIO_Init+0x340>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d013      	beq.n	8005ca2 <HAL_GPIO_Init+0x236>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	4a4c      	ldr	r2, [pc, #304]	@ (8005db0 <HAL_GPIO_Init+0x344>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d00d      	beq.n	8005c9e <HAL_GPIO_Init+0x232>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	4a4b      	ldr	r2, [pc, #300]	@ (8005db4 <HAL_GPIO_Init+0x348>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d007      	beq.n	8005c9a <HAL_GPIO_Init+0x22e>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	4a4a      	ldr	r2, [pc, #296]	@ (8005db8 <HAL_GPIO_Init+0x34c>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d101      	bne.n	8005c96 <HAL_GPIO_Init+0x22a>
 8005c92:	2306      	movs	r3, #6
 8005c94:	e00c      	b.n	8005cb0 <HAL_GPIO_Init+0x244>
 8005c96:	2307      	movs	r3, #7
 8005c98:	e00a      	b.n	8005cb0 <HAL_GPIO_Init+0x244>
 8005c9a:	2305      	movs	r3, #5
 8005c9c:	e008      	b.n	8005cb0 <HAL_GPIO_Init+0x244>
 8005c9e:	2304      	movs	r3, #4
 8005ca0:	e006      	b.n	8005cb0 <HAL_GPIO_Init+0x244>
 8005ca2:	2303      	movs	r3, #3
 8005ca4:	e004      	b.n	8005cb0 <HAL_GPIO_Init+0x244>
 8005ca6:	2302      	movs	r3, #2
 8005ca8:	e002      	b.n	8005cb0 <HAL_GPIO_Init+0x244>
 8005caa:	2301      	movs	r3, #1
 8005cac:	e000      	b.n	8005cb0 <HAL_GPIO_Init+0x244>
 8005cae:	2300      	movs	r3, #0
 8005cb0:	697a      	ldr	r2, [r7, #20]
 8005cb2:	f002 0203 	and.w	r2, r2, #3
 8005cb6:	0092      	lsls	r2, r2, #2
 8005cb8:	4093      	lsls	r3, r2
 8005cba:	693a      	ldr	r2, [r7, #16]
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005cc0:	4937      	ldr	r1, [pc, #220]	@ (8005da0 <HAL_GPIO_Init+0x334>)
 8005cc2:	697b      	ldr	r3, [r7, #20]
 8005cc4:	089b      	lsrs	r3, r3, #2
 8005cc6:	3302      	adds	r3, #2
 8005cc8:	693a      	ldr	r2, [r7, #16]
 8005cca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005cce:	4b3b      	ldr	r3, [pc, #236]	@ (8005dbc <HAL_GPIO_Init+0x350>)
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	43db      	mvns	r3, r3
 8005cd8:	693a      	ldr	r2, [r7, #16]
 8005cda:	4013      	ands	r3, r2
 8005cdc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	685b      	ldr	r3, [r3, #4]
 8005ce2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d003      	beq.n	8005cf2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8005cea:	693a      	ldr	r2, [r7, #16]
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005cf2:	4a32      	ldr	r2, [pc, #200]	@ (8005dbc <HAL_GPIO_Init+0x350>)
 8005cf4:	693b      	ldr	r3, [r7, #16]
 8005cf6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005cf8:	4b30      	ldr	r3, [pc, #192]	@ (8005dbc <HAL_GPIO_Init+0x350>)
 8005cfa:	68db      	ldr	r3, [r3, #12]
 8005cfc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	43db      	mvns	r3, r3
 8005d02:	693a      	ldr	r2, [r7, #16]
 8005d04:	4013      	ands	r3, r2
 8005d06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d003      	beq.n	8005d1c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8005d14:	693a      	ldr	r2, [r7, #16]
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005d1c:	4a27      	ldr	r2, [pc, #156]	@ (8005dbc <HAL_GPIO_Init+0x350>)
 8005d1e:	693b      	ldr	r3, [r7, #16]
 8005d20:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005d22:	4b26      	ldr	r3, [pc, #152]	@ (8005dbc <HAL_GPIO_Init+0x350>)
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	43db      	mvns	r3, r3
 8005d2c:	693a      	ldr	r2, [r7, #16]
 8005d2e:	4013      	ands	r3, r2
 8005d30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d003      	beq.n	8005d46 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8005d3e:	693a      	ldr	r2, [r7, #16]
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005d46:	4a1d      	ldr	r2, [pc, #116]	@ (8005dbc <HAL_GPIO_Init+0x350>)
 8005d48:	693b      	ldr	r3, [r7, #16]
 8005d4a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005d4c:	4b1b      	ldr	r3, [pc, #108]	@ (8005dbc <HAL_GPIO_Init+0x350>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	43db      	mvns	r3, r3
 8005d56:	693a      	ldr	r2, [r7, #16]
 8005d58:	4013      	ands	r3, r2
 8005d5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d003      	beq.n	8005d70 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8005d68:	693a      	ldr	r2, [r7, #16]
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005d70:	4a12      	ldr	r2, [pc, #72]	@ (8005dbc <HAL_GPIO_Init+0x350>)
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005d76:	697b      	ldr	r3, [r7, #20]
 8005d78:	3301      	adds	r3, #1
 8005d7a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	fa22 f303 	lsr.w	r3, r2, r3
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	f47f ae78 	bne.w	8005a7c <HAL_GPIO_Init+0x10>
  }
}
 8005d8c:	bf00      	nop
 8005d8e:	bf00      	nop
 8005d90:	371c      	adds	r7, #28
 8005d92:	46bd      	mov	sp, r7
 8005d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d98:	4770      	bx	lr
 8005d9a:	bf00      	nop
 8005d9c:	40021000 	.word	0x40021000
 8005da0:	40010000 	.word	0x40010000
 8005da4:	48000400 	.word	0x48000400
 8005da8:	48000800 	.word	0x48000800
 8005dac:	48000c00 	.word	0x48000c00
 8005db0:	48001000 	.word	0x48001000
 8005db4:	48001400 	.word	0x48001400
 8005db8:	48001800 	.word	0x48001800
 8005dbc:	40010400 	.word	0x40010400

08005dc0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b087      	sub	sp, #28
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
 8005dc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005dca:	2300      	movs	r3, #0
 8005dcc:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8005dce:	e0cd      	b.n	8005f6c <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005dd0:	2201      	movs	r2, #1
 8005dd2:	697b      	ldr	r3, [r7, #20]
 8005dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8005dd8:	683a      	ldr	r2, [r7, #0]
 8005dda:	4013      	ands	r3, r2
 8005ddc:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8005dde:	693b      	ldr	r3, [r7, #16]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	f000 80c0 	beq.w	8005f66 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8005de6:	4a68      	ldr	r2, [pc, #416]	@ (8005f88 <HAL_GPIO_DeInit+0x1c8>)
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	089b      	lsrs	r3, r3, #2
 8005dec:	3302      	adds	r3, #2
 8005dee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005df2:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	f003 0303 	and.w	r3, r3, #3
 8005dfa:	009b      	lsls	r3, r3, #2
 8005dfc:	220f      	movs	r2, #15
 8005dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8005e02:	68fa      	ldr	r2, [r7, #12]
 8005e04:	4013      	ands	r3, r2
 8005e06:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005e0e:	d025      	beq.n	8005e5c <HAL_GPIO_DeInit+0x9c>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	4a5e      	ldr	r2, [pc, #376]	@ (8005f8c <HAL_GPIO_DeInit+0x1cc>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d01f      	beq.n	8005e58 <HAL_GPIO_DeInit+0x98>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	4a5d      	ldr	r2, [pc, #372]	@ (8005f90 <HAL_GPIO_DeInit+0x1d0>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d019      	beq.n	8005e54 <HAL_GPIO_DeInit+0x94>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	4a5c      	ldr	r2, [pc, #368]	@ (8005f94 <HAL_GPIO_DeInit+0x1d4>)
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d013      	beq.n	8005e50 <HAL_GPIO_DeInit+0x90>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	4a5b      	ldr	r2, [pc, #364]	@ (8005f98 <HAL_GPIO_DeInit+0x1d8>)
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d00d      	beq.n	8005e4c <HAL_GPIO_DeInit+0x8c>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	4a5a      	ldr	r2, [pc, #360]	@ (8005f9c <HAL_GPIO_DeInit+0x1dc>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d007      	beq.n	8005e48 <HAL_GPIO_DeInit+0x88>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	4a59      	ldr	r2, [pc, #356]	@ (8005fa0 <HAL_GPIO_DeInit+0x1e0>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d101      	bne.n	8005e44 <HAL_GPIO_DeInit+0x84>
 8005e40:	2306      	movs	r3, #6
 8005e42:	e00c      	b.n	8005e5e <HAL_GPIO_DeInit+0x9e>
 8005e44:	2307      	movs	r3, #7
 8005e46:	e00a      	b.n	8005e5e <HAL_GPIO_DeInit+0x9e>
 8005e48:	2305      	movs	r3, #5
 8005e4a:	e008      	b.n	8005e5e <HAL_GPIO_DeInit+0x9e>
 8005e4c:	2304      	movs	r3, #4
 8005e4e:	e006      	b.n	8005e5e <HAL_GPIO_DeInit+0x9e>
 8005e50:	2303      	movs	r3, #3
 8005e52:	e004      	b.n	8005e5e <HAL_GPIO_DeInit+0x9e>
 8005e54:	2302      	movs	r3, #2
 8005e56:	e002      	b.n	8005e5e <HAL_GPIO_DeInit+0x9e>
 8005e58:	2301      	movs	r3, #1
 8005e5a:	e000      	b.n	8005e5e <HAL_GPIO_DeInit+0x9e>
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	697a      	ldr	r2, [r7, #20]
 8005e60:	f002 0203 	and.w	r2, r2, #3
 8005e64:	0092      	lsls	r2, r2, #2
 8005e66:	4093      	lsls	r3, r2
 8005e68:	68fa      	ldr	r2, [r7, #12]
 8005e6a:	429a      	cmp	r2, r3
 8005e6c:	d132      	bne.n	8005ed4 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8005e6e:	4b4d      	ldr	r3, [pc, #308]	@ (8005fa4 <HAL_GPIO_DeInit+0x1e4>)
 8005e70:	681a      	ldr	r2, [r3, #0]
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	43db      	mvns	r3, r3
 8005e76:	494b      	ldr	r1, [pc, #300]	@ (8005fa4 <HAL_GPIO_DeInit+0x1e4>)
 8005e78:	4013      	ands	r3, r2
 8005e7a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8005e7c:	4b49      	ldr	r3, [pc, #292]	@ (8005fa4 <HAL_GPIO_DeInit+0x1e4>)
 8005e7e:	685a      	ldr	r2, [r3, #4]
 8005e80:	693b      	ldr	r3, [r7, #16]
 8005e82:	43db      	mvns	r3, r3
 8005e84:	4947      	ldr	r1, [pc, #284]	@ (8005fa4 <HAL_GPIO_DeInit+0x1e4>)
 8005e86:	4013      	ands	r3, r2
 8005e88:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8005e8a:	4b46      	ldr	r3, [pc, #280]	@ (8005fa4 <HAL_GPIO_DeInit+0x1e4>)
 8005e8c:	68da      	ldr	r2, [r3, #12]
 8005e8e:	693b      	ldr	r3, [r7, #16]
 8005e90:	43db      	mvns	r3, r3
 8005e92:	4944      	ldr	r1, [pc, #272]	@ (8005fa4 <HAL_GPIO_DeInit+0x1e4>)
 8005e94:	4013      	ands	r3, r2
 8005e96:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8005e98:	4b42      	ldr	r3, [pc, #264]	@ (8005fa4 <HAL_GPIO_DeInit+0x1e4>)
 8005e9a:	689a      	ldr	r2, [r3, #8]
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	43db      	mvns	r3, r3
 8005ea0:	4940      	ldr	r1, [pc, #256]	@ (8005fa4 <HAL_GPIO_DeInit+0x1e4>)
 8005ea2:	4013      	ands	r3, r2
 8005ea4:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	f003 0303 	and.w	r3, r3, #3
 8005eac:	009b      	lsls	r3, r3, #2
 8005eae:	220f      	movs	r2, #15
 8005eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8005eb4:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8005eb6:	4a34      	ldr	r2, [pc, #208]	@ (8005f88 <HAL_GPIO_DeInit+0x1c8>)
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	089b      	lsrs	r3, r3, #2
 8005ebc:	3302      	adds	r3, #2
 8005ebe:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	43da      	mvns	r2, r3
 8005ec6:	4830      	ldr	r0, [pc, #192]	@ (8005f88 <HAL_GPIO_DeInit+0x1c8>)
 8005ec8:	697b      	ldr	r3, [r7, #20]
 8005eca:	089b      	lsrs	r3, r3, #2
 8005ecc:	400a      	ands	r2, r1
 8005ece:	3302      	adds	r3, #2
 8005ed0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681a      	ldr	r2, [r3, #0]
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	005b      	lsls	r3, r3, #1
 8005edc:	2103      	movs	r1, #3
 8005ede:	fa01 f303 	lsl.w	r3, r1, r3
 8005ee2:	431a      	orrs	r2, r3
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFul << ((position & 0x07u) * 4u)) ;
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	08da      	lsrs	r2, r3, #3
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	3208      	adds	r2, #8
 8005ef0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	f003 0307 	and.w	r3, r3, #7
 8005efa:	009b      	lsls	r3, r3, #2
 8005efc:	220f      	movs	r2, #15
 8005efe:	fa02 f303 	lsl.w	r3, r2, r3
 8005f02:	43db      	mvns	r3, r3
 8005f04:	697a      	ldr	r2, [r7, #20]
 8005f06:	08d2      	lsrs	r2, r2, #3
 8005f08:	4019      	ands	r1, r3
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	3208      	adds	r2, #8
 8005f0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	689a      	ldr	r2, [r3, #8]
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	005b      	lsls	r3, r3, #1
 8005f1a:	2103      	movs	r1, #3
 8005f1c:	fa01 f303 	lsl.w	r3, r1, r3
 8005f20:	43db      	mvns	r3, r3
 8005f22:	401a      	ands	r2, r3
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	685a      	ldr	r2, [r3, #4]
 8005f2c:	2101      	movs	r1, #1
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	fa01 f303 	lsl.w	r3, r1, r3
 8005f34:	43db      	mvns	r3, r3
 8005f36:	401a      	ands	r2, r3
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	68da      	ldr	r2, [r3, #12]
 8005f40:	697b      	ldr	r3, [r7, #20]
 8005f42:	005b      	lsls	r3, r3, #1
 8005f44:	2103      	movs	r1, #3
 8005f46:	fa01 f303 	lsl.w	r3, r1, r3
 8005f4a:	43db      	mvns	r3, r3
 8005f4c:	401a      	ands	r2, r3
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f56:	2101      	movs	r1, #1
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8005f5e:	43db      	mvns	r3, r3
 8005f60:	401a      	ands	r2, r3
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	3301      	adds	r3, #1
 8005f6a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8005f6c:	683a      	ldr	r2, [r7, #0]
 8005f6e:	697b      	ldr	r3, [r7, #20]
 8005f70:	fa22 f303 	lsr.w	r3, r2, r3
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	f47f af2b 	bne.w	8005dd0 <HAL_GPIO_DeInit+0x10>
  }
}
 8005f7a:	bf00      	nop
 8005f7c:	bf00      	nop
 8005f7e:	371c      	adds	r7, #28
 8005f80:	46bd      	mov	sp, r7
 8005f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f86:	4770      	bx	lr
 8005f88:	40010000 	.word	0x40010000
 8005f8c:	48000400 	.word	0x48000400
 8005f90:	48000800 	.word	0x48000800
 8005f94:	48000c00 	.word	0x48000c00
 8005f98:	48001000 	.word	0x48001000
 8005f9c:	48001400 	.word	0x48001400
 8005fa0:	48001800 	.word	0x48001800
 8005fa4:	40010400 	.word	0x40010400

08005fa8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b085      	sub	sp, #20
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
 8005fb0:	460b      	mov	r3, r1
 8005fb2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	691a      	ldr	r2, [r3, #16]
 8005fb8:	887b      	ldrh	r3, [r7, #2]
 8005fba:	4013      	ands	r3, r2
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d002      	beq.n	8005fc6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	73fb      	strb	r3, [r7, #15]
 8005fc4:	e001      	b.n	8005fca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005fca:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fcc:	4618      	mov	r0, r3
 8005fce:	3714      	adds	r7, #20
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd6:	4770      	bx	lr

08005fd8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005fd8:	b480      	push	{r7}
 8005fda:	b083      	sub	sp, #12
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
 8005fe0:	460b      	mov	r3, r1
 8005fe2:	807b      	strh	r3, [r7, #2]
 8005fe4:	4613      	mov	r3, r2
 8005fe6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005fe8:	787b      	ldrb	r3, [r7, #1]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d003      	beq.n	8005ff6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005fee:	887a      	ldrh	r2, [r7, #2]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005ff4:	e002      	b.n	8005ffc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005ff6:	887a      	ldrh	r2, [r7, #2]
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005ffc:	bf00      	nop
 8005ffe:	370c      	adds	r7, #12
 8006000:	46bd      	mov	sp, r7
 8006002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006006:	4770      	bx	lr

08006008 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006008:	b480      	push	{r7}
 800600a:	b085      	sub	sp, #20
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
 8006010:	460b      	mov	r3, r1
 8006012:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	695b      	ldr	r3, [r3, #20]
 8006018:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800601a:	887a      	ldrh	r2, [r7, #2]
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	4013      	ands	r3, r2
 8006020:	041a      	lsls	r2, r3, #16
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	43d9      	mvns	r1, r3
 8006026:	887b      	ldrh	r3, [r7, #2]
 8006028:	400b      	ands	r3, r1
 800602a:	431a      	orrs	r2, r3
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	619a      	str	r2, [r3, #24]
}
 8006030:	bf00      	nop
 8006032:	3714      	adds	r7, #20
 8006034:	46bd      	mov	sp, r7
 8006036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603a:	4770      	bx	lr

0800603c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b082      	sub	sp, #8
 8006040:	af00      	add	r7, sp, #0
 8006042:	4603      	mov	r3, r0
 8006044:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006046:	4b08      	ldr	r3, [pc, #32]	@ (8006068 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006048:	695a      	ldr	r2, [r3, #20]
 800604a:	88fb      	ldrh	r3, [r7, #6]
 800604c:	4013      	ands	r3, r2
 800604e:	2b00      	cmp	r3, #0
 8006050:	d006      	beq.n	8006060 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006052:	4a05      	ldr	r2, [pc, #20]	@ (8006068 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006054:	88fb      	ldrh	r3, [r7, #6]
 8006056:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006058:	88fb      	ldrh	r3, [r7, #6]
 800605a:	4618      	mov	r0, r3
 800605c:	f7fd f9dc 	bl	8003418 <HAL_GPIO_EXTI_Callback>
  }
}
 8006060:	bf00      	nop
 8006062:	3708      	adds	r7, #8
 8006064:	46bd      	mov	sp, r7
 8006066:	bd80      	pop	{r7, pc}
 8006068:	40010400 	.word	0x40010400

0800606c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b082      	sub	sp, #8
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d101      	bne.n	800607e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	e08d      	b.n	800619a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006084:	b2db      	uxtb	r3, r3
 8006086:	2b00      	cmp	r3, #0
 8006088:	d106      	bne.n	8006098 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2200      	movs	r2, #0
 800608e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006092:	6878      	ldr	r0, [r7, #4]
 8006094:	f7fe facc 	bl	8004630 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2224      	movs	r2, #36	@ 0x24
 800609c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	681a      	ldr	r2, [r3, #0]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f022 0201 	bic.w	r2, r2, #1
 80060ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	685a      	ldr	r2, [r3, #4]
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80060bc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	689a      	ldr	r2, [r3, #8]
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80060cc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	68db      	ldr	r3, [r3, #12]
 80060d2:	2b01      	cmp	r3, #1
 80060d4:	d107      	bne.n	80060e6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	689a      	ldr	r2, [r3, #8]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80060e2:	609a      	str	r2, [r3, #8]
 80060e4:	e006      	b.n	80060f4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	689a      	ldr	r2, [r3, #8]
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80060f2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	68db      	ldr	r3, [r3, #12]
 80060f8:	2b02      	cmp	r3, #2
 80060fa:	d108      	bne.n	800610e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	685a      	ldr	r2, [r3, #4]
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800610a:	605a      	str	r2, [r3, #4]
 800610c:	e007      	b.n	800611e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	685a      	ldr	r2, [r3, #4]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800611c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	685b      	ldr	r3, [r3, #4]
 8006124:	687a      	ldr	r2, [r7, #4]
 8006126:	6812      	ldr	r2, [r2, #0]
 8006128:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800612c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006130:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	68da      	ldr	r2, [r3, #12]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006140:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	691a      	ldr	r2, [r3, #16]
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	695b      	ldr	r3, [r3, #20]
 800614a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	699b      	ldr	r3, [r3, #24]
 8006152:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	430a      	orrs	r2, r1
 800615a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	69d9      	ldr	r1, [r3, #28]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6a1a      	ldr	r2, [r3, #32]
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	430a      	orrs	r2, r1
 800616a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	681a      	ldr	r2, [r3, #0]
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f042 0201 	orr.w	r2, r2, #1
 800617a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2200      	movs	r2, #0
 8006180:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2220      	movs	r2, #32
 8006186:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2200      	movs	r2, #0
 800618e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2200      	movs	r2, #0
 8006194:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006198:	2300      	movs	r3, #0
}
 800619a:	4618      	mov	r0, r3
 800619c:	3708      	adds	r7, #8
 800619e:	46bd      	mov	sp, r7
 80061a0:	bd80      	pop	{r7, pc}

080061a2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80061a2:	b480      	push	{r7}
 80061a4:	b083      	sub	sp, #12
 80061a6:	af00      	add	r7, sp, #0
 80061a8:	6078      	str	r0, [r7, #4]
 80061aa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80061b2:	b2db      	uxtb	r3, r3
 80061b4:	2b20      	cmp	r3, #32
 80061b6:	d138      	bne.n	800622a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80061be:	2b01      	cmp	r3, #1
 80061c0:	d101      	bne.n	80061c6 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80061c2:	2302      	movs	r3, #2
 80061c4:	e032      	b.n	800622c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2201      	movs	r2, #1
 80061ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2224      	movs	r2, #36	@ 0x24
 80061d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	681a      	ldr	r2, [r3, #0]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f022 0201 	bic.w	r2, r2, #1
 80061e4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	681a      	ldr	r2, [r3, #0]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80061f4:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	6819      	ldr	r1, [r3, #0]
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	683a      	ldr	r2, [r7, #0]
 8006202:	430a      	orrs	r2, r1
 8006204:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	681a      	ldr	r2, [r3, #0]
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f042 0201 	orr.w	r2, r2, #1
 8006214:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2220      	movs	r2, #32
 800621a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2200      	movs	r2, #0
 8006222:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006226:	2300      	movs	r3, #0
 8006228:	e000      	b.n	800622c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800622a:	2302      	movs	r3, #2
  }
}
 800622c:	4618      	mov	r0, r3
 800622e:	370c      	adds	r7, #12
 8006230:	46bd      	mov	sp, r7
 8006232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006236:	4770      	bx	lr

08006238 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006238:	b480      	push	{r7}
 800623a:	b085      	sub	sp, #20
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
 8006240:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006248:	b2db      	uxtb	r3, r3
 800624a:	2b20      	cmp	r3, #32
 800624c:	d139      	bne.n	80062c2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006254:	2b01      	cmp	r3, #1
 8006256:	d101      	bne.n	800625c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006258:	2302      	movs	r3, #2
 800625a:	e033      	b.n	80062c4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2201      	movs	r2, #1
 8006260:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2224      	movs	r2, #36	@ 0x24
 8006268:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	681a      	ldr	r2, [r3, #0]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f022 0201 	bic.w	r2, r2, #1
 800627a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800628a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	021b      	lsls	r3, r3, #8
 8006290:	68fa      	ldr	r2, [r7, #12]
 8006292:	4313      	orrs	r3, r2
 8006294:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	68fa      	ldr	r2, [r7, #12]
 800629c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	681a      	ldr	r2, [r3, #0]
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f042 0201 	orr.w	r2, r2, #1
 80062ac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2220      	movs	r2, #32
 80062b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2200      	movs	r2, #0
 80062ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80062be:	2300      	movs	r3, #0
 80062c0:	e000      	b.n	80062c4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80062c2:	2302      	movs	r3, #2
  }
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3714      	adds	r7, #20
 80062c8:	46bd      	mov	sp, r7
 80062ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ce:	4770      	bx	lr

080062d0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b086      	sub	sp, #24
 80062d4:	af02      	add	r7, sp, #8
 80062d6:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d101      	bne.n	80062e2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80062de:	2301      	movs	r3, #1
 80062e0:	e101      	b.n	80064e6 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80062e8:	b2db      	uxtb	r3, r3
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d106      	bne.n	80062fc <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2200      	movs	r2, #0
 80062f2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80062f6:	6878      	ldr	r0, [r7, #4]
 80062f8:	f7fe fb08 	bl	800490c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2203      	movs	r2, #3
 8006300:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2200      	movs	r2, #0
 8006308:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4618      	mov	r0, r3
 8006310:	f004 feb6 	bl	800b080 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6818      	ldr	r0, [r3, #0]
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	7c1a      	ldrb	r2, [r3, #16]
 800631c:	f88d 2000 	strb.w	r2, [sp]
 8006320:	3304      	adds	r3, #4
 8006322:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006324:	f004 fe7f 	bl	800b026 <USB_CoreInit>
 8006328:	4603      	mov	r3, r0
 800632a:	2b00      	cmp	r3, #0
 800632c:	d005      	beq.n	800633a <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	2202      	movs	r2, #2
 8006332:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006336:	2301      	movs	r3, #1
 8006338:	e0d5      	b.n	80064e6 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	2100      	movs	r1, #0
 8006340:	4618      	mov	r0, r3
 8006342:	f004 feae 	bl	800b0a2 <USB_SetCurrentMode>
 8006346:	4603      	mov	r3, r0
 8006348:	2b00      	cmp	r3, #0
 800634a:	d005      	beq.n	8006358 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2202      	movs	r2, #2
 8006350:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006354:	2301      	movs	r3, #1
 8006356:	e0c6      	b.n	80064e6 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006358:	2300      	movs	r3, #0
 800635a:	73fb      	strb	r3, [r7, #15]
 800635c:	e04a      	b.n	80063f4 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800635e:	7bfa      	ldrb	r2, [r7, #15]
 8006360:	6879      	ldr	r1, [r7, #4]
 8006362:	4613      	mov	r3, r2
 8006364:	00db      	lsls	r3, r3, #3
 8006366:	4413      	add	r3, r2
 8006368:	009b      	lsls	r3, r3, #2
 800636a:	440b      	add	r3, r1
 800636c:	3315      	adds	r3, #21
 800636e:	2201      	movs	r2, #1
 8006370:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006372:	7bfa      	ldrb	r2, [r7, #15]
 8006374:	6879      	ldr	r1, [r7, #4]
 8006376:	4613      	mov	r3, r2
 8006378:	00db      	lsls	r3, r3, #3
 800637a:	4413      	add	r3, r2
 800637c:	009b      	lsls	r3, r3, #2
 800637e:	440b      	add	r3, r1
 8006380:	3314      	adds	r3, #20
 8006382:	7bfa      	ldrb	r2, [r7, #15]
 8006384:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006386:	7bfa      	ldrb	r2, [r7, #15]
 8006388:	7bfb      	ldrb	r3, [r7, #15]
 800638a:	b298      	uxth	r0, r3
 800638c:	6879      	ldr	r1, [r7, #4]
 800638e:	4613      	mov	r3, r2
 8006390:	00db      	lsls	r3, r3, #3
 8006392:	4413      	add	r3, r2
 8006394:	009b      	lsls	r3, r3, #2
 8006396:	440b      	add	r3, r1
 8006398:	332e      	adds	r3, #46	@ 0x2e
 800639a:	4602      	mov	r2, r0
 800639c:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800639e:	7bfa      	ldrb	r2, [r7, #15]
 80063a0:	6879      	ldr	r1, [r7, #4]
 80063a2:	4613      	mov	r3, r2
 80063a4:	00db      	lsls	r3, r3, #3
 80063a6:	4413      	add	r3, r2
 80063a8:	009b      	lsls	r3, r3, #2
 80063aa:	440b      	add	r3, r1
 80063ac:	3318      	adds	r3, #24
 80063ae:	2200      	movs	r2, #0
 80063b0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80063b2:	7bfa      	ldrb	r2, [r7, #15]
 80063b4:	6879      	ldr	r1, [r7, #4]
 80063b6:	4613      	mov	r3, r2
 80063b8:	00db      	lsls	r3, r3, #3
 80063ba:	4413      	add	r3, r2
 80063bc:	009b      	lsls	r3, r3, #2
 80063be:	440b      	add	r3, r1
 80063c0:	331c      	adds	r3, #28
 80063c2:	2200      	movs	r2, #0
 80063c4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80063c6:	7bfa      	ldrb	r2, [r7, #15]
 80063c8:	6879      	ldr	r1, [r7, #4]
 80063ca:	4613      	mov	r3, r2
 80063cc:	00db      	lsls	r3, r3, #3
 80063ce:	4413      	add	r3, r2
 80063d0:	009b      	lsls	r3, r3, #2
 80063d2:	440b      	add	r3, r1
 80063d4:	3320      	adds	r3, #32
 80063d6:	2200      	movs	r2, #0
 80063d8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80063da:	7bfa      	ldrb	r2, [r7, #15]
 80063dc:	6879      	ldr	r1, [r7, #4]
 80063de:	4613      	mov	r3, r2
 80063e0:	00db      	lsls	r3, r3, #3
 80063e2:	4413      	add	r3, r2
 80063e4:	009b      	lsls	r3, r3, #2
 80063e6:	440b      	add	r3, r1
 80063e8:	3324      	adds	r3, #36	@ 0x24
 80063ea:	2200      	movs	r2, #0
 80063ec:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80063ee:	7bfb      	ldrb	r3, [r7, #15]
 80063f0:	3301      	adds	r3, #1
 80063f2:	73fb      	strb	r3, [r7, #15]
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	791b      	ldrb	r3, [r3, #4]
 80063f8:	7bfa      	ldrb	r2, [r7, #15]
 80063fa:	429a      	cmp	r2, r3
 80063fc:	d3af      	bcc.n	800635e <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80063fe:	2300      	movs	r3, #0
 8006400:	73fb      	strb	r3, [r7, #15]
 8006402:	e044      	b.n	800648e <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006404:	7bfa      	ldrb	r2, [r7, #15]
 8006406:	6879      	ldr	r1, [r7, #4]
 8006408:	4613      	mov	r3, r2
 800640a:	00db      	lsls	r3, r3, #3
 800640c:	4413      	add	r3, r2
 800640e:	009b      	lsls	r3, r3, #2
 8006410:	440b      	add	r3, r1
 8006412:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8006416:	2200      	movs	r2, #0
 8006418:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800641a:	7bfa      	ldrb	r2, [r7, #15]
 800641c:	6879      	ldr	r1, [r7, #4]
 800641e:	4613      	mov	r3, r2
 8006420:	00db      	lsls	r3, r3, #3
 8006422:	4413      	add	r3, r2
 8006424:	009b      	lsls	r3, r3, #2
 8006426:	440b      	add	r3, r1
 8006428:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800642c:	7bfa      	ldrb	r2, [r7, #15]
 800642e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006430:	7bfa      	ldrb	r2, [r7, #15]
 8006432:	6879      	ldr	r1, [r7, #4]
 8006434:	4613      	mov	r3, r2
 8006436:	00db      	lsls	r3, r3, #3
 8006438:	4413      	add	r3, r2
 800643a:	009b      	lsls	r3, r3, #2
 800643c:	440b      	add	r3, r1
 800643e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006442:	2200      	movs	r2, #0
 8006444:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006446:	7bfa      	ldrb	r2, [r7, #15]
 8006448:	6879      	ldr	r1, [r7, #4]
 800644a:	4613      	mov	r3, r2
 800644c:	00db      	lsls	r3, r3, #3
 800644e:	4413      	add	r3, r2
 8006450:	009b      	lsls	r3, r3, #2
 8006452:	440b      	add	r3, r1
 8006454:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8006458:	2200      	movs	r2, #0
 800645a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800645c:	7bfa      	ldrb	r2, [r7, #15]
 800645e:	6879      	ldr	r1, [r7, #4]
 8006460:	4613      	mov	r3, r2
 8006462:	00db      	lsls	r3, r3, #3
 8006464:	4413      	add	r3, r2
 8006466:	009b      	lsls	r3, r3, #2
 8006468:	440b      	add	r3, r1
 800646a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800646e:	2200      	movs	r2, #0
 8006470:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006472:	7bfa      	ldrb	r2, [r7, #15]
 8006474:	6879      	ldr	r1, [r7, #4]
 8006476:	4613      	mov	r3, r2
 8006478:	00db      	lsls	r3, r3, #3
 800647a:	4413      	add	r3, r2
 800647c:	009b      	lsls	r3, r3, #2
 800647e:	440b      	add	r3, r1
 8006480:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006484:	2200      	movs	r2, #0
 8006486:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006488:	7bfb      	ldrb	r3, [r7, #15]
 800648a:	3301      	adds	r3, #1
 800648c:	73fb      	strb	r3, [r7, #15]
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	791b      	ldrb	r3, [r3, #4]
 8006492:	7bfa      	ldrb	r2, [r7, #15]
 8006494:	429a      	cmp	r2, r3
 8006496:	d3b5      	bcc.n	8006404 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6818      	ldr	r0, [r3, #0]
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	7c1a      	ldrb	r2, [r3, #16]
 80064a0:	f88d 2000 	strb.w	r2, [sp]
 80064a4:	3304      	adds	r3, #4
 80064a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80064a8:	f004 fe48 	bl	800b13c <USB_DevInit>
 80064ac:	4603      	mov	r3, r0
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d005      	beq.n	80064be <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2202      	movs	r2, #2
 80064b6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80064ba:	2301      	movs	r3, #1
 80064bc:	e013      	b.n	80064e6 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2200      	movs	r2, #0
 80064c2:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2201      	movs	r2, #1
 80064c8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	7b1b      	ldrb	r3, [r3, #12]
 80064d0:	2b01      	cmp	r3, #1
 80064d2:	d102      	bne.n	80064da <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80064d4:	6878      	ldr	r0, [r7, #4]
 80064d6:	f000 f80a 	bl	80064ee <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4618      	mov	r0, r3
 80064e0:	f004 ffed 	bl	800b4be <USB_DevDisconnect>

  return HAL_OK;
 80064e4:	2300      	movs	r3, #0
}
 80064e6:	4618      	mov	r0, r3
 80064e8:	3710      	adds	r7, #16
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bd80      	pop	{r7, pc}

080064ee <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80064ee:	b480      	push	{r7}
 80064f0:	b085      	sub	sp, #20
 80064f2:	af00      	add	r7, sp, #0
 80064f4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2201      	movs	r2, #1
 8006500:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2200      	movs	r2, #0
 8006508:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	699b      	ldr	r3, [r3, #24]
 8006510:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800651c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006520:	f043 0303 	orr.w	r3, r3, #3
 8006524:	68fa      	ldr	r2, [r7, #12]
 8006526:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8006528:	2300      	movs	r3, #0
}
 800652a:	4618      	mov	r0, r3
 800652c:	3714      	adds	r7, #20
 800652e:	46bd      	mov	sp, r7
 8006530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006534:	4770      	bx	lr
	...

08006538 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006538:	b480      	push	{r7}
 800653a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800653c:	4b05      	ldr	r3, [pc, #20]	@ (8006554 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4a04      	ldr	r2, [pc, #16]	@ (8006554 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006542:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006546:	6013      	str	r3, [r2, #0]
}
 8006548:	bf00      	nop
 800654a:	46bd      	mov	sp, r7
 800654c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006550:	4770      	bx	lr
 8006552:	bf00      	nop
 8006554:	40007000 	.word	0x40007000

08006558 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006558:	b480      	push	{r7}
 800655a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800655c:	4b04      	ldr	r3, [pc, #16]	@ (8006570 <HAL_PWREx_GetVoltageRange+0x18>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8006564:	4618      	mov	r0, r3
 8006566:	46bd      	mov	sp, r7
 8006568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656c:	4770      	bx	lr
 800656e:	bf00      	nop
 8006570:	40007000 	.word	0x40007000

08006574 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006574:	b480      	push	{r7}
 8006576:	b085      	sub	sp, #20
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006582:	d130      	bne.n	80065e6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8006584:	4b23      	ldr	r3, [pc, #140]	@ (8006614 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800658c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006590:	d038      	beq.n	8006604 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006592:	4b20      	ldr	r3, [pc, #128]	@ (8006614 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800659a:	4a1e      	ldr	r2, [pc, #120]	@ (8006614 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800659c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80065a0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80065a2:	4b1d      	ldr	r3, [pc, #116]	@ (8006618 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	2232      	movs	r2, #50	@ 0x32
 80065a8:	fb02 f303 	mul.w	r3, r2, r3
 80065ac:	4a1b      	ldr	r2, [pc, #108]	@ (800661c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80065ae:	fba2 2303 	umull	r2, r3, r2, r3
 80065b2:	0c9b      	lsrs	r3, r3, #18
 80065b4:	3301      	adds	r3, #1
 80065b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80065b8:	e002      	b.n	80065c0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	3b01      	subs	r3, #1
 80065be:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80065c0:	4b14      	ldr	r3, [pc, #80]	@ (8006614 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065c2:	695b      	ldr	r3, [r3, #20]
 80065c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80065c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065cc:	d102      	bne.n	80065d4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d1f2      	bne.n	80065ba <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80065d4:	4b0f      	ldr	r3, [pc, #60]	@ (8006614 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065d6:	695b      	ldr	r3, [r3, #20]
 80065d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80065dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065e0:	d110      	bne.n	8006604 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80065e2:	2303      	movs	r3, #3
 80065e4:	e00f      	b.n	8006606 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80065e6:	4b0b      	ldr	r3, [pc, #44]	@ (8006614 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80065ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065f2:	d007      	beq.n	8006604 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80065f4:	4b07      	ldr	r3, [pc, #28]	@ (8006614 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80065fc:	4a05      	ldr	r2, [pc, #20]	@ (8006614 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006602:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006604:	2300      	movs	r3, #0
}
 8006606:	4618      	mov	r0, r3
 8006608:	3714      	adds	r7, #20
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr
 8006612:	bf00      	nop
 8006614:	40007000 	.word	0x40007000
 8006618:	20000004 	.word	0x20000004
 800661c:	431bde83 	.word	0x431bde83

08006620 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8006620:	b480      	push	{r7}
 8006622:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8006624:	4b05      	ldr	r3, [pc, #20]	@ (800663c <HAL_PWREx_EnableVddUSB+0x1c>)
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	4a04      	ldr	r2, [pc, #16]	@ (800663c <HAL_PWREx_EnableVddUSB+0x1c>)
 800662a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800662e:	6053      	str	r3, [r2, #4]
}
 8006630:	bf00      	nop
 8006632:	46bd      	mov	sp, r7
 8006634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006638:	4770      	bx	lr
 800663a:	bf00      	nop
 800663c:	40007000 	.word	0x40007000

08006640 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b086      	sub	sp, #24
 8006644:	af02      	add	r7, sp, #8
 8006646:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8006648:	f7fe ff12 	bl	8005470 <HAL_GetTick>
 800664c:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d101      	bne.n	8006658 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8006654:	2301      	movs	r3, #1
 8006656:	e063      	b.n	8006720 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800665e:	b2db      	uxtb	r3, r3
 8006660:	2b00      	cmp	r3, #0
 8006662:	d10b      	bne.n	800667c <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2200      	movs	r2, #0
 8006668:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800666c:	6878      	ldr	r0, [r7, #4]
 800666e:	f7fe f83d 	bl	80046ec <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8006672:	f241 3188 	movw	r1, #5000	@ 0x1388
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f000 f858 	bl	800672c <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	689b      	ldr	r3, [r3, #8]
 800668a:	3b01      	subs	r3, #1
 800668c:	021a      	lsls	r2, r3, #8
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	430a      	orrs	r2, r1
 8006694:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800669a:	9300      	str	r3, [sp, #0]
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2200      	movs	r2, #0
 80066a0:	2120      	movs	r1, #32
 80066a2:	6878      	ldr	r0, [r7, #4]
 80066a4:	f000 f850 	bl	8006748 <QSPI_WaitFlagStateUntilTimeout>
 80066a8:	4603      	mov	r3, r0
 80066aa:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80066ac:	7afb      	ldrb	r3, [r7, #11]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d131      	bne.n	8006716 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80066bc:	f023 0310 	bic.w	r3, r3, #16
 80066c0:	687a      	ldr	r2, [r7, #4]
 80066c2:	6852      	ldr	r2, [r2, #4]
 80066c4:	0611      	lsls	r1, r2, #24
 80066c6:	687a      	ldr	r2, [r7, #4]
 80066c8:	68d2      	ldr	r2, [r2, #12]
 80066ca:	4311      	orrs	r1, r2
 80066cc:	687a      	ldr	r2, [r7, #4]
 80066ce:	6812      	ldr	r2, [r2, #0]
 80066d0:	430b      	orrs	r3, r1
 80066d2:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	685a      	ldr	r2, [r3, #4]
 80066da:	4b13      	ldr	r3, [pc, #76]	@ (8006728 <HAL_QSPI_Init+0xe8>)
 80066dc:	4013      	ands	r3, r2
 80066de:	687a      	ldr	r2, [r7, #4]
 80066e0:	6912      	ldr	r2, [r2, #16]
 80066e2:	0411      	lsls	r1, r2, #16
 80066e4:	687a      	ldr	r2, [r7, #4]
 80066e6:	6952      	ldr	r2, [r2, #20]
 80066e8:	4311      	orrs	r1, r2
 80066ea:	687a      	ldr	r2, [r7, #4]
 80066ec:	6992      	ldr	r2, [r2, #24]
 80066ee:	4311      	orrs	r1, r2
 80066f0:	687a      	ldr	r2, [r7, #4]
 80066f2:	6812      	ldr	r2, [r2, #0]
 80066f4:	430b      	orrs	r3, r1
 80066f6:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	681a      	ldr	r2, [r3, #0]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f042 0201 	orr.w	r2, r2, #1
 8006706:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2200      	movs	r2, #0
 800670c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2201      	movs	r2, #1
 8006712:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2200      	movs	r2, #0
 800671a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 800671e:	7afb      	ldrb	r3, [r7, #11]
}
 8006720:	4618      	mov	r0, r3
 8006722:	3710      	adds	r7, #16
 8006724:	46bd      	mov	sp, r7
 8006726:	bd80      	pop	{r7, pc}
 8006728:	ffe0f8fe 	.word	0xffe0f8fe

0800672c <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800672c:	b480      	push	{r7}
 800672e:	b083      	sub	sp, #12
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
 8006734:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	683a      	ldr	r2, [r7, #0]
 800673a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800673c:	bf00      	nop
 800673e:	370c      	adds	r7, #12
 8006740:	46bd      	mov	sp, r7
 8006742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006746:	4770      	bx	lr

08006748 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b084      	sub	sp, #16
 800674c:	af00      	add	r7, sp, #0
 800674e:	60f8      	str	r0, [r7, #12]
 8006750:	60b9      	str	r1, [r7, #8]
 8006752:	603b      	str	r3, [r7, #0]
 8006754:	4613      	mov	r3, r2
 8006756:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8006758:	e01a      	b.n	8006790 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800675a:	69bb      	ldr	r3, [r7, #24]
 800675c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006760:	d016      	beq.n	8006790 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006762:	f7fe fe85 	bl	8005470 <HAL_GetTick>
 8006766:	4602      	mov	r2, r0
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	1ad3      	subs	r3, r2, r3
 800676c:	69ba      	ldr	r2, [r7, #24]
 800676e:	429a      	cmp	r2, r3
 8006770:	d302      	bcc.n	8006778 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8006772:	69bb      	ldr	r3, [r7, #24]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d10b      	bne.n	8006790 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2204      	movs	r2, #4
 800677c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006784:	f043 0201 	orr.w	r2, r3, #1
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800678c:	2301      	movs	r3, #1
 800678e:	e00e      	b.n	80067ae <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	689a      	ldr	r2, [r3, #8]
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	4013      	ands	r3, r2
 800679a:	2b00      	cmp	r3, #0
 800679c:	bf14      	ite	ne
 800679e:	2301      	movne	r3, #1
 80067a0:	2300      	moveq	r3, #0
 80067a2:	b2db      	uxtb	r3, r3
 80067a4:	461a      	mov	r2, r3
 80067a6:	79fb      	ldrb	r3, [r7, #7]
 80067a8:	429a      	cmp	r2, r3
 80067aa:	d1d6      	bne.n	800675a <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80067ac:	2300      	movs	r3, #0
}
 80067ae:	4618      	mov	r0, r3
 80067b0:	3710      	adds	r7, #16
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bd80      	pop	{r7, pc}
	...

080067b8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b088      	sub	sp, #32
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d101      	bne.n	80067ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80067c6:	2301      	movs	r3, #1
 80067c8:	e3ca      	b.n	8006f60 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80067ca:	4b97      	ldr	r3, [pc, #604]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 80067cc:	689b      	ldr	r3, [r3, #8]
 80067ce:	f003 030c 	and.w	r3, r3, #12
 80067d2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80067d4:	4b94      	ldr	r3, [pc, #592]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 80067d6:	68db      	ldr	r3, [r3, #12]
 80067d8:	f003 0303 	and.w	r3, r3, #3
 80067dc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f003 0310 	and.w	r3, r3, #16
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	f000 80e4 	beq.w	80069b4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80067ec:	69bb      	ldr	r3, [r7, #24]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d007      	beq.n	8006802 <HAL_RCC_OscConfig+0x4a>
 80067f2:	69bb      	ldr	r3, [r7, #24]
 80067f4:	2b0c      	cmp	r3, #12
 80067f6:	f040 808b 	bne.w	8006910 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80067fa:	697b      	ldr	r3, [r7, #20]
 80067fc:	2b01      	cmp	r3, #1
 80067fe:	f040 8087 	bne.w	8006910 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006802:	4b89      	ldr	r3, [pc, #548]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f003 0302 	and.w	r3, r3, #2
 800680a:	2b00      	cmp	r3, #0
 800680c:	d005      	beq.n	800681a <HAL_RCC_OscConfig+0x62>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	699b      	ldr	r3, [r3, #24]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d101      	bne.n	800681a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8006816:	2301      	movs	r3, #1
 8006818:	e3a2      	b.n	8006f60 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6a1a      	ldr	r2, [r3, #32]
 800681e:	4b82      	ldr	r3, [pc, #520]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f003 0308 	and.w	r3, r3, #8
 8006826:	2b00      	cmp	r3, #0
 8006828:	d004      	beq.n	8006834 <HAL_RCC_OscConfig+0x7c>
 800682a:	4b7f      	ldr	r3, [pc, #508]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006832:	e005      	b.n	8006840 <HAL_RCC_OscConfig+0x88>
 8006834:	4b7c      	ldr	r3, [pc, #496]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 8006836:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800683a:	091b      	lsrs	r3, r3, #4
 800683c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006840:	4293      	cmp	r3, r2
 8006842:	d223      	bcs.n	800688c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	6a1b      	ldr	r3, [r3, #32]
 8006848:	4618      	mov	r0, r3
 800684a:	f000 fd87 	bl	800735c <RCC_SetFlashLatencyFromMSIRange>
 800684e:	4603      	mov	r3, r0
 8006850:	2b00      	cmp	r3, #0
 8006852:	d001      	beq.n	8006858 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8006854:	2301      	movs	r3, #1
 8006856:	e383      	b.n	8006f60 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006858:	4b73      	ldr	r3, [pc, #460]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a72      	ldr	r2, [pc, #456]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 800685e:	f043 0308 	orr.w	r3, r3, #8
 8006862:	6013      	str	r3, [r2, #0]
 8006864:	4b70      	ldr	r3, [pc, #448]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6a1b      	ldr	r3, [r3, #32]
 8006870:	496d      	ldr	r1, [pc, #436]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 8006872:	4313      	orrs	r3, r2
 8006874:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006876:	4b6c      	ldr	r3, [pc, #432]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 8006878:	685b      	ldr	r3, [r3, #4]
 800687a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	69db      	ldr	r3, [r3, #28]
 8006882:	021b      	lsls	r3, r3, #8
 8006884:	4968      	ldr	r1, [pc, #416]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 8006886:	4313      	orrs	r3, r2
 8006888:	604b      	str	r3, [r1, #4]
 800688a:	e025      	b.n	80068d8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800688c:	4b66      	ldr	r3, [pc, #408]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	4a65      	ldr	r2, [pc, #404]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 8006892:	f043 0308 	orr.w	r3, r3, #8
 8006896:	6013      	str	r3, [r2, #0]
 8006898:	4b63      	ldr	r3, [pc, #396]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6a1b      	ldr	r3, [r3, #32]
 80068a4:	4960      	ldr	r1, [pc, #384]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 80068a6:	4313      	orrs	r3, r2
 80068a8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80068aa:	4b5f      	ldr	r3, [pc, #380]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 80068ac:	685b      	ldr	r3, [r3, #4]
 80068ae:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	69db      	ldr	r3, [r3, #28]
 80068b6:	021b      	lsls	r3, r3, #8
 80068b8:	495b      	ldr	r1, [pc, #364]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 80068ba:	4313      	orrs	r3, r2
 80068bc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80068be:	69bb      	ldr	r3, [r7, #24]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d109      	bne.n	80068d8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6a1b      	ldr	r3, [r3, #32]
 80068c8:	4618      	mov	r0, r3
 80068ca:	f000 fd47 	bl	800735c <RCC_SetFlashLatencyFromMSIRange>
 80068ce:	4603      	mov	r3, r0
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d001      	beq.n	80068d8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80068d4:	2301      	movs	r3, #1
 80068d6:	e343      	b.n	8006f60 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80068d8:	f000 fc4a 	bl	8007170 <HAL_RCC_GetSysClockFreq>
 80068dc:	4602      	mov	r2, r0
 80068de:	4b52      	ldr	r3, [pc, #328]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 80068e0:	689b      	ldr	r3, [r3, #8]
 80068e2:	091b      	lsrs	r3, r3, #4
 80068e4:	f003 030f 	and.w	r3, r3, #15
 80068e8:	4950      	ldr	r1, [pc, #320]	@ (8006a2c <HAL_RCC_OscConfig+0x274>)
 80068ea:	5ccb      	ldrb	r3, [r1, r3]
 80068ec:	f003 031f 	and.w	r3, r3, #31
 80068f0:	fa22 f303 	lsr.w	r3, r2, r3
 80068f4:	4a4e      	ldr	r2, [pc, #312]	@ (8006a30 <HAL_RCC_OscConfig+0x278>)
 80068f6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80068f8:	4b4e      	ldr	r3, [pc, #312]	@ (8006a34 <HAL_RCC_OscConfig+0x27c>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4618      	mov	r0, r3
 80068fe:	f7fe f8a1 	bl	8004a44 <HAL_InitTick>
 8006902:	4603      	mov	r3, r0
 8006904:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006906:	7bfb      	ldrb	r3, [r7, #15]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d052      	beq.n	80069b2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800690c:	7bfb      	ldrb	r3, [r7, #15]
 800690e:	e327      	b.n	8006f60 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	699b      	ldr	r3, [r3, #24]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d032      	beq.n	800697e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006918:	4b43      	ldr	r3, [pc, #268]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	4a42      	ldr	r2, [pc, #264]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 800691e:	f043 0301 	orr.w	r3, r3, #1
 8006922:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006924:	f7fe fda4 	bl	8005470 <HAL_GetTick>
 8006928:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800692a:	e008      	b.n	800693e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800692c:	f7fe fda0 	bl	8005470 <HAL_GetTick>
 8006930:	4602      	mov	r2, r0
 8006932:	693b      	ldr	r3, [r7, #16]
 8006934:	1ad3      	subs	r3, r2, r3
 8006936:	2b02      	cmp	r3, #2
 8006938:	d901      	bls.n	800693e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800693a:	2303      	movs	r3, #3
 800693c:	e310      	b.n	8006f60 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800693e:	4b3a      	ldr	r3, [pc, #232]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f003 0302 	and.w	r3, r3, #2
 8006946:	2b00      	cmp	r3, #0
 8006948:	d0f0      	beq.n	800692c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800694a:	4b37      	ldr	r3, [pc, #220]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	4a36      	ldr	r2, [pc, #216]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 8006950:	f043 0308 	orr.w	r3, r3, #8
 8006954:	6013      	str	r3, [r2, #0]
 8006956:	4b34      	ldr	r3, [pc, #208]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6a1b      	ldr	r3, [r3, #32]
 8006962:	4931      	ldr	r1, [pc, #196]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 8006964:	4313      	orrs	r3, r2
 8006966:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006968:	4b2f      	ldr	r3, [pc, #188]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 800696a:	685b      	ldr	r3, [r3, #4]
 800696c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	69db      	ldr	r3, [r3, #28]
 8006974:	021b      	lsls	r3, r3, #8
 8006976:	492c      	ldr	r1, [pc, #176]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 8006978:	4313      	orrs	r3, r2
 800697a:	604b      	str	r3, [r1, #4]
 800697c:	e01a      	b.n	80069b4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800697e:	4b2a      	ldr	r3, [pc, #168]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4a29      	ldr	r2, [pc, #164]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 8006984:	f023 0301 	bic.w	r3, r3, #1
 8006988:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800698a:	f7fe fd71 	bl	8005470 <HAL_GetTick>
 800698e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006990:	e008      	b.n	80069a4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006992:	f7fe fd6d 	bl	8005470 <HAL_GetTick>
 8006996:	4602      	mov	r2, r0
 8006998:	693b      	ldr	r3, [r7, #16]
 800699a:	1ad3      	subs	r3, r2, r3
 800699c:	2b02      	cmp	r3, #2
 800699e:	d901      	bls.n	80069a4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80069a0:	2303      	movs	r3, #3
 80069a2:	e2dd      	b.n	8006f60 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80069a4:	4b20      	ldr	r3, [pc, #128]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f003 0302 	and.w	r3, r3, #2
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d1f0      	bne.n	8006992 <HAL_RCC_OscConfig+0x1da>
 80069b0:	e000      	b.n	80069b4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80069b2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f003 0301 	and.w	r3, r3, #1
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d074      	beq.n	8006aaa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80069c0:	69bb      	ldr	r3, [r7, #24]
 80069c2:	2b08      	cmp	r3, #8
 80069c4:	d005      	beq.n	80069d2 <HAL_RCC_OscConfig+0x21a>
 80069c6:	69bb      	ldr	r3, [r7, #24]
 80069c8:	2b0c      	cmp	r3, #12
 80069ca:	d10e      	bne.n	80069ea <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80069cc:	697b      	ldr	r3, [r7, #20]
 80069ce:	2b03      	cmp	r3, #3
 80069d0:	d10b      	bne.n	80069ea <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80069d2:	4b15      	ldr	r3, [pc, #84]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d064      	beq.n	8006aa8 <HAL_RCC_OscConfig+0x2f0>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	685b      	ldr	r3, [r3, #4]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d160      	bne.n	8006aa8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80069e6:	2301      	movs	r3, #1
 80069e8:	e2ba      	b.n	8006f60 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	685b      	ldr	r3, [r3, #4]
 80069ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069f2:	d106      	bne.n	8006a02 <HAL_RCC_OscConfig+0x24a>
 80069f4:	4b0c      	ldr	r3, [pc, #48]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	4a0b      	ldr	r2, [pc, #44]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 80069fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80069fe:	6013      	str	r3, [r2, #0]
 8006a00:	e026      	b.n	8006a50 <HAL_RCC_OscConfig+0x298>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	685b      	ldr	r3, [r3, #4]
 8006a06:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006a0a:	d115      	bne.n	8006a38 <HAL_RCC_OscConfig+0x280>
 8006a0c:	4b06      	ldr	r3, [pc, #24]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	4a05      	ldr	r2, [pc, #20]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 8006a12:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006a16:	6013      	str	r3, [r2, #0]
 8006a18:	4b03      	ldr	r3, [pc, #12]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a02      	ldr	r2, [pc, #8]	@ (8006a28 <HAL_RCC_OscConfig+0x270>)
 8006a1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a22:	6013      	str	r3, [r2, #0]
 8006a24:	e014      	b.n	8006a50 <HAL_RCC_OscConfig+0x298>
 8006a26:	bf00      	nop
 8006a28:	40021000 	.word	0x40021000
 8006a2c:	080130ec 	.word	0x080130ec
 8006a30:	20000004 	.word	0x20000004
 8006a34:	2000001c 	.word	0x2000001c
 8006a38:	4ba0      	ldr	r3, [pc, #640]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4a9f      	ldr	r2, [pc, #636]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006a3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006a42:	6013      	str	r3, [r2, #0]
 8006a44:	4b9d      	ldr	r3, [pc, #628]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	4a9c      	ldr	r2, [pc, #624]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006a4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006a4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d013      	beq.n	8006a80 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a58:	f7fe fd0a 	bl	8005470 <HAL_GetTick>
 8006a5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006a5e:	e008      	b.n	8006a72 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a60:	f7fe fd06 	bl	8005470 <HAL_GetTick>
 8006a64:	4602      	mov	r2, r0
 8006a66:	693b      	ldr	r3, [r7, #16]
 8006a68:	1ad3      	subs	r3, r2, r3
 8006a6a:	2b64      	cmp	r3, #100	@ 0x64
 8006a6c:	d901      	bls.n	8006a72 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006a6e:	2303      	movs	r3, #3
 8006a70:	e276      	b.n	8006f60 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006a72:	4b92      	ldr	r3, [pc, #584]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d0f0      	beq.n	8006a60 <HAL_RCC_OscConfig+0x2a8>
 8006a7e:	e014      	b.n	8006aaa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a80:	f7fe fcf6 	bl	8005470 <HAL_GetTick>
 8006a84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006a86:	e008      	b.n	8006a9a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a88:	f7fe fcf2 	bl	8005470 <HAL_GetTick>
 8006a8c:	4602      	mov	r2, r0
 8006a8e:	693b      	ldr	r3, [r7, #16]
 8006a90:	1ad3      	subs	r3, r2, r3
 8006a92:	2b64      	cmp	r3, #100	@ 0x64
 8006a94:	d901      	bls.n	8006a9a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006a96:	2303      	movs	r3, #3
 8006a98:	e262      	b.n	8006f60 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006a9a:	4b88      	ldr	r3, [pc, #544]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d1f0      	bne.n	8006a88 <HAL_RCC_OscConfig+0x2d0>
 8006aa6:	e000      	b.n	8006aaa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006aa8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f003 0302 	and.w	r3, r3, #2
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d060      	beq.n	8006b78 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006ab6:	69bb      	ldr	r3, [r7, #24]
 8006ab8:	2b04      	cmp	r3, #4
 8006aba:	d005      	beq.n	8006ac8 <HAL_RCC_OscConfig+0x310>
 8006abc:	69bb      	ldr	r3, [r7, #24]
 8006abe:	2b0c      	cmp	r3, #12
 8006ac0:	d119      	bne.n	8006af6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	2b02      	cmp	r3, #2
 8006ac6:	d116      	bne.n	8006af6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006ac8:	4b7c      	ldr	r3, [pc, #496]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d005      	beq.n	8006ae0 <HAL_RCC_OscConfig+0x328>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	68db      	ldr	r3, [r3, #12]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d101      	bne.n	8006ae0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006adc:	2301      	movs	r3, #1
 8006ade:	e23f      	b.n	8006f60 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ae0:	4b76      	ldr	r3, [pc, #472]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006ae2:	685b      	ldr	r3, [r3, #4]
 8006ae4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	691b      	ldr	r3, [r3, #16]
 8006aec:	061b      	lsls	r3, r3, #24
 8006aee:	4973      	ldr	r1, [pc, #460]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006af0:	4313      	orrs	r3, r2
 8006af2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006af4:	e040      	b.n	8006b78 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	68db      	ldr	r3, [r3, #12]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d023      	beq.n	8006b46 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006afe:	4b6f      	ldr	r3, [pc, #444]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	4a6e      	ldr	r2, [pc, #440]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006b04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b0a:	f7fe fcb1 	bl	8005470 <HAL_GetTick>
 8006b0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006b10:	e008      	b.n	8006b24 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006b12:	f7fe fcad 	bl	8005470 <HAL_GetTick>
 8006b16:	4602      	mov	r2, r0
 8006b18:	693b      	ldr	r3, [r7, #16]
 8006b1a:	1ad3      	subs	r3, r2, r3
 8006b1c:	2b02      	cmp	r3, #2
 8006b1e:	d901      	bls.n	8006b24 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006b20:	2303      	movs	r3, #3
 8006b22:	e21d      	b.n	8006f60 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006b24:	4b65      	ldr	r3, [pc, #404]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d0f0      	beq.n	8006b12 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b30:	4b62      	ldr	r3, [pc, #392]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006b32:	685b      	ldr	r3, [r3, #4]
 8006b34:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	691b      	ldr	r3, [r3, #16]
 8006b3c:	061b      	lsls	r3, r3, #24
 8006b3e:	495f      	ldr	r1, [pc, #380]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006b40:	4313      	orrs	r3, r2
 8006b42:	604b      	str	r3, [r1, #4]
 8006b44:	e018      	b.n	8006b78 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006b46:	4b5d      	ldr	r3, [pc, #372]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	4a5c      	ldr	r2, [pc, #368]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006b4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b52:	f7fe fc8d 	bl	8005470 <HAL_GetTick>
 8006b56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006b58:	e008      	b.n	8006b6c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006b5a:	f7fe fc89 	bl	8005470 <HAL_GetTick>
 8006b5e:	4602      	mov	r2, r0
 8006b60:	693b      	ldr	r3, [r7, #16]
 8006b62:	1ad3      	subs	r3, r2, r3
 8006b64:	2b02      	cmp	r3, #2
 8006b66:	d901      	bls.n	8006b6c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006b68:	2303      	movs	r3, #3
 8006b6a:	e1f9      	b.n	8006f60 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006b6c:	4b53      	ldr	r3, [pc, #332]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d1f0      	bne.n	8006b5a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f003 0308 	and.w	r3, r3, #8
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d03c      	beq.n	8006bfe <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	695b      	ldr	r3, [r3, #20]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d01c      	beq.n	8006bc6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006b8c:	4b4b      	ldr	r3, [pc, #300]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006b8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b92:	4a4a      	ldr	r2, [pc, #296]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006b94:	f043 0301 	orr.w	r3, r3, #1
 8006b98:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b9c:	f7fe fc68 	bl	8005470 <HAL_GetTick>
 8006ba0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006ba2:	e008      	b.n	8006bb6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006ba4:	f7fe fc64 	bl	8005470 <HAL_GetTick>
 8006ba8:	4602      	mov	r2, r0
 8006baa:	693b      	ldr	r3, [r7, #16]
 8006bac:	1ad3      	subs	r3, r2, r3
 8006bae:	2b02      	cmp	r3, #2
 8006bb0:	d901      	bls.n	8006bb6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8006bb2:	2303      	movs	r3, #3
 8006bb4:	e1d4      	b.n	8006f60 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006bb6:	4b41      	ldr	r3, [pc, #260]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006bb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006bbc:	f003 0302 	and.w	r3, r3, #2
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d0ef      	beq.n	8006ba4 <HAL_RCC_OscConfig+0x3ec>
 8006bc4:	e01b      	b.n	8006bfe <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006bc6:	4b3d      	ldr	r3, [pc, #244]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006bc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006bcc:	4a3b      	ldr	r2, [pc, #236]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006bce:	f023 0301 	bic.w	r3, r3, #1
 8006bd2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bd6:	f7fe fc4b 	bl	8005470 <HAL_GetTick>
 8006bda:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006bdc:	e008      	b.n	8006bf0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006bde:	f7fe fc47 	bl	8005470 <HAL_GetTick>
 8006be2:	4602      	mov	r2, r0
 8006be4:	693b      	ldr	r3, [r7, #16]
 8006be6:	1ad3      	subs	r3, r2, r3
 8006be8:	2b02      	cmp	r3, #2
 8006bea:	d901      	bls.n	8006bf0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006bec:	2303      	movs	r3, #3
 8006bee:	e1b7      	b.n	8006f60 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006bf0:	4b32      	ldr	r3, [pc, #200]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006bf2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006bf6:	f003 0302 	and.w	r3, r3, #2
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d1ef      	bne.n	8006bde <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f003 0304 	and.w	r3, r3, #4
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	f000 80a6 	beq.w	8006d58 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006c10:	4b2a      	ldr	r3, [pc, #168]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006c12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d10d      	bne.n	8006c38 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006c1c:	4b27      	ldr	r3, [pc, #156]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006c1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c20:	4a26      	ldr	r2, [pc, #152]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006c22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c26:	6593      	str	r3, [r2, #88]	@ 0x58
 8006c28:	4b24      	ldr	r3, [pc, #144]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006c2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c30:	60bb      	str	r3, [r7, #8]
 8006c32:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006c34:	2301      	movs	r3, #1
 8006c36:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c38:	4b21      	ldr	r3, [pc, #132]	@ (8006cc0 <HAL_RCC_OscConfig+0x508>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d118      	bne.n	8006c76 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006c44:	4b1e      	ldr	r3, [pc, #120]	@ (8006cc0 <HAL_RCC_OscConfig+0x508>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4a1d      	ldr	r2, [pc, #116]	@ (8006cc0 <HAL_RCC_OscConfig+0x508>)
 8006c4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c4e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006c50:	f7fe fc0e 	bl	8005470 <HAL_GetTick>
 8006c54:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c56:	e008      	b.n	8006c6a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c58:	f7fe fc0a 	bl	8005470 <HAL_GetTick>
 8006c5c:	4602      	mov	r2, r0
 8006c5e:	693b      	ldr	r3, [r7, #16]
 8006c60:	1ad3      	subs	r3, r2, r3
 8006c62:	2b02      	cmp	r3, #2
 8006c64:	d901      	bls.n	8006c6a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006c66:	2303      	movs	r3, #3
 8006c68:	e17a      	b.n	8006f60 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c6a:	4b15      	ldr	r3, [pc, #84]	@ (8006cc0 <HAL_RCC_OscConfig+0x508>)
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d0f0      	beq.n	8006c58 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	689b      	ldr	r3, [r3, #8]
 8006c7a:	2b01      	cmp	r3, #1
 8006c7c:	d108      	bne.n	8006c90 <HAL_RCC_OscConfig+0x4d8>
 8006c7e:	4b0f      	ldr	r3, [pc, #60]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006c80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c84:	4a0d      	ldr	r2, [pc, #52]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006c86:	f043 0301 	orr.w	r3, r3, #1
 8006c8a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006c8e:	e029      	b.n	8006ce4 <HAL_RCC_OscConfig+0x52c>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	689b      	ldr	r3, [r3, #8]
 8006c94:	2b05      	cmp	r3, #5
 8006c96:	d115      	bne.n	8006cc4 <HAL_RCC_OscConfig+0x50c>
 8006c98:	4b08      	ldr	r3, [pc, #32]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006c9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c9e:	4a07      	ldr	r2, [pc, #28]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006ca0:	f043 0304 	orr.w	r3, r3, #4
 8006ca4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006ca8:	4b04      	ldr	r3, [pc, #16]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006caa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cae:	4a03      	ldr	r2, [pc, #12]	@ (8006cbc <HAL_RCC_OscConfig+0x504>)
 8006cb0:	f043 0301 	orr.w	r3, r3, #1
 8006cb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006cb8:	e014      	b.n	8006ce4 <HAL_RCC_OscConfig+0x52c>
 8006cba:	bf00      	nop
 8006cbc:	40021000 	.word	0x40021000
 8006cc0:	40007000 	.word	0x40007000
 8006cc4:	4b9c      	ldr	r3, [pc, #624]	@ (8006f38 <HAL_RCC_OscConfig+0x780>)
 8006cc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cca:	4a9b      	ldr	r2, [pc, #620]	@ (8006f38 <HAL_RCC_OscConfig+0x780>)
 8006ccc:	f023 0301 	bic.w	r3, r3, #1
 8006cd0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006cd4:	4b98      	ldr	r3, [pc, #608]	@ (8006f38 <HAL_RCC_OscConfig+0x780>)
 8006cd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cda:	4a97      	ldr	r2, [pc, #604]	@ (8006f38 <HAL_RCC_OscConfig+0x780>)
 8006cdc:	f023 0304 	bic.w	r3, r3, #4
 8006ce0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	689b      	ldr	r3, [r3, #8]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d016      	beq.n	8006d1a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cec:	f7fe fbc0 	bl	8005470 <HAL_GetTick>
 8006cf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006cf2:	e00a      	b.n	8006d0a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006cf4:	f7fe fbbc 	bl	8005470 <HAL_GetTick>
 8006cf8:	4602      	mov	r2, r0
 8006cfa:	693b      	ldr	r3, [r7, #16]
 8006cfc:	1ad3      	subs	r3, r2, r3
 8006cfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d901      	bls.n	8006d0a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006d06:	2303      	movs	r3, #3
 8006d08:	e12a      	b.n	8006f60 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006d0a:	4b8b      	ldr	r3, [pc, #556]	@ (8006f38 <HAL_RCC_OscConfig+0x780>)
 8006d0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d10:	f003 0302 	and.w	r3, r3, #2
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d0ed      	beq.n	8006cf4 <HAL_RCC_OscConfig+0x53c>
 8006d18:	e015      	b.n	8006d46 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d1a:	f7fe fba9 	bl	8005470 <HAL_GetTick>
 8006d1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006d20:	e00a      	b.n	8006d38 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d22:	f7fe fba5 	bl	8005470 <HAL_GetTick>
 8006d26:	4602      	mov	r2, r0
 8006d28:	693b      	ldr	r3, [r7, #16]
 8006d2a:	1ad3      	subs	r3, r2, r3
 8006d2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d901      	bls.n	8006d38 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006d34:	2303      	movs	r3, #3
 8006d36:	e113      	b.n	8006f60 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006d38:	4b7f      	ldr	r3, [pc, #508]	@ (8006f38 <HAL_RCC_OscConfig+0x780>)
 8006d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d3e:	f003 0302 	and.w	r3, r3, #2
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d1ed      	bne.n	8006d22 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006d46:	7ffb      	ldrb	r3, [r7, #31]
 8006d48:	2b01      	cmp	r3, #1
 8006d4a:	d105      	bne.n	8006d58 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006d4c:	4b7a      	ldr	r3, [pc, #488]	@ (8006f38 <HAL_RCC_OscConfig+0x780>)
 8006d4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d50:	4a79      	ldr	r2, [pc, #484]	@ (8006f38 <HAL_RCC_OscConfig+0x780>)
 8006d52:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d56:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	f000 80fe 	beq.w	8006f5e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d66:	2b02      	cmp	r3, #2
 8006d68:	f040 80d0 	bne.w	8006f0c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006d6c:	4b72      	ldr	r3, [pc, #456]	@ (8006f38 <HAL_RCC_OscConfig+0x780>)
 8006d6e:	68db      	ldr	r3, [r3, #12]
 8006d70:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d72:	697b      	ldr	r3, [r7, #20]
 8006d74:	f003 0203 	and.w	r2, r3, #3
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d7c:	429a      	cmp	r2, r3
 8006d7e:	d130      	bne.n	8006de2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d8a:	3b01      	subs	r3, #1
 8006d8c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d8e:	429a      	cmp	r2, r3
 8006d90:	d127      	bne.n	8006de2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d9c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006d9e:	429a      	cmp	r2, r3
 8006da0:	d11f      	bne.n	8006de2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006da2:	697b      	ldr	r3, [r7, #20]
 8006da4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006da8:	687a      	ldr	r2, [r7, #4]
 8006daa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006dac:	2a07      	cmp	r2, #7
 8006dae:	bf14      	ite	ne
 8006db0:	2201      	movne	r2, #1
 8006db2:	2200      	moveq	r2, #0
 8006db4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d113      	bne.n	8006de2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006dba:	697b      	ldr	r3, [r7, #20]
 8006dbc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dc4:	085b      	lsrs	r3, r3, #1
 8006dc6:	3b01      	subs	r3, #1
 8006dc8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006dca:	429a      	cmp	r2, r3
 8006dcc:	d109      	bne.n	8006de2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006dce:	697b      	ldr	r3, [r7, #20]
 8006dd0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dd8:	085b      	lsrs	r3, r3, #1
 8006dda:	3b01      	subs	r3, #1
 8006ddc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006dde:	429a      	cmp	r2, r3
 8006de0:	d06e      	beq.n	8006ec0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006de2:	69bb      	ldr	r3, [r7, #24]
 8006de4:	2b0c      	cmp	r3, #12
 8006de6:	d069      	beq.n	8006ebc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006de8:	4b53      	ldr	r3, [pc, #332]	@ (8006f38 <HAL_RCC_OscConfig+0x780>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d105      	bne.n	8006e00 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8006df4:	4b50      	ldr	r3, [pc, #320]	@ (8006f38 <HAL_RCC_OscConfig+0x780>)
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d001      	beq.n	8006e04 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8006e00:	2301      	movs	r3, #1
 8006e02:	e0ad      	b.n	8006f60 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006e04:	4b4c      	ldr	r3, [pc, #304]	@ (8006f38 <HAL_RCC_OscConfig+0x780>)
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4a4b      	ldr	r2, [pc, #300]	@ (8006f38 <HAL_RCC_OscConfig+0x780>)
 8006e0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006e0e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006e10:	f7fe fb2e 	bl	8005470 <HAL_GetTick>
 8006e14:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006e16:	e008      	b.n	8006e2a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e18:	f7fe fb2a 	bl	8005470 <HAL_GetTick>
 8006e1c:	4602      	mov	r2, r0
 8006e1e:	693b      	ldr	r3, [r7, #16]
 8006e20:	1ad3      	subs	r3, r2, r3
 8006e22:	2b02      	cmp	r3, #2
 8006e24:	d901      	bls.n	8006e2a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8006e26:	2303      	movs	r3, #3
 8006e28:	e09a      	b.n	8006f60 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006e2a:	4b43      	ldr	r3, [pc, #268]	@ (8006f38 <HAL_RCC_OscConfig+0x780>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d1f0      	bne.n	8006e18 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006e36:	4b40      	ldr	r3, [pc, #256]	@ (8006f38 <HAL_RCC_OscConfig+0x780>)
 8006e38:	68da      	ldr	r2, [r3, #12]
 8006e3a:	4b40      	ldr	r3, [pc, #256]	@ (8006f3c <HAL_RCC_OscConfig+0x784>)
 8006e3c:	4013      	ands	r3, r2
 8006e3e:	687a      	ldr	r2, [r7, #4]
 8006e40:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8006e42:	687a      	ldr	r2, [r7, #4]
 8006e44:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006e46:	3a01      	subs	r2, #1
 8006e48:	0112      	lsls	r2, r2, #4
 8006e4a:	4311      	orrs	r1, r2
 8006e4c:	687a      	ldr	r2, [r7, #4]
 8006e4e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006e50:	0212      	lsls	r2, r2, #8
 8006e52:	4311      	orrs	r1, r2
 8006e54:	687a      	ldr	r2, [r7, #4]
 8006e56:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006e58:	0852      	lsrs	r2, r2, #1
 8006e5a:	3a01      	subs	r2, #1
 8006e5c:	0552      	lsls	r2, r2, #21
 8006e5e:	4311      	orrs	r1, r2
 8006e60:	687a      	ldr	r2, [r7, #4]
 8006e62:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006e64:	0852      	lsrs	r2, r2, #1
 8006e66:	3a01      	subs	r2, #1
 8006e68:	0652      	lsls	r2, r2, #25
 8006e6a:	4311      	orrs	r1, r2
 8006e6c:	687a      	ldr	r2, [r7, #4]
 8006e6e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006e70:	0912      	lsrs	r2, r2, #4
 8006e72:	0452      	lsls	r2, r2, #17
 8006e74:	430a      	orrs	r2, r1
 8006e76:	4930      	ldr	r1, [pc, #192]	@ (8006f38 <HAL_RCC_OscConfig+0x780>)
 8006e78:	4313      	orrs	r3, r2
 8006e7a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006e7c:	4b2e      	ldr	r3, [pc, #184]	@ (8006f38 <HAL_RCC_OscConfig+0x780>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	4a2d      	ldr	r2, [pc, #180]	@ (8006f38 <HAL_RCC_OscConfig+0x780>)
 8006e82:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006e86:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006e88:	4b2b      	ldr	r3, [pc, #172]	@ (8006f38 <HAL_RCC_OscConfig+0x780>)
 8006e8a:	68db      	ldr	r3, [r3, #12]
 8006e8c:	4a2a      	ldr	r2, [pc, #168]	@ (8006f38 <HAL_RCC_OscConfig+0x780>)
 8006e8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006e92:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006e94:	f7fe faec 	bl	8005470 <HAL_GetTick>
 8006e98:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006e9a:	e008      	b.n	8006eae <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e9c:	f7fe fae8 	bl	8005470 <HAL_GetTick>
 8006ea0:	4602      	mov	r2, r0
 8006ea2:	693b      	ldr	r3, [r7, #16]
 8006ea4:	1ad3      	subs	r3, r2, r3
 8006ea6:	2b02      	cmp	r3, #2
 8006ea8:	d901      	bls.n	8006eae <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8006eaa:	2303      	movs	r3, #3
 8006eac:	e058      	b.n	8006f60 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006eae:	4b22      	ldr	r3, [pc, #136]	@ (8006f38 <HAL_RCC_OscConfig+0x780>)
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d0f0      	beq.n	8006e9c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006eba:	e050      	b.n	8006f5e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	e04f      	b.n	8006f60 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006ec0:	4b1d      	ldr	r3, [pc, #116]	@ (8006f38 <HAL_RCC_OscConfig+0x780>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d148      	bne.n	8006f5e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006ecc:	4b1a      	ldr	r3, [pc, #104]	@ (8006f38 <HAL_RCC_OscConfig+0x780>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4a19      	ldr	r2, [pc, #100]	@ (8006f38 <HAL_RCC_OscConfig+0x780>)
 8006ed2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006ed6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006ed8:	4b17      	ldr	r3, [pc, #92]	@ (8006f38 <HAL_RCC_OscConfig+0x780>)
 8006eda:	68db      	ldr	r3, [r3, #12]
 8006edc:	4a16      	ldr	r2, [pc, #88]	@ (8006f38 <HAL_RCC_OscConfig+0x780>)
 8006ede:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006ee2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006ee4:	f7fe fac4 	bl	8005470 <HAL_GetTick>
 8006ee8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006eea:	e008      	b.n	8006efe <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006eec:	f7fe fac0 	bl	8005470 <HAL_GetTick>
 8006ef0:	4602      	mov	r2, r0
 8006ef2:	693b      	ldr	r3, [r7, #16]
 8006ef4:	1ad3      	subs	r3, r2, r3
 8006ef6:	2b02      	cmp	r3, #2
 8006ef8:	d901      	bls.n	8006efe <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8006efa:	2303      	movs	r3, #3
 8006efc:	e030      	b.n	8006f60 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006efe:	4b0e      	ldr	r3, [pc, #56]	@ (8006f38 <HAL_RCC_OscConfig+0x780>)
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d0f0      	beq.n	8006eec <HAL_RCC_OscConfig+0x734>
 8006f0a:	e028      	b.n	8006f5e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006f0c:	69bb      	ldr	r3, [r7, #24]
 8006f0e:	2b0c      	cmp	r3, #12
 8006f10:	d023      	beq.n	8006f5a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f12:	4b09      	ldr	r3, [pc, #36]	@ (8006f38 <HAL_RCC_OscConfig+0x780>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	4a08      	ldr	r2, [pc, #32]	@ (8006f38 <HAL_RCC_OscConfig+0x780>)
 8006f18:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006f1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f1e:	f7fe faa7 	bl	8005470 <HAL_GetTick>
 8006f22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006f24:	e00c      	b.n	8006f40 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f26:	f7fe faa3 	bl	8005470 <HAL_GetTick>
 8006f2a:	4602      	mov	r2, r0
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	1ad3      	subs	r3, r2, r3
 8006f30:	2b02      	cmp	r3, #2
 8006f32:	d905      	bls.n	8006f40 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8006f34:	2303      	movs	r3, #3
 8006f36:	e013      	b.n	8006f60 <HAL_RCC_OscConfig+0x7a8>
 8006f38:	40021000 	.word	0x40021000
 8006f3c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006f40:	4b09      	ldr	r3, [pc, #36]	@ (8006f68 <HAL_RCC_OscConfig+0x7b0>)
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d1ec      	bne.n	8006f26 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006f4c:	4b06      	ldr	r3, [pc, #24]	@ (8006f68 <HAL_RCC_OscConfig+0x7b0>)
 8006f4e:	68da      	ldr	r2, [r3, #12]
 8006f50:	4905      	ldr	r1, [pc, #20]	@ (8006f68 <HAL_RCC_OscConfig+0x7b0>)
 8006f52:	4b06      	ldr	r3, [pc, #24]	@ (8006f6c <HAL_RCC_OscConfig+0x7b4>)
 8006f54:	4013      	ands	r3, r2
 8006f56:	60cb      	str	r3, [r1, #12]
 8006f58:	e001      	b.n	8006f5e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	e000      	b.n	8006f60 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8006f5e:	2300      	movs	r3, #0
}
 8006f60:	4618      	mov	r0, r3
 8006f62:	3720      	adds	r7, #32
 8006f64:	46bd      	mov	sp, r7
 8006f66:	bd80      	pop	{r7, pc}
 8006f68:	40021000 	.word	0x40021000
 8006f6c:	feeefffc 	.word	0xfeeefffc

08006f70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b084      	sub	sp, #16
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
 8006f78:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d101      	bne.n	8006f84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006f80:	2301      	movs	r3, #1
 8006f82:	e0e7      	b.n	8007154 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006f84:	4b75      	ldr	r3, [pc, #468]	@ (800715c <HAL_RCC_ClockConfig+0x1ec>)
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f003 0307 	and.w	r3, r3, #7
 8006f8c:	683a      	ldr	r2, [r7, #0]
 8006f8e:	429a      	cmp	r2, r3
 8006f90:	d910      	bls.n	8006fb4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f92:	4b72      	ldr	r3, [pc, #456]	@ (800715c <HAL_RCC_ClockConfig+0x1ec>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f023 0207 	bic.w	r2, r3, #7
 8006f9a:	4970      	ldr	r1, [pc, #448]	@ (800715c <HAL_RCC_ClockConfig+0x1ec>)
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	4313      	orrs	r3, r2
 8006fa0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006fa2:	4b6e      	ldr	r3, [pc, #440]	@ (800715c <HAL_RCC_ClockConfig+0x1ec>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f003 0307 	and.w	r3, r3, #7
 8006faa:	683a      	ldr	r2, [r7, #0]
 8006fac:	429a      	cmp	r2, r3
 8006fae:	d001      	beq.n	8006fb4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006fb0:	2301      	movs	r3, #1
 8006fb2:	e0cf      	b.n	8007154 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f003 0302 	and.w	r3, r3, #2
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d010      	beq.n	8006fe2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	689a      	ldr	r2, [r3, #8]
 8006fc4:	4b66      	ldr	r3, [pc, #408]	@ (8007160 <HAL_RCC_ClockConfig+0x1f0>)
 8006fc6:	689b      	ldr	r3, [r3, #8]
 8006fc8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006fcc:	429a      	cmp	r2, r3
 8006fce:	d908      	bls.n	8006fe2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006fd0:	4b63      	ldr	r3, [pc, #396]	@ (8007160 <HAL_RCC_ClockConfig+0x1f0>)
 8006fd2:	689b      	ldr	r3, [r3, #8]
 8006fd4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	689b      	ldr	r3, [r3, #8]
 8006fdc:	4960      	ldr	r1, [pc, #384]	@ (8007160 <HAL_RCC_ClockConfig+0x1f0>)
 8006fde:	4313      	orrs	r3, r2
 8006fe0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f003 0301 	and.w	r3, r3, #1
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d04c      	beq.n	8007088 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	685b      	ldr	r3, [r3, #4]
 8006ff2:	2b03      	cmp	r3, #3
 8006ff4:	d107      	bne.n	8007006 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006ff6:	4b5a      	ldr	r3, [pc, #360]	@ (8007160 <HAL_RCC_ClockConfig+0x1f0>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d121      	bne.n	8007046 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8007002:	2301      	movs	r3, #1
 8007004:	e0a6      	b.n	8007154 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	685b      	ldr	r3, [r3, #4]
 800700a:	2b02      	cmp	r3, #2
 800700c:	d107      	bne.n	800701e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800700e:	4b54      	ldr	r3, [pc, #336]	@ (8007160 <HAL_RCC_ClockConfig+0x1f0>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007016:	2b00      	cmp	r3, #0
 8007018:	d115      	bne.n	8007046 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800701a:	2301      	movs	r3, #1
 800701c:	e09a      	b.n	8007154 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d107      	bne.n	8007036 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007026:	4b4e      	ldr	r3, [pc, #312]	@ (8007160 <HAL_RCC_ClockConfig+0x1f0>)
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f003 0302 	and.w	r3, r3, #2
 800702e:	2b00      	cmp	r3, #0
 8007030:	d109      	bne.n	8007046 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007032:	2301      	movs	r3, #1
 8007034:	e08e      	b.n	8007154 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007036:	4b4a      	ldr	r3, [pc, #296]	@ (8007160 <HAL_RCC_ClockConfig+0x1f0>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800703e:	2b00      	cmp	r3, #0
 8007040:	d101      	bne.n	8007046 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007042:	2301      	movs	r3, #1
 8007044:	e086      	b.n	8007154 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007046:	4b46      	ldr	r3, [pc, #280]	@ (8007160 <HAL_RCC_ClockConfig+0x1f0>)
 8007048:	689b      	ldr	r3, [r3, #8]
 800704a:	f023 0203 	bic.w	r2, r3, #3
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	685b      	ldr	r3, [r3, #4]
 8007052:	4943      	ldr	r1, [pc, #268]	@ (8007160 <HAL_RCC_ClockConfig+0x1f0>)
 8007054:	4313      	orrs	r3, r2
 8007056:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007058:	f7fe fa0a 	bl	8005470 <HAL_GetTick>
 800705c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800705e:	e00a      	b.n	8007076 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007060:	f7fe fa06 	bl	8005470 <HAL_GetTick>
 8007064:	4602      	mov	r2, r0
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	1ad3      	subs	r3, r2, r3
 800706a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800706e:	4293      	cmp	r3, r2
 8007070:	d901      	bls.n	8007076 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8007072:	2303      	movs	r3, #3
 8007074:	e06e      	b.n	8007154 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007076:	4b3a      	ldr	r3, [pc, #232]	@ (8007160 <HAL_RCC_ClockConfig+0x1f0>)
 8007078:	689b      	ldr	r3, [r3, #8]
 800707a:	f003 020c 	and.w	r2, r3, #12
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	685b      	ldr	r3, [r3, #4]
 8007082:	009b      	lsls	r3, r3, #2
 8007084:	429a      	cmp	r2, r3
 8007086:	d1eb      	bne.n	8007060 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f003 0302 	and.w	r3, r3, #2
 8007090:	2b00      	cmp	r3, #0
 8007092:	d010      	beq.n	80070b6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	689a      	ldr	r2, [r3, #8]
 8007098:	4b31      	ldr	r3, [pc, #196]	@ (8007160 <HAL_RCC_ClockConfig+0x1f0>)
 800709a:	689b      	ldr	r3, [r3, #8]
 800709c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80070a0:	429a      	cmp	r2, r3
 80070a2:	d208      	bcs.n	80070b6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80070a4:	4b2e      	ldr	r3, [pc, #184]	@ (8007160 <HAL_RCC_ClockConfig+0x1f0>)
 80070a6:	689b      	ldr	r3, [r3, #8]
 80070a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	689b      	ldr	r3, [r3, #8]
 80070b0:	492b      	ldr	r1, [pc, #172]	@ (8007160 <HAL_RCC_ClockConfig+0x1f0>)
 80070b2:	4313      	orrs	r3, r2
 80070b4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80070b6:	4b29      	ldr	r3, [pc, #164]	@ (800715c <HAL_RCC_ClockConfig+0x1ec>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f003 0307 	and.w	r3, r3, #7
 80070be:	683a      	ldr	r2, [r7, #0]
 80070c0:	429a      	cmp	r2, r3
 80070c2:	d210      	bcs.n	80070e6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80070c4:	4b25      	ldr	r3, [pc, #148]	@ (800715c <HAL_RCC_ClockConfig+0x1ec>)
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f023 0207 	bic.w	r2, r3, #7
 80070cc:	4923      	ldr	r1, [pc, #140]	@ (800715c <HAL_RCC_ClockConfig+0x1ec>)
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	4313      	orrs	r3, r2
 80070d2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80070d4:	4b21      	ldr	r3, [pc, #132]	@ (800715c <HAL_RCC_ClockConfig+0x1ec>)
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f003 0307 	and.w	r3, r3, #7
 80070dc:	683a      	ldr	r2, [r7, #0]
 80070de:	429a      	cmp	r2, r3
 80070e0:	d001      	beq.n	80070e6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80070e2:	2301      	movs	r3, #1
 80070e4:	e036      	b.n	8007154 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f003 0304 	and.w	r3, r3, #4
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d008      	beq.n	8007104 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80070f2:	4b1b      	ldr	r3, [pc, #108]	@ (8007160 <HAL_RCC_ClockConfig+0x1f0>)
 80070f4:	689b      	ldr	r3, [r3, #8]
 80070f6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	68db      	ldr	r3, [r3, #12]
 80070fe:	4918      	ldr	r1, [pc, #96]	@ (8007160 <HAL_RCC_ClockConfig+0x1f0>)
 8007100:	4313      	orrs	r3, r2
 8007102:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f003 0308 	and.w	r3, r3, #8
 800710c:	2b00      	cmp	r3, #0
 800710e:	d009      	beq.n	8007124 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007110:	4b13      	ldr	r3, [pc, #76]	@ (8007160 <HAL_RCC_ClockConfig+0x1f0>)
 8007112:	689b      	ldr	r3, [r3, #8]
 8007114:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	691b      	ldr	r3, [r3, #16]
 800711c:	00db      	lsls	r3, r3, #3
 800711e:	4910      	ldr	r1, [pc, #64]	@ (8007160 <HAL_RCC_ClockConfig+0x1f0>)
 8007120:	4313      	orrs	r3, r2
 8007122:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007124:	f000 f824 	bl	8007170 <HAL_RCC_GetSysClockFreq>
 8007128:	4602      	mov	r2, r0
 800712a:	4b0d      	ldr	r3, [pc, #52]	@ (8007160 <HAL_RCC_ClockConfig+0x1f0>)
 800712c:	689b      	ldr	r3, [r3, #8]
 800712e:	091b      	lsrs	r3, r3, #4
 8007130:	f003 030f 	and.w	r3, r3, #15
 8007134:	490b      	ldr	r1, [pc, #44]	@ (8007164 <HAL_RCC_ClockConfig+0x1f4>)
 8007136:	5ccb      	ldrb	r3, [r1, r3]
 8007138:	f003 031f 	and.w	r3, r3, #31
 800713c:	fa22 f303 	lsr.w	r3, r2, r3
 8007140:	4a09      	ldr	r2, [pc, #36]	@ (8007168 <HAL_RCC_ClockConfig+0x1f8>)
 8007142:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007144:	4b09      	ldr	r3, [pc, #36]	@ (800716c <HAL_RCC_ClockConfig+0x1fc>)
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	4618      	mov	r0, r3
 800714a:	f7fd fc7b 	bl	8004a44 <HAL_InitTick>
 800714e:	4603      	mov	r3, r0
 8007150:	72fb      	strb	r3, [r7, #11]

  return status;
 8007152:	7afb      	ldrb	r3, [r7, #11]
}
 8007154:	4618      	mov	r0, r3
 8007156:	3710      	adds	r7, #16
 8007158:	46bd      	mov	sp, r7
 800715a:	bd80      	pop	{r7, pc}
 800715c:	40022000 	.word	0x40022000
 8007160:	40021000 	.word	0x40021000
 8007164:	080130ec 	.word	0x080130ec
 8007168:	20000004 	.word	0x20000004
 800716c:	2000001c 	.word	0x2000001c

08007170 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007170:	b480      	push	{r7}
 8007172:	b089      	sub	sp, #36	@ 0x24
 8007174:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007176:	2300      	movs	r3, #0
 8007178:	61fb      	str	r3, [r7, #28]
 800717a:	2300      	movs	r3, #0
 800717c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800717e:	4b3e      	ldr	r3, [pc, #248]	@ (8007278 <HAL_RCC_GetSysClockFreq+0x108>)
 8007180:	689b      	ldr	r3, [r3, #8]
 8007182:	f003 030c 	and.w	r3, r3, #12
 8007186:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007188:	4b3b      	ldr	r3, [pc, #236]	@ (8007278 <HAL_RCC_GetSysClockFreq+0x108>)
 800718a:	68db      	ldr	r3, [r3, #12]
 800718c:	f003 0303 	and.w	r3, r3, #3
 8007190:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007192:	693b      	ldr	r3, [r7, #16]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d005      	beq.n	80071a4 <HAL_RCC_GetSysClockFreq+0x34>
 8007198:	693b      	ldr	r3, [r7, #16]
 800719a:	2b0c      	cmp	r3, #12
 800719c:	d121      	bne.n	80071e2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	2b01      	cmp	r3, #1
 80071a2:	d11e      	bne.n	80071e2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80071a4:	4b34      	ldr	r3, [pc, #208]	@ (8007278 <HAL_RCC_GetSysClockFreq+0x108>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f003 0308 	and.w	r3, r3, #8
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d107      	bne.n	80071c0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80071b0:	4b31      	ldr	r3, [pc, #196]	@ (8007278 <HAL_RCC_GetSysClockFreq+0x108>)
 80071b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80071b6:	0a1b      	lsrs	r3, r3, #8
 80071b8:	f003 030f 	and.w	r3, r3, #15
 80071bc:	61fb      	str	r3, [r7, #28]
 80071be:	e005      	b.n	80071cc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80071c0:	4b2d      	ldr	r3, [pc, #180]	@ (8007278 <HAL_RCC_GetSysClockFreq+0x108>)
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	091b      	lsrs	r3, r3, #4
 80071c6:	f003 030f 	and.w	r3, r3, #15
 80071ca:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80071cc:	4a2b      	ldr	r2, [pc, #172]	@ (800727c <HAL_RCC_GetSysClockFreq+0x10c>)
 80071ce:	69fb      	ldr	r3, [r7, #28]
 80071d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80071d4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d10d      	bne.n	80071f8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80071dc:	69fb      	ldr	r3, [r7, #28]
 80071de:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80071e0:	e00a      	b.n	80071f8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80071e2:	693b      	ldr	r3, [r7, #16]
 80071e4:	2b04      	cmp	r3, #4
 80071e6:	d102      	bne.n	80071ee <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80071e8:	4b25      	ldr	r3, [pc, #148]	@ (8007280 <HAL_RCC_GetSysClockFreq+0x110>)
 80071ea:	61bb      	str	r3, [r7, #24]
 80071ec:	e004      	b.n	80071f8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80071ee:	693b      	ldr	r3, [r7, #16]
 80071f0:	2b08      	cmp	r3, #8
 80071f2:	d101      	bne.n	80071f8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80071f4:	4b23      	ldr	r3, [pc, #140]	@ (8007284 <HAL_RCC_GetSysClockFreq+0x114>)
 80071f6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80071f8:	693b      	ldr	r3, [r7, #16]
 80071fa:	2b0c      	cmp	r3, #12
 80071fc:	d134      	bne.n	8007268 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80071fe:	4b1e      	ldr	r3, [pc, #120]	@ (8007278 <HAL_RCC_GetSysClockFreq+0x108>)
 8007200:	68db      	ldr	r3, [r3, #12]
 8007202:	f003 0303 	and.w	r3, r3, #3
 8007206:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007208:	68bb      	ldr	r3, [r7, #8]
 800720a:	2b02      	cmp	r3, #2
 800720c:	d003      	beq.n	8007216 <HAL_RCC_GetSysClockFreq+0xa6>
 800720e:	68bb      	ldr	r3, [r7, #8]
 8007210:	2b03      	cmp	r3, #3
 8007212:	d003      	beq.n	800721c <HAL_RCC_GetSysClockFreq+0xac>
 8007214:	e005      	b.n	8007222 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8007216:	4b1a      	ldr	r3, [pc, #104]	@ (8007280 <HAL_RCC_GetSysClockFreq+0x110>)
 8007218:	617b      	str	r3, [r7, #20]
      break;
 800721a:	e005      	b.n	8007228 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800721c:	4b19      	ldr	r3, [pc, #100]	@ (8007284 <HAL_RCC_GetSysClockFreq+0x114>)
 800721e:	617b      	str	r3, [r7, #20]
      break;
 8007220:	e002      	b.n	8007228 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007222:	69fb      	ldr	r3, [r7, #28]
 8007224:	617b      	str	r3, [r7, #20]
      break;
 8007226:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007228:	4b13      	ldr	r3, [pc, #76]	@ (8007278 <HAL_RCC_GetSysClockFreq+0x108>)
 800722a:	68db      	ldr	r3, [r3, #12]
 800722c:	091b      	lsrs	r3, r3, #4
 800722e:	f003 0307 	and.w	r3, r3, #7
 8007232:	3301      	adds	r3, #1
 8007234:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007236:	4b10      	ldr	r3, [pc, #64]	@ (8007278 <HAL_RCC_GetSysClockFreq+0x108>)
 8007238:	68db      	ldr	r3, [r3, #12]
 800723a:	0a1b      	lsrs	r3, r3, #8
 800723c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007240:	697a      	ldr	r2, [r7, #20]
 8007242:	fb03 f202 	mul.w	r2, r3, r2
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	fbb2 f3f3 	udiv	r3, r2, r3
 800724c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800724e:	4b0a      	ldr	r3, [pc, #40]	@ (8007278 <HAL_RCC_GetSysClockFreq+0x108>)
 8007250:	68db      	ldr	r3, [r3, #12]
 8007252:	0e5b      	lsrs	r3, r3, #25
 8007254:	f003 0303 	and.w	r3, r3, #3
 8007258:	3301      	adds	r3, #1
 800725a:	005b      	lsls	r3, r3, #1
 800725c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800725e:	697a      	ldr	r2, [r7, #20]
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	fbb2 f3f3 	udiv	r3, r2, r3
 8007266:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007268:	69bb      	ldr	r3, [r7, #24]
}
 800726a:	4618      	mov	r0, r3
 800726c:	3724      	adds	r7, #36	@ 0x24
 800726e:	46bd      	mov	sp, r7
 8007270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007274:	4770      	bx	lr
 8007276:	bf00      	nop
 8007278:	40021000 	.word	0x40021000
 800727c:	08013104 	.word	0x08013104
 8007280:	00f42400 	.word	0x00f42400
 8007284:	007a1200 	.word	0x007a1200

08007288 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007288:	b480      	push	{r7}
 800728a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800728c:	4b03      	ldr	r3, [pc, #12]	@ (800729c <HAL_RCC_GetHCLKFreq+0x14>)
 800728e:	681b      	ldr	r3, [r3, #0]
}
 8007290:	4618      	mov	r0, r3
 8007292:	46bd      	mov	sp, r7
 8007294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007298:	4770      	bx	lr
 800729a:	bf00      	nop
 800729c:	20000004 	.word	0x20000004

080072a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80072a4:	f7ff fff0 	bl	8007288 <HAL_RCC_GetHCLKFreq>
 80072a8:	4602      	mov	r2, r0
 80072aa:	4b06      	ldr	r3, [pc, #24]	@ (80072c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80072ac:	689b      	ldr	r3, [r3, #8]
 80072ae:	0a1b      	lsrs	r3, r3, #8
 80072b0:	f003 0307 	and.w	r3, r3, #7
 80072b4:	4904      	ldr	r1, [pc, #16]	@ (80072c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80072b6:	5ccb      	ldrb	r3, [r1, r3]
 80072b8:	f003 031f 	and.w	r3, r3, #31
 80072bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80072c0:	4618      	mov	r0, r3
 80072c2:	bd80      	pop	{r7, pc}
 80072c4:	40021000 	.word	0x40021000
 80072c8:	080130fc 	.word	0x080130fc

080072cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80072d0:	f7ff ffda 	bl	8007288 <HAL_RCC_GetHCLKFreq>
 80072d4:	4602      	mov	r2, r0
 80072d6:	4b06      	ldr	r3, [pc, #24]	@ (80072f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80072d8:	689b      	ldr	r3, [r3, #8]
 80072da:	0adb      	lsrs	r3, r3, #11
 80072dc:	f003 0307 	and.w	r3, r3, #7
 80072e0:	4904      	ldr	r1, [pc, #16]	@ (80072f4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80072e2:	5ccb      	ldrb	r3, [r1, r3]
 80072e4:	f003 031f 	and.w	r3, r3, #31
 80072e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80072ec:	4618      	mov	r0, r3
 80072ee:	bd80      	pop	{r7, pc}
 80072f0:	40021000 	.word	0x40021000
 80072f4:	080130fc 	.word	0x080130fc

080072f8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80072f8:	b480      	push	{r7}
 80072fa:	b083      	sub	sp, #12
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
 8007300:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	220f      	movs	r2, #15
 8007306:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8007308:	4b12      	ldr	r3, [pc, #72]	@ (8007354 <HAL_RCC_GetClockConfig+0x5c>)
 800730a:	689b      	ldr	r3, [r3, #8]
 800730c:	f003 0203 	and.w	r2, r3, #3
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8007314:	4b0f      	ldr	r3, [pc, #60]	@ (8007354 <HAL_RCC_GetClockConfig+0x5c>)
 8007316:	689b      	ldr	r3, [r3, #8]
 8007318:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8007320:	4b0c      	ldr	r3, [pc, #48]	@ (8007354 <HAL_RCC_GetClockConfig+0x5c>)
 8007322:	689b      	ldr	r3, [r3, #8]
 8007324:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800732c:	4b09      	ldr	r3, [pc, #36]	@ (8007354 <HAL_RCC_GetClockConfig+0x5c>)
 800732e:	689b      	ldr	r3, [r3, #8]
 8007330:	08db      	lsrs	r3, r3, #3
 8007332:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800733a:	4b07      	ldr	r3, [pc, #28]	@ (8007358 <HAL_RCC_GetClockConfig+0x60>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f003 0207 	and.w	r2, r3, #7
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	601a      	str	r2, [r3, #0]
}
 8007346:	bf00      	nop
 8007348:	370c      	adds	r7, #12
 800734a:	46bd      	mov	sp, r7
 800734c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007350:	4770      	bx	lr
 8007352:	bf00      	nop
 8007354:	40021000 	.word	0x40021000
 8007358:	40022000 	.word	0x40022000

0800735c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b086      	sub	sp, #24
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007364:	2300      	movs	r3, #0
 8007366:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007368:	4b2a      	ldr	r3, [pc, #168]	@ (8007414 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800736a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800736c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007370:	2b00      	cmp	r3, #0
 8007372:	d003      	beq.n	800737c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007374:	f7ff f8f0 	bl	8006558 <HAL_PWREx_GetVoltageRange>
 8007378:	6178      	str	r0, [r7, #20]
 800737a:	e014      	b.n	80073a6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800737c:	4b25      	ldr	r3, [pc, #148]	@ (8007414 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800737e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007380:	4a24      	ldr	r2, [pc, #144]	@ (8007414 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007382:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007386:	6593      	str	r3, [r2, #88]	@ 0x58
 8007388:	4b22      	ldr	r3, [pc, #136]	@ (8007414 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800738a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800738c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007390:	60fb      	str	r3, [r7, #12]
 8007392:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007394:	f7ff f8e0 	bl	8006558 <HAL_PWREx_GetVoltageRange>
 8007398:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800739a:	4b1e      	ldr	r3, [pc, #120]	@ (8007414 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800739c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800739e:	4a1d      	ldr	r2, [pc, #116]	@ (8007414 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80073a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80073a4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80073a6:	697b      	ldr	r3, [r7, #20]
 80073a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073ac:	d10b      	bne.n	80073c6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2b80      	cmp	r3, #128	@ 0x80
 80073b2:	d919      	bls.n	80073e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2ba0      	cmp	r3, #160	@ 0xa0
 80073b8:	d902      	bls.n	80073c0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80073ba:	2302      	movs	r3, #2
 80073bc:	613b      	str	r3, [r7, #16]
 80073be:	e013      	b.n	80073e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80073c0:	2301      	movs	r3, #1
 80073c2:	613b      	str	r3, [r7, #16]
 80073c4:	e010      	b.n	80073e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2b80      	cmp	r3, #128	@ 0x80
 80073ca:	d902      	bls.n	80073d2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80073cc:	2303      	movs	r3, #3
 80073ce:	613b      	str	r3, [r7, #16]
 80073d0:	e00a      	b.n	80073e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2b80      	cmp	r3, #128	@ 0x80
 80073d6:	d102      	bne.n	80073de <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80073d8:	2302      	movs	r3, #2
 80073da:	613b      	str	r3, [r7, #16]
 80073dc:	e004      	b.n	80073e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	2b70      	cmp	r3, #112	@ 0x70
 80073e2:	d101      	bne.n	80073e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80073e4:	2301      	movs	r3, #1
 80073e6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80073e8:	4b0b      	ldr	r3, [pc, #44]	@ (8007418 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f023 0207 	bic.w	r2, r3, #7
 80073f0:	4909      	ldr	r1, [pc, #36]	@ (8007418 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80073f2:	693b      	ldr	r3, [r7, #16]
 80073f4:	4313      	orrs	r3, r2
 80073f6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80073f8:	4b07      	ldr	r3, [pc, #28]	@ (8007418 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f003 0307 	and.w	r3, r3, #7
 8007400:	693a      	ldr	r2, [r7, #16]
 8007402:	429a      	cmp	r2, r3
 8007404:	d001      	beq.n	800740a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8007406:	2301      	movs	r3, #1
 8007408:	e000      	b.n	800740c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800740a:	2300      	movs	r3, #0
}
 800740c:	4618      	mov	r0, r3
 800740e:	3718      	adds	r7, #24
 8007410:	46bd      	mov	sp, r7
 8007412:	bd80      	pop	{r7, pc}
 8007414:	40021000 	.word	0x40021000
 8007418:	40022000 	.word	0x40022000

0800741c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b086      	sub	sp, #24
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007424:	2300      	movs	r3, #0
 8007426:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007428:	2300      	movs	r3, #0
 800742a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007434:	2b00      	cmp	r3, #0
 8007436:	d041      	beq.n	80074bc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800743c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007440:	d02a      	beq.n	8007498 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8007442:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007446:	d824      	bhi.n	8007492 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007448:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800744c:	d008      	beq.n	8007460 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800744e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007452:	d81e      	bhi.n	8007492 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007454:	2b00      	cmp	r3, #0
 8007456:	d00a      	beq.n	800746e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8007458:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800745c:	d010      	beq.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800745e:	e018      	b.n	8007492 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007460:	4b86      	ldr	r3, [pc, #536]	@ (800767c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007462:	68db      	ldr	r3, [r3, #12]
 8007464:	4a85      	ldr	r2, [pc, #532]	@ (800767c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007466:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800746a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800746c:	e015      	b.n	800749a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	3304      	adds	r3, #4
 8007472:	2100      	movs	r1, #0
 8007474:	4618      	mov	r0, r3
 8007476:	f000 facb 	bl	8007a10 <RCCEx_PLLSAI1_Config>
 800747a:	4603      	mov	r3, r0
 800747c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800747e:	e00c      	b.n	800749a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	3320      	adds	r3, #32
 8007484:	2100      	movs	r1, #0
 8007486:	4618      	mov	r0, r3
 8007488:	f000 fbb6 	bl	8007bf8 <RCCEx_PLLSAI2_Config>
 800748c:	4603      	mov	r3, r0
 800748e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007490:	e003      	b.n	800749a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007492:	2301      	movs	r3, #1
 8007494:	74fb      	strb	r3, [r7, #19]
      break;
 8007496:	e000      	b.n	800749a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8007498:	bf00      	nop
    }

    if(ret == HAL_OK)
 800749a:	7cfb      	ldrb	r3, [r7, #19]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d10b      	bne.n	80074b8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80074a0:	4b76      	ldr	r3, [pc, #472]	@ (800767c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80074a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074a6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80074ae:	4973      	ldr	r1, [pc, #460]	@ (800767c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80074b0:	4313      	orrs	r3, r2
 80074b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80074b6:	e001      	b.n	80074bc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074b8:	7cfb      	ldrb	r3, [r7, #19]
 80074ba:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d041      	beq.n	800754c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80074cc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80074d0:	d02a      	beq.n	8007528 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80074d2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80074d6:	d824      	bhi.n	8007522 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80074d8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80074dc:	d008      	beq.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80074de:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80074e2:	d81e      	bhi.n	8007522 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d00a      	beq.n	80074fe <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80074e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80074ec:	d010      	beq.n	8007510 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80074ee:	e018      	b.n	8007522 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80074f0:	4b62      	ldr	r3, [pc, #392]	@ (800767c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80074f2:	68db      	ldr	r3, [r3, #12]
 80074f4:	4a61      	ldr	r2, [pc, #388]	@ (800767c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80074f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80074fa:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80074fc:	e015      	b.n	800752a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	3304      	adds	r3, #4
 8007502:	2100      	movs	r1, #0
 8007504:	4618      	mov	r0, r3
 8007506:	f000 fa83 	bl	8007a10 <RCCEx_PLLSAI1_Config>
 800750a:	4603      	mov	r3, r0
 800750c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800750e:	e00c      	b.n	800752a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	3320      	adds	r3, #32
 8007514:	2100      	movs	r1, #0
 8007516:	4618      	mov	r0, r3
 8007518:	f000 fb6e 	bl	8007bf8 <RCCEx_PLLSAI2_Config>
 800751c:	4603      	mov	r3, r0
 800751e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007520:	e003      	b.n	800752a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007522:	2301      	movs	r3, #1
 8007524:	74fb      	strb	r3, [r7, #19]
      break;
 8007526:	e000      	b.n	800752a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8007528:	bf00      	nop
    }

    if(ret == HAL_OK)
 800752a:	7cfb      	ldrb	r3, [r7, #19]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d10b      	bne.n	8007548 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007530:	4b52      	ldr	r3, [pc, #328]	@ (800767c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007532:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007536:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800753e:	494f      	ldr	r1, [pc, #316]	@ (800767c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007540:	4313      	orrs	r3, r2
 8007542:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8007546:	e001      	b.n	800754c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007548:	7cfb      	ldrb	r3, [r7, #19]
 800754a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007554:	2b00      	cmp	r3, #0
 8007556:	f000 80a0 	beq.w	800769a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800755a:	2300      	movs	r3, #0
 800755c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800755e:	4b47      	ldr	r3, [pc, #284]	@ (800767c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007560:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007562:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007566:	2b00      	cmp	r3, #0
 8007568:	d101      	bne.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800756a:	2301      	movs	r3, #1
 800756c:	e000      	b.n	8007570 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800756e:	2300      	movs	r3, #0
 8007570:	2b00      	cmp	r3, #0
 8007572:	d00d      	beq.n	8007590 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007574:	4b41      	ldr	r3, [pc, #260]	@ (800767c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007578:	4a40      	ldr	r2, [pc, #256]	@ (800767c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800757a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800757e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007580:	4b3e      	ldr	r3, [pc, #248]	@ (800767c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007582:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007584:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007588:	60bb      	str	r3, [r7, #8]
 800758a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800758c:	2301      	movs	r3, #1
 800758e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007590:	4b3b      	ldr	r3, [pc, #236]	@ (8007680 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	4a3a      	ldr	r2, [pc, #232]	@ (8007680 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007596:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800759a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800759c:	f7fd ff68 	bl	8005470 <HAL_GetTick>
 80075a0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80075a2:	e009      	b.n	80075b8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80075a4:	f7fd ff64 	bl	8005470 <HAL_GetTick>
 80075a8:	4602      	mov	r2, r0
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	1ad3      	subs	r3, r2, r3
 80075ae:	2b02      	cmp	r3, #2
 80075b0:	d902      	bls.n	80075b8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80075b2:	2303      	movs	r3, #3
 80075b4:	74fb      	strb	r3, [r7, #19]
        break;
 80075b6:	e005      	b.n	80075c4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80075b8:	4b31      	ldr	r3, [pc, #196]	@ (8007680 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d0ef      	beq.n	80075a4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80075c4:	7cfb      	ldrb	r3, [r7, #19]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d15c      	bne.n	8007684 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80075ca:	4b2c      	ldr	r3, [pc, #176]	@ (800767c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80075cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075d0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80075d4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80075d6:	697b      	ldr	r3, [r7, #20]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d01f      	beq.n	800761c <HAL_RCCEx_PeriphCLKConfig+0x200>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80075e2:	697a      	ldr	r2, [r7, #20]
 80075e4:	429a      	cmp	r2, r3
 80075e6:	d019      	beq.n	800761c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80075e8:	4b24      	ldr	r3, [pc, #144]	@ (800767c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80075ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80075f2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80075f4:	4b21      	ldr	r3, [pc, #132]	@ (800767c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80075f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075fa:	4a20      	ldr	r2, [pc, #128]	@ (800767c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80075fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007600:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007604:	4b1d      	ldr	r3, [pc, #116]	@ (800767c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007606:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800760a:	4a1c      	ldr	r2, [pc, #112]	@ (800767c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800760c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007610:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007614:	4a19      	ldr	r2, [pc, #100]	@ (800767c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007616:	697b      	ldr	r3, [r7, #20]
 8007618:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800761c:	697b      	ldr	r3, [r7, #20]
 800761e:	f003 0301 	and.w	r3, r3, #1
 8007622:	2b00      	cmp	r3, #0
 8007624:	d016      	beq.n	8007654 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007626:	f7fd ff23 	bl	8005470 <HAL_GetTick>
 800762a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800762c:	e00b      	b.n	8007646 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800762e:	f7fd ff1f 	bl	8005470 <HAL_GetTick>
 8007632:	4602      	mov	r2, r0
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	1ad3      	subs	r3, r2, r3
 8007638:	f241 3288 	movw	r2, #5000	@ 0x1388
 800763c:	4293      	cmp	r3, r2
 800763e:	d902      	bls.n	8007646 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8007640:	2303      	movs	r3, #3
 8007642:	74fb      	strb	r3, [r7, #19]
            break;
 8007644:	e006      	b.n	8007654 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007646:	4b0d      	ldr	r3, [pc, #52]	@ (800767c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007648:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800764c:	f003 0302 	and.w	r3, r3, #2
 8007650:	2b00      	cmp	r3, #0
 8007652:	d0ec      	beq.n	800762e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8007654:	7cfb      	ldrb	r3, [r7, #19]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d10c      	bne.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800765a:	4b08      	ldr	r3, [pc, #32]	@ (800767c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800765c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007660:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800766a:	4904      	ldr	r1, [pc, #16]	@ (800767c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800766c:	4313      	orrs	r3, r2
 800766e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007672:	e009      	b.n	8007688 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007674:	7cfb      	ldrb	r3, [r7, #19]
 8007676:	74bb      	strb	r3, [r7, #18]
 8007678:	e006      	b.n	8007688 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800767a:	bf00      	nop
 800767c:	40021000 	.word	0x40021000
 8007680:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007684:	7cfb      	ldrb	r3, [r7, #19]
 8007686:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007688:	7c7b      	ldrb	r3, [r7, #17]
 800768a:	2b01      	cmp	r3, #1
 800768c:	d105      	bne.n	800769a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800768e:	4b9e      	ldr	r3, [pc, #632]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007690:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007692:	4a9d      	ldr	r2, [pc, #628]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007694:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007698:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f003 0301 	and.w	r3, r3, #1
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d00a      	beq.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80076a6:	4b98      	ldr	r3, [pc, #608]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80076a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076ac:	f023 0203 	bic.w	r2, r3, #3
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076b4:	4994      	ldr	r1, [pc, #592]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80076b6:	4313      	orrs	r3, r2
 80076b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f003 0302 	and.w	r3, r3, #2
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d00a      	beq.n	80076de <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80076c8:	4b8f      	ldr	r3, [pc, #572]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80076ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076ce:	f023 020c 	bic.w	r2, r3, #12
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076d6:	498c      	ldr	r1, [pc, #560]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80076d8:	4313      	orrs	r3, r2
 80076da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f003 0304 	and.w	r3, r3, #4
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d00a      	beq.n	8007700 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80076ea:	4b87      	ldr	r3, [pc, #540]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80076ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076f0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076f8:	4983      	ldr	r1, [pc, #524]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80076fa:	4313      	orrs	r3, r2
 80076fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f003 0308 	and.w	r3, r3, #8
 8007708:	2b00      	cmp	r3, #0
 800770a:	d00a      	beq.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800770c:	4b7e      	ldr	r3, [pc, #504]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800770e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007712:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800771a:	497b      	ldr	r1, [pc, #492]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800771c:	4313      	orrs	r3, r2
 800771e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f003 0310 	and.w	r3, r3, #16
 800772a:	2b00      	cmp	r3, #0
 800772c:	d00a      	beq.n	8007744 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800772e:	4b76      	ldr	r3, [pc, #472]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007730:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007734:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800773c:	4972      	ldr	r1, [pc, #456]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800773e:	4313      	orrs	r3, r2
 8007740:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f003 0320 	and.w	r3, r3, #32
 800774c:	2b00      	cmp	r3, #0
 800774e:	d00a      	beq.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007750:	4b6d      	ldr	r3, [pc, #436]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007752:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007756:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800775e:	496a      	ldr	r1, [pc, #424]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007760:	4313      	orrs	r3, r2
 8007762:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800776e:	2b00      	cmp	r3, #0
 8007770:	d00a      	beq.n	8007788 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007772:	4b65      	ldr	r3, [pc, #404]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007774:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007778:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007780:	4961      	ldr	r1, [pc, #388]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007782:	4313      	orrs	r3, r2
 8007784:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007790:	2b00      	cmp	r3, #0
 8007792:	d00a      	beq.n	80077aa <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007794:	4b5c      	ldr	r3, [pc, #368]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007796:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800779a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077a2:	4959      	ldr	r1, [pc, #356]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077a4:	4313      	orrs	r3, r2
 80077a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d00a      	beq.n	80077cc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80077b6:	4b54      	ldr	r3, [pc, #336]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077bc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077c4:	4950      	ldr	r1, [pc, #320]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077c6:	4313      	orrs	r3, r2
 80077c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d00a      	beq.n	80077ee <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80077d8:	4b4b      	ldr	r3, [pc, #300]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077de:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077e6:	4948      	ldr	r1, [pc, #288]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077e8:	4313      	orrs	r3, r2
 80077ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d00a      	beq.n	8007810 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80077fa:	4b43      	ldr	r3, [pc, #268]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007800:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007808:	493f      	ldr	r1, [pc, #252]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800780a:	4313      	orrs	r3, r2
 800780c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007818:	2b00      	cmp	r3, #0
 800781a:	d028      	beq.n	800786e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800781c:	4b3a      	ldr	r3, [pc, #232]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800781e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007822:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800782a:	4937      	ldr	r1, [pc, #220]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800782c:	4313      	orrs	r3, r2
 800782e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007836:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800783a:	d106      	bne.n	800784a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800783c:	4b32      	ldr	r3, [pc, #200]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800783e:	68db      	ldr	r3, [r3, #12]
 8007840:	4a31      	ldr	r2, [pc, #196]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007842:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007846:	60d3      	str	r3, [r2, #12]
 8007848:	e011      	b.n	800786e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800784e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007852:	d10c      	bne.n	800786e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	3304      	adds	r3, #4
 8007858:	2101      	movs	r1, #1
 800785a:	4618      	mov	r0, r3
 800785c:	f000 f8d8 	bl	8007a10 <RCCEx_PLLSAI1_Config>
 8007860:	4603      	mov	r3, r0
 8007862:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007864:	7cfb      	ldrb	r3, [r7, #19]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d001      	beq.n	800786e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800786a:	7cfb      	ldrb	r3, [r7, #19]
 800786c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007876:	2b00      	cmp	r3, #0
 8007878:	d028      	beq.n	80078cc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800787a:	4b23      	ldr	r3, [pc, #140]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800787c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007880:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007888:	491f      	ldr	r1, [pc, #124]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800788a:	4313      	orrs	r3, r2
 800788c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007894:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007898:	d106      	bne.n	80078a8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800789a:	4b1b      	ldr	r3, [pc, #108]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800789c:	68db      	ldr	r3, [r3, #12]
 800789e:	4a1a      	ldr	r2, [pc, #104]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078a0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80078a4:	60d3      	str	r3, [r2, #12]
 80078a6:	e011      	b.n	80078cc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078ac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80078b0:	d10c      	bne.n	80078cc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	3304      	adds	r3, #4
 80078b6:	2101      	movs	r1, #1
 80078b8:	4618      	mov	r0, r3
 80078ba:	f000 f8a9 	bl	8007a10 <RCCEx_PLLSAI1_Config>
 80078be:	4603      	mov	r3, r0
 80078c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80078c2:	7cfb      	ldrb	r3, [r7, #19]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d001      	beq.n	80078cc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80078c8:	7cfb      	ldrb	r3, [r7, #19]
 80078ca:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d02b      	beq.n	8007930 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80078d8:	4b0b      	ldr	r3, [pc, #44]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078de:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078e6:	4908      	ldr	r1, [pc, #32]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078e8:	4313      	orrs	r3, r2
 80078ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80078f6:	d109      	bne.n	800790c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80078f8:	4b03      	ldr	r3, [pc, #12]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078fa:	68db      	ldr	r3, [r3, #12]
 80078fc:	4a02      	ldr	r2, [pc, #8]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007902:	60d3      	str	r3, [r2, #12]
 8007904:	e014      	b.n	8007930 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8007906:	bf00      	nop
 8007908:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007910:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007914:	d10c      	bne.n	8007930 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	3304      	adds	r3, #4
 800791a:	2101      	movs	r1, #1
 800791c:	4618      	mov	r0, r3
 800791e:	f000 f877 	bl	8007a10 <RCCEx_PLLSAI1_Config>
 8007922:	4603      	mov	r3, r0
 8007924:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007926:	7cfb      	ldrb	r3, [r7, #19]
 8007928:	2b00      	cmp	r3, #0
 800792a:	d001      	beq.n	8007930 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800792c:	7cfb      	ldrb	r3, [r7, #19]
 800792e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007938:	2b00      	cmp	r3, #0
 800793a:	d02f      	beq.n	800799c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800793c:	4b2b      	ldr	r3, [pc, #172]	@ (80079ec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800793e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007942:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800794a:	4928      	ldr	r1, [pc, #160]	@ (80079ec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800794c:	4313      	orrs	r3, r2
 800794e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007956:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800795a:	d10d      	bne.n	8007978 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	3304      	adds	r3, #4
 8007960:	2102      	movs	r1, #2
 8007962:	4618      	mov	r0, r3
 8007964:	f000 f854 	bl	8007a10 <RCCEx_PLLSAI1_Config>
 8007968:	4603      	mov	r3, r0
 800796a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800796c:	7cfb      	ldrb	r3, [r7, #19]
 800796e:	2b00      	cmp	r3, #0
 8007970:	d014      	beq.n	800799c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8007972:	7cfb      	ldrb	r3, [r7, #19]
 8007974:	74bb      	strb	r3, [r7, #18]
 8007976:	e011      	b.n	800799c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800797c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007980:	d10c      	bne.n	800799c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	3320      	adds	r3, #32
 8007986:	2102      	movs	r1, #2
 8007988:	4618      	mov	r0, r3
 800798a:	f000 f935 	bl	8007bf8 <RCCEx_PLLSAI2_Config>
 800798e:	4603      	mov	r3, r0
 8007990:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007992:	7cfb      	ldrb	r3, [r7, #19]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d001      	beq.n	800799c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8007998:	7cfb      	ldrb	r3, [r7, #19]
 800799a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d00a      	beq.n	80079be <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80079a8:	4b10      	ldr	r3, [pc, #64]	@ (80079ec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80079aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079ae:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80079b6:	490d      	ldr	r1, [pc, #52]	@ (80079ec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80079b8:	4313      	orrs	r3, r2
 80079ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d00b      	beq.n	80079e2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80079ca:	4b08      	ldr	r3, [pc, #32]	@ (80079ec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80079cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079d0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80079da:	4904      	ldr	r1, [pc, #16]	@ (80079ec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80079dc:	4313      	orrs	r3, r2
 80079de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80079e2:	7cbb      	ldrb	r3, [r7, #18]
}
 80079e4:	4618      	mov	r0, r3
 80079e6:	3718      	adds	r7, #24
 80079e8:	46bd      	mov	sp, r7
 80079ea:	bd80      	pop	{r7, pc}
 80079ec:	40021000 	.word	0x40021000

080079f0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80079f0:	b480      	push	{r7}
 80079f2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80079f4:	4b05      	ldr	r3, [pc, #20]	@ (8007a0c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	4a04      	ldr	r2, [pc, #16]	@ (8007a0c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80079fa:	f043 0304 	orr.w	r3, r3, #4
 80079fe:	6013      	str	r3, [r2, #0]
}
 8007a00:	bf00      	nop
 8007a02:	46bd      	mov	sp, r7
 8007a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a08:	4770      	bx	lr
 8007a0a:	bf00      	nop
 8007a0c:	40021000 	.word	0x40021000

08007a10 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b084      	sub	sp, #16
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
 8007a18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007a1e:	4b75      	ldr	r3, [pc, #468]	@ (8007bf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a20:	68db      	ldr	r3, [r3, #12]
 8007a22:	f003 0303 	and.w	r3, r3, #3
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d018      	beq.n	8007a5c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007a2a:	4b72      	ldr	r3, [pc, #456]	@ (8007bf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a2c:	68db      	ldr	r3, [r3, #12]
 8007a2e:	f003 0203 	and.w	r2, r3, #3
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	429a      	cmp	r2, r3
 8007a38:	d10d      	bne.n	8007a56 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
       ||
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d009      	beq.n	8007a56 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8007a42:	4b6c      	ldr	r3, [pc, #432]	@ (8007bf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a44:	68db      	ldr	r3, [r3, #12]
 8007a46:	091b      	lsrs	r3, r3, #4
 8007a48:	f003 0307 	and.w	r3, r3, #7
 8007a4c:	1c5a      	adds	r2, r3, #1
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	685b      	ldr	r3, [r3, #4]
       ||
 8007a52:	429a      	cmp	r2, r3
 8007a54:	d047      	beq.n	8007ae6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007a56:	2301      	movs	r3, #1
 8007a58:	73fb      	strb	r3, [r7, #15]
 8007a5a:	e044      	b.n	8007ae6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	2b03      	cmp	r3, #3
 8007a62:	d018      	beq.n	8007a96 <RCCEx_PLLSAI1_Config+0x86>
 8007a64:	2b03      	cmp	r3, #3
 8007a66:	d825      	bhi.n	8007ab4 <RCCEx_PLLSAI1_Config+0xa4>
 8007a68:	2b01      	cmp	r3, #1
 8007a6a:	d002      	beq.n	8007a72 <RCCEx_PLLSAI1_Config+0x62>
 8007a6c:	2b02      	cmp	r3, #2
 8007a6e:	d009      	beq.n	8007a84 <RCCEx_PLLSAI1_Config+0x74>
 8007a70:	e020      	b.n	8007ab4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007a72:	4b60      	ldr	r3, [pc, #384]	@ (8007bf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	f003 0302 	and.w	r3, r3, #2
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d11d      	bne.n	8007aba <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8007a7e:	2301      	movs	r3, #1
 8007a80:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007a82:	e01a      	b.n	8007aba <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007a84:	4b5b      	ldr	r3, [pc, #364]	@ (8007bf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d116      	bne.n	8007abe <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8007a90:	2301      	movs	r3, #1
 8007a92:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007a94:	e013      	b.n	8007abe <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007a96:	4b57      	ldr	r3, [pc, #348]	@ (8007bf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d10f      	bne.n	8007ac2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007aa2:	4b54      	ldr	r3, [pc, #336]	@ (8007bf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d109      	bne.n	8007ac2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8007aae:	2301      	movs	r3, #1
 8007ab0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007ab2:	e006      	b.n	8007ac2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	73fb      	strb	r3, [r7, #15]
      break;
 8007ab8:	e004      	b.n	8007ac4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007aba:	bf00      	nop
 8007abc:	e002      	b.n	8007ac4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007abe:	bf00      	nop
 8007ac0:	e000      	b.n	8007ac4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007ac2:	bf00      	nop
    }

    if(status == HAL_OK)
 8007ac4:	7bfb      	ldrb	r3, [r7, #15]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d10d      	bne.n	8007ae6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007aca:	4b4a      	ldr	r3, [pc, #296]	@ (8007bf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007acc:	68db      	ldr	r3, [r3, #12]
 8007ace:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6819      	ldr	r1, [r3, #0]
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	685b      	ldr	r3, [r3, #4]
 8007ada:	3b01      	subs	r3, #1
 8007adc:	011b      	lsls	r3, r3, #4
 8007ade:	430b      	orrs	r3, r1
 8007ae0:	4944      	ldr	r1, [pc, #272]	@ (8007bf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007ae6:	7bfb      	ldrb	r3, [r7, #15]
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d17d      	bne.n	8007be8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007aec:	4b41      	ldr	r3, [pc, #260]	@ (8007bf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	4a40      	ldr	r2, [pc, #256]	@ (8007bf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007af2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007af6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007af8:	f7fd fcba 	bl	8005470 <HAL_GetTick>
 8007afc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007afe:	e009      	b.n	8007b14 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007b00:	f7fd fcb6 	bl	8005470 <HAL_GetTick>
 8007b04:	4602      	mov	r2, r0
 8007b06:	68bb      	ldr	r3, [r7, #8]
 8007b08:	1ad3      	subs	r3, r2, r3
 8007b0a:	2b02      	cmp	r3, #2
 8007b0c:	d902      	bls.n	8007b14 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007b0e:	2303      	movs	r3, #3
 8007b10:	73fb      	strb	r3, [r7, #15]
        break;
 8007b12:	e005      	b.n	8007b20 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007b14:	4b37      	ldr	r3, [pc, #220]	@ (8007bf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d1ef      	bne.n	8007b00 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007b20:	7bfb      	ldrb	r3, [r7, #15]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d160      	bne.n	8007be8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d111      	bne.n	8007b50 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007b2c:	4b31      	ldr	r3, [pc, #196]	@ (8007bf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b2e:	691b      	ldr	r3, [r3, #16]
 8007b30:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8007b34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b38:	687a      	ldr	r2, [r7, #4]
 8007b3a:	6892      	ldr	r2, [r2, #8]
 8007b3c:	0211      	lsls	r1, r2, #8
 8007b3e:	687a      	ldr	r2, [r7, #4]
 8007b40:	68d2      	ldr	r2, [r2, #12]
 8007b42:	0912      	lsrs	r2, r2, #4
 8007b44:	0452      	lsls	r2, r2, #17
 8007b46:	430a      	orrs	r2, r1
 8007b48:	492a      	ldr	r1, [pc, #168]	@ (8007bf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b4a:	4313      	orrs	r3, r2
 8007b4c:	610b      	str	r3, [r1, #16]
 8007b4e:	e027      	b.n	8007ba0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007b50:	683b      	ldr	r3, [r7, #0]
 8007b52:	2b01      	cmp	r3, #1
 8007b54:	d112      	bne.n	8007b7c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007b56:	4b27      	ldr	r3, [pc, #156]	@ (8007bf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b58:	691b      	ldr	r3, [r3, #16]
 8007b5a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8007b5e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007b62:	687a      	ldr	r2, [r7, #4]
 8007b64:	6892      	ldr	r2, [r2, #8]
 8007b66:	0211      	lsls	r1, r2, #8
 8007b68:	687a      	ldr	r2, [r7, #4]
 8007b6a:	6912      	ldr	r2, [r2, #16]
 8007b6c:	0852      	lsrs	r2, r2, #1
 8007b6e:	3a01      	subs	r2, #1
 8007b70:	0552      	lsls	r2, r2, #21
 8007b72:	430a      	orrs	r2, r1
 8007b74:	491f      	ldr	r1, [pc, #124]	@ (8007bf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b76:	4313      	orrs	r3, r2
 8007b78:	610b      	str	r3, [r1, #16]
 8007b7a:	e011      	b.n	8007ba0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007b7c:	4b1d      	ldr	r3, [pc, #116]	@ (8007bf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b7e:	691b      	ldr	r3, [r3, #16]
 8007b80:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8007b84:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007b88:	687a      	ldr	r2, [r7, #4]
 8007b8a:	6892      	ldr	r2, [r2, #8]
 8007b8c:	0211      	lsls	r1, r2, #8
 8007b8e:	687a      	ldr	r2, [r7, #4]
 8007b90:	6952      	ldr	r2, [r2, #20]
 8007b92:	0852      	lsrs	r2, r2, #1
 8007b94:	3a01      	subs	r2, #1
 8007b96:	0652      	lsls	r2, r2, #25
 8007b98:	430a      	orrs	r2, r1
 8007b9a:	4916      	ldr	r1, [pc, #88]	@ (8007bf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007ba0:	4b14      	ldr	r3, [pc, #80]	@ (8007bf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	4a13      	ldr	r2, [pc, #76]	@ (8007bf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007ba6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007baa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007bac:	f7fd fc60 	bl	8005470 <HAL_GetTick>
 8007bb0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007bb2:	e009      	b.n	8007bc8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007bb4:	f7fd fc5c 	bl	8005470 <HAL_GetTick>
 8007bb8:	4602      	mov	r2, r0
 8007bba:	68bb      	ldr	r3, [r7, #8]
 8007bbc:	1ad3      	subs	r3, r2, r3
 8007bbe:	2b02      	cmp	r3, #2
 8007bc0:	d902      	bls.n	8007bc8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8007bc2:	2303      	movs	r3, #3
 8007bc4:	73fb      	strb	r3, [r7, #15]
          break;
 8007bc6:	e005      	b.n	8007bd4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007bc8:	4b0a      	ldr	r3, [pc, #40]	@ (8007bf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d0ef      	beq.n	8007bb4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8007bd4:	7bfb      	ldrb	r3, [r7, #15]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d106      	bne.n	8007be8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007bda:	4b06      	ldr	r3, [pc, #24]	@ (8007bf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007bdc:	691a      	ldr	r2, [r3, #16]
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	699b      	ldr	r3, [r3, #24]
 8007be2:	4904      	ldr	r1, [pc, #16]	@ (8007bf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007be4:	4313      	orrs	r3, r2
 8007be6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bea:	4618      	mov	r0, r3
 8007bec:	3710      	adds	r7, #16
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	bd80      	pop	{r7, pc}
 8007bf2:	bf00      	nop
 8007bf4:	40021000 	.word	0x40021000

08007bf8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b084      	sub	sp, #16
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
 8007c00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007c02:	2300      	movs	r3, #0
 8007c04:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007c06:	4b6a      	ldr	r3, [pc, #424]	@ (8007db0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007c08:	68db      	ldr	r3, [r3, #12]
 8007c0a:	f003 0303 	and.w	r3, r3, #3
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d018      	beq.n	8007c44 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007c12:	4b67      	ldr	r3, [pc, #412]	@ (8007db0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007c14:	68db      	ldr	r3, [r3, #12]
 8007c16:	f003 0203 	and.w	r2, r3, #3
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	429a      	cmp	r2, r3
 8007c20:	d10d      	bne.n	8007c3e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
       ||
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d009      	beq.n	8007c3e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8007c2a:	4b61      	ldr	r3, [pc, #388]	@ (8007db0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007c2c:	68db      	ldr	r3, [r3, #12]
 8007c2e:	091b      	lsrs	r3, r3, #4
 8007c30:	f003 0307 	and.w	r3, r3, #7
 8007c34:	1c5a      	adds	r2, r3, #1
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	685b      	ldr	r3, [r3, #4]
       ||
 8007c3a:	429a      	cmp	r2, r3
 8007c3c:	d047      	beq.n	8007cce <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007c3e:	2301      	movs	r3, #1
 8007c40:	73fb      	strb	r3, [r7, #15]
 8007c42:	e044      	b.n	8007cce <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	2b03      	cmp	r3, #3
 8007c4a:	d018      	beq.n	8007c7e <RCCEx_PLLSAI2_Config+0x86>
 8007c4c:	2b03      	cmp	r3, #3
 8007c4e:	d825      	bhi.n	8007c9c <RCCEx_PLLSAI2_Config+0xa4>
 8007c50:	2b01      	cmp	r3, #1
 8007c52:	d002      	beq.n	8007c5a <RCCEx_PLLSAI2_Config+0x62>
 8007c54:	2b02      	cmp	r3, #2
 8007c56:	d009      	beq.n	8007c6c <RCCEx_PLLSAI2_Config+0x74>
 8007c58:	e020      	b.n	8007c9c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007c5a:	4b55      	ldr	r3, [pc, #340]	@ (8007db0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	f003 0302 	and.w	r3, r3, #2
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d11d      	bne.n	8007ca2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8007c66:	2301      	movs	r3, #1
 8007c68:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007c6a:	e01a      	b.n	8007ca2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007c6c:	4b50      	ldr	r3, [pc, #320]	@ (8007db0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d116      	bne.n	8007ca6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8007c78:	2301      	movs	r3, #1
 8007c7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007c7c:	e013      	b.n	8007ca6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007c7e:	4b4c      	ldr	r3, [pc, #304]	@ (8007db0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d10f      	bne.n	8007caa <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007c8a:	4b49      	ldr	r3, [pc, #292]	@ (8007db0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d109      	bne.n	8007caa <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8007c96:	2301      	movs	r3, #1
 8007c98:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007c9a:	e006      	b.n	8007caa <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	73fb      	strb	r3, [r7, #15]
      break;
 8007ca0:	e004      	b.n	8007cac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007ca2:	bf00      	nop
 8007ca4:	e002      	b.n	8007cac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007ca6:	bf00      	nop
 8007ca8:	e000      	b.n	8007cac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007caa:	bf00      	nop
    }

    if(status == HAL_OK)
 8007cac:	7bfb      	ldrb	r3, [r7, #15]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d10d      	bne.n	8007cce <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007cb2:	4b3f      	ldr	r3, [pc, #252]	@ (8007db0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007cb4:	68db      	ldr	r3, [r3, #12]
 8007cb6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6819      	ldr	r1, [r3, #0]
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	685b      	ldr	r3, [r3, #4]
 8007cc2:	3b01      	subs	r3, #1
 8007cc4:	011b      	lsls	r3, r3, #4
 8007cc6:	430b      	orrs	r3, r1
 8007cc8:	4939      	ldr	r1, [pc, #228]	@ (8007db0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007cca:	4313      	orrs	r3, r2
 8007ccc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007cce:	7bfb      	ldrb	r3, [r7, #15]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d167      	bne.n	8007da4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007cd4:	4b36      	ldr	r3, [pc, #216]	@ (8007db0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	4a35      	ldr	r2, [pc, #212]	@ (8007db0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007cda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007cde:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ce0:	f7fd fbc6 	bl	8005470 <HAL_GetTick>
 8007ce4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007ce6:	e009      	b.n	8007cfc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007ce8:	f7fd fbc2 	bl	8005470 <HAL_GetTick>
 8007cec:	4602      	mov	r2, r0
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	1ad3      	subs	r3, r2, r3
 8007cf2:	2b02      	cmp	r3, #2
 8007cf4:	d902      	bls.n	8007cfc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007cf6:	2303      	movs	r3, #3
 8007cf8:	73fb      	strb	r3, [r7, #15]
        break;
 8007cfa:	e005      	b.n	8007d08 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007cfc:	4b2c      	ldr	r3, [pc, #176]	@ (8007db0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d1ef      	bne.n	8007ce8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007d08:	7bfb      	ldrb	r3, [r7, #15]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d14a      	bne.n	8007da4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d111      	bne.n	8007d38 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007d14:	4b26      	ldr	r3, [pc, #152]	@ (8007db0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d16:	695b      	ldr	r3, [r3, #20]
 8007d18:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8007d1c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d20:	687a      	ldr	r2, [r7, #4]
 8007d22:	6892      	ldr	r2, [r2, #8]
 8007d24:	0211      	lsls	r1, r2, #8
 8007d26:	687a      	ldr	r2, [r7, #4]
 8007d28:	68d2      	ldr	r2, [r2, #12]
 8007d2a:	0912      	lsrs	r2, r2, #4
 8007d2c:	0452      	lsls	r2, r2, #17
 8007d2e:	430a      	orrs	r2, r1
 8007d30:	491f      	ldr	r1, [pc, #124]	@ (8007db0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d32:	4313      	orrs	r3, r2
 8007d34:	614b      	str	r3, [r1, #20]
 8007d36:	e011      	b.n	8007d5c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007d38:	4b1d      	ldr	r3, [pc, #116]	@ (8007db0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d3a:	695b      	ldr	r3, [r3, #20]
 8007d3c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8007d40:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007d44:	687a      	ldr	r2, [r7, #4]
 8007d46:	6892      	ldr	r2, [r2, #8]
 8007d48:	0211      	lsls	r1, r2, #8
 8007d4a:	687a      	ldr	r2, [r7, #4]
 8007d4c:	6912      	ldr	r2, [r2, #16]
 8007d4e:	0852      	lsrs	r2, r2, #1
 8007d50:	3a01      	subs	r2, #1
 8007d52:	0652      	lsls	r2, r2, #25
 8007d54:	430a      	orrs	r2, r1
 8007d56:	4916      	ldr	r1, [pc, #88]	@ (8007db0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d58:	4313      	orrs	r3, r2
 8007d5a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007d5c:	4b14      	ldr	r3, [pc, #80]	@ (8007db0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	4a13      	ldr	r2, [pc, #76]	@ (8007db0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007d66:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d68:	f7fd fb82 	bl	8005470 <HAL_GetTick>
 8007d6c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007d6e:	e009      	b.n	8007d84 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007d70:	f7fd fb7e 	bl	8005470 <HAL_GetTick>
 8007d74:	4602      	mov	r2, r0
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	1ad3      	subs	r3, r2, r3
 8007d7a:	2b02      	cmp	r3, #2
 8007d7c:	d902      	bls.n	8007d84 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8007d7e:	2303      	movs	r3, #3
 8007d80:	73fb      	strb	r3, [r7, #15]
          break;
 8007d82:	e005      	b.n	8007d90 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007d84:	4b0a      	ldr	r3, [pc, #40]	@ (8007db0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d0ef      	beq.n	8007d70 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8007d90:	7bfb      	ldrb	r3, [r7, #15]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d106      	bne.n	8007da4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007d96:	4b06      	ldr	r3, [pc, #24]	@ (8007db0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d98:	695a      	ldr	r2, [r3, #20]
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	695b      	ldr	r3, [r3, #20]
 8007d9e:	4904      	ldr	r1, [pc, #16]	@ (8007db0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007da0:	4313      	orrs	r3, r2
 8007da2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007da4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007da6:	4618      	mov	r0, r3
 8007da8:	3710      	adds	r7, #16
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}
 8007dae:	bf00      	nop
 8007db0:	40021000 	.word	0x40021000

08007db4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b084      	sub	sp, #16
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d101      	bne.n	8007dc6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	e095      	b.n	8007ef2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d108      	bne.n	8007de0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	685b      	ldr	r3, [r3, #4]
 8007dd2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007dd6:	d009      	beq.n	8007dec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	61da      	str	r2, [r3, #28]
 8007dde:	e005      	b.n	8007dec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	2200      	movs	r2, #0
 8007de4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2200      	movs	r2, #0
 8007dea:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2200      	movs	r2, #0
 8007df0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007df8:	b2db      	uxtb	r3, r3
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d106      	bne.n	8007e0c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	2200      	movs	r2, #0
 8007e02:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007e06:	6878      	ldr	r0, [r7, #4]
 8007e08:	f000 f877 	bl	8007efa <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2202      	movs	r2, #2
 8007e10:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	681a      	ldr	r2, [r3, #0]
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e22:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	68db      	ldr	r3, [r3, #12]
 8007e28:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007e2c:	d902      	bls.n	8007e34 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007e2e:	2300      	movs	r3, #0
 8007e30:	60fb      	str	r3, [r7, #12]
 8007e32:	e002      	b.n	8007e3a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007e34:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007e38:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	68db      	ldr	r3, [r3, #12]
 8007e3e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007e42:	d007      	beq.n	8007e54 <HAL_SPI_Init+0xa0>
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	68db      	ldr	r3, [r3, #12]
 8007e48:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007e4c:	d002      	beq.n	8007e54 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2200      	movs	r2, #0
 8007e52:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	685b      	ldr	r3, [r3, #4]
 8007e58:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	689b      	ldr	r3, [r3, #8]
 8007e60:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007e64:	431a      	orrs	r2, r3
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	691b      	ldr	r3, [r3, #16]
 8007e6a:	f003 0302 	and.w	r3, r3, #2
 8007e6e:	431a      	orrs	r2, r3
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	695b      	ldr	r3, [r3, #20]
 8007e74:	f003 0301 	and.w	r3, r3, #1
 8007e78:	431a      	orrs	r2, r3
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	699b      	ldr	r3, [r3, #24]
 8007e7e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007e82:	431a      	orrs	r2, r3
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	69db      	ldr	r3, [r3, #28]
 8007e88:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007e8c:	431a      	orrs	r2, r3
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6a1b      	ldr	r3, [r3, #32]
 8007e92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e96:	ea42 0103 	orr.w	r1, r2, r3
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e9e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	430a      	orrs	r2, r1
 8007ea8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	699b      	ldr	r3, [r3, #24]
 8007eae:	0c1b      	lsrs	r3, r3, #16
 8007eb0:	f003 0204 	and.w	r2, r3, #4
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eb8:	f003 0310 	and.w	r3, r3, #16
 8007ebc:	431a      	orrs	r2, r3
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ec2:	f003 0308 	and.w	r3, r3, #8
 8007ec6:	431a      	orrs	r2, r3
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	68db      	ldr	r3, [r3, #12]
 8007ecc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007ed0:	ea42 0103 	orr.w	r1, r2, r3
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	430a      	orrs	r2, r1
 8007ee0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2201      	movs	r2, #1
 8007eec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007ef0:	2300      	movs	r3, #0
}
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	3710      	adds	r7, #16
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	bd80      	pop	{r7, pc}

08007efa <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8007efa:	b480      	push	{r7}
 8007efc:	b083      	sub	sp, #12
 8007efe:	af00      	add	r7, sp, #0
 8007f00:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8007f02:	bf00      	nop
 8007f04:	370c      	adds	r7, #12
 8007f06:	46bd      	mov	sp, r7
 8007f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0c:	4770      	bx	lr

08007f0e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007f0e:	b580      	push	{r7, lr}
 8007f10:	b08a      	sub	sp, #40	@ 0x28
 8007f12:	af00      	add	r7, sp, #0
 8007f14:	60f8      	str	r0, [r7, #12]
 8007f16:	60b9      	str	r1, [r7, #8]
 8007f18:	607a      	str	r2, [r7, #4]
 8007f1a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007f1c:	2301      	movs	r3, #1
 8007f1e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007f20:	f7fd faa6 	bl	8005470 <HAL_GetTick>
 8007f24:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007f2c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	685b      	ldr	r3, [r3, #4]
 8007f32:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007f34:	887b      	ldrh	r3, [r7, #2]
 8007f36:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8007f38:	887b      	ldrh	r3, [r7, #2]
 8007f3a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007f3c:	7ffb      	ldrb	r3, [r7, #31]
 8007f3e:	2b01      	cmp	r3, #1
 8007f40:	d00c      	beq.n	8007f5c <HAL_SPI_TransmitReceive+0x4e>
 8007f42:	69bb      	ldr	r3, [r7, #24]
 8007f44:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007f48:	d106      	bne.n	8007f58 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	689b      	ldr	r3, [r3, #8]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d102      	bne.n	8007f58 <HAL_SPI_TransmitReceive+0x4a>
 8007f52:	7ffb      	ldrb	r3, [r7, #31]
 8007f54:	2b04      	cmp	r3, #4
 8007f56:	d001      	beq.n	8007f5c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007f58:	2302      	movs	r3, #2
 8007f5a:	e1f3      	b.n	8008344 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007f5c:	68bb      	ldr	r3, [r7, #8]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d005      	beq.n	8007f6e <HAL_SPI_TransmitReceive+0x60>
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d002      	beq.n	8007f6e <HAL_SPI_TransmitReceive+0x60>
 8007f68:	887b      	ldrh	r3, [r7, #2]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d101      	bne.n	8007f72 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8007f6e:	2301      	movs	r3, #1
 8007f70:	e1e8      	b.n	8008344 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007f78:	2b01      	cmp	r3, #1
 8007f7a:	d101      	bne.n	8007f80 <HAL_SPI_TransmitReceive+0x72>
 8007f7c:	2302      	movs	r3, #2
 8007f7e:	e1e1      	b.n	8008344 <HAL_SPI_TransmitReceive+0x436>
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	2201      	movs	r2, #1
 8007f84:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007f8e:	b2db      	uxtb	r3, r3
 8007f90:	2b04      	cmp	r3, #4
 8007f92:	d003      	beq.n	8007f9c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	2205      	movs	r2, #5
 8007f98:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	687a      	ldr	r2, [r7, #4]
 8007fa6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	887a      	ldrh	r2, [r7, #2]
 8007fac:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	887a      	ldrh	r2, [r7, #2]
 8007fb4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	68ba      	ldr	r2, [r7, #8]
 8007fbc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	887a      	ldrh	r2, [r7, #2]
 8007fc2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	887a      	ldrh	r2, [r7, #2]
 8007fc8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	2200      	movs	r2, #0
 8007fce:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	68db      	ldr	r3, [r3, #12]
 8007fda:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007fde:	d802      	bhi.n	8007fe6 <HAL_SPI_TransmitReceive+0xd8>
 8007fe0:	8abb      	ldrh	r3, [r7, #20]
 8007fe2:	2b01      	cmp	r3, #1
 8007fe4:	d908      	bls.n	8007ff8 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	685a      	ldr	r2, [r3, #4]
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007ff4:	605a      	str	r2, [r3, #4]
 8007ff6:	e007      	b.n	8008008 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	685a      	ldr	r2, [r3, #4]
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008006:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008012:	2b40      	cmp	r3, #64	@ 0x40
 8008014:	d007      	beq.n	8008026 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	681a      	ldr	r2, [r3, #0]
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008024:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	68db      	ldr	r3, [r3, #12]
 800802a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800802e:	f240 8083 	bls.w	8008138 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	685b      	ldr	r3, [r3, #4]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d002      	beq.n	8008040 <HAL_SPI_TransmitReceive+0x132>
 800803a:	8afb      	ldrh	r3, [r7, #22]
 800803c:	2b01      	cmp	r3, #1
 800803e:	d16f      	bne.n	8008120 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008044:	881a      	ldrh	r2, [r3, #0]
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008050:	1c9a      	adds	r2, r3, #2
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800805a:	b29b      	uxth	r3, r3
 800805c:	3b01      	subs	r3, #1
 800805e:	b29a      	uxth	r2, r3
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008064:	e05c      	b.n	8008120 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	689b      	ldr	r3, [r3, #8]
 800806c:	f003 0302 	and.w	r3, r3, #2
 8008070:	2b02      	cmp	r3, #2
 8008072:	d11b      	bne.n	80080ac <HAL_SPI_TransmitReceive+0x19e>
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008078:	b29b      	uxth	r3, r3
 800807a:	2b00      	cmp	r3, #0
 800807c:	d016      	beq.n	80080ac <HAL_SPI_TransmitReceive+0x19e>
 800807e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008080:	2b01      	cmp	r3, #1
 8008082:	d113      	bne.n	80080ac <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008088:	881a      	ldrh	r2, [r3, #0]
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008094:	1c9a      	adds	r2, r3, #2
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800809e:	b29b      	uxth	r3, r3
 80080a0:	3b01      	subs	r3, #1
 80080a2:	b29a      	uxth	r2, r3
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80080a8:	2300      	movs	r3, #0
 80080aa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	689b      	ldr	r3, [r3, #8]
 80080b2:	f003 0301 	and.w	r3, r3, #1
 80080b6:	2b01      	cmp	r3, #1
 80080b8:	d11c      	bne.n	80080f4 <HAL_SPI_TransmitReceive+0x1e6>
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80080c0:	b29b      	uxth	r3, r3
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d016      	beq.n	80080f4 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	68da      	ldr	r2, [r3, #12]
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080d0:	b292      	uxth	r2, r2
 80080d2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080d8:	1c9a      	adds	r2, r3, #2
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80080e4:	b29b      	uxth	r3, r3
 80080e6:	3b01      	subs	r3, #1
 80080e8:	b29a      	uxth	r2, r3
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80080f0:	2301      	movs	r3, #1
 80080f2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80080f4:	f7fd f9bc 	bl	8005470 <HAL_GetTick>
 80080f8:	4602      	mov	r2, r0
 80080fa:	6a3b      	ldr	r3, [r7, #32]
 80080fc:	1ad3      	subs	r3, r2, r3
 80080fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008100:	429a      	cmp	r2, r3
 8008102:	d80d      	bhi.n	8008120 <HAL_SPI_TransmitReceive+0x212>
 8008104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008106:	f1b3 3fff 	cmp.w	r3, #4294967295
 800810a:	d009      	beq.n	8008120 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	2201      	movs	r2, #1
 8008110:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	2200      	movs	r2, #0
 8008118:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800811c:	2303      	movs	r3, #3
 800811e:	e111      	b.n	8008344 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008124:	b29b      	uxth	r3, r3
 8008126:	2b00      	cmp	r3, #0
 8008128:	d19d      	bne.n	8008066 <HAL_SPI_TransmitReceive+0x158>
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008130:	b29b      	uxth	r3, r3
 8008132:	2b00      	cmp	r3, #0
 8008134:	d197      	bne.n	8008066 <HAL_SPI_TransmitReceive+0x158>
 8008136:	e0e5      	b.n	8008304 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	685b      	ldr	r3, [r3, #4]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d003      	beq.n	8008148 <HAL_SPI_TransmitReceive+0x23a>
 8008140:	8afb      	ldrh	r3, [r7, #22]
 8008142:	2b01      	cmp	r3, #1
 8008144:	f040 80d1 	bne.w	80082ea <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800814c:	b29b      	uxth	r3, r3
 800814e:	2b01      	cmp	r3, #1
 8008150:	d912      	bls.n	8008178 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008156:	881a      	ldrh	r2, [r3, #0]
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008162:	1c9a      	adds	r2, r3, #2
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800816c:	b29b      	uxth	r3, r3
 800816e:	3b02      	subs	r3, #2
 8008170:	b29a      	uxth	r2, r3
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008176:	e0b8      	b.n	80082ea <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	330c      	adds	r3, #12
 8008182:	7812      	ldrb	r2, [r2, #0]
 8008184:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800818a:	1c5a      	adds	r2, r3, #1
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008194:	b29b      	uxth	r3, r3
 8008196:	3b01      	subs	r3, #1
 8008198:	b29a      	uxth	r2, r3
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800819e:	e0a4      	b.n	80082ea <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	689b      	ldr	r3, [r3, #8]
 80081a6:	f003 0302 	and.w	r3, r3, #2
 80081aa:	2b02      	cmp	r3, #2
 80081ac:	d134      	bne.n	8008218 <HAL_SPI_TransmitReceive+0x30a>
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80081b2:	b29b      	uxth	r3, r3
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d02f      	beq.n	8008218 <HAL_SPI_TransmitReceive+0x30a>
 80081b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081ba:	2b01      	cmp	r3, #1
 80081bc:	d12c      	bne.n	8008218 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80081c2:	b29b      	uxth	r3, r3
 80081c4:	2b01      	cmp	r3, #1
 80081c6:	d912      	bls.n	80081ee <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081cc:	881a      	ldrh	r2, [r3, #0]
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081d8:	1c9a      	adds	r2, r3, #2
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80081e2:	b29b      	uxth	r3, r3
 80081e4:	3b02      	subs	r3, #2
 80081e6:	b29a      	uxth	r2, r3
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80081ec:	e012      	b.n	8008214 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	330c      	adds	r3, #12
 80081f8:	7812      	ldrb	r2, [r2, #0]
 80081fa:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008200:	1c5a      	adds	r2, r3, #1
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800820a:	b29b      	uxth	r3, r3
 800820c:	3b01      	subs	r3, #1
 800820e:	b29a      	uxth	r2, r3
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008214:	2300      	movs	r3, #0
 8008216:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	689b      	ldr	r3, [r3, #8]
 800821e:	f003 0301 	and.w	r3, r3, #1
 8008222:	2b01      	cmp	r3, #1
 8008224:	d148      	bne.n	80082b8 <HAL_SPI_TransmitReceive+0x3aa>
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800822c:	b29b      	uxth	r3, r3
 800822e:	2b00      	cmp	r3, #0
 8008230:	d042      	beq.n	80082b8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008238:	b29b      	uxth	r3, r3
 800823a:	2b01      	cmp	r3, #1
 800823c:	d923      	bls.n	8008286 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	68da      	ldr	r2, [r3, #12]
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008248:	b292      	uxth	r2, r2
 800824a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008250:	1c9a      	adds	r2, r3, #2
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800825c:	b29b      	uxth	r3, r3
 800825e:	3b02      	subs	r3, #2
 8008260:	b29a      	uxth	r2, r3
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800826e:	b29b      	uxth	r3, r3
 8008270:	2b01      	cmp	r3, #1
 8008272:	d81f      	bhi.n	80082b4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	685a      	ldr	r2, [r3, #4]
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008282:	605a      	str	r2, [r3, #4]
 8008284:	e016      	b.n	80082b4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f103 020c 	add.w	r2, r3, #12
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008292:	7812      	ldrb	r2, [r2, #0]
 8008294:	b2d2      	uxtb	r2, r2
 8008296:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800829c:	1c5a      	adds	r2, r3, #1
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80082a8:	b29b      	uxth	r3, r3
 80082aa:	3b01      	subs	r3, #1
 80082ac:	b29a      	uxth	r2, r3
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80082b4:	2301      	movs	r3, #1
 80082b6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80082b8:	f7fd f8da 	bl	8005470 <HAL_GetTick>
 80082bc:	4602      	mov	r2, r0
 80082be:	6a3b      	ldr	r3, [r7, #32]
 80082c0:	1ad3      	subs	r3, r2, r3
 80082c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80082c4:	429a      	cmp	r2, r3
 80082c6:	d803      	bhi.n	80082d0 <HAL_SPI_TransmitReceive+0x3c2>
 80082c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082ce:	d102      	bne.n	80082d6 <HAL_SPI_TransmitReceive+0x3c8>
 80082d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d109      	bne.n	80082ea <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	2201      	movs	r2, #1
 80082da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	2200      	movs	r2, #0
 80082e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80082e6:	2303      	movs	r3, #3
 80082e8:	e02c      	b.n	8008344 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082ee:	b29b      	uxth	r3, r3
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	f47f af55 	bne.w	80081a0 <HAL_SPI_TransmitReceive+0x292>
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80082fc:	b29b      	uxth	r3, r3
 80082fe:	2b00      	cmp	r3, #0
 8008300:	f47f af4e 	bne.w	80081a0 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008304:	6a3a      	ldr	r2, [r7, #32]
 8008306:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008308:	68f8      	ldr	r0, [r7, #12]
 800830a:	f000 fa6b 	bl	80087e4 <SPI_EndRxTxTransaction>
 800830e:	4603      	mov	r3, r0
 8008310:	2b00      	cmp	r3, #0
 8008312:	d008      	beq.n	8008326 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	2220      	movs	r2, #32
 8008318:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	2200      	movs	r2, #0
 800831e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8008322:	2301      	movs	r3, #1
 8008324:	e00e      	b.n	8008344 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	2201      	movs	r2, #1
 800832a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	2200      	movs	r2, #0
 8008332:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800833a:	2b00      	cmp	r3, #0
 800833c:	d001      	beq.n	8008342 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800833e:	2301      	movs	r3, #1
 8008340:	e000      	b.n	8008344 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8008342:	2300      	movs	r3, #0
  }
}
 8008344:	4618      	mov	r0, r3
 8008346:	3728      	adds	r7, #40	@ 0x28
 8008348:	46bd      	mov	sp, r7
 800834a:	bd80      	pop	{r7, pc}

0800834c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800834c:	b580      	push	{r7, lr}
 800834e:	b088      	sub	sp, #32
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	685b      	ldr	r3, [r3, #4]
 800835a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	689b      	ldr	r3, [r3, #8]
 8008362:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008364:	69bb      	ldr	r3, [r7, #24]
 8008366:	099b      	lsrs	r3, r3, #6
 8008368:	f003 0301 	and.w	r3, r3, #1
 800836c:	2b00      	cmp	r3, #0
 800836e:	d10f      	bne.n	8008390 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008370:	69bb      	ldr	r3, [r7, #24]
 8008372:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008376:	2b00      	cmp	r3, #0
 8008378:	d00a      	beq.n	8008390 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800837a:	69fb      	ldr	r3, [r7, #28]
 800837c:	099b      	lsrs	r3, r3, #6
 800837e:	f003 0301 	and.w	r3, r3, #1
 8008382:	2b00      	cmp	r3, #0
 8008384:	d004      	beq.n	8008390 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800838a:	6878      	ldr	r0, [r7, #4]
 800838c:	4798      	blx	r3
    return;
 800838e:	e0d7      	b.n	8008540 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8008390:	69bb      	ldr	r3, [r7, #24]
 8008392:	085b      	lsrs	r3, r3, #1
 8008394:	f003 0301 	and.w	r3, r3, #1
 8008398:	2b00      	cmp	r3, #0
 800839a:	d00a      	beq.n	80083b2 <HAL_SPI_IRQHandler+0x66>
 800839c:	69fb      	ldr	r3, [r7, #28]
 800839e:	09db      	lsrs	r3, r3, #7
 80083a0:	f003 0301 	and.w	r3, r3, #1
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d004      	beq.n	80083b2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80083ac:	6878      	ldr	r0, [r7, #4]
 80083ae:	4798      	blx	r3
    return;
 80083b0:	e0c6      	b.n	8008540 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80083b2:	69bb      	ldr	r3, [r7, #24]
 80083b4:	095b      	lsrs	r3, r3, #5
 80083b6:	f003 0301 	and.w	r3, r3, #1
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d10c      	bne.n	80083d8 <HAL_SPI_IRQHandler+0x8c>
 80083be:	69bb      	ldr	r3, [r7, #24]
 80083c0:	099b      	lsrs	r3, r3, #6
 80083c2:	f003 0301 	and.w	r3, r3, #1
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d106      	bne.n	80083d8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80083ca:	69bb      	ldr	r3, [r7, #24]
 80083cc:	0a1b      	lsrs	r3, r3, #8
 80083ce:	f003 0301 	and.w	r3, r3, #1
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	f000 80b4 	beq.w	8008540 <HAL_SPI_IRQHandler+0x1f4>
 80083d8:	69fb      	ldr	r3, [r7, #28]
 80083da:	095b      	lsrs	r3, r3, #5
 80083dc:	f003 0301 	and.w	r3, r3, #1
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	f000 80ad 	beq.w	8008540 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80083e6:	69bb      	ldr	r3, [r7, #24]
 80083e8:	099b      	lsrs	r3, r3, #6
 80083ea:	f003 0301 	and.w	r3, r3, #1
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d023      	beq.n	800843a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80083f8:	b2db      	uxtb	r3, r3
 80083fa:	2b03      	cmp	r3, #3
 80083fc:	d011      	beq.n	8008422 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008402:	f043 0204 	orr.w	r2, r3, #4
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800840a:	2300      	movs	r3, #0
 800840c:	617b      	str	r3, [r7, #20]
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	68db      	ldr	r3, [r3, #12]
 8008414:	617b      	str	r3, [r7, #20]
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	689b      	ldr	r3, [r3, #8]
 800841c:	617b      	str	r3, [r7, #20]
 800841e:	697b      	ldr	r3, [r7, #20]
 8008420:	e00b      	b.n	800843a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008422:	2300      	movs	r3, #0
 8008424:	613b      	str	r3, [r7, #16]
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	68db      	ldr	r3, [r3, #12]
 800842c:	613b      	str	r3, [r7, #16]
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	689b      	ldr	r3, [r3, #8]
 8008434:	613b      	str	r3, [r7, #16]
 8008436:	693b      	ldr	r3, [r7, #16]
        return;
 8008438:	e082      	b.n	8008540 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800843a:	69bb      	ldr	r3, [r7, #24]
 800843c:	095b      	lsrs	r3, r3, #5
 800843e:	f003 0301 	and.w	r3, r3, #1
 8008442:	2b00      	cmp	r3, #0
 8008444:	d014      	beq.n	8008470 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800844a:	f043 0201 	orr.w	r2, r3, #1
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008452:	2300      	movs	r3, #0
 8008454:	60fb      	str	r3, [r7, #12]
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	689b      	ldr	r3, [r3, #8]
 800845c:	60fb      	str	r3, [r7, #12]
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	681a      	ldr	r2, [r3, #0]
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800846c:	601a      	str	r2, [r3, #0]
 800846e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8008470:	69bb      	ldr	r3, [r7, #24]
 8008472:	0a1b      	lsrs	r3, r3, #8
 8008474:	f003 0301 	and.w	r3, r3, #1
 8008478:	2b00      	cmp	r3, #0
 800847a:	d00c      	beq.n	8008496 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008480:	f043 0208 	orr.w	r2, r3, #8
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008488:	2300      	movs	r3, #0
 800848a:	60bb      	str	r3, [r7, #8]
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	689b      	ldr	r3, [r3, #8]
 8008492:	60bb      	str	r3, [r7, #8]
 8008494:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800849a:	2b00      	cmp	r3, #0
 800849c:	d04f      	beq.n	800853e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	685a      	ldr	r2, [r3, #4]
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80084ac:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	2201      	movs	r2, #1
 80084b2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80084b6:	69fb      	ldr	r3, [r7, #28]
 80084b8:	f003 0302 	and.w	r3, r3, #2
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d104      	bne.n	80084ca <HAL_SPI_IRQHandler+0x17e>
 80084c0:	69fb      	ldr	r3, [r7, #28]
 80084c2:	f003 0301 	and.w	r3, r3, #1
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d034      	beq.n	8008534 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	685a      	ldr	r2, [r3, #4]
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	f022 0203 	bic.w	r2, r2, #3
 80084d8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d011      	beq.n	8008506 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084e6:	4a18      	ldr	r2, [pc, #96]	@ (8008548 <HAL_SPI_IRQHandler+0x1fc>)
 80084e8:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084ee:	4618      	mov	r0, r3
 80084f0:	f7fd fa1d 	bl	800592e <HAL_DMA_Abort_IT>
 80084f4:	4603      	mov	r3, r0
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d005      	beq.n	8008506 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80084fe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800850a:	2b00      	cmp	r3, #0
 800850c:	d016      	beq.n	800853c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008512:	4a0d      	ldr	r2, [pc, #52]	@ (8008548 <HAL_SPI_IRQHandler+0x1fc>)
 8008514:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800851a:	4618      	mov	r0, r3
 800851c:	f7fd fa07 	bl	800592e <HAL_DMA_Abort_IT>
 8008520:	4603      	mov	r3, r0
 8008522:	2b00      	cmp	r3, #0
 8008524:	d00a      	beq.n	800853c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800852a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8008532:	e003      	b.n	800853c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8008534:	6878      	ldr	r0, [r7, #4]
 8008536:	f000 f809 	bl	800854c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800853a:	e000      	b.n	800853e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800853c:	bf00      	nop
    return;
 800853e:	bf00      	nop
  }
}
 8008540:	3720      	adds	r7, #32
 8008542:	46bd      	mov	sp, r7
 8008544:	bd80      	pop	{r7, pc}
 8008546:	bf00      	nop
 8008548:	0800857d 	.word	0x0800857d

0800854c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800854c:	b480      	push	{r7}
 800854e:	b083      	sub	sp, #12
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008554:	bf00      	nop
 8008556:	370c      	adds	r7, #12
 8008558:	46bd      	mov	sp, r7
 800855a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855e:	4770      	bx	lr

08008560 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8008560:	b480      	push	{r7}
 8008562:	b083      	sub	sp, #12
 8008564:	af00      	add	r7, sp, #0
 8008566:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800856e:	b2db      	uxtb	r3, r3
}
 8008570:	4618      	mov	r0, r3
 8008572:	370c      	adds	r7, #12
 8008574:	46bd      	mov	sp, r7
 8008576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857a:	4770      	bx	lr

0800857c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b084      	sub	sp, #16
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008588:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	2200      	movs	r2, #0
 800858e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	2200      	movs	r2, #0
 8008596:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008598:	68f8      	ldr	r0, [r7, #12]
 800859a:	f7ff ffd7 	bl	800854c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800859e:	bf00      	nop
 80085a0:	3710      	adds	r7, #16
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bd80      	pop	{r7, pc}
	...

080085a8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b088      	sub	sp, #32
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	60f8      	str	r0, [r7, #12]
 80085b0:	60b9      	str	r1, [r7, #8]
 80085b2:	603b      	str	r3, [r7, #0]
 80085b4:	4613      	mov	r3, r2
 80085b6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80085b8:	f7fc ff5a 	bl	8005470 <HAL_GetTick>
 80085bc:	4602      	mov	r2, r0
 80085be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085c0:	1a9b      	subs	r3, r3, r2
 80085c2:	683a      	ldr	r2, [r7, #0]
 80085c4:	4413      	add	r3, r2
 80085c6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80085c8:	f7fc ff52 	bl	8005470 <HAL_GetTick>
 80085cc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80085ce:	4b39      	ldr	r3, [pc, #228]	@ (80086b4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	015b      	lsls	r3, r3, #5
 80085d4:	0d1b      	lsrs	r3, r3, #20
 80085d6:	69fa      	ldr	r2, [r7, #28]
 80085d8:	fb02 f303 	mul.w	r3, r2, r3
 80085dc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80085de:	e055      	b.n	800868c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80085e0:	683b      	ldr	r3, [r7, #0]
 80085e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085e6:	d051      	beq.n	800868c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80085e8:	f7fc ff42 	bl	8005470 <HAL_GetTick>
 80085ec:	4602      	mov	r2, r0
 80085ee:	69bb      	ldr	r3, [r7, #24]
 80085f0:	1ad3      	subs	r3, r2, r3
 80085f2:	69fa      	ldr	r2, [r7, #28]
 80085f4:	429a      	cmp	r2, r3
 80085f6:	d902      	bls.n	80085fe <SPI_WaitFlagStateUntilTimeout+0x56>
 80085f8:	69fb      	ldr	r3, [r7, #28]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d13d      	bne.n	800867a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	685a      	ldr	r2, [r3, #4]
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800860c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	685b      	ldr	r3, [r3, #4]
 8008612:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008616:	d111      	bne.n	800863c <SPI_WaitFlagStateUntilTimeout+0x94>
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	689b      	ldr	r3, [r3, #8]
 800861c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008620:	d004      	beq.n	800862c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	689b      	ldr	r3, [r3, #8]
 8008626:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800862a:	d107      	bne.n	800863c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	681a      	ldr	r2, [r3, #0]
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800863a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008640:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008644:	d10f      	bne.n	8008666 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	681a      	ldr	r2, [r3, #0]
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008654:	601a      	str	r2, [r3, #0]
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	681a      	ldr	r2, [r3, #0]
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008664:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	2201      	movs	r2, #1
 800866a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	2200      	movs	r2, #0
 8008672:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008676:	2303      	movs	r3, #3
 8008678:	e018      	b.n	80086ac <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800867a:	697b      	ldr	r3, [r7, #20]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d102      	bne.n	8008686 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8008680:	2300      	movs	r3, #0
 8008682:	61fb      	str	r3, [r7, #28]
 8008684:	e002      	b.n	800868c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8008686:	697b      	ldr	r3, [r7, #20]
 8008688:	3b01      	subs	r3, #1
 800868a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	689a      	ldr	r2, [r3, #8]
 8008692:	68bb      	ldr	r3, [r7, #8]
 8008694:	4013      	ands	r3, r2
 8008696:	68ba      	ldr	r2, [r7, #8]
 8008698:	429a      	cmp	r2, r3
 800869a:	bf0c      	ite	eq
 800869c:	2301      	moveq	r3, #1
 800869e:	2300      	movne	r3, #0
 80086a0:	b2db      	uxtb	r3, r3
 80086a2:	461a      	mov	r2, r3
 80086a4:	79fb      	ldrb	r3, [r7, #7]
 80086a6:	429a      	cmp	r2, r3
 80086a8:	d19a      	bne.n	80085e0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80086aa:	2300      	movs	r3, #0
}
 80086ac:	4618      	mov	r0, r3
 80086ae:	3720      	adds	r7, #32
 80086b0:	46bd      	mov	sp, r7
 80086b2:	bd80      	pop	{r7, pc}
 80086b4:	20000004 	.word	0x20000004

080086b8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b08a      	sub	sp, #40	@ 0x28
 80086bc:	af00      	add	r7, sp, #0
 80086be:	60f8      	str	r0, [r7, #12]
 80086c0:	60b9      	str	r1, [r7, #8]
 80086c2:	607a      	str	r2, [r7, #4]
 80086c4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80086c6:	2300      	movs	r3, #0
 80086c8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80086ca:	f7fc fed1 	bl	8005470 <HAL_GetTick>
 80086ce:	4602      	mov	r2, r0
 80086d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086d2:	1a9b      	subs	r3, r3, r2
 80086d4:	683a      	ldr	r2, [r7, #0]
 80086d6:	4413      	add	r3, r2
 80086d8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80086da:	f7fc fec9 	bl	8005470 <HAL_GetTick>
 80086de:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	330c      	adds	r3, #12
 80086e6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80086e8:	4b3d      	ldr	r3, [pc, #244]	@ (80087e0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80086ea:	681a      	ldr	r2, [r3, #0]
 80086ec:	4613      	mov	r3, r2
 80086ee:	009b      	lsls	r3, r3, #2
 80086f0:	4413      	add	r3, r2
 80086f2:	00da      	lsls	r2, r3, #3
 80086f4:	1ad3      	subs	r3, r2, r3
 80086f6:	0d1b      	lsrs	r3, r3, #20
 80086f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80086fa:	fb02 f303 	mul.w	r3, r2, r3
 80086fe:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008700:	e061      	b.n	80087c6 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008702:	68bb      	ldr	r3, [r7, #8]
 8008704:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008708:	d107      	bne.n	800871a <SPI_WaitFifoStateUntilTimeout+0x62>
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d104      	bne.n	800871a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008710:	69fb      	ldr	r3, [r7, #28]
 8008712:	781b      	ldrb	r3, [r3, #0]
 8008714:	b2db      	uxtb	r3, r3
 8008716:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008718:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008720:	d051      	beq.n	80087c6 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008722:	f7fc fea5 	bl	8005470 <HAL_GetTick>
 8008726:	4602      	mov	r2, r0
 8008728:	6a3b      	ldr	r3, [r7, #32]
 800872a:	1ad3      	subs	r3, r2, r3
 800872c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800872e:	429a      	cmp	r2, r3
 8008730:	d902      	bls.n	8008738 <SPI_WaitFifoStateUntilTimeout+0x80>
 8008732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008734:	2b00      	cmp	r3, #0
 8008736:	d13d      	bne.n	80087b4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	685a      	ldr	r2, [r3, #4]
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008746:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	685b      	ldr	r3, [r3, #4]
 800874c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008750:	d111      	bne.n	8008776 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	689b      	ldr	r3, [r3, #8]
 8008756:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800875a:	d004      	beq.n	8008766 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	689b      	ldr	r3, [r3, #8]
 8008760:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008764:	d107      	bne.n	8008776 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	681a      	ldr	r2, [r3, #0]
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008774:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800877a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800877e:	d10f      	bne.n	80087a0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	681a      	ldr	r2, [r3, #0]
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800878e:	601a      	str	r2, [r3, #0]
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	681a      	ldr	r2, [r3, #0]
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800879e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	2201      	movs	r2, #1
 80087a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	2200      	movs	r2, #0
 80087ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80087b0:	2303      	movs	r3, #3
 80087b2:	e011      	b.n	80087d8 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80087b4:	69bb      	ldr	r3, [r7, #24]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d102      	bne.n	80087c0 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 80087ba:	2300      	movs	r3, #0
 80087bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80087be:	e002      	b.n	80087c6 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 80087c0:	69bb      	ldr	r3, [r7, #24]
 80087c2:	3b01      	subs	r3, #1
 80087c4:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	689a      	ldr	r2, [r3, #8]
 80087cc:	68bb      	ldr	r3, [r7, #8]
 80087ce:	4013      	ands	r3, r2
 80087d0:	687a      	ldr	r2, [r7, #4]
 80087d2:	429a      	cmp	r2, r3
 80087d4:	d195      	bne.n	8008702 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 80087d6:	2300      	movs	r3, #0
}
 80087d8:	4618      	mov	r0, r3
 80087da:	3728      	adds	r7, #40	@ 0x28
 80087dc:	46bd      	mov	sp, r7
 80087de:	bd80      	pop	{r7, pc}
 80087e0:	20000004 	.word	0x20000004

080087e4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b086      	sub	sp, #24
 80087e8:	af02      	add	r7, sp, #8
 80087ea:	60f8      	str	r0, [r7, #12]
 80087ec:	60b9      	str	r1, [r7, #8]
 80087ee:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	9300      	str	r3, [sp, #0]
 80087f4:	68bb      	ldr	r3, [r7, #8]
 80087f6:	2200      	movs	r2, #0
 80087f8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80087fc:	68f8      	ldr	r0, [r7, #12]
 80087fe:	f7ff ff5b 	bl	80086b8 <SPI_WaitFifoStateUntilTimeout>
 8008802:	4603      	mov	r3, r0
 8008804:	2b00      	cmp	r3, #0
 8008806:	d007      	beq.n	8008818 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800880c:	f043 0220 	orr.w	r2, r3, #32
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008814:	2303      	movs	r3, #3
 8008816:	e027      	b.n	8008868 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	9300      	str	r3, [sp, #0]
 800881c:	68bb      	ldr	r3, [r7, #8]
 800881e:	2200      	movs	r2, #0
 8008820:	2180      	movs	r1, #128	@ 0x80
 8008822:	68f8      	ldr	r0, [r7, #12]
 8008824:	f7ff fec0 	bl	80085a8 <SPI_WaitFlagStateUntilTimeout>
 8008828:	4603      	mov	r3, r0
 800882a:	2b00      	cmp	r3, #0
 800882c:	d007      	beq.n	800883e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008832:	f043 0220 	orr.w	r2, r3, #32
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800883a:	2303      	movs	r3, #3
 800883c:	e014      	b.n	8008868 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	9300      	str	r3, [sp, #0]
 8008842:	68bb      	ldr	r3, [r7, #8]
 8008844:	2200      	movs	r2, #0
 8008846:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800884a:	68f8      	ldr	r0, [r7, #12]
 800884c:	f7ff ff34 	bl	80086b8 <SPI_WaitFifoStateUntilTimeout>
 8008850:	4603      	mov	r3, r0
 8008852:	2b00      	cmp	r3, #0
 8008854:	d007      	beq.n	8008866 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800885a:	f043 0220 	orr.w	r2, r3, #32
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008862:	2303      	movs	r3, #3
 8008864:	e000      	b.n	8008868 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8008866:	2300      	movs	r3, #0
}
 8008868:	4618      	mov	r0, r3
 800886a:	3710      	adds	r7, #16
 800886c:	46bd      	mov	sp, r7
 800886e:	bd80      	pop	{r7, pc}

08008870 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008870:	b580      	push	{r7, lr}
 8008872:	b082      	sub	sp, #8
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d101      	bne.n	8008882 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800887e:	2301      	movs	r3, #1
 8008880:	e049      	b.n	8008916 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008888:	b2db      	uxtb	r3, r3
 800888a:	2b00      	cmp	r3, #0
 800888c:	d106      	bne.n	800889c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	2200      	movs	r2, #0
 8008892:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008896:	6878      	ldr	r0, [r7, #4]
 8008898:	f7fb ff6c 	bl	8004774 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2202      	movs	r2, #2
 80088a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681a      	ldr	r2, [r3, #0]
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	3304      	adds	r3, #4
 80088ac:	4619      	mov	r1, r3
 80088ae:	4610      	mov	r0, r2
 80088b0:	f000 fd84 	bl	80093bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2201      	movs	r2, #1
 80088b8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2201      	movs	r2, #1
 80088c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	2201      	movs	r2, #1
 80088c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2201      	movs	r2, #1
 80088d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2201      	movs	r2, #1
 80088d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2201      	movs	r2, #1
 80088e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2201      	movs	r2, #1
 80088e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2201      	movs	r2, #1
 80088f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2201      	movs	r2, #1
 80088f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2201      	movs	r2, #1
 8008900:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2201      	movs	r2, #1
 8008908:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2201      	movs	r2, #1
 8008910:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008914:	2300      	movs	r3, #0
}
 8008916:	4618      	mov	r0, r3
 8008918:	3708      	adds	r7, #8
 800891a:	46bd      	mov	sp, r7
 800891c:	bd80      	pop	{r7, pc}
	...

08008920 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008920:	b480      	push	{r7}
 8008922:	b085      	sub	sp, #20
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800892e:	b2db      	uxtb	r3, r3
 8008930:	2b01      	cmp	r3, #1
 8008932:	d001      	beq.n	8008938 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008934:	2301      	movs	r3, #1
 8008936:	e047      	b.n	80089c8 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	2202      	movs	r2, #2
 800893c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	4a23      	ldr	r2, [pc, #140]	@ (80089d4 <HAL_TIM_Base_Start+0xb4>)
 8008946:	4293      	cmp	r3, r2
 8008948:	d01d      	beq.n	8008986 <HAL_TIM_Base_Start+0x66>
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008952:	d018      	beq.n	8008986 <HAL_TIM_Base_Start+0x66>
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	4a1f      	ldr	r2, [pc, #124]	@ (80089d8 <HAL_TIM_Base_Start+0xb8>)
 800895a:	4293      	cmp	r3, r2
 800895c:	d013      	beq.n	8008986 <HAL_TIM_Base_Start+0x66>
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	4a1e      	ldr	r2, [pc, #120]	@ (80089dc <HAL_TIM_Base_Start+0xbc>)
 8008964:	4293      	cmp	r3, r2
 8008966:	d00e      	beq.n	8008986 <HAL_TIM_Base_Start+0x66>
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	4a1c      	ldr	r2, [pc, #112]	@ (80089e0 <HAL_TIM_Base_Start+0xc0>)
 800896e:	4293      	cmp	r3, r2
 8008970:	d009      	beq.n	8008986 <HAL_TIM_Base_Start+0x66>
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	4a1b      	ldr	r2, [pc, #108]	@ (80089e4 <HAL_TIM_Base_Start+0xc4>)
 8008978:	4293      	cmp	r3, r2
 800897a:	d004      	beq.n	8008986 <HAL_TIM_Base_Start+0x66>
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	4a19      	ldr	r2, [pc, #100]	@ (80089e8 <HAL_TIM_Base_Start+0xc8>)
 8008982:	4293      	cmp	r3, r2
 8008984:	d115      	bne.n	80089b2 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	689a      	ldr	r2, [r3, #8]
 800898c:	4b17      	ldr	r3, [pc, #92]	@ (80089ec <HAL_TIM_Base_Start+0xcc>)
 800898e:	4013      	ands	r3, r2
 8008990:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	2b06      	cmp	r3, #6
 8008996:	d015      	beq.n	80089c4 <HAL_TIM_Base_Start+0xa4>
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800899e:	d011      	beq.n	80089c4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	681a      	ldr	r2, [r3, #0]
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f042 0201 	orr.w	r2, r2, #1
 80089ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089b0:	e008      	b.n	80089c4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	681a      	ldr	r2, [r3, #0]
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f042 0201 	orr.w	r2, r2, #1
 80089c0:	601a      	str	r2, [r3, #0]
 80089c2:	e000      	b.n	80089c6 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089c4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80089c6:	2300      	movs	r3, #0
}
 80089c8:	4618      	mov	r0, r3
 80089ca:	3714      	adds	r7, #20
 80089cc:	46bd      	mov	sp, r7
 80089ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d2:	4770      	bx	lr
 80089d4:	40012c00 	.word	0x40012c00
 80089d8:	40000400 	.word	0x40000400
 80089dc:	40000800 	.word	0x40000800
 80089e0:	40000c00 	.word	0x40000c00
 80089e4:	40013400 	.word	0x40013400
 80089e8:	40014000 	.word	0x40014000
 80089ec:	00010007 	.word	0x00010007

080089f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80089f0:	b480      	push	{r7}
 80089f2:	b085      	sub	sp, #20
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80089fe:	b2db      	uxtb	r3, r3
 8008a00:	2b01      	cmp	r3, #1
 8008a02:	d001      	beq.n	8008a08 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008a04:	2301      	movs	r3, #1
 8008a06:	e04f      	b.n	8008aa8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2202      	movs	r2, #2
 8008a0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	68da      	ldr	r2, [r3, #12]
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	f042 0201 	orr.w	r2, r2, #1
 8008a1e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	4a23      	ldr	r2, [pc, #140]	@ (8008ab4 <HAL_TIM_Base_Start_IT+0xc4>)
 8008a26:	4293      	cmp	r3, r2
 8008a28:	d01d      	beq.n	8008a66 <HAL_TIM_Base_Start_IT+0x76>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a32:	d018      	beq.n	8008a66 <HAL_TIM_Base_Start_IT+0x76>
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	4a1f      	ldr	r2, [pc, #124]	@ (8008ab8 <HAL_TIM_Base_Start_IT+0xc8>)
 8008a3a:	4293      	cmp	r3, r2
 8008a3c:	d013      	beq.n	8008a66 <HAL_TIM_Base_Start_IT+0x76>
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	4a1e      	ldr	r2, [pc, #120]	@ (8008abc <HAL_TIM_Base_Start_IT+0xcc>)
 8008a44:	4293      	cmp	r3, r2
 8008a46:	d00e      	beq.n	8008a66 <HAL_TIM_Base_Start_IT+0x76>
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	4a1c      	ldr	r2, [pc, #112]	@ (8008ac0 <HAL_TIM_Base_Start_IT+0xd0>)
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d009      	beq.n	8008a66 <HAL_TIM_Base_Start_IT+0x76>
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	4a1b      	ldr	r2, [pc, #108]	@ (8008ac4 <HAL_TIM_Base_Start_IT+0xd4>)
 8008a58:	4293      	cmp	r3, r2
 8008a5a:	d004      	beq.n	8008a66 <HAL_TIM_Base_Start_IT+0x76>
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	4a19      	ldr	r2, [pc, #100]	@ (8008ac8 <HAL_TIM_Base_Start_IT+0xd8>)
 8008a62:	4293      	cmp	r3, r2
 8008a64:	d115      	bne.n	8008a92 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	689a      	ldr	r2, [r3, #8]
 8008a6c:	4b17      	ldr	r3, [pc, #92]	@ (8008acc <HAL_TIM_Base_Start_IT+0xdc>)
 8008a6e:	4013      	ands	r3, r2
 8008a70:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	2b06      	cmp	r3, #6
 8008a76:	d015      	beq.n	8008aa4 <HAL_TIM_Base_Start_IT+0xb4>
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a7e:	d011      	beq.n	8008aa4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	681a      	ldr	r2, [r3, #0]
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	f042 0201 	orr.w	r2, r2, #1
 8008a8e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a90:	e008      	b.n	8008aa4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	681a      	ldr	r2, [r3, #0]
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	f042 0201 	orr.w	r2, r2, #1
 8008aa0:	601a      	str	r2, [r3, #0]
 8008aa2:	e000      	b.n	8008aa6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008aa4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008aa6:	2300      	movs	r3, #0
}
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	3714      	adds	r7, #20
 8008aac:	46bd      	mov	sp, r7
 8008aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab2:	4770      	bx	lr
 8008ab4:	40012c00 	.word	0x40012c00
 8008ab8:	40000400 	.word	0x40000400
 8008abc:	40000800 	.word	0x40000800
 8008ac0:	40000c00 	.word	0x40000c00
 8008ac4:	40013400 	.word	0x40013400
 8008ac8:	40014000 	.word	0x40014000
 8008acc:	00010007 	.word	0x00010007

08008ad0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	b082      	sub	sp, #8
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d101      	bne.n	8008ae2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008ade:	2301      	movs	r3, #1
 8008ae0:	e049      	b.n	8008b76 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008ae8:	b2db      	uxtb	r3, r3
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d106      	bne.n	8008afc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2200      	movs	r2, #0
 8008af2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008af6:	6878      	ldr	r0, [r7, #4]
 8008af8:	f000 f841 	bl	8008b7e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2202      	movs	r2, #2
 8008b00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681a      	ldr	r2, [r3, #0]
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	3304      	adds	r3, #4
 8008b0c:	4619      	mov	r1, r3
 8008b0e:	4610      	mov	r0, r2
 8008b10:	f000 fc54 	bl	80093bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2201      	movs	r2, #1
 8008b18:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2201      	movs	r2, #1
 8008b20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2201      	movs	r2, #1
 8008b28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2201      	movs	r2, #1
 8008b30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	2201      	movs	r2, #1
 8008b38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	2201      	movs	r2, #1
 8008b40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	2201      	movs	r2, #1
 8008b48:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2201      	movs	r2, #1
 8008b50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2201      	movs	r2, #1
 8008b58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2201      	movs	r2, #1
 8008b60:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2201      	movs	r2, #1
 8008b68:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2201      	movs	r2, #1
 8008b70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008b74:	2300      	movs	r3, #0
}
 8008b76:	4618      	mov	r0, r3
 8008b78:	3708      	adds	r7, #8
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	bd80      	pop	{r7, pc}

08008b7e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008b7e:	b480      	push	{r7}
 8008b80:	b083      	sub	sp, #12
 8008b82:	af00      	add	r7, sp, #0
 8008b84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008b86:	bf00      	nop
 8008b88:	370c      	adds	r7, #12
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b90:	4770      	bx	lr
	...

08008b94 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b084      	sub	sp, #16
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
 8008b9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d109      	bne.n	8008bb8 <HAL_TIM_PWM_Start+0x24>
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008baa:	b2db      	uxtb	r3, r3
 8008bac:	2b01      	cmp	r3, #1
 8008bae:	bf14      	ite	ne
 8008bb0:	2301      	movne	r3, #1
 8008bb2:	2300      	moveq	r3, #0
 8008bb4:	b2db      	uxtb	r3, r3
 8008bb6:	e03c      	b.n	8008c32 <HAL_TIM_PWM_Start+0x9e>
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	2b04      	cmp	r3, #4
 8008bbc:	d109      	bne.n	8008bd2 <HAL_TIM_PWM_Start+0x3e>
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008bc4:	b2db      	uxtb	r3, r3
 8008bc6:	2b01      	cmp	r3, #1
 8008bc8:	bf14      	ite	ne
 8008bca:	2301      	movne	r3, #1
 8008bcc:	2300      	moveq	r3, #0
 8008bce:	b2db      	uxtb	r3, r3
 8008bd0:	e02f      	b.n	8008c32 <HAL_TIM_PWM_Start+0x9e>
 8008bd2:	683b      	ldr	r3, [r7, #0]
 8008bd4:	2b08      	cmp	r3, #8
 8008bd6:	d109      	bne.n	8008bec <HAL_TIM_PWM_Start+0x58>
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008bde:	b2db      	uxtb	r3, r3
 8008be0:	2b01      	cmp	r3, #1
 8008be2:	bf14      	ite	ne
 8008be4:	2301      	movne	r3, #1
 8008be6:	2300      	moveq	r3, #0
 8008be8:	b2db      	uxtb	r3, r3
 8008bea:	e022      	b.n	8008c32 <HAL_TIM_PWM_Start+0x9e>
 8008bec:	683b      	ldr	r3, [r7, #0]
 8008bee:	2b0c      	cmp	r3, #12
 8008bf0:	d109      	bne.n	8008c06 <HAL_TIM_PWM_Start+0x72>
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008bf8:	b2db      	uxtb	r3, r3
 8008bfa:	2b01      	cmp	r3, #1
 8008bfc:	bf14      	ite	ne
 8008bfe:	2301      	movne	r3, #1
 8008c00:	2300      	moveq	r3, #0
 8008c02:	b2db      	uxtb	r3, r3
 8008c04:	e015      	b.n	8008c32 <HAL_TIM_PWM_Start+0x9e>
 8008c06:	683b      	ldr	r3, [r7, #0]
 8008c08:	2b10      	cmp	r3, #16
 8008c0a:	d109      	bne.n	8008c20 <HAL_TIM_PWM_Start+0x8c>
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008c12:	b2db      	uxtb	r3, r3
 8008c14:	2b01      	cmp	r3, #1
 8008c16:	bf14      	ite	ne
 8008c18:	2301      	movne	r3, #1
 8008c1a:	2300      	moveq	r3, #0
 8008c1c:	b2db      	uxtb	r3, r3
 8008c1e:	e008      	b.n	8008c32 <HAL_TIM_PWM_Start+0x9e>
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008c26:	b2db      	uxtb	r3, r3
 8008c28:	2b01      	cmp	r3, #1
 8008c2a:	bf14      	ite	ne
 8008c2c:	2301      	movne	r3, #1
 8008c2e:	2300      	moveq	r3, #0
 8008c30:	b2db      	uxtb	r3, r3
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d001      	beq.n	8008c3a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008c36:	2301      	movs	r3, #1
 8008c38:	e09c      	b.n	8008d74 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c3a:	683b      	ldr	r3, [r7, #0]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d104      	bne.n	8008c4a <HAL_TIM_PWM_Start+0xb6>
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2202      	movs	r2, #2
 8008c44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008c48:	e023      	b.n	8008c92 <HAL_TIM_PWM_Start+0xfe>
 8008c4a:	683b      	ldr	r3, [r7, #0]
 8008c4c:	2b04      	cmp	r3, #4
 8008c4e:	d104      	bne.n	8008c5a <HAL_TIM_PWM_Start+0xc6>
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2202      	movs	r2, #2
 8008c54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008c58:	e01b      	b.n	8008c92 <HAL_TIM_PWM_Start+0xfe>
 8008c5a:	683b      	ldr	r3, [r7, #0]
 8008c5c:	2b08      	cmp	r3, #8
 8008c5e:	d104      	bne.n	8008c6a <HAL_TIM_PWM_Start+0xd6>
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2202      	movs	r2, #2
 8008c64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008c68:	e013      	b.n	8008c92 <HAL_TIM_PWM_Start+0xfe>
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	2b0c      	cmp	r3, #12
 8008c6e:	d104      	bne.n	8008c7a <HAL_TIM_PWM_Start+0xe6>
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	2202      	movs	r2, #2
 8008c74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008c78:	e00b      	b.n	8008c92 <HAL_TIM_PWM_Start+0xfe>
 8008c7a:	683b      	ldr	r3, [r7, #0]
 8008c7c:	2b10      	cmp	r3, #16
 8008c7e:	d104      	bne.n	8008c8a <HAL_TIM_PWM_Start+0xf6>
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2202      	movs	r2, #2
 8008c84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008c88:	e003      	b.n	8008c92 <HAL_TIM_PWM_Start+0xfe>
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	2202      	movs	r2, #2
 8008c8e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	2201      	movs	r2, #1
 8008c98:	6839      	ldr	r1, [r7, #0]
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	f000 ffdb 	bl	8009c56 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4a35      	ldr	r2, [pc, #212]	@ (8008d7c <HAL_TIM_PWM_Start+0x1e8>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d013      	beq.n	8008cd2 <HAL_TIM_PWM_Start+0x13e>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	4a34      	ldr	r2, [pc, #208]	@ (8008d80 <HAL_TIM_PWM_Start+0x1ec>)
 8008cb0:	4293      	cmp	r3, r2
 8008cb2:	d00e      	beq.n	8008cd2 <HAL_TIM_PWM_Start+0x13e>
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	4a32      	ldr	r2, [pc, #200]	@ (8008d84 <HAL_TIM_PWM_Start+0x1f0>)
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d009      	beq.n	8008cd2 <HAL_TIM_PWM_Start+0x13e>
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	4a31      	ldr	r2, [pc, #196]	@ (8008d88 <HAL_TIM_PWM_Start+0x1f4>)
 8008cc4:	4293      	cmp	r3, r2
 8008cc6:	d004      	beq.n	8008cd2 <HAL_TIM_PWM_Start+0x13e>
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	4a2f      	ldr	r2, [pc, #188]	@ (8008d8c <HAL_TIM_PWM_Start+0x1f8>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d101      	bne.n	8008cd6 <HAL_TIM_PWM_Start+0x142>
 8008cd2:	2301      	movs	r3, #1
 8008cd4:	e000      	b.n	8008cd8 <HAL_TIM_PWM_Start+0x144>
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d007      	beq.n	8008cec <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008cea:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	4a22      	ldr	r2, [pc, #136]	@ (8008d7c <HAL_TIM_PWM_Start+0x1e8>)
 8008cf2:	4293      	cmp	r3, r2
 8008cf4:	d01d      	beq.n	8008d32 <HAL_TIM_PWM_Start+0x19e>
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008cfe:	d018      	beq.n	8008d32 <HAL_TIM_PWM_Start+0x19e>
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	4a22      	ldr	r2, [pc, #136]	@ (8008d90 <HAL_TIM_PWM_Start+0x1fc>)
 8008d06:	4293      	cmp	r3, r2
 8008d08:	d013      	beq.n	8008d32 <HAL_TIM_PWM_Start+0x19e>
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	4a21      	ldr	r2, [pc, #132]	@ (8008d94 <HAL_TIM_PWM_Start+0x200>)
 8008d10:	4293      	cmp	r3, r2
 8008d12:	d00e      	beq.n	8008d32 <HAL_TIM_PWM_Start+0x19e>
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	4a1f      	ldr	r2, [pc, #124]	@ (8008d98 <HAL_TIM_PWM_Start+0x204>)
 8008d1a:	4293      	cmp	r3, r2
 8008d1c:	d009      	beq.n	8008d32 <HAL_TIM_PWM_Start+0x19e>
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	4a17      	ldr	r2, [pc, #92]	@ (8008d80 <HAL_TIM_PWM_Start+0x1ec>)
 8008d24:	4293      	cmp	r3, r2
 8008d26:	d004      	beq.n	8008d32 <HAL_TIM_PWM_Start+0x19e>
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	4a15      	ldr	r2, [pc, #84]	@ (8008d84 <HAL_TIM_PWM_Start+0x1f0>)
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d115      	bne.n	8008d5e <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	689a      	ldr	r2, [r3, #8]
 8008d38:	4b18      	ldr	r3, [pc, #96]	@ (8008d9c <HAL_TIM_PWM_Start+0x208>)
 8008d3a:	4013      	ands	r3, r2
 8008d3c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	2b06      	cmp	r3, #6
 8008d42:	d015      	beq.n	8008d70 <HAL_TIM_PWM_Start+0x1dc>
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008d4a:	d011      	beq.n	8008d70 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	681a      	ldr	r2, [r3, #0]
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f042 0201 	orr.w	r2, r2, #1
 8008d5a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d5c:	e008      	b.n	8008d70 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	681a      	ldr	r2, [r3, #0]
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f042 0201 	orr.w	r2, r2, #1
 8008d6c:	601a      	str	r2, [r3, #0]
 8008d6e:	e000      	b.n	8008d72 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d70:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008d72:	2300      	movs	r3, #0
}
 8008d74:	4618      	mov	r0, r3
 8008d76:	3710      	adds	r7, #16
 8008d78:	46bd      	mov	sp, r7
 8008d7a:	bd80      	pop	{r7, pc}
 8008d7c:	40012c00 	.word	0x40012c00
 8008d80:	40013400 	.word	0x40013400
 8008d84:	40014000 	.word	0x40014000
 8008d88:	40014400 	.word	0x40014400
 8008d8c:	40014800 	.word	0x40014800
 8008d90:	40000400 	.word	0x40000400
 8008d94:	40000800 	.word	0x40000800
 8008d98:	40000c00 	.word	0x40000c00
 8008d9c:	00010007 	.word	0x00010007

08008da0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	b084      	sub	sp, #16
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	68db      	ldr	r3, [r3, #12]
 8008dae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	691b      	ldr	r3, [r3, #16]
 8008db6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008db8:	68bb      	ldr	r3, [r7, #8]
 8008dba:	f003 0302 	and.w	r3, r3, #2
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d020      	beq.n	8008e04 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	f003 0302 	and.w	r3, r3, #2
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d01b      	beq.n	8008e04 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	f06f 0202 	mvn.w	r2, #2
 8008dd4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	2201      	movs	r2, #1
 8008dda:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	699b      	ldr	r3, [r3, #24]
 8008de2:	f003 0303 	and.w	r3, r3, #3
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d003      	beq.n	8008df2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008dea:	6878      	ldr	r0, [r7, #4]
 8008dec:	f000 fac7 	bl	800937e <HAL_TIM_IC_CaptureCallback>
 8008df0:	e005      	b.n	8008dfe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008df2:	6878      	ldr	r0, [r7, #4]
 8008df4:	f000 fab9 	bl	800936a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	f000 faca 	bl	8009392 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	2200      	movs	r2, #0
 8008e02:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	f003 0304 	and.w	r3, r3, #4
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d020      	beq.n	8008e50 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	f003 0304 	and.w	r3, r3, #4
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d01b      	beq.n	8008e50 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	f06f 0204 	mvn.w	r2, #4
 8008e20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	2202      	movs	r2, #2
 8008e26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	699b      	ldr	r3, [r3, #24]
 8008e2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d003      	beq.n	8008e3e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e36:	6878      	ldr	r0, [r7, #4]
 8008e38:	f000 faa1 	bl	800937e <HAL_TIM_IC_CaptureCallback>
 8008e3c:	e005      	b.n	8008e4a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e3e:	6878      	ldr	r0, [r7, #4]
 8008e40:	f000 fa93 	bl	800936a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e44:	6878      	ldr	r0, [r7, #4]
 8008e46:	f000 faa4 	bl	8009392 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008e50:	68bb      	ldr	r3, [r7, #8]
 8008e52:	f003 0308 	and.w	r3, r3, #8
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d020      	beq.n	8008e9c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	f003 0308 	and.w	r3, r3, #8
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d01b      	beq.n	8008e9c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	f06f 0208 	mvn.w	r2, #8
 8008e6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	2204      	movs	r2, #4
 8008e72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	69db      	ldr	r3, [r3, #28]
 8008e7a:	f003 0303 	and.w	r3, r3, #3
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d003      	beq.n	8008e8a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e82:	6878      	ldr	r0, [r7, #4]
 8008e84:	f000 fa7b 	bl	800937e <HAL_TIM_IC_CaptureCallback>
 8008e88:	e005      	b.n	8008e96 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e8a:	6878      	ldr	r0, [r7, #4]
 8008e8c:	f000 fa6d 	bl	800936a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e90:	6878      	ldr	r0, [r7, #4]
 8008e92:	f000 fa7e 	bl	8009392 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2200      	movs	r2, #0
 8008e9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008e9c:	68bb      	ldr	r3, [r7, #8]
 8008e9e:	f003 0310 	and.w	r3, r3, #16
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d020      	beq.n	8008ee8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	f003 0310 	and.w	r3, r3, #16
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d01b      	beq.n	8008ee8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	f06f 0210 	mvn.w	r2, #16
 8008eb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	2208      	movs	r2, #8
 8008ebe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	69db      	ldr	r3, [r3, #28]
 8008ec6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d003      	beq.n	8008ed6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ece:	6878      	ldr	r0, [r7, #4]
 8008ed0:	f000 fa55 	bl	800937e <HAL_TIM_IC_CaptureCallback>
 8008ed4:	e005      	b.n	8008ee2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ed6:	6878      	ldr	r0, [r7, #4]
 8008ed8:	f000 fa47 	bl	800936a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008edc:	6878      	ldr	r0, [r7, #4]
 8008ede:	f000 fa58 	bl	8009392 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008ee8:	68bb      	ldr	r3, [r7, #8]
 8008eea:	f003 0301 	and.w	r3, r3, #1
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d00c      	beq.n	8008f0c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	f003 0301 	and.w	r3, r3, #1
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d007      	beq.n	8008f0c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	f06f 0201 	mvn.w	r2, #1
 8008f04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008f06:	6878      	ldr	r0, [r7, #4]
 8008f08:	f7fb faee 	bl	80044e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008f0c:	68bb      	ldr	r3, [r7, #8]
 8008f0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d104      	bne.n	8008f20 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008f16:	68bb      	ldr	r3, [r7, #8]
 8008f18:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d00c      	beq.n	8008f3a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d007      	beq.n	8008f3a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008f32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008f34:	6878      	ldr	r0, [r7, #4]
 8008f36:	f000 ff45 	bl	8009dc4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d00c      	beq.n	8008f5e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d007      	beq.n	8008f5e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008f56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008f58:	6878      	ldr	r0, [r7, #4]
 8008f5a:	f000 ff3d 	bl	8009dd8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008f5e:	68bb      	ldr	r3, [r7, #8]
 8008f60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d00c      	beq.n	8008f82 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d007      	beq.n	8008f82 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008f7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008f7c:	6878      	ldr	r0, [r7, #4]
 8008f7e:	f000 fa12 	bl	80093a6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008f82:	68bb      	ldr	r3, [r7, #8]
 8008f84:	f003 0320 	and.w	r3, r3, #32
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d00c      	beq.n	8008fa6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	f003 0320 	and.w	r3, r3, #32
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d007      	beq.n	8008fa6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	f06f 0220 	mvn.w	r2, #32
 8008f9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008fa0:	6878      	ldr	r0, [r7, #4]
 8008fa2:	f000 ff05 	bl	8009db0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008fa6:	bf00      	nop
 8008fa8:	3710      	adds	r7, #16
 8008faa:	46bd      	mov	sp, r7
 8008fac:	bd80      	pop	{r7, pc}
	...

08008fb0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b086      	sub	sp, #24
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	60f8      	str	r0, [r7, #12]
 8008fb8:	60b9      	str	r1, [r7, #8]
 8008fba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008fc6:	2b01      	cmp	r3, #1
 8008fc8:	d101      	bne.n	8008fce <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008fca:	2302      	movs	r3, #2
 8008fcc:	e0ff      	b.n	80091ce <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	2201      	movs	r2, #1
 8008fd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	2b14      	cmp	r3, #20
 8008fda:	f200 80f0 	bhi.w	80091be <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008fde:	a201      	add	r2, pc, #4	@ (adr r2, 8008fe4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008fe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fe4:	08009039 	.word	0x08009039
 8008fe8:	080091bf 	.word	0x080091bf
 8008fec:	080091bf 	.word	0x080091bf
 8008ff0:	080091bf 	.word	0x080091bf
 8008ff4:	08009079 	.word	0x08009079
 8008ff8:	080091bf 	.word	0x080091bf
 8008ffc:	080091bf 	.word	0x080091bf
 8009000:	080091bf 	.word	0x080091bf
 8009004:	080090bb 	.word	0x080090bb
 8009008:	080091bf 	.word	0x080091bf
 800900c:	080091bf 	.word	0x080091bf
 8009010:	080091bf 	.word	0x080091bf
 8009014:	080090fb 	.word	0x080090fb
 8009018:	080091bf 	.word	0x080091bf
 800901c:	080091bf 	.word	0x080091bf
 8009020:	080091bf 	.word	0x080091bf
 8009024:	0800913d 	.word	0x0800913d
 8009028:	080091bf 	.word	0x080091bf
 800902c:	080091bf 	.word	0x080091bf
 8009030:	080091bf 	.word	0x080091bf
 8009034:	0800917d 	.word	0x0800917d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	68b9      	ldr	r1, [r7, #8]
 800903e:	4618      	mov	r0, r3
 8009040:	f000 fa5c 	bl	80094fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	699a      	ldr	r2, [r3, #24]
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	f042 0208 	orr.w	r2, r2, #8
 8009052:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	699a      	ldr	r2, [r3, #24]
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f022 0204 	bic.w	r2, r2, #4
 8009062:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	6999      	ldr	r1, [r3, #24]
 800906a:	68bb      	ldr	r3, [r7, #8]
 800906c:	691a      	ldr	r2, [r3, #16]
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	430a      	orrs	r2, r1
 8009074:	619a      	str	r2, [r3, #24]
      break;
 8009076:	e0a5      	b.n	80091c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	68b9      	ldr	r1, [r7, #8]
 800907e:	4618      	mov	r0, r3
 8009080:	f000 face 	bl	8009620 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	699a      	ldr	r2, [r3, #24]
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009092:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	699a      	ldr	r2, [r3, #24]
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80090a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	6999      	ldr	r1, [r3, #24]
 80090aa:	68bb      	ldr	r3, [r7, #8]
 80090ac:	691b      	ldr	r3, [r3, #16]
 80090ae:	021a      	lsls	r2, r3, #8
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	430a      	orrs	r2, r1
 80090b6:	619a      	str	r2, [r3, #24]
      break;
 80090b8:	e084      	b.n	80091c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	68b9      	ldr	r1, [r7, #8]
 80090c0:	4618      	mov	r0, r3
 80090c2:	f000 fb39 	bl	8009738 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	69da      	ldr	r2, [r3, #28]
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	f042 0208 	orr.w	r2, r2, #8
 80090d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	69da      	ldr	r2, [r3, #28]
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	f022 0204 	bic.w	r2, r2, #4
 80090e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	69d9      	ldr	r1, [r3, #28]
 80090ec:	68bb      	ldr	r3, [r7, #8]
 80090ee:	691a      	ldr	r2, [r3, #16]
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	430a      	orrs	r2, r1
 80090f6:	61da      	str	r2, [r3, #28]
      break;
 80090f8:	e064      	b.n	80091c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	68b9      	ldr	r1, [r7, #8]
 8009100:	4618      	mov	r0, r3
 8009102:	f000 fba3 	bl	800984c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	69da      	ldr	r2, [r3, #28]
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009114:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	69da      	ldr	r2, [r3, #28]
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009124:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	69d9      	ldr	r1, [r3, #28]
 800912c:	68bb      	ldr	r3, [r7, #8]
 800912e:	691b      	ldr	r3, [r3, #16]
 8009130:	021a      	lsls	r2, r3, #8
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	430a      	orrs	r2, r1
 8009138:	61da      	str	r2, [r3, #28]
      break;
 800913a:	e043      	b.n	80091c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	68b9      	ldr	r1, [r7, #8]
 8009142:	4618      	mov	r0, r3
 8009144:	f000 fbec 	bl	8009920 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	f042 0208 	orr.w	r2, r2, #8
 8009156:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	f022 0204 	bic.w	r2, r2, #4
 8009166:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800916e:	68bb      	ldr	r3, [r7, #8]
 8009170:	691a      	ldr	r2, [r3, #16]
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	430a      	orrs	r2, r1
 8009178:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800917a:	e023      	b.n	80091c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	68b9      	ldr	r1, [r7, #8]
 8009182:	4618      	mov	r0, r3
 8009184:	f000 fc30 	bl	80099e8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009196:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80091a6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80091ae:	68bb      	ldr	r3, [r7, #8]
 80091b0:	691b      	ldr	r3, [r3, #16]
 80091b2:	021a      	lsls	r2, r3, #8
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	430a      	orrs	r2, r1
 80091ba:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80091bc:	e002      	b.n	80091c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80091be:	2301      	movs	r3, #1
 80091c0:	75fb      	strb	r3, [r7, #23]
      break;
 80091c2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	2200      	movs	r2, #0
 80091c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80091cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80091ce:	4618      	mov	r0, r3
 80091d0:	3718      	adds	r7, #24
 80091d2:	46bd      	mov	sp, r7
 80091d4:	bd80      	pop	{r7, pc}
 80091d6:	bf00      	nop

080091d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	b084      	sub	sp, #16
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
 80091e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80091e2:	2300      	movs	r3, #0
 80091e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80091ec:	2b01      	cmp	r3, #1
 80091ee:	d101      	bne.n	80091f4 <HAL_TIM_ConfigClockSource+0x1c>
 80091f0:	2302      	movs	r3, #2
 80091f2:	e0b6      	b.n	8009362 <HAL_TIM_ConfigClockSource+0x18a>
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2201      	movs	r2, #1
 80091f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	2202      	movs	r2, #2
 8009200:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	689b      	ldr	r3, [r3, #8]
 800920a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800920c:	68bb      	ldr	r3, [r7, #8]
 800920e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009212:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8009216:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009218:	68bb      	ldr	r3, [r7, #8]
 800921a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800921e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	68ba      	ldr	r2, [r7, #8]
 8009226:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009228:	683b      	ldr	r3, [r7, #0]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009230:	d03e      	beq.n	80092b0 <HAL_TIM_ConfigClockSource+0xd8>
 8009232:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009236:	f200 8087 	bhi.w	8009348 <HAL_TIM_ConfigClockSource+0x170>
 800923a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800923e:	f000 8086 	beq.w	800934e <HAL_TIM_ConfigClockSource+0x176>
 8009242:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009246:	d87f      	bhi.n	8009348 <HAL_TIM_ConfigClockSource+0x170>
 8009248:	2b70      	cmp	r3, #112	@ 0x70
 800924a:	d01a      	beq.n	8009282 <HAL_TIM_ConfigClockSource+0xaa>
 800924c:	2b70      	cmp	r3, #112	@ 0x70
 800924e:	d87b      	bhi.n	8009348 <HAL_TIM_ConfigClockSource+0x170>
 8009250:	2b60      	cmp	r3, #96	@ 0x60
 8009252:	d050      	beq.n	80092f6 <HAL_TIM_ConfigClockSource+0x11e>
 8009254:	2b60      	cmp	r3, #96	@ 0x60
 8009256:	d877      	bhi.n	8009348 <HAL_TIM_ConfigClockSource+0x170>
 8009258:	2b50      	cmp	r3, #80	@ 0x50
 800925a:	d03c      	beq.n	80092d6 <HAL_TIM_ConfigClockSource+0xfe>
 800925c:	2b50      	cmp	r3, #80	@ 0x50
 800925e:	d873      	bhi.n	8009348 <HAL_TIM_ConfigClockSource+0x170>
 8009260:	2b40      	cmp	r3, #64	@ 0x40
 8009262:	d058      	beq.n	8009316 <HAL_TIM_ConfigClockSource+0x13e>
 8009264:	2b40      	cmp	r3, #64	@ 0x40
 8009266:	d86f      	bhi.n	8009348 <HAL_TIM_ConfigClockSource+0x170>
 8009268:	2b30      	cmp	r3, #48	@ 0x30
 800926a:	d064      	beq.n	8009336 <HAL_TIM_ConfigClockSource+0x15e>
 800926c:	2b30      	cmp	r3, #48	@ 0x30
 800926e:	d86b      	bhi.n	8009348 <HAL_TIM_ConfigClockSource+0x170>
 8009270:	2b20      	cmp	r3, #32
 8009272:	d060      	beq.n	8009336 <HAL_TIM_ConfigClockSource+0x15e>
 8009274:	2b20      	cmp	r3, #32
 8009276:	d867      	bhi.n	8009348 <HAL_TIM_ConfigClockSource+0x170>
 8009278:	2b00      	cmp	r3, #0
 800927a:	d05c      	beq.n	8009336 <HAL_TIM_ConfigClockSource+0x15e>
 800927c:	2b10      	cmp	r3, #16
 800927e:	d05a      	beq.n	8009336 <HAL_TIM_ConfigClockSource+0x15e>
 8009280:	e062      	b.n	8009348 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009286:	683b      	ldr	r3, [r7, #0]
 8009288:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800928e:	683b      	ldr	r3, [r7, #0]
 8009290:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009292:	f000 fcc0 	bl	8009c16 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	689b      	ldr	r3, [r3, #8]
 800929c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800929e:	68bb      	ldr	r3, [r7, #8]
 80092a0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80092a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	68ba      	ldr	r2, [r7, #8]
 80092ac:	609a      	str	r2, [r3, #8]
      break;
 80092ae:	e04f      	b.n	8009350 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80092b8:	683b      	ldr	r3, [r7, #0]
 80092ba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80092c0:	f000 fca9 	bl	8009c16 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	689a      	ldr	r2, [r3, #8]
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80092d2:	609a      	str	r2, [r3, #8]
      break;
 80092d4:	e03c      	b.n	8009350 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80092de:	683b      	ldr	r3, [r7, #0]
 80092e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80092e2:	461a      	mov	r2, r3
 80092e4:	f000 fbe6 	bl	8009ab4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	2150      	movs	r1, #80	@ 0x50
 80092ee:	4618      	mov	r0, r3
 80092f0:	f000 fc76 	bl	8009be0 <TIM_ITRx_SetConfig>
      break;
 80092f4:	e02c      	b.n	8009350 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80092fe:	683b      	ldr	r3, [r7, #0]
 8009300:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009302:	461a      	mov	r2, r3
 8009304:	f000 fc2a 	bl	8009b5c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	2160      	movs	r1, #96	@ 0x60
 800930e:	4618      	mov	r0, r3
 8009310:	f000 fc66 	bl	8009be0 <TIM_ITRx_SetConfig>
      break;
 8009314:	e01c      	b.n	8009350 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800931a:	683b      	ldr	r3, [r7, #0]
 800931c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009322:	461a      	mov	r2, r3
 8009324:	f000 fbc6 	bl	8009ab4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	2140      	movs	r1, #64	@ 0x40
 800932e:	4618      	mov	r0, r3
 8009330:	f000 fc56 	bl	8009be0 <TIM_ITRx_SetConfig>
      break;
 8009334:	e00c      	b.n	8009350 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681a      	ldr	r2, [r3, #0]
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	4619      	mov	r1, r3
 8009340:	4610      	mov	r0, r2
 8009342:	f000 fc4d 	bl	8009be0 <TIM_ITRx_SetConfig>
      break;
 8009346:	e003      	b.n	8009350 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8009348:	2301      	movs	r3, #1
 800934a:	73fb      	strb	r3, [r7, #15]
      break;
 800934c:	e000      	b.n	8009350 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800934e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	2201      	movs	r2, #1
 8009354:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	2200      	movs	r2, #0
 800935c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009360:	7bfb      	ldrb	r3, [r7, #15]
}
 8009362:	4618      	mov	r0, r3
 8009364:	3710      	adds	r7, #16
 8009366:	46bd      	mov	sp, r7
 8009368:	bd80      	pop	{r7, pc}

0800936a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800936a:	b480      	push	{r7}
 800936c:	b083      	sub	sp, #12
 800936e:	af00      	add	r7, sp, #0
 8009370:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009372:	bf00      	nop
 8009374:	370c      	adds	r7, #12
 8009376:	46bd      	mov	sp, r7
 8009378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800937c:	4770      	bx	lr

0800937e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800937e:	b480      	push	{r7}
 8009380:	b083      	sub	sp, #12
 8009382:	af00      	add	r7, sp, #0
 8009384:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009386:	bf00      	nop
 8009388:	370c      	adds	r7, #12
 800938a:	46bd      	mov	sp, r7
 800938c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009390:	4770      	bx	lr

08009392 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009392:	b480      	push	{r7}
 8009394:	b083      	sub	sp, #12
 8009396:	af00      	add	r7, sp, #0
 8009398:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800939a:	bf00      	nop
 800939c:	370c      	adds	r7, #12
 800939e:	46bd      	mov	sp, r7
 80093a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a4:	4770      	bx	lr

080093a6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80093a6:	b480      	push	{r7}
 80093a8:	b083      	sub	sp, #12
 80093aa:	af00      	add	r7, sp, #0
 80093ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80093ae:	bf00      	nop
 80093b0:	370c      	adds	r7, #12
 80093b2:	46bd      	mov	sp, r7
 80093b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b8:	4770      	bx	lr
	...

080093bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80093bc:	b480      	push	{r7}
 80093be:	b085      	sub	sp, #20
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]
 80093c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	4a43      	ldr	r2, [pc, #268]	@ (80094dc <TIM_Base_SetConfig+0x120>)
 80093d0:	4293      	cmp	r3, r2
 80093d2:	d013      	beq.n	80093fc <TIM_Base_SetConfig+0x40>
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80093da:	d00f      	beq.n	80093fc <TIM_Base_SetConfig+0x40>
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	4a40      	ldr	r2, [pc, #256]	@ (80094e0 <TIM_Base_SetConfig+0x124>)
 80093e0:	4293      	cmp	r3, r2
 80093e2:	d00b      	beq.n	80093fc <TIM_Base_SetConfig+0x40>
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	4a3f      	ldr	r2, [pc, #252]	@ (80094e4 <TIM_Base_SetConfig+0x128>)
 80093e8:	4293      	cmp	r3, r2
 80093ea:	d007      	beq.n	80093fc <TIM_Base_SetConfig+0x40>
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	4a3e      	ldr	r2, [pc, #248]	@ (80094e8 <TIM_Base_SetConfig+0x12c>)
 80093f0:	4293      	cmp	r3, r2
 80093f2:	d003      	beq.n	80093fc <TIM_Base_SetConfig+0x40>
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	4a3d      	ldr	r2, [pc, #244]	@ (80094ec <TIM_Base_SetConfig+0x130>)
 80093f8:	4293      	cmp	r3, r2
 80093fa:	d108      	bne.n	800940e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009402:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	685b      	ldr	r3, [r3, #4]
 8009408:	68fa      	ldr	r2, [r7, #12]
 800940a:	4313      	orrs	r3, r2
 800940c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	4a32      	ldr	r2, [pc, #200]	@ (80094dc <TIM_Base_SetConfig+0x120>)
 8009412:	4293      	cmp	r3, r2
 8009414:	d01f      	beq.n	8009456 <TIM_Base_SetConfig+0x9a>
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800941c:	d01b      	beq.n	8009456 <TIM_Base_SetConfig+0x9a>
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	4a2f      	ldr	r2, [pc, #188]	@ (80094e0 <TIM_Base_SetConfig+0x124>)
 8009422:	4293      	cmp	r3, r2
 8009424:	d017      	beq.n	8009456 <TIM_Base_SetConfig+0x9a>
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	4a2e      	ldr	r2, [pc, #184]	@ (80094e4 <TIM_Base_SetConfig+0x128>)
 800942a:	4293      	cmp	r3, r2
 800942c:	d013      	beq.n	8009456 <TIM_Base_SetConfig+0x9a>
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	4a2d      	ldr	r2, [pc, #180]	@ (80094e8 <TIM_Base_SetConfig+0x12c>)
 8009432:	4293      	cmp	r3, r2
 8009434:	d00f      	beq.n	8009456 <TIM_Base_SetConfig+0x9a>
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	4a2c      	ldr	r2, [pc, #176]	@ (80094ec <TIM_Base_SetConfig+0x130>)
 800943a:	4293      	cmp	r3, r2
 800943c:	d00b      	beq.n	8009456 <TIM_Base_SetConfig+0x9a>
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	4a2b      	ldr	r2, [pc, #172]	@ (80094f0 <TIM_Base_SetConfig+0x134>)
 8009442:	4293      	cmp	r3, r2
 8009444:	d007      	beq.n	8009456 <TIM_Base_SetConfig+0x9a>
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	4a2a      	ldr	r2, [pc, #168]	@ (80094f4 <TIM_Base_SetConfig+0x138>)
 800944a:	4293      	cmp	r3, r2
 800944c:	d003      	beq.n	8009456 <TIM_Base_SetConfig+0x9a>
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	4a29      	ldr	r2, [pc, #164]	@ (80094f8 <TIM_Base_SetConfig+0x13c>)
 8009452:	4293      	cmp	r3, r2
 8009454:	d108      	bne.n	8009468 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800945c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800945e:	683b      	ldr	r3, [r7, #0]
 8009460:	68db      	ldr	r3, [r3, #12]
 8009462:	68fa      	ldr	r2, [r7, #12]
 8009464:	4313      	orrs	r3, r2
 8009466:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800946e:	683b      	ldr	r3, [r7, #0]
 8009470:	695b      	ldr	r3, [r3, #20]
 8009472:	4313      	orrs	r3, r2
 8009474:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009476:	683b      	ldr	r3, [r7, #0]
 8009478:	689a      	ldr	r2, [r3, #8]
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800947e:	683b      	ldr	r3, [r7, #0]
 8009480:	681a      	ldr	r2, [r3, #0]
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	4a14      	ldr	r2, [pc, #80]	@ (80094dc <TIM_Base_SetConfig+0x120>)
 800948a:	4293      	cmp	r3, r2
 800948c:	d00f      	beq.n	80094ae <TIM_Base_SetConfig+0xf2>
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	4a16      	ldr	r2, [pc, #88]	@ (80094ec <TIM_Base_SetConfig+0x130>)
 8009492:	4293      	cmp	r3, r2
 8009494:	d00b      	beq.n	80094ae <TIM_Base_SetConfig+0xf2>
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	4a15      	ldr	r2, [pc, #84]	@ (80094f0 <TIM_Base_SetConfig+0x134>)
 800949a:	4293      	cmp	r3, r2
 800949c:	d007      	beq.n	80094ae <TIM_Base_SetConfig+0xf2>
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	4a14      	ldr	r2, [pc, #80]	@ (80094f4 <TIM_Base_SetConfig+0x138>)
 80094a2:	4293      	cmp	r3, r2
 80094a4:	d003      	beq.n	80094ae <TIM_Base_SetConfig+0xf2>
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	4a13      	ldr	r2, [pc, #76]	@ (80094f8 <TIM_Base_SetConfig+0x13c>)
 80094aa:	4293      	cmp	r3, r2
 80094ac:	d103      	bne.n	80094b6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80094ae:	683b      	ldr	r3, [r7, #0]
 80094b0:	691a      	ldr	r2, [r3, #16]
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	f043 0204 	orr.w	r2, r3, #4
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	2201      	movs	r2, #1
 80094c6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	68fa      	ldr	r2, [r7, #12]
 80094cc:	601a      	str	r2, [r3, #0]
}
 80094ce:	bf00      	nop
 80094d0:	3714      	adds	r7, #20
 80094d2:	46bd      	mov	sp, r7
 80094d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d8:	4770      	bx	lr
 80094da:	bf00      	nop
 80094dc:	40012c00 	.word	0x40012c00
 80094e0:	40000400 	.word	0x40000400
 80094e4:	40000800 	.word	0x40000800
 80094e8:	40000c00 	.word	0x40000c00
 80094ec:	40013400 	.word	0x40013400
 80094f0:	40014000 	.word	0x40014000
 80094f4:	40014400 	.word	0x40014400
 80094f8:	40014800 	.word	0x40014800

080094fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80094fc:	b480      	push	{r7}
 80094fe:	b087      	sub	sp, #28
 8009500:	af00      	add	r7, sp, #0
 8009502:	6078      	str	r0, [r7, #4]
 8009504:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6a1b      	ldr	r3, [r3, #32]
 800950a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	6a1b      	ldr	r3, [r3, #32]
 8009510:	f023 0201 	bic.w	r2, r3, #1
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	685b      	ldr	r3, [r3, #4]
 800951c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	699b      	ldr	r3, [r3, #24]
 8009522:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800952a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800952e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	f023 0303 	bic.w	r3, r3, #3
 8009536:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009538:	683b      	ldr	r3, [r7, #0]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	68fa      	ldr	r2, [r7, #12]
 800953e:	4313      	orrs	r3, r2
 8009540:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009542:	697b      	ldr	r3, [r7, #20]
 8009544:	f023 0302 	bic.w	r3, r3, #2
 8009548:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800954a:	683b      	ldr	r3, [r7, #0]
 800954c:	689b      	ldr	r3, [r3, #8]
 800954e:	697a      	ldr	r2, [r7, #20]
 8009550:	4313      	orrs	r3, r2
 8009552:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	4a2d      	ldr	r2, [pc, #180]	@ (800960c <TIM_OC1_SetConfig+0x110>)
 8009558:	4293      	cmp	r3, r2
 800955a:	d00f      	beq.n	800957c <TIM_OC1_SetConfig+0x80>
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	4a2c      	ldr	r2, [pc, #176]	@ (8009610 <TIM_OC1_SetConfig+0x114>)
 8009560:	4293      	cmp	r3, r2
 8009562:	d00b      	beq.n	800957c <TIM_OC1_SetConfig+0x80>
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	4a2b      	ldr	r2, [pc, #172]	@ (8009614 <TIM_OC1_SetConfig+0x118>)
 8009568:	4293      	cmp	r3, r2
 800956a:	d007      	beq.n	800957c <TIM_OC1_SetConfig+0x80>
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	4a2a      	ldr	r2, [pc, #168]	@ (8009618 <TIM_OC1_SetConfig+0x11c>)
 8009570:	4293      	cmp	r3, r2
 8009572:	d003      	beq.n	800957c <TIM_OC1_SetConfig+0x80>
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	4a29      	ldr	r2, [pc, #164]	@ (800961c <TIM_OC1_SetConfig+0x120>)
 8009578:	4293      	cmp	r3, r2
 800957a:	d10e      	bne.n	800959a <TIM_OC1_SetConfig+0x9e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	6a1b      	ldr	r3, [r3, #32]
 8009580:	f023 0204 	bic.w	r2, r3, #4
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009588:	697b      	ldr	r3, [r7, #20]
 800958a:	f023 0308 	bic.w	r3, r3, #8
 800958e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009590:	683b      	ldr	r3, [r7, #0]
 8009592:	68db      	ldr	r3, [r3, #12]
 8009594:	697a      	ldr	r2, [r7, #20]
 8009596:	4313      	orrs	r3, r2
 8009598:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	4a1b      	ldr	r2, [pc, #108]	@ (800960c <TIM_OC1_SetConfig+0x110>)
 800959e:	4293      	cmp	r3, r2
 80095a0:	d00f      	beq.n	80095c2 <TIM_OC1_SetConfig+0xc6>
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	4a1a      	ldr	r2, [pc, #104]	@ (8009610 <TIM_OC1_SetConfig+0x114>)
 80095a6:	4293      	cmp	r3, r2
 80095a8:	d00b      	beq.n	80095c2 <TIM_OC1_SetConfig+0xc6>
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	4a19      	ldr	r2, [pc, #100]	@ (8009614 <TIM_OC1_SetConfig+0x118>)
 80095ae:	4293      	cmp	r3, r2
 80095b0:	d007      	beq.n	80095c2 <TIM_OC1_SetConfig+0xc6>
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	4a18      	ldr	r2, [pc, #96]	@ (8009618 <TIM_OC1_SetConfig+0x11c>)
 80095b6:	4293      	cmp	r3, r2
 80095b8:	d003      	beq.n	80095c2 <TIM_OC1_SetConfig+0xc6>
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	4a17      	ldr	r2, [pc, #92]	@ (800961c <TIM_OC1_SetConfig+0x120>)
 80095be:	4293      	cmp	r3, r2
 80095c0:	d111      	bne.n	80095e6 <TIM_OC1_SetConfig+0xea>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80095c2:	693b      	ldr	r3, [r7, #16]
 80095c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80095c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80095ca:	693b      	ldr	r3, [r7, #16]
 80095cc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80095d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80095d2:	683b      	ldr	r3, [r7, #0]
 80095d4:	695b      	ldr	r3, [r3, #20]
 80095d6:	693a      	ldr	r2, [r7, #16]
 80095d8:	4313      	orrs	r3, r2
 80095da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80095dc:	683b      	ldr	r3, [r7, #0]
 80095de:	699b      	ldr	r3, [r3, #24]
 80095e0:	693a      	ldr	r2, [r7, #16]
 80095e2:	4313      	orrs	r3, r2
 80095e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	693a      	ldr	r2, [r7, #16]
 80095ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	68fa      	ldr	r2, [r7, #12]
 80095f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80095f2:	683b      	ldr	r3, [r7, #0]
 80095f4:	685a      	ldr	r2, [r3, #4]
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	697a      	ldr	r2, [r7, #20]
 80095fe:	621a      	str	r2, [r3, #32]
}
 8009600:	bf00      	nop
 8009602:	371c      	adds	r7, #28
 8009604:	46bd      	mov	sp, r7
 8009606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960a:	4770      	bx	lr
 800960c:	40012c00 	.word	0x40012c00
 8009610:	40013400 	.word	0x40013400
 8009614:	40014000 	.word	0x40014000
 8009618:	40014400 	.word	0x40014400
 800961c:	40014800 	.word	0x40014800

08009620 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009620:	b480      	push	{r7}
 8009622:	b087      	sub	sp, #28
 8009624:	af00      	add	r7, sp, #0
 8009626:	6078      	str	r0, [r7, #4]
 8009628:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	6a1b      	ldr	r3, [r3, #32]
 800962e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	6a1b      	ldr	r3, [r3, #32]
 8009634:	f023 0210 	bic.w	r2, r3, #16
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	685b      	ldr	r3, [r3, #4]
 8009640:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	699b      	ldr	r3, [r3, #24]
 8009646:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800964e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009652:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800965a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800965c:	683b      	ldr	r3, [r7, #0]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	021b      	lsls	r3, r3, #8
 8009662:	68fa      	ldr	r2, [r7, #12]
 8009664:	4313      	orrs	r3, r2
 8009666:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009668:	697b      	ldr	r3, [r7, #20]
 800966a:	f023 0320 	bic.w	r3, r3, #32
 800966e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009670:	683b      	ldr	r3, [r7, #0]
 8009672:	689b      	ldr	r3, [r3, #8]
 8009674:	011b      	lsls	r3, r3, #4
 8009676:	697a      	ldr	r2, [r7, #20]
 8009678:	4313      	orrs	r3, r2
 800967a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	4a29      	ldr	r2, [pc, #164]	@ (8009724 <TIM_OC2_SetConfig+0x104>)
 8009680:	4293      	cmp	r3, r2
 8009682:	d003      	beq.n	800968c <TIM_OC2_SetConfig+0x6c>
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	4a28      	ldr	r2, [pc, #160]	@ (8009728 <TIM_OC2_SetConfig+0x108>)
 8009688:	4293      	cmp	r3, r2
 800968a:	d10f      	bne.n	80096ac <TIM_OC2_SetConfig+0x8c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	6a1b      	ldr	r3, [r3, #32]
 8009690:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009698:	697b      	ldr	r3, [r7, #20]
 800969a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800969e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	68db      	ldr	r3, [r3, #12]
 80096a4:	011b      	lsls	r3, r3, #4
 80096a6:	697a      	ldr	r2, [r7, #20]
 80096a8:	4313      	orrs	r3, r2
 80096aa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	4a1d      	ldr	r2, [pc, #116]	@ (8009724 <TIM_OC2_SetConfig+0x104>)
 80096b0:	4293      	cmp	r3, r2
 80096b2:	d00f      	beq.n	80096d4 <TIM_OC2_SetConfig+0xb4>
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	4a1c      	ldr	r2, [pc, #112]	@ (8009728 <TIM_OC2_SetConfig+0x108>)
 80096b8:	4293      	cmp	r3, r2
 80096ba:	d00b      	beq.n	80096d4 <TIM_OC2_SetConfig+0xb4>
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	4a1b      	ldr	r2, [pc, #108]	@ (800972c <TIM_OC2_SetConfig+0x10c>)
 80096c0:	4293      	cmp	r3, r2
 80096c2:	d007      	beq.n	80096d4 <TIM_OC2_SetConfig+0xb4>
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	4a1a      	ldr	r2, [pc, #104]	@ (8009730 <TIM_OC2_SetConfig+0x110>)
 80096c8:	4293      	cmp	r3, r2
 80096ca:	d003      	beq.n	80096d4 <TIM_OC2_SetConfig+0xb4>
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	4a19      	ldr	r2, [pc, #100]	@ (8009734 <TIM_OC2_SetConfig+0x114>)
 80096d0:	4293      	cmp	r3, r2
 80096d2:	d113      	bne.n	80096fc <TIM_OC2_SetConfig+0xdc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80096d4:	693b      	ldr	r3, [r7, #16]
 80096d6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80096da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80096dc:	693b      	ldr	r3, [r7, #16]
 80096de:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80096e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80096e4:	683b      	ldr	r3, [r7, #0]
 80096e6:	695b      	ldr	r3, [r3, #20]
 80096e8:	009b      	lsls	r3, r3, #2
 80096ea:	693a      	ldr	r2, [r7, #16]
 80096ec:	4313      	orrs	r3, r2
 80096ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80096f0:	683b      	ldr	r3, [r7, #0]
 80096f2:	699b      	ldr	r3, [r3, #24]
 80096f4:	009b      	lsls	r3, r3, #2
 80096f6:	693a      	ldr	r2, [r7, #16]
 80096f8:	4313      	orrs	r3, r2
 80096fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	693a      	ldr	r2, [r7, #16]
 8009700:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	68fa      	ldr	r2, [r7, #12]
 8009706:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009708:	683b      	ldr	r3, [r7, #0]
 800970a:	685a      	ldr	r2, [r3, #4]
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	697a      	ldr	r2, [r7, #20]
 8009714:	621a      	str	r2, [r3, #32]
}
 8009716:	bf00      	nop
 8009718:	371c      	adds	r7, #28
 800971a:	46bd      	mov	sp, r7
 800971c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009720:	4770      	bx	lr
 8009722:	bf00      	nop
 8009724:	40012c00 	.word	0x40012c00
 8009728:	40013400 	.word	0x40013400
 800972c:	40014000 	.word	0x40014000
 8009730:	40014400 	.word	0x40014400
 8009734:	40014800 	.word	0x40014800

08009738 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009738:	b480      	push	{r7}
 800973a:	b087      	sub	sp, #28
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
 8009740:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	6a1b      	ldr	r3, [r3, #32]
 8009746:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	6a1b      	ldr	r3, [r3, #32]
 800974c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	685b      	ldr	r3, [r3, #4]
 8009758:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	69db      	ldr	r3, [r3, #28]
 800975e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009766:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800976a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	f023 0303 	bic.w	r3, r3, #3
 8009772:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009774:	683b      	ldr	r3, [r7, #0]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	68fa      	ldr	r2, [r7, #12]
 800977a:	4313      	orrs	r3, r2
 800977c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800977e:	697b      	ldr	r3, [r7, #20]
 8009780:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009784:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009786:	683b      	ldr	r3, [r7, #0]
 8009788:	689b      	ldr	r3, [r3, #8]
 800978a:	021b      	lsls	r3, r3, #8
 800978c:	697a      	ldr	r2, [r7, #20]
 800978e:	4313      	orrs	r3, r2
 8009790:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	4a28      	ldr	r2, [pc, #160]	@ (8009838 <TIM_OC3_SetConfig+0x100>)
 8009796:	4293      	cmp	r3, r2
 8009798:	d003      	beq.n	80097a2 <TIM_OC3_SetConfig+0x6a>
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	4a27      	ldr	r2, [pc, #156]	@ (800983c <TIM_OC3_SetConfig+0x104>)
 800979e:	4293      	cmp	r3, r2
 80097a0:	d10f      	bne.n	80097c2 <TIM_OC3_SetConfig+0x8a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	6a1b      	ldr	r3, [r3, #32]
 80097a6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80097ae:	697b      	ldr	r3, [r7, #20]
 80097b0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80097b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	68db      	ldr	r3, [r3, #12]
 80097ba:	021b      	lsls	r3, r3, #8
 80097bc:	697a      	ldr	r2, [r7, #20]
 80097be:	4313      	orrs	r3, r2
 80097c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	4a1c      	ldr	r2, [pc, #112]	@ (8009838 <TIM_OC3_SetConfig+0x100>)
 80097c6:	4293      	cmp	r3, r2
 80097c8:	d00f      	beq.n	80097ea <TIM_OC3_SetConfig+0xb2>
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	4a1b      	ldr	r2, [pc, #108]	@ (800983c <TIM_OC3_SetConfig+0x104>)
 80097ce:	4293      	cmp	r3, r2
 80097d0:	d00b      	beq.n	80097ea <TIM_OC3_SetConfig+0xb2>
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	4a1a      	ldr	r2, [pc, #104]	@ (8009840 <TIM_OC3_SetConfig+0x108>)
 80097d6:	4293      	cmp	r3, r2
 80097d8:	d007      	beq.n	80097ea <TIM_OC3_SetConfig+0xb2>
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	4a19      	ldr	r2, [pc, #100]	@ (8009844 <TIM_OC3_SetConfig+0x10c>)
 80097de:	4293      	cmp	r3, r2
 80097e0:	d003      	beq.n	80097ea <TIM_OC3_SetConfig+0xb2>
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	4a18      	ldr	r2, [pc, #96]	@ (8009848 <TIM_OC3_SetConfig+0x110>)
 80097e6:	4293      	cmp	r3, r2
 80097e8:	d113      	bne.n	8009812 <TIM_OC3_SetConfig+0xda>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80097ea:	693b      	ldr	r3, [r7, #16]
 80097ec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80097f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80097f2:	693b      	ldr	r3, [r7, #16]
 80097f4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80097f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	695b      	ldr	r3, [r3, #20]
 80097fe:	011b      	lsls	r3, r3, #4
 8009800:	693a      	ldr	r2, [r7, #16]
 8009802:	4313      	orrs	r3, r2
 8009804:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009806:	683b      	ldr	r3, [r7, #0]
 8009808:	699b      	ldr	r3, [r3, #24]
 800980a:	011b      	lsls	r3, r3, #4
 800980c:	693a      	ldr	r2, [r7, #16]
 800980e:	4313      	orrs	r3, r2
 8009810:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	693a      	ldr	r2, [r7, #16]
 8009816:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	68fa      	ldr	r2, [r7, #12]
 800981c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800981e:	683b      	ldr	r3, [r7, #0]
 8009820:	685a      	ldr	r2, [r3, #4]
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	697a      	ldr	r2, [r7, #20]
 800982a:	621a      	str	r2, [r3, #32]
}
 800982c:	bf00      	nop
 800982e:	371c      	adds	r7, #28
 8009830:	46bd      	mov	sp, r7
 8009832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009836:	4770      	bx	lr
 8009838:	40012c00 	.word	0x40012c00
 800983c:	40013400 	.word	0x40013400
 8009840:	40014000 	.word	0x40014000
 8009844:	40014400 	.word	0x40014400
 8009848:	40014800 	.word	0x40014800

0800984c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800984c:	b480      	push	{r7}
 800984e:	b087      	sub	sp, #28
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
 8009854:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	6a1b      	ldr	r3, [r3, #32]
 800985a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	6a1b      	ldr	r3, [r3, #32]
 8009860:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	685b      	ldr	r3, [r3, #4]
 800986c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	69db      	ldr	r3, [r3, #28]
 8009872:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800987a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800987e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009886:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009888:	683b      	ldr	r3, [r7, #0]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	021b      	lsls	r3, r3, #8
 800988e:	68fa      	ldr	r2, [r7, #12]
 8009890:	4313      	orrs	r3, r2
 8009892:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009894:	693b      	ldr	r3, [r7, #16]
 8009896:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800989a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800989c:	683b      	ldr	r3, [r7, #0]
 800989e:	689b      	ldr	r3, [r3, #8]
 80098a0:	031b      	lsls	r3, r3, #12
 80098a2:	693a      	ldr	r2, [r7, #16]
 80098a4:	4313      	orrs	r3, r2
 80098a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	4a18      	ldr	r2, [pc, #96]	@ (800990c <TIM_OC4_SetConfig+0xc0>)
 80098ac:	4293      	cmp	r3, r2
 80098ae:	d00f      	beq.n	80098d0 <TIM_OC4_SetConfig+0x84>
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	4a17      	ldr	r2, [pc, #92]	@ (8009910 <TIM_OC4_SetConfig+0xc4>)
 80098b4:	4293      	cmp	r3, r2
 80098b6:	d00b      	beq.n	80098d0 <TIM_OC4_SetConfig+0x84>
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	4a16      	ldr	r2, [pc, #88]	@ (8009914 <TIM_OC4_SetConfig+0xc8>)
 80098bc:	4293      	cmp	r3, r2
 80098be:	d007      	beq.n	80098d0 <TIM_OC4_SetConfig+0x84>
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	4a15      	ldr	r2, [pc, #84]	@ (8009918 <TIM_OC4_SetConfig+0xcc>)
 80098c4:	4293      	cmp	r3, r2
 80098c6:	d003      	beq.n	80098d0 <TIM_OC4_SetConfig+0x84>
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	4a14      	ldr	r2, [pc, #80]	@ (800991c <TIM_OC4_SetConfig+0xd0>)
 80098cc:	4293      	cmp	r3, r2
 80098ce:	d109      	bne.n	80098e4 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80098d0:	697b      	ldr	r3, [r7, #20]
 80098d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80098d6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80098d8:	683b      	ldr	r3, [r7, #0]
 80098da:	695b      	ldr	r3, [r3, #20]
 80098dc:	019b      	lsls	r3, r3, #6
 80098de:	697a      	ldr	r2, [r7, #20]
 80098e0:	4313      	orrs	r3, r2
 80098e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	697a      	ldr	r2, [r7, #20]
 80098e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	68fa      	ldr	r2, [r7, #12]
 80098ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80098f0:	683b      	ldr	r3, [r7, #0]
 80098f2:	685a      	ldr	r2, [r3, #4]
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	693a      	ldr	r2, [r7, #16]
 80098fc:	621a      	str	r2, [r3, #32]
}
 80098fe:	bf00      	nop
 8009900:	371c      	adds	r7, #28
 8009902:	46bd      	mov	sp, r7
 8009904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009908:	4770      	bx	lr
 800990a:	bf00      	nop
 800990c:	40012c00 	.word	0x40012c00
 8009910:	40013400 	.word	0x40013400
 8009914:	40014000 	.word	0x40014000
 8009918:	40014400 	.word	0x40014400
 800991c:	40014800 	.word	0x40014800

08009920 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009920:	b480      	push	{r7}
 8009922:	b087      	sub	sp, #28
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]
 8009928:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	6a1b      	ldr	r3, [r3, #32]
 800992e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	6a1b      	ldr	r3, [r3, #32]
 8009934:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	685b      	ldr	r3, [r3, #4]
 8009940:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009946:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800994e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009952:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009954:	683b      	ldr	r3, [r7, #0]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	68fa      	ldr	r2, [r7, #12]
 800995a:	4313      	orrs	r3, r2
 800995c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800995e:	693b      	ldr	r3, [r7, #16]
 8009960:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009964:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009966:	683b      	ldr	r3, [r7, #0]
 8009968:	689b      	ldr	r3, [r3, #8]
 800996a:	041b      	lsls	r3, r3, #16
 800996c:	693a      	ldr	r2, [r7, #16]
 800996e:	4313      	orrs	r3, r2
 8009970:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	4a17      	ldr	r2, [pc, #92]	@ (80099d4 <TIM_OC5_SetConfig+0xb4>)
 8009976:	4293      	cmp	r3, r2
 8009978:	d00f      	beq.n	800999a <TIM_OC5_SetConfig+0x7a>
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	4a16      	ldr	r2, [pc, #88]	@ (80099d8 <TIM_OC5_SetConfig+0xb8>)
 800997e:	4293      	cmp	r3, r2
 8009980:	d00b      	beq.n	800999a <TIM_OC5_SetConfig+0x7a>
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	4a15      	ldr	r2, [pc, #84]	@ (80099dc <TIM_OC5_SetConfig+0xbc>)
 8009986:	4293      	cmp	r3, r2
 8009988:	d007      	beq.n	800999a <TIM_OC5_SetConfig+0x7a>
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	4a14      	ldr	r2, [pc, #80]	@ (80099e0 <TIM_OC5_SetConfig+0xc0>)
 800998e:	4293      	cmp	r3, r2
 8009990:	d003      	beq.n	800999a <TIM_OC5_SetConfig+0x7a>
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	4a13      	ldr	r2, [pc, #76]	@ (80099e4 <TIM_OC5_SetConfig+0xc4>)
 8009996:	4293      	cmp	r3, r2
 8009998:	d109      	bne.n	80099ae <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800999a:	697b      	ldr	r3, [r7, #20]
 800999c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80099a0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80099a2:	683b      	ldr	r3, [r7, #0]
 80099a4:	695b      	ldr	r3, [r3, #20]
 80099a6:	021b      	lsls	r3, r3, #8
 80099a8:	697a      	ldr	r2, [r7, #20]
 80099aa:	4313      	orrs	r3, r2
 80099ac:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	697a      	ldr	r2, [r7, #20]
 80099b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	68fa      	ldr	r2, [r7, #12]
 80099b8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80099ba:	683b      	ldr	r3, [r7, #0]
 80099bc:	685a      	ldr	r2, [r3, #4]
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	693a      	ldr	r2, [r7, #16]
 80099c6:	621a      	str	r2, [r3, #32]
}
 80099c8:	bf00      	nop
 80099ca:	371c      	adds	r7, #28
 80099cc:	46bd      	mov	sp, r7
 80099ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d2:	4770      	bx	lr
 80099d4:	40012c00 	.word	0x40012c00
 80099d8:	40013400 	.word	0x40013400
 80099dc:	40014000 	.word	0x40014000
 80099e0:	40014400 	.word	0x40014400
 80099e4:	40014800 	.word	0x40014800

080099e8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80099e8:	b480      	push	{r7}
 80099ea:	b087      	sub	sp, #28
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	6078      	str	r0, [r7, #4]
 80099f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	6a1b      	ldr	r3, [r3, #32]
 80099f6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	6a1b      	ldr	r3, [r3, #32]
 80099fc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	685b      	ldr	r3, [r3, #4]
 8009a08:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009a16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009a1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009a1c:	683b      	ldr	r3, [r7, #0]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	021b      	lsls	r3, r3, #8
 8009a22:	68fa      	ldr	r2, [r7, #12]
 8009a24:	4313      	orrs	r3, r2
 8009a26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009a28:	693b      	ldr	r3, [r7, #16]
 8009a2a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009a2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	689b      	ldr	r3, [r3, #8]
 8009a34:	051b      	lsls	r3, r3, #20
 8009a36:	693a      	ldr	r2, [r7, #16]
 8009a38:	4313      	orrs	r3, r2
 8009a3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	4a18      	ldr	r2, [pc, #96]	@ (8009aa0 <TIM_OC6_SetConfig+0xb8>)
 8009a40:	4293      	cmp	r3, r2
 8009a42:	d00f      	beq.n	8009a64 <TIM_OC6_SetConfig+0x7c>
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	4a17      	ldr	r2, [pc, #92]	@ (8009aa4 <TIM_OC6_SetConfig+0xbc>)
 8009a48:	4293      	cmp	r3, r2
 8009a4a:	d00b      	beq.n	8009a64 <TIM_OC6_SetConfig+0x7c>
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	4a16      	ldr	r2, [pc, #88]	@ (8009aa8 <TIM_OC6_SetConfig+0xc0>)
 8009a50:	4293      	cmp	r3, r2
 8009a52:	d007      	beq.n	8009a64 <TIM_OC6_SetConfig+0x7c>
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	4a15      	ldr	r2, [pc, #84]	@ (8009aac <TIM_OC6_SetConfig+0xc4>)
 8009a58:	4293      	cmp	r3, r2
 8009a5a:	d003      	beq.n	8009a64 <TIM_OC6_SetConfig+0x7c>
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	4a14      	ldr	r2, [pc, #80]	@ (8009ab0 <TIM_OC6_SetConfig+0xc8>)
 8009a60:	4293      	cmp	r3, r2
 8009a62:	d109      	bne.n	8009a78 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009a64:	697b      	ldr	r3, [r7, #20]
 8009a66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009a6a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	695b      	ldr	r3, [r3, #20]
 8009a70:	029b      	lsls	r3, r3, #10
 8009a72:	697a      	ldr	r2, [r7, #20]
 8009a74:	4313      	orrs	r3, r2
 8009a76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	697a      	ldr	r2, [r7, #20]
 8009a7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	68fa      	ldr	r2, [r7, #12]
 8009a82:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009a84:	683b      	ldr	r3, [r7, #0]
 8009a86:	685a      	ldr	r2, [r3, #4]
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	693a      	ldr	r2, [r7, #16]
 8009a90:	621a      	str	r2, [r3, #32]
}
 8009a92:	bf00      	nop
 8009a94:	371c      	adds	r7, #28
 8009a96:	46bd      	mov	sp, r7
 8009a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9c:	4770      	bx	lr
 8009a9e:	bf00      	nop
 8009aa0:	40012c00 	.word	0x40012c00
 8009aa4:	40013400 	.word	0x40013400
 8009aa8:	40014000 	.word	0x40014000
 8009aac:	40014400 	.word	0x40014400
 8009ab0:	40014800 	.word	0x40014800

08009ab4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009ab4:	b480      	push	{r7}
 8009ab6:	b087      	sub	sp, #28
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	60f8      	str	r0, [r7, #12]
 8009abc:	60b9      	str	r1, [r7, #8]
 8009abe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	6a1b      	ldr	r3, [r3, #32]
 8009ac4:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	6a1b      	ldr	r3, [r3, #32]
 8009aca:	f023 0201 	bic.w	r2, r3, #1
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	4a1c      	ldr	r2, [pc, #112]	@ (8009b48 <TIM_TI1_ConfigInputStage+0x94>)
 8009ad6:	4293      	cmp	r3, r2
 8009ad8:	d00f      	beq.n	8009afa <TIM_TI1_ConfigInputStage+0x46>
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	4a1b      	ldr	r2, [pc, #108]	@ (8009b4c <TIM_TI1_ConfigInputStage+0x98>)
 8009ade:	4293      	cmp	r3, r2
 8009ae0:	d00b      	beq.n	8009afa <TIM_TI1_ConfigInputStage+0x46>
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	4a1a      	ldr	r2, [pc, #104]	@ (8009b50 <TIM_TI1_ConfigInputStage+0x9c>)
 8009ae6:	4293      	cmp	r3, r2
 8009ae8:	d007      	beq.n	8009afa <TIM_TI1_ConfigInputStage+0x46>
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	4a19      	ldr	r2, [pc, #100]	@ (8009b54 <TIM_TI1_ConfigInputStage+0xa0>)
 8009aee:	4293      	cmp	r3, r2
 8009af0:	d003      	beq.n	8009afa <TIM_TI1_ConfigInputStage+0x46>
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	4a18      	ldr	r2, [pc, #96]	@ (8009b58 <TIM_TI1_ConfigInputStage+0xa4>)
 8009af6:	4293      	cmp	r3, r2
 8009af8:	d105      	bne.n	8009b06 <TIM_TI1_ConfigInputStage+0x52>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	6a1b      	ldr	r3, [r3, #32]
 8009afe:	f023 0204 	bic.w	r2, r3, #4
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	699b      	ldr	r3, [r3, #24]
 8009b0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009b0c:	693b      	ldr	r3, [r7, #16]
 8009b0e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009b12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	011b      	lsls	r3, r3, #4
 8009b18:	693a      	ldr	r2, [r7, #16]
 8009b1a:	4313      	orrs	r3, r2
 8009b1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009b1e:	697b      	ldr	r3, [r7, #20]
 8009b20:	f023 030a 	bic.w	r3, r3, #10
 8009b24:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009b26:	697a      	ldr	r2, [r7, #20]
 8009b28:	68bb      	ldr	r3, [r7, #8]
 8009b2a:	4313      	orrs	r3, r2
 8009b2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	693a      	ldr	r2, [r7, #16]
 8009b32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	697a      	ldr	r2, [r7, #20]
 8009b38:	621a      	str	r2, [r3, #32]
}
 8009b3a:	bf00      	nop
 8009b3c:	371c      	adds	r7, #28
 8009b3e:	46bd      	mov	sp, r7
 8009b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b44:	4770      	bx	lr
 8009b46:	bf00      	nop
 8009b48:	40012c00 	.word	0x40012c00
 8009b4c:	40013400 	.word	0x40013400
 8009b50:	40014000 	.word	0x40014000
 8009b54:	40014400 	.word	0x40014400
 8009b58:	40014800 	.word	0x40014800

08009b5c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009b5c:	b480      	push	{r7}
 8009b5e:	b087      	sub	sp, #28
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	60f8      	str	r0, [r7, #12]
 8009b64:	60b9      	str	r1, [r7, #8]
 8009b66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	6a1b      	ldr	r3, [r3, #32]
 8009b6c:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	6a1b      	ldr	r3, [r3, #32]
 8009b72:	f023 0210 	bic.w	r2, r3, #16
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	4a16      	ldr	r2, [pc, #88]	@ (8009bd8 <TIM_TI2_ConfigInputStage+0x7c>)
 8009b7e:	4293      	cmp	r3, r2
 8009b80:	d003      	beq.n	8009b8a <TIM_TI2_ConfigInputStage+0x2e>
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	4a15      	ldr	r2, [pc, #84]	@ (8009bdc <TIM_TI2_ConfigInputStage+0x80>)
 8009b86:	4293      	cmp	r3, r2
 8009b88:	d105      	bne.n	8009b96 <TIM_TI2_ConfigInputStage+0x3a>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	6a1b      	ldr	r3, [r3, #32]
 8009b8e:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	699b      	ldr	r3, [r3, #24]
 8009b9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009b9c:	693b      	ldr	r3, [r7, #16]
 8009b9e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009ba2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	031b      	lsls	r3, r3, #12
 8009ba8:	693a      	ldr	r2, [r7, #16]
 8009baa:	4313      	orrs	r3, r2
 8009bac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009bae:	697b      	ldr	r3, [r7, #20]
 8009bb0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009bb4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009bb6:	68bb      	ldr	r3, [r7, #8]
 8009bb8:	011b      	lsls	r3, r3, #4
 8009bba:	697a      	ldr	r2, [r7, #20]
 8009bbc:	4313      	orrs	r3, r2
 8009bbe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	693a      	ldr	r2, [r7, #16]
 8009bc4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	697a      	ldr	r2, [r7, #20]
 8009bca:	621a      	str	r2, [r3, #32]
}
 8009bcc:	bf00      	nop
 8009bce:	371c      	adds	r7, #28
 8009bd0:	46bd      	mov	sp, r7
 8009bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd6:	4770      	bx	lr
 8009bd8:	40012c00 	.word	0x40012c00
 8009bdc:	40013400 	.word	0x40013400

08009be0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009be0:	b480      	push	{r7}
 8009be2:	b085      	sub	sp, #20
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	6078      	str	r0, [r7, #4]
 8009be8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	689b      	ldr	r3, [r3, #8]
 8009bee:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009bf6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009bf8:	683a      	ldr	r2, [r7, #0]
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	4313      	orrs	r3, r2
 8009bfe:	f043 0307 	orr.w	r3, r3, #7
 8009c02:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	68fa      	ldr	r2, [r7, #12]
 8009c08:	609a      	str	r2, [r3, #8]
}
 8009c0a:	bf00      	nop
 8009c0c:	3714      	adds	r7, #20
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c14:	4770      	bx	lr

08009c16 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009c16:	b480      	push	{r7}
 8009c18:	b087      	sub	sp, #28
 8009c1a:	af00      	add	r7, sp, #0
 8009c1c:	60f8      	str	r0, [r7, #12]
 8009c1e:	60b9      	str	r1, [r7, #8]
 8009c20:	607a      	str	r2, [r7, #4]
 8009c22:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	689b      	ldr	r3, [r3, #8]
 8009c28:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009c2a:	697b      	ldr	r3, [r7, #20]
 8009c2c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009c30:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009c32:	683b      	ldr	r3, [r7, #0]
 8009c34:	021a      	lsls	r2, r3, #8
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	431a      	orrs	r2, r3
 8009c3a:	68bb      	ldr	r3, [r7, #8]
 8009c3c:	4313      	orrs	r3, r2
 8009c3e:	697a      	ldr	r2, [r7, #20]
 8009c40:	4313      	orrs	r3, r2
 8009c42:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	697a      	ldr	r2, [r7, #20]
 8009c48:	609a      	str	r2, [r3, #8]
}
 8009c4a:	bf00      	nop
 8009c4c:	371c      	adds	r7, #28
 8009c4e:	46bd      	mov	sp, r7
 8009c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c54:	4770      	bx	lr

08009c56 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009c56:	b480      	push	{r7}
 8009c58:	b087      	sub	sp, #28
 8009c5a:	af00      	add	r7, sp, #0
 8009c5c:	60f8      	str	r0, [r7, #12]
 8009c5e:	60b9      	str	r1, [r7, #8]
 8009c60:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009c62:	68bb      	ldr	r3, [r7, #8]
 8009c64:	f003 031f 	and.w	r3, r3, #31
 8009c68:	2201      	movs	r2, #1
 8009c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8009c6e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	6a1a      	ldr	r2, [r3, #32]
 8009c74:	697b      	ldr	r3, [r7, #20]
 8009c76:	43db      	mvns	r3, r3
 8009c78:	401a      	ands	r2, r3
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	6a1a      	ldr	r2, [r3, #32]
 8009c82:	68bb      	ldr	r3, [r7, #8]
 8009c84:	f003 031f 	and.w	r3, r3, #31
 8009c88:	6879      	ldr	r1, [r7, #4]
 8009c8a:	fa01 f303 	lsl.w	r3, r1, r3
 8009c8e:	431a      	orrs	r2, r3
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	621a      	str	r2, [r3, #32]
}
 8009c94:	bf00      	nop
 8009c96:	371c      	adds	r7, #28
 8009c98:	46bd      	mov	sp, r7
 8009c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9e:	4770      	bx	lr

08009ca0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009ca0:	b480      	push	{r7}
 8009ca2:	b085      	sub	sp, #20
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	6078      	str	r0, [r7, #4]
 8009ca8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009cb0:	2b01      	cmp	r3, #1
 8009cb2:	d101      	bne.n	8009cb8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009cb4:	2302      	movs	r3, #2
 8009cb6:	e068      	b.n	8009d8a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	2201      	movs	r2, #1
 8009cbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	2202      	movs	r2, #2
 8009cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	685b      	ldr	r3, [r3, #4]
 8009cce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	689b      	ldr	r3, [r3, #8]
 8009cd6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	4a2e      	ldr	r2, [pc, #184]	@ (8009d98 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009cde:	4293      	cmp	r3, r2
 8009ce0:	d004      	beq.n	8009cec <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	4a2d      	ldr	r2, [pc, #180]	@ (8009d9c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009ce8:	4293      	cmp	r3, r2
 8009cea:	d108      	bne.n	8009cfe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009cf2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009cf4:	683b      	ldr	r3, [r7, #0]
 8009cf6:	685b      	ldr	r3, [r3, #4]
 8009cf8:	68fa      	ldr	r2, [r7, #12]
 8009cfa:	4313      	orrs	r3, r2
 8009cfc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d04:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009d06:	683b      	ldr	r3, [r7, #0]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	68fa      	ldr	r2, [r7, #12]
 8009d0c:	4313      	orrs	r3, r2
 8009d0e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	68fa      	ldr	r2, [r7, #12]
 8009d16:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	4a1e      	ldr	r2, [pc, #120]	@ (8009d98 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009d1e:	4293      	cmp	r3, r2
 8009d20:	d01d      	beq.n	8009d5e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d2a:	d018      	beq.n	8009d5e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	4a1b      	ldr	r2, [pc, #108]	@ (8009da0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009d32:	4293      	cmp	r3, r2
 8009d34:	d013      	beq.n	8009d5e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	4a1a      	ldr	r2, [pc, #104]	@ (8009da4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009d3c:	4293      	cmp	r3, r2
 8009d3e:	d00e      	beq.n	8009d5e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	4a18      	ldr	r2, [pc, #96]	@ (8009da8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009d46:	4293      	cmp	r3, r2
 8009d48:	d009      	beq.n	8009d5e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	4a13      	ldr	r2, [pc, #76]	@ (8009d9c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009d50:	4293      	cmp	r3, r2
 8009d52:	d004      	beq.n	8009d5e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	4a14      	ldr	r2, [pc, #80]	@ (8009dac <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009d5a:	4293      	cmp	r3, r2
 8009d5c:	d10c      	bne.n	8009d78 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009d5e:	68bb      	ldr	r3, [r7, #8]
 8009d60:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009d64:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009d66:	683b      	ldr	r3, [r7, #0]
 8009d68:	689b      	ldr	r3, [r3, #8]
 8009d6a:	68ba      	ldr	r2, [r7, #8]
 8009d6c:	4313      	orrs	r3, r2
 8009d6e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	68ba      	ldr	r2, [r7, #8]
 8009d76:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	2201      	movs	r2, #1
 8009d7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	2200      	movs	r2, #0
 8009d84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009d88:	2300      	movs	r3, #0
}
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	3714      	adds	r7, #20
 8009d8e:	46bd      	mov	sp, r7
 8009d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d94:	4770      	bx	lr
 8009d96:	bf00      	nop
 8009d98:	40012c00 	.word	0x40012c00
 8009d9c:	40013400 	.word	0x40013400
 8009da0:	40000400 	.word	0x40000400
 8009da4:	40000800 	.word	0x40000800
 8009da8:	40000c00 	.word	0x40000c00
 8009dac:	40014000 	.word	0x40014000

08009db0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009db0:	b480      	push	{r7}
 8009db2:	b083      	sub	sp, #12
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009db8:	bf00      	nop
 8009dba:	370c      	adds	r7, #12
 8009dbc:	46bd      	mov	sp, r7
 8009dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc2:	4770      	bx	lr

08009dc4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009dc4:	b480      	push	{r7}
 8009dc6:	b083      	sub	sp, #12
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009dcc:	bf00      	nop
 8009dce:	370c      	adds	r7, #12
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd6:	4770      	bx	lr

08009dd8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009dd8:	b480      	push	{r7}
 8009dda:	b083      	sub	sp, #12
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009de0:	bf00      	nop
 8009de2:	370c      	adds	r7, #12
 8009de4:	46bd      	mov	sp, r7
 8009de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dea:	4770      	bx	lr

08009dec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b082      	sub	sp, #8
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d101      	bne.n	8009dfe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	e040      	b.n	8009e80 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d106      	bne.n	8009e14 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	2200      	movs	r2, #0
 8009e0a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009e0e:	6878      	ldr	r0, [r7, #4]
 8009e10:	f7fa fd1e 	bl	8004850 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	2224      	movs	r2, #36	@ 0x24
 8009e18:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	681a      	ldr	r2, [r3, #0]
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	f022 0201 	bic.w	r2, r2, #1
 8009e28:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d002      	beq.n	8009e38 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8009e32:	6878      	ldr	r0, [r7, #4]
 8009e34:	f000 fe9a 	bl	800ab6c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009e38:	6878      	ldr	r0, [r7, #4]
 8009e3a:	f000 fbdf 	bl	800a5fc <UART_SetConfig>
 8009e3e:	4603      	mov	r3, r0
 8009e40:	2b01      	cmp	r3, #1
 8009e42:	d101      	bne.n	8009e48 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8009e44:	2301      	movs	r3, #1
 8009e46:	e01b      	b.n	8009e80 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	685a      	ldr	r2, [r3, #4]
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009e56:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	689a      	ldr	r2, [r3, #8]
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009e66:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	681a      	ldr	r2, [r3, #0]
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	f042 0201 	orr.w	r2, r2, #1
 8009e76:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009e78:	6878      	ldr	r0, [r7, #4]
 8009e7a:	f000 ff19 	bl	800acb0 <UART_CheckIdleState>
 8009e7e:	4603      	mov	r3, r0
}
 8009e80:	4618      	mov	r0, r3
 8009e82:	3708      	adds	r7, #8
 8009e84:	46bd      	mov	sp, r7
 8009e86:	bd80      	pop	{r7, pc}

08009e88 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b08a      	sub	sp, #40	@ 0x28
 8009e8c:	af02      	add	r7, sp, #8
 8009e8e:	60f8      	str	r0, [r7, #12]
 8009e90:	60b9      	str	r1, [r7, #8]
 8009e92:	603b      	str	r3, [r7, #0]
 8009e94:	4613      	mov	r3, r2
 8009e96:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009e9c:	2b20      	cmp	r3, #32
 8009e9e:	f040 8081 	bne.w	8009fa4 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009ea2:	68bb      	ldr	r3, [r7, #8]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d002      	beq.n	8009eae <HAL_UART_Transmit+0x26>
 8009ea8:	88fb      	ldrh	r3, [r7, #6]
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d101      	bne.n	8009eb2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009eae:	2301      	movs	r3, #1
 8009eb0:	e079      	b.n	8009fa6 <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	2221      	movs	r2, #33	@ 0x21
 8009ebe:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009ec0:	f7fb fad6 	bl	8005470 <HAL_GetTick>
 8009ec4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	88fa      	ldrh	r2, [r7, #6]
 8009eca:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	88fa      	ldrh	r2, [r7, #6]
 8009ed2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	689b      	ldr	r3, [r3, #8]
 8009eda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009ede:	d108      	bne.n	8009ef2 <HAL_UART_Transmit+0x6a>
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	691b      	ldr	r3, [r3, #16]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d104      	bne.n	8009ef2 <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 8009ee8:	2300      	movs	r3, #0
 8009eea:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009eec:	68bb      	ldr	r3, [r7, #8]
 8009eee:	61bb      	str	r3, [r7, #24]
 8009ef0:	e003      	b.n	8009efa <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 8009ef2:	68bb      	ldr	r3, [r7, #8]
 8009ef4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009ef6:	2300      	movs	r3, #0
 8009ef8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009efa:	e038      	b.n	8009f6e <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009efc:	683b      	ldr	r3, [r7, #0]
 8009efe:	9300      	str	r3, [sp, #0]
 8009f00:	697b      	ldr	r3, [r7, #20]
 8009f02:	2200      	movs	r2, #0
 8009f04:	2180      	movs	r1, #128	@ 0x80
 8009f06:	68f8      	ldr	r0, [r7, #12]
 8009f08:	f000 ff7a 	bl	800ae00 <UART_WaitOnFlagUntilTimeout>
 8009f0c:	4603      	mov	r3, r0
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d004      	beq.n	8009f1c <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	2220      	movs	r2, #32
 8009f16:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8009f18:	2303      	movs	r3, #3
 8009f1a:	e044      	b.n	8009fa6 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8009f1c:	69fb      	ldr	r3, [r7, #28]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d10b      	bne.n	8009f3a <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009f22:	69bb      	ldr	r3, [r7, #24]
 8009f24:	881b      	ldrh	r3, [r3, #0]
 8009f26:	461a      	mov	r2, r3
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009f30:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009f32:	69bb      	ldr	r3, [r7, #24]
 8009f34:	3302      	adds	r3, #2
 8009f36:	61bb      	str	r3, [r7, #24]
 8009f38:	e007      	b.n	8009f4a <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009f3a:	69fb      	ldr	r3, [r7, #28]
 8009f3c:	781a      	ldrb	r2, [r3, #0]
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009f44:	69fb      	ldr	r3, [r7, #28]
 8009f46:	3301      	adds	r3, #1
 8009f48:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009f4e:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8009f52:	2b21      	cmp	r3, #33	@ 0x21
 8009f54:	d109      	bne.n	8009f6a <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009f5c:	b29b      	uxth	r3, r3
 8009f5e:	3b01      	subs	r3, #1
 8009f60:	b29a      	uxth	r2, r3
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 8009f68:	e001      	b.n	8009f6e <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 8009f6a:	2301      	movs	r3, #1
 8009f6c:	e01b      	b.n	8009fa6 <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009f74:	b29b      	uxth	r3, r3
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d1c0      	bne.n	8009efc <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009f7a:	683b      	ldr	r3, [r7, #0]
 8009f7c:	9300      	str	r3, [sp, #0]
 8009f7e:	697b      	ldr	r3, [r7, #20]
 8009f80:	2200      	movs	r2, #0
 8009f82:	2140      	movs	r1, #64	@ 0x40
 8009f84:	68f8      	ldr	r0, [r7, #12]
 8009f86:	f000 ff3b 	bl	800ae00 <UART_WaitOnFlagUntilTimeout>
 8009f8a:	4603      	mov	r3, r0
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d004      	beq.n	8009f9a <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	2220      	movs	r2, #32
 8009f94:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8009f96:	2303      	movs	r3, #3
 8009f98:	e005      	b.n	8009fa6 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	2220      	movs	r2, #32
 8009f9e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	e000      	b.n	8009fa6 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8009fa4:	2302      	movs	r3, #2
  }
}
 8009fa6:	4618      	mov	r0, r3
 8009fa8:	3720      	adds	r7, #32
 8009faa:	46bd      	mov	sp, r7
 8009fac:	bd80      	pop	{r7, pc}
	...

08009fb0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009fb0:	b580      	push	{r7, lr}
 8009fb2:	b0ba      	sub	sp, #232	@ 0xe8
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	69db      	ldr	r3, [r3, #28]
 8009fbe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	689b      	ldr	r3, [r3, #8]
 8009fd2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009fd6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009fda:	f640 030f 	movw	r3, #2063	@ 0x80f
 8009fde:	4013      	ands	r3, r2
 8009fe0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009fe4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d115      	bne.n	800a018 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8009fec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ff0:	f003 0320 	and.w	r3, r3, #32
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d00f      	beq.n	800a018 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009ff8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009ffc:	f003 0320 	and.w	r3, r3, #32
 800a000:	2b00      	cmp	r3, #0
 800a002:	d009      	beq.n	800a018 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a008:	2b00      	cmp	r3, #0
 800a00a:	f000 82ca 	beq.w	800a5a2 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a012:	6878      	ldr	r0, [r7, #4]
 800a014:	4798      	blx	r3
      }
      return;
 800a016:	e2c4      	b.n	800a5a2 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800a018:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	f000 8117 	beq.w	800a250 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800a022:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a026:	f003 0301 	and.w	r3, r3, #1
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d106      	bne.n	800a03c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800a02e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800a032:	4b85      	ldr	r3, [pc, #532]	@ (800a248 <HAL_UART_IRQHandler+0x298>)
 800a034:	4013      	ands	r3, r2
 800a036:	2b00      	cmp	r3, #0
 800a038:	f000 810a 	beq.w	800a250 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a03c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a040:	f003 0301 	and.w	r3, r3, #1
 800a044:	2b00      	cmp	r3, #0
 800a046:	d011      	beq.n	800a06c <HAL_UART_IRQHandler+0xbc>
 800a048:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a04c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a050:	2b00      	cmp	r3, #0
 800a052:	d00b      	beq.n	800a06c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	2201      	movs	r2, #1
 800a05a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a062:	f043 0201 	orr.w	r2, r3, #1
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a06c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a070:	f003 0302 	and.w	r3, r3, #2
 800a074:	2b00      	cmp	r3, #0
 800a076:	d011      	beq.n	800a09c <HAL_UART_IRQHandler+0xec>
 800a078:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a07c:	f003 0301 	and.w	r3, r3, #1
 800a080:	2b00      	cmp	r3, #0
 800a082:	d00b      	beq.n	800a09c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	2202      	movs	r2, #2
 800a08a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a092:	f043 0204 	orr.w	r2, r3, #4
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a09c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a0a0:	f003 0304 	and.w	r3, r3, #4
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d011      	beq.n	800a0cc <HAL_UART_IRQHandler+0x11c>
 800a0a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a0ac:	f003 0301 	and.w	r3, r3, #1
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d00b      	beq.n	800a0cc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	2204      	movs	r2, #4
 800a0ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a0c2:	f043 0202 	orr.w	r2, r3, #2
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a0cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a0d0:	f003 0308 	and.w	r3, r3, #8
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d017      	beq.n	800a108 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a0d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a0dc:	f003 0320 	and.w	r3, r3, #32
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d105      	bne.n	800a0f0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800a0e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a0e8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d00b      	beq.n	800a108 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	2208      	movs	r2, #8
 800a0f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a0fe:	f043 0208 	orr.w	r2, r3, #8
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a108:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a10c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a110:	2b00      	cmp	r3, #0
 800a112:	d012      	beq.n	800a13a <HAL_UART_IRQHandler+0x18a>
 800a114:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a118:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d00c      	beq.n	800a13a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a128:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a130:	f043 0220 	orr.w	r2, r3, #32
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a140:	2b00      	cmp	r3, #0
 800a142:	f000 8230 	beq.w	800a5a6 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800a146:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a14a:	f003 0320 	and.w	r3, r3, #32
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d00d      	beq.n	800a16e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a152:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a156:	f003 0320 	and.w	r3, r3, #32
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d007      	beq.n	800a16e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a162:	2b00      	cmp	r3, #0
 800a164:	d003      	beq.n	800a16e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a16a:	6878      	ldr	r0, [r7, #4]
 800a16c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a174:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	689b      	ldr	r3, [r3, #8]
 800a17e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a182:	2b40      	cmp	r3, #64	@ 0x40
 800a184:	d005      	beq.n	800a192 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a186:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a18a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d04f      	beq.n	800a232 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a192:	6878      	ldr	r0, [r7, #4]
 800a194:	f000 fea1 	bl	800aeda <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	689b      	ldr	r3, [r3, #8]
 800a19e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a1a2:	2b40      	cmp	r3, #64	@ 0x40
 800a1a4:	d141      	bne.n	800a22a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	3308      	adds	r3, #8
 800a1ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a1b4:	e853 3f00 	ldrex	r3, [r3]
 800a1b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a1bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a1c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a1c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	3308      	adds	r3, #8
 800a1ce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a1d2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a1d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a1de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a1e2:	e841 2300 	strex	r3, r2, [r1]
 800a1e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a1ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d1d9      	bne.n	800a1a6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d013      	beq.n	800a222 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a1fe:	4a13      	ldr	r2, [pc, #76]	@ (800a24c <HAL_UART_IRQHandler+0x29c>)
 800a200:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a206:	4618      	mov	r0, r3
 800a208:	f7fb fb91 	bl	800592e <HAL_DMA_Abort_IT>
 800a20c:	4603      	mov	r3, r0
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d017      	beq.n	800a242 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a216:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a218:	687a      	ldr	r2, [r7, #4]
 800a21a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800a21c:	4610      	mov	r0, r2
 800a21e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a220:	e00f      	b.n	800a242 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a222:	6878      	ldr	r0, [r7, #4]
 800a224:	f000 f9d4 	bl	800a5d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a228:	e00b      	b.n	800a242 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a22a:	6878      	ldr	r0, [r7, #4]
 800a22c:	f000 f9d0 	bl	800a5d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a230:	e007      	b.n	800a242 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a232:	6878      	ldr	r0, [r7, #4]
 800a234:	f000 f9cc 	bl	800a5d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	2200      	movs	r2, #0
 800a23c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800a240:	e1b1      	b.n	800a5a6 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a242:	bf00      	nop
    return;
 800a244:	e1af      	b.n	800a5a6 <HAL_UART_IRQHandler+0x5f6>
 800a246:	bf00      	nop
 800a248:	04000120 	.word	0x04000120
 800a24c:	0800afa3 	.word	0x0800afa3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a254:	2b01      	cmp	r3, #1
 800a256:	f040 816a 	bne.w	800a52e <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a25a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a25e:	f003 0310 	and.w	r3, r3, #16
 800a262:	2b00      	cmp	r3, #0
 800a264:	f000 8163 	beq.w	800a52e <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a268:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a26c:	f003 0310 	and.w	r3, r3, #16
 800a270:	2b00      	cmp	r3, #0
 800a272:	f000 815c 	beq.w	800a52e <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	2210      	movs	r2, #16
 800a27c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	689b      	ldr	r3, [r3, #8]
 800a284:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a288:	2b40      	cmp	r3, #64	@ 0x40
 800a28a:	f040 80d4 	bne.w	800a436 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	685b      	ldr	r3, [r3, #4]
 800a296:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a29a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	f000 80ad 	beq.w	800a3fe <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800a2aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a2ae:	429a      	cmp	r2, r3
 800a2b0:	f080 80a5 	bcs.w	800a3fe <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a2ba:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	f003 0320 	and.w	r3, r3, #32
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	f040 8086 	bne.w	800a3dc <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a2dc:	e853 3f00 	ldrex	r3, [r3]
 800a2e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a2e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a2e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a2ec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	461a      	mov	r2, r3
 800a2f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a2fa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a2fe:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a302:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a306:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a30a:	e841 2300 	strex	r3, r2, [r1]
 800a30e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a312:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a316:	2b00      	cmp	r3, #0
 800a318:	d1da      	bne.n	800a2d0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	3308      	adds	r3, #8
 800a320:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a322:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a324:	e853 3f00 	ldrex	r3, [r3]
 800a328:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a32a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a32c:	f023 0301 	bic.w	r3, r3, #1
 800a330:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	3308      	adds	r3, #8
 800a33a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a33e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a342:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a344:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a346:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a34a:	e841 2300 	strex	r3, r2, [r1]
 800a34e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a350:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a352:	2b00      	cmp	r3, #0
 800a354:	d1e1      	bne.n	800a31a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	3308      	adds	r3, #8
 800a35c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a35e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a360:	e853 3f00 	ldrex	r3, [r3]
 800a364:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a366:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a368:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a36c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	3308      	adds	r3, #8
 800a376:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a37a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a37c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a37e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a380:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a382:	e841 2300 	strex	r3, r2, [r1]
 800a386:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a388:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d1e3      	bne.n	800a356 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	2220      	movs	r2, #32
 800a392:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	2200      	movs	r2, #0
 800a39a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a3a4:	e853 3f00 	ldrex	r3, [r3]
 800a3a8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a3aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a3ac:	f023 0310 	bic.w	r3, r3, #16
 800a3b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	461a      	mov	r2, r3
 800a3ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a3be:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a3c0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3c2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a3c4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a3c6:	e841 2300 	strex	r3, r2, [r1]
 800a3ca:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a3cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d1e4      	bne.n	800a39c <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a3d6:	4618      	mov	r0, r3
 800a3d8:	f7fb fa68 	bl	80058ac <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	2202      	movs	r2, #2
 800a3e0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800a3ee:	b29b      	uxth	r3, r3
 800a3f0:	1ad3      	subs	r3, r2, r3
 800a3f2:	b29b      	uxth	r3, r3
 800a3f4:	4619      	mov	r1, r3
 800a3f6:	6878      	ldr	r0, [r7, #4]
 800a3f8:	f000 f8f4 	bl	800a5e4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800a3fc:	e0d5      	b.n	800a5aa <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800a404:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a408:	429a      	cmp	r2, r3
 800a40a:	f040 80ce 	bne.w	800a5aa <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	f003 0320 	and.w	r3, r3, #32
 800a41a:	2b20      	cmp	r3, #32
 800a41c:	f040 80c5 	bne.w	800a5aa <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	2202      	movs	r2, #2
 800a424:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800a42c:	4619      	mov	r1, r3
 800a42e:	6878      	ldr	r0, [r7, #4]
 800a430:	f000 f8d8 	bl	800a5e4 <HAL_UARTEx_RxEventCallback>
      return;
 800a434:	e0b9      	b.n	800a5aa <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800a442:	b29b      	uxth	r3, r3
 800a444:	1ad3      	subs	r3, r2, r3
 800a446:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800a450:	b29b      	uxth	r3, r3
 800a452:	2b00      	cmp	r3, #0
 800a454:	f000 80ab 	beq.w	800a5ae <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 800a458:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	f000 80a6 	beq.w	800a5ae <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a468:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a46a:	e853 3f00 	ldrex	r3, [r3]
 800a46e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a470:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a472:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a476:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	461a      	mov	r2, r3
 800a480:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a484:	647b      	str	r3, [r7, #68]	@ 0x44
 800a486:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a488:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a48a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a48c:	e841 2300 	strex	r3, r2, [r1]
 800a490:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a492:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a494:	2b00      	cmp	r3, #0
 800a496:	d1e4      	bne.n	800a462 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	3308      	adds	r3, #8
 800a49e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4a2:	e853 3f00 	ldrex	r3, [r3]
 800a4a6:	623b      	str	r3, [r7, #32]
   return(result);
 800a4a8:	6a3b      	ldr	r3, [r7, #32]
 800a4aa:	f023 0301 	bic.w	r3, r3, #1
 800a4ae:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	3308      	adds	r3, #8
 800a4b8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a4bc:	633a      	str	r2, [r7, #48]	@ 0x30
 800a4be:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4c0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a4c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a4c4:	e841 2300 	strex	r3, r2, [r1]
 800a4c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a4ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d1e3      	bne.n	800a498 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	2220      	movs	r2, #32
 800a4d4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	2200      	movs	r2, #0
 800a4dc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	2200      	movs	r2, #0
 800a4e2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4ea:	693b      	ldr	r3, [r7, #16]
 800a4ec:	e853 3f00 	ldrex	r3, [r3]
 800a4f0:	60fb      	str	r3, [r7, #12]
   return(result);
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	f023 0310 	bic.w	r3, r3, #16
 800a4f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	461a      	mov	r2, r3
 800a502:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a506:	61fb      	str	r3, [r7, #28]
 800a508:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a50a:	69b9      	ldr	r1, [r7, #24]
 800a50c:	69fa      	ldr	r2, [r7, #28]
 800a50e:	e841 2300 	strex	r3, r2, [r1]
 800a512:	617b      	str	r3, [r7, #20]
   return(result);
 800a514:	697b      	ldr	r3, [r7, #20]
 800a516:	2b00      	cmp	r3, #0
 800a518:	d1e4      	bne.n	800a4e4 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	2202      	movs	r2, #2
 800a51e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a520:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a524:	4619      	mov	r1, r3
 800a526:	6878      	ldr	r0, [r7, #4]
 800a528:	f000 f85c 	bl	800a5e4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a52c:	e03f      	b.n	800a5ae <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a52e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a532:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a536:	2b00      	cmp	r3, #0
 800a538:	d00e      	beq.n	800a558 <HAL_UART_IRQHandler+0x5a8>
 800a53a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a53e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a542:	2b00      	cmp	r3, #0
 800a544:	d008      	beq.n	800a558 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a54e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a550:	6878      	ldr	r0, [r7, #4]
 800a552:	f000 fd5e 	bl	800b012 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a556:	e02d      	b.n	800a5b4 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800a558:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a55c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a560:	2b00      	cmp	r3, #0
 800a562:	d00e      	beq.n	800a582 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800a564:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a568:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d008      	beq.n	800a582 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a574:	2b00      	cmp	r3, #0
 800a576:	d01c      	beq.n	800a5b2 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a57c:	6878      	ldr	r0, [r7, #4]
 800a57e:	4798      	blx	r3
    }
    return;
 800a580:	e017      	b.n	800a5b2 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a582:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a586:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d012      	beq.n	800a5b4 <HAL_UART_IRQHandler+0x604>
 800a58e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a592:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a596:	2b00      	cmp	r3, #0
 800a598:	d00c      	beq.n	800a5b4 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800a59a:	6878      	ldr	r0, [r7, #4]
 800a59c:	f000 fd0f 	bl	800afbe <UART_EndTransmit_IT>
    return;
 800a5a0:	e008      	b.n	800a5b4 <HAL_UART_IRQHandler+0x604>
      return;
 800a5a2:	bf00      	nop
 800a5a4:	e006      	b.n	800a5b4 <HAL_UART_IRQHandler+0x604>
    return;
 800a5a6:	bf00      	nop
 800a5a8:	e004      	b.n	800a5b4 <HAL_UART_IRQHandler+0x604>
      return;
 800a5aa:	bf00      	nop
 800a5ac:	e002      	b.n	800a5b4 <HAL_UART_IRQHandler+0x604>
      return;
 800a5ae:	bf00      	nop
 800a5b0:	e000      	b.n	800a5b4 <HAL_UART_IRQHandler+0x604>
    return;
 800a5b2:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800a5b4:	37e8      	adds	r7, #232	@ 0xe8
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	bd80      	pop	{r7, pc}
 800a5ba:	bf00      	nop

0800a5bc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a5bc:	b480      	push	{r7}
 800a5be:	b083      	sub	sp, #12
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a5c4:	bf00      	nop
 800a5c6:	370c      	adds	r7, #12
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ce:	4770      	bx	lr

0800a5d0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a5d0:	b480      	push	{r7}
 800a5d2:	b083      	sub	sp, #12
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a5d8:	bf00      	nop
 800a5da:	370c      	adds	r7, #12
 800a5dc:	46bd      	mov	sp, r7
 800a5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e2:	4770      	bx	lr

0800a5e4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a5e4:	b480      	push	{r7}
 800a5e6:	b083      	sub	sp, #12
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
 800a5ec:	460b      	mov	r3, r1
 800a5ee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a5f0:	bf00      	nop
 800a5f2:	370c      	adds	r7, #12
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fa:	4770      	bx	lr

0800a5fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a5fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a600:	b08a      	sub	sp, #40	@ 0x28
 800a602:	af00      	add	r7, sp, #0
 800a604:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a606:	2300      	movs	r3, #0
 800a608:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	689a      	ldr	r2, [r3, #8]
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	691b      	ldr	r3, [r3, #16]
 800a614:	431a      	orrs	r2, r3
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	695b      	ldr	r3, [r3, #20]
 800a61a:	431a      	orrs	r2, r3
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	69db      	ldr	r3, [r3, #28]
 800a620:	4313      	orrs	r3, r2
 800a622:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	681a      	ldr	r2, [r3, #0]
 800a62a:	4ba4      	ldr	r3, [pc, #656]	@ (800a8bc <UART_SetConfig+0x2c0>)
 800a62c:	4013      	ands	r3, r2
 800a62e:	68fa      	ldr	r2, [r7, #12]
 800a630:	6812      	ldr	r2, [r2, #0]
 800a632:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a634:	430b      	orrs	r3, r1
 800a636:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	685b      	ldr	r3, [r3, #4]
 800a63e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	68da      	ldr	r2, [r3, #12]
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	430a      	orrs	r2, r1
 800a64c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	699b      	ldr	r3, [r3, #24]
 800a652:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	4a99      	ldr	r2, [pc, #612]	@ (800a8c0 <UART_SetConfig+0x2c4>)
 800a65a:	4293      	cmp	r3, r2
 800a65c:	d004      	beq.n	800a668 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	6a1b      	ldr	r3, [r3, #32]
 800a662:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a664:	4313      	orrs	r3, r2
 800a666:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	689b      	ldr	r3, [r3, #8]
 800a66e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a678:	430a      	orrs	r2, r1
 800a67a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	4a90      	ldr	r2, [pc, #576]	@ (800a8c4 <UART_SetConfig+0x2c8>)
 800a682:	4293      	cmp	r3, r2
 800a684:	d126      	bne.n	800a6d4 <UART_SetConfig+0xd8>
 800a686:	4b90      	ldr	r3, [pc, #576]	@ (800a8c8 <UART_SetConfig+0x2cc>)
 800a688:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a68c:	f003 0303 	and.w	r3, r3, #3
 800a690:	2b03      	cmp	r3, #3
 800a692:	d81b      	bhi.n	800a6cc <UART_SetConfig+0xd0>
 800a694:	a201      	add	r2, pc, #4	@ (adr r2, 800a69c <UART_SetConfig+0xa0>)
 800a696:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a69a:	bf00      	nop
 800a69c:	0800a6ad 	.word	0x0800a6ad
 800a6a0:	0800a6bd 	.word	0x0800a6bd
 800a6a4:	0800a6b5 	.word	0x0800a6b5
 800a6a8:	0800a6c5 	.word	0x0800a6c5
 800a6ac:	2301      	movs	r3, #1
 800a6ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a6b2:	e116      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a6b4:	2302      	movs	r3, #2
 800a6b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a6ba:	e112      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a6bc:	2304      	movs	r3, #4
 800a6be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a6c2:	e10e      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a6c4:	2308      	movs	r3, #8
 800a6c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a6ca:	e10a      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a6cc:	2310      	movs	r3, #16
 800a6ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a6d2:	e106      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	4a7c      	ldr	r2, [pc, #496]	@ (800a8cc <UART_SetConfig+0x2d0>)
 800a6da:	4293      	cmp	r3, r2
 800a6dc:	d138      	bne.n	800a750 <UART_SetConfig+0x154>
 800a6de:	4b7a      	ldr	r3, [pc, #488]	@ (800a8c8 <UART_SetConfig+0x2cc>)
 800a6e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a6e4:	f003 030c 	and.w	r3, r3, #12
 800a6e8:	2b0c      	cmp	r3, #12
 800a6ea:	d82d      	bhi.n	800a748 <UART_SetConfig+0x14c>
 800a6ec:	a201      	add	r2, pc, #4	@ (adr r2, 800a6f4 <UART_SetConfig+0xf8>)
 800a6ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6f2:	bf00      	nop
 800a6f4:	0800a729 	.word	0x0800a729
 800a6f8:	0800a749 	.word	0x0800a749
 800a6fc:	0800a749 	.word	0x0800a749
 800a700:	0800a749 	.word	0x0800a749
 800a704:	0800a739 	.word	0x0800a739
 800a708:	0800a749 	.word	0x0800a749
 800a70c:	0800a749 	.word	0x0800a749
 800a710:	0800a749 	.word	0x0800a749
 800a714:	0800a731 	.word	0x0800a731
 800a718:	0800a749 	.word	0x0800a749
 800a71c:	0800a749 	.word	0x0800a749
 800a720:	0800a749 	.word	0x0800a749
 800a724:	0800a741 	.word	0x0800a741
 800a728:	2300      	movs	r3, #0
 800a72a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a72e:	e0d8      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a730:	2302      	movs	r3, #2
 800a732:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a736:	e0d4      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a738:	2304      	movs	r3, #4
 800a73a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a73e:	e0d0      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a740:	2308      	movs	r3, #8
 800a742:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a746:	e0cc      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a748:	2310      	movs	r3, #16
 800a74a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a74e:	e0c8      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	4a5e      	ldr	r2, [pc, #376]	@ (800a8d0 <UART_SetConfig+0x2d4>)
 800a756:	4293      	cmp	r3, r2
 800a758:	d125      	bne.n	800a7a6 <UART_SetConfig+0x1aa>
 800a75a:	4b5b      	ldr	r3, [pc, #364]	@ (800a8c8 <UART_SetConfig+0x2cc>)
 800a75c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a760:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a764:	2b30      	cmp	r3, #48	@ 0x30
 800a766:	d016      	beq.n	800a796 <UART_SetConfig+0x19a>
 800a768:	2b30      	cmp	r3, #48	@ 0x30
 800a76a:	d818      	bhi.n	800a79e <UART_SetConfig+0x1a2>
 800a76c:	2b20      	cmp	r3, #32
 800a76e:	d00a      	beq.n	800a786 <UART_SetConfig+0x18a>
 800a770:	2b20      	cmp	r3, #32
 800a772:	d814      	bhi.n	800a79e <UART_SetConfig+0x1a2>
 800a774:	2b00      	cmp	r3, #0
 800a776:	d002      	beq.n	800a77e <UART_SetConfig+0x182>
 800a778:	2b10      	cmp	r3, #16
 800a77a:	d008      	beq.n	800a78e <UART_SetConfig+0x192>
 800a77c:	e00f      	b.n	800a79e <UART_SetConfig+0x1a2>
 800a77e:	2300      	movs	r3, #0
 800a780:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a784:	e0ad      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a786:	2302      	movs	r3, #2
 800a788:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a78c:	e0a9      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a78e:	2304      	movs	r3, #4
 800a790:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a794:	e0a5      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a796:	2308      	movs	r3, #8
 800a798:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a79c:	e0a1      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a79e:	2310      	movs	r3, #16
 800a7a0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a7a4:	e09d      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	4a4a      	ldr	r2, [pc, #296]	@ (800a8d4 <UART_SetConfig+0x2d8>)
 800a7ac:	4293      	cmp	r3, r2
 800a7ae:	d125      	bne.n	800a7fc <UART_SetConfig+0x200>
 800a7b0:	4b45      	ldr	r3, [pc, #276]	@ (800a8c8 <UART_SetConfig+0x2cc>)
 800a7b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a7b6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a7ba:	2bc0      	cmp	r3, #192	@ 0xc0
 800a7bc:	d016      	beq.n	800a7ec <UART_SetConfig+0x1f0>
 800a7be:	2bc0      	cmp	r3, #192	@ 0xc0
 800a7c0:	d818      	bhi.n	800a7f4 <UART_SetConfig+0x1f8>
 800a7c2:	2b80      	cmp	r3, #128	@ 0x80
 800a7c4:	d00a      	beq.n	800a7dc <UART_SetConfig+0x1e0>
 800a7c6:	2b80      	cmp	r3, #128	@ 0x80
 800a7c8:	d814      	bhi.n	800a7f4 <UART_SetConfig+0x1f8>
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d002      	beq.n	800a7d4 <UART_SetConfig+0x1d8>
 800a7ce:	2b40      	cmp	r3, #64	@ 0x40
 800a7d0:	d008      	beq.n	800a7e4 <UART_SetConfig+0x1e8>
 800a7d2:	e00f      	b.n	800a7f4 <UART_SetConfig+0x1f8>
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a7da:	e082      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a7dc:	2302      	movs	r3, #2
 800a7de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a7e2:	e07e      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a7e4:	2304      	movs	r3, #4
 800a7e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a7ea:	e07a      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a7ec:	2308      	movs	r3, #8
 800a7ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a7f2:	e076      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a7f4:	2310      	movs	r3, #16
 800a7f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a7fa:	e072      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	4a35      	ldr	r2, [pc, #212]	@ (800a8d8 <UART_SetConfig+0x2dc>)
 800a802:	4293      	cmp	r3, r2
 800a804:	d12a      	bne.n	800a85c <UART_SetConfig+0x260>
 800a806:	4b30      	ldr	r3, [pc, #192]	@ (800a8c8 <UART_SetConfig+0x2cc>)
 800a808:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a80c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a810:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a814:	d01a      	beq.n	800a84c <UART_SetConfig+0x250>
 800a816:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a81a:	d81b      	bhi.n	800a854 <UART_SetConfig+0x258>
 800a81c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a820:	d00c      	beq.n	800a83c <UART_SetConfig+0x240>
 800a822:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a826:	d815      	bhi.n	800a854 <UART_SetConfig+0x258>
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d003      	beq.n	800a834 <UART_SetConfig+0x238>
 800a82c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a830:	d008      	beq.n	800a844 <UART_SetConfig+0x248>
 800a832:	e00f      	b.n	800a854 <UART_SetConfig+0x258>
 800a834:	2300      	movs	r3, #0
 800a836:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a83a:	e052      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a83c:	2302      	movs	r3, #2
 800a83e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a842:	e04e      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a844:	2304      	movs	r3, #4
 800a846:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a84a:	e04a      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a84c:	2308      	movs	r3, #8
 800a84e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a852:	e046      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a854:	2310      	movs	r3, #16
 800a856:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a85a:	e042      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	4a17      	ldr	r2, [pc, #92]	@ (800a8c0 <UART_SetConfig+0x2c4>)
 800a862:	4293      	cmp	r3, r2
 800a864:	d13a      	bne.n	800a8dc <UART_SetConfig+0x2e0>
 800a866:	4b18      	ldr	r3, [pc, #96]	@ (800a8c8 <UART_SetConfig+0x2cc>)
 800a868:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a86c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a870:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a874:	d01a      	beq.n	800a8ac <UART_SetConfig+0x2b0>
 800a876:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a87a:	d81b      	bhi.n	800a8b4 <UART_SetConfig+0x2b8>
 800a87c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a880:	d00c      	beq.n	800a89c <UART_SetConfig+0x2a0>
 800a882:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a886:	d815      	bhi.n	800a8b4 <UART_SetConfig+0x2b8>
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d003      	beq.n	800a894 <UART_SetConfig+0x298>
 800a88c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a890:	d008      	beq.n	800a8a4 <UART_SetConfig+0x2a8>
 800a892:	e00f      	b.n	800a8b4 <UART_SetConfig+0x2b8>
 800a894:	2300      	movs	r3, #0
 800a896:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a89a:	e022      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a89c:	2302      	movs	r3, #2
 800a89e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a8a2:	e01e      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a8a4:	2304      	movs	r3, #4
 800a8a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a8aa:	e01a      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a8ac:	2308      	movs	r3, #8
 800a8ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a8b2:	e016      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a8b4:	2310      	movs	r3, #16
 800a8b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a8ba:	e012      	b.n	800a8e2 <UART_SetConfig+0x2e6>
 800a8bc:	efff69f3 	.word	0xefff69f3
 800a8c0:	40008000 	.word	0x40008000
 800a8c4:	40013800 	.word	0x40013800
 800a8c8:	40021000 	.word	0x40021000
 800a8cc:	40004400 	.word	0x40004400
 800a8d0:	40004800 	.word	0x40004800
 800a8d4:	40004c00 	.word	0x40004c00
 800a8d8:	40005000 	.word	0x40005000
 800a8dc:	2310      	movs	r3, #16
 800a8de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	4a9f      	ldr	r2, [pc, #636]	@ (800ab64 <UART_SetConfig+0x568>)
 800a8e8:	4293      	cmp	r3, r2
 800a8ea:	d17a      	bne.n	800a9e2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a8ec:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a8f0:	2b08      	cmp	r3, #8
 800a8f2:	d824      	bhi.n	800a93e <UART_SetConfig+0x342>
 800a8f4:	a201      	add	r2, pc, #4	@ (adr r2, 800a8fc <UART_SetConfig+0x300>)
 800a8f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8fa:	bf00      	nop
 800a8fc:	0800a921 	.word	0x0800a921
 800a900:	0800a93f 	.word	0x0800a93f
 800a904:	0800a929 	.word	0x0800a929
 800a908:	0800a93f 	.word	0x0800a93f
 800a90c:	0800a92f 	.word	0x0800a92f
 800a910:	0800a93f 	.word	0x0800a93f
 800a914:	0800a93f 	.word	0x0800a93f
 800a918:	0800a93f 	.word	0x0800a93f
 800a91c:	0800a937 	.word	0x0800a937
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a920:	f7fc fcbe 	bl	80072a0 <HAL_RCC_GetPCLK1Freq>
 800a924:	61f8      	str	r0, [r7, #28]
        break;
 800a926:	e010      	b.n	800a94a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a928:	4b8f      	ldr	r3, [pc, #572]	@ (800ab68 <UART_SetConfig+0x56c>)
 800a92a:	61fb      	str	r3, [r7, #28]
        break;
 800a92c:	e00d      	b.n	800a94a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a92e:	f7fc fc1f 	bl	8007170 <HAL_RCC_GetSysClockFreq>
 800a932:	61f8      	str	r0, [r7, #28]
        break;
 800a934:	e009      	b.n	800a94a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a936:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a93a:	61fb      	str	r3, [r7, #28]
        break;
 800a93c:	e005      	b.n	800a94a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800a93e:	2300      	movs	r3, #0
 800a940:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a942:	2301      	movs	r3, #1
 800a944:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800a948:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a94a:	69fb      	ldr	r3, [r7, #28]
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	f000 80fb 	beq.w	800ab48 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	685a      	ldr	r2, [r3, #4]
 800a956:	4613      	mov	r3, r2
 800a958:	005b      	lsls	r3, r3, #1
 800a95a:	4413      	add	r3, r2
 800a95c:	69fa      	ldr	r2, [r7, #28]
 800a95e:	429a      	cmp	r2, r3
 800a960:	d305      	bcc.n	800a96e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	685b      	ldr	r3, [r3, #4]
 800a966:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a968:	69fa      	ldr	r2, [r7, #28]
 800a96a:	429a      	cmp	r2, r3
 800a96c:	d903      	bls.n	800a976 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800a96e:	2301      	movs	r3, #1
 800a970:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800a974:	e0e8      	b.n	800ab48 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800a976:	69fb      	ldr	r3, [r7, #28]
 800a978:	2200      	movs	r2, #0
 800a97a:	461c      	mov	r4, r3
 800a97c:	4615      	mov	r5, r2
 800a97e:	f04f 0200 	mov.w	r2, #0
 800a982:	f04f 0300 	mov.w	r3, #0
 800a986:	022b      	lsls	r3, r5, #8
 800a988:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800a98c:	0222      	lsls	r2, r4, #8
 800a98e:	68f9      	ldr	r1, [r7, #12]
 800a990:	6849      	ldr	r1, [r1, #4]
 800a992:	0849      	lsrs	r1, r1, #1
 800a994:	2000      	movs	r0, #0
 800a996:	4688      	mov	r8, r1
 800a998:	4681      	mov	r9, r0
 800a99a:	eb12 0a08 	adds.w	sl, r2, r8
 800a99e:	eb43 0b09 	adc.w	fp, r3, r9
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	685b      	ldr	r3, [r3, #4]
 800a9a6:	2200      	movs	r2, #0
 800a9a8:	603b      	str	r3, [r7, #0]
 800a9aa:	607a      	str	r2, [r7, #4]
 800a9ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a9b0:	4650      	mov	r0, sl
 800a9b2:	4659      	mov	r1, fp
 800a9b4:	f7f6 f948 	bl	8000c48 <__aeabi_uldivmod>
 800a9b8:	4602      	mov	r2, r0
 800a9ba:	460b      	mov	r3, r1
 800a9bc:	4613      	mov	r3, r2
 800a9be:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a9c0:	69bb      	ldr	r3, [r7, #24]
 800a9c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a9c6:	d308      	bcc.n	800a9da <UART_SetConfig+0x3de>
 800a9c8:	69bb      	ldr	r3, [r7, #24]
 800a9ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a9ce:	d204      	bcs.n	800a9da <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	69ba      	ldr	r2, [r7, #24]
 800a9d6:	60da      	str	r2, [r3, #12]
 800a9d8:	e0b6      	b.n	800ab48 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800a9da:	2301      	movs	r3, #1
 800a9dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800a9e0:	e0b2      	b.n	800ab48 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	69db      	ldr	r3, [r3, #28]
 800a9e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a9ea:	d15e      	bne.n	800aaaa <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800a9ec:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a9f0:	2b08      	cmp	r3, #8
 800a9f2:	d828      	bhi.n	800aa46 <UART_SetConfig+0x44a>
 800a9f4:	a201      	add	r2, pc, #4	@ (adr r2, 800a9fc <UART_SetConfig+0x400>)
 800a9f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9fa:	bf00      	nop
 800a9fc:	0800aa21 	.word	0x0800aa21
 800aa00:	0800aa29 	.word	0x0800aa29
 800aa04:	0800aa31 	.word	0x0800aa31
 800aa08:	0800aa47 	.word	0x0800aa47
 800aa0c:	0800aa37 	.word	0x0800aa37
 800aa10:	0800aa47 	.word	0x0800aa47
 800aa14:	0800aa47 	.word	0x0800aa47
 800aa18:	0800aa47 	.word	0x0800aa47
 800aa1c:	0800aa3f 	.word	0x0800aa3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aa20:	f7fc fc3e 	bl	80072a0 <HAL_RCC_GetPCLK1Freq>
 800aa24:	61f8      	str	r0, [r7, #28]
        break;
 800aa26:	e014      	b.n	800aa52 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800aa28:	f7fc fc50 	bl	80072cc <HAL_RCC_GetPCLK2Freq>
 800aa2c:	61f8      	str	r0, [r7, #28]
        break;
 800aa2e:	e010      	b.n	800aa52 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aa30:	4b4d      	ldr	r3, [pc, #308]	@ (800ab68 <UART_SetConfig+0x56c>)
 800aa32:	61fb      	str	r3, [r7, #28]
        break;
 800aa34:	e00d      	b.n	800aa52 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aa36:	f7fc fb9b 	bl	8007170 <HAL_RCC_GetSysClockFreq>
 800aa3a:	61f8      	str	r0, [r7, #28]
        break;
 800aa3c:	e009      	b.n	800aa52 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aa3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aa42:	61fb      	str	r3, [r7, #28]
        break;
 800aa44:	e005      	b.n	800aa52 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800aa46:	2300      	movs	r3, #0
 800aa48:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800aa4a:	2301      	movs	r3, #1
 800aa4c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800aa50:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800aa52:	69fb      	ldr	r3, [r7, #28]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d077      	beq.n	800ab48 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800aa58:	69fb      	ldr	r3, [r7, #28]
 800aa5a:	005a      	lsls	r2, r3, #1
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	685b      	ldr	r3, [r3, #4]
 800aa60:	085b      	lsrs	r3, r3, #1
 800aa62:	441a      	add	r2, r3
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	685b      	ldr	r3, [r3, #4]
 800aa68:	fbb2 f3f3 	udiv	r3, r2, r3
 800aa6c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aa6e:	69bb      	ldr	r3, [r7, #24]
 800aa70:	2b0f      	cmp	r3, #15
 800aa72:	d916      	bls.n	800aaa2 <UART_SetConfig+0x4a6>
 800aa74:	69bb      	ldr	r3, [r7, #24]
 800aa76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aa7a:	d212      	bcs.n	800aaa2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800aa7c:	69bb      	ldr	r3, [r7, #24]
 800aa7e:	b29b      	uxth	r3, r3
 800aa80:	f023 030f 	bic.w	r3, r3, #15
 800aa84:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800aa86:	69bb      	ldr	r3, [r7, #24]
 800aa88:	085b      	lsrs	r3, r3, #1
 800aa8a:	b29b      	uxth	r3, r3
 800aa8c:	f003 0307 	and.w	r3, r3, #7
 800aa90:	b29a      	uxth	r2, r3
 800aa92:	8afb      	ldrh	r3, [r7, #22]
 800aa94:	4313      	orrs	r3, r2
 800aa96:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	8afa      	ldrh	r2, [r7, #22]
 800aa9e:	60da      	str	r2, [r3, #12]
 800aaa0:	e052      	b.n	800ab48 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800aaa2:	2301      	movs	r3, #1
 800aaa4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800aaa8:	e04e      	b.n	800ab48 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800aaaa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800aaae:	2b08      	cmp	r3, #8
 800aab0:	d827      	bhi.n	800ab02 <UART_SetConfig+0x506>
 800aab2:	a201      	add	r2, pc, #4	@ (adr r2, 800aab8 <UART_SetConfig+0x4bc>)
 800aab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aab8:	0800aadd 	.word	0x0800aadd
 800aabc:	0800aae5 	.word	0x0800aae5
 800aac0:	0800aaed 	.word	0x0800aaed
 800aac4:	0800ab03 	.word	0x0800ab03
 800aac8:	0800aaf3 	.word	0x0800aaf3
 800aacc:	0800ab03 	.word	0x0800ab03
 800aad0:	0800ab03 	.word	0x0800ab03
 800aad4:	0800ab03 	.word	0x0800ab03
 800aad8:	0800aafb 	.word	0x0800aafb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aadc:	f7fc fbe0 	bl	80072a0 <HAL_RCC_GetPCLK1Freq>
 800aae0:	61f8      	str	r0, [r7, #28]
        break;
 800aae2:	e014      	b.n	800ab0e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800aae4:	f7fc fbf2 	bl	80072cc <HAL_RCC_GetPCLK2Freq>
 800aae8:	61f8      	str	r0, [r7, #28]
        break;
 800aaea:	e010      	b.n	800ab0e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aaec:	4b1e      	ldr	r3, [pc, #120]	@ (800ab68 <UART_SetConfig+0x56c>)
 800aaee:	61fb      	str	r3, [r7, #28]
        break;
 800aaf0:	e00d      	b.n	800ab0e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aaf2:	f7fc fb3d 	bl	8007170 <HAL_RCC_GetSysClockFreq>
 800aaf6:	61f8      	str	r0, [r7, #28]
        break;
 800aaf8:	e009      	b.n	800ab0e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aafa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aafe:	61fb      	str	r3, [r7, #28]
        break;
 800ab00:	e005      	b.n	800ab0e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800ab02:	2300      	movs	r3, #0
 800ab04:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800ab06:	2301      	movs	r3, #1
 800ab08:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800ab0c:	bf00      	nop
    }

    if (pclk != 0U)
 800ab0e:	69fb      	ldr	r3, [r7, #28]
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d019      	beq.n	800ab48 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	685b      	ldr	r3, [r3, #4]
 800ab18:	085a      	lsrs	r2, r3, #1
 800ab1a:	69fb      	ldr	r3, [r7, #28]
 800ab1c:	441a      	add	r2, r3
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	685b      	ldr	r3, [r3, #4]
 800ab22:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab26:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ab28:	69bb      	ldr	r3, [r7, #24]
 800ab2a:	2b0f      	cmp	r3, #15
 800ab2c:	d909      	bls.n	800ab42 <UART_SetConfig+0x546>
 800ab2e:	69bb      	ldr	r3, [r7, #24]
 800ab30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ab34:	d205      	bcs.n	800ab42 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ab36:	69bb      	ldr	r3, [r7, #24]
 800ab38:	b29a      	uxth	r2, r3
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	60da      	str	r2, [r3, #12]
 800ab40:	e002      	b.n	800ab48 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800ab42:	2301      	movs	r3, #1
 800ab44:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	2200      	movs	r2, #0
 800ab4c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	2200      	movs	r2, #0
 800ab52:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800ab54:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800ab58:	4618      	mov	r0, r3
 800ab5a:	3728      	adds	r7, #40	@ 0x28
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ab62:	bf00      	nop
 800ab64:	40008000 	.word	0x40008000
 800ab68:	00f42400 	.word	0x00f42400

0800ab6c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ab6c:	b480      	push	{r7}
 800ab6e:	b083      	sub	sp, #12
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab78:	f003 0308 	and.w	r3, r3, #8
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d00a      	beq.n	800ab96 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	685b      	ldr	r3, [r3, #4]
 800ab86:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	430a      	orrs	r2, r1
 800ab94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab9a:	f003 0301 	and.w	r3, r3, #1
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d00a      	beq.n	800abb8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	685b      	ldr	r3, [r3, #4]
 800aba8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	430a      	orrs	r2, r1
 800abb6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abbc:	f003 0302 	and.w	r3, r3, #2
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d00a      	beq.n	800abda <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	685b      	ldr	r3, [r3, #4]
 800abca:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	430a      	orrs	r2, r1
 800abd8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abde:	f003 0304 	and.w	r3, r3, #4
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d00a      	beq.n	800abfc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	685b      	ldr	r3, [r3, #4]
 800abec:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	430a      	orrs	r2, r1
 800abfa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac00:	f003 0310 	and.w	r3, r3, #16
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d00a      	beq.n	800ac1e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	689b      	ldr	r3, [r3, #8]
 800ac0e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	430a      	orrs	r2, r1
 800ac1c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac22:	f003 0320 	and.w	r3, r3, #32
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d00a      	beq.n	800ac40 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	689b      	ldr	r3, [r3, #8]
 800ac30:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	430a      	orrs	r2, r1
 800ac3e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d01a      	beq.n	800ac82 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	685b      	ldr	r3, [r3, #4]
 800ac52:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	430a      	orrs	r2, r1
 800ac60:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ac6a:	d10a      	bne.n	800ac82 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	685b      	ldr	r3, [r3, #4]
 800ac72:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	430a      	orrs	r2, r1
 800ac80:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d00a      	beq.n	800aca4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	685b      	ldr	r3, [r3, #4]
 800ac94:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	430a      	orrs	r2, r1
 800aca2:	605a      	str	r2, [r3, #4]
  }
}
 800aca4:	bf00      	nop
 800aca6:	370c      	adds	r7, #12
 800aca8:	46bd      	mov	sp, r7
 800acaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acae:	4770      	bx	lr

0800acb0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800acb0:	b580      	push	{r7, lr}
 800acb2:	b098      	sub	sp, #96	@ 0x60
 800acb4:	af02      	add	r7, sp, #8
 800acb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	2200      	movs	r2, #0
 800acbc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800acc0:	f7fa fbd6 	bl	8005470 <HAL_GetTick>
 800acc4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	f003 0308 	and.w	r3, r3, #8
 800acd0:	2b08      	cmp	r3, #8
 800acd2:	d12e      	bne.n	800ad32 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800acd4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800acd8:	9300      	str	r3, [sp, #0]
 800acda:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800acdc:	2200      	movs	r2, #0
 800acde:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800ace2:	6878      	ldr	r0, [r7, #4]
 800ace4:	f000 f88c 	bl	800ae00 <UART_WaitOnFlagUntilTimeout>
 800ace8:	4603      	mov	r3, r0
 800acea:	2b00      	cmp	r3, #0
 800acec:	d021      	beq.n	800ad32 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acf6:	e853 3f00 	ldrex	r3, [r3]
 800acfa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800acfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acfe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ad02:	653b      	str	r3, [r7, #80]	@ 0x50
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	461a      	mov	r2, r3
 800ad0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ad0c:	647b      	str	r3, [r7, #68]	@ 0x44
 800ad0e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad10:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ad12:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ad14:	e841 2300 	strex	r3, r2, [r1]
 800ad18:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ad1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d1e6      	bne.n	800acee <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	2220      	movs	r2, #32
 800ad24:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	2200      	movs	r2, #0
 800ad2a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ad2e:	2303      	movs	r3, #3
 800ad30:	e062      	b.n	800adf8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	f003 0304 	and.w	r3, r3, #4
 800ad3c:	2b04      	cmp	r3, #4
 800ad3e:	d149      	bne.n	800add4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ad40:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ad44:	9300      	str	r3, [sp, #0]
 800ad46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ad48:	2200      	movs	r2, #0
 800ad4a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800ad4e:	6878      	ldr	r0, [r7, #4]
 800ad50:	f000 f856 	bl	800ae00 <UART_WaitOnFlagUntilTimeout>
 800ad54:	4603      	mov	r3, r0
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d03c      	beq.n	800add4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad62:	e853 3f00 	ldrex	r3, [r3]
 800ad66:	623b      	str	r3, [r7, #32]
   return(result);
 800ad68:	6a3b      	ldr	r3, [r7, #32]
 800ad6a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ad6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	461a      	mov	r2, r3
 800ad76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ad78:	633b      	str	r3, [r7, #48]	@ 0x30
 800ad7a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad7c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ad7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ad80:	e841 2300 	strex	r3, r2, [r1]
 800ad84:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ad86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d1e6      	bne.n	800ad5a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	3308      	adds	r3, #8
 800ad92:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad94:	693b      	ldr	r3, [r7, #16]
 800ad96:	e853 3f00 	ldrex	r3, [r3]
 800ad9a:	60fb      	str	r3, [r7, #12]
   return(result);
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	f023 0301 	bic.w	r3, r3, #1
 800ada2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	3308      	adds	r3, #8
 800adaa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800adac:	61fa      	str	r2, [r7, #28]
 800adae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adb0:	69b9      	ldr	r1, [r7, #24]
 800adb2:	69fa      	ldr	r2, [r7, #28]
 800adb4:	e841 2300 	strex	r3, r2, [r1]
 800adb8:	617b      	str	r3, [r7, #20]
   return(result);
 800adba:	697b      	ldr	r3, [r7, #20]
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d1e5      	bne.n	800ad8c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	2220      	movs	r2, #32
 800adc4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	2200      	movs	r2, #0
 800adcc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800add0:	2303      	movs	r3, #3
 800add2:	e011      	b.n	800adf8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	2220      	movs	r2, #32
 800add8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	2220      	movs	r2, #32
 800adde:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	2200      	movs	r2, #0
 800ade6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	2200      	movs	r2, #0
 800adec:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	2200      	movs	r2, #0
 800adf2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800adf6:	2300      	movs	r3, #0
}
 800adf8:	4618      	mov	r0, r3
 800adfa:	3758      	adds	r7, #88	@ 0x58
 800adfc:	46bd      	mov	sp, r7
 800adfe:	bd80      	pop	{r7, pc}

0800ae00 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ae00:	b580      	push	{r7, lr}
 800ae02:	b084      	sub	sp, #16
 800ae04:	af00      	add	r7, sp, #0
 800ae06:	60f8      	str	r0, [r7, #12]
 800ae08:	60b9      	str	r1, [r7, #8]
 800ae0a:	603b      	str	r3, [r7, #0]
 800ae0c:	4613      	mov	r3, r2
 800ae0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ae10:	e04f      	b.n	800aeb2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ae12:	69bb      	ldr	r3, [r7, #24]
 800ae14:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae18:	d04b      	beq.n	800aeb2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ae1a:	f7fa fb29 	bl	8005470 <HAL_GetTick>
 800ae1e:	4602      	mov	r2, r0
 800ae20:	683b      	ldr	r3, [r7, #0]
 800ae22:	1ad3      	subs	r3, r2, r3
 800ae24:	69ba      	ldr	r2, [r7, #24]
 800ae26:	429a      	cmp	r2, r3
 800ae28:	d302      	bcc.n	800ae30 <UART_WaitOnFlagUntilTimeout+0x30>
 800ae2a:	69bb      	ldr	r3, [r7, #24]
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d101      	bne.n	800ae34 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ae30:	2303      	movs	r3, #3
 800ae32:	e04e      	b.n	800aed2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	f003 0304 	and.w	r3, r3, #4
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d037      	beq.n	800aeb2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ae42:	68bb      	ldr	r3, [r7, #8]
 800ae44:	2b80      	cmp	r3, #128	@ 0x80
 800ae46:	d034      	beq.n	800aeb2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ae48:	68bb      	ldr	r3, [r7, #8]
 800ae4a:	2b40      	cmp	r3, #64	@ 0x40
 800ae4c:	d031      	beq.n	800aeb2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	69db      	ldr	r3, [r3, #28]
 800ae54:	f003 0308 	and.w	r3, r3, #8
 800ae58:	2b08      	cmp	r3, #8
 800ae5a:	d110      	bne.n	800ae7e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	2208      	movs	r2, #8
 800ae62:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ae64:	68f8      	ldr	r0, [r7, #12]
 800ae66:	f000 f838 	bl	800aeda <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	2208      	movs	r2, #8
 800ae6e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	2200      	movs	r2, #0
 800ae76:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800ae7a:	2301      	movs	r3, #1
 800ae7c:	e029      	b.n	800aed2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	69db      	ldr	r3, [r3, #28]
 800ae84:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ae88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ae8c:	d111      	bne.n	800aeb2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ae96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ae98:	68f8      	ldr	r0, [r7, #12]
 800ae9a:	f000 f81e 	bl	800aeda <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	2220      	movs	r2, #32
 800aea2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	2200      	movs	r2, #0
 800aeaa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800aeae:	2303      	movs	r3, #3
 800aeb0:	e00f      	b.n	800aed2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	69da      	ldr	r2, [r3, #28]
 800aeb8:	68bb      	ldr	r3, [r7, #8]
 800aeba:	4013      	ands	r3, r2
 800aebc:	68ba      	ldr	r2, [r7, #8]
 800aebe:	429a      	cmp	r2, r3
 800aec0:	bf0c      	ite	eq
 800aec2:	2301      	moveq	r3, #1
 800aec4:	2300      	movne	r3, #0
 800aec6:	b2db      	uxtb	r3, r3
 800aec8:	461a      	mov	r2, r3
 800aeca:	79fb      	ldrb	r3, [r7, #7]
 800aecc:	429a      	cmp	r2, r3
 800aece:	d0a0      	beq.n	800ae12 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800aed0:	2300      	movs	r3, #0
}
 800aed2:	4618      	mov	r0, r3
 800aed4:	3710      	adds	r7, #16
 800aed6:	46bd      	mov	sp, r7
 800aed8:	bd80      	pop	{r7, pc}

0800aeda <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800aeda:	b480      	push	{r7}
 800aedc:	b095      	sub	sp, #84	@ 0x54
 800aede:	af00      	add	r7, sp, #0
 800aee0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aee8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aeea:	e853 3f00 	ldrex	r3, [r3]
 800aeee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800aef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aef2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800aef6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	461a      	mov	r2, r3
 800aefe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800af00:	643b      	str	r3, [r7, #64]	@ 0x40
 800af02:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af04:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800af06:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800af08:	e841 2300 	strex	r3, r2, [r1]
 800af0c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800af0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af10:	2b00      	cmp	r3, #0
 800af12:	d1e6      	bne.n	800aee2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	3308      	adds	r3, #8
 800af1a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af1c:	6a3b      	ldr	r3, [r7, #32]
 800af1e:	e853 3f00 	ldrex	r3, [r3]
 800af22:	61fb      	str	r3, [r7, #28]
   return(result);
 800af24:	69fb      	ldr	r3, [r7, #28]
 800af26:	f023 0301 	bic.w	r3, r3, #1
 800af2a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	3308      	adds	r3, #8
 800af32:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800af34:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800af36:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af38:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800af3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800af3c:	e841 2300 	strex	r3, r2, [r1]
 800af40:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800af42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af44:	2b00      	cmp	r3, #0
 800af46:	d1e5      	bne.n	800af14 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800af4c:	2b01      	cmp	r3, #1
 800af4e:	d118      	bne.n	800af82 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	e853 3f00 	ldrex	r3, [r3]
 800af5c:	60bb      	str	r3, [r7, #8]
   return(result);
 800af5e:	68bb      	ldr	r3, [r7, #8]
 800af60:	f023 0310 	bic.w	r3, r3, #16
 800af64:	647b      	str	r3, [r7, #68]	@ 0x44
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	461a      	mov	r2, r3
 800af6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af6e:	61bb      	str	r3, [r7, #24]
 800af70:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af72:	6979      	ldr	r1, [r7, #20]
 800af74:	69ba      	ldr	r2, [r7, #24]
 800af76:	e841 2300 	strex	r3, r2, [r1]
 800af7a:	613b      	str	r3, [r7, #16]
   return(result);
 800af7c:	693b      	ldr	r3, [r7, #16]
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d1e6      	bne.n	800af50 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	2220      	movs	r2, #32
 800af86:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	2200      	movs	r2, #0
 800af8e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	2200      	movs	r2, #0
 800af94:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800af96:	bf00      	nop
 800af98:	3754      	adds	r7, #84	@ 0x54
 800af9a:	46bd      	mov	sp, r7
 800af9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa0:	4770      	bx	lr

0800afa2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800afa2:	b580      	push	{r7, lr}
 800afa4:	b084      	sub	sp, #16
 800afa6:	af00      	add	r7, sp, #0
 800afa8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afae:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800afb0:	68f8      	ldr	r0, [r7, #12]
 800afb2:	f7ff fb0d 	bl	800a5d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800afb6:	bf00      	nop
 800afb8:	3710      	adds	r7, #16
 800afba:	46bd      	mov	sp, r7
 800afbc:	bd80      	pop	{r7, pc}

0800afbe <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800afbe:	b580      	push	{r7, lr}
 800afc0:	b088      	sub	sp, #32
 800afc2:	af00      	add	r7, sp, #0
 800afc4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	e853 3f00 	ldrex	r3, [r3]
 800afd2:	60bb      	str	r3, [r7, #8]
   return(result);
 800afd4:	68bb      	ldr	r3, [r7, #8]
 800afd6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800afda:	61fb      	str	r3, [r7, #28]
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	461a      	mov	r2, r3
 800afe2:	69fb      	ldr	r3, [r7, #28]
 800afe4:	61bb      	str	r3, [r7, #24]
 800afe6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afe8:	6979      	ldr	r1, [r7, #20]
 800afea:	69ba      	ldr	r2, [r7, #24]
 800afec:	e841 2300 	strex	r3, r2, [r1]
 800aff0:	613b      	str	r3, [r7, #16]
   return(result);
 800aff2:	693b      	ldr	r3, [r7, #16]
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d1e6      	bne.n	800afc6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	2220      	movs	r2, #32
 800affc:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	2200      	movs	r2, #0
 800b002:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b004:	6878      	ldr	r0, [r7, #4]
 800b006:	f7ff fad9 	bl	800a5bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b00a:	bf00      	nop
 800b00c:	3720      	adds	r7, #32
 800b00e:	46bd      	mov	sp, r7
 800b010:	bd80      	pop	{r7, pc}

0800b012 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b012:	b480      	push	{r7}
 800b014:	b083      	sub	sp, #12
 800b016:	af00      	add	r7, sp, #0
 800b018:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b01a:	bf00      	nop
 800b01c:	370c      	adds	r7, #12
 800b01e:	46bd      	mov	sp, r7
 800b020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b024:	4770      	bx	lr

0800b026 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b026:	b084      	sub	sp, #16
 800b028:	b580      	push	{r7, lr}
 800b02a:	b084      	sub	sp, #16
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	6078      	str	r0, [r7, #4]
 800b030:	f107 001c 	add.w	r0, r7, #28
 800b034:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	68db      	ldr	r3, [r3, #12]
 800b03c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800b044:	6878      	ldr	r0, [r7, #4]
 800b046:	f000 fa69 	bl	800b51c <USB_CoreReset>
 800b04a:	4603      	mov	r3, r0
 800b04c:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800b04e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800b052:	2b00      	cmp	r3, #0
 800b054:	d106      	bne.n	800b064 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b05a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	639a      	str	r2, [r3, #56]	@ 0x38
 800b062:	e005      	b.n	800b070 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b068:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 800b070:	7bfb      	ldrb	r3, [r7, #15]
}
 800b072:	4618      	mov	r0, r3
 800b074:	3710      	adds	r7, #16
 800b076:	46bd      	mov	sp, r7
 800b078:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b07c:	b004      	add	sp, #16
 800b07e:	4770      	bx	lr

0800b080 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b080:	b480      	push	{r7}
 800b082:	b083      	sub	sp, #12
 800b084:	af00      	add	r7, sp, #0
 800b086:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	689b      	ldr	r3, [r3, #8]
 800b08c:	f023 0201 	bic.w	r2, r3, #1
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b094:	2300      	movs	r3, #0
}
 800b096:	4618      	mov	r0, r3
 800b098:	370c      	adds	r7, #12
 800b09a:	46bd      	mov	sp, r7
 800b09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a0:	4770      	bx	lr

0800b0a2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800b0a2:	b580      	push	{r7, lr}
 800b0a4:	b084      	sub	sp, #16
 800b0a6:	af00      	add	r7, sp, #0
 800b0a8:	6078      	str	r0, [r7, #4]
 800b0aa:	460b      	mov	r3, r1
 800b0ac:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800b0ae:	2300      	movs	r3, #0
 800b0b0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	68db      	ldr	r3, [r3, #12]
 800b0b6:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b0be:	78fb      	ldrb	r3, [r7, #3]
 800b0c0:	2b01      	cmp	r3, #1
 800b0c2:	d115      	bne.n	800b0f0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	68db      	ldr	r3, [r3, #12]
 800b0c8:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b0d0:	200a      	movs	r0, #10
 800b0d2:	f7fa f9d9 	bl	8005488 <HAL_Delay>
      ms += 10U;
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	330a      	adds	r3, #10
 800b0da:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b0dc:	6878      	ldr	r0, [r7, #4]
 800b0de:	f000 fa0f 	bl	800b500 <USB_GetMode>
 800b0e2:	4603      	mov	r3, r0
 800b0e4:	2b01      	cmp	r3, #1
 800b0e6:	d01e      	beq.n	800b126 <USB_SetCurrentMode+0x84>
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	2bc7      	cmp	r3, #199	@ 0xc7
 800b0ec:	d9f0      	bls.n	800b0d0 <USB_SetCurrentMode+0x2e>
 800b0ee:	e01a      	b.n	800b126 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800b0f0:	78fb      	ldrb	r3, [r7, #3]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d115      	bne.n	800b122 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	68db      	ldr	r3, [r3, #12]
 800b0fa:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b102:	200a      	movs	r0, #10
 800b104:	f7fa f9c0 	bl	8005488 <HAL_Delay>
      ms += 10U;
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	330a      	adds	r3, #10
 800b10c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b10e:	6878      	ldr	r0, [r7, #4]
 800b110:	f000 f9f6 	bl	800b500 <USB_GetMode>
 800b114:	4603      	mov	r3, r0
 800b116:	2b00      	cmp	r3, #0
 800b118:	d005      	beq.n	800b126 <USB_SetCurrentMode+0x84>
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	2bc7      	cmp	r3, #199	@ 0xc7
 800b11e:	d9f0      	bls.n	800b102 <USB_SetCurrentMode+0x60>
 800b120:	e001      	b.n	800b126 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800b122:	2301      	movs	r3, #1
 800b124:	e005      	b.n	800b132 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	2bc8      	cmp	r3, #200	@ 0xc8
 800b12a:	d101      	bne.n	800b130 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800b12c:	2301      	movs	r3, #1
 800b12e:	e000      	b.n	800b132 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800b130:	2300      	movs	r3, #0
}
 800b132:	4618      	mov	r0, r3
 800b134:	3710      	adds	r7, #16
 800b136:	46bd      	mov	sp, r7
 800b138:	bd80      	pop	{r7, pc}
	...

0800b13c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b13c:	b084      	sub	sp, #16
 800b13e:	b580      	push	{r7, lr}
 800b140:	b086      	sub	sp, #24
 800b142:	af00      	add	r7, sp, #0
 800b144:	6078      	str	r0, [r7, #4]
 800b146:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800b14a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b14e:	2300      	movs	r3, #0
 800b150:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800b156:	2300      	movs	r3, #0
 800b158:	613b      	str	r3, [r7, #16]
 800b15a:	e009      	b.n	800b170 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800b15c:	687a      	ldr	r2, [r7, #4]
 800b15e:	693b      	ldr	r3, [r7, #16]
 800b160:	3340      	adds	r3, #64	@ 0x40
 800b162:	009b      	lsls	r3, r3, #2
 800b164:	4413      	add	r3, r2
 800b166:	2200      	movs	r2, #0
 800b168:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800b16a:	693b      	ldr	r3, [r7, #16]
 800b16c:	3301      	adds	r3, #1
 800b16e:	613b      	str	r3, [r7, #16]
 800b170:	693b      	ldr	r3, [r7, #16]
 800b172:	2b0e      	cmp	r3, #14
 800b174:	d9f2      	bls.n	800b15c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800b176:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d11c      	bne.n	800b1b8 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b184:	685b      	ldr	r3, [r3, #4]
 800b186:	68fa      	ldr	r2, [r7, #12]
 800b188:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b18c:	f043 0302 	orr.w	r3, r3, #2
 800b190:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b196:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	601a      	str	r2, [r3, #0]
 800b1b6:	e005      	b.n	800b1c4 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b1bc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b1ca:	461a      	mov	r2, r3
 800b1cc:	2300      	movs	r3, #0
 800b1ce:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800b1d0:	2103      	movs	r1, #3
 800b1d2:	6878      	ldr	r0, [r7, #4]
 800b1d4:	f000 f95a 	bl	800b48c <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b1d8:	2110      	movs	r1, #16
 800b1da:	6878      	ldr	r0, [r7, #4]
 800b1dc:	f000 f8f6 	bl	800b3cc <USB_FlushTxFifo>
 800b1e0:	4603      	mov	r3, r0
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d001      	beq.n	800b1ea <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 800b1e6:	2301      	movs	r3, #1
 800b1e8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b1ea:	6878      	ldr	r0, [r7, #4]
 800b1ec:	f000 f920 	bl	800b430 <USB_FlushRxFifo>
 800b1f0:	4603      	mov	r3, r0
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d001      	beq.n	800b1fa <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 800b1f6:	2301      	movs	r3, #1
 800b1f8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b200:	461a      	mov	r2, r3
 800b202:	2300      	movs	r3, #0
 800b204:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b20c:	461a      	mov	r2, r3
 800b20e:	2300      	movs	r3, #0
 800b210:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b218:	461a      	mov	r2, r3
 800b21a:	2300      	movs	r3, #0
 800b21c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b21e:	2300      	movs	r3, #0
 800b220:	613b      	str	r3, [r7, #16]
 800b222:	e043      	b.n	800b2ac <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b224:	693b      	ldr	r3, [r7, #16]
 800b226:	015a      	lsls	r2, r3, #5
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	4413      	add	r3, r2
 800b22c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b236:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b23a:	d118      	bne.n	800b26e <USB_DevInit+0x132>
    {
      if (i == 0U)
 800b23c:	693b      	ldr	r3, [r7, #16]
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d10a      	bne.n	800b258 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800b242:	693b      	ldr	r3, [r7, #16]
 800b244:	015a      	lsls	r2, r3, #5
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	4413      	add	r3, r2
 800b24a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b24e:	461a      	mov	r2, r3
 800b250:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b254:	6013      	str	r3, [r2, #0]
 800b256:	e013      	b.n	800b280 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800b258:	693b      	ldr	r3, [r7, #16]
 800b25a:	015a      	lsls	r2, r3, #5
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	4413      	add	r3, r2
 800b260:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b264:	461a      	mov	r2, r3
 800b266:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800b26a:	6013      	str	r3, [r2, #0]
 800b26c:	e008      	b.n	800b280 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800b26e:	693b      	ldr	r3, [r7, #16]
 800b270:	015a      	lsls	r2, r3, #5
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	4413      	add	r3, r2
 800b276:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b27a:	461a      	mov	r2, r3
 800b27c:	2300      	movs	r3, #0
 800b27e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800b280:	693b      	ldr	r3, [r7, #16]
 800b282:	015a      	lsls	r2, r3, #5
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	4413      	add	r3, r2
 800b288:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b28c:	461a      	mov	r2, r3
 800b28e:	2300      	movs	r3, #0
 800b290:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800b292:	693b      	ldr	r3, [r7, #16]
 800b294:	015a      	lsls	r2, r3, #5
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	4413      	add	r3, r2
 800b29a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b29e:	461a      	mov	r2, r3
 800b2a0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800b2a4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b2a6:	693b      	ldr	r3, [r7, #16]
 800b2a8:	3301      	adds	r3, #1
 800b2aa:	613b      	str	r3, [r7, #16]
 800b2ac:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b2b0:	461a      	mov	r2, r3
 800b2b2:	693b      	ldr	r3, [r7, #16]
 800b2b4:	4293      	cmp	r3, r2
 800b2b6:	d3b5      	bcc.n	800b224 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b2b8:	2300      	movs	r3, #0
 800b2ba:	613b      	str	r3, [r7, #16]
 800b2bc:	e043      	b.n	800b346 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b2be:	693b      	ldr	r3, [r7, #16]
 800b2c0:	015a      	lsls	r2, r3, #5
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	4413      	add	r3, r2
 800b2c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b2d0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b2d4:	d118      	bne.n	800b308 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 800b2d6:	693b      	ldr	r3, [r7, #16]
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d10a      	bne.n	800b2f2 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800b2dc:	693b      	ldr	r3, [r7, #16]
 800b2de:	015a      	lsls	r2, r3, #5
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	4413      	add	r3, r2
 800b2e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b2e8:	461a      	mov	r2, r3
 800b2ea:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b2ee:	6013      	str	r3, [r2, #0]
 800b2f0:	e013      	b.n	800b31a <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800b2f2:	693b      	ldr	r3, [r7, #16]
 800b2f4:	015a      	lsls	r2, r3, #5
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	4413      	add	r3, r2
 800b2fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b2fe:	461a      	mov	r2, r3
 800b300:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800b304:	6013      	str	r3, [r2, #0]
 800b306:	e008      	b.n	800b31a <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800b308:	693b      	ldr	r3, [r7, #16]
 800b30a:	015a      	lsls	r2, r3, #5
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	4413      	add	r3, r2
 800b310:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b314:	461a      	mov	r2, r3
 800b316:	2300      	movs	r3, #0
 800b318:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800b31a:	693b      	ldr	r3, [r7, #16]
 800b31c:	015a      	lsls	r2, r3, #5
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	4413      	add	r3, r2
 800b322:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b326:	461a      	mov	r2, r3
 800b328:	2300      	movs	r3, #0
 800b32a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800b32c:	693b      	ldr	r3, [r7, #16]
 800b32e:	015a      	lsls	r2, r3, #5
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	4413      	add	r3, r2
 800b334:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b338:	461a      	mov	r2, r3
 800b33a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800b33e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b340:	693b      	ldr	r3, [r7, #16]
 800b342:	3301      	adds	r3, #1
 800b344:	613b      	str	r3, [r7, #16]
 800b346:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b34a:	461a      	mov	r2, r3
 800b34c:	693b      	ldr	r3, [r7, #16]
 800b34e:	4293      	cmp	r3, r2
 800b350:	d3b5      	bcc.n	800b2be <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b358:	691b      	ldr	r3, [r3, #16]
 800b35a:	68fa      	ldr	r2, [r7, #12]
 800b35c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b360:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b364:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	2200      	movs	r2, #0
 800b36a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800b372:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	699b      	ldr	r3, [r3, #24]
 800b378:	f043 0210 	orr.w	r2, r3, #16
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	699a      	ldr	r2, [r3, #24]
 800b384:	4b10      	ldr	r3, [pc, #64]	@ (800b3c8 <USB_DevInit+0x28c>)
 800b386:	4313      	orrs	r3, r2
 800b388:	687a      	ldr	r2, [r7, #4]
 800b38a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800b38c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b390:	2b00      	cmp	r3, #0
 800b392:	d005      	beq.n	800b3a0 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	699b      	ldr	r3, [r3, #24]
 800b398:	f043 0208 	orr.w	r2, r3, #8
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800b3a0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b3a4:	2b01      	cmp	r3, #1
 800b3a6:	d107      	bne.n	800b3b8 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	699b      	ldr	r3, [r3, #24]
 800b3ac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b3b0:	f043 0304 	orr.w	r3, r3, #4
 800b3b4:	687a      	ldr	r2, [r7, #4]
 800b3b6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800b3b8:	7dfb      	ldrb	r3, [r7, #23]
}
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	3718      	adds	r7, #24
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b3c4:	b004      	add	sp, #16
 800b3c6:	4770      	bx	lr
 800b3c8:	803c3800 	.word	0x803c3800

0800b3cc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800b3cc:	b480      	push	{r7}
 800b3ce:	b085      	sub	sp, #20
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	6078      	str	r0, [r7, #4]
 800b3d4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b3d6:	2300      	movs	r3, #0
 800b3d8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	3301      	adds	r3, #1
 800b3de:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b3e6:	d901      	bls.n	800b3ec <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800b3e8:	2303      	movs	r3, #3
 800b3ea:	e01b      	b.n	800b424 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	691b      	ldr	r3, [r3, #16]
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	daf2      	bge.n	800b3da <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b3f8:	683b      	ldr	r3, [r7, #0]
 800b3fa:	019b      	lsls	r3, r3, #6
 800b3fc:	f043 0220 	orr.w	r2, r3, #32
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	3301      	adds	r3, #1
 800b408:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b410:	d901      	bls.n	800b416 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800b412:	2303      	movs	r3, #3
 800b414:	e006      	b.n	800b424 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	691b      	ldr	r3, [r3, #16]
 800b41a:	f003 0320 	and.w	r3, r3, #32
 800b41e:	2b20      	cmp	r3, #32
 800b420:	d0f0      	beq.n	800b404 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800b422:	2300      	movs	r3, #0
}
 800b424:	4618      	mov	r0, r3
 800b426:	3714      	adds	r7, #20
 800b428:	46bd      	mov	sp, r7
 800b42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b42e:	4770      	bx	lr

0800b430 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800b430:	b480      	push	{r7}
 800b432:	b085      	sub	sp, #20
 800b434:	af00      	add	r7, sp, #0
 800b436:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b438:	2300      	movs	r3, #0
 800b43a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	3301      	adds	r3, #1
 800b440:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b448:	d901      	bls.n	800b44e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800b44a:	2303      	movs	r3, #3
 800b44c:	e018      	b.n	800b480 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	691b      	ldr	r3, [r3, #16]
 800b452:	2b00      	cmp	r3, #0
 800b454:	daf2      	bge.n	800b43c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800b456:	2300      	movs	r3, #0
 800b458:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	2210      	movs	r2, #16
 800b45e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	3301      	adds	r3, #1
 800b464:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b46c:	d901      	bls.n	800b472 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800b46e:	2303      	movs	r3, #3
 800b470:	e006      	b.n	800b480 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	691b      	ldr	r3, [r3, #16]
 800b476:	f003 0310 	and.w	r3, r3, #16
 800b47a:	2b10      	cmp	r3, #16
 800b47c:	d0f0      	beq.n	800b460 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800b47e:	2300      	movs	r3, #0
}
 800b480:	4618      	mov	r0, r3
 800b482:	3714      	adds	r7, #20
 800b484:	46bd      	mov	sp, r7
 800b486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b48a:	4770      	bx	lr

0800b48c <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800b48c:	b480      	push	{r7}
 800b48e:	b085      	sub	sp, #20
 800b490:	af00      	add	r7, sp, #0
 800b492:	6078      	str	r0, [r7, #4]
 800b494:	460b      	mov	r3, r1
 800b496:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b4a2:	681a      	ldr	r2, [r3, #0]
 800b4a4:	78fb      	ldrb	r3, [r7, #3]
 800b4a6:	68f9      	ldr	r1, [r7, #12]
 800b4a8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b4ac:	4313      	orrs	r3, r2
 800b4ae:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800b4b0:	2300      	movs	r3, #0
}
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	3714      	adds	r7, #20
 800b4b6:	46bd      	mov	sp, r7
 800b4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4bc:	4770      	bx	lr

0800b4be <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800b4be:	b480      	push	{r7}
 800b4c0:	b085      	sub	sp, #20
 800b4c2:	af00      	add	r7, sp, #0
 800b4c4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	68fa      	ldr	r2, [r7, #12]
 800b4d4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b4d8:	f023 0303 	bic.w	r3, r3, #3
 800b4dc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b4e4:	685b      	ldr	r3, [r3, #4]
 800b4e6:	68fa      	ldr	r2, [r7, #12]
 800b4e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b4ec:	f043 0302 	orr.w	r3, r3, #2
 800b4f0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b4f2:	2300      	movs	r3, #0
}
 800b4f4:	4618      	mov	r0, r3
 800b4f6:	3714      	adds	r7, #20
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fe:	4770      	bx	lr

0800b500 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800b500:	b480      	push	{r7}
 800b502:	b083      	sub	sp, #12
 800b504:	af00      	add	r7, sp, #0
 800b506:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	695b      	ldr	r3, [r3, #20]
 800b50c:	f003 0301 	and.w	r3, r3, #1
}
 800b510:	4618      	mov	r0, r3
 800b512:	370c      	adds	r7, #12
 800b514:	46bd      	mov	sp, r7
 800b516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b51a:	4770      	bx	lr

0800b51c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b51c:	b480      	push	{r7}
 800b51e:	b085      	sub	sp, #20
 800b520:	af00      	add	r7, sp, #0
 800b522:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b524:	2300      	movs	r3, #0
 800b526:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	3301      	adds	r3, #1
 800b52c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b534:	d901      	bls.n	800b53a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b536:	2303      	movs	r3, #3
 800b538:	e022      	b.n	800b580 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	691b      	ldr	r3, [r3, #16]
 800b53e:	2b00      	cmp	r3, #0
 800b540:	daf2      	bge.n	800b528 <USB_CoreReset+0xc>

  count = 10U;
 800b542:	230a      	movs	r3, #10
 800b544:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800b546:	e002      	b.n	800b54e <USB_CoreReset+0x32>
  {
    count--;
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	3b01      	subs	r3, #1
 800b54c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	2b00      	cmp	r3, #0
 800b552:	d1f9      	bne.n	800b548 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	691b      	ldr	r3, [r3, #16]
 800b558:	f043 0201 	orr.w	r2, r3, #1
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	3301      	adds	r3, #1
 800b564:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b56c:	d901      	bls.n	800b572 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800b56e:	2303      	movs	r3, #3
 800b570:	e006      	b.n	800b580 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	691b      	ldr	r3, [r3, #16]
 800b576:	f003 0301 	and.w	r3, r3, #1
 800b57a:	2b01      	cmp	r3, #1
 800b57c:	d0f0      	beq.n	800b560 <USB_CoreReset+0x44>

  return HAL_OK;
 800b57e:	2300      	movs	r3, #0
}
 800b580:	4618      	mov	r0, r3
 800b582:	3714      	adds	r7, #20
 800b584:	46bd      	mov	sp, r7
 800b586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58a:	4770      	bx	lr

0800b58c <aci_gap_init_IDB05A1>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

tBleStatus aci_gap_init_IDB05A1(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 800b58c:	b580      	push	{r7, lr}
 800b58e:	b08c      	sub	sp, #48	@ 0x30
 800b590:	af00      	add	r7, sp, #0
 800b592:	603b      	str	r3, [r7, #0]
 800b594:	4603      	mov	r3, r0
 800b596:	71fb      	strb	r3, [r7, #7]
 800b598:	460b      	mov	r3, r1
 800b59a:	71bb      	strb	r3, [r7, #6]
 800b59c:	4613      	mov	r3, r2
 800b59e:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_init_cp_IDB05A1 cp;
  gap_init_rp resp;
 
  cp.role = role;
 800b5a0:	79fb      	ldrb	r3, [r7, #7]
 800b5a2:	753b      	strb	r3, [r7, #20]
  cp.privacy_enabled = privacy_enabled;
 800b5a4:	79bb      	ldrb	r3, [r7, #6]
 800b5a6:	757b      	strb	r3, [r7, #21]
  cp.device_name_char_len = device_name_char_len;
 800b5a8:	797b      	ldrb	r3, [r7, #5]
 800b5aa:	75bb      	strb	r3, [r7, #22]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800b5ac:	f107 030c 	add.w	r3, r7, #12
 800b5b0:	2207      	movs	r2, #7
 800b5b2:	2100      	movs	r1, #0
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	f005 fca3 	bl	8010f00 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800b5ba:	f107 0318 	add.w	r3, r7, #24
 800b5be:	2218      	movs	r2, #24
 800b5c0:	2100      	movs	r1, #0
 800b5c2:	4618      	mov	r0, r3
 800b5c4:	f005 fc9c 	bl	8010f00 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800b5c8:	233f      	movs	r3, #63	@ 0x3f
 800b5ca:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_GAP_INIT;
 800b5cc:	238a      	movs	r3, #138	@ 0x8a
 800b5ce:	837b      	strh	r3, [r7, #26]
  rq.cparam = &cp;
 800b5d0:	f107 0314 	add.w	r3, r7, #20
 800b5d4:	623b      	str	r3, [r7, #32]
  rq.clen = sizeof(cp);
 800b5d6:	2303      	movs	r3, #3
 800b5d8:	627b      	str	r3, [r7, #36]	@ 0x24
  rq.rparam = &resp;
 800b5da:	f107 030c 	add.w	r3, r7, #12
 800b5de:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.rlen = GAP_INIT_RP_SIZE;
 800b5e0:	2307      	movs	r3, #7
 800b5e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  
  if (hci_send_req(&rq, FALSE) < 0)
 800b5e4:	f107 0318 	add.w	r3, r7, #24
 800b5e8:	2100      	movs	r1, #0
 800b5ea:	4618      	mov	r0, r3
 800b5ec:	f000 fea2 	bl	800c334 <hci_send_req>
 800b5f0:	4603      	mov	r3, r0
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	da01      	bge.n	800b5fa <aci_gap_init_IDB05A1+0x6e>
    return BLE_STATUS_TIMEOUT;
 800b5f6:	23ff      	movs	r3, #255	@ 0xff
 800b5f8:	e014      	b.n	800b624 <aci_gap_init_IDB05A1+0x98>
  
  if (resp.status) {
 800b5fa:	7b3b      	ldrb	r3, [r7, #12]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d001      	beq.n	800b604 <aci_gap_init_IDB05A1+0x78>
    return resp.status;
 800b600:	7b3b      	ldrb	r3, [r7, #12]
 800b602:	e00f      	b.n	800b624 <aci_gap_init_IDB05A1+0x98>
  }
  
  *service_handle = btohs(resp.service_handle);
 800b604:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 800b608:	b29a      	uxth	r2, r3
 800b60a:	683b      	ldr	r3, [r7, #0]
 800b60c:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 800b60e:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 800b612:	b29a      	uxth	r2, r3
 800b614:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b616:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 800b618:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 800b61c:	b29a      	uxth	r2, r3
 800b61e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b620:	801a      	strh	r2, [r3, #0]
  
  return 0;
 800b622:	2300      	movs	r3, #0
}
 800b624:	4618      	mov	r0, r3
 800b626:	3730      	adds	r7, #48	@ 0x30
 800b628:	46bd      	mov	sp, r7
 800b62a:	bd80      	pop	{r7, pc}

0800b62c <aci_gap_init_IDB04A1>:

tBleStatus aci_gap_init_IDB04A1(uint8_t role, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 800b62c:	b580      	push	{r7, lr}
 800b62e:	b08e      	sub	sp, #56	@ 0x38
 800b630:	af00      	add	r7, sp, #0
 800b632:	60b9      	str	r1, [r7, #8]
 800b634:	607a      	str	r2, [r7, #4]
 800b636:	603b      	str	r3, [r7, #0]
 800b638:	4603      	mov	r3, r0
 800b63a:	73fb      	strb	r3, [r7, #15]
  struct hci_request rq;
  gap_init_cp_IDB04A1 cp;
  gap_init_rp resp;

  cp.role = role;
 800b63c:	7bfb      	ldrb	r3, [r7, #15]
 800b63e:	773b      	strb	r3, [r7, #28]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800b640:	f107 0314 	add.w	r3, r7, #20
 800b644:	2207      	movs	r2, #7
 800b646:	2100      	movs	r1, #0
 800b648:	4618      	mov	r0, r3
 800b64a:	f005 fc59 	bl	8010f00 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800b64e:	f107 0320 	add.w	r3, r7, #32
 800b652:	2218      	movs	r2, #24
 800b654:	2100      	movs	r1, #0
 800b656:	4618      	mov	r0, r3
 800b658:	f005 fc52 	bl	8010f00 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800b65c:	233f      	movs	r3, #63	@ 0x3f
 800b65e:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_GAP_INIT;
 800b660:	238a      	movs	r3, #138	@ 0x8a
 800b662:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.cparam = &cp;
 800b664:	f107 031c 	add.w	r3, r7, #28
 800b668:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.clen = sizeof(cp);
 800b66a:	2301      	movs	r3, #1
 800b66c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.rparam = &resp;
 800b66e:	f107 0314 	add.w	r3, r7, #20
 800b672:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = GAP_INIT_RP_SIZE;
 800b674:	2307      	movs	r3, #7
 800b676:	637b      	str	r3, [r7, #52]	@ 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 800b678:	f107 0320 	add.w	r3, r7, #32
 800b67c:	2100      	movs	r1, #0
 800b67e:	4618      	mov	r0, r3
 800b680:	f000 fe58 	bl	800c334 <hci_send_req>
 800b684:	4603      	mov	r3, r0
 800b686:	2b00      	cmp	r3, #0
 800b688:	da01      	bge.n	800b68e <aci_gap_init_IDB04A1+0x62>
    return BLE_STATUS_TIMEOUT;
 800b68a:	23ff      	movs	r3, #255	@ 0xff
 800b68c:	e014      	b.n	800b6b8 <aci_gap_init_IDB04A1+0x8c>
  
  if (resp.status) {
 800b68e:	7d3b      	ldrb	r3, [r7, #20]
 800b690:	2b00      	cmp	r3, #0
 800b692:	d001      	beq.n	800b698 <aci_gap_init_IDB04A1+0x6c>
    return resp.status;
 800b694:	7d3b      	ldrb	r3, [r7, #20]
 800b696:	e00f      	b.n	800b6b8 <aci_gap_init_IDB04A1+0x8c>
  }
  
  *service_handle = btohs(resp.service_handle);
 800b698:	f8b7 3015 	ldrh.w	r3, [r7, #21]
 800b69c:	b29a      	uxth	r2, r3
 800b69e:	68bb      	ldr	r3, [r7, #8]
 800b6a0:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 800b6a2:	f8b7 3017 	ldrh.w	r3, [r7, #23]
 800b6a6:	b29a      	uxth	r2, r3
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 800b6ac:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 800b6b0:	b29a      	uxth	r2, r3
 800b6b2:	683b      	ldr	r3, [r7, #0]
 800b6b4:	801a      	strh	r2, [r3, #0]
  
  return 0;
 800b6b6:	2300      	movs	r3, #0
}
 800b6b8:	4618      	mov	r0, r3
 800b6ba:	3738      	adds	r7, #56	@ 0x38
 800b6bc:	46bd      	mov	sp, r7
 800b6be:	bd80      	pop	{r7, pc}

0800b6c0 <aci_gap_set_discoverable>:

tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin, uint16_t AdvIntervMax,
                             uint8_t OwnAddrType, uint8_t AdvFilterPolicy, uint8_t LocalNameLen,
                             const char *LocalName, uint8_t ServiceUUIDLen, uint8_t* ServiceUUIDList,
                             uint16_t SlaveConnIntervMin, uint16_t SlaveConnIntervMax)
{
 800b6c0:	b590      	push	{r4, r7, lr}
 800b6c2:	b095      	sub	sp, #84	@ 0x54
 800b6c4:	af00      	add	r7, sp, #0
 800b6c6:	4604      	mov	r4, r0
 800b6c8:	4608      	mov	r0, r1
 800b6ca:	4611      	mov	r1, r2
 800b6cc:	461a      	mov	r2, r3
 800b6ce:	4623      	mov	r3, r4
 800b6d0:	71fb      	strb	r3, [r7, #7]
 800b6d2:	4603      	mov	r3, r0
 800b6d4:	80bb      	strh	r3, [r7, #4]
 800b6d6:	460b      	mov	r3, r1
 800b6d8:	807b      	strh	r3, [r7, #2]
 800b6da:	4613      	mov	r3, r2
 800b6dc:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;    
  uint8_t buffer[40];
  uint8_t indx = 0;
 800b6de:	2300      	movs	r3, #0
 800b6e0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  if ((LocalNameLen+ServiceUUIDLen+14u) > sizeof(buffer))
 800b6e4:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800b6e8:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 800b6ec:	4413      	add	r3, r2
 800b6ee:	330e      	adds	r3, #14
 800b6f0:	2b28      	cmp	r3, #40	@ 0x28
 800b6f2:	d901      	bls.n	800b6f8 <aci_gap_set_discoverable+0x38>
    return BLE_STATUS_INVALID_PARAMS;
 800b6f4:	2342      	movs	r3, #66	@ 0x42
 800b6f6:	e0c9      	b.n	800b88c <aci_gap_set_discoverable+0x1cc>

  buffer[indx] = AdvType;
 800b6f8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b6fc:	3350      	adds	r3, #80	@ 0x50
 800b6fe:	443b      	add	r3, r7
 800b700:	79fa      	ldrb	r2, [r7, #7]
 800b702:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800b706:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b70a:	3301      	adds	r3, #1
 800b70c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  AdvIntervMin = htobs(AdvIntervMin);
 800b710:	88bb      	ldrh	r3, [r7, #4]
 800b712:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMin, 2);
 800b714:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b718:	f107 0208 	add.w	r2, r7, #8
 800b71c:	4413      	add	r3, r2
 800b71e:	88ba      	ldrh	r2, [r7, #4]
 800b720:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 800b722:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b726:	3302      	adds	r3, #2
 800b728:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  AdvIntervMax = htobs(AdvIntervMax);
 800b72c:	887b      	ldrh	r3, [r7, #2]
 800b72e:	807b      	strh	r3, [r7, #2]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMax, 2);
 800b730:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b734:	f107 0208 	add.w	r2, r7, #8
 800b738:	4413      	add	r3, r2
 800b73a:	887a      	ldrh	r2, [r7, #2]
 800b73c:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 800b73e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b742:	3302      	adds	r3, #2
 800b744:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = OwnAddrType;
 800b748:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b74c:	3350      	adds	r3, #80	@ 0x50
 800b74e:	443b      	add	r3, r7
 800b750:	79ba      	ldrb	r2, [r7, #6]
 800b752:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800b756:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b75a:	3301      	adds	r3, #1
 800b75c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = AdvFilterPolicy;
 800b760:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b764:	3350      	adds	r3, #80	@ 0x50
 800b766:	443b      	add	r3, r7
 800b768:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 800b76c:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800b770:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b774:	3301      	adds	r3, #1
 800b776:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = LocalNameLen;
 800b77a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b77e:	3350      	adds	r3, #80	@ 0x50
 800b780:	443b      	add	r3, r7
 800b782:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800b786:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800b78a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b78e:	3301      	adds	r3, #1
 800b790:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 800b794:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b798:	f107 0208 	add.w	r2, r7, #8
 800b79c:	4413      	add	r3, r2
 800b79e:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800b7a2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b7a4:	4618      	mov	r0, r3
 800b7a6:	f005 fc88 	bl	80110ba <memcpy>
  indx +=  LocalNameLen;
 800b7aa:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800b7ae:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800b7b2:	4413      	add	r3, r2
 800b7b4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  buffer[indx] = ServiceUUIDLen;
 800b7b8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b7bc:	3350      	adds	r3, #80	@ 0x50
 800b7be:	443b      	add	r3, r7
 800b7c0:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 800b7c4:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800b7c8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b7cc:	3301      	adds	r3, #1
 800b7ce:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  BLUENRG_memcpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 800b7d2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b7d6:	f107 0208 	add.w	r2, r7, #8
 800b7da:	4413      	add	r3, r2
 800b7dc:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 800b7e0:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800b7e2:	4618      	mov	r0, r3
 800b7e4:	f005 fc69 	bl	80110ba <memcpy>
  indx +=  ServiceUUIDLen;  
 800b7e8:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800b7ec:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 800b7f0:	4413      	add	r3, r2
 800b7f2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  SlaveConnIntervMin = htobs(SlaveConnIntervMin);
 800b7f6:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 800b7fa:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMin, 2);
 800b7fe:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b802:	f107 0208 	add.w	r2, r7, #8
 800b806:	4413      	add	r3, r2
 800b808:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 800b80c:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 800b80e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b812:	3302      	adds	r3, #2
 800b814:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  SlaveConnIntervMax = htobs(SlaveConnIntervMax);
 800b818:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 800b81c:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMax, 2);
 800b820:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b824:	f107 0208 	add.w	r2, r7, #8
 800b828:	4413      	add	r3, r2
 800b82a:	f8b7 2078 	ldrh.w	r2, [r7, #120]	@ 0x78
 800b82e:	801a      	strh	r2, [r3, #0]
  indx +=  2;    
 800b830:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b834:	3302      	adds	r3, #2
 800b836:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800b83a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800b83e:	2218      	movs	r2, #24
 800b840:	2100      	movs	r1, #0
 800b842:	4618      	mov	r0, r3
 800b844:	f005 fb5c 	bl	8010f00 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800b848:	233f      	movs	r3, #63	@ 0x3f
 800b84a:	86bb      	strh	r3, [r7, #52]	@ 0x34
  rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 800b84c:	2383      	movs	r3, #131	@ 0x83
 800b84e:	86fb      	strh	r3, [r7, #54]	@ 0x36
  rq.cparam = (void *)buffer;
 800b850:	f107 0308 	add.w	r3, r7, #8
 800b854:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.clen = indx;
 800b856:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b85a:	643b      	str	r3, [r7, #64]	@ 0x40
  rq.rparam = &status;
 800b85c:	f107 0333 	add.w	r3, r7, #51	@ 0x33
 800b860:	647b      	str	r3, [r7, #68]	@ 0x44
  rq.rlen = 1;
 800b862:	2301      	movs	r3, #1
 800b864:	64bb      	str	r3, [r7, #72]	@ 0x48

  if (hci_send_req(&rq, FALSE) < 0)
 800b866:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800b86a:	2100      	movs	r1, #0
 800b86c:	4618      	mov	r0, r3
 800b86e:	f000 fd61 	bl	800c334 <hci_send_req>
 800b872:	4603      	mov	r3, r0
 800b874:	2b00      	cmp	r3, #0
 800b876:	da01      	bge.n	800b87c <aci_gap_set_discoverable+0x1bc>
    return BLE_STATUS_TIMEOUT;
 800b878:	23ff      	movs	r3, #255	@ 0xff
 800b87a:	e007      	b.n	800b88c <aci_gap_set_discoverable+0x1cc>

  if (status) {
 800b87c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b880:	2b00      	cmp	r3, #0
 800b882:	d002      	beq.n	800b88a <aci_gap_set_discoverable+0x1ca>
    return status;
 800b884:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b888:	e000      	b.n	800b88c <aci_gap_set_discoverable+0x1cc>
  }

  return 0;
 800b88a:	2300      	movs	r3, #0
}
 800b88c:	4618      	mov	r0, r3
 800b88e:	3754      	adds	r7, #84	@ 0x54
 800b890:	46bd      	mov	sp, r7
 800b892:	bd90      	pop	{r4, r7, pc}

0800b894 <aci_gap_set_auth_requirement>:
                                        uint8_t min_encryption_key_size,
                                        uint8_t max_encryption_key_size,
                                        uint8_t use_fixed_pin,
                                        uint32_t fixed_pin,
                                        uint8_t bonding_mode)
{
 800b894:	b590      	push	{r4, r7, lr}
 800b896:	b091      	sub	sp, #68	@ 0x44
 800b898:	af00      	add	r7, sp, #0
 800b89a:	603a      	str	r2, [r7, #0]
 800b89c:	461a      	mov	r2, r3
 800b89e:	4603      	mov	r3, r0
 800b8a0:	71fb      	strb	r3, [r7, #7]
 800b8a2:	460b      	mov	r3, r1
 800b8a4:	71bb      	strb	r3, [r7, #6]
 800b8a6:	4613      	mov	r3, r2
 800b8a8:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_set_auth_requirement_cp cp;    
  uint8_t status;
    
  cp.mitm_mode = mitm_mode;
 800b8aa:	79fb      	ldrb	r3, [r7, #7]
 800b8ac:	733b      	strb	r3, [r7, #12]
  cp.oob_enable = oob_enable;
 800b8ae:	79bb      	ldrb	r3, [r7, #6]
 800b8b0:	737b      	strb	r3, [r7, #13]
  /* FIX: check on oob_enable introduced to fix issue in projects for Cortex-M33 */
  if (oob_enable) {
 800b8b2:	79bb      	ldrb	r3, [r7, #6]
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d00a      	beq.n	800b8ce <aci_gap_set_auth_requirement+0x3a>
    BLUENRG_memcpy(cp.oob_data, oob_data, 16);
 800b8b8:	683a      	ldr	r2, [r7, #0]
 800b8ba:	f107 030e 	add.w	r3, r7, #14
 800b8be:	6814      	ldr	r4, [r2, #0]
 800b8c0:	6850      	ldr	r0, [r2, #4]
 800b8c2:	6891      	ldr	r1, [r2, #8]
 800b8c4:	68d2      	ldr	r2, [r2, #12]
 800b8c6:	601c      	str	r4, [r3, #0]
 800b8c8:	6058      	str	r0, [r3, #4]
 800b8ca:	6099      	str	r1, [r3, #8]
 800b8cc:	60da      	str	r2, [r3, #12]
  }
  cp.min_encryption_key_size = min_encryption_key_size;
 800b8ce:	797b      	ldrb	r3, [r7, #5]
 800b8d0:	77bb      	strb	r3, [r7, #30]
  cp.max_encryption_key_size = max_encryption_key_size;
 800b8d2:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800b8d6:	77fb      	strb	r3, [r7, #31]
  cp.use_fixed_pin = use_fixed_pin;
 800b8d8:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800b8dc:	f887 3020 	strb.w	r3, [r7, #32]
  cp.fixed_pin = htobl(fixed_pin);
 800b8e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b8e2:	f8c7 3021 	str.w	r3, [r7, #33]	@ 0x21
  cp.bonding_mode = bonding_mode;
 800b8e6:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 800b8ea:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800b8ee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800b8f2:	2218      	movs	r2, #24
 800b8f4:	2100      	movs	r1, #0
 800b8f6:	4618      	mov	r0, r3
 800b8f8:	f005 fb02 	bl	8010f00 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800b8fc:	233f      	movs	r3, #63	@ 0x3f
 800b8fe:	853b      	strh	r3, [r7, #40]	@ 0x28
  rq.ocf = OCF_GAP_SET_AUTH_REQUIREMENT;
 800b900:	2386      	movs	r3, #134	@ 0x86
 800b902:	857b      	strh	r3, [r7, #42]	@ 0x2a
  rq.cparam = &cp;
 800b904:	f107 030c 	add.w	r3, r7, #12
 800b908:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.clen = sizeof(cp);
 800b90a:	231a      	movs	r3, #26
 800b90c:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rparam = &status;
 800b90e:	f107 030b 	add.w	r3, r7, #11
 800b912:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rlen = 1;
 800b914:	2301      	movs	r3, #1
 800b916:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (hci_send_req(&rq, FALSE) < 0)
 800b918:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800b91c:	2100      	movs	r1, #0
 800b91e:	4618      	mov	r0, r3
 800b920:	f000 fd08 	bl	800c334 <hci_send_req>
 800b924:	4603      	mov	r3, r0
 800b926:	2b00      	cmp	r3, #0
 800b928:	da01      	bge.n	800b92e <aci_gap_set_auth_requirement+0x9a>
    return BLE_STATUS_TIMEOUT;
 800b92a:	23ff      	movs	r3, #255	@ 0xff
 800b92c:	e005      	b.n	800b93a <aci_gap_set_auth_requirement+0xa6>

  if (status) {
 800b92e:	7afb      	ldrb	r3, [r7, #11]
 800b930:	2b00      	cmp	r3, #0
 800b932:	d001      	beq.n	800b938 <aci_gap_set_auth_requirement+0xa4>
    return status;
 800b934:	7afb      	ldrb	r3, [r7, #11]
 800b936:	e000      	b.n	800b93a <aci_gap_set_auth_requirement+0xa6>
  }
    
  return 0;
 800b938:	2300      	movs	r3, #0
}
 800b93a:	4618      	mov	r0, r3
 800b93c:	3744      	adds	r7, #68	@ 0x44
 800b93e:	46bd      	mov	sp, r7
 800b940:	bd90      	pop	{r4, r7, pc}

0800b942 <aci_gap_update_adv_data>:
  return status;

}

tBleStatus aci_gap_update_adv_data(uint8_t AdvLen, const uint8_t *AdvData)
{
 800b942:	b580      	push	{r7, lr}
 800b944:	b092      	sub	sp, #72	@ 0x48
 800b946:	af00      	add	r7, sp, #0
 800b948:	4603      	mov	r3, r0
 800b94a:	6039      	str	r1, [r7, #0]
 800b94c:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[32];
  uint8_t indx = 0;
 800b94e:	2300      	movs	r3, #0
 800b950:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  if (AdvLen > (sizeof(buffer)-1))
 800b954:	79fb      	ldrb	r3, [r7, #7]
 800b956:	2b1f      	cmp	r3, #31
 800b958:	d901      	bls.n	800b95e <aci_gap_update_adv_data+0x1c>
    return BLE_STATUS_INVALID_PARAMS;
 800b95a:	2342      	movs	r3, #66	@ 0x42
 800b95c:	e03e      	b.n	800b9dc <aci_gap_update_adv_data+0x9a>

  buffer[indx] = AdvLen;
 800b95e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800b962:	3348      	adds	r3, #72	@ 0x48
 800b964:	443b      	add	r3, r7
 800b966:	79fa      	ldrb	r2, [r7, #7]
 800b968:	f803 2c40 	strb.w	r2, [r3, #-64]
  indx++;
 800b96c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800b970:	3301      	adds	r3, #1
 800b972:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  BLUENRG_memcpy(buffer + indx, AdvData, AdvLen);
 800b976:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800b97a:	f107 0208 	add.w	r2, r7, #8
 800b97e:	4413      	add	r3, r2
 800b980:	79fa      	ldrb	r2, [r7, #7]
 800b982:	6839      	ldr	r1, [r7, #0]
 800b984:	4618      	mov	r0, r3
 800b986:	f005 fb98 	bl	80110ba <memcpy>
  indx +=  AdvLen;
 800b98a:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 800b98e:	79fb      	ldrb	r3, [r7, #7]
 800b990:	4413      	add	r3, r2
 800b992:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800b996:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800b99a:	2218      	movs	r2, #24
 800b99c:	2100      	movs	r1, #0
 800b99e:	4618      	mov	r0, r3
 800b9a0:	f005 faae 	bl	8010f00 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800b9a4:	233f      	movs	r3, #63	@ 0x3f
 800b9a6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  rq.ocf = OCF_GAP_UPDATE_ADV_DATA;
 800b9a8:	238e      	movs	r3, #142	@ 0x8e
 800b9aa:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  rq.cparam = (void *)buffer;
 800b9ac:	f107 0308 	add.w	r3, r7, #8
 800b9b0:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.clen = indx;
 800b9b2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800b9b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rparam = &status;
 800b9b8:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 800b9bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rlen = 1;
 800b9be:	2301      	movs	r3, #1
 800b9c0:	643b      	str	r3, [r7, #64]	@ 0x40
    
  if (hci_send_req(&rq, FALSE) < 0)
 800b9c2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800b9c6:	2100      	movs	r1, #0
 800b9c8:	4618      	mov	r0, r3
 800b9ca:	f000 fcb3 	bl	800c334 <hci_send_req>
 800b9ce:	4603      	mov	r3, r0
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	da01      	bge.n	800b9d8 <aci_gap_update_adv_data+0x96>
    return BLE_STATUS_TIMEOUT;
 800b9d4:	23ff      	movs	r3, #255	@ 0xff
 800b9d6:	e001      	b.n	800b9dc <aci_gap_update_adv_data+0x9a>
    
  return status;
 800b9d8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 800b9dc:	4618      	mov	r0, r3
 800b9de:	3748      	adds	r7, #72	@ 0x48
 800b9e0:	46bd      	mov	sp, r7
 800b9e2:	bd80      	pop	{r7, pc}

0800b9e4 <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 800b9e4:	b580      	push	{r7, lr}
 800b9e6:	b088      	sub	sp, #32
 800b9e8:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800b9ea:	f107 0308 	add.w	r3, r7, #8
 800b9ee:	2218      	movs	r2, #24
 800b9f0:	2100      	movs	r1, #0
 800b9f2:	4618      	mov	r0, r3
 800b9f4:	f005 fa84 	bl	8010f00 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800b9f8:	233f      	movs	r3, #63	@ 0x3f
 800b9fa:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_GATT_INIT;
 800b9fc:	f240 1301 	movw	r3, #257	@ 0x101
 800ba00:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800ba02:	1dfb      	adds	r3, r7, #7
 800ba04:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800ba06:	2301      	movs	r3, #1
 800ba08:	61fb      	str	r3, [r7, #28]

  if (hci_send_req(&rq, FALSE) < 0)
 800ba0a:	f107 0308 	add.w	r3, r7, #8
 800ba0e:	2100      	movs	r1, #0
 800ba10:	4618      	mov	r0, r3
 800ba12:	f000 fc8f 	bl	800c334 <hci_send_req>
 800ba16:	4603      	mov	r3, r0
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	da01      	bge.n	800ba20 <aci_gatt_init+0x3c>
    return BLE_STATUS_TIMEOUT;
 800ba1c:	23ff      	movs	r3, #255	@ 0xff
 800ba1e:	e000      	b.n	800ba22 <aci_gatt_init+0x3e>

  return status;
 800ba20:	79fb      	ldrb	r3, [r7, #7]
}
 800ba22:	4618      	mov	r0, r3
 800ba24:	3720      	adds	r7, #32
 800ba26:	46bd      	mov	sp, r7
 800ba28:	bd80      	pop	{r7, pc}

0800ba2a <aci_gatt_add_serv>:

tBleStatus aci_gatt_add_serv(uint8_t service_uuid_type, const uint8_t* service_uuid, uint8_t service_type, uint8_t max_attr_records, uint16_t *serviceHandle)
{
 800ba2a:	b580      	push	{r7, lr}
 800ba2c:	b090      	sub	sp, #64	@ 0x40
 800ba2e:	af00      	add	r7, sp, #0
 800ba30:	6039      	str	r1, [r7, #0]
 800ba32:	4611      	mov	r1, r2
 800ba34:	461a      	mov	r2, r3
 800ba36:	4603      	mov	r3, r0
 800ba38:	71fb      	strb	r3, [r7, #7]
 800ba3a:	460b      	mov	r3, r1
 800ba3c:	71bb      	strb	r3, [r7, #6]
 800ba3e:	4613      	mov	r3, r2
 800ba40:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gatt_add_serv_rp resp;    
  uint8_t buffer[19];
  uint8_t uuid_len;
  uint8_t indx = 0;
 800ba42:	2300      	movs	r3, #0
 800ba44:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = service_uuid_type;
 800ba48:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800ba4c:	3340      	adds	r3, #64	@ 0x40
 800ba4e:	443b      	add	r3, r7
 800ba50:	79fa      	ldrb	r2, [r7, #7]
 800ba52:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 800ba56:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800ba5a:	3301      	adds	r3, #1
 800ba5c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  if(service_uuid_type == UUID_TYPE_16){
 800ba60:	79fb      	ldrb	r3, [r7, #7]
 800ba62:	2b01      	cmp	r3, #1
 800ba64:	d103      	bne.n	800ba6e <aci_gatt_add_serv+0x44>
    uuid_len = 2;
 800ba66:	2302      	movs	r3, #2
 800ba68:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800ba6c:	e002      	b.n	800ba74 <aci_gatt_add_serv+0x4a>
  }
  else {
    uuid_len = 16;
 800ba6e:	2310      	movs	r3, #16
 800ba70:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }        
  BLUENRG_memcpy(buffer + indx, service_uuid, uuid_len);
 800ba74:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800ba78:	f107 020c 	add.w	r2, r7, #12
 800ba7c:	4413      	add	r3, r2
 800ba7e:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800ba82:	6839      	ldr	r1, [r7, #0]
 800ba84:	4618      	mov	r0, r3
 800ba86:	f005 fb18 	bl	80110ba <memcpy>
  indx +=  uuid_len;
 800ba8a:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 800ba8e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ba92:	4413      	add	r3, r2
 800ba94:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = service_type;
 800ba98:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800ba9c:	3340      	adds	r3, #64	@ 0x40
 800ba9e:	443b      	add	r3, r7
 800baa0:	79ba      	ldrb	r2, [r7, #6]
 800baa2:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 800baa6:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800baaa:	3301      	adds	r3, #1
 800baac:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = max_attr_records;
 800bab0:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800bab4:	3340      	adds	r3, #64	@ 0x40
 800bab6:	443b      	add	r3, r7
 800bab8:	797a      	ldrb	r2, [r7, #5]
 800baba:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 800babe:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800bac2:	3301      	adds	r3, #1
 800bac4:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800bac8:	f107 0320 	add.w	r3, r7, #32
 800bacc:	2203      	movs	r2, #3
 800bace:	2100      	movs	r1, #0
 800bad0:	4618      	mov	r0, r3
 800bad2:	f005 fa15 	bl	8010f00 <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800bad6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bada:	2218      	movs	r2, #24
 800badc:	2100      	movs	r1, #0
 800bade:	4618      	mov	r0, r3
 800bae0:	f005 fa0e 	bl	8010f00 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800bae4:	233f      	movs	r3, #63	@ 0x3f
 800bae6:	84bb      	strh	r3, [r7, #36]	@ 0x24
  rq.ocf = OCF_GATT_ADD_SERV;
 800bae8:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800baec:	84fb      	strh	r3, [r7, #38]	@ 0x26
  rq.cparam = (void *)buffer;
 800baee:	f107 030c 	add.w	r3, r7, #12
 800baf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.clen = indx;
 800baf4:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800baf8:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rparam = &resp;
 800bafa:	f107 0320 	add.w	r3, r7, #32
 800bafe:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 800bb00:	2303      	movs	r3, #3
 800bb02:	63bb      	str	r3, [r7, #56]	@ 0x38

  if (hci_send_req(&rq, FALSE) < 0)
 800bb04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bb08:	2100      	movs	r1, #0
 800bb0a:	4618      	mov	r0, r3
 800bb0c:	f000 fc12 	bl	800c334 <hci_send_req>
 800bb10:	4603      	mov	r3, r0
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	da01      	bge.n	800bb1a <aci_gatt_add_serv+0xf0>
    return BLE_STATUS_TIMEOUT;
 800bb16:	23ff      	movs	r3, #255	@ 0xff
 800bb18:	e00c      	b.n	800bb34 <aci_gatt_add_serv+0x10a>

  if (resp.status) {
 800bb1a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d002      	beq.n	800bb28 <aci_gatt_add_serv+0xfe>
    return resp.status;
 800bb22:	f897 3020 	ldrb.w	r3, [r7, #32]
 800bb26:	e005      	b.n	800bb34 <aci_gatt_add_serv+0x10a>
  }
    
  *serviceHandle = btohs(resp.handle);
 800bb28:	f8b7 3021 	ldrh.w	r3, [r7, #33]	@ 0x21
 800bb2c:	b29a      	uxth	r2, r3
 800bb2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bb30:	801a      	strh	r2, [r3, #0]

  return 0;
 800bb32:	2300      	movs	r3, #0
}
 800bb34:	4618      	mov	r0, r3
 800bb36:	3740      	adds	r7, #64	@ 0x40
 800bb38:	46bd      	mov	sp, r7
 800bb3a:	bd80      	pop	{r7, pc}

0800bb3c <aci_gatt_add_char>:
			     uint8_t secPermissions,
			     uint8_t gattEvtMask,
			     uint8_t encryKeySize,
			     uint8_t isVariable,
			     uint16_t* charHandle)                     
{
 800bb3c:	b580      	push	{r7, lr}
 800bb3e:	b092      	sub	sp, #72	@ 0x48
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	603a      	str	r2, [r7, #0]
 800bb44:	461a      	mov	r2, r3
 800bb46:	4603      	mov	r3, r0
 800bb48:	80fb      	strh	r3, [r7, #6]
 800bb4a:	460b      	mov	r3, r1
 800bb4c:	717b      	strb	r3, [r7, #5]
 800bb4e:	4613      	mov	r3, r2
 800bb50:	713b      	strb	r3, [r7, #4]
  struct hci_request rq;
  gatt_add_serv_rp resp;
  uint8_t buffer[25];
  uint8_t uuid_len;
  uint8_t indx = 0;
 800bb52:	2300      	movs	r3, #0
 800bb54:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  serviceHandle = htobs(serviceHandle);
 800bb58:	88fb      	ldrh	r3, [r7, #6]
 800bb5a:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &serviceHandle, 2);
 800bb5c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bb60:	f107 020c 	add.w	r2, r7, #12
 800bb64:	4413      	add	r3, r2
 800bb66:	88fa      	ldrh	r2, [r7, #6]
 800bb68:	801a      	strh	r2, [r3, #0]
  indx += 2;
 800bb6a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bb6e:	3302      	adds	r3, #2
 800bb70:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charUuidType;
 800bb74:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bb78:	3348      	adds	r3, #72	@ 0x48
 800bb7a:	443b      	add	r3, r7
 800bb7c:	797a      	ldrb	r2, [r7, #5]
 800bb7e:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800bb82:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bb86:	3301      	adds	r3, #1
 800bb88:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  if(charUuidType == UUID_TYPE_16){
 800bb8c:	797b      	ldrb	r3, [r7, #5]
 800bb8e:	2b01      	cmp	r3, #1
 800bb90:	d103      	bne.n	800bb9a <aci_gatt_add_char+0x5e>
    uuid_len = 2;
 800bb92:	2302      	movs	r3, #2
 800bb94:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800bb98:	e002      	b.n	800bba0 <aci_gatt_add_char+0x64>
  }
  else {
    uuid_len = 16;
 800bb9a:	2310      	movs	r3, #16
 800bb9c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  }        
  BLUENRG_memcpy(buffer + indx, charUuid, uuid_len);
 800bba0:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bba4:	f107 020c 	add.w	r2, r7, #12
 800bba8:	4413      	add	r3, r2
 800bbaa:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 800bbae:	6839      	ldr	r1, [r7, #0]
 800bbb0:	4618      	mov	r0, r3
 800bbb2:	f005 fa82 	bl	80110ba <memcpy>
  indx +=  uuid_len;
 800bbb6:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800bbba:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800bbbe:	4413      	add	r3, r2
 800bbc0:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charValueLen;
 800bbc4:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bbc8:	3348      	adds	r3, #72	@ 0x48
 800bbca:	443b      	add	r3, r7
 800bbcc:	793a      	ldrb	r2, [r7, #4]
 800bbce:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800bbd2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bbd6:	3301      	adds	r3, #1
 800bbd8:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charProperties;
 800bbdc:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bbe0:	3348      	adds	r3, #72	@ 0x48
 800bbe2:	443b      	add	r3, r7
 800bbe4:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 800bbe8:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800bbec:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bbf0:	3301      	adds	r3, #1
 800bbf2:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = secPermissions;
 800bbf6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bbfa:	3348      	adds	r3, #72	@ 0x48
 800bbfc:	443b      	add	r3, r7
 800bbfe:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 800bc02:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800bc06:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bc0a:	3301      	adds	r3, #1
 800bc0c:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = gattEvtMask;
 800bc10:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bc14:	3348      	adds	r3, #72	@ 0x48
 800bc16:	443b      	add	r3, r7
 800bc18:	f897 2058 	ldrb.w	r2, [r7, #88]	@ 0x58
 800bc1c:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800bc20:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bc24:	3301      	adds	r3, #1
 800bc26:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = encryKeySize;
 800bc2a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bc2e:	3348      	adds	r3, #72	@ 0x48
 800bc30:	443b      	add	r3, r7
 800bc32:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800bc36:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800bc3a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bc3e:	3301      	adds	r3, #1
 800bc40:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = isVariable;
 800bc44:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bc48:	3348      	adds	r3, #72	@ 0x48
 800bc4a:	443b      	add	r3, r7
 800bc4c:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 800bc50:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800bc54:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bc58:	3301      	adds	r3, #1
 800bc5a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800bc5e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800bc62:	2203      	movs	r2, #3
 800bc64:	2100      	movs	r1, #0
 800bc66:	4618      	mov	r0, r3
 800bc68:	f005 f94a 	bl	8010f00 <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800bc6c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800bc70:	2218      	movs	r2, #24
 800bc72:	2100      	movs	r1, #0
 800bc74:	4618      	mov	r0, r3
 800bc76:	f005 f943 	bl	8010f00 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800bc7a:	233f      	movs	r3, #63	@ 0x3f
 800bc7c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  rq.ocf = OCF_GATT_ADD_CHAR;
 800bc7e:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800bc82:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  rq.cparam = (void *)buffer;
 800bc84:	f107 030c 	add.w	r3, r7, #12
 800bc88:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.clen = indx;
 800bc8a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bc8e:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rparam = &resp;
 800bc90:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800bc94:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 800bc96:	2303      	movs	r3, #3
 800bc98:	643b      	str	r3, [r7, #64]	@ 0x40

  if (hci_send_req(&rq, FALSE) < 0)
 800bc9a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800bc9e:	2100      	movs	r1, #0
 800bca0:	4618      	mov	r0, r3
 800bca2:	f000 fb47 	bl	800c334 <hci_send_req>
 800bca6:	4603      	mov	r3, r0
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	da01      	bge.n	800bcb0 <aci_gatt_add_char+0x174>
    return BLE_STATUS_TIMEOUT;
 800bcac:	23ff      	movs	r3, #255	@ 0xff
 800bcae:	e00c      	b.n	800bcca <aci_gatt_add_char+0x18e>

  if (resp.status) {
 800bcb0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d002      	beq.n	800bcbe <aci_gatt_add_char+0x182>
    return resp.status;
 800bcb8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800bcbc:	e005      	b.n	800bcca <aci_gatt_add_char+0x18e>
  }
    
  *charHandle = btohs(resp.handle);
 800bcbe:	f8b7 3029 	ldrh.w	r3, [r7, #41]	@ 0x29
 800bcc2:	b29a      	uxth	r2, r3
 800bcc4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bcc6:	801a      	strh	r2, [r3, #0]

  return 0;
 800bcc8:	2300      	movs	r3, #0
}
 800bcca:	4618      	mov	r0, r3
 800bccc:	3748      	adds	r7, #72	@ 0x48
 800bcce:	46bd      	mov	sp, r7
 800bcd0:	bd80      	pop	{r7, pc}

0800bcd2 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t servHandle, 
				      uint16_t charHandle,
				      uint8_t charValOffset,
				      uint8_t charValueLen,   
                                      const void *charValue)
{
 800bcd2:	b590      	push	{r4, r7, lr}
 800bcd4:	b0ab      	sub	sp, #172	@ 0xac
 800bcd6:	af00      	add	r7, sp, #0
 800bcd8:	4604      	mov	r4, r0
 800bcda:	4608      	mov	r0, r1
 800bcdc:	4611      	mov	r1, r2
 800bcde:	461a      	mov	r2, r3
 800bce0:	4623      	mov	r3, r4
 800bce2:	80fb      	strh	r3, [r7, #6]
 800bce4:	4603      	mov	r3, r0
 800bce6:	80bb      	strh	r3, [r7, #4]
 800bce8:	460b      	mov	r3, r1
 800bcea:	70fb      	strb	r3, [r7, #3]
 800bcec:	4613      	mov	r3, r2
 800bcee:	70bb      	strb	r3, [r7, #2]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 800bcf0:	2300      	movs	r3, #0
 800bcf2:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  if ((charValueLen+6) > HCI_MAX_PAYLOAD_SIZE)
 800bcf6:	78bb      	ldrb	r3, [r7, #2]
 800bcf8:	2b7a      	cmp	r3, #122	@ 0x7a
 800bcfa:	d901      	bls.n	800bd00 <aci_gatt_update_char_value+0x2e>
    return BLE_STATUS_INVALID_PARAMS;
 800bcfc:	2342      	movs	r3, #66	@ 0x42
 800bcfe:	e074      	b.n	800bdea <aci_gatt_update_char_value+0x118>

  servHandle = htobs(servHandle);
 800bd00:	88fb      	ldrh	r3, [r7, #6]
 800bd02:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &servHandle, 2);
 800bd04:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800bd08:	f107 0208 	add.w	r2, r7, #8
 800bd0c:	4413      	add	r3, r2
 800bd0e:	88fa      	ldrh	r2, [r7, #6]
 800bd10:	801a      	strh	r2, [r3, #0]
  indx += 2;
 800bd12:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800bd16:	3302      	adds	r3, #2
 800bd18:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  charHandle = htobs(charHandle);
 800bd1c:	88bb      	ldrh	r3, [r7, #4]
 800bd1e:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &charHandle, 2);
 800bd20:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800bd24:	f107 0208 	add.w	r2, r7, #8
 800bd28:	4413      	add	r3, r2
 800bd2a:	88ba      	ldrh	r2, [r7, #4]
 800bd2c:	801a      	strh	r2, [r3, #0]
  indx += 2;
 800bd2e:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800bd32:	3302      	adds	r3, #2
 800bd34:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = charValOffset;
 800bd38:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800bd3c:	33a8      	adds	r3, #168	@ 0xa8
 800bd3e:	443b      	add	r3, r7
 800bd40:	78fa      	ldrb	r2, [r7, #3]
 800bd42:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800bd46:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800bd4a:	3301      	adds	r3, #1
 800bd4c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = charValueLen;
 800bd50:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800bd54:	33a8      	adds	r3, #168	@ 0xa8
 800bd56:	443b      	add	r3, r7
 800bd58:	78ba      	ldrb	r2, [r7, #2]
 800bd5a:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800bd5e:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800bd62:	3301      	adds	r3, #1
 800bd64:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        
  BLUENRG_memcpy(buffer + indx, charValue, charValueLen);
 800bd68:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800bd6c:	f107 0208 	add.w	r2, r7, #8
 800bd70:	4413      	add	r3, r2
 800bd72:	78ba      	ldrb	r2, [r7, #2]
 800bd74:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 800bd78:	4618      	mov	r0, r3
 800bd7a:	f005 f99e 	bl	80110ba <memcpy>
  indx +=  charValueLen;
 800bd7e:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 800bd82:	78bb      	ldrb	r3, [r7, #2]
 800bd84:	4413      	add	r3, r2
 800bd86:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800bd8a:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800bd8e:	2218      	movs	r2, #24
 800bd90:	2100      	movs	r1, #0
 800bd92:	4618      	mov	r0, r3
 800bd94:	f005 f8b4 	bl	8010f00 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800bd98:	233f      	movs	r3, #63	@ 0x3f
 800bd9a:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
  rq.ocf = OCF_GATT_UPD_CHAR_VAL;
 800bd9e:	f44f 7383 	mov.w	r3, #262	@ 0x106
 800bda2:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
  rq.cparam = (void *)buffer;
 800bda6:	f107 0308 	add.w	r3, r7, #8
 800bdaa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  rq.clen = indx;
 800bdae:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800bdb2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  rq.rparam = &status;
 800bdb6:	f107 038b 	add.w	r3, r7, #139	@ 0x8b
 800bdba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  rq.rlen = 1;
 800bdbe:	2301      	movs	r3, #1
 800bdc0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 800bdc4:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800bdc8:	2100      	movs	r1, #0
 800bdca:	4618      	mov	r0, r3
 800bdcc:	f000 fab2 	bl	800c334 <hci_send_req>
 800bdd0:	4603      	mov	r3, r0
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	da01      	bge.n	800bdda <aci_gatt_update_char_value+0x108>
    return BLE_STATUS_TIMEOUT;
 800bdd6:	23ff      	movs	r3, #255	@ 0xff
 800bdd8:	e007      	b.n	800bdea <aci_gatt_update_char_value+0x118>

  if (status) {
 800bdda:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d002      	beq.n	800bde8 <aci_gatt_update_char_value+0x116>
    return status;
 800bde2:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800bde6:	e000      	b.n	800bdea <aci_gatt_update_char_value+0x118>
  }

  return 0;
 800bde8:	2300      	movs	r3, #0
}
 800bdea:	4618      	mov	r0, r3
 800bdec:	37ac      	adds	r7, #172	@ 0xac
 800bdee:	46bd      	mov	sp, r7
 800bdf0:	bd90      	pop	{r4, r7, pc}

0800bdf2 <aci_gatt_allow_read>:

  return 0;
}

tBleStatus aci_gatt_allow_read(uint16_t conn_handle)
{
 800bdf2:	b580      	push	{r7, lr}
 800bdf4:	b08a      	sub	sp, #40	@ 0x28
 800bdf6:	af00      	add	r7, sp, #0
 800bdf8:	4603      	mov	r3, r0
 800bdfa:	80fb      	strh	r3, [r7, #6]
    struct hci_request rq;
    gatt_allow_read_cp cp;
    uint8_t status;
    
    cp.conn_handle = htobs(conn_handle);
 800bdfc:	88fb      	ldrh	r3, [r7, #6]
 800bdfe:	81bb      	strh	r3, [r7, #12]

    BLUENRG_memset(&rq, 0, sizeof(rq));
 800be00:	f107 0310 	add.w	r3, r7, #16
 800be04:	2218      	movs	r2, #24
 800be06:	2100      	movs	r1, #0
 800be08:	4618      	mov	r0, r3
 800be0a:	f005 f879 	bl	8010f00 <memset>
    rq.ogf = OGF_VENDOR_CMD;
 800be0e:	233f      	movs	r3, #63	@ 0x3f
 800be10:	823b      	strh	r3, [r7, #16]
    rq.ocf = OCF_GATT_ALLOW_READ;
 800be12:	f240 1327 	movw	r3, #295	@ 0x127
 800be16:	827b      	strh	r3, [r7, #18]
    rq.cparam = &cp;
 800be18:	f107 030c 	add.w	r3, r7, #12
 800be1c:	61bb      	str	r3, [r7, #24]
    rq.clen = GATT_ALLOW_READ_CP_SIZE;
 800be1e:	2302      	movs	r3, #2
 800be20:	61fb      	str	r3, [r7, #28]
    rq.rparam = &status;
 800be22:	f107 030b 	add.w	r3, r7, #11
 800be26:	623b      	str	r3, [r7, #32]
    rq.rlen = 1;
 800be28:	2301      	movs	r3, #1
 800be2a:	627b      	str	r3, [r7, #36]	@ 0x24

    if (hci_send_req(&rq, FALSE) < 0)
 800be2c:	f107 0310 	add.w	r3, r7, #16
 800be30:	2100      	movs	r1, #0
 800be32:	4618      	mov	r0, r3
 800be34:	f000 fa7e 	bl	800c334 <hci_send_req>
 800be38:	4603      	mov	r3, r0
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	da01      	bge.n	800be42 <aci_gatt_allow_read+0x50>
      return BLE_STATUS_TIMEOUT;
 800be3e:	23ff      	movs	r3, #255	@ 0xff
 800be40:	e000      	b.n	800be44 <aci_gatt_allow_read+0x52>

    return status;
 800be42:	7afb      	ldrb	r3, [r7, #11]
}
 800be44:	4618      	mov	r0, r3
 800be46:	3728      	adds	r7, #40	@ 0x28
 800be48:	46bd      	mov	sp, r7
 800be4a:	bd80      	pop	{r7, pc}

0800be4c <aci_hal_read_config_data>:

  return status;
}

tBleStatus aci_hal_read_config_data(uint8_t offset, uint16_t data_len, uint8_t *data_len_out_p, uint8_t *data)
{
 800be4c:	b580      	push	{r7, lr}
 800be4e:	b0ac      	sub	sp, #176	@ 0xb0
 800be50:	af00      	add	r7, sp, #0
 800be52:	60ba      	str	r2, [r7, #8]
 800be54:	607b      	str	r3, [r7, #4]
 800be56:	4603      	mov	r3, r0
 800be58:	73fb      	strb	r3, [r7, #15]
 800be5a:	460b      	mov	r3, r1
 800be5c:	81bb      	strh	r3, [r7, #12]
  struct hci_request rq;
  hal_read_config_data_cp cp;
  hal_read_config_data_rp rp;
  
  cp.offset = offset;
 800be5e:	7bfb      	ldrb	r3, [r7, #15]
 800be60:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800be64:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 800be68:	2218      	movs	r2, #24
 800be6a:	2100      	movs	r1, #0
 800be6c:	4618      	mov	r0, r3
 800be6e:	f005 f847 	bl	8010f00 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800be72:	233f      	movs	r3, #63	@ 0x3f
 800be74:	f8a7 3098 	strh.w	r3, [r7, #152]	@ 0x98
  rq.ocf = OCF_HAL_READ_CONFIG_DATA;
 800be78:	230d      	movs	r3, #13
 800be7a:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
  rq.cparam = &cp;
 800be7e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800be82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  rq.clen = sizeof(cp);
 800be86:	2301      	movs	r3, #1
 800be88:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  rq.rparam = &rp;
 800be8c:	f107 0314 	add.w	r3, r7, #20
 800be90:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  rq.rlen = sizeof(rp);
 800be94:	2380      	movs	r3, #128	@ 0x80
 800be96:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  
  if (hci_send_req(&rq, FALSE) < 0)
 800be9a:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 800be9e:	2100      	movs	r1, #0
 800bea0:	4618      	mov	r0, r3
 800bea2:	f000 fa47 	bl	800c334 <hci_send_req>
 800bea6:	4603      	mov	r3, r0
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	da01      	bge.n	800beb0 <aci_hal_read_config_data+0x64>
    return BLE_STATUS_TIMEOUT;
 800beac:	23ff      	movs	r3, #255	@ 0xff
 800beae:	e01e      	b.n	800beee <aci_hal_read_config_data+0xa2>
  
  if(rp.status)
 800beb0:	7d3b      	ldrb	r3, [r7, #20]
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d001      	beq.n	800beba <aci_hal_read_config_data+0x6e>
    return rp.status;
 800beb6:	7d3b      	ldrb	r3, [r7, #20]
 800beb8:	e019      	b.n	800beee <aci_hal_read_config_data+0xa2>
  
  *data_len_out_p = rq.rlen-1;
 800beba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bebe:	b2db      	uxtb	r3, r3
 800bec0:	3b01      	subs	r3, #1
 800bec2:	b2da      	uxtb	r2, r3
 800bec4:	68bb      	ldr	r3, [r7, #8]
 800bec6:	701a      	strb	r2, [r3, #0]
  
  BLUENRG_memcpy(data, rp.data, MIN(data_len, *data_len_out_p));
 800bec8:	68bb      	ldr	r3, [r7, #8]
 800beca:	781b      	ldrb	r3, [r3, #0]
 800becc:	461a      	mov	r2, r3
 800bece:	89bb      	ldrh	r3, [r7, #12]
 800bed0:	4293      	cmp	r3, r2
 800bed2:	d201      	bcs.n	800bed8 <aci_hal_read_config_data+0x8c>
 800bed4:	89ba      	ldrh	r2, [r7, #12]
 800bed6:	e002      	b.n	800bede <aci_hal_read_config_data+0x92>
 800bed8:	68bb      	ldr	r3, [r7, #8]
 800beda:	781b      	ldrb	r3, [r3, #0]
 800bedc:	461a      	mov	r2, r3
 800bede:	f107 0314 	add.w	r3, r7, #20
 800bee2:	3301      	adds	r3, #1
 800bee4:	4619      	mov	r1, r3
 800bee6:	6878      	ldr	r0, [r7, #4]
 800bee8:	f005 f8e7 	bl	80110ba <memcpy>
  
  return 0;
 800beec:	2300      	movs	r3, #0
}
 800beee:	4618      	mov	r0, r3
 800bef0:	37b0      	adds	r7, #176	@ 0xb0
 800bef2:	46bd      	mov	sp, r7
 800bef4:	bd80      	pop	{r7, pc}

0800bef6 <aci_hal_set_tx_power_level>:

tBleStatus aci_hal_set_tx_power_level(uint8_t en_high_power, uint8_t pa_level)
{
 800bef6:	b580      	push	{r7, lr}
 800bef8:	b08a      	sub	sp, #40	@ 0x28
 800befa:	af00      	add	r7, sp, #0
 800befc:	4603      	mov	r3, r0
 800befe:	460a      	mov	r2, r1
 800bf00:	71fb      	strb	r3, [r7, #7]
 800bf02:	4613      	mov	r3, r2
 800bf04:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  hal_set_tx_power_level_cp cp;    
  uint8_t status;
    
  cp.en_high_power = en_high_power;
 800bf06:	79fb      	ldrb	r3, [r7, #7]
 800bf08:	733b      	strb	r3, [r7, #12]
  cp.pa_level = pa_level;
 800bf0a:	79bb      	ldrb	r3, [r7, #6]
 800bf0c:	737b      	strb	r3, [r7, #13]

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800bf0e:	f107 0310 	add.w	r3, r7, #16
 800bf12:	2218      	movs	r2, #24
 800bf14:	2100      	movs	r1, #0
 800bf16:	4618      	mov	r0, r3
 800bf18:	f004 fff2 	bl	8010f00 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800bf1c:	233f      	movs	r3, #63	@ 0x3f
 800bf1e:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_HAL_SET_TX_POWER_LEVEL;
 800bf20:	230f      	movs	r3, #15
 800bf22:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 800bf24:	f107 030c 	add.w	r3, r7, #12
 800bf28:	61bb      	str	r3, [r7, #24]
  rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 800bf2a:	2302      	movs	r3, #2
 800bf2c:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 800bf2e:	f107 030b 	add.w	r3, r7, #11
 800bf32:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 800bf34:	2301      	movs	r3, #1
 800bf36:	627b      	str	r3, [r7, #36]	@ 0x24

  if (hci_send_req(&rq, FALSE) < 0)
 800bf38:	f107 0310 	add.w	r3, r7, #16
 800bf3c:	2100      	movs	r1, #0
 800bf3e:	4618      	mov	r0, r3
 800bf40:	f000 f9f8 	bl	800c334 <hci_send_req>
 800bf44:	4603      	mov	r3, r0
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	da01      	bge.n	800bf4e <aci_hal_set_tx_power_level+0x58>
    return BLE_STATUS_TIMEOUT;
 800bf4a:	23ff      	movs	r3, #255	@ 0xff
 800bf4c:	e000      	b.n	800bf50 <aci_hal_set_tx_power_level+0x5a>

  return status;
 800bf4e:	7afb      	ldrb	r3, [r7, #11]
}
 800bf50:	4618      	mov	r0, r3
 800bf52:	3728      	adds	r7, #40	@ 0x28
 800bf54:	46bd      	mov	sp, r7
 800bf56:	bd80      	pop	{r7, pc}

0800bf58 <getBlueNRGVersion>:
#include "hci.h"
#include "hci_le.h"
#include "string.h"

uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 800bf58:	b590      	push	{r4, r7, lr}
 800bf5a:	b089      	sub	sp, #36	@ 0x24
 800bf5c:	af02      	add	r7, sp, #8
 800bf5e:	6078      	str	r0, [r7, #4]
 800bf60:	6039      	str	r1, [r7, #0]
  uint8_t status;
  uint8_t hci_version, lmp_pal_version;
  uint16_t hci_revision, manufacturer_name, lmp_pal_subversion;

  status = hci_le_read_local_version(&hci_version, &hci_revision, &lmp_pal_version, 
 800bf62:	f107 0410 	add.w	r4, r7, #16
 800bf66:	f107 0215 	add.w	r2, r7, #21
 800bf6a:	f107 0112 	add.w	r1, r7, #18
 800bf6e:	f107 0016 	add.w	r0, r7, #22
 800bf72:	f107 030e 	add.w	r3, r7, #14
 800bf76:	9300      	str	r3, [sp, #0]
 800bf78:	4623      	mov	r3, r4
 800bf7a:	f000 f851 	bl	800c020 <hci_le_read_local_version>
 800bf7e:	4603      	mov	r3, r0
 800bf80:	75fb      	strb	r3, [r7, #23]
                                     &manufacturer_name, &lmp_pal_subversion);

  if (status == BLE_STATUS_SUCCESS) {
 800bf82:	7dfb      	ldrb	r3, [r7, #23]
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d124      	bne.n	800bfd2 <getBlueNRGVersion+0x7a>
    *hwVersion = hci_revision >> 8;
 800bf88:	8a7b      	ldrh	r3, [r7, #18]
 800bf8a:	0a1b      	lsrs	r3, r3, #8
 800bf8c:	b29b      	uxth	r3, r3
 800bf8e:	b2da      	uxtb	r2, r3
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	701a      	strb	r2, [r3, #0]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
 800bf94:	8a7b      	ldrh	r3, [r7, #18]
 800bf96:	021b      	lsls	r3, r3, #8
 800bf98:	b29a      	uxth	r2, r3
 800bf9a:	683b      	ldr	r3, [r7, #0]
 800bf9c:	801a      	strh	r2, [r3, #0]
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 800bf9e:	683b      	ldr	r3, [r7, #0]
 800bfa0:	881b      	ldrh	r3, [r3, #0]
 800bfa2:	b21a      	sxth	r2, r3
 800bfa4:	89fb      	ldrh	r3, [r7, #14]
 800bfa6:	b21b      	sxth	r3, r3
 800bfa8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800bfac:	b21b      	sxth	r3, r3
 800bfae:	4313      	orrs	r3, r2
 800bfb0:	b21b      	sxth	r3, r3
 800bfb2:	b29a      	uxth	r2, r3
 800bfb4:	683b      	ldr	r3, [r7, #0]
 800bfb6:	801a      	strh	r2, [r3, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 800bfb8:	683b      	ldr	r3, [r7, #0]
 800bfba:	881b      	ldrh	r3, [r3, #0]
 800bfbc:	b21a      	sxth	r2, r3
 800bfbe:	89fb      	ldrh	r3, [r7, #14]
 800bfc0:	b21b      	sxth	r3, r3
 800bfc2:	f003 030f 	and.w	r3, r3, #15
 800bfc6:	b21b      	sxth	r3, r3
 800bfc8:	4313      	orrs	r3, r2
 800bfca:	b21b      	sxth	r3, r3
 800bfcc:	b29a      	uxth	r2, r3
 800bfce:	683b      	ldr	r3, [r7, #0]
 800bfd0:	801a      	strh	r2, [r3, #0]
  }
  return status;
 800bfd2:	7dfb      	ldrb	r3, [r7, #23]
}
 800bfd4:	4618      	mov	r0, r3
 800bfd6:	371c      	adds	r7, #28
 800bfd8:	46bd      	mov	sp, r7
 800bfda:	bd90      	pop	{r4, r7, pc}

0800bfdc <hci_reset>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

int hci_reset(void)
{
 800bfdc:	b580      	push	{r7, lr}
 800bfde:	b088      	sub	sp, #32
 800bfe0:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800bfe2:	f107 0308 	add.w	r3, r7, #8
 800bfe6:	2218      	movs	r2, #24
 800bfe8:	2100      	movs	r1, #0
 800bfea:	4618      	mov	r0, r3
 800bfec:	f004 ff88 	bl	8010f00 <memset>
  rq.ogf = OGF_HOST_CTL;
 800bff0:	2303      	movs	r3, #3
 800bff2:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_RESET;
 800bff4:	2303      	movs	r3, #3
 800bff6:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800bff8:	1dfb      	adds	r3, r7, #7
 800bffa:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800bffc:	2301      	movs	r3, #1
 800bffe:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 800c000:	f107 0308 	add.w	r3, r7, #8
 800c004:	2100      	movs	r1, #0
 800c006:	4618      	mov	r0, r3
 800c008:	f000 f994 	bl	800c334 <hci_send_req>
 800c00c:	4603      	mov	r3, r0
 800c00e:	2b00      	cmp	r3, #0
 800c010:	da01      	bge.n	800c016 <hci_reset+0x3a>
    return BLE_STATUS_TIMEOUT;
 800c012:	23ff      	movs	r3, #255	@ 0xff
 800c014:	e000      	b.n	800c018 <hci_reset+0x3c>
  
  return status;  
 800c016:	79fb      	ldrb	r3, [r7, #7]
}
 800c018:	4618      	mov	r0, r3
 800c01a:	3720      	adds	r7, #32
 800c01c:	46bd      	mov	sp, r7
 800c01e:	bd80      	pop	{r7, pc}

0800c020 <hci_le_read_local_version>:
  return status;  
}

int hci_le_read_local_version(uint8_t *hci_version, uint16_t *hci_revision, uint8_t *lmp_pal_version, 
                              uint16_t *manufacturer_name, uint16_t *lmp_pal_subversion)
{
 800c020:	b580      	push	{r7, lr}
 800c022:	b08e      	sub	sp, #56	@ 0x38
 800c024:	af00      	add	r7, sp, #0
 800c026:	60f8      	str	r0, [r7, #12]
 800c028:	60b9      	str	r1, [r7, #8]
 800c02a:	607a      	str	r2, [r7, #4]
 800c02c:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  read_local_version_rp resp;
  
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800c02e:	f107 0314 	add.w	r3, r7, #20
 800c032:	2209      	movs	r2, #9
 800c034:	2100      	movs	r1, #0
 800c036:	4618      	mov	r0, r3
 800c038:	f004 ff62 	bl	8010f00 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800c03c:	f107 0320 	add.w	r3, r7, #32
 800c040:	2218      	movs	r2, #24
 800c042:	2100      	movs	r1, #0
 800c044:	4618      	mov	r0, r3
 800c046:	f004 ff5b 	bl	8010f00 <memset>
  rq.ogf = OGF_INFO_PARAM;
 800c04a:	2304      	movs	r3, #4
 800c04c:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_READ_LOCAL_VERSION;
 800c04e:	2301      	movs	r3, #1
 800c050:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.cparam = NULL;
 800c052:	2300      	movs	r3, #0
 800c054:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.clen = 0;
 800c056:	2300      	movs	r3, #0
 800c058:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.rparam = &resp;
 800c05a:	f107 0314 	add.w	r3, r7, #20
 800c05e:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = READ_LOCAL_VERSION_RP_SIZE;
 800c060:	2309      	movs	r3, #9
 800c062:	637b      	str	r3, [r7, #52]	@ 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 800c064:	f107 0320 	add.w	r3, r7, #32
 800c068:	2100      	movs	r1, #0
 800c06a:	4618      	mov	r0, r3
 800c06c:	f000 f962 	bl	800c334 <hci_send_req>
 800c070:	4603      	mov	r3, r0
 800c072:	2b00      	cmp	r3, #0
 800c074:	da01      	bge.n	800c07a <hci_le_read_local_version+0x5a>
    return BLE_STATUS_TIMEOUT;
 800c076:	23ff      	movs	r3, #255	@ 0xff
 800c078:	e018      	b.n	800c0ac <hci_le_read_local_version+0x8c>
  
  if (resp.status) {
 800c07a:	7d3b      	ldrb	r3, [r7, #20]
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d001      	beq.n	800c084 <hci_le_read_local_version+0x64>
    return resp.status;
 800c080:	7d3b      	ldrb	r3, [r7, #20]
 800c082:	e013      	b.n	800c0ac <hci_le_read_local_version+0x8c>
  }
  
  
  *hci_version = resp.hci_version;
 800c084:	7d7a      	ldrb	r2, [r7, #21]
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	701a      	strb	r2, [r3, #0]
  *hci_revision =  btohs(resp.hci_revision);
 800c08a:	8afa      	ldrh	r2, [r7, #22]
 800c08c:	68bb      	ldr	r3, [r7, #8]
 800c08e:	801a      	strh	r2, [r3, #0]
  *lmp_pal_version = resp.lmp_pal_version;
 800c090:	7e3a      	ldrb	r2, [r7, #24]
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	701a      	strb	r2, [r3, #0]
  *manufacturer_name = btohs(resp.manufacturer_name);
 800c096:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 800c09a:	b29a      	uxth	r2, r3
 800c09c:	683b      	ldr	r3, [r7, #0]
 800c09e:	801a      	strh	r2, [r3, #0]
  *lmp_pal_subversion = btohs(resp.lmp_pal_subversion);
 800c0a0:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 800c0a4:	b29a      	uxth	r2, r3
 800c0a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0a8:	801a      	strh	r2, [r3, #0]
  
  return 0;
 800c0aa:	2300      	movs	r3, #0
}
 800c0ac:	4618      	mov	r0, r3
 800c0ae:	3738      	adds	r7, #56	@ 0x38
 800c0b0:	46bd      	mov	sp, r7
 800c0b2:	bd80      	pop	{r7, pc}

0800c0b4 <hci_le_set_scan_resp_data>:
  
  return 0;
}

int hci_le_set_scan_resp_data(uint8_t length, const uint8_t data[])
{
 800c0b4:	b580      	push	{r7, lr}
 800c0b6:	b092      	sub	sp, #72	@ 0x48
 800c0b8:	af00      	add	r7, sp, #0
 800c0ba:	4603      	mov	r3, r0
 800c0bc:	6039      	str	r1, [r7, #0]
 800c0be:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  le_set_scan_response_data_cp scan_resp_cp;
  uint8_t status;
  
  BLUENRG_memset(&scan_resp_cp, 0, sizeof(scan_resp_cp));
 800c0c0:	f107 0310 	add.w	r3, r7, #16
 800c0c4:	2220      	movs	r2, #32
 800c0c6:	2100      	movs	r1, #0
 800c0c8:	4618      	mov	r0, r3
 800c0ca:	f004 ff19 	bl	8010f00 <memset>
  scan_resp_cp.length = length;
 800c0ce:	79fb      	ldrb	r3, [r7, #7]
 800c0d0:	743b      	strb	r3, [r7, #16]
  BLUENRG_memcpy(scan_resp_cp.data, data, MIN(31,length));
 800c0d2:	79fb      	ldrb	r3, [r7, #7]
 800c0d4:	2b1f      	cmp	r3, #31
 800c0d6:	bf28      	it	cs
 800c0d8:	231f      	movcs	r3, #31
 800c0da:	b2db      	uxtb	r3, r3
 800c0dc:	461a      	mov	r2, r3
 800c0de:	f107 0310 	add.w	r3, r7, #16
 800c0e2:	3301      	adds	r3, #1
 800c0e4:	6839      	ldr	r1, [r7, #0]
 800c0e6:	4618      	mov	r0, r3
 800c0e8:	f004 ffe7 	bl	80110ba <memcpy>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800c0ec:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800c0f0:	2218      	movs	r2, #24
 800c0f2:	2100      	movs	r1, #0
 800c0f4:	4618      	mov	r0, r3
 800c0f6:	f004 ff03 	bl	8010f00 <memset>
  rq.ogf = OGF_LE_CTL;
 800c0fa:	2308      	movs	r3, #8
 800c0fc:	863b      	strh	r3, [r7, #48]	@ 0x30
  rq.ocf = OCF_LE_SET_SCAN_RESPONSE_DATA;
 800c0fe:	2309      	movs	r3, #9
 800c100:	867b      	strh	r3, [r7, #50]	@ 0x32
  rq.cparam = &scan_resp_cp;
 800c102:	f107 0310 	add.w	r3, r7, #16
 800c106:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.clen = LE_SET_SCAN_RESPONSE_DATA_CP_SIZE;
 800c108:	2320      	movs	r3, #32
 800c10a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rparam = &status;
 800c10c:	f107 030f 	add.w	r3, r7, #15
 800c110:	643b      	str	r3, [r7, #64]	@ 0x40
  rq.rlen = 1;
 800c112:	2301      	movs	r3, #1
 800c114:	647b      	str	r3, [r7, #68]	@ 0x44
  
  if (hci_send_req(&rq, FALSE) < 0)
 800c116:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800c11a:	2100      	movs	r1, #0
 800c11c:	4618      	mov	r0, r3
 800c11e:	f000 f909 	bl	800c334 <hci_send_req>
 800c122:	4603      	mov	r3, r0
 800c124:	2b00      	cmp	r3, #0
 800c126:	da01      	bge.n	800c12c <hci_le_set_scan_resp_data+0x78>
    return BLE_STATUS_TIMEOUT;
 800c128:	23ff      	movs	r3, #255	@ 0xff
 800c12a:	e000      	b.n	800c12e <hci_le_set_scan_resp_data+0x7a>
  
  return status;
 800c12c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c12e:	4618      	mov	r0, r3
 800c130:	3748      	adds	r7, #72	@ 0x48
 800c132:	46bd      	mov	sp, r7
 800c134:	bd80      	pop	{r7, pc}

0800c136 <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 800c136:	b480      	push	{r7}
 800c138:	b085      	sub	sp, #20
 800c13a:	af00      	add	r7, sp, #0
 800c13c:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	3308      	adds	r3, #8
 800c142:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	781b      	ldrb	r3, [r3, #0]
 800c148:	2b04      	cmp	r3, #4
 800c14a:	d001      	beq.n	800c150 <verify_packet+0x1a>
    return 1; /* Incorrect type */
 800c14c:	2301      	movs	r3, #1
 800c14e:	e00c      	b.n	800c16a <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	3302      	adds	r3, #2
 800c154:	781b      	ldrb	r3, [r3, #0]
 800c156:	461a      	mov	r2, r3
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800c15e:	3b03      	subs	r3, #3
 800c160:	429a      	cmp	r2, r3
 800c162:	d001      	beq.n	800c168 <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 800c164:	2302      	movs	r3, #2
 800c166:	e000      	b.n	800c16a <verify_packet+0x34>
  
  return 0;      
 800c168:	2300      	movs	r3, #0
}
 800c16a:	4618      	mov	r0, r3
 800c16c:	3714      	adds	r7, #20
 800c16e:	46bd      	mov	sp, r7
 800c170:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c174:	4770      	bx	lr
	...

0800c178 <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 800c178:	b580      	push	{r7, lr}
 800c17a:	b0a6      	sub	sp, #152	@ 0x98
 800c17c:	af00      	add	r7, sp, #0
 800c17e:	607b      	str	r3, [r7, #4]
 800c180:	4603      	mov	r3, r0
 800c182:	81fb      	strh	r3, [r7, #14]
 800c184:	460b      	mov	r3, r1
 800c186:	81bb      	strh	r3, [r7, #12]
 800c188:	4613      	mov	r3, r2
 800c18a:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 800c18c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800c190:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c194:	b21a      	sxth	r2, r3
 800c196:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800c19a:	029b      	lsls	r3, r3, #10
 800c19c:	b21b      	sxth	r3, r3
 800c19e:	4313      	orrs	r3, r2
 800c1a0:	b21b      	sxth	r3, r3
 800c1a2:	b29b      	uxth	r3, r3
 800c1a4:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 800c1a6:	7afb      	ldrb	r3, [r7, #11]
 800c1a8:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 800c1aa:	2301      	movs	r3, #1
 800c1ac:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 800c1ae:	f107 0318 	add.w	r3, r7, #24
 800c1b2:	3301      	adds	r3, #1
 800c1b4:	461a      	mov	r2, r3
 800c1b6:	f107 0314 	add.w	r3, r7, #20
 800c1ba:	8819      	ldrh	r1, [r3, #0]
 800c1bc:	789b      	ldrb	r3, [r3, #2]
 800c1be:	8011      	strh	r1, [r2, #0]
 800c1c0:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 800c1c2:	f107 0318 	add.w	r3, r7, #24
 800c1c6:	3304      	adds	r3, #4
 800c1c8:	7afa      	ldrb	r2, [r7, #11]
 800c1ca:	6879      	ldr	r1, [r7, #4]
 800c1cc:	4618      	mov	r0, r3
 800c1ce:	f004 ff74 	bl	80110ba <memcpy>
  
  if (hciContext.io.Send)
 800c1d2:	4b09      	ldr	r3, [pc, #36]	@ (800c1f8 <send_cmd+0x80>)
 800c1d4:	691b      	ldr	r3, [r3, #16]
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d009      	beq.n	800c1ee <send_cmd+0x76>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 800c1da:	4b07      	ldr	r3, [pc, #28]	@ (800c1f8 <send_cmd+0x80>)
 800c1dc:	691b      	ldr	r3, [r3, #16]
 800c1de:	7afa      	ldrb	r2, [r7, #11]
 800c1e0:	b292      	uxth	r2, r2
 800c1e2:	3204      	adds	r2, #4
 800c1e4:	b291      	uxth	r1, r2
 800c1e6:	f107 0218 	add.w	r2, r7, #24
 800c1ea:	4610      	mov	r0, r2
 800c1ec:	4798      	blx	r3
  }
}
 800c1ee:	bf00      	nop
 800c1f0:	3798      	adds	r7, #152	@ 0x98
 800c1f2:	46bd      	mov	sp, r7
 800c1f4:	bd80      	pop	{r7, pc}
 800c1f6:	bf00      	nop
 800c1f8:	200039ac 	.word	0x200039ac

0800c1fc <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 800c1fc:	b580      	push	{r7, lr}
 800c1fe:	b084      	sub	sp, #16
 800c200:	af00      	add	r7, sp, #0
 800c202:	6078      	str	r0, [r7, #4]
 800c204:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 800c206:	e00a      	b.n	800c21e <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 800c208:	f107 030c 	add.w	r3, r7, #12
 800c20c:	4619      	mov	r1, r3
 800c20e:	6838      	ldr	r0, [r7, #0]
 800c210:	f000 fae8 	bl	800c7e4 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	4619      	mov	r1, r3
 800c218:	6878      	ldr	r0, [r7, #4]
 800c21a:	f000 fa4f 	bl	800c6bc <list_insert_head>
  while (!list_is_empty(src_list))
 800c21e:	6838      	ldr	r0, [r7, #0]
 800c220:	f000 fa2a 	bl	800c678 <list_is_empty>
 800c224:	4603      	mov	r3, r0
 800c226:	2b00      	cmp	r3, #0
 800c228:	d0ee      	beq.n	800c208 <move_list+0xc>
  }
}
 800c22a:	bf00      	nop
 800c22c:	bf00      	nop
 800c22e:	3710      	adds	r7, #16
 800c230:	46bd      	mov	sp, r7
 800c232:	bd80      	pop	{r7, pc}

0800c234 <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 800c234:	b580      	push	{r7, lr}
 800c236:	b082      	sub	sp, #8
 800c238:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800c23a:	e009      	b.n	800c250 <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 800c23c:	1d3b      	adds	r3, r7, #4
 800c23e:	4619      	mov	r1, r3
 800c240:	4809      	ldr	r0, [pc, #36]	@ (800c268 <free_event_list+0x34>)
 800c242:	f000 faa8 	bl	800c796 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	4619      	mov	r1, r3
 800c24a:	4808      	ldr	r0, [pc, #32]	@ (800c26c <free_event_list+0x38>)
 800c24c:	f000 fa5c 	bl	800c708 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800c250:	4806      	ldr	r0, [pc, #24]	@ (800c26c <free_event_list+0x38>)
 800c252:	f000 faee 	bl	800c832 <list_get_size>
 800c256:	4603      	mov	r3, r0
 800c258:	2b01      	cmp	r3, #1
 800c25a:	ddef      	ble.n	800c23c <free_event_list+0x8>
  }
}
 800c25c:	bf00      	nop
 800c25e:	bf00      	nop
 800c260:	3708      	adds	r7, #8
 800c262:	46bd      	mov	sp, r7
 800c264:	bd80      	pop	{r7, pc}
 800c266:	bf00      	nop
 800c268:	200036e8 	.word	0x200036e8
 800c26c:	200036e0 	.word	0x200036e0

0800c270 <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800c270:	b580      	push	{r7, lr}
 800c272:	b084      	sub	sp, #16
 800c274:	af00      	add	r7, sp, #0
 800c276:	6078      	str	r0, [r7, #4]
 800c278:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d002      	beq.n	800c286 <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 800c280:	4a18      	ldr	r2, [pc, #96]	@ (800c2e4 <hci_init+0x74>)
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 800c286:	4818      	ldr	r0, [pc, #96]	@ (800c2e8 <hci_init+0x78>)
 800c288:	f000 f9e6 	bl	800c658 <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 800c28c:	4817      	ldr	r0, [pc, #92]	@ (800c2ec <hci_init+0x7c>)
 800c28e:	f000 f9e3 	bl	800c658 <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 800c292:	f7f7 f82f 	bl	80032f4 <hci_tl_lowlevel_init>
    
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800c296:	2300      	movs	r3, #0
 800c298:	73fb      	strb	r3, [r7, #15]
 800c29a:	e00c      	b.n	800c2b6 <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 800c29c:	7bfb      	ldrb	r3, [r7, #15]
 800c29e:	228c      	movs	r2, #140	@ 0x8c
 800c2a0:	fb02 f303 	mul.w	r3, r2, r3
 800c2a4:	4a12      	ldr	r2, [pc, #72]	@ (800c2f0 <hci_init+0x80>)
 800c2a6:	4413      	add	r3, r2
 800c2a8:	4619      	mov	r1, r3
 800c2aa:	480f      	ldr	r0, [pc, #60]	@ (800c2e8 <hci_init+0x78>)
 800c2ac:	f000 fa2c 	bl	800c708 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800c2b0:	7bfb      	ldrb	r3, [r7, #15]
 800c2b2:	3301      	adds	r3, #1
 800c2b4:	73fb      	strb	r3, [r7, #15]
 800c2b6:	7bfb      	ldrb	r3, [r7, #15]
 800c2b8:	2b04      	cmp	r3, #4
 800c2ba:	d9ef      	bls.n	800c29c <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 800c2bc:	4b09      	ldr	r3, [pc, #36]	@ (800c2e4 <hci_init+0x74>)
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d003      	beq.n	800c2cc <hci_init+0x5c>
 800c2c4:	4b07      	ldr	r3, [pc, #28]	@ (800c2e4 <hci_init+0x74>)
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	2000      	movs	r0, #0
 800c2ca:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 800c2cc:	4b05      	ldr	r3, [pc, #20]	@ (800c2e4 <hci_init+0x74>)
 800c2ce:	689b      	ldr	r3, [r3, #8]
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d002      	beq.n	800c2da <hci_init+0x6a>
 800c2d4:	4b03      	ldr	r3, [pc, #12]	@ (800c2e4 <hci_init+0x74>)
 800c2d6:	689b      	ldr	r3, [r3, #8]
 800c2d8:	4798      	blx	r3
}
 800c2da:	bf00      	nop
 800c2dc:	3710      	adds	r7, #16
 800c2de:	46bd      	mov	sp, r7
 800c2e0:	bd80      	pop	{r7, pc}
 800c2e2:	bf00      	nop
 800c2e4:	200039ac 	.word	0x200039ac
 800c2e8:	200036e0 	.word	0x200036e0
 800c2ec:	200036e8 	.word	0x200036e8
 800c2f0:	200036f0 	.word	0x200036f0

0800c2f4 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 800c2f4:	b480      	push	{r7}
 800c2f6:	b083      	sub	sp, #12
 800c2f8:	af00      	add	r7, sp, #0
 800c2fa:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	4a0b      	ldr	r2, [pc, #44]	@ (800c330 <hci_register_io_bus+0x3c>)
 800c302:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	68db      	ldr	r3, [r3, #12]
 800c308:	4a09      	ldr	r2, [pc, #36]	@ (800c330 <hci_register_io_bus+0x3c>)
 800c30a:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	691b      	ldr	r3, [r3, #16]
 800c310:	4a07      	ldr	r2, [pc, #28]	@ (800c330 <hci_register_io_bus+0x3c>)
 800c312:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	699b      	ldr	r3, [r3, #24]
 800c318:	4a05      	ldr	r2, [pc, #20]	@ (800c330 <hci_register_io_bus+0x3c>)
 800c31a:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	689b      	ldr	r3, [r3, #8]
 800c320:	4a03      	ldr	r2, [pc, #12]	@ (800c330 <hci_register_io_bus+0x3c>)
 800c322:	6093      	str	r3, [r2, #8]
}
 800c324:	bf00      	nop
 800c326:	370c      	adds	r7, #12
 800c328:	46bd      	mov	sp, r7
 800c32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c32e:	4770      	bx	lr
 800c330:	200039ac 	.word	0x200039ac

0800c334 <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 800c334:	b580      	push	{r7, lr}
 800c336:	b08e      	sub	sp, #56	@ 0x38
 800c338:	af00      	add	r7, sp, #0
 800c33a:	6078      	str	r0, [r7, #4]
 800c33c:	460b      	mov	r3, r1
 800c33e:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	885b      	ldrh	r3, [r3, #2]
 800c344:	b21b      	sxth	r3, r3
 800c346:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c34a:	b21a      	sxth	r2, r3
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	881b      	ldrh	r3, [r3, #0]
 800c350:	b21b      	sxth	r3, r3
 800c352:	029b      	lsls	r3, r3, #10
 800c354:	b21b      	sxth	r3, r3
 800c356:	4313      	orrs	r3, r2
 800c358:	b21b      	sxth	r3, r3
 800c35a:	86fb      	strh	r3, [r7, #54]	@ 0x36
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 800c35c:	2300      	movs	r3, #0
 800c35e:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 800c360:	f107 0308 	add.w	r3, r7, #8
 800c364:	4618      	mov	r0, r3
 800c366:	f000 f977 	bl	800c658 <list_init_head>

  free_event_list();
 800c36a:	f7ff ff63 	bl	800c234 <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	8818      	ldrh	r0, [r3, #0]
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	8859      	ldrh	r1, [r3, #2]
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	68db      	ldr	r3, [r3, #12]
 800c37a:	b2da      	uxtb	r2, r3
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	689b      	ldr	r3, [r3, #8]
 800c380:	f7ff fefa 	bl	800c178 <send_cmd>
  
  if (async)
 800c384:	78fb      	ldrb	r3, [r7, #3]
 800c386:	2b00      	cmp	r3, #0
 800c388:	d001      	beq.n	800c38e <hci_send_req+0x5a>
  {
    return 0;
 800c38a:	2300      	movs	r3, #0
 800c38c:	e0e2      	b.n	800c554 <hci_send_req+0x220>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 800c38e:	f7f9 f86f 	bl	8005470 <HAL_GetTick>
 800c392:	6338      	str	r0, [r7, #48]	@ 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 800c394:	f7f9 f86c 	bl	8005470 <HAL_GetTick>
 800c398:	4602      	mov	r2, r0
 800c39a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c39c:	1ad3      	subs	r3, r2, r3
 800c39e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c3a2:	f200 80b3 	bhi.w	800c50c <hci_send_req+0x1d8>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 800c3a6:	486d      	ldr	r0, [pc, #436]	@ (800c55c <hci_send_req+0x228>)
 800c3a8:	f000 f966 	bl	800c678 <list_is_empty>
 800c3ac:	4603      	mov	r3, r0
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d000      	beq.n	800c3b4 <hci_send_req+0x80>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 800c3b2:	e7ef      	b.n	800c394 <hci_send_req+0x60>
      {
        break;
 800c3b4:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 800c3b6:	f107 0310 	add.w	r3, r7, #16
 800c3ba:	4619      	mov	r1, r3
 800c3bc:	4867      	ldr	r0, [pc, #412]	@ (800c55c <hci_send_req+0x228>)
 800c3be:	f000 f9ea 	bl	800c796 <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 800c3c2:	693b      	ldr	r3, [r7, #16]
 800c3c4:	3308      	adds	r3, #8
 800c3c6:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 800c3c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3ca:	781b      	ldrb	r3, [r3, #0]
 800c3cc:	2b04      	cmp	r3, #4
 800c3ce:	d17f      	bne.n	800c4d0 <hci_send_req+0x19c>
    {
      event_pckt = (void *)(hci_hdr->data);
 800c3d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3d2:	3301      	adds	r3, #1
 800c3d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 800c3d6:	693b      	ldr	r3, [r7, #16]
 800c3d8:	3308      	adds	r3, #8
 800c3da:	3303      	adds	r3, #3
 800c3dc:	627b      	str	r3, [r7, #36]	@ 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 800c3de:	693b      	ldr	r3, [r7, #16]
 800c3e0:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800c3e4:	3b03      	subs	r3, #3
 800c3e6:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 800c3e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3ea:	781b      	ldrb	r3, [r3, #0]
 800c3ec:	2b3e      	cmp	r3, #62	@ 0x3e
 800c3ee:	d04c      	beq.n	800c48a <hci_send_req+0x156>
 800c3f0:	2b3e      	cmp	r3, #62	@ 0x3e
 800c3f2:	dc68      	bgt.n	800c4c6 <hci_send_req+0x192>
 800c3f4:	2b10      	cmp	r3, #16
 800c3f6:	f000 808b 	beq.w	800c510 <hci_send_req+0x1dc>
 800c3fa:	2b10      	cmp	r3, #16
 800c3fc:	dc63      	bgt.n	800c4c6 <hci_send_req+0x192>
 800c3fe:	2b0e      	cmp	r3, #14
 800c400:	d023      	beq.n	800c44a <hci_send_req+0x116>
 800c402:	2b0f      	cmp	r3, #15
 800c404:	d15f      	bne.n	800c4c6 <hci_send_req+0x192>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 800c406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c408:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 800c40a:	69bb      	ldr	r3, [r7, #24]
 800c40c:	885b      	ldrh	r3, [r3, #2]
 800c40e:	b29b      	uxth	r3, r3
 800c410:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800c412:	429a      	cmp	r2, r3
 800c414:	d17e      	bne.n	800c514 <hci_send_req+0x1e0>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	685b      	ldr	r3, [r3, #4]
 800c41a:	2b0f      	cmp	r3, #15
 800c41c:	d004      	beq.n	800c428 <hci_send_req+0xf4>
          if (cs->status) {
 800c41e:	69bb      	ldr	r3, [r7, #24]
 800c420:	781b      	ldrb	r3, [r3, #0]
 800c422:	2b00      	cmp	r3, #0
 800c424:	d051      	beq.n	800c4ca <hci_send_req+0x196>
            goto failed;
 800c426:	e078      	b.n	800c51a <hci_send_req+0x1e6>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	695a      	ldr	r2, [r3, #20]
 800c42c:	6a3b      	ldr	r3, [r7, #32]
 800c42e:	429a      	cmp	r2, r3
 800c430:	bf28      	it	cs
 800c432:	461a      	movcs	r2, r3
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	6918      	ldr	r0, [r3, #16]
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	695b      	ldr	r3, [r3, #20]
 800c440:	461a      	mov	r2, r3
 800c442:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c444:	f004 fe39 	bl	80110ba <memcpy>
        goto done;
 800c448:	e078      	b.n	800c53c <hci_send_req+0x208>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 800c44a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c44c:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 800c44e:	697b      	ldr	r3, [r7, #20]
 800c450:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800c454:	b29b      	uxth	r3, r3
 800c456:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800c458:	429a      	cmp	r2, r3
 800c45a:	d15d      	bne.n	800c518 <hci_send_req+0x1e4>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 800c45c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c45e:	3303      	adds	r3, #3
 800c460:	627b      	str	r3, [r7, #36]	@ 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 800c462:	6a3b      	ldr	r3, [r7, #32]
 800c464:	3b03      	subs	r3, #3
 800c466:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	695a      	ldr	r2, [r3, #20]
 800c46c:	6a3b      	ldr	r3, [r7, #32]
 800c46e:	429a      	cmp	r2, r3
 800c470:	bf28      	it	cs
 800c472:	461a      	movcs	r2, r3
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	6918      	ldr	r0, [r3, #16]
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	695b      	ldr	r3, [r3, #20]
 800c480:	461a      	mov	r2, r3
 800c482:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c484:	f004 fe19 	bl	80110ba <memcpy>
        goto done;
 800c488:	e058      	b.n	800c53c <hci_send_req+0x208>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 800c48a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c48c:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 800c48e:	69fb      	ldr	r3, [r7, #28]
 800c490:	781b      	ldrb	r3, [r3, #0]
 800c492:	461a      	mov	r2, r3
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	685b      	ldr	r3, [r3, #4]
 800c498:	429a      	cmp	r2, r3
 800c49a:	d118      	bne.n	800c4ce <hci_send_req+0x19a>
          break;
      
        len -= 1;
 800c49c:	6a3b      	ldr	r3, [r7, #32]
 800c49e:	3b01      	subs	r3, #1
 800c4a0:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	695a      	ldr	r2, [r3, #20]
 800c4a6:	6a3b      	ldr	r3, [r7, #32]
 800c4a8:	429a      	cmp	r2, r3
 800c4aa:	bf28      	it	cs
 800c4ac:	461a      	movcs	r2, r3
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	6918      	ldr	r0, [r3, #16]
 800c4b6:	69fb      	ldr	r3, [r7, #28]
 800c4b8:	1c59      	adds	r1, r3, #1
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	695b      	ldr	r3, [r3, #20]
 800c4be:	461a      	mov	r2, r3
 800c4c0:	f004 fdfb 	bl	80110ba <memcpy>
        goto done;
 800c4c4:	e03a      	b.n	800c53c <hci_send_req+0x208>
      
      case EVT_HARDWARE_ERROR:            
        goto failed;
      
      default:      
        break;
 800c4c6:	bf00      	nop
 800c4c8:	e002      	b.n	800c4d0 <hci_send_req+0x19c>
          break;
 800c4ca:	bf00      	nop
 800c4cc:	e000      	b.n	800c4d0 <hci_send_req+0x19c>
          break;
 800c4ce:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 800c4d0:	4823      	ldr	r0, [pc, #140]	@ (800c560 <hci_send_req+0x22c>)
 800c4d2:	f000 f8d1 	bl	800c678 <list_is_empty>
 800c4d6:	4603      	mov	r3, r0
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d00d      	beq.n	800c4f8 <hci_send_req+0x1c4>
 800c4dc:	481f      	ldr	r0, [pc, #124]	@ (800c55c <hci_send_req+0x228>)
 800c4de:	f000 f8cb 	bl	800c678 <list_is_empty>
 800c4e2:	4603      	mov	r3, r0
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d007      	beq.n	800c4f8 <hci_send_req+0x1c4>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800c4e8:	693b      	ldr	r3, [r7, #16]
 800c4ea:	4619      	mov	r1, r3
 800c4ec:	481c      	ldr	r0, [pc, #112]	@ (800c560 <hci_send_req+0x22c>)
 800c4ee:	f000 f90b 	bl	800c708 <list_insert_tail>
      hciReadPacket=NULL;
 800c4f2:	2300      	movs	r3, #0
 800c4f4:	613b      	str	r3, [r7, #16]
 800c4f6:	e008      	b.n	800c50a <hci_send_req+0x1d6>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 800c4f8:	693a      	ldr	r2, [r7, #16]
 800c4fa:	f107 0308 	add.w	r3, r7, #8
 800c4fe:	4611      	mov	r1, r2
 800c500:	4618      	mov	r0, r3
 800c502:	f000 f901 	bl	800c708 <list_insert_tail>
      hciReadPacket=NULL;
 800c506:	2300      	movs	r3, #0
 800c508:	613b      	str	r3, [r7, #16]
  {
 800c50a:	e740      	b.n	800c38e <hci_send_req+0x5a>
        goto failed;
 800c50c:	bf00      	nop
 800c50e:	e004      	b.n	800c51a <hci_send_req+0x1e6>
        goto failed;
 800c510:	bf00      	nop
 800c512:	e002      	b.n	800c51a <hci_send_req+0x1e6>
          goto failed;
 800c514:	bf00      	nop
 800c516:	e000      	b.n	800c51a <hci_send_req+0x1e6>
          goto failed;
 800c518:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 800c51a:	693b      	ldr	r3, [r7, #16]
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d004      	beq.n	800c52a <hci_send_req+0x1f6>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800c520:	693b      	ldr	r3, [r7, #16]
 800c522:	4619      	mov	r1, r3
 800c524:	480e      	ldr	r0, [pc, #56]	@ (800c560 <hci_send_req+0x22c>)
 800c526:	f000 f8c9 	bl	800c6bc <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800c52a:	f107 0308 	add.w	r3, r7, #8
 800c52e:	4619      	mov	r1, r3
 800c530:	480a      	ldr	r0, [pc, #40]	@ (800c55c <hci_send_req+0x228>)
 800c532:	f7ff fe63 	bl	800c1fc <move_list>

  return -1;
 800c536:	f04f 33ff 	mov.w	r3, #4294967295
 800c53a:	e00b      	b.n	800c554 <hci_send_req+0x220>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 800c53c:	693b      	ldr	r3, [r7, #16]
 800c53e:	4619      	mov	r1, r3
 800c540:	4807      	ldr	r0, [pc, #28]	@ (800c560 <hci_send_req+0x22c>)
 800c542:	f000 f8bb 	bl	800c6bc <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800c546:	f107 0308 	add.w	r3, r7, #8
 800c54a:	4619      	mov	r1, r3
 800c54c:	4803      	ldr	r0, [pc, #12]	@ (800c55c <hci_send_req+0x228>)
 800c54e:	f7ff fe55 	bl	800c1fc <move_list>

  return 0;
 800c552:	2300      	movs	r3, #0
}
 800c554:	4618      	mov	r0, r3
 800c556:	3738      	adds	r7, #56	@ 0x38
 800c558:	46bd      	mov	sp, r7
 800c55a:	bd80      	pop	{r7, pc}
 800c55c:	200036e8 	.word	0x200036e8
 800c560:	200036e0 	.word	0x200036e0

0800c564 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800c564:	b580      	push	{r7, lr}
 800c566:	b082      	sub	sp, #8
 800c568:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 800c56a:	2300      	movs	r3, #0
 800c56c:	607b      	str	r3, [r7, #4]
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800c56e:	e013      	b.n	800c598 <hci_user_evt_proc+0x34>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 800c570:	1d3b      	adds	r3, r7, #4
 800c572:	4619      	mov	r1, r3
 800c574:	480e      	ldr	r0, [pc, #56]	@ (800c5b0 <hci_user_evt_proc+0x4c>)
 800c576:	f000 f90e 	bl	800c796 <list_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800c57a:	4b0e      	ldr	r3, [pc, #56]	@ (800c5b4 <hci_user_evt_proc+0x50>)
 800c57c:	69db      	ldr	r3, [r3, #28]
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d005      	beq.n	800c58e <hci_user_evt_proc+0x2a>
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 800c582:	4b0c      	ldr	r3, [pc, #48]	@ (800c5b4 <hci_user_evt_proc+0x50>)
 800c584:	69db      	ldr	r3, [r3, #28]
 800c586:	687a      	ldr	r2, [r7, #4]
 800c588:	3208      	adds	r2, #8
 800c58a:	4610      	mov	r0, r2
 800c58c:	4798      	blx	r3
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	4619      	mov	r1, r3
 800c592:	4809      	ldr	r0, [pc, #36]	@ (800c5b8 <hci_user_evt_proc+0x54>)
 800c594:	f000 f8b8 	bl	800c708 <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800c598:	4805      	ldr	r0, [pc, #20]	@ (800c5b0 <hci_user_evt_proc+0x4c>)
 800c59a:	f000 f86d 	bl	800c678 <list_is_empty>
 800c59e:	4603      	mov	r3, r0
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d0e5      	beq.n	800c570 <hci_user_evt_proc+0xc>
  }
}
 800c5a4:	bf00      	nop
 800c5a6:	bf00      	nop
 800c5a8:	3708      	adds	r7, #8
 800c5aa:	46bd      	mov	sp, r7
 800c5ac:	bd80      	pop	{r7, pc}
 800c5ae:	bf00      	nop
 800c5b0:	200036e8 	.word	0x200036e8
 800c5b4:	200039ac 	.word	0x200039ac
 800c5b8:	200036e0 	.word	0x200036e0

0800c5bc <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 800c5bc:	b580      	push	{r7, lr}
 800c5be:	b086      	sub	sp, #24
 800c5c0:	af00      	add	r7, sp, #0
 800c5c2:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 800c5c4:	2300      	movs	r3, #0
 800c5c6:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 800c5c8:	2300      	movs	r3, #0
 800c5ca:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 800c5cc:	481f      	ldr	r0, [pc, #124]	@ (800c64c <hci_notify_asynch_evt+0x90>)
 800c5ce:	f000 f853 	bl	800c678 <list_is_empty>
 800c5d2:	4603      	mov	r3, r0
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d132      	bne.n	800c63e <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 800c5d8:	f107 030c 	add.w	r3, r7, #12
 800c5dc:	4619      	mov	r1, r3
 800c5de:	481b      	ldr	r0, [pc, #108]	@ (800c64c <hci_notify_asynch_evt+0x90>)
 800c5e0:	f000 f8d9 	bl	800c796 <list_remove_head>
    
    if (hciContext.io.Receive)
 800c5e4:	4b1a      	ldr	r3, [pc, #104]	@ (800c650 <hci_notify_asynch_evt+0x94>)
 800c5e6:	68db      	ldr	r3, [r3, #12]
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d02a      	beq.n	800c642 <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 800c5ec:	4b18      	ldr	r3, [pc, #96]	@ (800c650 <hci_notify_asynch_evt+0x94>)
 800c5ee:	68db      	ldr	r3, [r3, #12]
 800c5f0:	68fa      	ldr	r2, [r7, #12]
 800c5f2:	3208      	adds	r2, #8
 800c5f4:	2180      	movs	r1, #128	@ 0x80
 800c5f6:	4610      	mov	r0, r2
 800c5f8:	4798      	blx	r3
 800c5fa:	4603      	mov	r3, r0
 800c5fc:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 800c5fe:	7cfb      	ldrb	r3, [r7, #19]
 800c600:	2b00      	cmp	r3, #0
 800c602:	d016      	beq.n	800c632 <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	7cfa      	ldrb	r2, [r7, #19]
 800c608:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        if (verify_packet(hciReadPacket) == 0)
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	4618      	mov	r0, r3
 800c610:	f7ff fd91 	bl	800c136 <verify_packet>
 800c614:	4603      	mov	r3, r0
 800c616:	2b00      	cmp	r3, #0
 800c618:	d105      	bne.n	800c626 <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 800c61a:	68fb      	ldr	r3, [r7, #12]
 800c61c:	4619      	mov	r1, r3
 800c61e:	480d      	ldr	r0, [pc, #52]	@ (800c654 <hci_notify_asynch_evt+0x98>)
 800c620:	f000 f872 	bl	800c708 <list_insert_tail>
 800c624:	e00d      	b.n	800c642 <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	4619      	mov	r1, r3
 800c62a:	4808      	ldr	r0, [pc, #32]	@ (800c64c <hci_notify_asynch_evt+0x90>)
 800c62c:	f000 f846 	bl	800c6bc <list_insert_head>
 800c630:	e007      	b.n	800c642 <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	4619      	mov	r1, r3
 800c636:	4805      	ldr	r0, [pc, #20]	@ (800c64c <hci_notify_asynch_evt+0x90>)
 800c638:	f000 f840 	bl	800c6bc <list_insert_head>
 800c63c:	e001      	b.n	800c642 <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 800c63e:	2301      	movs	r3, #1
 800c640:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800c642:	697b      	ldr	r3, [r7, #20]

}
 800c644:	4618      	mov	r0, r3
 800c646:	3718      	adds	r7, #24
 800c648:	46bd      	mov	sp, r7
 800c64a:	bd80      	pop	{r7, pc}
 800c64c:	200036e0 	.word	0x200036e0
 800c650:	200039ac 	.word	0x200039ac
 800c654:	200036e8 	.word	0x200036e8

0800c658 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 800c658:	b480      	push	{r7}
 800c65a:	b083      	sub	sp, #12
 800c65c:	af00      	add	r7, sp, #0
 800c65e:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	687a      	ldr	r2, [r7, #4]
 800c664:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	687a      	ldr	r2, [r7, #4]
 800c66a:	605a      	str	r2, [r3, #4]
}
 800c66c:	bf00      	nop
 800c66e:	370c      	adds	r7, #12
 800c670:	46bd      	mov	sp, r7
 800c672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c676:	4770      	bx	lr

0800c678 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 800c678:	b480      	push	{r7}
 800c67a:	b087      	sub	sp, #28
 800c67c:	af00      	add	r7, sp, #0
 800c67e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c680:	f3ef 8310 	mrs	r3, PRIMASK
 800c684:	60fb      	str	r3, [r7, #12]
  return(result);
 800c686:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800c688:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800c68a:	b672      	cpsid	i
}
 800c68c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	687a      	ldr	r2, [r7, #4]
 800c694:	429a      	cmp	r2, r3
 800c696:	d102      	bne.n	800c69e <list_is_empty+0x26>
  {
    return_value = 1;
 800c698:	2301      	movs	r3, #1
 800c69a:	75fb      	strb	r3, [r7, #23]
 800c69c:	e001      	b.n	800c6a2 <list_is_empty+0x2a>
  }
  else
  {
    return_value = 0;
 800c69e:	2300      	movs	r3, #0
 800c6a0:	75fb      	strb	r3, [r7, #23]
 800c6a2:	693b      	ldr	r3, [r7, #16]
 800c6a4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c6a6:	68bb      	ldr	r3, [r7, #8]
 800c6a8:	f383 8810 	msr	PRIMASK, r3
}
 800c6ac:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 800c6ae:	7dfb      	ldrb	r3, [r7, #23]
}
 800c6b0:	4618      	mov	r0, r3
 800c6b2:	371c      	adds	r7, #28
 800c6b4:	46bd      	mov	sp, r7
 800c6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ba:	4770      	bx	lr

0800c6bc <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 800c6bc:	b480      	push	{r7}
 800c6be:	b087      	sub	sp, #28
 800c6c0:	af00      	add	r7, sp, #0
 800c6c2:	6078      	str	r0, [r7, #4]
 800c6c4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c6c6:	f3ef 8310 	mrs	r3, PRIMASK
 800c6ca:	60fb      	str	r3, [r7, #12]
  return(result);
 800c6cc:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800c6ce:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800c6d0:	b672      	cpsid	i
}
 800c6d2:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	681a      	ldr	r2, [r3, #0]
 800c6d8:	683b      	ldr	r3, [r7, #0]
 800c6da:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800c6dc:	683b      	ldr	r3, [r7, #0]
 800c6de:	687a      	ldr	r2, [r7, #4]
 800c6e0:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	683a      	ldr	r2, [r7, #0]
 800c6e6:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800c6e8:	683b      	ldr	r3, [r7, #0]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	683a      	ldr	r2, [r7, #0]
 800c6ee:	605a      	str	r2, [r3, #4]
 800c6f0:	697b      	ldr	r3, [r7, #20]
 800c6f2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c6f4:	693b      	ldr	r3, [r7, #16]
 800c6f6:	f383 8810 	msr	PRIMASK, r3
}
 800c6fa:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800c6fc:	bf00      	nop
 800c6fe:	371c      	adds	r7, #28
 800c700:	46bd      	mov	sp, r7
 800c702:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c706:	4770      	bx	lr

0800c708 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 800c708:	b480      	push	{r7}
 800c70a:	b087      	sub	sp, #28
 800c70c:	af00      	add	r7, sp, #0
 800c70e:	6078      	str	r0, [r7, #4]
 800c710:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c712:	f3ef 8310 	mrs	r3, PRIMASK
 800c716:	60fb      	str	r3, [r7, #12]
  return(result);
 800c718:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800c71a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800c71c:	b672      	cpsid	i
}
 800c71e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 800c720:	683b      	ldr	r3, [r7, #0]
 800c722:	687a      	ldr	r2, [r7, #4]
 800c724:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	685a      	ldr	r2, [r3, #4]
 800c72a:	683b      	ldr	r3, [r7, #0]
 800c72c:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	683a      	ldr	r2, [r7, #0]
 800c732:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800c734:	683b      	ldr	r3, [r7, #0]
 800c736:	685b      	ldr	r3, [r3, #4]
 800c738:	683a      	ldr	r2, [r7, #0]
 800c73a:	601a      	str	r2, [r3, #0]
 800c73c:	697b      	ldr	r3, [r7, #20]
 800c73e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c740:	693b      	ldr	r3, [r7, #16]
 800c742:	f383 8810 	msr	PRIMASK, r3
}
 800c746:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800c748:	bf00      	nop
 800c74a:	371c      	adds	r7, #28
 800c74c:	46bd      	mov	sp, r7
 800c74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c752:	4770      	bx	lr

0800c754 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 800c754:	b480      	push	{r7}
 800c756:	b087      	sub	sp, #28
 800c758:	af00      	add	r7, sp, #0
 800c75a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c75c:	f3ef 8310 	mrs	r3, PRIMASK
 800c760:	60fb      	str	r3, [r7, #12]
  return(result);
 800c762:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800c764:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800c766:	b672      	cpsid	i
}
 800c768:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	685b      	ldr	r3, [r3, #4]
 800c76e:	687a      	ldr	r2, [r7, #4]
 800c770:	6812      	ldr	r2, [r2, #0]
 800c772:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	687a      	ldr	r2, [r7, #4]
 800c77a:	6852      	ldr	r2, [r2, #4]
 800c77c:	605a      	str	r2, [r3, #4]
 800c77e:	697b      	ldr	r3, [r7, #20]
 800c780:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c782:	693b      	ldr	r3, [r7, #16]
 800c784:	f383 8810 	msr	PRIMASK, r3
}
 800c788:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800c78a:	bf00      	nop
 800c78c:	371c      	adds	r7, #28
 800c78e:	46bd      	mov	sp, r7
 800c790:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c794:	4770      	bx	lr

0800c796 <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 800c796:	b580      	push	{r7, lr}
 800c798:	b086      	sub	sp, #24
 800c79a:	af00      	add	r7, sp, #0
 800c79c:	6078      	str	r0, [r7, #4]
 800c79e:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c7a0:	f3ef 8310 	mrs	r3, PRIMASK
 800c7a4:	60fb      	str	r3, [r7, #12]
  return(result);
 800c7a6:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800c7a8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800c7aa:	b672      	cpsid	i
}
 800c7ac:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	681a      	ldr	r2, [r3, #0]
 800c7b2:	683b      	ldr	r3, [r7, #0]
 800c7b4:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	4618      	mov	r0, r3
 800c7bc:	f7ff ffca 	bl	800c754 <list_remove_node>
  (*node)->next = NULL;
 800c7c0:	683b      	ldr	r3, [r7, #0]
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	2200      	movs	r2, #0
 800c7c6:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800c7c8:	683b      	ldr	r3, [r7, #0]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	2200      	movs	r2, #0
 800c7ce:	605a      	str	r2, [r3, #4]
 800c7d0:	697b      	ldr	r3, [r7, #20]
 800c7d2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c7d4:	693b      	ldr	r3, [r7, #16]
 800c7d6:	f383 8810 	msr	PRIMASK, r3
}
 800c7da:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800c7dc:	bf00      	nop
 800c7de:	3718      	adds	r7, #24
 800c7e0:	46bd      	mov	sp, r7
 800c7e2:	bd80      	pop	{r7, pc}

0800c7e4 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 800c7e4:	b580      	push	{r7, lr}
 800c7e6:	b086      	sub	sp, #24
 800c7e8:	af00      	add	r7, sp, #0
 800c7ea:	6078      	str	r0, [r7, #4]
 800c7ec:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c7ee:	f3ef 8310 	mrs	r3, PRIMASK
 800c7f2:	60fb      	str	r3, [r7, #12]
  return(result);
 800c7f4:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800c7f6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800c7f8:	b672      	cpsid	i
}
 800c7fa:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	685a      	ldr	r2, [r3, #4]
 800c800:	683b      	ldr	r3, [r7, #0]
 800c802:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	685b      	ldr	r3, [r3, #4]
 800c808:	4618      	mov	r0, r3
 800c80a:	f7ff ffa3 	bl	800c754 <list_remove_node>
  (*node)->next = NULL;
 800c80e:	683b      	ldr	r3, [r7, #0]
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	2200      	movs	r2, #0
 800c814:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800c816:	683b      	ldr	r3, [r7, #0]
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	2200      	movs	r2, #0
 800c81c:	605a      	str	r2, [r3, #4]
 800c81e:	697b      	ldr	r3, [r7, #20]
 800c820:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c822:	693b      	ldr	r3, [r7, #16]
 800c824:	f383 8810 	msr	PRIMASK, r3
}
 800c828:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800c82a:	bf00      	nop
 800c82c:	3718      	adds	r7, #24
 800c82e:	46bd      	mov	sp, r7
 800c830:	bd80      	pop	{r7, pc}

0800c832 <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 800c832:	b480      	push	{r7}
 800c834:	b089      	sub	sp, #36	@ 0x24
 800c836:	af00      	add	r7, sp, #0
 800c838:	6078      	str	r0, [r7, #4]
  int size = 0;
 800c83a:	2300      	movs	r3, #0
 800c83c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c83e:	f3ef 8310 	mrs	r3, PRIMASK
 800c842:	613b      	str	r3, [r7, #16]
  return(result);
 800c844:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800c846:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800c848:	b672      	cpsid	i
}
 800c84a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 800c852:	e005      	b.n	800c860 <list_get_size+0x2e>
  {
    size++;
 800c854:	69fb      	ldr	r3, [r7, #28]
 800c856:	3301      	adds	r3, #1
 800c858:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 800c85a:	69bb      	ldr	r3, [r7, #24]
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 800c860:	69ba      	ldr	r2, [r7, #24]
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	429a      	cmp	r2, r3
 800c866:	d1f5      	bne.n	800c854 <list_get_size+0x22>
 800c868:	697b      	ldr	r3, [r7, #20]
 800c86a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	f383 8810 	msr	PRIMASK, r3
}
 800c872:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 800c874:	69fb      	ldr	r3, [r7, #28]
}
 800c876:	4618      	mov	r0, r3
 800c878:	3724      	adds	r7, #36	@ 0x24
 800c87a:	46bd      	mov	sp, r7
 800c87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c880:	4770      	bx	lr
	...

0800c884 <__NVIC_SetPriority>:
{
 800c884:	b480      	push	{r7}
 800c886:	b083      	sub	sp, #12
 800c888:	af00      	add	r7, sp, #0
 800c88a:	4603      	mov	r3, r0
 800c88c:	6039      	str	r1, [r7, #0]
 800c88e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c890:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c894:	2b00      	cmp	r3, #0
 800c896:	db0a      	blt.n	800c8ae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c898:	683b      	ldr	r3, [r7, #0]
 800c89a:	b2da      	uxtb	r2, r3
 800c89c:	490c      	ldr	r1, [pc, #48]	@ (800c8d0 <__NVIC_SetPriority+0x4c>)
 800c89e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c8a2:	0112      	lsls	r2, r2, #4
 800c8a4:	b2d2      	uxtb	r2, r2
 800c8a6:	440b      	add	r3, r1
 800c8a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800c8ac:	e00a      	b.n	800c8c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c8ae:	683b      	ldr	r3, [r7, #0]
 800c8b0:	b2da      	uxtb	r2, r3
 800c8b2:	4908      	ldr	r1, [pc, #32]	@ (800c8d4 <__NVIC_SetPriority+0x50>)
 800c8b4:	79fb      	ldrb	r3, [r7, #7]
 800c8b6:	f003 030f 	and.w	r3, r3, #15
 800c8ba:	3b04      	subs	r3, #4
 800c8bc:	0112      	lsls	r2, r2, #4
 800c8be:	b2d2      	uxtb	r2, r2
 800c8c0:	440b      	add	r3, r1
 800c8c2:	761a      	strb	r2, [r3, #24]
}
 800c8c4:	bf00      	nop
 800c8c6:	370c      	adds	r7, #12
 800c8c8:	46bd      	mov	sp, r7
 800c8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ce:	4770      	bx	lr
 800c8d0:	e000e100 	.word	0xe000e100
 800c8d4:	e000ed00 	.word	0xe000ed00

0800c8d8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800c8d8:	b580      	push	{r7, lr}
 800c8da:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800c8dc:	4b05      	ldr	r3, [pc, #20]	@ (800c8f4 <SysTick_Handler+0x1c>)
 800c8de:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800c8e0:	f002 fac8 	bl	800ee74 <xTaskGetSchedulerState>
 800c8e4:	4603      	mov	r3, r0
 800c8e6:	2b01      	cmp	r3, #1
 800c8e8:	d001      	beq.n	800c8ee <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800c8ea:	f003 f9bd 	bl	800fc68 <xPortSysTickHandler>
  }
}
 800c8ee:	bf00      	nop
 800c8f0:	bd80      	pop	{r7, pc}
 800c8f2:	bf00      	nop
 800c8f4:	e000e010 	.word	0xe000e010

0800c8f8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800c8f8:	b580      	push	{r7, lr}
 800c8fa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800c8fc:	2100      	movs	r1, #0
 800c8fe:	f06f 0004 	mvn.w	r0, #4
 800c902:	f7ff ffbf 	bl	800c884 <__NVIC_SetPriority>
#endif
}
 800c906:	bf00      	nop
 800c908:	bd80      	pop	{r7, pc}
	...

0800c90c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800c90c:	b480      	push	{r7}
 800c90e:	b083      	sub	sp, #12
 800c910:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c912:	f3ef 8305 	mrs	r3, IPSR
 800c916:	603b      	str	r3, [r7, #0]
  return(result);
 800c918:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	d003      	beq.n	800c926 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800c91e:	f06f 0305 	mvn.w	r3, #5
 800c922:	607b      	str	r3, [r7, #4]
 800c924:	e00c      	b.n	800c940 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800c926:	4b0a      	ldr	r3, [pc, #40]	@ (800c950 <osKernelInitialize+0x44>)
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d105      	bne.n	800c93a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800c92e:	4b08      	ldr	r3, [pc, #32]	@ (800c950 <osKernelInitialize+0x44>)
 800c930:	2201      	movs	r2, #1
 800c932:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800c934:	2300      	movs	r3, #0
 800c936:	607b      	str	r3, [r7, #4]
 800c938:	e002      	b.n	800c940 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800c93a:	f04f 33ff 	mov.w	r3, #4294967295
 800c93e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c940:	687b      	ldr	r3, [r7, #4]
}
 800c942:	4618      	mov	r0, r3
 800c944:	370c      	adds	r7, #12
 800c946:	46bd      	mov	sp, r7
 800c948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c94c:	4770      	bx	lr
 800c94e:	bf00      	nop
 800c950:	200039cc 	.word	0x200039cc

0800c954 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800c954:	b580      	push	{r7, lr}
 800c956:	b082      	sub	sp, #8
 800c958:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c95a:	f3ef 8305 	mrs	r3, IPSR
 800c95e:	603b      	str	r3, [r7, #0]
  return(result);
 800c960:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c962:	2b00      	cmp	r3, #0
 800c964:	d003      	beq.n	800c96e <osKernelStart+0x1a>
    stat = osErrorISR;
 800c966:	f06f 0305 	mvn.w	r3, #5
 800c96a:	607b      	str	r3, [r7, #4]
 800c96c:	e010      	b.n	800c990 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800c96e:	4b0b      	ldr	r3, [pc, #44]	@ (800c99c <osKernelStart+0x48>)
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	2b01      	cmp	r3, #1
 800c974:	d109      	bne.n	800c98a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800c976:	f7ff ffbf 	bl	800c8f8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800c97a:	4b08      	ldr	r3, [pc, #32]	@ (800c99c <osKernelStart+0x48>)
 800c97c:	2202      	movs	r2, #2
 800c97e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800c980:	f001 fe14 	bl	800e5ac <vTaskStartScheduler>
      stat = osOK;
 800c984:	2300      	movs	r3, #0
 800c986:	607b      	str	r3, [r7, #4]
 800c988:	e002      	b.n	800c990 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800c98a:	f04f 33ff 	mov.w	r3, #4294967295
 800c98e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c990:	687b      	ldr	r3, [r7, #4]
}
 800c992:	4618      	mov	r0, r3
 800c994:	3708      	adds	r7, #8
 800c996:	46bd      	mov	sp, r7
 800c998:	bd80      	pop	{r7, pc}
 800c99a:	bf00      	nop
 800c99c:	200039cc 	.word	0x200039cc

0800c9a0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800c9a0:	b580      	push	{r7, lr}
 800c9a2:	b08e      	sub	sp, #56	@ 0x38
 800c9a4:	af04      	add	r7, sp, #16
 800c9a6:	60f8      	str	r0, [r7, #12]
 800c9a8:	60b9      	str	r1, [r7, #8]
 800c9aa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800c9ac:	2300      	movs	r3, #0
 800c9ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c9b0:	f3ef 8305 	mrs	r3, IPSR
 800c9b4:	617b      	str	r3, [r7, #20]
  return(result);
 800c9b6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	d17e      	bne.n	800caba <osThreadNew+0x11a>
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d07b      	beq.n	800caba <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800c9c2:	2380      	movs	r3, #128	@ 0x80
 800c9c4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800c9c6:	2318      	movs	r3, #24
 800c9c8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800c9ca:	2300      	movs	r3, #0
 800c9cc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800c9ce:	f04f 33ff 	mov.w	r3, #4294967295
 800c9d2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d045      	beq.n	800ca66 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	681b      	ldr	r3, [r3, #0]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d002      	beq.n	800c9e8 <osThreadNew+0x48>
        name = attr->name;
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	681b      	ldr	r3, [r3, #0]
 800c9e6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	699b      	ldr	r3, [r3, #24]
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d002      	beq.n	800c9f6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	699b      	ldr	r3, [r3, #24]
 800c9f4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800c9f6:	69fb      	ldr	r3, [r7, #28]
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d008      	beq.n	800ca0e <osThreadNew+0x6e>
 800c9fc:	69fb      	ldr	r3, [r7, #28]
 800c9fe:	2b38      	cmp	r3, #56	@ 0x38
 800ca00:	d805      	bhi.n	800ca0e <osThreadNew+0x6e>
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	685b      	ldr	r3, [r3, #4]
 800ca06:	f003 0301 	and.w	r3, r3, #1
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d001      	beq.n	800ca12 <osThreadNew+0x72>
        return (NULL);
 800ca0e:	2300      	movs	r3, #0
 800ca10:	e054      	b.n	800cabc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	695b      	ldr	r3, [r3, #20]
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d003      	beq.n	800ca22 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	695b      	ldr	r3, [r3, #20]
 800ca1e:	089b      	lsrs	r3, r3, #2
 800ca20:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	689b      	ldr	r3, [r3, #8]
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	d00e      	beq.n	800ca48 <osThreadNew+0xa8>
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	68db      	ldr	r3, [r3, #12]
 800ca2e:	2ba7      	cmp	r3, #167	@ 0xa7
 800ca30:	d90a      	bls.n	800ca48 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d006      	beq.n	800ca48 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	695b      	ldr	r3, [r3, #20]
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d002      	beq.n	800ca48 <osThreadNew+0xa8>
        mem = 1;
 800ca42:	2301      	movs	r3, #1
 800ca44:	61bb      	str	r3, [r7, #24]
 800ca46:	e010      	b.n	800ca6a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	689b      	ldr	r3, [r3, #8]
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d10c      	bne.n	800ca6a <osThreadNew+0xca>
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	68db      	ldr	r3, [r3, #12]
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d108      	bne.n	800ca6a <osThreadNew+0xca>
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	691b      	ldr	r3, [r3, #16]
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d104      	bne.n	800ca6a <osThreadNew+0xca>
          mem = 0;
 800ca60:	2300      	movs	r3, #0
 800ca62:	61bb      	str	r3, [r7, #24]
 800ca64:	e001      	b.n	800ca6a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800ca66:	2300      	movs	r3, #0
 800ca68:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ca6a:	69bb      	ldr	r3, [r7, #24]
 800ca6c:	2b01      	cmp	r3, #1
 800ca6e:	d110      	bne.n	800ca92 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800ca74:	687a      	ldr	r2, [r7, #4]
 800ca76:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ca78:	9202      	str	r2, [sp, #8]
 800ca7a:	9301      	str	r3, [sp, #4]
 800ca7c:	69fb      	ldr	r3, [r7, #28]
 800ca7e:	9300      	str	r3, [sp, #0]
 800ca80:	68bb      	ldr	r3, [r7, #8]
 800ca82:	6a3a      	ldr	r2, [r7, #32]
 800ca84:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ca86:	68f8      	ldr	r0, [r7, #12]
 800ca88:	f001 fb9c 	bl	800e1c4 <xTaskCreateStatic>
 800ca8c:	4603      	mov	r3, r0
 800ca8e:	613b      	str	r3, [r7, #16]
 800ca90:	e013      	b.n	800caba <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800ca92:	69bb      	ldr	r3, [r7, #24]
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	d110      	bne.n	800caba <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800ca98:	6a3b      	ldr	r3, [r7, #32]
 800ca9a:	b29a      	uxth	r2, r3
 800ca9c:	f107 0310 	add.w	r3, r7, #16
 800caa0:	9301      	str	r3, [sp, #4]
 800caa2:	69fb      	ldr	r3, [r7, #28]
 800caa4:	9300      	str	r3, [sp, #0]
 800caa6:	68bb      	ldr	r3, [r7, #8]
 800caa8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800caaa:	68f8      	ldr	r0, [r7, #12]
 800caac:	f001 fbea 	bl	800e284 <xTaskCreate>
 800cab0:	4603      	mov	r3, r0
 800cab2:	2b01      	cmp	r3, #1
 800cab4:	d001      	beq.n	800caba <osThreadNew+0x11a>
            hTask = NULL;
 800cab6:	2300      	movs	r3, #0
 800cab8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800caba:	693b      	ldr	r3, [r7, #16]
}
 800cabc:	4618      	mov	r0, r3
 800cabe:	3728      	adds	r7, #40	@ 0x28
 800cac0:	46bd      	mov	sp, r7
 800cac2:	bd80      	pop	{r7, pc}

0800cac4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800cac4:	b580      	push	{r7, lr}
 800cac6:	b084      	sub	sp, #16
 800cac8:	af00      	add	r7, sp, #0
 800caca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cacc:	f3ef 8305 	mrs	r3, IPSR
 800cad0:	60bb      	str	r3, [r7, #8]
  return(result);
 800cad2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d003      	beq.n	800cae0 <osDelay+0x1c>
    stat = osErrorISR;
 800cad8:	f06f 0305 	mvn.w	r3, #5
 800cadc:	60fb      	str	r3, [r7, #12]
 800cade:	e007      	b.n	800caf0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800cae0:	2300      	movs	r3, #0
 800cae2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d002      	beq.n	800caf0 <osDelay+0x2c>
      vTaskDelay(ticks);
 800caea:	6878      	ldr	r0, [r7, #4]
 800caec:	f001 fd28 	bl	800e540 <vTaskDelay>
    }
  }

  return (stat);
 800caf0:	68fb      	ldr	r3, [r7, #12]
}
 800caf2:	4618      	mov	r0, r3
 800caf4:	3710      	adds	r7, #16
 800caf6:	46bd      	mov	sp, r7
 800caf8:	bd80      	pop	{r7, pc}

0800cafa <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800cafa:	b580      	push	{r7, lr}
 800cafc:	b08a      	sub	sp, #40	@ 0x28
 800cafe:	af02      	add	r7, sp, #8
 800cb00:	60f8      	str	r0, [r7, #12]
 800cb02:	60b9      	str	r1, [r7, #8]
 800cb04:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800cb06:	2300      	movs	r3, #0
 800cb08:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cb0a:	f3ef 8305 	mrs	r3, IPSR
 800cb0e:	613b      	str	r3, [r7, #16]
  return(result);
 800cb10:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d175      	bne.n	800cc02 <osSemaphoreNew+0x108>
 800cb16:	68fb      	ldr	r3, [r7, #12]
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d072      	beq.n	800cc02 <osSemaphoreNew+0x108>
 800cb1c:	68ba      	ldr	r2, [r7, #8]
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	429a      	cmp	r2, r3
 800cb22:	d86e      	bhi.n	800cc02 <osSemaphoreNew+0x108>
    mem = -1;
 800cb24:	f04f 33ff 	mov.w	r3, #4294967295
 800cb28:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	d015      	beq.n	800cb5c <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	689b      	ldr	r3, [r3, #8]
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d006      	beq.n	800cb46 <osSemaphoreNew+0x4c>
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	68db      	ldr	r3, [r3, #12]
 800cb3c:	2b4f      	cmp	r3, #79	@ 0x4f
 800cb3e:	d902      	bls.n	800cb46 <osSemaphoreNew+0x4c>
        mem = 1;
 800cb40:	2301      	movs	r3, #1
 800cb42:	61bb      	str	r3, [r7, #24]
 800cb44:	e00c      	b.n	800cb60 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	689b      	ldr	r3, [r3, #8]
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d108      	bne.n	800cb60 <osSemaphoreNew+0x66>
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	68db      	ldr	r3, [r3, #12]
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	d104      	bne.n	800cb60 <osSemaphoreNew+0x66>
          mem = 0;
 800cb56:	2300      	movs	r3, #0
 800cb58:	61bb      	str	r3, [r7, #24]
 800cb5a:	e001      	b.n	800cb60 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800cb5c:	2300      	movs	r3, #0
 800cb5e:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800cb60:	69bb      	ldr	r3, [r7, #24]
 800cb62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb66:	d04c      	beq.n	800cc02 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	2b01      	cmp	r3, #1
 800cb6c:	d128      	bne.n	800cbc0 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800cb6e:	69bb      	ldr	r3, [r7, #24]
 800cb70:	2b01      	cmp	r3, #1
 800cb72:	d10a      	bne.n	800cb8a <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	689b      	ldr	r3, [r3, #8]
 800cb78:	2203      	movs	r2, #3
 800cb7a:	9200      	str	r2, [sp, #0]
 800cb7c:	2200      	movs	r2, #0
 800cb7e:	2100      	movs	r1, #0
 800cb80:	2001      	movs	r0, #1
 800cb82:	f000 fb5d 	bl	800d240 <xQueueGenericCreateStatic>
 800cb86:	61f8      	str	r0, [r7, #28]
 800cb88:	e005      	b.n	800cb96 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800cb8a:	2203      	movs	r2, #3
 800cb8c:	2100      	movs	r1, #0
 800cb8e:	2001      	movs	r0, #1
 800cb90:	f000 fbd3 	bl	800d33a <xQueueGenericCreate>
 800cb94:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800cb96:	69fb      	ldr	r3, [r7, #28]
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d022      	beq.n	800cbe2 <osSemaphoreNew+0xe8>
 800cb9c:	68bb      	ldr	r3, [r7, #8]
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d01f      	beq.n	800cbe2 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800cba2:	2300      	movs	r3, #0
 800cba4:	2200      	movs	r2, #0
 800cba6:	2100      	movs	r1, #0
 800cba8:	69f8      	ldr	r0, [r7, #28]
 800cbaa:	f000 fc93 	bl	800d4d4 <xQueueGenericSend>
 800cbae:	4603      	mov	r3, r0
 800cbb0:	2b01      	cmp	r3, #1
 800cbb2:	d016      	beq.n	800cbe2 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800cbb4:	69f8      	ldr	r0, [r7, #28]
 800cbb6:	f001 f931 	bl	800de1c <vQueueDelete>
            hSemaphore = NULL;
 800cbba:	2300      	movs	r3, #0
 800cbbc:	61fb      	str	r3, [r7, #28]
 800cbbe:	e010      	b.n	800cbe2 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800cbc0:	69bb      	ldr	r3, [r7, #24]
 800cbc2:	2b01      	cmp	r3, #1
 800cbc4:	d108      	bne.n	800cbd8 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	689b      	ldr	r3, [r3, #8]
 800cbca:	461a      	mov	r2, r3
 800cbcc:	68b9      	ldr	r1, [r7, #8]
 800cbce:	68f8      	ldr	r0, [r7, #12]
 800cbd0:	f000 fc11 	bl	800d3f6 <xQueueCreateCountingSemaphoreStatic>
 800cbd4:	61f8      	str	r0, [r7, #28]
 800cbd6:	e004      	b.n	800cbe2 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800cbd8:	68b9      	ldr	r1, [r7, #8]
 800cbda:	68f8      	ldr	r0, [r7, #12]
 800cbdc:	f000 fc44 	bl	800d468 <xQueueCreateCountingSemaphore>
 800cbe0:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800cbe2:	69fb      	ldr	r3, [r7, #28]
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d00c      	beq.n	800cc02 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d003      	beq.n	800cbf6 <osSemaphoreNew+0xfc>
          name = attr->name;
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	617b      	str	r3, [r7, #20]
 800cbf4:	e001      	b.n	800cbfa <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800cbf6:	2300      	movs	r3, #0
 800cbf8:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800cbfa:	6979      	ldr	r1, [r7, #20]
 800cbfc:	69f8      	ldr	r0, [r7, #28]
 800cbfe:	f001 fa59 	bl	800e0b4 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800cc02:	69fb      	ldr	r3, [r7, #28]
}
 800cc04:	4618      	mov	r0, r3
 800cc06:	3720      	adds	r7, #32
 800cc08:	46bd      	mov	sp, r7
 800cc0a:	bd80      	pop	{r7, pc}

0800cc0c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800cc0c:	b580      	push	{r7, lr}
 800cc0e:	b086      	sub	sp, #24
 800cc10:	af00      	add	r7, sp, #0
 800cc12:	6078      	str	r0, [r7, #4]
 800cc14:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800cc1a:	2300      	movs	r3, #0
 800cc1c:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800cc1e:	693b      	ldr	r3, [r7, #16]
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d103      	bne.n	800cc2c <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800cc24:	f06f 0303 	mvn.w	r3, #3
 800cc28:	617b      	str	r3, [r7, #20]
 800cc2a:	e039      	b.n	800cca0 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cc2c:	f3ef 8305 	mrs	r3, IPSR
 800cc30:	60fb      	str	r3, [r7, #12]
  return(result);
 800cc32:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800cc34:	2b00      	cmp	r3, #0
 800cc36:	d022      	beq.n	800cc7e <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800cc38:	683b      	ldr	r3, [r7, #0]
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	d003      	beq.n	800cc46 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800cc3e:	f06f 0303 	mvn.w	r3, #3
 800cc42:	617b      	str	r3, [r7, #20]
 800cc44:	e02c      	b.n	800cca0 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800cc46:	2300      	movs	r3, #0
 800cc48:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800cc4a:	f107 0308 	add.w	r3, r7, #8
 800cc4e:	461a      	mov	r2, r3
 800cc50:	2100      	movs	r1, #0
 800cc52:	6938      	ldr	r0, [r7, #16]
 800cc54:	f001 f860 	bl	800dd18 <xQueueReceiveFromISR>
 800cc58:	4603      	mov	r3, r0
 800cc5a:	2b01      	cmp	r3, #1
 800cc5c:	d003      	beq.n	800cc66 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800cc5e:	f06f 0302 	mvn.w	r3, #2
 800cc62:	617b      	str	r3, [r7, #20]
 800cc64:	e01c      	b.n	800cca0 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800cc66:	68bb      	ldr	r3, [r7, #8]
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d019      	beq.n	800cca0 <osSemaphoreAcquire+0x94>
 800cc6c:	4b0f      	ldr	r3, [pc, #60]	@ (800ccac <osSemaphoreAcquire+0xa0>)
 800cc6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cc72:	601a      	str	r2, [r3, #0]
 800cc74:	f3bf 8f4f 	dsb	sy
 800cc78:	f3bf 8f6f 	isb	sy
 800cc7c:	e010      	b.n	800cca0 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800cc7e:	6839      	ldr	r1, [r7, #0]
 800cc80:	6938      	ldr	r0, [r7, #16]
 800cc82:	f000 ff39 	bl	800daf8 <xQueueSemaphoreTake>
 800cc86:	4603      	mov	r3, r0
 800cc88:	2b01      	cmp	r3, #1
 800cc8a:	d009      	beq.n	800cca0 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800cc8c:	683b      	ldr	r3, [r7, #0]
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d003      	beq.n	800cc9a <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800cc92:	f06f 0301 	mvn.w	r3, #1
 800cc96:	617b      	str	r3, [r7, #20]
 800cc98:	e002      	b.n	800cca0 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800cc9a:	f06f 0302 	mvn.w	r3, #2
 800cc9e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800cca0:	697b      	ldr	r3, [r7, #20]
}
 800cca2:	4618      	mov	r0, r3
 800cca4:	3718      	adds	r7, #24
 800cca6:	46bd      	mov	sp, r7
 800cca8:	bd80      	pop	{r7, pc}
 800ccaa:	bf00      	nop
 800ccac:	e000ed04 	.word	0xe000ed04

0800ccb0 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800ccb0:	b580      	push	{r7, lr}
 800ccb2:	b086      	sub	sp, #24
 800ccb4:	af00      	add	r7, sp, #0
 800ccb6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800ccbc:	2300      	movs	r3, #0
 800ccbe:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800ccc0:	693b      	ldr	r3, [r7, #16]
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d103      	bne.n	800ccce <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800ccc6:	f06f 0303 	mvn.w	r3, #3
 800ccca:	617b      	str	r3, [r7, #20]
 800cccc:	e02c      	b.n	800cd28 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ccce:	f3ef 8305 	mrs	r3, IPSR
 800ccd2:	60fb      	str	r3, [r7, #12]
  return(result);
 800ccd4:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d01a      	beq.n	800cd10 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800ccda:	2300      	movs	r3, #0
 800ccdc:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800ccde:	f107 0308 	add.w	r3, r7, #8
 800cce2:	4619      	mov	r1, r3
 800cce4:	6938      	ldr	r0, [r7, #16]
 800cce6:	f000 fd95 	bl	800d814 <xQueueGiveFromISR>
 800ccea:	4603      	mov	r3, r0
 800ccec:	2b01      	cmp	r3, #1
 800ccee:	d003      	beq.n	800ccf8 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800ccf0:	f06f 0302 	mvn.w	r3, #2
 800ccf4:	617b      	str	r3, [r7, #20]
 800ccf6:	e017      	b.n	800cd28 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800ccf8:	68bb      	ldr	r3, [r7, #8]
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d014      	beq.n	800cd28 <osSemaphoreRelease+0x78>
 800ccfe:	4b0d      	ldr	r3, [pc, #52]	@ (800cd34 <osSemaphoreRelease+0x84>)
 800cd00:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cd04:	601a      	str	r2, [r3, #0]
 800cd06:	f3bf 8f4f 	dsb	sy
 800cd0a:	f3bf 8f6f 	isb	sy
 800cd0e:	e00b      	b.n	800cd28 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800cd10:	2300      	movs	r3, #0
 800cd12:	2200      	movs	r2, #0
 800cd14:	2100      	movs	r1, #0
 800cd16:	6938      	ldr	r0, [r7, #16]
 800cd18:	f000 fbdc 	bl	800d4d4 <xQueueGenericSend>
 800cd1c:	4603      	mov	r3, r0
 800cd1e:	2b01      	cmp	r3, #1
 800cd20:	d002      	beq.n	800cd28 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800cd22:	f06f 0302 	mvn.w	r3, #2
 800cd26:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800cd28:	697b      	ldr	r3, [r7, #20]
}
 800cd2a:	4618      	mov	r0, r3
 800cd2c:	3718      	adds	r7, #24
 800cd2e:	46bd      	mov	sp, r7
 800cd30:	bd80      	pop	{r7, pc}
 800cd32:	bf00      	nop
 800cd34:	e000ed04 	.word	0xe000ed04

0800cd38 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800cd38:	b580      	push	{r7, lr}
 800cd3a:	b08a      	sub	sp, #40	@ 0x28
 800cd3c:	af02      	add	r7, sp, #8
 800cd3e:	60f8      	str	r0, [r7, #12]
 800cd40:	60b9      	str	r1, [r7, #8]
 800cd42:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800cd44:	2300      	movs	r3, #0
 800cd46:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cd48:	f3ef 8305 	mrs	r3, IPSR
 800cd4c:	613b      	str	r3, [r7, #16]
  return(result);
 800cd4e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d15f      	bne.n	800ce14 <osMessageQueueNew+0xdc>
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d05c      	beq.n	800ce14 <osMessageQueueNew+0xdc>
 800cd5a:	68bb      	ldr	r3, [r7, #8]
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	d059      	beq.n	800ce14 <osMessageQueueNew+0xdc>
    mem = -1;
 800cd60:	f04f 33ff 	mov.w	r3, #4294967295
 800cd64:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d029      	beq.n	800cdc0 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	689b      	ldr	r3, [r3, #8]
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d012      	beq.n	800cd9a <osMessageQueueNew+0x62>
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	68db      	ldr	r3, [r3, #12]
 800cd78:	2b4f      	cmp	r3, #79	@ 0x4f
 800cd7a:	d90e      	bls.n	800cd9a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d00a      	beq.n	800cd9a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	695a      	ldr	r2, [r3, #20]
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	68b9      	ldr	r1, [r7, #8]
 800cd8c:	fb01 f303 	mul.w	r3, r1, r3
 800cd90:	429a      	cmp	r2, r3
 800cd92:	d302      	bcc.n	800cd9a <osMessageQueueNew+0x62>
        mem = 1;
 800cd94:	2301      	movs	r3, #1
 800cd96:	61bb      	str	r3, [r7, #24]
 800cd98:	e014      	b.n	800cdc4 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	689b      	ldr	r3, [r3, #8]
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d110      	bne.n	800cdc4 <osMessageQueueNew+0x8c>
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	68db      	ldr	r3, [r3, #12]
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d10c      	bne.n	800cdc4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d108      	bne.n	800cdc4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	695b      	ldr	r3, [r3, #20]
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d104      	bne.n	800cdc4 <osMessageQueueNew+0x8c>
          mem = 0;
 800cdba:	2300      	movs	r3, #0
 800cdbc:	61bb      	str	r3, [r7, #24]
 800cdbe:	e001      	b.n	800cdc4 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800cdc0:	2300      	movs	r3, #0
 800cdc2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800cdc4:	69bb      	ldr	r3, [r7, #24]
 800cdc6:	2b01      	cmp	r3, #1
 800cdc8:	d10b      	bne.n	800cde2 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	691a      	ldr	r2, [r3, #16]
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	689b      	ldr	r3, [r3, #8]
 800cdd2:	2100      	movs	r1, #0
 800cdd4:	9100      	str	r1, [sp, #0]
 800cdd6:	68b9      	ldr	r1, [r7, #8]
 800cdd8:	68f8      	ldr	r0, [r7, #12]
 800cdda:	f000 fa31 	bl	800d240 <xQueueGenericCreateStatic>
 800cdde:	61f8      	str	r0, [r7, #28]
 800cde0:	e008      	b.n	800cdf4 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800cde2:	69bb      	ldr	r3, [r7, #24]
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	d105      	bne.n	800cdf4 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800cde8:	2200      	movs	r2, #0
 800cdea:	68b9      	ldr	r1, [r7, #8]
 800cdec:	68f8      	ldr	r0, [r7, #12]
 800cdee:	f000 faa4 	bl	800d33a <xQueueGenericCreate>
 800cdf2:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800cdf4:	69fb      	ldr	r3, [r7, #28]
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d00c      	beq.n	800ce14 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d003      	beq.n	800ce08 <osMessageQueueNew+0xd0>
        name = attr->name;
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	617b      	str	r3, [r7, #20]
 800ce06:	e001      	b.n	800ce0c <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800ce08:	2300      	movs	r3, #0
 800ce0a:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800ce0c:	6979      	ldr	r1, [r7, #20]
 800ce0e:	69f8      	ldr	r0, [r7, #28]
 800ce10:	f001 f950 	bl	800e0b4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800ce14:	69fb      	ldr	r3, [r7, #28]
}
 800ce16:	4618      	mov	r0, r3
 800ce18:	3720      	adds	r7, #32
 800ce1a:	46bd      	mov	sp, r7
 800ce1c:	bd80      	pop	{r7, pc}
	...

0800ce20 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800ce20:	b580      	push	{r7, lr}
 800ce22:	b088      	sub	sp, #32
 800ce24:	af00      	add	r7, sp, #0
 800ce26:	60f8      	str	r0, [r7, #12]
 800ce28:	60b9      	str	r1, [r7, #8]
 800ce2a:	603b      	str	r3, [r7, #0]
 800ce2c:	4613      	mov	r3, r2
 800ce2e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800ce34:	2300      	movs	r3, #0
 800ce36:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ce38:	f3ef 8305 	mrs	r3, IPSR
 800ce3c:	617b      	str	r3, [r7, #20]
  return(result);
 800ce3e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d028      	beq.n	800ce96 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800ce44:	69bb      	ldr	r3, [r7, #24]
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d005      	beq.n	800ce56 <osMessageQueuePut+0x36>
 800ce4a:	68bb      	ldr	r3, [r7, #8]
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d002      	beq.n	800ce56 <osMessageQueuePut+0x36>
 800ce50:	683b      	ldr	r3, [r7, #0]
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d003      	beq.n	800ce5e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800ce56:	f06f 0303 	mvn.w	r3, #3
 800ce5a:	61fb      	str	r3, [r7, #28]
 800ce5c:	e038      	b.n	800ced0 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800ce5e:	2300      	movs	r3, #0
 800ce60:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800ce62:	f107 0210 	add.w	r2, r7, #16
 800ce66:	2300      	movs	r3, #0
 800ce68:	68b9      	ldr	r1, [r7, #8]
 800ce6a:	69b8      	ldr	r0, [r7, #24]
 800ce6c:	f000 fc34 	bl	800d6d8 <xQueueGenericSendFromISR>
 800ce70:	4603      	mov	r3, r0
 800ce72:	2b01      	cmp	r3, #1
 800ce74:	d003      	beq.n	800ce7e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800ce76:	f06f 0302 	mvn.w	r3, #2
 800ce7a:	61fb      	str	r3, [r7, #28]
 800ce7c:	e028      	b.n	800ced0 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800ce7e:	693b      	ldr	r3, [r7, #16]
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d025      	beq.n	800ced0 <osMessageQueuePut+0xb0>
 800ce84:	4b15      	ldr	r3, [pc, #84]	@ (800cedc <osMessageQueuePut+0xbc>)
 800ce86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ce8a:	601a      	str	r2, [r3, #0]
 800ce8c:	f3bf 8f4f 	dsb	sy
 800ce90:	f3bf 8f6f 	isb	sy
 800ce94:	e01c      	b.n	800ced0 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800ce96:	69bb      	ldr	r3, [r7, #24]
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d002      	beq.n	800cea2 <osMessageQueuePut+0x82>
 800ce9c:	68bb      	ldr	r3, [r7, #8]
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d103      	bne.n	800ceaa <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800cea2:	f06f 0303 	mvn.w	r3, #3
 800cea6:	61fb      	str	r3, [r7, #28]
 800cea8:	e012      	b.n	800ced0 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800ceaa:	2300      	movs	r3, #0
 800ceac:	683a      	ldr	r2, [r7, #0]
 800ceae:	68b9      	ldr	r1, [r7, #8]
 800ceb0:	69b8      	ldr	r0, [r7, #24]
 800ceb2:	f000 fb0f 	bl	800d4d4 <xQueueGenericSend>
 800ceb6:	4603      	mov	r3, r0
 800ceb8:	2b01      	cmp	r3, #1
 800ceba:	d009      	beq.n	800ced0 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800cebc:	683b      	ldr	r3, [r7, #0]
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d003      	beq.n	800ceca <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800cec2:	f06f 0301 	mvn.w	r3, #1
 800cec6:	61fb      	str	r3, [r7, #28]
 800cec8:	e002      	b.n	800ced0 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800ceca:	f06f 0302 	mvn.w	r3, #2
 800cece:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800ced0:	69fb      	ldr	r3, [r7, #28]
}
 800ced2:	4618      	mov	r0, r3
 800ced4:	3720      	adds	r7, #32
 800ced6:	46bd      	mov	sp, r7
 800ced8:	bd80      	pop	{r7, pc}
 800ceda:	bf00      	nop
 800cedc:	e000ed04 	.word	0xe000ed04

0800cee0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800cee0:	b580      	push	{r7, lr}
 800cee2:	b088      	sub	sp, #32
 800cee4:	af00      	add	r7, sp, #0
 800cee6:	60f8      	str	r0, [r7, #12]
 800cee8:	60b9      	str	r1, [r7, #8]
 800ceea:	607a      	str	r2, [r7, #4]
 800ceec:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800cef2:	2300      	movs	r3, #0
 800cef4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cef6:	f3ef 8305 	mrs	r3, IPSR
 800cefa:	617b      	str	r3, [r7, #20]
  return(result);
 800cefc:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d028      	beq.n	800cf54 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800cf02:	69bb      	ldr	r3, [r7, #24]
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d005      	beq.n	800cf14 <osMessageQueueGet+0x34>
 800cf08:	68bb      	ldr	r3, [r7, #8]
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d002      	beq.n	800cf14 <osMessageQueueGet+0x34>
 800cf0e:	683b      	ldr	r3, [r7, #0]
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d003      	beq.n	800cf1c <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800cf14:	f06f 0303 	mvn.w	r3, #3
 800cf18:	61fb      	str	r3, [r7, #28]
 800cf1a:	e037      	b.n	800cf8c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800cf1c:	2300      	movs	r3, #0
 800cf1e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800cf20:	f107 0310 	add.w	r3, r7, #16
 800cf24:	461a      	mov	r2, r3
 800cf26:	68b9      	ldr	r1, [r7, #8]
 800cf28:	69b8      	ldr	r0, [r7, #24]
 800cf2a:	f000 fef5 	bl	800dd18 <xQueueReceiveFromISR>
 800cf2e:	4603      	mov	r3, r0
 800cf30:	2b01      	cmp	r3, #1
 800cf32:	d003      	beq.n	800cf3c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800cf34:	f06f 0302 	mvn.w	r3, #2
 800cf38:	61fb      	str	r3, [r7, #28]
 800cf3a:	e027      	b.n	800cf8c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800cf3c:	693b      	ldr	r3, [r7, #16]
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d024      	beq.n	800cf8c <osMessageQueueGet+0xac>
 800cf42:	4b15      	ldr	r3, [pc, #84]	@ (800cf98 <osMessageQueueGet+0xb8>)
 800cf44:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cf48:	601a      	str	r2, [r3, #0]
 800cf4a:	f3bf 8f4f 	dsb	sy
 800cf4e:	f3bf 8f6f 	isb	sy
 800cf52:	e01b      	b.n	800cf8c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800cf54:	69bb      	ldr	r3, [r7, #24]
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	d002      	beq.n	800cf60 <osMessageQueueGet+0x80>
 800cf5a:	68bb      	ldr	r3, [r7, #8]
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d103      	bne.n	800cf68 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800cf60:	f06f 0303 	mvn.w	r3, #3
 800cf64:	61fb      	str	r3, [r7, #28]
 800cf66:	e011      	b.n	800cf8c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800cf68:	683a      	ldr	r2, [r7, #0]
 800cf6a:	68b9      	ldr	r1, [r7, #8]
 800cf6c:	69b8      	ldr	r0, [r7, #24]
 800cf6e:	f000 fce1 	bl	800d934 <xQueueReceive>
 800cf72:	4603      	mov	r3, r0
 800cf74:	2b01      	cmp	r3, #1
 800cf76:	d009      	beq.n	800cf8c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800cf78:	683b      	ldr	r3, [r7, #0]
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d003      	beq.n	800cf86 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800cf7e:	f06f 0301 	mvn.w	r3, #1
 800cf82:	61fb      	str	r3, [r7, #28]
 800cf84:	e002      	b.n	800cf8c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800cf86:	f06f 0302 	mvn.w	r3, #2
 800cf8a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800cf8c:	69fb      	ldr	r3, [r7, #28]
}
 800cf8e:	4618      	mov	r0, r3
 800cf90:	3720      	adds	r7, #32
 800cf92:	46bd      	mov	sp, r7
 800cf94:	bd80      	pop	{r7, pc}
 800cf96:	bf00      	nop
 800cf98:	e000ed04 	.word	0xe000ed04

0800cf9c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800cf9c:	b480      	push	{r7}
 800cf9e:	b085      	sub	sp, #20
 800cfa0:	af00      	add	r7, sp, #0
 800cfa2:	60f8      	str	r0, [r7, #12]
 800cfa4:	60b9      	str	r1, [r7, #8]
 800cfa6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800cfa8:	68fb      	ldr	r3, [r7, #12]
 800cfaa:	4a07      	ldr	r2, [pc, #28]	@ (800cfc8 <vApplicationGetIdleTaskMemory+0x2c>)
 800cfac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800cfae:	68bb      	ldr	r3, [r7, #8]
 800cfb0:	4a06      	ldr	r2, [pc, #24]	@ (800cfcc <vApplicationGetIdleTaskMemory+0x30>)
 800cfb2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	2280      	movs	r2, #128	@ 0x80
 800cfb8:	601a      	str	r2, [r3, #0]
}
 800cfba:	bf00      	nop
 800cfbc:	3714      	adds	r7, #20
 800cfbe:	46bd      	mov	sp, r7
 800cfc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc4:	4770      	bx	lr
 800cfc6:	bf00      	nop
 800cfc8:	200039d0 	.word	0x200039d0
 800cfcc:	20003a78 	.word	0x20003a78

0800cfd0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800cfd0:	b480      	push	{r7}
 800cfd2:	b085      	sub	sp, #20
 800cfd4:	af00      	add	r7, sp, #0
 800cfd6:	60f8      	str	r0, [r7, #12]
 800cfd8:	60b9      	str	r1, [r7, #8]
 800cfda:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	4a07      	ldr	r2, [pc, #28]	@ (800cffc <vApplicationGetTimerTaskMemory+0x2c>)
 800cfe0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800cfe2:	68bb      	ldr	r3, [r7, #8]
 800cfe4:	4a06      	ldr	r2, [pc, #24]	@ (800d000 <vApplicationGetTimerTaskMemory+0x30>)
 800cfe6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cfee:	601a      	str	r2, [r3, #0]
}
 800cff0:	bf00      	nop
 800cff2:	3714      	adds	r7, #20
 800cff4:	46bd      	mov	sp, r7
 800cff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cffa:	4770      	bx	lr
 800cffc:	20003c78 	.word	0x20003c78
 800d000:	20003d20 	.word	0x20003d20

0800d004 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d004:	b480      	push	{r7}
 800d006:	b083      	sub	sp, #12
 800d008:	af00      	add	r7, sp, #0
 800d00a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	f103 0208 	add.w	r2, r3, #8
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	f04f 32ff 	mov.w	r2, #4294967295
 800d01c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	f103 0208 	add.w	r2, r3, #8
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	f103 0208 	add.w	r2, r3, #8
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	2200      	movs	r2, #0
 800d036:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d038:	bf00      	nop
 800d03a:	370c      	adds	r7, #12
 800d03c:	46bd      	mov	sp, r7
 800d03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d042:	4770      	bx	lr

0800d044 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d044:	b480      	push	{r7}
 800d046:	b083      	sub	sp, #12
 800d048:	af00      	add	r7, sp, #0
 800d04a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	2200      	movs	r2, #0
 800d050:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d052:	bf00      	nop
 800d054:	370c      	adds	r7, #12
 800d056:	46bd      	mov	sp, r7
 800d058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d05c:	4770      	bx	lr

0800d05e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d05e:	b480      	push	{r7}
 800d060:	b085      	sub	sp, #20
 800d062:	af00      	add	r7, sp, #0
 800d064:	6078      	str	r0, [r7, #4]
 800d066:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	685b      	ldr	r3, [r3, #4]
 800d06c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d06e:	683b      	ldr	r3, [r7, #0]
 800d070:	68fa      	ldr	r2, [r7, #12]
 800d072:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	689a      	ldr	r2, [r3, #8]
 800d078:	683b      	ldr	r3, [r7, #0]
 800d07a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	689b      	ldr	r3, [r3, #8]
 800d080:	683a      	ldr	r2, [r7, #0]
 800d082:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d084:	68fb      	ldr	r3, [r7, #12]
 800d086:	683a      	ldr	r2, [r7, #0]
 800d088:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800d08a:	683b      	ldr	r3, [r7, #0]
 800d08c:	687a      	ldr	r2, [r7, #4]
 800d08e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	1c5a      	adds	r2, r3, #1
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	601a      	str	r2, [r3, #0]
}
 800d09a:	bf00      	nop
 800d09c:	3714      	adds	r7, #20
 800d09e:	46bd      	mov	sp, r7
 800d0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0a4:	4770      	bx	lr

0800d0a6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d0a6:	b480      	push	{r7}
 800d0a8:	b085      	sub	sp, #20
 800d0aa:	af00      	add	r7, sp, #0
 800d0ac:	6078      	str	r0, [r7, #4]
 800d0ae:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d0b0:	683b      	ldr	r3, [r7, #0]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d0b6:	68bb      	ldr	r3, [r7, #8]
 800d0b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0bc:	d103      	bne.n	800d0c6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	691b      	ldr	r3, [r3, #16]
 800d0c2:	60fb      	str	r3, [r7, #12]
 800d0c4:	e00c      	b.n	800d0e0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	3308      	adds	r3, #8
 800d0ca:	60fb      	str	r3, [r7, #12]
 800d0cc:	e002      	b.n	800d0d4 <vListInsert+0x2e>
 800d0ce:	68fb      	ldr	r3, [r7, #12]
 800d0d0:	685b      	ldr	r3, [r3, #4]
 800d0d2:	60fb      	str	r3, [r7, #12]
 800d0d4:	68fb      	ldr	r3, [r7, #12]
 800d0d6:	685b      	ldr	r3, [r3, #4]
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	68ba      	ldr	r2, [r7, #8]
 800d0dc:	429a      	cmp	r2, r3
 800d0de:	d2f6      	bcs.n	800d0ce <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	685a      	ldr	r2, [r3, #4]
 800d0e4:	683b      	ldr	r3, [r7, #0]
 800d0e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d0e8:	683b      	ldr	r3, [r7, #0]
 800d0ea:	685b      	ldr	r3, [r3, #4]
 800d0ec:	683a      	ldr	r2, [r7, #0]
 800d0ee:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d0f0:	683b      	ldr	r3, [r7, #0]
 800d0f2:	68fa      	ldr	r2, [r7, #12]
 800d0f4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	683a      	ldr	r2, [r7, #0]
 800d0fa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800d0fc:	683b      	ldr	r3, [r7, #0]
 800d0fe:	687a      	ldr	r2, [r7, #4]
 800d100:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	1c5a      	adds	r2, r3, #1
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	601a      	str	r2, [r3, #0]
}
 800d10c:	bf00      	nop
 800d10e:	3714      	adds	r7, #20
 800d110:	46bd      	mov	sp, r7
 800d112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d116:	4770      	bx	lr

0800d118 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d118:	b480      	push	{r7}
 800d11a:	b085      	sub	sp, #20
 800d11c:	af00      	add	r7, sp, #0
 800d11e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	691b      	ldr	r3, [r3, #16]
 800d124:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	685b      	ldr	r3, [r3, #4]
 800d12a:	687a      	ldr	r2, [r7, #4]
 800d12c:	6892      	ldr	r2, [r2, #8]
 800d12e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	689b      	ldr	r3, [r3, #8]
 800d134:	687a      	ldr	r2, [r7, #4]
 800d136:	6852      	ldr	r2, [r2, #4]
 800d138:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	685b      	ldr	r3, [r3, #4]
 800d13e:	687a      	ldr	r2, [r7, #4]
 800d140:	429a      	cmp	r2, r3
 800d142:	d103      	bne.n	800d14c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	689a      	ldr	r2, [r3, #8]
 800d148:	68fb      	ldr	r3, [r7, #12]
 800d14a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	2200      	movs	r2, #0
 800d150:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	1e5a      	subs	r2, r3, #1
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	681b      	ldr	r3, [r3, #0]
}
 800d160:	4618      	mov	r0, r3
 800d162:	3714      	adds	r7, #20
 800d164:	46bd      	mov	sp, r7
 800d166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d16a:	4770      	bx	lr

0800d16c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d16c:	b580      	push	{r7, lr}
 800d16e:	b084      	sub	sp, #16
 800d170:	af00      	add	r7, sp, #0
 800d172:	6078      	str	r0, [r7, #4]
 800d174:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d10b      	bne.n	800d198 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800d180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d184:	f383 8811 	msr	BASEPRI, r3
 800d188:	f3bf 8f6f 	isb	sy
 800d18c:	f3bf 8f4f 	dsb	sy
 800d190:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800d192:	bf00      	nop
 800d194:	bf00      	nop
 800d196:	e7fd      	b.n	800d194 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800d198:	f002 fcd6 	bl	800fb48 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	681a      	ldr	r2, [r3, #0]
 800d1a0:	68fb      	ldr	r3, [r7, #12]
 800d1a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d1a4:	68f9      	ldr	r1, [r7, #12]
 800d1a6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800d1a8:	fb01 f303 	mul.w	r3, r1, r3
 800d1ac:	441a      	add	r2, r3
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800d1b2:	68fb      	ldr	r3, [r7, #12]
 800d1b4:	2200      	movs	r2, #0
 800d1b6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	681a      	ldr	r2, [r3, #0]
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	681a      	ldr	r2, [r3, #0]
 800d1c4:	68fb      	ldr	r3, [r7, #12]
 800d1c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d1c8:	3b01      	subs	r3, #1
 800d1ca:	68f9      	ldr	r1, [r7, #12]
 800d1cc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800d1ce:	fb01 f303 	mul.w	r3, r1, r3
 800d1d2:	441a      	add	r2, r3
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800d1d8:	68fb      	ldr	r3, [r7, #12]
 800d1da:	22ff      	movs	r2, #255	@ 0xff
 800d1dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800d1e0:	68fb      	ldr	r3, [r7, #12]
 800d1e2:	22ff      	movs	r2, #255	@ 0xff
 800d1e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800d1e8:	683b      	ldr	r3, [r7, #0]
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d114      	bne.n	800d218 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	691b      	ldr	r3, [r3, #16]
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d01a      	beq.n	800d22c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d1f6:	68fb      	ldr	r3, [r7, #12]
 800d1f8:	3310      	adds	r3, #16
 800d1fa:	4618      	mov	r0, r3
 800d1fc:	f001 fc74 	bl	800eae8 <xTaskRemoveFromEventList>
 800d200:	4603      	mov	r3, r0
 800d202:	2b00      	cmp	r3, #0
 800d204:	d012      	beq.n	800d22c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800d206:	4b0d      	ldr	r3, [pc, #52]	@ (800d23c <xQueueGenericReset+0xd0>)
 800d208:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d20c:	601a      	str	r2, [r3, #0]
 800d20e:	f3bf 8f4f 	dsb	sy
 800d212:	f3bf 8f6f 	isb	sy
 800d216:	e009      	b.n	800d22c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	3310      	adds	r3, #16
 800d21c:	4618      	mov	r0, r3
 800d21e:	f7ff fef1 	bl	800d004 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	3324      	adds	r3, #36	@ 0x24
 800d226:	4618      	mov	r0, r3
 800d228:	f7ff feec 	bl	800d004 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800d22c:	f002 fcbe 	bl	800fbac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800d230:	2301      	movs	r3, #1
}
 800d232:	4618      	mov	r0, r3
 800d234:	3710      	adds	r7, #16
 800d236:	46bd      	mov	sp, r7
 800d238:	bd80      	pop	{r7, pc}
 800d23a:	bf00      	nop
 800d23c:	e000ed04 	.word	0xe000ed04

0800d240 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800d240:	b580      	push	{r7, lr}
 800d242:	b08e      	sub	sp, #56	@ 0x38
 800d244:	af02      	add	r7, sp, #8
 800d246:	60f8      	str	r0, [r7, #12]
 800d248:	60b9      	str	r1, [r7, #8]
 800d24a:	607a      	str	r2, [r7, #4]
 800d24c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	2b00      	cmp	r3, #0
 800d252:	d10b      	bne.n	800d26c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800d254:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d258:	f383 8811 	msr	BASEPRI, r3
 800d25c:	f3bf 8f6f 	isb	sy
 800d260:	f3bf 8f4f 	dsb	sy
 800d264:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d266:	bf00      	nop
 800d268:	bf00      	nop
 800d26a:	e7fd      	b.n	800d268 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800d26c:	683b      	ldr	r3, [r7, #0]
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d10b      	bne.n	800d28a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800d272:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d276:	f383 8811 	msr	BASEPRI, r3
 800d27a:	f3bf 8f6f 	isb	sy
 800d27e:	f3bf 8f4f 	dsb	sy
 800d282:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d284:	bf00      	nop
 800d286:	bf00      	nop
 800d288:	e7fd      	b.n	800d286 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d002      	beq.n	800d296 <xQueueGenericCreateStatic+0x56>
 800d290:	68bb      	ldr	r3, [r7, #8]
 800d292:	2b00      	cmp	r3, #0
 800d294:	d001      	beq.n	800d29a <xQueueGenericCreateStatic+0x5a>
 800d296:	2301      	movs	r3, #1
 800d298:	e000      	b.n	800d29c <xQueueGenericCreateStatic+0x5c>
 800d29a:	2300      	movs	r3, #0
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	d10b      	bne.n	800d2b8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800d2a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2a4:	f383 8811 	msr	BASEPRI, r3
 800d2a8:	f3bf 8f6f 	isb	sy
 800d2ac:	f3bf 8f4f 	dsb	sy
 800d2b0:	623b      	str	r3, [r7, #32]
}
 800d2b2:	bf00      	nop
 800d2b4:	bf00      	nop
 800d2b6:	e7fd      	b.n	800d2b4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d102      	bne.n	800d2c4 <xQueueGenericCreateStatic+0x84>
 800d2be:	68bb      	ldr	r3, [r7, #8]
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d101      	bne.n	800d2c8 <xQueueGenericCreateStatic+0x88>
 800d2c4:	2301      	movs	r3, #1
 800d2c6:	e000      	b.n	800d2ca <xQueueGenericCreateStatic+0x8a>
 800d2c8:	2300      	movs	r3, #0
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d10b      	bne.n	800d2e6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800d2ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2d2:	f383 8811 	msr	BASEPRI, r3
 800d2d6:	f3bf 8f6f 	isb	sy
 800d2da:	f3bf 8f4f 	dsb	sy
 800d2de:	61fb      	str	r3, [r7, #28]
}
 800d2e0:	bf00      	nop
 800d2e2:	bf00      	nop
 800d2e4:	e7fd      	b.n	800d2e2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800d2e6:	2350      	movs	r3, #80	@ 0x50
 800d2e8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800d2ea:	697b      	ldr	r3, [r7, #20]
 800d2ec:	2b50      	cmp	r3, #80	@ 0x50
 800d2ee:	d00b      	beq.n	800d308 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800d2f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2f4:	f383 8811 	msr	BASEPRI, r3
 800d2f8:	f3bf 8f6f 	isb	sy
 800d2fc:	f3bf 8f4f 	dsb	sy
 800d300:	61bb      	str	r3, [r7, #24]
}
 800d302:	bf00      	nop
 800d304:	bf00      	nop
 800d306:	e7fd      	b.n	800d304 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d308:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d30a:	683b      	ldr	r3, [r7, #0]
 800d30c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800d30e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d310:	2b00      	cmp	r3, #0
 800d312:	d00d      	beq.n	800d330 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800d314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d316:	2201      	movs	r2, #1
 800d318:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d31c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800d320:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d322:	9300      	str	r3, [sp, #0]
 800d324:	4613      	mov	r3, r2
 800d326:	687a      	ldr	r2, [r7, #4]
 800d328:	68b9      	ldr	r1, [r7, #8]
 800d32a:	68f8      	ldr	r0, [r7, #12]
 800d32c:	f000 f840 	bl	800d3b0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d330:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800d332:	4618      	mov	r0, r3
 800d334:	3730      	adds	r7, #48	@ 0x30
 800d336:	46bd      	mov	sp, r7
 800d338:	bd80      	pop	{r7, pc}

0800d33a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800d33a:	b580      	push	{r7, lr}
 800d33c:	b08a      	sub	sp, #40	@ 0x28
 800d33e:	af02      	add	r7, sp, #8
 800d340:	60f8      	str	r0, [r7, #12]
 800d342:	60b9      	str	r1, [r7, #8]
 800d344:	4613      	mov	r3, r2
 800d346:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	2b00      	cmp	r3, #0
 800d34c:	d10b      	bne.n	800d366 <xQueueGenericCreate+0x2c>
	__asm volatile
 800d34e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d352:	f383 8811 	msr	BASEPRI, r3
 800d356:	f3bf 8f6f 	isb	sy
 800d35a:	f3bf 8f4f 	dsb	sy
 800d35e:	613b      	str	r3, [r7, #16]
}
 800d360:	bf00      	nop
 800d362:	bf00      	nop
 800d364:	e7fd      	b.n	800d362 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	68ba      	ldr	r2, [r7, #8]
 800d36a:	fb02 f303 	mul.w	r3, r2, r3
 800d36e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800d370:	69fb      	ldr	r3, [r7, #28]
 800d372:	3350      	adds	r3, #80	@ 0x50
 800d374:	4618      	mov	r0, r3
 800d376:	f002 fd09 	bl	800fd8c <pvPortMalloc>
 800d37a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800d37c:	69bb      	ldr	r3, [r7, #24]
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d011      	beq.n	800d3a6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800d382:	69bb      	ldr	r3, [r7, #24]
 800d384:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d386:	697b      	ldr	r3, [r7, #20]
 800d388:	3350      	adds	r3, #80	@ 0x50
 800d38a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800d38c:	69bb      	ldr	r3, [r7, #24]
 800d38e:	2200      	movs	r2, #0
 800d390:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d394:	79fa      	ldrb	r2, [r7, #7]
 800d396:	69bb      	ldr	r3, [r7, #24]
 800d398:	9300      	str	r3, [sp, #0]
 800d39a:	4613      	mov	r3, r2
 800d39c:	697a      	ldr	r2, [r7, #20]
 800d39e:	68b9      	ldr	r1, [r7, #8]
 800d3a0:	68f8      	ldr	r0, [r7, #12]
 800d3a2:	f000 f805 	bl	800d3b0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d3a6:	69bb      	ldr	r3, [r7, #24]
	}
 800d3a8:	4618      	mov	r0, r3
 800d3aa:	3720      	adds	r7, #32
 800d3ac:	46bd      	mov	sp, r7
 800d3ae:	bd80      	pop	{r7, pc}

0800d3b0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d3b0:	b580      	push	{r7, lr}
 800d3b2:	b084      	sub	sp, #16
 800d3b4:	af00      	add	r7, sp, #0
 800d3b6:	60f8      	str	r0, [r7, #12]
 800d3b8:	60b9      	str	r1, [r7, #8]
 800d3ba:	607a      	str	r2, [r7, #4]
 800d3bc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d3be:	68bb      	ldr	r3, [r7, #8]
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	d103      	bne.n	800d3cc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d3c4:	69bb      	ldr	r3, [r7, #24]
 800d3c6:	69ba      	ldr	r2, [r7, #24]
 800d3c8:	601a      	str	r2, [r3, #0]
 800d3ca:	e002      	b.n	800d3d2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d3cc:	69bb      	ldr	r3, [r7, #24]
 800d3ce:	687a      	ldr	r2, [r7, #4]
 800d3d0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d3d2:	69bb      	ldr	r3, [r7, #24]
 800d3d4:	68fa      	ldr	r2, [r7, #12]
 800d3d6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d3d8:	69bb      	ldr	r3, [r7, #24]
 800d3da:	68ba      	ldr	r2, [r7, #8]
 800d3dc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d3de:	2101      	movs	r1, #1
 800d3e0:	69b8      	ldr	r0, [r7, #24]
 800d3e2:	f7ff fec3 	bl	800d16c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800d3e6:	69bb      	ldr	r3, [r7, #24]
 800d3e8:	78fa      	ldrb	r2, [r7, #3]
 800d3ea:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d3ee:	bf00      	nop
 800d3f0:	3710      	adds	r7, #16
 800d3f2:	46bd      	mov	sp, r7
 800d3f4:	bd80      	pop	{r7, pc}

0800d3f6 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800d3f6:	b580      	push	{r7, lr}
 800d3f8:	b08a      	sub	sp, #40	@ 0x28
 800d3fa:	af02      	add	r7, sp, #8
 800d3fc:	60f8      	str	r0, [r7, #12]
 800d3fe:	60b9      	str	r1, [r7, #8]
 800d400:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	2b00      	cmp	r3, #0
 800d406:	d10b      	bne.n	800d420 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800d408:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d40c:	f383 8811 	msr	BASEPRI, r3
 800d410:	f3bf 8f6f 	isb	sy
 800d414:	f3bf 8f4f 	dsb	sy
 800d418:	61bb      	str	r3, [r7, #24]
}
 800d41a:	bf00      	nop
 800d41c:	bf00      	nop
 800d41e:	e7fd      	b.n	800d41c <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800d420:	68ba      	ldr	r2, [r7, #8]
 800d422:	68fb      	ldr	r3, [r7, #12]
 800d424:	429a      	cmp	r2, r3
 800d426:	d90b      	bls.n	800d440 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 800d428:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d42c:	f383 8811 	msr	BASEPRI, r3
 800d430:	f3bf 8f6f 	isb	sy
 800d434:	f3bf 8f4f 	dsb	sy
 800d438:	617b      	str	r3, [r7, #20]
}
 800d43a:	bf00      	nop
 800d43c:	bf00      	nop
 800d43e:	e7fd      	b.n	800d43c <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800d440:	2302      	movs	r3, #2
 800d442:	9300      	str	r3, [sp, #0]
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	2200      	movs	r2, #0
 800d448:	2100      	movs	r1, #0
 800d44a:	68f8      	ldr	r0, [r7, #12]
 800d44c:	f7ff fef8 	bl	800d240 <xQueueGenericCreateStatic>
 800d450:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800d452:	69fb      	ldr	r3, [r7, #28]
 800d454:	2b00      	cmp	r3, #0
 800d456:	d002      	beq.n	800d45e <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800d458:	69fb      	ldr	r3, [r7, #28]
 800d45a:	68ba      	ldr	r2, [r7, #8]
 800d45c:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800d45e:	69fb      	ldr	r3, [r7, #28]
	}
 800d460:	4618      	mov	r0, r3
 800d462:	3720      	adds	r7, #32
 800d464:	46bd      	mov	sp, r7
 800d466:	bd80      	pop	{r7, pc}

0800d468 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800d468:	b580      	push	{r7, lr}
 800d46a:	b086      	sub	sp, #24
 800d46c:	af00      	add	r7, sp, #0
 800d46e:	6078      	str	r0, [r7, #4]
 800d470:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	2b00      	cmp	r3, #0
 800d476:	d10b      	bne.n	800d490 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800d478:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d47c:	f383 8811 	msr	BASEPRI, r3
 800d480:	f3bf 8f6f 	isb	sy
 800d484:	f3bf 8f4f 	dsb	sy
 800d488:	613b      	str	r3, [r7, #16]
}
 800d48a:	bf00      	nop
 800d48c:	bf00      	nop
 800d48e:	e7fd      	b.n	800d48c <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800d490:	683a      	ldr	r2, [r7, #0]
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	429a      	cmp	r2, r3
 800d496:	d90b      	bls.n	800d4b0 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800d498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d49c:	f383 8811 	msr	BASEPRI, r3
 800d4a0:	f3bf 8f6f 	isb	sy
 800d4a4:	f3bf 8f4f 	dsb	sy
 800d4a8:	60fb      	str	r3, [r7, #12]
}
 800d4aa:	bf00      	nop
 800d4ac:	bf00      	nop
 800d4ae:	e7fd      	b.n	800d4ac <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800d4b0:	2202      	movs	r2, #2
 800d4b2:	2100      	movs	r1, #0
 800d4b4:	6878      	ldr	r0, [r7, #4]
 800d4b6:	f7ff ff40 	bl	800d33a <xQueueGenericCreate>
 800d4ba:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800d4bc:	697b      	ldr	r3, [r7, #20]
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	d002      	beq.n	800d4c8 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800d4c2:	697b      	ldr	r3, [r7, #20]
 800d4c4:	683a      	ldr	r2, [r7, #0]
 800d4c6:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800d4c8:	697b      	ldr	r3, [r7, #20]
	}
 800d4ca:	4618      	mov	r0, r3
 800d4cc:	3718      	adds	r7, #24
 800d4ce:	46bd      	mov	sp, r7
 800d4d0:	bd80      	pop	{r7, pc}
	...

0800d4d4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d4d4:	b580      	push	{r7, lr}
 800d4d6:	b08e      	sub	sp, #56	@ 0x38
 800d4d8:	af00      	add	r7, sp, #0
 800d4da:	60f8      	str	r0, [r7, #12]
 800d4dc:	60b9      	str	r1, [r7, #8]
 800d4de:	607a      	str	r2, [r7, #4]
 800d4e0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d4e2:	2300      	movs	r3, #0
 800d4e4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800d4ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d10b      	bne.n	800d508 <xQueueGenericSend+0x34>
	__asm volatile
 800d4f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4f4:	f383 8811 	msr	BASEPRI, r3
 800d4f8:	f3bf 8f6f 	isb	sy
 800d4fc:	f3bf 8f4f 	dsb	sy
 800d500:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d502:	bf00      	nop
 800d504:	bf00      	nop
 800d506:	e7fd      	b.n	800d504 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d508:	68bb      	ldr	r3, [r7, #8]
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d103      	bne.n	800d516 <xQueueGenericSend+0x42>
 800d50e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d512:	2b00      	cmp	r3, #0
 800d514:	d101      	bne.n	800d51a <xQueueGenericSend+0x46>
 800d516:	2301      	movs	r3, #1
 800d518:	e000      	b.n	800d51c <xQueueGenericSend+0x48>
 800d51a:	2300      	movs	r3, #0
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d10b      	bne.n	800d538 <xQueueGenericSend+0x64>
	__asm volatile
 800d520:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d524:	f383 8811 	msr	BASEPRI, r3
 800d528:	f3bf 8f6f 	isb	sy
 800d52c:	f3bf 8f4f 	dsb	sy
 800d530:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d532:	bf00      	nop
 800d534:	bf00      	nop
 800d536:	e7fd      	b.n	800d534 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d538:	683b      	ldr	r3, [r7, #0]
 800d53a:	2b02      	cmp	r3, #2
 800d53c:	d103      	bne.n	800d546 <xQueueGenericSend+0x72>
 800d53e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d540:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d542:	2b01      	cmp	r3, #1
 800d544:	d101      	bne.n	800d54a <xQueueGenericSend+0x76>
 800d546:	2301      	movs	r3, #1
 800d548:	e000      	b.n	800d54c <xQueueGenericSend+0x78>
 800d54a:	2300      	movs	r3, #0
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d10b      	bne.n	800d568 <xQueueGenericSend+0x94>
	__asm volatile
 800d550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d554:	f383 8811 	msr	BASEPRI, r3
 800d558:	f3bf 8f6f 	isb	sy
 800d55c:	f3bf 8f4f 	dsb	sy
 800d560:	623b      	str	r3, [r7, #32]
}
 800d562:	bf00      	nop
 800d564:	bf00      	nop
 800d566:	e7fd      	b.n	800d564 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d568:	f001 fc84 	bl	800ee74 <xTaskGetSchedulerState>
 800d56c:	4603      	mov	r3, r0
 800d56e:	2b00      	cmp	r3, #0
 800d570:	d102      	bne.n	800d578 <xQueueGenericSend+0xa4>
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	2b00      	cmp	r3, #0
 800d576:	d101      	bne.n	800d57c <xQueueGenericSend+0xa8>
 800d578:	2301      	movs	r3, #1
 800d57a:	e000      	b.n	800d57e <xQueueGenericSend+0xaa>
 800d57c:	2300      	movs	r3, #0
 800d57e:	2b00      	cmp	r3, #0
 800d580:	d10b      	bne.n	800d59a <xQueueGenericSend+0xc6>
	__asm volatile
 800d582:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d586:	f383 8811 	msr	BASEPRI, r3
 800d58a:	f3bf 8f6f 	isb	sy
 800d58e:	f3bf 8f4f 	dsb	sy
 800d592:	61fb      	str	r3, [r7, #28]
}
 800d594:	bf00      	nop
 800d596:	bf00      	nop
 800d598:	e7fd      	b.n	800d596 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d59a:	f002 fad5 	bl	800fb48 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d59e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d5a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d5a6:	429a      	cmp	r2, r3
 800d5a8:	d302      	bcc.n	800d5b0 <xQueueGenericSend+0xdc>
 800d5aa:	683b      	ldr	r3, [r7, #0]
 800d5ac:	2b02      	cmp	r3, #2
 800d5ae:	d129      	bne.n	800d604 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d5b0:	683a      	ldr	r2, [r7, #0]
 800d5b2:	68b9      	ldr	r1, [r7, #8]
 800d5b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d5b6:	f000 fc6d 	bl	800de94 <prvCopyDataToQueue>
 800d5ba:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d5bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d010      	beq.n	800d5e6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d5c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5c6:	3324      	adds	r3, #36	@ 0x24
 800d5c8:	4618      	mov	r0, r3
 800d5ca:	f001 fa8d 	bl	800eae8 <xTaskRemoveFromEventList>
 800d5ce:	4603      	mov	r3, r0
 800d5d0:	2b00      	cmp	r3, #0
 800d5d2:	d013      	beq.n	800d5fc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d5d4:	4b3f      	ldr	r3, [pc, #252]	@ (800d6d4 <xQueueGenericSend+0x200>)
 800d5d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d5da:	601a      	str	r2, [r3, #0]
 800d5dc:	f3bf 8f4f 	dsb	sy
 800d5e0:	f3bf 8f6f 	isb	sy
 800d5e4:	e00a      	b.n	800d5fc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d5e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d007      	beq.n	800d5fc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d5ec:	4b39      	ldr	r3, [pc, #228]	@ (800d6d4 <xQueueGenericSend+0x200>)
 800d5ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d5f2:	601a      	str	r2, [r3, #0]
 800d5f4:	f3bf 8f4f 	dsb	sy
 800d5f8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d5fc:	f002 fad6 	bl	800fbac <vPortExitCritical>
				return pdPASS;
 800d600:	2301      	movs	r3, #1
 800d602:	e063      	b.n	800d6cc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	2b00      	cmp	r3, #0
 800d608:	d103      	bne.n	800d612 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d60a:	f002 facf 	bl	800fbac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d60e:	2300      	movs	r3, #0
 800d610:	e05c      	b.n	800d6cc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d612:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d614:	2b00      	cmp	r3, #0
 800d616:	d106      	bne.n	800d626 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d618:	f107 0314 	add.w	r3, r7, #20
 800d61c:	4618      	mov	r0, r3
 800d61e:	f001 fac7 	bl	800ebb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d622:	2301      	movs	r3, #1
 800d624:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d626:	f002 fac1 	bl	800fbac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d62a:	f001 f82f 	bl	800e68c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d62e:	f002 fa8b 	bl	800fb48 <vPortEnterCritical>
 800d632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d634:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d638:	b25b      	sxtb	r3, r3
 800d63a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d63e:	d103      	bne.n	800d648 <xQueueGenericSend+0x174>
 800d640:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d642:	2200      	movs	r2, #0
 800d644:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d64a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d64e:	b25b      	sxtb	r3, r3
 800d650:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d654:	d103      	bne.n	800d65e <xQueueGenericSend+0x18a>
 800d656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d658:	2200      	movs	r2, #0
 800d65a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d65e:	f002 faa5 	bl	800fbac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d662:	1d3a      	adds	r2, r7, #4
 800d664:	f107 0314 	add.w	r3, r7, #20
 800d668:	4611      	mov	r1, r2
 800d66a:	4618      	mov	r0, r3
 800d66c:	f001 fab6 	bl	800ebdc <xTaskCheckForTimeOut>
 800d670:	4603      	mov	r3, r0
 800d672:	2b00      	cmp	r3, #0
 800d674:	d124      	bne.n	800d6c0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d676:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d678:	f000 fd04 	bl	800e084 <prvIsQueueFull>
 800d67c:	4603      	mov	r3, r0
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d018      	beq.n	800d6b4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d684:	3310      	adds	r3, #16
 800d686:	687a      	ldr	r2, [r7, #4]
 800d688:	4611      	mov	r1, r2
 800d68a:	4618      	mov	r0, r3
 800d68c:	f001 f9da 	bl	800ea44 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d690:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d692:	f000 fc8f 	bl	800dfb4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d696:	f001 f807 	bl	800e6a8 <xTaskResumeAll>
 800d69a:	4603      	mov	r3, r0
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	f47f af7c 	bne.w	800d59a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800d6a2:	4b0c      	ldr	r3, [pc, #48]	@ (800d6d4 <xQueueGenericSend+0x200>)
 800d6a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d6a8:	601a      	str	r2, [r3, #0]
 800d6aa:	f3bf 8f4f 	dsb	sy
 800d6ae:	f3bf 8f6f 	isb	sy
 800d6b2:	e772      	b.n	800d59a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d6b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d6b6:	f000 fc7d 	bl	800dfb4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d6ba:	f000 fff5 	bl	800e6a8 <xTaskResumeAll>
 800d6be:	e76c      	b.n	800d59a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d6c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d6c2:	f000 fc77 	bl	800dfb4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d6c6:	f000 ffef 	bl	800e6a8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d6ca:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d6cc:	4618      	mov	r0, r3
 800d6ce:	3738      	adds	r7, #56	@ 0x38
 800d6d0:	46bd      	mov	sp, r7
 800d6d2:	bd80      	pop	{r7, pc}
 800d6d4:	e000ed04 	.word	0xe000ed04

0800d6d8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d6d8:	b580      	push	{r7, lr}
 800d6da:	b090      	sub	sp, #64	@ 0x40
 800d6dc:	af00      	add	r7, sp, #0
 800d6de:	60f8      	str	r0, [r7, #12]
 800d6e0:	60b9      	str	r1, [r7, #8]
 800d6e2:	607a      	str	r2, [r7, #4]
 800d6e4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d6e6:	68fb      	ldr	r3, [r7, #12]
 800d6e8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800d6ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d10b      	bne.n	800d708 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800d6f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6f4:	f383 8811 	msr	BASEPRI, r3
 800d6f8:	f3bf 8f6f 	isb	sy
 800d6fc:	f3bf 8f4f 	dsb	sy
 800d700:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d702:	bf00      	nop
 800d704:	bf00      	nop
 800d706:	e7fd      	b.n	800d704 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d708:	68bb      	ldr	r3, [r7, #8]
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d103      	bne.n	800d716 <xQueueGenericSendFromISR+0x3e>
 800d70e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d712:	2b00      	cmp	r3, #0
 800d714:	d101      	bne.n	800d71a <xQueueGenericSendFromISR+0x42>
 800d716:	2301      	movs	r3, #1
 800d718:	e000      	b.n	800d71c <xQueueGenericSendFromISR+0x44>
 800d71a:	2300      	movs	r3, #0
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d10b      	bne.n	800d738 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800d720:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d724:	f383 8811 	msr	BASEPRI, r3
 800d728:	f3bf 8f6f 	isb	sy
 800d72c:	f3bf 8f4f 	dsb	sy
 800d730:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d732:	bf00      	nop
 800d734:	bf00      	nop
 800d736:	e7fd      	b.n	800d734 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d738:	683b      	ldr	r3, [r7, #0]
 800d73a:	2b02      	cmp	r3, #2
 800d73c:	d103      	bne.n	800d746 <xQueueGenericSendFromISR+0x6e>
 800d73e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d740:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d742:	2b01      	cmp	r3, #1
 800d744:	d101      	bne.n	800d74a <xQueueGenericSendFromISR+0x72>
 800d746:	2301      	movs	r3, #1
 800d748:	e000      	b.n	800d74c <xQueueGenericSendFromISR+0x74>
 800d74a:	2300      	movs	r3, #0
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d10b      	bne.n	800d768 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800d750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d754:	f383 8811 	msr	BASEPRI, r3
 800d758:	f3bf 8f6f 	isb	sy
 800d75c:	f3bf 8f4f 	dsb	sy
 800d760:	623b      	str	r3, [r7, #32]
}
 800d762:	bf00      	nop
 800d764:	bf00      	nop
 800d766:	e7fd      	b.n	800d764 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d768:	f002 face 	bl	800fd08 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800d76c:	f3ef 8211 	mrs	r2, BASEPRI
 800d770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d774:	f383 8811 	msr	BASEPRI, r3
 800d778:	f3bf 8f6f 	isb	sy
 800d77c:	f3bf 8f4f 	dsb	sy
 800d780:	61fa      	str	r2, [r7, #28]
 800d782:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800d784:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d786:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d788:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d78a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d78c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d78e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d790:	429a      	cmp	r2, r3
 800d792:	d302      	bcc.n	800d79a <xQueueGenericSendFromISR+0xc2>
 800d794:	683b      	ldr	r3, [r7, #0]
 800d796:	2b02      	cmp	r3, #2
 800d798:	d12f      	bne.n	800d7fa <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d79a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d79c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d7a0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d7a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d7aa:	683a      	ldr	r2, [r7, #0]
 800d7ac:	68b9      	ldr	r1, [r7, #8]
 800d7ae:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d7b0:	f000 fb70 	bl	800de94 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d7b4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800d7b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d7bc:	d112      	bne.n	800d7e4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d7be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d016      	beq.n	800d7f4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d7c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7c8:	3324      	adds	r3, #36	@ 0x24
 800d7ca:	4618      	mov	r0, r3
 800d7cc:	f001 f98c 	bl	800eae8 <xTaskRemoveFromEventList>
 800d7d0:	4603      	mov	r3, r0
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	d00e      	beq.n	800d7f4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d00b      	beq.n	800d7f4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	2201      	movs	r2, #1
 800d7e0:	601a      	str	r2, [r3, #0]
 800d7e2:	e007      	b.n	800d7f4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d7e4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800d7e8:	3301      	adds	r3, #1
 800d7ea:	b2db      	uxtb	r3, r3
 800d7ec:	b25a      	sxtb	r2, r3
 800d7ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800d7f4:	2301      	movs	r3, #1
 800d7f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800d7f8:	e001      	b.n	800d7fe <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d7fa:	2300      	movs	r3, #0
 800d7fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d7fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d800:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d802:	697b      	ldr	r3, [r7, #20]
 800d804:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d808:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d80a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800d80c:	4618      	mov	r0, r3
 800d80e:	3740      	adds	r7, #64	@ 0x40
 800d810:	46bd      	mov	sp, r7
 800d812:	bd80      	pop	{r7, pc}

0800d814 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800d814:	b580      	push	{r7, lr}
 800d816:	b08e      	sub	sp, #56	@ 0x38
 800d818:	af00      	add	r7, sp, #0
 800d81a:	6078      	str	r0, [r7, #4]
 800d81c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800d822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d824:	2b00      	cmp	r3, #0
 800d826:	d10b      	bne.n	800d840 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800d828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d82c:	f383 8811 	msr	BASEPRI, r3
 800d830:	f3bf 8f6f 	isb	sy
 800d834:	f3bf 8f4f 	dsb	sy
 800d838:	623b      	str	r3, [r7, #32]
}
 800d83a:	bf00      	nop
 800d83c:	bf00      	nop
 800d83e:	e7fd      	b.n	800d83c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800d840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d844:	2b00      	cmp	r3, #0
 800d846:	d00b      	beq.n	800d860 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800d848:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d84c:	f383 8811 	msr	BASEPRI, r3
 800d850:	f3bf 8f6f 	isb	sy
 800d854:	f3bf 8f4f 	dsb	sy
 800d858:	61fb      	str	r3, [r7, #28]
}
 800d85a:	bf00      	nop
 800d85c:	bf00      	nop
 800d85e:	e7fd      	b.n	800d85c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800d860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	2b00      	cmp	r3, #0
 800d866:	d103      	bne.n	800d870 <xQueueGiveFromISR+0x5c>
 800d868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d86a:	689b      	ldr	r3, [r3, #8]
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d101      	bne.n	800d874 <xQueueGiveFromISR+0x60>
 800d870:	2301      	movs	r3, #1
 800d872:	e000      	b.n	800d876 <xQueueGiveFromISR+0x62>
 800d874:	2300      	movs	r3, #0
 800d876:	2b00      	cmp	r3, #0
 800d878:	d10b      	bne.n	800d892 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800d87a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d87e:	f383 8811 	msr	BASEPRI, r3
 800d882:	f3bf 8f6f 	isb	sy
 800d886:	f3bf 8f4f 	dsb	sy
 800d88a:	61bb      	str	r3, [r7, #24]
}
 800d88c:	bf00      	nop
 800d88e:	bf00      	nop
 800d890:	e7fd      	b.n	800d88e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d892:	f002 fa39 	bl	800fd08 <vPortValidateInterruptPriority>
	__asm volatile
 800d896:	f3ef 8211 	mrs	r2, BASEPRI
 800d89a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d89e:	f383 8811 	msr	BASEPRI, r3
 800d8a2:	f3bf 8f6f 	isb	sy
 800d8a6:	f3bf 8f4f 	dsb	sy
 800d8aa:	617a      	str	r2, [r7, #20]
 800d8ac:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800d8ae:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d8b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d8b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d8b6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800d8b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d8bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d8be:	429a      	cmp	r2, r3
 800d8c0:	d22b      	bcs.n	800d91a <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d8c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8c4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d8c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d8cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8ce:	1c5a      	adds	r2, r3, #1
 800d8d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8d2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d8d4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d8d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8dc:	d112      	bne.n	800d904 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d8de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d016      	beq.n	800d914 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d8e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8e8:	3324      	adds	r3, #36	@ 0x24
 800d8ea:	4618      	mov	r0, r3
 800d8ec:	f001 f8fc 	bl	800eae8 <xTaskRemoveFromEventList>
 800d8f0:	4603      	mov	r3, r0
 800d8f2:	2b00      	cmp	r3, #0
 800d8f4:	d00e      	beq.n	800d914 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d8f6:	683b      	ldr	r3, [r7, #0]
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d00b      	beq.n	800d914 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d8fc:	683b      	ldr	r3, [r7, #0]
 800d8fe:	2201      	movs	r2, #1
 800d900:	601a      	str	r2, [r3, #0]
 800d902:	e007      	b.n	800d914 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d904:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d908:	3301      	adds	r3, #1
 800d90a:	b2db      	uxtb	r3, r3
 800d90c:	b25a      	sxtb	r2, r3
 800d90e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d910:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800d914:	2301      	movs	r3, #1
 800d916:	637b      	str	r3, [r7, #52]	@ 0x34
 800d918:	e001      	b.n	800d91e <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d91a:	2300      	movs	r3, #0
 800d91c:	637b      	str	r3, [r7, #52]	@ 0x34
 800d91e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d920:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800d922:	68fb      	ldr	r3, [r7, #12]
 800d924:	f383 8811 	msr	BASEPRI, r3
}
 800d928:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d92a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800d92c:	4618      	mov	r0, r3
 800d92e:	3738      	adds	r7, #56	@ 0x38
 800d930:	46bd      	mov	sp, r7
 800d932:	bd80      	pop	{r7, pc}

0800d934 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d934:	b580      	push	{r7, lr}
 800d936:	b08c      	sub	sp, #48	@ 0x30
 800d938:	af00      	add	r7, sp, #0
 800d93a:	60f8      	str	r0, [r7, #12]
 800d93c:	60b9      	str	r1, [r7, #8]
 800d93e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d940:	2300      	movs	r3, #0
 800d942:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d944:	68fb      	ldr	r3, [r7, #12]
 800d946:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d94a:	2b00      	cmp	r3, #0
 800d94c:	d10b      	bne.n	800d966 <xQueueReceive+0x32>
	__asm volatile
 800d94e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d952:	f383 8811 	msr	BASEPRI, r3
 800d956:	f3bf 8f6f 	isb	sy
 800d95a:	f3bf 8f4f 	dsb	sy
 800d95e:	623b      	str	r3, [r7, #32]
}
 800d960:	bf00      	nop
 800d962:	bf00      	nop
 800d964:	e7fd      	b.n	800d962 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d966:	68bb      	ldr	r3, [r7, #8]
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d103      	bne.n	800d974 <xQueueReceive+0x40>
 800d96c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d96e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d970:	2b00      	cmp	r3, #0
 800d972:	d101      	bne.n	800d978 <xQueueReceive+0x44>
 800d974:	2301      	movs	r3, #1
 800d976:	e000      	b.n	800d97a <xQueueReceive+0x46>
 800d978:	2300      	movs	r3, #0
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d10b      	bne.n	800d996 <xQueueReceive+0x62>
	__asm volatile
 800d97e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d982:	f383 8811 	msr	BASEPRI, r3
 800d986:	f3bf 8f6f 	isb	sy
 800d98a:	f3bf 8f4f 	dsb	sy
 800d98e:	61fb      	str	r3, [r7, #28]
}
 800d990:	bf00      	nop
 800d992:	bf00      	nop
 800d994:	e7fd      	b.n	800d992 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d996:	f001 fa6d 	bl	800ee74 <xTaskGetSchedulerState>
 800d99a:	4603      	mov	r3, r0
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d102      	bne.n	800d9a6 <xQueueReceive+0x72>
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d101      	bne.n	800d9aa <xQueueReceive+0x76>
 800d9a6:	2301      	movs	r3, #1
 800d9a8:	e000      	b.n	800d9ac <xQueueReceive+0x78>
 800d9aa:	2300      	movs	r3, #0
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d10b      	bne.n	800d9c8 <xQueueReceive+0x94>
	__asm volatile
 800d9b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9b4:	f383 8811 	msr	BASEPRI, r3
 800d9b8:	f3bf 8f6f 	isb	sy
 800d9bc:	f3bf 8f4f 	dsb	sy
 800d9c0:	61bb      	str	r3, [r7, #24]
}
 800d9c2:	bf00      	nop
 800d9c4:	bf00      	nop
 800d9c6:	e7fd      	b.n	800d9c4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d9c8:	f002 f8be 	bl	800fb48 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d9cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d9d0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d9d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d01f      	beq.n	800da18 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d9d8:	68b9      	ldr	r1, [r7, #8]
 800d9da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d9dc:	f000 fac4 	bl	800df68 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d9e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9e2:	1e5a      	subs	r2, r3, #1
 800d9e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9e6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d9e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9ea:	691b      	ldr	r3, [r3, #16]
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d00f      	beq.n	800da10 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d9f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9f2:	3310      	adds	r3, #16
 800d9f4:	4618      	mov	r0, r3
 800d9f6:	f001 f877 	bl	800eae8 <xTaskRemoveFromEventList>
 800d9fa:	4603      	mov	r3, r0
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	d007      	beq.n	800da10 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800da00:	4b3c      	ldr	r3, [pc, #240]	@ (800daf4 <xQueueReceive+0x1c0>)
 800da02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800da06:	601a      	str	r2, [r3, #0]
 800da08:	f3bf 8f4f 	dsb	sy
 800da0c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800da10:	f002 f8cc 	bl	800fbac <vPortExitCritical>
				return pdPASS;
 800da14:	2301      	movs	r3, #1
 800da16:	e069      	b.n	800daec <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	2b00      	cmp	r3, #0
 800da1c:	d103      	bne.n	800da26 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800da1e:	f002 f8c5 	bl	800fbac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800da22:	2300      	movs	r3, #0
 800da24:	e062      	b.n	800daec <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800da26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d106      	bne.n	800da3a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800da2c:	f107 0310 	add.w	r3, r7, #16
 800da30:	4618      	mov	r0, r3
 800da32:	f001 f8bd 	bl	800ebb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800da36:	2301      	movs	r3, #1
 800da38:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800da3a:	f002 f8b7 	bl	800fbac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800da3e:	f000 fe25 	bl	800e68c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800da42:	f002 f881 	bl	800fb48 <vPortEnterCritical>
 800da46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da48:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800da4c:	b25b      	sxtb	r3, r3
 800da4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da52:	d103      	bne.n	800da5c <xQueueReceive+0x128>
 800da54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da56:	2200      	movs	r2, #0
 800da58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800da5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da5e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800da62:	b25b      	sxtb	r3, r3
 800da64:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da68:	d103      	bne.n	800da72 <xQueueReceive+0x13e>
 800da6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da6c:	2200      	movs	r2, #0
 800da6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800da72:	f002 f89b 	bl	800fbac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800da76:	1d3a      	adds	r2, r7, #4
 800da78:	f107 0310 	add.w	r3, r7, #16
 800da7c:	4611      	mov	r1, r2
 800da7e:	4618      	mov	r0, r3
 800da80:	f001 f8ac 	bl	800ebdc <xTaskCheckForTimeOut>
 800da84:	4603      	mov	r3, r0
 800da86:	2b00      	cmp	r3, #0
 800da88:	d123      	bne.n	800dad2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800da8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800da8c:	f000 fae4 	bl	800e058 <prvIsQueueEmpty>
 800da90:	4603      	mov	r3, r0
 800da92:	2b00      	cmp	r3, #0
 800da94:	d017      	beq.n	800dac6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800da96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da98:	3324      	adds	r3, #36	@ 0x24
 800da9a:	687a      	ldr	r2, [r7, #4]
 800da9c:	4611      	mov	r1, r2
 800da9e:	4618      	mov	r0, r3
 800daa0:	f000 ffd0 	bl	800ea44 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800daa4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800daa6:	f000 fa85 	bl	800dfb4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800daaa:	f000 fdfd 	bl	800e6a8 <xTaskResumeAll>
 800daae:	4603      	mov	r3, r0
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	d189      	bne.n	800d9c8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800dab4:	4b0f      	ldr	r3, [pc, #60]	@ (800daf4 <xQueueReceive+0x1c0>)
 800dab6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800daba:	601a      	str	r2, [r3, #0]
 800dabc:	f3bf 8f4f 	dsb	sy
 800dac0:	f3bf 8f6f 	isb	sy
 800dac4:	e780      	b.n	800d9c8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800dac6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dac8:	f000 fa74 	bl	800dfb4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800dacc:	f000 fdec 	bl	800e6a8 <xTaskResumeAll>
 800dad0:	e77a      	b.n	800d9c8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800dad2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dad4:	f000 fa6e 	bl	800dfb4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800dad8:	f000 fde6 	bl	800e6a8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dadc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dade:	f000 fabb 	bl	800e058 <prvIsQueueEmpty>
 800dae2:	4603      	mov	r3, r0
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	f43f af6f 	beq.w	800d9c8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800daea:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800daec:	4618      	mov	r0, r3
 800daee:	3730      	adds	r7, #48	@ 0x30
 800daf0:	46bd      	mov	sp, r7
 800daf2:	bd80      	pop	{r7, pc}
 800daf4:	e000ed04 	.word	0xe000ed04

0800daf8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800daf8:	b580      	push	{r7, lr}
 800dafa:	b08e      	sub	sp, #56	@ 0x38
 800dafc:	af00      	add	r7, sp, #0
 800dafe:	6078      	str	r0, [r7, #4]
 800db00:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800db02:	2300      	movs	r3, #0
 800db04:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800db0a:	2300      	movs	r3, #0
 800db0c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800db0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db10:	2b00      	cmp	r3, #0
 800db12:	d10b      	bne.n	800db2c <xQueueSemaphoreTake+0x34>
	__asm volatile
 800db14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db18:	f383 8811 	msr	BASEPRI, r3
 800db1c:	f3bf 8f6f 	isb	sy
 800db20:	f3bf 8f4f 	dsb	sy
 800db24:	623b      	str	r3, [r7, #32]
}
 800db26:	bf00      	nop
 800db28:	bf00      	nop
 800db2a:	e7fd      	b.n	800db28 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800db2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800db30:	2b00      	cmp	r3, #0
 800db32:	d00b      	beq.n	800db4c <xQueueSemaphoreTake+0x54>
	__asm volatile
 800db34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db38:	f383 8811 	msr	BASEPRI, r3
 800db3c:	f3bf 8f6f 	isb	sy
 800db40:	f3bf 8f4f 	dsb	sy
 800db44:	61fb      	str	r3, [r7, #28]
}
 800db46:	bf00      	nop
 800db48:	bf00      	nop
 800db4a:	e7fd      	b.n	800db48 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800db4c:	f001 f992 	bl	800ee74 <xTaskGetSchedulerState>
 800db50:	4603      	mov	r3, r0
 800db52:	2b00      	cmp	r3, #0
 800db54:	d102      	bne.n	800db5c <xQueueSemaphoreTake+0x64>
 800db56:	683b      	ldr	r3, [r7, #0]
 800db58:	2b00      	cmp	r3, #0
 800db5a:	d101      	bne.n	800db60 <xQueueSemaphoreTake+0x68>
 800db5c:	2301      	movs	r3, #1
 800db5e:	e000      	b.n	800db62 <xQueueSemaphoreTake+0x6a>
 800db60:	2300      	movs	r3, #0
 800db62:	2b00      	cmp	r3, #0
 800db64:	d10b      	bne.n	800db7e <xQueueSemaphoreTake+0x86>
	__asm volatile
 800db66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db6a:	f383 8811 	msr	BASEPRI, r3
 800db6e:	f3bf 8f6f 	isb	sy
 800db72:	f3bf 8f4f 	dsb	sy
 800db76:	61bb      	str	r3, [r7, #24]
}
 800db78:	bf00      	nop
 800db7a:	bf00      	nop
 800db7c:	e7fd      	b.n	800db7a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800db7e:	f001 ffe3 	bl	800fb48 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800db82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db86:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800db88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	d024      	beq.n	800dbd8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800db8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db90:	1e5a      	subs	r2, r3, #1
 800db92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db94:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800db96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db98:	681b      	ldr	r3, [r3, #0]
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d104      	bne.n	800dba8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800db9e:	f001 fae3 	bl	800f168 <pvTaskIncrementMutexHeldCount>
 800dba2:	4602      	mov	r2, r0
 800dba4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dba6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800dba8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbaa:	691b      	ldr	r3, [r3, #16]
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d00f      	beq.n	800dbd0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800dbb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbb2:	3310      	adds	r3, #16
 800dbb4:	4618      	mov	r0, r3
 800dbb6:	f000 ff97 	bl	800eae8 <xTaskRemoveFromEventList>
 800dbba:	4603      	mov	r3, r0
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d007      	beq.n	800dbd0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800dbc0:	4b54      	ldr	r3, [pc, #336]	@ (800dd14 <xQueueSemaphoreTake+0x21c>)
 800dbc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dbc6:	601a      	str	r2, [r3, #0]
 800dbc8:	f3bf 8f4f 	dsb	sy
 800dbcc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800dbd0:	f001 ffec 	bl	800fbac <vPortExitCritical>
				return pdPASS;
 800dbd4:	2301      	movs	r3, #1
 800dbd6:	e098      	b.n	800dd0a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800dbd8:	683b      	ldr	r3, [r7, #0]
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	d112      	bne.n	800dc04 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800dbde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	d00b      	beq.n	800dbfc <xQueueSemaphoreTake+0x104>
	__asm volatile
 800dbe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbe8:	f383 8811 	msr	BASEPRI, r3
 800dbec:	f3bf 8f6f 	isb	sy
 800dbf0:	f3bf 8f4f 	dsb	sy
 800dbf4:	617b      	str	r3, [r7, #20]
}
 800dbf6:	bf00      	nop
 800dbf8:	bf00      	nop
 800dbfa:	e7fd      	b.n	800dbf8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800dbfc:	f001 ffd6 	bl	800fbac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800dc00:	2300      	movs	r3, #0
 800dc02:	e082      	b.n	800dd0a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800dc04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d106      	bne.n	800dc18 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800dc0a:	f107 030c 	add.w	r3, r7, #12
 800dc0e:	4618      	mov	r0, r3
 800dc10:	f000 ffce 	bl	800ebb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800dc14:	2301      	movs	r3, #1
 800dc16:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800dc18:	f001 ffc8 	bl	800fbac <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800dc1c:	f000 fd36 	bl	800e68c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800dc20:	f001 ff92 	bl	800fb48 <vPortEnterCritical>
 800dc24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc26:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800dc2a:	b25b      	sxtb	r3, r3
 800dc2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc30:	d103      	bne.n	800dc3a <xQueueSemaphoreTake+0x142>
 800dc32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc34:	2200      	movs	r2, #0
 800dc36:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800dc3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc3c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800dc40:	b25b      	sxtb	r3, r3
 800dc42:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc46:	d103      	bne.n	800dc50 <xQueueSemaphoreTake+0x158>
 800dc48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc4a:	2200      	movs	r2, #0
 800dc4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800dc50:	f001 ffac 	bl	800fbac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800dc54:	463a      	mov	r2, r7
 800dc56:	f107 030c 	add.w	r3, r7, #12
 800dc5a:	4611      	mov	r1, r2
 800dc5c:	4618      	mov	r0, r3
 800dc5e:	f000 ffbd 	bl	800ebdc <xTaskCheckForTimeOut>
 800dc62:	4603      	mov	r3, r0
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d132      	bne.n	800dcce <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dc68:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dc6a:	f000 f9f5 	bl	800e058 <prvIsQueueEmpty>
 800dc6e:	4603      	mov	r3, r0
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	d026      	beq.n	800dcc2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800dc74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc76:	681b      	ldr	r3, [r3, #0]
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	d109      	bne.n	800dc90 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800dc7c:	f001 ff64 	bl	800fb48 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800dc80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc82:	689b      	ldr	r3, [r3, #8]
 800dc84:	4618      	mov	r0, r3
 800dc86:	f001 f913 	bl	800eeb0 <xTaskPriorityInherit>
 800dc8a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800dc8c:	f001 ff8e 	bl	800fbac <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800dc90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc92:	3324      	adds	r3, #36	@ 0x24
 800dc94:	683a      	ldr	r2, [r7, #0]
 800dc96:	4611      	mov	r1, r2
 800dc98:	4618      	mov	r0, r3
 800dc9a:	f000 fed3 	bl	800ea44 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800dc9e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dca0:	f000 f988 	bl	800dfb4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800dca4:	f000 fd00 	bl	800e6a8 <xTaskResumeAll>
 800dca8:	4603      	mov	r3, r0
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	f47f af67 	bne.w	800db7e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800dcb0:	4b18      	ldr	r3, [pc, #96]	@ (800dd14 <xQueueSemaphoreTake+0x21c>)
 800dcb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dcb6:	601a      	str	r2, [r3, #0]
 800dcb8:	f3bf 8f4f 	dsb	sy
 800dcbc:	f3bf 8f6f 	isb	sy
 800dcc0:	e75d      	b.n	800db7e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800dcc2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dcc4:	f000 f976 	bl	800dfb4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800dcc8:	f000 fcee 	bl	800e6a8 <xTaskResumeAll>
 800dccc:	e757      	b.n	800db7e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800dcce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dcd0:	f000 f970 	bl	800dfb4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800dcd4:	f000 fce8 	bl	800e6a8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dcd8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dcda:	f000 f9bd 	bl	800e058 <prvIsQueueEmpty>
 800dcde:	4603      	mov	r3, r0
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	f43f af4c 	beq.w	800db7e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800dce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d00d      	beq.n	800dd08 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800dcec:	f001 ff2c 	bl	800fb48 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800dcf0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dcf2:	f000 f8b7 	bl	800de64 <prvGetDisinheritPriorityAfterTimeout>
 800dcf6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800dcf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcfa:	689b      	ldr	r3, [r3, #8]
 800dcfc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800dcfe:	4618      	mov	r0, r3
 800dd00:	f001 f9ae 	bl	800f060 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800dd04:	f001 ff52 	bl	800fbac <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800dd08:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800dd0a:	4618      	mov	r0, r3
 800dd0c:	3738      	adds	r7, #56	@ 0x38
 800dd0e:	46bd      	mov	sp, r7
 800dd10:	bd80      	pop	{r7, pc}
 800dd12:	bf00      	nop
 800dd14:	e000ed04 	.word	0xe000ed04

0800dd18 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800dd18:	b580      	push	{r7, lr}
 800dd1a:	b08e      	sub	sp, #56	@ 0x38
 800dd1c:	af00      	add	r7, sp, #0
 800dd1e:	60f8      	str	r0, [r7, #12]
 800dd20:	60b9      	str	r1, [r7, #8]
 800dd22:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800dd24:	68fb      	ldr	r3, [r7, #12]
 800dd26:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800dd28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd2a:	2b00      	cmp	r3, #0
 800dd2c:	d10b      	bne.n	800dd46 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800dd2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd32:	f383 8811 	msr	BASEPRI, r3
 800dd36:	f3bf 8f6f 	isb	sy
 800dd3a:	f3bf 8f4f 	dsb	sy
 800dd3e:	623b      	str	r3, [r7, #32]
}
 800dd40:	bf00      	nop
 800dd42:	bf00      	nop
 800dd44:	e7fd      	b.n	800dd42 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800dd46:	68bb      	ldr	r3, [r7, #8]
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d103      	bne.n	800dd54 <xQueueReceiveFromISR+0x3c>
 800dd4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	d101      	bne.n	800dd58 <xQueueReceiveFromISR+0x40>
 800dd54:	2301      	movs	r3, #1
 800dd56:	e000      	b.n	800dd5a <xQueueReceiveFromISR+0x42>
 800dd58:	2300      	movs	r3, #0
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	d10b      	bne.n	800dd76 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800dd5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd62:	f383 8811 	msr	BASEPRI, r3
 800dd66:	f3bf 8f6f 	isb	sy
 800dd6a:	f3bf 8f4f 	dsb	sy
 800dd6e:	61fb      	str	r3, [r7, #28]
}
 800dd70:	bf00      	nop
 800dd72:	bf00      	nop
 800dd74:	e7fd      	b.n	800dd72 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800dd76:	f001 ffc7 	bl	800fd08 <vPortValidateInterruptPriority>
	__asm volatile
 800dd7a:	f3ef 8211 	mrs	r2, BASEPRI
 800dd7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd82:	f383 8811 	msr	BASEPRI, r3
 800dd86:	f3bf 8f6f 	isb	sy
 800dd8a:	f3bf 8f4f 	dsb	sy
 800dd8e:	61ba      	str	r2, [r7, #24]
 800dd90:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800dd92:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800dd94:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800dd96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd9a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800dd9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	d02f      	beq.n	800de02 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800dda2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dda4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800dda8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ddac:	68b9      	ldr	r1, [r7, #8]
 800ddae:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ddb0:	f000 f8da 	bl	800df68 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ddb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ddb6:	1e5a      	subs	r2, r3, #1
 800ddb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddba:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800ddbc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ddc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ddc4:	d112      	bne.n	800ddec <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ddc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddc8:	691b      	ldr	r3, [r3, #16]
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	d016      	beq.n	800ddfc <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ddce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddd0:	3310      	adds	r3, #16
 800ddd2:	4618      	mov	r0, r3
 800ddd4:	f000 fe88 	bl	800eae8 <xTaskRemoveFromEventList>
 800ddd8:	4603      	mov	r3, r0
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	d00e      	beq.n	800ddfc <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	d00b      	beq.n	800ddfc <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	2201      	movs	r2, #1
 800dde8:	601a      	str	r2, [r3, #0]
 800ddea:	e007      	b.n	800ddfc <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800ddec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ddf0:	3301      	adds	r3, #1
 800ddf2:	b2db      	uxtb	r3, r3
 800ddf4:	b25a      	sxtb	r2, r3
 800ddf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddf8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800ddfc:	2301      	movs	r3, #1
 800ddfe:	637b      	str	r3, [r7, #52]	@ 0x34
 800de00:	e001      	b.n	800de06 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800de02:	2300      	movs	r3, #0
 800de04:	637b      	str	r3, [r7, #52]	@ 0x34
 800de06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de08:	613b      	str	r3, [r7, #16]
	__asm volatile
 800de0a:	693b      	ldr	r3, [r7, #16]
 800de0c:	f383 8811 	msr	BASEPRI, r3
}
 800de10:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800de12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800de14:	4618      	mov	r0, r3
 800de16:	3738      	adds	r7, #56	@ 0x38
 800de18:	46bd      	mov	sp, r7
 800de1a:	bd80      	pop	{r7, pc}

0800de1c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800de1c:	b580      	push	{r7, lr}
 800de1e:	b084      	sub	sp, #16
 800de20:	af00      	add	r7, sp, #0
 800de22:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d10b      	bne.n	800de46 <vQueueDelete+0x2a>
	__asm volatile
 800de2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de32:	f383 8811 	msr	BASEPRI, r3
 800de36:	f3bf 8f6f 	isb	sy
 800de3a:	f3bf 8f4f 	dsb	sy
 800de3e:	60bb      	str	r3, [r7, #8]
}
 800de40:	bf00      	nop
 800de42:	bf00      	nop
 800de44:	e7fd      	b.n	800de42 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800de46:	68f8      	ldr	r0, [r7, #12]
 800de48:	f000 f95e 	bl	800e108 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800de4c:	68fb      	ldr	r3, [r7, #12]
 800de4e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800de52:	2b00      	cmp	r3, #0
 800de54:	d102      	bne.n	800de5c <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800de56:	68f8      	ldr	r0, [r7, #12]
 800de58:	f002 f866 	bl	800ff28 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800de5c:	bf00      	nop
 800de5e:	3710      	adds	r7, #16
 800de60:	46bd      	mov	sp, r7
 800de62:	bd80      	pop	{r7, pc}

0800de64 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800de64:	b480      	push	{r7}
 800de66:	b085      	sub	sp, #20
 800de68:	af00      	add	r7, sp, #0
 800de6a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de70:	2b00      	cmp	r3, #0
 800de72:	d006      	beq.n	800de82 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de78:	681b      	ldr	r3, [r3, #0]
 800de7a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800de7e:	60fb      	str	r3, [r7, #12]
 800de80:	e001      	b.n	800de86 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800de82:	2300      	movs	r3, #0
 800de84:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800de86:	68fb      	ldr	r3, [r7, #12]
	}
 800de88:	4618      	mov	r0, r3
 800de8a:	3714      	adds	r7, #20
 800de8c:	46bd      	mov	sp, r7
 800de8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de92:	4770      	bx	lr

0800de94 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800de94:	b580      	push	{r7, lr}
 800de96:	b086      	sub	sp, #24
 800de98:	af00      	add	r7, sp, #0
 800de9a:	60f8      	str	r0, [r7, #12]
 800de9c:	60b9      	str	r1, [r7, #8]
 800de9e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800dea0:	2300      	movs	r3, #0
 800dea2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dea8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800deaa:	68fb      	ldr	r3, [r7, #12]
 800deac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800deae:	2b00      	cmp	r3, #0
 800deb0:	d10d      	bne.n	800dece <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800deb2:	68fb      	ldr	r3, [r7, #12]
 800deb4:	681b      	ldr	r3, [r3, #0]
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	d14d      	bne.n	800df56 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800deba:	68fb      	ldr	r3, [r7, #12]
 800debc:	689b      	ldr	r3, [r3, #8]
 800debe:	4618      	mov	r0, r3
 800dec0:	f001 f85e 	bl	800ef80 <xTaskPriorityDisinherit>
 800dec4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800dec6:	68fb      	ldr	r3, [r7, #12]
 800dec8:	2200      	movs	r2, #0
 800deca:	609a      	str	r2, [r3, #8]
 800decc:	e043      	b.n	800df56 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	d119      	bne.n	800df08 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ded4:	68fb      	ldr	r3, [r7, #12]
 800ded6:	6858      	ldr	r0, [r3, #4]
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dedc:	461a      	mov	r2, r3
 800dede:	68b9      	ldr	r1, [r7, #8]
 800dee0:	f003 f8eb 	bl	80110ba <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	685a      	ldr	r2, [r3, #4]
 800dee8:	68fb      	ldr	r3, [r7, #12]
 800deea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800deec:	441a      	add	r2, r3
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800def2:	68fb      	ldr	r3, [r7, #12]
 800def4:	685a      	ldr	r2, [r3, #4]
 800def6:	68fb      	ldr	r3, [r7, #12]
 800def8:	689b      	ldr	r3, [r3, #8]
 800defa:	429a      	cmp	r2, r3
 800defc:	d32b      	bcc.n	800df56 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800defe:	68fb      	ldr	r3, [r7, #12]
 800df00:	681a      	ldr	r2, [r3, #0]
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	605a      	str	r2, [r3, #4]
 800df06:	e026      	b.n	800df56 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800df08:	68fb      	ldr	r3, [r7, #12]
 800df0a:	68d8      	ldr	r0, [r3, #12]
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df10:	461a      	mov	r2, r3
 800df12:	68b9      	ldr	r1, [r7, #8]
 800df14:	f003 f8d1 	bl	80110ba <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	68da      	ldr	r2, [r3, #12]
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df20:	425b      	negs	r3, r3
 800df22:	441a      	add	r2, r3
 800df24:	68fb      	ldr	r3, [r7, #12]
 800df26:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	68da      	ldr	r2, [r3, #12]
 800df2c:	68fb      	ldr	r3, [r7, #12]
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	429a      	cmp	r2, r3
 800df32:	d207      	bcs.n	800df44 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	689a      	ldr	r2, [r3, #8]
 800df38:	68fb      	ldr	r3, [r7, #12]
 800df3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df3c:	425b      	negs	r3, r3
 800df3e:	441a      	add	r2, r3
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	2b02      	cmp	r3, #2
 800df48:	d105      	bne.n	800df56 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800df4a:	693b      	ldr	r3, [r7, #16]
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d002      	beq.n	800df56 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800df50:	693b      	ldr	r3, [r7, #16]
 800df52:	3b01      	subs	r3, #1
 800df54:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800df56:	693b      	ldr	r3, [r7, #16]
 800df58:	1c5a      	adds	r2, r3, #1
 800df5a:	68fb      	ldr	r3, [r7, #12]
 800df5c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800df5e:	697b      	ldr	r3, [r7, #20]
}
 800df60:	4618      	mov	r0, r3
 800df62:	3718      	adds	r7, #24
 800df64:	46bd      	mov	sp, r7
 800df66:	bd80      	pop	{r7, pc}

0800df68 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800df68:	b580      	push	{r7, lr}
 800df6a:	b082      	sub	sp, #8
 800df6c:	af00      	add	r7, sp, #0
 800df6e:	6078      	str	r0, [r7, #4]
 800df70:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df76:	2b00      	cmp	r3, #0
 800df78:	d018      	beq.n	800dfac <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	68da      	ldr	r2, [r3, #12]
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df82:	441a      	add	r2, r3
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	68da      	ldr	r2, [r3, #12]
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	689b      	ldr	r3, [r3, #8]
 800df90:	429a      	cmp	r2, r3
 800df92:	d303      	bcc.n	800df9c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	681a      	ldr	r2, [r3, #0]
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	68d9      	ldr	r1, [r3, #12]
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dfa4:	461a      	mov	r2, r3
 800dfa6:	6838      	ldr	r0, [r7, #0]
 800dfa8:	f003 f887 	bl	80110ba <memcpy>
	}
}
 800dfac:	bf00      	nop
 800dfae:	3708      	adds	r7, #8
 800dfb0:	46bd      	mov	sp, r7
 800dfb2:	bd80      	pop	{r7, pc}

0800dfb4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800dfb4:	b580      	push	{r7, lr}
 800dfb6:	b084      	sub	sp, #16
 800dfb8:	af00      	add	r7, sp, #0
 800dfba:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800dfbc:	f001 fdc4 	bl	800fb48 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800dfc6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800dfc8:	e011      	b.n	800dfee <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d012      	beq.n	800dff8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	3324      	adds	r3, #36	@ 0x24
 800dfd6:	4618      	mov	r0, r3
 800dfd8:	f000 fd86 	bl	800eae8 <xTaskRemoveFromEventList>
 800dfdc:	4603      	mov	r3, r0
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d001      	beq.n	800dfe6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800dfe2:	f000 fe5f 	bl	800eca4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800dfe6:	7bfb      	ldrb	r3, [r7, #15]
 800dfe8:	3b01      	subs	r3, #1
 800dfea:	b2db      	uxtb	r3, r3
 800dfec:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800dfee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	dce9      	bgt.n	800dfca <prvUnlockQueue+0x16>
 800dff6:	e000      	b.n	800dffa <prvUnlockQueue+0x46>
					break;
 800dff8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	22ff      	movs	r2, #255	@ 0xff
 800dffe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800e002:	f001 fdd3 	bl	800fbac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800e006:	f001 fd9f 	bl	800fb48 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e010:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e012:	e011      	b.n	800e038 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	691b      	ldr	r3, [r3, #16]
 800e018:	2b00      	cmp	r3, #0
 800e01a:	d012      	beq.n	800e042 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	3310      	adds	r3, #16
 800e020:	4618      	mov	r0, r3
 800e022:	f000 fd61 	bl	800eae8 <xTaskRemoveFromEventList>
 800e026:	4603      	mov	r3, r0
 800e028:	2b00      	cmp	r3, #0
 800e02a:	d001      	beq.n	800e030 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800e02c:	f000 fe3a 	bl	800eca4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800e030:	7bbb      	ldrb	r3, [r7, #14]
 800e032:	3b01      	subs	r3, #1
 800e034:	b2db      	uxtb	r3, r3
 800e036:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e038:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	dce9      	bgt.n	800e014 <prvUnlockQueue+0x60>
 800e040:	e000      	b.n	800e044 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800e042:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	22ff      	movs	r2, #255	@ 0xff
 800e048:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800e04c:	f001 fdae 	bl	800fbac <vPortExitCritical>
}
 800e050:	bf00      	nop
 800e052:	3710      	adds	r7, #16
 800e054:	46bd      	mov	sp, r7
 800e056:	bd80      	pop	{r7, pc}

0800e058 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800e058:	b580      	push	{r7, lr}
 800e05a:	b084      	sub	sp, #16
 800e05c:	af00      	add	r7, sp, #0
 800e05e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e060:	f001 fd72 	bl	800fb48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e068:	2b00      	cmp	r3, #0
 800e06a:	d102      	bne.n	800e072 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800e06c:	2301      	movs	r3, #1
 800e06e:	60fb      	str	r3, [r7, #12]
 800e070:	e001      	b.n	800e076 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800e072:	2300      	movs	r3, #0
 800e074:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e076:	f001 fd99 	bl	800fbac <vPortExitCritical>

	return xReturn;
 800e07a:	68fb      	ldr	r3, [r7, #12]
}
 800e07c:	4618      	mov	r0, r3
 800e07e:	3710      	adds	r7, #16
 800e080:	46bd      	mov	sp, r7
 800e082:	bd80      	pop	{r7, pc}

0800e084 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800e084:	b580      	push	{r7, lr}
 800e086:	b084      	sub	sp, #16
 800e088:	af00      	add	r7, sp, #0
 800e08a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e08c:	f001 fd5c 	bl	800fb48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e098:	429a      	cmp	r2, r3
 800e09a:	d102      	bne.n	800e0a2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800e09c:	2301      	movs	r3, #1
 800e09e:	60fb      	str	r3, [r7, #12]
 800e0a0:	e001      	b.n	800e0a6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800e0a2:	2300      	movs	r3, #0
 800e0a4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e0a6:	f001 fd81 	bl	800fbac <vPortExitCritical>

	return xReturn;
 800e0aa:	68fb      	ldr	r3, [r7, #12]
}
 800e0ac:	4618      	mov	r0, r3
 800e0ae:	3710      	adds	r7, #16
 800e0b0:	46bd      	mov	sp, r7
 800e0b2:	bd80      	pop	{r7, pc}

0800e0b4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800e0b4:	b480      	push	{r7}
 800e0b6:	b085      	sub	sp, #20
 800e0b8:	af00      	add	r7, sp, #0
 800e0ba:	6078      	str	r0, [r7, #4]
 800e0bc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e0be:	2300      	movs	r3, #0
 800e0c0:	60fb      	str	r3, [r7, #12]
 800e0c2:	e014      	b.n	800e0ee <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800e0c4:	4a0f      	ldr	r2, [pc, #60]	@ (800e104 <vQueueAddToRegistry+0x50>)
 800e0c6:	68fb      	ldr	r3, [r7, #12]
 800e0c8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d10b      	bne.n	800e0e8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800e0d0:	490c      	ldr	r1, [pc, #48]	@ (800e104 <vQueueAddToRegistry+0x50>)
 800e0d2:	68fb      	ldr	r3, [r7, #12]
 800e0d4:	683a      	ldr	r2, [r7, #0]
 800e0d6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800e0da:	4a0a      	ldr	r2, [pc, #40]	@ (800e104 <vQueueAddToRegistry+0x50>)
 800e0dc:	68fb      	ldr	r3, [r7, #12]
 800e0de:	00db      	lsls	r3, r3, #3
 800e0e0:	4413      	add	r3, r2
 800e0e2:	687a      	ldr	r2, [r7, #4]
 800e0e4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800e0e6:	e006      	b.n	800e0f6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	3301      	adds	r3, #1
 800e0ec:	60fb      	str	r3, [r7, #12]
 800e0ee:	68fb      	ldr	r3, [r7, #12]
 800e0f0:	2b07      	cmp	r3, #7
 800e0f2:	d9e7      	bls.n	800e0c4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800e0f4:	bf00      	nop
 800e0f6:	bf00      	nop
 800e0f8:	3714      	adds	r7, #20
 800e0fa:	46bd      	mov	sp, r7
 800e0fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e100:	4770      	bx	lr
 800e102:	bf00      	nop
 800e104:	20004120 	.word	0x20004120

0800e108 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800e108:	b480      	push	{r7}
 800e10a:	b085      	sub	sp, #20
 800e10c:	af00      	add	r7, sp, #0
 800e10e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e110:	2300      	movs	r3, #0
 800e112:	60fb      	str	r3, [r7, #12]
 800e114:	e016      	b.n	800e144 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800e116:	4a10      	ldr	r2, [pc, #64]	@ (800e158 <vQueueUnregisterQueue+0x50>)
 800e118:	68fb      	ldr	r3, [r7, #12]
 800e11a:	00db      	lsls	r3, r3, #3
 800e11c:	4413      	add	r3, r2
 800e11e:	685b      	ldr	r3, [r3, #4]
 800e120:	687a      	ldr	r2, [r7, #4]
 800e122:	429a      	cmp	r2, r3
 800e124:	d10b      	bne.n	800e13e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800e126:	4a0c      	ldr	r2, [pc, #48]	@ (800e158 <vQueueUnregisterQueue+0x50>)
 800e128:	68fb      	ldr	r3, [r7, #12]
 800e12a:	2100      	movs	r1, #0
 800e12c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800e130:	4a09      	ldr	r2, [pc, #36]	@ (800e158 <vQueueUnregisterQueue+0x50>)
 800e132:	68fb      	ldr	r3, [r7, #12]
 800e134:	00db      	lsls	r3, r3, #3
 800e136:	4413      	add	r3, r2
 800e138:	2200      	movs	r2, #0
 800e13a:	605a      	str	r2, [r3, #4]
				break;
 800e13c:	e006      	b.n	800e14c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e13e:	68fb      	ldr	r3, [r7, #12]
 800e140:	3301      	adds	r3, #1
 800e142:	60fb      	str	r3, [r7, #12]
 800e144:	68fb      	ldr	r3, [r7, #12]
 800e146:	2b07      	cmp	r3, #7
 800e148:	d9e5      	bls.n	800e116 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800e14a:	bf00      	nop
 800e14c:	bf00      	nop
 800e14e:	3714      	adds	r7, #20
 800e150:	46bd      	mov	sp, r7
 800e152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e156:	4770      	bx	lr
 800e158:	20004120 	.word	0x20004120

0800e15c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e15c:	b580      	push	{r7, lr}
 800e15e:	b086      	sub	sp, #24
 800e160:	af00      	add	r7, sp, #0
 800e162:	60f8      	str	r0, [r7, #12]
 800e164:	60b9      	str	r1, [r7, #8]
 800e166:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800e168:	68fb      	ldr	r3, [r7, #12]
 800e16a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800e16c:	f001 fcec 	bl	800fb48 <vPortEnterCritical>
 800e170:	697b      	ldr	r3, [r7, #20]
 800e172:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e176:	b25b      	sxtb	r3, r3
 800e178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e17c:	d103      	bne.n	800e186 <vQueueWaitForMessageRestricted+0x2a>
 800e17e:	697b      	ldr	r3, [r7, #20]
 800e180:	2200      	movs	r2, #0
 800e182:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e186:	697b      	ldr	r3, [r7, #20]
 800e188:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e18c:	b25b      	sxtb	r3, r3
 800e18e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e192:	d103      	bne.n	800e19c <vQueueWaitForMessageRestricted+0x40>
 800e194:	697b      	ldr	r3, [r7, #20]
 800e196:	2200      	movs	r2, #0
 800e198:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e19c:	f001 fd06 	bl	800fbac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800e1a0:	697b      	ldr	r3, [r7, #20]
 800e1a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	d106      	bne.n	800e1b6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800e1a8:	697b      	ldr	r3, [r7, #20]
 800e1aa:	3324      	adds	r3, #36	@ 0x24
 800e1ac:	687a      	ldr	r2, [r7, #4]
 800e1ae:	68b9      	ldr	r1, [r7, #8]
 800e1b0:	4618      	mov	r0, r3
 800e1b2:	f000 fc6d 	bl	800ea90 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800e1b6:	6978      	ldr	r0, [r7, #20]
 800e1b8:	f7ff fefc 	bl	800dfb4 <prvUnlockQueue>
	}
 800e1bc:	bf00      	nop
 800e1be:	3718      	adds	r7, #24
 800e1c0:	46bd      	mov	sp, r7
 800e1c2:	bd80      	pop	{r7, pc}

0800e1c4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800e1c4:	b580      	push	{r7, lr}
 800e1c6:	b08e      	sub	sp, #56	@ 0x38
 800e1c8:	af04      	add	r7, sp, #16
 800e1ca:	60f8      	str	r0, [r7, #12]
 800e1cc:	60b9      	str	r1, [r7, #8]
 800e1ce:	607a      	str	r2, [r7, #4]
 800e1d0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800e1d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1d4:	2b00      	cmp	r3, #0
 800e1d6:	d10b      	bne.n	800e1f0 <xTaskCreateStatic+0x2c>
	__asm volatile
 800e1d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e1dc:	f383 8811 	msr	BASEPRI, r3
 800e1e0:	f3bf 8f6f 	isb	sy
 800e1e4:	f3bf 8f4f 	dsb	sy
 800e1e8:	623b      	str	r3, [r7, #32]
}
 800e1ea:	bf00      	nop
 800e1ec:	bf00      	nop
 800e1ee:	e7fd      	b.n	800e1ec <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800e1f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1f2:	2b00      	cmp	r3, #0
 800e1f4:	d10b      	bne.n	800e20e <xTaskCreateStatic+0x4a>
	__asm volatile
 800e1f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e1fa:	f383 8811 	msr	BASEPRI, r3
 800e1fe:	f3bf 8f6f 	isb	sy
 800e202:	f3bf 8f4f 	dsb	sy
 800e206:	61fb      	str	r3, [r7, #28]
}
 800e208:	bf00      	nop
 800e20a:	bf00      	nop
 800e20c:	e7fd      	b.n	800e20a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800e20e:	23a8      	movs	r3, #168	@ 0xa8
 800e210:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800e212:	693b      	ldr	r3, [r7, #16]
 800e214:	2ba8      	cmp	r3, #168	@ 0xa8
 800e216:	d00b      	beq.n	800e230 <xTaskCreateStatic+0x6c>
	__asm volatile
 800e218:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e21c:	f383 8811 	msr	BASEPRI, r3
 800e220:	f3bf 8f6f 	isb	sy
 800e224:	f3bf 8f4f 	dsb	sy
 800e228:	61bb      	str	r3, [r7, #24]
}
 800e22a:	bf00      	nop
 800e22c:	bf00      	nop
 800e22e:	e7fd      	b.n	800e22c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800e230:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800e232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e234:	2b00      	cmp	r3, #0
 800e236:	d01e      	beq.n	800e276 <xTaskCreateStatic+0xb2>
 800e238:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e23a:	2b00      	cmp	r3, #0
 800e23c:	d01b      	beq.n	800e276 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e23e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e240:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800e242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e244:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e246:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800e248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e24a:	2202      	movs	r2, #2
 800e24c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800e250:	2300      	movs	r3, #0
 800e252:	9303      	str	r3, [sp, #12]
 800e254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e256:	9302      	str	r3, [sp, #8]
 800e258:	f107 0314 	add.w	r3, r7, #20
 800e25c:	9301      	str	r3, [sp, #4]
 800e25e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e260:	9300      	str	r3, [sp, #0]
 800e262:	683b      	ldr	r3, [r7, #0]
 800e264:	687a      	ldr	r2, [r7, #4]
 800e266:	68b9      	ldr	r1, [r7, #8]
 800e268:	68f8      	ldr	r0, [r7, #12]
 800e26a:	f000 f851 	bl	800e310 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e26e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e270:	f000 f8f6 	bl	800e460 <prvAddNewTaskToReadyList>
 800e274:	e001      	b.n	800e27a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800e276:	2300      	movs	r3, #0
 800e278:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800e27a:	697b      	ldr	r3, [r7, #20]
	}
 800e27c:	4618      	mov	r0, r3
 800e27e:	3728      	adds	r7, #40	@ 0x28
 800e280:	46bd      	mov	sp, r7
 800e282:	bd80      	pop	{r7, pc}

0800e284 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800e284:	b580      	push	{r7, lr}
 800e286:	b08c      	sub	sp, #48	@ 0x30
 800e288:	af04      	add	r7, sp, #16
 800e28a:	60f8      	str	r0, [r7, #12]
 800e28c:	60b9      	str	r1, [r7, #8]
 800e28e:	603b      	str	r3, [r7, #0]
 800e290:	4613      	mov	r3, r2
 800e292:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800e294:	88fb      	ldrh	r3, [r7, #6]
 800e296:	009b      	lsls	r3, r3, #2
 800e298:	4618      	mov	r0, r3
 800e29a:	f001 fd77 	bl	800fd8c <pvPortMalloc>
 800e29e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800e2a0:	697b      	ldr	r3, [r7, #20]
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d00e      	beq.n	800e2c4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800e2a6:	20a8      	movs	r0, #168	@ 0xa8
 800e2a8:	f001 fd70 	bl	800fd8c <pvPortMalloc>
 800e2ac:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800e2ae:	69fb      	ldr	r3, [r7, #28]
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d003      	beq.n	800e2bc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800e2b4:	69fb      	ldr	r3, [r7, #28]
 800e2b6:	697a      	ldr	r2, [r7, #20]
 800e2b8:	631a      	str	r2, [r3, #48]	@ 0x30
 800e2ba:	e005      	b.n	800e2c8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800e2bc:	6978      	ldr	r0, [r7, #20]
 800e2be:	f001 fe33 	bl	800ff28 <vPortFree>
 800e2c2:	e001      	b.n	800e2c8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800e2c4:	2300      	movs	r3, #0
 800e2c6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800e2c8:	69fb      	ldr	r3, [r7, #28]
 800e2ca:	2b00      	cmp	r3, #0
 800e2cc:	d017      	beq.n	800e2fe <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800e2ce:	69fb      	ldr	r3, [r7, #28]
 800e2d0:	2200      	movs	r2, #0
 800e2d2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e2d6:	88fa      	ldrh	r2, [r7, #6]
 800e2d8:	2300      	movs	r3, #0
 800e2da:	9303      	str	r3, [sp, #12]
 800e2dc:	69fb      	ldr	r3, [r7, #28]
 800e2de:	9302      	str	r3, [sp, #8]
 800e2e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2e2:	9301      	str	r3, [sp, #4]
 800e2e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2e6:	9300      	str	r3, [sp, #0]
 800e2e8:	683b      	ldr	r3, [r7, #0]
 800e2ea:	68b9      	ldr	r1, [r7, #8]
 800e2ec:	68f8      	ldr	r0, [r7, #12]
 800e2ee:	f000 f80f 	bl	800e310 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e2f2:	69f8      	ldr	r0, [r7, #28]
 800e2f4:	f000 f8b4 	bl	800e460 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800e2f8:	2301      	movs	r3, #1
 800e2fa:	61bb      	str	r3, [r7, #24]
 800e2fc:	e002      	b.n	800e304 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800e2fe:	f04f 33ff 	mov.w	r3, #4294967295
 800e302:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800e304:	69bb      	ldr	r3, [r7, #24]
	}
 800e306:	4618      	mov	r0, r3
 800e308:	3720      	adds	r7, #32
 800e30a:	46bd      	mov	sp, r7
 800e30c:	bd80      	pop	{r7, pc}
	...

0800e310 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800e310:	b580      	push	{r7, lr}
 800e312:	b088      	sub	sp, #32
 800e314:	af00      	add	r7, sp, #0
 800e316:	60f8      	str	r0, [r7, #12]
 800e318:	60b9      	str	r1, [r7, #8]
 800e31a:	607a      	str	r2, [r7, #4]
 800e31c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800e31e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e320:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	009b      	lsls	r3, r3, #2
 800e326:	461a      	mov	r2, r3
 800e328:	21a5      	movs	r1, #165	@ 0xa5
 800e32a:	f002 fde9 	bl	8010f00 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800e32e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e330:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800e338:	3b01      	subs	r3, #1
 800e33a:	009b      	lsls	r3, r3, #2
 800e33c:	4413      	add	r3, r2
 800e33e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800e340:	69bb      	ldr	r3, [r7, #24]
 800e342:	f023 0307 	bic.w	r3, r3, #7
 800e346:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800e348:	69bb      	ldr	r3, [r7, #24]
 800e34a:	f003 0307 	and.w	r3, r3, #7
 800e34e:	2b00      	cmp	r3, #0
 800e350:	d00b      	beq.n	800e36a <prvInitialiseNewTask+0x5a>
	__asm volatile
 800e352:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e356:	f383 8811 	msr	BASEPRI, r3
 800e35a:	f3bf 8f6f 	isb	sy
 800e35e:	f3bf 8f4f 	dsb	sy
 800e362:	617b      	str	r3, [r7, #20]
}
 800e364:	bf00      	nop
 800e366:	bf00      	nop
 800e368:	e7fd      	b.n	800e366 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800e36a:	68bb      	ldr	r3, [r7, #8]
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	d01f      	beq.n	800e3b0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e370:	2300      	movs	r3, #0
 800e372:	61fb      	str	r3, [r7, #28]
 800e374:	e012      	b.n	800e39c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e376:	68ba      	ldr	r2, [r7, #8]
 800e378:	69fb      	ldr	r3, [r7, #28]
 800e37a:	4413      	add	r3, r2
 800e37c:	7819      	ldrb	r1, [r3, #0]
 800e37e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e380:	69fb      	ldr	r3, [r7, #28]
 800e382:	4413      	add	r3, r2
 800e384:	3334      	adds	r3, #52	@ 0x34
 800e386:	460a      	mov	r2, r1
 800e388:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800e38a:	68ba      	ldr	r2, [r7, #8]
 800e38c:	69fb      	ldr	r3, [r7, #28]
 800e38e:	4413      	add	r3, r2
 800e390:	781b      	ldrb	r3, [r3, #0]
 800e392:	2b00      	cmp	r3, #0
 800e394:	d006      	beq.n	800e3a4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e396:	69fb      	ldr	r3, [r7, #28]
 800e398:	3301      	adds	r3, #1
 800e39a:	61fb      	str	r3, [r7, #28]
 800e39c:	69fb      	ldr	r3, [r7, #28]
 800e39e:	2b0f      	cmp	r3, #15
 800e3a0:	d9e9      	bls.n	800e376 <prvInitialiseNewTask+0x66>
 800e3a2:	e000      	b.n	800e3a6 <prvInitialiseNewTask+0x96>
			{
				break;
 800e3a4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800e3a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3a8:	2200      	movs	r2, #0
 800e3aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800e3ae:	e003      	b.n	800e3b8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800e3b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3b2:	2200      	movs	r2, #0
 800e3b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800e3b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3ba:	2b37      	cmp	r3, #55	@ 0x37
 800e3bc:	d901      	bls.n	800e3c2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800e3be:	2337      	movs	r3, #55	@ 0x37
 800e3c0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800e3c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e3c6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800e3c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e3cc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800e3ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3d0:	2200      	movs	r2, #0
 800e3d2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e3d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3d6:	3304      	adds	r3, #4
 800e3d8:	4618      	mov	r0, r3
 800e3da:	f7fe fe33 	bl	800d044 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e3de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3e0:	3318      	adds	r3, #24
 800e3e2:	4618      	mov	r0, r3
 800e3e4:	f7fe fe2e 	bl	800d044 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e3e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e3ec:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e3ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3f0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e3f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3f6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e3f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e3fc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e3fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e400:	2200      	movs	r2, #0
 800e402:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e408:	2200      	movs	r2, #0
 800e40a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800e40e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e410:	3354      	adds	r3, #84	@ 0x54
 800e412:	224c      	movs	r2, #76	@ 0x4c
 800e414:	2100      	movs	r1, #0
 800e416:	4618      	mov	r0, r3
 800e418:	f002 fd72 	bl	8010f00 <memset>
 800e41c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e41e:	4a0d      	ldr	r2, [pc, #52]	@ (800e454 <prvInitialiseNewTask+0x144>)
 800e420:	659a      	str	r2, [r3, #88]	@ 0x58
 800e422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e424:	4a0c      	ldr	r2, [pc, #48]	@ (800e458 <prvInitialiseNewTask+0x148>)
 800e426:	65da      	str	r2, [r3, #92]	@ 0x5c
 800e428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e42a:	4a0c      	ldr	r2, [pc, #48]	@ (800e45c <prvInitialiseNewTask+0x14c>)
 800e42c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e42e:	683a      	ldr	r2, [r7, #0]
 800e430:	68f9      	ldr	r1, [r7, #12]
 800e432:	69b8      	ldr	r0, [r7, #24]
 800e434:	f001 fa5a 	bl	800f8ec <pxPortInitialiseStack>
 800e438:	4602      	mov	r2, r0
 800e43a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e43c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800e43e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e440:	2b00      	cmp	r3, #0
 800e442:	d002      	beq.n	800e44a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e446:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e448:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e44a:	bf00      	nop
 800e44c:	3720      	adds	r7, #32
 800e44e:	46bd      	mov	sp, r7
 800e450:	bd80      	pop	{r7, pc}
 800e452:	bf00      	nop
 800e454:	200083b4 	.word	0x200083b4
 800e458:	2000841c 	.word	0x2000841c
 800e45c:	20008484 	.word	0x20008484

0800e460 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e460:	b580      	push	{r7, lr}
 800e462:	b082      	sub	sp, #8
 800e464:	af00      	add	r7, sp, #0
 800e466:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e468:	f001 fb6e 	bl	800fb48 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e46c:	4b2d      	ldr	r3, [pc, #180]	@ (800e524 <prvAddNewTaskToReadyList+0xc4>)
 800e46e:	681b      	ldr	r3, [r3, #0]
 800e470:	3301      	adds	r3, #1
 800e472:	4a2c      	ldr	r2, [pc, #176]	@ (800e524 <prvAddNewTaskToReadyList+0xc4>)
 800e474:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e476:	4b2c      	ldr	r3, [pc, #176]	@ (800e528 <prvAddNewTaskToReadyList+0xc8>)
 800e478:	681b      	ldr	r3, [r3, #0]
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d109      	bne.n	800e492 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800e47e:	4a2a      	ldr	r2, [pc, #168]	@ (800e528 <prvAddNewTaskToReadyList+0xc8>)
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e484:	4b27      	ldr	r3, [pc, #156]	@ (800e524 <prvAddNewTaskToReadyList+0xc4>)
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	2b01      	cmp	r3, #1
 800e48a:	d110      	bne.n	800e4ae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800e48c:	f000 fc2e 	bl	800ecec <prvInitialiseTaskLists>
 800e490:	e00d      	b.n	800e4ae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800e492:	4b26      	ldr	r3, [pc, #152]	@ (800e52c <prvAddNewTaskToReadyList+0xcc>)
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	2b00      	cmp	r3, #0
 800e498:	d109      	bne.n	800e4ae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e49a:	4b23      	ldr	r3, [pc, #140]	@ (800e528 <prvAddNewTaskToReadyList+0xc8>)
 800e49c:	681b      	ldr	r3, [r3, #0]
 800e49e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4a4:	429a      	cmp	r2, r3
 800e4a6:	d802      	bhi.n	800e4ae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800e4a8:	4a1f      	ldr	r2, [pc, #124]	@ (800e528 <prvAddNewTaskToReadyList+0xc8>)
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800e4ae:	4b20      	ldr	r3, [pc, #128]	@ (800e530 <prvAddNewTaskToReadyList+0xd0>)
 800e4b0:	681b      	ldr	r3, [r3, #0]
 800e4b2:	3301      	adds	r3, #1
 800e4b4:	4a1e      	ldr	r2, [pc, #120]	@ (800e530 <prvAddNewTaskToReadyList+0xd0>)
 800e4b6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800e4b8:	4b1d      	ldr	r3, [pc, #116]	@ (800e530 <prvAddNewTaskToReadyList+0xd0>)
 800e4ba:	681a      	ldr	r2, [r3, #0]
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e4c4:	4b1b      	ldr	r3, [pc, #108]	@ (800e534 <prvAddNewTaskToReadyList+0xd4>)
 800e4c6:	681b      	ldr	r3, [r3, #0]
 800e4c8:	429a      	cmp	r2, r3
 800e4ca:	d903      	bls.n	800e4d4 <prvAddNewTaskToReadyList+0x74>
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4d0:	4a18      	ldr	r2, [pc, #96]	@ (800e534 <prvAddNewTaskToReadyList+0xd4>)
 800e4d2:	6013      	str	r3, [r2, #0]
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e4d8:	4613      	mov	r3, r2
 800e4da:	009b      	lsls	r3, r3, #2
 800e4dc:	4413      	add	r3, r2
 800e4de:	009b      	lsls	r3, r3, #2
 800e4e0:	4a15      	ldr	r2, [pc, #84]	@ (800e538 <prvAddNewTaskToReadyList+0xd8>)
 800e4e2:	441a      	add	r2, r3
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	3304      	adds	r3, #4
 800e4e8:	4619      	mov	r1, r3
 800e4ea:	4610      	mov	r0, r2
 800e4ec:	f7fe fdb7 	bl	800d05e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800e4f0:	f001 fb5c 	bl	800fbac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800e4f4:	4b0d      	ldr	r3, [pc, #52]	@ (800e52c <prvAddNewTaskToReadyList+0xcc>)
 800e4f6:	681b      	ldr	r3, [r3, #0]
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	d00e      	beq.n	800e51a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800e4fc:	4b0a      	ldr	r3, [pc, #40]	@ (800e528 <prvAddNewTaskToReadyList+0xc8>)
 800e4fe:	681b      	ldr	r3, [r3, #0]
 800e500:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e506:	429a      	cmp	r2, r3
 800e508:	d207      	bcs.n	800e51a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800e50a:	4b0c      	ldr	r3, [pc, #48]	@ (800e53c <prvAddNewTaskToReadyList+0xdc>)
 800e50c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e510:	601a      	str	r2, [r3, #0]
 800e512:	f3bf 8f4f 	dsb	sy
 800e516:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e51a:	bf00      	nop
 800e51c:	3708      	adds	r7, #8
 800e51e:	46bd      	mov	sp, r7
 800e520:	bd80      	pop	{r7, pc}
 800e522:	bf00      	nop
 800e524:	20004634 	.word	0x20004634
 800e528:	20004160 	.word	0x20004160
 800e52c:	20004640 	.word	0x20004640
 800e530:	20004650 	.word	0x20004650
 800e534:	2000463c 	.word	0x2000463c
 800e538:	20004164 	.word	0x20004164
 800e53c:	e000ed04 	.word	0xe000ed04

0800e540 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e540:	b580      	push	{r7, lr}
 800e542:	b084      	sub	sp, #16
 800e544:	af00      	add	r7, sp, #0
 800e546:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e548:	2300      	movs	r3, #0
 800e54a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	2b00      	cmp	r3, #0
 800e550:	d018      	beq.n	800e584 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e552:	4b14      	ldr	r3, [pc, #80]	@ (800e5a4 <vTaskDelay+0x64>)
 800e554:	681b      	ldr	r3, [r3, #0]
 800e556:	2b00      	cmp	r3, #0
 800e558:	d00b      	beq.n	800e572 <vTaskDelay+0x32>
	__asm volatile
 800e55a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e55e:	f383 8811 	msr	BASEPRI, r3
 800e562:	f3bf 8f6f 	isb	sy
 800e566:	f3bf 8f4f 	dsb	sy
 800e56a:	60bb      	str	r3, [r7, #8]
}
 800e56c:	bf00      	nop
 800e56e:	bf00      	nop
 800e570:	e7fd      	b.n	800e56e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800e572:	f000 f88b 	bl	800e68c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e576:	2100      	movs	r1, #0
 800e578:	6878      	ldr	r0, [r7, #4]
 800e57a:	f000 fe09 	bl	800f190 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e57e:	f000 f893 	bl	800e6a8 <xTaskResumeAll>
 800e582:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e584:	68fb      	ldr	r3, [r7, #12]
 800e586:	2b00      	cmp	r3, #0
 800e588:	d107      	bne.n	800e59a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800e58a:	4b07      	ldr	r3, [pc, #28]	@ (800e5a8 <vTaskDelay+0x68>)
 800e58c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e590:	601a      	str	r2, [r3, #0]
 800e592:	f3bf 8f4f 	dsb	sy
 800e596:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e59a:	bf00      	nop
 800e59c:	3710      	adds	r7, #16
 800e59e:	46bd      	mov	sp, r7
 800e5a0:	bd80      	pop	{r7, pc}
 800e5a2:	bf00      	nop
 800e5a4:	2000465c 	.word	0x2000465c
 800e5a8:	e000ed04 	.word	0xe000ed04

0800e5ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e5ac:	b580      	push	{r7, lr}
 800e5ae:	b08a      	sub	sp, #40	@ 0x28
 800e5b0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e5b2:	2300      	movs	r3, #0
 800e5b4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e5b6:	2300      	movs	r3, #0
 800e5b8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e5ba:	463a      	mov	r2, r7
 800e5bc:	1d39      	adds	r1, r7, #4
 800e5be:	f107 0308 	add.w	r3, r7, #8
 800e5c2:	4618      	mov	r0, r3
 800e5c4:	f7fe fcea 	bl	800cf9c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e5c8:	6839      	ldr	r1, [r7, #0]
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	68ba      	ldr	r2, [r7, #8]
 800e5ce:	9202      	str	r2, [sp, #8]
 800e5d0:	9301      	str	r3, [sp, #4]
 800e5d2:	2300      	movs	r3, #0
 800e5d4:	9300      	str	r3, [sp, #0]
 800e5d6:	2300      	movs	r3, #0
 800e5d8:	460a      	mov	r2, r1
 800e5da:	4924      	ldr	r1, [pc, #144]	@ (800e66c <vTaskStartScheduler+0xc0>)
 800e5dc:	4824      	ldr	r0, [pc, #144]	@ (800e670 <vTaskStartScheduler+0xc4>)
 800e5de:	f7ff fdf1 	bl	800e1c4 <xTaskCreateStatic>
 800e5e2:	4603      	mov	r3, r0
 800e5e4:	4a23      	ldr	r2, [pc, #140]	@ (800e674 <vTaskStartScheduler+0xc8>)
 800e5e6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e5e8:	4b22      	ldr	r3, [pc, #136]	@ (800e674 <vTaskStartScheduler+0xc8>)
 800e5ea:	681b      	ldr	r3, [r3, #0]
 800e5ec:	2b00      	cmp	r3, #0
 800e5ee:	d002      	beq.n	800e5f6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e5f0:	2301      	movs	r3, #1
 800e5f2:	617b      	str	r3, [r7, #20]
 800e5f4:	e001      	b.n	800e5fa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e5f6:	2300      	movs	r3, #0
 800e5f8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800e5fa:	697b      	ldr	r3, [r7, #20]
 800e5fc:	2b01      	cmp	r3, #1
 800e5fe:	d102      	bne.n	800e606 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800e600:	f000 fe1a 	bl	800f238 <xTimerCreateTimerTask>
 800e604:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e606:	697b      	ldr	r3, [r7, #20]
 800e608:	2b01      	cmp	r3, #1
 800e60a:	d11b      	bne.n	800e644 <vTaskStartScheduler+0x98>
	__asm volatile
 800e60c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e610:	f383 8811 	msr	BASEPRI, r3
 800e614:	f3bf 8f6f 	isb	sy
 800e618:	f3bf 8f4f 	dsb	sy
 800e61c:	613b      	str	r3, [r7, #16]
}
 800e61e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e620:	4b15      	ldr	r3, [pc, #84]	@ (800e678 <vTaskStartScheduler+0xcc>)
 800e622:	681b      	ldr	r3, [r3, #0]
 800e624:	3354      	adds	r3, #84	@ 0x54
 800e626:	4a15      	ldr	r2, [pc, #84]	@ (800e67c <vTaskStartScheduler+0xd0>)
 800e628:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e62a:	4b15      	ldr	r3, [pc, #84]	@ (800e680 <vTaskStartScheduler+0xd4>)
 800e62c:	f04f 32ff 	mov.w	r2, #4294967295
 800e630:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e632:	4b14      	ldr	r3, [pc, #80]	@ (800e684 <vTaskStartScheduler+0xd8>)
 800e634:	2201      	movs	r2, #1
 800e636:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e638:	4b13      	ldr	r3, [pc, #76]	@ (800e688 <vTaskStartScheduler+0xdc>)
 800e63a:	2200      	movs	r2, #0
 800e63c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e63e:	f001 f9df 	bl	800fa00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e642:	e00f      	b.n	800e664 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e644:	697b      	ldr	r3, [r7, #20]
 800e646:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e64a:	d10b      	bne.n	800e664 <vTaskStartScheduler+0xb8>
	__asm volatile
 800e64c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e650:	f383 8811 	msr	BASEPRI, r3
 800e654:	f3bf 8f6f 	isb	sy
 800e658:	f3bf 8f4f 	dsb	sy
 800e65c:	60fb      	str	r3, [r7, #12]
}
 800e65e:	bf00      	nop
 800e660:	bf00      	nop
 800e662:	e7fd      	b.n	800e660 <vTaskStartScheduler+0xb4>
}
 800e664:	bf00      	nop
 800e666:	3718      	adds	r7, #24
 800e668:	46bd      	mov	sp, r7
 800e66a:	bd80      	pop	{r7, pc}
 800e66c:	08012ff4 	.word	0x08012ff4
 800e670:	0800ecbd 	.word	0x0800ecbd
 800e674:	20004658 	.word	0x20004658
 800e678:	20004160 	.word	0x20004160
 800e67c:	20000034 	.word	0x20000034
 800e680:	20004654 	.word	0x20004654
 800e684:	20004640 	.word	0x20004640
 800e688:	20004638 	.word	0x20004638

0800e68c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e68c:	b480      	push	{r7}
 800e68e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800e690:	4b04      	ldr	r3, [pc, #16]	@ (800e6a4 <vTaskSuspendAll+0x18>)
 800e692:	681b      	ldr	r3, [r3, #0]
 800e694:	3301      	adds	r3, #1
 800e696:	4a03      	ldr	r2, [pc, #12]	@ (800e6a4 <vTaskSuspendAll+0x18>)
 800e698:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800e69a:	bf00      	nop
 800e69c:	46bd      	mov	sp, r7
 800e69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6a2:	4770      	bx	lr
 800e6a4:	2000465c 	.word	0x2000465c

0800e6a8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e6a8:	b580      	push	{r7, lr}
 800e6aa:	b084      	sub	sp, #16
 800e6ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e6ae:	2300      	movs	r3, #0
 800e6b0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e6b2:	2300      	movs	r3, #0
 800e6b4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e6b6:	4b42      	ldr	r3, [pc, #264]	@ (800e7c0 <xTaskResumeAll+0x118>)
 800e6b8:	681b      	ldr	r3, [r3, #0]
 800e6ba:	2b00      	cmp	r3, #0
 800e6bc:	d10b      	bne.n	800e6d6 <xTaskResumeAll+0x2e>
	__asm volatile
 800e6be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6c2:	f383 8811 	msr	BASEPRI, r3
 800e6c6:	f3bf 8f6f 	isb	sy
 800e6ca:	f3bf 8f4f 	dsb	sy
 800e6ce:	603b      	str	r3, [r7, #0]
}
 800e6d0:	bf00      	nop
 800e6d2:	bf00      	nop
 800e6d4:	e7fd      	b.n	800e6d2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e6d6:	f001 fa37 	bl	800fb48 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e6da:	4b39      	ldr	r3, [pc, #228]	@ (800e7c0 <xTaskResumeAll+0x118>)
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	3b01      	subs	r3, #1
 800e6e0:	4a37      	ldr	r2, [pc, #220]	@ (800e7c0 <xTaskResumeAll+0x118>)
 800e6e2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e6e4:	4b36      	ldr	r3, [pc, #216]	@ (800e7c0 <xTaskResumeAll+0x118>)
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	d162      	bne.n	800e7b2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e6ec:	4b35      	ldr	r3, [pc, #212]	@ (800e7c4 <xTaskResumeAll+0x11c>)
 800e6ee:	681b      	ldr	r3, [r3, #0]
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	d05e      	beq.n	800e7b2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e6f4:	e02f      	b.n	800e756 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e6f6:	4b34      	ldr	r3, [pc, #208]	@ (800e7c8 <xTaskResumeAll+0x120>)
 800e6f8:	68db      	ldr	r3, [r3, #12]
 800e6fa:	68db      	ldr	r3, [r3, #12]
 800e6fc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e6fe:	68fb      	ldr	r3, [r7, #12]
 800e700:	3318      	adds	r3, #24
 800e702:	4618      	mov	r0, r3
 800e704:	f7fe fd08 	bl	800d118 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e708:	68fb      	ldr	r3, [r7, #12]
 800e70a:	3304      	adds	r3, #4
 800e70c:	4618      	mov	r0, r3
 800e70e:	f7fe fd03 	bl	800d118 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e712:	68fb      	ldr	r3, [r7, #12]
 800e714:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e716:	4b2d      	ldr	r3, [pc, #180]	@ (800e7cc <xTaskResumeAll+0x124>)
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	429a      	cmp	r2, r3
 800e71c:	d903      	bls.n	800e726 <xTaskResumeAll+0x7e>
 800e71e:	68fb      	ldr	r3, [r7, #12]
 800e720:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e722:	4a2a      	ldr	r2, [pc, #168]	@ (800e7cc <xTaskResumeAll+0x124>)
 800e724:	6013      	str	r3, [r2, #0]
 800e726:	68fb      	ldr	r3, [r7, #12]
 800e728:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e72a:	4613      	mov	r3, r2
 800e72c:	009b      	lsls	r3, r3, #2
 800e72e:	4413      	add	r3, r2
 800e730:	009b      	lsls	r3, r3, #2
 800e732:	4a27      	ldr	r2, [pc, #156]	@ (800e7d0 <xTaskResumeAll+0x128>)
 800e734:	441a      	add	r2, r3
 800e736:	68fb      	ldr	r3, [r7, #12]
 800e738:	3304      	adds	r3, #4
 800e73a:	4619      	mov	r1, r3
 800e73c:	4610      	mov	r0, r2
 800e73e:	f7fe fc8e 	bl	800d05e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e746:	4b23      	ldr	r3, [pc, #140]	@ (800e7d4 <xTaskResumeAll+0x12c>)
 800e748:	681b      	ldr	r3, [r3, #0]
 800e74a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e74c:	429a      	cmp	r2, r3
 800e74e:	d302      	bcc.n	800e756 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800e750:	4b21      	ldr	r3, [pc, #132]	@ (800e7d8 <xTaskResumeAll+0x130>)
 800e752:	2201      	movs	r2, #1
 800e754:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e756:	4b1c      	ldr	r3, [pc, #112]	@ (800e7c8 <xTaskResumeAll+0x120>)
 800e758:	681b      	ldr	r3, [r3, #0]
 800e75a:	2b00      	cmp	r3, #0
 800e75c:	d1cb      	bne.n	800e6f6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e75e:	68fb      	ldr	r3, [r7, #12]
 800e760:	2b00      	cmp	r3, #0
 800e762:	d001      	beq.n	800e768 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e764:	f000 fb66 	bl	800ee34 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800e768:	4b1c      	ldr	r3, [pc, #112]	@ (800e7dc <xTaskResumeAll+0x134>)
 800e76a:	681b      	ldr	r3, [r3, #0]
 800e76c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	2b00      	cmp	r3, #0
 800e772:	d010      	beq.n	800e796 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e774:	f000 f846 	bl	800e804 <xTaskIncrementTick>
 800e778:	4603      	mov	r3, r0
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d002      	beq.n	800e784 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800e77e:	4b16      	ldr	r3, [pc, #88]	@ (800e7d8 <xTaskResumeAll+0x130>)
 800e780:	2201      	movs	r2, #1
 800e782:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	3b01      	subs	r3, #1
 800e788:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	2b00      	cmp	r3, #0
 800e78e:	d1f1      	bne.n	800e774 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800e790:	4b12      	ldr	r3, [pc, #72]	@ (800e7dc <xTaskResumeAll+0x134>)
 800e792:	2200      	movs	r2, #0
 800e794:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e796:	4b10      	ldr	r3, [pc, #64]	@ (800e7d8 <xTaskResumeAll+0x130>)
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	2b00      	cmp	r3, #0
 800e79c:	d009      	beq.n	800e7b2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e79e:	2301      	movs	r3, #1
 800e7a0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e7a2:	4b0f      	ldr	r3, [pc, #60]	@ (800e7e0 <xTaskResumeAll+0x138>)
 800e7a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e7a8:	601a      	str	r2, [r3, #0]
 800e7aa:	f3bf 8f4f 	dsb	sy
 800e7ae:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e7b2:	f001 f9fb 	bl	800fbac <vPortExitCritical>

	return xAlreadyYielded;
 800e7b6:	68bb      	ldr	r3, [r7, #8]
}
 800e7b8:	4618      	mov	r0, r3
 800e7ba:	3710      	adds	r7, #16
 800e7bc:	46bd      	mov	sp, r7
 800e7be:	bd80      	pop	{r7, pc}
 800e7c0:	2000465c 	.word	0x2000465c
 800e7c4:	20004634 	.word	0x20004634
 800e7c8:	200045f4 	.word	0x200045f4
 800e7cc:	2000463c 	.word	0x2000463c
 800e7d0:	20004164 	.word	0x20004164
 800e7d4:	20004160 	.word	0x20004160
 800e7d8:	20004648 	.word	0x20004648
 800e7dc:	20004644 	.word	0x20004644
 800e7e0:	e000ed04 	.word	0xe000ed04

0800e7e4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800e7e4:	b480      	push	{r7}
 800e7e6:	b083      	sub	sp, #12
 800e7e8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800e7ea:	4b05      	ldr	r3, [pc, #20]	@ (800e800 <xTaskGetTickCount+0x1c>)
 800e7ec:	681b      	ldr	r3, [r3, #0]
 800e7ee:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800e7f0:	687b      	ldr	r3, [r7, #4]
}
 800e7f2:	4618      	mov	r0, r3
 800e7f4:	370c      	adds	r7, #12
 800e7f6:	46bd      	mov	sp, r7
 800e7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7fc:	4770      	bx	lr
 800e7fe:	bf00      	nop
 800e800:	20004638 	.word	0x20004638

0800e804 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e804:	b580      	push	{r7, lr}
 800e806:	b086      	sub	sp, #24
 800e808:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e80a:	2300      	movs	r3, #0
 800e80c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e80e:	4b4f      	ldr	r3, [pc, #316]	@ (800e94c <xTaskIncrementTick+0x148>)
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	2b00      	cmp	r3, #0
 800e814:	f040 8090 	bne.w	800e938 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e818:	4b4d      	ldr	r3, [pc, #308]	@ (800e950 <xTaskIncrementTick+0x14c>)
 800e81a:	681b      	ldr	r3, [r3, #0]
 800e81c:	3301      	adds	r3, #1
 800e81e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e820:	4a4b      	ldr	r2, [pc, #300]	@ (800e950 <xTaskIncrementTick+0x14c>)
 800e822:	693b      	ldr	r3, [r7, #16]
 800e824:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e826:	693b      	ldr	r3, [r7, #16]
 800e828:	2b00      	cmp	r3, #0
 800e82a:	d121      	bne.n	800e870 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800e82c:	4b49      	ldr	r3, [pc, #292]	@ (800e954 <xTaskIncrementTick+0x150>)
 800e82e:	681b      	ldr	r3, [r3, #0]
 800e830:	681b      	ldr	r3, [r3, #0]
 800e832:	2b00      	cmp	r3, #0
 800e834:	d00b      	beq.n	800e84e <xTaskIncrementTick+0x4a>
	__asm volatile
 800e836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e83a:	f383 8811 	msr	BASEPRI, r3
 800e83e:	f3bf 8f6f 	isb	sy
 800e842:	f3bf 8f4f 	dsb	sy
 800e846:	603b      	str	r3, [r7, #0]
}
 800e848:	bf00      	nop
 800e84a:	bf00      	nop
 800e84c:	e7fd      	b.n	800e84a <xTaskIncrementTick+0x46>
 800e84e:	4b41      	ldr	r3, [pc, #260]	@ (800e954 <xTaskIncrementTick+0x150>)
 800e850:	681b      	ldr	r3, [r3, #0]
 800e852:	60fb      	str	r3, [r7, #12]
 800e854:	4b40      	ldr	r3, [pc, #256]	@ (800e958 <xTaskIncrementTick+0x154>)
 800e856:	681b      	ldr	r3, [r3, #0]
 800e858:	4a3e      	ldr	r2, [pc, #248]	@ (800e954 <xTaskIncrementTick+0x150>)
 800e85a:	6013      	str	r3, [r2, #0]
 800e85c:	4a3e      	ldr	r2, [pc, #248]	@ (800e958 <xTaskIncrementTick+0x154>)
 800e85e:	68fb      	ldr	r3, [r7, #12]
 800e860:	6013      	str	r3, [r2, #0]
 800e862:	4b3e      	ldr	r3, [pc, #248]	@ (800e95c <xTaskIncrementTick+0x158>)
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	3301      	adds	r3, #1
 800e868:	4a3c      	ldr	r2, [pc, #240]	@ (800e95c <xTaskIncrementTick+0x158>)
 800e86a:	6013      	str	r3, [r2, #0]
 800e86c:	f000 fae2 	bl	800ee34 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e870:	4b3b      	ldr	r3, [pc, #236]	@ (800e960 <xTaskIncrementTick+0x15c>)
 800e872:	681b      	ldr	r3, [r3, #0]
 800e874:	693a      	ldr	r2, [r7, #16]
 800e876:	429a      	cmp	r2, r3
 800e878:	d349      	bcc.n	800e90e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e87a:	4b36      	ldr	r3, [pc, #216]	@ (800e954 <xTaskIncrementTick+0x150>)
 800e87c:	681b      	ldr	r3, [r3, #0]
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	2b00      	cmp	r3, #0
 800e882:	d104      	bne.n	800e88e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e884:	4b36      	ldr	r3, [pc, #216]	@ (800e960 <xTaskIncrementTick+0x15c>)
 800e886:	f04f 32ff 	mov.w	r2, #4294967295
 800e88a:	601a      	str	r2, [r3, #0]
					break;
 800e88c:	e03f      	b.n	800e90e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e88e:	4b31      	ldr	r3, [pc, #196]	@ (800e954 <xTaskIncrementTick+0x150>)
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	68db      	ldr	r3, [r3, #12]
 800e894:	68db      	ldr	r3, [r3, #12]
 800e896:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e898:	68bb      	ldr	r3, [r7, #8]
 800e89a:	685b      	ldr	r3, [r3, #4]
 800e89c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e89e:	693a      	ldr	r2, [r7, #16]
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	429a      	cmp	r2, r3
 800e8a4:	d203      	bcs.n	800e8ae <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e8a6:	4a2e      	ldr	r2, [pc, #184]	@ (800e960 <xTaskIncrementTick+0x15c>)
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e8ac:	e02f      	b.n	800e90e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e8ae:	68bb      	ldr	r3, [r7, #8]
 800e8b0:	3304      	adds	r3, #4
 800e8b2:	4618      	mov	r0, r3
 800e8b4:	f7fe fc30 	bl	800d118 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e8b8:	68bb      	ldr	r3, [r7, #8]
 800e8ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	d004      	beq.n	800e8ca <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e8c0:	68bb      	ldr	r3, [r7, #8]
 800e8c2:	3318      	adds	r3, #24
 800e8c4:	4618      	mov	r0, r3
 800e8c6:	f7fe fc27 	bl	800d118 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e8ca:	68bb      	ldr	r3, [r7, #8]
 800e8cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e8ce:	4b25      	ldr	r3, [pc, #148]	@ (800e964 <xTaskIncrementTick+0x160>)
 800e8d0:	681b      	ldr	r3, [r3, #0]
 800e8d2:	429a      	cmp	r2, r3
 800e8d4:	d903      	bls.n	800e8de <xTaskIncrementTick+0xda>
 800e8d6:	68bb      	ldr	r3, [r7, #8]
 800e8d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e8da:	4a22      	ldr	r2, [pc, #136]	@ (800e964 <xTaskIncrementTick+0x160>)
 800e8dc:	6013      	str	r3, [r2, #0]
 800e8de:	68bb      	ldr	r3, [r7, #8]
 800e8e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e8e2:	4613      	mov	r3, r2
 800e8e4:	009b      	lsls	r3, r3, #2
 800e8e6:	4413      	add	r3, r2
 800e8e8:	009b      	lsls	r3, r3, #2
 800e8ea:	4a1f      	ldr	r2, [pc, #124]	@ (800e968 <xTaskIncrementTick+0x164>)
 800e8ec:	441a      	add	r2, r3
 800e8ee:	68bb      	ldr	r3, [r7, #8]
 800e8f0:	3304      	adds	r3, #4
 800e8f2:	4619      	mov	r1, r3
 800e8f4:	4610      	mov	r0, r2
 800e8f6:	f7fe fbb2 	bl	800d05e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e8fa:	68bb      	ldr	r3, [r7, #8]
 800e8fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e8fe:	4b1b      	ldr	r3, [pc, #108]	@ (800e96c <xTaskIncrementTick+0x168>)
 800e900:	681b      	ldr	r3, [r3, #0]
 800e902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e904:	429a      	cmp	r2, r3
 800e906:	d3b8      	bcc.n	800e87a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800e908:	2301      	movs	r3, #1
 800e90a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e90c:	e7b5      	b.n	800e87a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e90e:	4b17      	ldr	r3, [pc, #92]	@ (800e96c <xTaskIncrementTick+0x168>)
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e914:	4914      	ldr	r1, [pc, #80]	@ (800e968 <xTaskIncrementTick+0x164>)
 800e916:	4613      	mov	r3, r2
 800e918:	009b      	lsls	r3, r3, #2
 800e91a:	4413      	add	r3, r2
 800e91c:	009b      	lsls	r3, r3, #2
 800e91e:	440b      	add	r3, r1
 800e920:	681b      	ldr	r3, [r3, #0]
 800e922:	2b01      	cmp	r3, #1
 800e924:	d901      	bls.n	800e92a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800e926:	2301      	movs	r3, #1
 800e928:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800e92a:	4b11      	ldr	r3, [pc, #68]	@ (800e970 <xTaskIncrementTick+0x16c>)
 800e92c:	681b      	ldr	r3, [r3, #0]
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d007      	beq.n	800e942 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800e932:	2301      	movs	r3, #1
 800e934:	617b      	str	r3, [r7, #20]
 800e936:	e004      	b.n	800e942 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800e938:	4b0e      	ldr	r3, [pc, #56]	@ (800e974 <xTaskIncrementTick+0x170>)
 800e93a:	681b      	ldr	r3, [r3, #0]
 800e93c:	3301      	adds	r3, #1
 800e93e:	4a0d      	ldr	r2, [pc, #52]	@ (800e974 <xTaskIncrementTick+0x170>)
 800e940:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800e942:	697b      	ldr	r3, [r7, #20]
}
 800e944:	4618      	mov	r0, r3
 800e946:	3718      	adds	r7, #24
 800e948:	46bd      	mov	sp, r7
 800e94a:	bd80      	pop	{r7, pc}
 800e94c:	2000465c 	.word	0x2000465c
 800e950:	20004638 	.word	0x20004638
 800e954:	200045ec 	.word	0x200045ec
 800e958:	200045f0 	.word	0x200045f0
 800e95c:	2000464c 	.word	0x2000464c
 800e960:	20004654 	.word	0x20004654
 800e964:	2000463c 	.word	0x2000463c
 800e968:	20004164 	.word	0x20004164
 800e96c:	20004160 	.word	0x20004160
 800e970:	20004648 	.word	0x20004648
 800e974:	20004644 	.word	0x20004644

0800e978 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e978:	b480      	push	{r7}
 800e97a:	b085      	sub	sp, #20
 800e97c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e97e:	4b2b      	ldr	r3, [pc, #172]	@ (800ea2c <vTaskSwitchContext+0xb4>)
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	2b00      	cmp	r3, #0
 800e984:	d003      	beq.n	800e98e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e986:	4b2a      	ldr	r3, [pc, #168]	@ (800ea30 <vTaskSwitchContext+0xb8>)
 800e988:	2201      	movs	r2, #1
 800e98a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e98c:	e047      	b.n	800ea1e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800e98e:	4b28      	ldr	r3, [pc, #160]	@ (800ea30 <vTaskSwitchContext+0xb8>)
 800e990:	2200      	movs	r2, #0
 800e992:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e994:	4b27      	ldr	r3, [pc, #156]	@ (800ea34 <vTaskSwitchContext+0xbc>)
 800e996:	681b      	ldr	r3, [r3, #0]
 800e998:	60fb      	str	r3, [r7, #12]
 800e99a:	e011      	b.n	800e9c0 <vTaskSwitchContext+0x48>
 800e99c:	68fb      	ldr	r3, [r7, #12]
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d10b      	bne.n	800e9ba <vTaskSwitchContext+0x42>
	__asm volatile
 800e9a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e9a6:	f383 8811 	msr	BASEPRI, r3
 800e9aa:	f3bf 8f6f 	isb	sy
 800e9ae:	f3bf 8f4f 	dsb	sy
 800e9b2:	607b      	str	r3, [r7, #4]
}
 800e9b4:	bf00      	nop
 800e9b6:	bf00      	nop
 800e9b8:	e7fd      	b.n	800e9b6 <vTaskSwitchContext+0x3e>
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	3b01      	subs	r3, #1
 800e9be:	60fb      	str	r3, [r7, #12]
 800e9c0:	491d      	ldr	r1, [pc, #116]	@ (800ea38 <vTaskSwitchContext+0xc0>)
 800e9c2:	68fa      	ldr	r2, [r7, #12]
 800e9c4:	4613      	mov	r3, r2
 800e9c6:	009b      	lsls	r3, r3, #2
 800e9c8:	4413      	add	r3, r2
 800e9ca:	009b      	lsls	r3, r3, #2
 800e9cc:	440b      	add	r3, r1
 800e9ce:	681b      	ldr	r3, [r3, #0]
 800e9d0:	2b00      	cmp	r3, #0
 800e9d2:	d0e3      	beq.n	800e99c <vTaskSwitchContext+0x24>
 800e9d4:	68fa      	ldr	r2, [r7, #12]
 800e9d6:	4613      	mov	r3, r2
 800e9d8:	009b      	lsls	r3, r3, #2
 800e9da:	4413      	add	r3, r2
 800e9dc:	009b      	lsls	r3, r3, #2
 800e9de:	4a16      	ldr	r2, [pc, #88]	@ (800ea38 <vTaskSwitchContext+0xc0>)
 800e9e0:	4413      	add	r3, r2
 800e9e2:	60bb      	str	r3, [r7, #8]
 800e9e4:	68bb      	ldr	r3, [r7, #8]
 800e9e6:	685b      	ldr	r3, [r3, #4]
 800e9e8:	685a      	ldr	r2, [r3, #4]
 800e9ea:	68bb      	ldr	r3, [r7, #8]
 800e9ec:	605a      	str	r2, [r3, #4]
 800e9ee:	68bb      	ldr	r3, [r7, #8]
 800e9f0:	685a      	ldr	r2, [r3, #4]
 800e9f2:	68bb      	ldr	r3, [r7, #8]
 800e9f4:	3308      	adds	r3, #8
 800e9f6:	429a      	cmp	r2, r3
 800e9f8:	d104      	bne.n	800ea04 <vTaskSwitchContext+0x8c>
 800e9fa:	68bb      	ldr	r3, [r7, #8]
 800e9fc:	685b      	ldr	r3, [r3, #4]
 800e9fe:	685a      	ldr	r2, [r3, #4]
 800ea00:	68bb      	ldr	r3, [r7, #8]
 800ea02:	605a      	str	r2, [r3, #4]
 800ea04:	68bb      	ldr	r3, [r7, #8]
 800ea06:	685b      	ldr	r3, [r3, #4]
 800ea08:	68db      	ldr	r3, [r3, #12]
 800ea0a:	4a0c      	ldr	r2, [pc, #48]	@ (800ea3c <vTaskSwitchContext+0xc4>)
 800ea0c:	6013      	str	r3, [r2, #0]
 800ea0e:	4a09      	ldr	r2, [pc, #36]	@ (800ea34 <vTaskSwitchContext+0xbc>)
 800ea10:	68fb      	ldr	r3, [r7, #12]
 800ea12:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ea14:	4b09      	ldr	r3, [pc, #36]	@ (800ea3c <vTaskSwitchContext+0xc4>)
 800ea16:	681b      	ldr	r3, [r3, #0]
 800ea18:	3354      	adds	r3, #84	@ 0x54
 800ea1a:	4a09      	ldr	r2, [pc, #36]	@ (800ea40 <vTaskSwitchContext+0xc8>)
 800ea1c:	6013      	str	r3, [r2, #0]
}
 800ea1e:	bf00      	nop
 800ea20:	3714      	adds	r7, #20
 800ea22:	46bd      	mov	sp, r7
 800ea24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea28:	4770      	bx	lr
 800ea2a:	bf00      	nop
 800ea2c:	2000465c 	.word	0x2000465c
 800ea30:	20004648 	.word	0x20004648
 800ea34:	2000463c 	.word	0x2000463c
 800ea38:	20004164 	.word	0x20004164
 800ea3c:	20004160 	.word	0x20004160
 800ea40:	20000034 	.word	0x20000034

0800ea44 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ea44:	b580      	push	{r7, lr}
 800ea46:	b084      	sub	sp, #16
 800ea48:	af00      	add	r7, sp, #0
 800ea4a:	6078      	str	r0, [r7, #4]
 800ea4c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	2b00      	cmp	r3, #0
 800ea52:	d10b      	bne.n	800ea6c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800ea54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea58:	f383 8811 	msr	BASEPRI, r3
 800ea5c:	f3bf 8f6f 	isb	sy
 800ea60:	f3bf 8f4f 	dsb	sy
 800ea64:	60fb      	str	r3, [r7, #12]
}
 800ea66:	bf00      	nop
 800ea68:	bf00      	nop
 800ea6a:	e7fd      	b.n	800ea68 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ea6c:	4b07      	ldr	r3, [pc, #28]	@ (800ea8c <vTaskPlaceOnEventList+0x48>)
 800ea6e:	681b      	ldr	r3, [r3, #0]
 800ea70:	3318      	adds	r3, #24
 800ea72:	4619      	mov	r1, r3
 800ea74:	6878      	ldr	r0, [r7, #4]
 800ea76:	f7fe fb16 	bl	800d0a6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ea7a:	2101      	movs	r1, #1
 800ea7c:	6838      	ldr	r0, [r7, #0]
 800ea7e:	f000 fb87 	bl	800f190 <prvAddCurrentTaskToDelayedList>
}
 800ea82:	bf00      	nop
 800ea84:	3710      	adds	r7, #16
 800ea86:	46bd      	mov	sp, r7
 800ea88:	bd80      	pop	{r7, pc}
 800ea8a:	bf00      	nop
 800ea8c:	20004160 	.word	0x20004160

0800ea90 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ea90:	b580      	push	{r7, lr}
 800ea92:	b086      	sub	sp, #24
 800ea94:	af00      	add	r7, sp, #0
 800ea96:	60f8      	str	r0, [r7, #12]
 800ea98:	60b9      	str	r1, [r7, #8]
 800ea9a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ea9c:	68fb      	ldr	r3, [r7, #12]
 800ea9e:	2b00      	cmp	r3, #0
 800eaa0:	d10b      	bne.n	800eaba <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800eaa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eaa6:	f383 8811 	msr	BASEPRI, r3
 800eaaa:	f3bf 8f6f 	isb	sy
 800eaae:	f3bf 8f4f 	dsb	sy
 800eab2:	617b      	str	r3, [r7, #20]
}
 800eab4:	bf00      	nop
 800eab6:	bf00      	nop
 800eab8:	e7fd      	b.n	800eab6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800eaba:	4b0a      	ldr	r3, [pc, #40]	@ (800eae4 <vTaskPlaceOnEventListRestricted+0x54>)
 800eabc:	681b      	ldr	r3, [r3, #0]
 800eabe:	3318      	adds	r3, #24
 800eac0:	4619      	mov	r1, r3
 800eac2:	68f8      	ldr	r0, [r7, #12]
 800eac4:	f7fe facb 	bl	800d05e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	2b00      	cmp	r3, #0
 800eacc:	d002      	beq.n	800ead4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800eace:	f04f 33ff 	mov.w	r3, #4294967295
 800ead2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ead4:	6879      	ldr	r1, [r7, #4]
 800ead6:	68b8      	ldr	r0, [r7, #8]
 800ead8:	f000 fb5a 	bl	800f190 <prvAddCurrentTaskToDelayedList>
	}
 800eadc:	bf00      	nop
 800eade:	3718      	adds	r7, #24
 800eae0:	46bd      	mov	sp, r7
 800eae2:	bd80      	pop	{r7, pc}
 800eae4:	20004160 	.word	0x20004160

0800eae8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800eae8:	b580      	push	{r7, lr}
 800eaea:	b086      	sub	sp, #24
 800eaec:	af00      	add	r7, sp, #0
 800eaee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	68db      	ldr	r3, [r3, #12]
 800eaf4:	68db      	ldr	r3, [r3, #12]
 800eaf6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800eaf8:	693b      	ldr	r3, [r7, #16]
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	d10b      	bne.n	800eb16 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800eafe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb02:	f383 8811 	msr	BASEPRI, r3
 800eb06:	f3bf 8f6f 	isb	sy
 800eb0a:	f3bf 8f4f 	dsb	sy
 800eb0e:	60fb      	str	r3, [r7, #12]
}
 800eb10:	bf00      	nop
 800eb12:	bf00      	nop
 800eb14:	e7fd      	b.n	800eb12 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800eb16:	693b      	ldr	r3, [r7, #16]
 800eb18:	3318      	adds	r3, #24
 800eb1a:	4618      	mov	r0, r3
 800eb1c:	f7fe fafc 	bl	800d118 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800eb20:	4b1d      	ldr	r3, [pc, #116]	@ (800eb98 <xTaskRemoveFromEventList+0xb0>)
 800eb22:	681b      	ldr	r3, [r3, #0]
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d11d      	bne.n	800eb64 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800eb28:	693b      	ldr	r3, [r7, #16]
 800eb2a:	3304      	adds	r3, #4
 800eb2c:	4618      	mov	r0, r3
 800eb2e:	f7fe faf3 	bl	800d118 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800eb32:	693b      	ldr	r3, [r7, #16]
 800eb34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eb36:	4b19      	ldr	r3, [pc, #100]	@ (800eb9c <xTaskRemoveFromEventList+0xb4>)
 800eb38:	681b      	ldr	r3, [r3, #0]
 800eb3a:	429a      	cmp	r2, r3
 800eb3c:	d903      	bls.n	800eb46 <xTaskRemoveFromEventList+0x5e>
 800eb3e:	693b      	ldr	r3, [r7, #16]
 800eb40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb42:	4a16      	ldr	r2, [pc, #88]	@ (800eb9c <xTaskRemoveFromEventList+0xb4>)
 800eb44:	6013      	str	r3, [r2, #0]
 800eb46:	693b      	ldr	r3, [r7, #16]
 800eb48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eb4a:	4613      	mov	r3, r2
 800eb4c:	009b      	lsls	r3, r3, #2
 800eb4e:	4413      	add	r3, r2
 800eb50:	009b      	lsls	r3, r3, #2
 800eb52:	4a13      	ldr	r2, [pc, #76]	@ (800eba0 <xTaskRemoveFromEventList+0xb8>)
 800eb54:	441a      	add	r2, r3
 800eb56:	693b      	ldr	r3, [r7, #16]
 800eb58:	3304      	adds	r3, #4
 800eb5a:	4619      	mov	r1, r3
 800eb5c:	4610      	mov	r0, r2
 800eb5e:	f7fe fa7e 	bl	800d05e <vListInsertEnd>
 800eb62:	e005      	b.n	800eb70 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800eb64:	693b      	ldr	r3, [r7, #16]
 800eb66:	3318      	adds	r3, #24
 800eb68:	4619      	mov	r1, r3
 800eb6a:	480e      	ldr	r0, [pc, #56]	@ (800eba4 <xTaskRemoveFromEventList+0xbc>)
 800eb6c:	f7fe fa77 	bl	800d05e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800eb70:	693b      	ldr	r3, [r7, #16]
 800eb72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eb74:	4b0c      	ldr	r3, [pc, #48]	@ (800eba8 <xTaskRemoveFromEventList+0xc0>)
 800eb76:	681b      	ldr	r3, [r3, #0]
 800eb78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb7a:	429a      	cmp	r2, r3
 800eb7c:	d905      	bls.n	800eb8a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800eb7e:	2301      	movs	r3, #1
 800eb80:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800eb82:	4b0a      	ldr	r3, [pc, #40]	@ (800ebac <xTaskRemoveFromEventList+0xc4>)
 800eb84:	2201      	movs	r2, #1
 800eb86:	601a      	str	r2, [r3, #0]
 800eb88:	e001      	b.n	800eb8e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800eb8a:	2300      	movs	r3, #0
 800eb8c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800eb8e:	697b      	ldr	r3, [r7, #20]
}
 800eb90:	4618      	mov	r0, r3
 800eb92:	3718      	adds	r7, #24
 800eb94:	46bd      	mov	sp, r7
 800eb96:	bd80      	pop	{r7, pc}
 800eb98:	2000465c 	.word	0x2000465c
 800eb9c:	2000463c 	.word	0x2000463c
 800eba0:	20004164 	.word	0x20004164
 800eba4:	200045f4 	.word	0x200045f4
 800eba8:	20004160 	.word	0x20004160
 800ebac:	20004648 	.word	0x20004648

0800ebb0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ebb0:	b480      	push	{r7}
 800ebb2:	b083      	sub	sp, #12
 800ebb4:	af00      	add	r7, sp, #0
 800ebb6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ebb8:	4b06      	ldr	r3, [pc, #24]	@ (800ebd4 <vTaskInternalSetTimeOutState+0x24>)
 800ebba:	681a      	ldr	r2, [r3, #0]
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ebc0:	4b05      	ldr	r3, [pc, #20]	@ (800ebd8 <vTaskInternalSetTimeOutState+0x28>)
 800ebc2:	681a      	ldr	r2, [r3, #0]
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	605a      	str	r2, [r3, #4]
}
 800ebc8:	bf00      	nop
 800ebca:	370c      	adds	r7, #12
 800ebcc:	46bd      	mov	sp, r7
 800ebce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebd2:	4770      	bx	lr
 800ebd4:	2000464c 	.word	0x2000464c
 800ebd8:	20004638 	.word	0x20004638

0800ebdc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ebdc:	b580      	push	{r7, lr}
 800ebde:	b088      	sub	sp, #32
 800ebe0:	af00      	add	r7, sp, #0
 800ebe2:	6078      	str	r0, [r7, #4]
 800ebe4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	d10b      	bne.n	800ec04 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800ebec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ebf0:	f383 8811 	msr	BASEPRI, r3
 800ebf4:	f3bf 8f6f 	isb	sy
 800ebf8:	f3bf 8f4f 	dsb	sy
 800ebfc:	613b      	str	r3, [r7, #16]
}
 800ebfe:	bf00      	nop
 800ec00:	bf00      	nop
 800ec02:	e7fd      	b.n	800ec00 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ec04:	683b      	ldr	r3, [r7, #0]
 800ec06:	2b00      	cmp	r3, #0
 800ec08:	d10b      	bne.n	800ec22 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800ec0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec0e:	f383 8811 	msr	BASEPRI, r3
 800ec12:	f3bf 8f6f 	isb	sy
 800ec16:	f3bf 8f4f 	dsb	sy
 800ec1a:	60fb      	str	r3, [r7, #12]
}
 800ec1c:	bf00      	nop
 800ec1e:	bf00      	nop
 800ec20:	e7fd      	b.n	800ec1e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800ec22:	f000 ff91 	bl	800fb48 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ec26:	4b1d      	ldr	r3, [pc, #116]	@ (800ec9c <xTaskCheckForTimeOut+0xc0>)
 800ec28:	681b      	ldr	r3, [r3, #0]
 800ec2a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	685b      	ldr	r3, [r3, #4]
 800ec30:	69ba      	ldr	r2, [r7, #24]
 800ec32:	1ad3      	subs	r3, r2, r3
 800ec34:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ec36:	683b      	ldr	r3, [r7, #0]
 800ec38:	681b      	ldr	r3, [r3, #0]
 800ec3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec3e:	d102      	bne.n	800ec46 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ec40:	2300      	movs	r3, #0
 800ec42:	61fb      	str	r3, [r7, #28]
 800ec44:	e023      	b.n	800ec8e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	681a      	ldr	r2, [r3, #0]
 800ec4a:	4b15      	ldr	r3, [pc, #84]	@ (800eca0 <xTaskCheckForTimeOut+0xc4>)
 800ec4c:	681b      	ldr	r3, [r3, #0]
 800ec4e:	429a      	cmp	r2, r3
 800ec50:	d007      	beq.n	800ec62 <xTaskCheckForTimeOut+0x86>
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	685b      	ldr	r3, [r3, #4]
 800ec56:	69ba      	ldr	r2, [r7, #24]
 800ec58:	429a      	cmp	r2, r3
 800ec5a:	d302      	bcc.n	800ec62 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ec5c:	2301      	movs	r3, #1
 800ec5e:	61fb      	str	r3, [r7, #28]
 800ec60:	e015      	b.n	800ec8e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ec62:	683b      	ldr	r3, [r7, #0]
 800ec64:	681b      	ldr	r3, [r3, #0]
 800ec66:	697a      	ldr	r2, [r7, #20]
 800ec68:	429a      	cmp	r2, r3
 800ec6a:	d20b      	bcs.n	800ec84 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ec6c:	683b      	ldr	r3, [r7, #0]
 800ec6e:	681a      	ldr	r2, [r3, #0]
 800ec70:	697b      	ldr	r3, [r7, #20]
 800ec72:	1ad2      	subs	r2, r2, r3
 800ec74:	683b      	ldr	r3, [r7, #0]
 800ec76:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ec78:	6878      	ldr	r0, [r7, #4]
 800ec7a:	f7ff ff99 	bl	800ebb0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ec7e:	2300      	movs	r3, #0
 800ec80:	61fb      	str	r3, [r7, #28]
 800ec82:	e004      	b.n	800ec8e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800ec84:	683b      	ldr	r3, [r7, #0]
 800ec86:	2200      	movs	r2, #0
 800ec88:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ec8a:	2301      	movs	r3, #1
 800ec8c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ec8e:	f000 ff8d 	bl	800fbac <vPortExitCritical>

	return xReturn;
 800ec92:	69fb      	ldr	r3, [r7, #28]
}
 800ec94:	4618      	mov	r0, r3
 800ec96:	3720      	adds	r7, #32
 800ec98:	46bd      	mov	sp, r7
 800ec9a:	bd80      	pop	{r7, pc}
 800ec9c:	20004638 	.word	0x20004638
 800eca0:	2000464c 	.word	0x2000464c

0800eca4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800eca4:	b480      	push	{r7}
 800eca6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800eca8:	4b03      	ldr	r3, [pc, #12]	@ (800ecb8 <vTaskMissedYield+0x14>)
 800ecaa:	2201      	movs	r2, #1
 800ecac:	601a      	str	r2, [r3, #0]
}
 800ecae:	bf00      	nop
 800ecb0:	46bd      	mov	sp, r7
 800ecb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecb6:	4770      	bx	lr
 800ecb8:	20004648 	.word	0x20004648

0800ecbc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ecbc:	b580      	push	{r7, lr}
 800ecbe:	b082      	sub	sp, #8
 800ecc0:	af00      	add	r7, sp, #0
 800ecc2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ecc4:	f000 f852 	bl	800ed6c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ecc8:	4b06      	ldr	r3, [pc, #24]	@ (800ece4 <prvIdleTask+0x28>)
 800ecca:	681b      	ldr	r3, [r3, #0]
 800eccc:	2b01      	cmp	r3, #1
 800ecce:	d9f9      	bls.n	800ecc4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800ecd0:	4b05      	ldr	r3, [pc, #20]	@ (800ece8 <prvIdleTask+0x2c>)
 800ecd2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ecd6:	601a      	str	r2, [r3, #0]
 800ecd8:	f3bf 8f4f 	dsb	sy
 800ecdc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ece0:	e7f0      	b.n	800ecc4 <prvIdleTask+0x8>
 800ece2:	bf00      	nop
 800ece4:	20004164 	.word	0x20004164
 800ece8:	e000ed04 	.word	0xe000ed04

0800ecec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ecec:	b580      	push	{r7, lr}
 800ecee:	b082      	sub	sp, #8
 800ecf0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ecf2:	2300      	movs	r3, #0
 800ecf4:	607b      	str	r3, [r7, #4]
 800ecf6:	e00c      	b.n	800ed12 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ecf8:	687a      	ldr	r2, [r7, #4]
 800ecfa:	4613      	mov	r3, r2
 800ecfc:	009b      	lsls	r3, r3, #2
 800ecfe:	4413      	add	r3, r2
 800ed00:	009b      	lsls	r3, r3, #2
 800ed02:	4a12      	ldr	r2, [pc, #72]	@ (800ed4c <prvInitialiseTaskLists+0x60>)
 800ed04:	4413      	add	r3, r2
 800ed06:	4618      	mov	r0, r3
 800ed08:	f7fe f97c 	bl	800d004 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	3301      	adds	r3, #1
 800ed10:	607b      	str	r3, [r7, #4]
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	2b37      	cmp	r3, #55	@ 0x37
 800ed16:	d9ef      	bls.n	800ecf8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ed18:	480d      	ldr	r0, [pc, #52]	@ (800ed50 <prvInitialiseTaskLists+0x64>)
 800ed1a:	f7fe f973 	bl	800d004 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ed1e:	480d      	ldr	r0, [pc, #52]	@ (800ed54 <prvInitialiseTaskLists+0x68>)
 800ed20:	f7fe f970 	bl	800d004 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ed24:	480c      	ldr	r0, [pc, #48]	@ (800ed58 <prvInitialiseTaskLists+0x6c>)
 800ed26:	f7fe f96d 	bl	800d004 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ed2a:	480c      	ldr	r0, [pc, #48]	@ (800ed5c <prvInitialiseTaskLists+0x70>)
 800ed2c:	f7fe f96a 	bl	800d004 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ed30:	480b      	ldr	r0, [pc, #44]	@ (800ed60 <prvInitialiseTaskLists+0x74>)
 800ed32:	f7fe f967 	bl	800d004 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ed36:	4b0b      	ldr	r3, [pc, #44]	@ (800ed64 <prvInitialiseTaskLists+0x78>)
 800ed38:	4a05      	ldr	r2, [pc, #20]	@ (800ed50 <prvInitialiseTaskLists+0x64>)
 800ed3a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ed3c:	4b0a      	ldr	r3, [pc, #40]	@ (800ed68 <prvInitialiseTaskLists+0x7c>)
 800ed3e:	4a05      	ldr	r2, [pc, #20]	@ (800ed54 <prvInitialiseTaskLists+0x68>)
 800ed40:	601a      	str	r2, [r3, #0]
}
 800ed42:	bf00      	nop
 800ed44:	3708      	adds	r7, #8
 800ed46:	46bd      	mov	sp, r7
 800ed48:	bd80      	pop	{r7, pc}
 800ed4a:	bf00      	nop
 800ed4c:	20004164 	.word	0x20004164
 800ed50:	200045c4 	.word	0x200045c4
 800ed54:	200045d8 	.word	0x200045d8
 800ed58:	200045f4 	.word	0x200045f4
 800ed5c:	20004608 	.word	0x20004608
 800ed60:	20004620 	.word	0x20004620
 800ed64:	200045ec 	.word	0x200045ec
 800ed68:	200045f0 	.word	0x200045f0

0800ed6c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ed6c:	b580      	push	{r7, lr}
 800ed6e:	b082      	sub	sp, #8
 800ed70:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ed72:	e019      	b.n	800eda8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ed74:	f000 fee8 	bl	800fb48 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ed78:	4b10      	ldr	r3, [pc, #64]	@ (800edbc <prvCheckTasksWaitingTermination+0x50>)
 800ed7a:	68db      	ldr	r3, [r3, #12]
 800ed7c:	68db      	ldr	r3, [r3, #12]
 800ed7e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	3304      	adds	r3, #4
 800ed84:	4618      	mov	r0, r3
 800ed86:	f7fe f9c7 	bl	800d118 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ed8a:	4b0d      	ldr	r3, [pc, #52]	@ (800edc0 <prvCheckTasksWaitingTermination+0x54>)
 800ed8c:	681b      	ldr	r3, [r3, #0]
 800ed8e:	3b01      	subs	r3, #1
 800ed90:	4a0b      	ldr	r2, [pc, #44]	@ (800edc0 <prvCheckTasksWaitingTermination+0x54>)
 800ed92:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ed94:	4b0b      	ldr	r3, [pc, #44]	@ (800edc4 <prvCheckTasksWaitingTermination+0x58>)
 800ed96:	681b      	ldr	r3, [r3, #0]
 800ed98:	3b01      	subs	r3, #1
 800ed9a:	4a0a      	ldr	r2, [pc, #40]	@ (800edc4 <prvCheckTasksWaitingTermination+0x58>)
 800ed9c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ed9e:	f000 ff05 	bl	800fbac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800eda2:	6878      	ldr	r0, [r7, #4]
 800eda4:	f000 f810 	bl	800edc8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800eda8:	4b06      	ldr	r3, [pc, #24]	@ (800edc4 <prvCheckTasksWaitingTermination+0x58>)
 800edaa:	681b      	ldr	r3, [r3, #0]
 800edac:	2b00      	cmp	r3, #0
 800edae:	d1e1      	bne.n	800ed74 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800edb0:	bf00      	nop
 800edb2:	bf00      	nop
 800edb4:	3708      	adds	r7, #8
 800edb6:	46bd      	mov	sp, r7
 800edb8:	bd80      	pop	{r7, pc}
 800edba:	bf00      	nop
 800edbc:	20004608 	.word	0x20004608
 800edc0:	20004634 	.word	0x20004634
 800edc4:	2000461c 	.word	0x2000461c

0800edc8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800edc8:	b580      	push	{r7, lr}
 800edca:	b084      	sub	sp, #16
 800edcc:	af00      	add	r7, sp, #0
 800edce:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	3354      	adds	r3, #84	@ 0x54
 800edd4:	4618      	mov	r0, r3
 800edd6:	f002 f8af 	bl	8010f38 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d108      	bne.n	800edf6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ede8:	4618      	mov	r0, r3
 800edea:	f001 f89d 	bl	800ff28 <vPortFree>
				vPortFree( pxTCB );
 800edee:	6878      	ldr	r0, [r7, #4]
 800edf0:	f001 f89a 	bl	800ff28 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800edf4:	e019      	b.n	800ee2a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800edfc:	2b01      	cmp	r3, #1
 800edfe:	d103      	bne.n	800ee08 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ee00:	6878      	ldr	r0, [r7, #4]
 800ee02:	f001 f891 	bl	800ff28 <vPortFree>
	}
 800ee06:	e010      	b.n	800ee2a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ee0e:	2b02      	cmp	r3, #2
 800ee10:	d00b      	beq.n	800ee2a <prvDeleteTCB+0x62>
	__asm volatile
 800ee12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee16:	f383 8811 	msr	BASEPRI, r3
 800ee1a:	f3bf 8f6f 	isb	sy
 800ee1e:	f3bf 8f4f 	dsb	sy
 800ee22:	60fb      	str	r3, [r7, #12]
}
 800ee24:	bf00      	nop
 800ee26:	bf00      	nop
 800ee28:	e7fd      	b.n	800ee26 <prvDeleteTCB+0x5e>
	}
 800ee2a:	bf00      	nop
 800ee2c:	3710      	adds	r7, #16
 800ee2e:	46bd      	mov	sp, r7
 800ee30:	bd80      	pop	{r7, pc}
	...

0800ee34 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ee34:	b480      	push	{r7}
 800ee36:	b083      	sub	sp, #12
 800ee38:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ee3a:	4b0c      	ldr	r3, [pc, #48]	@ (800ee6c <prvResetNextTaskUnblockTime+0x38>)
 800ee3c:	681b      	ldr	r3, [r3, #0]
 800ee3e:	681b      	ldr	r3, [r3, #0]
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	d104      	bne.n	800ee4e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ee44:	4b0a      	ldr	r3, [pc, #40]	@ (800ee70 <prvResetNextTaskUnblockTime+0x3c>)
 800ee46:	f04f 32ff 	mov.w	r2, #4294967295
 800ee4a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ee4c:	e008      	b.n	800ee60 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ee4e:	4b07      	ldr	r3, [pc, #28]	@ (800ee6c <prvResetNextTaskUnblockTime+0x38>)
 800ee50:	681b      	ldr	r3, [r3, #0]
 800ee52:	68db      	ldr	r3, [r3, #12]
 800ee54:	68db      	ldr	r3, [r3, #12]
 800ee56:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	685b      	ldr	r3, [r3, #4]
 800ee5c:	4a04      	ldr	r2, [pc, #16]	@ (800ee70 <prvResetNextTaskUnblockTime+0x3c>)
 800ee5e:	6013      	str	r3, [r2, #0]
}
 800ee60:	bf00      	nop
 800ee62:	370c      	adds	r7, #12
 800ee64:	46bd      	mov	sp, r7
 800ee66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee6a:	4770      	bx	lr
 800ee6c:	200045ec 	.word	0x200045ec
 800ee70:	20004654 	.word	0x20004654

0800ee74 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ee74:	b480      	push	{r7}
 800ee76:	b083      	sub	sp, #12
 800ee78:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ee7a:	4b0b      	ldr	r3, [pc, #44]	@ (800eea8 <xTaskGetSchedulerState+0x34>)
 800ee7c:	681b      	ldr	r3, [r3, #0]
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	d102      	bne.n	800ee88 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ee82:	2301      	movs	r3, #1
 800ee84:	607b      	str	r3, [r7, #4]
 800ee86:	e008      	b.n	800ee9a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ee88:	4b08      	ldr	r3, [pc, #32]	@ (800eeac <xTaskGetSchedulerState+0x38>)
 800ee8a:	681b      	ldr	r3, [r3, #0]
 800ee8c:	2b00      	cmp	r3, #0
 800ee8e:	d102      	bne.n	800ee96 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ee90:	2302      	movs	r3, #2
 800ee92:	607b      	str	r3, [r7, #4]
 800ee94:	e001      	b.n	800ee9a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ee96:	2300      	movs	r3, #0
 800ee98:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ee9a:	687b      	ldr	r3, [r7, #4]
	}
 800ee9c:	4618      	mov	r0, r3
 800ee9e:	370c      	adds	r7, #12
 800eea0:	46bd      	mov	sp, r7
 800eea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eea6:	4770      	bx	lr
 800eea8:	20004640 	.word	0x20004640
 800eeac:	2000465c 	.word	0x2000465c

0800eeb0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800eeb0:	b580      	push	{r7, lr}
 800eeb2:	b084      	sub	sp, #16
 800eeb4:	af00      	add	r7, sp, #0
 800eeb6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800eebc:	2300      	movs	r3, #0
 800eebe:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	d051      	beq.n	800ef6a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800eec6:	68bb      	ldr	r3, [r7, #8]
 800eec8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eeca:	4b2a      	ldr	r3, [pc, #168]	@ (800ef74 <xTaskPriorityInherit+0xc4>)
 800eecc:	681b      	ldr	r3, [r3, #0]
 800eece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eed0:	429a      	cmp	r2, r3
 800eed2:	d241      	bcs.n	800ef58 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800eed4:	68bb      	ldr	r3, [r7, #8]
 800eed6:	699b      	ldr	r3, [r3, #24]
 800eed8:	2b00      	cmp	r3, #0
 800eeda:	db06      	blt.n	800eeea <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800eedc:	4b25      	ldr	r3, [pc, #148]	@ (800ef74 <xTaskPriorityInherit+0xc4>)
 800eede:	681b      	ldr	r3, [r3, #0]
 800eee0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eee2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800eee6:	68bb      	ldr	r3, [r7, #8]
 800eee8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800eeea:	68bb      	ldr	r3, [r7, #8]
 800eeec:	6959      	ldr	r1, [r3, #20]
 800eeee:	68bb      	ldr	r3, [r7, #8]
 800eef0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eef2:	4613      	mov	r3, r2
 800eef4:	009b      	lsls	r3, r3, #2
 800eef6:	4413      	add	r3, r2
 800eef8:	009b      	lsls	r3, r3, #2
 800eefa:	4a1f      	ldr	r2, [pc, #124]	@ (800ef78 <xTaskPriorityInherit+0xc8>)
 800eefc:	4413      	add	r3, r2
 800eefe:	4299      	cmp	r1, r3
 800ef00:	d122      	bne.n	800ef48 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ef02:	68bb      	ldr	r3, [r7, #8]
 800ef04:	3304      	adds	r3, #4
 800ef06:	4618      	mov	r0, r3
 800ef08:	f7fe f906 	bl	800d118 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ef0c:	4b19      	ldr	r3, [pc, #100]	@ (800ef74 <xTaskPriorityInherit+0xc4>)
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ef12:	68bb      	ldr	r3, [r7, #8]
 800ef14:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800ef16:	68bb      	ldr	r3, [r7, #8]
 800ef18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ef1a:	4b18      	ldr	r3, [pc, #96]	@ (800ef7c <xTaskPriorityInherit+0xcc>)
 800ef1c:	681b      	ldr	r3, [r3, #0]
 800ef1e:	429a      	cmp	r2, r3
 800ef20:	d903      	bls.n	800ef2a <xTaskPriorityInherit+0x7a>
 800ef22:	68bb      	ldr	r3, [r7, #8]
 800ef24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef26:	4a15      	ldr	r2, [pc, #84]	@ (800ef7c <xTaskPriorityInherit+0xcc>)
 800ef28:	6013      	str	r3, [r2, #0]
 800ef2a:	68bb      	ldr	r3, [r7, #8]
 800ef2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ef2e:	4613      	mov	r3, r2
 800ef30:	009b      	lsls	r3, r3, #2
 800ef32:	4413      	add	r3, r2
 800ef34:	009b      	lsls	r3, r3, #2
 800ef36:	4a10      	ldr	r2, [pc, #64]	@ (800ef78 <xTaskPriorityInherit+0xc8>)
 800ef38:	441a      	add	r2, r3
 800ef3a:	68bb      	ldr	r3, [r7, #8]
 800ef3c:	3304      	adds	r3, #4
 800ef3e:	4619      	mov	r1, r3
 800ef40:	4610      	mov	r0, r2
 800ef42:	f7fe f88c 	bl	800d05e <vListInsertEnd>
 800ef46:	e004      	b.n	800ef52 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ef48:	4b0a      	ldr	r3, [pc, #40]	@ (800ef74 <xTaskPriorityInherit+0xc4>)
 800ef4a:	681b      	ldr	r3, [r3, #0]
 800ef4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ef4e:	68bb      	ldr	r3, [r7, #8]
 800ef50:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800ef52:	2301      	movs	r3, #1
 800ef54:	60fb      	str	r3, [r7, #12]
 800ef56:	e008      	b.n	800ef6a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800ef58:	68bb      	ldr	r3, [r7, #8]
 800ef5a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ef5c:	4b05      	ldr	r3, [pc, #20]	@ (800ef74 <xTaskPriorityInherit+0xc4>)
 800ef5e:	681b      	ldr	r3, [r3, #0]
 800ef60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef62:	429a      	cmp	r2, r3
 800ef64:	d201      	bcs.n	800ef6a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800ef66:	2301      	movs	r3, #1
 800ef68:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ef6a:	68fb      	ldr	r3, [r7, #12]
	}
 800ef6c:	4618      	mov	r0, r3
 800ef6e:	3710      	adds	r7, #16
 800ef70:	46bd      	mov	sp, r7
 800ef72:	bd80      	pop	{r7, pc}
 800ef74:	20004160 	.word	0x20004160
 800ef78:	20004164 	.word	0x20004164
 800ef7c:	2000463c 	.word	0x2000463c

0800ef80 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ef80:	b580      	push	{r7, lr}
 800ef82:	b086      	sub	sp, #24
 800ef84:	af00      	add	r7, sp, #0
 800ef86:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ef8c:	2300      	movs	r3, #0
 800ef8e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	d058      	beq.n	800f048 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ef96:	4b2f      	ldr	r3, [pc, #188]	@ (800f054 <xTaskPriorityDisinherit+0xd4>)
 800ef98:	681b      	ldr	r3, [r3, #0]
 800ef9a:	693a      	ldr	r2, [r7, #16]
 800ef9c:	429a      	cmp	r2, r3
 800ef9e:	d00b      	beq.n	800efb8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800efa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800efa4:	f383 8811 	msr	BASEPRI, r3
 800efa8:	f3bf 8f6f 	isb	sy
 800efac:	f3bf 8f4f 	dsb	sy
 800efb0:	60fb      	str	r3, [r7, #12]
}
 800efb2:	bf00      	nop
 800efb4:	bf00      	nop
 800efb6:	e7fd      	b.n	800efb4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800efb8:	693b      	ldr	r3, [r7, #16]
 800efba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800efbc:	2b00      	cmp	r3, #0
 800efbe:	d10b      	bne.n	800efd8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800efc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800efc4:	f383 8811 	msr	BASEPRI, r3
 800efc8:	f3bf 8f6f 	isb	sy
 800efcc:	f3bf 8f4f 	dsb	sy
 800efd0:	60bb      	str	r3, [r7, #8]
}
 800efd2:	bf00      	nop
 800efd4:	bf00      	nop
 800efd6:	e7fd      	b.n	800efd4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800efd8:	693b      	ldr	r3, [r7, #16]
 800efda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800efdc:	1e5a      	subs	r2, r3, #1
 800efde:	693b      	ldr	r3, [r7, #16]
 800efe0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800efe2:	693b      	ldr	r3, [r7, #16]
 800efe4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800efe6:	693b      	ldr	r3, [r7, #16]
 800efe8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800efea:	429a      	cmp	r2, r3
 800efec:	d02c      	beq.n	800f048 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800efee:	693b      	ldr	r3, [r7, #16]
 800eff0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800eff2:	2b00      	cmp	r3, #0
 800eff4:	d128      	bne.n	800f048 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800eff6:	693b      	ldr	r3, [r7, #16]
 800eff8:	3304      	adds	r3, #4
 800effa:	4618      	mov	r0, r3
 800effc:	f7fe f88c 	bl	800d118 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800f000:	693b      	ldr	r3, [r7, #16]
 800f002:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f004:	693b      	ldr	r3, [r7, #16]
 800f006:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f008:	693b      	ldr	r3, [r7, #16]
 800f00a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f00c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800f010:	693b      	ldr	r3, [r7, #16]
 800f012:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800f014:	693b      	ldr	r3, [r7, #16]
 800f016:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f018:	4b0f      	ldr	r3, [pc, #60]	@ (800f058 <xTaskPriorityDisinherit+0xd8>)
 800f01a:	681b      	ldr	r3, [r3, #0]
 800f01c:	429a      	cmp	r2, r3
 800f01e:	d903      	bls.n	800f028 <xTaskPriorityDisinherit+0xa8>
 800f020:	693b      	ldr	r3, [r7, #16]
 800f022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f024:	4a0c      	ldr	r2, [pc, #48]	@ (800f058 <xTaskPriorityDisinherit+0xd8>)
 800f026:	6013      	str	r3, [r2, #0]
 800f028:	693b      	ldr	r3, [r7, #16]
 800f02a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f02c:	4613      	mov	r3, r2
 800f02e:	009b      	lsls	r3, r3, #2
 800f030:	4413      	add	r3, r2
 800f032:	009b      	lsls	r3, r3, #2
 800f034:	4a09      	ldr	r2, [pc, #36]	@ (800f05c <xTaskPriorityDisinherit+0xdc>)
 800f036:	441a      	add	r2, r3
 800f038:	693b      	ldr	r3, [r7, #16]
 800f03a:	3304      	adds	r3, #4
 800f03c:	4619      	mov	r1, r3
 800f03e:	4610      	mov	r0, r2
 800f040:	f7fe f80d 	bl	800d05e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800f044:	2301      	movs	r3, #1
 800f046:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f048:	697b      	ldr	r3, [r7, #20]
	}
 800f04a:	4618      	mov	r0, r3
 800f04c:	3718      	adds	r7, #24
 800f04e:	46bd      	mov	sp, r7
 800f050:	bd80      	pop	{r7, pc}
 800f052:	bf00      	nop
 800f054:	20004160 	.word	0x20004160
 800f058:	2000463c 	.word	0x2000463c
 800f05c:	20004164 	.word	0x20004164

0800f060 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800f060:	b580      	push	{r7, lr}
 800f062:	b088      	sub	sp, #32
 800f064:	af00      	add	r7, sp, #0
 800f066:	6078      	str	r0, [r7, #4]
 800f068:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800f06e:	2301      	movs	r3, #1
 800f070:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	2b00      	cmp	r3, #0
 800f076:	d06c      	beq.n	800f152 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800f078:	69bb      	ldr	r3, [r7, #24]
 800f07a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	d10b      	bne.n	800f098 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800f080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f084:	f383 8811 	msr	BASEPRI, r3
 800f088:	f3bf 8f6f 	isb	sy
 800f08c:	f3bf 8f4f 	dsb	sy
 800f090:	60fb      	str	r3, [r7, #12]
}
 800f092:	bf00      	nop
 800f094:	bf00      	nop
 800f096:	e7fd      	b.n	800f094 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800f098:	69bb      	ldr	r3, [r7, #24]
 800f09a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f09c:	683a      	ldr	r2, [r7, #0]
 800f09e:	429a      	cmp	r2, r3
 800f0a0:	d902      	bls.n	800f0a8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800f0a2:	683b      	ldr	r3, [r7, #0]
 800f0a4:	61fb      	str	r3, [r7, #28]
 800f0a6:	e002      	b.n	800f0ae <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800f0a8:	69bb      	ldr	r3, [r7, #24]
 800f0aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f0ac:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800f0ae:	69bb      	ldr	r3, [r7, #24]
 800f0b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0b2:	69fa      	ldr	r2, [r7, #28]
 800f0b4:	429a      	cmp	r2, r3
 800f0b6:	d04c      	beq.n	800f152 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800f0b8:	69bb      	ldr	r3, [r7, #24]
 800f0ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f0bc:	697a      	ldr	r2, [r7, #20]
 800f0be:	429a      	cmp	r2, r3
 800f0c0:	d147      	bne.n	800f152 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800f0c2:	4b26      	ldr	r3, [pc, #152]	@ (800f15c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800f0c4:	681b      	ldr	r3, [r3, #0]
 800f0c6:	69ba      	ldr	r2, [r7, #24]
 800f0c8:	429a      	cmp	r2, r3
 800f0ca:	d10b      	bne.n	800f0e4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800f0cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f0d0:	f383 8811 	msr	BASEPRI, r3
 800f0d4:	f3bf 8f6f 	isb	sy
 800f0d8:	f3bf 8f4f 	dsb	sy
 800f0dc:	60bb      	str	r3, [r7, #8]
}
 800f0de:	bf00      	nop
 800f0e0:	bf00      	nop
 800f0e2:	e7fd      	b.n	800f0e0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800f0e4:	69bb      	ldr	r3, [r7, #24]
 800f0e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0e8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800f0ea:	69bb      	ldr	r3, [r7, #24]
 800f0ec:	69fa      	ldr	r2, [r7, #28]
 800f0ee:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800f0f0:	69bb      	ldr	r3, [r7, #24]
 800f0f2:	699b      	ldr	r3, [r3, #24]
 800f0f4:	2b00      	cmp	r3, #0
 800f0f6:	db04      	blt.n	800f102 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f0f8:	69fb      	ldr	r3, [r7, #28]
 800f0fa:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800f0fe:	69bb      	ldr	r3, [r7, #24]
 800f100:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800f102:	69bb      	ldr	r3, [r7, #24]
 800f104:	6959      	ldr	r1, [r3, #20]
 800f106:	693a      	ldr	r2, [r7, #16]
 800f108:	4613      	mov	r3, r2
 800f10a:	009b      	lsls	r3, r3, #2
 800f10c:	4413      	add	r3, r2
 800f10e:	009b      	lsls	r3, r3, #2
 800f110:	4a13      	ldr	r2, [pc, #76]	@ (800f160 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800f112:	4413      	add	r3, r2
 800f114:	4299      	cmp	r1, r3
 800f116:	d11c      	bne.n	800f152 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f118:	69bb      	ldr	r3, [r7, #24]
 800f11a:	3304      	adds	r3, #4
 800f11c:	4618      	mov	r0, r3
 800f11e:	f7fd fffb 	bl	800d118 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800f122:	69bb      	ldr	r3, [r7, #24]
 800f124:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f126:	4b0f      	ldr	r3, [pc, #60]	@ (800f164 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800f128:	681b      	ldr	r3, [r3, #0]
 800f12a:	429a      	cmp	r2, r3
 800f12c:	d903      	bls.n	800f136 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800f12e:	69bb      	ldr	r3, [r7, #24]
 800f130:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f132:	4a0c      	ldr	r2, [pc, #48]	@ (800f164 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800f134:	6013      	str	r3, [r2, #0]
 800f136:	69bb      	ldr	r3, [r7, #24]
 800f138:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f13a:	4613      	mov	r3, r2
 800f13c:	009b      	lsls	r3, r3, #2
 800f13e:	4413      	add	r3, r2
 800f140:	009b      	lsls	r3, r3, #2
 800f142:	4a07      	ldr	r2, [pc, #28]	@ (800f160 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800f144:	441a      	add	r2, r3
 800f146:	69bb      	ldr	r3, [r7, #24]
 800f148:	3304      	adds	r3, #4
 800f14a:	4619      	mov	r1, r3
 800f14c:	4610      	mov	r0, r2
 800f14e:	f7fd ff86 	bl	800d05e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f152:	bf00      	nop
 800f154:	3720      	adds	r7, #32
 800f156:	46bd      	mov	sp, r7
 800f158:	bd80      	pop	{r7, pc}
 800f15a:	bf00      	nop
 800f15c:	20004160 	.word	0x20004160
 800f160:	20004164 	.word	0x20004164
 800f164:	2000463c 	.word	0x2000463c

0800f168 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800f168:	b480      	push	{r7}
 800f16a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800f16c:	4b07      	ldr	r3, [pc, #28]	@ (800f18c <pvTaskIncrementMutexHeldCount+0x24>)
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	2b00      	cmp	r3, #0
 800f172:	d004      	beq.n	800f17e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800f174:	4b05      	ldr	r3, [pc, #20]	@ (800f18c <pvTaskIncrementMutexHeldCount+0x24>)
 800f176:	681b      	ldr	r3, [r3, #0]
 800f178:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f17a:	3201      	adds	r2, #1
 800f17c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800f17e:	4b03      	ldr	r3, [pc, #12]	@ (800f18c <pvTaskIncrementMutexHeldCount+0x24>)
 800f180:	681b      	ldr	r3, [r3, #0]
	}
 800f182:	4618      	mov	r0, r3
 800f184:	46bd      	mov	sp, r7
 800f186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f18a:	4770      	bx	lr
 800f18c:	20004160 	.word	0x20004160

0800f190 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800f190:	b580      	push	{r7, lr}
 800f192:	b084      	sub	sp, #16
 800f194:	af00      	add	r7, sp, #0
 800f196:	6078      	str	r0, [r7, #4]
 800f198:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800f19a:	4b21      	ldr	r3, [pc, #132]	@ (800f220 <prvAddCurrentTaskToDelayedList+0x90>)
 800f19c:	681b      	ldr	r3, [r3, #0]
 800f19e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f1a0:	4b20      	ldr	r3, [pc, #128]	@ (800f224 <prvAddCurrentTaskToDelayedList+0x94>)
 800f1a2:	681b      	ldr	r3, [r3, #0]
 800f1a4:	3304      	adds	r3, #4
 800f1a6:	4618      	mov	r0, r3
 800f1a8:	f7fd ffb6 	bl	800d118 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f1b2:	d10a      	bne.n	800f1ca <prvAddCurrentTaskToDelayedList+0x3a>
 800f1b4:	683b      	ldr	r3, [r7, #0]
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	d007      	beq.n	800f1ca <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f1ba:	4b1a      	ldr	r3, [pc, #104]	@ (800f224 <prvAddCurrentTaskToDelayedList+0x94>)
 800f1bc:	681b      	ldr	r3, [r3, #0]
 800f1be:	3304      	adds	r3, #4
 800f1c0:	4619      	mov	r1, r3
 800f1c2:	4819      	ldr	r0, [pc, #100]	@ (800f228 <prvAddCurrentTaskToDelayedList+0x98>)
 800f1c4:	f7fd ff4b 	bl	800d05e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800f1c8:	e026      	b.n	800f218 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800f1ca:	68fa      	ldr	r2, [r7, #12]
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	4413      	add	r3, r2
 800f1d0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800f1d2:	4b14      	ldr	r3, [pc, #80]	@ (800f224 <prvAddCurrentTaskToDelayedList+0x94>)
 800f1d4:	681b      	ldr	r3, [r3, #0]
 800f1d6:	68ba      	ldr	r2, [r7, #8]
 800f1d8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800f1da:	68ba      	ldr	r2, [r7, #8]
 800f1dc:	68fb      	ldr	r3, [r7, #12]
 800f1de:	429a      	cmp	r2, r3
 800f1e0:	d209      	bcs.n	800f1f6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f1e2:	4b12      	ldr	r3, [pc, #72]	@ (800f22c <prvAddCurrentTaskToDelayedList+0x9c>)
 800f1e4:	681a      	ldr	r2, [r3, #0]
 800f1e6:	4b0f      	ldr	r3, [pc, #60]	@ (800f224 <prvAddCurrentTaskToDelayedList+0x94>)
 800f1e8:	681b      	ldr	r3, [r3, #0]
 800f1ea:	3304      	adds	r3, #4
 800f1ec:	4619      	mov	r1, r3
 800f1ee:	4610      	mov	r0, r2
 800f1f0:	f7fd ff59 	bl	800d0a6 <vListInsert>
}
 800f1f4:	e010      	b.n	800f218 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f1f6:	4b0e      	ldr	r3, [pc, #56]	@ (800f230 <prvAddCurrentTaskToDelayedList+0xa0>)
 800f1f8:	681a      	ldr	r2, [r3, #0]
 800f1fa:	4b0a      	ldr	r3, [pc, #40]	@ (800f224 <prvAddCurrentTaskToDelayedList+0x94>)
 800f1fc:	681b      	ldr	r3, [r3, #0]
 800f1fe:	3304      	adds	r3, #4
 800f200:	4619      	mov	r1, r3
 800f202:	4610      	mov	r0, r2
 800f204:	f7fd ff4f 	bl	800d0a6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800f208:	4b0a      	ldr	r3, [pc, #40]	@ (800f234 <prvAddCurrentTaskToDelayedList+0xa4>)
 800f20a:	681b      	ldr	r3, [r3, #0]
 800f20c:	68ba      	ldr	r2, [r7, #8]
 800f20e:	429a      	cmp	r2, r3
 800f210:	d202      	bcs.n	800f218 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800f212:	4a08      	ldr	r2, [pc, #32]	@ (800f234 <prvAddCurrentTaskToDelayedList+0xa4>)
 800f214:	68bb      	ldr	r3, [r7, #8]
 800f216:	6013      	str	r3, [r2, #0]
}
 800f218:	bf00      	nop
 800f21a:	3710      	adds	r7, #16
 800f21c:	46bd      	mov	sp, r7
 800f21e:	bd80      	pop	{r7, pc}
 800f220:	20004638 	.word	0x20004638
 800f224:	20004160 	.word	0x20004160
 800f228:	20004620 	.word	0x20004620
 800f22c:	200045f0 	.word	0x200045f0
 800f230:	200045ec 	.word	0x200045ec
 800f234:	20004654 	.word	0x20004654

0800f238 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800f238:	b580      	push	{r7, lr}
 800f23a:	b08a      	sub	sp, #40	@ 0x28
 800f23c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800f23e:	2300      	movs	r3, #0
 800f240:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800f242:	f000 fb13 	bl	800f86c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800f246:	4b1d      	ldr	r3, [pc, #116]	@ (800f2bc <xTimerCreateTimerTask+0x84>)
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	d021      	beq.n	800f292 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800f24e:	2300      	movs	r3, #0
 800f250:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800f252:	2300      	movs	r3, #0
 800f254:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800f256:	1d3a      	adds	r2, r7, #4
 800f258:	f107 0108 	add.w	r1, r7, #8
 800f25c:	f107 030c 	add.w	r3, r7, #12
 800f260:	4618      	mov	r0, r3
 800f262:	f7fd feb5 	bl	800cfd0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800f266:	6879      	ldr	r1, [r7, #4]
 800f268:	68bb      	ldr	r3, [r7, #8]
 800f26a:	68fa      	ldr	r2, [r7, #12]
 800f26c:	9202      	str	r2, [sp, #8]
 800f26e:	9301      	str	r3, [sp, #4]
 800f270:	2302      	movs	r3, #2
 800f272:	9300      	str	r3, [sp, #0]
 800f274:	2300      	movs	r3, #0
 800f276:	460a      	mov	r2, r1
 800f278:	4911      	ldr	r1, [pc, #68]	@ (800f2c0 <xTimerCreateTimerTask+0x88>)
 800f27a:	4812      	ldr	r0, [pc, #72]	@ (800f2c4 <xTimerCreateTimerTask+0x8c>)
 800f27c:	f7fe ffa2 	bl	800e1c4 <xTaskCreateStatic>
 800f280:	4603      	mov	r3, r0
 800f282:	4a11      	ldr	r2, [pc, #68]	@ (800f2c8 <xTimerCreateTimerTask+0x90>)
 800f284:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800f286:	4b10      	ldr	r3, [pc, #64]	@ (800f2c8 <xTimerCreateTimerTask+0x90>)
 800f288:	681b      	ldr	r3, [r3, #0]
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	d001      	beq.n	800f292 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800f28e:	2301      	movs	r3, #1
 800f290:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800f292:	697b      	ldr	r3, [r7, #20]
 800f294:	2b00      	cmp	r3, #0
 800f296:	d10b      	bne.n	800f2b0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800f298:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f29c:	f383 8811 	msr	BASEPRI, r3
 800f2a0:	f3bf 8f6f 	isb	sy
 800f2a4:	f3bf 8f4f 	dsb	sy
 800f2a8:	613b      	str	r3, [r7, #16]
}
 800f2aa:	bf00      	nop
 800f2ac:	bf00      	nop
 800f2ae:	e7fd      	b.n	800f2ac <xTimerCreateTimerTask+0x74>
	return xReturn;
 800f2b0:	697b      	ldr	r3, [r7, #20]
}
 800f2b2:	4618      	mov	r0, r3
 800f2b4:	3718      	adds	r7, #24
 800f2b6:	46bd      	mov	sp, r7
 800f2b8:	bd80      	pop	{r7, pc}
 800f2ba:	bf00      	nop
 800f2bc:	20004690 	.word	0x20004690
 800f2c0:	08012ffc 	.word	0x08012ffc
 800f2c4:	0800f405 	.word	0x0800f405
 800f2c8:	20004694 	.word	0x20004694

0800f2cc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800f2cc:	b580      	push	{r7, lr}
 800f2ce:	b08a      	sub	sp, #40	@ 0x28
 800f2d0:	af00      	add	r7, sp, #0
 800f2d2:	60f8      	str	r0, [r7, #12]
 800f2d4:	60b9      	str	r1, [r7, #8]
 800f2d6:	607a      	str	r2, [r7, #4]
 800f2d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800f2da:	2300      	movs	r3, #0
 800f2dc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	2b00      	cmp	r3, #0
 800f2e2:	d10b      	bne.n	800f2fc <xTimerGenericCommand+0x30>
	__asm volatile
 800f2e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2e8:	f383 8811 	msr	BASEPRI, r3
 800f2ec:	f3bf 8f6f 	isb	sy
 800f2f0:	f3bf 8f4f 	dsb	sy
 800f2f4:	623b      	str	r3, [r7, #32]
}
 800f2f6:	bf00      	nop
 800f2f8:	bf00      	nop
 800f2fa:	e7fd      	b.n	800f2f8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800f2fc:	4b19      	ldr	r3, [pc, #100]	@ (800f364 <xTimerGenericCommand+0x98>)
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	2b00      	cmp	r3, #0
 800f302:	d02a      	beq.n	800f35a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800f304:	68bb      	ldr	r3, [r7, #8]
 800f306:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800f30c:	68fb      	ldr	r3, [r7, #12]
 800f30e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800f310:	68bb      	ldr	r3, [r7, #8]
 800f312:	2b05      	cmp	r3, #5
 800f314:	dc18      	bgt.n	800f348 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800f316:	f7ff fdad 	bl	800ee74 <xTaskGetSchedulerState>
 800f31a:	4603      	mov	r3, r0
 800f31c:	2b02      	cmp	r3, #2
 800f31e:	d109      	bne.n	800f334 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800f320:	4b10      	ldr	r3, [pc, #64]	@ (800f364 <xTimerGenericCommand+0x98>)
 800f322:	6818      	ldr	r0, [r3, #0]
 800f324:	f107 0110 	add.w	r1, r7, #16
 800f328:	2300      	movs	r3, #0
 800f32a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f32c:	f7fe f8d2 	bl	800d4d4 <xQueueGenericSend>
 800f330:	6278      	str	r0, [r7, #36]	@ 0x24
 800f332:	e012      	b.n	800f35a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800f334:	4b0b      	ldr	r3, [pc, #44]	@ (800f364 <xTimerGenericCommand+0x98>)
 800f336:	6818      	ldr	r0, [r3, #0]
 800f338:	f107 0110 	add.w	r1, r7, #16
 800f33c:	2300      	movs	r3, #0
 800f33e:	2200      	movs	r2, #0
 800f340:	f7fe f8c8 	bl	800d4d4 <xQueueGenericSend>
 800f344:	6278      	str	r0, [r7, #36]	@ 0x24
 800f346:	e008      	b.n	800f35a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800f348:	4b06      	ldr	r3, [pc, #24]	@ (800f364 <xTimerGenericCommand+0x98>)
 800f34a:	6818      	ldr	r0, [r3, #0]
 800f34c:	f107 0110 	add.w	r1, r7, #16
 800f350:	2300      	movs	r3, #0
 800f352:	683a      	ldr	r2, [r7, #0]
 800f354:	f7fe f9c0 	bl	800d6d8 <xQueueGenericSendFromISR>
 800f358:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800f35a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f35c:	4618      	mov	r0, r3
 800f35e:	3728      	adds	r7, #40	@ 0x28
 800f360:	46bd      	mov	sp, r7
 800f362:	bd80      	pop	{r7, pc}
 800f364:	20004690 	.word	0x20004690

0800f368 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800f368:	b580      	push	{r7, lr}
 800f36a:	b088      	sub	sp, #32
 800f36c:	af02      	add	r7, sp, #8
 800f36e:	6078      	str	r0, [r7, #4]
 800f370:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f372:	4b23      	ldr	r3, [pc, #140]	@ (800f400 <prvProcessExpiredTimer+0x98>)
 800f374:	681b      	ldr	r3, [r3, #0]
 800f376:	68db      	ldr	r3, [r3, #12]
 800f378:	68db      	ldr	r3, [r3, #12]
 800f37a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f37c:	697b      	ldr	r3, [r7, #20]
 800f37e:	3304      	adds	r3, #4
 800f380:	4618      	mov	r0, r3
 800f382:	f7fd fec9 	bl	800d118 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f386:	697b      	ldr	r3, [r7, #20]
 800f388:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f38c:	f003 0304 	and.w	r3, r3, #4
 800f390:	2b00      	cmp	r3, #0
 800f392:	d023      	beq.n	800f3dc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800f394:	697b      	ldr	r3, [r7, #20]
 800f396:	699a      	ldr	r2, [r3, #24]
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	18d1      	adds	r1, r2, r3
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	683a      	ldr	r2, [r7, #0]
 800f3a0:	6978      	ldr	r0, [r7, #20]
 800f3a2:	f000 f8d5 	bl	800f550 <prvInsertTimerInActiveList>
 800f3a6:	4603      	mov	r3, r0
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	d020      	beq.n	800f3ee <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f3ac:	2300      	movs	r3, #0
 800f3ae:	9300      	str	r3, [sp, #0]
 800f3b0:	2300      	movs	r3, #0
 800f3b2:	687a      	ldr	r2, [r7, #4]
 800f3b4:	2100      	movs	r1, #0
 800f3b6:	6978      	ldr	r0, [r7, #20]
 800f3b8:	f7ff ff88 	bl	800f2cc <xTimerGenericCommand>
 800f3bc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800f3be:	693b      	ldr	r3, [r7, #16]
 800f3c0:	2b00      	cmp	r3, #0
 800f3c2:	d114      	bne.n	800f3ee <prvProcessExpiredTimer+0x86>
	__asm volatile
 800f3c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f3c8:	f383 8811 	msr	BASEPRI, r3
 800f3cc:	f3bf 8f6f 	isb	sy
 800f3d0:	f3bf 8f4f 	dsb	sy
 800f3d4:	60fb      	str	r3, [r7, #12]
}
 800f3d6:	bf00      	nop
 800f3d8:	bf00      	nop
 800f3da:	e7fd      	b.n	800f3d8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f3dc:	697b      	ldr	r3, [r7, #20]
 800f3de:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f3e2:	f023 0301 	bic.w	r3, r3, #1
 800f3e6:	b2da      	uxtb	r2, r3
 800f3e8:	697b      	ldr	r3, [r7, #20]
 800f3ea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f3ee:	697b      	ldr	r3, [r7, #20]
 800f3f0:	6a1b      	ldr	r3, [r3, #32]
 800f3f2:	6978      	ldr	r0, [r7, #20]
 800f3f4:	4798      	blx	r3
}
 800f3f6:	bf00      	nop
 800f3f8:	3718      	adds	r7, #24
 800f3fa:	46bd      	mov	sp, r7
 800f3fc:	bd80      	pop	{r7, pc}
 800f3fe:	bf00      	nop
 800f400:	20004688 	.word	0x20004688

0800f404 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800f404:	b580      	push	{r7, lr}
 800f406:	b084      	sub	sp, #16
 800f408:	af00      	add	r7, sp, #0
 800f40a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f40c:	f107 0308 	add.w	r3, r7, #8
 800f410:	4618      	mov	r0, r3
 800f412:	f000 f859 	bl	800f4c8 <prvGetNextExpireTime>
 800f416:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800f418:	68bb      	ldr	r3, [r7, #8]
 800f41a:	4619      	mov	r1, r3
 800f41c:	68f8      	ldr	r0, [r7, #12]
 800f41e:	f000 f805 	bl	800f42c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800f422:	f000 f8d7 	bl	800f5d4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f426:	bf00      	nop
 800f428:	e7f0      	b.n	800f40c <prvTimerTask+0x8>
	...

0800f42c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800f42c:	b580      	push	{r7, lr}
 800f42e:	b084      	sub	sp, #16
 800f430:	af00      	add	r7, sp, #0
 800f432:	6078      	str	r0, [r7, #4]
 800f434:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800f436:	f7ff f929 	bl	800e68c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f43a:	f107 0308 	add.w	r3, r7, #8
 800f43e:	4618      	mov	r0, r3
 800f440:	f000 f866 	bl	800f510 <prvSampleTimeNow>
 800f444:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800f446:	68bb      	ldr	r3, [r7, #8]
 800f448:	2b00      	cmp	r3, #0
 800f44a:	d130      	bne.n	800f4ae <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800f44c:	683b      	ldr	r3, [r7, #0]
 800f44e:	2b00      	cmp	r3, #0
 800f450:	d10a      	bne.n	800f468 <prvProcessTimerOrBlockTask+0x3c>
 800f452:	687a      	ldr	r2, [r7, #4]
 800f454:	68fb      	ldr	r3, [r7, #12]
 800f456:	429a      	cmp	r2, r3
 800f458:	d806      	bhi.n	800f468 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800f45a:	f7ff f925 	bl	800e6a8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800f45e:	68f9      	ldr	r1, [r7, #12]
 800f460:	6878      	ldr	r0, [r7, #4]
 800f462:	f7ff ff81 	bl	800f368 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800f466:	e024      	b.n	800f4b2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800f468:	683b      	ldr	r3, [r7, #0]
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	d008      	beq.n	800f480 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800f46e:	4b13      	ldr	r3, [pc, #76]	@ (800f4bc <prvProcessTimerOrBlockTask+0x90>)
 800f470:	681b      	ldr	r3, [r3, #0]
 800f472:	681b      	ldr	r3, [r3, #0]
 800f474:	2b00      	cmp	r3, #0
 800f476:	d101      	bne.n	800f47c <prvProcessTimerOrBlockTask+0x50>
 800f478:	2301      	movs	r3, #1
 800f47a:	e000      	b.n	800f47e <prvProcessTimerOrBlockTask+0x52>
 800f47c:	2300      	movs	r3, #0
 800f47e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800f480:	4b0f      	ldr	r3, [pc, #60]	@ (800f4c0 <prvProcessTimerOrBlockTask+0x94>)
 800f482:	6818      	ldr	r0, [r3, #0]
 800f484:	687a      	ldr	r2, [r7, #4]
 800f486:	68fb      	ldr	r3, [r7, #12]
 800f488:	1ad3      	subs	r3, r2, r3
 800f48a:	683a      	ldr	r2, [r7, #0]
 800f48c:	4619      	mov	r1, r3
 800f48e:	f7fe fe65 	bl	800e15c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800f492:	f7ff f909 	bl	800e6a8 <xTaskResumeAll>
 800f496:	4603      	mov	r3, r0
 800f498:	2b00      	cmp	r3, #0
 800f49a:	d10a      	bne.n	800f4b2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800f49c:	4b09      	ldr	r3, [pc, #36]	@ (800f4c4 <prvProcessTimerOrBlockTask+0x98>)
 800f49e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f4a2:	601a      	str	r2, [r3, #0]
 800f4a4:	f3bf 8f4f 	dsb	sy
 800f4a8:	f3bf 8f6f 	isb	sy
}
 800f4ac:	e001      	b.n	800f4b2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800f4ae:	f7ff f8fb 	bl	800e6a8 <xTaskResumeAll>
}
 800f4b2:	bf00      	nop
 800f4b4:	3710      	adds	r7, #16
 800f4b6:	46bd      	mov	sp, r7
 800f4b8:	bd80      	pop	{r7, pc}
 800f4ba:	bf00      	nop
 800f4bc:	2000468c 	.word	0x2000468c
 800f4c0:	20004690 	.word	0x20004690
 800f4c4:	e000ed04 	.word	0xe000ed04

0800f4c8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800f4c8:	b480      	push	{r7}
 800f4ca:	b085      	sub	sp, #20
 800f4cc:	af00      	add	r7, sp, #0
 800f4ce:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800f4d0:	4b0e      	ldr	r3, [pc, #56]	@ (800f50c <prvGetNextExpireTime+0x44>)
 800f4d2:	681b      	ldr	r3, [r3, #0]
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	2b00      	cmp	r3, #0
 800f4d8:	d101      	bne.n	800f4de <prvGetNextExpireTime+0x16>
 800f4da:	2201      	movs	r2, #1
 800f4dc:	e000      	b.n	800f4e0 <prvGetNextExpireTime+0x18>
 800f4de:	2200      	movs	r2, #0
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	681b      	ldr	r3, [r3, #0]
 800f4e8:	2b00      	cmp	r3, #0
 800f4ea:	d105      	bne.n	800f4f8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f4ec:	4b07      	ldr	r3, [pc, #28]	@ (800f50c <prvGetNextExpireTime+0x44>)
 800f4ee:	681b      	ldr	r3, [r3, #0]
 800f4f0:	68db      	ldr	r3, [r3, #12]
 800f4f2:	681b      	ldr	r3, [r3, #0]
 800f4f4:	60fb      	str	r3, [r7, #12]
 800f4f6:	e001      	b.n	800f4fc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800f4f8:	2300      	movs	r3, #0
 800f4fa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800f4fc:	68fb      	ldr	r3, [r7, #12]
}
 800f4fe:	4618      	mov	r0, r3
 800f500:	3714      	adds	r7, #20
 800f502:	46bd      	mov	sp, r7
 800f504:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f508:	4770      	bx	lr
 800f50a:	bf00      	nop
 800f50c:	20004688 	.word	0x20004688

0800f510 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800f510:	b580      	push	{r7, lr}
 800f512:	b084      	sub	sp, #16
 800f514:	af00      	add	r7, sp, #0
 800f516:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800f518:	f7ff f964 	bl	800e7e4 <xTaskGetTickCount>
 800f51c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800f51e:	4b0b      	ldr	r3, [pc, #44]	@ (800f54c <prvSampleTimeNow+0x3c>)
 800f520:	681b      	ldr	r3, [r3, #0]
 800f522:	68fa      	ldr	r2, [r7, #12]
 800f524:	429a      	cmp	r2, r3
 800f526:	d205      	bcs.n	800f534 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800f528:	f000 f93a 	bl	800f7a0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	2201      	movs	r2, #1
 800f530:	601a      	str	r2, [r3, #0]
 800f532:	e002      	b.n	800f53a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	2200      	movs	r2, #0
 800f538:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800f53a:	4a04      	ldr	r2, [pc, #16]	@ (800f54c <prvSampleTimeNow+0x3c>)
 800f53c:	68fb      	ldr	r3, [r7, #12]
 800f53e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800f540:	68fb      	ldr	r3, [r7, #12]
}
 800f542:	4618      	mov	r0, r3
 800f544:	3710      	adds	r7, #16
 800f546:	46bd      	mov	sp, r7
 800f548:	bd80      	pop	{r7, pc}
 800f54a:	bf00      	nop
 800f54c:	20004698 	.word	0x20004698

0800f550 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800f550:	b580      	push	{r7, lr}
 800f552:	b086      	sub	sp, #24
 800f554:	af00      	add	r7, sp, #0
 800f556:	60f8      	str	r0, [r7, #12]
 800f558:	60b9      	str	r1, [r7, #8]
 800f55a:	607a      	str	r2, [r7, #4]
 800f55c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800f55e:	2300      	movs	r3, #0
 800f560:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800f562:	68fb      	ldr	r3, [r7, #12]
 800f564:	68ba      	ldr	r2, [r7, #8]
 800f566:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f568:	68fb      	ldr	r3, [r7, #12]
 800f56a:	68fa      	ldr	r2, [r7, #12]
 800f56c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800f56e:	68ba      	ldr	r2, [r7, #8]
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	429a      	cmp	r2, r3
 800f574:	d812      	bhi.n	800f59c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f576:	687a      	ldr	r2, [r7, #4]
 800f578:	683b      	ldr	r3, [r7, #0]
 800f57a:	1ad2      	subs	r2, r2, r3
 800f57c:	68fb      	ldr	r3, [r7, #12]
 800f57e:	699b      	ldr	r3, [r3, #24]
 800f580:	429a      	cmp	r2, r3
 800f582:	d302      	bcc.n	800f58a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800f584:	2301      	movs	r3, #1
 800f586:	617b      	str	r3, [r7, #20]
 800f588:	e01b      	b.n	800f5c2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800f58a:	4b10      	ldr	r3, [pc, #64]	@ (800f5cc <prvInsertTimerInActiveList+0x7c>)
 800f58c:	681a      	ldr	r2, [r3, #0]
 800f58e:	68fb      	ldr	r3, [r7, #12]
 800f590:	3304      	adds	r3, #4
 800f592:	4619      	mov	r1, r3
 800f594:	4610      	mov	r0, r2
 800f596:	f7fd fd86 	bl	800d0a6 <vListInsert>
 800f59a:	e012      	b.n	800f5c2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800f59c:	687a      	ldr	r2, [r7, #4]
 800f59e:	683b      	ldr	r3, [r7, #0]
 800f5a0:	429a      	cmp	r2, r3
 800f5a2:	d206      	bcs.n	800f5b2 <prvInsertTimerInActiveList+0x62>
 800f5a4:	68ba      	ldr	r2, [r7, #8]
 800f5a6:	683b      	ldr	r3, [r7, #0]
 800f5a8:	429a      	cmp	r2, r3
 800f5aa:	d302      	bcc.n	800f5b2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800f5ac:	2301      	movs	r3, #1
 800f5ae:	617b      	str	r3, [r7, #20]
 800f5b0:	e007      	b.n	800f5c2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f5b2:	4b07      	ldr	r3, [pc, #28]	@ (800f5d0 <prvInsertTimerInActiveList+0x80>)
 800f5b4:	681a      	ldr	r2, [r3, #0]
 800f5b6:	68fb      	ldr	r3, [r7, #12]
 800f5b8:	3304      	adds	r3, #4
 800f5ba:	4619      	mov	r1, r3
 800f5bc:	4610      	mov	r0, r2
 800f5be:	f7fd fd72 	bl	800d0a6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800f5c2:	697b      	ldr	r3, [r7, #20]
}
 800f5c4:	4618      	mov	r0, r3
 800f5c6:	3718      	adds	r7, #24
 800f5c8:	46bd      	mov	sp, r7
 800f5ca:	bd80      	pop	{r7, pc}
 800f5cc:	2000468c 	.word	0x2000468c
 800f5d0:	20004688 	.word	0x20004688

0800f5d4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800f5d4:	b580      	push	{r7, lr}
 800f5d6:	b08e      	sub	sp, #56	@ 0x38
 800f5d8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f5da:	e0ce      	b.n	800f77a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	2b00      	cmp	r3, #0
 800f5e0:	da19      	bge.n	800f616 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800f5e2:	1d3b      	adds	r3, r7, #4
 800f5e4:	3304      	adds	r3, #4
 800f5e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800f5e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5ea:	2b00      	cmp	r3, #0
 800f5ec:	d10b      	bne.n	800f606 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800f5ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5f2:	f383 8811 	msr	BASEPRI, r3
 800f5f6:	f3bf 8f6f 	isb	sy
 800f5fa:	f3bf 8f4f 	dsb	sy
 800f5fe:	61fb      	str	r3, [r7, #28]
}
 800f600:	bf00      	nop
 800f602:	bf00      	nop
 800f604:	e7fd      	b.n	800f602 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800f606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f608:	681b      	ldr	r3, [r3, #0]
 800f60a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f60c:	6850      	ldr	r0, [r2, #4]
 800f60e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f610:	6892      	ldr	r2, [r2, #8]
 800f612:	4611      	mov	r1, r2
 800f614:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	2b00      	cmp	r3, #0
 800f61a:	f2c0 80ae 	blt.w	800f77a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800f61e:	68fb      	ldr	r3, [r7, #12]
 800f620:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800f622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f624:	695b      	ldr	r3, [r3, #20]
 800f626:	2b00      	cmp	r3, #0
 800f628:	d004      	beq.n	800f634 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f62a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f62c:	3304      	adds	r3, #4
 800f62e:	4618      	mov	r0, r3
 800f630:	f7fd fd72 	bl	800d118 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f634:	463b      	mov	r3, r7
 800f636:	4618      	mov	r0, r3
 800f638:	f7ff ff6a 	bl	800f510 <prvSampleTimeNow>
 800f63c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	2b09      	cmp	r3, #9
 800f642:	f200 8097 	bhi.w	800f774 <prvProcessReceivedCommands+0x1a0>
 800f646:	a201      	add	r2, pc, #4	@ (adr r2, 800f64c <prvProcessReceivedCommands+0x78>)
 800f648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f64c:	0800f675 	.word	0x0800f675
 800f650:	0800f675 	.word	0x0800f675
 800f654:	0800f675 	.word	0x0800f675
 800f658:	0800f6eb 	.word	0x0800f6eb
 800f65c:	0800f6ff 	.word	0x0800f6ff
 800f660:	0800f74b 	.word	0x0800f74b
 800f664:	0800f675 	.word	0x0800f675
 800f668:	0800f675 	.word	0x0800f675
 800f66c:	0800f6eb 	.word	0x0800f6eb
 800f670:	0800f6ff 	.word	0x0800f6ff
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f674:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f676:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f67a:	f043 0301 	orr.w	r3, r3, #1
 800f67e:	b2da      	uxtb	r2, r3
 800f680:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f682:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800f686:	68ba      	ldr	r2, [r7, #8]
 800f688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f68a:	699b      	ldr	r3, [r3, #24]
 800f68c:	18d1      	adds	r1, r2, r3
 800f68e:	68bb      	ldr	r3, [r7, #8]
 800f690:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f692:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f694:	f7ff ff5c 	bl	800f550 <prvInsertTimerInActiveList>
 800f698:	4603      	mov	r3, r0
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	d06c      	beq.n	800f778 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f69e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6a0:	6a1b      	ldr	r3, [r3, #32]
 800f6a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f6a4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f6a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f6ac:	f003 0304 	and.w	r3, r3, #4
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	d061      	beq.n	800f778 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800f6b4:	68ba      	ldr	r2, [r7, #8]
 800f6b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6b8:	699b      	ldr	r3, [r3, #24]
 800f6ba:	441a      	add	r2, r3
 800f6bc:	2300      	movs	r3, #0
 800f6be:	9300      	str	r3, [sp, #0]
 800f6c0:	2300      	movs	r3, #0
 800f6c2:	2100      	movs	r1, #0
 800f6c4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f6c6:	f7ff fe01 	bl	800f2cc <xTimerGenericCommand>
 800f6ca:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800f6cc:	6a3b      	ldr	r3, [r7, #32]
 800f6ce:	2b00      	cmp	r3, #0
 800f6d0:	d152      	bne.n	800f778 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800f6d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6d6:	f383 8811 	msr	BASEPRI, r3
 800f6da:	f3bf 8f6f 	isb	sy
 800f6de:	f3bf 8f4f 	dsb	sy
 800f6e2:	61bb      	str	r3, [r7, #24]
}
 800f6e4:	bf00      	nop
 800f6e6:	bf00      	nop
 800f6e8:	e7fd      	b.n	800f6e6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f6ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f6f0:	f023 0301 	bic.w	r3, r3, #1
 800f6f4:	b2da      	uxtb	r2, r3
 800f6f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6f8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800f6fc:	e03d      	b.n	800f77a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f6fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f700:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f704:	f043 0301 	orr.w	r3, r3, #1
 800f708:	b2da      	uxtb	r2, r3
 800f70a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f70c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800f710:	68ba      	ldr	r2, [r7, #8]
 800f712:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f714:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800f716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f718:	699b      	ldr	r3, [r3, #24]
 800f71a:	2b00      	cmp	r3, #0
 800f71c:	d10b      	bne.n	800f736 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800f71e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f722:	f383 8811 	msr	BASEPRI, r3
 800f726:	f3bf 8f6f 	isb	sy
 800f72a:	f3bf 8f4f 	dsb	sy
 800f72e:	617b      	str	r3, [r7, #20]
}
 800f730:	bf00      	nop
 800f732:	bf00      	nop
 800f734:	e7fd      	b.n	800f732 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800f736:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f738:	699a      	ldr	r2, [r3, #24]
 800f73a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f73c:	18d1      	adds	r1, r2, r3
 800f73e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f740:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f742:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f744:	f7ff ff04 	bl	800f550 <prvInsertTimerInActiveList>
					break;
 800f748:	e017      	b.n	800f77a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800f74a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f74c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f750:	f003 0302 	and.w	r3, r3, #2
 800f754:	2b00      	cmp	r3, #0
 800f756:	d103      	bne.n	800f760 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800f758:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f75a:	f000 fbe5 	bl	800ff28 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800f75e:	e00c      	b.n	800f77a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f762:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f766:	f023 0301 	bic.w	r3, r3, #1
 800f76a:	b2da      	uxtb	r2, r3
 800f76c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f76e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800f772:	e002      	b.n	800f77a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800f774:	bf00      	nop
 800f776:	e000      	b.n	800f77a <prvProcessReceivedCommands+0x1a6>
					break;
 800f778:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f77a:	4b08      	ldr	r3, [pc, #32]	@ (800f79c <prvProcessReceivedCommands+0x1c8>)
 800f77c:	681b      	ldr	r3, [r3, #0]
 800f77e:	1d39      	adds	r1, r7, #4
 800f780:	2200      	movs	r2, #0
 800f782:	4618      	mov	r0, r3
 800f784:	f7fe f8d6 	bl	800d934 <xQueueReceive>
 800f788:	4603      	mov	r3, r0
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	f47f af26 	bne.w	800f5dc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800f790:	bf00      	nop
 800f792:	bf00      	nop
 800f794:	3730      	adds	r7, #48	@ 0x30
 800f796:	46bd      	mov	sp, r7
 800f798:	bd80      	pop	{r7, pc}
 800f79a:	bf00      	nop
 800f79c:	20004690 	.word	0x20004690

0800f7a0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800f7a0:	b580      	push	{r7, lr}
 800f7a2:	b088      	sub	sp, #32
 800f7a4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f7a6:	e049      	b.n	800f83c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f7a8:	4b2e      	ldr	r3, [pc, #184]	@ (800f864 <prvSwitchTimerLists+0xc4>)
 800f7aa:	681b      	ldr	r3, [r3, #0]
 800f7ac:	68db      	ldr	r3, [r3, #12]
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f7b2:	4b2c      	ldr	r3, [pc, #176]	@ (800f864 <prvSwitchTimerLists+0xc4>)
 800f7b4:	681b      	ldr	r3, [r3, #0]
 800f7b6:	68db      	ldr	r3, [r3, #12]
 800f7b8:	68db      	ldr	r3, [r3, #12]
 800f7ba:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f7bc:	68fb      	ldr	r3, [r7, #12]
 800f7be:	3304      	adds	r3, #4
 800f7c0:	4618      	mov	r0, r3
 800f7c2:	f7fd fca9 	bl	800d118 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f7c6:	68fb      	ldr	r3, [r7, #12]
 800f7c8:	6a1b      	ldr	r3, [r3, #32]
 800f7ca:	68f8      	ldr	r0, [r7, #12]
 800f7cc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f7ce:	68fb      	ldr	r3, [r7, #12]
 800f7d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f7d4:	f003 0304 	and.w	r3, r3, #4
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	d02f      	beq.n	800f83c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800f7dc:	68fb      	ldr	r3, [r7, #12]
 800f7de:	699b      	ldr	r3, [r3, #24]
 800f7e0:	693a      	ldr	r2, [r7, #16]
 800f7e2:	4413      	add	r3, r2
 800f7e4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800f7e6:	68ba      	ldr	r2, [r7, #8]
 800f7e8:	693b      	ldr	r3, [r7, #16]
 800f7ea:	429a      	cmp	r2, r3
 800f7ec:	d90e      	bls.n	800f80c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800f7ee:	68fb      	ldr	r3, [r7, #12]
 800f7f0:	68ba      	ldr	r2, [r7, #8]
 800f7f2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f7f4:	68fb      	ldr	r3, [r7, #12]
 800f7f6:	68fa      	ldr	r2, [r7, #12]
 800f7f8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f7fa:	4b1a      	ldr	r3, [pc, #104]	@ (800f864 <prvSwitchTimerLists+0xc4>)
 800f7fc:	681a      	ldr	r2, [r3, #0]
 800f7fe:	68fb      	ldr	r3, [r7, #12]
 800f800:	3304      	adds	r3, #4
 800f802:	4619      	mov	r1, r3
 800f804:	4610      	mov	r0, r2
 800f806:	f7fd fc4e 	bl	800d0a6 <vListInsert>
 800f80a:	e017      	b.n	800f83c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f80c:	2300      	movs	r3, #0
 800f80e:	9300      	str	r3, [sp, #0]
 800f810:	2300      	movs	r3, #0
 800f812:	693a      	ldr	r2, [r7, #16]
 800f814:	2100      	movs	r1, #0
 800f816:	68f8      	ldr	r0, [r7, #12]
 800f818:	f7ff fd58 	bl	800f2cc <xTimerGenericCommand>
 800f81c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	2b00      	cmp	r3, #0
 800f822:	d10b      	bne.n	800f83c <prvSwitchTimerLists+0x9c>
	__asm volatile
 800f824:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f828:	f383 8811 	msr	BASEPRI, r3
 800f82c:	f3bf 8f6f 	isb	sy
 800f830:	f3bf 8f4f 	dsb	sy
 800f834:	603b      	str	r3, [r7, #0]
}
 800f836:	bf00      	nop
 800f838:	bf00      	nop
 800f83a:	e7fd      	b.n	800f838 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f83c:	4b09      	ldr	r3, [pc, #36]	@ (800f864 <prvSwitchTimerLists+0xc4>)
 800f83e:	681b      	ldr	r3, [r3, #0]
 800f840:	681b      	ldr	r3, [r3, #0]
 800f842:	2b00      	cmp	r3, #0
 800f844:	d1b0      	bne.n	800f7a8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800f846:	4b07      	ldr	r3, [pc, #28]	@ (800f864 <prvSwitchTimerLists+0xc4>)
 800f848:	681b      	ldr	r3, [r3, #0]
 800f84a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800f84c:	4b06      	ldr	r3, [pc, #24]	@ (800f868 <prvSwitchTimerLists+0xc8>)
 800f84e:	681b      	ldr	r3, [r3, #0]
 800f850:	4a04      	ldr	r2, [pc, #16]	@ (800f864 <prvSwitchTimerLists+0xc4>)
 800f852:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800f854:	4a04      	ldr	r2, [pc, #16]	@ (800f868 <prvSwitchTimerLists+0xc8>)
 800f856:	697b      	ldr	r3, [r7, #20]
 800f858:	6013      	str	r3, [r2, #0]
}
 800f85a:	bf00      	nop
 800f85c:	3718      	adds	r7, #24
 800f85e:	46bd      	mov	sp, r7
 800f860:	bd80      	pop	{r7, pc}
 800f862:	bf00      	nop
 800f864:	20004688 	.word	0x20004688
 800f868:	2000468c 	.word	0x2000468c

0800f86c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800f86c:	b580      	push	{r7, lr}
 800f86e:	b082      	sub	sp, #8
 800f870:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800f872:	f000 f969 	bl	800fb48 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800f876:	4b15      	ldr	r3, [pc, #84]	@ (800f8cc <prvCheckForValidListAndQueue+0x60>)
 800f878:	681b      	ldr	r3, [r3, #0]
 800f87a:	2b00      	cmp	r3, #0
 800f87c:	d120      	bne.n	800f8c0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800f87e:	4814      	ldr	r0, [pc, #80]	@ (800f8d0 <prvCheckForValidListAndQueue+0x64>)
 800f880:	f7fd fbc0 	bl	800d004 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800f884:	4813      	ldr	r0, [pc, #76]	@ (800f8d4 <prvCheckForValidListAndQueue+0x68>)
 800f886:	f7fd fbbd 	bl	800d004 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800f88a:	4b13      	ldr	r3, [pc, #76]	@ (800f8d8 <prvCheckForValidListAndQueue+0x6c>)
 800f88c:	4a10      	ldr	r2, [pc, #64]	@ (800f8d0 <prvCheckForValidListAndQueue+0x64>)
 800f88e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800f890:	4b12      	ldr	r3, [pc, #72]	@ (800f8dc <prvCheckForValidListAndQueue+0x70>)
 800f892:	4a10      	ldr	r2, [pc, #64]	@ (800f8d4 <prvCheckForValidListAndQueue+0x68>)
 800f894:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800f896:	2300      	movs	r3, #0
 800f898:	9300      	str	r3, [sp, #0]
 800f89a:	4b11      	ldr	r3, [pc, #68]	@ (800f8e0 <prvCheckForValidListAndQueue+0x74>)
 800f89c:	4a11      	ldr	r2, [pc, #68]	@ (800f8e4 <prvCheckForValidListAndQueue+0x78>)
 800f89e:	2110      	movs	r1, #16
 800f8a0:	200a      	movs	r0, #10
 800f8a2:	f7fd fccd 	bl	800d240 <xQueueGenericCreateStatic>
 800f8a6:	4603      	mov	r3, r0
 800f8a8:	4a08      	ldr	r2, [pc, #32]	@ (800f8cc <prvCheckForValidListAndQueue+0x60>)
 800f8aa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800f8ac:	4b07      	ldr	r3, [pc, #28]	@ (800f8cc <prvCheckForValidListAndQueue+0x60>)
 800f8ae:	681b      	ldr	r3, [r3, #0]
 800f8b0:	2b00      	cmp	r3, #0
 800f8b2:	d005      	beq.n	800f8c0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800f8b4:	4b05      	ldr	r3, [pc, #20]	@ (800f8cc <prvCheckForValidListAndQueue+0x60>)
 800f8b6:	681b      	ldr	r3, [r3, #0]
 800f8b8:	490b      	ldr	r1, [pc, #44]	@ (800f8e8 <prvCheckForValidListAndQueue+0x7c>)
 800f8ba:	4618      	mov	r0, r3
 800f8bc:	f7fe fbfa 	bl	800e0b4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f8c0:	f000 f974 	bl	800fbac <vPortExitCritical>
}
 800f8c4:	bf00      	nop
 800f8c6:	46bd      	mov	sp, r7
 800f8c8:	bd80      	pop	{r7, pc}
 800f8ca:	bf00      	nop
 800f8cc:	20004690 	.word	0x20004690
 800f8d0:	20004660 	.word	0x20004660
 800f8d4:	20004674 	.word	0x20004674
 800f8d8:	20004688 	.word	0x20004688
 800f8dc:	2000468c 	.word	0x2000468c
 800f8e0:	2000473c 	.word	0x2000473c
 800f8e4:	2000469c 	.word	0x2000469c
 800f8e8:	08013004 	.word	0x08013004

0800f8ec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f8ec:	b480      	push	{r7}
 800f8ee:	b085      	sub	sp, #20
 800f8f0:	af00      	add	r7, sp, #0
 800f8f2:	60f8      	str	r0, [r7, #12]
 800f8f4:	60b9      	str	r1, [r7, #8]
 800f8f6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f8f8:	68fb      	ldr	r3, [r7, #12]
 800f8fa:	3b04      	subs	r3, #4
 800f8fc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f8fe:	68fb      	ldr	r3, [r7, #12]
 800f900:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800f904:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f906:	68fb      	ldr	r3, [r7, #12]
 800f908:	3b04      	subs	r3, #4
 800f90a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f90c:	68bb      	ldr	r3, [r7, #8]
 800f90e:	f023 0201 	bic.w	r2, r3, #1
 800f912:	68fb      	ldr	r3, [r7, #12]
 800f914:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f916:	68fb      	ldr	r3, [r7, #12]
 800f918:	3b04      	subs	r3, #4
 800f91a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f91c:	4a0c      	ldr	r2, [pc, #48]	@ (800f950 <pxPortInitialiseStack+0x64>)
 800f91e:	68fb      	ldr	r3, [r7, #12]
 800f920:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f922:	68fb      	ldr	r3, [r7, #12]
 800f924:	3b14      	subs	r3, #20
 800f926:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f928:	687a      	ldr	r2, [r7, #4]
 800f92a:	68fb      	ldr	r3, [r7, #12]
 800f92c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f92e:	68fb      	ldr	r3, [r7, #12]
 800f930:	3b04      	subs	r3, #4
 800f932:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f934:	68fb      	ldr	r3, [r7, #12]
 800f936:	f06f 0202 	mvn.w	r2, #2
 800f93a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f93c:	68fb      	ldr	r3, [r7, #12]
 800f93e:	3b20      	subs	r3, #32
 800f940:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f942:	68fb      	ldr	r3, [r7, #12]
}
 800f944:	4618      	mov	r0, r3
 800f946:	3714      	adds	r7, #20
 800f948:	46bd      	mov	sp, r7
 800f94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f94e:	4770      	bx	lr
 800f950:	0800f955 	.word	0x0800f955

0800f954 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f954:	b480      	push	{r7}
 800f956:	b085      	sub	sp, #20
 800f958:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f95a:	2300      	movs	r3, #0
 800f95c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f95e:	4b13      	ldr	r3, [pc, #76]	@ (800f9ac <prvTaskExitError+0x58>)
 800f960:	681b      	ldr	r3, [r3, #0]
 800f962:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f966:	d00b      	beq.n	800f980 <prvTaskExitError+0x2c>
	__asm volatile
 800f968:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f96c:	f383 8811 	msr	BASEPRI, r3
 800f970:	f3bf 8f6f 	isb	sy
 800f974:	f3bf 8f4f 	dsb	sy
 800f978:	60fb      	str	r3, [r7, #12]
}
 800f97a:	bf00      	nop
 800f97c:	bf00      	nop
 800f97e:	e7fd      	b.n	800f97c <prvTaskExitError+0x28>
	__asm volatile
 800f980:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f984:	f383 8811 	msr	BASEPRI, r3
 800f988:	f3bf 8f6f 	isb	sy
 800f98c:	f3bf 8f4f 	dsb	sy
 800f990:	60bb      	str	r3, [r7, #8]
}
 800f992:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f994:	bf00      	nop
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	2b00      	cmp	r3, #0
 800f99a:	d0fc      	beq.n	800f996 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f99c:	bf00      	nop
 800f99e:	bf00      	nop
 800f9a0:	3714      	adds	r7, #20
 800f9a2:	46bd      	mov	sp, r7
 800f9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9a8:	4770      	bx	lr
 800f9aa:	bf00      	nop
 800f9ac:	20000024 	.word	0x20000024

0800f9b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f9b0:	4b07      	ldr	r3, [pc, #28]	@ (800f9d0 <pxCurrentTCBConst2>)
 800f9b2:	6819      	ldr	r1, [r3, #0]
 800f9b4:	6808      	ldr	r0, [r1, #0]
 800f9b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9ba:	f380 8809 	msr	PSP, r0
 800f9be:	f3bf 8f6f 	isb	sy
 800f9c2:	f04f 0000 	mov.w	r0, #0
 800f9c6:	f380 8811 	msr	BASEPRI, r0
 800f9ca:	4770      	bx	lr
 800f9cc:	f3af 8000 	nop.w

0800f9d0 <pxCurrentTCBConst2>:
 800f9d0:	20004160 	.word	0x20004160
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f9d4:	bf00      	nop
 800f9d6:	bf00      	nop

0800f9d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f9d8:	4808      	ldr	r0, [pc, #32]	@ (800f9fc <prvPortStartFirstTask+0x24>)
 800f9da:	6800      	ldr	r0, [r0, #0]
 800f9dc:	6800      	ldr	r0, [r0, #0]
 800f9de:	f380 8808 	msr	MSP, r0
 800f9e2:	f04f 0000 	mov.w	r0, #0
 800f9e6:	f380 8814 	msr	CONTROL, r0
 800f9ea:	b662      	cpsie	i
 800f9ec:	b661      	cpsie	f
 800f9ee:	f3bf 8f4f 	dsb	sy
 800f9f2:	f3bf 8f6f 	isb	sy
 800f9f6:	df00      	svc	0
 800f9f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f9fa:	bf00      	nop
 800f9fc:	e000ed08 	.word	0xe000ed08

0800fa00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800fa00:	b580      	push	{r7, lr}
 800fa02:	b086      	sub	sp, #24
 800fa04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800fa06:	4b47      	ldr	r3, [pc, #284]	@ (800fb24 <xPortStartScheduler+0x124>)
 800fa08:	681b      	ldr	r3, [r3, #0]
 800fa0a:	4a47      	ldr	r2, [pc, #284]	@ (800fb28 <xPortStartScheduler+0x128>)
 800fa0c:	4293      	cmp	r3, r2
 800fa0e:	d10b      	bne.n	800fa28 <xPortStartScheduler+0x28>
	__asm volatile
 800fa10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa14:	f383 8811 	msr	BASEPRI, r3
 800fa18:	f3bf 8f6f 	isb	sy
 800fa1c:	f3bf 8f4f 	dsb	sy
 800fa20:	60fb      	str	r3, [r7, #12]
}
 800fa22:	bf00      	nop
 800fa24:	bf00      	nop
 800fa26:	e7fd      	b.n	800fa24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800fa28:	4b3e      	ldr	r3, [pc, #248]	@ (800fb24 <xPortStartScheduler+0x124>)
 800fa2a:	681b      	ldr	r3, [r3, #0]
 800fa2c:	4a3f      	ldr	r2, [pc, #252]	@ (800fb2c <xPortStartScheduler+0x12c>)
 800fa2e:	4293      	cmp	r3, r2
 800fa30:	d10b      	bne.n	800fa4a <xPortStartScheduler+0x4a>
	__asm volatile
 800fa32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa36:	f383 8811 	msr	BASEPRI, r3
 800fa3a:	f3bf 8f6f 	isb	sy
 800fa3e:	f3bf 8f4f 	dsb	sy
 800fa42:	613b      	str	r3, [r7, #16]
}
 800fa44:	bf00      	nop
 800fa46:	bf00      	nop
 800fa48:	e7fd      	b.n	800fa46 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800fa4a:	4b39      	ldr	r3, [pc, #228]	@ (800fb30 <xPortStartScheduler+0x130>)
 800fa4c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800fa4e:	697b      	ldr	r3, [r7, #20]
 800fa50:	781b      	ldrb	r3, [r3, #0]
 800fa52:	b2db      	uxtb	r3, r3
 800fa54:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800fa56:	697b      	ldr	r3, [r7, #20]
 800fa58:	22ff      	movs	r2, #255	@ 0xff
 800fa5a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800fa5c:	697b      	ldr	r3, [r7, #20]
 800fa5e:	781b      	ldrb	r3, [r3, #0]
 800fa60:	b2db      	uxtb	r3, r3
 800fa62:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800fa64:	78fb      	ldrb	r3, [r7, #3]
 800fa66:	b2db      	uxtb	r3, r3
 800fa68:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800fa6c:	b2da      	uxtb	r2, r3
 800fa6e:	4b31      	ldr	r3, [pc, #196]	@ (800fb34 <xPortStartScheduler+0x134>)
 800fa70:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800fa72:	4b31      	ldr	r3, [pc, #196]	@ (800fb38 <xPortStartScheduler+0x138>)
 800fa74:	2207      	movs	r2, #7
 800fa76:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800fa78:	e009      	b.n	800fa8e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800fa7a:	4b2f      	ldr	r3, [pc, #188]	@ (800fb38 <xPortStartScheduler+0x138>)
 800fa7c:	681b      	ldr	r3, [r3, #0]
 800fa7e:	3b01      	subs	r3, #1
 800fa80:	4a2d      	ldr	r2, [pc, #180]	@ (800fb38 <xPortStartScheduler+0x138>)
 800fa82:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800fa84:	78fb      	ldrb	r3, [r7, #3]
 800fa86:	b2db      	uxtb	r3, r3
 800fa88:	005b      	lsls	r3, r3, #1
 800fa8a:	b2db      	uxtb	r3, r3
 800fa8c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800fa8e:	78fb      	ldrb	r3, [r7, #3]
 800fa90:	b2db      	uxtb	r3, r3
 800fa92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fa96:	2b80      	cmp	r3, #128	@ 0x80
 800fa98:	d0ef      	beq.n	800fa7a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800fa9a:	4b27      	ldr	r3, [pc, #156]	@ (800fb38 <xPortStartScheduler+0x138>)
 800fa9c:	681b      	ldr	r3, [r3, #0]
 800fa9e:	f1c3 0307 	rsb	r3, r3, #7
 800faa2:	2b04      	cmp	r3, #4
 800faa4:	d00b      	beq.n	800fabe <xPortStartScheduler+0xbe>
	__asm volatile
 800faa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800faaa:	f383 8811 	msr	BASEPRI, r3
 800faae:	f3bf 8f6f 	isb	sy
 800fab2:	f3bf 8f4f 	dsb	sy
 800fab6:	60bb      	str	r3, [r7, #8]
}
 800fab8:	bf00      	nop
 800faba:	bf00      	nop
 800fabc:	e7fd      	b.n	800faba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800fabe:	4b1e      	ldr	r3, [pc, #120]	@ (800fb38 <xPortStartScheduler+0x138>)
 800fac0:	681b      	ldr	r3, [r3, #0]
 800fac2:	021b      	lsls	r3, r3, #8
 800fac4:	4a1c      	ldr	r2, [pc, #112]	@ (800fb38 <xPortStartScheduler+0x138>)
 800fac6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800fac8:	4b1b      	ldr	r3, [pc, #108]	@ (800fb38 <xPortStartScheduler+0x138>)
 800faca:	681b      	ldr	r3, [r3, #0]
 800facc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800fad0:	4a19      	ldr	r2, [pc, #100]	@ (800fb38 <xPortStartScheduler+0x138>)
 800fad2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	b2da      	uxtb	r2, r3
 800fad8:	697b      	ldr	r3, [r7, #20]
 800fada:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800fadc:	4b17      	ldr	r3, [pc, #92]	@ (800fb3c <xPortStartScheduler+0x13c>)
 800fade:	681b      	ldr	r3, [r3, #0]
 800fae0:	4a16      	ldr	r2, [pc, #88]	@ (800fb3c <xPortStartScheduler+0x13c>)
 800fae2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800fae6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800fae8:	4b14      	ldr	r3, [pc, #80]	@ (800fb3c <xPortStartScheduler+0x13c>)
 800faea:	681b      	ldr	r3, [r3, #0]
 800faec:	4a13      	ldr	r2, [pc, #76]	@ (800fb3c <xPortStartScheduler+0x13c>)
 800faee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800faf2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800faf4:	f000 f8da 	bl	800fcac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800faf8:	4b11      	ldr	r3, [pc, #68]	@ (800fb40 <xPortStartScheduler+0x140>)
 800fafa:	2200      	movs	r2, #0
 800fafc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800fafe:	f000 f8f9 	bl	800fcf4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800fb02:	4b10      	ldr	r3, [pc, #64]	@ (800fb44 <xPortStartScheduler+0x144>)
 800fb04:	681b      	ldr	r3, [r3, #0]
 800fb06:	4a0f      	ldr	r2, [pc, #60]	@ (800fb44 <xPortStartScheduler+0x144>)
 800fb08:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800fb0c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800fb0e:	f7ff ff63 	bl	800f9d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800fb12:	f7fe ff31 	bl	800e978 <vTaskSwitchContext>
	prvTaskExitError();
 800fb16:	f7ff ff1d 	bl	800f954 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800fb1a:	2300      	movs	r3, #0
}
 800fb1c:	4618      	mov	r0, r3
 800fb1e:	3718      	adds	r7, #24
 800fb20:	46bd      	mov	sp, r7
 800fb22:	bd80      	pop	{r7, pc}
 800fb24:	e000ed00 	.word	0xe000ed00
 800fb28:	410fc271 	.word	0x410fc271
 800fb2c:	410fc270 	.word	0x410fc270
 800fb30:	e000e400 	.word	0xe000e400
 800fb34:	2000478c 	.word	0x2000478c
 800fb38:	20004790 	.word	0x20004790
 800fb3c:	e000ed20 	.word	0xe000ed20
 800fb40:	20000024 	.word	0x20000024
 800fb44:	e000ef34 	.word	0xe000ef34

0800fb48 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800fb48:	b480      	push	{r7}
 800fb4a:	b083      	sub	sp, #12
 800fb4c:	af00      	add	r7, sp, #0
	__asm volatile
 800fb4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb52:	f383 8811 	msr	BASEPRI, r3
 800fb56:	f3bf 8f6f 	isb	sy
 800fb5a:	f3bf 8f4f 	dsb	sy
 800fb5e:	607b      	str	r3, [r7, #4]
}
 800fb60:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800fb62:	4b10      	ldr	r3, [pc, #64]	@ (800fba4 <vPortEnterCritical+0x5c>)
 800fb64:	681b      	ldr	r3, [r3, #0]
 800fb66:	3301      	adds	r3, #1
 800fb68:	4a0e      	ldr	r2, [pc, #56]	@ (800fba4 <vPortEnterCritical+0x5c>)
 800fb6a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800fb6c:	4b0d      	ldr	r3, [pc, #52]	@ (800fba4 <vPortEnterCritical+0x5c>)
 800fb6e:	681b      	ldr	r3, [r3, #0]
 800fb70:	2b01      	cmp	r3, #1
 800fb72:	d110      	bne.n	800fb96 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800fb74:	4b0c      	ldr	r3, [pc, #48]	@ (800fba8 <vPortEnterCritical+0x60>)
 800fb76:	681b      	ldr	r3, [r3, #0]
 800fb78:	b2db      	uxtb	r3, r3
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	d00b      	beq.n	800fb96 <vPortEnterCritical+0x4e>
	__asm volatile
 800fb7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb82:	f383 8811 	msr	BASEPRI, r3
 800fb86:	f3bf 8f6f 	isb	sy
 800fb8a:	f3bf 8f4f 	dsb	sy
 800fb8e:	603b      	str	r3, [r7, #0]
}
 800fb90:	bf00      	nop
 800fb92:	bf00      	nop
 800fb94:	e7fd      	b.n	800fb92 <vPortEnterCritical+0x4a>
	}
}
 800fb96:	bf00      	nop
 800fb98:	370c      	adds	r7, #12
 800fb9a:	46bd      	mov	sp, r7
 800fb9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fba0:	4770      	bx	lr
 800fba2:	bf00      	nop
 800fba4:	20000024 	.word	0x20000024
 800fba8:	e000ed04 	.word	0xe000ed04

0800fbac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800fbac:	b480      	push	{r7}
 800fbae:	b083      	sub	sp, #12
 800fbb0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800fbb2:	4b12      	ldr	r3, [pc, #72]	@ (800fbfc <vPortExitCritical+0x50>)
 800fbb4:	681b      	ldr	r3, [r3, #0]
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	d10b      	bne.n	800fbd2 <vPortExitCritical+0x26>
	__asm volatile
 800fbba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fbbe:	f383 8811 	msr	BASEPRI, r3
 800fbc2:	f3bf 8f6f 	isb	sy
 800fbc6:	f3bf 8f4f 	dsb	sy
 800fbca:	607b      	str	r3, [r7, #4]
}
 800fbcc:	bf00      	nop
 800fbce:	bf00      	nop
 800fbd0:	e7fd      	b.n	800fbce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800fbd2:	4b0a      	ldr	r3, [pc, #40]	@ (800fbfc <vPortExitCritical+0x50>)
 800fbd4:	681b      	ldr	r3, [r3, #0]
 800fbd6:	3b01      	subs	r3, #1
 800fbd8:	4a08      	ldr	r2, [pc, #32]	@ (800fbfc <vPortExitCritical+0x50>)
 800fbda:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800fbdc:	4b07      	ldr	r3, [pc, #28]	@ (800fbfc <vPortExitCritical+0x50>)
 800fbde:	681b      	ldr	r3, [r3, #0]
 800fbe0:	2b00      	cmp	r3, #0
 800fbe2:	d105      	bne.n	800fbf0 <vPortExitCritical+0x44>
 800fbe4:	2300      	movs	r3, #0
 800fbe6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fbe8:	683b      	ldr	r3, [r7, #0]
 800fbea:	f383 8811 	msr	BASEPRI, r3
}
 800fbee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800fbf0:	bf00      	nop
 800fbf2:	370c      	adds	r7, #12
 800fbf4:	46bd      	mov	sp, r7
 800fbf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbfa:	4770      	bx	lr
 800fbfc:	20000024 	.word	0x20000024

0800fc00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800fc00:	f3ef 8009 	mrs	r0, PSP
 800fc04:	f3bf 8f6f 	isb	sy
 800fc08:	4b15      	ldr	r3, [pc, #84]	@ (800fc60 <pxCurrentTCBConst>)
 800fc0a:	681a      	ldr	r2, [r3, #0]
 800fc0c:	f01e 0f10 	tst.w	lr, #16
 800fc10:	bf08      	it	eq
 800fc12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800fc16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc1a:	6010      	str	r0, [r2, #0]
 800fc1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800fc20:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800fc24:	f380 8811 	msr	BASEPRI, r0
 800fc28:	f3bf 8f4f 	dsb	sy
 800fc2c:	f3bf 8f6f 	isb	sy
 800fc30:	f7fe fea2 	bl	800e978 <vTaskSwitchContext>
 800fc34:	f04f 0000 	mov.w	r0, #0
 800fc38:	f380 8811 	msr	BASEPRI, r0
 800fc3c:	bc09      	pop	{r0, r3}
 800fc3e:	6819      	ldr	r1, [r3, #0]
 800fc40:	6808      	ldr	r0, [r1, #0]
 800fc42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc46:	f01e 0f10 	tst.w	lr, #16
 800fc4a:	bf08      	it	eq
 800fc4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800fc50:	f380 8809 	msr	PSP, r0
 800fc54:	f3bf 8f6f 	isb	sy
 800fc58:	4770      	bx	lr
 800fc5a:	bf00      	nop
 800fc5c:	f3af 8000 	nop.w

0800fc60 <pxCurrentTCBConst>:
 800fc60:	20004160 	.word	0x20004160
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800fc64:	bf00      	nop
 800fc66:	bf00      	nop

0800fc68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800fc68:	b580      	push	{r7, lr}
 800fc6a:	b082      	sub	sp, #8
 800fc6c:	af00      	add	r7, sp, #0
	__asm volatile
 800fc6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc72:	f383 8811 	msr	BASEPRI, r3
 800fc76:	f3bf 8f6f 	isb	sy
 800fc7a:	f3bf 8f4f 	dsb	sy
 800fc7e:	607b      	str	r3, [r7, #4]
}
 800fc80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800fc82:	f7fe fdbf 	bl	800e804 <xTaskIncrementTick>
 800fc86:	4603      	mov	r3, r0
 800fc88:	2b00      	cmp	r3, #0
 800fc8a:	d003      	beq.n	800fc94 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800fc8c:	4b06      	ldr	r3, [pc, #24]	@ (800fca8 <xPortSysTickHandler+0x40>)
 800fc8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fc92:	601a      	str	r2, [r3, #0]
 800fc94:	2300      	movs	r3, #0
 800fc96:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fc98:	683b      	ldr	r3, [r7, #0]
 800fc9a:	f383 8811 	msr	BASEPRI, r3
}
 800fc9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800fca0:	bf00      	nop
 800fca2:	3708      	adds	r7, #8
 800fca4:	46bd      	mov	sp, r7
 800fca6:	bd80      	pop	{r7, pc}
 800fca8:	e000ed04 	.word	0xe000ed04

0800fcac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800fcac:	b480      	push	{r7}
 800fcae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800fcb0:	4b0b      	ldr	r3, [pc, #44]	@ (800fce0 <vPortSetupTimerInterrupt+0x34>)
 800fcb2:	2200      	movs	r2, #0
 800fcb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800fcb6:	4b0b      	ldr	r3, [pc, #44]	@ (800fce4 <vPortSetupTimerInterrupt+0x38>)
 800fcb8:	2200      	movs	r2, #0
 800fcba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800fcbc:	4b0a      	ldr	r3, [pc, #40]	@ (800fce8 <vPortSetupTimerInterrupt+0x3c>)
 800fcbe:	681b      	ldr	r3, [r3, #0]
 800fcc0:	4a0a      	ldr	r2, [pc, #40]	@ (800fcec <vPortSetupTimerInterrupt+0x40>)
 800fcc2:	fba2 2303 	umull	r2, r3, r2, r3
 800fcc6:	099b      	lsrs	r3, r3, #6
 800fcc8:	4a09      	ldr	r2, [pc, #36]	@ (800fcf0 <vPortSetupTimerInterrupt+0x44>)
 800fcca:	3b01      	subs	r3, #1
 800fccc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800fcce:	4b04      	ldr	r3, [pc, #16]	@ (800fce0 <vPortSetupTimerInterrupt+0x34>)
 800fcd0:	2207      	movs	r2, #7
 800fcd2:	601a      	str	r2, [r3, #0]
}
 800fcd4:	bf00      	nop
 800fcd6:	46bd      	mov	sp, r7
 800fcd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcdc:	4770      	bx	lr
 800fcde:	bf00      	nop
 800fce0:	e000e010 	.word	0xe000e010
 800fce4:	e000e018 	.word	0xe000e018
 800fce8:	20000004 	.word	0x20000004
 800fcec:	10624dd3 	.word	0x10624dd3
 800fcf0:	e000e014 	.word	0xe000e014

0800fcf4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800fcf4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800fd04 <vPortEnableVFP+0x10>
 800fcf8:	6801      	ldr	r1, [r0, #0]
 800fcfa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800fcfe:	6001      	str	r1, [r0, #0]
 800fd00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800fd02:	bf00      	nop
 800fd04:	e000ed88 	.word	0xe000ed88

0800fd08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800fd08:	b480      	push	{r7}
 800fd0a:	b085      	sub	sp, #20
 800fd0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800fd0e:	f3ef 8305 	mrs	r3, IPSR
 800fd12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800fd14:	68fb      	ldr	r3, [r7, #12]
 800fd16:	2b0f      	cmp	r3, #15
 800fd18:	d915      	bls.n	800fd46 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800fd1a:	4a18      	ldr	r2, [pc, #96]	@ (800fd7c <vPortValidateInterruptPriority+0x74>)
 800fd1c:	68fb      	ldr	r3, [r7, #12]
 800fd1e:	4413      	add	r3, r2
 800fd20:	781b      	ldrb	r3, [r3, #0]
 800fd22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800fd24:	4b16      	ldr	r3, [pc, #88]	@ (800fd80 <vPortValidateInterruptPriority+0x78>)
 800fd26:	781b      	ldrb	r3, [r3, #0]
 800fd28:	7afa      	ldrb	r2, [r7, #11]
 800fd2a:	429a      	cmp	r2, r3
 800fd2c:	d20b      	bcs.n	800fd46 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800fd2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd32:	f383 8811 	msr	BASEPRI, r3
 800fd36:	f3bf 8f6f 	isb	sy
 800fd3a:	f3bf 8f4f 	dsb	sy
 800fd3e:	607b      	str	r3, [r7, #4]
}
 800fd40:	bf00      	nop
 800fd42:	bf00      	nop
 800fd44:	e7fd      	b.n	800fd42 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800fd46:	4b0f      	ldr	r3, [pc, #60]	@ (800fd84 <vPortValidateInterruptPriority+0x7c>)
 800fd48:	681b      	ldr	r3, [r3, #0]
 800fd4a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800fd4e:	4b0e      	ldr	r3, [pc, #56]	@ (800fd88 <vPortValidateInterruptPriority+0x80>)
 800fd50:	681b      	ldr	r3, [r3, #0]
 800fd52:	429a      	cmp	r2, r3
 800fd54:	d90b      	bls.n	800fd6e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800fd56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd5a:	f383 8811 	msr	BASEPRI, r3
 800fd5e:	f3bf 8f6f 	isb	sy
 800fd62:	f3bf 8f4f 	dsb	sy
 800fd66:	603b      	str	r3, [r7, #0]
}
 800fd68:	bf00      	nop
 800fd6a:	bf00      	nop
 800fd6c:	e7fd      	b.n	800fd6a <vPortValidateInterruptPriority+0x62>
	}
 800fd6e:	bf00      	nop
 800fd70:	3714      	adds	r7, #20
 800fd72:	46bd      	mov	sp, r7
 800fd74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd78:	4770      	bx	lr
 800fd7a:	bf00      	nop
 800fd7c:	e000e3f0 	.word	0xe000e3f0
 800fd80:	2000478c 	.word	0x2000478c
 800fd84:	e000ed0c 	.word	0xe000ed0c
 800fd88:	20004790 	.word	0x20004790

0800fd8c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800fd8c:	b580      	push	{r7, lr}
 800fd8e:	b08a      	sub	sp, #40	@ 0x28
 800fd90:	af00      	add	r7, sp, #0
 800fd92:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800fd94:	2300      	movs	r3, #0
 800fd96:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800fd98:	f7fe fc78 	bl	800e68c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800fd9c:	4b5c      	ldr	r3, [pc, #368]	@ (800ff10 <pvPortMalloc+0x184>)
 800fd9e:	681b      	ldr	r3, [r3, #0]
 800fda0:	2b00      	cmp	r3, #0
 800fda2:	d101      	bne.n	800fda8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800fda4:	f000 f924 	bl	800fff0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800fda8:	4b5a      	ldr	r3, [pc, #360]	@ (800ff14 <pvPortMalloc+0x188>)
 800fdaa:	681a      	ldr	r2, [r3, #0]
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	4013      	ands	r3, r2
 800fdb0:	2b00      	cmp	r3, #0
 800fdb2:	f040 8095 	bne.w	800fee0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	2b00      	cmp	r3, #0
 800fdba:	d01e      	beq.n	800fdfa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800fdbc:	2208      	movs	r2, #8
 800fdbe:	687b      	ldr	r3, [r7, #4]
 800fdc0:	4413      	add	r3, r2
 800fdc2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	f003 0307 	and.w	r3, r3, #7
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	d015      	beq.n	800fdfa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800fdce:	687b      	ldr	r3, [r7, #4]
 800fdd0:	f023 0307 	bic.w	r3, r3, #7
 800fdd4:	3308      	adds	r3, #8
 800fdd6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	f003 0307 	and.w	r3, r3, #7
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d00b      	beq.n	800fdfa <pvPortMalloc+0x6e>
	__asm volatile
 800fde2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fde6:	f383 8811 	msr	BASEPRI, r3
 800fdea:	f3bf 8f6f 	isb	sy
 800fdee:	f3bf 8f4f 	dsb	sy
 800fdf2:	617b      	str	r3, [r7, #20]
}
 800fdf4:	bf00      	nop
 800fdf6:	bf00      	nop
 800fdf8:	e7fd      	b.n	800fdf6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	d06f      	beq.n	800fee0 <pvPortMalloc+0x154>
 800fe00:	4b45      	ldr	r3, [pc, #276]	@ (800ff18 <pvPortMalloc+0x18c>)
 800fe02:	681b      	ldr	r3, [r3, #0]
 800fe04:	687a      	ldr	r2, [r7, #4]
 800fe06:	429a      	cmp	r2, r3
 800fe08:	d86a      	bhi.n	800fee0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800fe0a:	4b44      	ldr	r3, [pc, #272]	@ (800ff1c <pvPortMalloc+0x190>)
 800fe0c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800fe0e:	4b43      	ldr	r3, [pc, #268]	@ (800ff1c <pvPortMalloc+0x190>)
 800fe10:	681b      	ldr	r3, [r3, #0]
 800fe12:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fe14:	e004      	b.n	800fe20 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800fe16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe18:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800fe1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe1c:	681b      	ldr	r3, [r3, #0]
 800fe1e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fe20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe22:	685b      	ldr	r3, [r3, #4]
 800fe24:	687a      	ldr	r2, [r7, #4]
 800fe26:	429a      	cmp	r2, r3
 800fe28:	d903      	bls.n	800fe32 <pvPortMalloc+0xa6>
 800fe2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe2c:	681b      	ldr	r3, [r3, #0]
 800fe2e:	2b00      	cmp	r3, #0
 800fe30:	d1f1      	bne.n	800fe16 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800fe32:	4b37      	ldr	r3, [pc, #220]	@ (800ff10 <pvPortMalloc+0x184>)
 800fe34:	681b      	ldr	r3, [r3, #0]
 800fe36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fe38:	429a      	cmp	r2, r3
 800fe3a:	d051      	beq.n	800fee0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800fe3c:	6a3b      	ldr	r3, [r7, #32]
 800fe3e:	681b      	ldr	r3, [r3, #0]
 800fe40:	2208      	movs	r2, #8
 800fe42:	4413      	add	r3, r2
 800fe44:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800fe46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe48:	681a      	ldr	r2, [r3, #0]
 800fe4a:	6a3b      	ldr	r3, [r7, #32]
 800fe4c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800fe4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe50:	685a      	ldr	r2, [r3, #4]
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	1ad2      	subs	r2, r2, r3
 800fe56:	2308      	movs	r3, #8
 800fe58:	005b      	lsls	r3, r3, #1
 800fe5a:	429a      	cmp	r2, r3
 800fe5c:	d920      	bls.n	800fea0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800fe5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	4413      	add	r3, r2
 800fe64:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fe66:	69bb      	ldr	r3, [r7, #24]
 800fe68:	f003 0307 	and.w	r3, r3, #7
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	d00b      	beq.n	800fe88 <pvPortMalloc+0xfc>
	__asm volatile
 800fe70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe74:	f383 8811 	msr	BASEPRI, r3
 800fe78:	f3bf 8f6f 	isb	sy
 800fe7c:	f3bf 8f4f 	dsb	sy
 800fe80:	613b      	str	r3, [r7, #16]
}
 800fe82:	bf00      	nop
 800fe84:	bf00      	nop
 800fe86:	e7fd      	b.n	800fe84 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800fe88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe8a:	685a      	ldr	r2, [r3, #4]
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	1ad2      	subs	r2, r2, r3
 800fe90:	69bb      	ldr	r3, [r7, #24]
 800fe92:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800fe94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe96:	687a      	ldr	r2, [r7, #4]
 800fe98:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800fe9a:	69b8      	ldr	r0, [r7, #24]
 800fe9c:	f000 f90a 	bl	80100b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800fea0:	4b1d      	ldr	r3, [pc, #116]	@ (800ff18 <pvPortMalloc+0x18c>)
 800fea2:	681a      	ldr	r2, [r3, #0]
 800fea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fea6:	685b      	ldr	r3, [r3, #4]
 800fea8:	1ad3      	subs	r3, r2, r3
 800feaa:	4a1b      	ldr	r2, [pc, #108]	@ (800ff18 <pvPortMalloc+0x18c>)
 800feac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800feae:	4b1a      	ldr	r3, [pc, #104]	@ (800ff18 <pvPortMalloc+0x18c>)
 800feb0:	681a      	ldr	r2, [r3, #0]
 800feb2:	4b1b      	ldr	r3, [pc, #108]	@ (800ff20 <pvPortMalloc+0x194>)
 800feb4:	681b      	ldr	r3, [r3, #0]
 800feb6:	429a      	cmp	r2, r3
 800feb8:	d203      	bcs.n	800fec2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800feba:	4b17      	ldr	r3, [pc, #92]	@ (800ff18 <pvPortMalloc+0x18c>)
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	4a18      	ldr	r2, [pc, #96]	@ (800ff20 <pvPortMalloc+0x194>)
 800fec0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800fec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fec4:	685a      	ldr	r2, [r3, #4]
 800fec6:	4b13      	ldr	r3, [pc, #76]	@ (800ff14 <pvPortMalloc+0x188>)
 800fec8:	681b      	ldr	r3, [r3, #0]
 800feca:	431a      	orrs	r2, r3
 800fecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fece:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800fed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fed2:	2200      	movs	r2, #0
 800fed4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800fed6:	4b13      	ldr	r3, [pc, #76]	@ (800ff24 <pvPortMalloc+0x198>)
 800fed8:	681b      	ldr	r3, [r3, #0]
 800feda:	3301      	adds	r3, #1
 800fedc:	4a11      	ldr	r2, [pc, #68]	@ (800ff24 <pvPortMalloc+0x198>)
 800fede:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800fee0:	f7fe fbe2 	bl	800e6a8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800fee4:	69fb      	ldr	r3, [r7, #28]
 800fee6:	f003 0307 	and.w	r3, r3, #7
 800feea:	2b00      	cmp	r3, #0
 800feec:	d00b      	beq.n	800ff06 <pvPortMalloc+0x17a>
	__asm volatile
 800feee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fef2:	f383 8811 	msr	BASEPRI, r3
 800fef6:	f3bf 8f6f 	isb	sy
 800fefa:	f3bf 8f4f 	dsb	sy
 800fefe:	60fb      	str	r3, [r7, #12]
}
 800ff00:	bf00      	nop
 800ff02:	bf00      	nop
 800ff04:	e7fd      	b.n	800ff02 <pvPortMalloc+0x176>
	return pvReturn;
 800ff06:	69fb      	ldr	r3, [r7, #28]
}
 800ff08:	4618      	mov	r0, r3
 800ff0a:	3728      	adds	r7, #40	@ 0x28
 800ff0c:	46bd      	mov	sp, r7
 800ff0e:	bd80      	pop	{r7, pc}
 800ff10:	2000839c 	.word	0x2000839c
 800ff14:	200083b0 	.word	0x200083b0
 800ff18:	200083a0 	.word	0x200083a0
 800ff1c:	20008394 	.word	0x20008394
 800ff20:	200083a4 	.word	0x200083a4
 800ff24:	200083a8 	.word	0x200083a8

0800ff28 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ff28:	b580      	push	{r7, lr}
 800ff2a:	b086      	sub	sp, #24
 800ff2c:	af00      	add	r7, sp, #0
 800ff2e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	2b00      	cmp	r3, #0
 800ff38:	d04f      	beq.n	800ffda <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ff3a:	2308      	movs	r3, #8
 800ff3c:	425b      	negs	r3, r3
 800ff3e:	697a      	ldr	r2, [r7, #20]
 800ff40:	4413      	add	r3, r2
 800ff42:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ff44:	697b      	ldr	r3, [r7, #20]
 800ff46:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ff48:	693b      	ldr	r3, [r7, #16]
 800ff4a:	685a      	ldr	r2, [r3, #4]
 800ff4c:	4b25      	ldr	r3, [pc, #148]	@ (800ffe4 <vPortFree+0xbc>)
 800ff4e:	681b      	ldr	r3, [r3, #0]
 800ff50:	4013      	ands	r3, r2
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	d10b      	bne.n	800ff6e <vPortFree+0x46>
	__asm volatile
 800ff56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff5a:	f383 8811 	msr	BASEPRI, r3
 800ff5e:	f3bf 8f6f 	isb	sy
 800ff62:	f3bf 8f4f 	dsb	sy
 800ff66:	60fb      	str	r3, [r7, #12]
}
 800ff68:	bf00      	nop
 800ff6a:	bf00      	nop
 800ff6c:	e7fd      	b.n	800ff6a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ff6e:	693b      	ldr	r3, [r7, #16]
 800ff70:	681b      	ldr	r3, [r3, #0]
 800ff72:	2b00      	cmp	r3, #0
 800ff74:	d00b      	beq.n	800ff8e <vPortFree+0x66>
	__asm volatile
 800ff76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff7a:	f383 8811 	msr	BASEPRI, r3
 800ff7e:	f3bf 8f6f 	isb	sy
 800ff82:	f3bf 8f4f 	dsb	sy
 800ff86:	60bb      	str	r3, [r7, #8]
}
 800ff88:	bf00      	nop
 800ff8a:	bf00      	nop
 800ff8c:	e7fd      	b.n	800ff8a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ff8e:	693b      	ldr	r3, [r7, #16]
 800ff90:	685a      	ldr	r2, [r3, #4]
 800ff92:	4b14      	ldr	r3, [pc, #80]	@ (800ffe4 <vPortFree+0xbc>)
 800ff94:	681b      	ldr	r3, [r3, #0]
 800ff96:	4013      	ands	r3, r2
 800ff98:	2b00      	cmp	r3, #0
 800ff9a:	d01e      	beq.n	800ffda <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ff9c:	693b      	ldr	r3, [r7, #16]
 800ff9e:	681b      	ldr	r3, [r3, #0]
 800ffa0:	2b00      	cmp	r3, #0
 800ffa2:	d11a      	bne.n	800ffda <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ffa4:	693b      	ldr	r3, [r7, #16]
 800ffa6:	685a      	ldr	r2, [r3, #4]
 800ffa8:	4b0e      	ldr	r3, [pc, #56]	@ (800ffe4 <vPortFree+0xbc>)
 800ffaa:	681b      	ldr	r3, [r3, #0]
 800ffac:	43db      	mvns	r3, r3
 800ffae:	401a      	ands	r2, r3
 800ffb0:	693b      	ldr	r3, [r7, #16]
 800ffb2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ffb4:	f7fe fb6a 	bl	800e68c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ffb8:	693b      	ldr	r3, [r7, #16]
 800ffba:	685a      	ldr	r2, [r3, #4]
 800ffbc:	4b0a      	ldr	r3, [pc, #40]	@ (800ffe8 <vPortFree+0xc0>)
 800ffbe:	681b      	ldr	r3, [r3, #0]
 800ffc0:	4413      	add	r3, r2
 800ffc2:	4a09      	ldr	r2, [pc, #36]	@ (800ffe8 <vPortFree+0xc0>)
 800ffc4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ffc6:	6938      	ldr	r0, [r7, #16]
 800ffc8:	f000 f874 	bl	80100b4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ffcc:	4b07      	ldr	r3, [pc, #28]	@ (800ffec <vPortFree+0xc4>)
 800ffce:	681b      	ldr	r3, [r3, #0]
 800ffd0:	3301      	adds	r3, #1
 800ffd2:	4a06      	ldr	r2, [pc, #24]	@ (800ffec <vPortFree+0xc4>)
 800ffd4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ffd6:	f7fe fb67 	bl	800e6a8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ffda:	bf00      	nop
 800ffdc:	3718      	adds	r7, #24
 800ffde:	46bd      	mov	sp, r7
 800ffe0:	bd80      	pop	{r7, pc}
 800ffe2:	bf00      	nop
 800ffe4:	200083b0 	.word	0x200083b0
 800ffe8:	200083a0 	.word	0x200083a0
 800ffec:	200083ac 	.word	0x200083ac

0800fff0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800fff0:	b480      	push	{r7}
 800fff2:	b085      	sub	sp, #20
 800fff4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800fff6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800fffa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800fffc:	4b27      	ldr	r3, [pc, #156]	@ (801009c <prvHeapInit+0xac>)
 800fffe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8010000:	68fb      	ldr	r3, [r7, #12]
 8010002:	f003 0307 	and.w	r3, r3, #7
 8010006:	2b00      	cmp	r3, #0
 8010008:	d00c      	beq.n	8010024 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801000a:	68fb      	ldr	r3, [r7, #12]
 801000c:	3307      	adds	r3, #7
 801000e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010010:	68fb      	ldr	r3, [r7, #12]
 8010012:	f023 0307 	bic.w	r3, r3, #7
 8010016:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8010018:	68ba      	ldr	r2, [r7, #8]
 801001a:	68fb      	ldr	r3, [r7, #12]
 801001c:	1ad3      	subs	r3, r2, r3
 801001e:	4a1f      	ldr	r2, [pc, #124]	@ (801009c <prvHeapInit+0xac>)
 8010020:	4413      	add	r3, r2
 8010022:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8010024:	68fb      	ldr	r3, [r7, #12]
 8010026:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8010028:	4a1d      	ldr	r2, [pc, #116]	@ (80100a0 <prvHeapInit+0xb0>)
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801002e:	4b1c      	ldr	r3, [pc, #112]	@ (80100a0 <prvHeapInit+0xb0>)
 8010030:	2200      	movs	r2, #0
 8010032:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	68ba      	ldr	r2, [r7, #8]
 8010038:	4413      	add	r3, r2
 801003a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801003c:	2208      	movs	r2, #8
 801003e:	68fb      	ldr	r3, [r7, #12]
 8010040:	1a9b      	subs	r3, r3, r2
 8010042:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010044:	68fb      	ldr	r3, [r7, #12]
 8010046:	f023 0307 	bic.w	r3, r3, #7
 801004a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801004c:	68fb      	ldr	r3, [r7, #12]
 801004e:	4a15      	ldr	r2, [pc, #84]	@ (80100a4 <prvHeapInit+0xb4>)
 8010050:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8010052:	4b14      	ldr	r3, [pc, #80]	@ (80100a4 <prvHeapInit+0xb4>)
 8010054:	681b      	ldr	r3, [r3, #0]
 8010056:	2200      	movs	r2, #0
 8010058:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801005a:	4b12      	ldr	r3, [pc, #72]	@ (80100a4 <prvHeapInit+0xb4>)
 801005c:	681b      	ldr	r3, [r3, #0]
 801005e:	2200      	movs	r2, #0
 8010060:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8010066:	683b      	ldr	r3, [r7, #0]
 8010068:	68fa      	ldr	r2, [r7, #12]
 801006a:	1ad2      	subs	r2, r2, r3
 801006c:	683b      	ldr	r3, [r7, #0]
 801006e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8010070:	4b0c      	ldr	r3, [pc, #48]	@ (80100a4 <prvHeapInit+0xb4>)
 8010072:	681a      	ldr	r2, [r3, #0]
 8010074:	683b      	ldr	r3, [r7, #0]
 8010076:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010078:	683b      	ldr	r3, [r7, #0]
 801007a:	685b      	ldr	r3, [r3, #4]
 801007c:	4a0a      	ldr	r2, [pc, #40]	@ (80100a8 <prvHeapInit+0xb8>)
 801007e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010080:	683b      	ldr	r3, [r7, #0]
 8010082:	685b      	ldr	r3, [r3, #4]
 8010084:	4a09      	ldr	r2, [pc, #36]	@ (80100ac <prvHeapInit+0xbc>)
 8010086:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8010088:	4b09      	ldr	r3, [pc, #36]	@ (80100b0 <prvHeapInit+0xc0>)
 801008a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801008e:	601a      	str	r2, [r3, #0]
}
 8010090:	bf00      	nop
 8010092:	3714      	adds	r7, #20
 8010094:	46bd      	mov	sp, r7
 8010096:	f85d 7b04 	ldr.w	r7, [sp], #4
 801009a:	4770      	bx	lr
 801009c:	20004794 	.word	0x20004794
 80100a0:	20008394 	.word	0x20008394
 80100a4:	2000839c 	.word	0x2000839c
 80100a8:	200083a4 	.word	0x200083a4
 80100ac:	200083a0 	.word	0x200083a0
 80100b0:	200083b0 	.word	0x200083b0

080100b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80100b4:	b480      	push	{r7}
 80100b6:	b085      	sub	sp, #20
 80100b8:	af00      	add	r7, sp, #0
 80100ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80100bc:	4b28      	ldr	r3, [pc, #160]	@ (8010160 <prvInsertBlockIntoFreeList+0xac>)
 80100be:	60fb      	str	r3, [r7, #12]
 80100c0:	e002      	b.n	80100c8 <prvInsertBlockIntoFreeList+0x14>
 80100c2:	68fb      	ldr	r3, [r7, #12]
 80100c4:	681b      	ldr	r3, [r3, #0]
 80100c6:	60fb      	str	r3, [r7, #12]
 80100c8:	68fb      	ldr	r3, [r7, #12]
 80100ca:	681b      	ldr	r3, [r3, #0]
 80100cc:	687a      	ldr	r2, [r7, #4]
 80100ce:	429a      	cmp	r2, r3
 80100d0:	d8f7      	bhi.n	80100c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80100d2:	68fb      	ldr	r3, [r7, #12]
 80100d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80100d6:	68fb      	ldr	r3, [r7, #12]
 80100d8:	685b      	ldr	r3, [r3, #4]
 80100da:	68ba      	ldr	r2, [r7, #8]
 80100dc:	4413      	add	r3, r2
 80100de:	687a      	ldr	r2, [r7, #4]
 80100e0:	429a      	cmp	r2, r3
 80100e2:	d108      	bne.n	80100f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80100e4:	68fb      	ldr	r3, [r7, #12]
 80100e6:	685a      	ldr	r2, [r3, #4]
 80100e8:	687b      	ldr	r3, [r7, #4]
 80100ea:	685b      	ldr	r3, [r3, #4]
 80100ec:	441a      	add	r2, r3
 80100ee:	68fb      	ldr	r3, [r7, #12]
 80100f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80100f2:	68fb      	ldr	r3, [r7, #12]
 80100f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80100f6:	687b      	ldr	r3, [r7, #4]
 80100f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80100fa:	687b      	ldr	r3, [r7, #4]
 80100fc:	685b      	ldr	r3, [r3, #4]
 80100fe:	68ba      	ldr	r2, [r7, #8]
 8010100:	441a      	add	r2, r3
 8010102:	68fb      	ldr	r3, [r7, #12]
 8010104:	681b      	ldr	r3, [r3, #0]
 8010106:	429a      	cmp	r2, r3
 8010108:	d118      	bne.n	801013c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801010a:	68fb      	ldr	r3, [r7, #12]
 801010c:	681a      	ldr	r2, [r3, #0]
 801010e:	4b15      	ldr	r3, [pc, #84]	@ (8010164 <prvInsertBlockIntoFreeList+0xb0>)
 8010110:	681b      	ldr	r3, [r3, #0]
 8010112:	429a      	cmp	r2, r3
 8010114:	d00d      	beq.n	8010132 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	685a      	ldr	r2, [r3, #4]
 801011a:	68fb      	ldr	r3, [r7, #12]
 801011c:	681b      	ldr	r3, [r3, #0]
 801011e:	685b      	ldr	r3, [r3, #4]
 8010120:	441a      	add	r2, r3
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8010126:	68fb      	ldr	r3, [r7, #12]
 8010128:	681b      	ldr	r3, [r3, #0]
 801012a:	681a      	ldr	r2, [r3, #0]
 801012c:	687b      	ldr	r3, [r7, #4]
 801012e:	601a      	str	r2, [r3, #0]
 8010130:	e008      	b.n	8010144 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8010132:	4b0c      	ldr	r3, [pc, #48]	@ (8010164 <prvInsertBlockIntoFreeList+0xb0>)
 8010134:	681a      	ldr	r2, [r3, #0]
 8010136:	687b      	ldr	r3, [r7, #4]
 8010138:	601a      	str	r2, [r3, #0]
 801013a:	e003      	b.n	8010144 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801013c:	68fb      	ldr	r3, [r7, #12]
 801013e:	681a      	ldr	r2, [r3, #0]
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8010144:	68fa      	ldr	r2, [r7, #12]
 8010146:	687b      	ldr	r3, [r7, #4]
 8010148:	429a      	cmp	r2, r3
 801014a:	d002      	beq.n	8010152 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801014c:	68fb      	ldr	r3, [r7, #12]
 801014e:	687a      	ldr	r2, [r7, #4]
 8010150:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010152:	bf00      	nop
 8010154:	3714      	adds	r7, #20
 8010156:	46bd      	mov	sp, r7
 8010158:	f85d 7b04 	ldr.w	r7, [sp], #4
 801015c:	4770      	bx	lr
 801015e:	bf00      	nop
 8010160:	20008394 	.word	0x20008394
 8010164:	2000839c 	.word	0x2000839c

08010168 <srand>:
 8010168:	b538      	push	{r3, r4, r5, lr}
 801016a:	4b10      	ldr	r3, [pc, #64]	@ (80101ac <srand+0x44>)
 801016c:	681d      	ldr	r5, [r3, #0]
 801016e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8010170:	4604      	mov	r4, r0
 8010172:	b9b3      	cbnz	r3, 80101a2 <srand+0x3a>
 8010174:	2018      	movs	r0, #24
 8010176:	f001 fe71 	bl	8011e5c <malloc>
 801017a:	4602      	mov	r2, r0
 801017c:	6328      	str	r0, [r5, #48]	@ 0x30
 801017e:	b920      	cbnz	r0, 801018a <srand+0x22>
 8010180:	4b0b      	ldr	r3, [pc, #44]	@ (80101b0 <srand+0x48>)
 8010182:	480c      	ldr	r0, [pc, #48]	@ (80101b4 <srand+0x4c>)
 8010184:	2146      	movs	r1, #70	@ 0x46
 8010186:	f000 ffa7 	bl	80110d8 <__assert_func>
 801018a:	490b      	ldr	r1, [pc, #44]	@ (80101b8 <srand+0x50>)
 801018c:	4b0b      	ldr	r3, [pc, #44]	@ (80101bc <srand+0x54>)
 801018e:	e9c0 1300 	strd	r1, r3, [r0]
 8010192:	4b0b      	ldr	r3, [pc, #44]	@ (80101c0 <srand+0x58>)
 8010194:	6083      	str	r3, [r0, #8]
 8010196:	230b      	movs	r3, #11
 8010198:	8183      	strh	r3, [r0, #12]
 801019a:	2100      	movs	r1, #0
 801019c:	2001      	movs	r0, #1
 801019e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80101a2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80101a4:	2200      	movs	r2, #0
 80101a6:	611c      	str	r4, [r3, #16]
 80101a8:	615a      	str	r2, [r3, #20]
 80101aa:	bd38      	pop	{r3, r4, r5, pc}
 80101ac:	20000034 	.word	0x20000034
 80101b0:	08013148 	.word	0x08013148
 80101b4:	0801315f 	.word	0x0801315f
 80101b8:	abcd330e 	.word	0xabcd330e
 80101bc:	e66d1234 	.word	0xe66d1234
 80101c0:	0005deec 	.word	0x0005deec

080101c4 <rand>:
 80101c4:	4b16      	ldr	r3, [pc, #88]	@ (8010220 <rand+0x5c>)
 80101c6:	b510      	push	{r4, lr}
 80101c8:	681c      	ldr	r4, [r3, #0]
 80101ca:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80101cc:	b9b3      	cbnz	r3, 80101fc <rand+0x38>
 80101ce:	2018      	movs	r0, #24
 80101d0:	f001 fe44 	bl	8011e5c <malloc>
 80101d4:	4602      	mov	r2, r0
 80101d6:	6320      	str	r0, [r4, #48]	@ 0x30
 80101d8:	b920      	cbnz	r0, 80101e4 <rand+0x20>
 80101da:	4b12      	ldr	r3, [pc, #72]	@ (8010224 <rand+0x60>)
 80101dc:	4812      	ldr	r0, [pc, #72]	@ (8010228 <rand+0x64>)
 80101de:	2152      	movs	r1, #82	@ 0x52
 80101e0:	f000 ff7a 	bl	80110d8 <__assert_func>
 80101e4:	4911      	ldr	r1, [pc, #68]	@ (801022c <rand+0x68>)
 80101e6:	4b12      	ldr	r3, [pc, #72]	@ (8010230 <rand+0x6c>)
 80101e8:	e9c0 1300 	strd	r1, r3, [r0]
 80101ec:	4b11      	ldr	r3, [pc, #68]	@ (8010234 <rand+0x70>)
 80101ee:	6083      	str	r3, [r0, #8]
 80101f0:	230b      	movs	r3, #11
 80101f2:	8183      	strh	r3, [r0, #12]
 80101f4:	2100      	movs	r1, #0
 80101f6:	2001      	movs	r0, #1
 80101f8:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80101fc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80101fe:	480e      	ldr	r0, [pc, #56]	@ (8010238 <rand+0x74>)
 8010200:	690b      	ldr	r3, [r1, #16]
 8010202:	694c      	ldr	r4, [r1, #20]
 8010204:	4a0d      	ldr	r2, [pc, #52]	@ (801023c <rand+0x78>)
 8010206:	4358      	muls	r0, r3
 8010208:	fb02 0004 	mla	r0, r2, r4, r0
 801020c:	fba3 3202 	umull	r3, r2, r3, r2
 8010210:	3301      	adds	r3, #1
 8010212:	eb40 0002 	adc.w	r0, r0, r2
 8010216:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801021a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801021e:	bd10      	pop	{r4, pc}
 8010220:	20000034 	.word	0x20000034
 8010224:	08013148 	.word	0x08013148
 8010228:	0801315f 	.word	0x0801315f
 801022c:	abcd330e 	.word	0xabcd330e
 8010230:	e66d1234 	.word	0xe66d1234
 8010234:	0005deec 	.word	0x0005deec
 8010238:	5851f42d 	.word	0x5851f42d
 801023c:	4c957f2d 	.word	0x4c957f2d

08010240 <__cvt>:
 8010240:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010244:	ec57 6b10 	vmov	r6, r7, d0
 8010248:	2f00      	cmp	r7, #0
 801024a:	460c      	mov	r4, r1
 801024c:	4619      	mov	r1, r3
 801024e:	463b      	mov	r3, r7
 8010250:	bfbb      	ittet	lt
 8010252:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8010256:	461f      	movlt	r7, r3
 8010258:	2300      	movge	r3, #0
 801025a:	232d      	movlt	r3, #45	@ 0x2d
 801025c:	700b      	strb	r3, [r1, #0]
 801025e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010260:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8010264:	4691      	mov	r9, r2
 8010266:	f023 0820 	bic.w	r8, r3, #32
 801026a:	bfbc      	itt	lt
 801026c:	4632      	movlt	r2, r6
 801026e:	4616      	movlt	r6, r2
 8010270:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010274:	d005      	beq.n	8010282 <__cvt+0x42>
 8010276:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801027a:	d100      	bne.n	801027e <__cvt+0x3e>
 801027c:	3401      	adds	r4, #1
 801027e:	2102      	movs	r1, #2
 8010280:	e000      	b.n	8010284 <__cvt+0x44>
 8010282:	2103      	movs	r1, #3
 8010284:	ab03      	add	r3, sp, #12
 8010286:	9301      	str	r3, [sp, #4]
 8010288:	ab02      	add	r3, sp, #8
 801028a:	9300      	str	r3, [sp, #0]
 801028c:	ec47 6b10 	vmov	d0, r6, r7
 8010290:	4653      	mov	r3, sl
 8010292:	4622      	mov	r2, r4
 8010294:	f000 ffc8 	bl	8011228 <_dtoa_r>
 8010298:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 801029c:	4605      	mov	r5, r0
 801029e:	d119      	bne.n	80102d4 <__cvt+0x94>
 80102a0:	f019 0f01 	tst.w	r9, #1
 80102a4:	d00e      	beq.n	80102c4 <__cvt+0x84>
 80102a6:	eb00 0904 	add.w	r9, r0, r4
 80102aa:	2200      	movs	r2, #0
 80102ac:	2300      	movs	r3, #0
 80102ae:	4630      	mov	r0, r6
 80102b0:	4639      	mov	r1, r7
 80102b2:	f7f0 fc09 	bl	8000ac8 <__aeabi_dcmpeq>
 80102b6:	b108      	cbz	r0, 80102bc <__cvt+0x7c>
 80102b8:	f8cd 900c 	str.w	r9, [sp, #12]
 80102bc:	2230      	movs	r2, #48	@ 0x30
 80102be:	9b03      	ldr	r3, [sp, #12]
 80102c0:	454b      	cmp	r3, r9
 80102c2:	d31e      	bcc.n	8010302 <__cvt+0xc2>
 80102c4:	9b03      	ldr	r3, [sp, #12]
 80102c6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80102c8:	1b5b      	subs	r3, r3, r5
 80102ca:	4628      	mov	r0, r5
 80102cc:	6013      	str	r3, [r2, #0]
 80102ce:	b004      	add	sp, #16
 80102d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80102d4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80102d8:	eb00 0904 	add.w	r9, r0, r4
 80102dc:	d1e5      	bne.n	80102aa <__cvt+0x6a>
 80102de:	7803      	ldrb	r3, [r0, #0]
 80102e0:	2b30      	cmp	r3, #48	@ 0x30
 80102e2:	d10a      	bne.n	80102fa <__cvt+0xba>
 80102e4:	2200      	movs	r2, #0
 80102e6:	2300      	movs	r3, #0
 80102e8:	4630      	mov	r0, r6
 80102ea:	4639      	mov	r1, r7
 80102ec:	f7f0 fbec 	bl	8000ac8 <__aeabi_dcmpeq>
 80102f0:	b918      	cbnz	r0, 80102fa <__cvt+0xba>
 80102f2:	f1c4 0401 	rsb	r4, r4, #1
 80102f6:	f8ca 4000 	str.w	r4, [sl]
 80102fa:	f8da 3000 	ldr.w	r3, [sl]
 80102fe:	4499      	add	r9, r3
 8010300:	e7d3      	b.n	80102aa <__cvt+0x6a>
 8010302:	1c59      	adds	r1, r3, #1
 8010304:	9103      	str	r1, [sp, #12]
 8010306:	701a      	strb	r2, [r3, #0]
 8010308:	e7d9      	b.n	80102be <__cvt+0x7e>

0801030a <__exponent>:
 801030a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801030c:	2900      	cmp	r1, #0
 801030e:	bfba      	itte	lt
 8010310:	4249      	neglt	r1, r1
 8010312:	232d      	movlt	r3, #45	@ 0x2d
 8010314:	232b      	movge	r3, #43	@ 0x2b
 8010316:	2909      	cmp	r1, #9
 8010318:	7002      	strb	r2, [r0, #0]
 801031a:	7043      	strb	r3, [r0, #1]
 801031c:	dd29      	ble.n	8010372 <__exponent+0x68>
 801031e:	f10d 0307 	add.w	r3, sp, #7
 8010322:	461d      	mov	r5, r3
 8010324:	270a      	movs	r7, #10
 8010326:	461a      	mov	r2, r3
 8010328:	fbb1 f6f7 	udiv	r6, r1, r7
 801032c:	fb07 1416 	mls	r4, r7, r6, r1
 8010330:	3430      	adds	r4, #48	@ 0x30
 8010332:	f802 4c01 	strb.w	r4, [r2, #-1]
 8010336:	460c      	mov	r4, r1
 8010338:	2c63      	cmp	r4, #99	@ 0x63
 801033a:	f103 33ff 	add.w	r3, r3, #4294967295
 801033e:	4631      	mov	r1, r6
 8010340:	dcf1      	bgt.n	8010326 <__exponent+0x1c>
 8010342:	3130      	adds	r1, #48	@ 0x30
 8010344:	1e94      	subs	r4, r2, #2
 8010346:	f803 1c01 	strb.w	r1, [r3, #-1]
 801034a:	1c41      	adds	r1, r0, #1
 801034c:	4623      	mov	r3, r4
 801034e:	42ab      	cmp	r3, r5
 8010350:	d30a      	bcc.n	8010368 <__exponent+0x5e>
 8010352:	f10d 0309 	add.w	r3, sp, #9
 8010356:	1a9b      	subs	r3, r3, r2
 8010358:	42ac      	cmp	r4, r5
 801035a:	bf88      	it	hi
 801035c:	2300      	movhi	r3, #0
 801035e:	3302      	adds	r3, #2
 8010360:	4403      	add	r3, r0
 8010362:	1a18      	subs	r0, r3, r0
 8010364:	b003      	add	sp, #12
 8010366:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010368:	f813 6b01 	ldrb.w	r6, [r3], #1
 801036c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8010370:	e7ed      	b.n	801034e <__exponent+0x44>
 8010372:	2330      	movs	r3, #48	@ 0x30
 8010374:	3130      	adds	r1, #48	@ 0x30
 8010376:	7083      	strb	r3, [r0, #2]
 8010378:	70c1      	strb	r1, [r0, #3]
 801037a:	1d03      	adds	r3, r0, #4
 801037c:	e7f1      	b.n	8010362 <__exponent+0x58>
	...

08010380 <_printf_float>:
 8010380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010384:	b08d      	sub	sp, #52	@ 0x34
 8010386:	460c      	mov	r4, r1
 8010388:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801038c:	4616      	mov	r6, r2
 801038e:	461f      	mov	r7, r3
 8010390:	4605      	mov	r5, r0
 8010392:	f000 fdbd 	bl	8010f10 <_localeconv_r>
 8010396:	6803      	ldr	r3, [r0, #0]
 8010398:	9304      	str	r3, [sp, #16]
 801039a:	4618      	mov	r0, r3
 801039c:	f7ef ff68 	bl	8000270 <strlen>
 80103a0:	2300      	movs	r3, #0
 80103a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80103a4:	f8d8 3000 	ldr.w	r3, [r8]
 80103a8:	9005      	str	r0, [sp, #20]
 80103aa:	3307      	adds	r3, #7
 80103ac:	f023 0307 	bic.w	r3, r3, #7
 80103b0:	f103 0208 	add.w	r2, r3, #8
 80103b4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80103b8:	f8d4 b000 	ldr.w	fp, [r4]
 80103bc:	f8c8 2000 	str.w	r2, [r8]
 80103c0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80103c4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80103c8:	9307      	str	r3, [sp, #28]
 80103ca:	f8cd 8018 	str.w	r8, [sp, #24]
 80103ce:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80103d2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80103d6:	4b9c      	ldr	r3, [pc, #624]	@ (8010648 <_printf_float+0x2c8>)
 80103d8:	f04f 32ff 	mov.w	r2, #4294967295
 80103dc:	f7f0 fba6 	bl	8000b2c <__aeabi_dcmpun>
 80103e0:	bb70      	cbnz	r0, 8010440 <_printf_float+0xc0>
 80103e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80103e6:	4b98      	ldr	r3, [pc, #608]	@ (8010648 <_printf_float+0x2c8>)
 80103e8:	f04f 32ff 	mov.w	r2, #4294967295
 80103ec:	f7f0 fb80 	bl	8000af0 <__aeabi_dcmple>
 80103f0:	bb30      	cbnz	r0, 8010440 <_printf_float+0xc0>
 80103f2:	2200      	movs	r2, #0
 80103f4:	2300      	movs	r3, #0
 80103f6:	4640      	mov	r0, r8
 80103f8:	4649      	mov	r1, r9
 80103fa:	f7f0 fb6f 	bl	8000adc <__aeabi_dcmplt>
 80103fe:	b110      	cbz	r0, 8010406 <_printf_float+0x86>
 8010400:	232d      	movs	r3, #45	@ 0x2d
 8010402:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010406:	4a91      	ldr	r2, [pc, #580]	@ (801064c <_printf_float+0x2cc>)
 8010408:	4b91      	ldr	r3, [pc, #580]	@ (8010650 <_printf_float+0x2d0>)
 801040a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801040e:	bf8c      	ite	hi
 8010410:	4690      	movhi	r8, r2
 8010412:	4698      	movls	r8, r3
 8010414:	2303      	movs	r3, #3
 8010416:	6123      	str	r3, [r4, #16]
 8010418:	f02b 0304 	bic.w	r3, fp, #4
 801041c:	6023      	str	r3, [r4, #0]
 801041e:	f04f 0900 	mov.w	r9, #0
 8010422:	9700      	str	r7, [sp, #0]
 8010424:	4633      	mov	r3, r6
 8010426:	aa0b      	add	r2, sp, #44	@ 0x2c
 8010428:	4621      	mov	r1, r4
 801042a:	4628      	mov	r0, r5
 801042c:	f000 f9d2 	bl	80107d4 <_printf_common>
 8010430:	3001      	adds	r0, #1
 8010432:	f040 808d 	bne.w	8010550 <_printf_float+0x1d0>
 8010436:	f04f 30ff 	mov.w	r0, #4294967295
 801043a:	b00d      	add	sp, #52	@ 0x34
 801043c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010440:	4642      	mov	r2, r8
 8010442:	464b      	mov	r3, r9
 8010444:	4640      	mov	r0, r8
 8010446:	4649      	mov	r1, r9
 8010448:	f7f0 fb70 	bl	8000b2c <__aeabi_dcmpun>
 801044c:	b140      	cbz	r0, 8010460 <_printf_float+0xe0>
 801044e:	464b      	mov	r3, r9
 8010450:	2b00      	cmp	r3, #0
 8010452:	bfbc      	itt	lt
 8010454:	232d      	movlt	r3, #45	@ 0x2d
 8010456:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801045a:	4a7e      	ldr	r2, [pc, #504]	@ (8010654 <_printf_float+0x2d4>)
 801045c:	4b7e      	ldr	r3, [pc, #504]	@ (8010658 <_printf_float+0x2d8>)
 801045e:	e7d4      	b.n	801040a <_printf_float+0x8a>
 8010460:	6863      	ldr	r3, [r4, #4]
 8010462:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8010466:	9206      	str	r2, [sp, #24]
 8010468:	1c5a      	adds	r2, r3, #1
 801046a:	d13b      	bne.n	80104e4 <_printf_float+0x164>
 801046c:	2306      	movs	r3, #6
 801046e:	6063      	str	r3, [r4, #4]
 8010470:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8010474:	2300      	movs	r3, #0
 8010476:	6022      	str	r2, [r4, #0]
 8010478:	9303      	str	r3, [sp, #12]
 801047a:	ab0a      	add	r3, sp, #40	@ 0x28
 801047c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8010480:	ab09      	add	r3, sp, #36	@ 0x24
 8010482:	9300      	str	r3, [sp, #0]
 8010484:	6861      	ldr	r1, [r4, #4]
 8010486:	ec49 8b10 	vmov	d0, r8, r9
 801048a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801048e:	4628      	mov	r0, r5
 8010490:	f7ff fed6 	bl	8010240 <__cvt>
 8010494:	9b06      	ldr	r3, [sp, #24]
 8010496:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010498:	2b47      	cmp	r3, #71	@ 0x47
 801049a:	4680      	mov	r8, r0
 801049c:	d129      	bne.n	80104f2 <_printf_float+0x172>
 801049e:	1cc8      	adds	r0, r1, #3
 80104a0:	db02      	blt.n	80104a8 <_printf_float+0x128>
 80104a2:	6863      	ldr	r3, [r4, #4]
 80104a4:	4299      	cmp	r1, r3
 80104a6:	dd41      	ble.n	801052c <_printf_float+0x1ac>
 80104a8:	f1aa 0a02 	sub.w	sl, sl, #2
 80104ac:	fa5f fa8a 	uxtb.w	sl, sl
 80104b0:	3901      	subs	r1, #1
 80104b2:	4652      	mov	r2, sl
 80104b4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80104b8:	9109      	str	r1, [sp, #36]	@ 0x24
 80104ba:	f7ff ff26 	bl	801030a <__exponent>
 80104be:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80104c0:	1813      	adds	r3, r2, r0
 80104c2:	2a01      	cmp	r2, #1
 80104c4:	4681      	mov	r9, r0
 80104c6:	6123      	str	r3, [r4, #16]
 80104c8:	dc02      	bgt.n	80104d0 <_printf_float+0x150>
 80104ca:	6822      	ldr	r2, [r4, #0]
 80104cc:	07d2      	lsls	r2, r2, #31
 80104ce:	d501      	bpl.n	80104d4 <_printf_float+0x154>
 80104d0:	3301      	adds	r3, #1
 80104d2:	6123      	str	r3, [r4, #16]
 80104d4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80104d8:	2b00      	cmp	r3, #0
 80104da:	d0a2      	beq.n	8010422 <_printf_float+0xa2>
 80104dc:	232d      	movs	r3, #45	@ 0x2d
 80104de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80104e2:	e79e      	b.n	8010422 <_printf_float+0xa2>
 80104e4:	9a06      	ldr	r2, [sp, #24]
 80104e6:	2a47      	cmp	r2, #71	@ 0x47
 80104e8:	d1c2      	bne.n	8010470 <_printf_float+0xf0>
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	d1c0      	bne.n	8010470 <_printf_float+0xf0>
 80104ee:	2301      	movs	r3, #1
 80104f0:	e7bd      	b.n	801046e <_printf_float+0xee>
 80104f2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80104f6:	d9db      	bls.n	80104b0 <_printf_float+0x130>
 80104f8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80104fc:	d118      	bne.n	8010530 <_printf_float+0x1b0>
 80104fe:	2900      	cmp	r1, #0
 8010500:	6863      	ldr	r3, [r4, #4]
 8010502:	dd0b      	ble.n	801051c <_printf_float+0x19c>
 8010504:	6121      	str	r1, [r4, #16]
 8010506:	b913      	cbnz	r3, 801050e <_printf_float+0x18e>
 8010508:	6822      	ldr	r2, [r4, #0]
 801050a:	07d0      	lsls	r0, r2, #31
 801050c:	d502      	bpl.n	8010514 <_printf_float+0x194>
 801050e:	3301      	adds	r3, #1
 8010510:	440b      	add	r3, r1
 8010512:	6123      	str	r3, [r4, #16]
 8010514:	65a1      	str	r1, [r4, #88]	@ 0x58
 8010516:	f04f 0900 	mov.w	r9, #0
 801051a:	e7db      	b.n	80104d4 <_printf_float+0x154>
 801051c:	b913      	cbnz	r3, 8010524 <_printf_float+0x1a4>
 801051e:	6822      	ldr	r2, [r4, #0]
 8010520:	07d2      	lsls	r2, r2, #31
 8010522:	d501      	bpl.n	8010528 <_printf_float+0x1a8>
 8010524:	3302      	adds	r3, #2
 8010526:	e7f4      	b.n	8010512 <_printf_float+0x192>
 8010528:	2301      	movs	r3, #1
 801052a:	e7f2      	b.n	8010512 <_printf_float+0x192>
 801052c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8010530:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010532:	4299      	cmp	r1, r3
 8010534:	db05      	blt.n	8010542 <_printf_float+0x1c2>
 8010536:	6823      	ldr	r3, [r4, #0]
 8010538:	6121      	str	r1, [r4, #16]
 801053a:	07d8      	lsls	r0, r3, #31
 801053c:	d5ea      	bpl.n	8010514 <_printf_float+0x194>
 801053e:	1c4b      	adds	r3, r1, #1
 8010540:	e7e7      	b.n	8010512 <_printf_float+0x192>
 8010542:	2900      	cmp	r1, #0
 8010544:	bfd4      	ite	le
 8010546:	f1c1 0202 	rsble	r2, r1, #2
 801054a:	2201      	movgt	r2, #1
 801054c:	4413      	add	r3, r2
 801054e:	e7e0      	b.n	8010512 <_printf_float+0x192>
 8010550:	6823      	ldr	r3, [r4, #0]
 8010552:	055a      	lsls	r2, r3, #21
 8010554:	d407      	bmi.n	8010566 <_printf_float+0x1e6>
 8010556:	6923      	ldr	r3, [r4, #16]
 8010558:	4642      	mov	r2, r8
 801055a:	4631      	mov	r1, r6
 801055c:	4628      	mov	r0, r5
 801055e:	47b8      	blx	r7
 8010560:	3001      	adds	r0, #1
 8010562:	d12b      	bne.n	80105bc <_printf_float+0x23c>
 8010564:	e767      	b.n	8010436 <_printf_float+0xb6>
 8010566:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801056a:	f240 80dd 	bls.w	8010728 <_printf_float+0x3a8>
 801056e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8010572:	2200      	movs	r2, #0
 8010574:	2300      	movs	r3, #0
 8010576:	f7f0 faa7 	bl	8000ac8 <__aeabi_dcmpeq>
 801057a:	2800      	cmp	r0, #0
 801057c:	d033      	beq.n	80105e6 <_printf_float+0x266>
 801057e:	4a37      	ldr	r2, [pc, #220]	@ (801065c <_printf_float+0x2dc>)
 8010580:	2301      	movs	r3, #1
 8010582:	4631      	mov	r1, r6
 8010584:	4628      	mov	r0, r5
 8010586:	47b8      	blx	r7
 8010588:	3001      	adds	r0, #1
 801058a:	f43f af54 	beq.w	8010436 <_printf_float+0xb6>
 801058e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8010592:	4543      	cmp	r3, r8
 8010594:	db02      	blt.n	801059c <_printf_float+0x21c>
 8010596:	6823      	ldr	r3, [r4, #0]
 8010598:	07d8      	lsls	r0, r3, #31
 801059a:	d50f      	bpl.n	80105bc <_printf_float+0x23c>
 801059c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80105a0:	4631      	mov	r1, r6
 80105a2:	4628      	mov	r0, r5
 80105a4:	47b8      	blx	r7
 80105a6:	3001      	adds	r0, #1
 80105a8:	f43f af45 	beq.w	8010436 <_printf_float+0xb6>
 80105ac:	f04f 0900 	mov.w	r9, #0
 80105b0:	f108 38ff 	add.w	r8, r8, #4294967295
 80105b4:	f104 0a1a 	add.w	sl, r4, #26
 80105b8:	45c8      	cmp	r8, r9
 80105ba:	dc09      	bgt.n	80105d0 <_printf_float+0x250>
 80105bc:	6823      	ldr	r3, [r4, #0]
 80105be:	079b      	lsls	r3, r3, #30
 80105c0:	f100 8103 	bmi.w	80107ca <_printf_float+0x44a>
 80105c4:	68e0      	ldr	r0, [r4, #12]
 80105c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80105c8:	4298      	cmp	r0, r3
 80105ca:	bfb8      	it	lt
 80105cc:	4618      	movlt	r0, r3
 80105ce:	e734      	b.n	801043a <_printf_float+0xba>
 80105d0:	2301      	movs	r3, #1
 80105d2:	4652      	mov	r2, sl
 80105d4:	4631      	mov	r1, r6
 80105d6:	4628      	mov	r0, r5
 80105d8:	47b8      	blx	r7
 80105da:	3001      	adds	r0, #1
 80105dc:	f43f af2b 	beq.w	8010436 <_printf_float+0xb6>
 80105e0:	f109 0901 	add.w	r9, r9, #1
 80105e4:	e7e8      	b.n	80105b8 <_printf_float+0x238>
 80105e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80105e8:	2b00      	cmp	r3, #0
 80105ea:	dc39      	bgt.n	8010660 <_printf_float+0x2e0>
 80105ec:	4a1b      	ldr	r2, [pc, #108]	@ (801065c <_printf_float+0x2dc>)
 80105ee:	2301      	movs	r3, #1
 80105f0:	4631      	mov	r1, r6
 80105f2:	4628      	mov	r0, r5
 80105f4:	47b8      	blx	r7
 80105f6:	3001      	adds	r0, #1
 80105f8:	f43f af1d 	beq.w	8010436 <_printf_float+0xb6>
 80105fc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8010600:	ea59 0303 	orrs.w	r3, r9, r3
 8010604:	d102      	bne.n	801060c <_printf_float+0x28c>
 8010606:	6823      	ldr	r3, [r4, #0]
 8010608:	07d9      	lsls	r1, r3, #31
 801060a:	d5d7      	bpl.n	80105bc <_printf_float+0x23c>
 801060c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010610:	4631      	mov	r1, r6
 8010612:	4628      	mov	r0, r5
 8010614:	47b8      	blx	r7
 8010616:	3001      	adds	r0, #1
 8010618:	f43f af0d 	beq.w	8010436 <_printf_float+0xb6>
 801061c:	f04f 0a00 	mov.w	sl, #0
 8010620:	f104 0b1a 	add.w	fp, r4, #26
 8010624:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010626:	425b      	negs	r3, r3
 8010628:	4553      	cmp	r3, sl
 801062a:	dc01      	bgt.n	8010630 <_printf_float+0x2b0>
 801062c:	464b      	mov	r3, r9
 801062e:	e793      	b.n	8010558 <_printf_float+0x1d8>
 8010630:	2301      	movs	r3, #1
 8010632:	465a      	mov	r2, fp
 8010634:	4631      	mov	r1, r6
 8010636:	4628      	mov	r0, r5
 8010638:	47b8      	blx	r7
 801063a:	3001      	adds	r0, #1
 801063c:	f43f aefb 	beq.w	8010436 <_printf_float+0xb6>
 8010640:	f10a 0a01 	add.w	sl, sl, #1
 8010644:	e7ee      	b.n	8010624 <_printf_float+0x2a4>
 8010646:	bf00      	nop
 8010648:	7fefffff 	.word	0x7fefffff
 801064c:	080131bb 	.word	0x080131bb
 8010650:	080131b7 	.word	0x080131b7
 8010654:	080131c3 	.word	0x080131c3
 8010658:	080131bf 	.word	0x080131bf
 801065c:	080131c7 	.word	0x080131c7
 8010660:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010662:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010666:	4553      	cmp	r3, sl
 8010668:	bfa8      	it	ge
 801066a:	4653      	movge	r3, sl
 801066c:	2b00      	cmp	r3, #0
 801066e:	4699      	mov	r9, r3
 8010670:	dc36      	bgt.n	80106e0 <_printf_float+0x360>
 8010672:	f04f 0b00 	mov.w	fp, #0
 8010676:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801067a:	f104 021a 	add.w	r2, r4, #26
 801067e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010680:	9306      	str	r3, [sp, #24]
 8010682:	eba3 0309 	sub.w	r3, r3, r9
 8010686:	455b      	cmp	r3, fp
 8010688:	dc31      	bgt.n	80106ee <_printf_float+0x36e>
 801068a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801068c:	459a      	cmp	sl, r3
 801068e:	dc3a      	bgt.n	8010706 <_printf_float+0x386>
 8010690:	6823      	ldr	r3, [r4, #0]
 8010692:	07da      	lsls	r2, r3, #31
 8010694:	d437      	bmi.n	8010706 <_printf_float+0x386>
 8010696:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010698:	ebaa 0903 	sub.w	r9, sl, r3
 801069c:	9b06      	ldr	r3, [sp, #24]
 801069e:	ebaa 0303 	sub.w	r3, sl, r3
 80106a2:	4599      	cmp	r9, r3
 80106a4:	bfa8      	it	ge
 80106a6:	4699      	movge	r9, r3
 80106a8:	f1b9 0f00 	cmp.w	r9, #0
 80106ac:	dc33      	bgt.n	8010716 <_printf_float+0x396>
 80106ae:	f04f 0800 	mov.w	r8, #0
 80106b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80106b6:	f104 0b1a 	add.w	fp, r4, #26
 80106ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80106bc:	ebaa 0303 	sub.w	r3, sl, r3
 80106c0:	eba3 0309 	sub.w	r3, r3, r9
 80106c4:	4543      	cmp	r3, r8
 80106c6:	f77f af79 	ble.w	80105bc <_printf_float+0x23c>
 80106ca:	2301      	movs	r3, #1
 80106cc:	465a      	mov	r2, fp
 80106ce:	4631      	mov	r1, r6
 80106d0:	4628      	mov	r0, r5
 80106d2:	47b8      	blx	r7
 80106d4:	3001      	adds	r0, #1
 80106d6:	f43f aeae 	beq.w	8010436 <_printf_float+0xb6>
 80106da:	f108 0801 	add.w	r8, r8, #1
 80106de:	e7ec      	b.n	80106ba <_printf_float+0x33a>
 80106e0:	4642      	mov	r2, r8
 80106e2:	4631      	mov	r1, r6
 80106e4:	4628      	mov	r0, r5
 80106e6:	47b8      	blx	r7
 80106e8:	3001      	adds	r0, #1
 80106ea:	d1c2      	bne.n	8010672 <_printf_float+0x2f2>
 80106ec:	e6a3      	b.n	8010436 <_printf_float+0xb6>
 80106ee:	2301      	movs	r3, #1
 80106f0:	4631      	mov	r1, r6
 80106f2:	4628      	mov	r0, r5
 80106f4:	9206      	str	r2, [sp, #24]
 80106f6:	47b8      	blx	r7
 80106f8:	3001      	adds	r0, #1
 80106fa:	f43f ae9c 	beq.w	8010436 <_printf_float+0xb6>
 80106fe:	9a06      	ldr	r2, [sp, #24]
 8010700:	f10b 0b01 	add.w	fp, fp, #1
 8010704:	e7bb      	b.n	801067e <_printf_float+0x2fe>
 8010706:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801070a:	4631      	mov	r1, r6
 801070c:	4628      	mov	r0, r5
 801070e:	47b8      	blx	r7
 8010710:	3001      	adds	r0, #1
 8010712:	d1c0      	bne.n	8010696 <_printf_float+0x316>
 8010714:	e68f      	b.n	8010436 <_printf_float+0xb6>
 8010716:	9a06      	ldr	r2, [sp, #24]
 8010718:	464b      	mov	r3, r9
 801071a:	4442      	add	r2, r8
 801071c:	4631      	mov	r1, r6
 801071e:	4628      	mov	r0, r5
 8010720:	47b8      	blx	r7
 8010722:	3001      	adds	r0, #1
 8010724:	d1c3      	bne.n	80106ae <_printf_float+0x32e>
 8010726:	e686      	b.n	8010436 <_printf_float+0xb6>
 8010728:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801072c:	f1ba 0f01 	cmp.w	sl, #1
 8010730:	dc01      	bgt.n	8010736 <_printf_float+0x3b6>
 8010732:	07db      	lsls	r3, r3, #31
 8010734:	d536      	bpl.n	80107a4 <_printf_float+0x424>
 8010736:	2301      	movs	r3, #1
 8010738:	4642      	mov	r2, r8
 801073a:	4631      	mov	r1, r6
 801073c:	4628      	mov	r0, r5
 801073e:	47b8      	blx	r7
 8010740:	3001      	adds	r0, #1
 8010742:	f43f ae78 	beq.w	8010436 <_printf_float+0xb6>
 8010746:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801074a:	4631      	mov	r1, r6
 801074c:	4628      	mov	r0, r5
 801074e:	47b8      	blx	r7
 8010750:	3001      	adds	r0, #1
 8010752:	f43f ae70 	beq.w	8010436 <_printf_float+0xb6>
 8010756:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801075a:	2200      	movs	r2, #0
 801075c:	2300      	movs	r3, #0
 801075e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010762:	f7f0 f9b1 	bl	8000ac8 <__aeabi_dcmpeq>
 8010766:	b9c0      	cbnz	r0, 801079a <_printf_float+0x41a>
 8010768:	4653      	mov	r3, sl
 801076a:	f108 0201 	add.w	r2, r8, #1
 801076e:	4631      	mov	r1, r6
 8010770:	4628      	mov	r0, r5
 8010772:	47b8      	blx	r7
 8010774:	3001      	adds	r0, #1
 8010776:	d10c      	bne.n	8010792 <_printf_float+0x412>
 8010778:	e65d      	b.n	8010436 <_printf_float+0xb6>
 801077a:	2301      	movs	r3, #1
 801077c:	465a      	mov	r2, fp
 801077e:	4631      	mov	r1, r6
 8010780:	4628      	mov	r0, r5
 8010782:	47b8      	blx	r7
 8010784:	3001      	adds	r0, #1
 8010786:	f43f ae56 	beq.w	8010436 <_printf_float+0xb6>
 801078a:	f108 0801 	add.w	r8, r8, #1
 801078e:	45d0      	cmp	r8, sl
 8010790:	dbf3      	blt.n	801077a <_printf_float+0x3fa>
 8010792:	464b      	mov	r3, r9
 8010794:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8010798:	e6df      	b.n	801055a <_printf_float+0x1da>
 801079a:	f04f 0800 	mov.w	r8, #0
 801079e:	f104 0b1a 	add.w	fp, r4, #26
 80107a2:	e7f4      	b.n	801078e <_printf_float+0x40e>
 80107a4:	2301      	movs	r3, #1
 80107a6:	4642      	mov	r2, r8
 80107a8:	e7e1      	b.n	801076e <_printf_float+0x3ee>
 80107aa:	2301      	movs	r3, #1
 80107ac:	464a      	mov	r2, r9
 80107ae:	4631      	mov	r1, r6
 80107b0:	4628      	mov	r0, r5
 80107b2:	47b8      	blx	r7
 80107b4:	3001      	adds	r0, #1
 80107b6:	f43f ae3e 	beq.w	8010436 <_printf_float+0xb6>
 80107ba:	f108 0801 	add.w	r8, r8, #1
 80107be:	68e3      	ldr	r3, [r4, #12]
 80107c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80107c2:	1a5b      	subs	r3, r3, r1
 80107c4:	4543      	cmp	r3, r8
 80107c6:	dcf0      	bgt.n	80107aa <_printf_float+0x42a>
 80107c8:	e6fc      	b.n	80105c4 <_printf_float+0x244>
 80107ca:	f04f 0800 	mov.w	r8, #0
 80107ce:	f104 0919 	add.w	r9, r4, #25
 80107d2:	e7f4      	b.n	80107be <_printf_float+0x43e>

080107d4 <_printf_common>:
 80107d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80107d8:	4616      	mov	r6, r2
 80107da:	4698      	mov	r8, r3
 80107dc:	688a      	ldr	r2, [r1, #8]
 80107de:	690b      	ldr	r3, [r1, #16]
 80107e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80107e4:	4293      	cmp	r3, r2
 80107e6:	bfb8      	it	lt
 80107e8:	4613      	movlt	r3, r2
 80107ea:	6033      	str	r3, [r6, #0]
 80107ec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80107f0:	4607      	mov	r7, r0
 80107f2:	460c      	mov	r4, r1
 80107f4:	b10a      	cbz	r2, 80107fa <_printf_common+0x26>
 80107f6:	3301      	adds	r3, #1
 80107f8:	6033      	str	r3, [r6, #0]
 80107fa:	6823      	ldr	r3, [r4, #0]
 80107fc:	0699      	lsls	r1, r3, #26
 80107fe:	bf42      	ittt	mi
 8010800:	6833      	ldrmi	r3, [r6, #0]
 8010802:	3302      	addmi	r3, #2
 8010804:	6033      	strmi	r3, [r6, #0]
 8010806:	6825      	ldr	r5, [r4, #0]
 8010808:	f015 0506 	ands.w	r5, r5, #6
 801080c:	d106      	bne.n	801081c <_printf_common+0x48>
 801080e:	f104 0a19 	add.w	sl, r4, #25
 8010812:	68e3      	ldr	r3, [r4, #12]
 8010814:	6832      	ldr	r2, [r6, #0]
 8010816:	1a9b      	subs	r3, r3, r2
 8010818:	42ab      	cmp	r3, r5
 801081a:	dc26      	bgt.n	801086a <_printf_common+0x96>
 801081c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010820:	6822      	ldr	r2, [r4, #0]
 8010822:	3b00      	subs	r3, #0
 8010824:	bf18      	it	ne
 8010826:	2301      	movne	r3, #1
 8010828:	0692      	lsls	r2, r2, #26
 801082a:	d42b      	bmi.n	8010884 <_printf_common+0xb0>
 801082c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010830:	4641      	mov	r1, r8
 8010832:	4638      	mov	r0, r7
 8010834:	47c8      	blx	r9
 8010836:	3001      	adds	r0, #1
 8010838:	d01e      	beq.n	8010878 <_printf_common+0xa4>
 801083a:	6823      	ldr	r3, [r4, #0]
 801083c:	6922      	ldr	r2, [r4, #16]
 801083e:	f003 0306 	and.w	r3, r3, #6
 8010842:	2b04      	cmp	r3, #4
 8010844:	bf02      	ittt	eq
 8010846:	68e5      	ldreq	r5, [r4, #12]
 8010848:	6833      	ldreq	r3, [r6, #0]
 801084a:	1aed      	subeq	r5, r5, r3
 801084c:	68a3      	ldr	r3, [r4, #8]
 801084e:	bf0c      	ite	eq
 8010850:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010854:	2500      	movne	r5, #0
 8010856:	4293      	cmp	r3, r2
 8010858:	bfc4      	itt	gt
 801085a:	1a9b      	subgt	r3, r3, r2
 801085c:	18ed      	addgt	r5, r5, r3
 801085e:	2600      	movs	r6, #0
 8010860:	341a      	adds	r4, #26
 8010862:	42b5      	cmp	r5, r6
 8010864:	d11a      	bne.n	801089c <_printf_common+0xc8>
 8010866:	2000      	movs	r0, #0
 8010868:	e008      	b.n	801087c <_printf_common+0xa8>
 801086a:	2301      	movs	r3, #1
 801086c:	4652      	mov	r2, sl
 801086e:	4641      	mov	r1, r8
 8010870:	4638      	mov	r0, r7
 8010872:	47c8      	blx	r9
 8010874:	3001      	adds	r0, #1
 8010876:	d103      	bne.n	8010880 <_printf_common+0xac>
 8010878:	f04f 30ff 	mov.w	r0, #4294967295
 801087c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010880:	3501      	adds	r5, #1
 8010882:	e7c6      	b.n	8010812 <_printf_common+0x3e>
 8010884:	18e1      	adds	r1, r4, r3
 8010886:	1c5a      	adds	r2, r3, #1
 8010888:	2030      	movs	r0, #48	@ 0x30
 801088a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801088e:	4422      	add	r2, r4
 8010890:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010894:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010898:	3302      	adds	r3, #2
 801089a:	e7c7      	b.n	801082c <_printf_common+0x58>
 801089c:	2301      	movs	r3, #1
 801089e:	4622      	mov	r2, r4
 80108a0:	4641      	mov	r1, r8
 80108a2:	4638      	mov	r0, r7
 80108a4:	47c8      	blx	r9
 80108a6:	3001      	adds	r0, #1
 80108a8:	d0e6      	beq.n	8010878 <_printf_common+0xa4>
 80108aa:	3601      	adds	r6, #1
 80108ac:	e7d9      	b.n	8010862 <_printf_common+0x8e>
	...

080108b0 <_printf_i>:
 80108b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80108b4:	7e0f      	ldrb	r7, [r1, #24]
 80108b6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80108b8:	2f78      	cmp	r7, #120	@ 0x78
 80108ba:	4691      	mov	r9, r2
 80108bc:	4680      	mov	r8, r0
 80108be:	460c      	mov	r4, r1
 80108c0:	469a      	mov	sl, r3
 80108c2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80108c6:	d807      	bhi.n	80108d8 <_printf_i+0x28>
 80108c8:	2f62      	cmp	r7, #98	@ 0x62
 80108ca:	d80a      	bhi.n	80108e2 <_printf_i+0x32>
 80108cc:	2f00      	cmp	r7, #0
 80108ce:	f000 80d1 	beq.w	8010a74 <_printf_i+0x1c4>
 80108d2:	2f58      	cmp	r7, #88	@ 0x58
 80108d4:	f000 80b8 	beq.w	8010a48 <_printf_i+0x198>
 80108d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80108dc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80108e0:	e03a      	b.n	8010958 <_printf_i+0xa8>
 80108e2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80108e6:	2b15      	cmp	r3, #21
 80108e8:	d8f6      	bhi.n	80108d8 <_printf_i+0x28>
 80108ea:	a101      	add	r1, pc, #4	@ (adr r1, 80108f0 <_printf_i+0x40>)
 80108ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80108f0:	08010949 	.word	0x08010949
 80108f4:	0801095d 	.word	0x0801095d
 80108f8:	080108d9 	.word	0x080108d9
 80108fc:	080108d9 	.word	0x080108d9
 8010900:	080108d9 	.word	0x080108d9
 8010904:	080108d9 	.word	0x080108d9
 8010908:	0801095d 	.word	0x0801095d
 801090c:	080108d9 	.word	0x080108d9
 8010910:	080108d9 	.word	0x080108d9
 8010914:	080108d9 	.word	0x080108d9
 8010918:	080108d9 	.word	0x080108d9
 801091c:	08010a5b 	.word	0x08010a5b
 8010920:	08010987 	.word	0x08010987
 8010924:	08010a15 	.word	0x08010a15
 8010928:	080108d9 	.word	0x080108d9
 801092c:	080108d9 	.word	0x080108d9
 8010930:	08010a7d 	.word	0x08010a7d
 8010934:	080108d9 	.word	0x080108d9
 8010938:	08010987 	.word	0x08010987
 801093c:	080108d9 	.word	0x080108d9
 8010940:	080108d9 	.word	0x080108d9
 8010944:	08010a1d 	.word	0x08010a1d
 8010948:	6833      	ldr	r3, [r6, #0]
 801094a:	1d1a      	adds	r2, r3, #4
 801094c:	681b      	ldr	r3, [r3, #0]
 801094e:	6032      	str	r2, [r6, #0]
 8010950:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010954:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010958:	2301      	movs	r3, #1
 801095a:	e09c      	b.n	8010a96 <_printf_i+0x1e6>
 801095c:	6833      	ldr	r3, [r6, #0]
 801095e:	6820      	ldr	r0, [r4, #0]
 8010960:	1d19      	adds	r1, r3, #4
 8010962:	6031      	str	r1, [r6, #0]
 8010964:	0606      	lsls	r6, r0, #24
 8010966:	d501      	bpl.n	801096c <_printf_i+0xbc>
 8010968:	681d      	ldr	r5, [r3, #0]
 801096a:	e003      	b.n	8010974 <_printf_i+0xc4>
 801096c:	0645      	lsls	r5, r0, #25
 801096e:	d5fb      	bpl.n	8010968 <_printf_i+0xb8>
 8010970:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010974:	2d00      	cmp	r5, #0
 8010976:	da03      	bge.n	8010980 <_printf_i+0xd0>
 8010978:	232d      	movs	r3, #45	@ 0x2d
 801097a:	426d      	negs	r5, r5
 801097c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010980:	4858      	ldr	r0, [pc, #352]	@ (8010ae4 <_printf_i+0x234>)
 8010982:	230a      	movs	r3, #10
 8010984:	e011      	b.n	80109aa <_printf_i+0xfa>
 8010986:	6821      	ldr	r1, [r4, #0]
 8010988:	6833      	ldr	r3, [r6, #0]
 801098a:	0608      	lsls	r0, r1, #24
 801098c:	f853 5b04 	ldr.w	r5, [r3], #4
 8010990:	d402      	bmi.n	8010998 <_printf_i+0xe8>
 8010992:	0649      	lsls	r1, r1, #25
 8010994:	bf48      	it	mi
 8010996:	b2ad      	uxthmi	r5, r5
 8010998:	2f6f      	cmp	r7, #111	@ 0x6f
 801099a:	4852      	ldr	r0, [pc, #328]	@ (8010ae4 <_printf_i+0x234>)
 801099c:	6033      	str	r3, [r6, #0]
 801099e:	bf14      	ite	ne
 80109a0:	230a      	movne	r3, #10
 80109a2:	2308      	moveq	r3, #8
 80109a4:	2100      	movs	r1, #0
 80109a6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80109aa:	6866      	ldr	r6, [r4, #4]
 80109ac:	60a6      	str	r6, [r4, #8]
 80109ae:	2e00      	cmp	r6, #0
 80109b0:	db05      	blt.n	80109be <_printf_i+0x10e>
 80109b2:	6821      	ldr	r1, [r4, #0]
 80109b4:	432e      	orrs	r6, r5
 80109b6:	f021 0104 	bic.w	r1, r1, #4
 80109ba:	6021      	str	r1, [r4, #0]
 80109bc:	d04b      	beq.n	8010a56 <_printf_i+0x1a6>
 80109be:	4616      	mov	r6, r2
 80109c0:	fbb5 f1f3 	udiv	r1, r5, r3
 80109c4:	fb03 5711 	mls	r7, r3, r1, r5
 80109c8:	5dc7      	ldrb	r7, [r0, r7]
 80109ca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80109ce:	462f      	mov	r7, r5
 80109d0:	42bb      	cmp	r3, r7
 80109d2:	460d      	mov	r5, r1
 80109d4:	d9f4      	bls.n	80109c0 <_printf_i+0x110>
 80109d6:	2b08      	cmp	r3, #8
 80109d8:	d10b      	bne.n	80109f2 <_printf_i+0x142>
 80109da:	6823      	ldr	r3, [r4, #0]
 80109dc:	07df      	lsls	r7, r3, #31
 80109de:	d508      	bpl.n	80109f2 <_printf_i+0x142>
 80109e0:	6923      	ldr	r3, [r4, #16]
 80109e2:	6861      	ldr	r1, [r4, #4]
 80109e4:	4299      	cmp	r1, r3
 80109e6:	bfde      	ittt	le
 80109e8:	2330      	movle	r3, #48	@ 0x30
 80109ea:	f806 3c01 	strble.w	r3, [r6, #-1]
 80109ee:	f106 36ff 	addle.w	r6, r6, #4294967295
 80109f2:	1b92      	subs	r2, r2, r6
 80109f4:	6122      	str	r2, [r4, #16]
 80109f6:	f8cd a000 	str.w	sl, [sp]
 80109fa:	464b      	mov	r3, r9
 80109fc:	aa03      	add	r2, sp, #12
 80109fe:	4621      	mov	r1, r4
 8010a00:	4640      	mov	r0, r8
 8010a02:	f7ff fee7 	bl	80107d4 <_printf_common>
 8010a06:	3001      	adds	r0, #1
 8010a08:	d14a      	bne.n	8010aa0 <_printf_i+0x1f0>
 8010a0a:	f04f 30ff 	mov.w	r0, #4294967295
 8010a0e:	b004      	add	sp, #16
 8010a10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010a14:	6823      	ldr	r3, [r4, #0]
 8010a16:	f043 0320 	orr.w	r3, r3, #32
 8010a1a:	6023      	str	r3, [r4, #0]
 8010a1c:	4832      	ldr	r0, [pc, #200]	@ (8010ae8 <_printf_i+0x238>)
 8010a1e:	2778      	movs	r7, #120	@ 0x78
 8010a20:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010a24:	6823      	ldr	r3, [r4, #0]
 8010a26:	6831      	ldr	r1, [r6, #0]
 8010a28:	061f      	lsls	r7, r3, #24
 8010a2a:	f851 5b04 	ldr.w	r5, [r1], #4
 8010a2e:	d402      	bmi.n	8010a36 <_printf_i+0x186>
 8010a30:	065f      	lsls	r7, r3, #25
 8010a32:	bf48      	it	mi
 8010a34:	b2ad      	uxthmi	r5, r5
 8010a36:	6031      	str	r1, [r6, #0]
 8010a38:	07d9      	lsls	r1, r3, #31
 8010a3a:	bf44      	itt	mi
 8010a3c:	f043 0320 	orrmi.w	r3, r3, #32
 8010a40:	6023      	strmi	r3, [r4, #0]
 8010a42:	b11d      	cbz	r5, 8010a4c <_printf_i+0x19c>
 8010a44:	2310      	movs	r3, #16
 8010a46:	e7ad      	b.n	80109a4 <_printf_i+0xf4>
 8010a48:	4826      	ldr	r0, [pc, #152]	@ (8010ae4 <_printf_i+0x234>)
 8010a4a:	e7e9      	b.n	8010a20 <_printf_i+0x170>
 8010a4c:	6823      	ldr	r3, [r4, #0]
 8010a4e:	f023 0320 	bic.w	r3, r3, #32
 8010a52:	6023      	str	r3, [r4, #0]
 8010a54:	e7f6      	b.n	8010a44 <_printf_i+0x194>
 8010a56:	4616      	mov	r6, r2
 8010a58:	e7bd      	b.n	80109d6 <_printf_i+0x126>
 8010a5a:	6833      	ldr	r3, [r6, #0]
 8010a5c:	6825      	ldr	r5, [r4, #0]
 8010a5e:	6961      	ldr	r1, [r4, #20]
 8010a60:	1d18      	adds	r0, r3, #4
 8010a62:	6030      	str	r0, [r6, #0]
 8010a64:	062e      	lsls	r6, r5, #24
 8010a66:	681b      	ldr	r3, [r3, #0]
 8010a68:	d501      	bpl.n	8010a6e <_printf_i+0x1be>
 8010a6a:	6019      	str	r1, [r3, #0]
 8010a6c:	e002      	b.n	8010a74 <_printf_i+0x1c4>
 8010a6e:	0668      	lsls	r0, r5, #25
 8010a70:	d5fb      	bpl.n	8010a6a <_printf_i+0x1ba>
 8010a72:	8019      	strh	r1, [r3, #0]
 8010a74:	2300      	movs	r3, #0
 8010a76:	6123      	str	r3, [r4, #16]
 8010a78:	4616      	mov	r6, r2
 8010a7a:	e7bc      	b.n	80109f6 <_printf_i+0x146>
 8010a7c:	6833      	ldr	r3, [r6, #0]
 8010a7e:	1d1a      	adds	r2, r3, #4
 8010a80:	6032      	str	r2, [r6, #0]
 8010a82:	681e      	ldr	r6, [r3, #0]
 8010a84:	6862      	ldr	r2, [r4, #4]
 8010a86:	2100      	movs	r1, #0
 8010a88:	4630      	mov	r0, r6
 8010a8a:	f7ef fba1 	bl	80001d0 <memchr>
 8010a8e:	b108      	cbz	r0, 8010a94 <_printf_i+0x1e4>
 8010a90:	1b80      	subs	r0, r0, r6
 8010a92:	6060      	str	r0, [r4, #4]
 8010a94:	6863      	ldr	r3, [r4, #4]
 8010a96:	6123      	str	r3, [r4, #16]
 8010a98:	2300      	movs	r3, #0
 8010a9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010a9e:	e7aa      	b.n	80109f6 <_printf_i+0x146>
 8010aa0:	6923      	ldr	r3, [r4, #16]
 8010aa2:	4632      	mov	r2, r6
 8010aa4:	4649      	mov	r1, r9
 8010aa6:	4640      	mov	r0, r8
 8010aa8:	47d0      	blx	sl
 8010aaa:	3001      	adds	r0, #1
 8010aac:	d0ad      	beq.n	8010a0a <_printf_i+0x15a>
 8010aae:	6823      	ldr	r3, [r4, #0]
 8010ab0:	079b      	lsls	r3, r3, #30
 8010ab2:	d413      	bmi.n	8010adc <_printf_i+0x22c>
 8010ab4:	68e0      	ldr	r0, [r4, #12]
 8010ab6:	9b03      	ldr	r3, [sp, #12]
 8010ab8:	4298      	cmp	r0, r3
 8010aba:	bfb8      	it	lt
 8010abc:	4618      	movlt	r0, r3
 8010abe:	e7a6      	b.n	8010a0e <_printf_i+0x15e>
 8010ac0:	2301      	movs	r3, #1
 8010ac2:	4632      	mov	r2, r6
 8010ac4:	4649      	mov	r1, r9
 8010ac6:	4640      	mov	r0, r8
 8010ac8:	47d0      	blx	sl
 8010aca:	3001      	adds	r0, #1
 8010acc:	d09d      	beq.n	8010a0a <_printf_i+0x15a>
 8010ace:	3501      	adds	r5, #1
 8010ad0:	68e3      	ldr	r3, [r4, #12]
 8010ad2:	9903      	ldr	r1, [sp, #12]
 8010ad4:	1a5b      	subs	r3, r3, r1
 8010ad6:	42ab      	cmp	r3, r5
 8010ad8:	dcf2      	bgt.n	8010ac0 <_printf_i+0x210>
 8010ada:	e7eb      	b.n	8010ab4 <_printf_i+0x204>
 8010adc:	2500      	movs	r5, #0
 8010ade:	f104 0619 	add.w	r6, r4, #25
 8010ae2:	e7f5      	b.n	8010ad0 <_printf_i+0x220>
 8010ae4:	080131c9 	.word	0x080131c9
 8010ae8:	080131da 	.word	0x080131da

08010aec <std>:
 8010aec:	2300      	movs	r3, #0
 8010aee:	b510      	push	{r4, lr}
 8010af0:	4604      	mov	r4, r0
 8010af2:	e9c0 3300 	strd	r3, r3, [r0]
 8010af6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010afa:	6083      	str	r3, [r0, #8]
 8010afc:	8181      	strh	r1, [r0, #12]
 8010afe:	6643      	str	r3, [r0, #100]	@ 0x64
 8010b00:	81c2      	strh	r2, [r0, #14]
 8010b02:	6183      	str	r3, [r0, #24]
 8010b04:	4619      	mov	r1, r3
 8010b06:	2208      	movs	r2, #8
 8010b08:	305c      	adds	r0, #92	@ 0x5c
 8010b0a:	f000 f9f9 	bl	8010f00 <memset>
 8010b0e:	4b0d      	ldr	r3, [pc, #52]	@ (8010b44 <std+0x58>)
 8010b10:	6263      	str	r3, [r4, #36]	@ 0x24
 8010b12:	4b0d      	ldr	r3, [pc, #52]	@ (8010b48 <std+0x5c>)
 8010b14:	62a3      	str	r3, [r4, #40]	@ 0x28
 8010b16:	4b0d      	ldr	r3, [pc, #52]	@ (8010b4c <std+0x60>)
 8010b18:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010b1a:	4b0d      	ldr	r3, [pc, #52]	@ (8010b50 <std+0x64>)
 8010b1c:	6323      	str	r3, [r4, #48]	@ 0x30
 8010b1e:	4b0d      	ldr	r3, [pc, #52]	@ (8010b54 <std+0x68>)
 8010b20:	6224      	str	r4, [r4, #32]
 8010b22:	429c      	cmp	r4, r3
 8010b24:	d006      	beq.n	8010b34 <std+0x48>
 8010b26:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8010b2a:	4294      	cmp	r4, r2
 8010b2c:	d002      	beq.n	8010b34 <std+0x48>
 8010b2e:	33d0      	adds	r3, #208	@ 0xd0
 8010b30:	429c      	cmp	r4, r3
 8010b32:	d105      	bne.n	8010b40 <std+0x54>
 8010b34:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8010b38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010b3c:	f000 baba 	b.w	80110b4 <__retarget_lock_init_recursive>
 8010b40:	bd10      	pop	{r4, pc}
 8010b42:	bf00      	nop
 8010b44:	08010d51 	.word	0x08010d51
 8010b48:	08010d73 	.word	0x08010d73
 8010b4c:	08010dab 	.word	0x08010dab
 8010b50:	08010dcf 	.word	0x08010dcf
 8010b54:	200083b4 	.word	0x200083b4

08010b58 <stdio_exit_handler>:
 8010b58:	4a02      	ldr	r2, [pc, #8]	@ (8010b64 <stdio_exit_handler+0xc>)
 8010b5a:	4903      	ldr	r1, [pc, #12]	@ (8010b68 <stdio_exit_handler+0x10>)
 8010b5c:	4803      	ldr	r0, [pc, #12]	@ (8010b6c <stdio_exit_handler+0x14>)
 8010b5e:	f000 b869 	b.w	8010c34 <_fwalk_sglue>
 8010b62:	bf00      	nop
 8010b64:	20000028 	.word	0x20000028
 8010b68:	08012a49 	.word	0x08012a49
 8010b6c:	20000038 	.word	0x20000038

08010b70 <cleanup_stdio>:
 8010b70:	6841      	ldr	r1, [r0, #4]
 8010b72:	4b0c      	ldr	r3, [pc, #48]	@ (8010ba4 <cleanup_stdio+0x34>)
 8010b74:	4299      	cmp	r1, r3
 8010b76:	b510      	push	{r4, lr}
 8010b78:	4604      	mov	r4, r0
 8010b7a:	d001      	beq.n	8010b80 <cleanup_stdio+0x10>
 8010b7c:	f001 ff64 	bl	8012a48 <_fflush_r>
 8010b80:	68a1      	ldr	r1, [r4, #8]
 8010b82:	4b09      	ldr	r3, [pc, #36]	@ (8010ba8 <cleanup_stdio+0x38>)
 8010b84:	4299      	cmp	r1, r3
 8010b86:	d002      	beq.n	8010b8e <cleanup_stdio+0x1e>
 8010b88:	4620      	mov	r0, r4
 8010b8a:	f001 ff5d 	bl	8012a48 <_fflush_r>
 8010b8e:	68e1      	ldr	r1, [r4, #12]
 8010b90:	4b06      	ldr	r3, [pc, #24]	@ (8010bac <cleanup_stdio+0x3c>)
 8010b92:	4299      	cmp	r1, r3
 8010b94:	d004      	beq.n	8010ba0 <cleanup_stdio+0x30>
 8010b96:	4620      	mov	r0, r4
 8010b98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010b9c:	f001 bf54 	b.w	8012a48 <_fflush_r>
 8010ba0:	bd10      	pop	{r4, pc}
 8010ba2:	bf00      	nop
 8010ba4:	200083b4 	.word	0x200083b4
 8010ba8:	2000841c 	.word	0x2000841c
 8010bac:	20008484 	.word	0x20008484

08010bb0 <global_stdio_init.part.0>:
 8010bb0:	b510      	push	{r4, lr}
 8010bb2:	4b0b      	ldr	r3, [pc, #44]	@ (8010be0 <global_stdio_init.part.0+0x30>)
 8010bb4:	4c0b      	ldr	r4, [pc, #44]	@ (8010be4 <global_stdio_init.part.0+0x34>)
 8010bb6:	4a0c      	ldr	r2, [pc, #48]	@ (8010be8 <global_stdio_init.part.0+0x38>)
 8010bb8:	601a      	str	r2, [r3, #0]
 8010bba:	4620      	mov	r0, r4
 8010bbc:	2200      	movs	r2, #0
 8010bbe:	2104      	movs	r1, #4
 8010bc0:	f7ff ff94 	bl	8010aec <std>
 8010bc4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010bc8:	2201      	movs	r2, #1
 8010bca:	2109      	movs	r1, #9
 8010bcc:	f7ff ff8e 	bl	8010aec <std>
 8010bd0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010bd4:	2202      	movs	r2, #2
 8010bd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010bda:	2112      	movs	r1, #18
 8010bdc:	f7ff bf86 	b.w	8010aec <std>
 8010be0:	200084ec 	.word	0x200084ec
 8010be4:	200083b4 	.word	0x200083b4
 8010be8:	08010b59 	.word	0x08010b59

08010bec <__sfp_lock_acquire>:
 8010bec:	4801      	ldr	r0, [pc, #4]	@ (8010bf4 <__sfp_lock_acquire+0x8>)
 8010bee:	f000 ba62 	b.w	80110b6 <__retarget_lock_acquire_recursive>
 8010bf2:	bf00      	nop
 8010bf4:	200084f5 	.word	0x200084f5

08010bf8 <__sfp_lock_release>:
 8010bf8:	4801      	ldr	r0, [pc, #4]	@ (8010c00 <__sfp_lock_release+0x8>)
 8010bfa:	f000 ba5d 	b.w	80110b8 <__retarget_lock_release_recursive>
 8010bfe:	bf00      	nop
 8010c00:	200084f5 	.word	0x200084f5

08010c04 <__sinit>:
 8010c04:	b510      	push	{r4, lr}
 8010c06:	4604      	mov	r4, r0
 8010c08:	f7ff fff0 	bl	8010bec <__sfp_lock_acquire>
 8010c0c:	6a23      	ldr	r3, [r4, #32]
 8010c0e:	b11b      	cbz	r3, 8010c18 <__sinit+0x14>
 8010c10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010c14:	f7ff bff0 	b.w	8010bf8 <__sfp_lock_release>
 8010c18:	4b04      	ldr	r3, [pc, #16]	@ (8010c2c <__sinit+0x28>)
 8010c1a:	6223      	str	r3, [r4, #32]
 8010c1c:	4b04      	ldr	r3, [pc, #16]	@ (8010c30 <__sinit+0x2c>)
 8010c1e:	681b      	ldr	r3, [r3, #0]
 8010c20:	2b00      	cmp	r3, #0
 8010c22:	d1f5      	bne.n	8010c10 <__sinit+0xc>
 8010c24:	f7ff ffc4 	bl	8010bb0 <global_stdio_init.part.0>
 8010c28:	e7f2      	b.n	8010c10 <__sinit+0xc>
 8010c2a:	bf00      	nop
 8010c2c:	08010b71 	.word	0x08010b71
 8010c30:	200084ec 	.word	0x200084ec

08010c34 <_fwalk_sglue>:
 8010c34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010c38:	4607      	mov	r7, r0
 8010c3a:	4688      	mov	r8, r1
 8010c3c:	4614      	mov	r4, r2
 8010c3e:	2600      	movs	r6, #0
 8010c40:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010c44:	f1b9 0901 	subs.w	r9, r9, #1
 8010c48:	d505      	bpl.n	8010c56 <_fwalk_sglue+0x22>
 8010c4a:	6824      	ldr	r4, [r4, #0]
 8010c4c:	2c00      	cmp	r4, #0
 8010c4e:	d1f7      	bne.n	8010c40 <_fwalk_sglue+0xc>
 8010c50:	4630      	mov	r0, r6
 8010c52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010c56:	89ab      	ldrh	r3, [r5, #12]
 8010c58:	2b01      	cmp	r3, #1
 8010c5a:	d907      	bls.n	8010c6c <_fwalk_sglue+0x38>
 8010c5c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010c60:	3301      	adds	r3, #1
 8010c62:	d003      	beq.n	8010c6c <_fwalk_sglue+0x38>
 8010c64:	4629      	mov	r1, r5
 8010c66:	4638      	mov	r0, r7
 8010c68:	47c0      	blx	r8
 8010c6a:	4306      	orrs	r6, r0
 8010c6c:	3568      	adds	r5, #104	@ 0x68
 8010c6e:	e7e9      	b.n	8010c44 <_fwalk_sglue+0x10>

08010c70 <iprintf>:
 8010c70:	b40f      	push	{r0, r1, r2, r3}
 8010c72:	b507      	push	{r0, r1, r2, lr}
 8010c74:	4906      	ldr	r1, [pc, #24]	@ (8010c90 <iprintf+0x20>)
 8010c76:	ab04      	add	r3, sp, #16
 8010c78:	6808      	ldr	r0, [r1, #0]
 8010c7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8010c7e:	6881      	ldr	r1, [r0, #8]
 8010c80:	9301      	str	r3, [sp, #4]
 8010c82:	f001 fd45 	bl	8012710 <_vfiprintf_r>
 8010c86:	b003      	add	sp, #12
 8010c88:	f85d eb04 	ldr.w	lr, [sp], #4
 8010c8c:	b004      	add	sp, #16
 8010c8e:	4770      	bx	lr
 8010c90:	20000034 	.word	0x20000034

08010c94 <_puts_r>:
 8010c94:	6a03      	ldr	r3, [r0, #32]
 8010c96:	b570      	push	{r4, r5, r6, lr}
 8010c98:	6884      	ldr	r4, [r0, #8]
 8010c9a:	4605      	mov	r5, r0
 8010c9c:	460e      	mov	r6, r1
 8010c9e:	b90b      	cbnz	r3, 8010ca4 <_puts_r+0x10>
 8010ca0:	f7ff ffb0 	bl	8010c04 <__sinit>
 8010ca4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010ca6:	07db      	lsls	r3, r3, #31
 8010ca8:	d405      	bmi.n	8010cb6 <_puts_r+0x22>
 8010caa:	89a3      	ldrh	r3, [r4, #12]
 8010cac:	0598      	lsls	r0, r3, #22
 8010cae:	d402      	bmi.n	8010cb6 <_puts_r+0x22>
 8010cb0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010cb2:	f000 fa00 	bl	80110b6 <__retarget_lock_acquire_recursive>
 8010cb6:	89a3      	ldrh	r3, [r4, #12]
 8010cb8:	0719      	lsls	r1, r3, #28
 8010cba:	d502      	bpl.n	8010cc2 <_puts_r+0x2e>
 8010cbc:	6923      	ldr	r3, [r4, #16]
 8010cbe:	2b00      	cmp	r3, #0
 8010cc0:	d135      	bne.n	8010d2e <_puts_r+0x9a>
 8010cc2:	4621      	mov	r1, r4
 8010cc4:	4628      	mov	r0, r5
 8010cc6:	f000 f8c5 	bl	8010e54 <__swsetup_r>
 8010cca:	b380      	cbz	r0, 8010d2e <_puts_r+0x9a>
 8010ccc:	f04f 35ff 	mov.w	r5, #4294967295
 8010cd0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010cd2:	07da      	lsls	r2, r3, #31
 8010cd4:	d405      	bmi.n	8010ce2 <_puts_r+0x4e>
 8010cd6:	89a3      	ldrh	r3, [r4, #12]
 8010cd8:	059b      	lsls	r3, r3, #22
 8010cda:	d402      	bmi.n	8010ce2 <_puts_r+0x4e>
 8010cdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010cde:	f000 f9eb 	bl	80110b8 <__retarget_lock_release_recursive>
 8010ce2:	4628      	mov	r0, r5
 8010ce4:	bd70      	pop	{r4, r5, r6, pc}
 8010ce6:	2b00      	cmp	r3, #0
 8010ce8:	da04      	bge.n	8010cf4 <_puts_r+0x60>
 8010cea:	69a2      	ldr	r2, [r4, #24]
 8010cec:	429a      	cmp	r2, r3
 8010cee:	dc17      	bgt.n	8010d20 <_puts_r+0x8c>
 8010cf0:	290a      	cmp	r1, #10
 8010cf2:	d015      	beq.n	8010d20 <_puts_r+0x8c>
 8010cf4:	6823      	ldr	r3, [r4, #0]
 8010cf6:	1c5a      	adds	r2, r3, #1
 8010cf8:	6022      	str	r2, [r4, #0]
 8010cfa:	7019      	strb	r1, [r3, #0]
 8010cfc:	68a3      	ldr	r3, [r4, #8]
 8010cfe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8010d02:	3b01      	subs	r3, #1
 8010d04:	60a3      	str	r3, [r4, #8]
 8010d06:	2900      	cmp	r1, #0
 8010d08:	d1ed      	bne.n	8010ce6 <_puts_r+0x52>
 8010d0a:	2b00      	cmp	r3, #0
 8010d0c:	da11      	bge.n	8010d32 <_puts_r+0x9e>
 8010d0e:	4622      	mov	r2, r4
 8010d10:	210a      	movs	r1, #10
 8010d12:	4628      	mov	r0, r5
 8010d14:	f000 f85f 	bl	8010dd6 <__swbuf_r>
 8010d18:	3001      	adds	r0, #1
 8010d1a:	d0d7      	beq.n	8010ccc <_puts_r+0x38>
 8010d1c:	250a      	movs	r5, #10
 8010d1e:	e7d7      	b.n	8010cd0 <_puts_r+0x3c>
 8010d20:	4622      	mov	r2, r4
 8010d22:	4628      	mov	r0, r5
 8010d24:	f000 f857 	bl	8010dd6 <__swbuf_r>
 8010d28:	3001      	adds	r0, #1
 8010d2a:	d1e7      	bne.n	8010cfc <_puts_r+0x68>
 8010d2c:	e7ce      	b.n	8010ccc <_puts_r+0x38>
 8010d2e:	3e01      	subs	r6, #1
 8010d30:	e7e4      	b.n	8010cfc <_puts_r+0x68>
 8010d32:	6823      	ldr	r3, [r4, #0]
 8010d34:	1c5a      	adds	r2, r3, #1
 8010d36:	6022      	str	r2, [r4, #0]
 8010d38:	220a      	movs	r2, #10
 8010d3a:	701a      	strb	r2, [r3, #0]
 8010d3c:	e7ee      	b.n	8010d1c <_puts_r+0x88>
	...

08010d40 <puts>:
 8010d40:	4b02      	ldr	r3, [pc, #8]	@ (8010d4c <puts+0xc>)
 8010d42:	4601      	mov	r1, r0
 8010d44:	6818      	ldr	r0, [r3, #0]
 8010d46:	f7ff bfa5 	b.w	8010c94 <_puts_r>
 8010d4a:	bf00      	nop
 8010d4c:	20000034 	.word	0x20000034

08010d50 <__sread>:
 8010d50:	b510      	push	{r4, lr}
 8010d52:	460c      	mov	r4, r1
 8010d54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d58:	f000 f95e 	bl	8011018 <_read_r>
 8010d5c:	2800      	cmp	r0, #0
 8010d5e:	bfab      	itete	ge
 8010d60:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8010d62:	89a3      	ldrhlt	r3, [r4, #12]
 8010d64:	181b      	addge	r3, r3, r0
 8010d66:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8010d6a:	bfac      	ite	ge
 8010d6c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8010d6e:	81a3      	strhlt	r3, [r4, #12]
 8010d70:	bd10      	pop	{r4, pc}

08010d72 <__swrite>:
 8010d72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d76:	461f      	mov	r7, r3
 8010d78:	898b      	ldrh	r3, [r1, #12]
 8010d7a:	05db      	lsls	r3, r3, #23
 8010d7c:	4605      	mov	r5, r0
 8010d7e:	460c      	mov	r4, r1
 8010d80:	4616      	mov	r6, r2
 8010d82:	d505      	bpl.n	8010d90 <__swrite+0x1e>
 8010d84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d88:	2302      	movs	r3, #2
 8010d8a:	2200      	movs	r2, #0
 8010d8c:	f000 f932 	bl	8010ff4 <_lseek_r>
 8010d90:	89a3      	ldrh	r3, [r4, #12]
 8010d92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010d96:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010d9a:	81a3      	strh	r3, [r4, #12]
 8010d9c:	4632      	mov	r2, r6
 8010d9e:	463b      	mov	r3, r7
 8010da0:	4628      	mov	r0, r5
 8010da2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010da6:	f000 b949 	b.w	801103c <_write_r>

08010daa <__sseek>:
 8010daa:	b510      	push	{r4, lr}
 8010dac:	460c      	mov	r4, r1
 8010dae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010db2:	f000 f91f 	bl	8010ff4 <_lseek_r>
 8010db6:	1c43      	adds	r3, r0, #1
 8010db8:	89a3      	ldrh	r3, [r4, #12]
 8010dba:	bf15      	itete	ne
 8010dbc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8010dbe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8010dc2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8010dc6:	81a3      	strheq	r3, [r4, #12]
 8010dc8:	bf18      	it	ne
 8010dca:	81a3      	strhne	r3, [r4, #12]
 8010dcc:	bd10      	pop	{r4, pc}

08010dce <__sclose>:
 8010dce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010dd2:	f000 b8a1 	b.w	8010f18 <_close_r>

08010dd6 <__swbuf_r>:
 8010dd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010dd8:	460e      	mov	r6, r1
 8010dda:	4614      	mov	r4, r2
 8010ddc:	4605      	mov	r5, r0
 8010dde:	b118      	cbz	r0, 8010de8 <__swbuf_r+0x12>
 8010de0:	6a03      	ldr	r3, [r0, #32]
 8010de2:	b90b      	cbnz	r3, 8010de8 <__swbuf_r+0x12>
 8010de4:	f7ff ff0e 	bl	8010c04 <__sinit>
 8010de8:	69a3      	ldr	r3, [r4, #24]
 8010dea:	60a3      	str	r3, [r4, #8]
 8010dec:	89a3      	ldrh	r3, [r4, #12]
 8010dee:	071a      	lsls	r2, r3, #28
 8010df0:	d501      	bpl.n	8010df6 <__swbuf_r+0x20>
 8010df2:	6923      	ldr	r3, [r4, #16]
 8010df4:	b943      	cbnz	r3, 8010e08 <__swbuf_r+0x32>
 8010df6:	4621      	mov	r1, r4
 8010df8:	4628      	mov	r0, r5
 8010dfa:	f000 f82b 	bl	8010e54 <__swsetup_r>
 8010dfe:	b118      	cbz	r0, 8010e08 <__swbuf_r+0x32>
 8010e00:	f04f 37ff 	mov.w	r7, #4294967295
 8010e04:	4638      	mov	r0, r7
 8010e06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010e08:	6823      	ldr	r3, [r4, #0]
 8010e0a:	6922      	ldr	r2, [r4, #16]
 8010e0c:	1a98      	subs	r0, r3, r2
 8010e0e:	6963      	ldr	r3, [r4, #20]
 8010e10:	b2f6      	uxtb	r6, r6
 8010e12:	4283      	cmp	r3, r0
 8010e14:	4637      	mov	r7, r6
 8010e16:	dc05      	bgt.n	8010e24 <__swbuf_r+0x4e>
 8010e18:	4621      	mov	r1, r4
 8010e1a:	4628      	mov	r0, r5
 8010e1c:	f001 fe14 	bl	8012a48 <_fflush_r>
 8010e20:	2800      	cmp	r0, #0
 8010e22:	d1ed      	bne.n	8010e00 <__swbuf_r+0x2a>
 8010e24:	68a3      	ldr	r3, [r4, #8]
 8010e26:	3b01      	subs	r3, #1
 8010e28:	60a3      	str	r3, [r4, #8]
 8010e2a:	6823      	ldr	r3, [r4, #0]
 8010e2c:	1c5a      	adds	r2, r3, #1
 8010e2e:	6022      	str	r2, [r4, #0]
 8010e30:	701e      	strb	r6, [r3, #0]
 8010e32:	6962      	ldr	r2, [r4, #20]
 8010e34:	1c43      	adds	r3, r0, #1
 8010e36:	429a      	cmp	r2, r3
 8010e38:	d004      	beq.n	8010e44 <__swbuf_r+0x6e>
 8010e3a:	89a3      	ldrh	r3, [r4, #12]
 8010e3c:	07db      	lsls	r3, r3, #31
 8010e3e:	d5e1      	bpl.n	8010e04 <__swbuf_r+0x2e>
 8010e40:	2e0a      	cmp	r6, #10
 8010e42:	d1df      	bne.n	8010e04 <__swbuf_r+0x2e>
 8010e44:	4621      	mov	r1, r4
 8010e46:	4628      	mov	r0, r5
 8010e48:	f001 fdfe 	bl	8012a48 <_fflush_r>
 8010e4c:	2800      	cmp	r0, #0
 8010e4e:	d0d9      	beq.n	8010e04 <__swbuf_r+0x2e>
 8010e50:	e7d6      	b.n	8010e00 <__swbuf_r+0x2a>
	...

08010e54 <__swsetup_r>:
 8010e54:	b538      	push	{r3, r4, r5, lr}
 8010e56:	4b29      	ldr	r3, [pc, #164]	@ (8010efc <__swsetup_r+0xa8>)
 8010e58:	4605      	mov	r5, r0
 8010e5a:	6818      	ldr	r0, [r3, #0]
 8010e5c:	460c      	mov	r4, r1
 8010e5e:	b118      	cbz	r0, 8010e68 <__swsetup_r+0x14>
 8010e60:	6a03      	ldr	r3, [r0, #32]
 8010e62:	b90b      	cbnz	r3, 8010e68 <__swsetup_r+0x14>
 8010e64:	f7ff fece 	bl	8010c04 <__sinit>
 8010e68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010e6c:	0719      	lsls	r1, r3, #28
 8010e6e:	d422      	bmi.n	8010eb6 <__swsetup_r+0x62>
 8010e70:	06da      	lsls	r2, r3, #27
 8010e72:	d407      	bmi.n	8010e84 <__swsetup_r+0x30>
 8010e74:	2209      	movs	r2, #9
 8010e76:	602a      	str	r2, [r5, #0]
 8010e78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010e7c:	81a3      	strh	r3, [r4, #12]
 8010e7e:	f04f 30ff 	mov.w	r0, #4294967295
 8010e82:	e033      	b.n	8010eec <__swsetup_r+0x98>
 8010e84:	0758      	lsls	r0, r3, #29
 8010e86:	d512      	bpl.n	8010eae <__swsetup_r+0x5a>
 8010e88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010e8a:	b141      	cbz	r1, 8010e9e <__swsetup_r+0x4a>
 8010e8c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010e90:	4299      	cmp	r1, r3
 8010e92:	d002      	beq.n	8010e9a <__swsetup_r+0x46>
 8010e94:	4628      	mov	r0, r5
 8010e96:	f000 ff97 	bl	8011dc8 <_free_r>
 8010e9a:	2300      	movs	r3, #0
 8010e9c:	6363      	str	r3, [r4, #52]	@ 0x34
 8010e9e:	89a3      	ldrh	r3, [r4, #12]
 8010ea0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010ea4:	81a3      	strh	r3, [r4, #12]
 8010ea6:	2300      	movs	r3, #0
 8010ea8:	6063      	str	r3, [r4, #4]
 8010eaa:	6923      	ldr	r3, [r4, #16]
 8010eac:	6023      	str	r3, [r4, #0]
 8010eae:	89a3      	ldrh	r3, [r4, #12]
 8010eb0:	f043 0308 	orr.w	r3, r3, #8
 8010eb4:	81a3      	strh	r3, [r4, #12]
 8010eb6:	6923      	ldr	r3, [r4, #16]
 8010eb8:	b94b      	cbnz	r3, 8010ece <__swsetup_r+0x7a>
 8010eba:	89a3      	ldrh	r3, [r4, #12]
 8010ebc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010ec0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010ec4:	d003      	beq.n	8010ece <__swsetup_r+0x7a>
 8010ec6:	4621      	mov	r1, r4
 8010ec8:	4628      	mov	r0, r5
 8010eca:	f001 fe1d 	bl	8012b08 <__smakebuf_r>
 8010ece:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010ed2:	f013 0201 	ands.w	r2, r3, #1
 8010ed6:	d00a      	beq.n	8010eee <__swsetup_r+0x9a>
 8010ed8:	2200      	movs	r2, #0
 8010eda:	60a2      	str	r2, [r4, #8]
 8010edc:	6962      	ldr	r2, [r4, #20]
 8010ede:	4252      	negs	r2, r2
 8010ee0:	61a2      	str	r2, [r4, #24]
 8010ee2:	6922      	ldr	r2, [r4, #16]
 8010ee4:	b942      	cbnz	r2, 8010ef8 <__swsetup_r+0xa4>
 8010ee6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010eea:	d1c5      	bne.n	8010e78 <__swsetup_r+0x24>
 8010eec:	bd38      	pop	{r3, r4, r5, pc}
 8010eee:	0799      	lsls	r1, r3, #30
 8010ef0:	bf58      	it	pl
 8010ef2:	6962      	ldrpl	r2, [r4, #20]
 8010ef4:	60a2      	str	r2, [r4, #8]
 8010ef6:	e7f4      	b.n	8010ee2 <__swsetup_r+0x8e>
 8010ef8:	2000      	movs	r0, #0
 8010efa:	e7f7      	b.n	8010eec <__swsetup_r+0x98>
 8010efc:	20000034 	.word	0x20000034

08010f00 <memset>:
 8010f00:	4402      	add	r2, r0
 8010f02:	4603      	mov	r3, r0
 8010f04:	4293      	cmp	r3, r2
 8010f06:	d100      	bne.n	8010f0a <memset+0xa>
 8010f08:	4770      	bx	lr
 8010f0a:	f803 1b01 	strb.w	r1, [r3], #1
 8010f0e:	e7f9      	b.n	8010f04 <memset+0x4>

08010f10 <_localeconv_r>:
 8010f10:	4800      	ldr	r0, [pc, #0]	@ (8010f14 <_localeconv_r+0x4>)
 8010f12:	4770      	bx	lr
 8010f14:	20000174 	.word	0x20000174

08010f18 <_close_r>:
 8010f18:	b538      	push	{r3, r4, r5, lr}
 8010f1a:	4d06      	ldr	r5, [pc, #24]	@ (8010f34 <_close_r+0x1c>)
 8010f1c:	2300      	movs	r3, #0
 8010f1e:	4604      	mov	r4, r0
 8010f20:	4608      	mov	r0, r1
 8010f22:	602b      	str	r3, [r5, #0]
 8010f24:	f7f3 fee6 	bl	8004cf4 <_close>
 8010f28:	1c43      	adds	r3, r0, #1
 8010f2a:	d102      	bne.n	8010f32 <_close_r+0x1a>
 8010f2c:	682b      	ldr	r3, [r5, #0]
 8010f2e:	b103      	cbz	r3, 8010f32 <_close_r+0x1a>
 8010f30:	6023      	str	r3, [r4, #0]
 8010f32:	bd38      	pop	{r3, r4, r5, pc}
 8010f34:	200084f0 	.word	0x200084f0

08010f38 <_reclaim_reent>:
 8010f38:	4b2d      	ldr	r3, [pc, #180]	@ (8010ff0 <_reclaim_reent+0xb8>)
 8010f3a:	681b      	ldr	r3, [r3, #0]
 8010f3c:	4283      	cmp	r3, r0
 8010f3e:	b570      	push	{r4, r5, r6, lr}
 8010f40:	4604      	mov	r4, r0
 8010f42:	d053      	beq.n	8010fec <_reclaim_reent+0xb4>
 8010f44:	69c3      	ldr	r3, [r0, #28]
 8010f46:	b31b      	cbz	r3, 8010f90 <_reclaim_reent+0x58>
 8010f48:	68db      	ldr	r3, [r3, #12]
 8010f4a:	b163      	cbz	r3, 8010f66 <_reclaim_reent+0x2e>
 8010f4c:	2500      	movs	r5, #0
 8010f4e:	69e3      	ldr	r3, [r4, #28]
 8010f50:	68db      	ldr	r3, [r3, #12]
 8010f52:	5959      	ldr	r1, [r3, r5]
 8010f54:	b9b1      	cbnz	r1, 8010f84 <_reclaim_reent+0x4c>
 8010f56:	3504      	adds	r5, #4
 8010f58:	2d80      	cmp	r5, #128	@ 0x80
 8010f5a:	d1f8      	bne.n	8010f4e <_reclaim_reent+0x16>
 8010f5c:	69e3      	ldr	r3, [r4, #28]
 8010f5e:	4620      	mov	r0, r4
 8010f60:	68d9      	ldr	r1, [r3, #12]
 8010f62:	f000 ff31 	bl	8011dc8 <_free_r>
 8010f66:	69e3      	ldr	r3, [r4, #28]
 8010f68:	6819      	ldr	r1, [r3, #0]
 8010f6a:	b111      	cbz	r1, 8010f72 <_reclaim_reent+0x3a>
 8010f6c:	4620      	mov	r0, r4
 8010f6e:	f000 ff2b 	bl	8011dc8 <_free_r>
 8010f72:	69e3      	ldr	r3, [r4, #28]
 8010f74:	689d      	ldr	r5, [r3, #8]
 8010f76:	b15d      	cbz	r5, 8010f90 <_reclaim_reent+0x58>
 8010f78:	4629      	mov	r1, r5
 8010f7a:	4620      	mov	r0, r4
 8010f7c:	682d      	ldr	r5, [r5, #0]
 8010f7e:	f000 ff23 	bl	8011dc8 <_free_r>
 8010f82:	e7f8      	b.n	8010f76 <_reclaim_reent+0x3e>
 8010f84:	680e      	ldr	r6, [r1, #0]
 8010f86:	4620      	mov	r0, r4
 8010f88:	f000 ff1e 	bl	8011dc8 <_free_r>
 8010f8c:	4631      	mov	r1, r6
 8010f8e:	e7e1      	b.n	8010f54 <_reclaim_reent+0x1c>
 8010f90:	6961      	ldr	r1, [r4, #20]
 8010f92:	b111      	cbz	r1, 8010f9a <_reclaim_reent+0x62>
 8010f94:	4620      	mov	r0, r4
 8010f96:	f000 ff17 	bl	8011dc8 <_free_r>
 8010f9a:	69e1      	ldr	r1, [r4, #28]
 8010f9c:	b111      	cbz	r1, 8010fa4 <_reclaim_reent+0x6c>
 8010f9e:	4620      	mov	r0, r4
 8010fa0:	f000 ff12 	bl	8011dc8 <_free_r>
 8010fa4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8010fa6:	b111      	cbz	r1, 8010fae <_reclaim_reent+0x76>
 8010fa8:	4620      	mov	r0, r4
 8010faa:	f000 ff0d 	bl	8011dc8 <_free_r>
 8010fae:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010fb0:	b111      	cbz	r1, 8010fb8 <_reclaim_reent+0x80>
 8010fb2:	4620      	mov	r0, r4
 8010fb4:	f000 ff08 	bl	8011dc8 <_free_r>
 8010fb8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8010fba:	b111      	cbz	r1, 8010fc2 <_reclaim_reent+0x8a>
 8010fbc:	4620      	mov	r0, r4
 8010fbe:	f000 ff03 	bl	8011dc8 <_free_r>
 8010fc2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8010fc4:	b111      	cbz	r1, 8010fcc <_reclaim_reent+0x94>
 8010fc6:	4620      	mov	r0, r4
 8010fc8:	f000 fefe 	bl	8011dc8 <_free_r>
 8010fcc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8010fce:	b111      	cbz	r1, 8010fd6 <_reclaim_reent+0x9e>
 8010fd0:	4620      	mov	r0, r4
 8010fd2:	f000 fef9 	bl	8011dc8 <_free_r>
 8010fd6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8010fd8:	b111      	cbz	r1, 8010fe0 <_reclaim_reent+0xa8>
 8010fda:	4620      	mov	r0, r4
 8010fdc:	f000 fef4 	bl	8011dc8 <_free_r>
 8010fe0:	6a23      	ldr	r3, [r4, #32]
 8010fe2:	b11b      	cbz	r3, 8010fec <_reclaim_reent+0xb4>
 8010fe4:	4620      	mov	r0, r4
 8010fe6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010fea:	4718      	bx	r3
 8010fec:	bd70      	pop	{r4, r5, r6, pc}
 8010fee:	bf00      	nop
 8010ff0:	20000034 	.word	0x20000034

08010ff4 <_lseek_r>:
 8010ff4:	b538      	push	{r3, r4, r5, lr}
 8010ff6:	4d07      	ldr	r5, [pc, #28]	@ (8011014 <_lseek_r+0x20>)
 8010ff8:	4604      	mov	r4, r0
 8010ffa:	4608      	mov	r0, r1
 8010ffc:	4611      	mov	r1, r2
 8010ffe:	2200      	movs	r2, #0
 8011000:	602a      	str	r2, [r5, #0]
 8011002:	461a      	mov	r2, r3
 8011004:	f7f3 fe9d 	bl	8004d42 <_lseek>
 8011008:	1c43      	adds	r3, r0, #1
 801100a:	d102      	bne.n	8011012 <_lseek_r+0x1e>
 801100c:	682b      	ldr	r3, [r5, #0]
 801100e:	b103      	cbz	r3, 8011012 <_lseek_r+0x1e>
 8011010:	6023      	str	r3, [r4, #0]
 8011012:	bd38      	pop	{r3, r4, r5, pc}
 8011014:	200084f0 	.word	0x200084f0

08011018 <_read_r>:
 8011018:	b538      	push	{r3, r4, r5, lr}
 801101a:	4d07      	ldr	r5, [pc, #28]	@ (8011038 <_read_r+0x20>)
 801101c:	4604      	mov	r4, r0
 801101e:	4608      	mov	r0, r1
 8011020:	4611      	mov	r1, r2
 8011022:	2200      	movs	r2, #0
 8011024:	602a      	str	r2, [r5, #0]
 8011026:	461a      	mov	r2, r3
 8011028:	f7f3 fe2b 	bl	8004c82 <_read>
 801102c:	1c43      	adds	r3, r0, #1
 801102e:	d102      	bne.n	8011036 <_read_r+0x1e>
 8011030:	682b      	ldr	r3, [r5, #0]
 8011032:	b103      	cbz	r3, 8011036 <_read_r+0x1e>
 8011034:	6023      	str	r3, [r4, #0]
 8011036:	bd38      	pop	{r3, r4, r5, pc}
 8011038:	200084f0 	.word	0x200084f0

0801103c <_write_r>:
 801103c:	b538      	push	{r3, r4, r5, lr}
 801103e:	4d07      	ldr	r5, [pc, #28]	@ (801105c <_write_r+0x20>)
 8011040:	4604      	mov	r4, r0
 8011042:	4608      	mov	r0, r1
 8011044:	4611      	mov	r1, r2
 8011046:	2200      	movs	r2, #0
 8011048:	602a      	str	r2, [r5, #0]
 801104a:	461a      	mov	r2, r3
 801104c:	f7f3 fe36 	bl	8004cbc <_write>
 8011050:	1c43      	adds	r3, r0, #1
 8011052:	d102      	bne.n	801105a <_write_r+0x1e>
 8011054:	682b      	ldr	r3, [r5, #0]
 8011056:	b103      	cbz	r3, 801105a <_write_r+0x1e>
 8011058:	6023      	str	r3, [r4, #0]
 801105a:	bd38      	pop	{r3, r4, r5, pc}
 801105c:	200084f0 	.word	0x200084f0

08011060 <__errno>:
 8011060:	4b01      	ldr	r3, [pc, #4]	@ (8011068 <__errno+0x8>)
 8011062:	6818      	ldr	r0, [r3, #0]
 8011064:	4770      	bx	lr
 8011066:	bf00      	nop
 8011068:	20000034 	.word	0x20000034

0801106c <__libc_init_array>:
 801106c:	b570      	push	{r4, r5, r6, lr}
 801106e:	4d0d      	ldr	r5, [pc, #52]	@ (80110a4 <__libc_init_array+0x38>)
 8011070:	4c0d      	ldr	r4, [pc, #52]	@ (80110a8 <__libc_init_array+0x3c>)
 8011072:	1b64      	subs	r4, r4, r5
 8011074:	10a4      	asrs	r4, r4, #2
 8011076:	2600      	movs	r6, #0
 8011078:	42a6      	cmp	r6, r4
 801107a:	d109      	bne.n	8011090 <__libc_init_array+0x24>
 801107c:	4d0b      	ldr	r5, [pc, #44]	@ (80110ac <__libc_init_array+0x40>)
 801107e:	4c0c      	ldr	r4, [pc, #48]	@ (80110b0 <__libc_init_array+0x44>)
 8011080:	f001 fe2e 	bl	8012ce0 <_init>
 8011084:	1b64      	subs	r4, r4, r5
 8011086:	10a4      	asrs	r4, r4, #2
 8011088:	2600      	movs	r6, #0
 801108a:	42a6      	cmp	r6, r4
 801108c:	d105      	bne.n	801109a <__libc_init_array+0x2e>
 801108e:	bd70      	pop	{r4, r5, r6, pc}
 8011090:	f855 3b04 	ldr.w	r3, [r5], #4
 8011094:	4798      	blx	r3
 8011096:	3601      	adds	r6, #1
 8011098:	e7ee      	b.n	8011078 <__libc_init_array+0xc>
 801109a:	f855 3b04 	ldr.w	r3, [r5], #4
 801109e:	4798      	blx	r3
 80110a0:	3601      	adds	r6, #1
 80110a2:	e7f2      	b.n	801108a <__libc_init_array+0x1e>
 80110a4:	0801351c 	.word	0x0801351c
 80110a8:	0801351c 	.word	0x0801351c
 80110ac:	0801351c 	.word	0x0801351c
 80110b0:	08013520 	.word	0x08013520

080110b4 <__retarget_lock_init_recursive>:
 80110b4:	4770      	bx	lr

080110b6 <__retarget_lock_acquire_recursive>:
 80110b6:	4770      	bx	lr

080110b8 <__retarget_lock_release_recursive>:
 80110b8:	4770      	bx	lr

080110ba <memcpy>:
 80110ba:	440a      	add	r2, r1
 80110bc:	4291      	cmp	r1, r2
 80110be:	f100 33ff 	add.w	r3, r0, #4294967295
 80110c2:	d100      	bne.n	80110c6 <memcpy+0xc>
 80110c4:	4770      	bx	lr
 80110c6:	b510      	push	{r4, lr}
 80110c8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80110cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80110d0:	4291      	cmp	r1, r2
 80110d2:	d1f9      	bne.n	80110c8 <memcpy+0xe>
 80110d4:	bd10      	pop	{r4, pc}
	...

080110d8 <__assert_func>:
 80110d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80110da:	4614      	mov	r4, r2
 80110dc:	461a      	mov	r2, r3
 80110de:	4b09      	ldr	r3, [pc, #36]	@ (8011104 <__assert_func+0x2c>)
 80110e0:	681b      	ldr	r3, [r3, #0]
 80110e2:	4605      	mov	r5, r0
 80110e4:	68d8      	ldr	r0, [r3, #12]
 80110e6:	b14c      	cbz	r4, 80110fc <__assert_func+0x24>
 80110e8:	4b07      	ldr	r3, [pc, #28]	@ (8011108 <__assert_func+0x30>)
 80110ea:	9100      	str	r1, [sp, #0]
 80110ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80110f0:	4906      	ldr	r1, [pc, #24]	@ (801110c <__assert_func+0x34>)
 80110f2:	462b      	mov	r3, r5
 80110f4:	f001 fcd0 	bl	8012a98 <fiprintf>
 80110f8:	f001 fd74 	bl	8012be4 <abort>
 80110fc:	4b04      	ldr	r3, [pc, #16]	@ (8011110 <__assert_func+0x38>)
 80110fe:	461c      	mov	r4, r3
 8011100:	e7f3      	b.n	80110ea <__assert_func+0x12>
 8011102:	bf00      	nop
 8011104:	20000034 	.word	0x20000034
 8011108:	080131eb 	.word	0x080131eb
 801110c:	080131f8 	.word	0x080131f8
 8011110:	08013226 	.word	0x08013226

08011114 <quorem>:
 8011114:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011118:	6903      	ldr	r3, [r0, #16]
 801111a:	690c      	ldr	r4, [r1, #16]
 801111c:	42a3      	cmp	r3, r4
 801111e:	4607      	mov	r7, r0
 8011120:	db7e      	blt.n	8011220 <quorem+0x10c>
 8011122:	3c01      	subs	r4, #1
 8011124:	f101 0814 	add.w	r8, r1, #20
 8011128:	00a3      	lsls	r3, r4, #2
 801112a:	f100 0514 	add.w	r5, r0, #20
 801112e:	9300      	str	r3, [sp, #0]
 8011130:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011134:	9301      	str	r3, [sp, #4]
 8011136:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801113a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801113e:	3301      	adds	r3, #1
 8011140:	429a      	cmp	r2, r3
 8011142:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011146:	fbb2 f6f3 	udiv	r6, r2, r3
 801114a:	d32e      	bcc.n	80111aa <quorem+0x96>
 801114c:	f04f 0a00 	mov.w	sl, #0
 8011150:	46c4      	mov	ip, r8
 8011152:	46ae      	mov	lr, r5
 8011154:	46d3      	mov	fp, sl
 8011156:	f85c 3b04 	ldr.w	r3, [ip], #4
 801115a:	b298      	uxth	r0, r3
 801115c:	fb06 a000 	mla	r0, r6, r0, sl
 8011160:	0c02      	lsrs	r2, r0, #16
 8011162:	0c1b      	lsrs	r3, r3, #16
 8011164:	fb06 2303 	mla	r3, r6, r3, r2
 8011168:	f8de 2000 	ldr.w	r2, [lr]
 801116c:	b280      	uxth	r0, r0
 801116e:	b292      	uxth	r2, r2
 8011170:	1a12      	subs	r2, r2, r0
 8011172:	445a      	add	r2, fp
 8011174:	f8de 0000 	ldr.w	r0, [lr]
 8011178:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801117c:	b29b      	uxth	r3, r3
 801117e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8011182:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8011186:	b292      	uxth	r2, r2
 8011188:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801118c:	45e1      	cmp	r9, ip
 801118e:	f84e 2b04 	str.w	r2, [lr], #4
 8011192:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8011196:	d2de      	bcs.n	8011156 <quorem+0x42>
 8011198:	9b00      	ldr	r3, [sp, #0]
 801119a:	58eb      	ldr	r3, [r5, r3]
 801119c:	b92b      	cbnz	r3, 80111aa <quorem+0x96>
 801119e:	9b01      	ldr	r3, [sp, #4]
 80111a0:	3b04      	subs	r3, #4
 80111a2:	429d      	cmp	r5, r3
 80111a4:	461a      	mov	r2, r3
 80111a6:	d32f      	bcc.n	8011208 <quorem+0xf4>
 80111a8:	613c      	str	r4, [r7, #16]
 80111aa:	4638      	mov	r0, r7
 80111ac:	f001 f97e 	bl	80124ac <__mcmp>
 80111b0:	2800      	cmp	r0, #0
 80111b2:	db25      	blt.n	8011200 <quorem+0xec>
 80111b4:	4629      	mov	r1, r5
 80111b6:	2000      	movs	r0, #0
 80111b8:	f858 2b04 	ldr.w	r2, [r8], #4
 80111bc:	f8d1 c000 	ldr.w	ip, [r1]
 80111c0:	fa1f fe82 	uxth.w	lr, r2
 80111c4:	fa1f f38c 	uxth.w	r3, ip
 80111c8:	eba3 030e 	sub.w	r3, r3, lr
 80111cc:	4403      	add	r3, r0
 80111ce:	0c12      	lsrs	r2, r2, #16
 80111d0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80111d4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80111d8:	b29b      	uxth	r3, r3
 80111da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80111de:	45c1      	cmp	r9, r8
 80111e0:	f841 3b04 	str.w	r3, [r1], #4
 80111e4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80111e8:	d2e6      	bcs.n	80111b8 <quorem+0xa4>
 80111ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80111ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80111f2:	b922      	cbnz	r2, 80111fe <quorem+0xea>
 80111f4:	3b04      	subs	r3, #4
 80111f6:	429d      	cmp	r5, r3
 80111f8:	461a      	mov	r2, r3
 80111fa:	d30b      	bcc.n	8011214 <quorem+0x100>
 80111fc:	613c      	str	r4, [r7, #16]
 80111fe:	3601      	adds	r6, #1
 8011200:	4630      	mov	r0, r6
 8011202:	b003      	add	sp, #12
 8011204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011208:	6812      	ldr	r2, [r2, #0]
 801120a:	3b04      	subs	r3, #4
 801120c:	2a00      	cmp	r2, #0
 801120e:	d1cb      	bne.n	80111a8 <quorem+0x94>
 8011210:	3c01      	subs	r4, #1
 8011212:	e7c6      	b.n	80111a2 <quorem+0x8e>
 8011214:	6812      	ldr	r2, [r2, #0]
 8011216:	3b04      	subs	r3, #4
 8011218:	2a00      	cmp	r2, #0
 801121a:	d1ef      	bne.n	80111fc <quorem+0xe8>
 801121c:	3c01      	subs	r4, #1
 801121e:	e7ea      	b.n	80111f6 <quorem+0xe2>
 8011220:	2000      	movs	r0, #0
 8011222:	e7ee      	b.n	8011202 <quorem+0xee>
 8011224:	0000      	movs	r0, r0
	...

08011228 <_dtoa_r>:
 8011228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801122c:	69c7      	ldr	r7, [r0, #28]
 801122e:	b097      	sub	sp, #92	@ 0x5c
 8011230:	ed8d 0b04 	vstr	d0, [sp, #16]
 8011234:	ec55 4b10 	vmov	r4, r5, d0
 8011238:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801123a:	9107      	str	r1, [sp, #28]
 801123c:	4681      	mov	r9, r0
 801123e:	920c      	str	r2, [sp, #48]	@ 0x30
 8011240:	9311      	str	r3, [sp, #68]	@ 0x44
 8011242:	b97f      	cbnz	r7, 8011264 <_dtoa_r+0x3c>
 8011244:	2010      	movs	r0, #16
 8011246:	f000 fe09 	bl	8011e5c <malloc>
 801124a:	4602      	mov	r2, r0
 801124c:	f8c9 001c 	str.w	r0, [r9, #28]
 8011250:	b920      	cbnz	r0, 801125c <_dtoa_r+0x34>
 8011252:	4ba9      	ldr	r3, [pc, #676]	@ (80114f8 <_dtoa_r+0x2d0>)
 8011254:	21ef      	movs	r1, #239	@ 0xef
 8011256:	48a9      	ldr	r0, [pc, #676]	@ (80114fc <_dtoa_r+0x2d4>)
 8011258:	f7ff ff3e 	bl	80110d8 <__assert_func>
 801125c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8011260:	6007      	str	r7, [r0, #0]
 8011262:	60c7      	str	r7, [r0, #12]
 8011264:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011268:	6819      	ldr	r1, [r3, #0]
 801126a:	b159      	cbz	r1, 8011284 <_dtoa_r+0x5c>
 801126c:	685a      	ldr	r2, [r3, #4]
 801126e:	604a      	str	r2, [r1, #4]
 8011270:	2301      	movs	r3, #1
 8011272:	4093      	lsls	r3, r2
 8011274:	608b      	str	r3, [r1, #8]
 8011276:	4648      	mov	r0, r9
 8011278:	f000 fee6 	bl	8012048 <_Bfree>
 801127c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011280:	2200      	movs	r2, #0
 8011282:	601a      	str	r2, [r3, #0]
 8011284:	1e2b      	subs	r3, r5, #0
 8011286:	bfb9      	ittee	lt
 8011288:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801128c:	9305      	strlt	r3, [sp, #20]
 801128e:	2300      	movge	r3, #0
 8011290:	6033      	strge	r3, [r6, #0]
 8011292:	9f05      	ldr	r7, [sp, #20]
 8011294:	4b9a      	ldr	r3, [pc, #616]	@ (8011500 <_dtoa_r+0x2d8>)
 8011296:	bfbc      	itt	lt
 8011298:	2201      	movlt	r2, #1
 801129a:	6032      	strlt	r2, [r6, #0]
 801129c:	43bb      	bics	r3, r7
 801129e:	d112      	bne.n	80112c6 <_dtoa_r+0x9e>
 80112a0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80112a2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80112a6:	6013      	str	r3, [r2, #0]
 80112a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80112ac:	4323      	orrs	r3, r4
 80112ae:	f000 855a 	beq.w	8011d66 <_dtoa_r+0xb3e>
 80112b2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80112b4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8011514 <_dtoa_r+0x2ec>
 80112b8:	2b00      	cmp	r3, #0
 80112ba:	f000 855c 	beq.w	8011d76 <_dtoa_r+0xb4e>
 80112be:	f10a 0303 	add.w	r3, sl, #3
 80112c2:	f000 bd56 	b.w	8011d72 <_dtoa_r+0xb4a>
 80112c6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80112ca:	2200      	movs	r2, #0
 80112cc:	ec51 0b17 	vmov	r0, r1, d7
 80112d0:	2300      	movs	r3, #0
 80112d2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80112d6:	f7ef fbf7 	bl	8000ac8 <__aeabi_dcmpeq>
 80112da:	4680      	mov	r8, r0
 80112dc:	b158      	cbz	r0, 80112f6 <_dtoa_r+0xce>
 80112de:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80112e0:	2301      	movs	r3, #1
 80112e2:	6013      	str	r3, [r2, #0]
 80112e4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80112e6:	b113      	cbz	r3, 80112ee <_dtoa_r+0xc6>
 80112e8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80112ea:	4b86      	ldr	r3, [pc, #536]	@ (8011504 <_dtoa_r+0x2dc>)
 80112ec:	6013      	str	r3, [r2, #0]
 80112ee:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8011518 <_dtoa_r+0x2f0>
 80112f2:	f000 bd40 	b.w	8011d76 <_dtoa_r+0xb4e>
 80112f6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80112fa:	aa14      	add	r2, sp, #80	@ 0x50
 80112fc:	a915      	add	r1, sp, #84	@ 0x54
 80112fe:	4648      	mov	r0, r9
 8011300:	f001 f984 	bl	801260c <__d2b>
 8011304:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8011308:	9002      	str	r0, [sp, #8]
 801130a:	2e00      	cmp	r6, #0
 801130c:	d078      	beq.n	8011400 <_dtoa_r+0x1d8>
 801130e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011310:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8011314:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011318:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801131c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8011320:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8011324:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8011328:	4619      	mov	r1, r3
 801132a:	2200      	movs	r2, #0
 801132c:	4b76      	ldr	r3, [pc, #472]	@ (8011508 <_dtoa_r+0x2e0>)
 801132e:	f7ee ffab 	bl	8000288 <__aeabi_dsub>
 8011332:	a36b      	add	r3, pc, #428	@ (adr r3, 80114e0 <_dtoa_r+0x2b8>)
 8011334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011338:	f7ef f95e 	bl	80005f8 <__aeabi_dmul>
 801133c:	a36a      	add	r3, pc, #424	@ (adr r3, 80114e8 <_dtoa_r+0x2c0>)
 801133e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011342:	f7ee ffa3 	bl	800028c <__adddf3>
 8011346:	4604      	mov	r4, r0
 8011348:	4630      	mov	r0, r6
 801134a:	460d      	mov	r5, r1
 801134c:	f7ef f8ea 	bl	8000524 <__aeabi_i2d>
 8011350:	a367      	add	r3, pc, #412	@ (adr r3, 80114f0 <_dtoa_r+0x2c8>)
 8011352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011356:	f7ef f94f 	bl	80005f8 <__aeabi_dmul>
 801135a:	4602      	mov	r2, r0
 801135c:	460b      	mov	r3, r1
 801135e:	4620      	mov	r0, r4
 8011360:	4629      	mov	r1, r5
 8011362:	f7ee ff93 	bl	800028c <__adddf3>
 8011366:	4604      	mov	r4, r0
 8011368:	460d      	mov	r5, r1
 801136a:	f7ef fbf5 	bl	8000b58 <__aeabi_d2iz>
 801136e:	2200      	movs	r2, #0
 8011370:	4607      	mov	r7, r0
 8011372:	2300      	movs	r3, #0
 8011374:	4620      	mov	r0, r4
 8011376:	4629      	mov	r1, r5
 8011378:	f7ef fbb0 	bl	8000adc <__aeabi_dcmplt>
 801137c:	b140      	cbz	r0, 8011390 <_dtoa_r+0x168>
 801137e:	4638      	mov	r0, r7
 8011380:	f7ef f8d0 	bl	8000524 <__aeabi_i2d>
 8011384:	4622      	mov	r2, r4
 8011386:	462b      	mov	r3, r5
 8011388:	f7ef fb9e 	bl	8000ac8 <__aeabi_dcmpeq>
 801138c:	b900      	cbnz	r0, 8011390 <_dtoa_r+0x168>
 801138e:	3f01      	subs	r7, #1
 8011390:	2f16      	cmp	r7, #22
 8011392:	d852      	bhi.n	801143a <_dtoa_r+0x212>
 8011394:	4b5d      	ldr	r3, [pc, #372]	@ (801150c <_dtoa_r+0x2e4>)
 8011396:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801139a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801139e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80113a2:	f7ef fb9b 	bl	8000adc <__aeabi_dcmplt>
 80113a6:	2800      	cmp	r0, #0
 80113a8:	d049      	beq.n	801143e <_dtoa_r+0x216>
 80113aa:	3f01      	subs	r7, #1
 80113ac:	2300      	movs	r3, #0
 80113ae:	9310      	str	r3, [sp, #64]	@ 0x40
 80113b0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80113b2:	1b9b      	subs	r3, r3, r6
 80113b4:	1e5a      	subs	r2, r3, #1
 80113b6:	bf45      	ittet	mi
 80113b8:	f1c3 0301 	rsbmi	r3, r3, #1
 80113bc:	9300      	strmi	r3, [sp, #0]
 80113be:	2300      	movpl	r3, #0
 80113c0:	2300      	movmi	r3, #0
 80113c2:	9206      	str	r2, [sp, #24]
 80113c4:	bf54      	ite	pl
 80113c6:	9300      	strpl	r3, [sp, #0]
 80113c8:	9306      	strmi	r3, [sp, #24]
 80113ca:	2f00      	cmp	r7, #0
 80113cc:	db39      	blt.n	8011442 <_dtoa_r+0x21a>
 80113ce:	9b06      	ldr	r3, [sp, #24]
 80113d0:	970d      	str	r7, [sp, #52]	@ 0x34
 80113d2:	443b      	add	r3, r7
 80113d4:	9306      	str	r3, [sp, #24]
 80113d6:	2300      	movs	r3, #0
 80113d8:	9308      	str	r3, [sp, #32]
 80113da:	9b07      	ldr	r3, [sp, #28]
 80113dc:	2b09      	cmp	r3, #9
 80113de:	d863      	bhi.n	80114a8 <_dtoa_r+0x280>
 80113e0:	2b05      	cmp	r3, #5
 80113e2:	bfc4      	itt	gt
 80113e4:	3b04      	subgt	r3, #4
 80113e6:	9307      	strgt	r3, [sp, #28]
 80113e8:	9b07      	ldr	r3, [sp, #28]
 80113ea:	f1a3 0302 	sub.w	r3, r3, #2
 80113ee:	bfcc      	ite	gt
 80113f0:	2400      	movgt	r4, #0
 80113f2:	2401      	movle	r4, #1
 80113f4:	2b03      	cmp	r3, #3
 80113f6:	d863      	bhi.n	80114c0 <_dtoa_r+0x298>
 80113f8:	e8df f003 	tbb	[pc, r3]
 80113fc:	2b375452 	.word	0x2b375452
 8011400:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8011404:	441e      	add	r6, r3
 8011406:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801140a:	2b20      	cmp	r3, #32
 801140c:	bfc1      	itttt	gt
 801140e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8011412:	409f      	lslgt	r7, r3
 8011414:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8011418:	fa24 f303 	lsrgt.w	r3, r4, r3
 801141c:	bfd6      	itet	le
 801141e:	f1c3 0320 	rsble	r3, r3, #32
 8011422:	ea47 0003 	orrgt.w	r0, r7, r3
 8011426:	fa04 f003 	lslle.w	r0, r4, r3
 801142a:	f7ef f86b 	bl	8000504 <__aeabi_ui2d>
 801142e:	2201      	movs	r2, #1
 8011430:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8011434:	3e01      	subs	r6, #1
 8011436:	9212      	str	r2, [sp, #72]	@ 0x48
 8011438:	e776      	b.n	8011328 <_dtoa_r+0x100>
 801143a:	2301      	movs	r3, #1
 801143c:	e7b7      	b.n	80113ae <_dtoa_r+0x186>
 801143e:	9010      	str	r0, [sp, #64]	@ 0x40
 8011440:	e7b6      	b.n	80113b0 <_dtoa_r+0x188>
 8011442:	9b00      	ldr	r3, [sp, #0]
 8011444:	1bdb      	subs	r3, r3, r7
 8011446:	9300      	str	r3, [sp, #0]
 8011448:	427b      	negs	r3, r7
 801144a:	9308      	str	r3, [sp, #32]
 801144c:	2300      	movs	r3, #0
 801144e:	930d      	str	r3, [sp, #52]	@ 0x34
 8011450:	e7c3      	b.n	80113da <_dtoa_r+0x1b2>
 8011452:	2301      	movs	r3, #1
 8011454:	9309      	str	r3, [sp, #36]	@ 0x24
 8011456:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011458:	eb07 0b03 	add.w	fp, r7, r3
 801145c:	f10b 0301 	add.w	r3, fp, #1
 8011460:	2b01      	cmp	r3, #1
 8011462:	9303      	str	r3, [sp, #12]
 8011464:	bfb8      	it	lt
 8011466:	2301      	movlt	r3, #1
 8011468:	e006      	b.n	8011478 <_dtoa_r+0x250>
 801146a:	2301      	movs	r3, #1
 801146c:	9309      	str	r3, [sp, #36]	@ 0x24
 801146e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011470:	2b00      	cmp	r3, #0
 8011472:	dd28      	ble.n	80114c6 <_dtoa_r+0x29e>
 8011474:	469b      	mov	fp, r3
 8011476:	9303      	str	r3, [sp, #12]
 8011478:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801147c:	2100      	movs	r1, #0
 801147e:	2204      	movs	r2, #4
 8011480:	f102 0514 	add.w	r5, r2, #20
 8011484:	429d      	cmp	r5, r3
 8011486:	d926      	bls.n	80114d6 <_dtoa_r+0x2ae>
 8011488:	6041      	str	r1, [r0, #4]
 801148a:	4648      	mov	r0, r9
 801148c:	f000 fd9c 	bl	8011fc8 <_Balloc>
 8011490:	4682      	mov	sl, r0
 8011492:	2800      	cmp	r0, #0
 8011494:	d142      	bne.n	801151c <_dtoa_r+0x2f4>
 8011496:	4b1e      	ldr	r3, [pc, #120]	@ (8011510 <_dtoa_r+0x2e8>)
 8011498:	4602      	mov	r2, r0
 801149a:	f240 11af 	movw	r1, #431	@ 0x1af
 801149e:	e6da      	b.n	8011256 <_dtoa_r+0x2e>
 80114a0:	2300      	movs	r3, #0
 80114a2:	e7e3      	b.n	801146c <_dtoa_r+0x244>
 80114a4:	2300      	movs	r3, #0
 80114a6:	e7d5      	b.n	8011454 <_dtoa_r+0x22c>
 80114a8:	2401      	movs	r4, #1
 80114aa:	2300      	movs	r3, #0
 80114ac:	9307      	str	r3, [sp, #28]
 80114ae:	9409      	str	r4, [sp, #36]	@ 0x24
 80114b0:	f04f 3bff 	mov.w	fp, #4294967295
 80114b4:	2200      	movs	r2, #0
 80114b6:	f8cd b00c 	str.w	fp, [sp, #12]
 80114ba:	2312      	movs	r3, #18
 80114bc:	920c      	str	r2, [sp, #48]	@ 0x30
 80114be:	e7db      	b.n	8011478 <_dtoa_r+0x250>
 80114c0:	2301      	movs	r3, #1
 80114c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80114c4:	e7f4      	b.n	80114b0 <_dtoa_r+0x288>
 80114c6:	f04f 0b01 	mov.w	fp, #1
 80114ca:	f8cd b00c 	str.w	fp, [sp, #12]
 80114ce:	465b      	mov	r3, fp
 80114d0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80114d4:	e7d0      	b.n	8011478 <_dtoa_r+0x250>
 80114d6:	3101      	adds	r1, #1
 80114d8:	0052      	lsls	r2, r2, #1
 80114da:	e7d1      	b.n	8011480 <_dtoa_r+0x258>
 80114dc:	f3af 8000 	nop.w
 80114e0:	636f4361 	.word	0x636f4361
 80114e4:	3fd287a7 	.word	0x3fd287a7
 80114e8:	8b60c8b3 	.word	0x8b60c8b3
 80114ec:	3fc68a28 	.word	0x3fc68a28
 80114f0:	509f79fb 	.word	0x509f79fb
 80114f4:	3fd34413 	.word	0x3fd34413
 80114f8:	08013148 	.word	0x08013148
 80114fc:	08013234 	.word	0x08013234
 8011500:	7ff00000 	.word	0x7ff00000
 8011504:	080131c8 	.word	0x080131c8
 8011508:	3ff80000 	.word	0x3ff80000
 801150c:	08013348 	.word	0x08013348
 8011510:	0801328c 	.word	0x0801328c
 8011514:	08013230 	.word	0x08013230
 8011518:	080131c7 	.word	0x080131c7
 801151c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011520:	6018      	str	r0, [r3, #0]
 8011522:	9b03      	ldr	r3, [sp, #12]
 8011524:	2b0e      	cmp	r3, #14
 8011526:	f200 80a1 	bhi.w	801166c <_dtoa_r+0x444>
 801152a:	2c00      	cmp	r4, #0
 801152c:	f000 809e 	beq.w	801166c <_dtoa_r+0x444>
 8011530:	2f00      	cmp	r7, #0
 8011532:	dd33      	ble.n	801159c <_dtoa_r+0x374>
 8011534:	4b9c      	ldr	r3, [pc, #624]	@ (80117a8 <_dtoa_r+0x580>)
 8011536:	f007 020f 	and.w	r2, r7, #15
 801153a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801153e:	ed93 7b00 	vldr	d7, [r3]
 8011542:	05f8      	lsls	r0, r7, #23
 8011544:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8011548:	ea4f 1427 	mov.w	r4, r7, asr #4
 801154c:	d516      	bpl.n	801157c <_dtoa_r+0x354>
 801154e:	4b97      	ldr	r3, [pc, #604]	@ (80117ac <_dtoa_r+0x584>)
 8011550:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011554:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011558:	f7ef f978 	bl	800084c <__aeabi_ddiv>
 801155c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011560:	f004 040f 	and.w	r4, r4, #15
 8011564:	2603      	movs	r6, #3
 8011566:	4d91      	ldr	r5, [pc, #580]	@ (80117ac <_dtoa_r+0x584>)
 8011568:	b954      	cbnz	r4, 8011580 <_dtoa_r+0x358>
 801156a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801156e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011572:	f7ef f96b 	bl	800084c <__aeabi_ddiv>
 8011576:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801157a:	e028      	b.n	80115ce <_dtoa_r+0x3a6>
 801157c:	2602      	movs	r6, #2
 801157e:	e7f2      	b.n	8011566 <_dtoa_r+0x33e>
 8011580:	07e1      	lsls	r1, r4, #31
 8011582:	d508      	bpl.n	8011596 <_dtoa_r+0x36e>
 8011584:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011588:	e9d5 2300 	ldrd	r2, r3, [r5]
 801158c:	f7ef f834 	bl	80005f8 <__aeabi_dmul>
 8011590:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011594:	3601      	adds	r6, #1
 8011596:	1064      	asrs	r4, r4, #1
 8011598:	3508      	adds	r5, #8
 801159a:	e7e5      	b.n	8011568 <_dtoa_r+0x340>
 801159c:	f000 80af 	beq.w	80116fe <_dtoa_r+0x4d6>
 80115a0:	427c      	negs	r4, r7
 80115a2:	4b81      	ldr	r3, [pc, #516]	@ (80117a8 <_dtoa_r+0x580>)
 80115a4:	4d81      	ldr	r5, [pc, #516]	@ (80117ac <_dtoa_r+0x584>)
 80115a6:	f004 020f 	and.w	r2, r4, #15
 80115aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80115ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115b2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80115b6:	f7ef f81f 	bl	80005f8 <__aeabi_dmul>
 80115ba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80115be:	1124      	asrs	r4, r4, #4
 80115c0:	2300      	movs	r3, #0
 80115c2:	2602      	movs	r6, #2
 80115c4:	2c00      	cmp	r4, #0
 80115c6:	f040 808f 	bne.w	80116e8 <_dtoa_r+0x4c0>
 80115ca:	2b00      	cmp	r3, #0
 80115cc:	d1d3      	bne.n	8011576 <_dtoa_r+0x34e>
 80115ce:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80115d0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80115d4:	2b00      	cmp	r3, #0
 80115d6:	f000 8094 	beq.w	8011702 <_dtoa_r+0x4da>
 80115da:	4b75      	ldr	r3, [pc, #468]	@ (80117b0 <_dtoa_r+0x588>)
 80115dc:	2200      	movs	r2, #0
 80115de:	4620      	mov	r0, r4
 80115e0:	4629      	mov	r1, r5
 80115e2:	f7ef fa7b 	bl	8000adc <__aeabi_dcmplt>
 80115e6:	2800      	cmp	r0, #0
 80115e8:	f000 808b 	beq.w	8011702 <_dtoa_r+0x4da>
 80115ec:	9b03      	ldr	r3, [sp, #12]
 80115ee:	2b00      	cmp	r3, #0
 80115f0:	f000 8087 	beq.w	8011702 <_dtoa_r+0x4da>
 80115f4:	f1bb 0f00 	cmp.w	fp, #0
 80115f8:	dd34      	ble.n	8011664 <_dtoa_r+0x43c>
 80115fa:	4620      	mov	r0, r4
 80115fc:	4b6d      	ldr	r3, [pc, #436]	@ (80117b4 <_dtoa_r+0x58c>)
 80115fe:	2200      	movs	r2, #0
 8011600:	4629      	mov	r1, r5
 8011602:	f7ee fff9 	bl	80005f8 <__aeabi_dmul>
 8011606:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801160a:	f107 38ff 	add.w	r8, r7, #4294967295
 801160e:	3601      	adds	r6, #1
 8011610:	465c      	mov	r4, fp
 8011612:	4630      	mov	r0, r6
 8011614:	f7ee ff86 	bl	8000524 <__aeabi_i2d>
 8011618:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801161c:	f7ee ffec 	bl	80005f8 <__aeabi_dmul>
 8011620:	4b65      	ldr	r3, [pc, #404]	@ (80117b8 <_dtoa_r+0x590>)
 8011622:	2200      	movs	r2, #0
 8011624:	f7ee fe32 	bl	800028c <__adddf3>
 8011628:	4605      	mov	r5, r0
 801162a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801162e:	2c00      	cmp	r4, #0
 8011630:	d16a      	bne.n	8011708 <_dtoa_r+0x4e0>
 8011632:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011636:	4b61      	ldr	r3, [pc, #388]	@ (80117bc <_dtoa_r+0x594>)
 8011638:	2200      	movs	r2, #0
 801163a:	f7ee fe25 	bl	8000288 <__aeabi_dsub>
 801163e:	4602      	mov	r2, r0
 8011640:	460b      	mov	r3, r1
 8011642:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011646:	462a      	mov	r2, r5
 8011648:	4633      	mov	r3, r6
 801164a:	f7ef fa65 	bl	8000b18 <__aeabi_dcmpgt>
 801164e:	2800      	cmp	r0, #0
 8011650:	f040 8298 	bne.w	8011b84 <_dtoa_r+0x95c>
 8011654:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011658:	462a      	mov	r2, r5
 801165a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801165e:	f7ef fa3d 	bl	8000adc <__aeabi_dcmplt>
 8011662:	bb38      	cbnz	r0, 80116b4 <_dtoa_r+0x48c>
 8011664:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8011668:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801166c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801166e:	2b00      	cmp	r3, #0
 8011670:	f2c0 8157 	blt.w	8011922 <_dtoa_r+0x6fa>
 8011674:	2f0e      	cmp	r7, #14
 8011676:	f300 8154 	bgt.w	8011922 <_dtoa_r+0x6fa>
 801167a:	4b4b      	ldr	r3, [pc, #300]	@ (80117a8 <_dtoa_r+0x580>)
 801167c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011680:	ed93 7b00 	vldr	d7, [r3]
 8011684:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011686:	2b00      	cmp	r3, #0
 8011688:	ed8d 7b00 	vstr	d7, [sp]
 801168c:	f280 80e5 	bge.w	801185a <_dtoa_r+0x632>
 8011690:	9b03      	ldr	r3, [sp, #12]
 8011692:	2b00      	cmp	r3, #0
 8011694:	f300 80e1 	bgt.w	801185a <_dtoa_r+0x632>
 8011698:	d10c      	bne.n	80116b4 <_dtoa_r+0x48c>
 801169a:	4b48      	ldr	r3, [pc, #288]	@ (80117bc <_dtoa_r+0x594>)
 801169c:	2200      	movs	r2, #0
 801169e:	ec51 0b17 	vmov	r0, r1, d7
 80116a2:	f7ee ffa9 	bl	80005f8 <__aeabi_dmul>
 80116a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80116aa:	f7ef fa2b 	bl	8000b04 <__aeabi_dcmpge>
 80116ae:	2800      	cmp	r0, #0
 80116b0:	f000 8266 	beq.w	8011b80 <_dtoa_r+0x958>
 80116b4:	2400      	movs	r4, #0
 80116b6:	4625      	mov	r5, r4
 80116b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80116ba:	4656      	mov	r6, sl
 80116bc:	ea6f 0803 	mvn.w	r8, r3
 80116c0:	2700      	movs	r7, #0
 80116c2:	4621      	mov	r1, r4
 80116c4:	4648      	mov	r0, r9
 80116c6:	f000 fcbf 	bl	8012048 <_Bfree>
 80116ca:	2d00      	cmp	r5, #0
 80116cc:	f000 80bd 	beq.w	801184a <_dtoa_r+0x622>
 80116d0:	b12f      	cbz	r7, 80116de <_dtoa_r+0x4b6>
 80116d2:	42af      	cmp	r7, r5
 80116d4:	d003      	beq.n	80116de <_dtoa_r+0x4b6>
 80116d6:	4639      	mov	r1, r7
 80116d8:	4648      	mov	r0, r9
 80116da:	f000 fcb5 	bl	8012048 <_Bfree>
 80116de:	4629      	mov	r1, r5
 80116e0:	4648      	mov	r0, r9
 80116e2:	f000 fcb1 	bl	8012048 <_Bfree>
 80116e6:	e0b0      	b.n	801184a <_dtoa_r+0x622>
 80116e8:	07e2      	lsls	r2, r4, #31
 80116ea:	d505      	bpl.n	80116f8 <_dtoa_r+0x4d0>
 80116ec:	e9d5 2300 	ldrd	r2, r3, [r5]
 80116f0:	f7ee ff82 	bl	80005f8 <__aeabi_dmul>
 80116f4:	3601      	adds	r6, #1
 80116f6:	2301      	movs	r3, #1
 80116f8:	1064      	asrs	r4, r4, #1
 80116fa:	3508      	adds	r5, #8
 80116fc:	e762      	b.n	80115c4 <_dtoa_r+0x39c>
 80116fe:	2602      	movs	r6, #2
 8011700:	e765      	b.n	80115ce <_dtoa_r+0x3a6>
 8011702:	9c03      	ldr	r4, [sp, #12]
 8011704:	46b8      	mov	r8, r7
 8011706:	e784      	b.n	8011612 <_dtoa_r+0x3ea>
 8011708:	4b27      	ldr	r3, [pc, #156]	@ (80117a8 <_dtoa_r+0x580>)
 801170a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801170c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011710:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8011714:	4454      	add	r4, sl
 8011716:	2900      	cmp	r1, #0
 8011718:	d054      	beq.n	80117c4 <_dtoa_r+0x59c>
 801171a:	4929      	ldr	r1, [pc, #164]	@ (80117c0 <_dtoa_r+0x598>)
 801171c:	2000      	movs	r0, #0
 801171e:	f7ef f895 	bl	800084c <__aeabi_ddiv>
 8011722:	4633      	mov	r3, r6
 8011724:	462a      	mov	r2, r5
 8011726:	f7ee fdaf 	bl	8000288 <__aeabi_dsub>
 801172a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801172e:	4656      	mov	r6, sl
 8011730:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011734:	f7ef fa10 	bl	8000b58 <__aeabi_d2iz>
 8011738:	4605      	mov	r5, r0
 801173a:	f7ee fef3 	bl	8000524 <__aeabi_i2d>
 801173e:	4602      	mov	r2, r0
 8011740:	460b      	mov	r3, r1
 8011742:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011746:	f7ee fd9f 	bl	8000288 <__aeabi_dsub>
 801174a:	3530      	adds	r5, #48	@ 0x30
 801174c:	4602      	mov	r2, r0
 801174e:	460b      	mov	r3, r1
 8011750:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011754:	f806 5b01 	strb.w	r5, [r6], #1
 8011758:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801175c:	f7ef f9be 	bl	8000adc <__aeabi_dcmplt>
 8011760:	2800      	cmp	r0, #0
 8011762:	d172      	bne.n	801184a <_dtoa_r+0x622>
 8011764:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011768:	4911      	ldr	r1, [pc, #68]	@ (80117b0 <_dtoa_r+0x588>)
 801176a:	2000      	movs	r0, #0
 801176c:	f7ee fd8c 	bl	8000288 <__aeabi_dsub>
 8011770:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011774:	f7ef f9b2 	bl	8000adc <__aeabi_dcmplt>
 8011778:	2800      	cmp	r0, #0
 801177a:	f040 80b4 	bne.w	80118e6 <_dtoa_r+0x6be>
 801177e:	42a6      	cmp	r6, r4
 8011780:	f43f af70 	beq.w	8011664 <_dtoa_r+0x43c>
 8011784:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011788:	4b0a      	ldr	r3, [pc, #40]	@ (80117b4 <_dtoa_r+0x58c>)
 801178a:	2200      	movs	r2, #0
 801178c:	f7ee ff34 	bl	80005f8 <__aeabi_dmul>
 8011790:	4b08      	ldr	r3, [pc, #32]	@ (80117b4 <_dtoa_r+0x58c>)
 8011792:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011796:	2200      	movs	r2, #0
 8011798:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801179c:	f7ee ff2c 	bl	80005f8 <__aeabi_dmul>
 80117a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80117a4:	e7c4      	b.n	8011730 <_dtoa_r+0x508>
 80117a6:	bf00      	nop
 80117a8:	08013348 	.word	0x08013348
 80117ac:	08013320 	.word	0x08013320
 80117b0:	3ff00000 	.word	0x3ff00000
 80117b4:	40240000 	.word	0x40240000
 80117b8:	401c0000 	.word	0x401c0000
 80117bc:	40140000 	.word	0x40140000
 80117c0:	3fe00000 	.word	0x3fe00000
 80117c4:	4631      	mov	r1, r6
 80117c6:	4628      	mov	r0, r5
 80117c8:	f7ee ff16 	bl	80005f8 <__aeabi_dmul>
 80117cc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80117d0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80117d2:	4656      	mov	r6, sl
 80117d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80117d8:	f7ef f9be 	bl	8000b58 <__aeabi_d2iz>
 80117dc:	4605      	mov	r5, r0
 80117de:	f7ee fea1 	bl	8000524 <__aeabi_i2d>
 80117e2:	4602      	mov	r2, r0
 80117e4:	460b      	mov	r3, r1
 80117e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80117ea:	f7ee fd4d 	bl	8000288 <__aeabi_dsub>
 80117ee:	3530      	adds	r5, #48	@ 0x30
 80117f0:	f806 5b01 	strb.w	r5, [r6], #1
 80117f4:	4602      	mov	r2, r0
 80117f6:	460b      	mov	r3, r1
 80117f8:	42a6      	cmp	r6, r4
 80117fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80117fe:	f04f 0200 	mov.w	r2, #0
 8011802:	d124      	bne.n	801184e <_dtoa_r+0x626>
 8011804:	4baf      	ldr	r3, [pc, #700]	@ (8011ac4 <_dtoa_r+0x89c>)
 8011806:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801180a:	f7ee fd3f 	bl	800028c <__adddf3>
 801180e:	4602      	mov	r2, r0
 8011810:	460b      	mov	r3, r1
 8011812:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011816:	f7ef f97f 	bl	8000b18 <__aeabi_dcmpgt>
 801181a:	2800      	cmp	r0, #0
 801181c:	d163      	bne.n	80118e6 <_dtoa_r+0x6be>
 801181e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011822:	49a8      	ldr	r1, [pc, #672]	@ (8011ac4 <_dtoa_r+0x89c>)
 8011824:	2000      	movs	r0, #0
 8011826:	f7ee fd2f 	bl	8000288 <__aeabi_dsub>
 801182a:	4602      	mov	r2, r0
 801182c:	460b      	mov	r3, r1
 801182e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011832:	f7ef f953 	bl	8000adc <__aeabi_dcmplt>
 8011836:	2800      	cmp	r0, #0
 8011838:	f43f af14 	beq.w	8011664 <_dtoa_r+0x43c>
 801183c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801183e:	1e73      	subs	r3, r6, #1
 8011840:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011842:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011846:	2b30      	cmp	r3, #48	@ 0x30
 8011848:	d0f8      	beq.n	801183c <_dtoa_r+0x614>
 801184a:	4647      	mov	r7, r8
 801184c:	e03b      	b.n	80118c6 <_dtoa_r+0x69e>
 801184e:	4b9e      	ldr	r3, [pc, #632]	@ (8011ac8 <_dtoa_r+0x8a0>)
 8011850:	f7ee fed2 	bl	80005f8 <__aeabi_dmul>
 8011854:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011858:	e7bc      	b.n	80117d4 <_dtoa_r+0x5ac>
 801185a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801185e:	4656      	mov	r6, sl
 8011860:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011864:	4620      	mov	r0, r4
 8011866:	4629      	mov	r1, r5
 8011868:	f7ee fff0 	bl	800084c <__aeabi_ddiv>
 801186c:	f7ef f974 	bl	8000b58 <__aeabi_d2iz>
 8011870:	4680      	mov	r8, r0
 8011872:	f7ee fe57 	bl	8000524 <__aeabi_i2d>
 8011876:	e9dd 2300 	ldrd	r2, r3, [sp]
 801187a:	f7ee febd 	bl	80005f8 <__aeabi_dmul>
 801187e:	4602      	mov	r2, r0
 8011880:	460b      	mov	r3, r1
 8011882:	4620      	mov	r0, r4
 8011884:	4629      	mov	r1, r5
 8011886:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801188a:	f7ee fcfd 	bl	8000288 <__aeabi_dsub>
 801188e:	f806 4b01 	strb.w	r4, [r6], #1
 8011892:	9d03      	ldr	r5, [sp, #12]
 8011894:	eba6 040a 	sub.w	r4, r6, sl
 8011898:	42a5      	cmp	r5, r4
 801189a:	4602      	mov	r2, r0
 801189c:	460b      	mov	r3, r1
 801189e:	d133      	bne.n	8011908 <_dtoa_r+0x6e0>
 80118a0:	f7ee fcf4 	bl	800028c <__adddf3>
 80118a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80118a8:	4604      	mov	r4, r0
 80118aa:	460d      	mov	r5, r1
 80118ac:	f7ef f934 	bl	8000b18 <__aeabi_dcmpgt>
 80118b0:	b9c0      	cbnz	r0, 80118e4 <_dtoa_r+0x6bc>
 80118b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80118b6:	4620      	mov	r0, r4
 80118b8:	4629      	mov	r1, r5
 80118ba:	f7ef f905 	bl	8000ac8 <__aeabi_dcmpeq>
 80118be:	b110      	cbz	r0, 80118c6 <_dtoa_r+0x69e>
 80118c0:	f018 0f01 	tst.w	r8, #1
 80118c4:	d10e      	bne.n	80118e4 <_dtoa_r+0x6bc>
 80118c6:	9902      	ldr	r1, [sp, #8]
 80118c8:	4648      	mov	r0, r9
 80118ca:	f000 fbbd 	bl	8012048 <_Bfree>
 80118ce:	2300      	movs	r3, #0
 80118d0:	7033      	strb	r3, [r6, #0]
 80118d2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80118d4:	3701      	adds	r7, #1
 80118d6:	601f      	str	r7, [r3, #0]
 80118d8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80118da:	2b00      	cmp	r3, #0
 80118dc:	f000 824b 	beq.w	8011d76 <_dtoa_r+0xb4e>
 80118e0:	601e      	str	r6, [r3, #0]
 80118e2:	e248      	b.n	8011d76 <_dtoa_r+0xb4e>
 80118e4:	46b8      	mov	r8, r7
 80118e6:	4633      	mov	r3, r6
 80118e8:	461e      	mov	r6, r3
 80118ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80118ee:	2a39      	cmp	r2, #57	@ 0x39
 80118f0:	d106      	bne.n	8011900 <_dtoa_r+0x6d8>
 80118f2:	459a      	cmp	sl, r3
 80118f4:	d1f8      	bne.n	80118e8 <_dtoa_r+0x6c0>
 80118f6:	2230      	movs	r2, #48	@ 0x30
 80118f8:	f108 0801 	add.w	r8, r8, #1
 80118fc:	f88a 2000 	strb.w	r2, [sl]
 8011900:	781a      	ldrb	r2, [r3, #0]
 8011902:	3201      	adds	r2, #1
 8011904:	701a      	strb	r2, [r3, #0]
 8011906:	e7a0      	b.n	801184a <_dtoa_r+0x622>
 8011908:	4b6f      	ldr	r3, [pc, #444]	@ (8011ac8 <_dtoa_r+0x8a0>)
 801190a:	2200      	movs	r2, #0
 801190c:	f7ee fe74 	bl	80005f8 <__aeabi_dmul>
 8011910:	2200      	movs	r2, #0
 8011912:	2300      	movs	r3, #0
 8011914:	4604      	mov	r4, r0
 8011916:	460d      	mov	r5, r1
 8011918:	f7ef f8d6 	bl	8000ac8 <__aeabi_dcmpeq>
 801191c:	2800      	cmp	r0, #0
 801191e:	d09f      	beq.n	8011860 <_dtoa_r+0x638>
 8011920:	e7d1      	b.n	80118c6 <_dtoa_r+0x69e>
 8011922:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011924:	2a00      	cmp	r2, #0
 8011926:	f000 80ea 	beq.w	8011afe <_dtoa_r+0x8d6>
 801192a:	9a07      	ldr	r2, [sp, #28]
 801192c:	2a01      	cmp	r2, #1
 801192e:	f300 80cd 	bgt.w	8011acc <_dtoa_r+0x8a4>
 8011932:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8011934:	2a00      	cmp	r2, #0
 8011936:	f000 80c1 	beq.w	8011abc <_dtoa_r+0x894>
 801193a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801193e:	9c08      	ldr	r4, [sp, #32]
 8011940:	9e00      	ldr	r6, [sp, #0]
 8011942:	9a00      	ldr	r2, [sp, #0]
 8011944:	441a      	add	r2, r3
 8011946:	9200      	str	r2, [sp, #0]
 8011948:	9a06      	ldr	r2, [sp, #24]
 801194a:	2101      	movs	r1, #1
 801194c:	441a      	add	r2, r3
 801194e:	4648      	mov	r0, r9
 8011950:	9206      	str	r2, [sp, #24]
 8011952:	f000 fc2d 	bl	80121b0 <__i2b>
 8011956:	4605      	mov	r5, r0
 8011958:	b166      	cbz	r6, 8011974 <_dtoa_r+0x74c>
 801195a:	9b06      	ldr	r3, [sp, #24]
 801195c:	2b00      	cmp	r3, #0
 801195e:	dd09      	ble.n	8011974 <_dtoa_r+0x74c>
 8011960:	42b3      	cmp	r3, r6
 8011962:	9a00      	ldr	r2, [sp, #0]
 8011964:	bfa8      	it	ge
 8011966:	4633      	movge	r3, r6
 8011968:	1ad2      	subs	r2, r2, r3
 801196a:	9200      	str	r2, [sp, #0]
 801196c:	9a06      	ldr	r2, [sp, #24]
 801196e:	1af6      	subs	r6, r6, r3
 8011970:	1ad3      	subs	r3, r2, r3
 8011972:	9306      	str	r3, [sp, #24]
 8011974:	9b08      	ldr	r3, [sp, #32]
 8011976:	b30b      	cbz	r3, 80119bc <_dtoa_r+0x794>
 8011978:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801197a:	2b00      	cmp	r3, #0
 801197c:	f000 80c6 	beq.w	8011b0c <_dtoa_r+0x8e4>
 8011980:	2c00      	cmp	r4, #0
 8011982:	f000 80c0 	beq.w	8011b06 <_dtoa_r+0x8de>
 8011986:	4629      	mov	r1, r5
 8011988:	4622      	mov	r2, r4
 801198a:	4648      	mov	r0, r9
 801198c:	f000 fcc8 	bl	8012320 <__pow5mult>
 8011990:	9a02      	ldr	r2, [sp, #8]
 8011992:	4601      	mov	r1, r0
 8011994:	4605      	mov	r5, r0
 8011996:	4648      	mov	r0, r9
 8011998:	f000 fc20 	bl	80121dc <__multiply>
 801199c:	9902      	ldr	r1, [sp, #8]
 801199e:	4680      	mov	r8, r0
 80119a0:	4648      	mov	r0, r9
 80119a2:	f000 fb51 	bl	8012048 <_Bfree>
 80119a6:	9b08      	ldr	r3, [sp, #32]
 80119a8:	1b1b      	subs	r3, r3, r4
 80119aa:	9308      	str	r3, [sp, #32]
 80119ac:	f000 80b1 	beq.w	8011b12 <_dtoa_r+0x8ea>
 80119b0:	9a08      	ldr	r2, [sp, #32]
 80119b2:	4641      	mov	r1, r8
 80119b4:	4648      	mov	r0, r9
 80119b6:	f000 fcb3 	bl	8012320 <__pow5mult>
 80119ba:	9002      	str	r0, [sp, #8]
 80119bc:	2101      	movs	r1, #1
 80119be:	4648      	mov	r0, r9
 80119c0:	f000 fbf6 	bl	80121b0 <__i2b>
 80119c4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80119c6:	4604      	mov	r4, r0
 80119c8:	2b00      	cmp	r3, #0
 80119ca:	f000 81d8 	beq.w	8011d7e <_dtoa_r+0xb56>
 80119ce:	461a      	mov	r2, r3
 80119d0:	4601      	mov	r1, r0
 80119d2:	4648      	mov	r0, r9
 80119d4:	f000 fca4 	bl	8012320 <__pow5mult>
 80119d8:	9b07      	ldr	r3, [sp, #28]
 80119da:	2b01      	cmp	r3, #1
 80119dc:	4604      	mov	r4, r0
 80119de:	f300 809f 	bgt.w	8011b20 <_dtoa_r+0x8f8>
 80119e2:	9b04      	ldr	r3, [sp, #16]
 80119e4:	2b00      	cmp	r3, #0
 80119e6:	f040 8097 	bne.w	8011b18 <_dtoa_r+0x8f0>
 80119ea:	9b05      	ldr	r3, [sp, #20]
 80119ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80119f0:	2b00      	cmp	r3, #0
 80119f2:	f040 8093 	bne.w	8011b1c <_dtoa_r+0x8f4>
 80119f6:	9b05      	ldr	r3, [sp, #20]
 80119f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80119fc:	0d1b      	lsrs	r3, r3, #20
 80119fe:	051b      	lsls	r3, r3, #20
 8011a00:	b133      	cbz	r3, 8011a10 <_dtoa_r+0x7e8>
 8011a02:	9b00      	ldr	r3, [sp, #0]
 8011a04:	3301      	adds	r3, #1
 8011a06:	9300      	str	r3, [sp, #0]
 8011a08:	9b06      	ldr	r3, [sp, #24]
 8011a0a:	3301      	adds	r3, #1
 8011a0c:	9306      	str	r3, [sp, #24]
 8011a0e:	2301      	movs	r3, #1
 8011a10:	9308      	str	r3, [sp, #32]
 8011a12:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011a14:	2b00      	cmp	r3, #0
 8011a16:	f000 81b8 	beq.w	8011d8a <_dtoa_r+0xb62>
 8011a1a:	6923      	ldr	r3, [r4, #16]
 8011a1c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011a20:	6918      	ldr	r0, [r3, #16]
 8011a22:	f000 fb79 	bl	8012118 <__hi0bits>
 8011a26:	f1c0 0020 	rsb	r0, r0, #32
 8011a2a:	9b06      	ldr	r3, [sp, #24]
 8011a2c:	4418      	add	r0, r3
 8011a2e:	f010 001f 	ands.w	r0, r0, #31
 8011a32:	f000 8082 	beq.w	8011b3a <_dtoa_r+0x912>
 8011a36:	f1c0 0320 	rsb	r3, r0, #32
 8011a3a:	2b04      	cmp	r3, #4
 8011a3c:	dd73      	ble.n	8011b26 <_dtoa_r+0x8fe>
 8011a3e:	9b00      	ldr	r3, [sp, #0]
 8011a40:	f1c0 001c 	rsb	r0, r0, #28
 8011a44:	4403      	add	r3, r0
 8011a46:	9300      	str	r3, [sp, #0]
 8011a48:	9b06      	ldr	r3, [sp, #24]
 8011a4a:	4403      	add	r3, r0
 8011a4c:	4406      	add	r6, r0
 8011a4e:	9306      	str	r3, [sp, #24]
 8011a50:	9b00      	ldr	r3, [sp, #0]
 8011a52:	2b00      	cmp	r3, #0
 8011a54:	dd05      	ble.n	8011a62 <_dtoa_r+0x83a>
 8011a56:	9902      	ldr	r1, [sp, #8]
 8011a58:	461a      	mov	r2, r3
 8011a5a:	4648      	mov	r0, r9
 8011a5c:	f000 fcba 	bl	80123d4 <__lshift>
 8011a60:	9002      	str	r0, [sp, #8]
 8011a62:	9b06      	ldr	r3, [sp, #24]
 8011a64:	2b00      	cmp	r3, #0
 8011a66:	dd05      	ble.n	8011a74 <_dtoa_r+0x84c>
 8011a68:	4621      	mov	r1, r4
 8011a6a:	461a      	mov	r2, r3
 8011a6c:	4648      	mov	r0, r9
 8011a6e:	f000 fcb1 	bl	80123d4 <__lshift>
 8011a72:	4604      	mov	r4, r0
 8011a74:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011a76:	2b00      	cmp	r3, #0
 8011a78:	d061      	beq.n	8011b3e <_dtoa_r+0x916>
 8011a7a:	9802      	ldr	r0, [sp, #8]
 8011a7c:	4621      	mov	r1, r4
 8011a7e:	f000 fd15 	bl	80124ac <__mcmp>
 8011a82:	2800      	cmp	r0, #0
 8011a84:	da5b      	bge.n	8011b3e <_dtoa_r+0x916>
 8011a86:	2300      	movs	r3, #0
 8011a88:	9902      	ldr	r1, [sp, #8]
 8011a8a:	220a      	movs	r2, #10
 8011a8c:	4648      	mov	r0, r9
 8011a8e:	f000 fafd 	bl	801208c <__multadd>
 8011a92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011a94:	9002      	str	r0, [sp, #8]
 8011a96:	f107 38ff 	add.w	r8, r7, #4294967295
 8011a9a:	2b00      	cmp	r3, #0
 8011a9c:	f000 8177 	beq.w	8011d8e <_dtoa_r+0xb66>
 8011aa0:	4629      	mov	r1, r5
 8011aa2:	2300      	movs	r3, #0
 8011aa4:	220a      	movs	r2, #10
 8011aa6:	4648      	mov	r0, r9
 8011aa8:	f000 faf0 	bl	801208c <__multadd>
 8011aac:	f1bb 0f00 	cmp.w	fp, #0
 8011ab0:	4605      	mov	r5, r0
 8011ab2:	dc6f      	bgt.n	8011b94 <_dtoa_r+0x96c>
 8011ab4:	9b07      	ldr	r3, [sp, #28]
 8011ab6:	2b02      	cmp	r3, #2
 8011ab8:	dc49      	bgt.n	8011b4e <_dtoa_r+0x926>
 8011aba:	e06b      	b.n	8011b94 <_dtoa_r+0x96c>
 8011abc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011abe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8011ac2:	e73c      	b.n	801193e <_dtoa_r+0x716>
 8011ac4:	3fe00000 	.word	0x3fe00000
 8011ac8:	40240000 	.word	0x40240000
 8011acc:	9b03      	ldr	r3, [sp, #12]
 8011ace:	1e5c      	subs	r4, r3, #1
 8011ad0:	9b08      	ldr	r3, [sp, #32]
 8011ad2:	42a3      	cmp	r3, r4
 8011ad4:	db09      	blt.n	8011aea <_dtoa_r+0x8c2>
 8011ad6:	1b1c      	subs	r4, r3, r4
 8011ad8:	9b03      	ldr	r3, [sp, #12]
 8011ada:	2b00      	cmp	r3, #0
 8011adc:	f6bf af30 	bge.w	8011940 <_dtoa_r+0x718>
 8011ae0:	9b00      	ldr	r3, [sp, #0]
 8011ae2:	9a03      	ldr	r2, [sp, #12]
 8011ae4:	1a9e      	subs	r6, r3, r2
 8011ae6:	2300      	movs	r3, #0
 8011ae8:	e72b      	b.n	8011942 <_dtoa_r+0x71a>
 8011aea:	9b08      	ldr	r3, [sp, #32]
 8011aec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011aee:	9408      	str	r4, [sp, #32]
 8011af0:	1ae3      	subs	r3, r4, r3
 8011af2:	441a      	add	r2, r3
 8011af4:	9e00      	ldr	r6, [sp, #0]
 8011af6:	9b03      	ldr	r3, [sp, #12]
 8011af8:	920d      	str	r2, [sp, #52]	@ 0x34
 8011afa:	2400      	movs	r4, #0
 8011afc:	e721      	b.n	8011942 <_dtoa_r+0x71a>
 8011afe:	9c08      	ldr	r4, [sp, #32]
 8011b00:	9e00      	ldr	r6, [sp, #0]
 8011b02:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8011b04:	e728      	b.n	8011958 <_dtoa_r+0x730>
 8011b06:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8011b0a:	e751      	b.n	80119b0 <_dtoa_r+0x788>
 8011b0c:	9a08      	ldr	r2, [sp, #32]
 8011b0e:	9902      	ldr	r1, [sp, #8]
 8011b10:	e750      	b.n	80119b4 <_dtoa_r+0x78c>
 8011b12:	f8cd 8008 	str.w	r8, [sp, #8]
 8011b16:	e751      	b.n	80119bc <_dtoa_r+0x794>
 8011b18:	2300      	movs	r3, #0
 8011b1a:	e779      	b.n	8011a10 <_dtoa_r+0x7e8>
 8011b1c:	9b04      	ldr	r3, [sp, #16]
 8011b1e:	e777      	b.n	8011a10 <_dtoa_r+0x7e8>
 8011b20:	2300      	movs	r3, #0
 8011b22:	9308      	str	r3, [sp, #32]
 8011b24:	e779      	b.n	8011a1a <_dtoa_r+0x7f2>
 8011b26:	d093      	beq.n	8011a50 <_dtoa_r+0x828>
 8011b28:	9a00      	ldr	r2, [sp, #0]
 8011b2a:	331c      	adds	r3, #28
 8011b2c:	441a      	add	r2, r3
 8011b2e:	9200      	str	r2, [sp, #0]
 8011b30:	9a06      	ldr	r2, [sp, #24]
 8011b32:	441a      	add	r2, r3
 8011b34:	441e      	add	r6, r3
 8011b36:	9206      	str	r2, [sp, #24]
 8011b38:	e78a      	b.n	8011a50 <_dtoa_r+0x828>
 8011b3a:	4603      	mov	r3, r0
 8011b3c:	e7f4      	b.n	8011b28 <_dtoa_r+0x900>
 8011b3e:	9b03      	ldr	r3, [sp, #12]
 8011b40:	2b00      	cmp	r3, #0
 8011b42:	46b8      	mov	r8, r7
 8011b44:	dc20      	bgt.n	8011b88 <_dtoa_r+0x960>
 8011b46:	469b      	mov	fp, r3
 8011b48:	9b07      	ldr	r3, [sp, #28]
 8011b4a:	2b02      	cmp	r3, #2
 8011b4c:	dd1e      	ble.n	8011b8c <_dtoa_r+0x964>
 8011b4e:	f1bb 0f00 	cmp.w	fp, #0
 8011b52:	f47f adb1 	bne.w	80116b8 <_dtoa_r+0x490>
 8011b56:	4621      	mov	r1, r4
 8011b58:	465b      	mov	r3, fp
 8011b5a:	2205      	movs	r2, #5
 8011b5c:	4648      	mov	r0, r9
 8011b5e:	f000 fa95 	bl	801208c <__multadd>
 8011b62:	4601      	mov	r1, r0
 8011b64:	4604      	mov	r4, r0
 8011b66:	9802      	ldr	r0, [sp, #8]
 8011b68:	f000 fca0 	bl	80124ac <__mcmp>
 8011b6c:	2800      	cmp	r0, #0
 8011b6e:	f77f ada3 	ble.w	80116b8 <_dtoa_r+0x490>
 8011b72:	4656      	mov	r6, sl
 8011b74:	2331      	movs	r3, #49	@ 0x31
 8011b76:	f806 3b01 	strb.w	r3, [r6], #1
 8011b7a:	f108 0801 	add.w	r8, r8, #1
 8011b7e:	e59f      	b.n	80116c0 <_dtoa_r+0x498>
 8011b80:	9c03      	ldr	r4, [sp, #12]
 8011b82:	46b8      	mov	r8, r7
 8011b84:	4625      	mov	r5, r4
 8011b86:	e7f4      	b.n	8011b72 <_dtoa_r+0x94a>
 8011b88:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8011b8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011b8e:	2b00      	cmp	r3, #0
 8011b90:	f000 8101 	beq.w	8011d96 <_dtoa_r+0xb6e>
 8011b94:	2e00      	cmp	r6, #0
 8011b96:	dd05      	ble.n	8011ba4 <_dtoa_r+0x97c>
 8011b98:	4629      	mov	r1, r5
 8011b9a:	4632      	mov	r2, r6
 8011b9c:	4648      	mov	r0, r9
 8011b9e:	f000 fc19 	bl	80123d4 <__lshift>
 8011ba2:	4605      	mov	r5, r0
 8011ba4:	9b08      	ldr	r3, [sp, #32]
 8011ba6:	2b00      	cmp	r3, #0
 8011ba8:	d05c      	beq.n	8011c64 <_dtoa_r+0xa3c>
 8011baa:	6869      	ldr	r1, [r5, #4]
 8011bac:	4648      	mov	r0, r9
 8011bae:	f000 fa0b 	bl	8011fc8 <_Balloc>
 8011bb2:	4606      	mov	r6, r0
 8011bb4:	b928      	cbnz	r0, 8011bc2 <_dtoa_r+0x99a>
 8011bb6:	4b82      	ldr	r3, [pc, #520]	@ (8011dc0 <_dtoa_r+0xb98>)
 8011bb8:	4602      	mov	r2, r0
 8011bba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8011bbe:	f7ff bb4a 	b.w	8011256 <_dtoa_r+0x2e>
 8011bc2:	692a      	ldr	r2, [r5, #16]
 8011bc4:	3202      	adds	r2, #2
 8011bc6:	0092      	lsls	r2, r2, #2
 8011bc8:	f105 010c 	add.w	r1, r5, #12
 8011bcc:	300c      	adds	r0, #12
 8011bce:	f7ff fa74 	bl	80110ba <memcpy>
 8011bd2:	2201      	movs	r2, #1
 8011bd4:	4631      	mov	r1, r6
 8011bd6:	4648      	mov	r0, r9
 8011bd8:	f000 fbfc 	bl	80123d4 <__lshift>
 8011bdc:	f10a 0301 	add.w	r3, sl, #1
 8011be0:	9300      	str	r3, [sp, #0]
 8011be2:	eb0a 030b 	add.w	r3, sl, fp
 8011be6:	9308      	str	r3, [sp, #32]
 8011be8:	9b04      	ldr	r3, [sp, #16]
 8011bea:	f003 0301 	and.w	r3, r3, #1
 8011bee:	462f      	mov	r7, r5
 8011bf0:	9306      	str	r3, [sp, #24]
 8011bf2:	4605      	mov	r5, r0
 8011bf4:	9b00      	ldr	r3, [sp, #0]
 8011bf6:	9802      	ldr	r0, [sp, #8]
 8011bf8:	4621      	mov	r1, r4
 8011bfa:	f103 3bff 	add.w	fp, r3, #4294967295
 8011bfe:	f7ff fa89 	bl	8011114 <quorem>
 8011c02:	4603      	mov	r3, r0
 8011c04:	3330      	adds	r3, #48	@ 0x30
 8011c06:	9003      	str	r0, [sp, #12]
 8011c08:	4639      	mov	r1, r7
 8011c0a:	9802      	ldr	r0, [sp, #8]
 8011c0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8011c0e:	f000 fc4d 	bl	80124ac <__mcmp>
 8011c12:	462a      	mov	r2, r5
 8011c14:	9004      	str	r0, [sp, #16]
 8011c16:	4621      	mov	r1, r4
 8011c18:	4648      	mov	r0, r9
 8011c1a:	f000 fc63 	bl	80124e4 <__mdiff>
 8011c1e:	68c2      	ldr	r2, [r0, #12]
 8011c20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011c22:	4606      	mov	r6, r0
 8011c24:	bb02      	cbnz	r2, 8011c68 <_dtoa_r+0xa40>
 8011c26:	4601      	mov	r1, r0
 8011c28:	9802      	ldr	r0, [sp, #8]
 8011c2a:	f000 fc3f 	bl	80124ac <__mcmp>
 8011c2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011c30:	4602      	mov	r2, r0
 8011c32:	4631      	mov	r1, r6
 8011c34:	4648      	mov	r0, r9
 8011c36:	920c      	str	r2, [sp, #48]	@ 0x30
 8011c38:	9309      	str	r3, [sp, #36]	@ 0x24
 8011c3a:	f000 fa05 	bl	8012048 <_Bfree>
 8011c3e:	9b07      	ldr	r3, [sp, #28]
 8011c40:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8011c42:	9e00      	ldr	r6, [sp, #0]
 8011c44:	ea42 0103 	orr.w	r1, r2, r3
 8011c48:	9b06      	ldr	r3, [sp, #24]
 8011c4a:	4319      	orrs	r1, r3
 8011c4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011c4e:	d10d      	bne.n	8011c6c <_dtoa_r+0xa44>
 8011c50:	2b39      	cmp	r3, #57	@ 0x39
 8011c52:	d027      	beq.n	8011ca4 <_dtoa_r+0xa7c>
 8011c54:	9a04      	ldr	r2, [sp, #16]
 8011c56:	2a00      	cmp	r2, #0
 8011c58:	dd01      	ble.n	8011c5e <_dtoa_r+0xa36>
 8011c5a:	9b03      	ldr	r3, [sp, #12]
 8011c5c:	3331      	adds	r3, #49	@ 0x31
 8011c5e:	f88b 3000 	strb.w	r3, [fp]
 8011c62:	e52e      	b.n	80116c2 <_dtoa_r+0x49a>
 8011c64:	4628      	mov	r0, r5
 8011c66:	e7b9      	b.n	8011bdc <_dtoa_r+0x9b4>
 8011c68:	2201      	movs	r2, #1
 8011c6a:	e7e2      	b.n	8011c32 <_dtoa_r+0xa0a>
 8011c6c:	9904      	ldr	r1, [sp, #16]
 8011c6e:	2900      	cmp	r1, #0
 8011c70:	db04      	blt.n	8011c7c <_dtoa_r+0xa54>
 8011c72:	9807      	ldr	r0, [sp, #28]
 8011c74:	4301      	orrs	r1, r0
 8011c76:	9806      	ldr	r0, [sp, #24]
 8011c78:	4301      	orrs	r1, r0
 8011c7a:	d120      	bne.n	8011cbe <_dtoa_r+0xa96>
 8011c7c:	2a00      	cmp	r2, #0
 8011c7e:	ddee      	ble.n	8011c5e <_dtoa_r+0xa36>
 8011c80:	9902      	ldr	r1, [sp, #8]
 8011c82:	9300      	str	r3, [sp, #0]
 8011c84:	2201      	movs	r2, #1
 8011c86:	4648      	mov	r0, r9
 8011c88:	f000 fba4 	bl	80123d4 <__lshift>
 8011c8c:	4621      	mov	r1, r4
 8011c8e:	9002      	str	r0, [sp, #8]
 8011c90:	f000 fc0c 	bl	80124ac <__mcmp>
 8011c94:	2800      	cmp	r0, #0
 8011c96:	9b00      	ldr	r3, [sp, #0]
 8011c98:	dc02      	bgt.n	8011ca0 <_dtoa_r+0xa78>
 8011c9a:	d1e0      	bne.n	8011c5e <_dtoa_r+0xa36>
 8011c9c:	07da      	lsls	r2, r3, #31
 8011c9e:	d5de      	bpl.n	8011c5e <_dtoa_r+0xa36>
 8011ca0:	2b39      	cmp	r3, #57	@ 0x39
 8011ca2:	d1da      	bne.n	8011c5a <_dtoa_r+0xa32>
 8011ca4:	2339      	movs	r3, #57	@ 0x39
 8011ca6:	f88b 3000 	strb.w	r3, [fp]
 8011caa:	4633      	mov	r3, r6
 8011cac:	461e      	mov	r6, r3
 8011cae:	3b01      	subs	r3, #1
 8011cb0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8011cb4:	2a39      	cmp	r2, #57	@ 0x39
 8011cb6:	d04e      	beq.n	8011d56 <_dtoa_r+0xb2e>
 8011cb8:	3201      	adds	r2, #1
 8011cba:	701a      	strb	r2, [r3, #0]
 8011cbc:	e501      	b.n	80116c2 <_dtoa_r+0x49a>
 8011cbe:	2a00      	cmp	r2, #0
 8011cc0:	dd03      	ble.n	8011cca <_dtoa_r+0xaa2>
 8011cc2:	2b39      	cmp	r3, #57	@ 0x39
 8011cc4:	d0ee      	beq.n	8011ca4 <_dtoa_r+0xa7c>
 8011cc6:	3301      	adds	r3, #1
 8011cc8:	e7c9      	b.n	8011c5e <_dtoa_r+0xa36>
 8011cca:	9a00      	ldr	r2, [sp, #0]
 8011ccc:	9908      	ldr	r1, [sp, #32]
 8011cce:	f802 3c01 	strb.w	r3, [r2, #-1]
 8011cd2:	428a      	cmp	r2, r1
 8011cd4:	d028      	beq.n	8011d28 <_dtoa_r+0xb00>
 8011cd6:	9902      	ldr	r1, [sp, #8]
 8011cd8:	2300      	movs	r3, #0
 8011cda:	220a      	movs	r2, #10
 8011cdc:	4648      	mov	r0, r9
 8011cde:	f000 f9d5 	bl	801208c <__multadd>
 8011ce2:	42af      	cmp	r7, r5
 8011ce4:	9002      	str	r0, [sp, #8]
 8011ce6:	f04f 0300 	mov.w	r3, #0
 8011cea:	f04f 020a 	mov.w	r2, #10
 8011cee:	4639      	mov	r1, r7
 8011cf0:	4648      	mov	r0, r9
 8011cf2:	d107      	bne.n	8011d04 <_dtoa_r+0xadc>
 8011cf4:	f000 f9ca 	bl	801208c <__multadd>
 8011cf8:	4607      	mov	r7, r0
 8011cfa:	4605      	mov	r5, r0
 8011cfc:	9b00      	ldr	r3, [sp, #0]
 8011cfe:	3301      	adds	r3, #1
 8011d00:	9300      	str	r3, [sp, #0]
 8011d02:	e777      	b.n	8011bf4 <_dtoa_r+0x9cc>
 8011d04:	f000 f9c2 	bl	801208c <__multadd>
 8011d08:	4629      	mov	r1, r5
 8011d0a:	4607      	mov	r7, r0
 8011d0c:	2300      	movs	r3, #0
 8011d0e:	220a      	movs	r2, #10
 8011d10:	4648      	mov	r0, r9
 8011d12:	f000 f9bb 	bl	801208c <__multadd>
 8011d16:	4605      	mov	r5, r0
 8011d18:	e7f0      	b.n	8011cfc <_dtoa_r+0xad4>
 8011d1a:	f1bb 0f00 	cmp.w	fp, #0
 8011d1e:	bfcc      	ite	gt
 8011d20:	465e      	movgt	r6, fp
 8011d22:	2601      	movle	r6, #1
 8011d24:	4456      	add	r6, sl
 8011d26:	2700      	movs	r7, #0
 8011d28:	9902      	ldr	r1, [sp, #8]
 8011d2a:	9300      	str	r3, [sp, #0]
 8011d2c:	2201      	movs	r2, #1
 8011d2e:	4648      	mov	r0, r9
 8011d30:	f000 fb50 	bl	80123d4 <__lshift>
 8011d34:	4621      	mov	r1, r4
 8011d36:	9002      	str	r0, [sp, #8]
 8011d38:	f000 fbb8 	bl	80124ac <__mcmp>
 8011d3c:	2800      	cmp	r0, #0
 8011d3e:	dcb4      	bgt.n	8011caa <_dtoa_r+0xa82>
 8011d40:	d102      	bne.n	8011d48 <_dtoa_r+0xb20>
 8011d42:	9b00      	ldr	r3, [sp, #0]
 8011d44:	07db      	lsls	r3, r3, #31
 8011d46:	d4b0      	bmi.n	8011caa <_dtoa_r+0xa82>
 8011d48:	4633      	mov	r3, r6
 8011d4a:	461e      	mov	r6, r3
 8011d4c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011d50:	2a30      	cmp	r2, #48	@ 0x30
 8011d52:	d0fa      	beq.n	8011d4a <_dtoa_r+0xb22>
 8011d54:	e4b5      	b.n	80116c2 <_dtoa_r+0x49a>
 8011d56:	459a      	cmp	sl, r3
 8011d58:	d1a8      	bne.n	8011cac <_dtoa_r+0xa84>
 8011d5a:	2331      	movs	r3, #49	@ 0x31
 8011d5c:	f108 0801 	add.w	r8, r8, #1
 8011d60:	f88a 3000 	strb.w	r3, [sl]
 8011d64:	e4ad      	b.n	80116c2 <_dtoa_r+0x49a>
 8011d66:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011d68:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8011dc4 <_dtoa_r+0xb9c>
 8011d6c:	b11b      	cbz	r3, 8011d76 <_dtoa_r+0xb4e>
 8011d6e:	f10a 0308 	add.w	r3, sl, #8
 8011d72:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8011d74:	6013      	str	r3, [r2, #0]
 8011d76:	4650      	mov	r0, sl
 8011d78:	b017      	add	sp, #92	@ 0x5c
 8011d7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d7e:	9b07      	ldr	r3, [sp, #28]
 8011d80:	2b01      	cmp	r3, #1
 8011d82:	f77f ae2e 	ble.w	80119e2 <_dtoa_r+0x7ba>
 8011d86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011d88:	9308      	str	r3, [sp, #32]
 8011d8a:	2001      	movs	r0, #1
 8011d8c:	e64d      	b.n	8011a2a <_dtoa_r+0x802>
 8011d8e:	f1bb 0f00 	cmp.w	fp, #0
 8011d92:	f77f aed9 	ble.w	8011b48 <_dtoa_r+0x920>
 8011d96:	4656      	mov	r6, sl
 8011d98:	9802      	ldr	r0, [sp, #8]
 8011d9a:	4621      	mov	r1, r4
 8011d9c:	f7ff f9ba 	bl	8011114 <quorem>
 8011da0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8011da4:	f806 3b01 	strb.w	r3, [r6], #1
 8011da8:	eba6 020a 	sub.w	r2, r6, sl
 8011dac:	4593      	cmp	fp, r2
 8011dae:	ddb4      	ble.n	8011d1a <_dtoa_r+0xaf2>
 8011db0:	9902      	ldr	r1, [sp, #8]
 8011db2:	2300      	movs	r3, #0
 8011db4:	220a      	movs	r2, #10
 8011db6:	4648      	mov	r0, r9
 8011db8:	f000 f968 	bl	801208c <__multadd>
 8011dbc:	9002      	str	r0, [sp, #8]
 8011dbe:	e7eb      	b.n	8011d98 <_dtoa_r+0xb70>
 8011dc0:	0801328c 	.word	0x0801328c
 8011dc4:	08013227 	.word	0x08013227

08011dc8 <_free_r>:
 8011dc8:	b538      	push	{r3, r4, r5, lr}
 8011dca:	4605      	mov	r5, r0
 8011dcc:	2900      	cmp	r1, #0
 8011dce:	d041      	beq.n	8011e54 <_free_r+0x8c>
 8011dd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011dd4:	1f0c      	subs	r4, r1, #4
 8011dd6:	2b00      	cmp	r3, #0
 8011dd8:	bfb8      	it	lt
 8011dda:	18e4      	addlt	r4, r4, r3
 8011ddc:	f000 f8e8 	bl	8011fb0 <__malloc_lock>
 8011de0:	4a1d      	ldr	r2, [pc, #116]	@ (8011e58 <_free_r+0x90>)
 8011de2:	6813      	ldr	r3, [r2, #0]
 8011de4:	b933      	cbnz	r3, 8011df4 <_free_r+0x2c>
 8011de6:	6063      	str	r3, [r4, #4]
 8011de8:	6014      	str	r4, [r2, #0]
 8011dea:	4628      	mov	r0, r5
 8011dec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011df0:	f000 b8e4 	b.w	8011fbc <__malloc_unlock>
 8011df4:	42a3      	cmp	r3, r4
 8011df6:	d908      	bls.n	8011e0a <_free_r+0x42>
 8011df8:	6820      	ldr	r0, [r4, #0]
 8011dfa:	1821      	adds	r1, r4, r0
 8011dfc:	428b      	cmp	r3, r1
 8011dfe:	bf01      	itttt	eq
 8011e00:	6819      	ldreq	r1, [r3, #0]
 8011e02:	685b      	ldreq	r3, [r3, #4]
 8011e04:	1809      	addeq	r1, r1, r0
 8011e06:	6021      	streq	r1, [r4, #0]
 8011e08:	e7ed      	b.n	8011de6 <_free_r+0x1e>
 8011e0a:	461a      	mov	r2, r3
 8011e0c:	685b      	ldr	r3, [r3, #4]
 8011e0e:	b10b      	cbz	r3, 8011e14 <_free_r+0x4c>
 8011e10:	42a3      	cmp	r3, r4
 8011e12:	d9fa      	bls.n	8011e0a <_free_r+0x42>
 8011e14:	6811      	ldr	r1, [r2, #0]
 8011e16:	1850      	adds	r0, r2, r1
 8011e18:	42a0      	cmp	r0, r4
 8011e1a:	d10b      	bne.n	8011e34 <_free_r+0x6c>
 8011e1c:	6820      	ldr	r0, [r4, #0]
 8011e1e:	4401      	add	r1, r0
 8011e20:	1850      	adds	r0, r2, r1
 8011e22:	4283      	cmp	r3, r0
 8011e24:	6011      	str	r1, [r2, #0]
 8011e26:	d1e0      	bne.n	8011dea <_free_r+0x22>
 8011e28:	6818      	ldr	r0, [r3, #0]
 8011e2a:	685b      	ldr	r3, [r3, #4]
 8011e2c:	6053      	str	r3, [r2, #4]
 8011e2e:	4408      	add	r0, r1
 8011e30:	6010      	str	r0, [r2, #0]
 8011e32:	e7da      	b.n	8011dea <_free_r+0x22>
 8011e34:	d902      	bls.n	8011e3c <_free_r+0x74>
 8011e36:	230c      	movs	r3, #12
 8011e38:	602b      	str	r3, [r5, #0]
 8011e3a:	e7d6      	b.n	8011dea <_free_r+0x22>
 8011e3c:	6820      	ldr	r0, [r4, #0]
 8011e3e:	1821      	adds	r1, r4, r0
 8011e40:	428b      	cmp	r3, r1
 8011e42:	bf04      	itt	eq
 8011e44:	6819      	ldreq	r1, [r3, #0]
 8011e46:	685b      	ldreq	r3, [r3, #4]
 8011e48:	6063      	str	r3, [r4, #4]
 8011e4a:	bf04      	itt	eq
 8011e4c:	1809      	addeq	r1, r1, r0
 8011e4e:	6021      	streq	r1, [r4, #0]
 8011e50:	6054      	str	r4, [r2, #4]
 8011e52:	e7ca      	b.n	8011dea <_free_r+0x22>
 8011e54:	bd38      	pop	{r3, r4, r5, pc}
 8011e56:	bf00      	nop
 8011e58:	200084fc 	.word	0x200084fc

08011e5c <malloc>:
 8011e5c:	4b02      	ldr	r3, [pc, #8]	@ (8011e68 <malloc+0xc>)
 8011e5e:	4601      	mov	r1, r0
 8011e60:	6818      	ldr	r0, [r3, #0]
 8011e62:	f000 b825 	b.w	8011eb0 <_malloc_r>
 8011e66:	bf00      	nop
 8011e68:	20000034 	.word	0x20000034

08011e6c <sbrk_aligned>:
 8011e6c:	b570      	push	{r4, r5, r6, lr}
 8011e6e:	4e0f      	ldr	r6, [pc, #60]	@ (8011eac <sbrk_aligned+0x40>)
 8011e70:	460c      	mov	r4, r1
 8011e72:	6831      	ldr	r1, [r6, #0]
 8011e74:	4605      	mov	r5, r0
 8011e76:	b911      	cbnz	r1, 8011e7e <sbrk_aligned+0x12>
 8011e78:	f000 fea4 	bl	8012bc4 <_sbrk_r>
 8011e7c:	6030      	str	r0, [r6, #0]
 8011e7e:	4621      	mov	r1, r4
 8011e80:	4628      	mov	r0, r5
 8011e82:	f000 fe9f 	bl	8012bc4 <_sbrk_r>
 8011e86:	1c43      	adds	r3, r0, #1
 8011e88:	d103      	bne.n	8011e92 <sbrk_aligned+0x26>
 8011e8a:	f04f 34ff 	mov.w	r4, #4294967295
 8011e8e:	4620      	mov	r0, r4
 8011e90:	bd70      	pop	{r4, r5, r6, pc}
 8011e92:	1cc4      	adds	r4, r0, #3
 8011e94:	f024 0403 	bic.w	r4, r4, #3
 8011e98:	42a0      	cmp	r0, r4
 8011e9a:	d0f8      	beq.n	8011e8e <sbrk_aligned+0x22>
 8011e9c:	1a21      	subs	r1, r4, r0
 8011e9e:	4628      	mov	r0, r5
 8011ea0:	f000 fe90 	bl	8012bc4 <_sbrk_r>
 8011ea4:	3001      	adds	r0, #1
 8011ea6:	d1f2      	bne.n	8011e8e <sbrk_aligned+0x22>
 8011ea8:	e7ef      	b.n	8011e8a <sbrk_aligned+0x1e>
 8011eaa:	bf00      	nop
 8011eac:	200084f8 	.word	0x200084f8

08011eb0 <_malloc_r>:
 8011eb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011eb4:	1ccd      	adds	r5, r1, #3
 8011eb6:	f025 0503 	bic.w	r5, r5, #3
 8011eba:	3508      	adds	r5, #8
 8011ebc:	2d0c      	cmp	r5, #12
 8011ebe:	bf38      	it	cc
 8011ec0:	250c      	movcc	r5, #12
 8011ec2:	2d00      	cmp	r5, #0
 8011ec4:	4606      	mov	r6, r0
 8011ec6:	db01      	blt.n	8011ecc <_malloc_r+0x1c>
 8011ec8:	42a9      	cmp	r1, r5
 8011eca:	d904      	bls.n	8011ed6 <_malloc_r+0x26>
 8011ecc:	230c      	movs	r3, #12
 8011ece:	6033      	str	r3, [r6, #0]
 8011ed0:	2000      	movs	r0, #0
 8011ed2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011ed6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011fac <_malloc_r+0xfc>
 8011eda:	f000 f869 	bl	8011fb0 <__malloc_lock>
 8011ede:	f8d8 3000 	ldr.w	r3, [r8]
 8011ee2:	461c      	mov	r4, r3
 8011ee4:	bb44      	cbnz	r4, 8011f38 <_malloc_r+0x88>
 8011ee6:	4629      	mov	r1, r5
 8011ee8:	4630      	mov	r0, r6
 8011eea:	f7ff ffbf 	bl	8011e6c <sbrk_aligned>
 8011eee:	1c43      	adds	r3, r0, #1
 8011ef0:	4604      	mov	r4, r0
 8011ef2:	d158      	bne.n	8011fa6 <_malloc_r+0xf6>
 8011ef4:	f8d8 4000 	ldr.w	r4, [r8]
 8011ef8:	4627      	mov	r7, r4
 8011efa:	2f00      	cmp	r7, #0
 8011efc:	d143      	bne.n	8011f86 <_malloc_r+0xd6>
 8011efe:	2c00      	cmp	r4, #0
 8011f00:	d04b      	beq.n	8011f9a <_malloc_r+0xea>
 8011f02:	6823      	ldr	r3, [r4, #0]
 8011f04:	4639      	mov	r1, r7
 8011f06:	4630      	mov	r0, r6
 8011f08:	eb04 0903 	add.w	r9, r4, r3
 8011f0c:	f000 fe5a 	bl	8012bc4 <_sbrk_r>
 8011f10:	4581      	cmp	r9, r0
 8011f12:	d142      	bne.n	8011f9a <_malloc_r+0xea>
 8011f14:	6821      	ldr	r1, [r4, #0]
 8011f16:	1a6d      	subs	r5, r5, r1
 8011f18:	4629      	mov	r1, r5
 8011f1a:	4630      	mov	r0, r6
 8011f1c:	f7ff ffa6 	bl	8011e6c <sbrk_aligned>
 8011f20:	3001      	adds	r0, #1
 8011f22:	d03a      	beq.n	8011f9a <_malloc_r+0xea>
 8011f24:	6823      	ldr	r3, [r4, #0]
 8011f26:	442b      	add	r3, r5
 8011f28:	6023      	str	r3, [r4, #0]
 8011f2a:	f8d8 3000 	ldr.w	r3, [r8]
 8011f2e:	685a      	ldr	r2, [r3, #4]
 8011f30:	bb62      	cbnz	r2, 8011f8c <_malloc_r+0xdc>
 8011f32:	f8c8 7000 	str.w	r7, [r8]
 8011f36:	e00f      	b.n	8011f58 <_malloc_r+0xa8>
 8011f38:	6822      	ldr	r2, [r4, #0]
 8011f3a:	1b52      	subs	r2, r2, r5
 8011f3c:	d420      	bmi.n	8011f80 <_malloc_r+0xd0>
 8011f3e:	2a0b      	cmp	r2, #11
 8011f40:	d917      	bls.n	8011f72 <_malloc_r+0xc2>
 8011f42:	1961      	adds	r1, r4, r5
 8011f44:	42a3      	cmp	r3, r4
 8011f46:	6025      	str	r5, [r4, #0]
 8011f48:	bf18      	it	ne
 8011f4a:	6059      	strne	r1, [r3, #4]
 8011f4c:	6863      	ldr	r3, [r4, #4]
 8011f4e:	bf08      	it	eq
 8011f50:	f8c8 1000 	streq.w	r1, [r8]
 8011f54:	5162      	str	r2, [r4, r5]
 8011f56:	604b      	str	r3, [r1, #4]
 8011f58:	4630      	mov	r0, r6
 8011f5a:	f000 f82f 	bl	8011fbc <__malloc_unlock>
 8011f5e:	f104 000b 	add.w	r0, r4, #11
 8011f62:	1d23      	adds	r3, r4, #4
 8011f64:	f020 0007 	bic.w	r0, r0, #7
 8011f68:	1ac2      	subs	r2, r0, r3
 8011f6a:	bf1c      	itt	ne
 8011f6c:	1a1b      	subne	r3, r3, r0
 8011f6e:	50a3      	strne	r3, [r4, r2]
 8011f70:	e7af      	b.n	8011ed2 <_malloc_r+0x22>
 8011f72:	6862      	ldr	r2, [r4, #4]
 8011f74:	42a3      	cmp	r3, r4
 8011f76:	bf0c      	ite	eq
 8011f78:	f8c8 2000 	streq.w	r2, [r8]
 8011f7c:	605a      	strne	r2, [r3, #4]
 8011f7e:	e7eb      	b.n	8011f58 <_malloc_r+0xa8>
 8011f80:	4623      	mov	r3, r4
 8011f82:	6864      	ldr	r4, [r4, #4]
 8011f84:	e7ae      	b.n	8011ee4 <_malloc_r+0x34>
 8011f86:	463c      	mov	r4, r7
 8011f88:	687f      	ldr	r7, [r7, #4]
 8011f8a:	e7b6      	b.n	8011efa <_malloc_r+0x4a>
 8011f8c:	461a      	mov	r2, r3
 8011f8e:	685b      	ldr	r3, [r3, #4]
 8011f90:	42a3      	cmp	r3, r4
 8011f92:	d1fb      	bne.n	8011f8c <_malloc_r+0xdc>
 8011f94:	2300      	movs	r3, #0
 8011f96:	6053      	str	r3, [r2, #4]
 8011f98:	e7de      	b.n	8011f58 <_malloc_r+0xa8>
 8011f9a:	230c      	movs	r3, #12
 8011f9c:	6033      	str	r3, [r6, #0]
 8011f9e:	4630      	mov	r0, r6
 8011fa0:	f000 f80c 	bl	8011fbc <__malloc_unlock>
 8011fa4:	e794      	b.n	8011ed0 <_malloc_r+0x20>
 8011fa6:	6005      	str	r5, [r0, #0]
 8011fa8:	e7d6      	b.n	8011f58 <_malloc_r+0xa8>
 8011faa:	bf00      	nop
 8011fac:	200084fc 	.word	0x200084fc

08011fb0 <__malloc_lock>:
 8011fb0:	4801      	ldr	r0, [pc, #4]	@ (8011fb8 <__malloc_lock+0x8>)
 8011fb2:	f7ff b880 	b.w	80110b6 <__retarget_lock_acquire_recursive>
 8011fb6:	bf00      	nop
 8011fb8:	200084f4 	.word	0x200084f4

08011fbc <__malloc_unlock>:
 8011fbc:	4801      	ldr	r0, [pc, #4]	@ (8011fc4 <__malloc_unlock+0x8>)
 8011fbe:	f7ff b87b 	b.w	80110b8 <__retarget_lock_release_recursive>
 8011fc2:	bf00      	nop
 8011fc4:	200084f4 	.word	0x200084f4

08011fc8 <_Balloc>:
 8011fc8:	b570      	push	{r4, r5, r6, lr}
 8011fca:	69c6      	ldr	r6, [r0, #28]
 8011fcc:	4604      	mov	r4, r0
 8011fce:	460d      	mov	r5, r1
 8011fd0:	b976      	cbnz	r6, 8011ff0 <_Balloc+0x28>
 8011fd2:	2010      	movs	r0, #16
 8011fd4:	f7ff ff42 	bl	8011e5c <malloc>
 8011fd8:	4602      	mov	r2, r0
 8011fda:	61e0      	str	r0, [r4, #28]
 8011fdc:	b920      	cbnz	r0, 8011fe8 <_Balloc+0x20>
 8011fde:	4b18      	ldr	r3, [pc, #96]	@ (8012040 <_Balloc+0x78>)
 8011fe0:	4818      	ldr	r0, [pc, #96]	@ (8012044 <_Balloc+0x7c>)
 8011fe2:	216b      	movs	r1, #107	@ 0x6b
 8011fe4:	f7ff f878 	bl	80110d8 <__assert_func>
 8011fe8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011fec:	6006      	str	r6, [r0, #0]
 8011fee:	60c6      	str	r6, [r0, #12]
 8011ff0:	69e6      	ldr	r6, [r4, #28]
 8011ff2:	68f3      	ldr	r3, [r6, #12]
 8011ff4:	b183      	cbz	r3, 8012018 <_Balloc+0x50>
 8011ff6:	69e3      	ldr	r3, [r4, #28]
 8011ff8:	68db      	ldr	r3, [r3, #12]
 8011ffa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011ffe:	b9b8      	cbnz	r0, 8012030 <_Balloc+0x68>
 8012000:	2101      	movs	r1, #1
 8012002:	fa01 f605 	lsl.w	r6, r1, r5
 8012006:	1d72      	adds	r2, r6, #5
 8012008:	0092      	lsls	r2, r2, #2
 801200a:	4620      	mov	r0, r4
 801200c:	f000 fdf1 	bl	8012bf2 <_calloc_r>
 8012010:	b160      	cbz	r0, 801202c <_Balloc+0x64>
 8012012:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8012016:	e00e      	b.n	8012036 <_Balloc+0x6e>
 8012018:	2221      	movs	r2, #33	@ 0x21
 801201a:	2104      	movs	r1, #4
 801201c:	4620      	mov	r0, r4
 801201e:	f000 fde8 	bl	8012bf2 <_calloc_r>
 8012022:	69e3      	ldr	r3, [r4, #28]
 8012024:	60f0      	str	r0, [r6, #12]
 8012026:	68db      	ldr	r3, [r3, #12]
 8012028:	2b00      	cmp	r3, #0
 801202a:	d1e4      	bne.n	8011ff6 <_Balloc+0x2e>
 801202c:	2000      	movs	r0, #0
 801202e:	bd70      	pop	{r4, r5, r6, pc}
 8012030:	6802      	ldr	r2, [r0, #0]
 8012032:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012036:	2300      	movs	r3, #0
 8012038:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801203c:	e7f7      	b.n	801202e <_Balloc+0x66>
 801203e:	bf00      	nop
 8012040:	08013148 	.word	0x08013148
 8012044:	0801329d 	.word	0x0801329d

08012048 <_Bfree>:
 8012048:	b570      	push	{r4, r5, r6, lr}
 801204a:	69c6      	ldr	r6, [r0, #28]
 801204c:	4605      	mov	r5, r0
 801204e:	460c      	mov	r4, r1
 8012050:	b976      	cbnz	r6, 8012070 <_Bfree+0x28>
 8012052:	2010      	movs	r0, #16
 8012054:	f7ff ff02 	bl	8011e5c <malloc>
 8012058:	4602      	mov	r2, r0
 801205a:	61e8      	str	r0, [r5, #28]
 801205c:	b920      	cbnz	r0, 8012068 <_Bfree+0x20>
 801205e:	4b09      	ldr	r3, [pc, #36]	@ (8012084 <_Bfree+0x3c>)
 8012060:	4809      	ldr	r0, [pc, #36]	@ (8012088 <_Bfree+0x40>)
 8012062:	218f      	movs	r1, #143	@ 0x8f
 8012064:	f7ff f838 	bl	80110d8 <__assert_func>
 8012068:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801206c:	6006      	str	r6, [r0, #0]
 801206e:	60c6      	str	r6, [r0, #12]
 8012070:	b13c      	cbz	r4, 8012082 <_Bfree+0x3a>
 8012072:	69eb      	ldr	r3, [r5, #28]
 8012074:	6862      	ldr	r2, [r4, #4]
 8012076:	68db      	ldr	r3, [r3, #12]
 8012078:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801207c:	6021      	str	r1, [r4, #0]
 801207e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012082:	bd70      	pop	{r4, r5, r6, pc}
 8012084:	08013148 	.word	0x08013148
 8012088:	0801329d 	.word	0x0801329d

0801208c <__multadd>:
 801208c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012090:	690d      	ldr	r5, [r1, #16]
 8012092:	4607      	mov	r7, r0
 8012094:	460c      	mov	r4, r1
 8012096:	461e      	mov	r6, r3
 8012098:	f101 0c14 	add.w	ip, r1, #20
 801209c:	2000      	movs	r0, #0
 801209e:	f8dc 3000 	ldr.w	r3, [ip]
 80120a2:	b299      	uxth	r1, r3
 80120a4:	fb02 6101 	mla	r1, r2, r1, r6
 80120a8:	0c1e      	lsrs	r6, r3, #16
 80120aa:	0c0b      	lsrs	r3, r1, #16
 80120ac:	fb02 3306 	mla	r3, r2, r6, r3
 80120b0:	b289      	uxth	r1, r1
 80120b2:	3001      	adds	r0, #1
 80120b4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80120b8:	4285      	cmp	r5, r0
 80120ba:	f84c 1b04 	str.w	r1, [ip], #4
 80120be:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80120c2:	dcec      	bgt.n	801209e <__multadd+0x12>
 80120c4:	b30e      	cbz	r6, 801210a <__multadd+0x7e>
 80120c6:	68a3      	ldr	r3, [r4, #8]
 80120c8:	42ab      	cmp	r3, r5
 80120ca:	dc19      	bgt.n	8012100 <__multadd+0x74>
 80120cc:	6861      	ldr	r1, [r4, #4]
 80120ce:	4638      	mov	r0, r7
 80120d0:	3101      	adds	r1, #1
 80120d2:	f7ff ff79 	bl	8011fc8 <_Balloc>
 80120d6:	4680      	mov	r8, r0
 80120d8:	b928      	cbnz	r0, 80120e6 <__multadd+0x5a>
 80120da:	4602      	mov	r2, r0
 80120dc:	4b0c      	ldr	r3, [pc, #48]	@ (8012110 <__multadd+0x84>)
 80120de:	480d      	ldr	r0, [pc, #52]	@ (8012114 <__multadd+0x88>)
 80120e0:	21ba      	movs	r1, #186	@ 0xba
 80120e2:	f7fe fff9 	bl	80110d8 <__assert_func>
 80120e6:	6922      	ldr	r2, [r4, #16]
 80120e8:	3202      	adds	r2, #2
 80120ea:	f104 010c 	add.w	r1, r4, #12
 80120ee:	0092      	lsls	r2, r2, #2
 80120f0:	300c      	adds	r0, #12
 80120f2:	f7fe ffe2 	bl	80110ba <memcpy>
 80120f6:	4621      	mov	r1, r4
 80120f8:	4638      	mov	r0, r7
 80120fa:	f7ff ffa5 	bl	8012048 <_Bfree>
 80120fe:	4644      	mov	r4, r8
 8012100:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8012104:	3501      	adds	r5, #1
 8012106:	615e      	str	r6, [r3, #20]
 8012108:	6125      	str	r5, [r4, #16]
 801210a:	4620      	mov	r0, r4
 801210c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012110:	0801328c 	.word	0x0801328c
 8012114:	0801329d 	.word	0x0801329d

08012118 <__hi0bits>:
 8012118:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801211c:	4603      	mov	r3, r0
 801211e:	bf36      	itet	cc
 8012120:	0403      	lslcc	r3, r0, #16
 8012122:	2000      	movcs	r0, #0
 8012124:	2010      	movcc	r0, #16
 8012126:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801212a:	bf3c      	itt	cc
 801212c:	021b      	lslcc	r3, r3, #8
 801212e:	3008      	addcc	r0, #8
 8012130:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8012134:	bf3c      	itt	cc
 8012136:	011b      	lslcc	r3, r3, #4
 8012138:	3004      	addcc	r0, #4
 801213a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801213e:	bf3c      	itt	cc
 8012140:	009b      	lslcc	r3, r3, #2
 8012142:	3002      	addcc	r0, #2
 8012144:	2b00      	cmp	r3, #0
 8012146:	db05      	blt.n	8012154 <__hi0bits+0x3c>
 8012148:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801214c:	f100 0001 	add.w	r0, r0, #1
 8012150:	bf08      	it	eq
 8012152:	2020      	moveq	r0, #32
 8012154:	4770      	bx	lr

08012156 <__lo0bits>:
 8012156:	6803      	ldr	r3, [r0, #0]
 8012158:	4602      	mov	r2, r0
 801215a:	f013 0007 	ands.w	r0, r3, #7
 801215e:	d00b      	beq.n	8012178 <__lo0bits+0x22>
 8012160:	07d9      	lsls	r1, r3, #31
 8012162:	d421      	bmi.n	80121a8 <__lo0bits+0x52>
 8012164:	0798      	lsls	r0, r3, #30
 8012166:	bf49      	itett	mi
 8012168:	085b      	lsrmi	r3, r3, #1
 801216a:	089b      	lsrpl	r3, r3, #2
 801216c:	2001      	movmi	r0, #1
 801216e:	6013      	strmi	r3, [r2, #0]
 8012170:	bf5c      	itt	pl
 8012172:	6013      	strpl	r3, [r2, #0]
 8012174:	2002      	movpl	r0, #2
 8012176:	4770      	bx	lr
 8012178:	b299      	uxth	r1, r3
 801217a:	b909      	cbnz	r1, 8012180 <__lo0bits+0x2a>
 801217c:	0c1b      	lsrs	r3, r3, #16
 801217e:	2010      	movs	r0, #16
 8012180:	b2d9      	uxtb	r1, r3
 8012182:	b909      	cbnz	r1, 8012188 <__lo0bits+0x32>
 8012184:	3008      	adds	r0, #8
 8012186:	0a1b      	lsrs	r3, r3, #8
 8012188:	0719      	lsls	r1, r3, #28
 801218a:	bf04      	itt	eq
 801218c:	091b      	lsreq	r3, r3, #4
 801218e:	3004      	addeq	r0, #4
 8012190:	0799      	lsls	r1, r3, #30
 8012192:	bf04      	itt	eq
 8012194:	089b      	lsreq	r3, r3, #2
 8012196:	3002      	addeq	r0, #2
 8012198:	07d9      	lsls	r1, r3, #31
 801219a:	d403      	bmi.n	80121a4 <__lo0bits+0x4e>
 801219c:	085b      	lsrs	r3, r3, #1
 801219e:	f100 0001 	add.w	r0, r0, #1
 80121a2:	d003      	beq.n	80121ac <__lo0bits+0x56>
 80121a4:	6013      	str	r3, [r2, #0]
 80121a6:	4770      	bx	lr
 80121a8:	2000      	movs	r0, #0
 80121aa:	4770      	bx	lr
 80121ac:	2020      	movs	r0, #32
 80121ae:	4770      	bx	lr

080121b0 <__i2b>:
 80121b0:	b510      	push	{r4, lr}
 80121b2:	460c      	mov	r4, r1
 80121b4:	2101      	movs	r1, #1
 80121b6:	f7ff ff07 	bl	8011fc8 <_Balloc>
 80121ba:	4602      	mov	r2, r0
 80121bc:	b928      	cbnz	r0, 80121ca <__i2b+0x1a>
 80121be:	4b05      	ldr	r3, [pc, #20]	@ (80121d4 <__i2b+0x24>)
 80121c0:	4805      	ldr	r0, [pc, #20]	@ (80121d8 <__i2b+0x28>)
 80121c2:	f240 1145 	movw	r1, #325	@ 0x145
 80121c6:	f7fe ff87 	bl	80110d8 <__assert_func>
 80121ca:	2301      	movs	r3, #1
 80121cc:	6144      	str	r4, [r0, #20]
 80121ce:	6103      	str	r3, [r0, #16]
 80121d0:	bd10      	pop	{r4, pc}
 80121d2:	bf00      	nop
 80121d4:	0801328c 	.word	0x0801328c
 80121d8:	0801329d 	.word	0x0801329d

080121dc <__multiply>:
 80121dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80121e0:	4617      	mov	r7, r2
 80121e2:	690a      	ldr	r2, [r1, #16]
 80121e4:	693b      	ldr	r3, [r7, #16]
 80121e6:	429a      	cmp	r2, r3
 80121e8:	bfa8      	it	ge
 80121ea:	463b      	movge	r3, r7
 80121ec:	4689      	mov	r9, r1
 80121ee:	bfa4      	itt	ge
 80121f0:	460f      	movge	r7, r1
 80121f2:	4699      	movge	r9, r3
 80121f4:	693d      	ldr	r5, [r7, #16]
 80121f6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80121fa:	68bb      	ldr	r3, [r7, #8]
 80121fc:	6879      	ldr	r1, [r7, #4]
 80121fe:	eb05 060a 	add.w	r6, r5, sl
 8012202:	42b3      	cmp	r3, r6
 8012204:	b085      	sub	sp, #20
 8012206:	bfb8      	it	lt
 8012208:	3101      	addlt	r1, #1
 801220a:	f7ff fedd 	bl	8011fc8 <_Balloc>
 801220e:	b930      	cbnz	r0, 801221e <__multiply+0x42>
 8012210:	4602      	mov	r2, r0
 8012212:	4b41      	ldr	r3, [pc, #260]	@ (8012318 <__multiply+0x13c>)
 8012214:	4841      	ldr	r0, [pc, #260]	@ (801231c <__multiply+0x140>)
 8012216:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801221a:	f7fe ff5d 	bl	80110d8 <__assert_func>
 801221e:	f100 0414 	add.w	r4, r0, #20
 8012222:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8012226:	4623      	mov	r3, r4
 8012228:	2200      	movs	r2, #0
 801222a:	4573      	cmp	r3, lr
 801222c:	d320      	bcc.n	8012270 <__multiply+0x94>
 801222e:	f107 0814 	add.w	r8, r7, #20
 8012232:	f109 0114 	add.w	r1, r9, #20
 8012236:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801223a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801223e:	9302      	str	r3, [sp, #8]
 8012240:	1beb      	subs	r3, r5, r7
 8012242:	3b15      	subs	r3, #21
 8012244:	f023 0303 	bic.w	r3, r3, #3
 8012248:	3304      	adds	r3, #4
 801224a:	3715      	adds	r7, #21
 801224c:	42bd      	cmp	r5, r7
 801224e:	bf38      	it	cc
 8012250:	2304      	movcc	r3, #4
 8012252:	9301      	str	r3, [sp, #4]
 8012254:	9b02      	ldr	r3, [sp, #8]
 8012256:	9103      	str	r1, [sp, #12]
 8012258:	428b      	cmp	r3, r1
 801225a:	d80c      	bhi.n	8012276 <__multiply+0x9a>
 801225c:	2e00      	cmp	r6, #0
 801225e:	dd03      	ble.n	8012268 <__multiply+0x8c>
 8012260:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8012264:	2b00      	cmp	r3, #0
 8012266:	d055      	beq.n	8012314 <__multiply+0x138>
 8012268:	6106      	str	r6, [r0, #16]
 801226a:	b005      	add	sp, #20
 801226c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012270:	f843 2b04 	str.w	r2, [r3], #4
 8012274:	e7d9      	b.n	801222a <__multiply+0x4e>
 8012276:	f8b1 a000 	ldrh.w	sl, [r1]
 801227a:	f1ba 0f00 	cmp.w	sl, #0
 801227e:	d01f      	beq.n	80122c0 <__multiply+0xe4>
 8012280:	46c4      	mov	ip, r8
 8012282:	46a1      	mov	r9, r4
 8012284:	2700      	movs	r7, #0
 8012286:	f85c 2b04 	ldr.w	r2, [ip], #4
 801228a:	f8d9 3000 	ldr.w	r3, [r9]
 801228e:	fa1f fb82 	uxth.w	fp, r2
 8012292:	b29b      	uxth	r3, r3
 8012294:	fb0a 330b 	mla	r3, sl, fp, r3
 8012298:	443b      	add	r3, r7
 801229a:	f8d9 7000 	ldr.w	r7, [r9]
 801229e:	0c12      	lsrs	r2, r2, #16
 80122a0:	0c3f      	lsrs	r7, r7, #16
 80122a2:	fb0a 7202 	mla	r2, sl, r2, r7
 80122a6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80122aa:	b29b      	uxth	r3, r3
 80122ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80122b0:	4565      	cmp	r5, ip
 80122b2:	f849 3b04 	str.w	r3, [r9], #4
 80122b6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80122ba:	d8e4      	bhi.n	8012286 <__multiply+0xaa>
 80122bc:	9b01      	ldr	r3, [sp, #4]
 80122be:	50e7      	str	r7, [r4, r3]
 80122c0:	9b03      	ldr	r3, [sp, #12]
 80122c2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80122c6:	3104      	adds	r1, #4
 80122c8:	f1b9 0f00 	cmp.w	r9, #0
 80122cc:	d020      	beq.n	8012310 <__multiply+0x134>
 80122ce:	6823      	ldr	r3, [r4, #0]
 80122d0:	4647      	mov	r7, r8
 80122d2:	46a4      	mov	ip, r4
 80122d4:	f04f 0a00 	mov.w	sl, #0
 80122d8:	f8b7 b000 	ldrh.w	fp, [r7]
 80122dc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80122e0:	fb09 220b 	mla	r2, r9, fp, r2
 80122e4:	4452      	add	r2, sl
 80122e6:	b29b      	uxth	r3, r3
 80122e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80122ec:	f84c 3b04 	str.w	r3, [ip], #4
 80122f0:	f857 3b04 	ldr.w	r3, [r7], #4
 80122f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80122f8:	f8bc 3000 	ldrh.w	r3, [ip]
 80122fc:	fb09 330a 	mla	r3, r9, sl, r3
 8012300:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8012304:	42bd      	cmp	r5, r7
 8012306:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801230a:	d8e5      	bhi.n	80122d8 <__multiply+0xfc>
 801230c:	9a01      	ldr	r2, [sp, #4]
 801230e:	50a3      	str	r3, [r4, r2]
 8012310:	3404      	adds	r4, #4
 8012312:	e79f      	b.n	8012254 <__multiply+0x78>
 8012314:	3e01      	subs	r6, #1
 8012316:	e7a1      	b.n	801225c <__multiply+0x80>
 8012318:	0801328c 	.word	0x0801328c
 801231c:	0801329d 	.word	0x0801329d

08012320 <__pow5mult>:
 8012320:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012324:	4615      	mov	r5, r2
 8012326:	f012 0203 	ands.w	r2, r2, #3
 801232a:	4607      	mov	r7, r0
 801232c:	460e      	mov	r6, r1
 801232e:	d007      	beq.n	8012340 <__pow5mult+0x20>
 8012330:	4c25      	ldr	r4, [pc, #148]	@ (80123c8 <__pow5mult+0xa8>)
 8012332:	3a01      	subs	r2, #1
 8012334:	2300      	movs	r3, #0
 8012336:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801233a:	f7ff fea7 	bl	801208c <__multadd>
 801233e:	4606      	mov	r6, r0
 8012340:	10ad      	asrs	r5, r5, #2
 8012342:	d03d      	beq.n	80123c0 <__pow5mult+0xa0>
 8012344:	69fc      	ldr	r4, [r7, #28]
 8012346:	b97c      	cbnz	r4, 8012368 <__pow5mult+0x48>
 8012348:	2010      	movs	r0, #16
 801234a:	f7ff fd87 	bl	8011e5c <malloc>
 801234e:	4602      	mov	r2, r0
 8012350:	61f8      	str	r0, [r7, #28]
 8012352:	b928      	cbnz	r0, 8012360 <__pow5mult+0x40>
 8012354:	4b1d      	ldr	r3, [pc, #116]	@ (80123cc <__pow5mult+0xac>)
 8012356:	481e      	ldr	r0, [pc, #120]	@ (80123d0 <__pow5mult+0xb0>)
 8012358:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801235c:	f7fe febc 	bl	80110d8 <__assert_func>
 8012360:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012364:	6004      	str	r4, [r0, #0]
 8012366:	60c4      	str	r4, [r0, #12]
 8012368:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801236c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012370:	b94c      	cbnz	r4, 8012386 <__pow5mult+0x66>
 8012372:	f240 2171 	movw	r1, #625	@ 0x271
 8012376:	4638      	mov	r0, r7
 8012378:	f7ff ff1a 	bl	80121b0 <__i2b>
 801237c:	2300      	movs	r3, #0
 801237e:	f8c8 0008 	str.w	r0, [r8, #8]
 8012382:	4604      	mov	r4, r0
 8012384:	6003      	str	r3, [r0, #0]
 8012386:	f04f 0900 	mov.w	r9, #0
 801238a:	07eb      	lsls	r3, r5, #31
 801238c:	d50a      	bpl.n	80123a4 <__pow5mult+0x84>
 801238e:	4631      	mov	r1, r6
 8012390:	4622      	mov	r2, r4
 8012392:	4638      	mov	r0, r7
 8012394:	f7ff ff22 	bl	80121dc <__multiply>
 8012398:	4631      	mov	r1, r6
 801239a:	4680      	mov	r8, r0
 801239c:	4638      	mov	r0, r7
 801239e:	f7ff fe53 	bl	8012048 <_Bfree>
 80123a2:	4646      	mov	r6, r8
 80123a4:	106d      	asrs	r5, r5, #1
 80123a6:	d00b      	beq.n	80123c0 <__pow5mult+0xa0>
 80123a8:	6820      	ldr	r0, [r4, #0]
 80123aa:	b938      	cbnz	r0, 80123bc <__pow5mult+0x9c>
 80123ac:	4622      	mov	r2, r4
 80123ae:	4621      	mov	r1, r4
 80123b0:	4638      	mov	r0, r7
 80123b2:	f7ff ff13 	bl	80121dc <__multiply>
 80123b6:	6020      	str	r0, [r4, #0]
 80123b8:	f8c0 9000 	str.w	r9, [r0]
 80123bc:	4604      	mov	r4, r0
 80123be:	e7e4      	b.n	801238a <__pow5mult+0x6a>
 80123c0:	4630      	mov	r0, r6
 80123c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80123c6:	bf00      	nop
 80123c8:	08013314 	.word	0x08013314
 80123cc:	08013148 	.word	0x08013148
 80123d0:	0801329d 	.word	0x0801329d

080123d4 <__lshift>:
 80123d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80123d8:	460c      	mov	r4, r1
 80123da:	6849      	ldr	r1, [r1, #4]
 80123dc:	6923      	ldr	r3, [r4, #16]
 80123de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80123e2:	68a3      	ldr	r3, [r4, #8]
 80123e4:	4607      	mov	r7, r0
 80123e6:	4691      	mov	r9, r2
 80123e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80123ec:	f108 0601 	add.w	r6, r8, #1
 80123f0:	42b3      	cmp	r3, r6
 80123f2:	db0b      	blt.n	801240c <__lshift+0x38>
 80123f4:	4638      	mov	r0, r7
 80123f6:	f7ff fde7 	bl	8011fc8 <_Balloc>
 80123fa:	4605      	mov	r5, r0
 80123fc:	b948      	cbnz	r0, 8012412 <__lshift+0x3e>
 80123fe:	4602      	mov	r2, r0
 8012400:	4b28      	ldr	r3, [pc, #160]	@ (80124a4 <__lshift+0xd0>)
 8012402:	4829      	ldr	r0, [pc, #164]	@ (80124a8 <__lshift+0xd4>)
 8012404:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8012408:	f7fe fe66 	bl	80110d8 <__assert_func>
 801240c:	3101      	adds	r1, #1
 801240e:	005b      	lsls	r3, r3, #1
 8012410:	e7ee      	b.n	80123f0 <__lshift+0x1c>
 8012412:	2300      	movs	r3, #0
 8012414:	f100 0114 	add.w	r1, r0, #20
 8012418:	f100 0210 	add.w	r2, r0, #16
 801241c:	4618      	mov	r0, r3
 801241e:	4553      	cmp	r3, sl
 8012420:	db33      	blt.n	801248a <__lshift+0xb6>
 8012422:	6920      	ldr	r0, [r4, #16]
 8012424:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012428:	f104 0314 	add.w	r3, r4, #20
 801242c:	f019 091f 	ands.w	r9, r9, #31
 8012430:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012434:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012438:	d02b      	beq.n	8012492 <__lshift+0xbe>
 801243a:	f1c9 0e20 	rsb	lr, r9, #32
 801243e:	468a      	mov	sl, r1
 8012440:	2200      	movs	r2, #0
 8012442:	6818      	ldr	r0, [r3, #0]
 8012444:	fa00 f009 	lsl.w	r0, r0, r9
 8012448:	4310      	orrs	r0, r2
 801244a:	f84a 0b04 	str.w	r0, [sl], #4
 801244e:	f853 2b04 	ldr.w	r2, [r3], #4
 8012452:	459c      	cmp	ip, r3
 8012454:	fa22 f20e 	lsr.w	r2, r2, lr
 8012458:	d8f3      	bhi.n	8012442 <__lshift+0x6e>
 801245a:	ebac 0304 	sub.w	r3, ip, r4
 801245e:	3b15      	subs	r3, #21
 8012460:	f023 0303 	bic.w	r3, r3, #3
 8012464:	3304      	adds	r3, #4
 8012466:	f104 0015 	add.w	r0, r4, #21
 801246a:	4560      	cmp	r0, ip
 801246c:	bf88      	it	hi
 801246e:	2304      	movhi	r3, #4
 8012470:	50ca      	str	r2, [r1, r3]
 8012472:	b10a      	cbz	r2, 8012478 <__lshift+0xa4>
 8012474:	f108 0602 	add.w	r6, r8, #2
 8012478:	3e01      	subs	r6, #1
 801247a:	4638      	mov	r0, r7
 801247c:	612e      	str	r6, [r5, #16]
 801247e:	4621      	mov	r1, r4
 8012480:	f7ff fde2 	bl	8012048 <_Bfree>
 8012484:	4628      	mov	r0, r5
 8012486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801248a:	f842 0f04 	str.w	r0, [r2, #4]!
 801248e:	3301      	adds	r3, #1
 8012490:	e7c5      	b.n	801241e <__lshift+0x4a>
 8012492:	3904      	subs	r1, #4
 8012494:	f853 2b04 	ldr.w	r2, [r3], #4
 8012498:	f841 2f04 	str.w	r2, [r1, #4]!
 801249c:	459c      	cmp	ip, r3
 801249e:	d8f9      	bhi.n	8012494 <__lshift+0xc0>
 80124a0:	e7ea      	b.n	8012478 <__lshift+0xa4>
 80124a2:	bf00      	nop
 80124a4:	0801328c 	.word	0x0801328c
 80124a8:	0801329d 	.word	0x0801329d

080124ac <__mcmp>:
 80124ac:	690a      	ldr	r2, [r1, #16]
 80124ae:	4603      	mov	r3, r0
 80124b0:	6900      	ldr	r0, [r0, #16]
 80124b2:	1a80      	subs	r0, r0, r2
 80124b4:	b530      	push	{r4, r5, lr}
 80124b6:	d10e      	bne.n	80124d6 <__mcmp+0x2a>
 80124b8:	3314      	adds	r3, #20
 80124ba:	3114      	adds	r1, #20
 80124bc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80124c0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80124c4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80124c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80124cc:	4295      	cmp	r5, r2
 80124ce:	d003      	beq.n	80124d8 <__mcmp+0x2c>
 80124d0:	d205      	bcs.n	80124de <__mcmp+0x32>
 80124d2:	f04f 30ff 	mov.w	r0, #4294967295
 80124d6:	bd30      	pop	{r4, r5, pc}
 80124d8:	42a3      	cmp	r3, r4
 80124da:	d3f3      	bcc.n	80124c4 <__mcmp+0x18>
 80124dc:	e7fb      	b.n	80124d6 <__mcmp+0x2a>
 80124de:	2001      	movs	r0, #1
 80124e0:	e7f9      	b.n	80124d6 <__mcmp+0x2a>
	...

080124e4 <__mdiff>:
 80124e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124e8:	4689      	mov	r9, r1
 80124ea:	4606      	mov	r6, r0
 80124ec:	4611      	mov	r1, r2
 80124ee:	4648      	mov	r0, r9
 80124f0:	4614      	mov	r4, r2
 80124f2:	f7ff ffdb 	bl	80124ac <__mcmp>
 80124f6:	1e05      	subs	r5, r0, #0
 80124f8:	d112      	bne.n	8012520 <__mdiff+0x3c>
 80124fa:	4629      	mov	r1, r5
 80124fc:	4630      	mov	r0, r6
 80124fe:	f7ff fd63 	bl	8011fc8 <_Balloc>
 8012502:	4602      	mov	r2, r0
 8012504:	b928      	cbnz	r0, 8012512 <__mdiff+0x2e>
 8012506:	4b3f      	ldr	r3, [pc, #252]	@ (8012604 <__mdiff+0x120>)
 8012508:	f240 2137 	movw	r1, #567	@ 0x237
 801250c:	483e      	ldr	r0, [pc, #248]	@ (8012608 <__mdiff+0x124>)
 801250e:	f7fe fde3 	bl	80110d8 <__assert_func>
 8012512:	2301      	movs	r3, #1
 8012514:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012518:	4610      	mov	r0, r2
 801251a:	b003      	add	sp, #12
 801251c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012520:	bfbc      	itt	lt
 8012522:	464b      	movlt	r3, r9
 8012524:	46a1      	movlt	r9, r4
 8012526:	4630      	mov	r0, r6
 8012528:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801252c:	bfba      	itte	lt
 801252e:	461c      	movlt	r4, r3
 8012530:	2501      	movlt	r5, #1
 8012532:	2500      	movge	r5, #0
 8012534:	f7ff fd48 	bl	8011fc8 <_Balloc>
 8012538:	4602      	mov	r2, r0
 801253a:	b918      	cbnz	r0, 8012544 <__mdiff+0x60>
 801253c:	4b31      	ldr	r3, [pc, #196]	@ (8012604 <__mdiff+0x120>)
 801253e:	f240 2145 	movw	r1, #581	@ 0x245
 8012542:	e7e3      	b.n	801250c <__mdiff+0x28>
 8012544:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8012548:	6926      	ldr	r6, [r4, #16]
 801254a:	60c5      	str	r5, [r0, #12]
 801254c:	f109 0310 	add.w	r3, r9, #16
 8012550:	f109 0514 	add.w	r5, r9, #20
 8012554:	f104 0e14 	add.w	lr, r4, #20
 8012558:	f100 0b14 	add.w	fp, r0, #20
 801255c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8012560:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8012564:	9301      	str	r3, [sp, #4]
 8012566:	46d9      	mov	r9, fp
 8012568:	f04f 0c00 	mov.w	ip, #0
 801256c:	9b01      	ldr	r3, [sp, #4]
 801256e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8012572:	f853 af04 	ldr.w	sl, [r3, #4]!
 8012576:	9301      	str	r3, [sp, #4]
 8012578:	fa1f f38a 	uxth.w	r3, sl
 801257c:	4619      	mov	r1, r3
 801257e:	b283      	uxth	r3, r0
 8012580:	1acb      	subs	r3, r1, r3
 8012582:	0c00      	lsrs	r0, r0, #16
 8012584:	4463      	add	r3, ip
 8012586:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801258a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801258e:	b29b      	uxth	r3, r3
 8012590:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8012594:	4576      	cmp	r6, lr
 8012596:	f849 3b04 	str.w	r3, [r9], #4
 801259a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801259e:	d8e5      	bhi.n	801256c <__mdiff+0x88>
 80125a0:	1b33      	subs	r3, r6, r4
 80125a2:	3b15      	subs	r3, #21
 80125a4:	f023 0303 	bic.w	r3, r3, #3
 80125a8:	3415      	adds	r4, #21
 80125aa:	3304      	adds	r3, #4
 80125ac:	42a6      	cmp	r6, r4
 80125ae:	bf38      	it	cc
 80125b0:	2304      	movcc	r3, #4
 80125b2:	441d      	add	r5, r3
 80125b4:	445b      	add	r3, fp
 80125b6:	461e      	mov	r6, r3
 80125b8:	462c      	mov	r4, r5
 80125ba:	4544      	cmp	r4, r8
 80125bc:	d30e      	bcc.n	80125dc <__mdiff+0xf8>
 80125be:	f108 0103 	add.w	r1, r8, #3
 80125c2:	1b49      	subs	r1, r1, r5
 80125c4:	f021 0103 	bic.w	r1, r1, #3
 80125c8:	3d03      	subs	r5, #3
 80125ca:	45a8      	cmp	r8, r5
 80125cc:	bf38      	it	cc
 80125ce:	2100      	movcc	r1, #0
 80125d0:	440b      	add	r3, r1
 80125d2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80125d6:	b191      	cbz	r1, 80125fe <__mdiff+0x11a>
 80125d8:	6117      	str	r7, [r2, #16]
 80125da:	e79d      	b.n	8012518 <__mdiff+0x34>
 80125dc:	f854 1b04 	ldr.w	r1, [r4], #4
 80125e0:	46e6      	mov	lr, ip
 80125e2:	0c08      	lsrs	r0, r1, #16
 80125e4:	fa1c fc81 	uxtah	ip, ip, r1
 80125e8:	4471      	add	r1, lr
 80125ea:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80125ee:	b289      	uxth	r1, r1
 80125f0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80125f4:	f846 1b04 	str.w	r1, [r6], #4
 80125f8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80125fc:	e7dd      	b.n	80125ba <__mdiff+0xd6>
 80125fe:	3f01      	subs	r7, #1
 8012600:	e7e7      	b.n	80125d2 <__mdiff+0xee>
 8012602:	bf00      	nop
 8012604:	0801328c 	.word	0x0801328c
 8012608:	0801329d 	.word	0x0801329d

0801260c <__d2b>:
 801260c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012610:	460f      	mov	r7, r1
 8012612:	2101      	movs	r1, #1
 8012614:	ec59 8b10 	vmov	r8, r9, d0
 8012618:	4616      	mov	r6, r2
 801261a:	f7ff fcd5 	bl	8011fc8 <_Balloc>
 801261e:	4604      	mov	r4, r0
 8012620:	b930      	cbnz	r0, 8012630 <__d2b+0x24>
 8012622:	4602      	mov	r2, r0
 8012624:	4b23      	ldr	r3, [pc, #140]	@ (80126b4 <__d2b+0xa8>)
 8012626:	4824      	ldr	r0, [pc, #144]	@ (80126b8 <__d2b+0xac>)
 8012628:	f240 310f 	movw	r1, #783	@ 0x30f
 801262c:	f7fe fd54 	bl	80110d8 <__assert_func>
 8012630:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012634:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012638:	b10d      	cbz	r5, 801263e <__d2b+0x32>
 801263a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801263e:	9301      	str	r3, [sp, #4]
 8012640:	f1b8 0300 	subs.w	r3, r8, #0
 8012644:	d023      	beq.n	801268e <__d2b+0x82>
 8012646:	4668      	mov	r0, sp
 8012648:	9300      	str	r3, [sp, #0]
 801264a:	f7ff fd84 	bl	8012156 <__lo0bits>
 801264e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8012652:	b1d0      	cbz	r0, 801268a <__d2b+0x7e>
 8012654:	f1c0 0320 	rsb	r3, r0, #32
 8012658:	fa02 f303 	lsl.w	r3, r2, r3
 801265c:	430b      	orrs	r3, r1
 801265e:	40c2      	lsrs	r2, r0
 8012660:	6163      	str	r3, [r4, #20]
 8012662:	9201      	str	r2, [sp, #4]
 8012664:	9b01      	ldr	r3, [sp, #4]
 8012666:	61a3      	str	r3, [r4, #24]
 8012668:	2b00      	cmp	r3, #0
 801266a:	bf0c      	ite	eq
 801266c:	2201      	moveq	r2, #1
 801266e:	2202      	movne	r2, #2
 8012670:	6122      	str	r2, [r4, #16]
 8012672:	b1a5      	cbz	r5, 801269e <__d2b+0x92>
 8012674:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8012678:	4405      	add	r5, r0
 801267a:	603d      	str	r5, [r7, #0]
 801267c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8012680:	6030      	str	r0, [r6, #0]
 8012682:	4620      	mov	r0, r4
 8012684:	b003      	add	sp, #12
 8012686:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801268a:	6161      	str	r1, [r4, #20]
 801268c:	e7ea      	b.n	8012664 <__d2b+0x58>
 801268e:	a801      	add	r0, sp, #4
 8012690:	f7ff fd61 	bl	8012156 <__lo0bits>
 8012694:	9b01      	ldr	r3, [sp, #4]
 8012696:	6163      	str	r3, [r4, #20]
 8012698:	3020      	adds	r0, #32
 801269a:	2201      	movs	r2, #1
 801269c:	e7e8      	b.n	8012670 <__d2b+0x64>
 801269e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80126a2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80126a6:	6038      	str	r0, [r7, #0]
 80126a8:	6918      	ldr	r0, [r3, #16]
 80126aa:	f7ff fd35 	bl	8012118 <__hi0bits>
 80126ae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80126b2:	e7e5      	b.n	8012680 <__d2b+0x74>
 80126b4:	0801328c 	.word	0x0801328c
 80126b8:	0801329d 	.word	0x0801329d

080126bc <__sfputc_r>:
 80126bc:	6893      	ldr	r3, [r2, #8]
 80126be:	3b01      	subs	r3, #1
 80126c0:	2b00      	cmp	r3, #0
 80126c2:	b410      	push	{r4}
 80126c4:	6093      	str	r3, [r2, #8]
 80126c6:	da08      	bge.n	80126da <__sfputc_r+0x1e>
 80126c8:	6994      	ldr	r4, [r2, #24]
 80126ca:	42a3      	cmp	r3, r4
 80126cc:	db01      	blt.n	80126d2 <__sfputc_r+0x16>
 80126ce:	290a      	cmp	r1, #10
 80126d0:	d103      	bne.n	80126da <__sfputc_r+0x1e>
 80126d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80126d6:	f7fe bb7e 	b.w	8010dd6 <__swbuf_r>
 80126da:	6813      	ldr	r3, [r2, #0]
 80126dc:	1c58      	adds	r0, r3, #1
 80126de:	6010      	str	r0, [r2, #0]
 80126e0:	7019      	strb	r1, [r3, #0]
 80126e2:	4608      	mov	r0, r1
 80126e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80126e8:	4770      	bx	lr

080126ea <__sfputs_r>:
 80126ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80126ec:	4606      	mov	r6, r0
 80126ee:	460f      	mov	r7, r1
 80126f0:	4614      	mov	r4, r2
 80126f2:	18d5      	adds	r5, r2, r3
 80126f4:	42ac      	cmp	r4, r5
 80126f6:	d101      	bne.n	80126fc <__sfputs_r+0x12>
 80126f8:	2000      	movs	r0, #0
 80126fa:	e007      	b.n	801270c <__sfputs_r+0x22>
 80126fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012700:	463a      	mov	r2, r7
 8012702:	4630      	mov	r0, r6
 8012704:	f7ff ffda 	bl	80126bc <__sfputc_r>
 8012708:	1c43      	adds	r3, r0, #1
 801270a:	d1f3      	bne.n	80126f4 <__sfputs_r+0xa>
 801270c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012710 <_vfiprintf_r>:
 8012710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012714:	460d      	mov	r5, r1
 8012716:	b09d      	sub	sp, #116	@ 0x74
 8012718:	4614      	mov	r4, r2
 801271a:	4698      	mov	r8, r3
 801271c:	4606      	mov	r6, r0
 801271e:	b118      	cbz	r0, 8012728 <_vfiprintf_r+0x18>
 8012720:	6a03      	ldr	r3, [r0, #32]
 8012722:	b90b      	cbnz	r3, 8012728 <_vfiprintf_r+0x18>
 8012724:	f7fe fa6e 	bl	8010c04 <__sinit>
 8012728:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801272a:	07d9      	lsls	r1, r3, #31
 801272c:	d405      	bmi.n	801273a <_vfiprintf_r+0x2a>
 801272e:	89ab      	ldrh	r3, [r5, #12]
 8012730:	059a      	lsls	r2, r3, #22
 8012732:	d402      	bmi.n	801273a <_vfiprintf_r+0x2a>
 8012734:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012736:	f7fe fcbe 	bl	80110b6 <__retarget_lock_acquire_recursive>
 801273a:	89ab      	ldrh	r3, [r5, #12]
 801273c:	071b      	lsls	r3, r3, #28
 801273e:	d501      	bpl.n	8012744 <_vfiprintf_r+0x34>
 8012740:	692b      	ldr	r3, [r5, #16]
 8012742:	b99b      	cbnz	r3, 801276c <_vfiprintf_r+0x5c>
 8012744:	4629      	mov	r1, r5
 8012746:	4630      	mov	r0, r6
 8012748:	f7fe fb84 	bl	8010e54 <__swsetup_r>
 801274c:	b170      	cbz	r0, 801276c <_vfiprintf_r+0x5c>
 801274e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012750:	07dc      	lsls	r4, r3, #31
 8012752:	d504      	bpl.n	801275e <_vfiprintf_r+0x4e>
 8012754:	f04f 30ff 	mov.w	r0, #4294967295
 8012758:	b01d      	add	sp, #116	@ 0x74
 801275a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801275e:	89ab      	ldrh	r3, [r5, #12]
 8012760:	0598      	lsls	r0, r3, #22
 8012762:	d4f7      	bmi.n	8012754 <_vfiprintf_r+0x44>
 8012764:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012766:	f7fe fca7 	bl	80110b8 <__retarget_lock_release_recursive>
 801276a:	e7f3      	b.n	8012754 <_vfiprintf_r+0x44>
 801276c:	2300      	movs	r3, #0
 801276e:	9309      	str	r3, [sp, #36]	@ 0x24
 8012770:	2320      	movs	r3, #32
 8012772:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012776:	f8cd 800c 	str.w	r8, [sp, #12]
 801277a:	2330      	movs	r3, #48	@ 0x30
 801277c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801292c <_vfiprintf_r+0x21c>
 8012780:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012784:	f04f 0901 	mov.w	r9, #1
 8012788:	4623      	mov	r3, r4
 801278a:	469a      	mov	sl, r3
 801278c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012790:	b10a      	cbz	r2, 8012796 <_vfiprintf_r+0x86>
 8012792:	2a25      	cmp	r2, #37	@ 0x25
 8012794:	d1f9      	bne.n	801278a <_vfiprintf_r+0x7a>
 8012796:	ebba 0b04 	subs.w	fp, sl, r4
 801279a:	d00b      	beq.n	80127b4 <_vfiprintf_r+0xa4>
 801279c:	465b      	mov	r3, fp
 801279e:	4622      	mov	r2, r4
 80127a0:	4629      	mov	r1, r5
 80127a2:	4630      	mov	r0, r6
 80127a4:	f7ff ffa1 	bl	80126ea <__sfputs_r>
 80127a8:	3001      	adds	r0, #1
 80127aa:	f000 80a7 	beq.w	80128fc <_vfiprintf_r+0x1ec>
 80127ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80127b0:	445a      	add	r2, fp
 80127b2:	9209      	str	r2, [sp, #36]	@ 0x24
 80127b4:	f89a 3000 	ldrb.w	r3, [sl]
 80127b8:	2b00      	cmp	r3, #0
 80127ba:	f000 809f 	beq.w	80128fc <_vfiprintf_r+0x1ec>
 80127be:	2300      	movs	r3, #0
 80127c0:	f04f 32ff 	mov.w	r2, #4294967295
 80127c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80127c8:	f10a 0a01 	add.w	sl, sl, #1
 80127cc:	9304      	str	r3, [sp, #16]
 80127ce:	9307      	str	r3, [sp, #28]
 80127d0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80127d4:	931a      	str	r3, [sp, #104]	@ 0x68
 80127d6:	4654      	mov	r4, sl
 80127d8:	2205      	movs	r2, #5
 80127da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80127de:	4853      	ldr	r0, [pc, #332]	@ (801292c <_vfiprintf_r+0x21c>)
 80127e0:	f7ed fcf6 	bl	80001d0 <memchr>
 80127e4:	9a04      	ldr	r2, [sp, #16]
 80127e6:	b9d8      	cbnz	r0, 8012820 <_vfiprintf_r+0x110>
 80127e8:	06d1      	lsls	r1, r2, #27
 80127ea:	bf44      	itt	mi
 80127ec:	2320      	movmi	r3, #32
 80127ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80127f2:	0713      	lsls	r3, r2, #28
 80127f4:	bf44      	itt	mi
 80127f6:	232b      	movmi	r3, #43	@ 0x2b
 80127f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80127fc:	f89a 3000 	ldrb.w	r3, [sl]
 8012800:	2b2a      	cmp	r3, #42	@ 0x2a
 8012802:	d015      	beq.n	8012830 <_vfiprintf_r+0x120>
 8012804:	9a07      	ldr	r2, [sp, #28]
 8012806:	4654      	mov	r4, sl
 8012808:	2000      	movs	r0, #0
 801280a:	f04f 0c0a 	mov.w	ip, #10
 801280e:	4621      	mov	r1, r4
 8012810:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012814:	3b30      	subs	r3, #48	@ 0x30
 8012816:	2b09      	cmp	r3, #9
 8012818:	d94b      	bls.n	80128b2 <_vfiprintf_r+0x1a2>
 801281a:	b1b0      	cbz	r0, 801284a <_vfiprintf_r+0x13a>
 801281c:	9207      	str	r2, [sp, #28]
 801281e:	e014      	b.n	801284a <_vfiprintf_r+0x13a>
 8012820:	eba0 0308 	sub.w	r3, r0, r8
 8012824:	fa09 f303 	lsl.w	r3, r9, r3
 8012828:	4313      	orrs	r3, r2
 801282a:	9304      	str	r3, [sp, #16]
 801282c:	46a2      	mov	sl, r4
 801282e:	e7d2      	b.n	80127d6 <_vfiprintf_r+0xc6>
 8012830:	9b03      	ldr	r3, [sp, #12]
 8012832:	1d19      	adds	r1, r3, #4
 8012834:	681b      	ldr	r3, [r3, #0]
 8012836:	9103      	str	r1, [sp, #12]
 8012838:	2b00      	cmp	r3, #0
 801283a:	bfbb      	ittet	lt
 801283c:	425b      	neglt	r3, r3
 801283e:	f042 0202 	orrlt.w	r2, r2, #2
 8012842:	9307      	strge	r3, [sp, #28]
 8012844:	9307      	strlt	r3, [sp, #28]
 8012846:	bfb8      	it	lt
 8012848:	9204      	strlt	r2, [sp, #16]
 801284a:	7823      	ldrb	r3, [r4, #0]
 801284c:	2b2e      	cmp	r3, #46	@ 0x2e
 801284e:	d10a      	bne.n	8012866 <_vfiprintf_r+0x156>
 8012850:	7863      	ldrb	r3, [r4, #1]
 8012852:	2b2a      	cmp	r3, #42	@ 0x2a
 8012854:	d132      	bne.n	80128bc <_vfiprintf_r+0x1ac>
 8012856:	9b03      	ldr	r3, [sp, #12]
 8012858:	1d1a      	adds	r2, r3, #4
 801285a:	681b      	ldr	r3, [r3, #0]
 801285c:	9203      	str	r2, [sp, #12]
 801285e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012862:	3402      	adds	r4, #2
 8012864:	9305      	str	r3, [sp, #20]
 8012866:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801293c <_vfiprintf_r+0x22c>
 801286a:	7821      	ldrb	r1, [r4, #0]
 801286c:	2203      	movs	r2, #3
 801286e:	4650      	mov	r0, sl
 8012870:	f7ed fcae 	bl	80001d0 <memchr>
 8012874:	b138      	cbz	r0, 8012886 <_vfiprintf_r+0x176>
 8012876:	9b04      	ldr	r3, [sp, #16]
 8012878:	eba0 000a 	sub.w	r0, r0, sl
 801287c:	2240      	movs	r2, #64	@ 0x40
 801287e:	4082      	lsls	r2, r0
 8012880:	4313      	orrs	r3, r2
 8012882:	3401      	adds	r4, #1
 8012884:	9304      	str	r3, [sp, #16]
 8012886:	f814 1b01 	ldrb.w	r1, [r4], #1
 801288a:	4829      	ldr	r0, [pc, #164]	@ (8012930 <_vfiprintf_r+0x220>)
 801288c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012890:	2206      	movs	r2, #6
 8012892:	f7ed fc9d 	bl	80001d0 <memchr>
 8012896:	2800      	cmp	r0, #0
 8012898:	d03f      	beq.n	801291a <_vfiprintf_r+0x20a>
 801289a:	4b26      	ldr	r3, [pc, #152]	@ (8012934 <_vfiprintf_r+0x224>)
 801289c:	bb1b      	cbnz	r3, 80128e6 <_vfiprintf_r+0x1d6>
 801289e:	9b03      	ldr	r3, [sp, #12]
 80128a0:	3307      	adds	r3, #7
 80128a2:	f023 0307 	bic.w	r3, r3, #7
 80128a6:	3308      	adds	r3, #8
 80128a8:	9303      	str	r3, [sp, #12]
 80128aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80128ac:	443b      	add	r3, r7
 80128ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80128b0:	e76a      	b.n	8012788 <_vfiprintf_r+0x78>
 80128b2:	fb0c 3202 	mla	r2, ip, r2, r3
 80128b6:	460c      	mov	r4, r1
 80128b8:	2001      	movs	r0, #1
 80128ba:	e7a8      	b.n	801280e <_vfiprintf_r+0xfe>
 80128bc:	2300      	movs	r3, #0
 80128be:	3401      	adds	r4, #1
 80128c0:	9305      	str	r3, [sp, #20]
 80128c2:	4619      	mov	r1, r3
 80128c4:	f04f 0c0a 	mov.w	ip, #10
 80128c8:	4620      	mov	r0, r4
 80128ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 80128ce:	3a30      	subs	r2, #48	@ 0x30
 80128d0:	2a09      	cmp	r2, #9
 80128d2:	d903      	bls.n	80128dc <_vfiprintf_r+0x1cc>
 80128d4:	2b00      	cmp	r3, #0
 80128d6:	d0c6      	beq.n	8012866 <_vfiprintf_r+0x156>
 80128d8:	9105      	str	r1, [sp, #20]
 80128da:	e7c4      	b.n	8012866 <_vfiprintf_r+0x156>
 80128dc:	fb0c 2101 	mla	r1, ip, r1, r2
 80128e0:	4604      	mov	r4, r0
 80128e2:	2301      	movs	r3, #1
 80128e4:	e7f0      	b.n	80128c8 <_vfiprintf_r+0x1b8>
 80128e6:	ab03      	add	r3, sp, #12
 80128e8:	9300      	str	r3, [sp, #0]
 80128ea:	462a      	mov	r2, r5
 80128ec:	4b12      	ldr	r3, [pc, #72]	@ (8012938 <_vfiprintf_r+0x228>)
 80128ee:	a904      	add	r1, sp, #16
 80128f0:	4630      	mov	r0, r6
 80128f2:	f7fd fd45 	bl	8010380 <_printf_float>
 80128f6:	4607      	mov	r7, r0
 80128f8:	1c78      	adds	r0, r7, #1
 80128fa:	d1d6      	bne.n	80128aa <_vfiprintf_r+0x19a>
 80128fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80128fe:	07d9      	lsls	r1, r3, #31
 8012900:	d405      	bmi.n	801290e <_vfiprintf_r+0x1fe>
 8012902:	89ab      	ldrh	r3, [r5, #12]
 8012904:	059a      	lsls	r2, r3, #22
 8012906:	d402      	bmi.n	801290e <_vfiprintf_r+0x1fe>
 8012908:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801290a:	f7fe fbd5 	bl	80110b8 <__retarget_lock_release_recursive>
 801290e:	89ab      	ldrh	r3, [r5, #12]
 8012910:	065b      	lsls	r3, r3, #25
 8012912:	f53f af1f 	bmi.w	8012754 <_vfiprintf_r+0x44>
 8012916:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012918:	e71e      	b.n	8012758 <_vfiprintf_r+0x48>
 801291a:	ab03      	add	r3, sp, #12
 801291c:	9300      	str	r3, [sp, #0]
 801291e:	462a      	mov	r2, r5
 8012920:	4b05      	ldr	r3, [pc, #20]	@ (8012938 <_vfiprintf_r+0x228>)
 8012922:	a904      	add	r1, sp, #16
 8012924:	4630      	mov	r0, r6
 8012926:	f7fd ffc3 	bl	80108b0 <_printf_i>
 801292a:	e7e4      	b.n	80128f6 <_vfiprintf_r+0x1e6>
 801292c:	080132f6 	.word	0x080132f6
 8012930:	08013300 	.word	0x08013300
 8012934:	08010381 	.word	0x08010381
 8012938:	080126eb 	.word	0x080126eb
 801293c:	080132fc 	.word	0x080132fc

08012940 <__sflush_r>:
 8012940:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012944:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012948:	0716      	lsls	r6, r2, #28
 801294a:	4605      	mov	r5, r0
 801294c:	460c      	mov	r4, r1
 801294e:	d454      	bmi.n	80129fa <__sflush_r+0xba>
 8012950:	684b      	ldr	r3, [r1, #4]
 8012952:	2b00      	cmp	r3, #0
 8012954:	dc02      	bgt.n	801295c <__sflush_r+0x1c>
 8012956:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012958:	2b00      	cmp	r3, #0
 801295a:	dd48      	ble.n	80129ee <__sflush_r+0xae>
 801295c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801295e:	2e00      	cmp	r6, #0
 8012960:	d045      	beq.n	80129ee <__sflush_r+0xae>
 8012962:	2300      	movs	r3, #0
 8012964:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012968:	682f      	ldr	r7, [r5, #0]
 801296a:	6a21      	ldr	r1, [r4, #32]
 801296c:	602b      	str	r3, [r5, #0]
 801296e:	d030      	beq.n	80129d2 <__sflush_r+0x92>
 8012970:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012972:	89a3      	ldrh	r3, [r4, #12]
 8012974:	0759      	lsls	r1, r3, #29
 8012976:	d505      	bpl.n	8012984 <__sflush_r+0x44>
 8012978:	6863      	ldr	r3, [r4, #4]
 801297a:	1ad2      	subs	r2, r2, r3
 801297c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801297e:	b10b      	cbz	r3, 8012984 <__sflush_r+0x44>
 8012980:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012982:	1ad2      	subs	r2, r2, r3
 8012984:	2300      	movs	r3, #0
 8012986:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012988:	6a21      	ldr	r1, [r4, #32]
 801298a:	4628      	mov	r0, r5
 801298c:	47b0      	blx	r6
 801298e:	1c43      	adds	r3, r0, #1
 8012990:	89a3      	ldrh	r3, [r4, #12]
 8012992:	d106      	bne.n	80129a2 <__sflush_r+0x62>
 8012994:	6829      	ldr	r1, [r5, #0]
 8012996:	291d      	cmp	r1, #29
 8012998:	d82b      	bhi.n	80129f2 <__sflush_r+0xb2>
 801299a:	4a2a      	ldr	r2, [pc, #168]	@ (8012a44 <__sflush_r+0x104>)
 801299c:	40ca      	lsrs	r2, r1
 801299e:	07d6      	lsls	r6, r2, #31
 80129a0:	d527      	bpl.n	80129f2 <__sflush_r+0xb2>
 80129a2:	2200      	movs	r2, #0
 80129a4:	6062      	str	r2, [r4, #4]
 80129a6:	04d9      	lsls	r1, r3, #19
 80129a8:	6922      	ldr	r2, [r4, #16]
 80129aa:	6022      	str	r2, [r4, #0]
 80129ac:	d504      	bpl.n	80129b8 <__sflush_r+0x78>
 80129ae:	1c42      	adds	r2, r0, #1
 80129b0:	d101      	bne.n	80129b6 <__sflush_r+0x76>
 80129b2:	682b      	ldr	r3, [r5, #0]
 80129b4:	b903      	cbnz	r3, 80129b8 <__sflush_r+0x78>
 80129b6:	6560      	str	r0, [r4, #84]	@ 0x54
 80129b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80129ba:	602f      	str	r7, [r5, #0]
 80129bc:	b1b9      	cbz	r1, 80129ee <__sflush_r+0xae>
 80129be:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80129c2:	4299      	cmp	r1, r3
 80129c4:	d002      	beq.n	80129cc <__sflush_r+0x8c>
 80129c6:	4628      	mov	r0, r5
 80129c8:	f7ff f9fe 	bl	8011dc8 <_free_r>
 80129cc:	2300      	movs	r3, #0
 80129ce:	6363      	str	r3, [r4, #52]	@ 0x34
 80129d0:	e00d      	b.n	80129ee <__sflush_r+0xae>
 80129d2:	2301      	movs	r3, #1
 80129d4:	4628      	mov	r0, r5
 80129d6:	47b0      	blx	r6
 80129d8:	4602      	mov	r2, r0
 80129da:	1c50      	adds	r0, r2, #1
 80129dc:	d1c9      	bne.n	8012972 <__sflush_r+0x32>
 80129de:	682b      	ldr	r3, [r5, #0]
 80129e0:	2b00      	cmp	r3, #0
 80129e2:	d0c6      	beq.n	8012972 <__sflush_r+0x32>
 80129e4:	2b1d      	cmp	r3, #29
 80129e6:	d001      	beq.n	80129ec <__sflush_r+0xac>
 80129e8:	2b16      	cmp	r3, #22
 80129ea:	d11e      	bne.n	8012a2a <__sflush_r+0xea>
 80129ec:	602f      	str	r7, [r5, #0]
 80129ee:	2000      	movs	r0, #0
 80129f0:	e022      	b.n	8012a38 <__sflush_r+0xf8>
 80129f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80129f6:	b21b      	sxth	r3, r3
 80129f8:	e01b      	b.n	8012a32 <__sflush_r+0xf2>
 80129fa:	690f      	ldr	r7, [r1, #16]
 80129fc:	2f00      	cmp	r7, #0
 80129fe:	d0f6      	beq.n	80129ee <__sflush_r+0xae>
 8012a00:	0793      	lsls	r3, r2, #30
 8012a02:	680e      	ldr	r6, [r1, #0]
 8012a04:	bf08      	it	eq
 8012a06:	694b      	ldreq	r3, [r1, #20]
 8012a08:	600f      	str	r7, [r1, #0]
 8012a0a:	bf18      	it	ne
 8012a0c:	2300      	movne	r3, #0
 8012a0e:	eba6 0807 	sub.w	r8, r6, r7
 8012a12:	608b      	str	r3, [r1, #8]
 8012a14:	f1b8 0f00 	cmp.w	r8, #0
 8012a18:	dde9      	ble.n	80129ee <__sflush_r+0xae>
 8012a1a:	6a21      	ldr	r1, [r4, #32]
 8012a1c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012a1e:	4643      	mov	r3, r8
 8012a20:	463a      	mov	r2, r7
 8012a22:	4628      	mov	r0, r5
 8012a24:	47b0      	blx	r6
 8012a26:	2800      	cmp	r0, #0
 8012a28:	dc08      	bgt.n	8012a3c <__sflush_r+0xfc>
 8012a2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012a2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012a32:	81a3      	strh	r3, [r4, #12]
 8012a34:	f04f 30ff 	mov.w	r0, #4294967295
 8012a38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012a3c:	4407      	add	r7, r0
 8012a3e:	eba8 0800 	sub.w	r8, r8, r0
 8012a42:	e7e7      	b.n	8012a14 <__sflush_r+0xd4>
 8012a44:	20400001 	.word	0x20400001

08012a48 <_fflush_r>:
 8012a48:	b538      	push	{r3, r4, r5, lr}
 8012a4a:	690b      	ldr	r3, [r1, #16]
 8012a4c:	4605      	mov	r5, r0
 8012a4e:	460c      	mov	r4, r1
 8012a50:	b913      	cbnz	r3, 8012a58 <_fflush_r+0x10>
 8012a52:	2500      	movs	r5, #0
 8012a54:	4628      	mov	r0, r5
 8012a56:	bd38      	pop	{r3, r4, r5, pc}
 8012a58:	b118      	cbz	r0, 8012a62 <_fflush_r+0x1a>
 8012a5a:	6a03      	ldr	r3, [r0, #32]
 8012a5c:	b90b      	cbnz	r3, 8012a62 <_fflush_r+0x1a>
 8012a5e:	f7fe f8d1 	bl	8010c04 <__sinit>
 8012a62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012a66:	2b00      	cmp	r3, #0
 8012a68:	d0f3      	beq.n	8012a52 <_fflush_r+0xa>
 8012a6a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012a6c:	07d0      	lsls	r0, r2, #31
 8012a6e:	d404      	bmi.n	8012a7a <_fflush_r+0x32>
 8012a70:	0599      	lsls	r1, r3, #22
 8012a72:	d402      	bmi.n	8012a7a <_fflush_r+0x32>
 8012a74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012a76:	f7fe fb1e 	bl	80110b6 <__retarget_lock_acquire_recursive>
 8012a7a:	4628      	mov	r0, r5
 8012a7c:	4621      	mov	r1, r4
 8012a7e:	f7ff ff5f 	bl	8012940 <__sflush_r>
 8012a82:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012a84:	07da      	lsls	r2, r3, #31
 8012a86:	4605      	mov	r5, r0
 8012a88:	d4e4      	bmi.n	8012a54 <_fflush_r+0xc>
 8012a8a:	89a3      	ldrh	r3, [r4, #12]
 8012a8c:	059b      	lsls	r3, r3, #22
 8012a8e:	d4e1      	bmi.n	8012a54 <_fflush_r+0xc>
 8012a90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012a92:	f7fe fb11 	bl	80110b8 <__retarget_lock_release_recursive>
 8012a96:	e7dd      	b.n	8012a54 <_fflush_r+0xc>

08012a98 <fiprintf>:
 8012a98:	b40e      	push	{r1, r2, r3}
 8012a9a:	b503      	push	{r0, r1, lr}
 8012a9c:	4601      	mov	r1, r0
 8012a9e:	ab03      	add	r3, sp, #12
 8012aa0:	4805      	ldr	r0, [pc, #20]	@ (8012ab8 <fiprintf+0x20>)
 8012aa2:	f853 2b04 	ldr.w	r2, [r3], #4
 8012aa6:	6800      	ldr	r0, [r0, #0]
 8012aa8:	9301      	str	r3, [sp, #4]
 8012aaa:	f7ff fe31 	bl	8012710 <_vfiprintf_r>
 8012aae:	b002      	add	sp, #8
 8012ab0:	f85d eb04 	ldr.w	lr, [sp], #4
 8012ab4:	b003      	add	sp, #12
 8012ab6:	4770      	bx	lr
 8012ab8:	20000034 	.word	0x20000034

08012abc <__swhatbuf_r>:
 8012abc:	b570      	push	{r4, r5, r6, lr}
 8012abe:	460c      	mov	r4, r1
 8012ac0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012ac4:	2900      	cmp	r1, #0
 8012ac6:	b096      	sub	sp, #88	@ 0x58
 8012ac8:	4615      	mov	r5, r2
 8012aca:	461e      	mov	r6, r3
 8012acc:	da0d      	bge.n	8012aea <__swhatbuf_r+0x2e>
 8012ace:	89a3      	ldrh	r3, [r4, #12]
 8012ad0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012ad4:	f04f 0100 	mov.w	r1, #0
 8012ad8:	bf14      	ite	ne
 8012ada:	2340      	movne	r3, #64	@ 0x40
 8012adc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012ae0:	2000      	movs	r0, #0
 8012ae2:	6031      	str	r1, [r6, #0]
 8012ae4:	602b      	str	r3, [r5, #0]
 8012ae6:	b016      	add	sp, #88	@ 0x58
 8012ae8:	bd70      	pop	{r4, r5, r6, pc}
 8012aea:	466a      	mov	r2, sp
 8012aec:	f000 f848 	bl	8012b80 <_fstat_r>
 8012af0:	2800      	cmp	r0, #0
 8012af2:	dbec      	blt.n	8012ace <__swhatbuf_r+0x12>
 8012af4:	9901      	ldr	r1, [sp, #4]
 8012af6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012afa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012afe:	4259      	negs	r1, r3
 8012b00:	4159      	adcs	r1, r3
 8012b02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012b06:	e7eb      	b.n	8012ae0 <__swhatbuf_r+0x24>

08012b08 <__smakebuf_r>:
 8012b08:	898b      	ldrh	r3, [r1, #12]
 8012b0a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012b0c:	079d      	lsls	r5, r3, #30
 8012b0e:	4606      	mov	r6, r0
 8012b10:	460c      	mov	r4, r1
 8012b12:	d507      	bpl.n	8012b24 <__smakebuf_r+0x1c>
 8012b14:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012b18:	6023      	str	r3, [r4, #0]
 8012b1a:	6123      	str	r3, [r4, #16]
 8012b1c:	2301      	movs	r3, #1
 8012b1e:	6163      	str	r3, [r4, #20]
 8012b20:	b003      	add	sp, #12
 8012b22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012b24:	ab01      	add	r3, sp, #4
 8012b26:	466a      	mov	r2, sp
 8012b28:	f7ff ffc8 	bl	8012abc <__swhatbuf_r>
 8012b2c:	9f00      	ldr	r7, [sp, #0]
 8012b2e:	4605      	mov	r5, r0
 8012b30:	4639      	mov	r1, r7
 8012b32:	4630      	mov	r0, r6
 8012b34:	f7ff f9bc 	bl	8011eb0 <_malloc_r>
 8012b38:	b948      	cbnz	r0, 8012b4e <__smakebuf_r+0x46>
 8012b3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012b3e:	059a      	lsls	r2, r3, #22
 8012b40:	d4ee      	bmi.n	8012b20 <__smakebuf_r+0x18>
 8012b42:	f023 0303 	bic.w	r3, r3, #3
 8012b46:	f043 0302 	orr.w	r3, r3, #2
 8012b4a:	81a3      	strh	r3, [r4, #12]
 8012b4c:	e7e2      	b.n	8012b14 <__smakebuf_r+0xc>
 8012b4e:	89a3      	ldrh	r3, [r4, #12]
 8012b50:	6020      	str	r0, [r4, #0]
 8012b52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012b56:	81a3      	strh	r3, [r4, #12]
 8012b58:	9b01      	ldr	r3, [sp, #4]
 8012b5a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012b5e:	b15b      	cbz	r3, 8012b78 <__smakebuf_r+0x70>
 8012b60:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012b64:	4630      	mov	r0, r6
 8012b66:	f000 f81d 	bl	8012ba4 <_isatty_r>
 8012b6a:	b128      	cbz	r0, 8012b78 <__smakebuf_r+0x70>
 8012b6c:	89a3      	ldrh	r3, [r4, #12]
 8012b6e:	f023 0303 	bic.w	r3, r3, #3
 8012b72:	f043 0301 	orr.w	r3, r3, #1
 8012b76:	81a3      	strh	r3, [r4, #12]
 8012b78:	89a3      	ldrh	r3, [r4, #12]
 8012b7a:	431d      	orrs	r5, r3
 8012b7c:	81a5      	strh	r5, [r4, #12]
 8012b7e:	e7cf      	b.n	8012b20 <__smakebuf_r+0x18>

08012b80 <_fstat_r>:
 8012b80:	b538      	push	{r3, r4, r5, lr}
 8012b82:	4d07      	ldr	r5, [pc, #28]	@ (8012ba0 <_fstat_r+0x20>)
 8012b84:	2300      	movs	r3, #0
 8012b86:	4604      	mov	r4, r0
 8012b88:	4608      	mov	r0, r1
 8012b8a:	4611      	mov	r1, r2
 8012b8c:	602b      	str	r3, [r5, #0]
 8012b8e:	f7f2 f8bd 	bl	8004d0c <_fstat>
 8012b92:	1c43      	adds	r3, r0, #1
 8012b94:	d102      	bne.n	8012b9c <_fstat_r+0x1c>
 8012b96:	682b      	ldr	r3, [r5, #0]
 8012b98:	b103      	cbz	r3, 8012b9c <_fstat_r+0x1c>
 8012b9a:	6023      	str	r3, [r4, #0]
 8012b9c:	bd38      	pop	{r3, r4, r5, pc}
 8012b9e:	bf00      	nop
 8012ba0:	200084f0 	.word	0x200084f0

08012ba4 <_isatty_r>:
 8012ba4:	b538      	push	{r3, r4, r5, lr}
 8012ba6:	4d06      	ldr	r5, [pc, #24]	@ (8012bc0 <_isatty_r+0x1c>)
 8012ba8:	2300      	movs	r3, #0
 8012baa:	4604      	mov	r4, r0
 8012bac:	4608      	mov	r0, r1
 8012bae:	602b      	str	r3, [r5, #0]
 8012bb0:	f7f2 f8bc 	bl	8004d2c <_isatty>
 8012bb4:	1c43      	adds	r3, r0, #1
 8012bb6:	d102      	bne.n	8012bbe <_isatty_r+0x1a>
 8012bb8:	682b      	ldr	r3, [r5, #0]
 8012bba:	b103      	cbz	r3, 8012bbe <_isatty_r+0x1a>
 8012bbc:	6023      	str	r3, [r4, #0]
 8012bbe:	bd38      	pop	{r3, r4, r5, pc}
 8012bc0:	200084f0 	.word	0x200084f0

08012bc4 <_sbrk_r>:
 8012bc4:	b538      	push	{r3, r4, r5, lr}
 8012bc6:	4d06      	ldr	r5, [pc, #24]	@ (8012be0 <_sbrk_r+0x1c>)
 8012bc8:	2300      	movs	r3, #0
 8012bca:	4604      	mov	r4, r0
 8012bcc:	4608      	mov	r0, r1
 8012bce:	602b      	str	r3, [r5, #0]
 8012bd0:	f7f2 f8c4 	bl	8004d5c <_sbrk>
 8012bd4:	1c43      	adds	r3, r0, #1
 8012bd6:	d102      	bne.n	8012bde <_sbrk_r+0x1a>
 8012bd8:	682b      	ldr	r3, [r5, #0]
 8012bda:	b103      	cbz	r3, 8012bde <_sbrk_r+0x1a>
 8012bdc:	6023      	str	r3, [r4, #0]
 8012bde:	bd38      	pop	{r3, r4, r5, pc}
 8012be0:	200084f0 	.word	0x200084f0

08012be4 <abort>:
 8012be4:	b508      	push	{r3, lr}
 8012be6:	2006      	movs	r0, #6
 8012be8:	f000 f85e 	bl	8012ca8 <raise>
 8012bec:	2001      	movs	r0, #1
 8012bee:	f7f2 f83d 	bl	8004c6c <_exit>

08012bf2 <_calloc_r>:
 8012bf2:	b570      	push	{r4, r5, r6, lr}
 8012bf4:	fba1 5402 	umull	r5, r4, r1, r2
 8012bf8:	b934      	cbnz	r4, 8012c08 <_calloc_r+0x16>
 8012bfa:	4629      	mov	r1, r5
 8012bfc:	f7ff f958 	bl	8011eb0 <_malloc_r>
 8012c00:	4606      	mov	r6, r0
 8012c02:	b928      	cbnz	r0, 8012c10 <_calloc_r+0x1e>
 8012c04:	4630      	mov	r0, r6
 8012c06:	bd70      	pop	{r4, r5, r6, pc}
 8012c08:	220c      	movs	r2, #12
 8012c0a:	6002      	str	r2, [r0, #0]
 8012c0c:	2600      	movs	r6, #0
 8012c0e:	e7f9      	b.n	8012c04 <_calloc_r+0x12>
 8012c10:	462a      	mov	r2, r5
 8012c12:	4621      	mov	r1, r4
 8012c14:	f7fe f974 	bl	8010f00 <memset>
 8012c18:	e7f4      	b.n	8012c04 <_calloc_r+0x12>

08012c1a <__ascii_mbtowc>:
 8012c1a:	b082      	sub	sp, #8
 8012c1c:	b901      	cbnz	r1, 8012c20 <__ascii_mbtowc+0x6>
 8012c1e:	a901      	add	r1, sp, #4
 8012c20:	b142      	cbz	r2, 8012c34 <__ascii_mbtowc+0x1a>
 8012c22:	b14b      	cbz	r3, 8012c38 <__ascii_mbtowc+0x1e>
 8012c24:	7813      	ldrb	r3, [r2, #0]
 8012c26:	600b      	str	r3, [r1, #0]
 8012c28:	7812      	ldrb	r2, [r2, #0]
 8012c2a:	1e10      	subs	r0, r2, #0
 8012c2c:	bf18      	it	ne
 8012c2e:	2001      	movne	r0, #1
 8012c30:	b002      	add	sp, #8
 8012c32:	4770      	bx	lr
 8012c34:	4610      	mov	r0, r2
 8012c36:	e7fb      	b.n	8012c30 <__ascii_mbtowc+0x16>
 8012c38:	f06f 0001 	mvn.w	r0, #1
 8012c3c:	e7f8      	b.n	8012c30 <__ascii_mbtowc+0x16>

08012c3e <__ascii_wctomb>:
 8012c3e:	4603      	mov	r3, r0
 8012c40:	4608      	mov	r0, r1
 8012c42:	b141      	cbz	r1, 8012c56 <__ascii_wctomb+0x18>
 8012c44:	2aff      	cmp	r2, #255	@ 0xff
 8012c46:	d904      	bls.n	8012c52 <__ascii_wctomb+0x14>
 8012c48:	228a      	movs	r2, #138	@ 0x8a
 8012c4a:	601a      	str	r2, [r3, #0]
 8012c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8012c50:	4770      	bx	lr
 8012c52:	700a      	strb	r2, [r1, #0]
 8012c54:	2001      	movs	r0, #1
 8012c56:	4770      	bx	lr

08012c58 <_raise_r>:
 8012c58:	291f      	cmp	r1, #31
 8012c5a:	b538      	push	{r3, r4, r5, lr}
 8012c5c:	4605      	mov	r5, r0
 8012c5e:	460c      	mov	r4, r1
 8012c60:	d904      	bls.n	8012c6c <_raise_r+0x14>
 8012c62:	2316      	movs	r3, #22
 8012c64:	6003      	str	r3, [r0, #0]
 8012c66:	f04f 30ff 	mov.w	r0, #4294967295
 8012c6a:	bd38      	pop	{r3, r4, r5, pc}
 8012c6c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012c6e:	b112      	cbz	r2, 8012c76 <_raise_r+0x1e>
 8012c70:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012c74:	b94b      	cbnz	r3, 8012c8a <_raise_r+0x32>
 8012c76:	4628      	mov	r0, r5
 8012c78:	f000 f830 	bl	8012cdc <_getpid_r>
 8012c7c:	4622      	mov	r2, r4
 8012c7e:	4601      	mov	r1, r0
 8012c80:	4628      	mov	r0, r5
 8012c82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012c86:	f000 b817 	b.w	8012cb8 <_kill_r>
 8012c8a:	2b01      	cmp	r3, #1
 8012c8c:	d00a      	beq.n	8012ca4 <_raise_r+0x4c>
 8012c8e:	1c59      	adds	r1, r3, #1
 8012c90:	d103      	bne.n	8012c9a <_raise_r+0x42>
 8012c92:	2316      	movs	r3, #22
 8012c94:	6003      	str	r3, [r0, #0]
 8012c96:	2001      	movs	r0, #1
 8012c98:	e7e7      	b.n	8012c6a <_raise_r+0x12>
 8012c9a:	2100      	movs	r1, #0
 8012c9c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8012ca0:	4620      	mov	r0, r4
 8012ca2:	4798      	blx	r3
 8012ca4:	2000      	movs	r0, #0
 8012ca6:	e7e0      	b.n	8012c6a <_raise_r+0x12>

08012ca8 <raise>:
 8012ca8:	4b02      	ldr	r3, [pc, #8]	@ (8012cb4 <raise+0xc>)
 8012caa:	4601      	mov	r1, r0
 8012cac:	6818      	ldr	r0, [r3, #0]
 8012cae:	f7ff bfd3 	b.w	8012c58 <_raise_r>
 8012cb2:	bf00      	nop
 8012cb4:	20000034 	.word	0x20000034

08012cb8 <_kill_r>:
 8012cb8:	b538      	push	{r3, r4, r5, lr}
 8012cba:	4d07      	ldr	r5, [pc, #28]	@ (8012cd8 <_kill_r+0x20>)
 8012cbc:	2300      	movs	r3, #0
 8012cbe:	4604      	mov	r4, r0
 8012cc0:	4608      	mov	r0, r1
 8012cc2:	4611      	mov	r1, r2
 8012cc4:	602b      	str	r3, [r5, #0]
 8012cc6:	f7f1 ffc1 	bl	8004c4c <_kill>
 8012cca:	1c43      	adds	r3, r0, #1
 8012ccc:	d102      	bne.n	8012cd4 <_kill_r+0x1c>
 8012cce:	682b      	ldr	r3, [r5, #0]
 8012cd0:	b103      	cbz	r3, 8012cd4 <_kill_r+0x1c>
 8012cd2:	6023      	str	r3, [r4, #0]
 8012cd4:	bd38      	pop	{r3, r4, r5, pc}
 8012cd6:	bf00      	nop
 8012cd8:	200084f0 	.word	0x200084f0

08012cdc <_getpid_r>:
 8012cdc:	f7f1 bfae 	b.w	8004c3c <_getpid>

08012ce0 <_init>:
 8012ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012ce2:	bf00      	nop
 8012ce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012ce6:	bc08      	pop	{r3}
 8012ce8:	469e      	mov	lr, r3
 8012cea:	4770      	bx	lr

08012cec <_fini>:
 8012cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012cee:	bf00      	nop
 8012cf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012cf2:	bc08      	pop	{r3}
 8012cf4:	469e      	mov	lr, r3
 8012cf6:	4770      	bx	lr
