

================================================================
== Vivado HLS Report for 'dct_2d'
================================================================
* Date:           Fri Mar 13 21:01:29 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        DCT_HLS_Project
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.38|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3668|  3668|  3668|  3668|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+---------+
        |                   |        |  Latency  |  Interval | Pipeline|
        |      Instance     | Module | min | max | min | max |   Type  |
        +-------------------+--------+-----+-----+-----+-----+---------+
        |grp_dct_1d_fu_176  |dct_1d  |  209|  209|  209|  209|   none  |
        +-------------------+--------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |                         |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop           |  1688|  1688|       211|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop   |   144|   144|        18|          -|          -|     8|    no    |
        | + Xpose_Row_Inner_Loop  |    16|    16|         2|          -|          -|     8|    no    |
        |- Col_DCT_Loop           |  1688|  1688|       211|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop   |   144|   144|        18|          -|          -|     8|    no    |
        | + Xpose_Col_Inner_Loop  |    16|    16|         2|          -|          -|     8|    no    |
        +-------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     86|
|FIFO             |        -|      -|       -|      -|
|Instance         |        1|      1|      82|    111|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     66|
|Register         |        -|      -|      53|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      1|     135|    263|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E| FF | LUT |
    +-------------------+--------+---------+-------+----+-----+
    |grp_dct_1d_fu_176  |dct_1d  |        1|      1|  82|  111|
    +-------------------+--------+---------+-------+----+-----+
    |Total              |        |        1|      1|  82|  111|
    +-------------------+--------+---------+-------+----+-----+

    * Memory: 
    +--------------+-------------------+---------+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+------+-----+------+-------------+
    |row_outbuf_U  |dct_2d_row_outbuf  |        1|    64|   16|     1|         1024|
    |col_outbuf_U  |dct_2d_row_outbuf  |        1|    64|   16|     1|         1024|
    |col_inbuf_U   |dct_2d_row_outbuf  |        1|    64|   16|     1|         1024|
    +--------------+-------------------+---------+------+-----+------+-------------+
    |Total         |                   |        3|   192|   48|     3|         3072|
    +--------------+-------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_4_fu_197_p2        |     +    |      0|  0|   4|           4|           1|
    |i_5_fu_287_p2        |     +    |      0|  0|   4|           4|           1|
    |i_6_fu_221_p2        |     +    |      0|  0|   4|           4|           1|
    |i_7_fu_311_p2        |     +    |      0|  0|   4|           4|           1|
    |j_2_fu_209_p2        |     +    |      0|  0|   4|           4|           1|
    |j_3_fu_299_p2        |     +    |      0|  0|   4|           4|           1|
    |p_addr1_fu_243_p2    |     +    |      0|  0|   8|           8|           8|
    |p_addr3_fu_333_p2    |     +    |      0|  0|   8|           8|           8|
    |p_addr5_fu_360_p2    |     +    |      0|  0|   8|           8|           8|
    |p_addr7_fu_270_p2    |     +    |      0|  0|   8|           8|           8|
    |exitcond3_fu_293_p2  |   icmp   |      0|  0|   5|           4|           5|
    |exitcond4_fu_281_p2  |   icmp   |      0|  0|   5|           4|           5|
    |exitcond5_fu_215_p2  |   icmp   |      0|  0|   5|           4|           5|
    |exitcond6_fu_203_p2  |   icmp   |      0|  0|   5|           4|           5|
    |exitcond7_fu_191_p2  |   icmp   |      0|  0|   5|           4|           5|
    |exitcond_fu_305_p2   |   icmp   |      0|  0|   5|           4|           5|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  86|          80|          68|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |col_inbuf_address0        |   6|          3|    6|         18|
    |col_outbuf_address0       |   6|          3|    6|         18|
    |grp_dct_1d_fu_176_src_q0  |  16|          3|   16|         48|
    |grp_dct_1d_fu_176_tmp_1   |   4|          3|    4|         12|
    |grp_dct_1d_fu_176_tmp_11  |   4|          3|    4|         12|
    |i_1_reg_127               |   4|          2|    4|          8|
    |i_2_reg_139               |   4|          2|    4|          8|
    |i_3_reg_163               |   4|          2|    4|          8|
    |i_reg_103                 |   4|          2|    4|          8|
    |j_1_reg_151               |   4|          2|    4|          8|
    |j_reg_115                 |   4|          2|    4|          8|
    |row_outbuf_address0       |   6|          3|    6|         18|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  66|         30|   66|        174|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+---+-----+-----------+
    |                   Name                  | FF| Bits| Const Bits|
    +-----------------------------------------+---+-----+-----------+
    |ap_CS_fsm                                |  4|    4|          0|
    |grp_dct_1d_fu_176_ap_start_ap_start_reg  |  1|    1|          0|
    |i_1_reg_127                              |  4|    4|          0|
    |i_2_reg_139                              |  4|    4|          0|
    |i_3_reg_163                              |  4|    4|          0|
    |i_4_reg_374                              |  4|    4|          0|
    |i_5_reg_403                              |  4|    4|          0|
    |i_6_reg_390                              |  4|    4|          0|
    |i_7_reg_419                              |  4|    4|          0|
    |i_reg_103                                |  4|    4|          0|
    |j_1_reg_151                              |  4|    4|          0|
    |j_2_reg_382                              |  4|    4|          0|
    |j_3_reg_411                              |  4|    4|          0|
    |j_reg_115                                |  4|    4|          0|
    +-----------------------------------------+---+-----+-----------+
    |Total                                    | 53|   53|          0|
    +-----------------------------------------+---+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_done             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|in_block_address0   | out |    6|  ap_memory |   in_block   |     array    |
|in_block_ce0        | out |    1|  ap_memory |   in_block   |     array    |
|in_block_q0         |  in |   16|  ap_memory |   in_block   |     array    |
|out_block_address0  | out |    6|  ap_memory |   out_block  |     array    |
|out_block_ce0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_we0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_d0        | out |   16|  ap_memory |   out_block  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

