{
 "Device" : "GW2AR-18C",
 "Files" : [
  {
   "Library" : "work",
   "Path" : "C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART/src/BaudClkGenerator.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART/src/Serialiser.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART/src/ShiftRegister.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART/src/Synchroniser.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART/src/TopLevelModule.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART/src/UART_rx.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART/src/UART_tx.vhd",
   "Type" : "vhdl"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_2008"
}