{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460648233048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 32-bit " "Running Quartus II 32-bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460648233048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 14 12:37:12 2016 " "Processing started: Thu Apr 14 12:37:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460648233048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1460648233048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map MIPS -c MIPS --generate_functional_sim_netlist " "Command: quartus_map MIPS -c MIPS --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1460648233048 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1460648233845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_1bit-arch " "Found design unit 1: mux4x1_1bit-arch" {  } { { "mux4x1_1bit.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648234892 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_1bit " "Found entity 1: mux4x1_1bit" {  } { { "mux4x1_1bit.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648234892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648234892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu32bit-arch " "Found design unit 1: alu32bit-arch" {  } { { "alu32bit.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/alu32bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648234923 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu32bit " "Found entity 1: alu32bit" {  } { { "alu32bit.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/alu32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648234923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648234923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1_bitmsb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_1_bitmsb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_1_bitmsb-arch " "Found design unit 1: alu_1_bitmsb-arch" {  } { { "alu_1_bitmsb.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/alu_1_bitmsb.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648234954 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_1_bitmsb " "Found entity 1: alu_1_bitmsb" {  } { { "alu_1_bitmsb.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/alu_1_bitmsb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648234954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648234954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_1_bit-arch " "Found design unit 1: alu_1_bit-arch" {  } { { "alu_1_bit.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/alu_1_bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648234970 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_1_bit " "Found entity 1: alu_1_bit" {  } { { "alu_1_bit.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/alu_1_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648234970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648234970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32x1_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux32x1_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32x1_32bit-arch " "Found design unit 1: mux32x1_32bit-arch" {  } { { "mux32x1_32bit.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235001 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32x1_32bit " "Found entity 1: mux32x1_32bit" {  } { { "mux32x1_32bit.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder5x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5x32-arch " "Found design unit 1: decoder5x32-arch" {  } { { "decoder5x32.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/decoder5x32.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235033 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5x32 " "Found entity 1: decoder5x32" {  } { { "decoder5x32.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/decoder5x32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-arch " "Found design unit 1: decoder3x8-arch" {  } { { "decoder3x8.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/decoder3x8.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235048 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder2x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder2x4-arch " "Found design unit 1: decoder2x4-arch" {  } { { "decoder2x4.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/decoder2x4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235079 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder2x4 " "Found entity 1: decoder2x4" {  } { { "decoder2x4.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/decoder2x4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alucontrol-arch " "Found design unit 1: alucontrol-arch" {  } { { "alucontrol.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/alucontrol.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235095 ""} { "Info" "ISGN_ENTITY_NAME" "1 alucontrol " "Found entity 1: alucontrol" {  } { { "alucontrol.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/alucontrol.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control-arch " "Found design unit 1: Control-arch" {  } { { "control.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/control.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235126 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "control.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_5bit-arch " "Found design unit 1: mux2x1_5bit-arch" {  } { { "mux2x1_5bit.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux2x1_5bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235142 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_5bit " "Found entity 1: mux2x1_5bit" {  } { { "mux2x1_5bit.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux2x1_5bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.gdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.gdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/full_adder.gdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_32bit-arch " "Found design unit 1: mux2x1_32bit-arch" {  } { { "mux2x1_32bit.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux2x1_32bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235189 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_32bit " "Found entity 1: mux2x1_32bit" {  } { { "mux2x1_32bit.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux2x1_32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_8bit-arch " "Found design unit 1: mux2x1_8bit-arch" {  } { { "mux2x1_8bit.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux2x1_8bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235220 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_8bit " "Found entity 1: mux2x1_8bit" {  } { { "mux2x1_8bit.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux2x1_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_1bit-arch " "Found design unit 1: mux2x1_1bit-arch" {  } { { "mux2x1_1bit.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux2x1_1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235236 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_1bit " "Found entity 1: mux2x1_1bit" {  } { { "mux2x1_1bit.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux2x1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadder-arch " "Found design unit 1: halfadder-arch" {  } { { "halfadder.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/halfadder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235267 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "halfadder.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/halfadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-arch " "Found design unit 1: fulladder-arch" {  } { { "fulladder.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/fulladder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235283 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-arch " "Found design unit 1: adder-arch" {  } { { "adder.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235314 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobit_left_shifter_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twobit_left_shifter_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twobit_left_shifter_32bit-arch " "Found design unit 1: twobit_left_shifter_32bit-arch" {  } { { "twobit_left_shifter_32bit.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/twobit_left_shifter_32bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235329 ""} { "Info" "ISGN_ENTITY_NAME" "1 twobit_left_shifter_32bit " "Found entity 1: twobit_left_shifter_32bit" {  } { { "twobit_left_shifter_32bit.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/twobit_left_shifter_32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signal_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_extend-arch " "Found design unit 1: signal_extend-arch" {  } { { "signal_extend.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/signal_extend.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235361 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_extend " "Found entity 1: signal_extend" {  } { { "signal_extend.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/signal_extend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1bit.gdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_1bit.gdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu_1bit " "Found entity 1: alu_1bit" {  } { { "alu_1bit.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/alu_1bit.gdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1bit_msb.gdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_1bit_msb.gdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu_1bit_msb " "Found entity 1: alu_1bit_msb" {  } { { "alu_1bit_msb.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/alu_1bit_msb.gdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32bit.gdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_32bit.gdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu_32bit " "Found entity 1: alu_32bit" {  } { { "alu_32bit.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/alu_32bit.gdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_operation.gdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_operation.gdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu_operation " "Found entity 1: alu_operation" {  } { { "alu_operation.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/alu_operation.gdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_reg_32x32bit.gdf 1 1 " "Found 1 design units, including 1 entities, in source file bank_reg_32x32bit.gdf" { { "Info" "ISGN_ENTITY_NAME" "1 bank_reg_32x32bit " "Found entity 1: bank_reg_32x32bit" {  } { { "bank_reg_32x32bit.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/bank_reg_32x32bit.gdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_reg_32x32bit_ram_based.gdf 1 1 " "Found 1 design units, including 1 entities, in source file bank_reg_32x32bit_ram_based.gdf" { { "Info" "ISGN_ENTITY_NAME" "1 bank_reg_32x32bit_ram_based " "Found entity 1: bank_reg_32x32bit_ram_based" {  } { { "bank_reg_32x32bit_ram_based.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/bank_reg_32x32bit_ram_based.gdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2x4.gdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2x4.gdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2x4 " "Found entity 1: decoder_2x4" {  } { { "decoder_2x4.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/decoder_2x4.gdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3x8.gdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_3x8.gdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3x8 " "Found entity 1: decoder_3x8" {  } { { "decoder_3x8.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/decoder_3x8.gdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_5x32.gdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_5x32.gdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5x32 " "Found entity 1: decoder_5x32" {  } { { "decoder_5x32.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/decoder_5x32.gdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext_sinal_32bit.gdf 1 1 " "Found 1 design units, including 1 entities, in source file ext_sinal_32bit.gdf" { { "Info" "ISGN_ENTITY_NAME" "1 ext_sinal_32bit " "Found entity 1: ext_sinal_32bit" {  } { { "ext_sinal_32bit.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/ext_sinal_32bit.gdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory_4x8.gdf 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory_4x8.gdf" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory_4x8 " "Found entity 1: instruction_memory_4x8" {  } { { "instruction_memory_4x8.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/instruction_memory_4x8.gdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16x1_32bit.gdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_16x1_32bit.gdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16x1_32bit " "Found entity 1: mux_16x1_32bit" {  } { { "mux_16x1_32bit.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux_16x1_32bit.gdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_1bit.gdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_1bit.gdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_1bit " "Found entity 1: mux_2x1_1bit" {  } { { "mux_2x1_1bit.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux_2x1_1bit.gdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_32bit.gdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_32bit.gdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_32bit " "Found entity 1: mux_2x1_32bit" {  } { { "mux_2x1_32bit.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux_2x1_32bit.gdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_5bit.gdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_5bit.gdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_5bit " "Found entity 1: mux_2x1_5bit" {  } { { "mux_2x1_5bit.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux_2x1_5bit.gdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_8bit.gdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_8bit.gdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_8bit " "Found entity 1: mux_2x1_8bit" {  } { { "mux_2x1_8bit.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux_2x1_8bit.gdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32x1_32bit.gdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_32x1_32bit.gdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32x1_32bit " "Found entity 1: mux_32x1_32bit" {  } { { "mux_32x1_32bit.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux_32x1_32bit.gdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3x1_1bit.gdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_3x1_1bit.gdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3x1_1bit " "Found entity 1: mux_3x1_1bit" {  } { { "mux_3x1_1bit.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux_3x1_1bit.gdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_1bit.gdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1_1bit.gdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1_1bit " "Found entity 1: mux_4x1_1bit" {  } { { "mux_4x1_1bit.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux_4x1_1bit.gdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_32bit.gdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1_32bit.gdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1_32bit " "Found entity 1: mux_4x1_32bit" {  } { { "mux_4x1_32bit.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux_4x1_32bit.gdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.gdf 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.gdf" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/program_counter.gdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_pp_32bit.gdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_pp_32bit.gdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_pp_32bit " "Found entity 1: reg_pp_32bit" {  } { { "reg_pp_32bit.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/reg_pp_32bit.gdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_pp_32bit_null.gdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_pp_32bit_null.gdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_pp_32bit_null " "Found entity 1: reg_pp_32bit_null" {  } { { "reg_pp_32bit_null.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/reg_pp_32bit_null.gdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.bdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/instruction_memory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_mono.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mips_mono.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mips_mono " "Found entity 1: mips_mono" {  } { { "mips_mono.bdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mips_mono.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.bdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/data_memory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorfrequencia.bdf 1 1 " "Found 1 design units, including 1 entities, in source file divisorfrequencia.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorFrequencia " "Found entity 1: DivisorFrequencia" {  } { { "DivisorFrequencia.bdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/DivisorFrequencia.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648235982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648235982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/lpm_add_sub0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648236013 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648236013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648236013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "rom.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648236029 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648236029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648236029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub1-SYN " "Found design unit 1: lpm_add_sub1-SYN" {  } { { "lpm_add_sub1.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/lpm_add_sub1.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648236060 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub1 " "Found entity 1: lpm_add_sub1" {  } { { "lpm_add_sub1.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/lpm_add_sub1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648236060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648236060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648236076 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648236076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648236076 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_mono " "Elaborating entity \"mips_mono\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1460648236154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:inst17 " "Elaborating entity \"Control\" for hierarchy \"Control:inst17\"" {  } { { "mips_mono.bdf" "inst17" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mips_mono.bdf" { { 32 528 720 208 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648236201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorFrequencia DivisorFrequencia:inst4 " "Elaborating entity \"DivisorFrequencia\" for hierarchy \"DivisorFrequencia:inst4\"" {  } { { "mips_mono.bdf" "inst4" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mips_mono.bdf" { { 200 272 368 296 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648236232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:InstructionMemory " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:InstructionMemory\"" {  } { { "mips_mono.bdf" "InstructionMemory" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mips_mono.bdf" { { 640 536 768 736 "InstructionMemory" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648236263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom instruction_memory:InstructionMemory\|rom:MemoriaRom " "Elaborating entity \"rom\" for hierarchy \"instruction_memory:InstructionMemory\|rom:MemoriaRom\"" {  } { { "instruction_memory.bdf" "MemoriaRom" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/instruction_memory.bdf" { { 248 312 528 376 "MemoriaRom" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648236310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instruction_memory:InstructionMemory\|rom:MemoriaRom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instruction_memory:InstructionMemory\|rom:MemoriaRom\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "altsyncram_component" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/rom.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648236435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_memory:InstructionMemory\|rom:MemoriaRom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instruction_memory:InstructionMemory\|rom:MemoriaRom\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/rom.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648236451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_memory:InstructionMemory\|rom:MemoriaRom\|altsyncram:altsyncram_component " "Instantiated megafunction \"instruction_memory:InstructionMemory\|rom:MemoriaRom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648236466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648236466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom03.mif " "Parameter \"init_file\" = \"rom03.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648236466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648236466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648236466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648236466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648236466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648236466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648236466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648236466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648236466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648236466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648236466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648236466 ""}  } { { "rom.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/rom.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1460648236466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1h91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1h91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1h91 " "Found entity 1: altsyncram_1h91" {  } { { "db/altsyncram_1h91.tdf" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/db/altsyncram_1h91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648236560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648236560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1h91 instruction_memory:InstructionMemory\|rom:MemoriaRom\|altsyncram:altsyncram_component\|altsyncram_1h91:auto_generated " "Elaborating entity \"altsyncram_1h91\" for hierarchy \"instruction_memory:InstructionMemory\|rom:MemoriaRom\|altsyncram:altsyncram_component\|altsyncram_1h91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648236591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 instruction_memory:InstructionMemory\|lpm_add_sub0:inst " "Elaborating entity \"lpm_add_sub0\" for hierarchy \"instruction_memory:InstructionMemory\|lpm_add_sub0:inst\"" {  } { { "instruction_memory.bdf" "inst" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/instruction_memory.bdf" { { 72 312 472 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648236763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub instruction_memory:InstructionMemory\|lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"instruction_memory:InstructionMemory\|lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub0.vhd" "lpm_add_sub_component" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/lpm_add_sub0.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648236857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_memory:InstructionMemory\|lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"instruction_memory:InstructionMemory\|lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub0.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/lpm_add_sub0.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648236872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_memory:InstructionMemory\|lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"instruction_memory:InstructionMemory\|lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648236872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648236872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648236872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648236872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648236872 ""}  } { { "lpm_add_sub0.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/lpm_add_sub0.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1460648236872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_eqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_eqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_eqh " "Found entity 1: add_sub_eqh" {  } { { "db/add_sub_eqh.tdf" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/db/add_sub_eqh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648236982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648236982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_eqh instruction_memory:InstructionMemory\|lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_eqh:auto_generated " "Elaborating entity \"add_sub_eqh\" for hierarchy \"instruction_memory:InstructionMemory\|lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_eqh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648236997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:ProgramCounter " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:ProgramCounter\"" {  } { { "mips_mono.bdf" "ProgramCounter" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mips_mono.bdf" { { 632 208 384 728 "ProgramCounter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648237013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF program_counter:ProgramCounter\|LPM_DFF:133 " "Elaborating entity \"LPM_DFF\" for hierarchy \"program_counter:ProgramCounter\|LPM_DFF:133\"" {  } { { "program_counter.gdf" "133" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/program_counter.gdf" { { 320 424 600 496 "133" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648237076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "program_counter:ProgramCounter\|LPM_DFF:133 " "Elaborated megafunction instantiation \"program_counter:ProgramCounter\|LPM_DFF:133\"" {  } { { "program_counter.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/program_counter.gdf" { { 320 424 600 496 "133" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648237091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "program_counter:ProgramCounter\|LPM_DFF:133 " "Instantiated megafunction \"program_counter:ProgramCounter\|LPM_DFF:133\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 4194304 " "Parameter \"LPM_AVALUE\" = \"4194304\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648237091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648237091 ""}  } { { "program_counter.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/program_counter.gdf" { { 320 424 600 496 "133" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1460648237091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant program_counter:ProgramCounter\|LPM_DFF:133\|lpm_constant:ac " "Elaborating entity \"lpm_constant\" for hierarchy \"program_counter:ProgramCounter\|LPM_DFF:133\|lpm_constant:ac\"" {  } { { "lpm_dff.tdf" "ac" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_dff.tdf" 64 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648237138 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "program_counter:ProgramCounter\|LPM_DFF:133\|lpm_constant:ac program_counter:ProgramCounter\|LPM_DFF:133 " "Elaborated megafunction instantiation \"program_counter:ProgramCounter\|LPM_DFF:133\|lpm_constant:ac\", which is child of megafunction instantiation \"program_counter:ProgramCounter\|LPM_DFF:133\"" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_dff.tdf" 64 3 0 } } { "program_counter.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/program_counter.gdf" { { 320 424 600 496 "133" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648237154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_4j4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_4j4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_4j4 " "Found entity 1: lpm_constant_4j4" {  } { { "db/lpm_constant_4j4.tdf" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/db/lpm_constant_4j4.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648237201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648237201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_4j4 program_counter:ProgramCounter\|LPM_DFF:133\|lpm_constant:ac\|lpm_constant_4j4:ag " "Elaborating entity \"lpm_constant_4j4\" for hierarchy \"program_counter:ProgramCounter\|LPM_DFF:133\|lpm_constant:ac\|lpm_constant_4j4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648237216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_32bit mux_2x1_32bit:35 " "Elaborating entity \"mux_2x1_32bit\" for hierarchy \"mux_2x1_32bit:35\"" {  } { { "mips_mono.bdf" "35" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mips_mono.bdf" { { 384 2448 2624 464 "35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648237232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_8bit mux_2x1_32bit:35\|mux_2x1_8bit:18 " "Elaborating entity \"mux_2x1_8bit\" for hierarchy \"mux_2x1_32bit:35\|mux_2x1_8bit:18\"" {  } { { "mux_2x1_32bit.gdf" "18" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux_2x1_32bit.gdf" { { 80 336 496 160 "18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648237263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_1bit mux_2x1_32bit:35\|mux_2x1_8bit:18\|mux_2x1_1bit:29 " "Elaborating entity \"mux_2x1_1bit\" for hierarchy \"mux_2x1_32bit:35\|mux_2x1_8bit:18\|mux_2x1_1bit:29\"" {  } { { "mux_2x1_8bit.gdf" "29" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux_2x1_8bit.gdf" { { 80 520 624 160 "29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648237294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu32bit alu32bit:inst2 " "Elaborating entity \"alu32bit\" for hierarchy \"alu32bit:inst2\"" {  } { { "mips_mono.bdf" "inst2" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mips_mono.bdf" { { 544 2064 2248 656 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648237779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_1_bit alu32bit:inst2\|alu_1_bit:u_0 " "Elaborating entity \"alu_1_bit\" for hierarchy \"alu32bit:inst2\|alu_1_bit:u_0\"" {  } { { "alu32bit.vhd" "u_0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/alu32bit.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648237810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder alu32bit:inst2\|alu_1_bit:u_0\|fulladder:u_0 " "Elaborating entity \"fulladder\" for hierarchy \"alu32bit:inst2\|alu_1_bit:u_0\|fulladder:u_0\"" {  } { { "alu_1_bit.vhd" "u_0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/alu_1_bit.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648237841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_1bit alu32bit:inst2\|alu_1_bit:u_0\|mux4x1_1bit:u_1 " "Elaborating entity \"mux4x1_1bit\" for hierarchy \"alu32bit:inst2\|alu_1_bit:u_0\|mux4x1_1bit:u_1\"" {  } { { "alu_1_bit.vhd" "u_1" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/alu_1_bit.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648237857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_1_bitmsb alu32bit:inst2\|alu_1_bitmsb:u_1 " "Elaborating entity \"alu_1_bitmsb\" for hierarchy \"alu32bit:inst2\|alu_1_bitmsb:u_1\"" {  } { { "alu32bit.vhd" "u_1" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/alu32bit.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648239044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alucontrol alucontrol:inst18 " "Elaborating entity \"alucontrol\" for hierarchy \"alucontrol:inst18\"" {  } { { "mips_mono.bdf" "inst18" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mips_mono.bdf" { { 880 1544 1712 960 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648239091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bank_reg_32x32bit bank_reg_32x32bit:BancoRegistradores " "Elaborating entity \"bank_reg_32x32bit\" for hierarchy \"bank_reg_32x32bit:BancoRegistradores\"" {  } { { "mips_mono.bdf" "BancoRegistradores" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mips_mono.bdf" { { 512 1512 1760 672 "BancoRegistradores" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648239122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32x1_32bit bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1 " "Elaborating entity \"mux32x1_32bit\" for hierarchy \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\"" {  } { { "bank_reg_32x32bit.gdf" "inst1" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/bank_reg_32x32bit.gdf" { { 280 1648 1920 872 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648239216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pp_32bit_null bank_reg_32x32bit:BancoRegistradores\|reg_pp_32bit_null:nulo " "Elaborating entity \"reg_pp_32bit_null\" for hierarchy \"bank_reg_32x32bit:BancoRegistradores\|reg_pp_32bit_null:nulo\"" {  } { { "bank_reg_32x32bit.gdf" "nulo" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/bank_reg_32x32bit.gdf" { { 128 880 1056 224 "nulo" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648239247 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ena " "Pin \"ena\" not connected" {  } { { "reg_pp_32bit_null.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/reg_pp_32bit_null.gdf" { { 72 24 192 88 "ena" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1460648239263 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "rst " "Pin \"rst\" not connected" {  } { { "reg_pp_32bit_null.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/reg_pp_32bit_null.gdf" { { 56 24 192 72 "rst" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1460648239263 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clk " "Pin \"clk\" not connected" {  } { { "reg_pp_32bit_null.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/reg_pp_32bit_null.gdf" { { 40 24 192 56 "clk" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1460648239263 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "D " "Pin \"D\" not connected" {  } { { "reg_pp_32bit_null.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/reg_pp_32bit_null.gdf" { { 88 24 192 104 "D\[31..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1460648239263 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT 76 " "Primitive \"NOT\" of instance \"76\" not used" {  } { { "reg_pp_32bit_null.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/reg_pp_32bit_null.gdf" { { 48 216 264 80 "76" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1460648239263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant bank_reg_32x32bit:BancoRegistradores\|reg_pp_32bit_null:nulo\|lpm_constant:129 " "Elaborating entity \"lpm_constant\" for hierarchy \"bank_reg_32x32bit:BancoRegistradores\|reg_pp_32bit_null:nulo\|lpm_constant:129\"" {  } { { "reg_pp_32bit_null.gdf" "129" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/reg_pp_32bit_null.gdf" { { 40 696 808 88 "129" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648239279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bank_reg_32x32bit:BancoRegistradores\|reg_pp_32bit_null:nulo\|lpm_constant:129 " "Elaborated megafunction instantiation \"bank_reg_32x32bit:BancoRegistradores\|reg_pp_32bit_null:nulo\|lpm_constant:129\"" {  } { { "reg_pp_32bit_null.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/reg_pp_32bit_null.gdf" { { 40 696 808 88 "129" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648239279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bank_reg_32x32bit:BancoRegistradores\|reg_pp_32bit_null:nulo\|lpm_constant:129 " "Instantiated megafunction \"bank_reg_32x32bit:BancoRegistradores\|reg_pp_32bit_null:nulo\|lpm_constant:129\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648239279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648239279 ""}  } { { "reg_pp_32bit_null.gdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/reg_pp_32bit_null.gdf" { { 40 696 808 88 "129" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1460648239279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_0j4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_0j4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_0j4 " "Found entity 1: lpm_constant_0j4" {  } { { "db/lpm_constant_0j4.tdf" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/db/lpm_constant_0j4.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648239326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648239326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_0j4 bank_reg_32x32bit:BancoRegistradores\|reg_pp_32bit_null:nulo\|lpm_constant:129\|lpm_constant_0j4:ag " "Elaborating entity \"lpm_constant_0j4\" for hierarchy \"bank_reg_32x32bit:BancoRegistradores\|reg_pp_32bit_null:nulo\|lpm_constant:129\|lpm_constant_0j4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648239341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5x32 bank_reg_32x32bit:BancoRegistradores\|decoder5x32:inst " "Elaborating entity \"decoder5x32\" for hierarchy \"bank_reg_32x32bit:BancoRegistradores\|decoder5x32:inst\"" {  } { { "bank_reg_32x32bit.gdf" "inst" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/bank_reg_32x32bit.gdf" { { 568 392 560 1128 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648239372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2x4 bank_reg_32x32bit:BancoRegistradores\|decoder5x32:inst\|decoder2x4:u_0 " "Elaborating entity \"decoder2x4\" for hierarchy \"bank_reg_32x32bit:BancoRegistradores\|decoder5x32:inst\|decoder2x4:u_0\"" {  } { { "decoder5x32.vhd" "u_0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/decoder5x32.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648239388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 bank_reg_32x32bit:BancoRegistradores\|decoder5x32:inst\|decoder3x8:u_1 " "Elaborating entity \"decoder3x8\" for hierarchy \"bank_reg_32x32bit:BancoRegistradores\|decoder5x32:inst\|decoder3x8:u_1\"" {  } { { "decoder5x32.vhd" "u_1" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/decoder5x32.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648239404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pp_32bit bank_reg_32x32bit:BancoRegistradores\|reg_pp_32bit:at " "Elaborating entity \"reg_pp_32bit\" for hierarchy \"bank_reg_32x32bit:BancoRegistradores\|reg_pp_32bit:at\"" {  } { { "bank_reg_32x32bit.gdf" "at" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/bank_reg_32x32bit.gdf" { { 224 880 1056 320 "at" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648239466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_5bit mux2x1_5bit:inst14 " "Elaborating entity \"mux2x1_5bit\" for hierarchy \"mux2x1_5bit:inst14\"" {  } { { "mips_mono.bdf" "inst14" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mips_mono.bdf" { { 672 1016 1168 784 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648239919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_32bit mux2x1_32bit:inst13 " "Elaborating entity \"mux2x1_32bit\" for hierarchy \"mux2x1_32bit:inst13\"" {  } { { "mips_mono.bdf" "inst13" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mips_mono.bdf" { { 576 2944 3104 688 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648239997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_8bit mux2x1_32bit:inst13\|mux2x1_8bit:u_0 " "Elaborating entity \"mux2x1_8bit\" for hierarchy \"mux2x1_32bit:inst13\|mux2x1_8bit:u_0\"" {  } { { "mux2x1_32bit.vhd" "u_0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux2x1_32bit.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648240029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_1bit mux2x1_32bit:inst13\|mux2x1_8bit:u_0\|mux2x1_1bit:u_0 " "Elaborating entity \"mux2x1_1bit\" for hierarchy \"mux2x1_32bit:inst13\|mux2x1_8bit:u_0\|mux2x1_1bit:u_0\"" {  } { { "mux2x1_8bit.vhd" "u_0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux2x1_8bit.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648240044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:DataMemory " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:DataMemory\"" {  } { { "mips_mono.bdf" "DataMemory" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mips_mono.bdf" { { 512 2608 2808 640 "DataMemory" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648240497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram data_memory:DataMemory\|ram:MemoriaRAM " "Elaborating entity \"ram\" for hierarchy \"data_memory:DataMemory\|ram:MemoriaRAM\"" {  } { { "data_memory.bdf" "MemoriaRAM" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/data_memory.bdf" { { 208 368 584 336 "MemoriaRAM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648240544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory:DataMemory\|ram:MemoriaRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_memory:DataMemory\|ram:MemoriaRAM\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "altsyncram_component" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/ram.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648240576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:DataMemory\|ram:MemoriaRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_memory:DataMemory\|ram:MemoriaRAM\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/ram.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648240591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:DataMemory\|ram:MemoriaRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_memory:DataMemory\|ram:MemoriaRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648240591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648240591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram03.mif " "Parameter \"init_file\" = \"ram03.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648240591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648240591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648240591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648240591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648240591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648240591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648240591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648240591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648240591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648240591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648240591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648240591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648240591 ""}  } { { "ram.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/ram.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1460648240591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mje1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mje1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mje1 " "Found entity 1: altsyncram_mje1" {  } { { "db/altsyncram_mje1.tdf" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/db/altsyncram_mje1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648240701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648240701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mje1 data_memory:DataMemory\|ram:MemoriaRAM\|altsyncram:altsyncram_component\|altsyncram_mje1:auto_generated " "Elaborating entity \"altsyncram_mje1\" for hierarchy \"data_memory:DataMemory\|ram:MemoriaRAM\|altsyncram:altsyncram_component\|altsyncram_mje1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648240716 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "240 256 0 1 1 " "240 out of 256 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "16 255 " "Addresses ranging from 16 to 255 are not initialized" {  } { { "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/ram03.mif" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/ram03.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1460648240732 ""}  } { { "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/ram03.mif" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/ram03.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1460648240732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub1 data_memory:DataMemory\|lpm_add_sub1:inst " "Elaborating entity \"lpm_add_sub1\" for hierarchy \"data_memory:DataMemory\|lpm_add_sub1:inst\"" {  } { { "data_memory.bdf" "inst" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/data_memory.bdf" { { 56 384 544 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648240888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_memory:DataMemory\|lpm_add_sub1:inst\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_memory:DataMemory\|lpm_add_sub1:inst\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub1.vhd" "lpm_add_sub_component" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/lpm_add_sub1.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648240904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:DataMemory\|lpm_add_sub1:inst\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"data_memory:DataMemory\|lpm_add_sub1:inst\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub1.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/lpm_add_sub1.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648240919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:DataMemory\|lpm_add_sub1:inst\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"data_memory:DataMemory\|lpm_add_sub1:inst\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648240919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648240919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648240919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648240919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648240919 ""}  } { { "lpm_add_sub1.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/lpm_add_sub1.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1460648240919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_extend signal_extend:inst3 " "Elaborating entity \"signal_extend\" for hierarchy \"signal_extend:inst3\"" {  } { { "mips_mono.bdf" "inst3" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mips_mono.bdf" { { 840 1024 1184 920 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648241419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:inst7 " "Elaborating entity \"adder\" for hierarchy \"adder:inst7\"" {  } { { "mips_mono.bdf" "inst7" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mips_mono.bdf" { { 424 744 1016 504 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648241435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadder adder:inst7\|halfadder:u_0 " "Elaborating entity \"halfadder\" for hierarchy \"adder:inst7\|halfadder:u_0\"" {  } { { "adder.vhd" "u_0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/adder.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648241466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant:48 " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant:48\"" {  } { { "mips_mono.bdf" "48" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mips_mono.bdf" { { 528 536 648 576 "48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648241888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant:48 " "Elaborated megafunction instantiation \"lpm_constant:48\"" {  } { { "mips_mono.bdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mips_mono.bdf" { { 528 536 648 576 "48" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648241888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant:48 " "Instantiated megafunction \"lpm_constant:48\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 4 " "Parameter \"LPM_CVALUE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648241888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648241888 ""}  } { { "mips_mono.bdf" "" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mips_mono.bdf" { { 528 536 648 576 "48" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1460648241888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_5j4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_5j4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_5j4 " "Found entity 1: lpm_constant_5j4" {  } { { "db/lpm_constant_5j4.tdf" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/db/lpm_constant_5j4.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648241935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648241935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_5j4 lpm_constant:48\|lpm_constant_5j4:ag " "Elaborating entity \"lpm_constant_5j4\" for hierarchy \"lpm_constant:48\|lpm_constant_5j4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648241951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twobit_left_shifter_32bit twobit_left_shifter_32bit:inst5 " "Elaborating entity \"twobit_left_shifter_32bit\" for hierarchy \"twobit_left_shifter_32bit:inst5\"" {  } { { "mips_mono.bdf" "inst5" { Schematic "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mips_mono.bdf" { { 464 1840 2000 544 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648242435 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "96 " "Inferred 96 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux0\"" {  } { { "mux32x1_32bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux1\"" {  } { { "mux32x1_32bit.vhd" "Mux1" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux2\"" {  } { { "mux32x1_32bit.vhd" "Mux2" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux3\"" {  } { { "mux32x1_32bit.vhd" "Mux3" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux4\"" {  } { { "mux32x1_32bit.vhd" "Mux4" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux5\"" {  } { { "mux32x1_32bit.vhd" "Mux5" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux6\"" {  } { { "mux32x1_32bit.vhd" "Mux6" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux7\"" {  } { { "mux32x1_32bit.vhd" "Mux7" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux8\"" {  } { { "mux32x1_32bit.vhd" "Mux8" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux9\"" {  } { { "mux32x1_32bit.vhd" "Mux9" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux10\"" {  } { { "mux32x1_32bit.vhd" "Mux10" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux11\"" {  } { { "mux32x1_32bit.vhd" "Mux11" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux12\"" {  } { { "mux32x1_32bit.vhd" "Mux12" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux13\"" {  } { { "mux32x1_32bit.vhd" "Mux13" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux14\"" {  } { { "mux32x1_32bit.vhd" "Mux14" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux15\"" {  } { { "mux32x1_32bit.vhd" "Mux15" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux16\"" {  } { { "mux32x1_32bit.vhd" "Mux16" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux17\"" {  } { { "mux32x1_32bit.vhd" "Mux17" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux18\"" {  } { { "mux32x1_32bit.vhd" "Mux18" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux19\"" {  } { { "mux32x1_32bit.vhd" "Mux19" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux20\"" {  } { { "mux32x1_32bit.vhd" "Mux20" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux21\"" {  } { { "mux32x1_32bit.vhd" "Mux21" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux22\"" {  } { { "mux32x1_32bit.vhd" "Mux22" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux23\"" {  } { { "mux32x1_32bit.vhd" "Mux23" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux24\"" {  } { { "mux32x1_32bit.vhd" "Mux24" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux25\"" {  } { { "mux32x1_32bit.vhd" "Mux25" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux26\"" {  } { { "mux32x1_32bit.vhd" "Mux26" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux27\"" {  } { { "mux32x1_32bit.vhd" "Mux27" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux28\"" {  } { { "mux32x1_32bit.vhd" "Mux28" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux29\"" {  } { { "mux32x1_32bit.vhd" "Mux29" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux30\"" {  } { { "mux32x1_32bit.vhd" "Mux30" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|Mux31\"" {  } { { "mux32x1_32bit.vhd" "Mux31" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux0\"" {  } { { "mux32x1_32bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux1\"" {  } { { "mux32x1_32bit.vhd" "Mux1" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux2\"" {  } { { "mux32x1_32bit.vhd" "Mux2" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux3\"" {  } { { "mux32x1_32bit.vhd" "Mux3" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux4\"" {  } { { "mux32x1_32bit.vhd" "Mux4" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux5\"" {  } { { "mux32x1_32bit.vhd" "Mux5" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux6\"" {  } { { "mux32x1_32bit.vhd" "Mux6" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux7\"" {  } { { "mux32x1_32bit.vhd" "Mux7" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux8\"" {  } { { "mux32x1_32bit.vhd" "Mux8" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux9\"" {  } { { "mux32x1_32bit.vhd" "Mux9" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux10\"" {  } { { "mux32x1_32bit.vhd" "Mux10" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux11\"" {  } { { "mux32x1_32bit.vhd" "Mux11" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux12\"" {  } { { "mux32x1_32bit.vhd" "Mux12" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux13\"" {  } { { "mux32x1_32bit.vhd" "Mux13" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux14\"" {  } { { "mux32x1_32bit.vhd" "Mux14" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux15\"" {  } { { "mux32x1_32bit.vhd" "Mux15" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux16\"" {  } { { "mux32x1_32bit.vhd" "Mux16" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux17\"" {  } { { "mux32x1_32bit.vhd" "Mux17" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux18\"" {  } { { "mux32x1_32bit.vhd" "Mux18" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux19\"" {  } { { "mux32x1_32bit.vhd" "Mux19" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux20\"" {  } { { "mux32x1_32bit.vhd" "Mux20" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux21\"" {  } { { "mux32x1_32bit.vhd" "Mux21" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux22\"" {  } { { "mux32x1_32bit.vhd" "Mux22" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux23\"" {  } { { "mux32x1_32bit.vhd" "Mux23" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux24\"" {  } { { "mux32x1_32bit.vhd" "Mux24" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux25\"" {  } { { "mux32x1_32bit.vhd" "Mux25" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux26\"" {  } { { "mux32x1_32bit.vhd" "Mux26" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux27\"" {  } { { "mux32x1_32bit.vhd" "Mux27" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux28\"" {  } { { "mux32x1_32bit.vhd" "Mux28" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux29\"" {  } { { "mux32x1_32bit.vhd" "Mux29" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux30\"" {  } { { "mux32x1_32bit.vhd" "Mux30" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst1\|Mux31\"" {  } { { "mux32x1_32bit.vhd" "Mux31" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bitmsb:u_1\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bitmsb:u_1\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:30:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:30:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:29:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:29:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:28:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:28:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:27:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:27:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:26:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:26:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:25:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:25:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:24:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:24:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:23:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:23:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:22:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:22:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:21:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:21:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:20:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:20:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:19:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:19:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:18:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:18:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:17:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:17:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:16:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:16:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:15:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:15:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:14:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:14:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:13:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:13:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:12:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:12:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:11:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:11:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:10:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:10:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:9:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:9:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:8:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:8:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:7:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:7:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:6:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:6:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:5:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:5:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:4:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:4:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:3:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:3:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:2:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:2:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:\\f_0:1:u_x\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:\\f_0:1:u_x\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu32bit:inst2\|alu_1_bit:u_0\|mux4x1_1bit:u_1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu32bit:inst2\|alu_1_bit:u_0\|mux4x1_1bit:u_1\|Mux0\"" {  } { { "mux4x1_1bit.vhd" "Mux0" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242826 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1460648242826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|lpm_mux:Mux0\"" {  } { { "mux32x1_32bit.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648242966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|lpm_mux:Mux0 " "Instantiated megafunction \"bank_reg_32x32bit:BancoRegistradores\|mux32x1_32bit:inst2\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648242966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648242966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648242966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648242966 ""}  } { { "mux32x1_32bit.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux32x1_32bit.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1460648242966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ioc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ioc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ioc " "Found entity 1: mux_ioc" {  } { { "db/mux_ioc.tdf" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/db/mux_ioc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648243091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648243091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu32bit:inst2\|alu_1_bitmsb:u_1\|mux4x1_1bit:u_1\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"alu32bit:inst2\|alu_1_bitmsb:u_1\|mux4x1_1bit:u_1\|lpm_mux:Mux0\"" {  } { { "mux4x1_1bit.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648244841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu32bit:inst2\|alu_1_bitmsb:u_1\|mux4x1_1bit:u_1\|lpm_mux:Mux0 " "Instantiated megafunction \"alu32bit:inst2\|alu_1_bitmsb:u_1\|mux4x1_1bit:u_1\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648244841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648244841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648244841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648244841 ""}  } { { "mux4x1_1bit.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1460648244841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/db/mux_umc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460648244935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460648244935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu32bit:inst2\|alu_1_bit:u_0\|mux4x1_1bit:u_1\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"alu32bit:inst2\|alu_1_bit:u_0\|mux4x1_1bit:u_1\|lpm_mux:Mux0\"" {  } { { "mux4x1_1bit.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460648245685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu32bit:inst2\|alu_1_bit:u_0\|mux4x1_1bit:u_1\|lpm_mux:Mux0 " "Instantiated megafunction \"alu32bit:inst2\|alu_1_bit:u_0\|mux4x1_1bit:u_1\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648245685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648245685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648245685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460648245685 ""}  } { { "mux4x1_1bit.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M1/MIPS_VHDL/mux4x1_1bit.vhd" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1460648245685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit Functional Simulation Netlist Generation was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "392 " "Peak virtual memory: 392 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460648246388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 14 12:37:26 2016 " "Processing ended: Thu Apr 14 12:37:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460648246388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460648246388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460648246388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460648246388 ""}
