///Register `IER1` reader
pub type R = crate::R<IER1rs>;
///Register `IER1` writer
pub type W = crate::W<IER1rs>;
///Field `TIM2IE` reader - TIM2IE
pub type TIM2IE_R = crate::BitReader;
///Field `TIM2IE` writer - TIM2IE
pub type TIM2IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM3IE` reader - TIM3IE
pub type TIM3IE_R = crate::BitReader;
///Field `TIM3IE` writer - TIM3IE
pub type TIM3IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM4IE` reader - TIM4IE
pub type TIM4IE_R = crate::BitReader;
///Field `TIM4IE` writer - TIM4IE
pub type TIM4IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM5IE` reader - TIM5IE
pub type TIM5IE_R = crate::BitReader;
///Field `TIM5IE` writer - TIM5IE
pub type TIM5IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM6IE` reader - TIM6IE
pub type TIM6IE_R = crate::BitReader;
///Field `TIM6IE` writer - TIM6IE
pub type TIM6IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM7IE` reader - TIM7IE
pub type TIM7IE_R = crate::BitReader;
///Field `TIM7IE` writer - TIM7IE
pub type TIM7IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `WWDGIE` reader - WWDGIE
pub type WWDGIE_R = crate::BitReader;
///Field `WWDGIE` writer - WWDGIE
pub type WWDGIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `IWDGIE` reader - IWDGIE
pub type IWDGIE_R = crate::BitReader;
///Field `IWDGIE` writer - IWDGIE
pub type IWDGIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SPI2IE` reader - SPI2IE
pub type SPI2IE_R = crate::BitReader;
///Field `SPI2IE` writer - SPI2IE
pub type SPI2IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SPI3IE` reader - SPI3IE
pub type SPI3IE_R = crate::BitReader;
///Field `SPI3IE` writer - SPI3IE
pub type SPI3IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `USART2IE` reader - USART2IE
pub type USART2IE_R = crate::BitReader;
///Field `USART2IE` writer - USART2IE
pub type USART2IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `USART3IE` reader - USART3IE
pub type USART3IE_R = crate::BitReader;
///Field `USART3IE` writer - USART3IE
pub type USART3IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UART4IE` reader - UART4IE
pub type UART4IE_R = crate::BitReader;
///Field `UART4IE` writer - UART4IE
pub type UART4IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UART5IE` reader - UART5IE
pub type UART5IE_R = crate::BitReader;
///Field `UART5IE` writer - UART5IE
pub type UART5IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2C1IE` reader - I2C1IE
pub type I2C1IE_R = crate::BitReader;
///Field `I2C1IE` writer - I2C1IE
pub type I2C1IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2C2IE` reader - I2C2IE
pub type I2C2IE_R = crate::BitReader;
///Field `I2C2IE` writer - I2C2IE
pub type I2C2IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2C3IE` reader - I2C3IE
pub type I2C3IE_R = crate::BitReader;
///Field `I2C3IE` writer - I2C3IE
pub type I2C3IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CRSIE` reader - CRSIE
pub type CRSIE_R = crate::BitReader;
///Field `CRSIE` writer - CRSIE
pub type CRSIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DACIE` reader - DACIE
pub type DACIE_R = crate::BitReader;
///Field `DACIE` writer - DACIE
pub type DACIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `OPAMPIE` reader - OPAMPIE
pub type OPAMPIE_R = crate::BitReader;
///Field `OPAMPIE` writer - OPAMPIE
pub type OPAMPIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LPTIM1IE` reader - LPTIM1IE
pub type LPTIM1IE_R = crate::BitReader;
///Field `LPTIM1IE` writer - LPTIM1IE
pub type LPTIM1IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LPUART1IE` reader - LPUART1IE
pub type LPUART1IE_R = crate::BitReader;
///Field `LPUART1IE` writer - LPUART1IE
pub type LPUART1IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2C4IE` reader - I2C4IE
pub type I2C4IE_R = crate::BitReader;
///Field `I2C4IE` writer - I2C4IE
pub type I2C4IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LPTIM2IE` reader - LPTIM2IE
pub type LPTIM2IE_R = crate::BitReader;
///Field `LPTIM2IE` writer - LPTIM2IE
pub type LPTIM2IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LPTIM3IE` reader - LPTIM3IE
pub type LPTIM3IE_R = crate::BitReader;
///Field `LPTIM3IE` writer - LPTIM3IE
pub type LPTIM3IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FDCAN1IE` reader - FDCAN1IE
pub type FDCAN1IE_R = crate::BitReader;
///Field `FDCAN1IE` writer - FDCAN1IE
pub type FDCAN1IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `USBFSIE` reader - USBFSIE
pub type USBFSIE_R = crate::BitReader;
///Field `USBFSIE` writer - USBFSIE
pub type USBFSIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UCPD1IE` reader - UCPD1IE
pub type UCPD1IE_R = crate::BitReader;
///Field `UCPD1IE` writer - UCPD1IE
pub type UCPD1IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `VREFBUFIE` reader - VREFBUFIE
pub type VREFBUFIE_R = crate::BitReader;
///Field `VREFBUFIE` writer - VREFBUFIE
pub type VREFBUFIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `COMPIE` reader - COMPIE
pub type COMPIE_R = crate::BitReader;
///Field `COMPIE` writer - COMPIE
pub type COMPIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM1IE` reader - TIM1IE
pub type TIM1IE_R = crate::BitReader;
///Field `TIM1IE` writer - TIM1IE
pub type TIM1IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SPI1IE` reader - SPI1IE
pub type SPI1IE_R = crate::BitReader;
///Field `SPI1IE` writer - SPI1IE
pub type SPI1IE_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - TIM2IE
    #[inline(always)]
    pub fn tim2ie(&self) -> TIM2IE_R {
        TIM2IE_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - TIM3IE
    #[inline(always)]
    pub fn tim3ie(&self) -> TIM3IE_R {
        TIM3IE_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - TIM4IE
    #[inline(always)]
    pub fn tim4ie(&self) -> TIM4IE_R {
        TIM4IE_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - TIM5IE
    #[inline(always)]
    pub fn tim5ie(&self) -> TIM5IE_R {
        TIM5IE_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - TIM6IE
    #[inline(always)]
    pub fn tim6ie(&self) -> TIM6IE_R {
        TIM6IE_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - TIM7IE
    #[inline(always)]
    pub fn tim7ie(&self) -> TIM7IE_R {
        TIM7IE_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - WWDGIE
    #[inline(always)]
    pub fn wwdgie(&self) -> WWDGIE_R {
        WWDGIE_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - IWDGIE
    #[inline(always)]
    pub fn iwdgie(&self) -> IWDGIE_R {
        IWDGIE_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - SPI2IE
    #[inline(always)]
    pub fn spi2ie(&self) -> SPI2IE_R {
        SPI2IE_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - SPI3IE
    #[inline(always)]
    pub fn spi3ie(&self) -> SPI3IE_R {
        SPI3IE_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - USART2IE
    #[inline(always)]
    pub fn usart2ie(&self) -> USART2IE_R {
        USART2IE_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - USART3IE
    #[inline(always)]
    pub fn usart3ie(&self) -> USART3IE_R {
        USART3IE_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - UART4IE
    #[inline(always)]
    pub fn uart4ie(&self) -> UART4IE_R {
        UART4IE_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - UART5IE
    #[inline(always)]
    pub fn uart5ie(&self) -> UART5IE_R {
        UART5IE_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - I2C1IE
    #[inline(always)]
    pub fn i2c1ie(&self) -> I2C1IE_R {
        I2C1IE_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - I2C2IE
    #[inline(always)]
    pub fn i2c2ie(&self) -> I2C2IE_R {
        I2C2IE_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - I2C3IE
    #[inline(always)]
    pub fn i2c3ie(&self) -> I2C3IE_R {
        I2C3IE_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - CRSIE
    #[inline(always)]
    pub fn crsie(&self) -> CRSIE_R {
        CRSIE_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - DACIE
    #[inline(always)]
    pub fn dacie(&self) -> DACIE_R {
        DACIE_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - OPAMPIE
    #[inline(always)]
    pub fn opampie(&self) -> OPAMPIE_R {
        OPAMPIE_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - LPTIM1IE
    #[inline(always)]
    pub fn lptim1ie(&self) -> LPTIM1IE_R {
        LPTIM1IE_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - LPUART1IE
    #[inline(always)]
    pub fn lpuart1ie(&self) -> LPUART1IE_R {
        LPUART1IE_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - I2C4IE
    #[inline(always)]
    pub fn i2c4ie(&self) -> I2C4IE_R {
        I2C4IE_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - LPTIM2IE
    #[inline(always)]
    pub fn lptim2ie(&self) -> LPTIM2IE_R {
        LPTIM2IE_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - LPTIM3IE
    #[inline(always)]
    pub fn lptim3ie(&self) -> LPTIM3IE_R {
        LPTIM3IE_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - FDCAN1IE
    #[inline(always)]
    pub fn fdcan1ie(&self) -> FDCAN1IE_R {
        FDCAN1IE_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - USBFSIE
    #[inline(always)]
    pub fn usbfsie(&self) -> USBFSIE_R {
        USBFSIE_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - UCPD1IE
    #[inline(always)]
    pub fn ucpd1ie(&self) -> UCPD1IE_R {
        UCPD1IE_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - VREFBUFIE
    #[inline(always)]
    pub fn vrefbufie(&self) -> VREFBUFIE_R {
        VREFBUFIE_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - COMPIE
    #[inline(always)]
    pub fn compie(&self) -> COMPIE_R {
        COMPIE_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - TIM1IE
    #[inline(always)]
    pub fn tim1ie(&self) -> TIM1IE_R {
        TIM1IE_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - SPI1IE
    #[inline(always)]
    pub fn spi1ie(&self) -> SPI1IE_R {
        SPI1IE_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("IER1")
            .field("tim2ie", &self.tim2ie())
            .field("tim3ie", &self.tim3ie())
            .field("tim4ie", &self.tim4ie())
            .field("tim5ie", &self.tim5ie())
            .field("tim6ie", &self.tim6ie())
            .field("tim7ie", &self.tim7ie())
            .field("wwdgie", &self.wwdgie())
            .field("iwdgie", &self.iwdgie())
            .field("spi2ie", &self.spi2ie())
            .field("spi3ie", &self.spi3ie())
            .field("usart2ie", &self.usart2ie())
            .field("usart3ie", &self.usart3ie())
            .field("uart4ie", &self.uart4ie())
            .field("uart5ie", &self.uart5ie())
            .field("i2c1ie", &self.i2c1ie())
            .field("i2c2ie", &self.i2c2ie())
            .field("i2c3ie", &self.i2c3ie())
            .field("crsie", &self.crsie())
            .field("dacie", &self.dacie())
            .field("opampie", &self.opampie())
            .field("lptim1ie", &self.lptim1ie())
            .field("lpuart1ie", &self.lpuart1ie())
            .field("i2c4ie", &self.i2c4ie())
            .field("lptim2ie", &self.lptim2ie())
            .field("lptim3ie", &self.lptim3ie())
            .field("fdcan1ie", &self.fdcan1ie())
            .field("usbfsie", &self.usbfsie())
            .field("ucpd1ie", &self.ucpd1ie())
            .field("vrefbufie", &self.vrefbufie())
            .field("compie", &self.compie())
            .field("tim1ie", &self.tim1ie())
            .field("spi1ie", &self.spi1ie())
            .finish()
    }
}
impl W {
    ///Bit 0 - TIM2IE
    #[inline(always)]
    pub fn tim2ie(&mut self) -> TIM2IE_W<'_, IER1rs> {
        TIM2IE_W::new(self, 0)
    }
    ///Bit 1 - TIM3IE
    #[inline(always)]
    pub fn tim3ie(&mut self) -> TIM3IE_W<'_, IER1rs> {
        TIM3IE_W::new(self, 1)
    }
    ///Bit 2 - TIM4IE
    #[inline(always)]
    pub fn tim4ie(&mut self) -> TIM4IE_W<'_, IER1rs> {
        TIM4IE_W::new(self, 2)
    }
    ///Bit 3 - TIM5IE
    #[inline(always)]
    pub fn tim5ie(&mut self) -> TIM5IE_W<'_, IER1rs> {
        TIM5IE_W::new(self, 3)
    }
    ///Bit 4 - TIM6IE
    #[inline(always)]
    pub fn tim6ie(&mut self) -> TIM6IE_W<'_, IER1rs> {
        TIM6IE_W::new(self, 4)
    }
    ///Bit 5 - TIM7IE
    #[inline(always)]
    pub fn tim7ie(&mut self) -> TIM7IE_W<'_, IER1rs> {
        TIM7IE_W::new(self, 5)
    }
    ///Bit 6 - WWDGIE
    #[inline(always)]
    pub fn wwdgie(&mut self) -> WWDGIE_W<'_, IER1rs> {
        WWDGIE_W::new(self, 6)
    }
    ///Bit 7 - IWDGIE
    #[inline(always)]
    pub fn iwdgie(&mut self) -> IWDGIE_W<'_, IER1rs> {
        IWDGIE_W::new(self, 7)
    }
    ///Bit 8 - SPI2IE
    #[inline(always)]
    pub fn spi2ie(&mut self) -> SPI2IE_W<'_, IER1rs> {
        SPI2IE_W::new(self, 8)
    }
    ///Bit 9 - SPI3IE
    #[inline(always)]
    pub fn spi3ie(&mut self) -> SPI3IE_W<'_, IER1rs> {
        SPI3IE_W::new(self, 9)
    }
    ///Bit 10 - USART2IE
    #[inline(always)]
    pub fn usart2ie(&mut self) -> USART2IE_W<'_, IER1rs> {
        USART2IE_W::new(self, 10)
    }
    ///Bit 11 - USART3IE
    #[inline(always)]
    pub fn usart3ie(&mut self) -> USART3IE_W<'_, IER1rs> {
        USART3IE_W::new(self, 11)
    }
    ///Bit 12 - UART4IE
    #[inline(always)]
    pub fn uart4ie(&mut self) -> UART4IE_W<'_, IER1rs> {
        UART4IE_W::new(self, 12)
    }
    ///Bit 13 - UART5IE
    #[inline(always)]
    pub fn uart5ie(&mut self) -> UART5IE_W<'_, IER1rs> {
        UART5IE_W::new(self, 13)
    }
    ///Bit 14 - I2C1IE
    #[inline(always)]
    pub fn i2c1ie(&mut self) -> I2C1IE_W<'_, IER1rs> {
        I2C1IE_W::new(self, 14)
    }
    ///Bit 15 - I2C2IE
    #[inline(always)]
    pub fn i2c2ie(&mut self) -> I2C2IE_W<'_, IER1rs> {
        I2C2IE_W::new(self, 15)
    }
    ///Bit 16 - I2C3IE
    #[inline(always)]
    pub fn i2c3ie(&mut self) -> I2C3IE_W<'_, IER1rs> {
        I2C3IE_W::new(self, 16)
    }
    ///Bit 17 - CRSIE
    #[inline(always)]
    pub fn crsie(&mut self) -> CRSIE_W<'_, IER1rs> {
        CRSIE_W::new(self, 17)
    }
    ///Bit 18 - DACIE
    #[inline(always)]
    pub fn dacie(&mut self) -> DACIE_W<'_, IER1rs> {
        DACIE_W::new(self, 18)
    }
    ///Bit 19 - OPAMPIE
    #[inline(always)]
    pub fn opampie(&mut self) -> OPAMPIE_W<'_, IER1rs> {
        OPAMPIE_W::new(self, 19)
    }
    ///Bit 20 - LPTIM1IE
    #[inline(always)]
    pub fn lptim1ie(&mut self) -> LPTIM1IE_W<'_, IER1rs> {
        LPTIM1IE_W::new(self, 20)
    }
    ///Bit 21 - LPUART1IE
    #[inline(always)]
    pub fn lpuart1ie(&mut self) -> LPUART1IE_W<'_, IER1rs> {
        LPUART1IE_W::new(self, 21)
    }
    ///Bit 22 - I2C4IE
    #[inline(always)]
    pub fn i2c4ie(&mut self) -> I2C4IE_W<'_, IER1rs> {
        I2C4IE_W::new(self, 22)
    }
    ///Bit 23 - LPTIM2IE
    #[inline(always)]
    pub fn lptim2ie(&mut self) -> LPTIM2IE_W<'_, IER1rs> {
        LPTIM2IE_W::new(self, 23)
    }
    ///Bit 24 - LPTIM3IE
    #[inline(always)]
    pub fn lptim3ie(&mut self) -> LPTIM3IE_W<'_, IER1rs> {
        LPTIM3IE_W::new(self, 24)
    }
    ///Bit 25 - FDCAN1IE
    #[inline(always)]
    pub fn fdcan1ie(&mut self) -> FDCAN1IE_W<'_, IER1rs> {
        FDCAN1IE_W::new(self, 25)
    }
    ///Bit 26 - USBFSIE
    #[inline(always)]
    pub fn usbfsie(&mut self) -> USBFSIE_W<'_, IER1rs> {
        USBFSIE_W::new(self, 26)
    }
    ///Bit 27 - UCPD1IE
    #[inline(always)]
    pub fn ucpd1ie(&mut self) -> UCPD1IE_W<'_, IER1rs> {
        UCPD1IE_W::new(self, 27)
    }
    ///Bit 28 - VREFBUFIE
    #[inline(always)]
    pub fn vrefbufie(&mut self) -> VREFBUFIE_W<'_, IER1rs> {
        VREFBUFIE_W::new(self, 28)
    }
    ///Bit 29 - COMPIE
    #[inline(always)]
    pub fn compie(&mut self) -> COMPIE_W<'_, IER1rs> {
        COMPIE_W::new(self, 29)
    }
    ///Bit 30 - TIM1IE
    #[inline(always)]
    pub fn tim1ie(&mut self) -> TIM1IE_W<'_, IER1rs> {
        TIM1IE_W::new(self, 30)
    }
    ///Bit 31 - SPI1IE
    #[inline(always)]
    pub fn spi1ie(&mut self) -> SPI1IE_W<'_, IER1rs> {
        SPI1IE_W::new(self, 31)
    }
}
/**TZIC interrupt enable register 1

You can [`read`](crate::Reg::read) this register and get [`ier1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ier1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L552.html#GTZC_TZIC:IER1)*/
pub struct IER1rs;
impl crate::RegisterSpec for IER1rs {
    type Ux = u32;
}
///`read()` method returns [`ier1::R`](R) reader structure
impl crate::Readable for IER1rs {}
///`write(|w| ..)` method takes [`ier1::W`](W) writer structure
impl crate::Writable for IER1rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets IER1 to value 0
impl crate::Resettable for IER1rs {}
