19:45:33 INFO  : Registering command handlers for SDK TCF services
19:45:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\temp_xsdb_launch_script.tcl
19:45:37 INFO  : XSCT server has started successfully.
19:45:37 INFO  : Successfully done setting XSCT server connection channel  
19:45:38 INFO  : Successfully done setting SDK workspace  
19:45:38 INFO  : Processing command line option -hwspec C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper.hdf.
19:54:48 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
19:54:56 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
19:55:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
19:55:11 INFO  : 'fpga -state' command is executed.
19:55:11 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
19:55:11 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
19:55:13 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
19:55:13 INFO  : 'jtag frequency' command is executed.
19:55:13 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:55:13 INFO  : Context for 'APU' is selected.
19:55:14 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
19:55:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:55:14 INFO  : Context for 'APU' is selected.
19:55:14 INFO  : 'stop' command is executed.
19:55:21 INFO  : 'ps7_init' command is executed.
19:55:22 INFO  : 'ps7_post_config' command is executed.
19:55:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:55:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:22 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:55:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:22 INFO  : Memory regions updated for context APU
19:55:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:23 INFO  : 'con' command is executed.
19:55:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

19:55:23 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
19:57:46 INFO  : Disconnected from the channel tcfchan#1.
19:57:50 ERROR : no targets found with "jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0". available targets:
  1  APU
     2* ARM Cortex-A9 MPCore #0 (Running)
     3  ARM Cortex-A9 MPCore #1 (Suspended)
  4  xc7z010
19:58:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
19:58:42 INFO  : 'fpga -state' command is executed.
19:58:42 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
19:58:42 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
19:58:44 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
19:58:44 INFO  : 'jtag frequency' command is executed.
19:58:44 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:58:45 INFO  : Context for 'APU' is selected.
19:58:45 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
19:58:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:45 INFO  : Context for 'APU' is selected.
19:58:45 INFO  : 'stop' command is executed.
19:58:52 INFO  : 'ps7_init' command is executed.
19:58:53 INFO  : 'ps7_post_config' command is executed.
19:58:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:58:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:53 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:53 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:53 INFO  : Memory regions updated for context APU
19:58:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:54 INFO  : 'con' command is executed.
19:58:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

19:58:54 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
20:01:54 INFO  : Disconnected from the channel tcfchan#2.
20:01:55 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:01:55 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
20:02:01 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
20:02:01 INFO  : 'jtag frequency' command is executed.
20:02:01 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:02:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
20:02:04 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
20:02:04 INFO  : Context for 'APU' is selected.
20:02:06 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
20:02:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:06 INFO  : Context for 'APU' is selected.
20:02:06 INFO  : 'stop' command is executed.
20:02:14 INFO  : 'ps7_init' command is executed.
20:02:14 INFO  : 'ps7_post_config' command is executed.
20:02:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:02:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:14 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:14 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:15 INFO  : Memory regions updated for context APU
20:02:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:15 INFO  : 'con' command is executed.
20:02:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

20:02:15 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
20:17:25 INFO  : Disconnected from the channel tcfchan#3.
20:28:27 INFO  : Registering command handlers for SDK TCF services
20:28:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\temp_xsdb_launch_script.tcl
20:28:32 INFO  : XSCT server has started successfully.
20:28:33 INFO  : Successfully done setting XSCT server connection channel  
20:28:33 INFO  : Successfully done setting SDK workspace  
20:28:33 INFO  : Processing command line option -hwspec C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper.hdf.
20:28:33 INFO  : Checking for hwspec changes in the project sistema_wrapper_hw_platform_0.
20:28:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1727911659633,  Project:1727908536630
20:28:38 INFO  : The hardware specification for project 'sistema_wrapper_hw_platform_0' is different from C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper.hdf.
20:28:38 INFO  : Copied contents of C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper.hdf into \sistema_wrapper_hw_platform_0\system.hdf.
20:28:42 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:28:44 INFO  : 
20:28:45 INFO  : Updating hardware inferred compiler options for plc_2.
20:28:45 INFO  : Clearing existing target manager status.
20:29:11 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:29:11 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
20:29:24 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
20:29:24 INFO  : 'jtag frequency' command is executed.
20:29:24 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:29:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
20:29:26 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
20:29:26 INFO  : Context for 'APU' is selected.
20:29:26 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
20:29:27 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:27 INFO  : Context for 'APU' is selected.
20:29:27 INFO  : 'stop' command is executed.
20:29:33 INFO  : 'ps7_init' command is executed.
20:29:33 INFO  : 'ps7_post_config' command is executed.
20:29:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:29:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:33 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:33 INFO  : Memory regions updated for context APU
20:29:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:34 INFO  : 'con' command is executed.
20:29:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

20:29:34 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
20:32:48 INFO  : Disconnected from the channel tcfchan#1.
20:32:49 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:32:50 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
20:32:52 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
20:32:52 INFO  : 'jtag frequency' command is executed.
20:32:52 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:32:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
20:32:54 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
20:32:54 INFO  : Context for 'APU' is selected.
20:32:56 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
20:32:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:57 INFO  : Context for 'APU' is selected.
20:32:57 INFO  : 'stop' command is executed.
20:33:03 INFO  : 'ps7_init' command is executed.
20:33:03 INFO  : 'ps7_post_config' command is executed.
20:33:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:33:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:04 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:33:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:33:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:33:04 INFO  : Memory regions updated for context APU
20:33:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:04 INFO  : 'con' command is executed.
20:33:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

20:33:04 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
20:37:15 INFO  : Disconnected from the channel tcfchan#2.
20:37:16 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:37:16 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
20:37:21 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
20:37:21 INFO  : 'jtag frequency' command is executed.
20:37:21 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:37:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
20:37:23 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
20:37:23 INFO  : Context for 'APU' is selected.
20:37:23 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
20:37:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:23 INFO  : Context for 'APU' is selected.
20:37:23 INFO  : 'stop' command is executed.
20:37:30 INFO  : 'ps7_init' command is executed.
20:37:30 INFO  : 'ps7_post_config' command is executed.
20:37:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:37:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:30 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:37:30 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:31 INFO  : Memory regions updated for context APU
20:37:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:31 INFO  : 'con' command is executed.
20:37:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

20:37:31 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
20:39:03 INFO  : Disconnected from the channel tcfchan#3.
20:39:04 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:39:04 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
20:39:07 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
20:39:07 INFO  : 'jtag frequency' command is executed.
20:39:07 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:39:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
20:39:09 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
20:39:09 INFO  : Context for 'APU' is selected.
20:39:09 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
20:39:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:39:10 INFO  : Context for 'APU' is selected.
20:39:10 INFO  : 'stop' command is executed.
20:39:17 INFO  : 'ps7_init' command is executed.
20:39:17 INFO  : 'ps7_post_config' command is executed.
20:39:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:39:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:17 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:39:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:39:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:39:17 INFO  : Memory regions updated for context APU
20:39:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:18 INFO  : 'con' command is executed.
20:39:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

20:39:18 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
20:40:47 INFO  : Disconnected from the channel tcfchan#4.
20:40:48 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:40:48 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
20:40:51 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
20:40:51 INFO  : 'jtag frequency' command is executed.
20:40:51 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:40:51 INFO  : Context for 'APU' is selected.
20:40:51 INFO  : System reset is completed.
20:40:54 INFO  : 'after 3000' command is executed.
20:40:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
20:40:57 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
20:40:57 INFO  : Context for 'APU' is selected.
20:40:57 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
20:40:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:57 INFO  : Context for 'APU' is selected.
20:41:03 INFO  : 'ps7_init' command is executed.
20:41:03 INFO  : 'ps7_post_config' command is executed.
20:41:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:04 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:04 INFO  : Memory regions updated for context APU
20:41:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:04 INFO  : 'con' command is executed.
20:41:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

20:41:04 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
20:43:04 INFO  : Disconnected from the channel tcfchan#5.
20:43:05 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:43:06 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
20:43:11 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
20:43:11 INFO  : 'jtag frequency' command is executed.
20:43:11 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:43:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
20:43:13 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
20:43:13 INFO  : Context for 'APU' is selected.
20:43:13 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
20:43:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:13 INFO  : Context for 'APU' is selected.
20:43:13 INFO  : 'stop' command is executed.
20:43:20 INFO  : 'ps7_init' command is executed.
20:43:20 INFO  : 'ps7_post_config' command is executed.
20:43:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:43:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:20 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:20 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:20 INFO  : Memory regions updated for context APU
20:43:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:21 INFO  : 'con' command is executed.
20:43:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

20:43:21 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
20:44:34 INFO  : Disconnected from the channel tcfchan#6.
20:44:35 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:44:35 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
20:44:36 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
20:44:36 ERROR : port closed
20:44:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
----------------End of Script----------------

20:45:27 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:45:27 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
20:45:30 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
20:45:30 INFO  : 'jtag frequency' command is executed.
20:45:30 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:45:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
20:45:32 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
20:45:32 INFO  : Context for 'APU' is selected.
20:45:32 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
20:45:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:32 INFO  : Context for 'APU' is selected.
20:45:32 INFO  : 'stop' command is executed.
20:45:39 INFO  : 'ps7_init' command is executed.
20:45:39 INFO  : 'ps7_post_config' command is executed.
20:45:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:45:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:39 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:40 INFO  : Memory regions updated for context APU
20:45:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:40 INFO  : 'con' command is executed.
20:45:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

20:45:40 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
20:45:50 INFO  : Disconnected from the channel tcfchan#7.
20:45:51 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:45:51 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
20:45:53 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
20:45:53 ERROR : port closed
20:45:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
----------------End of Script----------------

20:46:01 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:46:01 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
20:46:03 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
20:46:03 INFO  : 'jtag frequency' command is executed.
20:46:03 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:46:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
20:46:06 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
20:46:06 INFO  : Context for 'APU' is selected.
20:46:06 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
20:46:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:06 INFO  : Context for 'APU' is selected.
20:46:06 INFO  : 'stop' command is executed.
20:46:12 INFO  : 'ps7_init' command is executed.
20:46:12 INFO  : 'ps7_post_config' command is executed.
20:46:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:46:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:12 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:46:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:13 INFO  : Memory regions updated for context APU
20:46:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:13 INFO  : 'con' command is executed.
20:46:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

20:46:13 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
20:47:25 INFO  : Disconnected from the channel tcfchan#8.
20:47:29 ERROR : no targets found with "jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0". available targets:
  1  APU
     2* ARM Cortex-A9 MPCore #0 (Running)
     3  ARM Cortex-A9 MPCore #1 (Suspended)
  4  xc7z010
20:47:56 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:48:05 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:48:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
20:48:10 INFO  : 'fpga -state' command is executed.
20:48:10 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:48:10 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
20:48:12 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
20:48:12 INFO  : 'jtag frequency' command is executed.
20:48:12 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:48:12 INFO  : Context for 'APU' is selected.
20:48:12 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
20:48:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:12 INFO  : Context for 'APU' is selected.
20:48:12 INFO  : 'stop' command is executed.
20:48:18 INFO  : 'ps7_init' command is executed.
20:48:18 INFO  : 'ps7_post_config' command is executed.
20:48:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:48:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:18 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:18 INFO  : Memory regions updated for context APU
20:48:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:19 INFO  : 'con' command is executed.
20:48:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

20:48:19 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
20:49:27 INFO  : Disconnected from the channel tcfchan#9.
20:49:28 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:49:29 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
20:49:31 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
20:49:31 INFO  : 'jtag frequency' command is executed.
20:49:31 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:49:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
20:49:33 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
20:49:33 INFO  : Context for 'APU' is selected.
20:49:33 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
20:49:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:49:33 INFO  : Context for 'APU' is selected.
20:49:33 INFO  : 'stop' command is executed.
20:49:39 INFO  : 'ps7_init' command is executed.
20:49:39 INFO  : 'ps7_post_config' command is executed.
20:49:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:49:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:39 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:49:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:49:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:49:39 INFO  : Memory regions updated for context APU
20:49:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:40 INFO  : 'con' command is executed.
20:49:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

20:49:40 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
20:52:22 INFO  : Disconnected from the channel tcfchan#10.
20:52:23 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:52:23 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
20:52:25 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
20:52:25 INFO  : 'jtag frequency' command is executed.
20:52:25 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:52:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
20:52:28 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
20:52:28 INFO  : Context for 'APU' is selected.
20:52:28 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
20:52:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:28 INFO  : Context for 'APU' is selected.
20:52:28 INFO  : 'stop' command is executed.
20:52:35 INFO  : 'ps7_init' command is executed.
20:52:35 INFO  : 'ps7_post_config' command is executed.
20:52:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:52:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:36 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:36 INFO  : Memory regions updated for context APU
20:52:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:36 INFO  : 'con' command is executed.
20:52:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

20:52:36 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
20:53:00 INFO  : Disconnected from the channel tcfchan#11.
20:53:01 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:53:01 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
20:53:02 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
20:53:02 ERROR : port closed
20:53:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
----------------End of Script----------------

20:53:14 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:53:14 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
20:53:15 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
20:53:15 INFO  : 'jtag frequency' command is executed.
20:53:15 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:53:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
20:53:17 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
20:53:18 INFO  : Context for 'APU' is selected.
20:53:18 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
20:53:18 INFO  : 'configparams force-mem-access 1' command is executed.
20:53:18 INFO  : Context for 'APU' is selected.
20:53:18 INFO  : 'stop' command is executed.
20:53:24 INFO  : 'ps7_init' command is executed.
20:53:24 INFO  : 'ps7_post_config' command is executed.
20:53:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:53:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:25 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:53:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:53:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:53:25 INFO  : Memory regions updated for context APU
20:53:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:25 INFO  : 'con' command is executed.
20:53:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

20:53:25 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
20:54:35 INFO  : Disconnected from the channel tcfchan#12.
20:54:36 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:54:36 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
20:54:37 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
20:54:37 INFO  : 'jtag frequency' command is executed.
20:54:37 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:54:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
20:54:39 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
20:54:39 INFO  : Context for 'APU' is selected.
20:54:39 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
20:54:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:40 INFO  : Context for 'APU' is selected.
20:54:40 INFO  : 'stop' command is executed.
20:54:45 INFO  : 'ps7_init' command is executed.
20:54:46 INFO  : 'ps7_post_config' command is executed.
20:54:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:54:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:46 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:46 INFO  : Memory regions updated for context APU
20:54:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:46 INFO  : 'con' command is executed.
20:54:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

20:54:46 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
20:59:32 INFO  : Disconnected from the channel tcfchan#13.
20:59:33 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:59:33 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
20:59:35 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
20:59:35 INFO  : 'jtag frequency' command is executed.
20:59:35 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:59:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
20:59:37 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
20:59:37 INFO  : Context for 'APU' is selected.
20:59:37 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
20:59:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:37 INFO  : Context for 'APU' is selected.
20:59:37 INFO  : 'stop' command is executed.
20:59:44 INFO  : 'ps7_init' command is executed.
20:59:44 INFO  : 'ps7_post_config' command is executed.
20:59:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:59:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:45 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:45 INFO  : Memory regions updated for context APU
20:59:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:45 INFO  : 'con' command is executed.
20:59:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

20:59:45 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
20:59:55 INFO  : Disconnected from the channel tcfchan#14.
20:59:56 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:59:56 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
20:59:58 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
20:59:59 INFO  : 'jtag frequency' command is executed.
20:59:59 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:59:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
21:00:01 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
21:00:01 INFO  : Context for 'APU' is selected.
21:00:01 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
21:00:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:00:01 INFO  : Context for 'APU' is selected.
21:00:01 INFO  : 'stop' command is executed.
21:00:07 INFO  : 'ps7_init' command is executed.
21:00:08 INFO  : 'ps7_post_config' command is executed.
21:00:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:00:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:08 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:00:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:00:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:00:08 INFO  : Memory regions updated for context APU
21:00:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:09 INFO  : 'con' command is executed.
21:00:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

21:00:09 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
21:01:36 INFO  : Disconnected from the channel tcfchan#15.
21:01:37 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
21:01:37 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
21:01:39 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
21:01:39 INFO  : 'jtag frequency' command is executed.
21:01:39 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:01:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
21:01:41 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
21:01:41 INFO  : Context for 'APU' is selected.
21:01:41 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
21:01:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:41 INFO  : Context for 'APU' is selected.
21:01:41 INFO  : 'stop' command is executed.
21:01:48 INFO  : 'ps7_init' command is executed.
21:01:48 INFO  : 'ps7_post_config' command is executed.
21:01:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:01:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:48 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:49 INFO  : Memory regions updated for context APU
21:01:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:49 INFO  : 'con' command is executed.
21:01:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

21:01:49 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
21:12:43 INFO  : Disconnected from the channel tcfchan#16.
21:12:44 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
21:12:45 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
21:12:46 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
21:12:46 ERROR : port closed
21:12:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
----------------End of Script----------------

21:12:52 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
21:12:52 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
21:12:53 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
21:12:53 INFO  : 'jtag frequency' command is executed.
21:12:53 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:12:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
21:12:55 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
21:12:55 INFO  : Context for 'APU' is selected.
21:12:55 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
21:12:55 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:55 INFO  : Context for 'APU' is selected.
21:12:56 INFO  : 'stop' command is executed.
21:13:02 INFO  : 'ps7_init' command is executed.
21:13:02 INFO  : 'ps7_post_config' command is executed.
21:13:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:13:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:03 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:03 INFO  : Memory regions updated for context APU
21:13:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:03 INFO  : 'con' command is executed.
21:13:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

21:13:03 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
21:40:59 INFO  : Disconnected from the channel tcfchan#17.
14:50:39 INFO  : Registering command handlers for SDK TCF services
14:50:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\temp_xsdb_launch_script.tcl
14:50:44 INFO  : XSCT server has started successfully.
14:50:45 INFO  : Successfully done setting XSCT server connection channel  
14:50:45 INFO  : Successfully done setting SDK workspace  
14:50:45 INFO  : Processing command line option -hwspec C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper.hdf.
14:50:45 INFO  : Checking for hwspec changes in the project sistema_wrapper_hw_platform_0.
14:51:07 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
14:51:07 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
14:51:10 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
14:51:10 INFO  : 'jtag frequency' command is executed.
14:51:10 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:51:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
14:51:12 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
14:51:12 INFO  : Context for 'APU' is selected.
14:51:13 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
14:51:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:13 INFO  : Context for 'APU' is selected.
14:51:13 INFO  : 'stop' command is executed.
14:51:21 INFO  : 'ps7_init' command is executed.
14:51:21 INFO  : 'ps7_post_config' command is executed.
14:51:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:51:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:22 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:22 INFO  : Memory regions updated for context APU
14:51:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:22 INFO  : 'con' command is executed.
14:51:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

14:51:22 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
14:54:15 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
14:54:26 INFO  : Disconnected from the channel tcfchan#1.
14:54:27 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
14:54:28 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
14:54:29 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
14:54:29 ERROR : port closed
14:54:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
----------------End of Script----------------

14:54:59 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
14:54:59 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
14:55:01 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
14:55:01 INFO  : 'jtag frequency' command is executed.
14:55:01 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:55:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
14:55:04 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
14:55:04 INFO  : Context for 'APU' is selected.
14:55:04 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
14:55:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:55:04 INFO  : Context for 'APU' is selected.
14:55:04 INFO  : 'stop' command is executed.
14:55:12 INFO  : 'ps7_init' command is executed.
14:55:12 INFO  : 'ps7_post_config' command is executed.
14:55:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:55:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:13 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:55:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:55:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:55:13 INFO  : Memory regions updated for context APU
14:55:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:13 INFO  : 'con' command is executed.
14:55:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

14:55:13 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
14:56:24 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
14:56:29 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
14:56:40 INFO  : Disconnected from the channel tcfchan#2.
14:56:42 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
14:56:42 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
14:56:43 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C81CA' is selected.
14:56:43 INFO  : 'jtag frequency' command is executed.
14:56:43 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA" && level==0} -index 1' command is executed.
14:56:49 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
14:56:49 INFO  : Context for 'APU' is selected.
14:56:51 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
14:56:51 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:51 INFO  : Context for 'APU' is selected.
14:56:51 INFO  : 'stop' command is executed.
14:56:59 INFO  : 'ps7_init' command is executed.
14:56:59 INFO  : 'ps7_post_config' command is executed.
14:56:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:57:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:00 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:00 INFO  : Memory regions updated for context APU
14:57:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:00 INFO  : 'con' command is executed.
14:57:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
con
----------------End of Script----------------

14:57:00 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
14:59:18 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
14:59:24 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
14:59:50 INFO  : Disconnected from the channel tcfchan#3.
14:59:51 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
14:59:51 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
14:59:53 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
14:59:53 INFO  : 'jtag frequency' command is executed.
14:59:53 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:59:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
14:59:55 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
14:59:56 INFO  : Context for 'APU' is selected.
14:59:58 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
14:59:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:58 INFO  : Context for 'APU' is selected.
14:59:58 INFO  : 'stop' command is executed.
15:00:05 INFO  : 'ps7_init' command is executed.
15:00:05 INFO  : 'ps7_post_config' command is executed.
15:00:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:00:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:06 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:06 INFO  : Memory regions updated for context APU
15:00:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:06 INFO  : 'con' command is executed.
15:00:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

15:00:06 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
15:01:09 INFO  : Disconnected from the channel tcfchan#4.
15:01:10 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
15:01:10 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
15:01:12 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
15:01:12 INFO  : 'jtag frequency' command is executed.
15:01:12 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:01:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
15:01:14 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
15:01:15 INFO  : Context for 'APU' is selected.
15:01:17 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
15:01:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:17 INFO  : Context for 'APU' is selected.
15:01:17 INFO  : 'stop' command is executed.
15:01:25 INFO  : 'ps7_init' command is executed.
15:01:25 INFO  : 'ps7_post_config' command is executed.
15:01:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:01:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:25 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:26 INFO  : Memory regions updated for context APU
15:01:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:26 INFO  : 'con' command is executed.
15:01:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

15:01:26 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
15:24:17 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
15:24:24 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
15:24:36 INFO  : Disconnected from the channel tcfchan#5.
15:24:37 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
15:24:38 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
15:24:39 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
15:24:39 INFO  : 'jtag frequency' command is executed.
15:24:39 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
15:24:42 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
15:24:42 INFO  : Context for 'APU' is selected.
15:24:44 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
15:24:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:44 INFO  : Context for 'APU' is selected.
15:24:44 INFO  : 'stop' command is executed.
15:24:52 INFO  : 'ps7_init' command is executed.
15:24:52 INFO  : 'ps7_post_config' command is executed.
15:24:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:24:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:53 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:53 INFO  : Memory regions updated for context APU
15:24:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:53 INFO  : 'con' command is executed.
15:24:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

15:24:53 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
15:27:56 INFO  : Disconnected from the channel tcfchan#6.
15:27:57 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
15:27:57 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
15:27:59 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
15:27:59 INFO  : 'jtag frequency' command is executed.
15:27:59 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:28:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
15:28:02 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
15:28:02 INFO  : Context for 'APU' is selected.
15:28:04 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
15:28:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:04 INFO  : Context for 'APU' is selected.
15:28:04 INFO  : 'stop' command is executed.
15:28:12 INFO  : 'ps7_init' command is executed.
15:28:12 INFO  : 'ps7_post_config' command is executed.
15:28:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:28:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:13 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:13 INFO  : Memory regions updated for context APU
15:28:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:13 INFO  : 'con' command is executed.
15:28:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

15:28:13 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
15:30:26 INFO  : Disconnected from the channel tcfchan#7.
15:30:27 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
15:30:27 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
15:30:34 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
15:30:34 INFO  : 'jtag frequency' command is executed.
15:30:34 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:30:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
15:30:37 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
15:30:37 INFO  : Context for 'APU' is selected.
15:30:39 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
15:30:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:39 INFO  : Context for 'APU' is selected.
15:30:39 INFO  : 'stop' command is executed.
15:30:47 INFO  : 'ps7_init' command is executed.
15:30:47 INFO  : 'ps7_post_config' command is executed.
15:30:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:30:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:48 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:48 INFO  : Memory regions updated for context APU
15:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:48 INFO  : 'con' command is executed.
15:30:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

15:30:48 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
16:06:31 INFO  : Disconnected from the channel tcfchan#8.
16:06:32 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
16:06:33 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
16:06:34 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
16:06:34 INFO  : 'jtag frequency' command is executed.
16:06:34 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:06:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
16:06:37 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
16:06:37 INFO  : Context for 'APU' is selected.
16:06:39 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
16:06:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:39 INFO  : Context for 'APU' is selected.
16:06:39 INFO  : 'stop' command is executed.
16:06:47 INFO  : 'ps7_init' command is executed.
16:06:47 INFO  : 'ps7_post_config' command is executed.
16:06:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:06:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:47 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:48 INFO  : Memory regions updated for context APU
16:06:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:48 INFO  : 'con' command is executed.
16:06:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

16:06:48 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
16:07:34 INFO  : Disconnected from the channel tcfchan#9.
16:07:35 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
16:07:35 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
16:07:36 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
16:07:36 INFO  : 'jtag frequency' command is executed.
16:07:36 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:07:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
16:07:39 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
16:07:39 INFO  : Context for 'APU' is selected.
16:07:41 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
16:07:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:41 INFO  : Context for 'APU' is selected.
16:07:41 INFO  : 'stop' command is executed.
16:07:49 INFO  : 'ps7_init' command is executed.
16:07:49 INFO  : 'ps7_post_config' command is executed.
16:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:49 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:50 INFO  : Memory regions updated for context APU
16:07:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:50 INFO  : 'con' command is executed.
16:07:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

16:07:50 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
16:08:59 INFO  : Disconnected from the channel tcfchan#10.
16:09:00 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
16:09:00 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
16:09:02 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
16:09:02 INFO  : 'jtag frequency' command is executed.
16:09:02 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:09:02 INFO  : Context for 'APU' is selected.
16:09:03 INFO  : System reset is completed.
16:09:06 INFO  : 'after 3000' command is executed.
16:09:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
16:09:08 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
16:09:08 INFO  : Context for 'APU' is selected.
16:09:11 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
16:09:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:11 INFO  : Context for 'APU' is selected.
16:09:18 INFO  : 'ps7_init' command is executed.
16:09:18 INFO  : 'ps7_post_config' command is executed.
16:09:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:19 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:19 INFO  : Memory regions updated for context APU
16:09:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:19 INFO  : 'con' command is executed.
16:09:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

16:09:19 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
16:09:58 INFO  : Disconnected from the channel tcfchan#11.
16:09:59 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
16:09:59 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
16:10:01 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
16:10:01 ERROR : port closed
16:10:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
----------------End of Script----------------

16:10:19 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
16:10:20 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
16:10:21 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
16:10:21 INFO  : 'jtag frequency' command is executed.
16:10:21 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:10:22 INFO  : Context for 'APU' is selected.
16:10:22 INFO  : System reset is completed.
16:10:25 INFO  : 'after 3000' command is executed.
16:10:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
16:10:27 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
16:10:27 INFO  : Context for 'APU' is selected.
16:10:27 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
16:10:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:28 INFO  : Context for 'APU' is selected.
16:10:36 INFO  : 'ps7_init' command is executed.
16:10:36 INFO  : 'ps7_post_config' command is executed.
16:10:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:37 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:37 INFO  : Memory regions updated for context APU
16:10:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:37 INFO  : 'con' command is executed.
16:10:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

16:10:37 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
16:11:54 INFO  : Disconnected from the channel tcfchan#12.
16:11:55 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
16:11:55 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
16:11:57 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
16:11:57 ERROR : port closed
16:11:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
----------------End of Script----------------

16:12:14 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
16:12:14 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
16:12:16 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
16:12:16 INFO  : 'jtag frequency' command is executed.
16:12:16 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:12:16 INFO  : Context for 'APU' is selected.
16:12:16 INFO  : System reset is completed.
16:12:19 INFO  : 'after 3000' command is executed.
16:12:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
16:12:22 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
16:12:22 INFO  : Context for 'APU' is selected.
16:12:22 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
16:12:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:22 INFO  : Context for 'APU' is selected.
16:12:30 INFO  : 'ps7_init' command is executed.
16:12:30 INFO  : 'ps7_post_config' command is executed.
16:12:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:30 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:30 INFO  : Memory regions updated for context APU
16:12:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:31 INFO  : 'con' command is executed.
16:12:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

16:12:31 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
16:13:25 INFO  : Disconnected from the channel tcfchan#13.
16:13:26 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
16:13:26 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
16:13:28 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
16:13:28 INFO  : 'jtag frequency' command is executed.
16:13:28 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:13:28 INFO  : Context for 'APU' is selected.
16:13:29 INFO  : System reset is completed.
16:13:32 INFO  : 'after 3000' command is executed.
16:13:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
16:13:34 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
16:13:34 INFO  : Context for 'APU' is selected.
16:13:36 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
16:13:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:36 INFO  : Context for 'APU' is selected.
16:13:44 INFO  : 'ps7_init' command is executed.
16:13:44 INFO  : 'ps7_post_config' command is executed.
16:13:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:44 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:45 INFO  : Memory regions updated for context APU
16:13:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:45 INFO  : 'con' command is executed.
16:13:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

16:13:45 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
16:21:16 INFO  : Disconnected from the channel tcfchan#14.
16:21:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
16:21:18 INFO  : 'fpga -state' command is executed.
16:21:18 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
16:21:18 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
16:21:20 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
16:21:20 INFO  : 'jtag frequency' command is executed.
16:21:20 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:21:20 INFO  : Context for 'APU' is selected.
16:21:22 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
16:21:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:22 INFO  : Context for 'APU' is selected.
16:21:22 INFO  : 'stop' command is executed.
16:21:30 INFO  : 'ps7_init' command is executed.
16:21:30 INFO  : 'ps7_post_config' command is executed.
16:21:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:21:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:31 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:31 INFO  : Memory regions updated for context APU
16:21:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:31 INFO  : 'con' command is executed.
16:21:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

16:21:31 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
16:23:00 INFO  : Disconnected from the channel tcfchan#15.
16:23:04 ERROR : no targets found with "jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0". available targets:
  1  APU
     2  ARM Cortex-A9 MPCore #0 (Running)
     3  ARM Cortex-A9 MPCore #1 (Suspended)
  4  xc7z010
  5  APU
     6* ARM Cortex-A9 MPCore #0 (Running)
     7  ARM Cortex-A9 MPCore #1 (Suspended)
  8  xc7z010
16:23:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
16:23:20 INFO  : 'fpga -state' command is executed.
16:23:20 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
16:23:20 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
16:23:22 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
16:23:22 INFO  : 'jtag frequency' command is executed.
16:23:22 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:23:22 INFO  : Context for 'APU' is selected.
16:23:22 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
16:23:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:22 INFO  : Context for 'APU' is selected.
16:23:22 INFO  : 'stop' command is executed.
16:23:30 INFO  : 'ps7_init' command is executed.
16:23:30 INFO  : 'ps7_post_config' command is executed.
16:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:31 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:31 INFO  : Memory regions updated for context APU
16:23:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:31 INFO  : 'con' command is executed.
16:23:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

16:23:31 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
16:25:26 INFO  : Disconnected from the channel tcfchan#16.
16:25:30 ERROR : no targets found with "jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0". available targets:
  1  APU
     2  ARM Cortex-A9 MPCore #0 (Running)
     3  ARM Cortex-A9 MPCore #1 (Suspended)
  4  xc7z010
  5  APU
     6* ARM Cortex-A9 MPCore #0 (Running)
     7  ARM Cortex-A9 MPCore #1 (Suspended)
  8  xc7z010
16:25:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
16:25:36 INFO  : 'fpga -state' command is executed.
16:25:36 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
16:25:36 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
16:25:38 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
16:25:38 INFO  : 'jtag frequency' command is executed.
16:25:38 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:25:38 INFO  : Context for 'APU' is selected.
16:25:40 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
16:25:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:40 INFO  : Context for 'APU' is selected.
16:25:40 INFO  : 'stop' command is executed.
16:25:48 INFO  : 'ps7_init' command is executed.
16:25:48 INFO  : 'ps7_post_config' command is executed.
16:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:48 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:49 INFO  : Memory regions updated for context APU
16:25:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:49 INFO  : 'con' command is executed.
16:25:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

16:25:49 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
16:26:51 INFO  : Disconnected from the channel tcfchan#17.
16:26:55 ERROR : no targets found with "jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0". available targets:
  1  APU
     2  ARM Cortex-A9 MPCore #0 (Running)
     3  ARM Cortex-A9 MPCore #1 (Suspended)
  4  xc7z010
  5  APU
     6* ARM Cortex-A9 MPCore #0 (Running)
     7  ARM Cortex-A9 MPCore #1 (Suspended)
  8  xc7z010
16:27:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
16:27:19 INFO  : 'fpga -state' command is executed.
16:27:19 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
16:27:19 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
16:27:23 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
16:27:23 INFO  : 'jtag frequency' command is executed.
16:27:23 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:27:23 INFO  : Context for 'APU' is selected.
16:27:25 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
16:27:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:25 INFO  : Context for 'APU' is selected.
16:27:25 INFO  : 'stop' command is executed.
16:27:33 INFO  : 'ps7_init' command is executed.
16:27:33 INFO  : 'ps7_post_config' command is executed.
16:27:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:27:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:34 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:34 INFO  : Memory regions updated for context APU
16:27:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:34 INFO  : 'con' command is executed.
16:27:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

16:27:34 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
19:58:21 INFO  : Disconnected from the channel tcfchan#18.
19:59:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
19:59:12 INFO  : 'fpga -state' command is executed.
19:59:12 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
19:59:12 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
19:59:14 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
19:59:14 INFO  : 'jtag frequency' command is executed.
19:59:14 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:14 INFO  : Context for 'APU' is selected.
19:59:17 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
19:59:17 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:17 INFO  : Context for 'APU' is selected.
19:59:17 INFO  : 'stop' command is executed.
19:59:23 INFO  : 'ps7_init' command is executed.
19:59:23 INFO  : 'ps7_post_config' command is executed.
19:59:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:59:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:24 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc_2/Debug/plc_2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:24 INFO  : Memory regions updated for context APU
19:59:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:24 INFO  : 'con' command is executed.
19:59:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

19:59:24 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc_2.elf_on_local.tcl'
20:00:40 INFO  : Disconnected from the channel tcfchan#19.
