TimeQuest Timing Analyzer report for fix_engine
Thu May  2 04:45:31 2013
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 850mV 85C Model Fmax Summary
  6. Slow 850mV 85C Model Setup Summary
  7. Slow 850mV 85C Model Hold Summary
  8. Slow 850mV 85C Model Recovery Summary
  9. Slow 850mV 85C Model Removal Summary
 10. Slow 850mV 85C Model Minimum Pulse Width Summary
 11. Setup Times
 12. Hold Times
 13. Clock to Output Times
 14. Minimum Clock to Output Times
 15. Slow 850mV 85C Model Metastability Report
 16. Slow 850mV 0C Model Fmax Summary
 17. Slow 850mV 0C Model Setup Summary
 18. Slow 850mV 0C Model Hold Summary
 19. Slow 850mV 0C Model Recovery Summary
 20. Slow 850mV 0C Model Removal Summary
 21. Slow 850mV 0C Model Minimum Pulse Width Summary
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Slow 850mV 0C Model Metastability Report
 27. Fast 850mV 85C Model Setup Summary
 28. Fast 850mV 85C Model Hold Summary
 29. Fast 850mV 85C Model Recovery Summary
 30. Fast 850mV 85C Model Removal Summary
 31. Fast 850mV 85C Model Minimum Pulse Width Summary
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Fast 850mV 85C Model Metastability Report
 37. Fast 850mV 0C Model Setup Summary
 38. Fast 850mV 0C Model Hold Summary
 39. Fast 850mV 0C Model Recovery Summary
 40. Fast 850mV 0C Model Removal Summary
 41. Fast 850mV 0C Model Minimum Pulse Width Summary
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 850mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 900mv 0c Model)
 55. Signal Integrity Metrics (Slow 900mv 85c Model)
 56. Signal Integrity Metrics (Fast 900mv 0c Model)
 57. Signal Integrity Metrics (Fast 900mv 85c Model)
 58. Setup Transfers
 59. Hold Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths
 63. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; fix_engine                                        ;
; Device Family      ; Stratix V                                         ;
; Device Name        ; 5SGXMA5K2F40C3                                    ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.19        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   1.7%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------+
; Clock Name                                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                ;
+----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------+
; clk                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                ;
; create_message:create_messege_module|start_chksm_o ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { create_message:create_messege_module|start_chksm_o } ;
; fifo_full_i                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { fifo_full_i }                                        ;
+----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------+


+--------------------------------------------------+
; Slow 850mV 85C Model Fmax Summary                ;
+-----------+-----------------+-------------+------+
; Fmax      ; Restricted Fmax ; Clock Name  ; Note ;
+-----------+-----------------+-------------+------+
; 129.6 MHz ; 129.6 MHz       ; fifo_full_i ;      ;
; 426.8 MHz ; 426.8 MHz       ; clk         ;      ;
+-----------+-----------------+-------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 850mV 85C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; create_message:create_messege_module|start_chksm_o ; -6.583 ; -71.666       ;
; fifo_full_i                                        ; -5.383 ; -1551.426     ;
; clk                                                ; -1.343 ; -457.057      ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 850mV 85C Model Hold Summary                                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; clk                                                ; -2.166 ; -158.964      ;
; fifo_full_i                                        ; -1.225 ; -48.396       ;
; create_message:create_messege_module|start_chksm_o ; 2.459  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 850mV 85C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 850mV 85C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Slow 850mV 85C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; fifo_full_i                                        ; -0.840 ; -480.385      ;
; clk                                                ; -0.538 ; -633.849      ;
; create_message:create_messege_module|start_chksm_o ; 0.428  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Setup Times                                                                              ;
+---------------------------+-------------+--------+--------+------------+-----------------+
; Data Port                 ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------------+-------------+--------+--------+------------+-----------------+
; connect_i                 ; clk         ; 1.273  ; 1.843  ; Rise       ; clk             ;
; connect_to_host_i[*]      ; clk         ; -0.265 ; 0.037  ; Rise       ; clk             ;
;  connect_to_host_i[0]     ; clk         ; -0.342 ; -0.095 ; Rise       ; clk             ;
;  connect_to_host_i[1]     ; clk         ; -0.265 ; 0.037  ; Rise       ; clk             ;
; connected_host_addr_i[*]  ; clk         ; -0.703 ; -0.429 ; Rise       ; clk             ;
;  connected_host_addr_i[0] ; clk         ; -0.737 ; -0.500 ; Rise       ; clk             ;
;  connected_host_addr_i[1] ; clk         ; -0.703 ; -0.429 ; Rise       ; clk             ;
; connected_i               ; clk         ; 3.420  ; 4.429  ; Rise       ; clk             ;
; fifo_full_i               ; clk         ; 0.040  ; 0.418  ; Rise       ; clk             ;
; rst                       ; clk         ; 4.593  ; 5.962  ; Rise       ; clk             ;
; fifo_full_i               ; fifo_full_i ; 3.489  ; 3.828  ; Rise       ; fifo_full_i     ;
; rst                       ; fifo_full_i ; 4.345  ; 4.773  ; Rise       ; fifo_full_i     ;
; fifo_full_i               ; fifo_full_i ; 0.590  ; 0.889  ; Fall       ; fifo_full_i     ;
+---------------------------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+---------------------------+-------------+--------+--------+------------+-----------------+
; Data Port                 ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------------+-------------+--------+--------+------------+-----------------+
; connect_i                 ; clk         ; -0.425 ; -0.918 ; Rise       ; clk             ;
; connect_to_host_i[*]      ; clk         ; 0.977  ; 0.777  ; Rise       ; clk             ;
;  connect_to_host_i[0]     ; clk         ; 0.977  ; 0.777  ; Rise       ; clk             ;
;  connect_to_host_i[1]     ; clk         ; 0.894  ; 0.619  ; Rise       ; clk             ;
; connected_host_addr_i[*]  ; clk         ; 1.298  ; 1.095  ; Rise       ; clk             ;
;  connected_host_addr_i[0] ; clk         ; 1.298  ; 1.095  ; Rise       ; clk             ;
;  connected_host_addr_i[1] ; clk         ; 1.270  ; 1.027  ; Rise       ; clk             ;
; connected_i               ; clk         ; 0.853  ; 0.630  ; Rise       ; clk             ;
; fifo_full_i               ; clk         ; 1.330  ; 1.065  ; Rise       ; clk             ;
; rst                       ; clk         ; 1.367  ; 1.183  ; Rise       ; clk             ;
; fifo_full_i               ; fifo_full_i ; 0.565  ; 0.311  ; Rise       ; fifo_full_i     ;
; rst                       ; fifo_full_i ; 0.593  ; 0.351  ; Rise       ; fifo_full_i     ;
; fifo_full_i               ; fifo_full_i ; 0.624  ; 0.349  ; Fall       ; fifo_full_i     ;
+---------------------------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+---------------+-------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+-------------+--------+--------+------------+-----------------+
; fifo_write_o  ; clk         ; 11.404 ; 11.933 ; Rise       ; clk             ;
; fifo_write_o  ; fifo_full_i ; 9.457  ; 9.503  ; Rise       ; fifo_full_i     ;
; message_o[*]  ; fifo_full_i ; 21.119 ; 22.130 ; Rise       ; fifo_full_i     ;
;  message_o[0] ; fifo_full_i ; 6.873  ; 7.065  ; Rise       ; fifo_full_i     ;
;  message_o[1] ; fifo_full_i ; 7.539  ; 7.872  ; Rise       ; fifo_full_i     ;
;  message_o[2] ; fifo_full_i ; 21.119 ; 22.130 ; Rise       ; fifo_full_i     ;
;  message_o[3] ; fifo_full_i ; 8.160  ; 8.546  ; Rise       ; fifo_full_i     ;
;  message_o[4] ; fifo_full_i ; 7.594  ; 7.918  ; Rise       ; fifo_full_i     ;
;  message_o[5] ; fifo_full_i ; 7.774  ; 8.215  ; Rise       ; fifo_full_i     ;
;  message_o[6] ; fifo_full_i ; 7.698  ; 8.032  ; Rise       ; fifo_full_i     ;
;  message_o[7] ; fifo_full_i ; 12.805 ; 13.825 ; Rise       ; fifo_full_i     ;
; fifo_write_o  ; fifo_full_i ; 9.457  ; 9.503  ; Fall       ; fifo_full_i     ;
+---------------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+---------------+-------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+-------------+--------+--------+------------+-----------------+
; fifo_write_o  ; clk         ; 9.367  ; 9.575  ; Rise       ; clk             ;
; fifo_write_o  ; fifo_full_i ; 8.583  ; 8.495  ; Rise       ; fifo_full_i     ;
; message_o[*]  ; fifo_full_i ; 6.418  ; 6.579  ; Rise       ; fifo_full_i     ;
;  message_o[0] ; fifo_full_i ; 6.418  ; 6.579  ; Rise       ; fifo_full_i     ;
;  message_o[1] ; fifo_full_i ; 7.009  ; 7.256  ; Rise       ; fifo_full_i     ;
;  message_o[2] ; fifo_full_i ; 17.891 ; 17.989 ; Rise       ; fifo_full_i     ;
;  message_o[3] ; fifo_full_i ; 7.569  ; 7.828  ; Rise       ; fifo_full_i     ;
;  message_o[4] ; fifo_full_i ; 7.055  ; 7.299  ; Rise       ; fifo_full_i     ;
;  message_o[5] ; fifo_full_i ; 7.230  ; 7.536  ; Rise       ; fifo_full_i     ;
;  message_o[6] ; fifo_full_i ; 7.121  ; 7.369  ; Rise       ; fifo_full_i     ;
;  message_o[7] ; fifo_full_i ; 11.583 ; 12.430 ; Rise       ; fifo_full_i     ;
; fifo_write_o  ; fifo_full_i ; 8.583  ; 8.495  ; Fall       ; fifo_full_i     ;
+---------------+-------------+--------+--------+------------+-----------------+


---------------------------------------------
; Slow 850mV 85C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------+
; Slow 850mV 0C Model Fmax Summary                  ;
+------------+-----------------+-------------+------+
; Fmax       ; Restricted Fmax ; Clock Name  ; Note ;
+------------+-----------------+-------------+------+
; 138.43 MHz ; 138.43 MHz      ; fifo_full_i ;      ;
; 417.36 MHz ; 417.36 MHz      ; clk         ;      ;
+------------+-----------------+-------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 850mV 0C Model Setup Summary                                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; create_message:create_messege_module|start_chksm_o ; -6.643 ; -72.909       ;
; fifo_full_i                                        ; -5.496 ; -1440.380     ;
; clk                                                ; -1.396 ; -456.888      ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 850mV 0C Model Hold Summary                                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; clk                                                ; -2.150 ; -155.807      ;
; fifo_full_i                                        ; -1.382 ; -52.837       ;
; create_message:create_messege_module|start_chksm_o ; 2.619  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


----------------------------------------
; Slow 850mV 0C Model Recovery Summary ;
----------------------------------------
No paths to report.


---------------------------------------
; Slow 850mV 0C Model Removal Summary ;
---------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Slow 850mV 0C Model Minimum Pulse Width Summary                             ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; fifo_full_i                                        ; -0.716 ; -529.213      ;
; clk                                                ; -0.538 ; -730.577      ;
; create_message:create_messege_module|start_chksm_o ; 0.393  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Setup Times                                                                              ;
+---------------------------+-------------+--------+--------+------------+-----------------+
; Data Port                 ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------------+-------------+--------+--------+------------+-----------------+
; connect_i                 ; clk         ; 1.275  ; 1.750  ; Rise       ; clk             ;
; connect_to_host_i[*]      ; clk         ; -0.287 ; -0.138 ; Rise       ; clk             ;
;  connect_to_host_i[0]     ; clk         ; -0.328 ; -0.209 ; Rise       ; clk             ;
;  connect_to_host_i[1]     ; clk         ; -0.287 ; -0.138 ; Rise       ; clk             ;
; connected_host_addr_i[*]  ; clk         ; -0.647 ; -0.526 ; Rise       ; clk             ;
;  connected_host_addr_i[0] ; clk         ; -0.671 ; -0.582 ; Rise       ; clk             ;
;  connected_host_addr_i[1] ; clk         ; -0.647 ; -0.526 ; Rise       ; clk             ;
; connected_i               ; clk         ; 3.181  ; 3.988  ; Rise       ; clk             ;
; fifo_full_i               ; clk         ; 0.051  ; 0.278  ; Rise       ; clk             ;
; rst                       ; clk         ; 4.271  ; 5.439  ; Rise       ; clk             ;
; fifo_full_i               ; fifo_full_i ; 3.365  ; 3.582  ; Rise       ; fifo_full_i     ;
; rst                       ; fifo_full_i ; 4.046  ; 4.383  ; Rise       ; fifo_full_i     ;
; fifo_full_i               ; fifo_full_i ; 0.705  ; 0.858  ; Fall       ; fifo_full_i     ;
+---------------------------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+---------------------------+-------------+--------+--------+------------+-----------------+
; Data Port                 ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------------+-------------+--------+--------+------------+-----------------+
; connect_i                 ; clk         ; -0.618 ; -1.021 ; Rise       ; clk             ;
; connect_to_host_i[*]      ; clk         ; 0.801  ; 0.722  ; Rise       ; clk             ;
;  connect_to_host_i[0]     ; clk         ; 0.801  ; 0.722  ; Rise       ; clk             ;
;  connect_to_host_i[1]     ; clk         ; 0.751  ; 0.619  ; Rise       ; clk             ;
; connected_host_addr_i[*]  ; clk         ; 1.083  ; 1.019  ; Rise       ; clk             ;
;  connected_host_addr_i[0] ; clk         ; 1.083  ; 1.019  ; Rise       ; clk             ;
;  connected_host_addr_i[1] ; clk         ; 1.064  ; 0.965  ; Rise       ; clk             ;
; connected_i               ; clk         ; 0.662  ; 0.561  ; Rise       ; clk             ;
; fifo_full_i               ; clk         ; 1.156  ; 1.030  ; Rise       ; clk             ;
; rst                       ; clk         ; 1.183  ; 1.135  ; Rise       ; clk             ;
; fifo_full_i               ; fifo_full_i ; 0.570  ; 0.454  ; Rise       ; fifo_full_i     ;
; rst                       ; fifo_full_i ; 0.593  ; 0.497  ; Rise       ; fifo_full_i     ;
; fifo_full_i               ; fifo_full_i ; 0.451  ; 0.305  ; Fall       ; fifo_full_i     ;
+---------------------------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+---------------+-------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+-------------+--------+--------+------------+-----------------+
; fifo_write_o  ; clk         ; 11.035 ; 11.564 ; Rise       ; clk             ;
; fifo_write_o  ; fifo_full_i ; 9.205  ; 9.404  ; Rise       ; fifo_full_i     ;
; message_o[*]  ; fifo_full_i ; 19.984 ; 21.405 ; Rise       ; fifo_full_i     ;
;  message_o[0] ; fifo_full_i ; 6.962  ; 7.127  ; Rise       ; fifo_full_i     ;
;  message_o[1] ; fifo_full_i ; 7.573  ; 7.880  ; Rise       ; fifo_full_i     ;
;  message_o[2] ; fifo_full_i ; 19.984 ; 21.405 ; Rise       ; fifo_full_i     ;
;  message_o[3] ; fifo_full_i ; 8.168  ; 8.504  ; Rise       ; fifo_full_i     ;
;  message_o[4] ; fifo_full_i ; 7.621  ; 7.899  ; Rise       ; fifo_full_i     ;
;  message_o[5] ; fifo_full_i ; 7.809  ; 8.196  ; Rise       ; fifo_full_i     ;
;  message_o[6] ; fifo_full_i ; 7.735  ; 8.030  ; Rise       ; fifo_full_i     ;
;  message_o[7] ; fifo_full_i ; 12.483 ; 13.457 ; Rise       ; fifo_full_i     ;
; fifo_write_o  ; fifo_full_i ; 9.205  ; 9.404  ; Fall       ; fifo_full_i     ;
+---------------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+---------------+-------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+-------------+--------+--------+------------+-----------------+
; fifo_write_o  ; clk         ; 9.338  ; 9.560  ; Rise       ; clk             ;
; fifo_write_o  ; fifo_full_i ; 8.419  ; 8.492  ; Rise       ; fifo_full_i     ;
; message_o[*]  ; fifo_full_i ; 6.548  ; 6.687  ; Rise       ; fifo_full_i     ;
;  message_o[0] ; fifo_full_i ; 6.548  ; 6.687  ; Rise       ; fifo_full_i     ;
;  message_o[1] ; fifo_full_i ; 7.098  ; 7.329  ; Rise       ; fifo_full_i     ;
;  message_o[2] ; fifo_full_i ; 17.187 ; 17.659 ; Rise       ; fifo_full_i     ;
;  message_o[3] ; fifo_full_i ; 7.644  ; 7.865  ; Rise       ; fifo_full_i     ;
;  message_o[4] ; fifo_full_i ; 7.141  ; 7.346  ; Rise       ; fifo_full_i     ;
;  message_o[5] ; fifo_full_i ; 7.325  ; 7.591  ; Rise       ; fifo_full_i     ;
;  message_o[6] ; fifo_full_i ; 7.212  ; 7.431  ; Rise       ; fifo_full_i     ;
;  message_o[7] ; fifo_full_i ; 11.426 ; 12.246 ; Rise       ; fifo_full_i     ;
; fifo_write_o  ; fifo_full_i ; 8.419  ; 8.492  ; Fall       ; fifo_full_i     ;
+---------------+-------------+--------+--------+------------+-----------------+


--------------------------------------------
; Slow 850mV 0C Model Metastability Report ;
--------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 850mV 85C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; create_message:create_messege_module|start_chksm_o ; -3.629 ; -39.624       ;
; fifo_full_i                                        ; -3.205 ; -908.839      ;
; clk                                                ; -0.445 ; -39.471       ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 850mV 85C Model Hold Summary                                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; clk                                                ; -1.455 ; -116.007      ;
; fifo_full_i                                        ; -0.467 ; -13.959       ;
; create_message:create_messege_module|start_chksm_o ; 1.634  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 850mV 85C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 850mV 85C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Fast 850mV 85C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; fifo_full_i                                        ; -0.662 ; -361.001      ;
; clk                                                ; -0.428 ; -360.469      ;
; create_message:create_messege_module|start_chksm_o ; 0.470  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Setup Times                                                                              ;
+---------------------------+-------------+--------+--------+------------+-----------------+
; Data Port                 ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------------+-------------+--------+--------+------------+-----------------+
; connect_i                 ; clk         ; 0.499  ; 1.314  ; Rise       ; clk             ;
; connect_to_host_i[*]      ; clk         ; -0.428 ; 0.158  ; Rise       ; clk             ;
;  connect_to_host_i[0]     ; clk         ; -0.544 ; -0.005 ; Rise       ; clk             ;
;  connect_to_host_i[1]     ; clk         ; -0.428 ; 0.158  ; Rise       ; clk             ;
; connected_host_addr_i[*]  ; clk         ; -0.778 ; -0.215 ; Rise       ; clk             ;
;  connected_host_addr_i[0] ; clk         ; -0.835 ; -0.298 ; Rise       ; clk             ;
;  connected_host_addr_i[1] ; clk         ; -0.778 ; -0.215 ; Rise       ; clk             ;
; connected_i               ; clk         ; 2.107  ; 2.906  ; Rise       ; clk             ;
; fifo_full_i               ; clk         ; -0.278 ; 0.345  ; Rise       ; clk             ;
; rst                       ; clk         ; 3.040  ; 3.879  ; Rise       ; clk             ;
; fifo_full_i               ; fifo_full_i ; 2.129  ; 2.646  ; Rise       ; fifo_full_i     ;
; rst                       ; fifo_full_i ; 2.822  ; 3.400  ; Rise       ; fifo_full_i     ;
; fifo_full_i               ; fifo_full_i ; -0.089 ; 0.497  ; Fall       ; fifo_full_i     ;
+---------------------------+-------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Hold Times                                                                              ;
+---------------------------+-------------+-------+--------+------------+-----------------+
; Data Port                 ; Clock Port  ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------------+-------------+-------+--------+------------+-----------------+
; connect_i                 ; clk         ; 0.008 ; -0.747 ; Rise       ; clk             ;
; connect_to_host_i[*]      ; clk         ; 0.880 ; 0.361  ; Rise       ; clk             ;
;  connect_to_host_i[0]     ; clk         ; 0.880 ; 0.361  ; Rise       ; clk             ;
;  connect_to_host_i[1]     ; clk         ; 0.801 ; 0.241  ; Rise       ; clk             ;
; connected_host_addr_i[*]  ; clk         ; 1.149 ; 0.630  ; Rise       ; clk             ;
;  connected_host_addr_i[0] ; clk         ; 1.149 ; 0.630  ; Rise       ; clk             ;
;  connected_host_addr_i[1] ; clk         ; 1.104 ; 0.563  ; Rise       ; clk             ;
; connected_i               ; clk         ; 0.871 ; 0.310  ; Rise       ; clk             ;
; fifo_full_i               ; clk         ; 1.105 ; 0.543  ; Rise       ; clk             ;
; rst                       ; clk         ; 1.152 ; 0.652  ; Rise       ; clk             ;
; fifo_full_i               ; fifo_full_i ; 0.252 ; -0.296 ; Rise       ; fifo_full_i     ;
; rst                       ; fifo_full_i ; 0.325 ; -0.204 ; Rise       ; fifo_full_i     ;
; fifo_full_i               ; fifo_full_i ; 0.831 ; 0.257  ; Fall       ; fifo_full_i     ;
+---------------------------+-------------+-------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+---------------+-------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+-------------+--------+--------+------------+-----------------+
; fifo_write_o  ; clk         ; 7.470  ; 7.726  ; Rise       ; clk             ;
; fifo_write_o  ; fifo_full_i ; 6.303  ; 5.912  ; Rise       ; fifo_full_i     ;
; message_o[*]  ; fifo_full_i ; 14.577 ; 14.286 ; Rise       ; fifo_full_i     ;
;  message_o[0] ; fifo_full_i ; 4.208  ; 4.336  ; Rise       ; fifo_full_i     ;
;  message_o[1] ; fifo_full_i ; 4.685  ; 4.887  ; Rise       ; fifo_full_i     ;
;  message_o[2] ; fifo_full_i ; 14.577 ; 14.286 ; Rise       ; fifo_full_i     ;
;  message_o[3] ; fifo_full_i ; 5.024  ; 5.262  ; Rise       ; fifo_full_i     ;
;  message_o[4] ; fifo_full_i ; 4.705  ; 4.900  ; Rise       ; fifo_full_i     ;
;  message_o[5] ; fifo_full_i ; 4.834  ; 5.075  ; Rise       ; fifo_full_i     ;
;  message_o[6] ; fifo_full_i ; 4.753  ; 4.957  ; Rise       ; fifo_full_i     ;
;  message_o[7] ; fifo_full_i ; 8.069  ; 8.860  ; Rise       ; fifo_full_i     ;
; fifo_write_o  ; fifo_full_i ; 6.303  ; 5.912  ; Fall       ; fifo_full_i     ;
+---------------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+---------------+-------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+-------------+--------+--------+------------+-----------------+
; fifo_write_o  ; clk         ; 6.141  ; 6.319  ; Rise       ; clk             ;
; fifo_write_o  ; fifo_full_i ; 5.834  ; 5.446  ; Rise       ; fifo_full_i     ;
; message_o[*]  ; fifo_full_i ; 3.925  ; 4.042  ; Rise       ; fifo_full_i     ;
;  message_o[0] ; fifo_full_i ; 3.925  ; 4.042  ; Rise       ; fifo_full_i     ;
;  message_o[1] ; fifo_full_i ; 4.351  ; 4.532  ; Rise       ; fifo_full_i     ;
;  message_o[2] ; fifo_full_i ; 12.775 ; 12.538 ; Rise       ; fifo_full_i     ;
;  message_o[3] ; fifo_full_i ; 4.648  ; 4.863  ; Rise       ; fifo_full_i     ;
;  message_o[4] ; fifo_full_i ; 4.362  ; 4.537  ; Rise       ; fifo_full_i     ;
;  message_o[5] ; fifo_full_i ; 4.490  ; 4.706  ; Rise       ; fifo_full_i     ;
;  message_o[6] ; fifo_full_i ; 4.397  ; 4.579  ; Rise       ; fifo_full_i     ;
;  message_o[7] ; fifo_full_i ; 7.290  ; 7.982  ; Rise       ; fifo_full_i     ;
; fifo_write_o  ; fifo_full_i ; 5.834  ; 5.446  ; Fall       ; fifo_full_i     ;
+---------------+-------------+--------+--------+------------+-----------------+


---------------------------------------------
; Fast 850mV 85C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 850mV 0C Model Setup Summary                                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; create_message:create_messege_module|start_chksm_o ; -3.382 ; -36.564       ;
; fifo_full_i                                        ; -2.863 ; -808.955      ;
; clk                                                ; -0.321 ; -20.209       ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 850mV 0C Model Hold Summary                                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; clk                                                ; -1.367 ; -108.484      ;
; fifo_full_i                                        ; -0.434 ; -13.806       ;
; create_message:create_messege_module|start_chksm_o ; 1.592  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


----------------------------------------
; Fast 850mV 0C Model Recovery Summary ;
----------------------------------------
No paths to report.


---------------------------------------
; Fast 850mV 0C Model Removal Summary ;
---------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Fast 850mV 0C Model Minimum Pulse Width Summary                             ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; fifo_full_i                                        ; -0.628 ; -336.676      ;
; clk                                                ; -0.428 ; -359.702      ;
; create_message:create_messege_module|start_chksm_o ; 0.463  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Setup Times                                                                              ;
+---------------------------+-------------+--------+--------+------------+-----------------+
; Data Port                 ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------------+-------------+--------+--------+------------+-----------------+
; connect_i                 ; clk         ; 0.490  ; 1.297  ; Rise       ; clk             ;
; connect_to_host_i[*]      ; clk         ; -0.469 ; 0.109  ; Rise       ; clk             ;
;  connect_to_host_i[0]     ; clk         ; -0.554 ; -0.003 ; Rise       ; clk             ;
;  connect_to_host_i[1]     ; clk         ; -0.469 ; 0.109  ; Rise       ; clk             ;
; connected_host_addr_i[*]  ; clk         ; -0.769 ; -0.202 ; Rise       ; clk             ;
;  connected_host_addr_i[0] ; clk         ; -0.811 ; -0.278 ; Rise       ; clk             ;
;  connected_host_addr_i[1] ; clk         ; -0.769 ; -0.202 ; Rise       ; clk             ;
; connected_i               ; clk         ; 1.847  ; 2.752  ; Rise       ; clk             ;
; fifo_full_i               ; clk         ; -0.313 ; 0.317  ; Rise       ; clk             ;
; rst                       ; clk         ; 2.643  ; 3.685  ; Rise       ; clk             ;
; fifo_full_i               ; fifo_full_i ; 1.989  ; 2.537  ; Rise       ; fifo_full_i     ;
; rst                       ; fifo_full_i ; 2.609  ; 3.211  ; Rise       ; fifo_full_i     ;
; fifo_full_i               ; fifo_full_i ; -0.117 ; 0.457  ; Fall       ; fifo_full_i     ;
+---------------------------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+---------------------------+-------------+--------+--------+------------+-----------------+
; Data Port                 ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------------+-------------+--------+--------+------------+-----------------+
; connect_i                 ; clk         ; -0.110 ; -0.860 ; Rise       ; clk             ;
; connect_to_host_i[*]      ; clk         ; 0.785  ; 0.253  ; Rise       ; clk             ;
;  connect_to_host_i[0]     ; clk         ; 0.785  ; 0.253  ; Rise       ; clk             ;
;  connect_to_host_i[1]     ; clk         ; 0.731  ; 0.174  ; Rise       ; clk             ;
; connected_host_addr_i[*]  ; clk         ; 1.026  ; 0.509  ; Rise       ; clk             ;
;  connected_host_addr_i[0] ; clk         ; 1.026  ; 0.509  ; Rise       ; clk             ;
;  connected_host_addr_i[1] ; clk         ; 0.993  ; 0.447  ; Rise       ; clk             ;
; connected_i               ; clk         ; 0.752  ; 0.201  ; Rise       ; clk             ;
; fifo_full_i               ; clk         ; 0.999  ; 0.442  ; Rise       ; clk             ;
; rst                       ; clk         ; 1.046  ; 0.538  ; Rise       ; clk             ;
; fifo_full_i               ; fifo_full_i ; 0.252  ; -0.297 ; Rise       ; fifo_full_i     ;
; rst                       ; fifo_full_i ; 0.322  ; -0.210 ; Rise       ; fifo_full_i     ;
; fifo_full_i               ; fifo_full_i ; 0.802  ; 0.239  ; Fall       ; fifo_full_i     ;
+---------------------------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+---------------+-------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+-------------+--------+--------+------------+-----------------+
; fifo_write_o  ; clk         ; 6.911  ; 7.249  ; Rise       ; clk             ;
; fifo_write_o  ; fifo_full_i ; 5.941  ; 5.588  ; Rise       ; fifo_full_i     ;
; message_o[*]  ; fifo_full_i ; 13.438 ; 13.639 ; Rise       ; fifo_full_i     ;
;  message_o[0] ; fifo_full_i ; 3.956  ; 4.101  ; Rise       ; fifo_full_i     ;
;  message_o[1] ; fifo_full_i ; 4.399  ; 4.614  ; Rise       ; fifo_full_i     ;
;  message_o[2] ; fifo_full_i ; 13.438 ; 13.639 ; Rise       ; fifo_full_i     ;
;  message_o[3] ; fifo_full_i ; 4.719  ; 4.969  ; Rise       ; fifo_full_i     ;
;  message_o[4] ; fifo_full_i ; 4.407  ; 4.634  ; Rise       ; fifo_full_i     ;
;  message_o[5] ; fifo_full_i ; 4.532  ; 4.806  ; Rise       ; fifo_full_i     ;
;  message_o[6] ; fifo_full_i ; 4.450  ; 4.687  ; Rise       ; fifo_full_i     ;
;  message_o[7] ; fifo_full_i ; 7.579  ; 8.330  ; Rise       ; fifo_full_i     ;
; fifo_write_o  ; fifo_full_i ; 5.941  ; 5.588  ; Fall       ; fifo_full_i     ;
+---------------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+---------------+-------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+-------------+--------+--------+------------+-----------------+
; fifo_write_o  ; clk         ; 5.806  ; 6.033  ; Rise       ; clk             ;
; fifo_write_o  ; fifo_full_i ; 5.525  ; 5.175  ; Rise       ; fifo_full_i     ;
; message_o[*]  ; fifo_full_i ; 3.704  ; 3.838  ; Rise       ; fifo_full_i     ;
;  message_o[0] ; fifo_full_i ; 3.704  ; 3.838  ; Rise       ; fifo_full_i     ;
;  message_o[1] ; fifo_full_i ; 4.106  ; 4.300  ; Rise       ; fifo_full_i     ;
;  message_o[2] ; fifo_full_i ; 11.915 ; 12.099 ; Rise       ; fifo_full_i     ;
;  message_o[3] ; fifo_full_i ; 4.392  ; 4.620  ; Rise       ; fifo_full_i     ;
;  message_o[4] ; fifo_full_i ; 4.105  ; 4.314  ; Rise       ; fifo_full_i     ;
;  message_o[5] ; fifo_full_i ; 4.230  ; 4.481  ; Rise       ; fifo_full_i     ;
;  message_o[6] ; fifo_full_i ; 4.136  ; 4.352  ; Rise       ; fifo_full_i     ;
;  message_o[7] ; fifo_full_i ; 6.904  ; 7.573  ; Rise       ; fifo_full_i     ;
; fifo_write_o  ; fifo_full_i ; 5.525  ; 5.175  ; Fall       ; fifo_full_i     ;
+---------------+-------------+--------+--------+------------+-----------------+


--------------------------------------------
; Fast 850mV 0C Model Metastability Report ;
--------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------+-----------+----------+----------+---------+---------------------+
; Clock                                               ; Setup     ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+-----------+----------+----------+---------+---------------------+
; Worst-case Slack                                    ; -6.643    ; -2.166   ; N/A      ; N/A     ; -0.840              ;
;  clk                                                ; -1.396    ; -2.166   ; N/A      ; N/A     ; -0.538              ;
;  create_message:create_messege_module|start_chksm_o ; -6.643    ; 1.592    ; N/A      ; N/A     ; 0.393               ;
;  fifo_full_i                                        ; -5.496    ; -1.382   ; N/A      ; N/A     ; -0.840              ;
; Design-wide TNS                                     ; -2080.149 ; -208.644 ; 0.0      ; 0.0     ; -1259.79            ;
;  clk                                                ; -457.057  ; -158.964 ; N/A      ; N/A     ; -730.577            ;
;  create_message:create_messege_module|start_chksm_o ; -72.909   ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  fifo_full_i                                        ; -1551.426 ; -52.837  ; N/A      ; N/A     ; -529.213            ;
+-----------------------------------------------------+-----------+----------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------+
; Setup Times                                                                              ;
+---------------------------+-------------+--------+--------+------------+-----------------+
; Data Port                 ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------------+-------------+--------+--------+------------+-----------------+
; connect_i                 ; clk         ; 1.275  ; 1.843  ; Rise       ; clk             ;
; connect_to_host_i[*]      ; clk         ; -0.265 ; 0.158  ; Rise       ; clk             ;
;  connect_to_host_i[0]     ; clk         ; -0.328 ; -0.003 ; Rise       ; clk             ;
;  connect_to_host_i[1]     ; clk         ; -0.265 ; 0.158  ; Rise       ; clk             ;
; connected_host_addr_i[*]  ; clk         ; -0.647 ; -0.202 ; Rise       ; clk             ;
;  connected_host_addr_i[0] ; clk         ; -0.671 ; -0.278 ; Rise       ; clk             ;
;  connected_host_addr_i[1] ; clk         ; -0.647 ; -0.202 ; Rise       ; clk             ;
; connected_i               ; clk         ; 3.420  ; 4.429  ; Rise       ; clk             ;
; fifo_full_i               ; clk         ; 0.051  ; 0.418  ; Rise       ; clk             ;
; rst                       ; clk         ; 4.593  ; 5.962  ; Rise       ; clk             ;
; fifo_full_i               ; fifo_full_i ; 3.489  ; 3.828  ; Rise       ; fifo_full_i     ;
; rst                       ; fifo_full_i ; 4.345  ; 4.773  ; Rise       ; fifo_full_i     ;
; fifo_full_i               ; fifo_full_i ; 0.705  ; 0.889  ; Fall       ; fifo_full_i     ;
+---------------------------+-------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Hold Times                                                                              ;
+---------------------------+-------------+-------+--------+------------+-----------------+
; Data Port                 ; Clock Port  ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------------+-------------+-------+--------+------------+-----------------+
; connect_i                 ; clk         ; 0.008 ; -0.747 ; Rise       ; clk             ;
; connect_to_host_i[*]      ; clk         ; 0.977 ; 0.777  ; Rise       ; clk             ;
;  connect_to_host_i[0]     ; clk         ; 0.977 ; 0.777  ; Rise       ; clk             ;
;  connect_to_host_i[1]     ; clk         ; 0.894 ; 0.619  ; Rise       ; clk             ;
; connected_host_addr_i[*]  ; clk         ; 1.298 ; 1.095  ; Rise       ; clk             ;
;  connected_host_addr_i[0] ; clk         ; 1.298 ; 1.095  ; Rise       ; clk             ;
;  connected_host_addr_i[1] ; clk         ; 1.270 ; 1.027  ; Rise       ; clk             ;
; connected_i               ; clk         ; 0.871 ; 0.630  ; Rise       ; clk             ;
; fifo_full_i               ; clk         ; 1.330 ; 1.065  ; Rise       ; clk             ;
; rst                       ; clk         ; 1.367 ; 1.183  ; Rise       ; clk             ;
; fifo_full_i               ; fifo_full_i ; 0.570 ; 0.454  ; Rise       ; fifo_full_i     ;
; rst                       ; fifo_full_i ; 0.593 ; 0.497  ; Rise       ; fifo_full_i     ;
; fifo_full_i               ; fifo_full_i ; 0.831 ; 0.349  ; Fall       ; fifo_full_i     ;
+---------------------------+-------------+-------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+---------------+-------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+-------------+--------+--------+------------+-----------------+
; fifo_write_o  ; clk         ; 11.404 ; 11.933 ; Rise       ; clk             ;
; fifo_write_o  ; fifo_full_i ; 9.457  ; 9.503  ; Rise       ; fifo_full_i     ;
; message_o[*]  ; fifo_full_i ; 21.119 ; 22.130 ; Rise       ; fifo_full_i     ;
;  message_o[0] ; fifo_full_i ; 6.962  ; 7.127  ; Rise       ; fifo_full_i     ;
;  message_o[1] ; fifo_full_i ; 7.573  ; 7.880  ; Rise       ; fifo_full_i     ;
;  message_o[2] ; fifo_full_i ; 21.119 ; 22.130 ; Rise       ; fifo_full_i     ;
;  message_o[3] ; fifo_full_i ; 8.168  ; 8.546  ; Rise       ; fifo_full_i     ;
;  message_o[4] ; fifo_full_i ; 7.621  ; 7.918  ; Rise       ; fifo_full_i     ;
;  message_o[5] ; fifo_full_i ; 7.809  ; 8.215  ; Rise       ; fifo_full_i     ;
;  message_o[6] ; fifo_full_i ; 7.735  ; 8.032  ; Rise       ; fifo_full_i     ;
;  message_o[7] ; fifo_full_i ; 12.805 ; 13.825 ; Rise       ; fifo_full_i     ;
; fifo_write_o  ; fifo_full_i ; 9.457  ; 9.503  ; Fall       ; fifo_full_i     ;
+---------------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+---------------+-------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+-------------+--------+--------+------------+-----------------+
; fifo_write_o  ; clk         ; 5.806  ; 6.033  ; Rise       ; clk             ;
; fifo_write_o  ; fifo_full_i ; 5.525  ; 5.175  ; Rise       ; fifo_full_i     ;
; message_o[*]  ; fifo_full_i ; 3.704  ; 3.838  ; Rise       ; fifo_full_i     ;
;  message_o[0] ; fifo_full_i ; 3.704  ; 3.838  ; Rise       ; fifo_full_i     ;
;  message_o[1] ; fifo_full_i ; 4.106  ; 4.300  ; Rise       ; fifo_full_i     ;
;  message_o[2] ; fifo_full_i ; 11.915 ; 12.099 ; Rise       ; fifo_full_i     ;
;  message_o[3] ; fifo_full_i ; 4.392  ; 4.620  ; Rise       ; fifo_full_i     ;
;  message_o[4] ; fifo_full_i ; 4.105  ; 4.314  ; Rise       ; fifo_full_i     ;
;  message_o[5] ; fifo_full_i ; 4.230  ; 4.481  ; Rise       ; fifo_full_i     ;
;  message_o[6] ; fifo_full_i ; 4.136  ; 4.352  ; Rise       ; fifo_full_i     ;
;  message_o[7] ; fifo_full_i ; 6.904  ; 7.573  ; Rise       ; fifo_full_i     ;
; fifo_write_o  ; fifo_full_i ; 5.525  ; 5.175  ; Fall       ; fifo_full_i     ;
+---------------+-------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin          ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; fifo_write_o ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; message_o[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; message_o[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; message_o[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; message_o[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; message_o[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; message_o[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; message_o[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; message_o[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------------------+
; Input Transition Times                                                      ;
+--------------------------+--------------+-----------------+-----------------+
; Pin                      ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------------------+--------------+-----------------+-----------------+
; valid_i                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; message_i[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; message_i[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; message_i[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; message_i[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; message_i[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; message_i[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; message_i[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; message_i[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; new_message_i            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fifo_full_i              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; connect_i                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; connected_i              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; connect_to_host_i[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; connect_to_host_i[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; connected_host_addr_i[0] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; connected_host_addr_i[1] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~           ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+--------------------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; fifo_write_o ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.4e-08 V                    ; 2.35 V              ; -0.0166 V           ; 0.239 V                              ; 0.077 V                              ; 4.03e-10 s                  ; 4.28e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.4e-08 V                   ; 2.35 V             ; -0.0166 V          ; 0.239 V                             ; 0.077 V                             ; 4.03e-10 s                 ; 4.28e-10 s                 ; No                        ; Yes                       ;
; message_o[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.4e-08 V                    ; 2.35 V              ; -0.0166 V           ; 0.239 V                              ; 0.077 V                              ; 4.03e-10 s                  ; 4.28e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.4e-08 V                   ; 2.35 V             ; -0.0166 V          ; 0.239 V                             ; 0.077 V                             ; 4.03e-10 s                 ; 4.28e-10 s                 ; No                        ; Yes                       ;
; message_o[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.5e-08 V                    ; 2.34 V              ; -0.00905 V          ; 0.24 V                               ; 0.078 V                              ; 4.11e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.5e-08 V                   ; 2.34 V             ; -0.00905 V         ; 0.24 V                              ; 0.078 V                             ; 4.11e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; message_o[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.5e-08 V                    ; 2.34 V              ; -0.00905 V          ; 0.24 V                               ; 0.078 V                              ; 4.11e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.5e-08 V                   ; 2.34 V             ; -0.00905 V         ; 0.24 V                              ; 0.078 V                             ; 4.11e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; message_o[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.4e-08 V                    ; 2.35 V              ; -0.0166 V           ; 0.239 V                              ; 0.077 V                              ; 4.03e-10 s                  ; 4.28e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.4e-08 V                   ; 2.35 V             ; -0.0166 V          ; 0.239 V                             ; 0.077 V                             ; 4.03e-10 s                 ; 4.28e-10 s                 ; No                        ; Yes                       ;
; message_o[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0231 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.8e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0231 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.8e-10 s                  ; No                        ; Yes                       ;
; message_o[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0231 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.8e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0231 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.8e-10 s                  ; No                        ; Yes                       ;
; message_o[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0231 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.8e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0231 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.8e-10 s                  ; No                        ; Yes                       ;
; message_o[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.4e-08 V                    ; 2.35 V              ; -0.0166 V           ; 0.239 V                              ; 0.077 V                              ; 4.03e-10 s                  ; 4.28e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.4e-08 V                   ; 2.35 V             ; -0.0166 V          ; 0.239 V                             ; 0.077 V                             ; 4.03e-10 s                 ; 4.28e-10 s                 ; No                        ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; fifo_write_o ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.34 V              ; -0.0126 V           ; 0.191 V                              ; 0.082 V                              ; 5.09e-10 s                  ; 5.02e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.34 V             ; -0.0126 V          ; 0.191 V                             ; 0.082 V                             ; 5.09e-10 s                 ; 5.02e-10 s                 ; No                        ; Yes                       ;
; message_o[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.34 V              ; -0.0126 V           ; 0.191 V                              ; 0.082 V                              ; 5.09e-10 s                  ; 5.02e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.34 V             ; -0.0126 V          ; 0.191 V                             ; 0.082 V                             ; 5.09e-10 s                 ; 5.02e-10 s                 ; No                        ; Yes                       ;
; message_o[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-05 V                   ; 2.33 V              ; -0.00628 V          ; 0.19 V                               ; 0.082 V                              ; 5.11e-10 s                  ; 5.06e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.79e-05 V                  ; 2.33 V             ; -0.00628 V         ; 0.19 V                              ; 0.082 V                             ; 5.11e-10 s                 ; 5.06e-10 s                 ; No                        ; Yes                       ;
; message_o[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-05 V                   ; 2.33 V              ; -0.00628 V          ; 0.19 V                               ; 0.082 V                              ; 5.11e-10 s                  ; 5.06e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.79e-05 V                  ; 2.33 V             ; -0.00628 V         ; 0.19 V                              ; 0.082 V                             ; 5.11e-10 s                 ; 5.06e-10 s                 ; No                        ; Yes                       ;
; message_o[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.34 V              ; -0.0126 V           ; 0.191 V                              ; 0.082 V                              ; 5.09e-10 s                  ; 5.02e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.34 V             ; -0.0126 V          ; 0.191 V                             ; 0.082 V                             ; 5.09e-10 s                 ; 5.02e-10 s                 ; No                        ; Yes                       ;
; message_o[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0176 V           ; 0.162 V                              ; 0.138 V                              ; 4.91e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0176 V          ; 0.162 V                             ; 0.138 V                             ; 4.91e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; message_o[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0176 V           ; 0.162 V                              ; 0.138 V                              ; 4.91e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0176 V          ; 0.162 V                             ; 0.138 V                             ; 4.91e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; message_o[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0176 V           ; 0.162 V                              ; 0.138 V                              ; 4.91e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0176 V          ; 0.162 V                             ; 0.138 V                             ; 4.91e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; message_o[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.34 V              ; -0.0126 V           ; 0.191 V                              ; 0.082 V                              ; 5.09e-10 s                  ; 5.02e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.34 V             ; -0.0126 V          ; 0.191 V                             ; 0.082 V                             ; 5.09e-10 s                 ; 5.02e-10 s                 ; No                        ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 900mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; fifo_write_o ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.81 V              ; -0.0312 V           ; 0.285 V                              ; 0.104 V                              ; 2.8e-10 s                   ; 3.51e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.81 V             ; -0.0312 V          ; 0.285 V                             ; 0.104 V                             ; 2.8e-10 s                  ; 3.51e-10 s                 ; No                        ; Yes                       ;
; message_o[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.81 V              ; -0.0312 V           ; 0.285 V                              ; 0.104 V                              ; 2.8e-10 s                   ; 3.51e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.81 V             ; -0.0312 V          ; 0.285 V                             ; 0.104 V                             ; 2.8e-10 s                  ; 3.51e-10 s                 ; No                        ; Yes                       ;
; message_o[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.59e-06 V                   ; 2.79 V              ; -0.0192 V           ; 0.287 V                              ; 0.107 V                              ; 2.85e-10 s                  ; 3.52e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.59e-06 V                  ; 2.79 V             ; -0.0192 V          ; 0.287 V                             ; 0.107 V                             ; 2.85e-10 s                 ; 3.52e-10 s                 ; No                        ; Yes                       ;
; message_o[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.59e-06 V                   ; 2.79 V              ; -0.0192 V           ; 0.287 V                              ; 0.107 V                              ; 2.85e-10 s                  ; 3.52e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.59e-06 V                  ; 2.79 V             ; -0.0192 V          ; 0.287 V                             ; 0.107 V                             ; 2.85e-10 s                 ; 3.52e-10 s                 ; No                        ; Yes                       ;
; message_o[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.81 V              ; -0.0312 V           ; 0.285 V                              ; 0.104 V                              ; 2.8e-10 s                   ; 3.51e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.81 V             ; -0.0312 V          ; 0.285 V                             ; 0.104 V                             ; 2.8e-10 s                  ; 3.51e-10 s                 ; No                        ; Yes                       ;
; message_o[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0365 V           ; 0.255 V                              ; 0.082 V                              ; 2.71e-10 s                  ; 2.95e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0365 V          ; 0.255 V                             ; 0.082 V                             ; 2.71e-10 s                 ; 2.95e-10 s                 ; No                        ; Yes                       ;
; message_o[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0365 V           ; 0.255 V                              ; 0.082 V                              ; 2.71e-10 s                  ; 2.95e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0365 V          ; 0.255 V                             ; 0.082 V                             ; 2.71e-10 s                 ; 2.95e-10 s                 ; No                        ; Yes                       ;
; message_o[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0365 V           ; 0.255 V                              ; 0.082 V                              ; 2.71e-10 s                  ; 2.95e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0365 V          ; 0.255 V                             ; 0.082 V                             ; 2.71e-10 s                 ; 2.95e-10 s                 ; No                        ; Yes                       ;
; message_o[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.81 V              ; -0.0312 V           ; 0.285 V                              ; 0.104 V                              ; 2.8e-10 s                   ; 3.51e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.81 V             ; -0.0312 V          ; 0.285 V                             ; 0.104 V                             ; 2.8e-10 s                  ; 3.51e-10 s                 ; No                        ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 900mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; fifo_write_o ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000151 V                   ; 2.79 V              ; -0.024 V            ; 0.189 V                              ; 0.221 V                              ; 3.81e-10 s                  ; 3.91e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000151 V                  ; 2.79 V             ; -0.024 V           ; 0.189 V                             ; 0.221 V                             ; 3.81e-10 s                 ; 3.91e-10 s                 ; No                        ; Yes                       ;
; message_o[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000151 V                   ; 2.79 V              ; -0.024 V            ; 0.189 V                              ; 0.221 V                              ; 3.81e-10 s                  ; 3.91e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000151 V                  ; 2.79 V             ; -0.024 V           ; 0.189 V                             ; 0.221 V                             ; 3.81e-10 s                 ; 3.91e-10 s                 ; No                        ; Yes                       ;
; message_o[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000153 V                   ; 2.77 V              ; -0.0131 V           ; 0.188 V                              ; 0.086 V                              ; 3.82e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000153 V                  ; 2.77 V             ; -0.0131 V          ; 0.188 V                             ; 0.086 V                             ; 3.82e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; message_o[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000153 V                   ; 2.77 V              ; -0.0131 V           ; 0.188 V                              ; 0.086 V                              ; 3.82e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000153 V                  ; 2.77 V             ; -0.0131 V          ; 0.188 V                             ; 0.086 V                             ; 3.82e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; message_o[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000151 V                   ; 2.79 V              ; -0.024 V            ; 0.189 V                              ; 0.221 V                              ; 3.81e-10 s                  ; 3.91e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000151 V                  ; 2.79 V             ; -0.024 V           ; 0.189 V                             ; 0.221 V                             ; 3.81e-10 s                 ; 3.91e-10 s                 ; No                        ; Yes                       ;
; message_o[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000152 V                   ; 2.8 V               ; -0.0308 V           ; 0.304 V                              ; 0.166 V                              ; 2.91e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000152 V                  ; 2.8 V              ; -0.0308 V          ; 0.304 V                             ; 0.166 V                             ; 2.91e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; message_o[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000152 V                   ; 2.8 V               ; -0.0308 V           ; 0.304 V                              ; 0.166 V                              ; 2.91e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000152 V                  ; 2.8 V              ; -0.0308 V          ; 0.304 V                             ; 0.166 V                             ; 2.91e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; message_o[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000152 V                   ; 2.8 V               ; -0.0308 V           ; 0.304 V                              ; 0.166 V                              ; 2.91e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000152 V                  ; 2.8 V              ; -0.0308 V          ; 0.304 V                             ; 0.166 V                             ; 2.91e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; message_o[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000151 V                   ; 2.79 V              ; -0.024 V            ; 0.189 V                              ; 0.221 V                              ; 3.81e-10 s                  ; 3.91e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000151 V                  ; 2.79 V             ; -0.024 V           ; 0.189 V                             ; 0.221 V                             ; 3.81e-10 s                 ; 3.91e-10 s                 ; No                        ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clk                                                ; clk                                                ; 2828     ; 0        ; 0        ; 0        ;
; create_message:create_messege_module|start_chksm_o ; clk                                                ; 211      ; 218      ; 0        ; 0        ;
; fifo_full_i                                        ; clk                                                ; 188      ; 94       ; 0        ; 0        ;
; clk                                                ; create_message:create_messege_module|start_chksm_o ; 0        ; 0        ; 664      ; 0        ;
; fifo_full_i                                        ; create_message:create_messege_module|start_chksm_o ; 0        ; 0        ; 72       ; 0        ;
; clk                                                ; fifo_full_i                                        ; 301724   ; 0        ; 7        ; 0        ;
; create_message:create_messege_module|start_chksm_o ; fifo_full_i                                        ; 0        ; 85       ; 0        ; 0        ;
; fifo_full_i                                        ; fifo_full_i                                        ; 112333   ; 934      ; 3        ; 3        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clk                                                ; clk                                                ; 2828     ; 0        ; 0        ; 0        ;
; create_message:create_messege_module|start_chksm_o ; clk                                                ; 211      ; 218      ; 0        ; 0        ;
; fifo_full_i                                        ; clk                                                ; 188      ; 94       ; 0        ; 0        ;
; clk                                                ; create_message:create_messege_module|start_chksm_o ; 0        ; 0        ; 664      ; 0        ;
; fifo_full_i                                        ; create_message:create_messege_module|start_chksm_o ; 0        ; 0        ; 72       ; 0        ;
; clk                                                ; fifo_full_i                                        ; 301724   ; 0        ; 7        ; 0        ;
; create_message:create_messege_module|start_chksm_o ; fifo_full_i                                        ; 0        ; 85       ; 0        ; 0        ;
; fifo_full_i                                        ; fifo_full_i                                        ; 112333   ; 934      ; 3        ; 3        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 907   ; 907  ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Thu May  2 04:44:30 2013
Info: Command: quartus_sta fix_engine -c fix_engine
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 561 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'fix_engine.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name fifo_full_i fifo_full_i
    Info (332105): create_clock -period 1.000 -name create_message:create_messege_module|start_chksm_o create_message:create_messege_module|start_chksm_o
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 850mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.583
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.583       -71.666 create_message:create_messege_module|start_chksm_o 
    Info (332119):    -5.383     -1551.426 fifo_full_i 
    Info (332119):    -1.343      -457.057 clk 
Info (332146): Worst-case hold slack is -2.166
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.166      -158.964 clk 
    Info (332119):    -1.225       -48.396 fifo_full_i 
    Info (332119):     2.459         0.000 create_message:create_messege_module|start_chksm_o 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.840
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.840      -480.385 fifo_full_i 
    Info (332119):    -0.538      -633.849 clk 
    Info (332119):     0.428         0.000 create_message:create_messege_module|start_chksm_o 
Info: Analyzing Slow 850mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.643
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.643       -72.909 create_message:create_messege_module|start_chksm_o 
    Info (332119):    -5.496     -1440.380 fifo_full_i 
    Info (332119):    -1.396      -456.888 clk 
Info (332146): Worst-case hold slack is -2.150
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.150      -155.807 clk 
    Info (332119):    -1.382       -52.837 fifo_full_i 
    Info (332119):     2.619         0.000 create_message:create_messege_module|start_chksm_o 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.716
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.716      -529.213 fifo_full_i 
    Info (332119):    -0.538      -730.577 clk 
    Info (332119):     0.393         0.000 create_message:create_messege_module|start_chksm_o 
Info: Analyzing Fast 850mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.629
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.629       -39.624 create_message:create_messege_module|start_chksm_o 
    Info (332119):    -3.205      -908.839 fifo_full_i 
    Info (332119):    -0.445       -39.471 clk 
Info (332146): Worst-case hold slack is -1.455
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.455      -116.007 clk 
    Info (332119):    -0.467       -13.959 fifo_full_i 
    Info (332119):     1.634         0.000 create_message:create_messege_module|start_chksm_o 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.662
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.662      -361.001 fifo_full_i 
    Info (332119):    -0.428      -360.469 clk 
    Info (332119):     0.470         0.000 create_message:create_messege_module|start_chksm_o 
Info: Analyzing Fast 850mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.382
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.382       -36.564 create_message:create_messege_module|start_chksm_o 
    Info (332119):    -2.863      -808.955 fifo_full_i 
    Info (332119):    -0.321       -20.209 clk 
Info (332146): Worst-case hold slack is -1.367
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.367      -108.484 clk 
    Info (332119):    -0.434       -13.806 fifo_full_i 
    Info (332119):     1.592         0.000 create_message:create_messege_module|start_chksm_o 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.628
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.628      -336.676 fifo_full_i 
    Info (332119):    -0.428      -359.702 clk 
    Info (332119):     0.463         0.000 create_message:create_messege_module|start_chksm_o 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 3619 megabytes
    Info: Processing ended: Thu May  2 04:45:31 2013
    Info: Elapsed time: 00:01:01
    Info: Total CPU time (on all processors): 00:01:05


