# 2.2 NANDãƒ»NORãƒ»XORã®è«–ç†ã¨CMOSæ§‹æˆ  
# 2.2 NAND, NOR, XOR Logic and CMOS Structures

---

## ðŸŽ¯ æœ¬ç¯€ã®ã­ã‚‰ã„ï½œGoal of This Section

æœ¬ç¯€ã§ã¯ã€CMOSè«–ç†å›žè·¯ã®åŸºæœ¬æ§‹æˆå˜ä½ã§ã‚ã‚‹ **NANDã‚²ãƒ¼ãƒˆ** ã¨ **NORã‚²ãƒ¼ãƒˆ**ã€  
ãã—ã¦åŠ ç®—å™¨ãªã©ã§é »ç¹ã«ç”¨ã„ã‚‰ã‚Œã‚‹ **XORã‚²ãƒ¼ãƒˆ** ã«ã¤ã„ã¦ã€  
ãã‚Œãžã‚Œã®**è«–ç†çš„æ€§è³ªã¨CMOSæ§‹æˆ**ã‚’æ•´ç†ã—ã¾ã™ã€‚  
> This section introduces **NAND**, **NOR**, and **XOR gates** â€” core components in CMOS logic design â€” covering their **logic behavior and CMOS implementation**.

---

## ðŸ”¹ NANDã‚²ãƒ¼ãƒˆï½œNAND Gate

### â–¶ è«–ç†å¼ / Logic Expressionï¼š

$$
Y = \overline{A \cdot B}
$$

### â–¶ çœŸç†å€¤è¡¨ / Truth Tableï¼š

| A | B | Y |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

### â–¶ CMOSæ§‹æˆ / CMOS Structureï¼š

- **pMOSï¼šä¸¦åˆ—**  
- **nMOSï¼šç›´åˆ—**  
> - **pMOS: parallel**, **nMOS: series**

å…¥åŠ›ãŒä¸¡æ–¹Highã®ã¨ãã®ã¿ã€nMOSçµŒè·¯ãŒON â†’ å‡ºåŠ›ã¯GNDã«å°Žé€šã•ã‚Œ **0** ã‚’è¿”ã™ã€‚  
ãã‚Œä»¥å¤–ã§ã¯ã€pMOSã®ã©ã¡ã‚‰ã‹ãŒONã¨ãªã‚Šå‡ºåŠ›ã¯ **1**ã€‚

> **å›³2.2-1ï¼šNANDã‚²ãƒ¼ãƒˆã®CMOSæ§‹æˆå›³**  
> `![å›³2.2-1 NANDã‚²ãƒ¼ãƒˆCMOSæ§‹æˆ](./images/chapter2_nand_gate_cmos.png)`

---

## ðŸ”¹ NORã‚²ãƒ¼ãƒˆï½œNOR Gate

### â–¶ è«–ç†å¼ / Logic Expressionï¼š

$$
Y = \overline{A + B}
$$

### â–¶ çœŸç†å€¤è¡¨ / Truth Tableï¼š

| A | B | Y |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

### â–¶ CMOSæ§‹æˆ / CMOS Structureï¼š

- **pMOSï¼šç›´åˆ—**  
- **nMOSï¼šä¸¦åˆ—**  
> - **pMOS: series**, **nMOS: parallel**

ä¸¡æ–¹ã®å…¥åŠ›ãŒLowï¼ˆ0ï¼‰ã®ã¨ãã®ã¿ã€pMOSçµŒè·¯ãŒON â†’ å‡ºåŠ›ã¯ **1**ã€‚  
ã„ãšã‚Œã‹ã®å…¥åŠ›ãŒHighã®å ´åˆã€nMOSçµŒè·¯ãŒON â†’ å‡ºåŠ›ã¯ **0**ã€‚

> **å›³2.2-2ï¼šNORã‚²ãƒ¼ãƒˆã®CMOSæ§‹æˆå›³**  
> `![å›³2.2-2 NORã‚²ãƒ¼ãƒˆCMOSæ§‹æˆ](./images/chapter2_nor_gate_cmos.png)`

---

## ðŸ”¹ XORã‚²ãƒ¼ãƒˆï½œXOR Gate (Exclusive-OR)

### â–¶ è«–ç†å¼ / Logic Expressionï¼š

$$
Y = \overline{A} \cdot B + A \cdot \overline{B}
$$

### â–¶ çœŸç†å€¤è¡¨ / Truth Tableï¼š

| A | B | Y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

### â–¶ CMOSæ§‹æˆ / CMOS Structureï¼š

- XORã¯å˜ç´”ãªç›´åˆ—ï¼ä¸¦åˆ—ã§æ§‹æˆã§ããšã€**è¤‡åˆæ§‹é€ **ãŒå¿…è¦  
> Cannot be built by simple series/parallel pMOS/nMOS â€” **complex network required**

- å¤šãã®å ´åˆã€**8ã€œ12å€‹ã®MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿**ã‚’ä½¿ç”¨  
> Typically requires **8 to 12 MOSFETs**

- è«–ç†å¼ã®å„é …ã‚’å€‹åˆ¥ã«æ§‹æˆã—ã€ORå›žè·¯ã§åˆæˆ  
> Each term is built separately and merged by OR logic

> **å›³2.2-3ï¼šXORã‚²ãƒ¼ãƒˆã®æ§‹æˆä¾‹ï¼ˆCMOSï¼‰**  
> `![å›³2.2-3 XORã‚²ãƒ¼ãƒˆCMOSæ§‹æˆ](./images/chapter2_xor_gate_cmos.png)`

---

## ðŸ”§ ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿æ•°ã¨å›žè·¯è¦æ¨¡ã®æ¯”è¼ƒ  
## ðŸ”§ Transistor Count Comparison

| ã‚²ãƒ¼ãƒˆç¨®åˆ¥ / Gate | æ©Ÿèƒ½ / Function | CMOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿æ•°ï¼ˆç›®å®‰ï¼‰ / Approx. Transistor Count |
|------------------|-----------------|--------------------------------------------------------|
| NOT              | åè»¢ / Inverter  | 2                                                      |
| NAND / NOR       | å¦å®šè«–ç† / Negated Logic | 4                                                  |
| AND / OR         | å¦å®šã‚²ãƒ¼ãƒˆï¼‹NOTï¼ˆåˆæˆï¼‰ | 6                                                  |
| XOR              | æŽ’ä»–çš„è«–ç†å’Œ / Exclusive-OR | 8ã€œ12                                              |

---

## âœ… ã¾ã¨ã‚ï½œSummary

- **NAND / NORã¯ã€CMOSè«–ç†ã«ãŠã‘ã‚‹åŸºæœ¬æ§‹æˆãƒ–ãƒ­ãƒƒã‚¯**  
> NAND and NOR are **fundamental CMOS logic primitives**, efficient in layout and performance

- **XORã¯æ§‹æˆãŒè¤‡é›‘**ãªãŸã‚ã€è¨­è¨ˆæ™‚ã«æ³¨æ„ãŒå¿…è¦  
> XOR has **complex structure and higher transistor cost**

- æœ¬ç« ã§æ‰±ã£ãŸã‚²ãƒ¼ãƒˆã¯ã€æ¬¡ç¯€ã§å­¦ã¶ **çœŸç†å€¤è¡¨ã¨å‹•ä½œæ³¢å½¢æ¤œè¨¼**ã®åŸºç¤Žã¨ãªã‚‹  
> These gates are foundational for upcoming sections on **truth tables and waveform simulation**

---

ðŸ“Ž **æ¬¡ç¯€ã¸ï¼š[`2.3_truth_table_waveform.md`](./2.3_truth_table_waveform.md)**  
> **Next:** Simulating logic gates with truth tables and waveforms
