PROJ = testset
SRC += top.v
SRC += ../../components/gpmc-sync.v
SRC += ../../components/gpio-port.v
SRC += ../../components/sdram_controller.v

all: $(PROJ).bin
include ../Makefile.beaglewire
