0|117|Public
50|$|The GAL22V10 is {{a series}} of <b>programmable-logic</b> <b>devices</b> {{implemented}} as CMOS-based generic array logic ICs, created by Lattice Semiconductor, and available as a Dual inline package or a Plastic leaded chip carrier. While it {{is an example of a}} standard production GAL device it is often used in educational settings as a basic PLD.|$|R
50|$|In the 1980s, Stuart {{worked for}} Zytrex, which {{manufactured}} CMOS PAL programmable logic <b>devices</b> (<b>PLDs).</b>|$|R
5000|$|Programmable Logic <b>Devices</b> (<b>PLDs)</b> are digital <b>devices</b> with {{configurable}} {{logic and}} flip-flops linked together with programmable interconnect. Logic devices provide specific functions, including: ...|$|R
50|$|An Erasable {{programmable}} logic device (EPLD) is an integrated circuit that comprises an array of {{programmable logic}} <b>devices</b> (<b>PLD)</b> that do not come pre-connected; the connections are programmed electrically by the user.|$|R
50|$|The 1980s saw the {{introduction}} of programmable logic <b>devices</b> (<b>PLDs)</b> such as PALs, PLAs, and CPLDs. These are integrated circuits which can implement nearly arbitrary digital logic functions based on firmware-like information stored in non-volatile memory.|$|R
30|$|Hence, a {{conclusion}} {{can be made}} about a possibility to use the computational hardware developed especially for the algorithm realized, which would allow building the parallel computational structures. The most flexible tool for that are the programming logic <b>devices</b> (<b>PLDs).</b>|$|R
50|$|The FPGA {{industry}} sprouted from programmable {{read-only memory}} (PROM) and programmable logic <b>devices</b> (<b>PLDs).</b> PROMs and PLDs both {{had the option of}} being programmed in batches in a factory or in the field (field-programmable). However, programmable logic was hard-wired between logic gates.|$|R
50|$|On {{the other}} hand, {{programmable}} logic <b>devices</b> (<b>PLDs)</b> are standard, off-the-shelf parts that offer customers {{a wide range}} of logic capacity, features, speed, and voltage characteristics - and these devices can be changed at any time to perform any number of functions.|$|R
50|$|The {{additional}} {{degree of}} freedom in Multibit PLLs allows to adapt each PLL to specific requirements. This can be effectively implemented with programmable logic <b>devices</b> (<b>PLD),</b> for example those manufactured by Altera Corp. Altera provides both digital components and advanced design tools for using and programming the components.|$|R
40|$|This unit is {{designed}} to enable candidates to gain some {{knowledge and understanding of}} the principles and benefits of using programmable logic <b>devices</b> (<b>PLDs)</b> compared to alternatives and to allow the candidates to develop some of the necessary skills required in using the associated design tools. Outcomes On completion of the unit candidates should be able to: 1. explain the architecture and technology used within PLDs 2. compare <b>PLDs</b> with alternative <b>devices</b> 3. use <b>PLD</b> design tools. ...|$|R
50|$|A {{programmable}} logic <b>device</b> (<b>PLD)</b> is an electronic component {{used to build}} reconfigurable digital circuits. Unlike a logic gate, which has a fixed function, a PLD has an undefined function {{at the time of}} manufacture. Before the PLD {{can be used in a}} circuit it must be programmed, that is, reconfigured.|$|R
40|$|This {{white paper}} covers {{examples}} of why telecommunication bandwidth and the infrastructure behind it is driving FPGA capabilities, business challenges of ASICs and ASSPs, {{and how a}} tailored approach for programmable logic <b>devices</b> (<b>PLDs)</b> provide a leap in FPGA capabilities. This paper also outlines a portfolio of nextgeneration FPGAs and SoCs...|$|R
50|$|The User Electronic Signature (UES) is a bitfield with {{user-defined}} {{content in}} a Programmable logic <b>device</b> (<b>PLD).</b> It is usually {{used for the}} storage of the ID and/or version number of the PLD, suited for serial identification. Examples for PLD's with a UES are the industry standards GAL16V8 and GAL22V10.|$|R
40|$|As the {{continuous}} {{development on the}} capacity and work frequency, Programmable Logic <b>Devices</b> (<b>PLD)</b> especially Field-Programmable Gate Arrays (FPGA) are playing an increasingly important role in embedded systems designs. The FPGA market has hit about 3 and 4 billion US dollars respectively in 2009 and 2010, and is expected by Xilinx CEO Mosh...|$|R
40|$|This paper {{presents}} {{a new way}} to implement stochastic logic-based analog-to-digit converters (ADCs) on a programmable logic <b>device</b> (<b>PLD)</b> chip. The proposed implementation is almost all digitalized so that the design can be done by using hardware description language and the results can be easily downloaded into a PLD chip. Both simulation and hardware test results are given...|$|R
5000|$|Altera Corporation is an Intel-owned American {{manufacturer}} of programmable logic <b>devices</b> (<b>PLDs),</b> reconfigurable complex digital circuits. The {{company is a}} wholly owned subsidiary of Intel. Altera released its first PLD in 1984. [...] Alteras main products are the Stratix, Arria and Cyclone series FPGAs, the MAX series CPLDs, Quartus II design software, and Enpirion PowerSoC DC-DC power solutions.|$|R
40|$|We {{discuss the}} unique {{capabilities}} of programmable logic <b>devices</b> (<b>PLD's)</b> for experimental quantum optics and describe basic procedures {{of design and}} implementation. Examples of advanced applications include optical metrology and feedback control of quantum dynamical systems. As a tutorial illustration of the PLD implementation process, a {{field programmable gate array}} (FPGA) controller is used to stabilize the output of a Fabry-Perot cavity...|$|R
40|$|The implementability of {{synchronous}} counters in the Programmable Logic <b>Devices</b> (<b>PLD)</b> {{is discussed}} in this paper. The most commonly used counters are analysed {{from this point of}} view. The expressions for their individual bits are given and the number of product terms is derived to allow to estimate the size of the particular counter which can be implemented in the chosen PLD...|$|R
50|$|By {{the late}} 1970s, design using {{programmable}} logic <b>devices</b> (<b>PLDs)</b> became popular, although these designs were primarily limited to designing finite state machines. The work at Data General in 1980 used these same devices {{to design the}} Data General Eclipse MV/8000, and commercial need began to grow for a language that could map well to them. By 1983 Data I/O introduced ABEL to fill that need.|$|R
40|$|Before {{programmable}} logic <b>devices</b> (<b>PLD)</b> were invented, read-only memory (ROM) chips {{had been used}} to create arbitrary combinational logic functions of a number of inputs. Consider a ROM with m inputs (the address lines) and n outputs (the data lines). When used as a memory, the ROM contains 2 m words of n bits each. When you are citing the document, use the following link [URL]...|$|R
40|$|Implementation of a quasi-digital ADC on PLD This paper {{presents}} {{a new way}} to implement stochastic logic-based analog-to-digit converters (ADCs) on a programmable logic <b>device</b> (<b>PLD)</b> chip. The proposed implementation is almost all digitalized so that the design can be done by using hardware description language and the results can be easily downloaded into a PLD chip. Both simulation and hardware test results are given...|$|R
40|$|Many {{studies have}} {{examined}} the use of portable music players portable listening <b>devices</b> (<b>PLDs)</b> from various ethnic groups. Some findings suggest that there may be differences among ethnic groups that lead to louder or longer listening when using <b>PLD</b> <b>devices.</b> For example, some studies found that Hispanic PLD users listen at higher volume levels while other studies found that African American PLD users listen at higher volume levels. No investigator has explained the reasons for differences among ethnic groups in listening intensity. This paper will address the possible reasons for these differences and offer guidelines for the prevention of noise-induced hearing loss...|$|R
40|$|Abstract:- This paper {{describes}} an {{implementation of the}} Rijndael(v. 2) ciphered algorithm. Hardware implementation uses a programmable logic <b>device</b> (<b>PLD)</b> manufactured by ALTERA. Concretely, it is considered a FLEX 10 K family device. Its main feature is to enclose EAB blocks, useful {{to bring about the}} necessary tables {{for the development of the}} algorithm. This realization uses a distributed control to chain multiples units with the purpose of increasing the bits rate...|$|R
50|$|Thus, <b>devices</b> {{containing}} <b>PLDs</b> may {{be considered}} as field-programmable hardware, while EEPROM and flash memory act as storage for field-programmable software.|$|R
40|$|Embedded systems {{typically}} have multiple concurrent processing activities, often with real-time requirements. These processes are implementable in hardware or software. The fastest applications require dedicated hardware options, which include programmable logic (such as field-programmable gate arrays, or FPGAs), programmable logic <b>devices</b> (<b>PLDs),</b> and hard-wired logic (such as discrete logic or custom ASICs). Hard-wired devices offer tremendous processing speed, but {{the costs of}} designing and building custom hardware—about $ 500, 000 for an IC mask set—limit these options to high-volum...|$|R
40|$|Abstract:- This paper {{presents}} architecture {{design and}} FPGA implementation for W-CDMA transceiver system. Altera high-density, high-performance programmable logic <b>devices</b> (<b>PLDs)</b> combined with intellectual property (IP) functions and the Quartus II development software provide a complete {{solution for the}} wireless communications application. The paper describes how to implement a wideband {{code division multiple access}} system that conforms to the IMT- 2000 standard using Altera field programmable gate array (FPGA) devices and IP functions. Key-Words:- IMT- 2000, W-CDMA, Rake receiver, FPGA, Intellectual property, interference cancellation. ...|$|R
40|$|Abstract: The Altera EPXA 10 DB is a {{development}} platform for reconfigurable computing, coupling an ARM microprocessor and a modest Altera Programmable Logic <b>Device</b> (<b>PLD)</b> {{on the same}} chip. Streams-C is a "C " style language that addresses hardware and software generation by extending the C language. A new port of Streams-C for the EPXA 10 DB is being developed to provide a standalone, custom-hardware-accelerated computing platform. This {{may prove to be}} useful in rapidly developing complex signal processing systems...|$|R
40|$|Field {{programmable}} gate arrays (FPGA) are {{a recently}} developed family of programmable circuits. Like mask programmable gate arrays (MPGA), FPGAs implement thousands of logic gates. But, unlike MPGAs, a user can program an FPGA design as traditional programmable logic <b>devices</b> (<b>PLDs)</b> : in-site and a {{in a few}} seconds. These features, added to reprogrammability, have made FPGAs the dream tool for evolvable hardware. This paper is an introduction to FPGAs, presenting differencies with more traditional PLDs and giving a survey of two commercial architectures...|$|R
40|$|In this paper, an {{educational}} {{environment for the}} Hardware Description Language (VHDL) is described. There are three parts that make up this environment: to teach students the fundamental concepts in theory, to design and simulate digital circuits and finally, to check {{the behavior of the}} real programmable logic <b>devices</b> (<b>PLD).</b> The theoretical tutorial and the practical manual for the simulations, both evolved using hypertext mark-up language (HTML), allow students to follow the course from any point of the planet through the Worm Wide Web (WWW) ...|$|R
40|$|International Telemetering Conference Proceedings / October 17 - 20, 1988 / Riviera Hotel, Las Vegas, NevadaThis paper {{discusses}} a PCM telemetry system {{consisting of}} programmable logic <b>devices</b> (<b>PLDs)</b> and off-the-shelf analog ICs. A {{finite state machine}} (FSM) serves as the system controller. All digital logic, including the FSM, is implemented using PLDs. This approach has two important features. First, {{the use of an}} FSM offers a significant speed advantage over microprocessor-controlled systems. Second, the use of PLDs offers a high degree of design flexibility while obtaining a low-power, low-volume system...|$|R
40|$|In {{this paper}} a simple {{programmable}} optical interface circuit {{with a high}} range clipping level value to become suitable for higher velocity and mass flow rate measurements is presented. This interface converts the data received from photo multiplier electronics as an optical transducer to a manageable form {{that can be easily}} correlated using zero crossing microprocessor-based correlator. The circuit is built using off-the-shelf EEPROM based programmable logic <b>device</b> (<b>PLD)</b> which enables the user to program it several times. The simulation results are also includedInternational Symposium on Intelligent Signal Processing and Communication System...|$|R
40|$|A {{hardware}} device is presented that converts color to speech {{for use by}} the blind and visually impaired. The use of audio tones for transferring knowledge of colors identified to individuals was investigated but was discarded in favor of the use of direct speech. A unique color-clustering algorithm was implemented using a hardware description language (VHDL), which in-turn was used to program an Altera Corporation's programmable logic <b>device</b> (<b>PLD).</b> The PLD maps all possible incoming colors into one of 24 color names, and outputs an address to a speech device, which in-turn plays back one of 24 voice recorded color names...|$|R
40|$|Mission {{critical}} {{systems at}} the European Organisation for Nuclear Research (CERN) make {{extensive use of}} Programmable Logic <b>Devices</b> (<b>PLDs)</b> such as Field Programmable Gate Arrays (FPGAs) to implement their safety critical functions. The dependability of these safety critical functions {{is difficult to determine}} using traditional techniques. A robust approach is needed if PLD technology is to be accepted in mission critical systems. This paper discusses techniques which are being developed and employed by CERN to give confidence in the use of PLDs in mission critical systems, the Safe Machine Parameter system development is used as an exampl...|$|R
40|$|Abstract. Nuclear {{power plants}} (NPP) are {{supplied}} with numerous and various pipeline <b>devices</b> (<b>PLD)</b> {{that are in}} hard operating conditions. The number of PLD failures at NPP have already reached 35 % of total number of component failures. The main directions of PLD modernization based on shape memory (SM) devices are considered in this paper. Quick replaceable flat-annular fixing-sealing SM-elements for valve seat sealing and welded joint protection are proposed. Small-size non-reducing electrically-driven progressive SM-actuators, passive (direct-acting) SM-initiators of valves at accident changes of power plant parameters (temperature, pressure, low water level, neutron flux, etc.) are discussed. 1...|$|R
40|$|The {{development}} of Programmable Logic <b>Devices</b> (<b>PLDs)</b> has introduced programming {{as a primary}} tool in the {{development of}} digital circuits. This work attempts to create a generic verification environment in which designs can be specified and verified using the Prototype Verification System (PVS). This is accomplished by providing library support for general hardware constructs. The environment is intended for use with any PLD and any PLD programming language. The goal of the environment is to allow the easy translation of digital designs to PVS and provide sufficient support to make verification possible without a great deal of effort...|$|R
40|$|Abstract. This paper {{presents}} architecture {{design and}} field {{programmable gate array}} (FPGA) implementation for Wideband Code Division Multiple Access (W-CDMA) transceiver system. Systems that implement the W-CDMA standard must be flexible enough to accommodate changes with the standard, as well as improvements in capacity enhancement techniques such as adaptive antenna and multi-user detection schemes. FPGAs provide this flexibility. Altera high-density, high-performance programmable logic <b>devices</b> (<b>PLDs)</b> combined with intellectual property (IP) functions and the Quartus II development software provide a complete solution for the wireless communications application. The paper describes how to implement a W-CDMA system that conforms to the IMT- 2000 standard using Altera FPGAs and IP functions. ...|$|R
