{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586844353134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586844353142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 01:05:52 2020 " "Processing started: Tue Apr 14 01:05:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586844353142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844353142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processorDebugger -c processorDebugger " "Command: quartus_map --read_settings_files=on --write_settings_files=off processorDebugger -c processorDebugger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844353143 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586844354540 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586844354540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/thirtytwobittwotoonemux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/thirtytwobittwotoonemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 thirtyTwoBitTwoToOneMux " "Found entity 1: thirtyTwoBitTwoToOneMux" {  } { { "src/thirtyTwoBitTwoToOneMux.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/thirtyTwoBitTwoToOneMux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586844369941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844369941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file src/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "src/signExtend.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/signExtend.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586844369948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844369948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file src/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "src/registers.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/registers.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586844369957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844369957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processordebugger.v 1 1 " "Found 1 design units, including 1 entities, in source file src/processordebugger.v" { { "Info" "ISGN_ENTITY_NAME" "1 processorDebugger " "Found entity 1: processorDebugger" {  } { { "src/processorDebugger.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586844369965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844369965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "src/pc.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/pc.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586844369972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844369972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/leftshift2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/leftshift2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft2 " "Found entity 1: shiftLeft2" {  } { { "src/leftShift2.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/leftShift2.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586844369980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844369980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586844369988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844369988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fourbittwotoonemux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fourbittwotoonemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourBitTwoToOneMux " "Found entity 1: fourBitTwoToOneMux" {  } { { "src/fourBitTwoToOneMux.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/fourBitTwoToOneMux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586844369996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844369996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fivebittwotoonemux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fivebittwotoonemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiveBitTwoToOneMux " "Found entity 1: fiveBitTwoToOneMux" {  } { { "src/fiveBitTwoToOneMux.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/fiveBitTwoToOneMux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586844370003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/display.v 1 1 " "Found 1 design units, including 1 entities, in source file src/display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "src/display.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/display.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586844370011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "src/decoder.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586844370022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "src/dataMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/dataMemory.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586844370033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "src/control.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/control.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586844370043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/buttonshaper.v 1 1 " "Found 1 design units, including 1 entities, in source file src/buttonshaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttonShaper " "Found entity 1: buttonShaper" {  } { { "src/buttonShaper.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/buttonShaper.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586844370053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "src/ALUcontrol.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/ALUcontrol.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586844370062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/alu.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/alu.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586844370072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processorDebugger " "Elaborating entity \"processorDebugger\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586844370144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:programCounter " "Elaborating entity \"pc\" for hierarchy \"pc:programCounter\"" {  } { { "src/processorDebugger.v" "programCounter" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586844370150 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 pc.v(31) " "Verilog HDL assignment warning at pc.v(31): truncated value with size 2 to match size of target (1)" {  } { { "src/pc.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/pc.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586844370152 "|processorDebugger|pc:programCounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 pc.v(42) " "Verilog HDL assignment warning at pc.v(42): truncated value with size 2 to match size of target (1)" {  } { { "src/pc.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/pc.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586844370152 "|processorDebugger|pc:programCounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 pc.v(46) " "Verilog HDL assignment warning at pc.v(46): truncated value with size 2 to match size of target (1)" {  } { { "src/pc.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/pc.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586844370152 "|processorDebugger|pc:programCounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 pc.v(59) " "Verilog HDL assignment warning at pc.v(59): truncated value with size 2 to match size of target (1)" {  } { { "src/pc.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/pc.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586844370152 "|processorDebugger|pc:programCounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 pc.v(63) " "Verilog HDL assignment warning at pc.v(63): truncated value with size 2 to match size of target (1)" {  } { { "src/pc.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/pc.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586844370152 "|processorDebugger|pc:programCounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 pc.v(68) " "Verilog HDL assignment warning at pc.v(68): truncated value with size 2 to match size of target (1)" {  } { { "src/pc.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/pc.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586844370152 "|processorDebugger|pc:programCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:im " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:im\"" {  } { { "src/processorDebugger.v" "im" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586844370156 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "32 0 499 instructionMemory.v(30) " "Verilog HDL warning at instructionMemory.v(30): number of words (32) in memory file does not match the number of elements in the address range \[0:499\]" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 30 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1586844370164 "|processorDebugger|instructionMemory:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[499..32\] 0 instructionMemory.v(24) " "Net \"rom\[499..32\]\" at instructionMemory.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1586844370187 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[0\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370190 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[0\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370191 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[0\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370191 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[0\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370191 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[0\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370191 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[0\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370191 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[0\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370191 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[0\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370191 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[1\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370191 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[1\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370191 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[1\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370191 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[1\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370192 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[1\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370192 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[1\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370192 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[1\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370192 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[1\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370192 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[2\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370192 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[2\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370192 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[2\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370192 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[2\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370192 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[2\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370192 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[2\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370192 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[2\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370193 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[2\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370193 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[3\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370193 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[3\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370193 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[3\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370193 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[3\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370193 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[3\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370193 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[3\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370193 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[3\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370193 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[3\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370193 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[4\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370193 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[4\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370193 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[4\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370193 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[4\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370193 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[4\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370193 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[4\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370194 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[4\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370194 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[4\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370194 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[5\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370194 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[5\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370194 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[5\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370194 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[5\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370194 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[5\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370194 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[5\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370194 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[5\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370194 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[5\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370194 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[6\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370194 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[6\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370194 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[6\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370194 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[6\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370194 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[6\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370195 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[6\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370195 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[6\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370195 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[6\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370195 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[7\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370195 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[7\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370195 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[7\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370195 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[7\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370195 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[7\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370195 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[7\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370195 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[7\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370195 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[7\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370195 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[8\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370195 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[8\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370195 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[8\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370195 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[8\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370196 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[8\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370196 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[8\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370196 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[8\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370196 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[8\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370196 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[9\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370196 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[9\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370196 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[9\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370196 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[9\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370196 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[9\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370196 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[9\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370196 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[9\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370196 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[9\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370196 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[10\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370196 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[10\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370196 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[10\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370197 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[10\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370197 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[10\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370197 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[10\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370197 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[10\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370197 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[10\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370197 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[11\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370197 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[11\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370197 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[11\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370197 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[11\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370197 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[11\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370197 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[11\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370198 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[11\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370198 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[11\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370198 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[12\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370198 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[12\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370198 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[12\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370198 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[12\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370198 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[12\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370198 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[12\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370198 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[12\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370198 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[12\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370198 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[13\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370198 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[13\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370198 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[13\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370198 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[13\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370199 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[13\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370199 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[13\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370199 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[13\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370199 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[13\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370199 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[14\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370199 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[14\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370199 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[14\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370199 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[14\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370199 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[14\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370199 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[14\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370199 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[14\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370199 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[14\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370199 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[15\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370199 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[15\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370199 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[15\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370199 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[15\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370200 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[15\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370200 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[15\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370200 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[15\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370200 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[15\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370200 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[16\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370200 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[16\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370200 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[16\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370200 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[16\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370200 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[16\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370200 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[16\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370200 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[16\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370200 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[16\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370200 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[17\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370200 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[17\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370200 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[17\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370200 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[17\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370201 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[17\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370201 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[17\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370201 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[17\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370201 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[17\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370201 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[18\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370201 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[18\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370201 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[18\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370201 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[18\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370201 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[18\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370201 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[18\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370201 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[18\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370201 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[18\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370201 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[19\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370201 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[19\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370201 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[19\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370202 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[19\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370202 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[19\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370202 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[19\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370202 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[19\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370202 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[19\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370202 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[20\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370202 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[20\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370202 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[20\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370202 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[20\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370202 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[20\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370202 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[20\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370202 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[20\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370202 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[20\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370202 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[21\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370203 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[21\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370203 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[21\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370203 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[21\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370203 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[21\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370203 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[21\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370203 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[21\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370203 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[21\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370204 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[22\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370204 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[22\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370204 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[22\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370204 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[22\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370204 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[22\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370204 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[22\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370204 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[22\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370205 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[22\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370205 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[23\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370205 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[23\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370205 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[23\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370205 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[23\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370205 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[23\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370205 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[23\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370206 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[23\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370206 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[23\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370206 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[24\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370206 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[24\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370206 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[24\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370206 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[24\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370206 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[24\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370206 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[24\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370206 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[24\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370206 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[24\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370207 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[25\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370207 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[25\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370207 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[25\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370207 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[25\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370207 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[25\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370207 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[25\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370207 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[25\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370207 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[25\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370208 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[26\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370208 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[26\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370208 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[26\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370208 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[26\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370208 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[26\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370208 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[26\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370208 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[26\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370208 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[26\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370208 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[27\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370208 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[27\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370208 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[27\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370208 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[27\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370208 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[27\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370208 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[27\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370209 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[27\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370209 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[27\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370209 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[28\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370209 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[28\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370209 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[28\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370209 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[28\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370209 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[28\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370209 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[28\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370209 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[28\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370209 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[28\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370209 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[29\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370209 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[29\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370209 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[29\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370209 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[29\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370210 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[29\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370210 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[29\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370210 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[29\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370210 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[29\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370210 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[30\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370210 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[30\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370210 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[30\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370210 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[30\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370210 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[30\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370210 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[30\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370210 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[30\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370210 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[30\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370210 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[31\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370210 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[31\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370211 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[31\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370211 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[31\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370211 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[31\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370211 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[31\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370211 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[31\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370211 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[31\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844370211 "|processorDebugger|instructionMemory:im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ctrl " "Elaborating entity \"control\" for hierarchy \"control:ctrl\"" {  } { { "src/processorDebugger.v" "ctrl" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586844370297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtyTwoBitTwoToOneMux thirtyTwoBitTwoToOneMux:m1 " "Elaborating entity \"thirtyTwoBitTwoToOneMux\" for hierarchy \"thirtyTwoBitTwoToOneMux:m1\"" {  } { { "src/processorDebugger.v" "m1" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586844370302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiveBitTwoToOneMux fiveBitTwoToOneMux:m3 " "Elaborating entity \"fiveBitTwoToOneMux\" for hierarchy \"fiveBitTwoToOneMux:m3\"" {  } { { "src/processorDebugger.v" "m3" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586844370308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:ALUCtrl " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:ALUCtrl\"" {  } { { "src/processorDebugger.v" "ALUCtrl" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586844370314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:regs " "Elaborating entity \"registers\" for hierarchy \"registers:regs\"" {  } { { "src/processorDebugger.v" "regs" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586844370319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:mem " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:mem\"" {  } { { "src/processorDebugger.v" "mem" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586844370334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend signExtend:SE " "Elaborating entity \"signExtend\" for hierarchy \"signExtend:SE\"" {  } { { "src/processorDebugger.v" "SE" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586844370393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "src/processorDebugger.v" "alu1" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586844370397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttonShaper buttonShaper:BS " "Elaborating entity \"buttonShaper\" for hierarchy \"buttonShaper:BS\"" {  } { { "src/processorDebugger.v" "BS" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586844370407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:d0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:d0\"" {  } { { "src/processorDebugger.v" "d0" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586844370412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:displayUnit " "Elaborating entity \"display\" for hierarchy \"display:displayUnit\"" {  } { { "src/processorDebugger.v" "displayUnit" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586844370424 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "line display.v(49) " "Verilog HDL Always Construct warning at display.v(49): inferring latch(es) for variable \"line\", which holds its previous value in one or more paths through the always construct" {  } { { "src/display.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/display.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586844370426 "|processorDebugger|display:displayUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digitOnes display.v(49) " "Verilog HDL Always Construct warning at display.v(49): inferring latch(es) for variable \"digitOnes\", which holds its previous value in one or more paths through the always construct" {  } { { "src/display.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/display.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586844370426 "|processorDebugger|display:displayUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digitTens display.v(49) " "Verilog HDL Always Construct warning at display.v(49): inferring latch(es) for variable \"digitTens\", which holds its previous value in one or more paths through the always construct" {  } { { "src/display.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/display.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586844370426 "|processorDebugger|display:displayUnit"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1586844386485 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "273 " "273 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1586844390020 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586844390593 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586844390593 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7148 " "Implemented 7148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586844391149 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586844391149 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7093 " "Implemented 7093 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1586844391149 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586844391149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586844391195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 14 01:06:31 2020 " "Processing ended: Tue Apr 14 01:06:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586844391195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586844391195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586844391195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586844391195 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1586844392896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586844392904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 01:06:32 2020 " "Processing started: Tue Apr 14 01:06:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586844392904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1586844392904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processorDebugger -c processorDebugger " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processorDebugger -c processorDebugger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1586844392904 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1586844393141 ""}
{ "Info" "0" "" "Project  = processorDebugger" {  } {  } 0 0 "Project  = processorDebugger" 0 0 "Fitter" 0 0 1586844393142 ""}
{ "Info" "0" "" "Revision = processorDebugger" {  } {  } 0 0 "Revision = processorDebugger" 0 0 "Fitter" 0 0 1586844393142 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1586844393395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1586844393396 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processorDebugger 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"processorDebugger\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1586844393461 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1586844393531 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1586844393532 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1586844393914 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1586844393956 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1586844394630 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1586844394634 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1586844399875 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Clk~inputCLKENA0 4307 global CLKCTRL_G6 " "Clk~inputCLKENA0 with 4307 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1586844400150 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1586844400150 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586844400150 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1586844400186 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1586844400200 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1586844400245 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1586844400275 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1586844400275 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1586844400293 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1586844400301 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1586844400315 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1586844400315 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586844400524 ""}
{ "Info" "ISTA_SDC_FOUND" "src/processorDebugger.sdc " "Reading SDC File: 'src/processorDebugger.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1586844404950 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "processorDebugger.sdc 5 CLOCK2_50 port " "Ignored filter at processorDebugger.sdc(5): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1586844404966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock processorDebugger.sdc 5 Argument <targets> is an empty collection " "Ignored create_clock at processorDebugger.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1586844404968 ""}  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1586844404968 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "processorDebugger.sdc 6 CLOCK3_50 port " "Ignored filter at processorDebugger.sdc(6): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1586844404968 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock processorDebugger.sdc 6 Argument <targets> is an empty collection " "Ignored create_clock at processorDebugger.sdc(6): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1586844404968 ""}  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1586844404968 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "processorDebugger.sdc 7 CLOCK_50 port " "Ignored filter at processorDebugger.sdc(7): CLOCK_50 could not be matched with a port" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1586844404969 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock processorDebugger.sdc 7 Argument <targets> is an empty collection " "Ignored create_clock at processorDebugger.sdc(7): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK_50\] " "create_clock -period 20 \[get_ports CLOCK_50\]" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1586844404969 ""}  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1586844404969 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "processorDebugger.sdc 8 CLOCK4_50 port " "Ignored filter at processorDebugger.sdc(8): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1586844404969 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock processorDebugger.sdc 8 Argument <targets> is an empty collection " "Ignored create_clock at processorDebugger.sdc(8): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1586844404970 ""}  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1586844404970 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1586844404970 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1586844404971 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1586844405089 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1586844405091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1586844405261 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1586844405785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:00 " "Fitter placement preparation operations ending: elapsed time is 00:01:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586844465621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1586844516863 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1586844530598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586844530598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1586844532443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "44 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/" { { 1 { 0 "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1586844544018 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1586844544018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1586844593929 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1586844593929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:58 " "Fitter routing operations ending: elapsed time is 00:00:58" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586844593933 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.56 " "Total time spent on timing analysis during the Fitter is 9.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1586844604897 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1586844604957 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1586844613132 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1586844613136 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1586844620825 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:27 " "Fitter post-fit operations ending: elapsed time is 00:00:27" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586844631985 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/output_files/processorDebugger.fit.smsg " "Generated suppressed messages file C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/output_files/processorDebugger.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1586844632917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5964 " "Peak virtual memory: 5964 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586844635290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 14 01:10:35 2020 " "Processing ended: Tue Apr 14 01:10:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586844635290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:03 " "Elapsed time: 00:04:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586844635290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:26 " "Total CPU time (on all processors): 00:08:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586844635290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1586844635290 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1586844636890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586844636897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 01:10:36 2020 " "Processing started: Tue Apr 14 01:10:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586844636897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1586844636897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processorDebugger -c processorDebugger " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processorDebugger -c processorDebugger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1586844636897 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1586844638850 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1586844644843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586844646580 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 14 01:10:46 2020 " "Processing ended: Tue Apr 14 01:10:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586844646580 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586844646580 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586844646580 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1586844646580 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1586844647281 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1586844648249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586844648257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 01:10:47 2020 " "Processing started: Tue Apr 14 01:10:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586844648257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1586844648257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processorDebugger -c processorDebugger " "Command: quartus_sta processorDebugger -c processorDebugger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1586844648257 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1586844648496 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1586844650540 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1586844650541 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586844650620 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586844650620 ""}
{ "Info" "ISTA_SDC_FOUND" "src/processorDebugger.sdc " "Reading SDC File: 'src/processorDebugger.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1586844651478 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "processorDebugger.sdc 5 CLOCK2_50 port " "Ignored filter at processorDebugger.sdc(5): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1586844651496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock processorDebugger.sdc 5 Argument <targets> is an empty collection " "Ignored create_clock at processorDebugger.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1586844651497 ""}  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1586844651497 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "processorDebugger.sdc 6 CLOCK3_50 port " "Ignored filter at processorDebugger.sdc(6): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1586844651497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock processorDebugger.sdc 6 Argument <targets> is an empty collection " "Ignored create_clock at processorDebugger.sdc(6): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1586844651498 ""}  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1586844651498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "processorDebugger.sdc 7 CLOCK_50 port " "Ignored filter at processorDebugger.sdc(7): CLOCK_50 could not be matched with a port" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1586844651498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock processorDebugger.sdc 7 Argument <targets> is an empty collection " "Ignored create_clock at processorDebugger.sdc(7): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK_50\] " "create_clock -period 20 \[get_ports CLOCK_50\]" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1586844651498 ""}  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1586844651498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "processorDebugger.sdc 8 CLOCK4_50 port " "Ignored filter at processorDebugger.sdc(8): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1586844651498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock processorDebugger.sdc 8 Argument <targets> is an empty collection " "Ignored create_clock at processorDebugger.sdc(8): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1586844651499 ""}  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1586844651499 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1586844651499 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1586844651502 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1586844651506 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586844651506 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586844651587 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1586844651593 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1586844651624 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1586844654543 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1586844654543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.208 " "Worst-case setup slack is -15.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844654560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844654560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.208          -55995.621 Clk  " "  -15.208          -55995.621 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844654560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586844654560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.459 " "Worst-case hold slack is 0.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844654738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844654738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 Clk  " "    0.459               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844654738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586844654738 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586844654743 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586844654747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844654752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844654752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538           -3364.570 Clk  " "   -0.538           -3364.570 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844654752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586844654752 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1586844654985 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1586844655035 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1586844663613 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586844664041 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1586844664476 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1586844664476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.036 " "Worst-case setup slack is -15.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844664492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844664492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.036          -55461.345 Clk  " "  -15.036          -55461.345 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844664492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586844664492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.489 " "Worst-case hold slack is 0.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844664665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844664665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 Clk  " "    0.489               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844664665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586844664665 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586844664669 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586844664673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844664679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844664679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538           -3410.390 Clk  " "   -0.538           -3410.390 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844664679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586844664679 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1586844665076 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1586844665312 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1586844674163 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586844674631 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1586844674796 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1586844674796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.575 " "Worst-case setup slack is -7.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844674813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844674813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.575          -26261.196 Clk  " "   -7.575          -26261.196 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844674813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586844674813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844674976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844674976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Clk  " "    0.181               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844674976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586844674976 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586844674980 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586844674984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.103 " "Worst-case minimum pulse width slack is -0.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844674990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844674990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.103            -403.576 Clk  " "   -0.103            -403.576 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844674990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586844674990 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1586844675235 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586844675758 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1586844675894 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1586844675894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.725 " "Worst-case setup slack is -6.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844675900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844675900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.725          -23335.575 Clk  " "   -6.725          -23335.575 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844675900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586844675900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.171 " "Worst-case hold slack is 0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844676058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844676058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 Clk  " "    0.171               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844676058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586844676058 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586844676069 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586844676079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.099 " "Worst-case minimum pulse width slack is -0.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844676096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844676096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.099            -403.839 Clk  " "   -0.099            -403.839 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586844676096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586844676096 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1586844678538 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1586844678619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5152 " "Peak virtual memory: 5152 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586844678791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 14 01:11:18 2020 " "Processing ended: Tue Apr 14 01:11:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586844678791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586844678791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586844678791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1586844678791 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Quartus Prime Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1586844679663 ""}
