/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* EE_SS */
.set EE_SS__0__DR, CYREG_GPIO_PRT3_DR
.set EE_SS__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set EE_SS__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set EE_SS__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set EE_SS__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set EE_SS__0__HSIOM_MASK, 0x000F0000
.set EE_SS__0__HSIOM_SHIFT, 16
.set EE_SS__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set EE_SS__0__INTR, CYREG_GPIO_PRT3_INTR
.set EE_SS__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set EE_SS__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set EE_SS__0__MASK, 0x10
.set EE_SS__0__OUT_SEL, CYREG_UDB_PA7_CFG10
.set EE_SS__0__OUT_SEL_SHIFT, 8
.set EE_SS__0__OUT_SEL_VAL, 3
.set EE_SS__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set EE_SS__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set EE_SS__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set EE_SS__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set EE_SS__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set EE_SS__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set EE_SS__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set EE_SS__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set EE_SS__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set EE_SS__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set EE_SS__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set EE_SS__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set EE_SS__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set EE_SS__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set EE_SS__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set EE_SS__0__PC, CYREG_GPIO_PRT3_PC
.set EE_SS__0__PC2, CYREG_GPIO_PRT3_PC2
.set EE_SS__0__PORT, 3
.set EE_SS__0__PS, CYREG_GPIO_PRT3_PS
.set EE_SS__0__SHIFT, 4
.set EE_SS__DR, CYREG_GPIO_PRT3_DR
.set EE_SS__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set EE_SS__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set EE_SS__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set EE_SS__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set EE_SS__INTR, CYREG_GPIO_PRT3_INTR
.set EE_SS__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set EE_SS__INTSTAT, CYREG_GPIO_PRT3_INTR
.set EE_SS__MASK, 0x10
.set EE_SS__PA__CFG0, CYREG_UDB_PA7_CFG0
.set EE_SS__PA__CFG1, CYREG_UDB_PA7_CFG1
.set EE_SS__PA__CFG10, CYREG_UDB_PA7_CFG10
.set EE_SS__PA__CFG11, CYREG_UDB_PA7_CFG11
.set EE_SS__PA__CFG12, CYREG_UDB_PA7_CFG12
.set EE_SS__PA__CFG13, CYREG_UDB_PA7_CFG13
.set EE_SS__PA__CFG14, CYREG_UDB_PA7_CFG14
.set EE_SS__PA__CFG2, CYREG_UDB_PA7_CFG2
.set EE_SS__PA__CFG3, CYREG_UDB_PA7_CFG3
.set EE_SS__PA__CFG4, CYREG_UDB_PA7_CFG4
.set EE_SS__PA__CFG5, CYREG_UDB_PA7_CFG5
.set EE_SS__PA__CFG6, CYREG_UDB_PA7_CFG6
.set EE_SS__PA__CFG7, CYREG_UDB_PA7_CFG7
.set EE_SS__PA__CFG8, CYREG_UDB_PA7_CFG8
.set EE_SS__PA__CFG9, CYREG_UDB_PA7_CFG9
.set EE_SS__PC, CYREG_GPIO_PRT3_PC
.set EE_SS__PC2, CYREG_GPIO_PRT3_PC2
.set EE_SS__PORT, 3
.set EE_SS__PS, CYREG_GPIO_PRT3_PS
.set EE_SS__SHIFT, 4

/* EE_WP */
.set EE_WP__0__DR, CYREG_GPIO_PRT3_DR
.set EE_WP__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set EE_WP__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set EE_WP__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set EE_WP__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set EE_WP__0__HSIOM_MASK, 0x0000000F
.set EE_WP__0__HSIOM_SHIFT, 0
.set EE_WP__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set EE_WP__0__INTR, CYREG_GPIO_PRT3_INTR
.set EE_WP__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set EE_WP__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set EE_WP__0__MASK, 0x01
.set EE_WP__0__OUT_SEL, CYREG_UDB_PA7_CFG10
.set EE_WP__0__OUT_SEL_SHIFT, 0
.set EE_WP__0__OUT_SEL_VAL, 1
.set EE_WP__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set EE_WP__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set EE_WP__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set EE_WP__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set EE_WP__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set EE_WP__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set EE_WP__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set EE_WP__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set EE_WP__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set EE_WP__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set EE_WP__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set EE_WP__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set EE_WP__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set EE_WP__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set EE_WP__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set EE_WP__0__PC, CYREG_GPIO_PRT3_PC
.set EE_WP__0__PC2, CYREG_GPIO_PRT3_PC2
.set EE_WP__0__PORT, 3
.set EE_WP__0__PS, CYREG_GPIO_PRT3_PS
.set EE_WP__0__SHIFT, 0
.set EE_WP__DR, CYREG_GPIO_PRT3_DR
.set EE_WP__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set EE_WP__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set EE_WP__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set EE_WP__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set EE_WP__INTR, CYREG_GPIO_PRT3_INTR
.set EE_WP__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set EE_WP__INTSTAT, CYREG_GPIO_PRT3_INTR
.set EE_WP__MASK, 0x01
.set EE_WP__PA__CFG0, CYREG_UDB_PA7_CFG0
.set EE_WP__PA__CFG1, CYREG_UDB_PA7_CFG1
.set EE_WP__PA__CFG10, CYREG_UDB_PA7_CFG10
.set EE_WP__PA__CFG11, CYREG_UDB_PA7_CFG11
.set EE_WP__PA__CFG12, CYREG_UDB_PA7_CFG12
.set EE_WP__PA__CFG13, CYREG_UDB_PA7_CFG13
.set EE_WP__PA__CFG14, CYREG_UDB_PA7_CFG14
.set EE_WP__PA__CFG2, CYREG_UDB_PA7_CFG2
.set EE_WP__PA__CFG3, CYREG_UDB_PA7_CFG3
.set EE_WP__PA__CFG4, CYREG_UDB_PA7_CFG4
.set EE_WP__PA__CFG5, CYREG_UDB_PA7_CFG5
.set EE_WP__PA__CFG6, CYREG_UDB_PA7_CFG6
.set EE_WP__PA__CFG7, CYREG_UDB_PA7_CFG7
.set EE_WP__PA__CFG8, CYREG_UDB_PA7_CFG8
.set EE_WP__PA__CFG9, CYREG_UDB_PA7_CFG9
.set EE_WP__PC, CYREG_GPIO_PRT3_PC
.set EE_WP__PC2, CYREG_GPIO_PRT3_PC2
.set EE_WP__PORT, 3
.set EE_WP__PS, CYREG_GPIO_PRT3_PS
.set EE_WP__SHIFT, 0

/* EE_CLK */
.set EE_CLK__0__DR, CYREG_GPIO_PRT3_DR
.set EE_CLK__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set EE_CLK__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set EE_CLK__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set EE_CLK__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set EE_CLK__0__HSIOM_MASK, 0xF0000000
.set EE_CLK__0__HSIOM_SHIFT, 28
.set EE_CLK__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set EE_CLK__0__INTR, CYREG_GPIO_PRT3_INTR
.set EE_CLK__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set EE_CLK__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set EE_CLK__0__MASK, 0x80
.set EE_CLK__0__OUT_SEL, CYREG_UDB_PA7_CFG10
.set EE_CLK__0__OUT_SEL_SHIFT, 14
.set EE_CLK__0__OUT_SEL_VAL, 1
.set EE_CLK__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set EE_CLK__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set EE_CLK__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set EE_CLK__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set EE_CLK__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set EE_CLK__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set EE_CLK__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set EE_CLK__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set EE_CLK__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set EE_CLK__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set EE_CLK__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set EE_CLK__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set EE_CLK__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set EE_CLK__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set EE_CLK__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set EE_CLK__0__PC, CYREG_GPIO_PRT3_PC
.set EE_CLK__0__PC2, CYREG_GPIO_PRT3_PC2
.set EE_CLK__0__PORT, 3
.set EE_CLK__0__PS, CYREG_GPIO_PRT3_PS
.set EE_CLK__0__SHIFT, 7
.set EE_CLK__DR, CYREG_GPIO_PRT3_DR
.set EE_CLK__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set EE_CLK__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set EE_CLK__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set EE_CLK__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set EE_CLK__INTR, CYREG_GPIO_PRT3_INTR
.set EE_CLK__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set EE_CLK__INTSTAT, CYREG_GPIO_PRT3_INTR
.set EE_CLK__MASK, 0x80
.set EE_CLK__PA__CFG0, CYREG_UDB_PA7_CFG0
.set EE_CLK__PA__CFG1, CYREG_UDB_PA7_CFG1
.set EE_CLK__PA__CFG10, CYREG_UDB_PA7_CFG10
.set EE_CLK__PA__CFG11, CYREG_UDB_PA7_CFG11
.set EE_CLK__PA__CFG12, CYREG_UDB_PA7_CFG12
.set EE_CLK__PA__CFG13, CYREG_UDB_PA7_CFG13
.set EE_CLK__PA__CFG14, CYREG_UDB_PA7_CFG14
.set EE_CLK__PA__CFG2, CYREG_UDB_PA7_CFG2
.set EE_CLK__PA__CFG3, CYREG_UDB_PA7_CFG3
.set EE_CLK__PA__CFG4, CYREG_UDB_PA7_CFG4
.set EE_CLK__PA__CFG5, CYREG_UDB_PA7_CFG5
.set EE_CLK__PA__CFG6, CYREG_UDB_PA7_CFG6
.set EE_CLK__PA__CFG7, CYREG_UDB_PA7_CFG7
.set EE_CLK__PA__CFG8, CYREG_UDB_PA7_CFG8
.set EE_CLK__PA__CFG9, CYREG_UDB_PA7_CFG9
.set EE_CLK__PC, CYREG_GPIO_PRT3_PC
.set EE_CLK__PC2, CYREG_GPIO_PRT3_PC2
.set EE_CLK__PORT, 3
.set EE_CLK__PS, CYREG_GPIO_PRT3_PS
.set EE_CLK__SHIFT, 7

/* EE_HOLD */
.set EE_HOLD__0__DR, CYREG_GPIO_PRT3_DR
.set EE_HOLD__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set EE_HOLD__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set EE_HOLD__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set EE_HOLD__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set EE_HOLD__0__HSIOM_MASK, 0x0F000000
.set EE_HOLD__0__HSIOM_SHIFT, 24
.set EE_HOLD__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set EE_HOLD__0__INTR, CYREG_GPIO_PRT3_INTR
.set EE_HOLD__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set EE_HOLD__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set EE_HOLD__0__MASK, 0x40
.set EE_HOLD__0__OUT_SEL, CYREG_UDB_PA7_CFG10
.set EE_HOLD__0__OUT_SEL_SHIFT, 12
.set EE_HOLD__0__OUT_SEL_VAL, 0
.set EE_HOLD__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set EE_HOLD__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set EE_HOLD__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set EE_HOLD__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set EE_HOLD__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set EE_HOLD__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set EE_HOLD__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set EE_HOLD__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set EE_HOLD__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set EE_HOLD__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set EE_HOLD__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set EE_HOLD__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set EE_HOLD__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set EE_HOLD__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set EE_HOLD__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set EE_HOLD__0__PC, CYREG_GPIO_PRT3_PC
.set EE_HOLD__0__PC2, CYREG_GPIO_PRT3_PC2
.set EE_HOLD__0__PORT, 3
.set EE_HOLD__0__PS, CYREG_GPIO_PRT3_PS
.set EE_HOLD__0__SHIFT, 6
.set EE_HOLD__DR, CYREG_GPIO_PRT3_DR
.set EE_HOLD__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set EE_HOLD__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set EE_HOLD__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set EE_HOLD__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set EE_HOLD__INTR, CYREG_GPIO_PRT3_INTR
.set EE_HOLD__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set EE_HOLD__INTSTAT, CYREG_GPIO_PRT3_INTR
.set EE_HOLD__MASK, 0x40
.set EE_HOLD__PA__CFG0, CYREG_UDB_PA7_CFG0
.set EE_HOLD__PA__CFG1, CYREG_UDB_PA7_CFG1
.set EE_HOLD__PA__CFG10, CYREG_UDB_PA7_CFG10
.set EE_HOLD__PA__CFG11, CYREG_UDB_PA7_CFG11
.set EE_HOLD__PA__CFG12, CYREG_UDB_PA7_CFG12
.set EE_HOLD__PA__CFG13, CYREG_UDB_PA7_CFG13
.set EE_HOLD__PA__CFG14, CYREG_UDB_PA7_CFG14
.set EE_HOLD__PA__CFG2, CYREG_UDB_PA7_CFG2
.set EE_HOLD__PA__CFG3, CYREG_UDB_PA7_CFG3
.set EE_HOLD__PA__CFG4, CYREG_UDB_PA7_CFG4
.set EE_HOLD__PA__CFG5, CYREG_UDB_PA7_CFG5
.set EE_HOLD__PA__CFG6, CYREG_UDB_PA7_CFG6
.set EE_HOLD__PA__CFG7, CYREG_UDB_PA7_CFG7
.set EE_HOLD__PA__CFG8, CYREG_UDB_PA7_CFG8
.set EE_HOLD__PA__CFG9, CYREG_UDB_PA7_CFG9
.set EE_HOLD__PC, CYREG_GPIO_PRT3_PC
.set EE_HOLD__PC2, CYREG_GPIO_PRT3_PC2
.set EE_HOLD__PORT, 3
.set EE_HOLD__PS, CYREG_GPIO_PRT3_PS
.set EE_HOLD__SHIFT, 6

/* EE_MISO */
.set EE_MISO__0__DR, CYREG_GPIO_PRT3_DR
.set EE_MISO__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set EE_MISO__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set EE_MISO__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set EE_MISO__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set EE_MISO__0__HSIOM_MASK, 0x00F00000
.set EE_MISO__0__HSIOM_SHIFT, 20
.set EE_MISO__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set EE_MISO__0__INTR, CYREG_GPIO_PRT3_INTR
.set EE_MISO__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set EE_MISO__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set EE_MISO__0__MASK, 0x20
.set EE_MISO__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set EE_MISO__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set EE_MISO__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set EE_MISO__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set EE_MISO__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set EE_MISO__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set EE_MISO__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set EE_MISO__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set EE_MISO__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set EE_MISO__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set EE_MISO__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set EE_MISO__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set EE_MISO__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set EE_MISO__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set EE_MISO__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set EE_MISO__0__PC, CYREG_GPIO_PRT3_PC
.set EE_MISO__0__PC2, CYREG_GPIO_PRT3_PC2
.set EE_MISO__0__PORT, 3
.set EE_MISO__0__PS, CYREG_GPIO_PRT3_PS
.set EE_MISO__0__SHIFT, 5
.set EE_MISO__DR, CYREG_GPIO_PRT3_DR
.set EE_MISO__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set EE_MISO__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set EE_MISO__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set EE_MISO__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set EE_MISO__INTR, CYREG_GPIO_PRT3_INTR
.set EE_MISO__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set EE_MISO__INTSTAT, CYREG_GPIO_PRT3_INTR
.set EE_MISO__MASK, 0x20
.set EE_MISO__PA__CFG0, CYREG_UDB_PA7_CFG0
.set EE_MISO__PA__CFG1, CYREG_UDB_PA7_CFG1
.set EE_MISO__PA__CFG10, CYREG_UDB_PA7_CFG10
.set EE_MISO__PA__CFG11, CYREG_UDB_PA7_CFG11
.set EE_MISO__PA__CFG12, CYREG_UDB_PA7_CFG12
.set EE_MISO__PA__CFG13, CYREG_UDB_PA7_CFG13
.set EE_MISO__PA__CFG14, CYREG_UDB_PA7_CFG14
.set EE_MISO__PA__CFG2, CYREG_UDB_PA7_CFG2
.set EE_MISO__PA__CFG3, CYREG_UDB_PA7_CFG3
.set EE_MISO__PA__CFG4, CYREG_UDB_PA7_CFG4
.set EE_MISO__PA__CFG5, CYREG_UDB_PA7_CFG5
.set EE_MISO__PA__CFG6, CYREG_UDB_PA7_CFG6
.set EE_MISO__PA__CFG7, CYREG_UDB_PA7_CFG7
.set EE_MISO__PA__CFG8, CYREG_UDB_PA7_CFG8
.set EE_MISO__PA__CFG9, CYREG_UDB_PA7_CFG9
.set EE_MISO__PC, CYREG_GPIO_PRT3_PC
.set EE_MISO__PC2, CYREG_GPIO_PRT3_PC2
.set EE_MISO__PORT, 3
.set EE_MISO__PS, CYREG_GPIO_PRT3_PS
.set EE_MISO__SHIFT, 5

/* EE_MOSI */
.set EE_MOSI__0__DR, CYREG_GPIO_PRT3_DR
.set EE_MOSI__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set EE_MOSI__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set EE_MOSI__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set EE_MOSI__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set EE_MOSI__0__HSIOM_MASK, 0x000000F0
.set EE_MOSI__0__HSIOM_SHIFT, 4
.set EE_MOSI__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set EE_MOSI__0__INTR, CYREG_GPIO_PRT3_INTR
.set EE_MOSI__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set EE_MOSI__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set EE_MOSI__0__MASK, 0x02
.set EE_MOSI__0__OUT_SEL, CYREG_UDB_PA7_CFG10
.set EE_MOSI__0__OUT_SEL_SHIFT, 2
.set EE_MOSI__0__OUT_SEL_VAL, 3
.set EE_MOSI__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set EE_MOSI__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set EE_MOSI__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set EE_MOSI__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set EE_MOSI__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set EE_MOSI__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set EE_MOSI__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set EE_MOSI__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set EE_MOSI__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set EE_MOSI__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set EE_MOSI__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set EE_MOSI__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set EE_MOSI__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set EE_MOSI__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set EE_MOSI__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set EE_MOSI__0__PC, CYREG_GPIO_PRT3_PC
.set EE_MOSI__0__PC2, CYREG_GPIO_PRT3_PC2
.set EE_MOSI__0__PORT, 3
.set EE_MOSI__0__PS, CYREG_GPIO_PRT3_PS
.set EE_MOSI__0__SHIFT, 1
.set EE_MOSI__DR, CYREG_GPIO_PRT3_DR
.set EE_MOSI__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set EE_MOSI__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set EE_MOSI__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set EE_MOSI__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set EE_MOSI__INTR, CYREG_GPIO_PRT3_INTR
.set EE_MOSI__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set EE_MOSI__INTSTAT, CYREG_GPIO_PRT3_INTR
.set EE_MOSI__MASK, 0x02
.set EE_MOSI__PA__CFG0, CYREG_UDB_PA7_CFG0
.set EE_MOSI__PA__CFG1, CYREG_UDB_PA7_CFG1
.set EE_MOSI__PA__CFG10, CYREG_UDB_PA7_CFG10
.set EE_MOSI__PA__CFG11, CYREG_UDB_PA7_CFG11
.set EE_MOSI__PA__CFG12, CYREG_UDB_PA7_CFG12
.set EE_MOSI__PA__CFG13, CYREG_UDB_PA7_CFG13
.set EE_MOSI__PA__CFG14, CYREG_UDB_PA7_CFG14
.set EE_MOSI__PA__CFG2, CYREG_UDB_PA7_CFG2
.set EE_MOSI__PA__CFG3, CYREG_UDB_PA7_CFG3
.set EE_MOSI__PA__CFG4, CYREG_UDB_PA7_CFG4
.set EE_MOSI__PA__CFG5, CYREG_UDB_PA7_CFG5
.set EE_MOSI__PA__CFG6, CYREG_UDB_PA7_CFG6
.set EE_MOSI__PA__CFG7, CYREG_UDB_PA7_CFG7
.set EE_MOSI__PA__CFG8, CYREG_UDB_PA7_CFG8
.set EE_MOSI__PA__CFG9, CYREG_UDB_PA7_CFG9
.set EE_MOSI__PC, CYREG_GPIO_PRT3_PC
.set EE_MOSI__PC2, CYREG_GPIO_PRT3_PC2
.set EE_MOSI__PORT, 3
.set EE_MOSI__PS, CYREG_GPIO_PRT3_PS
.set EE_MOSI__SHIFT, 1

/* HOST_SS */
.set HOST_SS__0__DR, CYREG_GPIO_PRT2_DR
.set HOST_SS__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set HOST_SS__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set HOST_SS__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set HOST_SS__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set HOST_SS__0__HSIOM_MASK, 0x0000000F
.set HOST_SS__0__HSIOM_SHIFT, 0
.set HOST_SS__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set HOST_SS__0__INTR, CYREG_GPIO_PRT2_INTR
.set HOST_SS__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set HOST_SS__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set HOST_SS__0__MASK, 0x01
.set HOST_SS__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set HOST_SS__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set HOST_SS__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set HOST_SS__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set HOST_SS__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set HOST_SS__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set HOST_SS__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set HOST_SS__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set HOST_SS__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set HOST_SS__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set HOST_SS__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set HOST_SS__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set HOST_SS__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set HOST_SS__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set HOST_SS__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set HOST_SS__0__PC, CYREG_GPIO_PRT2_PC
.set HOST_SS__0__PC2, CYREG_GPIO_PRT2_PC2
.set HOST_SS__0__PORT, 2
.set HOST_SS__0__PS, CYREG_GPIO_PRT2_PS
.set HOST_SS__0__SHIFT, 0
.set HOST_SS__DR, CYREG_GPIO_PRT2_DR
.set HOST_SS__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set HOST_SS__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set HOST_SS__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set HOST_SS__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set HOST_SS__INTR, CYREG_GPIO_PRT2_INTR
.set HOST_SS__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set HOST_SS__INTSTAT, CYREG_GPIO_PRT2_INTR
.set HOST_SS__MASK, 0x01
.set HOST_SS__PA__CFG0, CYREG_UDB_PA2_CFG0
.set HOST_SS__PA__CFG1, CYREG_UDB_PA2_CFG1
.set HOST_SS__PA__CFG10, CYREG_UDB_PA2_CFG10
.set HOST_SS__PA__CFG11, CYREG_UDB_PA2_CFG11
.set HOST_SS__PA__CFG12, CYREG_UDB_PA2_CFG12
.set HOST_SS__PA__CFG13, CYREG_UDB_PA2_CFG13
.set HOST_SS__PA__CFG14, CYREG_UDB_PA2_CFG14
.set HOST_SS__PA__CFG2, CYREG_UDB_PA2_CFG2
.set HOST_SS__PA__CFG3, CYREG_UDB_PA2_CFG3
.set HOST_SS__PA__CFG4, CYREG_UDB_PA2_CFG4
.set HOST_SS__PA__CFG5, CYREG_UDB_PA2_CFG5
.set HOST_SS__PA__CFG6, CYREG_UDB_PA2_CFG6
.set HOST_SS__PA__CFG7, CYREG_UDB_PA2_CFG7
.set HOST_SS__PA__CFG8, CYREG_UDB_PA2_CFG8
.set HOST_SS__PA__CFG9, CYREG_UDB_PA2_CFG9
.set HOST_SS__PC, CYREG_GPIO_PRT2_PC
.set HOST_SS__PC2, CYREG_GPIO_PRT2_PC2
.set HOST_SS__PORT, 2
.set HOST_SS__PS, CYREG_GPIO_PRT2_PS
.set HOST_SS__SHIFT, 0

/* HOST_WP */
.set HOST_WP__0__DR, CYREG_GPIO_PRT4_DR
.set HOST_WP__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set HOST_WP__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set HOST_WP__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set HOST_WP__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set HOST_WP__0__HSIOM_MASK, 0x0000000F
.set HOST_WP__0__HSIOM_SHIFT, 0
.set HOST_WP__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set HOST_WP__0__INTR, CYREG_GPIO_PRT4_INTR
.set HOST_WP__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set HOST_WP__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set HOST_WP__0__MASK, 0x01
.set HOST_WP__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set HOST_WP__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set HOST_WP__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set HOST_WP__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set HOST_WP__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set HOST_WP__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set HOST_WP__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set HOST_WP__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set HOST_WP__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set HOST_WP__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set HOST_WP__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set HOST_WP__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set HOST_WP__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set HOST_WP__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set HOST_WP__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set HOST_WP__0__PC, CYREG_GPIO_PRT4_PC
.set HOST_WP__0__PC2, CYREG_GPIO_PRT4_PC2
.set HOST_WP__0__PORT, 4
.set HOST_WP__0__PS, CYREG_GPIO_PRT4_PS
.set HOST_WP__0__SHIFT, 0
.set HOST_WP__DR, CYREG_GPIO_PRT4_DR
.set HOST_WP__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set HOST_WP__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set HOST_WP__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set HOST_WP__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set HOST_WP__INTR, CYREG_GPIO_PRT4_INTR
.set HOST_WP__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set HOST_WP__INTSTAT, CYREG_GPIO_PRT4_INTR
.set HOST_WP__MASK, 0x01
.set HOST_WP__PA__CFG0, CYREG_UDB_PA5_CFG0
.set HOST_WP__PA__CFG1, CYREG_UDB_PA5_CFG1
.set HOST_WP__PA__CFG10, CYREG_UDB_PA5_CFG10
.set HOST_WP__PA__CFG11, CYREG_UDB_PA5_CFG11
.set HOST_WP__PA__CFG12, CYREG_UDB_PA5_CFG12
.set HOST_WP__PA__CFG13, CYREG_UDB_PA5_CFG13
.set HOST_WP__PA__CFG14, CYREG_UDB_PA5_CFG14
.set HOST_WP__PA__CFG2, CYREG_UDB_PA5_CFG2
.set HOST_WP__PA__CFG3, CYREG_UDB_PA5_CFG3
.set HOST_WP__PA__CFG4, CYREG_UDB_PA5_CFG4
.set HOST_WP__PA__CFG5, CYREG_UDB_PA5_CFG5
.set HOST_WP__PA__CFG6, CYREG_UDB_PA5_CFG6
.set HOST_WP__PA__CFG7, CYREG_UDB_PA5_CFG7
.set HOST_WP__PA__CFG8, CYREG_UDB_PA5_CFG8
.set HOST_WP__PA__CFG9, CYREG_UDB_PA5_CFG9
.set HOST_WP__PC, CYREG_GPIO_PRT4_PC
.set HOST_WP__PC2, CYREG_GPIO_PRT4_PC2
.set HOST_WP__PORT, 4
.set HOST_WP__PS, CYREG_GPIO_PRT4_PS
.set HOST_WP__SHIFT, 0

/* SPIM_EE */
.set SPIM_EE_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL3
.set SPIM_EE_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL3
.set SPIM_EE_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL3
.set SPIM_EE_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL3
.set SPIM_EE_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL3
.set SPIM_EE_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK3
.set SPIM_EE_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK3
.set SPIM_EE_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK3
.set SPIM_EE_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK3
.set SPIM_EE_BSPIM_BitCounter__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL3
.set SPIM_EE_BSPIM_BitCounter__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL3
.set SPIM_EE_BSPIM_BitCounter__32BIT_COUNT_REG, CYREG_UDB_W32_CTL3
.set SPIM_EE_BSPIM_BitCounter__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK3
.set SPIM_EE_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set SPIM_EE_BSPIM_BitCounter__CONTROL_REG, CYREG_UDB_W8_CTL3
.set SPIM_EE_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set SPIM_EE_BSPIM_BitCounter__COUNT_REG, CYREG_UDB_W8_CTL3
.set SPIM_EE_BSPIM_BitCounter__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set SPIM_EE_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set SPIM_EE_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set SPIM_EE_BSPIM_BitCounter__PERIOD_REG, CYREG_UDB_W8_MSK3
.set SPIM_EE_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL3
.set SPIM_EE_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_UDB_W16_ST3
.set SPIM_EE_BSPIM_BitCounter_ST__32BIT_MASK_REG, CYREG_UDB_W32_MSK3
.set SPIM_EE_BSPIM_BitCounter_ST__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL3
.set SPIM_EE_BSPIM_BitCounter_ST__32BIT_STATUS_REG, CYREG_UDB_W32_ST3
.set SPIM_EE_BSPIM_BitCounter_ST__MASK_REG, CYREG_UDB_W8_MSK3
.set SPIM_EE_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set SPIM_EE_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set SPIM_EE_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set SPIM_EE_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST3
.set SPIM_EE_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST3
.set SPIM_EE_BSPIM_BitCounter_ST__STATUS_REG, CYREG_UDB_W8_ST3
.set SPIM_EE_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL6
.set SPIM_EE_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_UDB_W16_ST6
.set SPIM_EE_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_EE_BSPIM_RxStsReg__4__POS, 4
.set SPIM_EE_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_EE_BSPIM_RxStsReg__5__POS, 5
.set SPIM_EE_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_EE_BSPIM_RxStsReg__6__POS, 6
.set SPIM_EE_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_EE_BSPIM_RxStsReg__MASK_REG, CYREG_UDB_W8_MSK6
.set SPIM_EE_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK6
.set SPIM_EE_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK6
.set SPIM_EE_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL6
.set SPIM_EE_BSPIM_RxStsReg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST6
.set SPIM_EE_BSPIM_RxStsReg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST6
.set SPIM_EE_BSPIM_RxStsReg__STATUS_REG, CYREG_UDB_W8_ST6
.set SPIM_EE_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_UDB_W16_A05
.set SPIM_EE_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_UDB_W16_A15
.set SPIM_EE_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_UDB_W16_D05
.set SPIM_EE_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_UDB_W16_D15
.set SPIM_EE_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL5
.set SPIM_EE_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_UDB_W16_F05
.set SPIM_EE_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_UDB_W16_F15
.set SPIM_EE_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_UDB_CAT16_A5
.set SPIM_EE_BSPIM_sR8_Dp_u0__A0_REG, CYREG_UDB_W8_A05
.set SPIM_EE_BSPIM_sR8_Dp_u0__A1_REG, CYREG_UDB_W8_A15
.set SPIM_EE_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_UDB_CAT16_D5
.set SPIM_EE_BSPIM_sR8_Dp_u0__D0_REG, CYREG_UDB_W8_D05
.set SPIM_EE_BSPIM_sR8_Dp_u0__D1_REG, CYREG_UDB_W8_D15
.set SPIM_EE_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL5
.set SPIM_EE_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_UDB_CAT16_F5
.set SPIM_EE_BSPIM_sR8_Dp_u0__F0_REG, CYREG_UDB_W8_F05
.set SPIM_EE_BSPIM_sR8_Dp_u0__F1_REG, CYREG_UDB_W8_F15
.set SPIM_EE_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_EE_BSPIM_TxStsReg__0__POS, 0
.set SPIM_EE_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_EE_BSPIM_TxStsReg__1__POS, 1
.set SPIM_EE_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set SPIM_EE_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_UDB_W16_ST2
.set SPIM_EE_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_EE_BSPIM_TxStsReg__2__POS, 2
.set SPIM_EE_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_EE_BSPIM_TxStsReg__3__POS, 3
.set SPIM_EE_BSPIM_TxStsReg__32BIT_MASK_REG, CYREG_UDB_W32_MSK2
.set SPIM_EE_BSPIM_TxStsReg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL2
.set SPIM_EE_BSPIM_TxStsReg__32BIT_STATUS_REG, CYREG_UDB_W32_ST2
.set SPIM_EE_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_EE_BSPIM_TxStsReg__4__POS, 4
.set SPIM_EE_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_EE_BSPIM_TxStsReg__MASK_REG, CYREG_UDB_W8_MSK2
.set SPIM_EE_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set SPIM_EE_BSPIM_TxStsReg__STATUS_REG, CYREG_UDB_W8_ST2
.set SPIM_EE_IntClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL22
.set SPIM_EE_IntClock__DIV_ID, 0x00000041
.set SPIM_EE_IntClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set SPIM_EE_IntClock__PA_DIV_ID, 0x000000FF

/* USBUART */
.set USBUART_cy_m0s8_usb__ARB_CFG, CYREG_USBDEVv2_ARB_CFG
.set USBUART_cy_m0s8_usb__ARB_EP1_CFG, CYREG_USBDEVv2_ARB_EP1_CFG
.set USBUART_cy_m0s8_usb__ARB_EP1_INT_EN, CYREG_USBDEVv2_ARB_EP1_INT_EN
.set USBUART_cy_m0s8_usb__ARB_EP1_SR, CYREG_USBDEVv2_ARB_EP1_SR
.set USBUART_cy_m0s8_usb__ARB_EP2_CFG, CYREG_USBDEVv2_ARB_EP2_CFG
.set USBUART_cy_m0s8_usb__ARB_EP2_INT_EN, CYREG_USBDEVv2_ARB_EP2_INT_EN
.set USBUART_cy_m0s8_usb__ARB_EP2_SR, CYREG_USBDEVv2_ARB_EP2_SR
.set USBUART_cy_m0s8_usb__ARB_EP3_CFG, CYREG_USBDEVv2_ARB_EP3_CFG
.set USBUART_cy_m0s8_usb__ARB_EP3_INT_EN, CYREG_USBDEVv2_ARB_EP3_INT_EN
.set USBUART_cy_m0s8_usb__ARB_EP3_SR, CYREG_USBDEVv2_ARB_EP3_SR
.set USBUART_cy_m0s8_usb__ARB_EP4_CFG, CYREG_USBDEVv2_ARB_EP4_CFG
.set USBUART_cy_m0s8_usb__ARB_EP4_INT_EN, CYREG_USBDEVv2_ARB_EP4_INT_EN
.set USBUART_cy_m0s8_usb__ARB_EP4_SR, CYREG_USBDEVv2_ARB_EP4_SR
.set USBUART_cy_m0s8_usb__ARB_EP5_CFG, CYREG_USBDEVv2_ARB_EP5_CFG
.set USBUART_cy_m0s8_usb__ARB_EP5_INT_EN, CYREG_USBDEVv2_ARB_EP5_INT_EN
.set USBUART_cy_m0s8_usb__ARB_EP5_SR, CYREG_USBDEVv2_ARB_EP5_SR
.set USBUART_cy_m0s8_usb__ARB_EP6_CFG, CYREG_USBDEVv2_ARB_EP6_CFG
.set USBUART_cy_m0s8_usb__ARB_EP6_INT_EN, CYREG_USBDEVv2_ARB_EP6_INT_EN
.set USBUART_cy_m0s8_usb__ARB_EP6_SR, CYREG_USBDEVv2_ARB_EP6_SR
.set USBUART_cy_m0s8_usb__ARB_EP7_CFG, CYREG_USBDEVv2_ARB_EP7_CFG
.set USBUART_cy_m0s8_usb__ARB_EP7_INT_EN, CYREG_USBDEVv2_ARB_EP7_INT_EN
.set USBUART_cy_m0s8_usb__ARB_EP7_SR, CYREG_USBDEVv2_ARB_EP7_SR
.set USBUART_cy_m0s8_usb__ARB_EP8_CFG, CYREG_USBDEVv2_ARB_EP8_CFG
.set USBUART_cy_m0s8_usb__ARB_EP8_INT_EN, CYREG_USBDEVv2_ARB_EP8_INT_EN
.set USBUART_cy_m0s8_usb__ARB_EP8_SR, CYREG_USBDEVv2_ARB_EP8_SR
.set USBUART_cy_m0s8_usb__ARB_INT_EN, CYREG_USBDEVv2_ARB_INT_EN
.set USBUART_cy_m0s8_usb__ARB_INT_SR, CYREG_USBDEVv2_ARB_INT_SR
.set USBUART_cy_m0s8_usb__ARB_RW1_DR, CYREG_USBDEVv2_ARB_RW1_DR
.set USBUART_cy_m0s8_usb__ARB_RW1_DR16, CYREG_USBDEVv2_ARB_RW1_DR16
.set USBUART_cy_m0s8_usb__ARB_RW1_RA, CYREG_USBDEVv2_ARB_RW1_RA
.set USBUART_cy_m0s8_usb__ARB_RW1_RA_MSB, CYREG_USBDEVv2_ARB_RW1_RA_MSB
.set USBUART_cy_m0s8_usb__ARB_RW1_RA16, CYREG_USBDEVv2_ARB_RW1_RA16
.set USBUART_cy_m0s8_usb__ARB_RW1_WA, CYREG_USBDEVv2_ARB_RW1_WA
.set USBUART_cy_m0s8_usb__ARB_RW1_WA_MSB, CYREG_USBDEVv2_ARB_RW1_WA_MSB
.set USBUART_cy_m0s8_usb__ARB_RW1_WA16, CYREG_USBDEVv2_ARB_RW1_WA16
.set USBUART_cy_m0s8_usb__ARB_RW2_DR, CYREG_USBDEVv2_ARB_RW2_DR
.set USBUART_cy_m0s8_usb__ARB_RW2_DR16, CYREG_USBDEVv2_ARB_RW2_DR16
.set USBUART_cy_m0s8_usb__ARB_RW2_RA, CYREG_USBDEVv2_ARB_RW2_RA
.set USBUART_cy_m0s8_usb__ARB_RW2_RA_MSB, CYREG_USBDEVv2_ARB_RW2_RA_MSB
.set USBUART_cy_m0s8_usb__ARB_RW2_RA16, CYREG_USBDEVv2_ARB_RW2_RA16
.set USBUART_cy_m0s8_usb__ARB_RW2_WA, CYREG_USBDEVv2_ARB_RW2_WA
.set USBUART_cy_m0s8_usb__ARB_RW2_WA_MSB, CYREG_USBDEVv2_ARB_RW2_WA_MSB
.set USBUART_cy_m0s8_usb__ARB_RW2_WA16, CYREG_USBDEVv2_ARB_RW2_WA16
.set USBUART_cy_m0s8_usb__ARB_RW3_DR, CYREG_USBDEVv2_ARB_RW3_DR
.set USBUART_cy_m0s8_usb__ARB_RW3_DR16, CYREG_USBDEVv2_ARB_RW3_DR16
.set USBUART_cy_m0s8_usb__ARB_RW3_RA, CYREG_USBDEVv2_ARB_RW3_RA
.set USBUART_cy_m0s8_usb__ARB_RW3_RA_MSB, CYREG_USBDEVv2_ARB_RW3_RA_MSB
.set USBUART_cy_m0s8_usb__ARB_RW3_RA16, CYREG_USBDEVv2_ARB_RW3_RA16
.set USBUART_cy_m0s8_usb__ARB_RW3_WA, CYREG_USBDEVv2_ARB_RW3_WA
.set USBUART_cy_m0s8_usb__ARB_RW3_WA_MSB, CYREG_USBDEVv2_ARB_RW3_WA_MSB
.set USBUART_cy_m0s8_usb__ARB_RW3_WA16, CYREG_USBDEVv2_ARB_RW3_WA16
.set USBUART_cy_m0s8_usb__ARB_RW4_DR, CYREG_USBDEVv2_ARB_RW4_DR
.set USBUART_cy_m0s8_usb__ARB_RW4_DR16, CYREG_USBDEVv2_ARB_RW4_DR16
.set USBUART_cy_m0s8_usb__ARB_RW4_RA, CYREG_USBDEVv2_ARB_RW4_RA
.set USBUART_cy_m0s8_usb__ARB_RW4_RA_MSB, CYREG_USBDEVv2_ARB_RW4_RA_MSB
.set USBUART_cy_m0s8_usb__ARB_RW4_RA16, CYREG_USBDEVv2_ARB_RW4_RA16
.set USBUART_cy_m0s8_usb__ARB_RW4_WA, CYREG_USBDEVv2_ARB_RW4_WA
.set USBUART_cy_m0s8_usb__ARB_RW4_WA_MSB, CYREG_USBDEVv2_ARB_RW4_WA_MSB
.set USBUART_cy_m0s8_usb__ARB_RW4_WA16, CYREG_USBDEVv2_ARB_RW4_WA16
.set USBUART_cy_m0s8_usb__ARB_RW5_DR, CYREG_USBDEVv2_ARB_RW5_DR
.set USBUART_cy_m0s8_usb__ARB_RW5_DR16, CYREG_USBDEVv2_ARB_RW5_DR16
.set USBUART_cy_m0s8_usb__ARB_RW5_RA, CYREG_USBDEVv2_ARB_RW5_RA
.set USBUART_cy_m0s8_usb__ARB_RW5_RA_MSB, CYREG_USBDEVv2_ARB_RW5_RA_MSB
.set USBUART_cy_m0s8_usb__ARB_RW5_RA16, CYREG_USBDEVv2_ARB_RW5_RA16
.set USBUART_cy_m0s8_usb__ARB_RW5_WA, CYREG_USBDEVv2_ARB_RW5_WA
.set USBUART_cy_m0s8_usb__ARB_RW5_WA_MSB, CYREG_USBDEVv2_ARB_RW5_WA_MSB
.set USBUART_cy_m0s8_usb__ARB_RW5_WA16, CYREG_USBDEVv2_ARB_RW5_WA16
.set USBUART_cy_m0s8_usb__ARB_RW6_DR, CYREG_USBDEVv2_ARB_RW6_DR
.set USBUART_cy_m0s8_usb__ARB_RW6_DR16, CYREG_USBDEVv2_ARB_RW6_DR16
.set USBUART_cy_m0s8_usb__ARB_RW6_RA, CYREG_USBDEVv2_ARB_RW6_RA
.set USBUART_cy_m0s8_usb__ARB_RW6_RA_MSB, CYREG_USBDEVv2_ARB_RW6_RA_MSB
.set USBUART_cy_m0s8_usb__ARB_RW6_RA16, CYREG_USBDEVv2_ARB_RW6_RA16
.set USBUART_cy_m0s8_usb__ARB_RW6_WA, CYREG_USBDEVv2_ARB_RW6_WA
.set USBUART_cy_m0s8_usb__ARB_RW6_WA_MSB, CYREG_USBDEVv2_ARB_RW6_WA_MSB
.set USBUART_cy_m0s8_usb__ARB_RW6_WA16, CYREG_USBDEVv2_ARB_RW6_WA16
.set USBUART_cy_m0s8_usb__ARB_RW7_DR, CYREG_USBDEVv2_ARB_RW7_DR
.set USBUART_cy_m0s8_usb__ARB_RW7_DR16, CYREG_USBDEVv2_ARB_RW7_DR16
.set USBUART_cy_m0s8_usb__ARB_RW7_RA, CYREG_USBDEVv2_ARB_RW7_RA
.set USBUART_cy_m0s8_usb__ARB_RW7_RA_MSB, CYREG_USBDEVv2_ARB_RW7_RA_MSB
.set USBUART_cy_m0s8_usb__ARB_RW7_RA16, CYREG_USBDEVv2_ARB_RW7_RA16
.set USBUART_cy_m0s8_usb__ARB_RW7_WA, CYREG_USBDEVv2_ARB_RW7_WA
.set USBUART_cy_m0s8_usb__ARB_RW7_WA_MSB, CYREG_USBDEVv2_ARB_RW7_WA_MSB
.set USBUART_cy_m0s8_usb__ARB_RW7_WA16, CYREG_USBDEVv2_ARB_RW7_WA16
.set USBUART_cy_m0s8_usb__ARB_RW8_DR, CYREG_USBDEVv2_ARB_RW8_DR
.set USBUART_cy_m0s8_usb__ARB_RW8_DR16, CYREG_USBDEVv2_ARB_RW8_DR16
.set USBUART_cy_m0s8_usb__ARB_RW8_RA, CYREG_USBDEVv2_ARB_RW8_RA
.set USBUART_cy_m0s8_usb__ARB_RW8_RA_MSB, CYREG_USBDEVv2_ARB_RW8_RA_MSB
.set USBUART_cy_m0s8_usb__ARB_RW8_RA16, CYREG_USBDEVv2_ARB_RW8_RA16
.set USBUART_cy_m0s8_usb__ARB_RW8_WA, CYREG_USBDEVv2_ARB_RW8_WA
.set USBUART_cy_m0s8_usb__ARB_RW8_WA_MSB, CYREG_USBDEVv2_ARB_RW8_WA_MSB
.set USBUART_cy_m0s8_usb__ARB_RW8_WA16, CYREG_USBDEVv2_ARB_RW8_WA16
.set USBUART_cy_m0s8_usb__BUF_SIZE, CYREG_USBDEVv2_BUF_SIZE
.set USBUART_cy_m0s8_usb__BURSTEND0_TR_GROUP, 3
.set USBUART_cy_m0s8_usb__BURSTEND0_TR_OUTPUT, 0
.set USBUART_cy_m0s8_usb__BURSTEND1_TR_GROUP, 3
.set USBUART_cy_m0s8_usb__BURSTEND1_TR_OUTPUT, 1
.set USBUART_cy_m0s8_usb__BURSTEND2_TR_GROUP, 3
.set USBUART_cy_m0s8_usb__BURSTEND2_TR_OUTPUT, 2
.set USBUART_cy_m0s8_usb__BURSTEND3_TR_GROUP, 3
.set USBUART_cy_m0s8_usb__BURSTEND3_TR_OUTPUT, 3
.set USBUART_cy_m0s8_usb__BURSTEND4_TR_GROUP, 3
.set USBUART_cy_m0s8_usb__BURSTEND4_TR_OUTPUT, 4
.set USBUART_cy_m0s8_usb__BURSTEND5_TR_GROUP, 3
.set USBUART_cy_m0s8_usb__BURSTEND5_TR_OUTPUT, 5
.set USBUART_cy_m0s8_usb__BURSTEND6_TR_GROUP, 3
.set USBUART_cy_m0s8_usb__BURSTEND6_TR_OUTPUT, 6
.set USBUART_cy_m0s8_usb__BURSTEND7_TR_GROUP, 3
.set USBUART_cy_m0s8_usb__BURSTEND7_TR_OUTPUT, 7
.set USBUART_cy_m0s8_usb__BUS_RST_CNT, CYREG_USBDEVv2_BUS_RST_CNT
.set USBUART_cy_m0s8_usb__CR0, CYREG_USBDEVv2_CR0
.set USBUART_cy_m0s8_usb__CR1, CYREG_USBDEVv2_CR1
.set USBUART_cy_m0s8_usb__CWA, CYREG_USBDEVv2_CWA
.set USBUART_cy_m0s8_usb__CWA_MSB, CYREG_USBDEVv2_CWA_MSB
.set USBUART_cy_m0s8_usb__CWA16, CYREG_USBDEVv2_CWA16
.set USBUART_cy_m0s8_usb__DMA_THRES, CYREG_USBDEVv2_DMA_THRES
.set USBUART_cy_m0s8_usb__DMA_THRES_MSB, CYREG_USBDEVv2_DMA_THRES_MSB
.set USBUART_cy_m0s8_usb__DMA_THRES16, CYREG_USBDEVv2_DMA_THRES16
.set USBUART_cy_m0s8_usb__DYN_RECONFIG, CYREG_USBDEVv2_DYN_RECONFIG
.set USBUART_cy_m0s8_usb__EP_ACTIVE, CYREG_USBDEVv2_EP_ACTIVE
.set USBUART_cy_m0s8_usb__EP_TYPE, CYREG_USBDEVv2_EP_TYPE
.set USBUART_cy_m0s8_usb__EP0_CNT, CYREG_USBDEVv2_EP0_CNT
.set USBUART_cy_m0s8_usb__EP0_CR, CYREG_USBDEVv2_EP0_CR
.set USBUART_cy_m0s8_usb__EP0_DR0, CYREG_USBDEVv2_EP0_DR0
.set USBUART_cy_m0s8_usb__EP0_DR1, CYREG_USBDEVv2_EP0_DR1
.set USBUART_cy_m0s8_usb__EP0_DR2, CYREG_USBDEVv2_EP0_DR2
.set USBUART_cy_m0s8_usb__EP0_DR3, CYREG_USBDEVv2_EP0_DR3
.set USBUART_cy_m0s8_usb__EP0_DR4, CYREG_USBDEVv2_EP0_DR4
.set USBUART_cy_m0s8_usb__EP0_DR5, CYREG_USBDEVv2_EP0_DR5
.set USBUART_cy_m0s8_usb__EP0_DR6, CYREG_USBDEVv2_EP0_DR6
.set USBUART_cy_m0s8_usb__EP0_DR7, CYREG_USBDEVv2_EP0_DR7
.set USBUART_cy_m0s8_usb__MEM_DATA0, CYREG_USBDEVv2_MEM_DATA0
.set USBUART_cy_m0s8_usb__MEM_DATA1, CYREG_USBDEVv2_MEM_DATA1
.set USBUART_cy_m0s8_usb__MEM_DATA10, CYREG_USBDEVv2_MEM_DATA10
.set USBUART_cy_m0s8_usb__MEM_DATA100, CYREG_USBDEVv2_MEM_DATA100
.set USBUART_cy_m0s8_usb__MEM_DATA101, CYREG_USBDEVv2_MEM_DATA101
.set USBUART_cy_m0s8_usb__MEM_DATA102, CYREG_USBDEVv2_MEM_DATA102
.set USBUART_cy_m0s8_usb__MEM_DATA103, CYREG_USBDEVv2_MEM_DATA103
.set USBUART_cy_m0s8_usb__MEM_DATA104, CYREG_USBDEVv2_MEM_DATA104
.set USBUART_cy_m0s8_usb__MEM_DATA105, CYREG_USBDEVv2_MEM_DATA105
.set USBUART_cy_m0s8_usb__MEM_DATA106, CYREG_USBDEVv2_MEM_DATA106
.set USBUART_cy_m0s8_usb__MEM_DATA107, CYREG_USBDEVv2_MEM_DATA107
.set USBUART_cy_m0s8_usb__MEM_DATA108, CYREG_USBDEVv2_MEM_DATA108
.set USBUART_cy_m0s8_usb__MEM_DATA109, CYREG_USBDEVv2_MEM_DATA109
.set USBUART_cy_m0s8_usb__MEM_DATA11, CYREG_USBDEVv2_MEM_DATA11
.set USBUART_cy_m0s8_usb__MEM_DATA110, CYREG_USBDEVv2_MEM_DATA110
.set USBUART_cy_m0s8_usb__MEM_DATA111, CYREG_USBDEVv2_MEM_DATA111
.set USBUART_cy_m0s8_usb__MEM_DATA112, CYREG_USBDEVv2_MEM_DATA112
.set USBUART_cy_m0s8_usb__MEM_DATA113, CYREG_USBDEVv2_MEM_DATA113
.set USBUART_cy_m0s8_usb__MEM_DATA114, CYREG_USBDEVv2_MEM_DATA114
.set USBUART_cy_m0s8_usb__MEM_DATA115, CYREG_USBDEVv2_MEM_DATA115
.set USBUART_cy_m0s8_usb__MEM_DATA116, CYREG_USBDEVv2_MEM_DATA116
.set USBUART_cy_m0s8_usb__MEM_DATA117, CYREG_USBDEVv2_MEM_DATA117
.set USBUART_cy_m0s8_usb__MEM_DATA118, CYREG_USBDEVv2_MEM_DATA118
.set USBUART_cy_m0s8_usb__MEM_DATA119, CYREG_USBDEVv2_MEM_DATA119
.set USBUART_cy_m0s8_usb__MEM_DATA12, CYREG_USBDEVv2_MEM_DATA12
.set USBUART_cy_m0s8_usb__MEM_DATA120, CYREG_USBDEVv2_MEM_DATA120
.set USBUART_cy_m0s8_usb__MEM_DATA121, CYREG_USBDEVv2_MEM_DATA121
.set USBUART_cy_m0s8_usb__MEM_DATA122, CYREG_USBDEVv2_MEM_DATA122
.set USBUART_cy_m0s8_usb__MEM_DATA123, CYREG_USBDEVv2_MEM_DATA123
.set USBUART_cy_m0s8_usb__MEM_DATA124, CYREG_USBDEVv2_MEM_DATA124
.set USBUART_cy_m0s8_usb__MEM_DATA125, CYREG_USBDEVv2_MEM_DATA125
.set USBUART_cy_m0s8_usb__MEM_DATA126, CYREG_USBDEVv2_MEM_DATA126
.set USBUART_cy_m0s8_usb__MEM_DATA127, CYREG_USBDEVv2_MEM_DATA127
.set USBUART_cy_m0s8_usb__MEM_DATA128, CYREG_USBDEVv2_MEM_DATA128
.set USBUART_cy_m0s8_usb__MEM_DATA129, CYREG_USBDEVv2_MEM_DATA129
.set USBUART_cy_m0s8_usb__MEM_DATA13, CYREG_USBDEVv2_MEM_DATA13
.set USBUART_cy_m0s8_usb__MEM_DATA130, CYREG_USBDEVv2_MEM_DATA130
.set USBUART_cy_m0s8_usb__MEM_DATA131, CYREG_USBDEVv2_MEM_DATA131
.set USBUART_cy_m0s8_usb__MEM_DATA132, CYREG_USBDEVv2_MEM_DATA132
.set USBUART_cy_m0s8_usb__MEM_DATA133, CYREG_USBDEVv2_MEM_DATA133
.set USBUART_cy_m0s8_usb__MEM_DATA134, CYREG_USBDEVv2_MEM_DATA134
.set USBUART_cy_m0s8_usb__MEM_DATA135, CYREG_USBDEVv2_MEM_DATA135
.set USBUART_cy_m0s8_usb__MEM_DATA136, CYREG_USBDEVv2_MEM_DATA136
.set USBUART_cy_m0s8_usb__MEM_DATA137, CYREG_USBDEVv2_MEM_DATA137
.set USBUART_cy_m0s8_usb__MEM_DATA138, CYREG_USBDEVv2_MEM_DATA138
.set USBUART_cy_m0s8_usb__MEM_DATA139, CYREG_USBDEVv2_MEM_DATA139
.set USBUART_cy_m0s8_usb__MEM_DATA14, CYREG_USBDEVv2_MEM_DATA14
.set USBUART_cy_m0s8_usb__MEM_DATA140, CYREG_USBDEVv2_MEM_DATA140
.set USBUART_cy_m0s8_usb__MEM_DATA141, CYREG_USBDEVv2_MEM_DATA141
.set USBUART_cy_m0s8_usb__MEM_DATA142, CYREG_USBDEVv2_MEM_DATA142
.set USBUART_cy_m0s8_usb__MEM_DATA143, CYREG_USBDEVv2_MEM_DATA143
.set USBUART_cy_m0s8_usb__MEM_DATA144, CYREG_USBDEVv2_MEM_DATA144
.set USBUART_cy_m0s8_usb__MEM_DATA145, CYREG_USBDEVv2_MEM_DATA145
.set USBUART_cy_m0s8_usb__MEM_DATA146, CYREG_USBDEVv2_MEM_DATA146
.set USBUART_cy_m0s8_usb__MEM_DATA147, CYREG_USBDEVv2_MEM_DATA147
.set USBUART_cy_m0s8_usb__MEM_DATA148, CYREG_USBDEVv2_MEM_DATA148
.set USBUART_cy_m0s8_usb__MEM_DATA149, CYREG_USBDEVv2_MEM_DATA149
.set USBUART_cy_m0s8_usb__MEM_DATA15, CYREG_USBDEVv2_MEM_DATA15
.set USBUART_cy_m0s8_usb__MEM_DATA150, CYREG_USBDEVv2_MEM_DATA150
.set USBUART_cy_m0s8_usb__MEM_DATA151, CYREG_USBDEVv2_MEM_DATA151
.set USBUART_cy_m0s8_usb__MEM_DATA152, CYREG_USBDEVv2_MEM_DATA152
.set USBUART_cy_m0s8_usb__MEM_DATA153, CYREG_USBDEVv2_MEM_DATA153
.set USBUART_cy_m0s8_usb__MEM_DATA154, CYREG_USBDEVv2_MEM_DATA154
.set USBUART_cy_m0s8_usb__MEM_DATA155, CYREG_USBDEVv2_MEM_DATA155
.set USBUART_cy_m0s8_usb__MEM_DATA156, CYREG_USBDEVv2_MEM_DATA156
.set USBUART_cy_m0s8_usb__MEM_DATA157, CYREG_USBDEVv2_MEM_DATA157
.set USBUART_cy_m0s8_usb__MEM_DATA158, CYREG_USBDEVv2_MEM_DATA158
.set USBUART_cy_m0s8_usb__MEM_DATA159, CYREG_USBDEVv2_MEM_DATA159
.set USBUART_cy_m0s8_usb__MEM_DATA16, CYREG_USBDEVv2_MEM_DATA16
.set USBUART_cy_m0s8_usb__MEM_DATA160, CYREG_USBDEVv2_MEM_DATA160
.set USBUART_cy_m0s8_usb__MEM_DATA161, CYREG_USBDEVv2_MEM_DATA161
.set USBUART_cy_m0s8_usb__MEM_DATA162, CYREG_USBDEVv2_MEM_DATA162
.set USBUART_cy_m0s8_usb__MEM_DATA163, CYREG_USBDEVv2_MEM_DATA163
.set USBUART_cy_m0s8_usb__MEM_DATA164, CYREG_USBDEVv2_MEM_DATA164
.set USBUART_cy_m0s8_usb__MEM_DATA165, CYREG_USBDEVv2_MEM_DATA165
.set USBUART_cy_m0s8_usb__MEM_DATA166, CYREG_USBDEVv2_MEM_DATA166
.set USBUART_cy_m0s8_usb__MEM_DATA167, CYREG_USBDEVv2_MEM_DATA167
.set USBUART_cy_m0s8_usb__MEM_DATA168, CYREG_USBDEVv2_MEM_DATA168
.set USBUART_cy_m0s8_usb__MEM_DATA169, CYREG_USBDEVv2_MEM_DATA169
.set USBUART_cy_m0s8_usb__MEM_DATA17, CYREG_USBDEVv2_MEM_DATA17
.set USBUART_cy_m0s8_usb__MEM_DATA170, CYREG_USBDEVv2_MEM_DATA170
.set USBUART_cy_m0s8_usb__MEM_DATA171, CYREG_USBDEVv2_MEM_DATA171
.set USBUART_cy_m0s8_usb__MEM_DATA172, CYREG_USBDEVv2_MEM_DATA172
.set USBUART_cy_m0s8_usb__MEM_DATA173, CYREG_USBDEVv2_MEM_DATA173
.set USBUART_cy_m0s8_usb__MEM_DATA174, CYREG_USBDEVv2_MEM_DATA174
.set USBUART_cy_m0s8_usb__MEM_DATA175, CYREG_USBDEVv2_MEM_DATA175
.set USBUART_cy_m0s8_usb__MEM_DATA176, CYREG_USBDEVv2_MEM_DATA176
.set USBUART_cy_m0s8_usb__MEM_DATA177, CYREG_USBDEVv2_MEM_DATA177
.set USBUART_cy_m0s8_usb__MEM_DATA178, CYREG_USBDEVv2_MEM_DATA178
.set USBUART_cy_m0s8_usb__MEM_DATA179, CYREG_USBDEVv2_MEM_DATA179
.set USBUART_cy_m0s8_usb__MEM_DATA18, CYREG_USBDEVv2_MEM_DATA18
.set USBUART_cy_m0s8_usb__MEM_DATA180, CYREG_USBDEVv2_MEM_DATA180
.set USBUART_cy_m0s8_usb__MEM_DATA181, CYREG_USBDEVv2_MEM_DATA181
.set USBUART_cy_m0s8_usb__MEM_DATA182, CYREG_USBDEVv2_MEM_DATA182
.set USBUART_cy_m0s8_usb__MEM_DATA183, CYREG_USBDEVv2_MEM_DATA183
.set USBUART_cy_m0s8_usb__MEM_DATA184, CYREG_USBDEVv2_MEM_DATA184
.set USBUART_cy_m0s8_usb__MEM_DATA185, CYREG_USBDEVv2_MEM_DATA185
.set USBUART_cy_m0s8_usb__MEM_DATA186, CYREG_USBDEVv2_MEM_DATA186
.set USBUART_cy_m0s8_usb__MEM_DATA187, CYREG_USBDEVv2_MEM_DATA187
.set USBUART_cy_m0s8_usb__MEM_DATA188, CYREG_USBDEVv2_MEM_DATA188
.set USBUART_cy_m0s8_usb__MEM_DATA189, CYREG_USBDEVv2_MEM_DATA189
.set USBUART_cy_m0s8_usb__MEM_DATA19, CYREG_USBDEVv2_MEM_DATA19
.set USBUART_cy_m0s8_usb__MEM_DATA190, CYREG_USBDEVv2_MEM_DATA190
.set USBUART_cy_m0s8_usb__MEM_DATA191, CYREG_USBDEVv2_MEM_DATA191
.set USBUART_cy_m0s8_usb__MEM_DATA192, CYREG_USBDEVv2_MEM_DATA192
.set USBUART_cy_m0s8_usb__MEM_DATA193, CYREG_USBDEVv2_MEM_DATA193
.set USBUART_cy_m0s8_usb__MEM_DATA194, CYREG_USBDEVv2_MEM_DATA194
.set USBUART_cy_m0s8_usb__MEM_DATA195, CYREG_USBDEVv2_MEM_DATA195
.set USBUART_cy_m0s8_usb__MEM_DATA196, CYREG_USBDEVv2_MEM_DATA196
.set USBUART_cy_m0s8_usb__MEM_DATA197, CYREG_USBDEVv2_MEM_DATA197
.set USBUART_cy_m0s8_usb__MEM_DATA198, CYREG_USBDEVv2_MEM_DATA198
.set USBUART_cy_m0s8_usb__MEM_DATA199, CYREG_USBDEVv2_MEM_DATA199
.set USBUART_cy_m0s8_usb__MEM_DATA2, CYREG_USBDEVv2_MEM_DATA2
.set USBUART_cy_m0s8_usb__MEM_DATA20, CYREG_USBDEVv2_MEM_DATA20
.set USBUART_cy_m0s8_usb__MEM_DATA200, CYREG_USBDEVv2_MEM_DATA200
.set USBUART_cy_m0s8_usb__MEM_DATA201, CYREG_USBDEVv2_MEM_DATA201
.set USBUART_cy_m0s8_usb__MEM_DATA202, CYREG_USBDEVv2_MEM_DATA202
.set USBUART_cy_m0s8_usb__MEM_DATA203, CYREG_USBDEVv2_MEM_DATA203
.set USBUART_cy_m0s8_usb__MEM_DATA204, CYREG_USBDEVv2_MEM_DATA204
.set USBUART_cy_m0s8_usb__MEM_DATA205, CYREG_USBDEVv2_MEM_DATA205
.set USBUART_cy_m0s8_usb__MEM_DATA206, CYREG_USBDEVv2_MEM_DATA206
.set USBUART_cy_m0s8_usb__MEM_DATA207, CYREG_USBDEVv2_MEM_DATA207
.set USBUART_cy_m0s8_usb__MEM_DATA208, CYREG_USBDEVv2_MEM_DATA208
.set USBUART_cy_m0s8_usb__MEM_DATA209, CYREG_USBDEVv2_MEM_DATA209
.set USBUART_cy_m0s8_usb__MEM_DATA21, CYREG_USBDEVv2_MEM_DATA21
.set USBUART_cy_m0s8_usb__MEM_DATA210, CYREG_USBDEVv2_MEM_DATA210
.set USBUART_cy_m0s8_usb__MEM_DATA211, CYREG_USBDEVv2_MEM_DATA211
.set USBUART_cy_m0s8_usb__MEM_DATA212, CYREG_USBDEVv2_MEM_DATA212
.set USBUART_cy_m0s8_usb__MEM_DATA213, CYREG_USBDEVv2_MEM_DATA213
.set USBUART_cy_m0s8_usb__MEM_DATA214, CYREG_USBDEVv2_MEM_DATA214
.set USBUART_cy_m0s8_usb__MEM_DATA215, CYREG_USBDEVv2_MEM_DATA215
.set USBUART_cy_m0s8_usb__MEM_DATA216, CYREG_USBDEVv2_MEM_DATA216
.set USBUART_cy_m0s8_usb__MEM_DATA217, CYREG_USBDEVv2_MEM_DATA217
.set USBUART_cy_m0s8_usb__MEM_DATA218, CYREG_USBDEVv2_MEM_DATA218
.set USBUART_cy_m0s8_usb__MEM_DATA219, CYREG_USBDEVv2_MEM_DATA219
.set USBUART_cy_m0s8_usb__MEM_DATA22, CYREG_USBDEVv2_MEM_DATA22
.set USBUART_cy_m0s8_usb__MEM_DATA220, CYREG_USBDEVv2_MEM_DATA220
.set USBUART_cy_m0s8_usb__MEM_DATA221, CYREG_USBDEVv2_MEM_DATA221
.set USBUART_cy_m0s8_usb__MEM_DATA222, CYREG_USBDEVv2_MEM_DATA222
.set USBUART_cy_m0s8_usb__MEM_DATA223, CYREG_USBDEVv2_MEM_DATA223
.set USBUART_cy_m0s8_usb__MEM_DATA224, CYREG_USBDEVv2_MEM_DATA224
.set USBUART_cy_m0s8_usb__MEM_DATA225, CYREG_USBDEVv2_MEM_DATA225
.set USBUART_cy_m0s8_usb__MEM_DATA226, CYREG_USBDEVv2_MEM_DATA226
.set USBUART_cy_m0s8_usb__MEM_DATA227, CYREG_USBDEVv2_MEM_DATA227
.set USBUART_cy_m0s8_usb__MEM_DATA228, CYREG_USBDEVv2_MEM_DATA228
.set USBUART_cy_m0s8_usb__MEM_DATA229, CYREG_USBDEVv2_MEM_DATA229
.set USBUART_cy_m0s8_usb__MEM_DATA23, CYREG_USBDEVv2_MEM_DATA23
.set USBUART_cy_m0s8_usb__MEM_DATA230, CYREG_USBDEVv2_MEM_DATA230
.set USBUART_cy_m0s8_usb__MEM_DATA231, CYREG_USBDEVv2_MEM_DATA231
.set USBUART_cy_m0s8_usb__MEM_DATA232, CYREG_USBDEVv2_MEM_DATA232
.set USBUART_cy_m0s8_usb__MEM_DATA233, CYREG_USBDEVv2_MEM_DATA233
.set USBUART_cy_m0s8_usb__MEM_DATA234, CYREG_USBDEVv2_MEM_DATA234
.set USBUART_cy_m0s8_usb__MEM_DATA235, CYREG_USBDEVv2_MEM_DATA235
.set USBUART_cy_m0s8_usb__MEM_DATA236, CYREG_USBDEVv2_MEM_DATA236
.set USBUART_cy_m0s8_usb__MEM_DATA237, CYREG_USBDEVv2_MEM_DATA237
.set USBUART_cy_m0s8_usb__MEM_DATA238, CYREG_USBDEVv2_MEM_DATA238
.set USBUART_cy_m0s8_usb__MEM_DATA239, CYREG_USBDEVv2_MEM_DATA239
.set USBUART_cy_m0s8_usb__MEM_DATA24, CYREG_USBDEVv2_MEM_DATA24
.set USBUART_cy_m0s8_usb__MEM_DATA240, CYREG_USBDEVv2_MEM_DATA240
.set USBUART_cy_m0s8_usb__MEM_DATA241, CYREG_USBDEVv2_MEM_DATA241
.set USBUART_cy_m0s8_usb__MEM_DATA242, CYREG_USBDEVv2_MEM_DATA242
.set USBUART_cy_m0s8_usb__MEM_DATA243, CYREG_USBDEVv2_MEM_DATA243
.set USBUART_cy_m0s8_usb__MEM_DATA244, CYREG_USBDEVv2_MEM_DATA244
.set USBUART_cy_m0s8_usb__MEM_DATA245, CYREG_USBDEVv2_MEM_DATA245
.set USBUART_cy_m0s8_usb__MEM_DATA246, CYREG_USBDEVv2_MEM_DATA246
.set USBUART_cy_m0s8_usb__MEM_DATA247, CYREG_USBDEVv2_MEM_DATA247
.set USBUART_cy_m0s8_usb__MEM_DATA248, CYREG_USBDEVv2_MEM_DATA248
.set USBUART_cy_m0s8_usb__MEM_DATA249, CYREG_USBDEVv2_MEM_DATA249
.set USBUART_cy_m0s8_usb__MEM_DATA25, CYREG_USBDEVv2_MEM_DATA25
.set USBUART_cy_m0s8_usb__MEM_DATA250, CYREG_USBDEVv2_MEM_DATA250
.set USBUART_cy_m0s8_usb__MEM_DATA251, CYREG_USBDEVv2_MEM_DATA251
.set USBUART_cy_m0s8_usb__MEM_DATA252, CYREG_USBDEVv2_MEM_DATA252
.set USBUART_cy_m0s8_usb__MEM_DATA253, CYREG_USBDEVv2_MEM_DATA253
.set USBUART_cy_m0s8_usb__MEM_DATA254, CYREG_USBDEVv2_MEM_DATA254
.set USBUART_cy_m0s8_usb__MEM_DATA255, CYREG_USBDEVv2_MEM_DATA255
.set USBUART_cy_m0s8_usb__MEM_DATA256, CYREG_USBDEVv2_MEM_DATA256
.set USBUART_cy_m0s8_usb__MEM_DATA257, CYREG_USBDEVv2_MEM_DATA257
.set USBUART_cy_m0s8_usb__MEM_DATA258, CYREG_USBDEVv2_MEM_DATA258
.set USBUART_cy_m0s8_usb__MEM_DATA259, CYREG_USBDEVv2_MEM_DATA259
.set USBUART_cy_m0s8_usb__MEM_DATA26, CYREG_USBDEVv2_MEM_DATA26
.set USBUART_cy_m0s8_usb__MEM_DATA260, CYREG_USBDEVv2_MEM_DATA260
.set USBUART_cy_m0s8_usb__MEM_DATA261, CYREG_USBDEVv2_MEM_DATA261
.set USBUART_cy_m0s8_usb__MEM_DATA262, CYREG_USBDEVv2_MEM_DATA262
.set USBUART_cy_m0s8_usb__MEM_DATA263, CYREG_USBDEVv2_MEM_DATA263
.set USBUART_cy_m0s8_usb__MEM_DATA264, CYREG_USBDEVv2_MEM_DATA264
.set USBUART_cy_m0s8_usb__MEM_DATA265, CYREG_USBDEVv2_MEM_DATA265
.set USBUART_cy_m0s8_usb__MEM_DATA266, CYREG_USBDEVv2_MEM_DATA266
.set USBUART_cy_m0s8_usb__MEM_DATA267, CYREG_USBDEVv2_MEM_DATA267
.set USBUART_cy_m0s8_usb__MEM_DATA268, CYREG_USBDEVv2_MEM_DATA268
.set USBUART_cy_m0s8_usb__MEM_DATA269, CYREG_USBDEVv2_MEM_DATA269
.set USBUART_cy_m0s8_usb__MEM_DATA27, CYREG_USBDEVv2_MEM_DATA27
.set USBUART_cy_m0s8_usb__MEM_DATA270, CYREG_USBDEVv2_MEM_DATA270
.set USBUART_cy_m0s8_usb__MEM_DATA271, CYREG_USBDEVv2_MEM_DATA271
.set USBUART_cy_m0s8_usb__MEM_DATA272, CYREG_USBDEVv2_MEM_DATA272
.set USBUART_cy_m0s8_usb__MEM_DATA273, CYREG_USBDEVv2_MEM_DATA273
.set USBUART_cy_m0s8_usb__MEM_DATA274, CYREG_USBDEVv2_MEM_DATA274
.set USBUART_cy_m0s8_usb__MEM_DATA275, CYREG_USBDEVv2_MEM_DATA275
.set USBUART_cy_m0s8_usb__MEM_DATA276, CYREG_USBDEVv2_MEM_DATA276
.set USBUART_cy_m0s8_usb__MEM_DATA277, CYREG_USBDEVv2_MEM_DATA277
.set USBUART_cy_m0s8_usb__MEM_DATA278, CYREG_USBDEVv2_MEM_DATA278
.set USBUART_cy_m0s8_usb__MEM_DATA279, CYREG_USBDEVv2_MEM_DATA279
.set USBUART_cy_m0s8_usb__MEM_DATA28, CYREG_USBDEVv2_MEM_DATA28
.set USBUART_cy_m0s8_usb__MEM_DATA280, CYREG_USBDEVv2_MEM_DATA280
.set USBUART_cy_m0s8_usb__MEM_DATA281, CYREG_USBDEVv2_MEM_DATA281
.set USBUART_cy_m0s8_usb__MEM_DATA282, CYREG_USBDEVv2_MEM_DATA282
.set USBUART_cy_m0s8_usb__MEM_DATA283, CYREG_USBDEVv2_MEM_DATA283
.set USBUART_cy_m0s8_usb__MEM_DATA284, CYREG_USBDEVv2_MEM_DATA284
.set USBUART_cy_m0s8_usb__MEM_DATA285, CYREG_USBDEVv2_MEM_DATA285
.set USBUART_cy_m0s8_usb__MEM_DATA286, CYREG_USBDEVv2_MEM_DATA286
.set USBUART_cy_m0s8_usb__MEM_DATA287, CYREG_USBDEVv2_MEM_DATA287
.set USBUART_cy_m0s8_usb__MEM_DATA288, CYREG_USBDEVv2_MEM_DATA288
.set USBUART_cy_m0s8_usb__MEM_DATA289, CYREG_USBDEVv2_MEM_DATA289
.set USBUART_cy_m0s8_usb__MEM_DATA29, CYREG_USBDEVv2_MEM_DATA29
.set USBUART_cy_m0s8_usb__MEM_DATA290, CYREG_USBDEVv2_MEM_DATA290
.set USBUART_cy_m0s8_usb__MEM_DATA291, CYREG_USBDEVv2_MEM_DATA291
.set USBUART_cy_m0s8_usb__MEM_DATA292, CYREG_USBDEVv2_MEM_DATA292
.set USBUART_cy_m0s8_usb__MEM_DATA293, CYREG_USBDEVv2_MEM_DATA293
.set USBUART_cy_m0s8_usb__MEM_DATA294, CYREG_USBDEVv2_MEM_DATA294
.set USBUART_cy_m0s8_usb__MEM_DATA295, CYREG_USBDEVv2_MEM_DATA295
.set USBUART_cy_m0s8_usb__MEM_DATA296, CYREG_USBDEVv2_MEM_DATA296
.set USBUART_cy_m0s8_usb__MEM_DATA297, CYREG_USBDEVv2_MEM_DATA297
.set USBUART_cy_m0s8_usb__MEM_DATA298, CYREG_USBDEVv2_MEM_DATA298
.set USBUART_cy_m0s8_usb__MEM_DATA299, CYREG_USBDEVv2_MEM_DATA299
.set USBUART_cy_m0s8_usb__MEM_DATA3, CYREG_USBDEVv2_MEM_DATA3
.set USBUART_cy_m0s8_usb__MEM_DATA30, CYREG_USBDEVv2_MEM_DATA30
.set USBUART_cy_m0s8_usb__MEM_DATA300, CYREG_USBDEVv2_MEM_DATA300
.set USBUART_cy_m0s8_usb__MEM_DATA301, CYREG_USBDEVv2_MEM_DATA301
.set USBUART_cy_m0s8_usb__MEM_DATA302, CYREG_USBDEVv2_MEM_DATA302
.set USBUART_cy_m0s8_usb__MEM_DATA303, CYREG_USBDEVv2_MEM_DATA303
.set USBUART_cy_m0s8_usb__MEM_DATA304, CYREG_USBDEVv2_MEM_DATA304
.set USBUART_cy_m0s8_usb__MEM_DATA305, CYREG_USBDEVv2_MEM_DATA305
.set USBUART_cy_m0s8_usb__MEM_DATA306, CYREG_USBDEVv2_MEM_DATA306
.set USBUART_cy_m0s8_usb__MEM_DATA307, CYREG_USBDEVv2_MEM_DATA307
.set USBUART_cy_m0s8_usb__MEM_DATA308, CYREG_USBDEVv2_MEM_DATA308
.set USBUART_cy_m0s8_usb__MEM_DATA309, CYREG_USBDEVv2_MEM_DATA309
.set USBUART_cy_m0s8_usb__MEM_DATA31, CYREG_USBDEVv2_MEM_DATA31
.set USBUART_cy_m0s8_usb__MEM_DATA310, CYREG_USBDEVv2_MEM_DATA310
.set USBUART_cy_m0s8_usb__MEM_DATA311, CYREG_USBDEVv2_MEM_DATA311
.set USBUART_cy_m0s8_usb__MEM_DATA312, CYREG_USBDEVv2_MEM_DATA312
.set USBUART_cy_m0s8_usb__MEM_DATA313, CYREG_USBDEVv2_MEM_DATA313
.set USBUART_cy_m0s8_usb__MEM_DATA314, CYREG_USBDEVv2_MEM_DATA314
.set USBUART_cy_m0s8_usb__MEM_DATA315, CYREG_USBDEVv2_MEM_DATA315
.set USBUART_cy_m0s8_usb__MEM_DATA316, CYREG_USBDEVv2_MEM_DATA316
.set USBUART_cy_m0s8_usb__MEM_DATA317, CYREG_USBDEVv2_MEM_DATA317
.set USBUART_cy_m0s8_usb__MEM_DATA318, CYREG_USBDEVv2_MEM_DATA318
.set USBUART_cy_m0s8_usb__MEM_DATA319, CYREG_USBDEVv2_MEM_DATA319
.set USBUART_cy_m0s8_usb__MEM_DATA32, CYREG_USBDEVv2_MEM_DATA32
.set USBUART_cy_m0s8_usb__MEM_DATA320, CYREG_USBDEVv2_MEM_DATA320
.set USBUART_cy_m0s8_usb__MEM_DATA321, CYREG_USBDEVv2_MEM_DATA321
.set USBUART_cy_m0s8_usb__MEM_DATA322, CYREG_USBDEVv2_MEM_DATA322
.set USBUART_cy_m0s8_usb__MEM_DATA323, CYREG_USBDEVv2_MEM_DATA323
.set USBUART_cy_m0s8_usb__MEM_DATA324, CYREG_USBDEVv2_MEM_DATA324
.set USBUART_cy_m0s8_usb__MEM_DATA325, CYREG_USBDEVv2_MEM_DATA325
.set USBUART_cy_m0s8_usb__MEM_DATA326, CYREG_USBDEVv2_MEM_DATA326
.set USBUART_cy_m0s8_usb__MEM_DATA327, CYREG_USBDEVv2_MEM_DATA327
.set USBUART_cy_m0s8_usb__MEM_DATA328, CYREG_USBDEVv2_MEM_DATA328
.set USBUART_cy_m0s8_usb__MEM_DATA329, CYREG_USBDEVv2_MEM_DATA329
.set USBUART_cy_m0s8_usb__MEM_DATA33, CYREG_USBDEVv2_MEM_DATA33
.set USBUART_cy_m0s8_usb__MEM_DATA330, CYREG_USBDEVv2_MEM_DATA330
.set USBUART_cy_m0s8_usb__MEM_DATA331, CYREG_USBDEVv2_MEM_DATA331
.set USBUART_cy_m0s8_usb__MEM_DATA332, CYREG_USBDEVv2_MEM_DATA332
.set USBUART_cy_m0s8_usb__MEM_DATA333, CYREG_USBDEVv2_MEM_DATA333
.set USBUART_cy_m0s8_usb__MEM_DATA334, CYREG_USBDEVv2_MEM_DATA334
.set USBUART_cy_m0s8_usb__MEM_DATA335, CYREG_USBDEVv2_MEM_DATA335
.set USBUART_cy_m0s8_usb__MEM_DATA336, CYREG_USBDEVv2_MEM_DATA336
.set USBUART_cy_m0s8_usb__MEM_DATA337, CYREG_USBDEVv2_MEM_DATA337
.set USBUART_cy_m0s8_usb__MEM_DATA338, CYREG_USBDEVv2_MEM_DATA338
.set USBUART_cy_m0s8_usb__MEM_DATA339, CYREG_USBDEVv2_MEM_DATA339
.set USBUART_cy_m0s8_usb__MEM_DATA34, CYREG_USBDEVv2_MEM_DATA34
.set USBUART_cy_m0s8_usb__MEM_DATA340, CYREG_USBDEVv2_MEM_DATA340
.set USBUART_cy_m0s8_usb__MEM_DATA341, CYREG_USBDEVv2_MEM_DATA341
.set USBUART_cy_m0s8_usb__MEM_DATA342, CYREG_USBDEVv2_MEM_DATA342
.set USBUART_cy_m0s8_usb__MEM_DATA343, CYREG_USBDEVv2_MEM_DATA343
.set USBUART_cy_m0s8_usb__MEM_DATA344, CYREG_USBDEVv2_MEM_DATA344
.set USBUART_cy_m0s8_usb__MEM_DATA345, CYREG_USBDEVv2_MEM_DATA345
.set USBUART_cy_m0s8_usb__MEM_DATA346, CYREG_USBDEVv2_MEM_DATA346
.set USBUART_cy_m0s8_usb__MEM_DATA347, CYREG_USBDEVv2_MEM_DATA347
.set USBUART_cy_m0s8_usb__MEM_DATA348, CYREG_USBDEVv2_MEM_DATA348
.set USBUART_cy_m0s8_usb__MEM_DATA349, CYREG_USBDEVv2_MEM_DATA349
.set USBUART_cy_m0s8_usb__MEM_DATA35, CYREG_USBDEVv2_MEM_DATA35
.set USBUART_cy_m0s8_usb__MEM_DATA350, CYREG_USBDEVv2_MEM_DATA350
.set USBUART_cy_m0s8_usb__MEM_DATA351, CYREG_USBDEVv2_MEM_DATA351
.set USBUART_cy_m0s8_usb__MEM_DATA352, CYREG_USBDEVv2_MEM_DATA352
.set USBUART_cy_m0s8_usb__MEM_DATA353, CYREG_USBDEVv2_MEM_DATA353
.set USBUART_cy_m0s8_usb__MEM_DATA354, CYREG_USBDEVv2_MEM_DATA354
.set USBUART_cy_m0s8_usb__MEM_DATA355, CYREG_USBDEVv2_MEM_DATA355
.set USBUART_cy_m0s8_usb__MEM_DATA356, CYREG_USBDEVv2_MEM_DATA356
.set USBUART_cy_m0s8_usb__MEM_DATA357, CYREG_USBDEVv2_MEM_DATA357
.set USBUART_cy_m0s8_usb__MEM_DATA358, CYREG_USBDEVv2_MEM_DATA358
.set USBUART_cy_m0s8_usb__MEM_DATA359, CYREG_USBDEVv2_MEM_DATA359
.set USBUART_cy_m0s8_usb__MEM_DATA36, CYREG_USBDEVv2_MEM_DATA36
.set USBUART_cy_m0s8_usb__MEM_DATA360, CYREG_USBDEVv2_MEM_DATA360
.set USBUART_cy_m0s8_usb__MEM_DATA361, CYREG_USBDEVv2_MEM_DATA361
.set USBUART_cy_m0s8_usb__MEM_DATA362, CYREG_USBDEVv2_MEM_DATA362
.set USBUART_cy_m0s8_usb__MEM_DATA363, CYREG_USBDEVv2_MEM_DATA363
.set USBUART_cy_m0s8_usb__MEM_DATA364, CYREG_USBDEVv2_MEM_DATA364
.set USBUART_cy_m0s8_usb__MEM_DATA365, CYREG_USBDEVv2_MEM_DATA365
.set USBUART_cy_m0s8_usb__MEM_DATA366, CYREG_USBDEVv2_MEM_DATA366
.set USBUART_cy_m0s8_usb__MEM_DATA367, CYREG_USBDEVv2_MEM_DATA367
.set USBUART_cy_m0s8_usb__MEM_DATA368, CYREG_USBDEVv2_MEM_DATA368
.set USBUART_cy_m0s8_usb__MEM_DATA369, CYREG_USBDEVv2_MEM_DATA369
.set USBUART_cy_m0s8_usb__MEM_DATA37, CYREG_USBDEVv2_MEM_DATA37
.set USBUART_cy_m0s8_usb__MEM_DATA370, CYREG_USBDEVv2_MEM_DATA370
.set USBUART_cy_m0s8_usb__MEM_DATA371, CYREG_USBDEVv2_MEM_DATA371
.set USBUART_cy_m0s8_usb__MEM_DATA372, CYREG_USBDEVv2_MEM_DATA372
.set USBUART_cy_m0s8_usb__MEM_DATA373, CYREG_USBDEVv2_MEM_DATA373
.set USBUART_cy_m0s8_usb__MEM_DATA374, CYREG_USBDEVv2_MEM_DATA374
.set USBUART_cy_m0s8_usb__MEM_DATA375, CYREG_USBDEVv2_MEM_DATA375
.set USBUART_cy_m0s8_usb__MEM_DATA376, CYREG_USBDEVv2_MEM_DATA376
.set USBUART_cy_m0s8_usb__MEM_DATA377, CYREG_USBDEVv2_MEM_DATA377
.set USBUART_cy_m0s8_usb__MEM_DATA378, CYREG_USBDEVv2_MEM_DATA378
.set USBUART_cy_m0s8_usb__MEM_DATA379, CYREG_USBDEVv2_MEM_DATA379
.set USBUART_cy_m0s8_usb__MEM_DATA38, CYREG_USBDEVv2_MEM_DATA38
.set USBUART_cy_m0s8_usb__MEM_DATA380, CYREG_USBDEVv2_MEM_DATA380
.set USBUART_cy_m0s8_usb__MEM_DATA381, CYREG_USBDEVv2_MEM_DATA381
.set USBUART_cy_m0s8_usb__MEM_DATA382, CYREG_USBDEVv2_MEM_DATA382
.set USBUART_cy_m0s8_usb__MEM_DATA383, CYREG_USBDEVv2_MEM_DATA383
.set USBUART_cy_m0s8_usb__MEM_DATA384, CYREG_USBDEVv2_MEM_DATA384
.set USBUART_cy_m0s8_usb__MEM_DATA385, CYREG_USBDEVv2_MEM_DATA385
.set USBUART_cy_m0s8_usb__MEM_DATA386, CYREG_USBDEVv2_MEM_DATA386
.set USBUART_cy_m0s8_usb__MEM_DATA387, CYREG_USBDEVv2_MEM_DATA387
.set USBUART_cy_m0s8_usb__MEM_DATA388, CYREG_USBDEVv2_MEM_DATA388
.set USBUART_cy_m0s8_usb__MEM_DATA389, CYREG_USBDEVv2_MEM_DATA389
.set USBUART_cy_m0s8_usb__MEM_DATA39, CYREG_USBDEVv2_MEM_DATA39
.set USBUART_cy_m0s8_usb__MEM_DATA390, CYREG_USBDEVv2_MEM_DATA390
.set USBUART_cy_m0s8_usb__MEM_DATA391, CYREG_USBDEVv2_MEM_DATA391
.set USBUART_cy_m0s8_usb__MEM_DATA392, CYREG_USBDEVv2_MEM_DATA392
.set USBUART_cy_m0s8_usb__MEM_DATA393, CYREG_USBDEVv2_MEM_DATA393
.set USBUART_cy_m0s8_usb__MEM_DATA394, CYREG_USBDEVv2_MEM_DATA394
.set USBUART_cy_m0s8_usb__MEM_DATA395, CYREG_USBDEVv2_MEM_DATA395
.set USBUART_cy_m0s8_usb__MEM_DATA396, CYREG_USBDEVv2_MEM_DATA396
.set USBUART_cy_m0s8_usb__MEM_DATA397, CYREG_USBDEVv2_MEM_DATA397
.set USBUART_cy_m0s8_usb__MEM_DATA398, CYREG_USBDEVv2_MEM_DATA398
.set USBUART_cy_m0s8_usb__MEM_DATA399, CYREG_USBDEVv2_MEM_DATA399
.set USBUART_cy_m0s8_usb__MEM_DATA4, CYREG_USBDEVv2_MEM_DATA4
.set USBUART_cy_m0s8_usb__MEM_DATA40, CYREG_USBDEVv2_MEM_DATA40
.set USBUART_cy_m0s8_usb__MEM_DATA400, CYREG_USBDEVv2_MEM_DATA400
.set USBUART_cy_m0s8_usb__MEM_DATA401, CYREG_USBDEVv2_MEM_DATA401
.set USBUART_cy_m0s8_usb__MEM_DATA402, CYREG_USBDEVv2_MEM_DATA402
.set USBUART_cy_m0s8_usb__MEM_DATA403, CYREG_USBDEVv2_MEM_DATA403
.set USBUART_cy_m0s8_usb__MEM_DATA404, CYREG_USBDEVv2_MEM_DATA404
.set USBUART_cy_m0s8_usb__MEM_DATA405, CYREG_USBDEVv2_MEM_DATA405
.set USBUART_cy_m0s8_usb__MEM_DATA406, CYREG_USBDEVv2_MEM_DATA406
.set USBUART_cy_m0s8_usb__MEM_DATA407, CYREG_USBDEVv2_MEM_DATA407
.set USBUART_cy_m0s8_usb__MEM_DATA408, CYREG_USBDEVv2_MEM_DATA408
.set USBUART_cy_m0s8_usb__MEM_DATA409, CYREG_USBDEVv2_MEM_DATA409
.set USBUART_cy_m0s8_usb__MEM_DATA41, CYREG_USBDEVv2_MEM_DATA41
.set USBUART_cy_m0s8_usb__MEM_DATA410, CYREG_USBDEVv2_MEM_DATA410
.set USBUART_cy_m0s8_usb__MEM_DATA411, CYREG_USBDEVv2_MEM_DATA411
.set USBUART_cy_m0s8_usb__MEM_DATA412, CYREG_USBDEVv2_MEM_DATA412
.set USBUART_cy_m0s8_usb__MEM_DATA413, CYREG_USBDEVv2_MEM_DATA413
.set USBUART_cy_m0s8_usb__MEM_DATA414, CYREG_USBDEVv2_MEM_DATA414
.set USBUART_cy_m0s8_usb__MEM_DATA415, CYREG_USBDEVv2_MEM_DATA415
.set USBUART_cy_m0s8_usb__MEM_DATA416, CYREG_USBDEVv2_MEM_DATA416
.set USBUART_cy_m0s8_usb__MEM_DATA417, CYREG_USBDEVv2_MEM_DATA417
.set USBUART_cy_m0s8_usb__MEM_DATA418, CYREG_USBDEVv2_MEM_DATA418
.set USBUART_cy_m0s8_usb__MEM_DATA419, CYREG_USBDEVv2_MEM_DATA419
.set USBUART_cy_m0s8_usb__MEM_DATA42, CYREG_USBDEVv2_MEM_DATA42
.set USBUART_cy_m0s8_usb__MEM_DATA420, CYREG_USBDEVv2_MEM_DATA420
.set USBUART_cy_m0s8_usb__MEM_DATA421, CYREG_USBDEVv2_MEM_DATA421
.set USBUART_cy_m0s8_usb__MEM_DATA422, CYREG_USBDEVv2_MEM_DATA422
.set USBUART_cy_m0s8_usb__MEM_DATA423, CYREG_USBDEVv2_MEM_DATA423
.set USBUART_cy_m0s8_usb__MEM_DATA424, CYREG_USBDEVv2_MEM_DATA424
.set USBUART_cy_m0s8_usb__MEM_DATA425, CYREG_USBDEVv2_MEM_DATA425
.set USBUART_cy_m0s8_usb__MEM_DATA426, CYREG_USBDEVv2_MEM_DATA426
.set USBUART_cy_m0s8_usb__MEM_DATA427, CYREG_USBDEVv2_MEM_DATA427
.set USBUART_cy_m0s8_usb__MEM_DATA428, CYREG_USBDEVv2_MEM_DATA428
.set USBUART_cy_m0s8_usb__MEM_DATA429, CYREG_USBDEVv2_MEM_DATA429
.set USBUART_cy_m0s8_usb__MEM_DATA43, CYREG_USBDEVv2_MEM_DATA43
.set USBUART_cy_m0s8_usb__MEM_DATA430, CYREG_USBDEVv2_MEM_DATA430
.set USBUART_cy_m0s8_usb__MEM_DATA431, CYREG_USBDEVv2_MEM_DATA431
.set USBUART_cy_m0s8_usb__MEM_DATA432, CYREG_USBDEVv2_MEM_DATA432
.set USBUART_cy_m0s8_usb__MEM_DATA433, CYREG_USBDEVv2_MEM_DATA433
.set USBUART_cy_m0s8_usb__MEM_DATA434, CYREG_USBDEVv2_MEM_DATA434
.set USBUART_cy_m0s8_usb__MEM_DATA435, CYREG_USBDEVv2_MEM_DATA435
.set USBUART_cy_m0s8_usb__MEM_DATA436, CYREG_USBDEVv2_MEM_DATA436
.set USBUART_cy_m0s8_usb__MEM_DATA437, CYREG_USBDEVv2_MEM_DATA437
.set USBUART_cy_m0s8_usb__MEM_DATA438, CYREG_USBDEVv2_MEM_DATA438
.set USBUART_cy_m0s8_usb__MEM_DATA439, CYREG_USBDEVv2_MEM_DATA439
.set USBUART_cy_m0s8_usb__MEM_DATA44, CYREG_USBDEVv2_MEM_DATA44
.set USBUART_cy_m0s8_usb__MEM_DATA440, CYREG_USBDEVv2_MEM_DATA440
.set USBUART_cy_m0s8_usb__MEM_DATA441, CYREG_USBDEVv2_MEM_DATA441
.set USBUART_cy_m0s8_usb__MEM_DATA442, CYREG_USBDEVv2_MEM_DATA442
.set USBUART_cy_m0s8_usb__MEM_DATA443, CYREG_USBDEVv2_MEM_DATA443
.set USBUART_cy_m0s8_usb__MEM_DATA444, CYREG_USBDEVv2_MEM_DATA444
.set USBUART_cy_m0s8_usb__MEM_DATA445, CYREG_USBDEVv2_MEM_DATA445
.set USBUART_cy_m0s8_usb__MEM_DATA446, CYREG_USBDEVv2_MEM_DATA446
.set USBUART_cy_m0s8_usb__MEM_DATA447, CYREG_USBDEVv2_MEM_DATA447
.set USBUART_cy_m0s8_usb__MEM_DATA448, CYREG_USBDEVv2_MEM_DATA448
.set USBUART_cy_m0s8_usb__MEM_DATA449, CYREG_USBDEVv2_MEM_DATA449
.set USBUART_cy_m0s8_usb__MEM_DATA45, CYREG_USBDEVv2_MEM_DATA45
.set USBUART_cy_m0s8_usb__MEM_DATA450, CYREG_USBDEVv2_MEM_DATA450
.set USBUART_cy_m0s8_usb__MEM_DATA451, CYREG_USBDEVv2_MEM_DATA451
.set USBUART_cy_m0s8_usb__MEM_DATA452, CYREG_USBDEVv2_MEM_DATA452
.set USBUART_cy_m0s8_usb__MEM_DATA453, CYREG_USBDEVv2_MEM_DATA453
.set USBUART_cy_m0s8_usb__MEM_DATA454, CYREG_USBDEVv2_MEM_DATA454
.set USBUART_cy_m0s8_usb__MEM_DATA455, CYREG_USBDEVv2_MEM_DATA455
.set USBUART_cy_m0s8_usb__MEM_DATA456, CYREG_USBDEVv2_MEM_DATA456
.set USBUART_cy_m0s8_usb__MEM_DATA457, CYREG_USBDEVv2_MEM_DATA457
.set USBUART_cy_m0s8_usb__MEM_DATA458, CYREG_USBDEVv2_MEM_DATA458
.set USBUART_cy_m0s8_usb__MEM_DATA459, CYREG_USBDEVv2_MEM_DATA459
.set USBUART_cy_m0s8_usb__MEM_DATA46, CYREG_USBDEVv2_MEM_DATA46
.set USBUART_cy_m0s8_usb__MEM_DATA460, CYREG_USBDEVv2_MEM_DATA460
.set USBUART_cy_m0s8_usb__MEM_DATA461, CYREG_USBDEVv2_MEM_DATA461
.set USBUART_cy_m0s8_usb__MEM_DATA462, CYREG_USBDEVv2_MEM_DATA462
.set USBUART_cy_m0s8_usb__MEM_DATA463, CYREG_USBDEVv2_MEM_DATA463
.set USBUART_cy_m0s8_usb__MEM_DATA464, CYREG_USBDEVv2_MEM_DATA464
.set USBUART_cy_m0s8_usb__MEM_DATA465, CYREG_USBDEVv2_MEM_DATA465
.set USBUART_cy_m0s8_usb__MEM_DATA466, CYREG_USBDEVv2_MEM_DATA466
.set USBUART_cy_m0s8_usb__MEM_DATA467, CYREG_USBDEVv2_MEM_DATA467
.set USBUART_cy_m0s8_usb__MEM_DATA468, CYREG_USBDEVv2_MEM_DATA468
.set USBUART_cy_m0s8_usb__MEM_DATA469, CYREG_USBDEVv2_MEM_DATA469
.set USBUART_cy_m0s8_usb__MEM_DATA47, CYREG_USBDEVv2_MEM_DATA47
.set USBUART_cy_m0s8_usb__MEM_DATA470, CYREG_USBDEVv2_MEM_DATA470
.set USBUART_cy_m0s8_usb__MEM_DATA471, CYREG_USBDEVv2_MEM_DATA471
.set USBUART_cy_m0s8_usb__MEM_DATA472, CYREG_USBDEVv2_MEM_DATA472
.set USBUART_cy_m0s8_usb__MEM_DATA473, CYREG_USBDEVv2_MEM_DATA473
.set USBUART_cy_m0s8_usb__MEM_DATA474, CYREG_USBDEVv2_MEM_DATA474
.set USBUART_cy_m0s8_usb__MEM_DATA475, CYREG_USBDEVv2_MEM_DATA475
.set USBUART_cy_m0s8_usb__MEM_DATA476, CYREG_USBDEVv2_MEM_DATA476
.set USBUART_cy_m0s8_usb__MEM_DATA477, CYREG_USBDEVv2_MEM_DATA477
.set USBUART_cy_m0s8_usb__MEM_DATA478, CYREG_USBDEVv2_MEM_DATA478
.set USBUART_cy_m0s8_usb__MEM_DATA479, CYREG_USBDEVv2_MEM_DATA479
.set USBUART_cy_m0s8_usb__MEM_DATA48, CYREG_USBDEVv2_MEM_DATA48
.set USBUART_cy_m0s8_usb__MEM_DATA480, CYREG_USBDEVv2_MEM_DATA480
.set USBUART_cy_m0s8_usb__MEM_DATA481, CYREG_USBDEVv2_MEM_DATA481
.set USBUART_cy_m0s8_usb__MEM_DATA482, CYREG_USBDEVv2_MEM_DATA482
.set USBUART_cy_m0s8_usb__MEM_DATA483, CYREG_USBDEVv2_MEM_DATA483
.set USBUART_cy_m0s8_usb__MEM_DATA484, CYREG_USBDEVv2_MEM_DATA484
.set USBUART_cy_m0s8_usb__MEM_DATA485, CYREG_USBDEVv2_MEM_DATA485
.set USBUART_cy_m0s8_usb__MEM_DATA486, CYREG_USBDEVv2_MEM_DATA486
.set USBUART_cy_m0s8_usb__MEM_DATA487, CYREG_USBDEVv2_MEM_DATA487
.set USBUART_cy_m0s8_usb__MEM_DATA488, CYREG_USBDEVv2_MEM_DATA488
.set USBUART_cy_m0s8_usb__MEM_DATA489, CYREG_USBDEVv2_MEM_DATA489
.set USBUART_cy_m0s8_usb__MEM_DATA49, CYREG_USBDEVv2_MEM_DATA49
.set USBUART_cy_m0s8_usb__MEM_DATA490, CYREG_USBDEVv2_MEM_DATA490
.set USBUART_cy_m0s8_usb__MEM_DATA491, CYREG_USBDEVv2_MEM_DATA491
.set USBUART_cy_m0s8_usb__MEM_DATA492, CYREG_USBDEVv2_MEM_DATA492
.set USBUART_cy_m0s8_usb__MEM_DATA493, CYREG_USBDEVv2_MEM_DATA493
.set USBUART_cy_m0s8_usb__MEM_DATA494, CYREG_USBDEVv2_MEM_DATA494
.set USBUART_cy_m0s8_usb__MEM_DATA495, CYREG_USBDEVv2_MEM_DATA495
.set USBUART_cy_m0s8_usb__MEM_DATA496, CYREG_USBDEVv2_MEM_DATA496
.set USBUART_cy_m0s8_usb__MEM_DATA497, CYREG_USBDEVv2_MEM_DATA497
.set USBUART_cy_m0s8_usb__MEM_DATA498, CYREG_USBDEVv2_MEM_DATA498
.set USBUART_cy_m0s8_usb__MEM_DATA499, CYREG_USBDEVv2_MEM_DATA499
.set USBUART_cy_m0s8_usb__MEM_DATA5, CYREG_USBDEVv2_MEM_DATA5
.set USBUART_cy_m0s8_usb__MEM_DATA50, CYREG_USBDEVv2_MEM_DATA50
.set USBUART_cy_m0s8_usb__MEM_DATA500, CYREG_USBDEVv2_MEM_DATA500
.set USBUART_cy_m0s8_usb__MEM_DATA501, CYREG_USBDEVv2_MEM_DATA501
.set USBUART_cy_m0s8_usb__MEM_DATA502, CYREG_USBDEVv2_MEM_DATA502
.set USBUART_cy_m0s8_usb__MEM_DATA503, CYREG_USBDEVv2_MEM_DATA503
.set USBUART_cy_m0s8_usb__MEM_DATA504, CYREG_USBDEVv2_MEM_DATA504
.set USBUART_cy_m0s8_usb__MEM_DATA505, CYREG_USBDEVv2_MEM_DATA505
.set USBUART_cy_m0s8_usb__MEM_DATA506, CYREG_USBDEVv2_MEM_DATA506
.set USBUART_cy_m0s8_usb__MEM_DATA507, CYREG_USBDEVv2_MEM_DATA507
.set USBUART_cy_m0s8_usb__MEM_DATA508, CYREG_USBDEVv2_MEM_DATA508
.set USBUART_cy_m0s8_usb__MEM_DATA509, CYREG_USBDEVv2_MEM_DATA509
.set USBUART_cy_m0s8_usb__MEM_DATA51, CYREG_USBDEVv2_MEM_DATA51
.set USBUART_cy_m0s8_usb__MEM_DATA510, CYREG_USBDEVv2_MEM_DATA510
.set USBUART_cy_m0s8_usb__MEM_DATA511, CYREG_USBDEVv2_MEM_DATA511
.set USBUART_cy_m0s8_usb__MEM_DATA52, CYREG_USBDEVv2_MEM_DATA52
.set USBUART_cy_m0s8_usb__MEM_DATA53, CYREG_USBDEVv2_MEM_DATA53
.set USBUART_cy_m0s8_usb__MEM_DATA54, CYREG_USBDEVv2_MEM_DATA54
.set USBUART_cy_m0s8_usb__MEM_DATA55, CYREG_USBDEVv2_MEM_DATA55
.set USBUART_cy_m0s8_usb__MEM_DATA56, CYREG_USBDEVv2_MEM_DATA56
.set USBUART_cy_m0s8_usb__MEM_DATA57, CYREG_USBDEVv2_MEM_DATA57
.set USBUART_cy_m0s8_usb__MEM_DATA58, CYREG_USBDEVv2_MEM_DATA58
.set USBUART_cy_m0s8_usb__MEM_DATA59, CYREG_USBDEVv2_MEM_DATA59
.set USBUART_cy_m0s8_usb__MEM_DATA6, CYREG_USBDEVv2_MEM_DATA6
.set USBUART_cy_m0s8_usb__MEM_DATA60, CYREG_USBDEVv2_MEM_DATA60
.set USBUART_cy_m0s8_usb__MEM_DATA61, CYREG_USBDEVv2_MEM_DATA61
.set USBUART_cy_m0s8_usb__MEM_DATA62, CYREG_USBDEVv2_MEM_DATA62
.set USBUART_cy_m0s8_usb__MEM_DATA63, CYREG_USBDEVv2_MEM_DATA63
.set USBUART_cy_m0s8_usb__MEM_DATA64, CYREG_USBDEVv2_MEM_DATA64
.set USBUART_cy_m0s8_usb__MEM_DATA65, CYREG_USBDEVv2_MEM_DATA65
.set USBUART_cy_m0s8_usb__MEM_DATA66, CYREG_USBDEVv2_MEM_DATA66
.set USBUART_cy_m0s8_usb__MEM_DATA67, CYREG_USBDEVv2_MEM_DATA67
.set USBUART_cy_m0s8_usb__MEM_DATA68, CYREG_USBDEVv2_MEM_DATA68
.set USBUART_cy_m0s8_usb__MEM_DATA69, CYREG_USBDEVv2_MEM_DATA69
.set USBUART_cy_m0s8_usb__MEM_DATA7, CYREG_USBDEVv2_MEM_DATA7
.set USBUART_cy_m0s8_usb__MEM_DATA70, CYREG_USBDEVv2_MEM_DATA70
.set USBUART_cy_m0s8_usb__MEM_DATA71, CYREG_USBDEVv2_MEM_DATA71
.set USBUART_cy_m0s8_usb__MEM_DATA72, CYREG_USBDEVv2_MEM_DATA72
.set USBUART_cy_m0s8_usb__MEM_DATA73, CYREG_USBDEVv2_MEM_DATA73
.set USBUART_cy_m0s8_usb__MEM_DATA74, CYREG_USBDEVv2_MEM_DATA74
.set USBUART_cy_m0s8_usb__MEM_DATA75, CYREG_USBDEVv2_MEM_DATA75
.set USBUART_cy_m0s8_usb__MEM_DATA76, CYREG_USBDEVv2_MEM_DATA76
.set USBUART_cy_m0s8_usb__MEM_DATA77, CYREG_USBDEVv2_MEM_DATA77
.set USBUART_cy_m0s8_usb__MEM_DATA78, CYREG_USBDEVv2_MEM_DATA78
.set USBUART_cy_m0s8_usb__MEM_DATA79, CYREG_USBDEVv2_MEM_DATA79
.set USBUART_cy_m0s8_usb__MEM_DATA8, CYREG_USBDEVv2_MEM_DATA8
.set USBUART_cy_m0s8_usb__MEM_DATA80, CYREG_USBDEVv2_MEM_DATA80
.set USBUART_cy_m0s8_usb__MEM_DATA81, CYREG_USBDEVv2_MEM_DATA81
.set USBUART_cy_m0s8_usb__MEM_DATA82, CYREG_USBDEVv2_MEM_DATA82
.set USBUART_cy_m0s8_usb__MEM_DATA83, CYREG_USBDEVv2_MEM_DATA83
.set USBUART_cy_m0s8_usb__MEM_DATA84, CYREG_USBDEVv2_MEM_DATA84
.set USBUART_cy_m0s8_usb__MEM_DATA85, CYREG_USBDEVv2_MEM_DATA85
.set USBUART_cy_m0s8_usb__MEM_DATA86, CYREG_USBDEVv2_MEM_DATA86
.set USBUART_cy_m0s8_usb__MEM_DATA87, CYREG_USBDEVv2_MEM_DATA87
.set USBUART_cy_m0s8_usb__MEM_DATA88, CYREG_USBDEVv2_MEM_DATA88
.set USBUART_cy_m0s8_usb__MEM_DATA89, CYREG_USBDEVv2_MEM_DATA89
.set USBUART_cy_m0s8_usb__MEM_DATA9, CYREG_USBDEVv2_MEM_DATA9
.set USBUART_cy_m0s8_usb__MEM_DATA90, CYREG_USBDEVv2_MEM_DATA90
.set USBUART_cy_m0s8_usb__MEM_DATA91, CYREG_USBDEVv2_MEM_DATA91
.set USBUART_cy_m0s8_usb__MEM_DATA92, CYREG_USBDEVv2_MEM_DATA92
.set USBUART_cy_m0s8_usb__MEM_DATA93, CYREG_USBDEVv2_MEM_DATA93
.set USBUART_cy_m0s8_usb__MEM_DATA94, CYREG_USBDEVv2_MEM_DATA94
.set USBUART_cy_m0s8_usb__MEM_DATA95, CYREG_USBDEVv2_MEM_DATA95
.set USBUART_cy_m0s8_usb__MEM_DATA96, CYREG_USBDEVv2_MEM_DATA96
.set USBUART_cy_m0s8_usb__MEM_DATA97, CYREG_USBDEVv2_MEM_DATA97
.set USBUART_cy_m0s8_usb__MEM_DATA98, CYREG_USBDEVv2_MEM_DATA98
.set USBUART_cy_m0s8_usb__MEM_DATA99, CYREG_USBDEVv2_MEM_DATA99
.set USBUART_cy_m0s8_usb__OSCLK_DR0, CYREG_USBDEVv2_OSCLK_DR0
.set USBUART_cy_m0s8_usb__OSCLK_DR1, CYREG_USBDEVv2_OSCLK_DR1
.set USBUART_cy_m0s8_usb__OSCLK_DR16, CYREG_USBDEVv2_OSCLK_DR16
.set USBUART_cy_m0s8_usb__SIE_EP_INT_EN, CYREG_USBDEVv2_SIE_EP_INT_EN
.set USBUART_cy_m0s8_usb__SIE_EP_INT_SR, CYREG_USBDEVv2_SIE_EP_INT_SR
.set USBUART_cy_m0s8_usb__SIE_EP1_CNT0, CYREG_USBDEVv2_SIE_EP1_CNT0
.set USBUART_cy_m0s8_usb__SIE_EP1_CNT1, CYREG_USBDEVv2_SIE_EP1_CNT1
.set USBUART_cy_m0s8_usb__SIE_EP1_CR0, CYREG_USBDEVv2_SIE_EP1_CR0
.set USBUART_cy_m0s8_usb__SIE_EP2_CNT0, CYREG_USBDEVv2_SIE_EP2_CNT0
.set USBUART_cy_m0s8_usb__SIE_EP2_CNT1, CYREG_USBDEVv2_SIE_EP2_CNT1
.set USBUART_cy_m0s8_usb__SIE_EP2_CR0, CYREG_USBDEVv2_SIE_EP2_CR0
.set USBUART_cy_m0s8_usb__SIE_EP3_CNT0, CYREG_USBDEVv2_SIE_EP3_CNT0
.set USBUART_cy_m0s8_usb__SIE_EP3_CNT1, CYREG_USBDEVv2_SIE_EP3_CNT1
.set USBUART_cy_m0s8_usb__SIE_EP3_CR0, CYREG_USBDEVv2_SIE_EP3_CR0
.set USBUART_cy_m0s8_usb__SIE_EP4_CNT0, CYREG_USBDEVv2_SIE_EP4_CNT0
.set USBUART_cy_m0s8_usb__SIE_EP4_CNT1, CYREG_USBDEVv2_SIE_EP4_CNT1
.set USBUART_cy_m0s8_usb__SIE_EP4_CR0, CYREG_USBDEVv2_SIE_EP4_CR0
.set USBUART_cy_m0s8_usb__SIE_EP5_CNT0, CYREG_USBDEVv2_SIE_EP5_CNT0
.set USBUART_cy_m0s8_usb__SIE_EP5_CNT1, CYREG_USBDEVv2_SIE_EP5_CNT1
.set USBUART_cy_m0s8_usb__SIE_EP5_CR0, CYREG_USBDEVv2_SIE_EP5_CR0
.set USBUART_cy_m0s8_usb__SIE_EP6_CNT0, CYREG_USBDEVv2_SIE_EP6_CNT0
.set USBUART_cy_m0s8_usb__SIE_EP6_CNT1, CYREG_USBDEVv2_SIE_EP6_CNT1
.set USBUART_cy_m0s8_usb__SIE_EP6_CR0, CYREG_USBDEVv2_SIE_EP6_CR0
.set USBUART_cy_m0s8_usb__SIE_EP7_CNT0, CYREG_USBDEVv2_SIE_EP7_CNT0
.set USBUART_cy_m0s8_usb__SIE_EP7_CNT1, CYREG_USBDEVv2_SIE_EP7_CNT1
.set USBUART_cy_m0s8_usb__SIE_EP7_CR0, CYREG_USBDEVv2_SIE_EP7_CR0
.set USBUART_cy_m0s8_usb__SIE_EP8_CNT0, CYREG_USBDEVv2_SIE_EP8_CNT0
.set USBUART_cy_m0s8_usb__SIE_EP8_CNT1, CYREG_USBDEVv2_SIE_EP8_CNT1
.set USBUART_cy_m0s8_usb__SIE_EP8_CR0, CYREG_USBDEVv2_SIE_EP8_CR0
.set USBUART_cy_m0s8_usb__SOF0, CYREG_USBDEVv2_SOF0
.set USBUART_cy_m0s8_usb__SOF1, CYREG_USBDEVv2_SOF1
.set USBUART_cy_m0s8_usb__SOF16, CYREG_USBDEVv2_SOF16
.set USBUART_cy_m0s8_usb__USB_CHGDET_CTRL, CYREG_USBDEVv2_USB_CHGDET_CTRL
.set USBUART_cy_m0s8_usb__USB_CHGDET_TRIM, CYREG_USBDEVv2_USB_CHGDET_TRIM
.set USBUART_cy_m0s8_usb__USB_CLK_EN, CYREG_USBDEVv2_USB_CLK_EN
.set USBUART_cy_m0s8_usb__USB_DFT_CTRL, CYREG_USBDEVv2_USB_DFT_CTRL
.set USBUART_cy_m0s8_usb__USB_FLOW_CTRL, CYREG_USBDEVv2_USB_FLOW_CTRL
.set USBUART_cy_m0s8_usb__USB_INTR_CAUSE_HI, CYREG_USBDEVv2_USB_INTR_CAUSE_HI
.set USBUART_cy_m0s8_usb__USB_INTR_CAUSE_LO, CYREG_USBDEVv2_USB_INTR_CAUSE_LO
.set USBUART_cy_m0s8_usb__USB_INTR_CAUSE_MED, CYREG_USBDEVv2_USB_INTR_CAUSE_MED
.set USBUART_cy_m0s8_usb__USB_INTR_LVL_SEL, CYREG_USBDEVv2_USB_INTR_LVL_SEL
.set USBUART_cy_m0s8_usb__USB_INTR_SIE, CYREG_USBDEVv2_USB_INTR_SIE
.set USBUART_cy_m0s8_usb__USB_INTR_SIE_MASK, CYREG_USBDEVv2_USB_INTR_SIE_MASK
.set USBUART_cy_m0s8_usb__USB_INTR_SIE_MASKED, CYREG_USBDEVv2_USB_INTR_SIE_MASKED
.set USBUART_cy_m0s8_usb__USB_INTR_SIE_SET, CYREG_USBDEVv2_USB_INTR_SIE_SET
.set USBUART_cy_m0s8_usb__USB_LPM_CTRL, CYREG_USBDEVv2_USB_LPM_CTRL
.set USBUART_cy_m0s8_usb__USB_LPM_STAT, CYREG_USBDEVv2_USB_LPM_STAT
.set USBUART_cy_m0s8_usb__USB_PHY_TRIM0, CYREG_USBDEVv2_USB_PHY_TRIM0
.set USBUART_cy_m0s8_usb__USB_PHY_TRIM1, CYREG_USBDEVv2_USB_PHY_TRIM1
.set USBUART_cy_m0s8_usb__USB_PHY_TRIM2, CYREG_USBDEVv2_USB_PHY_TRIM2
.set USBUART_cy_m0s8_usb__USB_PHY_TRIM3, CYREG_USBDEVv2_USB_PHY_TRIM3
.set USBUART_cy_m0s8_usb__USB_POWER_CTRL, CYREG_USBDEVv2_USB_POWER_CTRL
.set USBUART_cy_m0s8_usb__USB_TRIM, CYREG_USBDEVv2_USB_TRIM
.set USBUART_cy_m0s8_usb__USB_USBIO_CTRL, CYREG_USBDEVv2_USB_USBIO_CTRL
.set USBUART_cy_m0s8_usb__USB_USBIO_TRIM, CYREG_USBDEVv2_USB_USBIO_TRIM
.set USBUART_cy_m0s8_usb__USBIO_CR0, CYREG_USBDEVv2_USBIO_CR0
.set USBUART_cy_m0s8_usb__USBIO_CR1, CYREG_USBDEVv2_USBIO_CR1
.set USBUART_cy_m0s8_usb__USBIO_CR2, CYREG_USBDEVv2_USBIO_CR2
.set USBUART_Dm__0__DR, CYREG_GPIO_PRT13_DR
.set USBUART_Dm__0__DR_CLR, CYREG_GPIO_PRT13_DR_CLR
.set USBUART_Dm__0__DR_INV, CYREG_GPIO_PRT13_DR_INV
.set USBUART_Dm__0__DR_SET, CYREG_GPIO_PRT13_DR_SET
.set USBUART_Dm__0__HSIOM, CYREG_HSIOM_PORT_SEL13
.set USBUART_Dm__0__HSIOM_MASK, 0x000000F0
.set USBUART_Dm__0__HSIOM_SHIFT, 4
.set USBUART_Dm__0__INTCFG, CYREG_GPIO_PRT13_INTR_CFG
.set USBUART_Dm__0__INTR, CYREG_GPIO_PRT13_INTR
.set USBUART_Dm__0__INTR_CFG, CYREG_GPIO_PRT13_INTR_CFG
.set USBUART_Dm__0__INTSTAT, CYREG_GPIO_PRT13_INTR
.set USBUART_Dm__0__MASK, 0x02
.set USBUART_Dm__0__PORT, 13
.set USBUART_Dm__0__PS, CYREG_GPIO_PRT13_PS
.set USBUART_Dm__0__SHIFT, 1
.set USBUART_Dm__DR, CYREG_GPIO_PRT13_DR
.set USBUART_Dm__DR_CLR, CYREG_GPIO_PRT13_DR_CLR
.set USBUART_Dm__DR_INV, CYREG_GPIO_PRT13_DR_INV
.set USBUART_Dm__DR_SET, CYREG_GPIO_PRT13_DR_SET
.set USBUART_Dm__INTCFG, CYREG_GPIO_PRT13_INTR_CFG
.set USBUART_Dm__INTR, CYREG_GPIO_PRT13_INTR
.set USBUART_Dm__INTR_CFG, CYREG_GPIO_PRT13_INTR_CFG
.set USBUART_Dm__INTSTAT, CYREG_GPIO_PRT13_INTR
.set USBUART_Dm__MASK, 0x02
.set USBUART_Dm__PORT, 13
.set USBUART_Dm__PS, CYREG_GPIO_PRT13_PS
.set USBUART_Dm__SHIFT, 1
.set USBUART_Dp__0__DR, CYREG_GPIO_PRT13_DR
.set USBUART_Dp__0__DR_CLR, CYREG_GPIO_PRT13_DR_CLR
.set USBUART_Dp__0__DR_INV, CYREG_GPIO_PRT13_DR_INV
.set USBUART_Dp__0__DR_SET, CYREG_GPIO_PRT13_DR_SET
.set USBUART_Dp__0__HSIOM, CYREG_HSIOM_PORT_SEL13
.set USBUART_Dp__0__HSIOM_MASK, 0x0000000F
.set USBUART_Dp__0__HSIOM_SHIFT, 0
.set USBUART_Dp__0__INTCFG, CYREG_GPIO_PRT13_INTR_CFG
.set USBUART_Dp__0__INTR, CYREG_GPIO_PRT13_INTR
.set USBUART_Dp__0__INTR_CFG, CYREG_GPIO_PRT13_INTR_CFG
.set USBUART_Dp__0__INTSTAT, CYREG_GPIO_PRT13_INTR
.set USBUART_Dp__0__MASK, 0x01
.set USBUART_Dp__0__PORT, 13
.set USBUART_Dp__0__PS, CYREG_GPIO_PRT13_PS
.set USBUART_Dp__0__SHIFT, 0
.set USBUART_Dp__DR, CYREG_GPIO_PRT13_DR
.set USBUART_Dp__DR_CLR, CYREG_GPIO_PRT13_DR_CLR
.set USBUART_Dp__DR_INV, CYREG_GPIO_PRT13_DR_INV
.set USBUART_Dp__DR_SET, CYREG_GPIO_PRT13_DR_SET
.set USBUART_Dp__INTCFG, CYREG_GPIO_PRT13_INTR_CFG
.set USBUART_Dp__INTR, CYREG_GPIO_PRT13_INTR
.set USBUART_Dp__INTR_CFG, CYREG_GPIO_PRT13_INTR_CFG
.set USBUART_Dp__INTSTAT, CYREG_GPIO_PRT13_INTR
.set USBUART_Dp__MASK, 0x01
.set USBUART_Dp__PORT, 13
.set USBUART_Dp__PS, CYREG_GPIO_PRT13_PS
.set USBUART_Dp__SHIFT, 0
.set USBUART_Dp__SNAP, CYREG_GPIO_PRT13_INTR
.set USBUART_dp_int__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set USBUART_dp_int__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set USBUART_dp_int__INTC_MASK, 0x20
.set USBUART_dp_int__INTC_NUMBER, 5
.set USBUART_dp_int__INTC_PRIOR_MASK, 0xC000
.set USBUART_dp_int__INTC_PRIOR_NUM, 3
.set USBUART_dp_int__INTC_PRIOR_REG, CYREG_CM0_IPR1
.set USBUART_dp_int__INTC_SET_EN_REG, CYREG_CM0_ISER
.set USBUART_dp_int__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set USBUART_high_int__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set USBUART_high_int__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set USBUART_high_int__INTC_MASK, 0x40000000
.set USBUART_high_int__INTC_NUMBER, 30
.set USBUART_high_int__INTC_PRIOR_MASK, 0xC00000
.set USBUART_high_int__INTC_PRIOR_NUM, 3
.set USBUART_high_int__INTC_PRIOR_REG, CYREG_CM0_IPR7
.set USBUART_high_int__INTC_SET_EN_REG, CYREG_CM0_ISER
.set USBUART_high_int__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set USBUART_lo_int__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set USBUART_lo_int__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set USBUART_lo_int__INTC_MASK, 0x80000000
.set USBUART_lo_int__INTC_NUMBER, 31
.set USBUART_lo_int__INTC_PRIOR_MASK, 0xC0000000
.set USBUART_lo_int__INTC_PRIOR_NUM, 3
.set USBUART_lo_int__INTC_PRIOR_REG, CYREG_CM0_IPR7
.set USBUART_lo_int__INTC_SET_EN_REG, CYREG_CM0_ISER
.set USBUART_lo_int__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set USBUART_med_int__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set USBUART_med_int__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set USBUART_med_int__INTC_MASK, 0x01
.set USBUART_med_int__INTC_NUMBER, 0
.set USBUART_med_int__INTC_PRIOR_MASK, 0xC0
.set USBUART_med_int__INTC_PRIOR_NUM, 3
.set USBUART_med_int__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set USBUART_med_int__INTC_SET_EN_REG, CYREG_CM0_ISER
.set USBUART_med_int__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* HOST_CLK */
.set HOST_CLK__0__DR, CYREG_GPIO_PRT2_DR
.set HOST_CLK__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set HOST_CLK__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set HOST_CLK__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set HOST_CLK__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set HOST_CLK__0__HSIOM_MASK, 0x000000F0
.set HOST_CLK__0__HSIOM_SHIFT, 4
.set HOST_CLK__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set HOST_CLK__0__INTR, CYREG_GPIO_PRT2_INTR
.set HOST_CLK__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set HOST_CLK__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set HOST_CLK__0__MASK, 0x02
.set HOST_CLK__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set HOST_CLK__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set HOST_CLK__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set HOST_CLK__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set HOST_CLK__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set HOST_CLK__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set HOST_CLK__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set HOST_CLK__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set HOST_CLK__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set HOST_CLK__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set HOST_CLK__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set HOST_CLK__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set HOST_CLK__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set HOST_CLK__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set HOST_CLK__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set HOST_CLK__0__PC, CYREG_GPIO_PRT2_PC
.set HOST_CLK__0__PC2, CYREG_GPIO_PRT2_PC2
.set HOST_CLK__0__PORT, 2
.set HOST_CLK__0__PS, CYREG_GPIO_PRT2_PS
.set HOST_CLK__0__SHIFT, 1
.set HOST_CLK__DR, CYREG_GPIO_PRT2_DR
.set HOST_CLK__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set HOST_CLK__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set HOST_CLK__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set HOST_CLK__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set HOST_CLK__INTR, CYREG_GPIO_PRT2_INTR
.set HOST_CLK__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set HOST_CLK__INTSTAT, CYREG_GPIO_PRT2_INTR
.set HOST_CLK__MASK, 0x02
.set HOST_CLK__PA__CFG0, CYREG_UDB_PA2_CFG0
.set HOST_CLK__PA__CFG1, CYREG_UDB_PA2_CFG1
.set HOST_CLK__PA__CFG10, CYREG_UDB_PA2_CFG10
.set HOST_CLK__PA__CFG11, CYREG_UDB_PA2_CFG11
.set HOST_CLK__PA__CFG12, CYREG_UDB_PA2_CFG12
.set HOST_CLK__PA__CFG13, CYREG_UDB_PA2_CFG13
.set HOST_CLK__PA__CFG14, CYREG_UDB_PA2_CFG14
.set HOST_CLK__PA__CFG2, CYREG_UDB_PA2_CFG2
.set HOST_CLK__PA__CFG3, CYREG_UDB_PA2_CFG3
.set HOST_CLK__PA__CFG4, CYREG_UDB_PA2_CFG4
.set HOST_CLK__PA__CFG5, CYREG_UDB_PA2_CFG5
.set HOST_CLK__PA__CFG6, CYREG_UDB_PA2_CFG6
.set HOST_CLK__PA__CFG7, CYREG_UDB_PA2_CFG7
.set HOST_CLK__PA__CFG8, CYREG_UDB_PA2_CFG8
.set HOST_CLK__PA__CFG9, CYREG_UDB_PA2_CFG9
.set HOST_CLK__PC, CYREG_GPIO_PRT2_PC
.set HOST_CLK__PC2, CYREG_GPIO_PRT2_PC2
.set HOST_CLK__PORT, 2
.set HOST_CLK__PS, CYREG_GPIO_PRT2_PS
.set HOST_CLK__SHIFT, 1

/* HOST_HOLD */
.set HOST_HOLD__0__DR, CYREG_GPIO_PRT0_DR
.set HOST_HOLD__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set HOST_HOLD__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set HOST_HOLD__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set HOST_HOLD__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set HOST_HOLD__0__HSIOM_MASK, 0x0000000F
.set HOST_HOLD__0__HSIOM_SHIFT, 0
.set HOST_HOLD__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set HOST_HOLD__0__INTR, CYREG_GPIO_PRT0_INTR
.set HOST_HOLD__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set HOST_HOLD__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set HOST_HOLD__0__MASK, 0x01
.set HOST_HOLD__0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set HOST_HOLD__0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set HOST_HOLD__0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set HOST_HOLD__0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set HOST_HOLD__0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set HOST_HOLD__0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set HOST_HOLD__0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set HOST_HOLD__0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set HOST_HOLD__0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set HOST_HOLD__0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set HOST_HOLD__0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set HOST_HOLD__0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set HOST_HOLD__0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set HOST_HOLD__0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set HOST_HOLD__0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set HOST_HOLD__0__PC, CYREG_GPIO_PRT0_PC
.set HOST_HOLD__0__PC2, CYREG_GPIO_PRT0_PC2
.set HOST_HOLD__0__PORT, 0
.set HOST_HOLD__0__PS, CYREG_GPIO_PRT0_PS
.set HOST_HOLD__0__SHIFT, 0
.set HOST_HOLD__DR, CYREG_GPIO_PRT0_DR
.set HOST_HOLD__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set HOST_HOLD__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set HOST_HOLD__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set HOST_HOLD__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set HOST_HOLD__INTR, CYREG_GPIO_PRT0_INTR
.set HOST_HOLD__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set HOST_HOLD__INTSTAT, CYREG_GPIO_PRT0_INTR
.set HOST_HOLD__MASK, 0x01
.set HOST_HOLD__PA__CFG0, CYREG_UDB_PA4_CFG0
.set HOST_HOLD__PA__CFG1, CYREG_UDB_PA4_CFG1
.set HOST_HOLD__PA__CFG10, CYREG_UDB_PA4_CFG10
.set HOST_HOLD__PA__CFG11, CYREG_UDB_PA4_CFG11
.set HOST_HOLD__PA__CFG12, CYREG_UDB_PA4_CFG12
.set HOST_HOLD__PA__CFG13, CYREG_UDB_PA4_CFG13
.set HOST_HOLD__PA__CFG14, CYREG_UDB_PA4_CFG14
.set HOST_HOLD__PA__CFG2, CYREG_UDB_PA4_CFG2
.set HOST_HOLD__PA__CFG3, CYREG_UDB_PA4_CFG3
.set HOST_HOLD__PA__CFG4, CYREG_UDB_PA4_CFG4
.set HOST_HOLD__PA__CFG5, CYREG_UDB_PA4_CFG5
.set HOST_HOLD__PA__CFG6, CYREG_UDB_PA4_CFG6
.set HOST_HOLD__PA__CFG7, CYREG_UDB_PA4_CFG7
.set HOST_HOLD__PA__CFG8, CYREG_UDB_PA4_CFG8
.set HOST_HOLD__PA__CFG9, CYREG_UDB_PA4_CFG9
.set HOST_HOLD__PC, CYREG_GPIO_PRT0_PC
.set HOST_HOLD__PC2, CYREG_GPIO_PRT0_PC2
.set HOST_HOLD__PORT, 0
.set HOST_HOLD__PS, CYREG_GPIO_PRT0_PS
.set HOST_HOLD__SHIFT, 0

/* HOST_MISO */
.set HOST_MISO__0__DR, CYREG_GPIO_PRT1_DR
.set HOST_MISO__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set HOST_MISO__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set HOST_MISO__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set HOST_MISO__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set HOST_MISO__0__HSIOM_MASK, 0x0000F000
.set HOST_MISO__0__HSIOM_SHIFT, 12
.set HOST_MISO__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set HOST_MISO__0__INTR, CYREG_GPIO_PRT1_INTR
.set HOST_MISO__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set HOST_MISO__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set HOST_MISO__0__MASK, 0x08
.set HOST_MISO__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set HOST_MISO__0__OUT_SEL_SHIFT, 6
.set HOST_MISO__0__OUT_SEL_VAL, 1
.set HOST_MISO__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set HOST_MISO__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set HOST_MISO__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set HOST_MISO__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set HOST_MISO__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set HOST_MISO__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set HOST_MISO__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set HOST_MISO__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set HOST_MISO__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set HOST_MISO__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set HOST_MISO__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set HOST_MISO__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set HOST_MISO__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set HOST_MISO__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set HOST_MISO__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set HOST_MISO__0__PC, CYREG_GPIO_PRT1_PC
.set HOST_MISO__0__PC2, CYREG_GPIO_PRT1_PC2
.set HOST_MISO__0__PORT, 1
.set HOST_MISO__0__PS, CYREG_GPIO_PRT1_PS
.set HOST_MISO__0__SHIFT, 3
.set HOST_MISO__DR, CYREG_GPIO_PRT1_DR
.set HOST_MISO__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set HOST_MISO__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set HOST_MISO__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set HOST_MISO__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set HOST_MISO__INTR, CYREG_GPIO_PRT1_INTR
.set HOST_MISO__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set HOST_MISO__INTSTAT, CYREG_GPIO_PRT1_INTR
.set HOST_MISO__MASK, 0x08
.set HOST_MISO__PA__CFG0, CYREG_UDB_PA1_CFG0
.set HOST_MISO__PA__CFG1, CYREG_UDB_PA1_CFG1
.set HOST_MISO__PA__CFG10, CYREG_UDB_PA1_CFG10
.set HOST_MISO__PA__CFG11, CYREG_UDB_PA1_CFG11
.set HOST_MISO__PA__CFG12, CYREG_UDB_PA1_CFG12
.set HOST_MISO__PA__CFG13, CYREG_UDB_PA1_CFG13
.set HOST_MISO__PA__CFG14, CYREG_UDB_PA1_CFG14
.set HOST_MISO__PA__CFG2, CYREG_UDB_PA1_CFG2
.set HOST_MISO__PA__CFG3, CYREG_UDB_PA1_CFG3
.set HOST_MISO__PA__CFG4, CYREG_UDB_PA1_CFG4
.set HOST_MISO__PA__CFG5, CYREG_UDB_PA1_CFG5
.set HOST_MISO__PA__CFG6, CYREG_UDB_PA1_CFG6
.set HOST_MISO__PA__CFG7, CYREG_UDB_PA1_CFG7
.set HOST_MISO__PA__CFG8, CYREG_UDB_PA1_CFG8
.set HOST_MISO__PA__CFG9, CYREG_UDB_PA1_CFG9
.set HOST_MISO__PC, CYREG_GPIO_PRT1_PC
.set HOST_MISO__PC2, CYREG_GPIO_PRT1_PC2
.set HOST_MISO__PORT, 1
.set HOST_MISO__PS, CYREG_GPIO_PRT1_PS
.set HOST_MISO__SHIFT, 3

/* HOST_MOSI */
.set HOST_MOSI__0__DR, CYREG_GPIO_PRT1_DR
.set HOST_MOSI__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set HOST_MOSI__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set HOST_MOSI__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set HOST_MOSI__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set HOST_MOSI__0__HSIOM_MASK, 0x00000F00
.set HOST_MOSI__0__HSIOM_SHIFT, 8
.set HOST_MOSI__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set HOST_MOSI__0__INTR, CYREG_GPIO_PRT1_INTR
.set HOST_MOSI__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set HOST_MOSI__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set HOST_MOSI__0__MASK, 0x04
.set HOST_MOSI__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set HOST_MOSI__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set HOST_MOSI__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set HOST_MOSI__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set HOST_MOSI__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set HOST_MOSI__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set HOST_MOSI__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set HOST_MOSI__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set HOST_MOSI__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set HOST_MOSI__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set HOST_MOSI__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set HOST_MOSI__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set HOST_MOSI__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set HOST_MOSI__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set HOST_MOSI__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set HOST_MOSI__0__PC, CYREG_GPIO_PRT1_PC
.set HOST_MOSI__0__PC2, CYREG_GPIO_PRT1_PC2
.set HOST_MOSI__0__PORT, 1
.set HOST_MOSI__0__PS, CYREG_GPIO_PRT1_PS
.set HOST_MOSI__0__SHIFT, 2
.set HOST_MOSI__DR, CYREG_GPIO_PRT1_DR
.set HOST_MOSI__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set HOST_MOSI__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set HOST_MOSI__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set HOST_MOSI__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set HOST_MOSI__INTR, CYREG_GPIO_PRT1_INTR
.set HOST_MOSI__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set HOST_MOSI__INTSTAT, CYREG_GPIO_PRT1_INTR
.set HOST_MOSI__MASK, 0x04
.set HOST_MOSI__PA__CFG0, CYREG_UDB_PA1_CFG0
.set HOST_MOSI__PA__CFG1, CYREG_UDB_PA1_CFG1
.set HOST_MOSI__PA__CFG10, CYREG_UDB_PA1_CFG10
.set HOST_MOSI__PA__CFG11, CYREG_UDB_PA1_CFG11
.set HOST_MOSI__PA__CFG12, CYREG_UDB_PA1_CFG12
.set HOST_MOSI__PA__CFG13, CYREG_UDB_PA1_CFG13
.set HOST_MOSI__PA__CFG14, CYREG_UDB_PA1_CFG14
.set HOST_MOSI__PA__CFG2, CYREG_UDB_PA1_CFG2
.set HOST_MOSI__PA__CFG3, CYREG_UDB_PA1_CFG3
.set HOST_MOSI__PA__CFG4, CYREG_UDB_PA1_CFG4
.set HOST_MOSI__PA__CFG5, CYREG_UDB_PA1_CFG5
.set HOST_MOSI__PA__CFG6, CYREG_UDB_PA1_CFG6
.set HOST_MOSI__PA__CFG7, CYREG_UDB_PA1_CFG7
.set HOST_MOSI__PA__CFG8, CYREG_UDB_PA1_CFG8
.set HOST_MOSI__PA__CFG9, CYREG_UDB_PA1_CFG9
.set HOST_MOSI__PC, CYREG_GPIO_PRT1_PC
.set HOST_MOSI__PC2, CYREG_GPIO_PRT1_PC2
.set HOST_MOSI__PORT, 1
.set HOST_MOSI__PS, CYREG_GPIO_PRT1_PS
.set HOST_MOSI__SHIFT, 2

/* SPIS_HOST */
.set SPIS_HOST_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL4
.set SPIS_HOST_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL4
.set SPIS_HOST_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL4
.set SPIS_HOST_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL4
.set SPIS_HOST_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL4
.set SPIS_HOST_BSPIS_BitCounter__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK4
.set SPIS_HOST_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK4
.set SPIS_HOST_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK4
.set SPIS_HOST_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK4
.set SPIS_HOST_BSPIS_BitCounter__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL4
.set SPIS_HOST_BSPIS_BitCounter__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL4
.set SPIS_HOST_BSPIS_BitCounter__32BIT_COUNT_REG, CYREG_UDB_W32_CTL4
.set SPIS_HOST_BSPIS_BitCounter__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK4
.set SPIS_HOST_BSPIS_BitCounter__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL4
.set SPIS_HOST_BSPIS_BitCounter__CONTROL_REG, CYREG_UDB_W8_CTL4
.set SPIS_HOST_BSPIS_BitCounter__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST4
.set SPIS_HOST_BSPIS_BitCounter__COUNT_REG, CYREG_UDB_W8_CTL4
.set SPIS_HOST_BSPIS_BitCounter__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST4
.set SPIS_HOST_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK4
.set SPIS_HOST_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK4
.set SPIS_HOST_BSPIS_BitCounter__PERIOD_REG, CYREG_UDB_W8_MSK4
.set SPIS_HOST_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL4
.set SPIS_HOST_BSPIS_BitCounter_ST__16BIT_STATUS_REG, CYREG_UDB_W16_ST4
.set SPIS_HOST_BSPIS_BitCounter_ST__32BIT_MASK_REG, CYREG_UDB_W32_MSK4
.set SPIS_HOST_BSPIS_BitCounter_ST__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL4
.set SPIS_HOST_BSPIS_BitCounter_ST__32BIT_STATUS_REG, CYREG_UDB_W32_ST4
.set SPIS_HOST_BSPIS_BitCounter_ST__MASK_REG, CYREG_UDB_W8_MSK4
.set SPIS_HOST_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK4
.set SPIS_HOST_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK4
.set SPIS_HOST_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL4
.set SPIS_HOST_BSPIS_BitCounter_ST__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST4
.set SPIS_HOST_BSPIS_BitCounter_ST__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST4
.set SPIS_HOST_BSPIS_BitCounter_ST__STATUS_REG, CYREG_UDB_W8_ST4
.set SPIS_HOST_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set SPIS_HOST_BSPIS_RxStsReg__16BIT_STATUS_REG, CYREG_UDB_W16_ST0
.set SPIS_HOST_BSPIS_RxStsReg__3__MASK, 0x08
.set SPIS_HOST_BSPIS_RxStsReg__3__POS, 3
.set SPIS_HOST_BSPIS_RxStsReg__32BIT_MASK_REG, CYREG_UDB_W32_MSK0
.set SPIS_HOST_BSPIS_RxStsReg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL0
.set SPIS_HOST_BSPIS_RxStsReg__32BIT_STATUS_REG, CYREG_UDB_W32_ST0
.set SPIS_HOST_BSPIS_RxStsReg__4__MASK, 0x10
.set SPIS_HOST_BSPIS_RxStsReg__4__POS, 4
.set SPIS_HOST_BSPIS_RxStsReg__5__MASK, 0x20
.set SPIS_HOST_BSPIS_RxStsReg__5__POS, 5
.set SPIS_HOST_BSPIS_RxStsReg__6__MASK, 0x40
.set SPIS_HOST_BSPIS_RxStsReg__6__POS, 6
.set SPIS_HOST_BSPIS_RxStsReg__MASK, 0x78
.set SPIS_HOST_BSPIS_RxStsReg__MASK_REG, CYREG_UDB_W8_MSK0
.set SPIS_HOST_BSPIS_RxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set SPIS_HOST_BSPIS_RxStsReg__STATUS_REG, CYREG_UDB_W8_ST0
.set SPIS_HOST_BSPIS_sR8_Dp_u0__16BIT_A0_REG, CYREG_UDB_W16_A00
.set SPIS_HOST_BSPIS_sR8_Dp_u0__16BIT_A1_REG, CYREG_UDB_W16_A10
.set SPIS_HOST_BSPIS_sR8_Dp_u0__16BIT_D0_REG, CYREG_UDB_W16_D00
.set SPIS_HOST_BSPIS_sR8_Dp_u0__16BIT_D1_REG, CYREG_UDB_W16_D10
.set SPIS_HOST_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set SPIS_HOST_BSPIS_sR8_Dp_u0__16BIT_F0_REG, CYREG_UDB_W16_F00
.set SPIS_HOST_BSPIS_sR8_Dp_u0__16BIT_F1_REG, CYREG_UDB_W16_F10
.set SPIS_HOST_BSPIS_sR8_Dp_u0__32BIT_A0_REG, CYREG_UDB_W32_A00
.set SPIS_HOST_BSPIS_sR8_Dp_u0__32BIT_A1_REG, CYREG_UDB_W32_A10
.set SPIS_HOST_BSPIS_sR8_Dp_u0__32BIT_D0_REG, CYREG_UDB_W32_D00
.set SPIS_HOST_BSPIS_sR8_Dp_u0__32BIT_D1_REG, CYREG_UDB_W32_D10
.set SPIS_HOST_BSPIS_sR8_Dp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL0
.set SPIS_HOST_BSPIS_sR8_Dp_u0__32BIT_F0_REG, CYREG_UDB_W32_F00
.set SPIS_HOST_BSPIS_sR8_Dp_u0__32BIT_F1_REG, CYREG_UDB_W32_F10
.set SPIS_HOST_BSPIS_sR8_Dp_u0__A0_A1_REG, CYREG_UDB_CAT16_A0
.set SPIS_HOST_BSPIS_sR8_Dp_u0__A0_REG, CYREG_UDB_W8_A00
.set SPIS_HOST_BSPIS_sR8_Dp_u0__A1_REG, CYREG_UDB_W8_A10
.set SPIS_HOST_BSPIS_sR8_Dp_u0__D0_D1_REG, CYREG_UDB_CAT16_D0
.set SPIS_HOST_BSPIS_sR8_Dp_u0__D0_REG, CYREG_UDB_W8_D00
.set SPIS_HOST_BSPIS_sR8_Dp_u0__D1_REG, CYREG_UDB_W8_D10
.set SPIS_HOST_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set SPIS_HOST_BSPIS_sR8_Dp_u0__F0_F1_REG, CYREG_UDB_CAT16_F0
.set SPIS_HOST_BSPIS_sR8_Dp_u0__F0_REG, CYREG_UDB_W8_F00
.set SPIS_HOST_BSPIS_sR8_Dp_u0__F1_REG, CYREG_UDB_W8_F10
.set SPIS_HOST_BSPIS_TxStsReg__0__MASK, 0x01
.set SPIS_HOST_BSPIS_TxStsReg__0__POS, 0
.set SPIS_HOST_BSPIS_TxStsReg__1__MASK, 0x02
.set SPIS_HOST_BSPIS_TxStsReg__1__POS, 1
.set SPIS_HOST_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set SPIS_HOST_BSPIS_TxStsReg__16BIT_STATUS_REG, CYREG_UDB_W16_ST1
.set SPIS_HOST_BSPIS_TxStsReg__2__MASK, 0x04
.set SPIS_HOST_BSPIS_TxStsReg__2__POS, 2
.set SPIS_HOST_BSPIS_TxStsReg__32BIT_MASK_REG, CYREG_UDB_W32_MSK1
.set SPIS_HOST_BSPIS_TxStsReg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL1
.set SPIS_HOST_BSPIS_TxStsReg__32BIT_STATUS_REG, CYREG_UDB_W32_ST1
.set SPIS_HOST_BSPIS_TxStsReg__6__MASK, 0x40
.set SPIS_HOST_BSPIS_TxStsReg__6__POS, 6
.set SPIS_HOST_BSPIS_TxStsReg__MASK, 0x47
.set SPIS_HOST_BSPIS_TxStsReg__MASK_REG, CYREG_UDB_W8_MSK1
.set SPIS_HOST_BSPIS_TxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set SPIS_HOST_BSPIS_TxStsReg__STATUS_REG, CYREG_UDB_W8_ST1
.set SPIS_HOST_IntClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL20
.set SPIS_HOST_IntClock__DIV_ID, 0x00000040
.set SPIS_HOST_IntClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set SPIS_HOST_IntClock__PA_DIV_ID, 0x000000FF

/* Control_SELECT_SPI */
.set Control_SELECT_SPI_Sync_ctrl_reg__0__MASK, 0x01
.set Control_SELECT_SPI_Sync_ctrl_reg__0__POS, 0
.set Control_SELECT_SPI_Sync_ctrl_reg__1__MASK, 0x02
.set Control_SELECT_SPI_Sync_ctrl_reg__1__POS, 1
.set Control_SELECT_SPI_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL6
.set Control_SELECT_SPI_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL6
.set Control_SELECT_SPI_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL6
.set Control_SELECT_SPI_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL6
.set Control_SELECT_SPI_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL6
.set Control_SELECT_SPI_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK6
.set Control_SELECT_SPI_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK6
.set Control_SELECT_SPI_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK6
.set Control_SELECT_SPI_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK6
.set Control_SELECT_SPI_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL6
.set Control_SELECT_SPI_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL6
.set Control_SELECT_SPI_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST6
.set Control_SELECT_SPI_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL6
.set Control_SELECT_SPI_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST6
.set Control_SELECT_SPI_Sync_ctrl_reg__MASK, 0x03
.set Control_SELECT_SPI_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK6
.set Control_SELECT_SPI_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK6
.set Control_SELECT_SPI_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK6

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x100011A0
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4L
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4L_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 8
.set CYDEV_DFT_SELECT_CLK1, 9
.set CYDEV_DMA_CHANNELS_AVAILABLE, 32
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 1
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 14
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VBUS_MV, 5000
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 2
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udb_VERSION, 1
.set CYIPBLOCK_m0s8usbdss_VERSION, 2
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
