{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622478844742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622478844743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 31 13:34:04 2021 " "Processing started: Mon May 31 13:34:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622478844743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622478844743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP2_EV21 -c TP2_EV21 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP2_EV21 -c TP2_EV21" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622478844743 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622478845974 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622478845975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp2_ev21.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tp2_ev21.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TP2_EV21 " "Found entity 1: TP2_EV21" {  } { { "TP2_EV21.bdf" "" { Schematic "C:/Users/Ian Diaz/Desktop/E5/TP2/TP2_EV21.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622478881574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622478881574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mir_rom.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mir_rom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIR_ROM " "Found entity 1: MIR_ROM" {  } { { "MIR_ROM.bdf" "" { Schematic "C:/Users/Ian Diaz/Desktop/E5/TP2/MIR_ROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622478881577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622478881577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pattern_cell.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pattern_cell.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Pattern_Cell " "Found entity 1: Pattern_Cell" {  } { { "Pattern_Cell.bdf" "" { Schematic "C:/Users/Ian Diaz/Desktop/E5/TP2/Pattern_Cell.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622478881579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622478881579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pattern_table.v 1 1 " "Found 1 design units, including 1 entities, in source file pattern_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 pattern_table " "Found entity 1: pattern_table" {  } { { "Pattern_Table.v" "" { Text "C:/Users/Ian Diaz/Desktop/E5/TP2/Pattern_Table.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622478881583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622478881583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipeline.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/Ian Diaz/Desktop/E5/TP2/pipeline.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622478881586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622478881586 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TP2_EV21 " "Elaborating entity \"TP2_EV21\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622478881890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline pipeline:inst " "Elaborating entity \"pipeline\" for hierarchy \"pipeline:inst\"" {  } { { "TP2_EV21.bdf" "inst" { Schematic "C:/Users/Ian Diaz/Desktop/E5/TP2/TP2_EV21.bdf" { { 136 448 776 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622478881912 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microinstruction_1.v 1 1 " "Using design file microinstruction_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Microinstruction_1 " "Found entity 1: Microinstruction_1" {  } { { "microinstruction_1.v" "" { Text "C:/Users/Ian Diaz/Desktop/E5/TP2/microinstruction_1.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622478882036 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622478882036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Microinstruction_1 pipeline:inst\|Microinstruction_1:inst2 " "Elaborating entity \"Microinstruction_1\" for hierarchy \"pipeline:inst\|Microinstruction_1:inst2\"" {  } { { "pipeline.bdf" "inst2" { Schematic "C:/Users/Ian Diaz/Desktop/E5/TP2/pipeline.bdf" { { 256 552 840 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622478882040 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uc2.v 1 1 " "Using design file uc2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UC2 " "Found entity 1: UC2" {  } { { "uc2.v" "" { Text "C:/Users/Ian Diaz/Desktop/E5/TP2/uc2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622478882095 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622478882095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC2 pipeline:inst\|UC2:inst8 " "Elaborating entity \"UC2\" for hierarchy \"pipeline:inst\|UC2:inst8\"" {  } { { "pipeline.bdf" "inst8" { Schematic "C:/Users/Ian Diaz/Desktop/E5/TP2/pipeline.bdf" { { 536 952 1144 744 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622478882096 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uc1.v 1 1 " "Using design file uc1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UC1 " "Found entity 1: UC1" {  } { { "uc1.v" "" { Text "C:/Users/Ian Diaz/Desktop/E5/TP2/uc1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622478882126 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622478882126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC1 pipeline:inst\|UC1:inst4 " "Elaborating entity \"UC1\" for hierarchy \"pipeline:inst\|UC1:inst4\"" {  } { { "pipeline.bdf" "inst4" { Schematic "C:/Users/Ian Diaz/Desktop/E5/TP2/pipeline.bdf" { { 240 1088 1304 416 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622478882126 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 uc1.v(33) " "Verilog HDL assignment warning at uc1.v(33): truncated value with size 32 to match size of target (7)" {  } { { "uc1.v" "" { Text "C:/Users/Ian Diaz/Desktop/E5/TP2/uc1.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622478882129 "|TP2_EV21|pipeline:inst|UC1:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 uc1.v(34) " "Verilog HDL assignment warning at uc1.v(34): truncated value with size 32 to match size of target (2)" {  } { { "uc1.v" "" { Text "C:/Users/Ian Diaz/Desktop/E5/TP2/uc1.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622478882129 "|TP2_EV21|pipeline:inst|UC1:inst4"}
{ "Warning" "WSGN_SEARCH_FILE" "microinstruction_2.v 1 1 " "Using design file microinstruction_2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Microinstruction_2 " "Found entity 1: Microinstruction_2" {  } { { "microinstruction_2.v" "" { Text "C:/Users/Ian Diaz/Desktop/E5/TP2/microinstruction_2.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622478882185 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622478882185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Microinstruction_2 pipeline:inst\|Microinstruction_2:inst5 " "Elaborating entity \"Microinstruction_2\" for hierarchy \"pipeline:inst\|Microinstruction_2:inst5\"" {  } { { "pipeline.bdf" "inst5" { Schematic "C:/Users/Ian Diaz/Desktop/E5/TP2/pipeline.bdf" { { 256 1464 1680 400 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622478882186 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microinstruction_3.v 1 1 " "Using design file microinstruction_3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Microinstruction_3 " "Found entity 1: Microinstruction_3" {  } { { "microinstruction_3.v" "" { Text "C:/Users/Ian Diaz/Desktop/E5/TP2/microinstruction_3.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622478882274 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622478882274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Microinstruction_3 pipeline:inst\|Microinstruction_3:inst6 " "Elaborating entity \"Microinstruction_3\" for hierarchy \"pipeline:inst\|Microinstruction_3:inst6\"" {  } { { "pipeline.bdf" "inst6" { Schematic "C:/Users/Ian Diaz/Desktop/E5/TP2/pipeline.bdf" { { 256 1848 2032 368 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622478882275 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decode_micro.v 1 1 " "Using design file decode_micro.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_micro " "Found entity 1: Decode_micro" {  } { { "decode_micro.v" "" { Text "C:/Users/Ian Diaz/Desktop/E5/TP2/decode_micro.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622478882330 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622478882330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode_micro pipeline:inst\|Decode_micro:inst " "Elaborating entity \"Decode_micro\" for hierarchy \"pipeline:inst\|Decode_micro:inst\"" {  } { { "pipeline.bdf" "inst" { Schematic "C:/Users/Ian Diaz/Desktop/E5/TP2/pipeline.bdf" { { 272 72 368 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622478882333 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622478884138 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622478885371 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622478885371 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "190 " "Implemented 190 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "45 " "Implemented 45 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622478885765 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622478885765 ""} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Implemented 106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622478885765 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622478885765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622478885846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 31 13:34:45 2021 " "Processing ended: Mon May 31 13:34:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622478885846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622478885846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622478885846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622478885846 ""}
