<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FW301 Power Service Board Firmware Documentation: sdhc_registers_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">FW301 Power Service Board Firmware Documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structsdhc__registers__t.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">sdhc_registers_t Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p>SDHC register API structure.  
 <a href="structsdhc__registers__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="sdhc_8h_source.html">sdhc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:af44689f99cd8c3b903cb3aa666b9b642"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#af44689f99cd8c3b903cb3aa666b9b642">SDHC_SSAR</a></td></tr>
<tr class="separator:af44689f99cd8c3b903cb3aa666b9b642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad60c5ec84fb4705379c7f751ac7e55fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#ad60c5ec84fb4705379c7f751ac7e55fc">SDHC_BSR</a></td></tr>
<tr class="separator:ad60c5ec84fb4705379c7f751ac7e55fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2746e71ab5857b9e9ffcb4acdc2ca460"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a2746e71ab5857b9e9ffcb4acdc2ca460">SDHC_BCR</a></td></tr>
<tr class="separator:a2746e71ab5857b9e9ffcb4acdc2ca460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad5a7c0e2e5d724e2e0a0bb5678f08af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#aad5a7c0e2e5d724e2e0a0bb5678f08af">SDHC_ARG1R</a></td></tr>
<tr class="separator:aad5a7c0e2e5d724e2e0a0bb5678f08af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb21fd951ccf9422fb9c2abb398f3f0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#adb21fd951ccf9422fb9c2abb398f3f0a">SDHC_TMR</a></td></tr>
<tr class="separator:adb21fd951ccf9422fb9c2abb398f3f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11548a4b8c16909ac5eabfd9bcc61cf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a11548a4b8c16909ac5eabfd9bcc61cf3">SDHC_CR</a></td></tr>
<tr class="separator:a11548a4b8c16909ac5eabfd9bcc61cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe803fac375cc3db65c17fd71cc2cf4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#afe803fac375cc3db65c17fd71cc2cf4f">SDHC_RR</a> [4]</td></tr>
<tr class="separator:afe803fac375cc3db65c17fd71cc2cf4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ede65aeeb322720a79960c085d6dbbe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a9ede65aeeb322720a79960c085d6dbbe">SDHC_BDPR</a></td></tr>
<tr class="separator:a9ede65aeeb322720a79960c085d6dbbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fba20bfea656379b0d2c58fbfc43f24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a8fba20bfea656379b0d2c58fbfc43f24">SDHC_PSR</a></td></tr>
<tr class="separator:a8fba20bfea656379b0d2c58fbfc43f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff7b120c96dc9c32c6bc0b8b787d7c6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#aff7b120c96dc9c32c6bc0b8b787d7c6f">SDHC_HC1R</a></td></tr>
<tr class="separator:aff7b120c96dc9c32c6bc0b8b787d7c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae665f61dbdf336008ff32da71b9b027d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#ae665f61dbdf336008ff32da71b9b027d">SDHC_PCR</a></td></tr>
<tr class="separator:ae665f61dbdf336008ff32da71b9b027d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e78de2cc4f790963312b2b4374ac5bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a8e78de2cc4f790963312b2b4374ac5bf">SDHC_BGCR</a></td></tr>
<tr class="separator:a8e78de2cc4f790963312b2b4374ac5bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e98457a3d18133faf6434c80eee4b6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a3e98457a3d18133faf6434c80eee4b6b">SDHC_WCR</a></td></tr>
<tr class="separator:a3e98457a3d18133faf6434c80eee4b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9385c0d7408a14c7a966d0f5b0d181b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#ab9385c0d7408a14c7a966d0f5b0d181b">SDHC_CCR</a></td></tr>
<tr class="separator:ab9385c0d7408a14c7a966d0f5b0d181b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6e3b5ac17b6c469439bae0e6d37db60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#ad6e3b5ac17b6c469439bae0e6d37db60">SDHC_TCR</a></td></tr>
<tr class="separator:ad6e3b5ac17b6c469439bae0e6d37db60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32e08661b660eea72864dc483ded7895"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a32e08661b660eea72864dc483ded7895">SDHC_SRR</a></td></tr>
<tr class="separator:a32e08661b660eea72864dc483ded7895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a678a777012561b69e7e9e9933dae01ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a678a777012561b69e7e9e9933dae01ea">SDHC_NISTR</a></td></tr>
<tr class="separator:a678a777012561b69e7e9e9933dae01ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af57ff8b4b530ce28daa909268e42c951"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#af57ff8b4b530ce28daa909268e42c951">SDHC_EISTR</a></td></tr>
<tr class="separator:af57ff8b4b530ce28daa909268e42c951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a143c9e06822a75a007c353e52838f20a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a143c9e06822a75a007c353e52838f20a">SDHC_NISTER</a></td></tr>
<tr class="separator:a143c9e06822a75a007c353e52838f20a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2d59f67a3ad374c16fa1097e87080c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#ac2d59f67a3ad374c16fa1097e87080c0">SDHC_EISTER</a></td></tr>
<tr class="separator:ac2d59f67a3ad374c16fa1097e87080c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb511cff4a4750ce8a2931ddd07bcf42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#acb511cff4a4750ce8a2931ddd07bcf42">SDHC_NISIER</a></td></tr>
<tr class="separator:acb511cff4a4750ce8a2931ddd07bcf42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf410e6375b519c09bdd2a37db7c7b71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#abf410e6375b519c09bdd2a37db7c7b71">SDHC_EISIER</a></td></tr>
<tr class="separator:abf410e6375b519c09bdd2a37db7c7b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bd2545d299c7f17744e01db8ad4510b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a8bd2545d299c7f17744e01db8ad4510b">SDHC_ACESR</a></td></tr>
<tr class="separator:a8bd2545d299c7f17744e01db8ad4510b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c5e487adad139d609b3c906ea412191"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a2c5e487adad139d609b3c906ea412191">SDHC_HC2R</a></td></tr>
<tr class="separator:a2c5e487adad139d609b3c906ea412191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91bc36bc3ad14797bcdaa5bf2aa41a4b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a91bc36bc3ad14797bcdaa5bf2aa41a4b">SDHC_CA0R</a></td></tr>
<tr class="separator:a91bc36bc3ad14797bcdaa5bf2aa41a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab446a5f897040dcd5e3539fde5cec4de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#ab446a5f897040dcd5e3539fde5cec4de">SDHC_CA1R</a></td></tr>
<tr class="separator:ab446a5f897040dcd5e3539fde5cec4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03b8abf5ef01fb79c42c2e6203044f2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a03b8abf5ef01fb79c42c2e6203044f2e">SDHC_MCCAR</a></td></tr>
<tr class="separator:a03b8abf5ef01fb79c42c2e6203044f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9072d06ad427c9fcab3089ea637fa1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#ae9072d06ad427c9fcab3089ea637fa1c">Reserved1</a> [0x04]</td></tr>
<tr class="separator:ae9072d06ad427c9fcab3089ea637fa1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58530e0d91f1f3268e277152e74d4994"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a58530e0d91f1f3268e277152e74d4994">SDHC_FERACES</a></td></tr>
<tr class="separator:a58530e0d91f1f3268e277152e74d4994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a20e663f0d7a65deeac693114a6a39c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a2a20e663f0d7a65deeac693114a6a39c">SDHC_FEREIS</a></td></tr>
<tr class="separator:a2a20e663f0d7a65deeac693114a6a39c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa03b5285504de0dd0f8d90095f2ac10c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#aa03b5285504de0dd0f8d90095f2ac10c">SDHC_AESR</a></td></tr>
<tr class="separator:aa03b5285504de0dd0f8d90095f2ac10c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af10ee09cd6b7837229b533e4bd7bf7ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#af10ee09cd6b7837229b533e4bd7bf7ba">Reserved2</a> [0x03]</td></tr>
<tr class="separator:af10ee09cd6b7837229b533e4bd7bf7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a315389e66ab81ca68056a9d271f64168"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a315389e66ab81ca68056a9d271f64168">SDHC_ASAR</a> [1]</td></tr>
<tr class="separator:a315389e66ab81ca68056a9d271f64168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2c8751c158b495a2aa5bbfbe042fdea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#ad2c8751c158b495a2aa5bbfbe042fdea">Reserved3</a> [0x04]</td></tr>
<tr class="separator:ad2c8751c158b495a2aa5bbfbe042fdea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38b90755fc63f4941f226d397e0851ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a38b90755fc63f4941f226d397e0851ed">SDHC_PVR</a> [8]</td></tr>
<tr class="separator:a38b90755fc63f4941f226d397e0851ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a413985f03e9314318830f7f440f82ce5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a413985f03e9314318830f7f440f82ce5">Reserved4</a> [0x8C]</td></tr>
<tr class="separator:a413985f03e9314318830f7f440f82ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad834d594595723b123b62b81492b3885"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#ad834d594595723b123b62b81492b3885">SDHC_SISR</a></td></tr>
<tr class="separator:ad834d594595723b123b62b81492b3885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a871c4dedb7f0046798339e15998fb1a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a871c4dedb7f0046798339e15998fb1a8">SDHC_HCVR</a></td></tr>
<tr class="separator:a871c4dedb7f0046798339e15998fb1a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed2fa3f42caef5297879cb3e7a89baeb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#aed2fa3f42caef5297879cb3e7a89baeb">Reserved5</a> [0x104]</td></tr>
<tr class="separator:aed2fa3f42caef5297879cb3e7a89baeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72e674794ac17aa13b4e231bf87dc772"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a72e674794ac17aa13b4e231bf87dc772">SDHC_MC1R</a></td></tr>
<tr class="separator:a72e674794ac17aa13b4e231bf87dc772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8534fc775a91a0c712357f6d372a547a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a8534fc775a91a0c712357f6d372a547a">SDHC_MC2R</a></td></tr>
<tr class="separator:a8534fc775a91a0c712357f6d372a547a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70f47021ff83756f40640d82eca1de06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a70f47021ff83756f40640d82eca1de06">Reserved6</a> [0x02]</td></tr>
<tr class="separator:a70f47021ff83756f40640d82eca1de06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86f7779612dbc5f0c8595d301029c806"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a86f7779612dbc5f0c8595d301029c806">SDHC_ACR</a></td></tr>
<tr class="separator:a86f7779612dbc5f0c8595d301029c806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abebfd3abb58e008d1932334758a3d9ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#abebfd3abb58e008d1932334758a3d9ef">SDHC_CC2R</a></td></tr>
<tr class="separator:abebfd3abb58e008d1932334758a3d9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4786b020cee213b86c5b934b1ee6fb20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a4786b020cee213b86c5b934b1ee6fb20">Reserved7</a> [0x20]</td></tr>
<tr class="separator:a4786b020cee213b86c5b934b1ee6fb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2e259b7d8cd8d61be064b88c69b9f5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#ae2e259b7d8cd8d61be064b88c69b9f5e">SDHC_CACR</a></td></tr>
<tr class="separator:ae2e259b7d8cd8d61be064b88c69b9f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04114eb8d0baaeb1b129ba4c665a4ff3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a04114eb8d0baaeb1b129ba4c665a4ff3">SDHC_DBGR</a></td></tr>
<tr class="separator:a04114eb8d0baaeb1b129ba4c665a4ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >SDHC register API structure. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ae9072d06ad427c9fcab3089ea637fa1c" name="ae9072d06ad427c9fcab3089ea637fa1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9072d06ad427c9fcab3089ea637fa1c">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t Reserved1[0x04]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af10ee09cd6b7837229b533e4bd7bf7ba" name="af10ee09cd6b7837229b533e4bd7bf7ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af10ee09cd6b7837229b533e4bd7bf7ba">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t Reserved2[0x03]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2c8751c158b495a2aa5bbfbe042fdea" name="ad2c8751c158b495a2aa5bbfbe042fdea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2c8751c158b495a2aa5bbfbe042fdea">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t Reserved3[0x04]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a413985f03e9314318830f7f440f82ce5" name="a413985f03e9314318830f7f440f82ce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a413985f03e9314318830f7f440f82ce5">&#9670;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t Reserved4[0x8C]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed2fa3f42caef5297879cb3e7a89baeb" name="aed2fa3f42caef5297879cb3e7a89baeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed2fa3f42caef5297879cb3e7a89baeb">&#9670;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t Reserved5[0x104]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70f47021ff83756f40640d82eca1de06" name="a70f47021ff83756f40640d82eca1de06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70f47021ff83756f40640d82eca1de06">&#9670;&nbsp;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t Reserved6[0x02]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4786b020cee213b86c5b934b1ee6fb20" name="a4786b020cee213b86c5b934b1ee6fb20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4786b020cee213b86c5b934b1ee6fb20">&#9670;&nbsp;</a></span>Reserved7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t Reserved7[0x20]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bd2545d299c7f17744e01db8ad4510b" name="a8bd2545d299c7f17744e01db8ad4510b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bd2545d299c7f17744e01db8ad4510b">&#9670;&nbsp;</a></span>SDHC_ACESR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint16_t SDHC_ACESR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x3C (R/ 16) Auto CMD Error Status </p>

</div>
</div>
<a id="a86f7779612dbc5f0c8595d301029c806" name="a86f7779612dbc5f0c8595d301029c806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86f7779612dbc5f0c8595d301029c806">&#9670;&nbsp;</a></span>SDHC_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDHC_ACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x208 (R/W 32) AHB Control </p>

</div>
</div>
<a id="aa03b5285504de0dd0f8d90095f2ac10c" name="aa03b5285504de0dd0f8d90095f2ac10c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa03b5285504de0dd0f8d90095f2ac10c">&#9670;&nbsp;</a></span>SDHC_AESR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t SDHC_AESR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x54 (R/ 8) ADMA Error Status </p>

</div>
</div>
<a id="aad5a7c0e2e5d724e2e0a0bb5678f08af" name="aad5a7c0e2e5d724e2e0a0bb5678f08af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad5a7c0e2e5d724e2e0a0bb5678f08af">&#9670;&nbsp;</a></span>SDHC_ARG1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDHC_ARG1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x08 (R/W 32) Argument 1 </p>

</div>
</div>
<a id="a315389e66ab81ca68056a9d271f64168" name="a315389e66ab81ca68056a9d271f64168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a315389e66ab81ca68056a9d271f64168">&#9670;&nbsp;</a></span>SDHC_ASAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDHC_ASAR[1]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x58 (R/W 32) ADMA System Address </p>

</div>
</div>
<a id="a2746e71ab5857b9e9ffcb4acdc2ca460" name="a2746e71ab5857b9e9ffcb4acdc2ca460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2746e71ab5857b9e9ffcb4acdc2ca460">&#9670;&nbsp;</a></span>SDHC_BCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SDHC_BCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x06 (R/W 16) Block Count </p>

</div>
</div>
<a id="a9ede65aeeb322720a79960c085d6dbbe" name="a9ede65aeeb322720a79960c085d6dbbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ede65aeeb322720a79960c085d6dbbe">&#9670;&nbsp;</a></span>SDHC_BDPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDHC_BDPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x20 (R/W 32) Buffer Data Port </p>

</div>
</div>
<a id="a8e78de2cc4f790963312b2b4374ac5bf" name="a8e78de2cc4f790963312b2b4374ac5bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e78de2cc4f790963312b2b4374ac5bf">&#9670;&nbsp;</a></span>SDHC_BGCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SDHC_BGCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x2A (R/W 8) Block Gap Control </p>

</div>
</div>
<a id="ad60c5ec84fb4705379c7f751ac7e55fc" name="ad60c5ec84fb4705379c7f751ac7e55fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad60c5ec84fb4705379c7f751ac7e55fc">&#9670;&nbsp;</a></span>SDHC_BSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SDHC_BSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x04 (R/W 16) Block Size </p>

</div>
</div>
<a id="a91bc36bc3ad14797bcdaa5bf2aa41a4b" name="a91bc36bc3ad14797bcdaa5bf2aa41a4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91bc36bc3ad14797bcdaa5bf2aa41a4b">&#9670;&nbsp;</a></span>SDHC_CA0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SDHC_CA0R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x40 (R/ 32) Capabilities 0 </p>

</div>
</div>
<a id="ab446a5f897040dcd5e3539fde5cec4de" name="ab446a5f897040dcd5e3539fde5cec4de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab446a5f897040dcd5e3539fde5cec4de">&#9670;&nbsp;</a></span>SDHC_CA1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SDHC_CA1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x44 (R/ 32) Capabilities 1 </p>

</div>
</div>
<a id="ae2e259b7d8cd8d61be064b88c69b9f5e" name="ae2e259b7d8cd8d61be064b88c69b9f5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2e259b7d8cd8d61be064b88c69b9f5e">&#9670;&nbsp;</a></span>SDHC_CACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDHC_CACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x230 (R/W 32) Capabilities Control </p>

</div>
</div>
<a id="abebfd3abb58e008d1932334758a3d9ef" name="abebfd3abb58e008d1932334758a3d9ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abebfd3abb58e008d1932334758a3d9ef">&#9670;&nbsp;</a></span>SDHC_CC2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDHC_CC2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x20C (R/W 32) Clock Control 2 </p>

</div>
</div>
<a id="ab9385c0d7408a14c7a966d0f5b0d181b" name="ab9385c0d7408a14c7a966d0f5b0d181b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9385c0d7408a14c7a966d0f5b0d181b">&#9670;&nbsp;</a></span>SDHC_CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SDHC_CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x2C (R/W 16) Clock Control </p>

</div>
</div>
<a id="a11548a4b8c16909ac5eabfd9bcc61cf3" name="a11548a4b8c16909ac5eabfd9bcc61cf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11548a4b8c16909ac5eabfd9bcc61cf3">&#9670;&nbsp;</a></span>SDHC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SDHC_CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0E (R/W 16) Command </p>

</div>
</div>
<a id="a04114eb8d0baaeb1b129ba4c665a4ff3" name="a04114eb8d0baaeb1b129ba4c665a4ff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04114eb8d0baaeb1b129ba4c665a4ff3">&#9670;&nbsp;</a></span>SDHC_DBGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SDHC_DBGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x234 (R/W 8) Debug </p>

</div>
</div>
<a id="abf410e6375b519c09bdd2a37db7c7b71" name="abf410e6375b519c09bdd2a37db7c7b71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf410e6375b519c09bdd2a37db7c7b71">&#9670;&nbsp;</a></span>SDHC_EISIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SDHC_EISIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x3A (R/W 16) Error Interrupt Signal Enable </p>

</div>
</div>
<a id="ac2d59f67a3ad374c16fa1097e87080c0" name="ac2d59f67a3ad374c16fa1097e87080c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2d59f67a3ad374c16fa1097e87080c0">&#9670;&nbsp;</a></span>SDHC_EISTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SDHC_EISTER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x36 (R/W 16) Error Interrupt Status Enable </p>

</div>
</div>
<a id="af57ff8b4b530ce28daa909268e42c951" name="af57ff8b4b530ce28daa909268e42c951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af57ff8b4b530ce28daa909268e42c951">&#9670;&nbsp;</a></span>SDHC_EISTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SDHC_EISTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x32 (R/W 16) Error Interrupt Status </p>

</div>
</div>
<a id="a58530e0d91f1f3268e277152e74d4994" name="a58530e0d91f1f3268e277152e74d4994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58530e0d91f1f3268e277152e74d4994">&#9670;&nbsp;</a></span>SDHC_FERACES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint16_t SDHC_FERACES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x50 ( /W 16) Force Event for Auto CMD Error Status </p>

</div>
</div>
<a id="a2a20e663f0d7a65deeac693114a6a39c" name="a2a20e663f0d7a65deeac693114a6a39c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a20e663f0d7a65deeac693114a6a39c">&#9670;&nbsp;</a></span>SDHC_FEREIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint16_t SDHC_FEREIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x52 ( /W 16) Force Event for Error Interrupt Status </p>

</div>
</div>
<a id="aff7b120c96dc9c32c6bc0b8b787d7c6f" name="aff7b120c96dc9c32c6bc0b8b787d7c6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff7b120c96dc9c32c6bc0b8b787d7c6f">&#9670;&nbsp;</a></span>SDHC_HC1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SDHC_HC1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x28 (R/W 8) Host Control 1 </p>

</div>
</div>
<a id="a2c5e487adad139d609b3c906ea412191" name="a2c5e487adad139d609b3c906ea412191"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c5e487adad139d609b3c906ea412191">&#9670;&nbsp;</a></span>SDHC_HC2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SDHC_HC2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x3E (R/W 16) Host Control 2 </p>

</div>
</div>
<a id="a871c4dedb7f0046798339e15998fb1a8" name="a871c4dedb7f0046798339e15998fb1a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a871c4dedb7f0046798339e15998fb1a8">&#9670;&nbsp;</a></span>SDHC_HCVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint16_t SDHC_HCVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xFE (R/ 16) Host Controller Version </p>

</div>
</div>
<a id="a72e674794ac17aa13b4e231bf87dc772" name="a72e674794ac17aa13b4e231bf87dc772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72e674794ac17aa13b4e231bf87dc772">&#9670;&nbsp;</a></span>SDHC_MC1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SDHC_MC1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x204 (R/W 8) MMC Control 1 </p>

</div>
</div>
<a id="a8534fc775a91a0c712357f6d372a547a" name="a8534fc775a91a0c712357f6d372a547a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8534fc775a91a0c712357f6d372a547a">&#9670;&nbsp;</a></span>SDHC_MC2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t SDHC_MC2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x205 ( /W 8) MMC Control 2 </p>

</div>
</div>
<a id="a03b8abf5ef01fb79c42c2e6203044f2e" name="a03b8abf5ef01fb79c42c2e6203044f2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03b8abf5ef01fb79c42c2e6203044f2e">&#9670;&nbsp;</a></span>SDHC_MCCAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SDHC_MCCAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x48 (R/ 32) Maximum Current Capabilities </p>

</div>
</div>
<a id="acb511cff4a4750ce8a2931ddd07bcf42" name="acb511cff4a4750ce8a2931ddd07bcf42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb511cff4a4750ce8a2931ddd07bcf42">&#9670;&nbsp;</a></span>SDHC_NISIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SDHC_NISIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x38 (R/W 16) Normal Interrupt Signal Enable </p>

</div>
</div>
<a id="a143c9e06822a75a007c353e52838f20a" name="a143c9e06822a75a007c353e52838f20a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a143c9e06822a75a007c353e52838f20a">&#9670;&nbsp;</a></span>SDHC_NISTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SDHC_NISTER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x34 (R/W 16) Normal Interrupt Status Enable </p>

</div>
</div>
<a id="a678a777012561b69e7e9e9933dae01ea" name="a678a777012561b69e7e9e9933dae01ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a678a777012561b69e7e9e9933dae01ea">&#9670;&nbsp;</a></span>SDHC_NISTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SDHC_NISTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x30 (R/W 16) Normal Interrupt Status </p>

</div>
</div>
<a id="ae665f61dbdf336008ff32da71b9b027d" name="ae665f61dbdf336008ff32da71b9b027d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae665f61dbdf336008ff32da71b9b027d">&#9670;&nbsp;</a></span>SDHC_PCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SDHC_PCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x29 (R/W 8) Power Control </p>

</div>
</div>
<a id="a8fba20bfea656379b0d2c58fbfc43f24" name="a8fba20bfea656379b0d2c58fbfc43f24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fba20bfea656379b0d2c58fbfc43f24">&#9670;&nbsp;</a></span>SDHC_PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SDHC_PSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x24 (R/ 32) Present State </p>

</div>
</div>
<a id="a38b90755fc63f4941f226d397e0851ed" name="a38b90755fc63f4941f226d397e0851ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38b90755fc63f4941f226d397e0851ed">&#9670;&nbsp;</a></span>SDHC_PVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SDHC_PVR[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x60 (R/W 16) Preset Value n </p>

</div>
</div>
<a id="afe803fac375cc3db65c17fd71cc2cf4f" name="afe803fac375cc3db65c17fd71cc2cf4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe803fac375cc3db65c17fd71cc2cf4f">&#9670;&nbsp;</a></span>SDHC_RR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SDHC_RR[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x10 (R/ 32) Response </p>

</div>
</div>
<a id="ad834d594595723b123b62b81492b3885" name="ad834d594595723b123b62b81492b3885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad834d594595723b123b62b81492b3885">&#9670;&nbsp;</a></span>SDHC_SISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint16_t SDHC_SISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xFC (R/ 16) Slot Interrupt Status </p>

</div>
</div>
<a id="a32e08661b660eea72864dc483ded7895" name="a32e08661b660eea72864dc483ded7895"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32e08661b660eea72864dc483ded7895">&#9670;&nbsp;</a></span>SDHC_SRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SDHC_SRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x2F (R/W 8) Software Reset </p>

</div>
</div>
<a id="af44689f99cd8c3b903cb3aa666b9b642" name="af44689f99cd8c3b903cb3aa666b9b642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af44689f99cd8c3b903cb3aa666b9b642">&#9670;&nbsp;</a></span>SDHC_SSAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDHC_SSAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x00 (R/W 32) SDMA System Address / Argument 2 </p>

</div>
</div>
<a id="ad6e3b5ac17b6c469439bae0e6d37db60" name="ad6e3b5ac17b6c469439bae0e6d37db60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6e3b5ac17b6c469439bae0e6d37db60">&#9670;&nbsp;</a></span>SDHC_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SDHC_TCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x2E (R/W 8) Timeout Control </p>

</div>
</div>
<a id="adb21fd951ccf9422fb9c2abb398f3f0a" name="adb21fd951ccf9422fb9c2abb398f3f0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb21fd951ccf9422fb9c2abb398f3f0a">&#9670;&nbsp;</a></span>SDHC_TMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SDHC_TMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0C (R/W 16) Transfer Mode </p>

</div>
</div>
<a id="a3e98457a3d18133faf6434c80eee4b6b" name="a3e98457a3d18133faf6434c80eee4b6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e98457a3d18133faf6434c80eee4b6b">&#9670;&nbsp;</a></span>SDHC_WCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SDHC_WCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x2B (R/W 8) Wakeup Control </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/marco/Documents/Data/Progetti-GIT/FW/fw_pcb301/firmware/src/packs/ATSAME51J20A_DFP/component/<a class="el" href="sdhc_8h_source.html">sdhc.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structsdhc__registers__t.html">sdhc_registers_t</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
