Analysis & Synthesis report for vga_colorbar
Tue Dec  5 14:58:33 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top|audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|mSetup_ST
 12. State Machine - |top|fsm_ctl:u_fsm_ctl|c_state
 13. State Machine - |top|fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|state
 14. State Machine - |top|fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|state
 15. State Machine - |top|fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|state
 16. State Machine - |top|fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|state
 17. State Machine - |top|PS2_Controller:u_PS2_Controller|s_ps2_transceiver
 18. State Machine - |top|PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 19. State Machine - |top|PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_rom0:hz_rom|altsyncram:altsyncram_component|altsyncram_umf1:auto_generated
 26. Source assignments for fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time_rom0:time_rom|altsyncram:altsyncram_component|altsyncram_btf1:auto_generated
 27. Source assignments for fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_rom1:hz_rom|altsyncram:altsyncram_component|altsyncram_65h1:auto_generated
 28. Source assignments for fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|rom_time1:rom_time1_u|altsyncram:altsyncram_component|altsyncram_jbh1:auto_generated
 29. Source assignments for fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|music_rom2:hz_rom|altsyncram:altsyncram_component|altsyncram_75h1:auto_generated
 30. Source assignments for fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|rom_time2:rom_time1_u|altsyncram:altsyncram_component|altsyncram_kbh1:auto_generated
 31. Source assignments for fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|music_rom3:hz_rom|altsyncram:altsyncram_component|altsyncram_85h1:auto_generated
 32. Source assignments for fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|rom_time3:rom_time1_u|altsyncram:altsyncram_component|altsyncram_lbh1:auto_generated
 33. Parameter Settings for User Entity Instance: pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i
 34. Parameter Settings for User Entity Instance: PS2_Controller:u_PS2_Controller
 35. Parameter Settings for User Entity Instance: PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out
 36. Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst
 37. Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_hz:hz0
 38. Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_rom0:hz_rom|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time_rom0:time_rom|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst
 41. Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_hz:hz0
 42. Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_rom1:hz_rom|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|rom_time1:rom_time1_u|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst
 45. Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|music_hz:hz0
 46. Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|music_rom2:hz_rom|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|rom_time2:rom_time1_u|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst
 49. Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|music_hz:hz0
 50. Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|music_rom3:hz_rom|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|rom_time3:rom_time1_u|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: audio_8731_top:u_audio_8731_top|clk_gen:clk_gen_inst|clk_gen_0002:clk_gen_inst|altera_pll:altera_pll_i
 53. Parameter Settings for User Entity Instance: audio_8731_top:u_audio_8731_top|adio_codec:ad1
 54. Parameter Settings for User Entity Instance: audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u
 55. Parameter Settings for User Entity Instance: vga_driver:u_vga_driver
 56. Parameter Settings for User Entity Instance: vga_display0:vga_display_U0
 57. Parameter Settings for User Entity Instance: vga_display1:vga_display_U1
 58. Parameter Settings for User Entity Instance: vga_display2:vga_display_U2
 59. Parameter Settings for User Entity Instance: vga_display3:vga_display_U3
 60. altsyncram Parameter Settings by Entity Instance
 61. Port Connectivity Checks: "audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|I2C_Controller:u0"
 62. Port Connectivity Checks: "audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u"
 63. Port Connectivity Checks: "fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst"
 64. Port Connectivity Checks: "fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst"
 65. Port Connectivity Checks: "fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst"
 66. Port Connectivity Checks: "fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst"
 67. Port Connectivity Checks: "bt_debounce:u_bt_debounce"
 68. Port Connectivity Checks: "PS2_Controller:u_PS2_Controller"
 69. Port Connectivity Checks: "pll:pll_inst"
 70. Post-Synthesis Netlist Statistics for Top Partition
 71. Elapsed Time Per Partition
 72. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Dec  5 14:58:33 2023          ;
; Quartus Prime Version           ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                   ; vga_colorbar                                   ;
; Top-level Entity Name           ; top                                            ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 818                                            ;
; Total pins                      ; 66                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 32,768                                         ;
; Total DSP Blocks                ; 9                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 2                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; vga_colorbar       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processors 4-14        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+--------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                    ; Library ;
+--------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+
; ../rtl/bt_debounce.v                                   ; yes             ; User Verilog HDL File                  ; D:/UT/UD2/ECE241/music_de1/rtl/bt_debounce.v                                    ;         ;
; music_time_rom0.v                                      ; yes             ; User Wizard-Generated File             ; D:/UT/UD2/ECE241/music_de1/par/music_time_rom0.v                                ;         ;
; music_rom0.v                                           ; yes             ; User Wizard-Generated File             ; D:/UT/UD2/ECE241/music_de1/par/music_rom0.v                                     ;         ;
; ../rtl/music/music_top3.v                              ; yes             ; User Verilog HDL File                  ; D:/UT/UD2/ECE241/music_de1/rtl/music/music_top3.v                               ;         ;
; ../rtl/music/music_top2.v                              ; yes             ; User Verilog HDL File                  ; D:/UT/UD2/ECE241/music_de1/rtl/music/music_top2.v                               ;         ;
; ../rtl/music/music_top1.v                              ; yes             ; User Verilog HDL File                  ; D:/UT/UD2/ECE241/music_de1/rtl/music/music_top1.v                               ;         ;
; ../rtl/music/music_top0.v                              ; yes             ; User Verilog HDL File                  ; D:/UT/UD2/ECE241/music_de1/rtl/music/music_top0.v                               ;         ;
; ../rtl/music/music_hz.v                                ; yes             ; User Verilog HDL File                  ; D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v                                 ;         ;
; ../rtl/PS2_Controller/PS2_Controller.v                 ; yes             ; User Verilog HDL File                  ; D:/UT/UD2/ECE241/music_de1/rtl/PS2_Controller/PS2_Controller.v                  ;         ;
; ../rtl/PS2_Controller/Altera_UP_PS2_Data_In.v          ; yes             ; User Verilog HDL File                  ; D:/UT/UD2/ECE241/music_de1/rtl/PS2_Controller/Altera_UP_PS2_Data_In.v           ;         ;
; ../rtl/PS2_Controller/Altera_UP_PS2_Command_Out.v      ; yes             ; User Verilog HDL File                  ; D:/UT/UD2/ECE241/music_de1/rtl/PS2_Controller/Altera_UP_PS2_Command_Out.v       ;         ;
; ../rtl/WM8731/I2C_Controller.v                         ; yes             ; User Verilog HDL File                  ; D:/UT/UD2/ECE241/music_de1/rtl/WM8731/I2C_Controller.v                          ;         ;
; ../rtl/WM8731/I2C_AV_Config.v                          ; yes             ; User Verilog HDL File                  ; D:/UT/UD2/ECE241/music_de1/rtl/WM8731/I2C_AV_Config.v                           ;         ;
; ../rtl/WM8731/audio_8731_top.v                         ; yes             ; User Verilog HDL File                  ; D:/UT/UD2/ECE241/music_de1/rtl/WM8731/audio_8731_top.v                          ;         ;
; ../rtl/WM8731/adio_codec.v                             ; yes             ; User Verilog HDL File                  ; D:/UT/UD2/ECE241/music_de1/rtl/WM8731/adio_codec.v                              ;         ;
; ../rtl/vga_display3.v                                  ; yes             ; User Verilog HDL File                  ; D:/UT/UD2/ECE241/music_de1/rtl/vga_display3.v                                   ;         ;
; ../rtl/vga_display2.v                                  ; yes             ; User Verilog HDL File                  ; D:/UT/UD2/ECE241/music_de1/rtl/vga_display2.v                                   ;         ;
; ../rtl/vga_display1.v                                  ; yes             ; User Verilog HDL File                  ; D:/UT/UD2/ECE241/music_de1/rtl/vga_display1.v                                   ;         ;
; ../rtl/vga_display0.v                                  ; yes             ; User Verilog HDL File                  ; D:/UT/UD2/ECE241/music_de1/rtl/vga_display0.v                                   ;         ;
; ../rtl/seg7.v                                          ; yes             ; User Verilog HDL File                  ; D:/UT/UD2/ECE241/music_de1/rtl/seg7.v                                           ;         ;
; ../rtl/top.v                                           ; yes             ; User Verilog HDL File                  ; D:/UT/UD2/ECE241/music_de1/rtl/top.v                                            ;         ;
; ../rtl/fsm_ctl.v                                       ; yes             ; User Verilog HDL File                  ; D:/UT/UD2/ECE241/music_de1/rtl/fsm_ctl.v                                        ;         ;
; ../rtl/vga_driver.v                                    ; yes             ; User Verilog HDL File                  ; D:/UT/UD2/ECE241/music_de1/rtl/vga_driver.v                                     ;         ;
; clk_gen.v                                              ; yes             ; User Wizard-Generated File             ; D:/UT/UD2/ECE241/music_de1/par/clk_gen.v                                        ; clk_gen ;
; clk_gen/clk_gen_0002.v                                 ; yes             ; User Verilog HDL File                  ; D:/UT/UD2/ECE241/music_de1/par/clk_gen/clk_gen_0002.v                           ; clk_gen ;
; pll.v                                                  ; yes             ; User Wizard-Generated File             ; D:/UT/UD2/ECE241/music_de1/par/pll.v                                            ; pll     ;
; pll/pll_0002.v                                         ; yes             ; User Verilog HDL File                  ; D:/UT/UD2/ECE241/music_de1/par/pll/pll_0002.v                                   ; pll     ;
; music_rom1.v                                           ; yes             ; User Wizard-Generated File             ; D:/UT/UD2/ECE241/music_de1/par/music_rom1.v                                     ;         ;
; rom_time1.v                                            ; yes             ; User Wizard-Generated File             ; D:/UT/UD2/ECE241/music_de1/par/rom_time1.v                                      ;         ;
; music_rom2.v                                           ; yes             ; User Wizard-Generated File             ; D:/UT/UD2/ECE241/music_de1/par/music_rom2.v                                     ;         ;
; rom_time2.v                                            ; yes             ; User Wizard-Generated File             ; D:/UT/UD2/ECE241/music_de1/par/rom_time2.v                                      ;         ;
; music_rom3.v                                           ; yes             ; User Wizard-Generated File             ; D:/UT/UD2/ECE241/music_de1/par/music_rom3.v                                     ;         ;
; rom_time3.v                                            ; yes             ; User Wizard-Generated File             ; D:/UT/UD2/ECE241/music_de1/par/rom_time3.v                                      ;         ;
; altera_pll.v                                           ; yes             ; Megafunction                           ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v          ;         ;
; altsyncram.tdf                                         ; yes             ; Megafunction                           ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                                  ; yes             ; Megafunction                           ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                            ; yes             ; Megafunction                           ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                         ; yes             ; Megafunction                           ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal221.inc                                         ; yes             ; Megafunction                           ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc        ;         ;
; a_rdenreg.inc                                          ; yes             ; Megafunction                           ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                             ; yes             ; Megafunction                           ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                             ; yes             ; Megafunction                           ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                           ; yes             ; Megafunction                           ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_umf1.tdf                                 ; yes             ; Auto-Generated Megafunction            ; D:/UT/UD2/ECE241/music_de1/par/db/altsyncram_umf1.tdf                           ;         ;
; music_hz0.mif                                          ; yes             ; Auto-Found Memory Initialization File  ; D:/UT/UD2/ECE241/music_de1/par/music_hz0.mif                                    ;         ;
; db/altsyncram_btf1.tdf                                 ; yes             ; Auto-Generated Megafunction            ; D:/UT/UD2/ECE241/music_de1/par/db/altsyncram_btf1.tdf                           ;         ;
; music_time0.mif                                        ; yes             ; Auto-Found Memory Initialization File  ; D:/UT/UD2/ECE241/music_de1/par/music_time0.mif                                  ;         ;
; db/altsyncram_65h1.tdf                                 ; yes             ; Auto-Generated Megafunction            ; D:/UT/UD2/ECE241/music_de1/par/db/altsyncram_65h1.tdf                           ;         ;
; /ut/ud2/ece241/music_de1/rtl/music/mif/music_hz1.mif   ; yes             ; Auto-Found Memory Initialization File  ; /ut/ud2/ece241/music_de1/rtl/music/mif/music_hz1.mif                            ;         ;
; db/altsyncram_jbh1.tdf                                 ; yes             ; Auto-Generated Megafunction            ; D:/UT/UD2/ECE241/music_de1/par/db/altsyncram_jbh1.tdf                           ;         ;
; /ut/ud2/ece241/music_de1/rtl/music/mif/music_time1.mif ; yes             ; Auto-Found Memory Initialization File  ; /ut/ud2/ece241/music_de1/rtl/music/mif/music_time1.mif                          ;         ;
; db/altsyncram_75h1.tdf                                 ; yes             ; Auto-Generated Megafunction            ; D:/UT/UD2/ECE241/music_de1/par/db/altsyncram_75h1.tdf                           ;         ;
; /ut/ud2/ece241/music_de1/rtl/music/mif/music_hz2.mif   ; yes             ; Auto-Found Memory Initialization File  ; /ut/ud2/ece241/music_de1/rtl/music/mif/music_hz2.mif                            ;         ;
; db/altsyncram_kbh1.tdf                                 ; yes             ; Auto-Generated Megafunction            ; D:/UT/UD2/ECE241/music_de1/par/db/altsyncram_kbh1.tdf                           ;         ;
; /ut/ud2/ece241/music_de1/rtl/music/mif/music_time2.mif ; yes             ; Auto-Found Memory Initialization File  ; /ut/ud2/ece241/music_de1/rtl/music/mif/music_time2.mif                          ;         ;
; db/altsyncram_85h1.tdf                                 ; yes             ; Auto-Generated Megafunction            ; D:/UT/UD2/ECE241/music_de1/par/db/altsyncram_85h1.tdf                           ;         ;
; /ut/ud2/ece241/music_de1/rtl/music/mif/music_hz3.mif   ; yes             ; Auto-Found Memory Initialization File  ; /ut/ud2/ece241/music_de1/rtl/music/mif/music_hz3.mif                            ;         ;
; db/altsyncram_lbh1.tdf                                 ; yes             ; Auto-Generated Megafunction            ; D:/UT/UD2/ECE241/music_de1/par/db/altsyncram_lbh1.tdf                           ;         ;
; /ut/ud2/ece241/music_de1/rtl/music/mif/music_time3.mif ; yes             ; Auto-Found Memory Initialization File  ; /ut/ud2/ece241/music_de1/rtl/music/mif/music_time3.mif                          ;         ;
+--------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 991       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1667      ;
;     -- 7 input functions                    ; 1         ;
;     -- 6 input functions                    ; 305       ;
;     -- 5 input functions                    ; 161       ;
;     -- 4 input functions                    ; 155       ;
;     -- <=3 input functions                  ; 1045      ;
;                                             ;           ;
; Dedicated logic registers                   ; 818       ;
;                                             ;           ;
; I/O pins                                    ; 66        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 32768     ;
;                                             ;           ;
; Total DSP Blocks                            ; 9         ;
;                                             ;           ;
; Total PLLs                                  ; 2         ;
;     -- PLLs                                 ; 2         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 700       ;
; Total fan-out                               ; 9580      ;
; Average fan-out                             ; 3.55      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                       ; Entity Name               ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |top                                              ; 1667 (6)            ; 818 (0)                   ; 32768             ; 9          ; 66   ; 0            ; |top                                                                                                                                      ; top                       ; work         ;
;    |PS2_Controller:u_PS2_Controller|              ; 111 (8)             ; 115 (30)                  ; 0                 ; 0          ; 0    ; 0            ; |top|PS2_Controller:u_PS2_Controller                                                                                                      ; PS2_Controller            ; work         ;
;       |Altera_UP_PS2_Command_Out:PS2_Command_Out| ; 87 (87)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |top|PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out                                                            ; Altera_UP_PS2_Command_Out ; work         ;
;       |Altera_UP_PS2_Data_In:PS2_Data_In|         ; 16 (16)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |top|PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Data_In:PS2_Data_In                                                                    ; Altera_UP_PS2_Data_In     ; work         ;
;    |audio_8731_top:u_audio_8731_top|              ; 119 (13)            ; 96 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |top|audio_8731_top:u_audio_8731_top                                                                                                      ; audio_8731_top            ; work         ;
;       |I2C_AV_Config:I2C_AV_Config_u|             ; 85 (48)             ; 69 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |top|audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u                                                                        ; I2C_AV_Config             ; work         ;
;          |I2C_Controller:u0|                      ; 37 (37)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |top|audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|I2C_Controller:u0                                                      ; I2C_Controller            ; work         ;
;       |adio_codec:ad1|                            ; 21 (21)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |top|audio_8731_top:u_audio_8731_top|adio_codec:ad1                                                                                       ; adio_codec                ; work         ;
;       |clk_gen:clk_gen_inst|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|audio_8731_top:u_audio_8731_top|clk_gen:clk_gen_inst                                                                                 ; clk_gen                   ; clk_gen      ;
;          |clk_gen_0002:clk_gen_inst|              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|audio_8731_top:u_audio_8731_top|clk_gen:clk_gen_inst|clk_gen_0002:clk_gen_inst                                                       ; clk_gen_0002              ; clk_gen      ;
;             |altera_pll:altera_pll_i|             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|audio_8731_top:u_audio_8731_top|clk_gen:clk_gen_inst|clk_gen_0002:clk_gen_inst|altera_pll:altera_pll_i                               ; altera_pll                ; work         ;
;    |fsm_ctl:u_fsm_ctl|                            ; 904 (12)            ; 495 (11)                  ; 32768             ; 4          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl                                                                                                                    ; fsm_ctl                   ; work         ;
;       |music_top0:music_top0_inst|                ; 223 (196)           ; 121 (121)                 ; 8192              ; 1          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst                                                                                         ; music_top0                ; work         ;
;          |music_hz:hz0|                           ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_hz:hz0                                                                            ; music_hz                  ; work         ;
;          |music_rom0:hz_rom|                      ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_rom0:hz_rom                                                                       ; music_rom0                ; work         ;
;             |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_rom0:hz_rom|altsyncram:altsyncram_component                                       ; altsyncram                ; work         ;
;                |altsyncram_umf1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_rom0:hz_rom|altsyncram:altsyncram_component|altsyncram_umf1:auto_generated        ; altsyncram_umf1           ; work         ;
;          |music_time_rom0:time_rom|               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time_rom0:time_rom                                                                ; music_time_rom0           ; work         ;
;             |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time_rom0:time_rom|altsyncram:altsyncram_component                                ; altsyncram                ; work         ;
;                |altsyncram_btf1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time_rom0:time_rom|altsyncram:altsyncram_component|altsyncram_btf1:auto_generated ; altsyncram_btf1           ; work         ;
;       |music_top1:music_top1_inst|                ; 223 (196)           ; 121 (121)                 ; 8192              ; 1          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst                                                                                         ; music_top1                ; work         ;
;          |music_hz:hz0|                           ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_hz:hz0                                                                            ; music_hz                  ; work         ;
;          |music_rom1:hz_rom|                      ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_rom1:hz_rom                                                                       ; music_rom1                ; work         ;
;             |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_rom1:hz_rom|altsyncram:altsyncram_component                                       ; altsyncram                ; work         ;
;                |altsyncram_65h1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_rom1:hz_rom|altsyncram:altsyncram_component|altsyncram_65h1:auto_generated        ; altsyncram_65h1           ; work         ;
;          |rom_time1:rom_time1_u|                  ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|rom_time1:rom_time1_u                                                                   ; rom_time1                 ; work         ;
;             |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|rom_time1:rom_time1_u|altsyncram:altsyncram_component                                   ; altsyncram                ; work         ;
;                |altsyncram_jbh1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|rom_time1:rom_time1_u|altsyncram:altsyncram_component|altsyncram_jbh1:auto_generated    ; altsyncram_jbh1           ; work         ;
;       |music_top2:music_top2_inst|                ; 223 (196)           ; 121 (121)                 ; 8192              ; 1          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst                                                                                         ; music_top2                ; work         ;
;          |music_hz:hz0|                           ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|music_hz:hz0                                                                            ; music_hz                  ; work         ;
;          |music_rom2:hz_rom|                      ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|music_rom2:hz_rom                                                                       ; music_rom2                ; work         ;
;             |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|music_rom2:hz_rom|altsyncram:altsyncram_component                                       ; altsyncram                ; work         ;
;                |altsyncram_75h1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|music_rom2:hz_rom|altsyncram:altsyncram_component|altsyncram_75h1:auto_generated        ; altsyncram_75h1           ; work         ;
;          |rom_time2:rom_time1_u|                  ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|rom_time2:rom_time1_u                                                                   ; rom_time2                 ; work         ;
;             |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|rom_time2:rom_time1_u|altsyncram:altsyncram_component                                   ; altsyncram                ; work         ;
;                |altsyncram_kbh1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|rom_time2:rom_time1_u|altsyncram:altsyncram_component|altsyncram_kbh1:auto_generated    ; altsyncram_kbh1           ; work         ;
;       |music_top3:music_top3_inst|                ; 223 (196)           ; 121 (121)                 ; 8192              ; 1          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst                                                                                         ; music_top3                ; work         ;
;          |music_hz:hz0|                           ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|music_hz:hz0                                                                            ; music_hz                  ; work         ;
;          |music_rom3:hz_rom|                      ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|music_rom3:hz_rom                                                                       ; music_rom3                ; work         ;
;             |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|music_rom3:hz_rom|altsyncram:altsyncram_component                                       ; altsyncram                ; work         ;
;                |altsyncram_85h1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|music_rom3:hz_rom|altsyncram:altsyncram_component|altsyncram_85h1:auto_generated        ; altsyncram_85h1           ; work         ;
;          |rom_time3:rom_time1_u|                  ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|rom_time3:rom_time1_u                                                                   ; rom_time3                 ; work         ;
;             |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|rom_time3:rom_time1_u|altsyncram:altsyncram_component                                   ; altsyncram                ; work         ;
;                |altsyncram_lbh1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|rom_time3:rom_time1_u|altsyncram:altsyncram_component|altsyncram_lbh1:auto_generated    ; altsyncram_lbh1           ; work         ;
;    |pll:pll_inst|                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pll:pll_inst                                                                                                                         ; pll                       ; pll          ;
;       |pll_0002:pll_inst|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pll:pll_inst|pll_0002:pll_inst                                                                                                       ; pll_0002                  ; pll          ;
;          |altera_pll:altera_pll_i|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                               ; altera_pll                ; work         ;
;    |seg7:u0|                                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|seg7:u0                                                                                                                              ; seg7                      ; work         ;
;    |seg7:u1|                                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|seg7:u1                                                                                                                              ; seg7                      ; work         ;
;    |seg7:u5|                                      ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|seg7:u5                                                                                                                              ; seg7                      ; work         ;
;    |vga_display0:vga_display_U0|                  ; 116 (116)           ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |top|vga_display0:vga_display_U0                                                                                                          ; vga_display0              ; work         ;
;    |vga_display1:vga_display_U1|                  ; 134 (134)           ; 24 (24)                   ; 0                 ; 4          ; 0    ; 0            ; |top|vga_display1:vga_display_U1                                                                                                          ; vga_display1              ; work         ;
;    |vga_display2:vga_display_U2|                  ; 118 (118)           ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_display2:vga_display_U2                                                                                                          ; vga_display2              ; work         ;
;    |vga_display3:vga_display_U3|                  ; 60 (60)             ; 22 (22)                   ; 0                 ; 1          ; 0    ; 0            ; |top|vga_display3:vga_display_U3                                                                                                          ; vga_display3              ; work         ;
;    |vga_driver:u_vga_driver|                      ; 80 (80)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |top|vga_driver:u_vga_driver                                                                                                              ; vga_driver                ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------+
; Name                                                                                                                                            ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------+
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_rom0:hz_rom|altsyncram:altsyncram_component|altsyncram_umf1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; music_hz0.mif                    ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time_rom0:time_rom|altsyncram:altsyncram_component|altsyncram_btf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; music_time0.mif                  ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_rom1:hz_rom|altsyncram:altsyncram_component|altsyncram_65h1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; ../rtl/music/mif/music_hz1.mif   ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|rom_time1:rom_time1_u|altsyncram:altsyncram_component|altsyncram_jbh1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; ../rtl/music/mif/music_time1.mif ;
; fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|music_rom2:hz_rom|altsyncram:altsyncram_component|altsyncram_75h1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; ../rtl/music/mif/music_hz2.mif   ;
; fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|rom_time2:rom_time1_u|altsyncram:altsyncram_component|altsyncram_kbh1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; ../rtl/music/mif/music_time2.mif ;
; fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|music_rom3:hz_rom|altsyncram:altsyncram_component|altsyncram_85h1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; ../rtl/music/mif/music_hz3.mif   ;
; fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|rom_time3:rom_time1_u|altsyncram:altsyncram_component|altsyncram_lbh1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; ../rtl/music/mif/music_time3.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 2           ;
; Sum of two 18x18                ; 3           ;
; Independent 27x27               ; 4           ;
; Total number of DSP blocks      ; 9           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 12          ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                            ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------+-------------------+
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |top|pll:pll_inst                                                          ; pll.v             ;
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |top|audio_8731_top:u_audio_8731_top|clk_gen:clk_gen_inst                  ; clk_gen.v         ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |top|fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_rom0:hz_rom        ; music_rom0.v      ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |top|fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time_rom0:time_rom ; music_time_rom0.v ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |top|fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_rom1:hz_rom        ; music_rom1.v      ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |top|fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|rom_time1:rom_time1_u    ; rom_time1.v       ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |top|fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|music_rom2:hz_rom        ; music_rom2.v      ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |top|fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|rom_time2:rom_time1_u    ; rom_time2.v       ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |top|fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|music_rom3:hz_rom        ; music_rom3.v      ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |top|fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|rom_time3:rom_time1_u    ; rom_time3.v       ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |top|audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|mSetup_ST ;
+----------------+----------------+----------------+-------------------------------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001                            ;
+----------------+----------------+----------------+-------------------------------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                                         ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                                         ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                                         ;
+----------------+----------------+----------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |top|fsm_ctl:u_fsm_ctl|c_state                                          ;
+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; c_state.BAR2 ; c_state.BAR1 ; c_state.BAR0 ; c_state.idle ; c_state.BAR3 ;
+--------------+--------------+--------------+--------------+--------------+--------------+
; c_state.idle ; 0            ; 0            ; 0            ; 0            ; 0            ;
; c_state.BAR0 ; 0            ; 0            ; 1            ; 1            ; 0            ;
; c_state.BAR1 ; 0            ; 1            ; 0            ; 1            ; 0            ;
; c_state.BAR2 ; 1            ; 0            ; 0            ; 1            ; 0            ;
; c_state.BAR3 ; 0            ; 0            ; 0            ; 1            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |top|fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|state      ;
+-----------------+----------------+-----------------+------------+------------+
; Name            ; state.PLAY_END ; state.PLAY_WAIT ; state.PLAY ; state.IDLE ;
+-----------------+----------------+-----------------+------------+------------+
; state.IDLE      ; 0              ; 0               ; 0          ; 0          ;
; state.PLAY      ; 0              ; 0               ; 1          ; 1          ;
; state.PLAY_WAIT ; 0              ; 1               ; 0          ; 1          ;
; state.PLAY_END  ; 1              ; 0               ; 0          ; 1          ;
+-----------------+----------------+-----------------+------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |top|fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|state      ;
+-----------------+----------------+-----------------+------------+------------+
; Name            ; state.PLAY_END ; state.PLAY_WAIT ; state.PLAY ; state.IDLE ;
+-----------------+----------------+-----------------+------------+------------+
; state.IDLE      ; 0              ; 0               ; 0          ; 0          ;
; state.PLAY      ; 0              ; 0               ; 1          ; 1          ;
; state.PLAY_WAIT ; 0              ; 1               ; 0          ; 1          ;
; state.PLAY_END  ; 1              ; 0               ; 0          ; 1          ;
+-----------------+----------------+-----------------+------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |top|fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|state      ;
+-----------------+----------------+-----------------+------------+------------+
; Name            ; state.PLAY_END ; state.PLAY_WAIT ; state.PLAY ; state.IDLE ;
+-----------------+----------------+-----------------+------------+------------+
; state.IDLE      ; 0              ; 0               ; 0          ; 0          ;
; state.PLAY      ; 0              ; 0               ; 1          ; 1          ;
; state.PLAY_WAIT ; 0              ; 1               ; 0          ; 1          ;
; state.PLAY_END  ; 1              ; 0               ; 0          ; 1          ;
+-----------------+----------------+-----------------+------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |top|fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|state      ;
+-----------------+----------------+-----------------+------------+------------+
; Name            ; state.PLAY_END ; state.PLAY_WAIT ; state.PLAY ; state.IDLE ;
+-----------------+----------------+-----------------+------------+------------+
; state.IDLE      ; 0              ; 0               ; 0          ; 0          ;
; state.PLAY      ; 0              ; 0               ; 1          ; 1          ;
; state.PLAY_WAIT ; 0              ; 1               ; 0          ; 1          ;
; state.PLAY_END  ; 1              ; 0               ; 0          ; 1          ;
+-----------------+----------------+-----------------+------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|PS2_Controller:u_PS2_Controller|s_ps2_transceiver                                                                                                                                                                                       ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Register name                                                                                                              ; Reason for Removal                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; PS2_Controller:u_PS2_Controller|idle_counter[0..7]                                                                         ; Lost fanout                                                                                          ;
; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|mI2C_DATA[16,17,19,23]                                       ; Stuck at GND due to stuck port data_in                                                               ;
; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|I2C_Controller:u0|SD[16,17,19,23]                            ; Stuck at GND due to stuck port data_in                                                               ;
; vga_display3:vga_display_U3|pixel_data[1..4]                                                                               ; Merged with vga_display3:vga_display_U3|pixel_data[0]                                                ;
; vga_display3:vga_display_U3|pixel_data[11..14]                                                                             ; Merged with vga_display3:vga_display_U3|pixel_data[15]                                               ;
; vga_display3:vga_display_U3|pixel_data[5..9]                                                                               ; Merged with vga_display3:vga_display_U3|pixel_data[10]                                               ;
; vga_display2:vga_display_U2|pixel_data[1..4]                                                                               ; Merged with vga_display2:vga_display_U2|pixel_data[0]                                                ;
; vga_display2:vga_display_U2|pixel_data[11..14]                                                                             ; Merged with vga_display2:vga_display_U2|pixel_data[15]                                               ;
; vga_display2:vga_display_U2|pixel_data[5..9]                                                                               ; Merged with vga_display2:vga_display_U2|pixel_data[10]                                               ;
; vga_display1:vga_display_U1|pixel_data[1..4]                                                                               ; Merged with vga_display1:vga_display_U1|pixel_data[0]                                                ;
; vga_display1:vga_display_U1|pixel_data[11..14]                                                                             ; Merged with vga_display1:vga_display_U1|pixel_data[15]                                               ;
; vga_display1:vga_display_U1|pixel_data[5..9]                                                                               ; Merged with vga_display1:vga_display_U1|pixel_data[10]                                               ;
; vga_display0:vga_display_U0|pixel_data[1..4]                                                                               ; Merged with vga_display0:vga_display_U0|pixel_data[0]                                                ;
; vga_display0:vga_display_U0|pixel_data[5..14]                                                                              ; Merged with vga_display0:vga_display_U0|pixel_data[15]                                               ;
; vga_display2:vga_display_U2|pixel_data[10]                                                                                 ; Merged with vga_display1:vga_display_U1|pixel_data[15]                                               ;
; vga_display3:vga_display_U3|pixel_data[15]                                                                                 ; Merged with vga_display1:vga_display_U1|pixel_data[15]                                               ;
; vga_display2:vga_display_U2|block_x[1]                                                                                     ; Merged with vga_display1:vga_display_U1|block_x[1]                                                   ;
; vga_display2:vga_display_U2|block_x[2]                                                                                     ; Merged with vga_display1:vga_display_U1|block_x[2]                                                   ;
; vga_display2:vga_display_U2|block_x[3]                                                                                     ; Merged with vga_display1:vga_display_U1|block_x[3]                                                   ;
; vga_display2:vga_display_U2|block_x[4]                                                                                     ; Merged with vga_display1:vga_display_U1|block_x[4]                                                   ;
; vga_display2:vga_display_U2|block_x[5]                                                                                     ; Merged with vga_display1:vga_display_U1|block_x[5]                                                   ;
; vga_display2:vga_display_U2|block_x[6]                                                                                     ; Merged with vga_display1:vga_display_U1|block_x[6]                                                   ;
; vga_display2:vga_display_U2|block_x[7]                                                                                     ; Merged with vga_display1:vga_display_U1|block_x[7]                                                   ;
; vga_display2:vga_display_U2|block_x[8]                                                                                     ; Merged with vga_display1:vga_display_U1|block_x[8]                                                   ;
; vga_display2:vga_display_U2|block_x[9]                                                                                     ; Merged with vga_display1:vga_display_U1|block_x[9]                                                   ;
; vga_display2:vga_display_U2|block_x[0]                                                                                     ; Merged with vga_display1:vga_display_U1|block_x[0]                                                   ;
; vga_display2:vga_display_U2|block_y[4]                                                                                     ; Merged with vga_display1:vga_display_U1|block_y[4]                                                   ;
; vga_display2:vga_display_U2|block_y[5]                                                                                     ; Merged with vga_display1:vga_display_U1|block_y[5]                                                   ;
; vga_display2:vga_display_U2|block_y[6]                                                                                     ; Merged with vga_display1:vga_display_U1|block_y[6]                                                   ;
; vga_display2:vga_display_U2|block_y[7]                                                                                     ; Merged with vga_display1:vga_display_U1|block_y[7]                                                   ;
; vga_display2:vga_display_U2|block_y[8]                                                                                     ; Merged with vga_display1:vga_display_U1|block_y[8]                                                   ;
; vga_display2:vga_display_U2|block_y[9]                                                                                     ; Merged with vga_display1:vga_display_U1|block_y[9]                                                   ;
; vga_display2:vga_display_U2|block_y[3]                                                                                     ; Merged with vga_display1:vga_display_U1|block_y[3]                                                   ;
; vga_display2:vga_display_U2|block_y[2]                                                                                     ; Merged with vga_display1:vga_display_U1|block_y[2]                                                   ;
; vga_display2:vga_display_U2|block_y[1]                                                                                     ; Merged with vga_display1:vga_display_U1|block_y[1]                                                   ;
; vga_display2:vga_display_U2|block_y[0]                                                                                     ; Merged with vga_display1:vga_display_U1|block_y[0]                                                   ;
; PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                ; Merged with PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0] ;
; vga_display2:vga_display_U2|h_direct                                                                                       ; Merged with vga_display1:vga_display_U1|h_direct                                                     ;
; vga_display1:vga_display_U1|div_cnt[17]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[17]                                                  ;
; vga_display2:vga_display_U2|div_cnt[17]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[17]                                                  ;
; vga_display3:vga_display_U3|div_cnt[17]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[17]                                                  ;
; vga_display1:vga_display_U1|div_cnt[16]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[16]                                                  ;
; vga_display2:vga_display_U2|div_cnt[16]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[16]                                                  ;
; vga_display3:vga_display_U3|div_cnt[16]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[16]                                                  ;
; vga_display1:vga_display_U1|div_cnt[15]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[15]                                                  ;
; vga_display2:vga_display_U2|div_cnt[15]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[15]                                                  ;
; vga_display3:vga_display_U3|div_cnt[15]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[15]                                                  ;
; vga_display1:vga_display_U1|div_cnt[14]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[14]                                                  ;
; vga_display2:vga_display_U2|div_cnt[14]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[14]                                                  ;
; vga_display3:vga_display_U3|div_cnt[14]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[14]                                                  ;
; vga_display1:vga_display_U1|div_cnt[12]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[12]                                                  ;
; vga_display2:vga_display_U2|div_cnt[12]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[12]                                                  ;
; vga_display3:vga_display_U3|div_cnt[12]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[12]                                                  ;
; vga_display1:vga_display_U1|div_cnt[7]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[7]                                                   ;
; vga_display2:vga_display_U2|div_cnt[7]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[7]                                                   ;
; vga_display3:vga_display_U3|div_cnt[7]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[7]                                                   ;
; vga_display1:vga_display_U1|div_cnt[3]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[3]                                                   ;
; vga_display2:vga_display_U2|div_cnt[3]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[3]                                                   ;
; vga_display3:vga_display_U3|div_cnt[3]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[3]                                                   ;
; vga_display1:vga_display_U1|div_cnt[2]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[2]                                                   ;
; vga_display2:vga_display_U2|div_cnt[2]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[2]                                                   ;
; vga_display3:vga_display_U3|div_cnt[2]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[2]                                                   ;
; vga_display1:vga_display_U1|div_cnt[1]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[1]                                                   ;
; vga_display2:vga_display_U2|div_cnt[1]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[1]                                                   ;
; vga_display3:vga_display_U3|div_cnt[1]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[1]                                                   ;
; vga_display1:vga_display_U1|div_cnt[0]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[0]                                                   ;
; vga_display2:vga_display_U2|div_cnt[0]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[0]                                                   ;
; vga_display3:vga_display_U3|div_cnt[0]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[0]                                                   ;
; vga_display1:vga_display_U1|div_cnt[21]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[21]                                                  ;
; vga_display2:vga_display_U2|div_cnt[21]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[21]                                                  ;
; vga_display3:vga_display_U3|div_cnt[21]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[21]                                                  ;
; vga_display1:vga_display_U1|div_cnt[20]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[20]                                                  ;
; vga_display2:vga_display_U2|div_cnt[20]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[20]                                                  ;
; vga_display3:vga_display_U3|div_cnt[20]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[20]                                                  ;
; vga_display1:vga_display_U1|div_cnt[19]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[19]                                                  ;
; vga_display2:vga_display_U2|div_cnt[19]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[19]                                                  ;
; vga_display3:vga_display_U3|div_cnt[19]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[19]                                                  ;
; vga_display1:vga_display_U1|div_cnt[18]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[18]                                                  ;
; vga_display2:vga_display_U2|div_cnt[18]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[18]                                                  ;
; vga_display3:vga_display_U3|div_cnt[18]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[18]                                                  ;
; vga_display1:vga_display_U1|div_cnt[13]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[13]                                                  ;
; vga_display2:vga_display_U2|div_cnt[13]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[13]                                                  ;
; vga_display3:vga_display_U3|div_cnt[13]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[13]                                                  ;
; vga_display1:vga_display_U1|div_cnt[11]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[11]                                                  ;
; vga_display2:vga_display_U2|div_cnt[11]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[11]                                                  ;
; vga_display3:vga_display_U3|div_cnt[11]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[11]                                                  ;
; vga_display1:vga_display_U1|div_cnt[10]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[10]                                                  ;
; vga_display2:vga_display_U2|div_cnt[10]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[10]                                                  ;
; vga_display3:vga_display_U3|div_cnt[10]                                                                                    ; Merged with vga_display0:vga_display_U0|div_cnt[10]                                                  ;
; vga_display1:vga_display_U1|div_cnt[9]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[9]                                                   ;
; vga_display2:vga_display_U2|div_cnt[9]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[9]                                                   ;
; vga_display3:vga_display_U3|div_cnt[9]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[9]                                                   ;
; vga_display1:vga_display_U1|div_cnt[8]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[8]                                                   ;
; vga_display2:vga_display_U2|div_cnt[8]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[8]                                                   ;
; vga_display3:vga_display_U3|div_cnt[8]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[8]                                                   ;
; vga_display1:vga_display_U1|div_cnt[6]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[6]                                                   ;
; vga_display2:vga_display_U2|div_cnt[6]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[6]                                                   ;
; vga_display3:vga_display_U3|div_cnt[6]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[6]                                                   ;
; vga_display1:vga_display_U1|div_cnt[5]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[5]                                                   ;
; vga_display2:vga_display_U2|div_cnt[5]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[5]                                                   ;
; vga_display3:vga_display_U3|div_cnt[5]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[5]                                                   ;
; vga_display1:vga_display_U1|div_cnt[4]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[4]                                                   ;
; vga_display2:vga_display_U2|div_cnt[4]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[4]                                                   ;
; vga_display3:vga_display_U3|div_cnt[4]                                                                                     ; Merged with vga_display0:vga_display_U0|div_cnt[4]                                                   ;
; vga_display2:vga_display_U2|v_direct                                                                                       ; Merged with vga_display1:vga_display_U1|v_direct                                                     ;
; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|I2C_Controller:u0|SD[20,21]                                  ; Merged with audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|I2C_Controller:u0|SD[18]   ;
; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|mI2C_DATA[20,21]                                             ; Merged with audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|mI2C_DATA[18]              ;
; vga_display3:vga_display_U3|block_y[0]                                                                                     ; Merged with vga_display3:vga_display_U3|block_x[0]                                                   ;
; vga_display1:vga_display_U1|block_y[0]                                                                                     ; Merged with vga_display1:vga_display_U1|block_x[0]                                                   ;
; vga_display0:vga_display_U0|block_y[0]                                                                                     ; Merged with vga_display0:vga_display_U0|block_x[0]                                                   ;
; PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                   ; Stuck at GND due to stuck port data_in                                                               ;
; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|mI2C_DATA[22]                                                ; Stuck at GND due to stuck port data_in                                                               ;
; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|mI2C_DATA[18]                                                ; Stuck at VCC due to stuck port data_in                                                               ;
; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|I2C_Controller:u0|SD[22]                                     ; Stuck at GND due to stuck port data_in                                                               ;
; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|I2C_Controller:u0|SD[18]                                     ; Stuck at VCC due to stuck port data_in                                                               ;
; vga_display3:vga_display_U3|block_x[0]                                                                                     ; Merged with vga_display1:vga_display_U1|block_x[0]                                                   ;
; vga_display0:vga_display_U0|block_x[0]                                                                                     ; Merged with vga_display1:vga_display_U1|block_x[0]                                                   ;
; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|mSetup_ST~9                                                  ; Lost fanout                                                                                          ;
; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|mSetup_ST~10                                                 ; Lost fanout                                                                                          ;
; fsm_ctl:u_fsm_ctl|c_state~4                                                                                                ; Lost fanout                                                                                          ;
; fsm_ctl:u_fsm_ctl|c_state~5                                                                                                ; Lost fanout                                                                                          ;
; fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|state~4                                                                       ; Lost fanout                                                                                          ;
; fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|state~5                                                                       ; Lost fanout                                                                                          ;
; fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|state~4                                                                       ; Lost fanout                                                                                          ;
; fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|state~5                                                                       ; Lost fanout                                                                                          ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|state~4                                                                       ; Lost fanout                                                                                          ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|state~5                                                                       ; Lost fanout                                                                                          ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|state~4                                                                       ; Lost fanout                                                                                          ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|state~5                                                                       ; Lost fanout                                                                                          ;
; PS2_Controller:u_PS2_Controller|s_ps2_transceiver~2                                                                        ; Lost fanout                                                                                          ;
; PS2_Controller:u_PS2_Controller|s_ps2_transceiver~3                                                                        ; Lost fanout                                                                                          ;
; PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                              ; Lost fanout                                                                                          ;
; PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                              ; Lost fanout                                                                                          ;
; PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                              ; Lost fanout                                                                                          ;
; PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                         ; Lost fanout                                                                                          ;
; PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                         ; Lost fanout                                                                                          ;
; PS2_Controller:u_PS2_Controller|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                  ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Controller:u_PS2_Controller|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                  ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                 ; Lost fanout                                                                                          ;
; PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                    ; Lost fanout                                                                                          ;
; PS2_Controller:u_PS2_Controller|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                 ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE               ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT   ; Lost fanout                                                                                          ;
; PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; Lost fanout                                                                                          ;
; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|LUT_INDEX[5]                                                 ; Stuck at GND due to stuck port data_in                                                               ;
; audio_8731_top:u_audio_8731_top|adio_codec:ad1|BCK_DIV[3]                                                                  ; Stuck at GND due to stuck port data_in                                                               ;
; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|LUT_INDEX[4]                                                 ; Stuck at GND due to stuck port data_in                                                               ;
; Total Number of Removed Registers = 211                                                                                    ;                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                          ;
+-----------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Register name                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                                                     ;
+-----------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
; PS2_Controller:u_PS2_Controller|s_ps2_transceiver~2                         ; Lost Fanouts              ; PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent,                                ;
;                                                                             ;                           ; PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                   ;
;                                                                             ;                           ; PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,  ;
;                                                                             ;                           ; PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ;
; PS2_Controller:u_PS2_Controller|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT   ; Stuck at GND              ; PS2_Controller:u_PS2_Controller|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER,                                                ;
;                                                                             ; due to stuck port data_in ; PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ;
; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|mI2C_DATA[23] ; Stuck at GND              ; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|I2C_Controller:u0|SD[23]                                     ;
;                                                                             ; due to stuck port data_in ;                                                                                                                            ;
; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|mI2C_DATA[19] ; Stuck at GND              ; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|I2C_Controller:u0|SD[19]                                     ;
;                                                                             ; due to stuck port data_in ;                                                                                                                            ;
; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|mI2C_DATA[17] ; Stuck at GND              ; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|I2C_Controller:u0|SD[17]                                     ;
;                                                                             ; due to stuck port data_in ;                                                                                                                            ;
; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|mI2C_DATA[16] ; Stuck at GND              ; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|I2C_Controller:u0|SD[16]                                     ;
;                                                                             ; due to stuck port data_in ;                                                                                                                            ;
; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|mI2C_DATA[22] ; Stuck at GND              ; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|I2C_Controller:u0|SD[22]                                     ;
;                                                                             ; due to stuck port data_in ;                                                                                                                            ;
; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|mI2C_DATA[18] ; Stuck at VCC              ; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|I2C_Controller:u0|SD[18]                                     ;
;                                                                             ; due to stuck port data_in ;                                                                                                                            ;
; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|LUT_INDEX[5]  ; Stuck at GND              ; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|LUT_INDEX[4]                                                 ;
;                                                                             ; due to stuck port data_in ;                                                                                                                            ;
+-----------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 818   ;
; Number of registers using Synchronous Clear  ; 479   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 696   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 326   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                            ;
+-----------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                             ; Fan out ;
+-----------------------------------------------------------------------------------------------+---------+
; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|I2C_Controller:u0|SCLK          ; 3       ;
; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|I2C_Controller:u0|SD_COUNTER[5] ; 14      ;
; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|I2C_Controller:u0|SD_COUNTER[4] ; 17      ;
; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|I2C_Controller:u0|SD_COUNTER[3] ; 20      ;
; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|I2C_Controller:u0|SD_COUNTER[2] ; 19      ;
; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|I2C_Controller:u0|SD_COUNTER[1] ; 19      ;
; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|I2C_Controller:u0|SD_COUNTER[0] ; 22      ;
; fsm_ctl:u_fsm_ctl|start_stop                                                                  ; 11      ;
; vga_display0:vga_display_U0|block_x[6]                                                        ; 5       ;
; vga_display0:vga_display_U0|block_x[5]                                                        ; 5       ;
; vga_display0:vga_display_U0|block_x[2]                                                        ; 4       ;
; vga_display0:vga_display_U0|block_y[2]                                                        ; 4       ;
; vga_display0:vga_display_U0|block_y[6]                                                        ; 5       ;
; vga_display0:vga_display_U0|block_y[5]                                                        ; 6       ;
; vga_display1:vga_display_U1|block_y[6]                                                        ; 13      ;
; vga_display1:vga_display_U1|block_y[5]                                                        ; 14      ;
; vga_display1:vga_display_U1|block_y[2]                                                        ; 7       ;
; vga_display1:vga_display_U1|block_x[6]                                                        ; 14      ;
; vga_display1:vga_display_U1|block_x[5]                                                        ; 15      ;
; vga_display1:vga_display_U1|block_x[2]                                                        ; 7       ;
; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|I2C_Controller:u0|END           ; 6       ;
; audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|I2C_Controller:u0|SDO           ; 2       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|buzzer                                           ; 2       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|buzzer                                           ; 2       ;
; fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|buzzer                                           ; 2       ;
; fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|buzzer                                           ; 2       ;
; vga_display0:vga_display_U0|h_direct                                                          ; 10      ;
; vga_display0:vga_display_U0|v_direct                                                          ; 10      ;
; vga_display1:vga_display_U1|h_direct                                                          ; 10      ;
; vga_display1:vga_display_U1|v_direct                                                          ; 10      ;
; vga_display3:vga_display_U3|block_y[2]                                                        ; 4       ;
; vga_display3:vga_display_U3|block_y[5]                                                        ; 3       ;
; vga_display3:vga_display_U3|block_y[6]                                                        ; 3       ;
; vga_display3:vga_display_U3|block_x[2]                                                        ; 4       ;
; vga_display3:vga_display_U3|block_x[5]                                                        ; 4       ;
; vga_display3:vga_display_U3|block_x[6]                                                        ; 4       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[15]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[16]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[17]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[12]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[13]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[14]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[9]                                    ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[10]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[11]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[6]                                    ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[7]                                    ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[8]                                    ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[0]                                    ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[1]                                    ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[2]                                    ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[3]                                    ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[4]                                    ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[5]                                    ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[30]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[31]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[27]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[28]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[29]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[24]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[25]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[26]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[18]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[19]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[20]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[21]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[22]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time[23]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[15]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[16]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[17]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[12]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[13]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[14]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[9]                                    ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[10]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[11]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[6]                                    ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[7]                                    ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[8]                                    ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[0]                                    ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[1]                                    ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[2]                                    ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[3]                                    ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[4]                                    ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[5]                                    ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[30]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[31]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[27]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[28]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[29]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[24]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[25]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[26]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[18]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[19]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[20]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[21]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[22]                                   ; 1       ;
; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_time[23]                                   ; 1       ;
; Total number of inverted registers = 170*                                                     ;         ;
+-----------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[4]                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|music_cnt[29]                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|music_cnt[4]                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_cnt[0]                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_cnt[21]                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[0]                   ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top|fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|hz_cnt[17]                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top|fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|hz_cnt[17]                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top|fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|hz_cnt[8]                                                ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top|fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|hz_cnt[1]                                                ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |top|PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[3] ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top|PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[19]         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[1]                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3]                       ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |top|PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[4]         ;
; 50:1               ; 7 bits    ; 231 LEs       ; 210 LEs              ; 21 LEs                 ; Yes        ; |top|audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|mI2C_DATA[6]                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|I2C_Controller:u0|SD_COUNTER[1]         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|vga_driver:u_vga_driver|VGA_G[0]                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_rom0:hz_rom|altsyncram:altsyncram_component|altsyncram_umf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time_rom0:time_rom|altsyncram:altsyncram_component|altsyncram_btf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_rom1:hz_rom|altsyncram:altsyncram_component|altsyncram_65h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|rom_time1:rom_time1_u|altsyncram:altsyncram_component|altsyncram_jbh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|music_rom2:hz_rom|altsyncram:altsyncram_component|altsyncram_75h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|rom_time2:rom_time1_u|altsyncram:altsyncram_component|altsyncram_kbh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|music_rom3:hz_rom|altsyncram:altsyncram_component|altsyncram_85h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|rom_time3:rom_time1_u|altsyncram:altsyncram_component|altsyncram_lbh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------+
; Parameter Name                       ; Value                  ; Type                                ;
+--------------------------------------+------------------------+-------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                              ;
; fractional_vco_multiplier            ; false                  ; String                              ;
; pll_type                             ; General                ; String                              ;
; pll_subtype                          ; General                ; String                              ;
; number_of_clocks                     ; 2                      ; Signed Integer                      ;
; operation_mode                       ; direct                 ; String                              ;
; deserialization_factor               ; 4                      ; Signed Integer                      ;
; data_rate                            ; 0                      ; Signed Integer                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                      ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                              ;
; phase_shift0                         ; 0 ps                   ; String                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency1              ; 18.000000 MHz          ; String                              ;
; phase_shift1                         ; 0 ps                   ; String                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency2              ; 0 MHz                  ; String                              ;
; phase_shift2                         ; 0 ps                   ; String                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency3              ; 0 MHz                  ; String                              ;
; phase_shift3                         ; 0 ps                   ; String                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                              ;
; phase_shift4                         ; 0 ps                   ; String                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                              ;
; phase_shift5                         ; 0 ps                   ; String                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                              ;
; phase_shift6                         ; 0 ps                   ; String                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                              ;
; phase_shift7                         ; 0 ps                   ; String                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                              ;
; phase_shift8                         ; 0 ps                   ; String                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                              ;
; phase_shift9                         ; 0 ps                   ; String                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                              ;
; phase_shift10                        ; 0 ps                   ; String                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                              ;
; phase_shift11                        ; 0 ps                   ; String                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                              ;
; phase_shift12                        ; 0 ps                   ; String                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                              ;
; phase_shift13                        ; 0 ps                   ; String                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                              ;
; phase_shift14                        ; 0 ps                   ; String                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                              ;
; phase_shift15                        ; 0 ps                   ; String                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                              ;
; phase_shift16                        ; 0 ps                   ; String                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                              ;
; phase_shift17                        ; 0 ps                   ; String                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                      ;
; clock_name_0                         ;                        ; String                              ;
; clock_name_1                         ;                        ; String                              ;
; clock_name_2                         ;                        ; String                              ;
; clock_name_3                         ;                        ; String                              ;
; clock_name_4                         ;                        ; String                              ;
; clock_name_5                         ;                        ; String                              ;
; clock_name_6                         ;                        ; String                              ;
; clock_name_7                         ;                        ; String                              ;
; clock_name_8                         ;                        ; String                              ;
; clock_name_global_0                  ; false                  ; String                              ;
; clock_name_global_1                  ; false                  ; String                              ;
; clock_name_global_2                  ; false                  ; String                              ;
; clock_name_global_3                  ; false                  ; String                              ;
; clock_name_global_4                  ; false                  ; String                              ;
; clock_name_global_5                  ; false                  ; String                              ;
; clock_name_global_6                  ; false                  ; String                              ;
; clock_name_global_7                  ; false                  ; String                              ;
; clock_name_global_8                  ; false                  ; String                              ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                      ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                      ;
; m_cnt_bypass_en                      ; false                  ; String                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                              ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                      ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                      ;
; n_cnt_bypass_en                      ; false                  ; String                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                              ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en0                     ; false                  ; String                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en1                     ; false                  ; String                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en2                     ; false                  ; String                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en3                     ; false                  ; String                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en4                     ; false                  ; String                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en5                     ; false                  ; String                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en6                     ; false                  ; String                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en7                     ; false                  ; String                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en8                     ; false                  ; String                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en9                     ; false                  ; String                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en10                    ; false                  ; String                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en11                    ; false                  ; String                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en12                    ; false                  ; String                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en13                    ; false                  ; String                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en14                    ; false                  ; String                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en15                    ; false                  ; String                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en16                    ; false                  ; String                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en17                    ; false                  ; String                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                      ;
; pll_slf_rst                          ; false                  ; String                              ;
; pll_bw_sel                           ; low                    ; String                              ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                              ;
; pll_cp_current                       ; 0                      ; Signed Integer                      ;
; pll_bwctrl                           ; 0                      ; Signed Integer                      ;
; pll_fractional_division              ; 1                      ; Signed Integer                      ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                              ;
; mimic_fbclk_type                     ; gclk                   ; String                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                              ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                              ;
+--------------------------------------+------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Controller:u_PS2_Controller ;
+------------------+-------+---------------------------------------------------+
; Parameter Name   ; Value ; Type                                              ;
+------------------+-------+---------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                    ;
+------------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                             ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                             ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                            ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                             ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                             ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                            ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                             ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                             ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                            ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                            ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                            ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                            ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                            ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                            ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                            ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                            ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                            ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst ;
+----------------+----------------------------------+---------------------------------------+
; Parameter Name ; Value                            ; Type                                  ;
+----------------+----------------------------------+---------------------------------------+
; CLK_FRE        ; 50000000                         ; Signed Integer                        ;
; music_len      ; 00000000000000000000000000011000 ; Unsigned Binary                       ;
; IDLE           ; 00                               ; Unsigned Binary                       ;
; PLAY           ; 01                               ; Unsigned Binary                       ;
; PLAY_WAIT      ; 10                               ; Unsigned Binary                       ;
; PLAY_END       ; 11                               ; Unsigned Binary                       ;
+----------------+----------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_hz:hz0 ;
+----------------+----------+----------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                       ;
+----------------+----------+----------------------------------------------------------------------------+
; CLK_FRE        ; 50000000 ; Signed Integer                                                             ;
+----------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_rom0:hz_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; music_hz0.mif        ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_umf1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time_rom0:time_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                         ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                         ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; INIT_FILE                          ; music_time0.mif      ; Untyped                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_btf1      ; Untyped                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst ;
+----------------+----------------------------------+---------------------------------------+
; Parameter Name ; Value                            ; Type                                  ;
+----------------+----------------------------------+---------------------------------------+
; CLK_FRE        ; 50000000                         ; Signed Integer                        ;
; music_len      ; 00000000000000000000000000011000 ; Unsigned Binary                       ;
; IDLE           ; 00                               ; Unsigned Binary                       ;
; PLAY           ; 01                               ; Unsigned Binary                       ;
; PLAY_WAIT      ; 10                               ; Unsigned Binary                       ;
; PLAY_END       ; 11                               ; Unsigned Binary                       ;
+----------------+----------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_hz:hz0 ;
+----------------+----------+----------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                       ;
+----------------+----------+----------------------------------------------------------------------------+
; CLK_FRE        ; 50000000 ; Signed Integer                                                             ;
+----------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_rom1:hz_rom|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                                  ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                               ;
; OPERATION_MODE                     ; ROM                            ; Untyped                                                               ;
; WIDTH_A                            ; 8                              ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 9                              ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 512                            ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; CLOCK0                         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                               ;
; WIDTH_B                            ; 1                              ; Untyped                                                               ;
; WIDTHAD_B                          ; 1                              ; Untyped                                                               ;
; NUMWORDS_B                         ; 1                              ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                              ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                              ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                               ;
; INIT_FILE                          ; ../rtl/music/mif/music_hz1.mif ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                         ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                         ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V                      ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_65h1                ; Untyped                                                               ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|rom_time1:rom_time1_u|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                                                    ;
+------------------------------------+----------------------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                                                 ;
; OPERATION_MODE                     ; ROM                              ; Untyped                                                                 ;
; WIDTH_A                            ; 8                                ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 9                                ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 512                              ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; CLOCK0                           ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                                                 ;
; WIDTH_B                            ; 1                                ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                                ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                                ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                                ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                                 ;
; INIT_FILE                          ; ../rtl/music/mif/music_time1.mif ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V                        ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_jbh1                  ; Untyped                                                                 ;
+------------------------------------+----------------------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst ;
+----------------+----------------------------------+---------------------------------------+
; Parameter Name ; Value                            ; Type                                  ;
+----------------+----------------------------------+---------------------------------------+
; CLK_FRE        ; 50000000                         ; Signed Integer                        ;
; music_len      ; 00000000000000000000000000011000 ; Unsigned Binary                       ;
; IDLE           ; 00                               ; Unsigned Binary                       ;
; PLAY           ; 01                               ; Unsigned Binary                       ;
; PLAY_WAIT      ; 10                               ; Unsigned Binary                       ;
; PLAY_END       ; 11                               ; Unsigned Binary                       ;
+----------------+----------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|music_hz:hz0 ;
+----------------+----------+----------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                       ;
+----------------+----------+----------------------------------------------------------------------------+
; CLK_FRE        ; 50000000 ; Signed Integer                                                             ;
+----------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|music_rom2:hz_rom|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                                  ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                               ;
; OPERATION_MODE                     ; ROM                            ; Untyped                                                               ;
; WIDTH_A                            ; 8                              ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 9                              ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 512                            ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; CLOCK0                         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                               ;
; WIDTH_B                            ; 1                              ; Untyped                                                               ;
; WIDTHAD_B                          ; 1                              ; Untyped                                                               ;
; NUMWORDS_B                         ; 1                              ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                              ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                              ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                               ;
; INIT_FILE                          ; ../rtl/music/mif/music_hz2.mif ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                         ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                         ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V                      ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_75h1                ; Untyped                                                               ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|rom_time2:rom_time1_u|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                                                    ;
+------------------------------------+----------------------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                                                 ;
; OPERATION_MODE                     ; ROM                              ; Untyped                                                                 ;
; WIDTH_A                            ; 8                                ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 9                                ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 512                              ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; CLOCK0                           ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                                                 ;
; WIDTH_B                            ; 1                                ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                                ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                                ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                                ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                                 ;
; INIT_FILE                          ; ../rtl/music/mif/music_time2.mif ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V                        ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_kbh1                  ; Untyped                                                                 ;
+------------------------------------+----------------------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst ;
+----------------+----------------------------------+---------------------------------------+
; Parameter Name ; Value                            ; Type                                  ;
+----------------+----------------------------------+---------------------------------------+
; CLK_FRE        ; 50000000                         ; Signed Integer                        ;
; music_len      ; 00000000000000000000000000011000 ; Unsigned Binary                       ;
; IDLE           ; 00                               ; Unsigned Binary                       ;
; PLAY           ; 01                               ; Unsigned Binary                       ;
; PLAY_WAIT      ; 10                               ; Unsigned Binary                       ;
; PLAY_END       ; 11                               ; Unsigned Binary                       ;
+----------------+----------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|music_hz:hz0 ;
+----------------+----------+----------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                       ;
+----------------+----------+----------------------------------------------------------------------------+
; CLK_FRE        ; 50000000 ; Signed Integer                                                             ;
+----------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|music_rom3:hz_rom|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                                  ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                               ;
; OPERATION_MODE                     ; ROM                            ; Untyped                                                               ;
; WIDTH_A                            ; 8                              ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 9                              ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 512                            ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; CLOCK0                         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                               ;
; WIDTH_B                            ; 1                              ; Untyped                                                               ;
; WIDTHAD_B                          ; 1                              ; Untyped                                                               ;
; NUMWORDS_B                         ; 1                              ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                              ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                              ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                               ;
; INIT_FILE                          ; ../rtl/music/mif/music_hz3.mif ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                         ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                         ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V                      ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_85h1                ; Untyped                                                               ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|rom_time3:rom_time1_u|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                                                    ;
+------------------------------------+----------------------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                                                 ;
; OPERATION_MODE                     ; ROM                              ; Untyped                                                                 ;
; WIDTH_A                            ; 8                                ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 9                                ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 512                              ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; CLOCK0                           ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                                                 ;
; WIDTH_B                            ; 1                                ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                                ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                                ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                                ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                                 ;
; INIT_FILE                          ; ../rtl/music/mif/music_time3.mif ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V                        ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_lbh1                  ; Untyped                                                                 ;
+------------------------------------+----------------------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_8731_top:u_audio_8731_top|clk_gen:clk_gen_inst|clk_gen_0002:clk_gen_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                              ;
; fractional_vco_multiplier            ; false                  ; String                                                                              ;
; pll_type                             ; General                ; String                                                                              ;
; pll_subtype                          ; General                ; String                                                                              ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                      ;
; operation_mode                       ; direct                 ; String                                                                              ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                      ;
; data_rate                            ; 0                      ; Signed Integer                                                                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                      ;
; output_clock_frequency0              ; 18.000000 MHz          ; String                                                                              ;
; phase_shift0                         ; 0 ps                   ; String                                                                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                              ;
; phase_shift1                         ; 0 ps                   ; String                                                                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                              ;
; phase_shift2                         ; 0 ps                   ; String                                                                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                              ;
; phase_shift3                         ; 0 ps                   ; String                                                                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                              ;
; phase_shift4                         ; 0 ps                   ; String                                                                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                              ;
; phase_shift5                         ; 0 ps                   ; String                                                                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                              ;
; phase_shift6                         ; 0 ps                   ; String                                                                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                              ;
; phase_shift7                         ; 0 ps                   ; String                                                                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                              ;
; phase_shift8                         ; 0 ps                   ; String                                                                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                              ;
; phase_shift9                         ; 0 ps                   ; String                                                                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                              ;
; phase_shift10                        ; 0 ps                   ; String                                                                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                              ;
; phase_shift11                        ; 0 ps                   ; String                                                                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                              ;
; phase_shift12                        ; 0 ps                   ; String                                                                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                              ;
; phase_shift13                        ; 0 ps                   ; String                                                                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                              ;
; phase_shift14                        ; 0 ps                   ; String                                                                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                              ;
; phase_shift15                        ; 0 ps                   ; String                                                                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                              ;
; phase_shift16                        ; 0 ps                   ; String                                                                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                              ;
; phase_shift17                        ; 0 ps                   ; String                                                                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                      ;
; clock_name_0                         ;                        ; String                                                                              ;
; clock_name_1                         ;                        ; String                                                                              ;
; clock_name_2                         ;                        ; String                                                                              ;
; clock_name_3                         ;                        ; String                                                                              ;
; clock_name_4                         ;                        ; String                                                                              ;
; clock_name_5                         ;                        ; String                                                                              ;
; clock_name_6                         ;                        ; String                                                                              ;
; clock_name_7                         ;                        ; String                                                                              ;
; clock_name_8                         ;                        ; String                                                                              ;
; clock_name_global_0                  ; false                  ; String                                                                              ;
; clock_name_global_1                  ; false                  ; String                                                                              ;
; clock_name_global_2                  ; false                  ; String                                                                              ;
; clock_name_global_3                  ; false                  ; String                                                                              ;
; clock_name_global_4                  ; false                  ; String                                                                              ;
; clock_name_global_5                  ; false                  ; String                                                                              ;
; clock_name_global_6                  ; false                  ; String                                                                              ;
; clock_name_global_7                  ; false                  ; String                                                                              ;
; clock_name_global_8                  ; false                  ; String                                                                              ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                      ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                      ;
; m_cnt_bypass_en                      ; false                  ; String                                                                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                              ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                      ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                      ;
; n_cnt_bypass_en                      ; false                  ; String                                                                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                              ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                      ;
; pll_slf_rst                          ; false                  ; String                                                                              ;
; pll_bw_sel                           ; low                    ; String                                                                              ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                              ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                      ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                      ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                      ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                              ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                              ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                              ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_8731_top:u_audio_8731_top|adio_codec:ad1 ;
+-----------------+----------+----------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                           ;
+-----------------+----------+----------------------------------------------------------------+
; REF_CLK         ; 18432000 ; Signed Integer                                                 ;
; SAMPLE_RATE     ; 48000    ; Signed Integer                                                 ;
; DATA_WIDTH      ; 16       ; Signed Integer                                                 ;
; CHANNEL_NUM     ; 2        ; Signed Integer                                                 ;
; SIN_SAMPLE_DATA ; 48       ; Signed Integer                                                 ;
+-----------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u ;
+----------------+----------+--------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                           ;
+----------------+----------+--------------------------------------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                                                 ;
; I2C_Freq       ; 20000    ; Signed Integer                                                                 ;
; LUT_SIZE       ; 10       ; Signed Integer                                                                 ;
; SET_LIN_L      ; 0        ; Signed Integer                                                                 ;
; SET_LIN_R      ; 1        ; Signed Integer                                                                 ;
; SET_HEAD_L     ; 2        ; Signed Integer                                                                 ;
; SET_HEAD_R     ; 3        ; Signed Integer                                                                 ;
; A_PATH_CTRL    ; 4        ; Signed Integer                                                                 ;
; D_PATH_CTRL    ; 5        ; Signed Integer                                                                 ;
; POWER_ON       ; 6        ; Signed Integer                                                                 ;
; SET_FORMAT     ; 7        ; Signed Integer                                                                 ;
; SAMPLE_CTRL    ; 8        ; Signed Integer                                                                 ;
; SET_ACTIVE     ; 9        ; Signed Integer                                                                 ;
; SET_VIDEO      ; 10       ; Signed Integer                                                                 ;
+----------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_driver:u_vga_driver ;
+----------------+------------+----------------------------------------+
; Parameter Name ; Value      ; Type                                   ;
+----------------+------------+----------------------------------------+
; H_SYNC         ; 0001100000 ; Unsigned Binary                        ;
; H_BACK         ; 0000110000 ; Unsigned Binary                        ;
; H_DISP         ; 1010000000 ; Unsigned Binary                        ;
; H_FRONT        ; 0000010000 ; Unsigned Binary                        ;
; H_TOTAL        ; 1100100000 ; Unsigned Binary                        ;
; V_SYNC         ; 0000000010 ; Unsigned Binary                        ;
; V_BACK         ; 0000100001 ; Unsigned Binary                        ;
; V_DISP         ; 0111100000 ; Unsigned Binary                        ;
; V_FRONT        ; 0000001010 ; Unsigned Binary                        ;
; V_TOTAL        ; 1000001101 ; Unsigned Binary                        ;
+----------------+------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_display0:vga_display_U0 ;
+----------------+------------+--------------------------------------------+
; Parameter Name ; Value      ; Type                                       ;
+----------------+------------+--------------------------------------------+
; H_DISP         ; 1010000000 ; Unsigned Binary                            ;
; V_DISP         ; 0111100000 ; Unsigned Binary                            ;
+----------------+------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_display1:vga_display_U1 ;
+----------------+------------+--------------------------------------------+
; Parameter Name ; Value      ; Type                                       ;
+----------------+------------+--------------------------------------------+
; H_DISP         ; 1010000000 ; Unsigned Binary                            ;
; V_DISP         ; 0111100000 ; Unsigned Binary                            ;
+----------------+------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_display2:vga_display_U2 ;
+----------------+------------+--------------------------------------------+
; Parameter Name ; Value      ; Type                                       ;
+----------------+------------+--------------------------------------------+
; H_DISP         ; 1010000000 ; Unsigned Binary                            ;
; V_DISP         ; 0111100000 ; Unsigned Binary                            ;
+----------------+------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_display3:vga_display_U3 ;
+----------------+------------+--------------------------------------------+
; Parameter Name ; Value      ; Type                                       ;
+----------------+------------+--------------------------------------------+
; H_DISP         ; 1010000000 ; Unsigned Binary                            ;
; V_DISP         ; 0111100000 ; Unsigned Binary                            ;
; HEART_SIZE     ; 0000101000 ; Unsigned Binary                            ;
+----------------+------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                  ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                                                     ;
; Entity Instance                           ; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_rom0:hz_rom|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                     ;
;     -- NUMWORDS_A                         ; 512                                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                             ;
; Entity Instance                           ; fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time_rom0:time_rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                     ;
;     -- NUMWORDS_A                         ; 512                                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                             ;
; Entity Instance                           ; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_rom1:hz_rom|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                     ;
;     -- NUMWORDS_A                         ; 512                                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                             ;
; Entity Instance                           ; fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|rom_time1:rom_time1_u|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                     ;
;     -- NUMWORDS_A                         ; 512                                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                             ;
; Entity Instance                           ; fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|music_rom2:hz_rom|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                     ;
;     -- NUMWORDS_A                         ; 512                                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                             ;
; Entity Instance                           ; fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|rom_time2:rom_time1_u|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                     ;
;     -- NUMWORDS_A                         ; 512                                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                             ;
; Entity Instance                           ; fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|music_rom3:hz_rom|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                     ;
;     -- NUMWORDS_A                         ; 512                                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                             ;
; Entity Instance                           ; fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|rom_time3:rom_time1_u|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                     ;
;     -- NUMWORDS_A                         ; 512                                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                             ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|I2C_Controller:u0"                                                                   ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u"                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; o_I2C_END ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst" ;
+-----------+--------+----------+------------------------------------------+
; Port      ; Type   ; Severity ; Details                                  ;
+-----------+--------+----------+------------------------------------------+
; play_done ; Output ; Info     ; Explicitly unconnected                   ;
+-----------+--------+----------+------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst" ;
+-----------+--------+----------+------------------------------------------+
; Port      ; Type   ; Severity ; Details                                  ;
+-----------+--------+----------+------------------------------------------+
; play_done ; Output ; Info     ; Explicitly unconnected                   ;
+-----------+--------+----------+------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst" ;
+-----------+--------+----------+------------------------------------------+
; Port      ; Type   ; Severity ; Details                                  ;
+-----------+--------+----------+------------------------------------------+
; play_done ; Output ; Info     ; Explicitly unconnected                   ;
+-----------+--------+----------+------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst" ;
+-----------+--------+----------+------------------------------------------+
; Port      ; Type   ; Severity ; Details                                  ;
+-----------+--------+----------+------------------------------------------+
; play_done ; Output ; Info     ; Explicitly unconnected                   ;
+-----------+--------+----------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bt_debounce:u_bt_debounce"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; bt_d ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Controller:u_PS2_Controller"                ;
+-------------------------------+--------+----------+------------------------+
; Port                          ; Type   ; Severity ; Details                ;
+-------------------------------+--------+----------+------------------------+
; the_command                   ; Input  ; Info     ; Explicitly unconnected ;
; send_command                  ; Input  ; Info     ; Explicitly unconnected ;
; command_was_sent              ; Output ; Info     ; Explicitly unconnected ;
; error_communication_timed_out ; Output ; Info     ; Explicitly unconnected ;
; received_data                 ; Output ; Info     ; Explicitly unconnected ;
; received_data_en              ; Output ; Info     ; Explicitly unconnected ;
+-------------------------------+--------+----------+------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "pll:pll_inst"              ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; outclk_1 ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 818                         ;
;     CLR               ; 211                         ;
;     CLR SCLR          ; 265                         ;
;     ENA               ; 40                          ;
;     ENA CLR           ; 82                          ;
;     ENA CLR SCLR      ; 138                         ;
;     ENA SCLR          ; 66                          ;
;     SCLR              ; 10                          ;
;     plain             ; 6                           ;
; arriav_io_obuf        ; 8                           ;
; arriav_lcell_comb     ; 1679                        ;
;     arith             ; 747                         ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 513                         ;
;         2 data inputs ; 98                          ;
;         3 data inputs ; 78                          ;
;         4 data inputs ; 40                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 917                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 160                         ;
;         2 data inputs ; 61                          ;
;         3 data inputs ; 114                         ;
;         4 data inputs ; 115                         ;
;         5 data inputs ; 161                         ;
;         6 data inputs ; 305                         ;
;     shared            ; 14                          ;
;         3 data inputs ; 14                          ;
; arriav_mac            ; 9                           ;
; boundary_port         ; 66                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.30                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Tue Dec  5 14:58:22 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_colorbar -c vga_colorbar
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /ut/ud2/ece241/music_de1/rtl/bt_debounce.v
    Info (12023): Found entity 1: bt_debounce File: D:/UT/UD2/ECE241/music_de1/rtl/bt_debounce.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file music_time_rom0.v
    Info (12023): Found entity 1: music_time_rom0 File: D:/UT/UD2/ECE241/music_de1/par/music_time_rom0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file music_rom0.v
    Info (12023): Found entity 1: music_rom0 File: D:/UT/UD2/ECE241/music_de1/par/music_rom0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /ut/ud2/ece241/music_de1/rtl/rom/music_time_rom0_t.v
    Info (12023): Found entity 1: music_time_rom0_t File: D:/UT/UD2/ECE241/music_de1/rtl/rom/music_time_rom0_t.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /ut/ud2/ece241/music_de1/rtl/rom/music_rom0_t.v
    Info (12023): Found entity 1: music_rom0_t File: D:/UT/UD2/ECE241/music_de1/rtl/rom/music_rom0_t.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /ut/ud2/ece241/music_de1/rtl/music/music_top3.v
    Info (12023): Found entity 1: music_top3 File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_top3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /ut/ud2/ece241/music_de1/rtl/music/music_top2.v
    Info (12023): Found entity 1: music_top2 File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_top2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /ut/ud2/ece241/music_de1/rtl/music/music_top1.v
    Info (12023): Found entity 1: music_top1 File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_top1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /ut/ud2/ece241/music_de1/rtl/music/music_top0.v
    Info (12023): Found entity 1: music_top0 File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_top0.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /ut/ud2/ece241/music_de1/rtl/music/music_hz.v
    Info (12023): Found entity 1: music_hz File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /ut/ud2/ece241/music_de1/rtl/ps2_controller/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: D:/UT/UD2/ECE241/music_de1/rtl/PS2_Controller/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /ut/ud2/ece241/music_de1/rtl/ps2_controller/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: D:/UT/UD2/ECE241/music_de1/rtl/PS2_Controller/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /ut/ud2/ece241/music_de1/rtl/ps2_controller/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: D:/UT/UD2/ECE241/music_de1/rtl/PS2_Controller/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /ut/ud2/ece241/music_de1/rtl/wm8731/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: D:/UT/UD2/ECE241/music_de1/rtl/WM8731/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /ut/ud2/ece241/music_de1/rtl/wm8731/i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config File: D:/UT/UD2/ECE241/music_de1/rtl/WM8731/I2C_AV_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /ut/ud2/ece241/music_de1/rtl/wm8731/audio_8731_top.v
    Info (12023): Found entity 1: audio_8731_top File: D:/UT/UD2/ECE241/music_de1/rtl/WM8731/audio_8731_top.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /ut/ud2/ece241/music_de1/rtl/wm8731/adio_codec.v
    Info (12023): Found entity 1: adio_codec File: D:/UT/UD2/ECE241/music_de1/rtl/WM8731/adio_codec.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /ut/ud2/ece241/music_de1/rtl/vga_display3.v
    Info (12023): Found entity 1: vga_display3 File: D:/UT/UD2/ECE241/music_de1/rtl/vga_display3.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /ut/ud2/ece241/music_de1/rtl/vga_display2.v
    Info (12023): Found entity 1: vga_display2 File: D:/UT/UD2/ECE241/music_de1/rtl/vga_display2.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /ut/ud2/ece241/music_de1/rtl/vga_display1.v
    Info (12023): Found entity 1: vga_display1 File: D:/UT/UD2/ECE241/music_de1/rtl/vga_display1.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /ut/ud2/ece241/music_de1/rtl/vga_display0.v
    Info (12023): Found entity 1: vga_display0 File: D:/UT/UD2/ECE241/music_de1/rtl/vga_display0.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /ut/ud2/ece241/music_de1/rtl/seg7.v
    Info (12023): Found entity 1: seg7 File: D:/UT/UD2/ECE241/music_de1/rtl/seg7.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /ut/ud2/ece241/music_de1/rtl/top.v
    Info (12023): Found entity 1: top File: D:/UT/UD2/ECE241/music_de1/rtl/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /ut/ud2/ece241/music_de1/rtl/fsm_ctl.v
    Info (12023): Found entity 1: fsm_ctl File: D:/UT/UD2/ECE241/music_de1/rtl/fsm_ctl.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /ut/ud2/ece241/music_de1/rtl/vga_driver.v
    Info (12023): Found entity 1: vga_driver File: D:/UT/UD2/ECE241/music_de1/rtl/vga_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clk_gen.v
    Info (12023): Found entity 1: clk_gen File: D:/UT/UD2/ECE241/music_de1/par/clk_gen.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clk_gen/clk_gen_0002.v
    Info (12023): Found entity 1: clk_gen_0002 File: D:/UT/UD2/ECE241/music_de1/par/clk_gen/clk_gen_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: D:/UT/UD2/ECE241/music_de1/par/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: D:/UT/UD2/ECE241/music_de1/par/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file music_rom1.v
    Info (12023): Found entity 1: music_rom1 File: D:/UT/UD2/ECE241/music_de1/par/music_rom1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom_time1.v
    Info (12023): Found entity 1: rom_time1 File: D:/UT/UD2/ECE241/music_de1/par/rom_time1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file music_rom2.v
    Info (12023): Found entity 1: music_rom2 File: D:/UT/UD2/ECE241/music_de1/par/music_rom2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom_time2.v
    Info (12023): Found entity 1: rom_time2 File: D:/UT/UD2/ECE241/music_de1/par/rom_time2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file music_rom3.v
    Info (12023): Found entity 1: music_rom3 File: D:/UT/UD2/ECE241/music_de1/par/music_rom3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom_time3.v
    Info (12023): Found entity 1: rom_time3 File: D:/UT/UD2/ECE241/music_de1/par/rom_time3.v Line: 39
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: D:/UT/UD2/ECE241/music_de1/rtl/top.v Line: 68
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:pll_inst|pll_0002:pll_inst" File: D:/UT/UD2/ECE241/music_de1/par/pll.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i" File: D:/UT/UD2/ECE241/music_de1/par/pll/pll_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i" File: D:/UT/UD2/ECE241/music_de1/par/pll/pll_0002.v Line: 88
Info (12133): Instantiated megafunction "pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/UT/UD2/ECE241/music_de1/par/pll/pll_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "18.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "PS2_Controller:u_PS2_Controller" File: D:/UT/UD2/ECE241/music_de1/rtl/top.v Line: 92
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Data_In:PS2_Data_In" File: D:/UT/UD2/ECE241/music_de1/rtl/PS2_Controller/PS2_Controller.v Line: 250
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: D:/UT/UD2/ECE241/music_de1/rtl/PS2_Controller/PS2_Controller.v Line: 321
Info (12128): Elaborating entity "bt_debounce" for hierarchy "bt_debounce:u_bt_debounce" File: D:/UT/UD2/ECE241/music_de1/rtl/top.v Line: 102
Info (12128): Elaborating entity "fsm_ctl" for hierarchy "fsm_ctl:u_fsm_ctl" File: D:/UT/UD2/ECE241/music_de1/rtl/top.v Line: 135
Warning (10036): Verilog HDL or VHDL warning at fsm_ctl.v(30): object "music_rst_n" assigned a value but never read File: D:/UT/UD2/ECE241/music_de1/rtl/fsm_ctl.v Line: 30
Info (12128): Elaborating entity "music_top0" for hierarchy "fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst" File: D:/UT/UD2/ECE241/music_de1/rtl/fsm_ctl.v Line: 219
Info (12128): Elaborating entity "music_hz" for hierarchy "fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_hz:hz0" File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_top0.v Line: 154
Warning (10230): Verilog HDL assignment warning at music_hz.v(14): truncated value with size 32 to match size of target (20) File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v Line: 14
Warning (10230): Verilog HDL assignment warning at music_hz.v(15): truncated value with size 32 to match size of target (20) File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v Line: 15
Warning (10230): Verilog HDL assignment warning at music_hz.v(16): truncated value with size 32 to match size of target (20) File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v Line: 16
Warning (10230): Verilog HDL assignment warning at music_hz.v(17): truncated value with size 32 to match size of target (20) File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v Line: 17
Warning (10230): Verilog HDL assignment warning at music_hz.v(18): truncated value with size 32 to match size of target (20) File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v Line: 18
Warning (10230): Verilog HDL assignment warning at music_hz.v(19): truncated value with size 32 to match size of target (20) File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v Line: 19
Warning (10230): Verilog HDL assignment warning at music_hz.v(20): truncated value with size 32 to match size of target (20) File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v Line: 20
Warning (10230): Verilog HDL assignment warning at music_hz.v(21): truncated value with size 32 to match size of target (20) File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v Line: 21
Warning (10230): Verilog HDL assignment warning at music_hz.v(22): truncated value with size 32 to match size of target (20) File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v Line: 22
Warning (10230): Verilog HDL assignment warning at music_hz.v(23): truncated value with size 32 to match size of target (20) File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v Line: 23
Warning (10230): Verilog HDL assignment warning at music_hz.v(24): truncated value with size 32 to match size of target (20) File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v Line: 24
Warning (10230): Verilog HDL assignment warning at music_hz.v(25): truncated value with size 32 to match size of target (20) File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v Line: 25
Warning (10230): Verilog HDL assignment warning at music_hz.v(26): truncated value with size 32 to match size of target (20) File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v Line: 26
Warning (10230): Verilog HDL assignment warning at music_hz.v(27): truncated value with size 32 to match size of target (20) File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v Line: 27
Warning (10230): Verilog HDL assignment warning at music_hz.v(28): truncated value with size 32 to match size of target (20) File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v Line: 28
Warning (10230): Verilog HDL assignment warning at music_hz.v(29): truncated value with size 32 to match size of target (20) File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v Line: 29
Warning (10230): Verilog HDL assignment warning at music_hz.v(30): truncated value with size 32 to match size of target (20) File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v Line: 30
Warning (10230): Verilog HDL assignment warning at music_hz.v(31): truncated value with size 32 to match size of target (20) File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v Line: 31
Warning (10230): Verilog HDL assignment warning at music_hz.v(32): truncated value with size 32 to match size of target (20) File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v Line: 32
Warning (10230): Verilog HDL assignment warning at music_hz.v(33): truncated value with size 32 to match size of target (20) File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v Line: 33
Warning (10230): Verilog HDL assignment warning at music_hz.v(34): truncated value with size 32 to match size of target (20) File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v Line: 34
Warning (10230): Verilog HDL assignment warning at music_hz.v(35): truncated value with size 32 to match size of target (20) File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v Line: 35
Warning (10230): Verilog HDL assignment warning at music_hz.v(36): truncated value with size 32 to match size of target (20) File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v Line: 36
Warning (10230): Verilog HDL assignment warning at music_hz.v(37): truncated value with size 32 to match size of target (20) File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v Line: 37
Warning (10230): Verilog HDL assignment warning at music_hz.v(38): truncated value with size 32 to match size of target (20) File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v Line: 38
Warning (10230): Verilog HDL assignment warning at music_hz.v(39): truncated value with size 32 to match size of target (20) File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v Line: 39
Warning (10230): Verilog HDL assignment warning at music_hz.v(40): truncated value with size 32 to match size of target (20) File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v Line: 40
Warning (10230): Verilog HDL assignment warning at music_hz.v(41): truncated value with size 32 to match size of target (20) File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_hz.v Line: 41
Info (12128): Elaborating entity "music_rom0" for hierarchy "fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_rom0:hz_rom" File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_top0.v Line: 163
Info (12128): Elaborating entity "altsyncram" for hierarchy "fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_rom0:hz_rom|altsyncram:altsyncram_component" File: D:/UT/UD2/ECE241/music_de1/par/music_rom0.v Line: 81
Info (12130): Elaborated megafunction instantiation "fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_rom0:hz_rom|altsyncram:altsyncram_component" File: D:/UT/UD2/ECE241/music_de1/par/music_rom0.v Line: 81
Info (12133): Instantiated megafunction "fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_rom0:hz_rom|altsyncram:altsyncram_component" with the following parameter: File: D:/UT/UD2/ECE241/music_de1/par/music_rom0.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "music_hz0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_umf1.tdf
    Info (12023): Found entity 1: altsyncram_umf1 File: D:/UT/UD2/ECE241/music_de1/par/db/altsyncram_umf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_umf1" for hierarchy "fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_rom0:hz_rom|altsyncram:altsyncram_component|altsyncram_umf1:auto_generated" File: d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "music_time_rom0" for hierarchy "fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time_rom0:time_rom" File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_top0.v Line: 171
Info (12128): Elaborating entity "altsyncram" for hierarchy "fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time_rom0:time_rom|altsyncram:altsyncram_component" File: D:/UT/UD2/ECE241/music_de1/par/music_time_rom0.v Line: 81
Info (12130): Elaborated megafunction instantiation "fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time_rom0:time_rom|altsyncram:altsyncram_component" File: D:/UT/UD2/ECE241/music_de1/par/music_time_rom0.v Line: 81
Info (12133): Instantiated megafunction "fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time_rom0:time_rom|altsyncram:altsyncram_component" with the following parameter: File: D:/UT/UD2/ECE241/music_de1/par/music_time_rom0.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "music_time0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_btf1.tdf
    Info (12023): Found entity 1: altsyncram_btf1 File: D:/UT/UD2/ECE241/music_de1/par/db/altsyncram_btf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_btf1" for hierarchy "fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time_rom0:time_rom|altsyncram:altsyncram_component|altsyncram_btf1:auto_generated" File: d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "music_top1" for hierarchy "fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst" File: D:/UT/UD2/ECE241/music_de1/rtl/fsm_ctl.v Line: 229
Info (12128): Elaborating entity "music_rom1" for hierarchy "fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_rom1:hz_rom" File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_top1.v Line: 159
Info (12128): Elaborating entity "altsyncram" for hierarchy "fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_rom1:hz_rom|altsyncram:altsyncram_component" File: D:/UT/UD2/ECE241/music_de1/par/music_rom1.v Line: 81
Info (12130): Elaborated megafunction instantiation "fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_rom1:hz_rom|altsyncram:altsyncram_component" File: D:/UT/UD2/ECE241/music_de1/par/music_rom1.v Line: 81
Info (12133): Instantiated megafunction "fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_rom1:hz_rom|altsyncram:altsyncram_component" with the following parameter: File: D:/UT/UD2/ECE241/music_de1/par/music_rom1.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../rtl/music/mif/music_hz1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_65h1.tdf
    Info (12023): Found entity 1: altsyncram_65h1 File: D:/UT/UD2/ECE241/music_de1/par/db/altsyncram_65h1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_65h1" for hierarchy "fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_rom1:hz_rom|altsyncram:altsyncram_component|altsyncram_65h1:auto_generated" File: d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "rom_time1" for hierarchy "fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|rom_time1:rom_time1_u" File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_top1.v Line: 167
Info (12128): Elaborating entity "altsyncram" for hierarchy "fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|rom_time1:rom_time1_u|altsyncram:altsyncram_component" File: D:/UT/UD2/ECE241/music_de1/par/rom_time1.v Line: 81
Info (12130): Elaborated megafunction instantiation "fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|rom_time1:rom_time1_u|altsyncram:altsyncram_component" File: D:/UT/UD2/ECE241/music_de1/par/rom_time1.v Line: 81
Info (12133): Instantiated megafunction "fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|rom_time1:rom_time1_u|altsyncram:altsyncram_component" with the following parameter: File: D:/UT/UD2/ECE241/music_de1/par/rom_time1.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../rtl/music/mif/music_time1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jbh1.tdf
    Info (12023): Found entity 1: altsyncram_jbh1 File: D:/UT/UD2/ECE241/music_de1/par/db/altsyncram_jbh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jbh1" for hierarchy "fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|rom_time1:rom_time1_u|altsyncram:altsyncram_component|altsyncram_jbh1:auto_generated" File: d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "music_top2" for hierarchy "fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst" File: D:/UT/UD2/ECE241/music_de1/rtl/fsm_ctl.v Line: 239
Info (12128): Elaborating entity "music_rom2" for hierarchy "fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|music_rom2:hz_rom" File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_top2.v Line: 160
Info (12128): Elaborating entity "altsyncram" for hierarchy "fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|music_rom2:hz_rom|altsyncram:altsyncram_component" File: D:/UT/UD2/ECE241/music_de1/par/music_rom2.v Line: 81
Info (12130): Elaborated megafunction instantiation "fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|music_rom2:hz_rom|altsyncram:altsyncram_component" File: D:/UT/UD2/ECE241/music_de1/par/music_rom2.v Line: 81
Info (12133): Instantiated megafunction "fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|music_rom2:hz_rom|altsyncram:altsyncram_component" with the following parameter: File: D:/UT/UD2/ECE241/music_de1/par/music_rom2.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../rtl/music/mif/music_hz2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_75h1.tdf
    Info (12023): Found entity 1: altsyncram_75h1 File: D:/UT/UD2/ECE241/music_de1/par/db/altsyncram_75h1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_75h1" for hierarchy "fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|music_rom2:hz_rom|altsyncram:altsyncram_component|altsyncram_75h1:auto_generated" File: d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "rom_time2" for hierarchy "fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|rom_time2:rom_time1_u" File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_top2.v Line: 168
Info (12128): Elaborating entity "altsyncram" for hierarchy "fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|rom_time2:rom_time1_u|altsyncram:altsyncram_component" File: D:/UT/UD2/ECE241/music_de1/par/rom_time2.v Line: 81
Info (12130): Elaborated megafunction instantiation "fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|rom_time2:rom_time1_u|altsyncram:altsyncram_component" File: D:/UT/UD2/ECE241/music_de1/par/rom_time2.v Line: 81
Info (12133): Instantiated megafunction "fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|rom_time2:rom_time1_u|altsyncram:altsyncram_component" with the following parameter: File: D:/UT/UD2/ECE241/music_de1/par/rom_time2.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../rtl/music/mif/music_time2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kbh1.tdf
    Info (12023): Found entity 1: altsyncram_kbh1 File: D:/UT/UD2/ECE241/music_de1/par/db/altsyncram_kbh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kbh1" for hierarchy "fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|rom_time2:rom_time1_u|altsyncram:altsyncram_component|altsyncram_kbh1:auto_generated" File: d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "music_top3" for hierarchy "fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst" File: D:/UT/UD2/ECE241/music_de1/rtl/fsm_ctl.v Line: 250
Info (12128): Elaborating entity "music_rom3" for hierarchy "fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|music_rom3:hz_rom" File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_top3.v Line: 165
Info (12128): Elaborating entity "altsyncram" for hierarchy "fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|music_rom3:hz_rom|altsyncram:altsyncram_component" File: D:/UT/UD2/ECE241/music_de1/par/music_rom3.v Line: 81
Info (12130): Elaborated megafunction instantiation "fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|music_rom3:hz_rom|altsyncram:altsyncram_component" File: D:/UT/UD2/ECE241/music_de1/par/music_rom3.v Line: 81
Info (12133): Instantiated megafunction "fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|music_rom3:hz_rom|altsyncram:altsyncram_component" with the following parameter: File: D:/UT/UD2/ECE241/music_de1/par/music_rom3.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../rtl/music/mif/music_hz3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_85h1.tdf
    Info (12023): Found entity 1: altsyncram_85h1 File: D:/UT/UD2/ECE241/music_de1/par/db/altsyncram_85h1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_85h1" for hierarchy "fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|music_rom3:hz_rom|altsyncram:altsyncram_component|altsyncram_85h1:auto_generated" File: d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "rom_time3" for hierarchy "fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|rom_time3:rom_time1_u" File: D:/UT/UD2/ECE241/music_de1/rtl/music/music_top3.v Line: 173
Info (12128): Elaborating entity "altsyncram" for hierarchy "fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|rom_time3:rom_time1_u|altsyncram:altsyncram_component" File: D:/UT/UD2/ECE241/music_de1/par/rom_time3.v Line: 81
Info (12130): Elaborated megafunction instantiation "fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|rom_time3:rom_time1_u|altsyncram:altsyncram_component" File: D:/UT/UD2/ECE241/music_de1/par/rom_time3.v Line: 81
Info (12133): Instantiated megafunction "fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|rom_time3:rom_time1_u|altsyncram:altsyncram_component" with the following parameter: File: D:/UT/UD2/ECE241/music_de1/par/rom_time3.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../rtl/music/mif/music_time3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lbh1.tdf
    Info (12023): Found entity 1: altsyncram_lbh1 File: D:/UT/UD2/ECE241/music_de1/par/db/altsyncram_lbh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_lbh1" for hierarchy "fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|rom_time3:rom_time1_u|altsyncram:altsyncram_component|altsyncram_lbh1:auto_generated" File: d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "audio_8731_top" for hierarchy "audio_8731_top:u_audio_8731_top" File: D:/UT/UD2/ECE241/music_de1/rtl/top.v Line: 156
Warning (10665): Bidirectional port "AUD_DACLRCK" at audio_8731_top.v(14) has a one-way connection to bidirectional port "AUD_ADCLRCK" File: D:/UT/UD2/ECE241/music_de1/rtl/WM8731/audio_8731_top.v Line: 14
Info (12128): Elaborating entity "clk_gen" for hierarchy "audio_8731_top:u_audio_8731_top|clk_gen:clk_gen_inst" File: D:/UT/UD2/ECE241/music_de1/rtl/WM8731/audio_8731_top.v Line: 29
Info (12128): Elaborating entity "clk_gen_0002" for hierarchy "audio_8731_top:u_audio_8731_top|clk_gen:clk_gen_inst|clk_gen_0002:clk_gen_inst" File: D:/UT/UD2/ECE241/music_de1/par/clk_gen.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "audio_8731_top:u_audio_8731_top|clk_gen:clk_gen_inst|clk_gen_0002:clk_gen_inst|altera_pll:altera_pll_i" File: D:/UT/UD2/ECE241/music_de1/par/clk_gen/clk_gen_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "audio_8731_top:u_audio_8731_top|clk_gen:clk_gen_inst|clk_gen_0002:clk_gen_inst|altera_pll:altera_pll_i" File: D:/UT/UD2/ECE241/music_de1/par/clk_gen/clk_gen_0002.v Line: 85
Info (12133): Instantiated megafunction "audio_8731_top:u_audio_8731_top|clk_gen:clk_gen_inst|clk_gen_0002:clk_gen_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/UT/UD2/ECE241/music_de1/par/clk_gen/clk_gen_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "18.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "adio_codec" for hierarchy "audio_8731_top:u_audio_8731_top|adio_codec:ad1" File: D:/UT/UD2/ECE241/music_de1/rtl/WM8731/audio_8731_top.v Line: 40
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(28): object "sin_out" assigned a value but never read File: D:/UT/UD2/ECE241/music_de1/rtl/WM8731/adio_codec.v Line: 28
Warning (10230): Verilog HDL assignment warning at adio_codec.v(52): truncated value with size 32 to match size of target (4) File: D:/UT/UD2/ECE241/music_de1/rtl/WM8731/adio_codec.v Line: 52
Warning (10230): Verilog HDL assignment warning at adio_codec.v(77): truncated value with size 32 to match size of target (9) File: D:/UT/UD2/ECE241/music_de1/rtl/WM8731/adio_codec.v Line: 77
Warning (10230): Verilog HDL assignment warning at adio_codec.v(85): truncated value with size 32 to match size of target (8) File: D:/UT/UD2/ECE241/music_de1/rtl/WM8731/adio_codec.v Line: 85
Warning (10230): Verilog HDL assignment warning at adio_codec.v(93): truncated value with size 32 to match size of target (7) File: D:/UT/UD2/ECE241/music_de1/rtl/WM8731/adio_codec.v Line: 93
Warning (10230): Verilog HDL assignment warning at adio_codec.v(107): truncated value with size 32 to match size of target (6) File: D:/UT/UD2/ECE241/music_de1/rtl/WM8731/adio_codec.v Line: 107
Warning (10230): Verilog HDL assignment warning at adio_codec.v(117): truncated value with size 32 to match size of target (4) File: D:/UT/UD2/ECE241/music_de1/rtl/WM8731/adio_codec.v Line: 117
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u" File: D:/UT/UD2/ECE241/music_de1/rtl/WM8731/audio_8731_top.v Line: 63
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(59): truncated value with size 32 to match size of target (16) File: D:/UT/UD2/ECE241/music_de1/rtl/WM8731/I2C_AV_Config.v Line: 59
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(112): truncated value with size 32 to match size of target (6) File: D:/UT/UD2/ECE241/music_de1/rtl/WM8731/I2C_AV_Config.v Line: 112
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|I2C_Controller:u0" File: D:/UT/UD2/ECE241/music_de1/rtl/WM8731/I2C_AV_Config.v Line: 75
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: D:/UT/UD2/ECE241/music_de1/rtl/WM8731/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1) File: D:/UT/UD2/ECE241/music_de1/rtl/WM8731/I2C_Controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6) File: D:/UT/UD2/ECE241/music_de1/rtl/WM8731/I2C_Controller.v Line: 90
Info (12128): Elaborating entity "vga_driver" for hierarchy "vga_driver:u_vga_driver" File: D:/UT/UD2/ECE241/music_de1/rtl/top.v Line: 177
Info (12128): Elaborating entity "vga_display0" for hierarchy "vga_display0:vga_display_U0" File: D:/UT/UD2/ECE241/music_de1/rtl/top.v Line: 187
Warning (10230): Verilog HDL assignment warning at vga_display0.v(73): truncated value with size 22 to match size of target (10) File: D:/UT/UD2/ECE241/music_de1/rtl/vga_display0.v Line: 73
Warning (10230): Verilog HDL assignment warning at vga_display0.v(74): truncated value with size 22 to match size of target (10) File: D:/UT/UD2/ECE241/music_de1/rtl/vga_display0.v Line: 74
Info (12128): Elaborating entity "vga_display1" for hierarchy "vga_display1:vga_display_U1" File: D:/UT/UD2/ECE241/music_de1/rtl/top.v Line: 196
Warning (10230): Verilog HDL assignment warning at vga_display1.v(74): truncated value with size 22 to match size of target (10) File: D:/UT/UD2/ECE241/music_de1/rtl/vga_display1.v Line: 74
Warning (10230): Verilog HDL assignment warning at vga_display1.v(75): truncated value with size 22 to match size of target (10) File: D:/UT/UD2/ECE241/music_de1/rtl/vga_display1.v Line: 75
Info (12128): Elaborating entity "vga_display2" for hierarchy "vga_display2:vga_display_U2" File: D:/UT/UD2/ECE241/music_de1/rtl/top.v Line: 205
Warning (10230): Verilog HDL assignment warning at vga_display2.v(74): truncated value with size 22 to match size of target (10) File: D:/UT/UD2/ECE241/music_de1/rtl/vga_display2.v Line: 74
Warning (10230): Verilog HDL assignment warning at vga_display2.v(75): truncated value with size 22 to match size of target (10) File: D:/UT/UD2/ECE241/music_de1/rtl/vga_display2.v Line: 75
Info (12128): Elaborating entity "vga_display3" for hierarchy "vga_display3:vga_display_U3" File: D:/UT/UD2/ECE241/music_de1/rtl/top.v Line: 214
Warning (10230): Verilog HDL assignment warning at vga_display3.v(75): truncated value with size 22 to match size of target (10) File: D:/UT/UD2/ECE241/music_de1/rtl/vga_display3.v Line: 75
Warning (10230): Verilog HDL assignment warning at vga_display3.v(76): truncated value with size 22 to match size of target (10) File: D:/UT/UD2/ECE241/music_de1/rtl/vga_display3.v Line: 76
Info (12128): Elaborating entity "seg7" for hierarchy "seg7:u0" File: D:/UT/UD2/ECE241/music_de1/rtl/top.v Line: 216
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]" File: d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver. File: D:/UT/UD2/ECE241/music_de1/rtl/top.v Line: 15
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver. File: D:/UT/UD2/ECE241/music_de1/rtl/top.v Line: 17
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "PS2_CLK2" is fed by VCC File: D:/UT/UD2/ECE241/music_de1/rtl/top.v Line: 9
    Warning (13033): The pin "PS2_DAT2" is fed by VCC File: D:/UT/UD2/ECE241/music_de1/rtl/top.v Line: 10
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "AUD_DACLRCK" is moved to its source File: D:/UT/UD2/ECE241/music_de1/rtl/top.v Line: 17
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "PS2_CLK2~synth" File: D:/UT/UD2/ECE241/music_de1/rtl/top.v Line: 9
    Warning (13010): Node "PS2_DAT2~synth" File: D:/UT/UD2/ECE241/music_de1/rtl/top.v Line: 10
    Warning (13010): Node "audio_8731_top:u_audio_8731_top|AUD_ADCLRCK~synth" File: D:/UT/UD2/ECE241/music_de1/rtl/WM8731/audio_8731_top.v Line: 11
    Warning (13010): Node "AUD_BCLK~synth" File: D:/UT/UD2/ECE241/music_de1/rtl/top.v Line: 15
    Warning (13010): Node "AUD_DACLRCK~synth" File: D:/UT/UD2/ECE241/music_de1/rtl/top.v Line: 17
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: D:/UT/UD2/ECE241/music_de1/rtl/top.v Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (17049): 31 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 10 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key1" File: D:/UT/UD2/ECE241/music_de1/rtl/top.v Line: 4
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: D:/UT/UD2/ECE241/music_de1/rtl/top.v Line: 13
Info (21057): Implemented 1878 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 54 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 1737 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 9 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings
    Info: Peak virtual memory: 4969 megabytes
    Info: Processing ended: Tue Dec  5 14:58:33 2023
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:10


