=> 0x7973abec:	str	r0, [r12], #-0
   0x7973abe8:	add	r12, r12, sp
   0x7973abe4:	movt	r12, #65535	; 0xffff
   0x7973abe0:	movw	r12, #57384	; 0xe028
   0x7973abdc:	movt	r12, #8192	; 0x2000
   0x7973abd8:	movw	r12, #37	; 0x25
   0x7973abd4:	str	lr, [r12, #-0]
   0x7973abd0:	add	r12, r12, sp
   0x7973abcc:	movt	r12, #0
   0x7973abc8:	movw	r12, #36	; 0x24
   0x7973abc4:	sub	sp, sp, r12
   0x7973abc0:	movt	r12, #0
   0x7973abbc:	movw	r12, #40	; 0x28
   0x7973abb8:	blx	r12
   0x7973abb4:	add	r12, pc, r12
   0x7973abb0:	movt	r12, #65535	; 0xffff
   0x7973abac:	movw	r12, #904	; 0x388
   0x7973aba8:	andeq	r0, r0, r4, lsl #5
   0x7973aba4:	ssateq	r8, #14, r12, asr #14
   0x7973aba0:			; <UNDEFINED> instruction: 0x776072bc
   0x7973ab9c:	ldmvc	r0!, {r4, r6, r10, r11, sp, lr}^
   0x7973ab98:	ldmvc	r6, {r4, r6, r7, r8, r9, r12, sp}
   0x7973ab94:			; <UNDEFINED> instruction: 0x7720f710
   0x7973ab90:	andeq	r0, r0, r3
   0x7973ab8c:	ldrbeq	pc, [r10], #-416	; 0x1a0	; <UNPREDICTABLE>
   0x7973ab88:	ldrbvc	r3, [pc, -r0, asr #18]
   0x7973ab84:	nop	{0}
   0x7973ab80:	nop	{0}
   0x7973ab7c:	nop	{0}
   0x7973ab78:	nop	{0}
   0x7973ab74:	nop	{0}
   0x7973ab70:	nop	{0}
   0x7973ab6c:	nop	{0}
   0x7973ab68:	nop	{0}
   0x7973ab64:	mov	pc, lr
   0x7973ab60:	add	sp, sp, r12
   0x7973ab5c:	movt	r12, #0
   0x7973ab58:	movw	r12, #16
   0x7973ab54:	ldr	lr, [r12, #-0]
   0x7973ab50:	add	r12, r12, sp
   0x7973ab4c:	movt	r12, #0
   0x7973ab48:	movw	r12, #12
   0x7973ab44:	ldr	r0, [r12, #-0]
   0x7973ab40:	add	r12, r12, r1
   0x7973ab3c:	movt	r12, #0
   0x7973ab38:	movw	r12, #8
   0x7973ab34:	ldr	r1, [r12, #-0]
   0x7973ab30:	add	r12, r12, sp
   0x7973ab2c:	movt	r12, #0
   0x7973ab28:	movw	r12, #4
   0x7973ab24:	nop	{0}
   0x7973ab20:	nop	{0}
   0x7973ab1c:	nop	{0}
   0x7973ab18:	nop	{0}
   0x7973ab14:	nop	{0}
   0x7973ab10:	blx	r12
   0x7973ab0c:	add	r12, pc, r12
   0x7973ab08:	movt	r12, #0
   0x7973ab04:	movw	r12, #22580	; 0x5834
   0x7973ab00:	nop	{0}
   0x7973aafc:	nop	{0}
   0x7973aaf8:	nop	{0}
   0x7973aaf4:	str	r1, [r12]
   0x7973aaf0:	add	r12, r12, sp
   0x7973aaec:	movt	r12, #0
   0x7973aae8:	movw	r12, #4
   0x7973aae4:	mov	r0, r1
   0x7973aae0:	addne	pc, r12, pc
   0x7973aadc:	nop	{0}
   0x7973aad8:	movt	r12, #0
   0x7973aad4:	movw	r12, #80	; 0x50
   0x7973aad0:	mov	r1, r0
   0x7973aacc:	cmp	r1, r12
   0x7973aac8:	eor	r12, r12, r12
   0x7973aac4:	ldr	r1, [r12, #-0]
   0x7973aac0:	add	r12, r12, r0
   0x7973aabc:	movt	r12, #0
   0x7973aab8:	movw	r12, #8
   0x7973aab4:	str	r0, [r12], #-0
   0x7973aab0:	add	r12, r12, sp
   0x7973aaac:	movt	r12, #65535	; 0xffff
   0x7973aaa8:	movw	r12, #57360	; 0xe010
   0x7973aaa4:	movt	r12, #8192	; 0x2000
   0x7973aaa0:	movw	r12, #36	; 0x24
   0x7973aa9c:	str	lr, [r12, #-0]
   0x7973aa98:	add	r12, r12, sp
   0x7973aa94:	movt	r12, #0
   0x7973aa90:	movw	r12, #12
   0x7973aa8c:	sub	sp, sp, r12
   0x7973aa88:	movt	r12, #0
   0x7973aa84:	movw	r12, #16
   0x7973aa80:	blx	r12
   0x7973aa7c:	add	r12, pc, r12
   0x7973aa78:	movt	r12, #65535	; 0xffff
   0x7973aa74:	movw	r12, #1216	; 0x4c0
   0x7973aa70:	andeq	r0, r0, r4, lsl r1
   0x7973aa6c:	ldrbeq	lr, [r8, r4, ror #1]
   0x7973aa68:			; <UNDEFINED> instruction: 0x776072bc
   0x7973aa64:	nop	{0}
   0x7973aa60:	nop	{0}
   0x7973aa5c:	nop	{0}
   0x7973aa58:	nop	{0}
   0x7973aa54:	nop	{0}
   0x7973aa50:	nop	{0}
   0x7973aa4c:	nop	{0}
   0x7973aa48:	nop	{0}
   0x7973aa44:	mov	pc, lr
   0x7973aa40:	add	sp, sp, r12
   0x7973aa3c:	movt	r12, #0
   0x7973aa38:	movw	r12, #16
   0x7973aa34:	ldr	lr, [r12, #-0]
   0x7973aa30:	add	r12, r12, sp
   0x7973aa2c:	movt	r12, #0
   0x7973aa28:	movw	r12, #12
   0x7973aa24:	mov	r0, r2
   0x7973aa20:	ldr	r2, [r12, #-0]
   0x7973aa1c:	add	r12, r12, r0
   0x7973aa18:	movt	r12, #0
   0x7973aa14:	movw	r12, #124	; 0x7c
   0x7973aa10:	cmp	r0, #0
   0x7973aa0c:	ldr	r0, [r12, #-0]
   0x7973aa08:	add	r12, r12, r1
   0x7973aa04:	movt	r12, #0
   0x7973aa00:	movw	r12, #8
   0x7973a9fc:	ldr	r1, [r12, #-0]
   0x7973a9f8:	add	r12, r12, sp
   0x7973a9f4:	movt	r12, #0
   0x7973a9f0:	movw	r12, #4
   0x7973a9ec:	nop	{0}
   0x7973a9e8:	nop	{0}
   0x7973a9e4:	nop	{0}
   0x7973a9e0:	nop	{0}
   0x7973a9dc:	nop	{0}
   0x7973a9d8:	blx	r12
   0x7973a9d4:	add	r12, pc, r12
   0x7973a9d0:	movt	r12, #0
   0x7973a9cc:	movw	r12, #22892	; 0x596c
   0x7973a9c8:	nop	{0}
   0x7973a9c4:	nop	{0}
   0x7973a9c0:	nop	{0}
   0x7973a9bc:	str	r1, [r12]
   0x7973a9b8:	add	r12, r12, sp
   0x7973a9b4:	movt	r12, #0
   0x7973a9b0:	movw	r12, #4
   0x7973a9ac:	mov	r0, r1
   0x7973a9a8:	addne	pc, r12, pc
   0x7973a9a4:	nop	{0}
   0x7973a9a0:	movt	r12, #0
   0x7973a99c:	movw	r12, #80	; 0x50
   0x7973a998:	mov	r1, r0
   0x7973a994:	cmp	r1, r12
   0x7973a990:	eor	r12, r12, r12
   0x7973a98c:	ldr	r1, [r12, #-0]
   0x7973a988:	add	r12, r12, r0
   0x7973a984:	movt	r12, #0
   0x7973a980:	movw	r12, #8
   0x7973a97c:	str	r0, [r12], #-0
   0x7973a978:	add	r12, r12, sp
   0x7973a974:	movt	r12, #65535	; 0xffff
   0x7973a970:	movw	r12, #57360	; 0xe010
   0x7973a96c:	movt	r12, #8192	; 0x2000
   0x7973a968:	movw	r12, #35	; 0x23
   0x7973a964:	str	lr, [r12, #-0]
   0x7973a960:	add	r12, r12, sp
   0x7973a95c:	movt	r12, #0
   0x7973a958:	movw	r12, #12
   0x7973a954:	sub	sp, sp, r12
   0x7973a950:	movt	r12, #0
   0x7973a94c:	movw	r12, #16
   0x7973a948:	blx	r12
   0x7973a944:	add	r12, pc, r12
   0x7973a940:	movt	r12, #65535	; 0xffff
   0x7973a93c:	movw	r12, #1528	; 0x5f8
   0x7973a938:	andeq	r0, r0, r12, lsr #2
   0x7973a934:	streq	r7, [r9], #1232	; 0x4d0
   0x7973a930:			; <UNDEFINED> instruction: 0x776072bc
   0x7973a92c:	nop	{0}
   0x7973a928:	nop	{0}
   0x7973a924:	nop	{0}
   0x7973a920:	nop	{0}
   0x7973a91c:	nop	{0}
   0x7973a918:	nop	{0}
   0x7973a914:	nop	{0}
   0x7973a910:	nop	{0}
   0x7973a90c:	mov	pc, lr
   0x7973a908:	add	sp, sp, r12
   0x7973a904:	movt	r12, #0
   0x7973a900:	movw	r12, #20
   0x7973a8fc:	ldr	lr, [r12, #-0]
   0x7973a8f8:	add	r12, r12, sp
   0x7973a8f4:	movt	r12, #0
   0x7973a8f0:	movw	r12, #16
   0x7973a8ec:	ldr	r1, [r12, #-0]
   0x7973a8e8:	add	r12, r12, sp
   0x7973a8e4:	movt	r12, #0
   0x7973a8e0:	movw	r12, #4
   0x7973a8dc:	ldr	r0, [r12, #-0]
   0x7973a8d8:	add	r12, r12, r1
   0x7973a8d4:	movt	r12, #0
   0x7973a8d0:	movw	r12, #24
   0x7973a8cc:	nop	{0}
   0x7973a8c8:	b	0x7973a8e0
   0x7973a8c4:	nop	{0}
   0x7973a8c0:	nop	{0}
   0x7973a8bc:	nop	{0}
   0x7973a8b8:	nop	{0}
   0x7973a8b4:	nop	{0}
   0x7973a8b0:	blx	r12
   0x7973a8ac:	add	r12, pc, r12
   0x7973a8a8:	movt	r12, #0
   0x7973a8a4:	movw	r12, #22276	; 0x5704
   0x7973a8a0:	nop	{0}
   0x7973a89c:	nop	{0}
   0x7973a898:	nop	{0}
   0x7973a894:	str	r1, [r12]
   0x7973a890:	add	r12, r12, sp
   0x7973a88c:	movt	r12, #0
   0x7973a888:	movw	r12, #8
   0x7973a884:	mov	r0, r1
   0x7973a880:	addne	pc, r12, pc
   0x7973a87c:	nop	{0}
   0x7973a878:	movt	r12, #0
   0x7973a874:	movw	r12, #72	; 0x48
   0x7973a870:	cmp	r2, r12
   0x7973a86c:	eor	r12, r12, r12
   0x7973a868:	ldr	r2, [r12, #-0]
   0x7973a864:	add	r12, r12, r1
   0x7973a860:	movt	r12, #0
   0x7973a85c:	movw	r12, #24
   0x7973a858:	ldr	r1, [r12, #-0]
   0x7973a854:	add	r12, r12, r0
   0x7973a850:	movt	r12, #0
   0x7973a84c:	movw	r12, #8
   0x7973a848:	ldr	r0, [r12, #-0]
   0x7973a844:	add	r12, r12, sp
   0x7973a840:	movt	r12, #0
   0x7973a83c:	movw	r12, #4
   0x7973a838:	nop	{0}
   0x7973a834:	nop	{0}
   0x7973a830:	nop	{0}
   0x7973a82c:	nop	{0}
   0x7973a828:	nop	{0}
   0x7973a824:	blx	r12
   0x7973a820:	add	r12, pc, r12
   0x7973a81c:	movt	r12, #0
   0x7973a818:	movw	r12, #23328	; 0x5b20
   0x7973a814:	nop	{0}
   0x7973a810:	nop	{0}
   0x7973a80c:	nop	{0}
   0x7973a808:	mov	r0, r1
   0x7973a804:	mov	r1, r0
   0x7973a800:	addne	pc, r12, pc
   0x7973a7fc:	nop	{0}
   0x7973a7f8:	movt	r12, #0
   0x7973a7f4:	movw	r12, #68	; 0x44
   0x7973a7f0:	cmp	r1, r12
   0x7973a7ec:	eor	r12, r12, r12
   0x7973a7e8:	ldr	r1, [r12, #-0]
   0x7973a7e4:	add	r12, r12, r0
   0x7973a7e0:	movt	r12, #0
   0x7973a7dc:	movw	r12, #8
   0x7973a7d8:	str	r0, [r12]
   0x7973a7d4:	add	r12, r12, sp
   0x7973a7d0:	movt	r12, #0
   0x7973a7cc:	movw	r12, #4
   0x7973a7c8:	str	r0, [r12], #-0
   0x7973a7c4:	add	r12, r12, sp
   0x7973a7c0:	movt	r12, #65535	; 0xffff
   0x7973a7bc:	movw	r12, #57364	; 0xe014
   0x7973a7b8:	movt	r12, #8192	; 0x2000
   0x7973a7b4:	movw	r12, #34	; 0x22
   0x7973a7b0:	str	lr, [r12, #-0]
   0x7973a7ac:	add	r12, r12, sp
   0x7973a7a8:	movt	r12, #0
   0x7973a7a4:	movw	r12, #16
   0x7973a7a0:	sub	sp, sp, r12
   0x7973a79c:	movt	r12, #0
   0x7973a798:	movw	r12, #20
   0x7973a794:	blx	r12
   0x7973a790:	add	r12, pc, r12
   0x7973a78c:	movt	r12, #65535	; 0xffff
   0x7973a788:	movw	r12, #1964	; 0x7ac
   0x7973a784:	andeq	r0, r0, r8, lsr #3
   0x7973a780:	rsceq	r8, r0, #64, 14	; 0x1000000
   0x7973a77c:			; <UNDEFINED> instruction: 0x776072bc
   0x7973a778:	nop	{0}
   0x7973a774:	nop	{0}
   0x7973a770:	nop	{0}
   0x7973a76c:	nop	{0}
   0x7973a768:	nop	{0}
   0x7973a764:	nop	{0}
   0x7973a760:	nop	{0}
   0x7973a75c:	nop	{0}
   0x7973a758:	mov	pc, lr
   0x7973a754:	add	sp, sp, r12
   0x7973a750:	movt	r12, #0
   0x7973a74c:	movw	r12, #20
   0x7973a748:	ldr	lr, [r12, #-0]
   0x7973a744:	add	r12, r12, sp
   0x7973a740:	movt	r12, #0
   0x7973a73c:	movw	r12, #16
   0x7973a738:	ldr	r0, [r12, #-0]
   0x7973a734:	add	r12, r12, r1
   0x7973a730:	movt	r12, #0
   0x7973a72c:	movw	r12, #60	; 0x3c
   0x7973a728:	ldr	r2, [r12, #-0]
   0x7973a724:	add	r12, r12, sp
   0x7973a720:	movt	r12, #0
   0x7973a71c:	movw	r12, #4
   0x7973a718:	ldr	r1, [r12, #-0]
   0x7973a714:	add	r12, r12, sp
   0x7973a710:	movt	r12, #0
   0x7973a70c:	movw	r12, #8
   0x7973a708:	nop	{0}
   0x7973a704:	blx	r8
   0x7973a700:	add	r8, r8, r3
   0x7973a6fc:	movt	r8, #0
   0x7973a6f8:	movw	r8, #8
   0x7973a6f4:	str	r1, [r12]
   0x7973a6f0:	add	r12, r12, sp
   0x7973a6ec:	movt	r12, #0
   0x7973a6e8:	movw	r12, #8
   0x7973a6e4:	mov	r0, r1
   0x7973a6e0:	ldr	r3, [r12, #-0]
   0x7973a6dc:	add	r12, r12, r2
   0x7973a6d8:	movt	r12, #0
   0x7973a6d4:	movw	r12, #536	; 0x218
   0x7973a6d0:	ldr	r2, [r12, #-0]
   0x7973a6cc:	mov	r12, r1
   0x7973a6c8:	nop	{0}
   0x7973a6c4:	b	0x7973a72c
   0x7973a6c0:	mov	r2, r0
   0x7973a6bc:	addne	pc, r12, pc
   0x7973a6b8:	nop	{0}
   0x7973a6b4:	movt	r12, #0
   0x7973a6b0:	movw	r12, #8
   0x7973a6ac:	cmp	r2, r12
   0x7973a6a8:	eor	r12, r12, r12
   0x7973a6a4:	ldr	r2, [r12, #-0]
   0x7973a6a0:	add	r12, r12, r1
   0x7973a69c:	movt	r12, #0
   0x7973a698:	movw	r12, #92	; 0x5c
   0x7973a694:	ldr	r1, [r12, #-0]
   0x7973a690:	add	r12, r12, r0
   0x7973a68c:	movt	r12, #0
   0x7973a688:	movw	r12, #8
   0x7973a684:	ldr	r0, [r12, #-0]
   0x7973a680:	add	r12, r12, sp
   0x7973a67c:	movt	r12, #0
   0x7973a678:	movw	r12, #4
   0x7973a674:	nop	{0}
   0x7973a670:	nop	{0}
   0x7973a66c:	nop	{0}
   0x7973a668:	nop	{0}
   0x7973a664:	nop	{0}
   0x7973a660:	blx	r12
   0x7973a65c:	add	r12, pc, r12
   0x7973a658:	movt	r12, #0
   0x7973a654:	movw	r12, #23780	; 0x5ce4
   0x7973a650:	nop	{0}
   0x7973a64c:	nop	{0}
   0x7973a648:	nop	{0}
   0x7973a644:	mov	r0, r1
   0x7973a640:	mov	r1, r0
   0x7973a63c:	addne	pc, r12, pc
   0x7973a638:	nop	{0}
   0x7973a634:	movt	r12, #0
   0x7973a630:	movw	r12, #68	; 0x44
   0x7973a62c:	cmp	r1, r12
   0x7973a628:	eor	r12, r12, r12
   0x7973a624:	ldr	r1, [r12, #-0]
   0x7973a620:	add	r12, r12, r0
   0x7973a61c:	movt	r12, #0
   0x7973a618:	movw	r12, #8
   0x7973a614:	str	r0, [r12]
   0x7973a610:	add	r12, r12, sp
   0x7973a60c:	movt	r12, #0
   0x7973a608:	movw	r12, #4
   0x7973a604:	str	r0, [r12], #-0
   0x7973a600:	add	r12, r12, sp
   0x7973a5fc:	movt	r12, #65535	; 0xffff
   0x7973a5f8:	movw	r12, #57364	; 0xe014
   0x7973a5f4:	movt	r12, #8192	; 0x2000
   0x7973a5f0:	movw	r12, #33	; 0x21
   0x7973a5ec:	str	lr, [r12, #-0]
   0x7973a5e8:	add	r12, r12, sp
   0x7973a5e4:	movt	r12, #0
   0x7973a5e0:	movw	r12, #16
   0x7973a5dc:	sub	sp, sp, r12
   0x7973a5d8:	movt	r12, #0
   0x7973a5d4:	movw	r12, #20
   0x7973a5d0:	blx	r12
   0x7973a5cc:	add	r12, pc, r12
   0x7973a5c8:	movt	r12, #65535	; 0xffff
   0x7973a5c4:	movw	r12, #2416	; 0x970
   0x7973a5c0:			; <UNDEFINED> instruction: 0x000001b8
   0x7973a5bc:	uxtaheq	r11, r6, r8, ror #16
   0x7973a5b8:			; <UNDEFINED> instruction: 0x776072bc
   0x7973a5b4:	nop	{0}
   0x7973a5b0:	nop	{0}
   0x7973a5ac:	nop	{0}
   0x7973a5a8:	nop	{0}
   0x7973a5a4:	nop	{0}
   0x7973a5a0:	nop	{0}
   0x7973a59c:	nop	{0}
   0x7973a598:	nop	{0}
   0x7973a594:	nop	{0}
   0x7973a590:	nop	{0}
   0x7973a58c:	nop	{0}
   0x7973a588:	nop	{0}
   0x7973a584:	nop	{0}
   0x7973a580:	nop	{0}
   0x7973a57c:	blx	r12
   0x7973a578:	add	r12, pc, r12
   0x7973a574:	movt	r12, #65532	; 0xfffc
   0x7973a570:	movw	r12, #60072	; 0xeaa8
   0x7973a56c:	str	r3, [r12]
   0x7973a568:	add	r12, r12, sp
   0x7973a564:	movt	r12, #0
   0x7973a560:	movw	r12, #8
   0x7973a55c:	str	r1, [r12]
   0x7973a558:	add	r12, r12, sp
   0x7973a554:	movt	r12, #0
   0x7973a550:	movw	r12, #4
   0x7973a54c:	mov	pc, lr
   0x7973a548:	add	sp, sp, r12
   0x7973a544:	movt	r12, #0
   0x7973a540:	movw	r12, #52	; 0x34
   0x7973a53c:	ldr	lr, [r12, #-0]
   0x7973a538:	add	r12, r12, sp
   0x7973a534:	movt	r12, #0
   0x7973a530:	movw	r12, #48	; 0x30
   0x7973a52c:	nop	{0}
   0x7973a528:	nop	{0}
   0x7973a524:	nop	{0}
   0x7973a520:	nop	{0}
   0x7973a51c:	nop	{0}
   0x7973a518:	blx	r12
   0x7973a514:	add	r12, pc, r12
   0x7973a510:	movt	r12, #50	; 0x32
   0x7973a50c:	movw	r12, #37060	; 0x90c4
   0x7973a508:	nop	{0}
   0x7973a504:	nop	{0}
   0x7973a500:	nop	{0}
   0x7973a4fc:	str	r3, [r12]
   0x7973a4f8:	add	r12, r12, sp
   0x7973a4f4:	movt	r12, #0
   0x7973a4f0:	movw	r12, #32
   0x7973a4ec:	mov	r2, r5
   0x7973a4e8:	mov	r1, r3
   0x7973a4e4:	mov	r5, r1
   0x7973a4e0:	movt	r0, #0
   0x7973a4dc:	movw	r0, #0
   0x7973a4d8:	ldr	r3, [r12, #-0]
   0x7973a4d4:	add	r12, r12, r0
   0x7973a4d0:	movt	r12, #0
   0x7973a4cc:	movw	r12, #8
   0x7973a4c8:	ldr	r0, [r12, #-0]
   0x7973a4c4:	add	r12, r12, sp
   0x7973a4c0:	movt	r12, #0
   0x7973a4bc:	movw	r12, #24
   0x7973a4b8:	ldr	r1, [r12, #-0]
   0x7973a4b4:	add	r12, r12, sp
   0x7973a4b0:	movt	r12, #0
   0x7973a4ac:	movw	r12, #16
   0x7973a4a8:	nop	{0}
   0x7973a4a4:	nop	{0}
   0x7973a4a0:	nop	{0}
   0x7973a49c:	nop	{0}
   0x7973a498:	nop	{0}
   0x7973a494:	blx	r12
   0x7973a490:	add	r12, pc, r12
   0x7973a48c:	movt	r12, #0
   0x7973a488:	movw	r12, #24240	; 0x5eb0
   0x7973a484:	nop	{0}
   0x7973a480:	nop	{0}
   0x7973a47c:	nop	{0}
   0x7973a478:	mov	r0, r1
   0x7973a474:	mov	r1, r0
   0x7973a470:	nop	{0}
   0x7973a46c:	b	0x7973a4cc
   0x7973a468:	ldr	r1, [r12, #-0]
   0x7973a464:	add	r12, r12, sp
   0x7973a460:	movt	r12, #0
   0x7973a45c:	movw	r12, #16
   0x7973a458:	addeq	pc, r12, pc
   0x7973a454:	nop	{0}
   0x7973a450:	movt	r12, #0
   0x7973a44c:	movw	r12, #20
   0x7973a448:	cmp	r1, r12
   0x7973a444:	eor	r12, r12, r12
   0x7973a440:	ldr	r1, [r12, #-0]
   0x7973a43c:	add	r12, r12, r0
   0x7973a438:	movt	r12, #0
   0x7973a434:	movw	r12, #8
   0x7973a430:	ldr	r0, [r12, #-0]
   0x7973a42c:	add	r12, r12, sp
   0x7973a428:	movt	r12, #0
   0x7973a424:	movw	r12, #24
   0x7973a420:	blt	0x7973a324
   0x7973a41c:	cmp	r3, r2
   0x7973a418:	ldr	r1, [r12, #-0]
   0x7973a414:	add	r12, r12, sp
   0x7973a410:	movt	r12, #0
   0x7973a40c:	movw	r12, #16
   0x7973a408:	ldr	r2, [r12, #-0]
   0x7973a404:	add	r12, r12, sp
   0x7973a400:	movt	r12, #0
   0x7973a3fc:	movw	r12, #20
   0x7973a3f8:	ldr	r10, [r12, #-0]
   0x7973a3f4:	mov	r12, r10
   0x7973a3f0:	add	r3, r3, r12
   0x7973a3ec:	movt	r12, #0
Dump of assembler code from 0x7973a3ec to 0x7973ac2c:
==> /home/kotselidis/local_projects/maxine-arm-port/maxine/maxine-tester/junit-tests/gdb_proc.txt <==
