INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab5/MUL_MIPS_CPU/MUL_MIPS_CPU.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab5/MUL_MIPS_CPU/MUL_MIPS_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab5/MUL_MIPS_CPU/MUL_MIPS_CPU.srcs/sources_1/new/ALU_Operands.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Operands
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab5/MUL_MIPS_CPU/MUL_MIPS_CPU.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab5/MUL_MIPS_CPU/MUL_MIPS_CPU.srcs/sources_1/new/ALU_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_out
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab5/MUL_MIPS_CPU/MUL_MIPS_CPU.srcs/sources_1/new/DDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab5/MUL_MIPS_CPU/MUL_MIPS_CPU.srcs/sources_1/new/IRnMDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRnMDR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab5/MUL_MIPS_CPU/MUL_MIPS_CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab5/MUL_MIPS_CPU/MUL_MIPS_CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab5/MUL_MIPS_CPU/MUL_MIPS_CPU.srcs/sources_1/new/PC1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab5/MUL_MIPS_CPU/MUL_MIPS_CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab5/MUL_MIPS_CPU/MUL_MIPS_CPU.srcs/sources_1/new/RFout_AB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFout_AB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab5/MUL_MIPS_CPU/MUL_MIPS_CPU.srcs/sources_1/new/con_IR_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module con_IR_RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab5/MUL_MIPS_CPU/MUL_MIPS_CPU.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab5/MUL_MIPS_CPU/MUL_MIPS_CPU.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab5/MUL_MIPS_CPU/MUL_MIPS_CPU.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab5/MUL_MIPS_CPU/MUL_MIPS_CPU.srcs/sim_1/new/ddu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddu_sim
