10:13
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 10:14:01 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:14:01 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:14:01 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:14:01 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 10:14:02 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:14:02 2023

multi_srs_gen completed
# Fri Dec 22 10:14:02 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:14:02 2023

premap completed with warnings
# Fri Dec 22 10:14:02 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:14:02 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:14:02 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 10:14:03 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 10:14:01 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1000
   Generated name = shift_reg_4s_8

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[3] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[4] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[5] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[6] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[7] is always 0.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Pruning register bits 7 to 3 of stevec[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 10:14:01 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 10:14:01 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 10:14:01 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 10:14:02 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 10:14:02 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                          Requested     Requested     Clock                      Clock                     Clock
Clock                          Frequency     Period        Type                       Group                     Load 
---------------------------------------------------------------------------------------------------------------------
TOP|clk                        1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     4    
nco|clk_frac_derived_clock     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     4    
=====================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Found inferred clock TOP|clk which controls 4 sequential elements including NCO1.clk_frac. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 10:14:02 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 10:14:02 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|User-specified initial value defined for instance NCO1.clk_frac is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.82ns		   6 /         8



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|clk_frac_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               8          NCO1.clk_frac  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 10:14:03 2023
#


Top view:               TOP
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                          Arrival           
Instance           Reference     Type         Pin     Net            Time        Slack 
                   Clock                                                               
---------------------------------------------------------------------------------------
NCO1.clk_frac      TOP|clk       SB_DFF       Q       clk_frac_i     0.796       -0.708
NCO1.stevec[0]     TOP|clk       SB_DFF       Q       stevec[0]      0.796       -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       Q       stevec[1]      0.796       -0.636
NCO1.stevec[2]     TOP|clk       SB_DFF       Q       stevec[2]      0.796       -0.636
NCO1.U1.q[0]       TOP|clk       SB_DFFER     Q       LED_c[0]       0.796       0.492 
NCO1.U1.q[1]       TOP|clk       SB_DFFER     Q       LED_c[1]       0.796       0.492 
NCO1.U1.q[2]       TOP|clk       SB_DFFER     Q       LED_c[2]       0.796       0.492 
NCO1.U1.q[3]       TOP|clk       SB_DFFES     Q       BNC_c          0.796       0.492 
=======================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                Required           
Instance           Reference     Type         Pin     Net                  Time         Slack 
                   Clock                                                                      
----------------------------------------------------------------------------------------------
NCO1.clk_frac      TOP|clk       SB_DFF       D       clk_frac_RNO         3.856        -0.708
NCO1.stevec[0]     TOP|clk       SB_DFF       D       stevec_3[0]          3.856        -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       D       stevec_2[1]          3.856        -0.708
NCO1.stevec[2]     TOP|clk       SB_DFF       D       stevec_3[2]          3.856        -0.708
NCO1.U1.q[0]       TOP|clk       SB_DFFER     E       clk_frac_RNI7KJA     4.011        -0.553
NCO1.U1.q[1]       TOP|clk       SB_DFFER     E       clk_frac_RNI7KJA     4.011        -0.553
NCO1.U1.q[2]       TOP|clk       SB_DFFER     E       clk_frac_RNI7KJA     4.011        -0.553
NCO1.U1.q[3]       TOP|clk       SB_DFFES     E       clk_frac_RNI7KJA     4.011        -0.553
NCO1.U1.q[0]       TOP|clk       SB_DFFER     D       LED_c[1]             3.856        0.492 
NCO1.U1.q[1]       TOP|clk       SB_DFFER     D       LED_c[2]             3.856        0.492 
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.clk_frac / Q
    Ending point:                            NCO1.clk_frac / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
NCO1.clk_frac         SB_DFF      Q        Out     0.796     0.796       -         
clk_frac_i            Net         -        -       1.599     -           2         
NCO1.clk_frac_RNO     SB_LUT4     I0       In      -         2.395       -         
NCO1.clk_frac_RNO     SB_LUT4     O        Out     0.661     3.056       -         
clk_frac_RNO          Net         -        -       1.507     -           1         
NCO1.clk_frac         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           3         
NCO1.stevec_RNO[1]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_2[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           3         
NCO1.stevec_RNO[2]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_3[2]            Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]              Net         -        -       1.599     -           2         
NCO1.stevec_RNO[1]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_2[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.491       -         
====================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[2] / Q
    Ending point:                            NCO1.clk_frac / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
NCO1.stevec[2]        SB_DFF      Q        Out     0.796     0.796       -         
stevec[2]             Net         -        -       1.599     -           4         
NCO1.clk_frac_RNO     SB_LUT4     I1       In      -         2.395       -         
NCO1.clk_frac_RNO     SB_LUT4     O        Out     0.589     2.984       -         
clk_frac_RNO          Net         -        -       1.507     -           1         
NCO1.clk_frac         SB_DFF      D        In      -         4.491       -         
===================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          4 uses
SB_DFFER        3 uses
SB_DFFES        1 use
VCC             2 uses
SB_LUT4         6 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   8 (2%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 6 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 6 = 6 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 10:14:03 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 10:27:25 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:27:25 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:27:25 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:27:25 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Dec 22 10:27:26 2023

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 10:27:25 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":6:0:6:0|Expecting endmodule
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@E: CG358 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:4:24:4|Expecting '.' or '.*'
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:5:24:5|Expecting (
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":26:0:26:8|Expecting endmodule
4 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 10:27:26 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 10:27:26 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 10:27:58 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:27:58 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:27:58 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:27:58 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Dec 22 10:27:58 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 10:27:58 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":6:0:6:0|Expecting endmodule
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 10:27:58 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 10:27:58 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 10:28:41 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:28:41 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:28:41 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:28:41 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Dec 22 10:28:41 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 10:28:41 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
Selecting top level module TOP
@E: CG389 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Reference to undefined module nco
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 10:28:41 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 10:28:41 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 10:29:16 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:29:16 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:29:16 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:29:16 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 10:29:17 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:29:17 2023

multi_srs_gen completed
# Fri Dec 22 10:29:18 2023

Return Code: 0
Run Time:00h:00m:01s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:29:18 2023

premap completed
# Fri Dec 22 10:29:18 2023

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:29:18 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:29:18 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed
# Fri Dec 22 10:29:19 2023

Return Code: 0
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 10:29:16 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module NCO in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Removing wire LED, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":4:10:4:16|Input BUTTON2 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":8:0:8:5|Register bit NCO_clk is always 1.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":8:0:8:5|Register bit counter[16] is always 0.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":2:10:2:12|Input clk is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 10:29:16 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 10:29:16 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 10:29:16 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 10:29:17 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 10:29:18 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Removing instance NCO1 (in view: work.TOP(verilog)) of type view:work.NCO(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 10:29:18 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 10:29:18 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 10:29:18 2023
#


Top view:               TOP
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
SB_LUT4         0 uses

I/O ports: 15
I/O primitives: 11
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 10:29:19 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

Parsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
running edif parseredif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for clk, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/384
    PLBs                        :	1/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	11/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	1/384
    PLBs                        :	1/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	11/21


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           132736K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 10:44:06 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:44:06 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:44:06 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:44:06 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 10:44:08 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:44:08 2023

multi_srs_gen completed
# Fri Dec 22 10:44:08 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:44:08 2023

premap completed with warnings
# Fri Dec 22 10:44:08 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:44:08 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:44:08 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 10:44:09 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 10:44:06 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module NCO in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Removing wire LED, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":4:10:4:16|Input BUTTON2 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":8:0:8:5|Register bit counter[16] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":8:0:8:5|Pruning register bit 16 of counter[16:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":8:0:8:5|Register bit counter[15] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":8:0:8:5|Pruning register bit 15 of counter[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":8:0:8:5|Register bit counter[14] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":8:0:8:5|Pruning register bit 14 of counter[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":8:0:8:5|Register bit counter[13] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":8:0:8:5|Pruning register bit 13 of counter[13:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 10:44:07 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 10:44:07 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 10:44:07 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 10:44:08 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 10:44:08 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
TOP|clk     193.7 MHz     5.162         inferred     Autoconstr_clkgroup_0     14   
====================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":8:0:8:5|Found inferred clock TOP|clk which controls 14 sequential elements including NCO1.counter[12:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 10:44:08 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 10:44:08 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":8:0:8:5|User-specified initial value defined for instance NCO1.counter[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":8:0:8:5|Removing sequential instance NCO1.counter[0] (in view: work.TOP(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		  23 /        13
   2		0h:00m:00s		    -2.54ns		  23 /        13
   3		0h:00m:00s		    -1.75ns		  24 /        13

   4		0h:00m:00s		    -1.75ns		  24 /        13


   5		0h:00m:00s		    -1.75ns		  24 /        13
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 13 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               13         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock TOP|clk with period 12.13ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 10:44:09 2023
#


Top view:               TOP
Requested Frequency:    82.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.140

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            82.5 MHz      70.1 MHz      12.125        14.265        -2.140     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  12.125      -2.140  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[6]      TOP|clk       SB_DFF     Q       counter[6]      0.796       -2.140
NCO1.counter[7]      TOP|clk       SB_DFF     Q       counter[7]      0.796       -2.067
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -2.036
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       -0.304
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       -0.273
NCO1.counter[11]     TOP|clk       SB_DFF     Q       counter[11]     0.796       -0.231
NCO1.counter[4]      TOP|clk       SB_DFF     Q       counter[4]      0.796       -0.211
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -0.180
NCO1.counter[12]     TOP|clk       SB_DFF     Q       counter[12]     0.796       1.481 
NCO1.counter[2]      TOP|clk       SB_DFF     Q       counter[2]      0.796       1.553 
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                           Required           
Instance             Reference     Type       Pin     Net               Time         Slack 
                     Clock                                                                 
-------------------------------------------------------------------------------------------
NCO1.counter[12]     TOP|clk       SB_DFF     D       counter_4[12]     11.970       -2.140
NCO1.counter[11]     TOP|clk       SB_DFF     D       counter_4[11]     11.970       -1.940
NCO1.counter[10]     TOP|clk       SB_DFF     D       counter_4[10]     11.970       -1.740
NCO1.counter[9]      TOP|clk       SB_DFF     D       counter_4[9]      11.970       -1.540
NCO1.counter[8]      TOP|clk       SB_DFF     D       counter_4[8]      11.970       -1.340
NCO1.counter[7]      TOP|clk       SB_DFF     D       counter_4[7]      11.970       -1.140
NCO1.counter[6]      TOP|clk       SB_DFF     D       counter_4[6]      11.970       -0.940
NCO1.counter[5]      TOP|clk       SB_DFF     D       counter_4[5]      11.970       -0.740
NCO1.counter[4]      TOP|clk       SB_DFF     D       counter_4[4]      11.970       -0.540
NCO1.counter[3]      TOP|clk       SB_DFF     D       counter_4[3]      11.970       -0.340
===========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.125
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      14.110
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.140

    Number of logic level(s):                15
    Starting point:                          NCO1.counter[6] / Q
    Ending point:                            NCO1.counter[12] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
NCO1.counter[6]               SB_DFF       Q        Out     0.796     0.796       -         
counter[6]                    Net          -        -       1.599     -           5         
NCO1.counter_RNIAD911[7]      SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIAD911[7]      SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto8_1             Net          -        -       1.371     -           1         
NCO1.counter_RNIBAC82[11]     SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNIBAC82[11]     SB_LUT4      O        Out     0.465     4.893       -         
un1_counterlto10_1_0          Net          -        -       1.371     -           1         
NCO1.counter_RNITERD4[2]      SB_LUT4      I2       In      -         6.264       -         
NCO1.counter_RNITERD4[2]      SB_LUT4      O        Out     0.517     6.780       -         
un1_counterlt12_0_i           Net          -        -       1.371     -           6         
NCO1.counter_RNINBRR4[2]      SB_LUT4      I1       In      -         8.151       -         
NCO1.counter_RNINBRR4[2]      SB_LUT4      O        Out     0.558     8.709       -         
counter_RNINBRR4[2]           Net          -        -       0.905     -           2         
NCO1.counter_4_cry_1_0_c      SB_CARRY     I1       In      -         9.614       -         
NCO1.counter_4_cry_1_0_c      SB_CARRY     CO       Out     0.337     9.952       -         
counter_4_cry_1               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_2_c        SB_CARRY     CI       In      -         9.966       -         
NCO1.counter_4_cry_2_c        SB_CARRY     CO       Out     0.186     10.152      -         
counter_4_cry_2               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_3_c        SB_CARRY     CI       In      -         10.166      -         
NCO1.counter_4_cry_3_c        SB_CARRY     CO       Out     0.186     10.352      -         
counter_4_cry_3               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_4_c        SB_CARRY     CI       In      -         10.366      -         
NCO1.counter_4_cry_4_c        SB_CARRY     CO       Out     0.186     10.552      -         
counter_4_cry_4               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_5_c        SB_CARRY     CI       In      -         10.566      -         
NCO1.counter_4_cry_5_c        SB_CARRY     CO       Out     0.186     10.752      -         
counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_6_c        SB_CARRY     CI       In      -         10.766      -         
NCO1.counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.952      -         
counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_7_c        SB_CARRY     CI       In      -         10.966      -         
NCO1.counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     11.152      -         
counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_8_c        SB_CARRY     CI       In      -         11.166      -         
NCO1.counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     11.352      -         
counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_9_c        SB_CARRY     CI       In      -         11.366      -         
NCO1.counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     11.552      -         
counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_10_c       SB_CARRY     CI       In      -         11.566      -         
NCO1.counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     11.752      -         
counter_4_cry_10              Net          -        -       0.386     -           1         
NCO1.counter_RNO[12]          SB_LUT4      I3       In      -         12.138      -         
NCO1.counter_RNO[12]          SB_LUT4      O        Out     0.465     12.603      -         
counter_4[12]                 Net          -        -       1.507     -           1         
NCO1.counter[12]              SB_DFF       D        In      -         14.110      -         
============================================================================================
Total path delay (propagation time + setup) of 14.265 is 5.629(39.5%) logic and 8.636(60.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.125
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      14.038
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.067

    Number of logic level(s):                15
    Starting point:                          NCO1.counter[7] / Q
    Ending point:                            NCO1.counter[12] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
NCO1.counter[7]               SB_DFF       Q        Out     0.796     0.796       -         
counter[7]                    Net          -        -       1.599     -           4         
NCO1.counter_RNIAD911[7]      SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNIAD911[7]      SB_LUT4      O        Out     0.589     2.984       -         
un1_counterlto8_1             Net          -        -       1.371     -           1         
NCO1.counter_RNIBAC82[11]     SB_LUT4      I3       In      -         4.355       -         
NCO1.counter_RNIBAC82[11]     SB_LUT4      O        Out     0.465     4.820       -         
un1_counterlto10_1_0          Net          -        -       1.371     -           1         
NCO1.counter_RNITERD4[2]      SB_LUT4      I2       In      -         6.191       -         
NCO1.counter_RNITERD4[2]      SB_LUT4      O        Out     0.517     6.708       -         
un1_counterlt12_0_i           Net          -        -       1.371     -           6         
NCO1.counter_RNINBRR4[2]      SB_LUT4      I1       In      -         8.079       -         
NCO1.counter_RNINBRR4[2]      SB_LUT4      O        Out     0.558     8.637       -         
counter_RNINBRR4[2]           Net          -        -       0.905     -           2         
NCO1.counter_4_cry_1_0_c      SB_CARRY     I1       In      -         9.542       -         
NCO1.counter_4_cry_1_0_c      SB_CARRY     CO       Out     0.337     9.879       -         
counter_4_cry_1               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_2_c        SB_CARRY     CI       In      -         9.893       -         
NCO1.counter_4_cry_2_c        SB_CARRY     CO       Out     0.186     10.079      -         
counter_4_cry_2               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_3_c        SB_CARRY     CI       In      -         10.093      -         
NCO1.counter_4_cry_3_c        SB_CARRY     CO       Out     0.186     10.279      -         
counter_4_cry_3               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_4_c        SB_CARRY     CI       In      -         10.293      -         
NCO1.counter_4_cry_4_c        SB_CARRY     CO       Out     0.186     10.479      -         
counter_4_cry_4               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_5_c        SB_CARRY     CI       In      -         10.493      -         
NCO1.counter_4_cry_5_c        SB_CARRY     CO       Out     0.186     10.679      -         
counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_6_c        SB_CARRY     CI       In      -         10.693      -         
NCO1.counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.879      -         
counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_7_c        SB_CARRY     CI       In      -         10.893      -         
NCO1.counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     11.079      -         
counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_8_c        SB_CARRY     CI       In      -         11.093      -         
NCO1.counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     11.279      -         
counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_9_c        SB_CARRY     CI       In      -         11.293      -         
NCO1.counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     11.479      -         
counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_10_c       SB_CARRY     CI       In      -         11.493      -         
NCO1.counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     11.679      -         
counter_4_cry_10              Net          -        -       0.386     -           1         
NCO1.counter_RNO[12]          SB_LUT4      I3       In      -         12.065      -         
NCO1.counter_RNO[12]          SB_LUT4      O        Out     0.465     12.530      -         
counter_4[12]                 Net          -        -       1.507     -           1         
NCO1.counter[12]              SB_DFF       D        In      -         14.038      -         
============================================================================================
Total path delay (propagation time + setup) of 14.193 is 5.556(39.2%) logic and 8.636(60.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.125
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      14.006
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.036

    Number of logic level(s):                15
    Starting point:                          NCO1.counter[8] / Q
    Ending point:                            NCO1.counter[12] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
NCO1.counter[8]               SB_DFF       Q        Out     0.796     0.796       -         
counter[8]                    Net          -        -       1.599     -           4         
NCO1.counter_RNIAD911[7]      SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNIAD911[7]      SB_LUT4      O        Out     0.558     2.953       -         
un1_counterlto8_1             Net          -        -       1.371     -           1         
NCO1.counter_RNIBAC82[11]     SB_LUT4      I3       In      -         4.324       -         
NCO1.counter_RNIBAC82[11]     SB_LUT4      O        Out     0.465     4.789       -         
un1_counterlto10_1_0          Net          -        -       1.371     -           1         
NCO1.counter_RNITERD4[2]      SB_LUT4      I2       In      -         6.160       -         
NCO1.counter_RNITERD4[2]      SB_LUT4      O        Out     0.517     6.677       -         
un1_counterlt12_0_i           Net          -        -       1.371     -           6         
NCO1.counter_RNINBRR4[2]      SB_LUT4      I1       In      -         8.048       -         
NCO1.counter_RNINBRR4[2]      SB_LUT4      O        Out     0.558     8.606       -         
counter_RNINBRR4[2]           Net          -        -       0.905     -           2         
NCO1.counter_4_cry_1_0_c      SB_CARRY     I1       In      -         9.511       -         
NCO1.counter_4_cry_1_0_c      SB_CARRY     CO       Out     0.337     9.848       -         
counter_4_cry_1               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_2_c        SB_CARRY     CI       In      -         9.862       -         
NCO1.counter_4_cry_2_c        SB_CARRY     CO       Out     0.186     10.048      -         
counter_4_cry_2               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_3_c        SB_CARRY     CI       In      -         10.062      -         
NCO1.counter_4_cry_3_c        SB_CARRY     CO       Out     0.186     10.248      -         
counter_4_cry_3               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_4_c        SB_CARRY     CI       In      -         10.262      -         
NCO1.counter_4_cry_4_c        SB_CARRY     CO       Out     0.186     10.448      -         
counter_4_cry_4               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_5_c        SB_CARRY     CI       In      -         10.462      -         
NCO1.counter_4_cry_5_c        SB_CARRY     CO       Out     0.186     10.648      -         
counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_6_c        SB_CARRY     CI       In      -         10.662      -         
NCO1.counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.848      -         
counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_7_c        SB_CARRY     CI       In      -         10.862      -         
NCO1.counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     11.048      -         
counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_8_c        SB_CARRY     CI       In      -         11.062      -         
NCO1.counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     11.248      -         
counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_9_c        SB_CARRY     CI       In      -         11.262      -         
NCO1.counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     11.448      -         
counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_10_c       SB_CARRY     CI       In      -         11.462      -         
NCO1.counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     11.648      -         
counter_4_cry_10              Net          -        -       0.386     -           1         
NCO1.counter_RNO[12]          SB_LUT4      I3       In      -         12.034      -         
NCO1.counter_RNO[12]          SB_LUT4      O        Out     0.465     12.499      -         
counter_4[12]                 Net          -        -       1.507     -           1         
NCO1.counter[12]              SB_DFF       D        In      -         14.006      -         
============================================================================================
Total path delay (propagation time + setup) of 14.161 is 5.525(39.0%) logic and 8.636(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.125
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      13.910
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.940

    Number of logic level(s):                14
    Starting point:                          NCO1.counter[6] / Q
    Ending point:                            NCO1.counter[11] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
NCO1.counter[6]               SB_DFF       Q        Out     0.796     0.796       -         
counter[6]                    Net          -        -       1.599     -           5         
NCO1.counter_RNIAD911[7]      SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIAD911[7]      SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto8_1             Net          -        -       1.371     -           1         
NCO1.counter_RNIBAC82[11]     SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNIBAC82[11]     SB_LUT4      O        Out     0.465     4.893       -         
un1_counterlto10_1_0          Net          -        -       1.371     -           1         
NCO1.counter_RNITERD4[2]      SB_LUT4      I2       In      -         6.264       -         
NCO1.counter_RNITERD4[2]      SB_LUT4      O        Out     0.517     6.780       -         
un1_counterlt12_0_i           Net          -        -       1.371     -           6         
NCO1.counter_RNINBRR4[2]      SB_LUT4      I1       In      -         8.151       -         
NCO1.counter_RNINBRR4[2]      SB_LUT4      O        Out     0.558     8.709       -         
counter_RNINBRR4[2]           Net          -        -       0.905     -           2         
NCO1.counter_4_cry_1_0_c      SB_CARRY     I1       In      -         9.614       -         
NCO1.counter_4_cry_1_0_c      SB_CARRY     CO       Out     0.337     9.952       -         
counter_4_cry_1               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_2_c        SB_CARRY     CI       In      -         9.966       -         
NCO1.counter_4_cry_2_c        SB_CARRY     CO       Out     0.186     10.152      -         
counter_4_cry_2               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_3_c        SB_CARRY     CI       In      -         10.166      -         
NCO1.counter_4_cry_3_c        SB_CARRY     CO       Out     0.186     10.352      -         
counter_4_cry_3               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_4_c        SB_CARRY     CI       In      -         10.366      -         
NCO1.counter_4_cry_4_c        SB_CARRY     CO       Out     0.186     10.552      -         
counter_4_cry_4               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_5_c        SB_CARRY     CI       In      -         10.566      -         
NCO1.counter_4_cry_5_c        SB_CARRY     CO       Out     0.186     10.752      -         
counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_6_c        SB_CARRY     CI       In      -         10.766      -         
NCO1.counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.952      -         
counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_7_c        SB_CARRY     CI       In      -         10.966      -         
NCO1.counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     11.152      -         
counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_8_c        SB_CARRY     CI       In      -         11.166      -         
NCO1.counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     11.352      -         
counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_9_c        SB_CARRY     CI       In      -         11.366      -         
NCO1.counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     11.552      -         
counter_4_cry_9               Net          -        -       0.386     -           2         
NCO1.counter_RNO[11]          SB_LUT4      I3       In      -         11.938      -         
NCO1.counter_RNO[11]          SB_LUT4      O        Out     0.465     12.403      -         
counter_4[11]                 Net          -        -       1.507     -           1         
NCO1.counter[11]              SB_DFF       D        In      -         13.910      -         
============================================================================================
Total path delay (propagation time + setup) of 14.065 is 5.443(38.7%) logic and 8.622(61.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.125
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      13.838
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.867

    Number of logic level(s):                14
    Starting point:                          NCO1.counter[7] / Q
    Ending point:                            NCO1.counter[11] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
NCO1.counter[7]               SB_DFF       Q        Out     0.796     0.796       -         
counter[7]                    Net          -        -       1.599     -           4         
NCO1.counter_RNIAD911[7]      SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNIAD911[7]      SB_LUT4      O        Out     0.589     2.984       -         
un1_counterlto8_1             Net          -        -       1.371     -           1         
NCO1.counter_RNIBAC82[11]     SB_LUT4      I3       In      -         4.355       -         
NCO1.counter_RNIBAC82[11]     SB_LUT4      O        Out     0.465     4.820       -         
un1_counterlto10_1_0          Net          -        -       1.371     -           1         
NCO1.counter_RNITERD4[2]      SB_LUT4      I2       In      -         6.191       -         
NCO1.counter_RNITERD4[2]      SB_LUT4      O        Out     0.517     6.708       -         
un1_counterlt12_0_i           Net          -        -       1.371     -           6         
NCO1.counter_RNINBRR4[2]      SB_LUT4      I1       In      -         8.079       -         
NCO1.counter_RNINBRR4[2]      SB_LUT4      O        Out     0.558     8.637       -         
counter_RNINBRR4[2]           Net          -        -       0.905     -           2         
NCO1.counter_4_cry_1_0_c      SB_CARRY     I1       In      -         9.542       -         
NCO1.counter_4_cry_1_0_c      SB_CARRY     CO       Out     0.337     9.879       -         
counter_4_cry_1               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_2_c        SB_CARRY     CI       In      -         9.893       -         
NCO1.counter_4_cry_2_c        SB_CARRY     CO       Out     0.186     10.079      -         
counter_4_cry_2               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_3_c        SB_CARRY     CI       In      -         10.093      -         
NCO1.counter_4_cry_3_c        SB_CARRY     CO       Out     0.186     10.279      -         
counter_4_cry_3               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_4_c        SB_CARRY     CI       In      -         10.293      -         
NCO1.counter_4_cry_4_c        SB_CARRY     CO       Out     0.186     10.479      -         
counter_4_cry_4               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_5_c        SB_CARRY     CI       In      -         10.493      -         
NCO1.counter_4_cry_5_c        SB_CARRY     CO       Out     0.186     10.679      -         
counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_6_c        SB_CARRY     CI       In      -         10.693      -         
NCO1.counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.879      -         
counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_7_c        SB_CARRY     CI       In      -         10.893      -         
NCO1.counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     11.079      -         
counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_8_c        SB_CARRY     CI       In      -         11.093      -         
NCO1.counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     11.279      -         
counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.counter_4_cry_9_c        SB_CARRY     CI       In      -         11.293      -         
NCO1.counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     11.479      -         
counter_4_cry_9               Net          -        -       0.386     -           2         
NCO1.counter_RNO[11]          SB_LUT4      I3       In      -         11.865      -         
NCO1.counter_RNO[11]          SB_LUT4      O        Out     0.465     12.331      -         
counter_4[11]                 Net          -        -       1.507     -           1         
NCO1.counter[11]              SB_DFF       D        In      -         13.838      -         
============================================================================================
Total path delay (propagation time + setup) of 13.992 is 5.370(38.4%) logic and 8.622(61.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             1 use
SB_CARRY        11 uses
SB_DFF          13 uses
VCC             1 use
SB_LUT4         27 uses

I/O ports: 15
I/O primitives: 12
SB_GB_IO       1 use
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   13 (3%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 27 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 27 = 27 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 10:44:09 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

running placerW2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON2, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	27
    Number of DFFs      	:	13
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	11
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	28
    Number of DFFs      	:	13
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	11

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	10
    Combinational LogicCells
        Only LUT         	:	15
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	29/384
    PLBs                        :	5/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	12/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.0 (sec)

Final Design Statistics
    Number of LUTs      	:	28
    Number of DFFs      	:	13
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	11
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	29/384
    PLBs                        :	5/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	12/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 122.58 MHz | Target: 82.51 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 3.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 36
used logic cells: 29
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

Parsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
running edif parser
EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	27
    Number of DFFs      	:	13
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	11
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON2, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	28
    Number of DFFs      	:	13
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	11

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	10
    Combinational LogicCells
        Only LUT         	:	15
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	29/384
    PLBs                        :	5/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	12/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.1 (sec)

Final Design Statistics
    Number of LUTs      	:	28
    Number of DFFs      	:	13
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	11
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	29/384
    PLBs                        :	5/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	12/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 122.58 MHz | Target: 82.51 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 3.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 36
used logic cells: 29
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 36
used logic cells: 29
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 42 
I1212: Iteration  1 :     7 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           133036K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

Generating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

Parsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
running edif parseredif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON2, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	27
    Number of DFFs      	:	13
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	11
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	28
    Number of DFFs      	:	13
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	11

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	10
    Combinational LogicCells
        Only LUT         	:	15
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	29/384
    PLBs                        :	5/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	12/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.1 (sec)

Final Design Statistics
    Number of LUTs      	:	28
    Number of DFFs      	:	13
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	11
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	29/384
    PLBs                        :	5/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	12/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 122.58 MHz | Target: 82.51 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 3.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 36
used logic cells: 29
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 36
used logic cells: 29
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 42 
I1212: Iteration  1 :     7 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133036K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 10:48:16 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:48:16 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:48:16 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:48:16 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 10:48:17 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:48:17 2023

multi_srs_gen completed
# Fri Dec 22 10:48:17 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:48:17 2023

premap completed with warnings
# Fri Dec 22 10:48:18 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:48:18 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:48:18 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 10:48:18 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 10:48:16 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module NCO in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Removing wire LED, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":4:10:4:16|Input BUTTON2 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":8:0:8:5|Register bit counter[12] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":8:0:8:5|Pruning register bit 12 of counter[12:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 10:48:16 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 10:48:16 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 10:48:16 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 10:48:17 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 10:48:17 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
TOP|clk     200.0 MHz     5.001         inferred     Autoconstr_clkgroup_0     13   
====================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":8:0:8:5|Found inferred clock TOP|clk which controls 13 sequential elements including NCO1.counter[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 10:48:18 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 10:48:18 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":8:0:8:5|User-specified initial value defined for instance NCO1.counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":8:0:8:5|Removing sequential instance NCO1.counter[0] (in view: work.TOP(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.50ns		  20 /        12
   2		0h:00m:00s		    -2.50ns		  20 /        12
   3		0h:00m:00s		    -0.05ns		  20 /        12

   4		0h:00m:00s		    -0.05ns		  20 /        12


   5		0h:00m:00s		    -0.05ns		  20 /        12
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 12 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               12         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 10.43ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 10:48:18 2023
#


Top view:               TOP
Requested Frequency:    95.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.841

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            95.9 MHz      81.5 MHz      10.430        12.271        -1.841     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  10.430      -1.841  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[2]      TOP|clk       SB_DFF     Q       counter[2]      0.796       -1.841
NCO1.counter[3]      TOP|clk       SB_DFF     Q       counter[3]      0.796       -1.768
NCO1.counter[6]      TOP|clk       SB_DFF     Q       counter[6]      0.796       -1.748
NCO1.counter[4]      TOP|clk       SB_DFF     Q       counter[4]      0.796       -1.737
NCO1.counter[7]      TOP|clk       SB_DFF     Q       counter[7]      0.796       -1.675
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -1.644
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -1.644
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       0.089 
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       0.151 
NCO1.counter[1]      TOP|clk       SB_DFF     Q       counter_4       0.796       1.957 
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                           Required           
Instance             Reference     Type       Pin     Net               Time         Slack 
                     Clock                                                                 
-------------------------------------------------------------------------------------------
NCO1.counter[11]     TOP|clk       SB_DFF     D       counter_4[11]     10.275       -1.841
NCO1.counter[10]     TOP|clk       SB_DFF     D       counter_4[10]     10.275       -1.641
NCO1.counter[9]      TOP|clk       SB_DFF     D       counter_4[9]      10.275       -1.441
NCO1.counter[8]      TOP|clk       SB_DFF     D       counter_4[8]      10.275       -1.241
NCO1.counter[7]      TOP|clk       SB_DFF     D       counter_4[7]      10.275       -1.041
NCO1.counter[6]      TOP|clk       SB_DFF     D       counter_4[6]      10.275       -0.841
NCO1.counter[5]      TOP|clk       SB_DFF     D       counter_4[5]      10.275       -0.641
NCO1.counter[4]      TOP|clk       SB_DFF     D       counter_4[4]      10.275       -0.441
NCO1.counter[3]      TOP|clk       SB_DFF     D       counter_4[3]      10.275       -0.241
NCO1.counter[2]      TOP|clk       SB_DFF     D       counter_4[2]      10.275       -0.065
===========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.430
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.275

    - Propagation time:                      12.116
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.841

    Number of logic level(s):                13
    Starting point:                          NCO1.counter[2] / Q
    Ending point:                            NCO1.counter[11] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.counter[2]              SB_DFF       Q        Out     0.796     0.796       -         
counter[2]                   Net          -        -       1.599     -           5         
NCO1.counter_RNIA3CC1[3]     SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIA3CC1[3]     SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlt8               Net          -        -       1.371     -           1         
NCO1.counter_RNISHO63[9]     SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNISHO63[9]     SB_LUT4      O        Out     0.517     4.944       -         
un1_counterlt11_i            Net          -        -       1.371     -           5         
NCO1.counter_RNIUCRV3[2]     SB_LUT4      I2       In      -         6.315       -         
NCO1.counter_RNIUCRV3[2]     SB_LUT4      O        Out     0.558     6.873       -         
counter_RNIUCRV3[2]          Net          -        -       0.905     -           2         
NCO1.counter_4_cry_1_c       SB_CARRY     I0       In      -         7.778       -         
NCO1.counter_4_cry_1_c       SB_CARRY     CO       Out     0.380     8.158       -         
counter_4_cry_1              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_2_c       SB_CARRY     CI       In      -         8.172       -         
NCO1.counter_4_cry_2_c       SB_CARRY     CO       Out     0.186     8.358       -         
counter_4_cry_2              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_3_c       SB_CARRY     CI       In      -         8.372       -         
NCO1.counter_4_cry_3_c       SB_CARRY     CO       Out     0.186     8.558       -         
counter_4_cry_3              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_4_c       SB_CARRY     CI       In      -         8.572       -         
NCO1.counter_4_cry_4_c       SB_CARRY     CO       Out     0.186     8.758       -         
counter_4_cry_4              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_5_0_c     SB_CARRY     CI       In      -         8.772       -         
NCO1.counter_4_cry_5_0_c     SB_CARRY     CO       Out     0.186     8.958       -         
counter_4_cry_5              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_6_c       SB_CARRY     CI       In      -         8.972       -         
NCO1.counter_4_cry_6_c       SB_CARRY     CO       Out     0.186     9.158       -         
counter_4_cry_6              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_7_c       SB_CARRY     CI       In      -         9.172       -         
NCO1.counter_4_cry_7_c       SB_CARRY     CO       Out     0.186     9.358       -         
counter_4_cry_7              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_8_0_c     SB_CARRY     CI       In      -         9.372       -         
NCO1.counter_4_cry_8_0_c     SB_CARRY     CO       Out     0.186     9.558       -         
counter_4_cry_8              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_9_0_c     SB_CARRY     CI       In      -         9.572       -         
NCO1.counter_4_cry_9_0_c     SB_CARRY     CO       Out     0.186     9.758       -         
counter_4_cry_9              Net          -        -       0.386     -           1         
NCO1.counter_RNO[11]         SB_LUT4      I3       In      -         10.144      -         
NCO1.counter_RNO[11]         SB_LUT4      O        Out     0.465     10.609      -         
counter_4[11]                Net          -        -       1.507     -           1         
NCO1.counter[11]             SB_DFF       D        In      -         12.116      -         
===========================================================================================
Total path delay (propagation time + setup) of 12.271 is 5.020(40.9%) logic and 7.251(59.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.430
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.275

    - Propagation time:                      12.044
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.768

    Number of logic level(s):                13
    Starting point:                          NCO1.counter[3] / Q
    Ending point:                            NCO1.counter[11] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.counter[3]              SB_DFF       Q        Out     0.796     0.796       -         
counter[3]                   Net          -        -       1.599     -           4         
NCO1.counter_RNIA3CC1[3]     SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNIA3CC1[3]     SB_LUT4      O        Out     0.589     2.984       -         
un1_counterlt8               Net          -        -       1.371     -           1         
NCO1.counter_RNISHO63[9]     SB_LUT4      I2       In      -         4.355       -         
NCO1.counter_RNISHO63[9]     SB_LUT4      O        Out     0.517     4.872       -         
un1_counterlt11_i            Net          -        -       1.371     -           5         
NCO1.counter_RNIUCRV3[2]     SB_LUT4      I2       In      -         6.243       -         
NCO1.counter_RNIUCRV3[2]     SB_LUT4      O        Out     0.558     6.801       -         
counter_RNIUCRV3[2]          Net          -        -       0.905     -           2         
NCO1.counter_4_cry_1_c       SB_CARRY     I0       In      -         7.706       -         
NCO1.counter_4_cry_1_c       SB_CARRY     CO       Out     0.380     8.085       -         
counter_4_cry_1              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_2_c       SB_CARRY     CI       In      -         8.100       -         
NCO1.counter_4_cry_2_c       SB_CARRY     CO       Out     0.186     8.286       -         
counter_4_cry_2              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_3_c       SB_CARRY     CI       In      -         8.300       -         
NCO1.counter_4_cry_3_c       SB_CARRY     CO       Out     0.186     8.486       -         
counter_4_cry_3              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_4_c       SB_CARRY     CI       In      -         8.500       -         
NCO1.counter_4_cry_4_c       SB_CARRY     CO       Out     0.186     8.686       -         
counter_4_cry_4              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_5_0_c     SB_CARRY     CI       In      -         8.700       -         
NCO1.counter_4_cry_5_0_c     SB_CARRY     CO       Out     0.186     8.886       -         
counter_4_cry_5              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_6_c       SB_CARRY     CI       In      -         8.899       -         
NCO1.counter_4_cry_6_c       SB_CARRY     CO       Out     0.186     9.085       -         
counter_4_cry_6              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_7_c       SB_CARRY     CI       In      -         9.100       -         
NCO1.counter_4_cry_7_c       SB_CARRY     CO       Out     0.186     9.286       -         
counter_4_cry_7              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_8_0_c     SB_CARRY     CI       In      -         9.300       -         
NCO1.counter_4_cry_8_0_c     SB_CARRY     CO       Out     0.186     9.486       -         
counter_4_cry_8              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_9_0_c     SB_CARRY     CI       In      -         9.500       -         
NCO1.counter_4_cry_9_0_c     SB_CARRY     CO       Out     0.186     9.686       -         
counter_4_cry_9              Net          -        -       0.386     -           1         
NCO1.counter_RNO[11]         SB_LUT4      I3       In      -         10.072      -         
NCO1.counter_RNO[11]         SB_LUT4      O        Out     0.465     10.537      -         
counter_4[11]                Net          -        -       1.507     -           1         
NCO1.counter[11]             SB_DFF       D        In      -         12.044      -         
===========================================================================================
Total path delay (propagation time + setup) of 12.199 is 4.948(40.6%) logic and 7.251(59.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.430
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.275

    - Propagation time:                      12.023
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.748

    Number of logic level(s):                13
    Starting point:                          NCO1.counter[6] / Q
    Ending point:                            NCO1.counter[11] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.counter[6]              SB_DFF       Q        Out     0.796     0.796       -         
counter[6]                   Net          -        -       1.599     -           4         
NCO1.counter_RNIAD911[6]     SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIAD911[6]     SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto8_1            Net          -        -       1.371     -           1         
NCO1.counter_RNISHO63[9]     SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNISHO63[9]     SB_LUT4      O        Out     0.465     4.893       -         
un1_counterlt11_i            Net          -        -       1.371     -           5         
NCO1.counter_RNIUCRV3[2]     SB_LUT4      I2       In      -         6.264       -         
NCO1.counter_RNIUCRV3[2]     SB_LUT4      O        Out     0.517     6.780       -         
counter_RNIUCRV3[2]          Net          -        -       0.905     -           2         
NCO1.counter_4_cry_1_c       SB_CARRY     I0       In      -         7.685       -         
NCO1.counter_4_cry_1_c       SB_CARRY     CO       Out     0.380     8.065       -         
counter_4_cry_1              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_2_c       SB_CARRY     CI       In      -         8.079       -         
NCO1.counter_4_cry_2_c       SB_CARRY     CO       Out     0.186     8.265       -         
counter_4_cry_2              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_3_c       SB_CARRY     CI       In      -         8.279       -         
NCO1.counter_4_cry_3_c       SB_CARRY     CO       Out     0.186     8.465       -         
counter_4_cry_3              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_4_c       SB_CARRY     CI       In      -         8.479       -         
NCO1.counter_4_cry_4_c       SB_CARRY     CO       Out     0.186     8.665       -         
counter_4_cry_4              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_5_0_c     SB_CARRY     CI       In      -         8.679       -         
NCO1.counter_4_cry_5_0_c     SB_CARRY     CO       Out     0.186     8.865       -         
counter_4_cry_5              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_6_c       SB_CARRY     CI       In      -         8.879       -         
NCO1.counter_4_cry_6_c       SB_CARRY     CO       Out     0.186     9.065       -         
counter_4_cry_6              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_7_c       SB_CARRY     CI       In      -         9.079       -         
NCO1.counter_4_cry_7_c       SB_CARRY     CO       Out     0.186     9.265       -         
counter_4_cry_7              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_8_0_c     SB_CARRY     CI       In      -         9.279       -         
NCO1.counter_4_cry_8_0_c     SB_CARRY     CO       Out     0.186     9.465       -         
counter_4_cry_8              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_9_0_c     SB_CARRY     CI       In      -         9.479       -         
NCO1.counter_4_cry_9_0_c     SB_CARRY     CO       Out     0.186     9.665       -         
counter_4_cry_9              Net          -        -       0.386     -           1         
NCO1.counter_RNO[11]         SB_LUT4      I3       In      -         10.051      -         
NCO1.counter_RNO[11]         SB_LUT4      O        Out     0.465     10.516      -         
counter_4[11]                Net          -        -       1.507     -           1         
NCO1.counter[11]             SB_DFF       D        In      -         12.023      -         
===========================================================================================
Total path delay (propagation time + setup) of 12.178 is 4.927(40.5%) logic and 7.251(59.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.430
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.275

    - Propagation time:                      12.013
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.737

    Number of logic level(s):                13
    Starting point:                          NCO1.counter[4] / Q
    Ending point:                            NCO1.counter[11] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.counter[4]              SB_DFF       Q        Out     0.796     0.796       -         
counter[4]                   Net          -        -       1.599     -           4         
NCO1.counter_RNIA3CC1[3]     SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNIA3CC1[3]     SB_LUT4      O        Out     0.558     2.953       -         
un1_counterlt8               Net          -        -       1.371     -           1         
NCO1.counter_RNISHO63[9]     SB_LUT4      I2       In      -         4.324       -         
NCO1.counter_RNISHO63[9]     SB_LUT4      O        Out     0.517     4.841       -         
un1_counterlt11_i            Net          -        -       1.371     -           5         
NCO1.counter_RNIUCRV3[2]     SB_LUT4      I2       In      -         6.212       -         
NCO1.counter_RNIUCRV3[2]     SB_LUT4      O        Out     0.558     6.770       -         
counter_RNIUCRV3[2]          Net          -        -       0.905     -           2         
NCO1.counter_4_cry_1_c       SB_CARRY     I0       In      -         7.675       -         
NCO1.counter_4_cry_1_c       SB_CARRY     CO       Out     0.380     8.054       -         
counter_4_cry_1              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_2_c       SB_CARRY     CI       In      -         8.068       -         
NCO1.counter_4_cry_2_c       SB_CARRY     CO       Out     0.186     8.254       -         
counter_4_cry_2              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_3_c       SB_CARRY     CI       In      -         8.268       -         
NCO1.counter_4_cry_3_c       SB_CARRY     CO       Out     0.186     8.454       -         
counter_4_cry_3              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_4_c       SB_CARRY     CI       In      -         8.468       -         
NCO1.counter_4_cry_4_c       SB_CARRY     CO       Out     0.186     8.654       -         
counter_4_cry_4              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_5_0_c     SB_CARRY     CI       In      -         8.668       -         
NCO1.counter_4_cry_5_0_c     SB_CARRY     CO       Out     0.186     8.854       -         
counter_4_cry_5              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_6_c       SB_CARRY     CI       In      -         8.868       -         
NCO1.counter_4_cry_6_c       SB_CARRY     CO       Out     0.186     9.054       -         
counter_4_cry_6              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_7_c       SB_CARRY     CI       In      -         9.068       -         
NCO1.counter_4_cry_7_c       SB_CARRY     CO       Out     0.186     9.254       -         
counter_4_cry_7              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_8_0_c     SB_CARRY     CI       In      -         9.268       -         
NCO1.counter_4_cry_8_0_c     SB_CARRY     CO       Out     0.186     9.454       -         
counter_4_cry_8              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_9_0_c     SB_CARRY     CI       In      -         9.468       -         
NCO1.counter_4_cry_9_0_c     SB_CARRY     CO       Out     0.186     9.654       -         
counter_4_cry_9              Net          -        -       0.386     -           1         
NCO1.counter_RNO[11]         SB_LUT4      I3       In      -         10.040      -         
NCO1.counter_RNO[11]         SB_LUT4      O        Out     0.465     10.505      -         
counter_4[11]                Net          -        -       1.507     -           1         
NCO1.counter[11]             SB_DFF       D        In      -         12.013      -         
===========================================================================================
Total path delay (propagation time + setup) of 12.168 is 4.917(40.4%) logic and 7.251(59.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.430
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.275

    - Propagation time:                      11.951
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.675

    Number of logic level(s):                13
    Starting point:                          NCO1.counter[7] / Q
    Ending point:                            NCO1.counter[11] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.counter[7]              SB_DFF       Q        Out     0.796     0.796       -         
counter[7]                   Net          -        -       1.599     -           4         
NCO1.counter_RNIAD911[6]     SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNIAD911[6]     SB_LUT4      O        Out     0.589     2.984       -         
un1_counterlto8_1            Net          -        -       1.371     -           1         
NCO1.counter_RNISHO63[9]     SB_LUT4      I3       In      -         4.355       -         
NCO1.counter_RNISHO63[9]     SB_LUT4      O        Out     0.465     4.820       -         
un1_counterlt11_i            Net          -        -       1.371     -           5         
NCO1.counter_RNIUCRV3[2]     SB_LUT4      I2       In      -         6.191       -         
NCO1.counter_RNIUCRV3[2]     SB_LUT4      O        Out     0.517     6.708       -         
counter_RNIUCRV3[2]          Net          -        -       0.905     -           2         
NCO1.counter_4_cry_1_c       SB_CARRY     I0       In      -         7.613       -         
NCO1.counter_4_cry_1_c       SB_CARRY     CO       Out     0.380     7.993       -         
counter_4_cry_1              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_2_c       SB_CARRY     CI       In      -         8.007       -         
NCO1.counter_4_cry_2_c       SB_CARRY     CO       Out     0.186     8.193       -         
counter_4_cry_2              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_3_c       SB_CARRY     CI       In      -         8.207       -         
NCO1.counter_4_cry_3_c       SB_CARRY     CO       Out     0.186     8.393       -         
counter_4_cry_3              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_4_c       SB_CARRY     CI       In      -         8.407       -         
NCO1.counter_4_cry_4_c       SB_CARRY     CO       Out     0.186     8.593       -         
counter_4_cry_4              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_5_0_c     SB_CARRY     CI       In      -         8.607       -         
NCO1.counter_4_cry_5_0_c     SB_CARRY     CO       Out     0.186     8.793       -         
counter_4_cry_5              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_6_c       SB_CARRY     CI       In      -         8.806       -         
NCO1.counter_4_cry_6_c       SB_CARRY     CO       Out     0.186     8.992       -         
counter_4_cry_6              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_7_c       SB_CARRY     CI       In      -         9.007       -         
NCO1.counter_4_cry_7_c       SB_CARRY     CO       Out     0.186     9.193       -         
counter_4_cry_7              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_8_0_c     SB_CARRY     CI       In      -         9.207       -         
NCO1.counter_4_cry_8_0_c     SB_CARRY     CO       Out     0.186     9.393       -         
counter_4_cry_8              Net          -        -       0.014     -           2         
NCO1.counter_4_cry_9_0_c     SB_CARRY     CI       In      -         9.407       -         
NCO1.counter_4_cry_9_0_c     SB_CARRY     CO       Out     0.186     9.593       -         
counter_4_cry_9              Net          -        -       0.386     -           1         
NCO1.counter_RNO[11]         SB_LUT4      I3       In      -         9.979       -         
NCO1.counter_RNO[11]         SB_LUT4      O        Out     0.465     10.444      -         
counter_4[11]                Net          -        -       1.507     -           1         
NCO1.counter[11]             SB_DFF       D        In      -         11.951      -         
===========================================================================================
Total path delay (propagation time + setup) of 12.106 is 4.855(40.1%) logic and 7.251(59.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             1 use
SB_CARRY        10 uses
SB_DFF          12 uses
VCC             1 use
SB_LUT4         23 uses

I/O ports: 15
I/O primitives: 12
SB_GB_IO       1 use
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   12 (3%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 23 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 23 = 23 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 10:48:18 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	23
    Number of DFFs      	:	12
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON2, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	24
    Number of DFFs      	:	12
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	9
    Combinational LogicCells
        Only LUT         	:	12
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	25/384
    PLBs                        :	4/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	12/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.9 (sec)

Final Design Statistics
    Number of LUTs      	:	24
    Number of DFFs      	:	12
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	25/384
    PLBs                        :	5/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	12/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 124.15 MHz | Target: 95.88 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 27
used logic cells: 25
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 27
used logic cells: 25
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 36 
I1212: Iteration  1 :     9 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           133008K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 10:58:24 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:58:24 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:58:24 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:58:24 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Dec 22 10:58:24 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 10:58:24 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@E: CG501 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Expecting delimiter: , or ; or )
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":29:0:29:8|Expecting endmodule
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 10:58:24 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 10:58:24 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 10:59:32 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:59:32 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:59:32 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 10:59:32 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Dec 22 10:59:32 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 10:59:32 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@E: CG501 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Expecting delimiter: , or ; or )
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":29:0:29:8|Expecting endmodule
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 10:59:32 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 10:59:32 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 11:00:06 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:00:06 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:00:06 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:00:06 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Dec 22 11:00:06 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 11:00:06 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@E: CG501 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Expecting delimiter: , or ; or )
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":29:0:29:8|Expecting endmodule
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 11:00:06 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 11:00:06 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 11:00:27 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:00:27 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:00:27 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:00:27 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Dec 22 11:00:27 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 11:00:27 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@E: CG501 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Expecting delimiter: , or ; or )
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":29:0:29:8|Expecting endmodule
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 11:00:27 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 11:00:27 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 11:02:08 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:02:08 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:02:08 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:02:08 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Dec 22 11:02:08 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 11:02:08 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@E: CG501 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Expecting delimiter: , or ; or )
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":29:0:29:8|Expecting endmodule
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 11:02:08 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 11:02:08 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 11:02:47 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:02:47 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:02:47 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:02:47 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Dec 22 11:02:47 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 11:02:47 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module NCO in library work.

@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Pruning unused register f_correct[7:0]. Make sure that there are no unused intermediate registers.
@E: CL123 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Logic for NCO_clk does not match a standard flip-flop
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 11:02:47 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 11:02:47 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 11:03:41 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:03:41 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:03:41 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:03:41 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Dec 22 11:03:41 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 11:03:41 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module NCO in library work.

@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Pruning unused register f_correct[7:0]. Make sure that there are no unused intermediate registers.
@E: CL123 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Logic for NCO_clk does not match a standard flip-flop
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 11:03:41 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 11:03:41 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 11:04:23 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:04:23 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:04:23 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:04:23 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 11:04:24 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:04:24 2023

multi_srs_gen completed
# Fri Dec 22 11:04:24 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:04:24 2023

premap completed with warnings
# Fri Dec 22 11:04:25 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:04:25 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:04:25 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 11:04:25 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 11:04:23 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module NCO in library work.

@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Pruning unused register f_correct[7:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input div on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Removing wire LED, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Register bit counter[12] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Pruning register bit 12 of counter[12:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":3:10:3:12|Input div is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:10:4:19|Input div_enable is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:04:23 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:04:23 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:04:23 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:04:24 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 11:04:24 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
TOP|clk     200.0 MHz     5.001         inferred     Autoconstr_clkgroup_0     13   
====================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Found inferred clock TOP|clk which controls 13 sequential elements including NCO1.counter[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 11:04:24 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 11:04:25 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|User-specified initial value defined for instance NCO1.counter[11:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Removing sequential instance NCO1.counter[0] (in view: work.TOP(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Removing sequential instance NCO1.counter[1] (in view: work.TOP(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.50ns		  18 /        11
   2		0h:00m:00s		    -2.50ns		  18 /        11
   3		0h:00m:00s		    -0.35ns		  18 /        11
@N: FX271 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":18:4:18:5|Replicating instance NCO1.counter_4_axb_2 (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -0.05ns		  19 /        11


   5		0h:00m:00s		    -0.05ns		  19 /        11
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 11 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               11         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock TOP|clk with period 10.43ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 11:04:25 2023
#


Top view:               TOP
Requested Frequency:    95.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.841

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            95.9 MHz      81.5 MHz      10.430        12.271        -1.841     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  10.430      -1.841  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[2]      TOP|clk       SB_DFF     Q       counter_4       0.796       -1.841
NCO1.counter[3]      TOP|clk       SB_DFF     Q       counter[3]      0.796       -1.768
NCO1.counter[6]      TOP|clk       SB_DFF     Q       counter[6]      0.796       -1.748
NCO1.counter[4]      TOP|clk       SB_DFF     Q       counter[4]      0.796       -1.737
NCO1.counter[7]      TOP|clk       SB_DFF     Q       counter[7]      0.796       -1.675
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -1.644
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -1.644
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       0.089 
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       0.151 
NCO1.counter[11]     TOP|clk       SB_DFF     Q       counter[11]     0.796       2.049 
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                           Required           
Instance             Reference     Type       Pin     Net               Time         Slack 
                     Clock                                                                 
-------------------------------------------------------------------------------------------
NCO1.counter[11]     TOP|clk       SB_DFF     D       counter_4[11]     10.275       -1.841
NCO1.counter[10]     TOP|clk       SB_DFF     D       counter_4[10]     10.275       -1.641
NCO1.counter[9]      TOP|clk       SB_DFF     D       counter_4[9]      10.275       -1.441
NCO1.counter[8]      TOP|clk       SB_DFF     D       counter_4[8]      10.275       -1.241
NCO1.counter[7]      TOP|clk       SB_DFF     D       counter_4[7]      10.275       -1.041
NCO1.counter[6]      TOP|clk       SB_DFF     D       counter_4[6]      10.275       -0.841
NCO1.counter[5]      TOP|clk       SB_DFF     D       counter_4[5]      10.275       -0.641
NCO1.counter[4]      TOP|clk       SB_DFF     D       counter_4[4]      10.275       -0.441
NCO1.counter[3]      TOP|clk       SB_DFF     D       counter_4[3]      10.275       -0.241
NCO1.NCO_clk         TOP|clk       SB_DFF     D       NCO_clk_0         10.275       1.812 
===========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.430
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.275

    - Propagation time:                      12.116
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.841

    Number of logic level(s):                13
    Starting point:                          NCO1.counter[2] / Q
    Ending point:                            NCO1.counter[11] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
NCO1.counter[2]                SB_DFF       Q        Out     0.796     0.796       -         
counter_4                      Net          -        -       1.599     -           5         
NCO1.counter_RNIA3CC1[3]       SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIA3CC1[3]       SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlt8                 Net          -        -       1.371     -           1         
NCO1.counter_RNISHO63[9]       SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNISHO63[9]       SB_LUT4      O        Out     0.517     4.944       -         
un1_counterlt11_i              Net          -        -       1.371     -           6         
NCO1.counter_4_cry_2_c_RNO     SB_LUT4      I2       In      -         6.315       -         
NCO1.counter_4_cry_2_c_RNO     SB_LUT4      O        Out     0.558     6.873       -         
counter_4_cry_2_c_RNO          Net          -        -       0.905     -           1         
NCO1.counter_4_cry_2_c         SB_CARRY     I0       In      -         7.778       -         
NCO1.counter_4_cry_2_c         SB_CARRY     CO       Out     0.380     8.158       -         
counter_4_cry_2                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_3_c         SB_CARRY     CI       In      -         8.172       -         
NCO1.counter_4_cry_3_c         SB_CARRY     CO       Out     0.186     8.358       -         
counter_4_cry_3                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_4_c         SB_CARRY     CI       In      -         8.372       -         
NCO1.counter_4_cry_4_c         SB_CARRY     CO       Out     0.186     8.558       -         
counter_4_cry_4                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_5_c         SB_CARRY     CI       In      -         8.572       -         
NCO1.counter_4_cry_5_c         SB_CARRY     CO       Out     0.186     8.758       -         
counter_4_cry_5                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_6_0_c       SB_CARRY     CI       In      -         8.772       -         
NCO1.counter_4_cry_6_0_c       SB_CARRY     CO       Out     0.186     8.958       -         
counter_4_cry_6                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_7_c         SB_CARRY     CI       In      -         8.972       -         
NCO1.counter_4_cry_7_c         SB_CARRY     CO       Out     0.186     9.158       -         
counter_4_cry_7                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_8_c         SB_CARRY     CI       In      -         9.172       -         
NCO1.counter_4_cry_8_c         SB_CARRY     CO       Out     0.186     9.358       -         
counter_4_cry_8                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_9_0_c       SB_CARRY     CI       In      -         9.372       -         
NCO1.counter_4_cry_9_0_c       SB_CARRY     CO       Out     0.186     9.558       -         
counter_4_cry_9                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_10_0_c      SB_CARRY     CI       In      -         9.572       -         
NCO1.counter_4_cry_10_0_c      SB_CARRY     CO       Out     0.186     9.758       -         
counter_4_cry_10               Net          -        -       0.386     -           1         
NCO1.counter_RNO[11]           SB_LUT4      I3       In      -         10.144      -         
NCO1.counter_RNO[11]           SB_LUT4      O        Out     0.465     10.609      -         
counter_4[11]                  Net          -        -       1.507     -           1         
NCO1.counter[11]               SB_DFF       D        In      -         12.116      -         
=============================================================================================
Total path delay (propagation time + setup) of 12.271 is 5.020(40.9%) logic and 7.251(59.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.430
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.275

    - Propagation time:                      12.044
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.768

    Number of logic level(s):                13
    Starting point:                          NCO1.counter[3] / Q
    Ending point:                            NCO1.counter[11] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
NCO1.counter[3]                SB_DFF       Q        Out     0.796     0.796       -         
counter[3]                     Net          -        -       1.599     -           4         
NCO1.counter_RNIA3CC1[3]       SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNIA3CC1[3]       SB_LUT4      O        Out     0.589     2.984       -         
un1_counterlt8                 Net          -        -       1.371     -           1         
NCO1.counter_RNISHO63[9]       SB_LUT4      I2       In      -         4.355       -         
NCO1.counter_RNISHO63[9]       SB_LUT4      O        Out     0.517     4.872       -         
un1_counterlt11_i              Net          -        -       1.371     -           6         
NCO1.counter_4_cry_2_c_RNO     SB_LUT4      I2       In      -         6.243       -         
NCO1.counter_4_cry_2_c_RNO     SB_LUT4      O        Out     0.558     6.801       -         
counter_4_cry_2_c_RNO          Net          -        -       0.905     -           1         
NCO1.counter_4_cry_2_c         SB_CARRY     I0       In      -         7.706       -         
NCO1.counter_4_cry_2_c         SB_CARRY     CO       Out     0.380     8.085       -         
counter_4_cry_2                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_3_c         SB_CARRY     CI       In      -         8.100       -         
NCO1.counter_4_cry_3_c         SB_CARRY     CO       Out     0.186     8.286       -         
counter_4_cry_3                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_4_c         SB_CARRY     CI       In      -         8.300       -         
NCO1.counter_4_cry_4_c         SB_CARRY     CO       Out     0.186     8.486       -         
counter_4_cry_4                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_5_c         SB_CARRY     CI       In      -         8.500       -         
NCO1.counter_4_cry_5_c         SB_CARRY     CO       Out     0.186     8.686       -         
counter_4_cry_5                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_6_0_c       SB_CARRY     CI       In      -         8.700       -         
NCO1.counter_4_cry_6_0_c       SB_CARRY     CO       Out     0.186     8.886       -         
counter_4_cry_6                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_7_c         SB_CARRY     CI       In      -         8.899       -         
NCO1.counter_4_cry_7_c         SB_CARRY     CO       Out     0.186     9.085       -         
counter_4_cry_7                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_8_c         SB_CARRY     CI       In      -         9.100       -         
NCO1.counter_4_cry_8_c         SB_CARRY     CO       Out     0.186     9.286       -         
counter_4_cry_8                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_9_0_c       SB_CARRY     CI       In      -         9.300       -         
NCO1.counter_4_cry_9_0_c       SB_CARRY     CO       Out     0.186     9.486       -         
counter_4_cry_9                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_10_0_c      SB_CARRY     CI       In      -         9.500       -         
NCO1.counter_4_cry_10_0_c      SB_CARRY     CO       Out     0.186     9.686       -         
counter_4_cry_10               Net          -        -       0.386     -           1         
NCO1.counter_RNO[11]           SB_LUT4      I3       In      -         10.072      -         
NCO1.counter_RNO[11]           SB_LUT4      O        Out     0.465     10.537      -         
counter_4[11]                  Net          -        -       1.507     -           1         
NCO1.counter[11]               SB_DFF       D        In      -         12.044      -         
=============================================================================================
Total path delay (propagation time + setup) of 12.199 is 4.948(40.6%) logic and 7.251(59.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.430
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.275

    - Propagation time:                      12.023
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.748

    Number of logic level(s):                13
    Starting point:                          NCO1.counter[6] / Q
    Ending point:                            NCO1.counter[11] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
NCO1.counter[6]                SB_DFF       Q        Out     0.796     0.796       -         
counter[6]                     Net          -        -       1.599     -           4         
NCO1.counter_RNIAD911[6]       SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIAD911[6]       SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto8_1              Net          -        -       1.371     -           1         
NCO1.counter_RNISHO63[9]       SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNISHO63[9]       SB_LUT4      O        Out     0.465     4.893       -         
un1_counterlt11_i              Net          -        -       1.371     -           6         
NCO1.counter_4_cry_2_c_RNO     SB_LUT4      I2       In      -         6.264       -         
NCO1.counter_4_cry_2_c_RNO     SB_LUT4      O        Out     0.517     6.780       -         
counter_4_cry_2_c_RNO          Net          -        -       0.905     -           1         
NCO1.counter_4_cry_2_c         SB_CARRY     I0       In      -         7.685       -         
NCO1.counter_4_cry_2_c         SB_CARRY     CO       Out     0.380     8.065       -         
counter_4_cry_2                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_3_c         SB_CARRY     CI       In      -         8.079       -         
NCO1.counter_4_cry_3_c         SB_CARRY     CO       Out     0.186     8.265       -         
counter_4_cry_3                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_4_c         SB_CARRY     CI       In      -         8.279       -         
NCO1.counter_4_cry_4_c         SB_CARRY     CO       Out     0.186     8.465       -         
counter_4_cry_4                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_5_c         SB_CARRY     CI       In      -         8.479       -         
NCO1.counter_4_cry_5_c         SB_CARRY     CO       Out     0.186     8.665       -         
counter_4_cry_5                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_6_0_c       SB_CARRY     CI       In      -         8.679       -         
NCO1.counter_4_cry_6_0_c       SB_CARRY     CO       Out     0.186     8.865       -         
counter_4_cry_6                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_7_c         SB_CARRY     CI       In      -         8.879       -         
NCO1.counter_4_cry_7_c         SB_CARRY     CO       Out     0.186     9.065       -         
counter_4_cry_7                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_8_c         SB_CARRY     CI       In      -         9.079       -         
NCO1.counter_4_cry_8_c         SB_CARRY     CO       Out     0.186     9.265       -         
counter_4_cry_8                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_9_0_c       SB_CARRY     CI       In      -         9.279       -         
NCO1.counter_4_cry_9_0_c       SB_CARRY     CO       Out     0.186     9.465       -         
counter_4_cry_9                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_10_0_c      SB_CARRY     CI       In      -         9.479       -         
NCO1.counter_4_cry_10_0_c      SB_CARRY     CO       Out     0.186     9.665       -         
counter_4_cry_10               Net          -        -       0.386     -           1         
NCO1.counter_RNO[11]           SB_LUT4      I3       In      -         10.051      -         
NCO1.counter_RNO[11]           SB_LUT4      O        Out     0.465     10.516      -         
counter_4[11]                  Net          -        -       1.507     -           1         
NCO1.counter[11]               SB_DFF       D        In      -         12.023      -         
=============================================================================================
Total path delay (propagation time + setup) of 12.178 is 4.927(40.5%) logic and 7.251(59.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.430
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.275

    - Propagation time:                      12.013
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.737

    Number of logic level(s):                13
    Starting point:                          NCO1.counter[4] / Q
    Ending point:                            NCO1.counter[11] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
NCO1.counter[4]                SB_DFF       Q        Out     0.796     0.796       -         
counter[4]                     Net          -        -       1.599     -           4         
NCO1.counter_RNIA3CC1[3]       SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNIA3CC1[3]       SB_LUT4      O        Out     0.558     2.953       -         
un1_counterlt8                 Net          -        -       1.371     -           1         
NCO1.counter_RNISHO63[9]       SB_LUT4      I2       In      -         4.324       -         
NCO1.counter_RNISHO63[9]       SB_LUT4      O        Out     0.517     4.841       -         
un1_counterlt11_i              Net          -        -       1.371     -           6         
NCO1.counter_4_cry_2_c_RNO     SB_LUT4      I2       In      -         6.212       -         
NCO1.counter_4_cry_2_c_RNO     SB_LUT4      O        Out     0.558     6.770       -         
counter_4_cry_2_c_RNO          Net          -        -       0.905     -           1         
NCO1.counter_4_cry_2_c         SB_CARRY     I0       In      -         7.675       -         
NCO1.counter_4_cry_2_c         SB_CARRY     CO       Out     0.380     8.054       -         
counter_4_cry_2                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_3_c         SB_CARRY     CI       In      -         8.068       -         
NCO1.counter_4_cry_3_c         SB_CARRY     CO       Out     0.186     8.254       -         
counter_4_cry_3                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_4_c         SB_CARRY     CI       In      -         8.268       -         
NCO1.counter_4_cry_4_c         SB_CARRY     CO       Out     0.186     8.454       -         
counter_4_cry_4                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_5_c         SB_CARRY     CI       In      -         8.468       -         
NCO1.counter_4_cry_5_c         SB_CARRY     CO       Out     0.186     8.654       -         
counter_4_cry_5                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_6_0_c       SB_CARRY     CI       In      -         8.668       -         
NCO1.counter_4_cry_6_0_c       SB_CARRY     CO       Out     0.186     8.854       -         
counter_4_cry_6                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_7_c         SB_CARRY     CI       In      -         8.868       -         
NCO1.counter_4_cry_7_c         SB_CARRY     CO       Out     0.186     9.054       -         
counter_4_cry_7                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_8_c         SB_CARRY     CI       In      -         9.068       -         
NCO1.counter_4_cry_8_c         SB_CARRY     CO       Out     0.186     9.254       -         
counter_4_cry_8                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_9_0_c       SB_CARRY     CI       In      -         9.268       -         
NCO1.counter_4_cry_9_0_c       SB_CARRY     CO       Out     0.186     9.454       -         
counter_4_cry_9                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_10_0_c      SB_CARRY     CI       In      -         9.468       -         
NCO1.counter_4_cry_10_0_c      SB_CARRY     CO       Out     0.186     9.654       -         
counter_4_cry_10               Net          -        -       0.386     -           1         
NCO1.counter_RNO[11]           SB_LUT4      I3       In      -         10.040      -         
NCO1.counter_RNO[11]           SB_LUT4      O        Out     0.465     10.505      -         
counter_4[11]                  Net          -        -       1.507     -           1         
NCO1.counter[11]               SB_DFF       D        In      -         12.013      -         
=============================================================================================
Total path delay (propagation time + setup) of 12.168 is 4.917(40.4%) logic and 7.251(59.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.430
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.275

    - Propagation time:                      11.951
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.675

    Number of logic level(s):                13
    Starting point:                          NCO1.counter[7] / Q
    Ending point:                            NCO1.counter[11] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
NCO1.counter[7]                SB_DFF       Q        Out     0.796     0.796       -         
counter[7]                     Net          -        -       1.599     -           4         
NCO1.counter_RNIAD911[6]       SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNIAD911[6]       SB_LUT4      O        Out     0.589     2.984       -         
un1_counterlto8_1              Net          -        -       1.371     -           1         
NCO1.counter_RNISHO63[9]       SB_LUT4      I3       In      -         4.355       -         
NCO1.counter_RNISHO63[9]       SB_LUT4      O        Out     0.465     4.820       -         
un1_counterlt11_i              Net          -        -       1.371     -           6         
NCO1.counter_4_cry_2_c_RNO     SB_LUT4      I2       In      -         6.191       -         
NCO1.counter_4_cry_2_c_RNO     SB_LUT4      O        Out     0.517     6.708       -         
counter_4_cry_2_c_RNO          Net          -        -       0.905     -           1         
NCO1.counter_4_cry_2_c         SB_CARRY     I0       In      -         7.613       -         
NCO1.counter_4_cry_2_c         SB_CARRY     CO       Out     0.380     7.993       -         
counter_4_cry_2                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_3_c         SB_CARRY     CI       In      -         8.007       -         
NCO1.counter_4_cry_3_c         SB_CARRY     CO       Out     0.186     8.193       -         
counter_4_cry_3                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_4_c         SB_CARRY     CI       In      -         8.207       -         
NCO1.counter_4_cry_4_c         SB_CARRY     CO       Out     0.186     8.393       -         
counter_4_cry_4                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_5_c         SB_CARRY     CI       In      -         8.407       -         
NCO1.counter_4_cry_5_c         SB_CARRY     CO       Out     0.186     8.593       -         
counter_4_cry_5                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_6_0_c       SB_CARRY     CI       In      -         8.607       -         
NCO1.counter_4_cry_6_0_c       SB_CARRY     CO       Out     0.186     8.793       -         
counter_4_cry_6                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_7_c         SB_CARRY     CI       In      -         8.806       -         
NCO1.counter_4_cry_7_c         SB_CARRY     CO       Out     0.186     8.992       -         
counter_4_cry_7                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_8_c         SB_CARRY     CI       In      -         9.007       -         
NCO1.counter_4_cry_8_c         SB_CARRY     CO       Out     0.186     9.193       -         
counter_4_cry_8                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_9_0_c       SB_CARRY     CI       In      -         9.207       -         
NCO1.counter_4_cry_9_0_c       SB_CARRY     CO       Out     0.186     9.393       -         
counter_4_cry_9                Net          -        -       0.014     -           2         
NCO1.counter_4_cry_10_0_c      SB_CARRY     CI       In      -         9.407       -         
NCO1.counter_4_cry_10_0_c      SB_CARRY     CO       Out     0.186     9.593       -         
counter_4_cry_10               Net          -        -       0.386     -           1         
NCO1.counter_RNO[11]           SB_LUT4      I3       In      -         9.979       -         
NCO1.counter_RNO[11]           SB_LUT4      O        Out     0.465     10.444      -         
counter_4[11]                  Net          -        -       1.507     -           1         
NCO1.counter[11]               SB_DFF       D        In      -         11.951      -         
=============================================================================================
Total path delay (propagation time + setup) of 12.106 is 4.855(40.1%) logic and 7.251(59.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             1 use
SB_CARRY        9 uses
SB_DFF          11 uses
VCC             1 use
SB_LUT4         22 uses

I/O ports: 15
I/O primitives: 12
SB_GB_IO       1 use
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   11 (2%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 22 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 22 = 22 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 11:04:25 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

running placerI2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	22
    Number of DFFs      	:	11
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	9
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON2, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	23
    Number of DFFs      	:	11
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	9

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	12
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	24/384
    PLBs                        :	4/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	12/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 2.2 (sec)

Final Design Statistics
    Number of LUTs      	:	23
    Number of DFFs      	:	11
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	9
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	24/384
    PLBs                        :	5/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	12/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 125.60 MHz | Target: 95.88 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 26
used logic cells: 24
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 26
used logic cells: 24
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 34 
I1212: Iteration  1 :     8 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133004K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 11:06:39 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:06:39 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:06:39 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:06:39 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 11:06:40 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:06:40 2023

multi_srs_gen completed
# Fri Dec 22 11:06:41 2023

Return Code: 0
Run Time:00h:00m:01s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:06:41 2023

premap completed with warnings
# Fri Dec 22 11:06:41 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:06:41 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:06:41 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 11:06:42 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 11:06:39 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module NCO in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input div on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Removing wire LED, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Register bit f_correct[0] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Register bit counter[12] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Pruning register bit 12 of counter[12:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Pruning register bit 0 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":3:10:3:12|Input div is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:06:39 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:06:39 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:06:39 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:06:40 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 11:06:41 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
TOP|clk     202.9 MHz     4.929         inferred     Autoconstr_clkgroup_0     14   
====================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Found inferred clock TOP|clk which controls 14 sequential elements including NCO1.counter[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 11:06:41 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 11:06:41 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|User-specified initial value defined for instance NCO1.counter[11:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|User-specified initial value defined for instance NCO1.f_correct[1] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Removing sequential instance NCO1.counter[0] (in view: work.TOP(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.50ns		  29 /        13
   2		0h:00m:00s		    -2.50ns		  29 /        13
   3		0h:00m:00s		    -0.35ns		  29 /        13
@N: FX271 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":18:4:18:5|Replicating instance NCO1.un1_counter_4_axb_2 (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -0.05ns		  30 /        13


   5		0h:00m:00s		    -0.05ns		  30 /        13
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 13 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               13         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock TOP|clk with period 10.51ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 11:06:42 2023
#


Top view:               TOP
Requested Frequency:    95.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.855

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            95.2 MHz      80.9 MHz      10.509        12.364        -1.855     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  10.509      -1.855  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[2]      TOP|clk       SB_DFF     Q       counter[2]      0.796       -1.855
NCO1.counter[3]      TOP|clk       SB_DFF     Q       counter[3]      0.796       -1.782
NCO1.counter[6]      TOP|clk       SB_DFF     Q       counter[6]      0.796       -1.762
NCO1.counter[4]      TOP|clk       SB_DFF     Q       counter[4]      0.796       -1.751
NCO1.counter[7]      TOP|clk       SB_DFF     Q       counter[7]      0.796       -1.689
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -1.658
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -1.658
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       0.074 
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       0.137 
NCO1.counter[11]     TOP|clk       SB_DFF     Q       counter[11]     0.796       2.035 
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                             Required           
Instance             Reference     Type       Pin     Net                 Time         Slack 
                     Clock                                                                   
---------------------------------------------------------------------------------------------
NCO1.counter[11]     TOP|clk       SB_DFF     D       counter_RNO[11]     10.354       -1.855
NCO1.counter[10]     TOP|clk       SB_DFF     D       counter_RNO[10]     10.354       -1.562
NCO1.counter[9]      TOP|clk       SB_DFF     D       counter_RNO[9]      10.354       -1.362
NCO1.counter[8]      TOP|clk       SB_DFF     D       counter_RNO[8]      10.354       -1.162
NCO1.counter[7]      TOP|clk       SB_DFF     D       counter_RNO[7]      10.354       -0.962
NCO1.counter[6]      TOP|clk       SB_DFF     D       counter_RNO[6]      10.354       -0.762
NCO1.counter[5]      TOP|clk       SB_DFF     D       counter_RNO[5]      10.354       -0.562
NCO1.counter[4]      TOP|clk       SB_DFF     D       counter_RNO[4]      10.354       -0.362
NCO1.counter[3]      TOP|clk       SB_DFF     D       counter_RNO[3]      10.354       -0.162
NCO1.NCO_clk         TOP|clk       SB_DFF     D       NCO_clk_0           10.354       1.891 
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.509
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.354

    - Propagation time:                      12.209
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.855

    Number of logic level(s):                13
    Starting point:                          NCO1.counter[2] / Q
    Ending point:                            NCO1.counter[11] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
NCO1.counter[2]                    SB_DFF       Q        Out     0.796     0.796       -         
counter[2]                         Net          -        -       1.599     -           4         
NCO1.counter_RNIA3CC1[2]           SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIA3CC1[2]           SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlt8                     Net          -        -       1.371     -           1         
NCO1.counter_RNISHO63[9]           SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNISHO63[9]           SB_LUT4      O        Out     0.517     4.944       -         
un1_counterlt11_i                  Net          -        -       1.371     -           6         
NCO1.un1_counter_4_cry_2_c_RNO     SB_LUT4      I2       In      -         6.315       -         
NCO1.un1_counter_4_cry_2_c_RNO     SB_LUT4      O        Out     0.558     6.873       -         
un1_counter_4_cry_2_c_RNO          Net          -        -       0.905     -           1         
NCO1.un1_counter_4_cry_2_c         SB_CARRY     I0       In      -         7.778       -         
NCO1.un1_counter_4_cry_2_c         SB_CARRY     CO       Out     0.380     8.158       -         
un1_counter_4_cry_2                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_3_c         SB_CARRY     CI       In      -         8.172       -         
NCO1.un1_counter_4_cry_3_c         SB_CARRY     CO       Out     0.186     8.358       -         
un1_counter_4_cry_3                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_4_c         SB_CARRY     CI       In      -         8.372       -         
NCO1.un1_counter_4_cry_4_c         SB_CARRY     CO       Out     0.186     8.558       -         
un1_counter_4_cry_4                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_5_c         SB_CARRY     CI       In      -         8.572       -         
NCO1.un1_counter_4_cry_5_c         SB_CARRY     CO       Out     0.186     8.758       -         
un1_counter_4_cry_5                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_0_c       SB_CARRY     CI       In      -         8.772       -         
NCO1.un1_counter_4_cry_6_0_c       SB_CARRY     CO       Out     0.186     8.958       -         
un1_counter_4_cry_6                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c         SB_CARRY     CI       In      -         8.972       -         
NCO1.un1_counter_4_cry_7_c         SB_CARRY     CO       Out     0.186     9.158       -         
un1_counter_4_cry_7                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c         SB_CARRY     CI       In      -         9.172       -         
NCO1.un1_counter_4_cry_8_c         SB_CARRY     CO       Out     0.186     9.358       -         
un1_counter_4_cry_8                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_0_c       SB_CARRY     CI       In      -         9.372       -         
NCO1.un1_counter_4_cry_9_0_c       SB_CARRY     CO       Out     0.186     9.558       -         
un1_counter_4_cry_9                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_0_c      SB_CARRY     CI       In      -         9.572       -         
NCO1.un1_counter_4_cry_10_0_c      SB_CARRY     CO       Out     0.186     9.758       -         
un1_counter_4_cry_10               Net          -        -       0.386     -           1         
NCO1.counter_RNO[11]               SB_LUT4      I2       In      -         10.144      -         
NCO1.counter_RNO[11]               SB_LUT4      O        Out     0.558     10.702      -         
counter_RNO[11]                    Net          -        -       1.507     -           1         
NCO1.counter[11]                   SB_DFF       D        In      -         12.209      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.364 is 5.113(41.4%) logic and 7.251(58.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.509
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.354

    - Propagation time:                      12.137
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.782

    Number of logic level(s):                13
    Starting point:                          NCO1.counter[3] / Q
    Ending point:                            NCO1.counter[11] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
NCO1.counter[3]                    SB_DFF       Q        Out     0.796     0.796       -         
counter[3]                         Net          -        -       1.599     -           4         
NCO1.counter_RNIA3CC1[2]           SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNIA3CC1[2]           SB_LUT4      O        Out     0.589     2.984       -         
un1_counterlt8                     Net          -        -       1.371     -           1         
NCO1.counter_RNISHO63[9]           SB_LUT4      I2       In      -         4.355       -         
NCO1.counter_RNISHO63[9]           SB_LUT4      O        Out     0.517     4.872       -         
un1_counterlt11_i                  Net          -        -       1.371     -           6         
NCO1.un1_counter_4_cry_2_c_RNO     SB_LUT4      I2       In      -         6.243       -         
NCO1.un1_counter_4_cry_2_c_RNO     SB_LUT4      O        Out     0.558     6.801       -         
un1_counter_4_cry_2_c_RNO          Net          -        -       0.905     -           1         
NCO1.un1_counter_4_cry_2_c         SB_CARRY     I0       In      -         7.706       -         
NCO1.un1_counter_4_cry_2_c         SB_CARRY     CO       Out     0.380     8.085       -         
un1_counter_4_cry_2                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_3_c         SB_CARRY     CI       In      -         8.100       -         
NCO1.un1_counter_4_cry_3_c         SB_CARRY     CO       Out     0.186     8.286       -         
un1_counter_4_cry_3                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_4_c         SB_CARRY     CI       In      -         8.300       -         
NCO1.un1_counter_4_cry_4_c         SB_CARRY     CO       Out     0.186     8.486       -         
un1_counter_4_cry_4                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_5_c         SB_CARRY     CI       In      -         8.500       -         
NCO1.un1_counter_4_cry_5_c         SB_CARRY     CO       Out     0.186     8.686       -         
un1_counter_4_cry_5                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_0_c       SB_CARRY     CI       In      -         8.700       -         
NCO1.un1_counter_4_cry_6_0_c       SB_CARRY     CO       Out     0.186     8.886       -         
un1_counter_4_cry_6                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c         SB_CARRY     CI       In      -         8.899       -         
NCO1.un1_counter_4_cry_7_c         SB_CARRY     CO       Out     0.186     9.085       -         
un1_counter_4_cry_7                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c         SB_CARRY     CI       In      -         9.100       -         
NCO1.un1_counter_4_cry_8_c         SB_CARRY     CO       Out     0.186     9.286       -         
un1_counter_4_cry_8                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_0_c       SB_CARRY     CI       In      -         9.300       -         
NCO1.un1_counter_4_cry_9_0_c       SB_CARRY     CO       Out     0.186     9.486       -         
un1_counter_4_cry_9                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_0_c      SB_CARRY     CI       In      -         9.500       -         
NCO1.un1_counter_4_cry_10_0_c      SB_CARRY     CO       Out     0.186     9.686       -         
un1_counter_4_cry_10               Net          -        -       0.386     -           1         
NCO1.counter_RNO[11]               SB_LUT4      I2       In      -         10.072      -         
NCO1.counter_RNO[11]               SB_LUT4      O        Out     0.558     10.630      -         
counter_RNO[11]                    Net          -        -       1.507     -           1         
NCO1.counter[11]                   SB_DFF       D        In      -         12.137      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.292 is 5.041(41.0%) logic and 7.251(59.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.509
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.354

    - Propagation time:                      12.116
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.762

    Number of logic level(s):                13
    Starting point:                          NCO1.counter[6] / Q
    Ending point:                            NCO1.counter[11] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
NCO1.counter[6]                    SB_DFF       Q        Out     0.796     0.796       -         
counter[6]                         Net          -        -       1.599     -           4         
NCO1.counter_RNIAD911[6]           SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIAD911[6]           SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto8_1                  Net          -        -       1.371     -           1         
NCO1.counter_RNISHO63[9]           SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNISHO63[9]           SB_LUT4      O        Out     0.465     4.893       -         
un1_counterlt11_i                  Net          -        -       1.371     -           6         
NCO1.un1_counter_4_cry_2_c_RNO     SB_LUT4      I2       In      -         6.264       -         
NCO1.un1_counter_4_cry_2_c_RNO     SB_LUT4      O        Out     0.517     6.780       -         
un1_counter_4_cry_2_c_RNO          Net          -        -       0.905     -           1         
NCO1.un1_counter_4_cry_2_c         SB_CARRY     I0       In      -         7.685       -         
NCO1.un1_counter_4_cry_2_c         SB_CARRY     CO       Out     0.380     8.065       -         
un1_counter_4_cry_2                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_3_c         SB_CARRY     CI       In      -         8.079       -         
NCO1.un1_counter_4_cry_3_c         SB_CARRY     CO       Out     0.186     8.265       -         
un1_counter_4_cry_3                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_4_c         SB_CARRY     CI       In      -         8.279       -         
NCO1.un1_counter_4_cry_4_c         SB_CARRY     CO       Out     0.186     8.465       -         
un1_counter_4_cry_4                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_5_c         SB_CARRY     CI       In      -         8.479       -         
NCO1.un1_counter_4_cry_5_c         SB_CARRY     CO       Out     0.186     8.665       -         
un1_counter_4_cry_5                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_0_c       SB_CARRY     CI       In      -         8.679       -         
NCO1.un1_counter_4_cry_6_0_c       SB_CARRY     CO       Out     0.186     8.865       -         
un1_counter_4_cry_6                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c         SB_CARRY     CI       In      -         8.879       -         
NCO1.un1_counter_4_cry_7_c         SB_CARRY     CO       Out     0.186     9.065       -         
un1_counter_4_cry_7                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c         SB_CARRY     CI       In      -         9.079       -         
NCO1.un1_counter_4_cry_8_c         SB_CARRY     CO       Out     0.186     9.265       -         
un1_counter_4_cry_8                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_0_c       SB_CARRY     CI       In      -         9.279       -         
NCO1.un1_counter_4_cry_9_0_c       SB_CARRY     CO       Out     0.186     9.465       -         
un1_counter_4_cry_9                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_0_c      SB_CARRY     CI       In      -         9.479       -         
NCO1.un1_counter_4_cry_10_0_c      SB_CARRY     CO       Out     0.186     9.665       -         
un1_counter_4_cry_10               Net          -        -       0.386     -           1         
NCO1.counter_RNO[11]               SB_LUT4      I2       In      -         10.051      -         
NCO1.counter_RNO[11]               SB_LUT4      O        Out     0.558     10.609      -         
counter_RNO[11]                    Net          -        -       1.507     -           1         
NCO1.counter[11]                   SB_DFF       D        In      -         12.116      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.271 is 5.020(40.9%) logic and 7.251(59.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.509
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.354

    - Propagation time:                      12.106
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.751

    Number of logic level(s):                13
    Starting point:                          NCO1.counter[4] / Q
    Ending point:                            NCO1.counter[11] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
NCO1.counter[4]                    SB_DFF       Q        Out     0.796     0.796       -         
counter[4]                         Net          -        -       1.599     -           4         
NCO1.counter_RNIA3CC1[2]           SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNIA3CC1[2]           SB_LUT4      O        Out     0.558     2.953       -         
un1_counterlt8                     Net          -        -       1.371     -           1         
NCO1.counter_RNISHO63[9]           SB_LUT4      I2       In      -         4.324       -         
NCO1.counter_RNISHO63[9]           SB_LUT4      O        Out     0.517     4.841       -         
un1_counterlt11_i                  Net          -        -       1.371     -           6         
NCO1.un1_counter_4_cry_2_c_RNO     SB_LUT4      I2       In      -         6.212       -         
NCO1.un1_counter_4_cry_2_c_RNO     SB_LUT4      O        Out     0.558     6.770       -         
un1_counter_4_cry_2_c_RNO          Net          -        -       0.905     -           1         
NCO1.un1_counter_4_cry_2_c         SB_CARRY     I0       In      -         7.675       -         
NCO1.un1_counter_4_cry_2_c         SB_CARRY     CO       Out     0.380     8.054       -         
un1_counter_4_cry_2                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_3_c         SB_CARRY     CI       In      -         8.068       -         
NCO1.un1_counter_4_cry_3_c         SB_CARRY     CO       Out     0.186     8.254       -         
un1_counter_4_cry_3                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_4_c         SB_CARRY     CI       In      -         8.268       -         
NCO1.un1_counter_4_cry_4_c         SB_CARRY     CO       Out     0.186     8.454       -         
un1_counter_4_cry_4                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_5_c         SB_CARRY     CI       In      -         8.468       -         
NCO1.un1_counter_4_cry_5_c         SB_CARRY     CO       Out     0.186     8.654       -         
un1_counter_4_cry_5                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_0_c       SB_CARRY     CI       In      -         8.668       -         
NCO1.un1_counter_4_cry_6_0_c       SB_CARRY     CO       Out     0.186     8.854       -         
un1_counter_4_cry_6                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c         SB_CARRY     CI       In      -         8.868       -         
NCO1.un1_counter_4_cry_7_c         SB_CARRY     CO       Out     0.186     9.054       -         
un1_counter_4_cry_7                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c         SB_CARRY     CI       In      -         9.068       -         
NCO1.un1_counter_4_cry_8_c         SB_CARRY     CO       Out     0.186     9.254       -         
un1_counter_4_cry_8                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_0_c       SB_CARRY     CI       In      -         9.268       -         
NCO1.un1_counter_4_cry_9_0_c       SB_CARRY     CO       Out     0.186     9.454       -         
un1_counter_4_cry_9                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_0_c      SB_CARRY     CI       In      -         9.468       -         
NCO1.un1_counter_4_cry_10_0_c      SB_CARRY     CO       Out     0.186     9.654       -         
un1_counter_4_cry_10               Net          -        -       0.386     -           1         
NCO1.counter_RNO[11]               SB_LUT4      I2       In      -         10.040      -         
NCO1.counter_RNO[11]               SB_LUT4      O        Out     0.558     10.599      -         
counter_RNO[11]                    Net          -        -       1.507     -           1         
NCO1.counter[11]                   SB_DFF       D        In      -         12.106      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.261 is 5.009(40.9%) logic and 7.251(59.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.509
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.354

    - Propagation time:                      12.044
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.689

    Number of logic level(s):                13
    Starting point:                          NCO1.counter[7] / Q
    Ending point:                            NCO1.counter[11] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
NCO1.counter[7]                    SB_DFF       Q        Out     0.796     0.796       -         
counter[7]                         Net          -        -       1.599     -           4         
NCO1.counter_RNIAD911[6]           SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNIAD911[6]           SB_LUT4      O        Out     0.589     2.984       -         
un1_counterlto8_1                  Net          -        -       1.371     -           1         
NCO1.counter_RNISHO63[9]           SB_LUT4      I3       In      -         4.355       -         
NCO1.counter_RNISHO63[9]           SB_LUT4      O        Out     0.465     4.820       -         
un1_counterlt11_i                  Net          -        -       1.371     -           6         
NCO1.un1_counter_4_cry_2_c_RNO     SB_LUT4      I2       In      -         6.191       -         
NCO1.un1_counter_4_cry_2_c_RNO     SB_LUT4      O        Out     0.517     6.708       -         
un1_counter_4_cry_2_c_RNO          Net          -        -       0.905     -           1         
NCO1.un1_counter_4_cry_2_c         SB_CARRY     I0       In      -         7.613       -         
NCO1.un1_counter_4_cry_2_c         SB_CARRY     CO       Out     0.380     7.993       -         
un1_counter_4_cry_2                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_3_c         SB_CARRY     CI       In      -         8.007       -         
NCO1.un1_counter_4_cry_3_c         SB_CARRY     CO       Out     0.186     8.193       -         
un1_counter_4_cry_3                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_4_c         SB_CARRY     CI       In      -         8.207       -         
NCO1.un1_counter_4_cry_4_c         SB_CARRY     CO       Out     0.186     8.393       -         
un1_counter_4_cry_4                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_5_c         SB_CARRY     CI       In      -         8.407       -         
NCO1.un1_counter_4_cry_5_c         SB_CARRY     CO       Out     0.186     8.593       -         
un1_counter_4_cry_5                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_0_c       SB_CARRY     CI       In      -         8.607       -         
NCO1.un1_counter_4_cry_6_0_c       SB_CARRY     CO       Out     0.186     8.793       -         
un1_counter_4_cry_6                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c         SB_CARRY     CI       In      -         8.806       -         
NCO1.un1_counter_4_cry_7_c         SB_CARRY     CO       Out     0.186     8.992       -         
un1_counter_4_cry_7                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c         SB_CARRY     CI       In      -         9.007       -         
NCO1.un1_counter_4_cry_8_c         SB_CARRY     CO       Out     0.186     9.193       -         
un1_counter_4_cry_8                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_0_c       SB_CARRY     CI       In      -         9.207       -         
NCO1.un1_counter_4_cry_9_0_c       SB_CARRY     CO       Out     0.186     9.393       -         
un1_counter_4_cry_9                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_0_c      SB_CARRY     CI       In      -         9.407       -         
NCO1.un1_counter_4_cry_10_0_c      SB_CARRY     CO       Out     0.186     9.593       -         
un1_counter_4_cry_10               Net          -        -       0.386     -           1         
NCO1.counter_RNO[11]               SB_LUT4      I2       In      -         9.979       -         
NCO1.counter_RNO[11]               SB_LUT4      O        Out     0.558     10.537      -         
counter_RNO[11]                    Net          -        -       1.507     -           1         
NCO1.counter[11]                   SB_DFF       D        In      -         12.044      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.199 is 4.948(40.6%) logic and 7.251(59.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             1 use
SB_CARRY        19 uses
SB_DFF          13 uses
VCC             1 use
SB_LUT4         32 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   13 (3%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 32 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 32 = 32 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 11:06:42 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	32
    Number of DFFs      	:	13
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	35
    Number of DFFs      	:	13
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	4
        LUT, DFF and CARRY	:	9
    Combinational LogicCells
        Only LUT         	:	13
        CARRY Only       	:	1
        LUT with CARRY   	:	9
    LogicCells                  :	36/384
    PLBs                        :	6/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.0 (sec)

Final Design Statistics
    Number of LUTs      	:	35
    Number of DFFs      	:	13
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	36/384
    PLBs                        :	6/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 106.32 MHz | Target: 95.15 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 3.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 69
used logic cells: 36
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 69
used logic cells: 36
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 57 
I1212: Iteration  1 :    12 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           133212K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

Generating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 11:09:30 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:09:30 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:09:30 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:09:30 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 11:09:31 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:09:31 2023

multi_srs_gen completed
# Fri Dec 22 11:09:31 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:09:31 2023

premap completed with warnings
# Fri Dec 22 11:09:32 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:09:32 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:09:32 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 11:09:32 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 11:09:30 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module NCO in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input div on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Removing wire LED, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Register bit f_correct[1] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Register bit counter[12] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Pruning register bit 12 of counter[12:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Pruning register bit 1 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":3:10:3:12|Input div is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:09:30 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:09:30 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:09:30 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:09:31 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 11:09:32 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
TOP|clk     202.9 MHz     4.929         inferred     Autoconstr_clkgroup_0     14   
====================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Found inferred clock TOP|clk which controls 14 sequential elements including NCO1.counter[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 11:09:32 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 11:09:32 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|User-specified initial value defined for instance NCO1.counter[11:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|User-specified initial value defined for instance NCO1.f_correct[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.50ns		  20 /        14
   2		0h:00m:00s		    -2.50ns		  20 /        14
   3		0h:00m:00s		    -0.05ns		  20 /        14

   4		0h:00m:00s		    -0.05ns		  20 /        14


   5		0h:00m:00s		    -0.05ns		  20 /        14
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 14 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               14         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 10.43ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 11:09:32 2023
#


Top view:               TOP
Requested Frequency:    95.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.841

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            95.9 MHz      81.5 MHz      10.430        12.271        -1.841     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  10.430      -1.841  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[2]      TOP|clk       SB_DFF     Q       counter[2]      0.796       -1.841
NCO1.counter[3]      TOP|clk       SB_DFF     Q       counter[3]      0.796       -1.768
NCO1.counter[6]      TOP|clk       SB_DFF     Q       counter[6]      0.796       -1.748
NCO1.counter[4]      TOP|clk       SB_DFF     Q       counter[4]      0.796       -1.737
NCO1.counter[7]      TOP|clk       SB_DFF     Q       counter[7]      0.796       -1.675
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -1.644
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -1.644
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       0.089 
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       0.151 
NCO1.counter[1]      TOP|clk       SB_DFF     Q       counter[1]      0.796       1.957 
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                             Required           
Instance             Reference     Type       Pin     Net                 Time         Slack 
                     Clock                                                                   
---------------------------------------------------------------------------------------------
NCO1.counter[11]     TOP|clk       SB_DFF     D       counter_RNO[11]     10.275       -1.841
NCO1.counter[10]     TOP|clk       SB_DFF     D       counter_RNO[10]     10.275       -1.641
NCO1.counter[9]      TOP|clk       SB_DFF     D       counter_RNO[9]      10.275       -1.441
NCO1.counter[8]      TOP|clk       SB_DFF     D       counter_RNO[8]      10.275       -1.241
NCO1.counter[7]      TOP|clk       SB_DFF     D       counter_RNO[7]      10.275       -1.041
NCO1.counter[6]      TOP|clk       SB_DFF     D       counter_RNO[6]      10.275       -0.841
NCO1.counter[5]      TOP|clk       SB_DFF     D       counter_RNO[5]      10.275       -0.641
NCO1.counter[4]      TOP|clk       SB_DFF     D       counter_RNO[4]      10.275       -0.441
NCO1.counter[3]      TOP|clk       SB_DFF     D       counter_RNO[3]      10.275       -0.241
NCO1.counter[2]      TOP|clk       SB_DFF     D       counter_RNO[2]      10.275       -0.065
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.430
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.275

    - Propagation time:                      12.116
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.841

    Number of logic level(s):                13
    Starting point:                          NCO1.counter[2] / Q
    Ending point:                            NCO1.counter[11] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[2]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[2]                        Net          -        -       1.599     -           5         
NCO1.counter_RNIA3CC1[3]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIA3CC1[3]          SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlt8                    Net          -        -       1.371     -           1         
NCO1.counter_RNISHO63[9]          SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNISHO63[9]          SB_LUT4      O        Out     0.517     4.944       -         
un1_counterlt11_i                 Net          -        -       1.371     -           5         
NCO1.counter_RNIUCRV3[2]          SB_LUT4      I2       In      -         6.315       -         
NCO1.counter_RNIUCRV3[2]          SB_LUT4      O        Out     0.558     6.873       -         
counter_RNIUCRV3[2]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_2_c        SB_CARRY     I0       In      -         7.778       -         
NCO1.un1_counter_4_cry_2_c        SB_CARRY     CO       Out     0.380     8.158       -         
un1_counter_4_cry_2               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_3_c        SB_CARRY     CI       In      -         8.172       -         
NCO1.un1_counter_4_cry_3_c        SB_CARRY     CO       Out     0.186     8.358       -         
un1_counter_4_cry_3               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_4_c        SB_CARRY     CI       In      -         8.372       -         
NCO1.un1_counter_4_cry_4_c        SB_CARRY     CO       Out     0.186     8.558       -         
un1_counter_4_cry_4               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CI       In      -         8.572       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.186     8.758       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_0_c      SB_CARRY     CI       In      -         8.772       -         
NCO1.un1_counter_4_cry_6_0_c      SB_CARRY     CO       Out     0.186     8.958       -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         8.972       -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     9.158       -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         9.172       -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     9.358       -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_0_c      SB_CARRY     CI       In      -         9.372       -         
NCO1.un1_counter_4_cry_9_0_c      SB_CARRY     CO       Out     0.186     9.558       -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_0_c     SB_CARRY     CI       In      -         9.572       -         
NCO1.un1_counter_4_cry_10_0_c     SB_CARRY     CO       Out     0.186     9.758       -         
un1_counter_4_cry_10              Net          -        -       0.386     -           1         
NCO1.counter_RNO[11]              SB_LUT4      I3       In      -         10.144      -         
NCO1.counter_RNO[11]              SB_LUT4      O        Out     0.465     10.609      -         
counter_RNO[11]                   Net          -        -       1.507     -           1         
NCO1.counter[11]                  SB_DFF       D        In      -         12.116      -         
================================================================================================
Total path delay (propagation time + setup) of 12.271 is 5.020(40.9%) logic and 7.251(59.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.430
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.275

    - Propagation time:                      12.044
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.768

    Number of logic level(s):                13
    Starting point:                          NCO1.counter[3] / Q
    Ending point:                            NCO1.counter[11] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[3]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[3]                        Net          -        -       1.599     -           4         
NCO1.counter_RNIA3CC1[3]          SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNIA3CC1[3]          SB_LUT4      O        Out     0.589     2.984       -         
un1_counterlt8                    Net          -        -       1.371     -           1         
NCO1.counter_RNISHO63[9]          SB_LUT4      I2       In      -         4.355       -         
NCO1.counter_RNISHO63[9]          SB_LUT4      O        Out     0.517     4.872       -         
un1_counterlt11_i                 Net          -        -       1.371     -           5         
NCO1.counter_RNIUCRV3[2]          SB_LUT4      I2       In      -         6.243       -         
NCO1.counter_RNIUCRV3[2]          SB_LUT4      O        Out     0.558     6.801       -         
counter_RNIUCRV3[2]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_2_c        SB_CARRY     I0       In      -         7.706       -         
NCO1.un1_counter_4_cry_2_c        SB_CARRY     CO       Out     0.380     8.085       -         
un1_counter_4_cry_2               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_3_c        SB_CARRY     CI       In      -         8.100       -         
NCO1.un1_counter_4_cry_3_c        SB_CARRY     CO       Out     0.186     8.286       -         
un1_counter_4_cry_3               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_4_c        SB_CARRY     CI       In      -         8.300       -         
NCO1.un1_counter_4_cry_4_c        SB_CARRY     CO       Out     0.186     8.486       -         
un1_counter_4_cry_4               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CI       In      -         8.500       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.186     8.686       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_0_c      SB_CARRY     CI       In      -         8.700       -         
NCO1.un1_counter_4_cry_6_0_c      SB_CARRY     CO       Out     0.186     8.886       -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         8.899       -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     9.085       -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         9.100       -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     9.286       -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_0_c      SB_CARRY     CI       In      -         9.300       -         
NCO1.un1_counter_4_cry_9_0_c      SB_CARRY     CO       Out     0.186     9.486       -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_0_c     SB_CARRY     CI       In      -         9.500       -         
NCO1.un1_counter_4_cry_10_0_c     SB_CARRY     CO       Out     0.186     9.686       -         
un1_counter_4_cry_10              Net          -        -       0.386     -           1         
NCO1.counter_RNO[11]              SB_LUT4      I3       In      -         10.072      -         
NCO1.counter_RNO[11]              SB_LUT4      O        Out     0.465     10.537      -         
counter_RNO[11]                   Net          -        -       1.507     -           1         
NCO1.counter[11]                  SB_DFF       D        In      -         12.044      -         
================================================================================================
Total path delay (propagation time + setup) of 12.199 is 4.948(40.6%) logic and 7.251(59.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.430
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.275

    - Propagation time:                      12.023
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.748

    Number of logic level(s):                13
    Starting point:                          NCO1.counter[6] / Q
    Ending point:                            NCO1.counter[11] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[6]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[6]                        Net          -        -       1.599     -           4         
NCO1.counter_RNIAD911[6]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIAD911[6]          SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto8_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNISHO63[9]          SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNISHO63[9]          SB_LUT4      O        Out     0.465     4.893       -         
un1_counterlt11_i                 Net          -        -       1.371     -           5         
NCO1.counter_RNIUCRV3[2]          SB_LUT4      I2       In      -         6.264       -         
NCO1.counter_RNIUCRV3[2]          SB_LUT4      O        Out     0.517     6.780       -         
counter_RNIUCRV3[2]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_2_c        SB_CARRY     I0       In      -         7.685       -         
NCO1.un1_counter_4_cry_2_c        SB_CARRY     CO       Out     0.380     8.065       -         
un1_counter_4_cry_2               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_3_c        SB_CARRY     CI       In      -         8.079       -         
NCO1.un1_counter_4_cry_3_c        SB_CARRY     CO       Out     0.186     8.265       -         
un1_counter_4_cry_3               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_4_c        SB_CARRY     CI       In      -         8.279       -         
NCO1.un1_counter_4_cry_4_c        SB_CARRY     CO       Out     0.186     8.465       -         
un1_counter_4_cry_4               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CI       In      -         8.479       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.186     8.665       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_0_c      SB_CARRY     CI       In      -         8.679       -         
NCO1.un1_counter_4_cry_6_0_c      SB_CARRY     CO       Out     0.186     8.865       -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         8.879       -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     9.065       -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         9.079       -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     9.265       -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_0_c      SB_CARRY     CI       In      -         9.279       -         
NCO1.un1_counter_4_cry_9_0_c      SB_CARRY     CO       Out     0.186     9.465       -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_0_c     SB_CARRY     CI       In      -         9.479       -         
NCO1.un1_counter_4_cry_10_0_c     SB_CARRY     CO       Out     0.186     9.665       -         
un1_counter_4_cry_10              Net          -        -       0.386     -           1         
NCO1.counter_RNO[11]              SB_LUT4      I3       In      -         10.051      -         
NCO1.counter_RNO[11]              SB_LUT4      O        Out     0.465     10.516      -         
counter_RNO[11]                   Net          -        -       1.507     -           1         
NCO1.counter[11]                  SB_DFF       D        In      -         12.023      -         
================================================================================================
Total path delay (propagation time + setup) of 12.178 is 4.927(40.5%) logic and 7.251(59.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.430
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.275

    - Propagation time:                      12.013
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.737

    Number of logic level(s):                13
    Starting point:                          NCO1.counter[4] / Q
    Ending point:                            NCO1.counter[11] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[4]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[4]                        Net          -        -       1.599     -           4         
NCO1.counter_RNIA3CC1[3]          SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNIA3CC1[3]          SB_LUT4      O        Out     0.558     2.953       -         
un1_counterlt8                    Net          -        -       1.371     -           1         
NCO1.counter_RNISHO63[9]          SB_LUT4      I2       In      -         4.324       -         
NCO1.counter_RNISHO63[9]          SB_LUT4      O        Out     0.517     4.841       -         
un1_counterlt11_i                 Net          -        -       1.371     -           5         
NCO1.counter_RNIUCRV3[2]          SB_LUT4      I2       In      -         6.212       -         
NCO1.counter_RNIUCRV3[2]          SB_LUT4      O        Out     0.558     6.770       -         
counter_RNIUCRV3[2]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_2_c        SB_CARRY     I0       In      -         7.675       -         
NCO1.un1_counter_4_cry_2_c        SB_CARRY     CO       Out     0.380     8.054       -         
un1_counter_4_cry_2               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_3_c        SB_CARRY     CI       In      -         8.068       -         
NCO1.un1_counter_4_cry_3_c        SB_CARRY     CO       Out     0.186     8.254       -         
un1_counter_4_cry_3               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_4_c        SB_CARRY     CI       In      -         8.268       -         
NCO1.un1_counter_4_cry_4_c        SB_CARRY     CO       Out     0.186     8.454       -         
un1_counter_4_cry_4               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CI       In      -         8.468       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.186     8.654       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_0_c      SB_CARRY     CI       In      -         8.668       -         
NCO1.un1_counter_4_cry_6_0_c      SB_CARRY     CO       Out     0.186     8.854       -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         8.868       -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     9.054       -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         9.068       -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     9.254       -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_0_c      SB_CARRY     CI       In      -         9.268       -         
NCO1.un1_counter_4_cry_9_0_c      SB_CARRY     CO       Out     0.186     9.454       -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_0_c     SB_CARRY     CI       In      -         9.468       -         
NCO1.un1_counter_4_cry_10_0_c     SB_CARRY     CO       Out     0.186     9.654       -         
un1_counter_4_cry_10              Net          -        -       0.386     -           1         
NCO1.counter_RNO[11]              SB_LUT4      I3       In      -         10.040      -         
NCO1.counter_RNO[11]              SB_LUT4      O        Out     0.465     10.505      -         
counter_RNO[11]                   Net          -        -       1.507     -           1         
NCO1.counter[11]                  SB_DFF       D        In      -         12.013      -         
================================================================================================
Total path delay (propagation time + setup) of 12.168 is 4.917(40.4%) logic and 7.251(59.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.430
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.275

    - Propagation time:                      11.951
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.675

    Number of logic level(s):                13
    Starting point:                          NCO1.counter[7] / Q
    Ending point:                            NCO1.counter[11] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[7]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[7]                        Net          -        -       1.599     -           4         
NCO1.counter_RNIAD911[6]          SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNIAD911[6]          SB_LUT4      O        Out     0.589     2.984       -         
un1_counterlto8_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNISHO63[9]          SB_LUT4      I3       In      -         4.355       -         
NCO1.counter_RNISHO63[9]          SB_LUT4      O        Out     0.465     4.820       -         
un1_counterlt11_i                 Net          -        -       1.371     -           5         
NCO1.counter_RNIUCRV3[2]          SB_LUT4      I2       In      -         6.191       -         
NCO1.counter_RNIUCRV3[2]          SB_LUT4      O        Out     0.517     6.708       -         
counter_RNIUCRV3[2]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_2_c        SB_CARRY     I0       In      -         7.613       -         
NCO1.un1_counter_4_cry_2_c        SB_CARRY     CO       Out     0.380     7.993       -         
un1_counter_4_cry_2               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_3_c        SB_CARRY     CI       In      -         8.007       -         
NCO1.un1_counter_4_cry_3_c        SB_CARRY     CO       Out     0.186     8.193       -         
un1_counter_4_cry_3               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_4_c        SB_CARRY     CI       In      -         8.207       -         
NCO1.un1_counter_4_cry_4_c        SB_CARRY     CO       Out     0.186     8.393       -         
un1_counter_4_cry_4               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CI       In      -         8.407       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.186     8.593       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_0_c      SB_CARRY     CI       In      -         8.607       -         
NCO1.un1_counter_4_cry_6_0_c      SB_CARRY     CO       Out     0.186     8.793       -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         8.806       -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     8.992       -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         9.007       -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     9.193       -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_0_c      SB_CARRY     CI       In      -         9.207       -         
NCO1.un1_counter_4_cry_9_0_c      SB_CARRY     CO       Out     0.186     9.393       -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_0_c     SB_CARRY     CI       In      -         9.407       -         
NCO1.un1_counter_4_cry_10_0_c     SB_CARRY     CO       Out     0.186     9.593       -         
un1_counter_4_cry_10              Net          -        -       0.386     -           1         
NCO1.counter_RNO[11]              SB_LUT4      I3       In      -         9.979       -         
NCO1.counter_RNO[11]              SB_LUT4      O        Out     0.465     10.444      -         
counter_RNO[11]                   Net          -        -       1.507     -           1         
NCO1.counter[11]                  SB_DFF       D        In      -         11.951      -         
================================================================================================
Total path delay (propagation time + setup) of 12.106 is 4.855(40.1%) logic and 7.251(59.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             1 use
SB_CARRY        11 uses
SB_DFF          14 uses
VCC             1 use
SB_LUT4         24 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   14 (3%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 24 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 24 = 24 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 11:09:32 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

running placerI2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	24
    Number of DFFs      	:	14
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	11
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	26
    Number of DFFs      	:	14
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	11

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	11
    Combinational LogicCells
        Only LUT         	:	12
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	26/384
    PLBs                        :	4/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 2.5 (sec)

Final Design Statistics
    Number of LUTs      	:	26
    Number of DFFs      	:	14
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	11
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	26/384
    PLBs                        :	5/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 125.60 MHz | Target: 95.88 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 30
used logic cells: 26
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 30
used logic cells: 26
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 40 
I1212: Iteration  1 :     8 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133016K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 11:12:33 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:12:33 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:12:33 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:12:33 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 11:12:34 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:12:34 2023

multi_srs_gen completed
# Fri Dec 22 11:12:34 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:12:34 2023

premap completed with warnings
# Fri Dec 22 11:12:35 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:12:35 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:12:35 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 11:12:35 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 11:12:33 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module NCO in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input div on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Removing wire LED, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Register bit f_correct[1] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Register bit counter[15] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Pruning register bit 15 of counter[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Pruning register bit 1 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":3:10:3:12|Input div is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:12:33 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:12:33 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:12:33 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:12:34 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 11:12:34 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
TOP|clk     184.7 MHz     5.416         inferred     Autoconstr_clkgroup_0     17   
====================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Found inferred clock TOP|clk which controls 17 sequential elements including NCO1.counter[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 11:12:34 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 11:12:35 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|User-specified initial value defined for instance NCO1.counter[14:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|User-specified initial value defined for instance NCO1.f_correct[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		  38 /        17
   2		0h:00m:00s		    -2.54ns		  38 /        17
   3		0h:00m:00s		    -1.14ns		  39 /        17
   4		0h:00m:00s		    -0.44ns		  40 /        17

   5		0h:00m:00s		    -0.44ns		  40 /        17


   6		0h:00m:00s		    -0.44ns		  40 /        17
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               17         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock TOP|clk with period 10.77ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 11:12:35 2023
#


Top view:               TOP
Requested Frequency:    92.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.901

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            92.8 MHz      78.9 MHz      10.770        12.671        -1.901     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  10.770      -1.901  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       -1.901
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       -1.828
NCO1.counter[3]      TOP|clk       SB_DFF     Q       counter[3]      0.796       -1.808
NCO1.counter[11]     TOP|clk       SB_DFF     Q       counter[11]     0.796       -1.797
NCO1.counter[4]      TOP|clk       SB_DFF     Q       counter[4]      0.796       -1.735
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -1.704
NCO1.counter[12]     TOP|clk       SB_DFF     Q       counter[12]     0.796       -1.704
NCO1.counter[6]      TOP|clk       SB_DFF     Q       counter[6]      0.796       -1.611
NCO1.counter[7]      TOP|clk       SB_DFF     Q       counter[7]      0.796       -0.106
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -0.034
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                             Required           
Instance             Reference     Type       Pin     Net                 Time         Slack 
                     Clock                                                                   
---------------------------------------------------------------------------------------------
NCO1.counter[14]     TOP|clk       SB_DFF     D       counter_RNO[14]     10.615       -1.901
NCO1.counter[13]     TOP|clk       SB_DFF     D       counter_RNO[13]     10.615       -1.608
NCO1.counter[12]     TOP|clk       SB_DFF     D       counter_RNO[12]     10.615       -1.408
NCO1.counter[11]     TOP|clk       SB_DFF     D       counter_RNO[11]     10.615       -1.208
NCO1.counter[10]     TOP|clk       SB_DFF     D       counter_RNO[10]     10.615       -1.008
NCO1.counter[9]      TOP|clk       SB_DFF     D       counter_RNO[9]      10.615       -0.808
NCO1.counter[8]      TOP|clk       SB_DFF     D       counter_RNO[8]      10.615       -0.608
NCO1.counter[7]      TOP|clk       SB_DFF     D       counter_RNO[7]      10.615       -0.408
NCO1.counter[6]      TOP|clk       SB_DFF     D       counter_RNO[6]      10.615       -0.208
NCO1.counter[5]      TOP|clk       SB_DFF     D       counter_RNO[5]      10.615       -0.008
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.770
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.615

    - Propagation time:                      12.516
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.901

    Number of logic level(s):                15
    Starting point:                          NCO1.counter[9] / Q
    Ending point:                            NCO1.counter[14] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
NCO1.counter[9]                    SB_DFF       Q        Out     0.796     0.796       -         
counter[9]                         Net          -        -       1.599     -           4         
NCO1.counter_RNIRP2L1[9]           SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIRP2L1[9]           SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto12_2                 Net          -        -       1.371     -           8         
NCO1.counter_RNI0UET3[14]          SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNI0UET3[14]          SB_LUT4      O        Out     0.517     4.944       -         
un1_counterlto14_1_1               Net          -        -       1.371     -           7         
NCO1.un1_counter_4_cry_3_c_RNO     SB_LUT4      I3       In      -         6.315       -         
NCO1.un1_counter_4_cry_3_c_RNO     SB_LUT4      O        Out     0.465     6.780       -         
un1_counter_4_cry_3_c_RNO          Net          -        -       0.905     -           1         
NCO1.un1_counter_4_cry_3_c         SB_CARRY     I0       In      -         7.685       -         
NCO1.un1_counter_4_cry_3_c         SB_CARRY     CO       Out     0.380     8.065       -         
un1_counter_4_cry_3                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_4_c         SB_CARRY     CI       In      -         8.079       -         
NCO1.un1_counter_4_cry_4_c         SB_CARRY     CO       Out     0.186     8.265       -         
un1_counter_4_cry_4                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_5_c         SB_CARRY     CI       In      -         8.279       -         
NCO1.un1_counter_4_cry_5_c         SB_CARRY     CO       Out     0.186     8.465       -         
un1_counter_4_cry_5                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c         SB_CARRY     CI       In      -         8.479       -         
NCO1.un1_counter_4_cry_6_c         SB_CARRY     CO       Out     0.186     8.665       -         
un1_counter_4_cry_6                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c         SB_CARRY     CI       In      -         8.679       -         
NCO1.un1_counter_4_cry_7_c         SB_CARRY     CO       Out     0.186     8.865       -         
un1_counter_4_cry_7                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c         SB_CARRY     CI       In      -         8.879       -         
NCO1.un1_counter_4_cry_8_c         SB_CARRY     CO       Out     0.186     9.065       -         
un1_counter_4_cry_8                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c         SB_CARRY     CI       In      -         9.079       -         
NCO1.un1_counter_4_cry_9_c         SB_CARRY     CO       Out     0.186     9.265       -         
un1_counter_4_cry_9                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c        SB_CARRY     CI       In      -         9.279       -         
NCO1.un1_counter_4_cry_10_c        SB_CARRY     CO       Out     0.186     9.465       -         
un1_counter_4_cry_10               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c        SB_CARRY     CI       In      -         9.479       -         
NCO1.un1_counter_4_cry_11_c        SB_CARRY     CO       Out     0.186     9.665       -         
un1_counter_4_cry_11               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c        SB_CARRY     CI       In      -         9.679       -         
NCO1.un1_counter_4_cry_12_c        SB_CARRY     CO       Out     0.186     9.865       -         
un1_counter_4_cry_12               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c        SB_CARRY     CI       In      -         9.879       -         
NCO1.un1_counter_4_cry_13_c        SB_CARRY     CO       Out     0.186     10.065      -         
un1_counter_4_cry_13               Net          -        -       0.386     -           1         
NCO1.counter_RNO[14]               SB_LUT4      I2       In      -         10.451      -         
NCO1.counter_RNO[14]               SB_LUT4      O        Out     0.558     11.009      -         
counter_RNO[14]                    Net          -        -       1.507     -           1         
NCO1.counter[14]                   SB_DFF       D        In      -         12.516      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.671 is 5.392(42.6%) logic and 7.279(57.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.770
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.615

    - Propagation time:                      12.444
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.828

    Number of logic level(s):                15
    Starting point:                          NCO1.counter[10] / Q
    Ending point:                            NCO1.counter[14] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
NCO1.counter[10]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[10]                        Net          -        -       1.599     -           4         
NCO1.counter_RNIRP2L1[9]           SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNIRP2L1[9]           SB_LUT4      O        Out     0.589     2.984       -         
un1_counterlto12_2                 Net          -        -       1.371     -           8         
NCO1.counter_RNI0UET3[14]          SB_LUT4      I2       In      -         4.355       -         
NCO1.counter_RNI0UET3[14]          SB_LUT4      O        Out     0.517     4.872       -         
un1_counterlto14_1_1               Net          -        -       1.371     -           7         
NCO1.un1_counter_4_cry_3_c_RNO     SB_LUT4      I3       In      -         6.243       -         
NCO1.un1_counter_4_cry_3_c_RNO     SB_LUT4      O        Out     0.465     6.708       -         
un1_counter_4_cry_3_c_RNO          Net          -        -       0.905     -           1         
NCO1.un1_counter_4_cry_3_c         SB_CARRY     I0       In      -         7.613       -         
NCO1.un1_counter_4_cry_3_c         SB_CARRY     CO       Out     0.380     7.993       -         
un1_counter_4_cry_3                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_4_c         SB_CARRY     CI       In      -         8.007       -         
NCO1.un1_counter_4_cry_4_c         SB_CARRY     CO       Out     0.186     8.193       -         
un1_counter_4_cry_4                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_5_c         SB_CARRY     CI       In      -         8.207       -         
NCO1.un1_counter_4_cry_5_c         SB_CARRY     CO       Out     0.186     8.393       -         
un1_counter_4_cry_5                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c         SB_CARRY     CI       In      -         8.407       -         
NCO1.un1_counter_4_cry_6_c         SB_CARRY     CO       Out     0.186     8.593       -         
un1_counter_4_cry_6                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c         SB_CARRY     CI       In      -         8.607       -         
NCO1.un1_counter_4_cry_7_c         SB_CARRY     CO       Out     0.186     8.793       -         
un1_counter_4_cry_7                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c         SB_CARRY     CI       In      -         8.806       -         
NCO1.un1_counter_4_cry_8_c         SB_CARRY     CO       Out     0.186     8.992       -         
un1_counter_4_cry_8                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c         SB_CARRY     CI       In      -         9.007       -         
NCO1.un1_counter_4_cry_9_c         SB_CARRY     CO       Out     0.186     9.193       -         
un1_counter_4_cry_9                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c        SB_CARRY     CI       In      -         9.207       -         
NCO1.un1_counter_4_cry_10_c        SB_CARRY     CO       Out     0.186     9.393       -         
un1_counter_4_cry_10               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c        SB_CARRY     CI       In      -         9.407       -         
NCO1.un1_counter_4_cry_11_c        SB_CARRY     CO       Out     0.186     9.593       -         
un1_counter_4_cry_11               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c        SB_CARRY     CI       In      -         9.607       -         
NCO1.un1_counter_4_cry_12_c        SB_CARRY     CO       Out     0.186     9.793       -         
un1_counter_4_cry_12               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c        SB_CARRY     CI       In      -         9.806       -         
NCO1.un1_counter_4_cry_13_c        SB_CARRY     CO       Out     0.186     9.992       -         
un1_counter_4_cry_13               Net          -        -       0.386     -           1         
NCO1.counter_RNO[14]               SB_LUT4      I2       In      -         10.379      -         
NCO1.counter_RNO[14]               SB_LUT4      O        Out     0.558     10.937      -         
counter_RNO[14]                    Net          -        -       1.507     -           1         
NCO1.counter[14]                   SB_DFF       D        In      -         12.444      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.599 is 5.320(42.2%) logic and 7.279(57.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.770
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.615

    - Propagation time:                      12.423
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.808

    Number of logic level(s):                15
    Starting point:                          NCO1.counter[3] / Q
    Ending point:                            NCO1.counter[14] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
NCO1.counter[3]                    SB_DFF       Q        Out     0.796     0.796       -         
counter[3]                         Net          -        -       1.599     -           4         
NCO1.counter_RNIE7CC1[3]           SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]           SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto14_a0_0              Net          -        -       1.371     -           1         
NCO1.counter_RNI0UET3[14]          SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNI0UET3[14]          SB_LUT4      O        Out     0.424     4.851       -         
un1_counterlto14_1_1               Net          -        -       1.371     -           7         
NCO1.un1_counter_4_cry_3_c_RNO     SB_LUT4      I3       In      -         6.222       -         
NCO1.un1_counter_4_cry_3_c_RNO     SB_LUT4      O        Out     0.465     6.687       -         
un1_counter_4_cry_3_c_RNO          Net          -        -       0.905     -           1         
NCO1.un1_counter_4_cry_3_c         SB_CARRY     I0       In      -         7.592       -         
NCO1.un1_counter_4_cry_3_c         SB_CARRY     CO       Out     0.380     7.972       -         
un1_counter_4_cry_3                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_4_c         SB_CARRY     CI       In      -         7.986       -         
NCO1.un1_counter_4_cry_4_c         SB_CARRY     CO       Out     0.186     8.172       -         
un1_counter_4_cry_4                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_5_c         SB_CARRY     CI       In      -         8.186       -         
NCO1.un1_counter_4_cry_5_c         SB_CARRY     CO       Out     0.186     8.372       -         
un1_counter_4_cry_5                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c         SB_CARRY     CI       In      -         8.386       -         
NCO1.un1_counter_4_cry_6_c         SB_CARRY     CO       Out     0.186     8.572       -         
un1_counter_4_cry_6                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c         SB_CARRY     CI       In      -         8.586       -         
NCO1.un1_counter_4_cry_7_c         SB_CARRY     CO       Out     0.186     8.772       -         
un1_counter_4_cry_7                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c         SB_CARRY     CI       In      -         8.786       -         
NCO1.un1_counter_4_cry_8_c         SB_CARRY     CO       Out     0.186     8.972       -         
un1_counter_4_cry_8                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c         SB_CARRY     CI       In      -         8.986       -         
NCO1.un1_counter_4_cry_9_c         SB_CARRY     CO       Out     0.186     9.172       -         
un1_counter_4_cry_9                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c        SB_CARRY     CI       In      -         9.186       -         
NCO1.un1_counter_4_cry_10_c        SB_CARRY     CO       Out     0.186     9.372       -         
un1_counter_4_cry_10               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c        SB_CARRY     CI       In      -         9.386       -         
NCO1.un1_counter_4_cry_11_c        SB_CARRY     CO       Out     0.186     9.572       -         
un1_counter_4_cry_11               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c        SB_CARRY     CI       In      -         9.586       -         
NCO1.un1_counter_4_cry_12_c        SB_CARRY     CO       Out     0.186     9.772       -         
un1_counter_4_cry_12               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c        SB_CARRY     CI       In      -         9.786       -         
NCO1.un1_counter_4_cry_13_c        SB_CARRY     CO       Out     0.186     9.972       -         
un1_counter_4_cry_13               Net          -        -       0.386     -           1         
NCO1.counter_RNO[14]               SB_LUT4      I2       In      -         10.358      -         
NCO1.counter_RNO[14]               SB_LUT4      O        Out     0.558     10.916      -         
counter_RNO[14]                    Net          -        -       1.507     -           1         
NCO1.counter[14]                   SB_DFF       D        In      -         12.423      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.578 is 5.299(42.1%) logic and 7.279(57.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.770
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.615

    - Propagation time:                      12.413
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.797

    Number of logic level(s):                15
    Starting point:                          NCO1.counter[11] / Q
    Ending point:                            NCO1.counter[14] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
NCO1.counter[11]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[11]                        Net          -        -       1.599     -           4         
NCO1.counter_RNIRP2L1[9]           SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNIRP2L1[9]           SB_LUT4      O        Out     0.558     2.953       -         
un1_counterlto12_2                 Net          -        -       1.371     -           8         
NCO1.counter_RNI0UET3[14]          SB_LUT4      I2       In      -         4.324       -         
NCO1.counter_RNI0UET3[14]          SB_LUT4      O        Out     0.517     4.841       -         
un1_counterlto14_1_1               Net          -        -       1.371     -           7         
NCO1.un1_counter_4_cry_3_c_RNO     SB_LUT4      I3       In      -         6.212       -         
NCO1.un1_counter_4_cry_3_c_RNO     SB_LUT4      O        Out     0.465     6.677       -         
un1_counter_4_cry_3_c_RNO          Net          -        -       0.905     -           1         
NCO1.un1_counter_4_cry_3_c         SB_CARRY     I0       In      -         7.582       -         
NCO1.un1_counter_4_cry_3_c         SB_CARRY     CO       Out     0.380     7.961       -         
un1_counter_4_cry_3                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_4_c         SB_CARRY     CI       In      -         7.975       -         
NCO1.un1_counter_4_cry_4_c         SB_CARRY     CO       Out     0.186     8.161       -         
un1_counter_4_cry_4                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_5_c         SB_CARRY     CI       In      -         8.175       -         
NCO1.un1_counter_4_cry_5_c         SB_CARRY     CO       Out     0.186     8.361       -         
un1_counter_4_cry_5                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c         SB_CARRY     CI       In      -         8.375       -         
NCO1.un1_counter_4_cry_6_c         SB_CARRY     CO       Out     0.186     8.561       -         
un1_counter_4_cry_6                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c         SB_CARRY     CI       In      -         8.575       -         
NCO1.un1_counter_4_cry_7_c         SB_CARRY     CO       Out     0.186     8.761       -         
un1_counter_4_cry_7                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c         SB_CARRY     CI       In      -         8.775       -         
NCO1.un1_counter_4_cry_8_c         SB_CARRY     CO       Out     0.186     8.961       -         
un1_counter_4_cry_8                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c         SB_CARRY     CI       In      -         8.975       -         
NCO1.un1_counter_4_cry_9_c         SB_CARRY     CO       Out     0.186     9.161       -         
un1_counter_4_cry_9                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c        SB_CARRY     CI       In      -         9.175       -         
NCO1.un1_counter_4_cry_10_c        SB_CARRY     CO       Out     0.186     9.361       -         
un1_counter_4_cry_10               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c        SB_CARRY     CI       In      -         9.375       -         
NCO1.un1_counter_4_cry_11_c        SB_CARRY     CO       Out     0.186     9.561       -         
un1_counter_4_cry_11               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c        SB_CARRY     CI       In      -         9.575       -         
NCO1.un1_counter_4_cry_12_c        SB_CARRY     CO       Out     0.186     9.761       -         
un1_counter_4_cry_12               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c        SB_CARRY     CI       In      -         9.775       -         
NCO1.un1_counter_4_cry_13_c        SB_CARRY     CO       Out     0.186     9.961       -         
un1_counter_4_cry_13               Net          -        -       0.386     -           1         
NCO1.counter_RNO[14]               SB_LUT4      I2       In      -         10.347      -         
NCO1.counter_RNO[14]               SB_LUT4      O        Out     0.558     10.905      -         
counter_RNO[14]                    Net          -        -       1.507     -           1         
NCO1.counter[14]                   SB_DFF       D        In      -         12.413      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.568 is 5.288(42.1%) logic and 7.279(57.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.770
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.615

    - Propagation time:                      12.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.735

    Number of logic level(s):                15
    Starting point:                          NCO1.counter[4] / Q
    Ending point:                            NCO1.counter[14] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
NCO1.counter[4]                    SB_DFF       Q        Out     0.796     0.796       -         
counter[4]                         Net          -        -       1.599     -           4         
NCO1.counter_RNIE7CC1[3]           SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]           SB_LUT4      O        Out     0.589     2.984       -         
un1_counterlto14_a0_0              Net          -        -       1.371     -           1         
NCO1.counter_RNI0UET3[14]          SB_LUT4      I3       In      -         4.355       -         
NCO1.counter_RNI0UET3[14]          SB_LUT4      O        Out     0.424     4.779       -         
un1_counterlto14_1_1               Net          -        -       1.371     -           7         
NCO1.un1_counter_4_cry_3_c_RNO     SB_LUT4      I3       In      -         6.150       -         
NCO1.un1_counter_4_cry_3_c_RNO     SB_LUT4      O        Out     0.465     6.615       -         
un1_counter_4_cry_3_c_RNO          Net          -        -       0.905     -           1         
NCO1.un1_counter_4_cry_3_c         SB_CARRY     I0       In      -         7.520       -         
NCO1.un1_counter_4_cry_3_c         SB_CARRY     CO       Out     0.380     7.900       -         
un1_counter_4_cry_3                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_4_c         SB_CARRY     CI       In      -         7.913       -         
NCO1.un1_counter_4_cry_4_c         SB_CARRY     CO       Out     0.186     8.100       -         
un1_counter_4_cry_4                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_5_c         SB_CARRY     CI       In      -         8.114       -         
NCO1.un1_counter_4_cry_5_c         SB_CARRY     CO       Out     0.186     8.300       -         
un1_counter_4_cry_5                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c         SB_CARRY     CI       In      -         8.314       -         
NCO1.un1_counter_4_cry_6_c         SB_CARRY     CO       Out     0.186     8.500       -         
un1_counter_4_cry_6                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c         SB_CARRY     CI       In      -         8.514       -         
NCO1.un1_counter_4_cry_7_c         SB_CARRY     CO       Out     0.186     8.700       -         
un1_counter_4_cry_7                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c         SB_CARRY     CI       In      -         8.713       -         
NCO1.un1_counter_4_cry_8_c         SB_CARRY     CO       Out     0.186     8.899       -         
un1_counter_4_cry_8                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c         SB_CARRY     CI       In      -         8.914       -         
NCO1.un1_counter_4_cry_9_c         SB_CARRY     CO       Out     0.186     9.100       -         
un1_counter_4_cry_9                Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c        SB_CARRY     CI       In      -         9.114       -         
NCO1.un1_counter_4_cry_10_c        SB_CARRY     CO       Out     0.186     9.300       -         
un1_counter_4_cry_10               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c        SB_CARRY     CI       In      -         9.314       -         
NCO1.un1_counter_4_cry_11_c        SB_CARRY     CO       Out     0.186     9.500       -         
un1_counter_4_cry_11               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c        SB_CARRY     CI       In      -         9.514       -         
NCO1.un1_counter_4_cry_12_c        SB_CARRY     CO       Out     0.186     9.700       -         
un1_counter_4_cry_12               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c        SB_CARRY     CI       In      -         9.713       -         
NCO1.un1_counter_4_cry_13_c        SB_CARRY     CO       Out     0.186     9.899       -         
un1_counter_4_cry_13               Net          -        -       0.386     -           1         
NCO1.counter_RNO[14]               SB_LUT4      I2       In      -         10.286      -         
NCO1.counter_RNO[14]               SB_LUT4      O        Out     0.558     10.844      -         
counter_RNO[14]                    Net          -        -       1.507     -           1         
NCO1.counter[14]                   SB_DFF       D        In      -         12.351      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.506 is 5.227(41.8%) logic and 7.279(58.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             1 use
SB_CARRY        25 uses
SB_DFF          17 uses
VCC             1 use
SB_LUT4         44 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   17 (4%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 44 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 44 = 44 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 11:12:35 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	44
    Number of DFFs      	:	17
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	46
    Number of DFFs      	:	17
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	4
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	18
        CARRY Only       	:	1
        LUT with CARRY   	:	11
    LogicCells                  :	47/384
    PLBs                        :	7/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.2 (sec)

Final Design Statistics
    Number of LUTs      	:	46
    Number of DFFs      	:	17
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	47/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 99.33 MHz | Target: 92.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 95
used logic cells: 47
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 95
used logic cells: 47
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 76 
I1212: Iteration  1 :    12 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133436K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 11:17:27 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:17:27 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:17:27 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:17:27 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 11:17:29 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:17:29 2023

multi_srs_gen completed
# Fri Dec 22 11:17:29 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:17:29 2023

premap completed
# Fri Dec 22 11:17:29 2023

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:17:29 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:17:29 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed
# Fri Dec 22 11:17:30 2023

Return Code: 0
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 11:17:27 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module NCO in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input div on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Removing wire LED, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@W: CL138 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Removing register 'NCO_clk' because it is only assigned 0 or its original value.
@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Pruning unused register f_correct[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Pruning unused register counter[20:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":2:10:2:12|Input clk is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":3:10:3:12|Input div is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:10:4:19|Input div_enable is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:17:28 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:17:28 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:17:28 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:17:29 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 11:17:29 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Removing instance NCO1 (in view: work.TOP(verilog)) of type view:work.NCO(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 11:17:29 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 11:17:29 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 11:17:30 2023
#


Top view:               TOP
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
SB_LUT4         0 uses

I/O ports: 15
I/O primitives: 11
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 11:17:30 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for clk, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	11/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	11/21


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           132724K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 11:22:43 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:22:43 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:22:43 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:22:43 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 11:22:44 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:22:44 2023

multi_srs_gen completed
# Fri Dec 22 11:22:44 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:22:44 2023

premap completed
# Fri Dec 22 11:22:44 2023

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:22:44 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:22:44 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed
# Fri Dec 22 11:22:45 2023

Return Code: 0
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 11:22:43 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module NCO in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input div on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Removing wire LED, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@W: CL138 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Removing register 'NCO_clk' because it is only assigned 0 or its original value.
@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Pruning unused register f_correct[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Pruning unused register counter[20:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":2:10:2:12|Input clk is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":3:10:3:12|Input div is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:10:4:19|Input div_enable is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:22:43 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:22:43 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:22:43 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:22:44 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 11:22:44 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Removing instance NCO1 (in view: work.TOP(verilog)) of type view:work.NCO(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 11:22:44 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 11:22:45 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 11:22:45 2023
#


Top view:               TOP
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
SB_LUT4         0 uses

I/O ports: 15
I/O primitives: 11
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 11:22:45 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for clk, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	11/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	11/21


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           132724K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 11:25:12 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:25:12 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:25:12 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:25:12 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 11:25:13 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:25:13 2023

multi_srs_gen completed
# Fri Dec 22 11:25:13 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:25:13 2023

premap completed with warnings
# Fri Dec 22 11:25:14 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:25:14 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:25:14 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 11:25:15 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 11:25:12 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module NCO in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input div on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Removing wire LED, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Register bit f_correct[1] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Register bit counter[20] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Pruning register bit 20 of counter[20:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Pruning register bit 1 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Register bit counter[19] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Pruning register bit 19 of counter[19:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":3:10:3:12|Input div is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:25:12 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:25:12 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:25:12 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:25:13 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 11:25:13 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
TOP|clk     166.3 MHz     6.015         inferred     Autoconstr_clkgroup_0     21   
====================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Found inferred clock TOP|clk which controls 21 sequential elements including NCO1.counter[18:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 11:25:14 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 11:25:14 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|User-specified initial value defined for instance NCO1.counter[18:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|User-specified initial value defined for instance NCO1.f_correct[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  73 /        21
   2		0h:00m:00s		    -2.28ns		  73 /        21

   3		0h:00m:00s		    -1.03ns		  76 /        21


   4		0h:00m:00s		    -1.03ns		  76 /        21
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               21         NCO1.f_correct[0]
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock TOP|clk with period 10.19ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 11:25:14 2023
#


Top view:               TOP
Requested Frequency:    98.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.798

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            98.1 MHz      83.4 MHz      10.189        11.988        -1.798     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  10.189      -1.798  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                      Starting                                          Arrival           
Instance              Reference     Type       Pin     Net              Time        Slack 
                      Clock                                                               
------------------------------------------------------------------------------------------
NCO1.f_correct[0]     TOP|clk       SB_DFF     Q       f_correct[0]     0.796       -1.798
NCO1.counter[0]       TOP|clk       SB_DFF     Q       counter[0]       0.796       -1.756
NCO1.counter[1]       TOP|clk       SB_DFF     Q       counter[1]       0.796       -1.598
NCO1.counter[2]       TOP|clk       SB_DFF     Q       counter[2]       0.796       -1.398
NCO1.counter[3]       TOP|clk       SB_DFF     Q       counter[3]       0.796       -1.156
NCO1.counter[4]       TOP|clk       SB_DFF     Q       counter[4]       0.796       -1.122
NCO1.counter[5]       TOP|clk       SB_DFF     Q       counter[5]       0.796       -0.953
NCO1.counter[6]       TOP|clk       SB_DFF     Q       counter[6]       0.796       -0.753
NCO1.counter[7]       TOP|clk       SB_DFF     Q       counter[7]       0.796       -0.553
NCO1.counter[8]       TOP|clk       SB_DFF     Q       counter[8]       0.796       -0.425
==========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                               Required           
Instance             Reference     Type         Pin     Net                 Time         Slack 
                     Clock                                                                     
-----------------------------------------------------------------------------------------------
NCO1.counter[18]     TOP|clk       SB_DFF       D       counter_RNO[18]     10.034       -1.798
NCO1.counter[17]     TOP|clk       SB_DFF       D       counter_RNO[17]     10.034       -1.526
NCO1.counter[16]     TOP|clk       SB_DFF       D       counter_RNO[16]     10.034       -1.326
NCO1.counter[15]     TOP|clk       SB_DFF       D       counter_RNO[15]     10.034       -1.126
NCO1.counter[14]     TOP|clk       SB_DFF       D       counter_RNO[14]     10.034       -0.926
NCO1.counter[13]     TOP|clk       SB_DFF       D       counter_RNO[13]     10.034       -0.726
NCO1.counter[12]     TOP|clk       SB_DFF       D       counter_RNO[12]     10.034       -0.526
NCO1.counter[11]     TOP|clk       SB_DFF       D       counter_RNO[11]     10.034       -0.326
NCO1.NCO_clk         TOP|clk       SB_DFFSS     D       NCO_clk_en          10.034       -0.275
NCO1.counter[10]     TOP|clk       SB_DFF       D       counter_RNO[10]     10.034       -0.126
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.189
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.034

    - Propagation time:                      11.833
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.798

    Number of logic level(s):                21
    Starting point:                          NCO1.f_correct[0] / Q
    Ending point:                            NCO1.counter[18] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
NCO1.f_correct[0]                         SB_DFF       Q        Out     0.796     0.796       -         
f_correct[0]                              Net          -        -       0.834     -           6         
NCO1.un1_counter_4_4_cry_0_c              SB_CARRY     I0       In      -         1.630       -         
NCO1.un1_counter_4_4_cry_0_c              SB_CARRY     CO       Out     0.380     2.009       -         
un1_counter_4_4_cry_0                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_1_c              SB_CARRY     CI       In      -         2.023       -         
NCO1.un1_counter_4_4_cry_1_c              SB_CARRY     CO       Out     0.186     2.209       -         
un1_counter_4_4_cry_1                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_2_c              SB_CARRY     CI       In      -         2.223       -         
NCO1.un1_counter_4_4_cry_2_c              SB_CARRY     CO       Out     0.186     2.409       -         
un1_counter_4_4_cry_2                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_3_c              SB_CARRY     CI       In      -         2.423       -         
NCO1.un1_counter_4_4_cry_3_c              SB_CARRY     CO       Out     0.186     2.609       -         
un1_counter_4_4_cry_3                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_4_c              SB_CARRY     CI       In      -         2.623       -         
NCO1.un1_counter_4_4_cry_4_c              SB_CARRY     CO       Out     0.186     2.809       -         
un1_counter_4_4_cry_4                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_5_c              SB_CARRY     CI       In      -         2.823       -         
NCO1.un1_counter_4_4_cry_5_c              SB_CARRY     CO       Out     0.186     3.009       -         
un1_counter_4_4_cry_5                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_6_c              SB_CARRY     CI       In      -         3.023       -         
NCO1.un1_counter_4_4_cry_6_c              SB_CARRY     CO       Out     0.186     3.209       -         
un1_counter_4_4_cry_6                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_7_c              SB_CARRY     CI       In      -         3.223       -         
NCO1.un1_counter_4_4_cry_7_c              SB_CARRY     CO       Out     0.186     3.409       -         
un1_counter_4_4_cry_7                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_8_c              SB_CARRY     CI       In      -         3.423       -         
NCO1.un1_counter_4_4_cry_8_c              SB_CARRY     CO       Out     0.186     3.609       -         
un1_counter_4_4_cry_8                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_9_c              SB_CARRY     CI       In      -         3.623       -         
NCO1.un1_counter_4_4_cry_9_c              SB_CARRY     CO       Out     0.186     3.809       -         
un1_counter_4_4_cry_9                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_10_c             SB_CARRY     CI       In      -         3.823       -         
NCO1.un1_counter_4_4_cry_10_c             SB_CARRY     CO       Out     0.186     4.009       -         
un1_counter_4_4_cry_10                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_11_c             SB_CARRY     CI       In      -         4.023       -         
NCO1.un1_counter_4_4_cry_11_c             SB_CARRY     CO       Out     0.186     4.209       -         
un1_counter_4_4_cry_11                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_12_c             SB_CARRY     CI       In      -         4.223       -         
NCO1.un1_counter_4_4_cry_12_c             SB_CARRY     CO       Out     0.186     4.409       -         
un1_counter_4_4_cry_12                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_13_c             SB_CARRY     CI       In      -         4.423       -         
NCO1.un1_counter_4_4_cry_13_c             SB_CARRY     CO       Out     0.186     4.609       -         
un1_counter_4_4_cry_13                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_14_c             SB_CARRY     CI       In      -         4.623       -         
NCO1.un1_counter_4_4_cry_14_c             SB_CARRY     CO       Out     0.186     4.809       -         
un1_counter_4_4_cry_14                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_15_c             SB_CARRY     CI       In      -         4.823       -         
NCO1.un1_counter_4_4_cry_15_c             SB_CARRY     CO       Out     0.186     5.009       -         
un1_counter_4_4_cry_15                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_16_c             SB_CARRY     CI       In      -         5.023       -         
NCO1.un1_counter_4_4_cry_16_c             SB_CARRY     CO       Out     0.186     5.209       -         
un1_counter_4_4_cry_16                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_17_c             SB_CARRY     CI       In      -         5.223       -         
NCO1.un1_counter_4_4_cry_17_c             SB_CARRY     CO       Out     0.186     5.409       -         
un1_counter_4_4_cry_17                    Net          -        -       0.386     -           1         
NCO1.un1_counter_4_4_cry_17_c_RNIE73F     SB_LUT4      I3       In      -         5.795       -         
NCO1.un1_counter_4_4_cry_17_c_RNIE73F     SB_LUT4      O        Out     0.465     6.261       -         
un1_counter_4_4[18]                       Net          -        -       1.371     -           2         
NCO1.counter_RNO_0[18]                    SB_LUT4      I0       In      -         7.631       -         
NCO1.counter_RNO_0[18]                    SB_LUT4      O        Out     0.661     8.293       -         
un1_counter_40[18]                        Net          -        -       1.371     -           1         
NCO1.counter_RNO[18]                      SB_LUT4      I0       In      -         9.664       -         
NCO1.counter_RNO[18]                      SB_LUT4      O        Out     0.661     10.325      -         
counter_RNO[18]                           Net          -        -       1.507     -           1         
NCO1.counter[18]                          SB_DFF       D        In      -         11.833      -         
========================================================================================================
Total path delay (propagation time + setup) of 11.988 is 6.281(52.4%) logic and 5.707(47.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.189
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.034

    - Propagation time:                      11.790
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.756

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[0] / Q
    Ending point:                            NCO1.counter[18] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
NCO1.counter[0]                           SB_DFF       Q        Out     0.796     0.796       -         
counter[0]                                Net          -        -       0.834     -           2         
NCO1.un1_counter_4_4_cry_0_c              SB_CARRY     I1       In      -         1.630       -         
NCO1.un1_counter_4_4_cry_0_c              SB_CARRY     CO       Out     0.337     1.967       -         
un1_counter_4_4_cry_0                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_1_c              SB_CARRY     CI       In      -         1.981       -         
NCO1.un1_counter_4_4_cry_1_c              SB_CARRY     CO       Out     0.186     2.167       -         
un1_counter_4_4_cry_1                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_2_c              SB_CARRY     CI       In      -         2.181       -         
NCO1.un1_counter_4_4_cry_2_c              SB_CARRY     CO       Out     0.186     2.367       -         
un1_counter_4_4_cry_2                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_3_c              SB_CARRY     CI       In      -         2.381       -         
NCO1.un1_counter_4_4_cry_3_c              SB_CARRY     CO       Out     0.186     2.567       -         
un1_counter_4_4_cry_3                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_4_c              SB_CARRY     CI       In      -         2.581       -         
NCO1.un1_counter_4_4_cry_4_c              SB_CARRY     CO       Out     0.186     2.767       -         
un1_counter_4_4_cry_4                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_5_c              SB_CARRY     CI       In      -         2.781       -         
NCO1.un1_counter_4_4_cry_5_c              SB_CARRY     CO       Out     0.186     2.967       -         
un1_counter_4_4_cry_5                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_6_c              SB_CARRY     CI       In      -         2.981       -         
NCO1.un1_counter_4_4_cry_6_c              SB_CARRY     CO       Out     0.186     3.167       -         
un1_counter_4_4_cry_6                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_7_c              SB_CARRY     CI       In      -         3.181       -         
NCO1.un1_counter_4_4_cry_7_c              SB_CARRY     CO       Out     0.186     3.367       -         
un1_counter_4_4_cry_7                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_8_c              SB_CARRY     CI       In      -         3.381       -         
NCO1.un1_counter_4_4_cry_8_c              SB_CARRY     CO       Out     0.186     3.567       -         
un1_counter_4_4_cry_8                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_9_c              SB_CARRY     CI       In      -         3.581       -         
NCO1.un1_counter_4_4_cry_9_c              SB_CARRY     CO       Out     0.186     3.767       -         
un1_counter_4_4_cry_9                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_10_c             SB_CARRY     CI       In      -         3.781       -         
NCO1.un1_counter_4_4_cry_10_c             SB_CARRY     CO       Out     0.186     3.967       -         
un1_counter_4_4_cry_10                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_11_c             SB_CARRY     CI       In      -         3.981       -         
NCO1.un1_counter_4_4_cry_11_c             SB_CARRY     CO       Out     0.186     4.167       -         
un1_counter_4_4_cry_11                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_12_c             SB_CARRY     CI       In      -         4.181       -         
NCO1.un1_counter_4_4_cry_12_c             SB_CARRY     CO       Out     0.186     4.367       -         
un1_counter_4_4_cry_12                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_13_c             SB_CARRY     CI       In      -         4.381       -         
NCO1.un1_counter_4_4_cry_13_c             SB_CARRY     CO       Out     0.186     4.567       -         
un1_counter_4_4_cry_13                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_14_c             SB_CARRY     CI       In      -         4.581       -         
NCO1.un1_counter_4_4_cry_14_c             SB_CARRY     CO       Out     0.186     4.767       -         
un1_counter_4_4_cry_14                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_15_c             SB_CARRY     CI       In      -         4.781       -         
NCO1.un1_counter_4_4_cry_15_c             SB_CARRY     CO       Out     0.186     4.967       -         
un1_counter_4_4_cry_15                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_16_c             SB_CARRY     CI       In      -         4.981       -         
NCO1.un1_counter_4_4_cry_16_c             SB_CARRY     CO       Out     0.186     5.167       -         
un1_counter_4_4_cry_16                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_17_c             SB_CARRY     CI       In      -         5.181       -         
NCO1.un1_counter_4_4_cry_17_c             SB_CARRY     CO       Out     0.186     5.367       -         
un1_counter_4_4_cry_17                    Net          -        -       0.386     -           1         
NCO1.un1_counter_4_4_cry_17_c_RNIE73F     SB_LUT4      I3       In      -         5.753       -         
NCO1.un1_counter_4_4_cry_17_c_RNIE73F     SB_LUT4      O        Out     0.465     6.218       -         
un1_counter_4_4[18]                       Net          -        -       1.371     -           2         
NCO1.counter_RNO_0[18]                    SB_LUT4      I0       In      -         7.589       -         
NCO1.counter_RNO_0[18]                    SB_LUT4      O        Out     0.661     8.251       -         
un1_counter_40[18]                        Net          -        -       1.371     -           1         
NCO1.counter_RNO[18]                      SB_LUT4      I0       In      -         9.622       -         
NCO1.counter_RNO[18]                      SB_LUT4      O        Out     0.661     10.283      -         
counter_RNO[18]                           Net          -        -       1.507     -           1         
NCO1.counter[18]                          SB_DFF       D        In      -         11.790      -         
========================================================================================================
Total path delay (propagation time + setup) of 11.945 is 6.238(52.2%) logic and 5.707(47.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.189
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.034

    - Propagation time:                      11.760
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.726

    Number of logic level(s):                21
    Starting point:                          NCO1.f_correct[0] / Q
    Ending point:                            NCO1.counter[18] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
NCO1.f_correct[0]                         SB_DFF       Q        Out     0.796     0.796       -         
f_correct[0]                              Net          -        -       0.834     -           6         
NCO1.un1_counter_4_4_cry_0_c              SB_CARRY     I0       In      -         1.630       -         
NCO1.un1_counter_4_4_cry_0_c              SB_CARRY     CO       Out     0.380     2.009       -         
un1_counter_4_4_cry_0                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_1_c              SB_CARRY     CI       In      -         2.023       -         
NCO1.un1_counter_4_4_cry_1_c              SB_CARRY     CO       Out     0.186     2.209       -         
un1_counter_4_4_cry_1                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_2_c              SB_CARRY     CI       In      -         2.223       -         
NCO1.un1_counter_4_4_cry_2_c              SB_CARRY     CO       Out     0.186     2.409       -         
un1_counter_4_4_cry_2                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_3_c              SB_CARRY     CI       In      -         2.423       -         
NCO1.un1_counter_4_4_cry_3_c              SB_CARRY     CO       Out     0.186     2.609       -         
un1_counter_4_4_cry_3                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_4_c              SB_CARRY     CI       In      -         2.623       -         
NCO1.un1_counter_4_4_cry_4_c              SB_CARRY     CO       Out     0.186     2.809       -         
un1_counter_4_4_cry_4                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_5_c              SB_CARRY     CI       In      -         2.823       -         
NCO1.un1_counter_4_4_cry_5_c              SB_CARRY     CO       Out     0.186     3.009       -         
un1_counter_4_4_cry_5                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_6_c              SB_CARRY     CI       In      -         3.023       -         
NCO1.un1_counter_4_4_cry_6_c              SB_CARRY     CO       Out     0.186     3.209       -         
un1_counter_4_4_cry_6                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_7_c              SB_CARRY     CI       In      -         3.223       -         
NCO1.un1_counter_4_4_cry_7_c              SB_CARRY     CO       Out     0.186     3.409       -         
un1_counter_4_4_cry_7                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_8_c              SB_CARRY     CI       In      -         3.423       -         
NCO1.un1_counter_4_4_cry_8_c              SB_CARRY     CO       Out     0.186     3.609       -         
un1_counter_4_4_cry_8                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_9_c              SB_CARRY     CI       In      -         3.623       -         
NCO1.un1_counter_4_4_cry_9_c              SB_CARRY     CO       Out     0.186     3.809       -         
un1_counter_4_4_cry_9                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_10_c             SB_CARRY     CI       In      -         3.823       -         
NCO1.un1_counter_4_4_cry_10_c             SB_CARRY     CO       Out     0.186     4.009       -         
un1_counter_4_4_cry_10                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_11_c             SB_CARRY     CI       In      -         4.023       -         
NCO1.un1_counter_4_4_cry_11_c             SB_CARRY     CO       Out     0.186     4.209       -         
un1_counter_4_4_cry_11                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_12_c             SB_CARRY     CI       In      -         4.223       -         
NCO1.un1_counter_4_4_cry_12_c             SB_CARRY     CO       Out     0.186     4.409       -         
un1_counter_4_4_cry_12                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_13_c             SB_CARRY     CI       In      -         4.423       -         
NCO1.un1_counter_4_4_cry_13_c             SB_CARRY     CO       Out     0.186     4.609       -         
un1_counter_4_4_cry_13                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_14_c             SB_CARRY     CI       In      -         4.623       -         
NCO1.un1_counter_4_4_cry_14_c             SB_CARRY     CO       Out     0.186     4.809       -         
un1_counter_4_4_cry_14                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_15_c             SB_CARRY     CI       In      -         4.823       -         
NCO1.un1_counter_4_4_cry_15_c             SB_CARRY     CO       Out     0.186     5.009       -         
un1_counter_4_4_cry_15                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_16_c             SB_CARRY     CI       In      -         5.023       -         
NCO1.un1_counter_4_4_cry_16_c             SB_CARRY     CO       Out     0.186     5.209       -         
un1_counter_4_4_cry_16                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_17_c             SB_CARRY     CI       In      -         5.223       -         
NCO1.un1_counter_4_4_cry_17_c             SB_CARRY     CO       Out     0.186     5.409       -         
un1_counter_4_4_cry_17                    Net          -        -       0.386     -           1         
NCO1.un1_counter_4_4_cry_17_c_RNIE73F     SB_LUT4      I3       In      -         5.795       -         
NCO1.un1_counter_4_4_cry_17_c_RNIE73F     SB_LUT4      O        Out     0.465     6.261       -         
un1_counter_4_4[18]                       Net          -        -       1.371     -           2         
NCO1.counter_RNO_1[18]                    SB_LUT4      I0       In      -         7.631       -         
NCO1.counter_RNO_1[18]                    SB_LUT4      O        Out     0.661     8.293       -         
un1_counter_41[18]                        Net          -        -       1.371     -           1         
NCO1.counter_RNO[18]                      SB_LUT4      I1       In      -         9.664       -         
NCO1.counter_RNO[18]                      SB_LUT4      O        Out     0.589     10.253      -         
counter_RNO[18]                           Net          -        -       1.507     -           1         
NCO1.counter[18]                          SB_DFF       D        In      -         11.760      -         
========================================================================================================
Total path delay (propagation time + setup) of 11.915 is 6.208(52.1%) logic and 5.707(47.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.189
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.034

    - Propagation time:                      11.736
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.701

    Number of logic level(s):                21
    Starting point:                          NCO1.f_correct[0] / Q
    Ending point:                            NCO1.counter[18] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
NCO1.f_correct[0]                          SB_DFF       Q        Out     0.796     0.796       -         
f_correct[0]                               Net          -        -       0.834     -           6         
NCO1.un1_counter_4_4_cry_0_c               SB_CARRY     I0       In      -         1.630       -         
NCO1.un1_counter_4_4_cry_0_c               SB_CARRY     CO       Out     0.380     2.009       -         
un1_counter_4_4_cry_0                      Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_1_c               SB_CARRY     CI       In      -         2.023       -         
NCO1.un1_counter_4_4_cry_1_c               SB_CARRY     CO       Out     0.186     2.209       -         
un1_counter_4_4_cry_1                      Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_2_c               SB_CARRY     CI       In      -         2.223       -         
NCO1.un1_counter_4_4_cry_2_c               SB_CARRY     CO       Out     0.186     2.409       -         
un1_counter_4_4_cry_2                      Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_3_c               SB_CARRY     CI       In      -         2.423       -         
NCO1.un1_counter_4_4_cry_3_c               SB_CARRY     CO       Out     0.186     2.609       -         
un1_counter_4_4_cry_3                      Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_4_c               SB_CARRY     CI       In      -         2.623       -         
NCO1.un1_counter_4_4_cry_4_c               SB_CARRY     CO       Out     0.186     2.809       -         
un1_counter_4_4_cry_4                      Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_5_c               SB_CARRY     CI       In      -         2.823       -         
NCO1.un1_counter_4_4_cry_5_c               SB_CARRY     CO       Out     0.186     3.009       -         
un1_counter_4_4_cry_5                      Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_6_c               SB_CARRY     CI       In      -         3.023       -         
NCO1.un1_counter_4_4_cry_6_c               SB_CARRY     CO       Out     0.186     3.209       -         
un1_counter_4_4_cry_6                      Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_7_c               SB_CARRY     CI       In      -         3.223       -         
NCO1.un1_counter_4_4_cry_7_c               SB_CARRY     CO       Out     0.186     3.409       -         
un1_counter_4_4_cry_7                      Net          -        -       0.386     -           2         
NCO1.un1_counter_4_4_cry_7_c_RNICHNF       SB_LUT4      I3       In      -         3.795       -         
NCO1.un1_counter_4_4_cry_7_c_RNICHNF       SB_LUT4      O        Out     0.465     4.261       -         
un1_counter_0                              Net          -        -       0.905     -           4         
NCO1.un1_counter_4_4_cry_7_c_RNICHNF_0     SB_CARRY     I0       In      -         5.166       -         
NCO1.un1_counter_4_4_cry_7_c_RNICHNF_0     SB_CARRY     CO       Out     0.380     5.545       -         
un1_counter_cry_8                          Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_8_c_RNIQ5GV       SB_CARRY     CI       In      -         5.559       -         
NCO1.un1_counter_4_4_cry_8_c_RNIQ5GV       SB_CARRY     CO       Out     0.186     5.745       -         
un1_counter_cry_9                          Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_9_c_RNIHG6I1      SB_CARRY     CI       In      -         5.759       -         
NCO1.un1_counter_4_4_cry_9_c_RNIHG6I1      SB_CARRY     CO       Out     0.186     5.945       -         
un1_counter_cry_10                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_10_c_RNIH2212     SB_CARRY     CI       In      -         5.959       -         
NCO1.un1_counter_4_4_cry_10_c_RNIH2212     SB_CARRY     CO       Out     0.186     6.145       -         
un1_counter_cry_11                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_11_c_RNIJNUF2     SB_CARRY     CI       In      -         6.159       -         
NCO1.un1_counter_4_4_cry_11_c_RNIJNUF2     SB_CARRY     CO       Out     0.186     6.345       -         
un1_counter_cry_12                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_12_c_RNINFSU2     SB_CARRY     CI       In      -         6.359       -         
NCO1.un1_counter_4_4_cry_12_c_RNINFSU2     SB_CARRY     CO       Out     0.186     6.545       -         
un1_counter_cry_13                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_13_c_RNITARD3     SB_CARRY     CI       In      -         6.559       -         
NCO1.un1_counter_4_4_cry_13_c_RNITARD3     SB_CARRY     CO       Out     0.186     6.745       -         
un1_counter_cry_14                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_14_c_RNI59RS3     SB_CARRY     CI       In      -         6.759       -         
NCO1.un1_counter_4_4_cry_14_c_RNI59RS3     SB_CARRY     CO       Out     0.186     6.945       -         
un1_counter_cry_15                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_15_c_RNIFASB4     SB_CARRY     CI       In      -         6.959       -         
NCO1.un1_counter_4_4_cry_15_c_RNIFASB4     SB_CARRY     CO       Out     0.186     7.145       -         
un1_counter_cry_16                         Net          -        -       0.014     -           2         
NCO1.counter_RNO_2[18]                     SB_CARRY     CI       In      -         7.159       -         
NCO1.counter_RNO_2[18]                     SB_CARRY     CO       Out     0.186     7.345       -         
un1_counter_cry_17                         Net          -        -       0.386     -           1         
NCO1.counter_RNO_0[18]                     SB_LUT4      I3       In      -         7.731       -         
NCO1.counter_RNO_0[18]                     SB_LUT4      O        Out     0.465     8.196       -         
un1_counter_40[18]                         Net          -        -       1.371     -           1         
NCO1.counter_RNO[18]                       SB_LUT4      I0       In      -         9.567       -         
NCO1.counter_RNO[18]                       SB_LUT4      O        Out     0.661     10.229      -         
counter_RNO[18]                            Net          -        -       1.507     -           1         
NCO1.counter[18]                           SB_DFF       D        In      -         11.736      -         
=========================================================================================================
Total path delay (propagation time + setup) of 11.891 is 6.278(52.8%) logic and 5.613(47.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.189
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.034

    - Propagation time:                      11.736
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.701

    Number of logic level(s):                21
    Starting point:                          NCO1.f_correct[0] / Q
    Ending point:                            NCO1.counter[18] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
NCO1.f_correct[0]                          SB_DFF       Q        Out     0.796     0.796       -         
f_correct[0]                               Net          -        -       0.834     -           6         
NCO1.un1_counter_4_4_cry_0_c               SB_CARRY     I0       In      -         1.630       -         
NCO1.un1_counter_4_4_cry_0_c               SB_CARRY     CO       Out     0.380     2.009       -         
un1_counter_4_4_cry_0                      Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_1_c               SB_CARRY     CI       In      -         2.023       -         
NCO1.un1_counter_4_4_cry_1_c               SB_CARRY     CO       Out     0.186     2.209       -         
un1_counter_4_4_cry_1                      Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_2_c               SB_CARRY     CI       In      -         2.223       -         
NCO1.un1_counter_4_4_cry_2_c               SB_CARRY     CO       Out     0.186     2.409       -         
un1_counter_4_4_cry_2                      Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_3_c               SB_CARRY     CI       In      -         2.423       -         
NCO1.un1_counter_4_4_cry_3_c               SB_CARRY     CO       Out     0.186     2.609       -         
un1_counter_4_4_cry_3                      Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_4_c               SB_CARRY     CI       In      -         2.623       -         
NCO1.un1_counter_4_4_cry_4_c               SB_CARRY     CO       Out     0.186     2.809       -         
un1_counter_4_4_cry_4                      Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_5_c               SB_CARRY     CI       In      -         2.823       -         
NCO1.un1_counter_4_4_cry_5_c               SB_CARRY     CO       Out     0.186     3.009       -         
un1_counter_4_4_cry_5                      Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_6_c               SB_CARRY     CI       In      -         3.023       -         
NCO1.un1_counter_4_4_cry_6_c               SB_CARRY     CO       Out     0.186     3.209       -         
un1_counter_4_4_cry_6                      Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_7_c               SB_CARRY     CI       In      -         3.223       -         
NCO1.un1_counter_4_4_cry_7_c               SB_CARRY     CO       Out     0.186     3.409       -         
un1_counter_4_4_cry_7                      Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_8_c               SB_CARRY     CI       In      -         3.423       -         
NCO1.un1_counter_4_4_cry_8_c               SB_CARRY     CO       Out     0.186     3.609       -         
un1_counter_4_4_cry_8                      Net          -        -       0.386     -           2         
NCO1.un1_counter_4_4_cry_8_c_RNIEKOF       SB_LUT4      I3       In      -         3.995       -         
NCO1.un1_counter_4_4_cry_8_c_RNIEKOF       SB_LUT4      O        Out     0.465     4.461       -         
un1_counter_4_4[9]                         Net          -        -       0.905     -           4         
NCO1.un1_counter_4_4_cry_8_c_RNIQ5GV       SB_CARRY     I0       In      -         5.365       -         
NCO1.un1_counter_4_4_cry_8_c_RNIQ5GV       SB_CARRY     CO       Out     0.380     5.745       -         
un1_counter_cry_9                          Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_9_c_RNIHG6I1      SB_CARRY     CI       In      -         5.759       -         
NCO1.un1_counter_4_4_cry_9_c_RNIHG6I1      SB_CARRY     CO       Out     0.186     5.945       -         
un1_counter_cry_10                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_10_c_RNIH2212     SB_CARRY     CI       In      -         5.959       -         
NCO1.un1_counter_4_4_cry_10_c_RNIH2212     SB_CARRY     CO       Out     0.186     6.145       -         
un1_counter_cry_11                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_11_c_RNIJNUF2     SB_CARRY     CI       In      -         6.159       -         
NCO1.un1_counter_4_4_cry_11_c_RNIJNUF2     SB_CARRY     CO       Out     0.186     6.345       -         
un1_counter_cry_12                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_12_c_RNINFSU2     SB_CARRY     CI       In      -         6.359       -         
NCO1.un1_counter_4_4_cry_12_c_RNINFSU2     SB_CARRY     CO       Out     0.186     6.545       -         
un1_counter_cry_13                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_13_c_RNITARD3     SB_CARRY     CI       In      -         6.559       -         
NCO1.un1_counter_4_4_cry_13_c_RNITARD3     SB_CARRY     CO       Out     0.186     6.745       -         
un1_counter_cry_14                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_14_c_RNI59RS3     SB_CARRY     CI       In      -         6.759       -         
NCO1.un1_counter_4_4_cry_14_c_RNI59RS3     SB_CARRY     CO       Out     0.186     6.945       -         
un1_counter_cry_15                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_15_c_RNIFASB4     SB_CARRY     CI       In      -         6.959       -         
NCO1.un1_counter_4_4_cry_15_c_RNIFASB4     SB_CARRY     CO       Out     0.186     7.145       -         
un1_counter_cry_16                         Net          -        -       0.014     -           2         
NCO1.counter_RNO_2[18]                     SB_CARRY     CI       In      -         7.159       -         
NCO1.counter_RNO_2[18]                     SB_CARRY     CO       Out     0.186     7.345       -         
un1_counter_cry_17                         Net          -        -       0.386     -           1         
NCO1.counter_RNO_0[18]                     SB_LUT4      I3       In      -         7.731       -         
NCO1.counter_RNO_0[18]                     SB_LUT4      O        Out     0.465     8.196       -         
un1_counter_40[18]                         Net          -        -       1.371     -           1         
NCO1.counter_RNO[18]                       SB_LUT4      I0       In      -         9.567       -         
NCO1.counter_RNO[18]                       SB_LUT4      O        Out     0.661     10.229      -         
counter_RNO[18]                            Net          -        -       1.507     -           1         
NCO1.counter[18]                           SB_DFF       D        In      -         11.736      -         
=========================================================================================================
Total path delay (propagation time + setup) of 11.891 is 6.278(52.8%) logic and 5.613(47.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             1 use
SB_CARRY        42 uses
SB_DFF          20 uses
SB_DFFSS        1 use
VCC             1 use
SB_LUT4         72 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (5%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 72 (18%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 72 = 72 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 11:25:14 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	72
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	42
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	3
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	76
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	42

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	17
        LUT, DFF and CARRY	:	4
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	2
        LUT with CARRY   	:	36
    LogicCells                  :	78/384
    PLBs                        :	11/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.6 (sec)

Final Design Statistics
    Number of LUTs      	:	76
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	42
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	78/384
    PLBs                        :	13/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 96.03 MHz | Target: 98.14 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 187
used logic cells: 78
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 187
used logic cells: 78
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerSJRouter....
running routerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 121 
I1212: Iteration  1 :    43 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     4 unrouted : 0 seconds
I1212: Iteration 13 :     4 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     2 unrouted : 0 seconds
I1212: Iteration 16 :     2 unrouted : 0 seconds
I1212: Iteration 17 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133988K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 1 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 11:28:37 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:28:37 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:28:37 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:28:37 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 11:28:38 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:28:38 2023

multi_srs_gen completed
# Fri Dec 22 11:28:38 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:28:38 2023

premap completed with warnings
# Fri Dec 22 11:28:39 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:28:39 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:28:39 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 11:28:40 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 11:28:37 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module NCO in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input div on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Removing wire LED, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Register bit f_correct[1] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Register bit counter[22] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Pruning register bit 22 of counter[22:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Pruning register bit 1 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":3:10:3:12|Input div is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:28:37 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:28:37 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:28:37 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:28:38 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 11:28:38 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
TOP|clk     154.1 MHz     6.489         inferred     Autoconstr_clkgroup_0     24   
====================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Found inferred clock TOP|clk which controls 24 sequential elements including NCO1.counter[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 11:28:39 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 11:28:39 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|User-specified initial value defined for instance NCO1.counter[21:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|User-specified initial value defined for instance NCO1.f_correct[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.49ns		  39 /        24
   2		0h:00m:00s		    -3.49ns		  39 /        24
   3		0h:00m:00s		    -2.22ns		  40 /        24
   4		0h:00m:00s		    -0.82ns		  40 /        24

   5		0h:00m:00s		    -0.82ns		  40 /        24


   6		0h:00m:00s		    -0.82ns		  39 /        24
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               24         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 135MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock TOP|clk with period 13.22ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 11:28:40 2023
#


Top view:               TOP
Requested Frequency:    75.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.334

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            75.6 MHz      64.3 MHz      13.225        15.559        -2.334     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  13.225      -2.334  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -2.334
NCO1.counter[6]      TOP|clk       SB_DFF     Q       counter[6]      0.796       -2.272
NCO1.counter[11]     TOP|clk       SB_DFF     Q       counter[11]     0.796       -2.241
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -2.230
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       -2.189
NCO1.counter[12]     TOP|clk       SB_DFF     Q       counter[12]     0.796       -2.179
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       -2.137
NCO1.counter[13]     TOP|clk       SB_DFF     Q       counter[13]     0.796       -2.086
NCO1.counter[19]     TOP|clk       SB_DFF     Q       counter[19]     0.796       -0.498
NCO1.counter[17]     TOP|clk       SB_DFF     Q       counter[17]     0.796       -0.487
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                             Required           
Instance             Reference     Type       Pin     Net                 Time         Slack 
                     Clock                                                                   
---------------------------------------------------------------------------------------------
NCO1.counter[21]     TOP|clk       SB_DFF     D       counter_RNO[21]     13.070       -2.334
NCO1.counter[20]     TOP|clk       SB_DFF     D       counter_RNO[20]     13.070       -2.134
NCO1.counter[19]     TOP|clk       SB_DFF     D       counter_RNO[19]     13.070       -1.934
NCO1.counter[18]     TOP|clk       SB_DFF     D       counter_RNO[18]     13.070       -1.734
NCO1.counter[17]     TOP|clk       SB_DFF     D       counter_RNO[17]     13.070       -1.534
NCO1.counter[16]     TOP|clk       SB_DFF     D       counter_RNO[16]     13.070       -1.334
NCO1.counter[15]     TOP|clk       SB_DFF     D       counter_RNO[15]     13.070       -1.134
NCO1.counter[14]     TOP|clk       SB_DFF     D       counter_RNO[14]     13.070       -0.934
NCO1.counter[13]     TOP|clk       SB_DFF     D       counter_RNO[13]     13.070       -0.734
NCO1.counter[12]     TOP|clk       SB_DFF     D       counter_RNO[12]     13.070       -0.534
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.404
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.334

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[5] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[5]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[5]                        Net          -        -       1.599     -           5         
NCO1.counter_RNI069F1[6]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNI069F1[6]          SB_LUT4      O        Out     0.661     3.056       -         
counter_RNI069F1[6]               Net          -        -       1.371     -           1         
NCO1.counter_RNIS0C43[7]          SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNIS0C43[7]          SB_LUT4      O        Out     0.517     4.944       -         
counter_RNIS0C43[7]               Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I2       In      -         6.315       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.517     6.832       -         
un1_counterlt21_i                 Net          -        -       1.371     -           10        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.203       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.558     8.761       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.666       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     10.046      -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         10.060      -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.246      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.260      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.446      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.460      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.646      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.660      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.846      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.860      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     11.046      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         11.060      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.246      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.260      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.446      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.460      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.646      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.660      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.846      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.860      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     12.046      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         12.060      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.246      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.260      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.446      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.460      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.646      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.660      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.846      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.860      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     13.046      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.432      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.897      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.404      -         
================================================================================================
Total path delay (propagation time + setup) of 15.559 is 6.839(44.0%) logic and 8.720(56.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.342
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.272

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[6] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[6]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[6]                        Net          -        -       1.599     -           4         
NCO1.counter_RNI069F1[6]          SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNI069F1[6]          SB_LUT4      O        Out     0.558     2.953       -         
counter_RNI069F1[6]               Net          -        -       1.371     -           1         
NCO1.counter_RNIS0C43[7]          SB_LUT4      I2       In      -         4.324       -         
NCO1.counter_RNIS0C43[7]          SB_LUT4      O        Out     0.558     4.882       -         
counter_RNIS0C43[7]               Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I2       In      -         6.253       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.558     6.811       -         
un1_counterlt21_i                 Net          -        -       1.371     -           10        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.182       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.517     8.699       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.604       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     9.984       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         9.998       -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.184      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.197      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.383      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.398      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.584      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.598      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.784      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.798      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.984      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.998      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.184      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.197      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.383      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.398      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.584      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.598      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.784      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.798      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.984      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.998      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.184      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.197      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.383      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.398      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.584      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.598      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.784      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.798      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.984      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.370      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.835      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.342      -         
================================================================================================
Total path delay (propagation time + setup) of 15.497 is 6.777(43.7%) logic and 8.720(56.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.311
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.241

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[11] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[11]                  SB_DFF       Q        Out     0.796     0.796       -         
counter[11]                       Net          -        -       1.599     -           4         
NCO1.counter_RNIJOVR[11]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIJOVR[11]          SB_LUT4      O        Out     0.661     3.056       -         
counter_RNIJOVR[11]               Net          -        -       1.371     -           1         
NCO1.counter_RNIS0C43[7]          SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNIS0C43[7]          SB_LUT4      O        Out     0.424     4.851       -         
counter_RNIS0C43[7]               Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I2       In      -         6.222       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.517     6.739       -         
un1_counterlt21_i                 Net          -        -       1.371     -           10        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.110       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.558     8.668       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.573       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     9.953       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         9.967       -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.153      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.167      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.353      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.367      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.553      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.567      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.753      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.767      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.953      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.967      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.153      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.167      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.353      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.367      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.553      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.567      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.753      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.767      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.953      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.967      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.153      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.167      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.353      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.367      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.553      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.567      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.753      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.767      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.953      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.339      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.804      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.311      -         
================================================================================================
Total path delay (propagation time + setup) of 15.466 is 6.746(43.6%) logic and 8.720(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.300
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.230

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[8] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[8]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[8]                        Net          -        -       1.599     -           5         
NCO1.counter_RNI069F1[6]          SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNI069F1[6]          SB_LUT4      O        Out     0.517     2.912       -         
counter_RNI069F1[6]               Net          -        -       1.371     -           1         
NCO1.counter_RNIS0C43[7]          SB_LUT4      I2       In      -         4.283       -         
NCO1.counter_RNIS0C43[7]          SB_LUT4      O        Out     0.558     4.841       -         
counter_RNIS0C43[7]               Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I2       In      -         6.212       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.558     6.770       -         
un1_counterlt21_i                 Net          -        -       1.371     -           10        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.141       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.517     8.658       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.563       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     9.942       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         9.956       -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.142      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.156      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.342      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.356      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.542      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.556      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.742      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.756      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.942      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.956      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.142      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.156      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.342      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.356      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.542      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.556      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.742      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.756      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.942      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.956      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.142      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.156      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.342      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.356      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.542      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.556      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.742      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.756      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.942      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.328      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.793      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.300      -         
================================================================================================
Total path delay (propagation time + setup) of 15.455 is 6.735(43.6%) logic and 8.720(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.259
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.189

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[9] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[9]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[9]                        Net          -        -       1.599     -           4         
NCO1.counter_RNI3V271[9]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNI3V271[9]          SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto13_c_c              Net          -        -       1.371     -           1         
NCO1.counter_RNIQU2H2[14]         SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNIQU2H2[14]         SB_LUT4      O        Out     0.465     4.893       -         
un1_counterlto13_0_2              Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I3       In      -         6.264       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.424     6.687       -         
un1_counterlt21_i                 Net          -        -       1.371     -           10        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.058       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.558     8.616       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.521       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     9.901       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         9.915       -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.101      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.115      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.301      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.315      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.501      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.515      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.701      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.715      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.901      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.915      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.101      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.115      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.301      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.315      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.501      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.515      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.701      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.715      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.901      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.915      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.101      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.115      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.301      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.315      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.501      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.515      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.701      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.715      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.901      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.287      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.752      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.259      -         
================================================================================================
Total path delay (propagation time + setup) of 15.414 is 6.694(43.4%) logic and 8.720(56.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             1 use
SB_CARRY        21 uses
SB_DFF          24 uses
VCC             1 use
SB_LUT4         48 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (6%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 48 (12%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 48 = 48 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 11:28:40 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	48
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	49
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	25
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	49/384
    PLBs                        :	7/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.6 (sec)

Final Design Statistics
    Number of LUTs      	:	49
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	49/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 95.95 MHz | Target: 75.64 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 68
used logic cells: 49
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 68
used logic cells: 49
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 73 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133448K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 1 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 11:35:30 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:35:30 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:35:30 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:35:30 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 11:35:31 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:35:31 2023

multi_srs_gen completed
# Fri Dec 22 11:35:32 2023

Return Code: 0
Run Time:00h:00m:01s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:35:32 2023

premap completed with warnings
# Fri Dec 22 11:35:32 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:35:32 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 11:35:32 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 11:35:33 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 11:35:30 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module NCO in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input div on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Removing wire LED, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Register bit f_correct[1] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Register bit counter[22] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Pruning register bit 22 of counter[22:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Pruning register bit 1 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":3:10:3:12|Input div is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:35:30 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:35:30 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:35:30 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 11:35:31 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 11:35:32 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
TOP|clk     154.1 MHz     6.489         inferred     Autoconstr_clkgroup_0     24   
====================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|Found inferred clock TOP|clk which controls 24 sequential elements including NCO1.counter[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 11:35:32 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 11:35:32 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|User-specified initial value defined for instance NCO1.counter[21:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:0:11:5|User-specified initial value defined for instance NCO1.f_correct[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.49ns		  39 /        24
   2		0h:00m:00s		    -3.49ns		  39 /        24
   3		0h:00m:00s		    -2.22ns		  40 /        24
   4		0h:00m:00s		    -0.82ns		  40 /        24

   5		0h:00m:00s		    -0.82ns		  40 /        24


   6		0h:00m:00s		    -0.82ns		  39 /        24
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               24         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 135MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock TOP|clk with period 13.22ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 11:35:33 2023
#


Top view:               TOP
Requested Frequency:    75.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.334

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            75.6 MHz      64.3 MHz      13.225        15.559        -2.334     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  13.225      -2.334  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -2.334
NCO1.counter[6]      TOP|clk       SB_DFF     Q       counter[6]      0.796       -2.272
NCO1.counter[11]     TOP|clk       SB_DFF     Q       counter[11]     0.796       -2.241
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -2.230
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       -2.189
NCO1.counter[12]     TOP|clk       SB_DFF     Q       counter[12]     0.796       -2.179
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       -2.137
NCO1.counter[13]     TOP|clk       SB_DFF     Q       counter[13]     0.796       -2.086
NCO1.counter[19]     TOP|clk       SB_DFF     Q       counter[19]     0.796       -0.498
NCO1.counter[17]     TOP|clk       SB_DFF     Q       counter[17]     0.796       -0.487
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                             Required           
Instance             Reference     Type       Pin     Net                 Time         Slack 
                     Clock                                                                   
---------------------------------------------------------------------------------------------
NCO1.counter[21]     TOP|clk       SB_DFF     D       counter_RNO[21]     13.070       -2.334
NCO1.counter[20]     TOP|clk       SB_DFF     D       counter_RNO[20]     13.070       -2.134
NCO1.counter[19]     TOP|clk       SB_DFF     D       counter_RNO[19]     13.070       -1.934
NCO1.counter[18]     TOP|clk       SB_DFF     D       counter_RNO[18]     13.070       -1.734
NCO1.counter[17]     TOP|clk       SB_DFF     D       counter_RNO[17]     13.070       -1.534
NCO1.counter[16]     TOP|clk       SB_DFF     D       counter_RNO[16]     13.070       -1.334
NCO1.counter[15]     TOP|clk       SB_DFF     D       counter_RNO[15]     13.070       -1.134
NCO1.counter[14]     TOP|clk       SB_DFF     D       counter_RNO[14]     13.070       -0.934
NCO1.counter[13]     TOP|clk       SB_DFF     D       counter_RNO[13]     13.070       -0.734
NCO1.counter[12]     TOP|clk       SB_DFF     D       counter_RNO[12]     13.070       -0.534
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.404
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.334

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[5] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[5]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[5]                        Net          -        -       1.599     -           5         
NCO1.counter_RNI069F1[6]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNI069F1[6]          SB_LUT4      O        Out     0.661     3.056       -         
counter_RNI069F1[6]               Net          -        -       1.371     -           1         
NCO1.counter_RNIS0C43[7]          SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNIS0C43[7]          SB_LUT4      O        Out     0.517     4.944       -         
counter_RNIS0C43[7]               Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I2       In      -         6.315       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.517     6.832       -         
un1_counterlt21_i                 Net          -        -       1.371     -           10        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.203       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.558     8.761       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.666       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     10.046      -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         10.060      -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.246      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.260      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.446      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.460      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.646      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.660      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.846      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.860      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     11.046      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         11.060      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.246      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.260      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.446      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.460      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.646      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.660      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.846      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.860      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     12.046      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         12.060      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.246      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.260      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.446      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.460      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.646      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.660      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.846      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.860      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     13.046      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.432      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.897      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.404      -         
================================================================================================
Total path delay (propagation time + setup) of 15.559 is 6.839(44.0%) logic and 8.720(56.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.342
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.272

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[6] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[6]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[6]                        Net          -        -       1.599     -           4         
NCO1.counter_RNI069F1[6]          SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNI069F1[6]          SB_LUT4      O        Out     0.558     2.953       -         
counter_RNI069F1[6]               Net          -        -       1.371     -           1         
NCO1.counter_RNIS0C43[7]          SB_LUT4      I2       In      -         4.324       -         
NCO1.counter_RNIS0C43[7]          SB_LUT4      O        Out     0.558     4.882       -         
counter_RNIS0C43[7]               Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I2       In      -         6.253       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.558     6.811       -         
un1_counterlt21_i                 Net          -        -       1.371     -           10        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.182       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.517     8.699       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.604       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     9.984       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         9.998       -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.184      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.197      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.383      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.398      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.584      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.598      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.784      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.798      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.984      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.998      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.184      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.197      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.383      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.398      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.584      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.598      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.784      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.798      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.984      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.998      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.184      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.197      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.383      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.398      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.584      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.598      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.784      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.798      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.984      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.370      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.835      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.342      -         
================================================================================================
Total path delay (propagation time + setup) of 15.497 is 6.777(43.7%) logic and 8.720(56.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.311
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.241

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[11] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[11]                  SB_DFF       Q        Out     0.796     0.796       -         
counter[11]                       Net          -        -       1.599     -           4         
NCO1.counter_RNIJOVR[11]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIJOVR[11]          SB_LUT4      O        Out     0.661     3.056       -         
counter_RNIJOVR[11]               Net          -        -       1.371     -           1         
NCO1.counter_RNIS0C43[7]          SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNIS0C43[7]          SB_LUT4      O        Out     0.424     4.851       -         
counter_RNIS0C43[7]               Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I2       In      -         6.222       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.517     6.739       -         
un1_counterlt21_i                 Net          -        -       1.371     -           10        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.110       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.558     8.668       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.573       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     9.953       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         9.967       -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.153      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.167      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.353      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.367      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.553      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.567      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.753      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.767      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.953      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.967      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.153      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.167      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.353      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.367      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.553      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.567      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.753      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.767      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.953      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.967      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.153      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.167      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.353      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.367      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.553      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.567      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.753      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.767      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.953      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.339      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.804      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.311      -         
================================================================================================
Total path delay (propagation time + setup) of 15.466 is 6.746(43.6%) logic and 8.720(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.300
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.230

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[8] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[8]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[8]                        Net          -        -       1.599     -           5         
NCO1.counter_RNI069F1[6]          SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNI069F1[6]          SB_LUT4      O        Out     0.517     2.912       -         
counter_RNI069F1[6]               Net          -        -       1.371     -           1         
NCO1.counter_RNIS0C43[7]          SB_LUT4      I2       In      -         4.283       -         
NCO1.counter_RNIS0C43[7]          SB_LUT4      O        Out     0.558     4.841       -         
counter_RNIS0C43[7]               Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I2       In      -         6.212       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.558     6.770       -         
un1_counterlt21_i                 Net          -        -       1.371     -           10        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.141       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.517     8.658       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.563       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     9.942       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         9.956       -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.142      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.156      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.342      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.356      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.542      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.556      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.742      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.756      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.942      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.956      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.142      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.156      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.342      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.356      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.542      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.556      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.742      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.756      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.942      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.956      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.142      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.156      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.342      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.356      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.542      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.556      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.742      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.756      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.942      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.328      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.793      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.300      -         
================================================================================================
Total path delay (propagation time + setup) of 15.455 is 6.735(43.6%) logic and 8.720(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.259
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.189

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[9] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[9]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[9]                        Net          -        -       1.599     -           4         
NCO1.counter_RNI3V271[9]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNI3V271[9]          SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto13_c_c              Net          -        -       1.371     -           1         
NCO1.counter_RNIQU2H2[14]         SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNIQU2H2[14]         SB_LUT4      O        Out     0.465     4.893       -         
un1_counterlto13_0_2              Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I3       In      -         6.264       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.424     6.687       -         
un1_counterlt21_i                 Net          -        -       1.371     -           10        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.058       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.558     8.616       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.521       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     9.901       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         9.915       -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.101      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.115      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.301      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.315      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.501      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.515      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.701      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.715      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.901      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.915      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.101      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.115      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.301      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.315      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.501      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.515      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.701      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.715      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.901      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.915      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.101      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.115      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.301      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.315      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.501      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.515      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.701      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.715      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.901      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.287      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.752      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.259      -         
================================================================================================
Total path delay (propagation time + setup) of 15.414 is 6.694(43.4%) logic and 8.720(56.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             1 use
SB_CARRY        21 uses
SB_DFF          24 uses
VCC             1 use
SB_LUT4         48 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (6%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 48 (12%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 48 = 48 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 11:35:33 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	48
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	49
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	25
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	49/384
    PLBs                        :	7/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.6 (sec)

Final Design Statistics
    Number of LUTs      	:	49
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	49/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 95.95 MHz | Target: 75.64 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 68
used logic cells: 49
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 68
used logic cells: 49
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 73 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           133448K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 12:22:25 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:22:25 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:22:25 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:22:25 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Dec 22 12:22:25 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 12:22:25 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@E: CG829 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":7:4:7:4|Unexpected ) after comma -- missing port in ANSI port list
@E: CG849 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":37:0:37:0|Unexpected ) after , missing port in ANSI list
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 12:22:25 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 12:22:25 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 12:22:54 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:22:55 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:22:55 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:22:55 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Dec 22 12:22:55 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 12:22:55 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@E: CG358 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":29:27:29:33|Expecting '.' or '.*'
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":29:34:29:34|Expecting (
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 12:22:55 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 12:22:55 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 12:23:26 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:23:26 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:23:26 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:23:26 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Dec 22 12:23:27 2023

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 12:23:26 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":30:0:30:8|Expecting ,
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 12:23:27 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 12:23:27 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 12:23:38 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:23:38 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:23:38 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:23:38 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Dec 22 12:23:38 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 12:23:38 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@E: CS179 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":42:11:42:17|Assignment target out_sin must be a net type
@E: CS179 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":43:11:43:17|Assignment target out_cos must be a net type
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 12:23:38 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 12:23:38 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 12:24:06 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:24:06 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:24:06 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:24:06 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 12:24:07 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:24:07 2023

multi_srs_gen completed
# Fri Dec 22 12:24:08 2023

Return Code: 0
Run Time:00h:00m:01s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:24:08 2023

premap completed with warnings
# Fri Dec 22 12:24:08 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:24:08 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:24:08 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 12:24:09 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 12:24:06 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":31:7:31:9|Synthesizing module vco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":41:50:41:51|Input sync on instance U1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":29:8:29:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":29:8:29:11|Input phase on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Removing wire LED, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:4:11:9|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:4:11:9|Register bit f_correct[1] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:4:11:9|Register bit counter[22] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:4:11:9|Pruning register bit 22 of counter[22:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:4:11:9|Pruning register bit 1 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":33:10:33:12|Input div is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":34:10:34:14|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 12:24:06 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 12:24:06 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 12:24:06 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 12:24:08 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 12:24:08 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.
@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:4:11:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested      Requested     Clock        Clock                     Clock
Clock       Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
System      1417.4 MHz     0.706         system       system_clkgroup           4    
TOP|clk     154.1 MHz      6.489         inferred     Autoconstr_clkgroup_0     24   
=====================================================================================

@W: MT531 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Found signal identified as System clock which controls 4 sequential elements including NCO1.VCO1.U1.q[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:4:11:9|Found inferred clock TOP|clk which controls 24 sequential elements including NCO1.counter[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:4:11:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 12:24:08 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 12:24:08 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:4:11:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:4:11:9|User-specified initial value defined for instance NCO1.counter[21:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:4:11:9|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:4:11:9|User-specified initial value defined for instance NCO1.f_correct[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.08ns		  43 /        28
   2		0h:00m:00s		    -3.08ns		  42 /        28
   3		0h:00m:00s		    -1.68ns		  44 /        28
@N: FX271 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:4:11:9|Replicating instance NCO1.NCO_clkor (in view: work.TOP(verilog)) with 5 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -1.68ns		  45 /        28


   5		0h:00m:00s		    -1.68ns		  44 /        28
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               28         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@W: MT420 |Found inferred clock TOP|clk with period 13.22ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 12:24:08 2023
#


Top view:               TOP
Requested Frequency:    75.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.334

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            75.6 MHz      64.3 MHz      13.225        15.559        -2.334     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  13.225      -2.334  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -2.334
NCO1.counter[6]      TOP|clk       SB_DFF     Q       counter[6]      0.796       -2.272
NCO1.counter[11]     TOP|clk       SB_DFF     Q       counter[11]     0.796       -2.241
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -2.230
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       -2.189
NCO1.counter[12]     TOP|clk       SB_DFF     Q       counter[12]     0.796       -2.179
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       -2.137
NCO1.counter[13]     TOP|clk       SB_DFF     Q       counter[13]     0.796       -2.086
NCO1.counter[19]     TOP|clk       SB_DFF     Q       counter[19]     0.796       -0.498
NCO1.counter[17]     TOP|clk       SB_DFF     Q       counter[17]     0.796       -0.487
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                             Required           
Instance             Reference     Type       Pin     Net                 Time         Slack 
                     Clock                                                                   
---------------------------------------------------------------------------------------------
NCO1.counter[21]     TOP|clk       SB_DFF     D       counter_RNO[21]     13.070       -2.334
NCO1.counter[20]     TOP|clk       SB_DFF     D       counter_RNO[20]     13.070       -2.134
NCO1.counter[19]     TOP|clk       SB_DFF     D       counter_RNO[19]     13.070       -1.934
NCO1.counter[18]     TOP|clk       SB_DFF     D       counter_RNO[18]     13.070       -1.734
NCO1.counter[17]     TOP|clk       SB_DFF     D       counter_RNO[17]     13.070       -1.534
NCO1.counter[16]     TOP|clk       SB_DFF     D       counter_RNO[16]     13.070       -1.334
NCO1.counter[15]     TOP|clk       SB_DFF     D       counter_RNO[15]     13.070       -1.134
NCO1.counter[14]     TOP|clk       SB_DFF     D       counter_RNO[14]     13.070       -0.934
NCO1.counter[13]     TOP|clk       SB_DFF     D       counter_RNO[13]     13.070       -0.734
NCO1.counter[12]     TOP|clk       SB_DFF     D       counter_RNO[12]     13.070       -0.534
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.404
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.334

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[5] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[5]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[5]                        Net          -        -       1.599     -           5         
NCO1.counter_RNI069F1[6]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNI069F1[6]          SB_LUT4      O        Out     0.661     3.056       -         
counter_RNI069F1[6]               Net          -        -       1.371     -           1         
NCO1.counter_RNIS0C43[7]          SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNIS0C43[7]          SB_LUT4      O        Out     0.517     4.944       -         
counter_RNIS0C43[7]               Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I2       In      -         6.315       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.517     6.832       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.203       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.558     8.761       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.666       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     10.046      -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         10.060      -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.246      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.260      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.446      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.460      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.646      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.660      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.846      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.860      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     11.046      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         11.060      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.246      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.260      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.446      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.460      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.646      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.660      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.846      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.860      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     12.046      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         12.060      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.246      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.260      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.446      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.460      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.646      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.660      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.846      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.860      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     13.046      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.432      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.897      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.404      -         
================================================================================================
Total path delay (propagation time + setup) of 15.559 is 6.839(44.0%) logic and 8.720(56.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.342
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.272

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[6] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[6]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[6]                        Net          -        -       1.599     -           4         
NCO1.counter_RNI069F1[6]          SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNI069F1[6]          SB_LUT4      O        Out     0.558     2.953       -         
counter_RNI069F1[6]               Net          -        -       1.371     -           1         
NCO1.counter_RNIS0C43[7]          SB_LUT4      I2       In      -         4.324       -         
NCO1.counter_RNIS0C43[7]          SB_LUT4      O        Out     0.558     4.882       -         
counter_RNIS0C43[7]               Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I2       In      -         6.253       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.558     6.811       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.182       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.517     8.699       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.604       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     9.984       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         9.998       -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.184      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.197      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.383      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.398      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.584      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.598      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.784      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.798      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.984      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.998      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.184      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.197      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.383      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.398      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.584      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.598      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.784      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.798      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.984      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.998      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.184      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.197      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.383      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.398      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.584      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.598      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.784      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.798      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.984      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.370      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.835      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.342      -         
================================================================================================
Total path delay (propagation time + setup) of 15.497 is 6.777(43.7%) logic and 8.720(56.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.311
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.241

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[11] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[11]                  SB_DFF       Q        Out     0.796     0.796       -         
counter[11]                       Net          -        -       1.599     -           4         
NCO1.counter_RNIJOVR[11]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIJOVR[11]          SB_LUT4      O        Out     0.661     3.056       -         
counter_RNIJOVR[11]               Net          -        -       1.371     -           1         
NCO1.counter_RNIS0C43[7]          SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNIS0C43[7]          SB_LUT4      O        Out     0.424     4.851       -         
counter_RNIS0C43[7]               Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I2       In      -         6.222       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.517     6.739       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.110       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.558     8.668       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.573       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     9.953       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         9.967       -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.153      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.167      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.353      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.367      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.553      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.567      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.753      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.767      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.953      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.967      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.153      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.167      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.353      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.367      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.553      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.567      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.753      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.767      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.953      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.967      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.153      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.167      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.353      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.367      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.553      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.567      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.753      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.767      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.953      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.339      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.804      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.311      -         
================================================================================================
Total path delay (propagation time + setup) of 15.466 is 6.746(43.6%) logic and 8.720(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.300
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.230

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[8] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[8]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[8]                        Net          -        -       1.599     -           5         
NCO1.counter_RNI069F1[6]          SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNI069F1[6]          SB_LUT4      O        Out     0.517     2.912       -         
counter_RNI069F1[6]               Net          -        -       1.371     -           1         
NCO1.counter_RNIS0C43[7]          SB_LUT4      I2       In      -         4.283       -         
NCO1.counter_RNIS0C43[7]          SB_LUT4      O        Out     0.558     4.841       -         
counter_RNIS0C43[7]               Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I2       In      -         6.212       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.558     6.770       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.141       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.517     8.658       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.563       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     9.942       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         9.956       -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.142      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.156      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.342      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.356      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.542      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.556      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.742      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.756      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.942      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.956      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.142      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.156      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.342      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.356      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.542      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.556      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.742      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.756      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.942      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.956      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.142      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.156      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.342      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.356      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.542      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.556      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.742      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.756      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.942      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.328      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.793      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.300      -         
================================================================================================
Total path delay (propagation time + setup) of 15.455 is 6.735(43.6%) logic and 8.720(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.259
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.189

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[9] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[9]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[9]                        Net          -        -       1.599     -           5         
NCO1.counter_RNI3V271[9]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNI3V271[9]          SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto13_c_c              Net          -        -       1.371     -           1         
NCO1.counter_RNIQU2H2[14]         SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNIQU2H2[14]         SB_LUT4      O        Out     0.465     4.893       -         
un1_counterlto13_0_2              Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I3       In      -         6.264       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.424     6.687       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.058       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.558     8.616       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.521       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     9.901       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         9.915       -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.101      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.115      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.301      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.315      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.501      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.515      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.701      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.715      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.901      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.915      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.101      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.115      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.301      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.315      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.501      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.515      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.701      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.715      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.901      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.915      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.101      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.115      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.301      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.315      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.501      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.515      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.701      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.715      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.901      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.287      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.752      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.259      -         
================================================================================================
Total path delay (propagation time + setup) of 15.414 is 6.694(43.4%) logic and 8.720(56.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_CARRY        21 uses
SB_DFF          24 uses
SB_DFFE         4 uses
VCC             3 uses
SB_LUT4         53 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   28 (7%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 53 (13%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 53 = 53 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 12:24:08 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	53
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	54
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	7
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	26
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	54/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.8 (sec)

Final Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	54/384
    PLBs                        :	10/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 95.10 MHz | Target: 75.64 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 71
used logic cells: 54
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 71
used logic cells: 54
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 79 
I1212: Iteration  1 :    15 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133496K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

Generating Verilog & VHDL netlist files ...
running netlistWriting /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 12:30:50 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:30:50 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:30:50 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:30:50 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 12:30:52 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:30:52 2023

multi_srs_gen completed
# Fri Dec 22 12:30:52 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:30:52 2023

premap completed with warnings
# Fri Dec 22 12:30:52 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:30:52 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:30:52 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 12:30:53 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 12:30:50 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":32:7:32:9|Synthesizing module vco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":43:50:43:51|Input sync on instance U1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":30:8:30:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":30:8:30:11|Input phase on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":12:4:12:9|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":12:4:12:9|Register bit f_correct[1] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":12:4:12:9|Register bit counter[22] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":12:4:12:9|Pruning register bit 22 of counter[22:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":12:4:12:9|Pruning register bit 1 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":34:10:34:12|Input div is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":35:10:35:14|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 12:30:50 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 12:30:50 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 12:30:51 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 12:30:52 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 12:30:52 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":12:4:12:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested      Requested     Clock        Clock                     Clock
Clock       Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
System      1327.1 MHz     0.754         system       system_clkgroup           4    
TOP|clk     154.1 MHz      6.489         inferred     Autoconstr_clkgroup_0     24   
=====================================================================================

@W: MT531 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Found signal identified as System clock which controls 4 sequential elements including NCO1.VCO1.U1.q[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":12:4:12:9|Found inferred clock TOP|clk which controls 24 sequential elements including NCO1.counter[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":12:4:12:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 12:30:52 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 12:30:52 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":12:4:12:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":12:4:12:9|User-specified initial value defined for instance NCO1.counter[21:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":12:4:12:9|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":12:4:12:9|User-specified initial value defined for instance NCO1.f_correct[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.08ns		  43 /        28
   2		0h:00m:00s		    -3.08ns		  42 /        28
   3		0h:00m:00s		    -1.68ns		  44 /        28
@N: FX271 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":12:4:12:9|Replicating instance NCO1.NCO_clkor (in view: work.TOP(verilog)) with 5 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -1.68ns		  45 /        28


   5		0h:00m:00s		    -1.68ns		  44 /        28
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               28         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@W: MT420 |Found inferred clock TOP|clk with period 13.22ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 12:30:53 2023
#


Top view:               TOP
Requested Frequency:    75.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.334

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            75.6 MHz      64.3 MHz      13.225        15.559        -2.334     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  13.225      -2.334  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -2.334
NCO1.counter[6]      TOP|clk       SB_DFF     Q       counter[6]      0.796       -2.272
NCO1.counter[11]     TOP|clk       SB_DFF     Q       counter[11]     0.796       -2.241
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -2.230
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       -2.189
NCO1.counter[12]     TOP|clk       SB_DFF     Q       counter[12]     0.796       -2.179
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       -2.137
NCO1.counter[13]     TOP|clk       SB_DFF     Q       counter[13]     0.796       -2.086
NCO1.counter[19]     TOP|clk       SB_DFF     Q       counter[19]     0.796       -0.498
NCO1.counter[17]     TOP|clk       SB_DFF     Q       counter[17]     0.796       -0.487
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                             Required           
Instance             Reference     Type       Pin     Net                 Time         Slack 
                     Clock                                                                   
---------------------------------------------------------------------------------------------
NCO1.counter[21]     TOP|clk       SB_DFF     D       counter_RNO[21]     13.070       -2.334
NCO1.counter[20]     TOP|clk       SB_DFF     D       counter_RNO[20]     13.070       -2.134
NCO1.counter[19]     TOP|clk       SB_DFF     D       counter_RNO[19]     13.070       -1.934
NCO1.counter[18]     TOP|clk       SB_DFF     D       counter_RNO[18]     13.070       -1.734
NCO1.counter[17]     TOP|clk       SB_DFF     D       counter_RNO[17]     13.070       -1.534
NCO1.counter[16]     TOP|clk       SB_DFF     D       counter_RNO[16]     13.070       -1.334
NCO1.counter[15]     TOP|clk       SB_DFF     D       counter_RNO[15]     13.070       -1.134
NCO1.counter[14]     TOP|clk       SB_DFF     D       counter_RNO[14]     13.070       -0.934
NCO1.counter[13]     TOP|clk       SB_DFF     D       counter_RNO[13]     13.070       -0.734
NCO1.counter[12]     TOP|clk       SB_DFF     D       counter_RNO[12]     13.070       -0.534
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.404
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.334

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[5] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[5]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[5]                        Net          -        -       1.599     -           5         
NCO1.counter_RNI069F1[6]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNI069F1[6]          SB_LUT4      O        Out     0.661     3.056       -         
counter_RNI069F1[6]               Net          -        -       1.371     -           1         
NCO1.counter_RNIS0C43[7]          SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNIS0C43[7]          SB_LUT4      O        Out     0.517     4.944       -         
counter_RNIS0C43[7]               Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I2       In      -         6.315       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.517     6.832       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.203       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.558     8.761       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.666       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     10.046      -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         10.060      -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.246      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.260      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.446      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.460      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.646      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.660      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.846      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.860      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     11.046      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         11.060      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.246      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.260      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.446      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.460      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.646      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.660      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.846      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.860      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     12.046      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         12.060      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.246      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.260      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.446      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.460      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.646      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.660      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.846      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.860      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     13.046      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.432      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.897      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.404      -         
================================================================================================
Total path delay (propagation time + setup) of 15.559 is 6.839(44.0%) logic and 8.720(56.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.342
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.272

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[6] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[6]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[6]                        Net          -        -       1.599     -           4         
NCO1.counter_RNI069F1[6]          SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNI069F1[6]          SB_LUT4      O        Out     0.558     2.953       -         
counter_RNI069F1[6]               Net          -        -       1.371     -           1         
NCO1.counter_RNIS0C43[7]          SB_LUT4      I2       In      -         4.324       -         
NCO1.counter_RNIS0C43[7]          SB_LUT4      O        Out     0.558     4.882       -         
counter_RNIS0C43[7]               Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I2       In      -         6.253       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.558     6.811       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.182       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.517     8.699       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.604       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     9.984       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         9.998       -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.184      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.197      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.383      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.398      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.584      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.598      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.784      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.798      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.984      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.998      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.184      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.197      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.383      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.398      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.584      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.598      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.784      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.798      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.984      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.998      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.184      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.197      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.383      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.398      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.584      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.598      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.784      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.798      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.984      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.370      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.835      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.342      -         
================================================================================================
Total path delay (propagation time + setup) of 15.497 is 6.777(43.7%) logic and 8.720(56.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.311
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.241

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[11] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[11]                  SB_DFF       Q        Out     0.796     0.796       -         
counter[11]                       Net          -        -       1.599     -           4         
NCO1.counter_RNIJOVR[11]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIJOVR[11]          SB_LUT4      O        Out     0.661     3.056       -         
counter_RNIJOVR[11]               Net          -        -       1.371     -           1         
NCO1.counter_RNIS0C43[7]          SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNIS0C43[7]          SB_LUT4      O        Out     0.424     4.851       -         
counter_RNIS0C43[7]               Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I2       In      -         6.222       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.517     6.739       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.110       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.558     8.668       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.573       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     9.953       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         9.967       -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.153      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.167      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.353      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.367      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.553      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.567      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.753      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.767      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.953      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.967      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.153      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.167      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.353      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.367      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.553      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.567      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.753      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.767      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.953      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.967      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.153      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.167      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.353      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.367      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.553      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.567      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.753      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.767      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.953      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.339      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.804      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.311      -         
================================================================================================
Total path delay (propagation time + setup) of 15.466 is 6.746(43.6%) logic and 8.720(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.300
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.230

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[8] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[8]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[8]                        Net          -        -       1.599     -           5         
NCO1.counter_RNI069F1[6]          SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNI069F1[6]          SB_LUT4      O        Out     0.517     2.912       -         
counter_RNI069F1[6]               Net          -        -       1.371     -           1         
NCO1.counter_RNIS0C43[7]          SB_LUT4      I2       In      -         4.283       -         
NCO1.counter_RNIS0C43[7]          SB_LUT4      O        Out     0.558     4.841       -         
counter_RNIS0C43[7]               Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I2       In      -         6.212       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.558     6.770       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.141       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.517     8.658       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.563       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     9.942       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         9.956       -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.142      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.156      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.342      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.356      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.542      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.556      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.742      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.756      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.942      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.956      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.142      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.156      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.342      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.356      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.542      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.556      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.742      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.756      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.942      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.956      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.142      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.156      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.342      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.356      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.542      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.556      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.742      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.756      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.942      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.328      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.793      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.300      -         
================================================================================================
Total path delay (propagation time + setup) of 15.455 is 6.735(43.6%) logic and 8.720(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.259
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.189

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[9] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[9]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[9]                        Net          -        -       1.599     -           5         
NCO1.counter_RNI3V271[9]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNI3V271[9]          SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto13_c_c              Net          -        -       1.371     -           1         
NCO1.counter_RNIQU2H2[14]         SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNIQU2H2[14]         SB_LUT4      O        Out     0.465     4.893       -         
un1_counterlto13_0_2              Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I3       In      -         6.264       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.424     6.687       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.058       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.558     8.616       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.521       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     9.901       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         9.915       -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.101      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.115      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.301      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.315      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.501      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.515      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.701      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.715      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.901      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.915      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.101      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.115      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.301      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.315      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.501      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.515      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.701      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.715      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.901      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.915      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.101      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.115      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.301      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.315      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.501      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.515      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.701      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.715      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.901      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.287      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.752      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.259      -         
================================================================================================
Total path delay (propagation time + setup) of 15.414 is 6.694(43.4%) logic and 8.720(56.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_CARRY        21 uses
SB_DFF          24 uses
SB_DFFE         4 uses
VCC             3 uses
SB_LUT4         53 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   28 (7%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 53 (13%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 53 = 53 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 12:30:53 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	53
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	54
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	7
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	26
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	54/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.5 (sec)

Final Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	54/384
    PLBs                        :	10/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 95.95 MHz | Target: 75.64 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 97
used logic cells: 54
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
running packerTotal HPWL cost is 97
used logic cells: 54
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 79 
I1212: Iteration  1 :    19 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133496K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 12:36:18 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:36:18 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:36:18 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:36:18 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 12:36:19 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:36:19 2023

multi_srs_gen completed
# Fri Dec 22 12:36:19 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:36:19 2023

premap completed with warnings
# Fri Dec 22 12:36:20 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:36:20 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:36:20 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 12:36:20 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 12:36:18 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":33:7:33:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":31:8:31:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":31:8:31:11|Input phase on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":31:8:31:11|Input sync on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Register bit f_correct[1] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Register bit counter[22] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Pruning register bit 22 of counter[22:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Pruning register bit 1 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:17|Input sync is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":35:10:35:12|Input div is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":36:10:36:14|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 12:36:18 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 12:36:18 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 12:36:18 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 12:36:19 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 12:36:19 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested      Requested     Clock        Clock                     Clock
Clock       Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
System      1327.1 MHz     0.754         system       system_clkgroup           4    
TOP|clk     154.1 MHz      6.489         inferred     Autoconstr_clkgroup_0     24   
=====================================================================================

@W: MT531 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Found signal identified as System clock which controls 4 sequential elements including NCO1.VCO1.U1.q[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Found inferred clock TOP|clk which controls 24 sequential elements including NCO1.counter[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 12:36:20 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 12:36:20 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.counter[21:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.f_correct[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.08ns		  43 /        28
   2		0h:00m:00s		    -3.08ns		  42 /        28
   3		0h:00m:00s		    -1.68ns		  44 /        28
@N: FX271 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Replicating instance NCO1.NCO_clkor (in view: work.TOP(verilog)) with 5 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -1.68ns		  45 /        28


   5		0h:00m:00s		    -1.68ns		  44 /        28
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               28         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@W: MT420 |Found inferred clock TOP|clk with period 13.22ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 12:36:20 2023
#


Top view:               TOP
Requested Frequency:    75.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.334

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            75.6 MHz      64.3 MHz      13.225        15.559        -2.334     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  13.225      -2.334  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -2.334
NCO1.counter[6]      TOP|clk       SB_DFF     Q       counter[6]      0.796       -2.272
NCO1.counter[11]     TOP|clk       SB_DFF     Q       counter[11]     0.796       -2.241
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -2.230
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       -2.189
NCO1.counter[12]     TOP|clk       SB_DFF     Q       counter[12]     0.796       -2.179
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       -2.137
NCO1.counter[13]     TOP|clk       SB_DFF     Q       counter[13]     0.796       -2.086
NCO1.counter[19]     TOP|clk       SB_DFF     Q       counter[19]     0.796       -0.498
NCO1.counter[17]     TOP|clk       SB_DFF     Q       counter[17]     0.796       -0.487
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                             Required           
Instance             Reference     Type       Pin     Net                 Time         Slack 
                     Clock                                                                   
---------------------------------------------------------------------------------------------
NCO1.counter[21]     TOP|clk       SB_DFF     D       counter_RNO[21]     13.070       -2.334
NCO1.counter[20]     TOP|clk       SB_DFF     D       counter_RNO[20]     13.070       -2.134
NCO1.counter[19]     TOP|clk       SB_DFF     D       counter_RNO[19]     13.070       -1.934
NCO1.counter[18]     TOP|clk       SB_DFF     D       counter_RNO[18]     13.070       -1.734
NCO1.counter[17]     TOP|clk       SB_DFF     D       counter_RNO[17]     13.070       -1.534
NCO1.counter[16]     TOP|clk       SB_DFF     D       counter_RNO[16]     13.070       -1.334
NCO1.counter[15]     TOP|clk       SB_DFF     D       counter_RNO[15]     13.070       -1.134
NCO1.counter[14]     TOP|clk       SB_DFF     D       counter_RNO[14]     13.070       -0.934
NCO1.counter[13]     TOP|clk       SB_DFF     D       counter_RNO[13]     13.070       -0.734
NCO1.counter[12]     TOP|clk       SB_DFF     D       counter_RNO[12]     13.070       -0.534
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.404
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.334

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[5] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[5]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[5]                        Net          -        -       1.599     -           5         
NCO1.counter_RNI069F1[6]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNI069F1[6]          SB_LUT4      O        Out     0.661     3.056       -         
counter_RNI069F1[6]               Net          -        -       1.371     -           1         
NCO1.counter_RNIS0C43[7]          SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNIS0C43[7]          SB_LUT4      O        Out     0.517     4.944       -         
counter_RNIS0C43[7]               Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I2       In      -         6.315       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.517     6.832       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.203       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.558     8.761       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.666       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     10.046      -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         10.060      -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.246      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.260      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.446      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.460      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.646      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.660      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.846      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.860      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     11.046      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         11.060      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.246      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.260      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.446      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.460      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.646      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.660      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.846      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.860      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     12.046      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         12.060      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.246      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.260      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.446      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.460      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.646      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.660      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.846      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.860      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     13.046      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.432      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.897      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.404      -         
================================================================================================
Total path delay (propagation time + setup) of 15.559 is 6.839(44.0%) logic and 8.720(56.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.342
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.272

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[6] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[6]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[6]                        Net          -        -       1.599     -           4         
NCO1.counter_RNI069F1[6]          SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNI069F1[6]          SB_LUT4      O        Out     0.558     2.953       -         
counter_RNI069F1[6]               Net          -        -       1.371     -           1         
NCO1.counter_RNIS0C43[7]          SB_LUT4      I2       In      -         4.324       -         
NCO1.counter_RNIS0C43[7]          SB_LUT4      O        Out     0.558     4.882       -         
counter_RNIS0C43[7]               Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I2       In      -         6.253       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.558     6.811       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.182       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.517     8.699       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.604       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     9.984       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         9.998       -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.184      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.197      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.383      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.398      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.584      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.598      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.784      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.798      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.984      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.998      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.184      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.197      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.383      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.398      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.584      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.598      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.784      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.798      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.984      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.998      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.184      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.197      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.383      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.398      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.584      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.598      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.784      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.798      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.984      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.370      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.835      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.342      -         
================================================================================================
Total path delay (propagation time + setup) of 15.497 is 6.777(43.7%) logic and 8.720(56.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.311
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.241

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[11] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[11]                  SB_DFF       Q        Out     0.796     0.796       -         
counter[11]                       Net          -        -       1.599     -           4         
NCO1.counter_RNIJOVR[11]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIJOVR[11]          SB_LUT4      O        Out     0.661     3.056       -         
counter_RNIJOVR[11]               Net          -        -       1.371     -           1         
NCO1.counter_RNIS0C43[7]          SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNIS0C43[7]          SB_LUT4      O        Out     0.424     4.851       -         
counter_RNIS0C43[7]               Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I2       In      -         6.222       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.517     6.739       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.110       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.558     8.668       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.573       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     9.953       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         9.967       -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.153      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.167      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.353      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.367      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.553      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.567      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.753      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.767      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.953      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.967      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.153      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.167      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.353      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.367      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.553      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.567      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.753      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.767      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.953      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.967      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.153      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.167      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.353      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.367      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.553      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.567      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.753      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.767      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.953      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.339      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.804      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.311      -         
================================================================================================
Total path delay (propagation time + setup) of 15.466 is 6.746(43.6%) logic and 8.720(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.300
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.230

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[8] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[8]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[8]                        Net          -        -       1.599     -           5         
NCO1.counter_RNI069F1[6]          SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNI069F1[6]          SB_LUT4      O        Out     0.517     2.912       -         
counter_RNI069F1[6]               Net          -        -       1.371     -           1         
NCO1.counter_RNIS0C43[7]          SB_LUT4      I2       In      -         4.283       -         
NCO1.counter_RNIS0C43[7]          SB_LUT4      O        Out     0.558     4.841       -         
counter_RNIS0C43[7]               Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I2       In      -         6.212       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.558     6.770       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.141       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.517     8.658       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.563       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     9.942       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         9.956       -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.142      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.156      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.342      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.356      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.542      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.556      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.742      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.756      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.942      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.956      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.142      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.156      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.342      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.356      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.542      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.556      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.742      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.756      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.942      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.956      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.142      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.156      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.342      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.356      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.542      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.556      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.742      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.756      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.942      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.328      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.793      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.300      -         
================================================================================================
Total path delay (propagation time + setup) of 15.455 is 6.735(43.6%) logic and 8.720(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.259
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.189

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[9] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[9]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[9]                        Net          -        -       1.599     -           5         
NCO1.counter_RNI3V271[9]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNI3V271[9]          SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto13_c_c              Net          -        -       1.371     -           1         
NCO1.counter_RNIQU2H2[14]         SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNIQU2H2[14]         SB_LUT4      O        Out     0.465     4.893       -         
un1_counterlto13_0_2              Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I3       In      -         6.264       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.424     6.687       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.058       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.558     8.616       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.521       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     9.901       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         9.915       -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.101      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.115      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.301      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.315      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.501      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.515      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.701      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.715      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.901      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.915      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.101      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.115      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.301      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.315      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.501      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.515      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.701      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.715      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.901      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.915      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.101      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.115      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.301      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.315      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.501      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.515      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.701      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.715      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.901      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.287      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.752      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.259      -         
================================================================================================
Total path delay (propagation time + setup) of 15.414 is 6.694(43.4%) logic and 8.720(56.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_CARRY        21 uses
SB_DFF          24 uses
SB_DFFE         4 uses
VCC             3 uses
SB_LUT4         53 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   28 (7%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 53 (13%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 53 = 53 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 12:36:20 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	53
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	54
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	7
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	26
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	54/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.5 (sec)

Final Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	54/384
    PLBs                        :	10/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 95.95 MHz | Target: 75.64 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 97
used logic cells: 54
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 97
used logic cells: 54
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 79 
I1212: Iteration  1 :    19 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133496K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 12:41:44 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:41:44 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:41:44 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:41:44 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 12:41:46 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:41:46 2023

multi_srs_gen completed
# Fri Dec 22 12:41:46 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:41:46 2023

premap completed with warnings
# Fri Dec 22 12:41:46 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:41:46 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:41:46 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 12:41:47 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 12:41:44 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":33:7:33:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":31:8:31:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":31:8:31:11|Input phase on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":31:8:31:11|Input sync on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Register bit f_correct[1] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Register bit counter[22] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Pruning register bit 22 of counter[22:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Pruning register bit 1 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:17|Input sync is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":35:10:35:12|Input div is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":36:10:36:14|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 12:41:44 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 12:41:44 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 12:41:45 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 12:41:46 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 12:41:46 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested      Requested     Clock        Clock                     Clock
Clock       Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
System      1327.1 MHz     0.754         system       system_clkgroup           4    
TOP|clk     154.1 MHz      6.489         inferred     Autoconstr_clkgroup_0     24   
=====================================================================================

@W: MT531 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Found signal identified as System clock which controls 4 sequential elements including NCO1.VCO1.U1.q[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Found inferred clock TOP|clk which controls 24 sequential elements including NCO1.counter[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 12:41:46 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 12:41:46 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.counter[21:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.f_correct[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.08ns		  43 /        28
   2		0h:00m:00s		    -3.08ns		  42 /        28
   3		0h:00m:00s		    -1.68ns		  44 /        28
@N: FX271 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Replicating instance NCO1.NCO_clkor (in view: work.TOP(verilog)) with 5 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -1.68ns		  45 /        28


   5		0h:00m:00s		    -1.68ns		  44 /        28
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               28         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@W: MT420 |Found inferred clock TOP|clk with period 13.22ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 12:41:47 2023
#


Top view:               TOP
Requested Frequency:    75.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.334

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            75.6 MHz      64.3 MHz      13.225        15.559        -2.334     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  13.225      -2.334  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -2.334
NCO1.counter[6]      TOP|clk       SB_DFF     Q       counter[6]      0.796       -2.272
NCO1.counter[11]     TOP|clk       SB_DFF     Q       counter[11]     0.796       -2.241
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -2.230
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       -2.189
NCO1.counter[12]     TOP|clk       SB_DFF     Q       counter[12]     0.796       -2.179
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       -2.137
NCO1.counter[13]     TOP|clk       SB_DFF     Q       counter[13]     0.796       -2.086
NCO1.counter[19]     TOP|clk       SB_DFF     Q       counter[19]     0.796       -0.498
NCO1.counter[17]     TOP|clk       SB_DFF     Q       counter[17]     0.796       -0.487
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                             Required           
Instance             Reference     Type       Pin     Net                 Time         Slack 
                     Clock                                                                   
---------------------------------------------------------------------------------------------
NCO1.counter[21]     TOP|clk       SB_DFF     D       counter_RNO[21]     13.070       -2.334
NCO1.counter[20]     TOP|clk       SB_DFF     D       counter_RNO[20]     13.070       -2.134
NCO1.counter[19]     TOP|clk       SB_DFF     D       counter_RNO[19]     13.070       -1.934
NCO1.counter[18]     TOP|clk       SB_DFF     D       counter_RNO[18]     13.070       -1.734
NCO1.counter[17]     TOP|clk       SB_DFF     D       counter_RNO[17]     13.070       -1.534
NCO1.counter[16]     TOP|clk       SB_DFF     D       counter_RNO[16]     13.070       -1.334
NCO1.counter[15]     TOP|clk       SB_DFF     D       counter_RNO[15]     13.070       -1.134
NCO1.counter[14]     TOP|clk       SB_DFF     D       counter_RNO[14]     13.070       -0.934
NCO1.counter[13]     TOP|clk       SB_DFF     D       counter_RNO[13]     13.070       -0.734
NCO1.counter[12]     TOP|clk       SB_DFF     D       counter_RNO[12]     13.070       -0.534
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.404
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.334

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[5] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[5]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[5]                        Net          -        -       1.599     -           5         
NCO1.counter_RNI069F1[6]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNI069F1[6]          SB_LUT4      O        Out     0.661     3.056       -         
counter_RNI069F1[6]               Net          -        -       1.371     -           1         
NCO1.counter_RNIS0C43[7]          SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNIS0C43[7]          SB_LUT4      O        Out     0.517     4.944       -         
counter_RNIS0C43[7]               Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I2       In      -         6.315       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.517     6.832       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.203       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.558     8.761       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.666       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     10.046      -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         10.060      -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.246      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.260      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.446      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.460      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.646      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.660      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.846      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.860      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     11.046      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         11.060      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.246      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.260      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.446      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.460      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.646      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.660      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.846      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.860      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     12.046      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         12.060      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.246      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.260      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.446      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.460      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.646      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.660      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.846      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.860      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     13.046      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.432      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.897      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.404      -         
================================================================================================
Total path delay (propagation time + setup) of 15.559 is 6.839(44.0%) logic and 8.720(56.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.342
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.272

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[6] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[6]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[6]                        Net          -        -       1.599     -           4         
NCO1.counter_RNI069F1[6]          SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNI069F1[6]          SB_LUT4      O        Out     0.558     2.953       -         
counter_RNI069F1[6]               Net          -        -       1.371     -           1         
NCO1.counter_RNIS0C43[7]          SB_LUT4      I2       In      -         4.324       -         
NCO1.counter_RNIS0C43[7]          SB_LUT4      O        Out     0.558     4.882       -         
counter_RNIS0C43[7]               Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I2       In      -         6.253       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.558     6.811       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.182       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.517     8.699       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.604       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     9.984       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         9.998       -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.184      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.197      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.383      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.398      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.584      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.598      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.784      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.798      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.984      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.998      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.184      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.197      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.383      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.398      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.584      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.598      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.784      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.798      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.984      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.998      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.184      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.197      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.383      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.398      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.584      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.598      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.784      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.798      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.984      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.370      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.835      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.342      -         
================================================================================================
Total path delay (propagation time + setup) of 15.497 is 6.777(43.7%) logic and 8.720(56.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.311
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.241

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[11] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[11]                  SB_DFF       Q        Out     0.796     0.796       -         
counter[11]                       Net          -        -       1.599     -           4         
NCO1.counter_RNIJOVR[11]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIJOVR[11]          SB_LUT4      O        Out     0.661     3.056       -         
counter_RNIJOVR[11]               Net          -        -       1.371     -           1         
NCO1.counter_RNIS0C43[7]          SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNIS0C43[7]          SB_LUT4      O        Out     0.424     4.851       -         
counter_RNIS0C43[7]               Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I2       In      -         6.222       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.517     6.739       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.110       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.558     8.668       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.573       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     9.953       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         9.967       -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.153      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.167      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.353      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.367      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.553      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.567      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.753      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.767      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.953      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.967      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.153      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.167      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.353      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.367      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.553      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.567      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.753      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.767      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.953      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.967      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.153      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.167      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.353      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.367      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.553      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.567      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.753      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.767      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.953      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.339      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.804      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.311      -         
================================================================================================
Total path delay (propagation time + setup) of 15.466 is 6.746(43.6%) logic and 8.720(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.300
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.230

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[8] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[8]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[8]                        Net          -        -       1.599     -           5         
NCO1.counter_RNI069F1[6]          SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNI069F1[6]          SB_LUT4      O        Out     0.517     2.912       -         
counter_RNI069F1[6]               Net          -        -       1.371     -           1         
NCO1.counter_RNIS0C43[7]          SB_LUT4      I2       In      -         4.283       -         
NCO1.counter_RNIS0C43[7]          SB_LUT4      O        Out     0.558     4.841       -         
counter_RNIS0C43[7]               Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I2       In      -         6.212       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.558     6.770       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.141       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.517     8.658       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.563       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     9.942       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         9.956       -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.142      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.156      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.342      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.356      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.542      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.556      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.742      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.756      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.942      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.956      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.142      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.156      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.342      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.356      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.542      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.556      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.742      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.756      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.942      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.956      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.142      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.156      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.342      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.356      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.542      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.556      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.742      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.756      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.942      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.328      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.793      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.300      -         
================================================================================================
Total path delay (propagation time + setup) of 15.455 is 6.735(43.6%) logic and 8.720(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.259
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.189

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[9] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[9]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[9]                        Net          -        -       1.599     -           5         
NCO1.counter_RNI3V271[9]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNI3V271[9]          SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto13_c_c              Net          -        -       1.371     -           1         
NCO1.counter_RNIQU2H2[14]         SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNIQU2H2[14]         SB_LUT4      O        Out     0.465     4.893       -         
un1_counterlto13_0_2              Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I3       In      -         6.264       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.424     6.687       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.058       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.558     8.616       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.521       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     9.901       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         9.915       -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.101      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.115      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.301      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.315      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.501      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.515      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.701      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.715      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.901      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.915      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.101      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.115      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.301      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.315      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.501      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.515      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.701      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.715      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.901      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.915      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.101      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.115      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.301      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.315      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.501      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.515      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.701      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.715      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.901      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.287      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.752      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.259      -         
================================================================================================
Total path delay (propagation time + setup) of 15.414 is 6.694(43.4%) logic and 8.720(56.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_CARRY        21 uses
SB_DFF          24 uses
SB_DFFE         4 uses
VCC             3 uses
SB_LUT4         53 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   28 (7%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 53 (13%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 53 = 53 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 12:41:47 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	53
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	54
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	7
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	26
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	54/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.7 (sec)

Final Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	54/384
    PLBs                        :	10/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 95.95 MHz | Target: 75.64 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 97
used logic cells: 54
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 97
used logic cells: 54
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 79 
I1212: Iteration  1 :    19 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133496K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 1 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 12:44:27 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:44:27 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:44:27 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:44:27 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 12:44:29 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:44:29 2023

multi_srs_gen completed
# Fri Dec 22 12:44:29 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:44:29 2023

premap completed with warnings
# Fri Dec 22 12:44:29 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:44:29 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 12:44:29 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 12:44:30 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 12:44:27 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":33:7:33:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":31:8:31:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":31:8:31:11|Input phase on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Register bit f_correct[1] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Register bit counter[22] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Pruning register bit 22 of counter[22:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Pruning register bit 1 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":35:10:35:12|Input div is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":36:10:36:14|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 12:44:28 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 12:44:28 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 12:44:28 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 12:44:29 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 12:44:29 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested      Requested     Clock        Clock                     Clock
Clock       Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
System      1327.1 MHz     0.754         system       system_clkgroup           4    
TOP|clk     154.1 MHz      6.489         inferred     Autoconstr_clkgroup_0     24   
=====================================================================================

@W: MT531 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Found signal identified as System clock which controls 4 sequential elements including NCO1.VCO1.U1.q[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Found inferred clock TOP|clk which controls 24 sequential elements including NCO1.counter[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 12:44:29 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 12:44:29 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.counter[21:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.f_correct[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.08ns		  44 /        28
   2		0h:00m:00s		    -3.08ns		  43 /        28
   3		0h:00m:00s		    -1.68ns		  45 /        28
@N: FX271 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Replicating instance NCO1.NCO_clkor (in view: work.TOP(verilog)) with 5 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -1.68ns		  46 /        28


   5		0h:00m:00s		    -1.68ns		  45 /        28
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               28         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@W: MT420 |Found inferred clock TOP|clk with period 13.22ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 12:44:30 2023
#


Top view:               TOP
Requested Frequency:    75.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.334

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            75.6 MHz      64.3 MHz      13.225        15.559        -2.334     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  13.225      -2.334  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -2.334
NCO1.counter[6]      TOP|clk       SB_DFF     Q       counter[6]      0.796       -2.272
NCO1.counter[11]     TOP|clk       SB_DFF     Q       counter[11]     0.796       -2.241
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -2.230
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       -2.189
NCO1.counter[12]     TOP|clk       SB_DFF     Q       counter[12]     0.796       -2.179
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       -2.137
NCO1.counter[13]     TOP|clk       SB_DFF     Q       counter[13]     0.796       -2.086
NCO1.counter[19]     TOP|clk       SB_DFF     Q       counter[19]     0.796       -0.498
NCO1.counter[17]     TOP|clk       SB_DFF     Q       counter[17]     0.796       -0.487
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                             Required           
Instance             Reference     Type       Pin     Net                 Time         Slack 
                     Clock                                                                   
---------------------------------------------------------------------------------------------
NCO1.counter[21]     TOP|clk       SB_DFF     D       counter_RNO[21]     13.070       -2.334
NCO1.counter[20]     TOP|clk       SB_DFF     D       counter_RNO[20]     13.070       -2.134
NCO1.counter[19]     TOP|clk       SB_DFF     D       counter_RNO[19]     13.070       -1.934
NCO1.counter[18]     TOP|clk       SB_DFF     D       counter_RNO[18]     13.070       -1.734
NCO1.counter[17]     TOP|clk       SB_DFF     D       counter_RNO[17]     13.070       -1.534
NCO1.counter[16]     TOP|clk       SB_DFF     D       counter_RNO[16]     13.070       -1.334
NCO1.counter[15]     TOP|clk       SB_DFF     D       counter_RNO[15]     13.070       -1.134
NCO1.counter[14]     TOP|clk       SB_DFF     D       counter_RNO[14]     13.070       -0.934
NCO1.counter[13]     TOP|clk       SB_DFF     D       counter_RNO[13]     13.070       -0.734
NCO1.counter[12]     TOP|clk       SB_DFF     D       counter_RNO[12]     13.070       -0.534
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.404
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.334

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[5] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[5]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[5]                        Net          -        -       1.599     -           5         
NCO1.counter_RNI069F1[6]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNI069F1[6]          SB_LUT4      O        Out     0.661     3.056       -         
counter_RNI069F1[6]               Net          -        -       1.371     -           1         
NCO1.counter_RNIS0C43[7]          SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNIS0C43[7]          SB_LUT4      O        Out     0.517     4.944       -         
counter_RNIS0C43[7]               Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I2       In      -         6.315       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.517     6.832       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.203       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.558     8.761       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.666       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     10.046      -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         10.060      -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.246      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.260      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.446      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.460      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.646      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.660      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.846      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.860      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     11.046      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         11.060      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.246      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.260      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.446      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.460      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.646      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.660      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.846      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.860      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     12.046      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         12.060      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.246      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.260      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.446      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.460      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.646      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.660      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.846      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.860      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     13.046      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.432      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.897      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.404      -         
================================================================================================
Total path delay (propagation time + setup) of 15.559 is 6.839(44.0%) logic and 8.720(56.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.342
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.272

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[6] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[6]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[6]                        Net          -        -       1.599     -           4         
NCO1.counter_RNI069F1[6]          SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNI069F1[6]          SB_LUT4      O        Out     0.558     2.953       -         
counter_RNI069F1[6]               Net          -        -       1.371     -           1         
NCO1.counter_RNIS0C43[7]          SB_LUT4      I2       In      -         4.324       -         
NCO1.counter_RNIS0C43[7]          SB_LUT4      O        Out     0.558     4.882       -         
counter_RNIS0C43[7]               Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I2       In      -         6.253       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.558     6.811       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.182       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.517     8.699       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.604       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     9.984       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         9.998       -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.184      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.197      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.383      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.398      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.584      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.598      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.784      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.798      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.984      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.998      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.184      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.197      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.383      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.398      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.584      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.598      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.784      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.798      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.984      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.998      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.184      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.197      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.383      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.398      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.584      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.598      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.784      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.798      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.984      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.370      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.835      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.342      -         
================================================================================================
Total path delay (propagation time + setup) of 15.497 is 6.777(43.7%) logic and 8.720(56.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.311
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.241

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[11] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[11]                  SB_DFF       Q        Out     0.796     0.796       -         
counter[11]                       Net          -        -       1.599     -           4         
NCO1.counter_RNIJOVR[11]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIJOVR[11]          SB_LUT4      O        Out     0.661     3.056       -         
counter_RNIJOVR[11]               Net          -        -       1.371     -           1         
NCO1.counter_RNIS0C43[7]          SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNIS0C43[7]          SB_LUT4      O        Out     0.424     4.851       -         
counter_RNIS0C43[7]               Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I2       In      -         6.222       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.517     6.739       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.110       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.558     8.668       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.573       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     9.953       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         9.967       -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.153      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.167      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.353      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.367      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.553      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.567      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.753      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.767      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.953      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.967      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.153      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.167      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.353      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.367      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.553      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.567      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.753      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.767      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.953      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.967      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.153      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.167      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.353      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.367      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.553      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.567      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.753      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.767      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.953      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.339      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.804      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.311      -         
================================================================================================
Total path delay (propagation time + setup) of 15.466 is 6.746(43.6%) logic and 8.720(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.300
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.230

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[8] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[8]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[8]                        Net          -        -       1.599     -           5         
NCO1.counter_RNI069F1[6]          SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNI069F1[6]          SB_LUT4      O        Out     0.517     2.912       -         
counter_RNI069F1[6]               Net          -        -       1.371     -           1         
NCO1.counter_RNIS0C43[7]          SB_LUT4      I2       In      -         4.283       -         
NCO1.counter_RNIS0C43[7]          SB_LUT4      O        Out     0.558     4.841       -         
counter_RNIS0C43[7]               Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I2       In      -         6.212       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.558     6.770       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.141       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.517     8.658       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.563       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     9.942       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         9.956       -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.142      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.156      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.342      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.356      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.542      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.556      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.742      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.756      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.942      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.956      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.142      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.156      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.342      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.356      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.542      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.556      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.742      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.756      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.942      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.956      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.142      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.156      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.342      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.356      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.542      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.556      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.742      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.756      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.942      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.328      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.793      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.300      -         
================================================================================================
Total path delay (propagation time + setup) of 15.455 is 6.735(43.6%) logic and 8.720(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.225
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.070

    - Propagation time:                      15.259
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.189

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[9] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[9]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[9]                        Net          -        -       1.599     -           5         
NCO1.counter_RNI3V271[9]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNI3V271[9]          SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto13_c_c              Net          -        -       1.371     -           1         
NCO1.counter_RNIQU2H2[14]         SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNIQU2H2[14]         SB_LUT4      O        Out     0.465     4.893       -         
un1_counterlto13_0_2              Net          -        -       1.371     -           1         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      I3       In      -         6.264       -         
NCO1.counter_RNIF5GD7[7]          SB_LUT4      O        Out     0.424     6.687       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIL5K68[5]          SB_LUT4      I2       In      -         8.058       -         
NCO1.counter_RNIL5K68[5]          SB_LUT4      O        Out     0.558     8.616       -         
counter_RNIL5K68[5]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     I0       In      -         9.521       -         
NCO1.un1_counter_4_cry_5_c        SB_CARRY     CO       Out     0.380     9.901       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CI       In      -         9.915       -         
NCO1.un1_counter_4_cry_6_c        SB_CARRY     CO       Out     0.186     10.101      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.115      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.301      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.315      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.501      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.515      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.701      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.715      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.901      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.915      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.101      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.115      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.301      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.315      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.501      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.515      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.701      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.715      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.901      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.915      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.101      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.115      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.301      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CI       In      -         12.315      -         
NCO1.un1_counter_4_cry_18_0_c     SB_CARRY     CO       Out     0.186     12.501      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CI       In      -         12.515      -         
NCO1.un1_counter_4_cry_19_0_c     SB_CARRY     CO       Out     0.186     12.701      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.715      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.901      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.287      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.752      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.259      -         
================================================================================================
Total path delay (propagation time + setup) of 15.414 is 6.694(43.4%) logic and 8.720(56.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_CARRY        21 uses
SB_DFF          24 uses
SB_DFFER        2 uses
SB_DFFES        2 uses
VCC             3 uses
SB_LUT4         54 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   28 (7%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 54 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 54 = 54 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 12:44:30 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	55
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	7
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	27
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	55/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.6 (sec)

Final Design Statistics
    Number of LUTs      	:	55
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	55/384
    PLBs                        :	10/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 95.95 MHz | Target: 75.64 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 103
used logic cells: 55
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 103
running packerused logic cells: 55
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 82 
I1212: Iteration  1 :    17 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           133384K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 1 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 13:31:59 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:31:59 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:31:59 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:31:59 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 13:32:01 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:32:01 2023

multi_srs_gen completed
# Fri Dec 22 13:32:01 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:32:01 2023

premap completed with warnings
# Fri Dec 22 13:32:01 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:32:01 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:32:01 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 13:32:02 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 13:31:59 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":34:7:34:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":2:7:2:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":32:8:32:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":32:8:32:11|Input phase on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bits 7 to 3 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bit 1 of f_correct[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Register bit f_correct[0] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Register bit counter[24] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bit 24 of counter[24:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":36:10:36:12|Input div is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":37:10:37:14|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 13:32:00 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 13:32:00 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 13:32:00 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 13:32:01 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 13:32:01 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested      Requested     Clock        Clock                     Clock
Clock       Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
System      1327.1 MHz     0.754         system       system_clkgroup           4    
TOP|clk     150.4 MHz      6.650         inferred     Autoconstr_clkgroup_0     26   
=====================================================================================

@W: MT531 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Found signal identified as System clock which controls 4 sequential elements including NCO1.VCO1.U1.q[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Found inferred clock TOP|clk which controls 26 sequential elements including NCO1.counter[23:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 13:32:01 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 13:32:01 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|User-specified initial value defined for instance NCO1.counter[23:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|User-specified initial value defined for instance NCO1.f_correct[2] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Removing sequential instance NCO1.counter[1] (in view: work.TOP(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Removing sequential instance NCO1.counter[0] (in view: work.TOP(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.08ns		  43 /        28
   2		0h:00m:00s		    -3.08ns		  43 /        28
   3		0h:00m:00s		    -1.68ns		  43 /        28

   4		0h:00m:00s		    -1.68ns		  44 /        28
   5		0h:00m:00s		    -1.68ns		  45 /        28
@N: FX271 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Replicating instance NCO1.NCO_clkor (in view: work.TOP(verilog)) with 4 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication


   6		0h:00m:00s		    -1.68ns		  45 /        28
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               28         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock TOP|clk with period 13.44ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 13:32:02 2023
#


Top view:               TOP
Requested Frequency:    74.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.371

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            74.4 MHz      63.3 MHz      13.436        15.807        -2.371     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  13.436      -2.371  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[13]     TOP|clk       SB_DFF     Q       counter[13]     0.796       -2.371
NCO1.counter[14]     TOP|clk       SB_DFF     Q       counter[14]     0.796       -2.299
NCO1.counter[7]      TOP|clk       SB_DFF     Q       counter[7]      0.796       -2.268
NCO1.counter[15]     TOP|clk       SB_DFF     Q       counter[15]     0.796       -2.268
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -2.195
NCO1.counter[19]     TOP|clk       SB_DFF     Q       counter[19]     0.796       -2.175
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       -2.164
NCO1.counter[20]     TOP|clk       SB_DFF     Q       counter[20]     0.796       -2.102
NCO1.counter[11]     TOP|clk       SB_DFF     Q       counter[11]     0.796       -2.071
NCO1.counter[12]     TOP|clk       SB_DFF     Q       counter[12]     0.796       -2.071
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                             Required           
Instance             Reference     Type       Pin     Net                 Time         Slack 
                     Clock                                                                   
---------------------------------------------------------------------------------------------
NCO1.counter[23]     TOP|clk       SB_DFF     D       counter_RNO[23]     13.281       -2.371
NCO1.counter[22]     TOP|clk       SB_DFF     D       counter_RNO[22]     13.281       -2.171
NCO1.counter[21]     TOP|clk       SB_DFF     D       counter_RNO[21]     13.281       -1.971
NCO1.counter[20]     TOP|clk       SB_DFF     D       counter_RNO[20]     13.281       -1.771
NCO1.counter[19]     TOP|clk       SB_DFF     D       counter_RNO[19]     13.281       -1.571
NCO1.counter[18]     TOP|clk       SB_DFF     D       counter_RNO[18]     13.281       -1.371
NCO1.counter[17]     TOP|clk       SB_DFF     D       counter_RNO[17]     13.281       -1.171
NCO1.counter[16]     TOP|clk       SB_DFF     D       counter_RNO[16]     13.281       -0.971
NCO1.counter[15]     TOP|clk       SB_DFF     D       counter_RNO[15]     13.281       -0.771
NCO1.counter[14]     TOP|clk       SB_DFF     D       counter_RNO[14]     13.281       -0.571
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.436
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.281

    - Propagation time:                      15.652
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.371

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[13] / Q
    Ending point:                            NCO1.counter[23] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[13]                  SB_DFF       Q        Out     0.796     0.796       -         
counter[13]                       Net          -        -       1.599     -           4         
NCO1.counter_RNIKSV91[13]         SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIKSV91[13]         SB_LUT4      O        Out     0.661     3.056       -         
G_21_0_a6_0_0                     Net          -        -       1.371     -           1         
NCO1.counter_RNI3Q223[21]         SB_LUT4      I0       In      -         4.427       -         
NCO1.counter_RNI3Q223[21]         SB_LUT4      O        Out     0.661     5.089       -         
G_21_0_1                          Net          -        -       1.371     -           1         
NCO1.counter_RNI02EP9[10]         SB_LUT4      I0       In      -         6.460       -         
NCO1.counter_RNI02EP9[10]         SB_LUT4      O        Out     0.661     7.121       -         
un1_counterlt23_i                 Net          -        -       1.371     -           12        
NCO1.counter_RNIA6IIA[7]          SB_LUT4      I2       In      -         8.492       -         
NCO1.counter_RNIA6IIA[7]          SB_LUT4      O        Out     0.517     9.009       -         
counter_RNIA6IIA[7]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     I0       In      -         9.914       -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.380     10.294      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.308      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.494      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.508      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.694      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.708      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.894      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.908      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.094      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.108      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.294      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.308      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.494      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.508      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.694      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.708      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.894      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.908      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.094      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.108      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.294      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_c       SB_CARRY     CI       In      -         12.308      -         
NCO1.un1_counter_4_cry_18_c       SB_CARRY     CO       Out     0.186     12.494      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_c       SB_CARRY     CI       In      -         12.508      -         
NCO1.un1_counter_4_cry_19_c       SB_CARRY     CO       Out     0.186     12.694      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.708      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.894      -         
un1_counter_4_cry_20              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_21_0_c     SB_CARRY     CI       In      -         12.908      -         
NCO1.un1_counter_4_cry_21_0_c     SB_CARRY     CO       Out     0.186     13.094      -         
un1_counter_4_cry_21              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_22_0_c     SB_CARRY     CI       In      -         13.108      -         
NCO1.un1_counter_4_cry_22_0_c     SB_CARRY     CO       Out     0.186     13.294      -         
un1_counter_4_cry_22              Net          -        -       0.386     -           1         
NCO1.counter_RNO[23]              SB_LUT4      I3       In      -         13.680      -         
NCO1.counter_RNO[23]              SB_LUT4      O        Out     0.465     14.145      -         
counter_RNO[23]                   Net          -        -       1.507     -           1         
NCO1.counter[23]                  SB_DFF       D        In      -         15.652      -         
================================================================================================
Total path delay (propagation time + setup) of 15.807 is 7.087(44.8%) logic and 8.720(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.436
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.281

    - Propagation time:                      15.580
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.299

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[14] / Q
    Ending point:                            NCO1.counter[23] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[14]                  SB_DFF       Q        Out     0.796     0.796       -         
counter[14]                       Net          -        -       1.599     -           4         
NCO1.counter_RNIKSV91[13]         SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNIKSV91[13]         SB_LUT4      O        Out     0.589     2.984       -         
G_21_0_a6_0_0                     Net          -        -       1.371     -           1         
NCO1.counter_RNI3Q223[21]         SB_LUT4      I0       In      -         4.355       -         
NCO1.counter_RNI3Q223[21]         SB_LUT4      O        Out     0.661     5.017       -         
G_21_0_1                          Net          -        -       1.371     -           1         
NCO1.counter_RNI02EP9[10]         SB_LUT4      I0       In      -         6.388       -         
NCO1.counter_RNI02EP9[10]         SB_LUT4      O        Out     0.661     7.049       -         
un1_counterlt23_i                 Net          -        -       1.371     -           12        
NCO1.counter_RNIA6IIA[7]          SB_LUT4      I2       In      -         8.420       -         
NCO1.counter_RNIA6IIA[7]          SB_LUT4      O        Out     0.517     8.937       -         
counter_RNIA6IIA[7]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     I0       In      -         9.842       -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.380     10.221      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.235      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.421      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.435      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.621      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.635      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.821      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.835      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.021      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.035      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.221      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.235      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.421      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.435      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.621      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.635      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.821      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.835      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.021      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.035      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.221      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_c       SB_CARRY     CI       In      -         12.235      -         
NCO1.un1_counter_4_cry_18_c       SB_CARRY     CO       Out     0.186     12.421      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_c       SB_CARRY     CI       In      -         12.435      -         
NCO1.un1_counter_4_cry_19_c       SB_CARRY     CO       Out     0.186     12.621      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.635      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.821      -         
un1_counter_4_cry_20              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_21_0_c     SB_CARRY     CI       In      -         12.835      -         
NCO1.un1_counter_4_cry_21_0_c     SB_CARRY     CO       Out     0.186     13.021      -         
un1_counter_4_cry_21              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_22_0_c     SB_CARRY     CI       In      -         13.035      -         
NCO1.un1_counter_4_cry_22_0_c     SB_CARRY     CO       Out     0.186     13.221      -         
un1_counter_4_cry_22              Net          -        -       0.386     -           1         
NCO1.counter_RNO[23]              SB_LUT4      I3       In      -         13.607      -         
NCO1.counter_RNO[23]              SB_LUT4      O        Out     0.465     14.072      -         
counter_RNO[23]                   Net          -        -       1.507     -           1         
NCO1.counter[23]                  SB_DFF       D        In      -         15.580      -         
================================================================================================
Total path delay (propagation time + setup) of 15.735 is 7.014(44.6%) logic and 8.720(55.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.436
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.281

    - Propagation time:                      15.548
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.268

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[7] / Q
    Ending point:                            NCO1.counter[23] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[7]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[7]                        Net          -        -       1.599     -           5         
NCO1.counter_RNI7D9F1[8]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNI7D9F1[8]          SB_LUT4      O        Out     0.661     3.056       -         
G_21_0_a6_1_2                     Net          -        -       1.371     -           1         
NCO1.counter_RNIM8A73[10]         SB_LUT4      I0       In      -         4.427       -         
NCO1.counter_RNIM8A73[10]         SB_LUT4      O        Out     0.661     5.089       -         
N_11                              Net          -        -       1.371     -           1         
NCO1.counter_RNI02EP9[10]         SB_LUT4      I2       In      -         6.460       -         
NCO1.counter_RNI02EP9[10]         SB_LUT4      O        Out     0.558     7.018       -         
un1_counterlt23_i                 Net          -        -       1.371     -           12        
NCO1.counter_RNIA6IIA[7]          SB_LUT4      I2       In      -         8.389       -         
NCO1.counter_RNIA6IIA[7]          SB_LUT4      O        Out     0.517     8.906       -         
counter_RNIA6IIA[7]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     I0       In      -         9.811       -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.380     10.190      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.204      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.390      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.404      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.590      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.604      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.790      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.804      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     10.990      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.004      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.190      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.204      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.390      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.404      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.590      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.604      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.790      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.804      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     11.990      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.004      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.190      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_c       SB_CARRY     CI       In      -         12.204      -         
NCO1.un1_counter_4_cry_18_c       SB_CARRY     CO       Out     0.186     12.390      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_c       SB_CARRY     CI       In      -         12.404      -         
NCO1.un1_counter_4_cry_19_c       SB_CARRY     CO       Out     0.186     12.590      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.604      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.790      -         
un1_counter_4_cry_20              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_21_0_c     SB_CARRY     CI       In      -         12.804      -         
NCO1.un1_counter_4_cry_21_0_c     SB_CARRY     CO       Out     0.186     12.990      -         
un1_counter_4_cry_21              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_22_0_c     SB_CARRY     CI       In      -         13.004      -         
NCO1.un1_counter_4_cry_22_0_c     SB_CARRY     CO       Out     0.186     13.190      -         
un1_counter_4_cry_22              Net          -        -       0.386     -           1         
NCO1.counter_RNO[23]              SB_LUT4      I3       In      -         13.576      -         
NCO1.counter_RNO[23]              SB_LUT4      O        Out     0.465     14.041      -         
counter_RNO[23]                   Net          -        -       1.507     -           1         
NCO1.counter[23]                  SB_DFF       D        In      -         15.548      -         
================================================================================================
Total path delay (propagation time + setup) of 15.703 is 6.983(44.5%) logic and 8.720(55.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.436
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.281

    - Propagation time:                      15.548
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.268

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[15] / Q
    Ending point:                            NCO1.counter[23] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[15]                  SB_DFF       Q        Out     0.796     0.796       -         
counter[15]                       Net          -        -       1.599     -           7         
NCO1.counter_RNIKSV91[13]         SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNIKSV91[13]         SB_LUT4      O        Out     0.558     2.953       -         
G_21_0_a6_0_0                     Net          -        -       1.371     -           1         
NCO1.counter_RNI3Q223[21]         SB_LUT4      I0       In      -         4.324       -         
NCO1.counter_RNI3Q223[21]         SB_LUT4      O        Out     0.661     4.986       -         
G_21_0_1                          Net          -        -       1.371     -           1         
NCO1.counter_RNI02EP9[10]         SB_LUT4      I0       In      -         6.357       -         
NCO1.counter_RNI02EP9[10]         SB_LUT4      O        Out     0.661     7.018       -         
un1_counterlt23_i                 Net          -        -       1.371     -           12        
NCO1.counter_RNIA6IIA[7]          SB_LUT4      I2       In      -         8.389       -         
NCO1.counter_RNIA6IIA[7]          SB_LUT4      O        Out     0.517     8.906       -         
counter_RNIA6IIA[7]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     I0       In      -         9.811       -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.380     10.190      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.204      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.390      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.404      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.590      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.604      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.790      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.804      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     10.990      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.004      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.190      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.204      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.390      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.404      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.590      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.604      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.790      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.804      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     11.990      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.004      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.190      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_c       SB_CARRY     CI       In      -         12.204      -         
NCO1.un1_counter_4_cry_18_c       SB_CARRY     CO       Out     0.186     12.390      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_c       SB_CARRY     CI       In      -         12.404      -         
NCO1.un1_counter_4_cry_19_c       SB_CARRY     CO       Out     0.186     12.590      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.604      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.790      -         
un1_counter_4_cry_20              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_21_0_c     SB_CARRY     CI       In      -         12.804      -         
NCO1.un1_counter_4_cry_21_0_c     SB_CARRY     CO       Out     0.186     12.990      -         
un1_counter_4_cry_21              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_22_0_c     SB_CARRY     CI       In      -         13.004      -         
NCO1.un1_counter_4_cry_22_0_c     SB_CARRY     CO       Out     0.186     13.190      -         
un1_counter_4_cry_22              Net          -        -       0.386     -           1         
NCO1.counter_RNO[23]              SB_LUT4      I3       In      -         13.576      -         
NCO1.counter_RNO[23]              SB_LUT4      O        Out     0.465     14.041      -         
counter_RNO[23]                   Net          -        -       1.507     -           1         
NCO1.counter[23]                  SB_DFF       D        In      -         15.548      -         
================================================================================================
Total path delay (propagation time + setup) of 15.703 is 6.983(44.5%) logic and 8.720(55.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.436
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.281

    - Propagation time:                      15.476
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.195

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[8] / Q
    Ending point:                            NCO1.counter[23] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[8]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[8]                        Net          -        -       1.599     -           4         
NCO1.counter_RNI7D9F1[8]          SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNI7D9F1[8]          SB_LUT4      O        Out     0.589     2.984       -         
G_21_0_a6_1_2                     Net          -        -       1.371     -           1         
NCO1.counter_RNIM8A73[10]         SB_LUT4      I0       In      -         4.355       -         
NCO1.counter_RNIM8A73[10]         SB_LUT4      O        Out     0.661     5.017       -         
N_11                              Net          -        -       1.371     -           1         
NCO1.counter_RNI02EP9[10]         SB_LUT4      I2       In      -         6.388       -         
NCO1.counter_RNI02EP9[10]         SB_LUT4      O        Out     0.558     6.946       -         
un1_counterlt23_i                 Net          -        -       1.371     -           12        
NCO1.counter_RNIA6IIA[7]          SB_LUT4      I2       In      -         8.317       -         
NCO1.counter_RNIA6IIA[7]          SB_LUT4      O        Out     0.517     8.834       -         
counter_RNIA6IIA[7]               Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     I0       In      -         9.739       -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.380     10.118      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.132      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.318      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.332      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.518      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.532      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.718      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.732      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     10.918      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         10.932      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.118      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CI       In      -         11.132      -         
NCO1.un1_counter_4_cry_13_c       SB_CARRY     CO       Out     0.186     11.318      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.332      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.518      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.532      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.718      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.732      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     11.918      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         11.932      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.118      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_c       SB_CARRY     CI       In      -         12.132      -         
NCO1.un1_counter_4_cry_18_c       SB_CARRY     CO       Out     0.186     12.318      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_c       SB_CARRY     CI       In      -         12.332      -         
NCO1.un1_counter_4_cry_19_c       SB_CARRY     CO       Out     0.186     12.518      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CI       In      -         12.532      -         
NCO1.un1_counter_4_cry_20_0_c     SB_CARRY     CO       Out     0.186     12.718      -         
un1_counter_4_cry_20              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_21_0_c     SB_CARRY     CI       In      -         12.732      -         
NCO1.un1_counter_4_cry_21_0_c     SB_CARRY     CO       Out     0.186     12.918      -         
un1_counter_4_cry_21              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_22_0_c     SB_CARRY     CI       In      -         12.932      -         
NCO1.un1_counter_4_cry_22_0_c     SB_CARRY     CO       Out     0.186     13.118      -         
un1_counter_4_cry_22              Net          -        -       0.386     -           1         
NCO1.counter_RNO[23]              SB_LUT4      I3       In      -         13.504      -         
NCO1.counter_RNO[23]              SB_LUT4      O        Out     0.465     13.969      -         
counter_RNO[23]                   Net          -        -       1.507     -           1         
NCO1.counter[23]                  SB_DFF       D        In      -         15.476      -         
================================================================================================
Total path delay (propagation time + setup) of 15.631 is 6.911(44.2%) logic and 8.720(55.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_CARRY        21 uses
SB_DFF          24 uses
SB_DFFER        2 uses
SB_DFFES        1 use
SB_DFFS         1 use
VCC             3 uses
SB_LUT4         54 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   28 (7%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 54 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 54 = 54 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 13:32:02 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	55
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	7
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	27
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	55/384
    PLBs                        :	9/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.9 (sec)

Final Design Statistics
    Number of LUTs      	:	55
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	55/384
    PLBs                        :	11/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 88.40 MHz | Target: 74.40 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 102
used logic cells: 55
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 102
used logic cells: 55
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 80 
I1212: Iteration  1 :    20 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133516K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 13:36:31 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:36:31 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:36:31 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:36:31 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 13:36:32 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:36:32 2023

multi_srs_gen completed
# Fri Dec 22 13:36:33 2023

Return Code: 0
Run Time:00h:00m:01s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:36:33 2023

premap completed with warnings
# Fri Dec 22 13:36:33 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:36:33 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:36:33 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 13:36:33 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 13:36:31 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":34:7:34:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":32:8:32:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":32:8:32:11|Input phase on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Register bit f_correct[1] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Register bit counter[24] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bit 24 of counter[24:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bit 1 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Register bit counter[23] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bit 23 of counter[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Register bit counter[22] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bit 22 of counter[22:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":36:10:36:12|Input div is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":37:10:37:14|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 13:36:31 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 13:36:31 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 13:36:31 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 13:36:32 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 13:36:33 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested      Requested     Clock        Clock                     Clock
Clock       Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
System      1327.1 MHz     0.754         system       system_clkgroup           4    
TOP|clk     151.9 MHz      6.585         inferred     Autoconstr_clkgroup_0     24   
=====================================================================================

@W: MT531 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Found signal identified as System clock which controls 4 sequential elements including NCO1.VCO1.U1.q[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Found inferred clock TOP|clk which controls 24 sequential elements including NCO1.counter[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 13:36:33 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 13:36:33 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|User-specified initial value defined for instance NCO1.counter[21:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|User-specified initial value defined for instance NCO1.f_correct[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.11ns		  43 /        28
   2		0h:00m:00s		    -3.11ns		  41 /        28
   3		0h:00m:00s		    -2.15ns		  42 /        28
   4		0h:00m:00s		    -1.71ns		  44 /        28
@N: FX271 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Replicating instance NCO1.NCO_clkor (in view: work.TOP(verilog)) with 5 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   5		0h:00m:00s		    -1.71ns		  45 /        28


   6		0h:00m:00s		    -1.71ns		  44 /        28
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               28         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock TOP|clk with period 13.21ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 13:36:33 2023
#


Top view:               TOP
Requested Frequency:    75.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.331

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            75.7 MHz      64.4 MHz      13.207        15.537        -2.331     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  13.207      -2.331  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       -2.331
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       -2.320
NCO1.counter[11]     TOP|clk       SB_DFF     Q       counter[11]     0.796       -2.279
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -2.238
NCO1.counter[6]      TOP|clk       SB_DFF     Q       counter[6]      0.796       -2.227
NCO1.counter[7]      TOP|clk       SB_DFF     Q       counter[7]      0.796       -2.186
NCO1.counter[12]     TOP|clk       SB_DFF     Q       counter[12]     0.796       -2.186
NCO1.counter[14]     TOP|clk       SB_DFF     Q       counter[14]     0.796       -0.505
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -0.495
NCO1.counter[15]     TOP|clk       SB_DFF     Q       counter[15]     0.796       -0.495
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                             Required           
Instance             Reference     Type       Pin     Net                 Time         Slack 
                     Clock                                                                   
---------------------------------------------------------------------------------------------
NCO1.counter[21]     TOP|clk       SB_DFF     D       counter_RNO[21]     13.052       -2.331
NCO1.counter[20]     TOP|clk       SB_DFF     D       counter_RNO[20]     13.052       -2.131
NCO1.counter[19]     TOP|clk       SB_DFF     D       counter_RNO[19]     13.052       -1.931
NCO1.counter[18]     TOP|clk       SB_DFF     D       counter_RNO[18]     13.052       -1.731
NCO1.counter[17]     TOP|clk       SB_DFF     D       counter_RNO[17]     13.052       -1.531
NCO1.counter[16]     TOP|clk       SB_DFF     D       counter_RNO[16]     13.052       -1.331
NCO1.counter[15]     TOP|clk       SB_DFF     D       counter_RNO[15]     13.052       -1.131
NCO1.counter[14]     TOP|clk       SB_DFF     D       counter_RNO[14]     13.052       -0.931
NCO1.counter[13]     TOP|clk       SB_DFF     D       counter_RNO[13]     13.052       -0.731
NCO1.counter[12]     TOP|clk       SB_DFF     D       counter_RNO[12]     13.052       -0.531
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.207
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.052

    - Propagation time:                      15.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.331

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[9] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[9]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[9]                        Net          -        -       1.599     -           6         
NCO1.counter_RNIRP2L1[11]         SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIRP2L1[11]         SB_LUT4      O        Out     0.569     2.963       -         
un1_counterlto12                  Net          -        -       1.371     -           1         
NCO1.counter_RNI42FT3[8]          SB_LUT4      I2       In      -         4.334       -         
NCO1.counter_RNI42FT3[8]          SB_LUT4      O        Out     0.558     4.893       -         
counter_RNI42FT3[8]               Net          -        -       1.371     -           1         
NCO1.counter_RNIK7GV6[8]          SB_LUT4      I2       In      -         6.264       -         
NCO1.counter_RNIK7GV6[8]          SB_LUT4      O        Out     0.558     6.822       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIE5HD7[21]         SB_LUT4      I1       In      -         8.193       -         
NCO1.counter_RNIE5HD7[21]         SB_LUT4      O        Out     0.589     8.782       -         
counter_RNIE5HD7[21]              Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_0_c      SB_CARRY     I1       In      -         9.687       -         
NCO1.un1_counter_4_cry_5_0_c      SB_CARRY     CO       Out     0.337     10.024      -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_0_c      SB_CARRY     CI       In      -         10.038      -         
NCO1.un1_counter_4_cry_6_0_c      SB_CARRY     CO       Out     0.186     10.224      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.238      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.424      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.438      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.624      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.638      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.824      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.838      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     11.024      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         11.038      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.224      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.238      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.424      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_0_c     SB_CARRY     CI       In      -         11.438      -         
NCO1.un1_counter_4_cry_13_0_c     SB_CARRY     CO       Out     0.186     11.624      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.638      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.824      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.838      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     12.024      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         12.038      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.224      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.238      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.424      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_c       SB_CARRY     CI       In      -         12.438      -         
NCO1.un1_counter_4_cry_18_c       SB_CARRY     CO       Out     0.186     12.624      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_c       SB_CARRY     CI       In      -         12.638      -         
NCO1.un1_counter_4_cry_19_c       SB_CARRY     CO       Out     0.186     12.824      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_c       SB_CARRY     CI       In      -         12.838      -         
NCO1.un1_counter_4_cry_20_c       SB_CARRY     CO       Out     0.186     13.024      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.410      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.875      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.382      -         
================================================================================================
Total path delay (propagation time + setup) of 15.537 is 6.817(43.9%) logic and 8.720(56.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.207
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.052

    - Propagation time:                      15.372
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.320

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[10] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[10]                  SB_DFF       Q        Out     0.796     0.796       -         
counter[10]                       Net          -        -       1.599     -           6         
NCO1.counter_RNIRP2L1[11]         SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNIRP2L1[11]         SB_LUT4      O        Out     0.558     2.953       -         
un1_counterlto12                  Net          -        -       1.371     -           1         
NCO1.counter_RNI42FT3[8]          SB_LUT4      I2       In      -         4.324       -         
NCO1.counter_RNI42FT3[8]          SB_LUT4      O        Out     0.558     4.882       -         
counter_RNI42FT3[8]               Net          -        -       1.371     -           1         
NCO1.counter_RNIK7GV6[8]          SB_LUT4      I2       In      -         6.253       -         
NCO1.counter_RNIK7GV6[8]          SB_LUT4      O        Out     0.558     6.811       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIE5HD7[21]         SB_LUT4      I1       In      -         8.182       -         
NCO1.counter_RNIE5HD7[21]         SB_LUT4      O        Out     0.589     8.771       -         
counter_RNIE5HD7[21]              Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_0_c      SB_CARRY     I1       In      -         9.676       -         
NCO1.un1_counter_4_cry_5_0_c      SB_CARRY     CO       Out     0.337     10.014      -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_0_c      SB_CARRY     CI       In      -         10.028      -         
NCO1.un1_counter_4_cry_6_0_c      SB_CARRY     CO       Out     0.186     10.214      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.228      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.414      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.428      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.614      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.628      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.814      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.828      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     11.014      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         11.028      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.214      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.228      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.414      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_0_c     SB_CARRY     CI       In      -         11.428      -         
NCO1.un1_counter_4_cry_13_0_c     SB_CARRY     CO       Out     0.186     11.614      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.628      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.814      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.828      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     12.014      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         12.028      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.214      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.228      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.414      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_c       SB_CARRY     CI       In      -         12.428      -         
NCO1.un1_counter_4_cry_18_c       SB_CARRY     CO       Out     0.186     12.614      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_c       SB_CARRY     CI       In      -         12.628      -         
NCO1.un1_counter_4_cry_19_c       SB_CARRY     CO       Out     0.186     12.814      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_c       SB_CARRY     CI       In      -         12.828      -         
NCO1.un1_counter_4_cry_20_c       SB_CARRY     CO       Out     0.186     13.014      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.400      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.865      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.372      -         
================================================================================================
Total path delay (propagation time + setup) of 15.527 is 6.807(43.8%) logic and 8.720(56.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.207
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.052

    - Propagation time:                      15.331
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.279

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[11] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[11]                  SB_DFF       Q        Out     0.796     0.796       -         
counter[11]                       Net          -        -       1.599     -           4         
NCO1.counter_RNIRP2L1[11]         SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNIRP2L1[11]         SB_LUT4      O        Out     0.517     2.912       -         
un1_counterlto12                  Net          -        -       1.371     -           1         
NCO1.counter_RNI42FT3[8]          SB_LUT4      I2       In      -         4.283       -         
NCO1.counter_RNI42FT3[8]          SB_LUT4      O        Out     0.558     4.841       -         
counter_RNI42FT3[8]               Net          -        -       1.371     -           1         
NCO1.counter_RNIK7GV6[8]          SB_LUT4      I2       In      -         6.212       -         
NCO1.counter_RNIK7GV6[8]          SB_LUT4      O        Out     0.558     6.770       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIE5HD7[21]         SB_LUT4      I1       In      -         8.141       -         
NCO1.counter_RNIE5HD7[21]         SB_LUT4      O        Out     0.589     8.730       -         
counter_RNIE5HD7[21]              Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_0_c      SB_CARRY     I1       In      -         9.635       -         
NCO1.un1_counter_4_cry_5_0_c      SB_CARRY     CO       Out     0.337     9.972       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_0_c      SB_CARRY     CI       In      -         9.986       -         
NCO1.un1_counter_4_cry_6_0_c      SB_CARRY     CO       Out     0.186     10.172      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.186      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.372      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.386      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.572      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.586      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.772      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.786      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.972      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.986      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.172      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.186      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.372      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_0_c     SB_CARRY     CI       In      -         11.386      -         
NCO1.un1_counter_4_cry_13_0_c     SB_CARRY     CO       Out     0.186     11.572      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.586      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.772      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.786      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.972      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.986      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.172      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.186      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.372      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_c       SB_CARRY     CI       In      -         12.386      -         
NCO1.un1_counter_4_cry_18_c       SB_CARRY     CO       Out     0.186     12.572      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_c       SB_CARRY     CI       In      -         12.586      -         
NCO1.un1_counter_4_cry_19_c       SB_CARRY     CO       Out     0.186     12.772      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_c       SB_CARRY     CI       In      -         12.786      -         
NCO1.un1_counter_4_cry_20_c       SB_CARRY     CO       Out     0.186     12.972      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.358      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.824      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.331      -         
================================================================================================
Total path delay (propagation time + setup) of 15.486 is 6.765(43.7%) logic and 8.720(56.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.207
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.052

    - Propagation time:                      15.289
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.238

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[5] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[5]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[5]                        Net          -        -       1.599     -           4         
NCO1.counter_RNIV49F1[5]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIV49F1[5]          SB_LUT4      O        Out     0.569     2.963       -         
un1_counterlto13_d_2              Net          -        -       1.371     -           1         
NCO1.counter_RNI42FT3[8]          SB_LUT4      I3       In      -         4.334       -         
NCO1.counter_RNI42FT3[8]          SB_LUT4      O        Out     0.465     4.800       -         
counter_RNI42FT3[8]               Net          -        -       1.371     -           1         
NCO1.counter_RNIK7GV6[8]          SB_LUT4      I2       In      -         6.171       -         
NCO1.counter_RNIK7GV6[8]          SB_LUT4      O        Out     0.558     6.729       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIE5HD7[21]         SB_LUT4      I1       In      -         8.100       -         
NCO1.counter_RNIE5HD7[21]         SB_LUT4      O        Out     0.589     8.689       -         
counter_RNIE5HD7[21]              Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_0_c      SB_CARRY     I1       In      -         9.594       -         
NCO1.un1_counter_4_cry_5_0_c      SB_CARRY     CO       Out     0.337     9.931       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_0_c      SB_CARRY     CI       In      -         9.945       -         
NCO1.un1_counter_4_cry_6_0_c      SB_CARRY     CO       Out     0.186     10.131      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.145      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.331      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.345      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.531      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.545      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.731      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.745      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.931      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.945      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.131      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.145      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.331      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_0_c     SB_CARRY     CI       In      -         11.345      -         
NCO1.un1_counter_4_cry_13_0_c     SB_CARRY     CO       Out     0.186     11.531      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.545      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.731      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.745      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.931      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.945      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.131      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.145      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.331      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_c       SB_CARRY     CI       In      -         12.345      -         
NCO1.un1_counter_4_cry_18_c       SB_CARRY     CO       Out     0.186     12.531      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_c       SB_CARRY     CI       In      -         12.545      -         
NCO1.un1_counter_4_cry_19_c       SB_CARRY     CO       Out     0.186     12.731      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_c       SB_CARRY     CI       In      -         12.745      -         
NCO1.un1_counter_4_cry_20_c       SB_CARRY     CO       Out     0.186     12.931      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.317      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.782      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.289      -         
================================================================================================
Total path delay (propagation time + setup) of 15.444 is 6.724(43.5%) logic and 8.720(56.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.207
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.052

    - Propagation time:                      15.279
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.227

    Number of logic level(s):                21
    Starting point:                          NCO1.counter[6] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[6]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[6]                        Net          -        -       1.599     -           4         
NCO1.counter_RNIV49F1[5]          SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNIV49F1[5]          SB_LUT4      O        Out     0.558     2.953       -         
un1_counterlto13_d_2              Net          -        -       1.371     -           1         
NCO1.counter_RNI42FT3[8]          SB_LUT4      I3       In      -         4.324       -         
NCO1.counter_RNI42FT3[8]          SB_LUT4      O        Out     0.465     4.789       -         
counter_RNI42FT3[8]               Net          -        -       1.371     -           1         
NCO1.counter_RNIK7GV6[8]          SB_LUT4      I2       In      -         6.160       -         
NCO1.counter_RNIK7GV6[8]          SB_LUT4      O        Out     0.558     6.718       -         
un1_counterlt21_i                 Net          -        -       1.371     -           11        
NCO1.counter_RNIE5HD7[21]         SB_LUT4      I1       In      -         8.089       -         
NCO1.counter_RNIE5HD7[21]         SB_LUT4      O        Out     0.589     8.678       -         
counter_RNIE5HD7[21]              Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_5_0_c      SB_CARRY     I1       In      -         9.583       -         
NCO1.un1_counter_4_cry_5_0_c      SB_CARRY     CO       Out     0.337     9.921       -         
un1_counter_4_cry_5               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_0_c      SB_CARRY     CI       In      -         9.935       -         
NCO1.un1_counter_4_cry_6_0_c      SB_CARRY     CO       Out     0.186     10.121      -         
un1_counter_4_cry_6               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CI       In      -         10.135      -         
NCO1.un1_counter_4_cry_7_c        SB_CARRY     CO       Out     0.186     10.321      -         
un1_counter_4_cry_7               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CI       In      -         10.335      -         
NCO1.un1_counter_4_cry_8_c        SB_CARRY     CO       Out     0.186     10.521      -         
un1_counter_4_cry_8               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CI       In      -         10.535      -         
NCO1.un1_counter_4_cry_9_c        SB_CARRY     CO       Out     0.186     10.721      -         
un1_counter_4_cry_9               Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CI       In      -         10.735      -         
NCO1.un1_counter_4_cry_10_c       SB_CARRY     CO       Out     0.186     10.921      -         
un1_counter_4_cry_10              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CI       In      -         10.935      -         
NCO1.un1_counter_4_cry_11_c       SB_CARRY     CO       Out     0.186     11.121      -         
un1_counter_4_cry_11              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CI       In      -         11.135      -         
NCO1.un1_counter_4_cry_12_c       SB_CARRY     CO       Out     0.186     11.321      -         
un1_counter_4_cry_12              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_13_0_c     SB_CARRY     CI       In      -         11.335      -         
NCO1.un1_counter_4_cry_13_0_c     SB_CARRY     CO       Out     0.186     11.521      -         
un1_counter_4_cry_13              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CI       In      -         11.535      -         
NCO1.un1_counter_4_cry_14_c       SB_CARRY     CO       Out     0.186     11.721      -         
un1_counter_4_cry_14              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CI       In      -         11.735      -         
NCO1.un1_counter_4_cry_15_c       SB_CARRY     CO       Out     0.186     11.921      -         
un1_counter_4_cry_15              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CI       In      -         11.935      -         
NCO1.un1_counter_4_cry_16_c       SB_CARRY     CO       Out     0.186     12.121      -         
un1_counter_4_cry_16              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CI       In      -         12.135      -         
NCO1.un1_counter_4_cry_17_c       SB_CARRY     CO       Out     0.186     12.321      -         
un1_counter_4_cry_17              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_18_c       SB_CARRY     CI       In      -         12.335      -         
NCO1.un1_counter_4_cry_18_c       SB_CARRY     CO       Out     0.186     12.521      -         
un1_counter_4_cry_18              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_19_c       SB_CARRY     CI       In      -         12.535      -         
NCO1.un1_counter_4_cry_19_c       SB_CARRY     CO       Out     0.186     12.721      -         
un1_counter_4_cry_19              Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_20_c       SB_CARRY     CI       In      -         12.735      -         
NCO1.un1_counter_4_cry_20_c       SB_CARRY     CO       Out     0.186     12.921      -         
un1_counter_4_cry_20              Net          -        -       0.386     -           1         
NCO1.counter_RNO[21]              SB_LUT4      I3       In      -         13.307      -         
NCO1.counter_RNO[21]              SB_LUT4      O        Out     0.465     13.772      -         
counter_RNO[21]                   Net          -        -       1.507     -           1         
NCO1.counter[21]                  SB_DFF       D        In      -         15.279      -         
================================================================================================
Total path delay (propagation time + setup) of 15.434 is 6.714(43.5%) logic and 8.720(56.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_CARRY        21 uses
SB_DFF          24 uses
SB_DFFER        2 uses
SB_DFFES        2 uses
VCC             3 uses
SB_LUT4         52 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   28 (7%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 52 (13%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 52 = 52 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 13:36:33 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	52
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	53
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	7
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	25
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	53/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.7 (sec)

Final Design Statistics
    Number of LUTs      	:	53
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	53/384
    PLBs                        :	10/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 94.36 MHz | Target: 75.70 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 88
used logic cells: 53
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 88
used logic cells: 53
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 79 
I1212: Iteration  1 :    16 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133496K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 13:38:53 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:38:53 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:38:53 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:38:53 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 13:38:54 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:38:54 2023

multi_srs_gen completed
# Fri Dec 22 13:38:54 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:38:54 2023

premap completed with warnings
# Fri Dec 22 13:38:55 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:38:55 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:38:55 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 13:38:55 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 13:38:53 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":34:7:34:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":32:8:32:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":32:8:32:11|Input phase on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bits 7 to 3 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bit 1 of f_correct[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Register bit f_correct[0] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Register bit counter[24] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bit 24 of counter[24:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Register bit counter[23] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bit 23 of counter[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Register bit counter[22] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bit 22 of counter[22:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":36:10:36:12|Input div is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":37:10:37:14|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 13:38:53 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 13:38:53 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 13:38:53 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 13:38:54 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 13:38:54 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested      Requested     Clock        Clock                     Clock
Clock       Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
System      1327.1 MHz     0.754         system       system_clkgroup           4    
TOP|clk     151.9 MHz      6.585         inferred     Autoconstr_clkgroup_0     24   
=====================================================================================

@W: MT531 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Found signal identified as System clock which controls 4 sequential elements including NCO1.VCO1.U1.q[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Found inferred clock TOP|clk which controls 24 sequential elements including NCO1.counter[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 13:38:55 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 13:38:55 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|User-specified initial value defined for instance NCO1.counter[21:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|User-specified initial value defined for instance NCO1.f_correct[2] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Removing sequential instance NCO1.counter[1] (in view: work.TOP(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Removing sequential instance NCO1.counter[0] (in view: work.TOP(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  92 /        26
   2		0h:00m:00s		    -2.28ns		  90 /        26
@N: FX271 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Replicating instance NCO1.un1_counterlto20_1_0 (in view: work.TOP(verilog)) with 5 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   3		0h:00m:00s		    -2.28ns		  91 /        26


   4		0h:00m:00s		    -2.28ns		  92 /        26
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               26         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@W: MT420 |Found inferred clock TOP|clk with period 10.36ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 13:38:55 2023
#


Top view:               TOP
Requested Frequency:    96.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.828

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            96.5 MHz      82.1 MHz      10.359        12.188        -1.828     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  10.359      -1.828  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                      Starting                                          Arrival           
Instance              Reference     Type       Pin     Net              Time        Slack 
                      Clock                                                               
------------------------------------------------------------------------------------------
NCO1.f_correct[2]     TOP|clk       SB_DFF     Q       f_correct[2]     0.796       -1.828
NCO1.counter[2]       TOP|clk       SB_DFF     Q       counter[2]       0.796       -1.786
NCO1.counter[3]       TOP|clk       SB_DFF     Q       counter[3]       0.796       -1.628
NCO1.counter[4]       TOP|clk       SB_DFF     Q       counter[4]       0.796       -1.428
NCO1.counter[5]       TOP|clk       SB_DFF     Q       counter[5]       0.796       -1.424
NCO1.counter[6]       TOP|clk       SB_DFF     Q       counter[6]       0.796       -1.224
NCO1.counter[7]       TOP|clk       SB_DFF     Q       counter[7]       0.796       -1.055
NCO1.counter[8]       TOP|clk       SB_DFF     Q       counter[8]       0.796       -0.855
NCO1.counter[9]       TOP|clk       SB_DFF     Q       counter[9]       0.796       -0.655
NCO1.counter[10]      TOP|clk       SB_DFF     Q       counter[10]      0.796       -0.455
==========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                             Required           
Instance             Reference     Type       Pin     Net                 Time         Slack 
                     Clock                                                                   
---------------------------------------------------------------------------------------------
NCO1.counter[21]     TOP|clk       SB_DFF     D       counter_RNO[21]     10.204       -1.828
NCO1.counter[20]     TOP|clk       SB_DFF     D       counter_RNO[20]     10.204       -1.556
NCO1.counter[19]     TOP|clk       SB_DFF     D       counter_RNO[19]     10.204       -1.356
NCO1.counter[18]     TOP|clk       SB_DFF     D       counter_RNO[18]     10.204       -1.156
NCO1.counter[17]     TOP|clk       SB_DFF     D       counter_RNO[17]     10.204       -0.956
NCO1.counter[16]     TOP|clk       SB_DFF     D       counter_RNO[16]     10.204       -0.756
NCO1.counter[15]     TOP|clk       SB_DFF     D       counter_RNO[15]     10.204       -0.556
NCO1.counter[14]     TOP|clk       SB_DFF     D       counter_RNO[14]     10.204       -0.356
NCO1.counter[5]      TOP|clk       SB_DFF     D       counter_RNO[5]      10.204       -0.177
NCO1.counter[13]     TOP|clk       SB_DFF     D       counter_RNO[13]     10.204       -0.156
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.359
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.204

    - Propagation time:                      12.033
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.828

    Number of logic level(s):                22
    Starting point:                          NCO1.f_correct[2] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
NCO1.f_correct[2]                         SB_DFF       Q        Out     0.796     0.796       -         
f_correct[2]                              Net          -        -       0.834     -           6         
NCO1.un1_counter_4_4_cry_2_c              SB_CARRY     I0       In      -         1.630       -         
NCO1.un1_counter_4_4_cry_2_c              SB_CARRY     CO       Out     0.380     2.009       -         
un1_counter_4_4_cry_2                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_3_c              SB_CARRY     CI       In      -         2.023       -         
NCO1.un1_counter_4_4_cry_3_c              SB_CARRY     CO       Out     0.186     2.209       -         
un1_counter_4_4_cry_3                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_4_c              SB_CARRY     CI       In      -         2.223       -         
NCO1.un1_counter_4_4_cry_4_c              SB_CARRY     CO       Out     0.186     2.409       -         
un1_counter_4_4_cry_4                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_5_c              SB_CARRY     CI       In      -         2.423       -         
NCO1.un1_counter_4_4_cry_5_c              SB_CARRY     CO       Out     0.186     2.609       -         
un1_counter_4_4_cry_5                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_6_c              SB_CARRY     CI       In      -         2.623       -         
NCO1.un1_counter_4_4_cry_6_c              SB_CARRY     CO       Out     0.186     2.809       -         
un1_counter_4_4_cry_6                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_7_c              SB_CARRY     CI       In      -         2.823       -         
NCO1.un1_counter_4_4_cry_7_c              SB_CARRY     CO       Out     0.186     3.009       -         
un1_counter_4_4_cry_7                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_8_c              SB_CARRY     CI       In      -         3.023       -         
NCO1.un1_counter_4_4_cry_8_c              SB_CARRY     CO       Out     0.186     3.209       -         
un1_counter_4_4_cry_8                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_9_c              SB_CARRY     CI       In      -         3.223       -         
NCO1.un1_counter_4_4_cry_9_c              SB_CARRY     CO       Out     0.186     3.409       -         
un1_counter_4_4_cry_9                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_10_c             SB_CARRY     CI       In      -         3.423       -         
NCO1.un1_counter_4_4_cry_10_c             SB_CARRY     CO       Out     0.186     3.609       -         
un1_counter_4_4_cry_10                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_11_c             SB_CARRY     CI       In      -         3.623       -         
NCO1.un1_counter_4_4_cry_11_c             SB_CARRY     CO       Out     0.186     3.809       -         
un1_counter_4_4_cry_11                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_12_c             SB_CARRY     CI       In      -         3.823       -         
NCO1.un1_counter_4_4_cry_12_c             SB_CARRY     CO       Out     0.186     4.009       -         
un1_counter_4_4_cry_12                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_13_c             SB_CARRY     CI       In      -         4.023       -         
NCO1.un1_counter_4_4_cry_13_c             SB_CARRY     CO       Out     0.186     4.209       -         
un1_counter_4_4_cry_13                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_14_c             SB_CARRY     CI       In      -         4.223       -         
NCO1.un1_counter_4_4_cry_14_c             SB_CARRY     CO       Out     0.186     4.409       -         
un1_counter_4_4_cry_14                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_15_c             SB_CARRY     CI       In      -         4.423       -         
NCO1.un1_counter_4_4_cry_15_c             SB_CARRY     CO       Out     0.186     4.609       -         
un1_counter_4_4_cry_15                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_16_c             SB_CARRY     CI       In      -         4.623       -         
NCO1.un1_counter_4_4_cry_16_c             SB_CARRY     CO       Out     0.186     4.809       -         
un1_counter_4_4_cry_16                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_17_c             SB_CARRY     CI       In      -         4.823       -         
NCO1.un1_counter_4_4_cry_17_c             SB_CARRY     CO       Out     0.186     5.009       -         
un1_counter_4_4_cry_17                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_18_c             SB_CARRY     CI       In      -         5.023       -         
NCO1.un1_counter_4_4_cry_18_c             SB_CARRY     CO       Out     0.186     5.209       -         
un1_counter_4_4_cry_18                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_19_c             SB_CARRY     CI       In      -         5.223       -         
NCO1.un1_counter_4_4_cry_19_c             SB_CARRY     CO       Out     0.186     5.409       -         
un1_counter_4_4_cry_19                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_20_c             SB_CARRY     CI       In      -         5.423       -         
NCO1.un1_counter_4_4_cry_20_c             SB_CARRY     CO       Out     0.186     5.609       -         
un1_counter_4_4_cry_20                    Net          -        -       0.386     -           1         
NCO1.un1_counter_4_4_cry_20_c_RNI2NVF     SB_LUT4      I3       In      -         5.995       -         
NCO1.un1_counter_4_4_cry_20_c_RNI2NVF     SB_LUT4      O        Out     0.465     6.461       -         
un1_counter_4_4[21]                       Net          -        -       1.371     -           2         
NCO1.counter_RNO_0[21]                    SB_LUT4      I0       In      -         7.832       -         
NCO1.counter_RNO_0[21]                    SB_LUT4      O        Out     0.661     8.493       -         
un1_counter_40[21]                        Net          -        -       1.371     -           1         
NCO1.counter_RNO[21]                      SB_LUT4      I0       In      -         9.864       -         
NCO1.counter_RNO[21]                      SB_LUT4      O        Out     0.661     10.526      -         
counter_RNO[21]                           Net          -        -       1.507     -           1         
NCO1.counter[21]                          SB_DFF       D        In      -         12.033      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.188 is 6.467(53.1%) logic and 5.721(46.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.359
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.204

    - Propagation time:                      11.990
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.786

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[2] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
NCO1.counter[2]                           SB_DFF       Q        Out     0.796     0.796       -         
counter[2]                                Net          -        -       0.834     -           2         
NCO1.un1_counter_4_4_cry_2_c              SB_CARRY     I1       In      -         1.630       -         
NCO1.un1_counter_4_4_cry_2_c              SB_CARRY     CO       Out     0.337     1.967       -         
un1_counter_4_4_cry_2                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_3_c              SB_CARRY     CI       In      -         1.981       -         
NCO1.un1_counter_4_4_cry_3_c              SB_CARRY     CO       Out     0.186     2.167       -         
un1_counter_4_4_cry_3                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_4_c              SB_CARRY     CI       In      -         2.181       -         
NCO1.un1_counter_4_4_cry_4_c              SB_CARRY     CO       Out     0.186     2.367       -         
un1_counter_4_4_cry_4                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_5_c              SB_CARRY     CI       In      -         2.381       -         
NCO1.un1_counter_4_4_cry_5_c              SB_CARRY     CO       Out     0.186     2.567       -         
un1_counter_4_4_cry_5                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_6_c              SB_CARRY     CI       In      -         2.581       -         
NCO1.un1_counter_4_4_cry_6_c              SB_CARRY     CO       Out     0.186     2.767       -         
un1_counter_4_4_cry_6                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_7_c              SB_CARRY     CI       In      -         2.781       -         
NCO1.un1_counter_4_4_cry_7_c              SB_CARRY     CO       Out     0.186     2.967       -         
un1_counter_4_4_cry_7                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_8_c              SB_CARRY     CI       In      -         2.981       -         
NCO1.un1_counter_4_4_cry_8_c              SB_CARRY     CO       Out     0.186     3.167       -         
un1_counter_4_4_cry_8                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_9_c              SB_CARRY     CI       In      -         3.181       -         
NCO1.un1_counter_4_4_cry_9_c              SB_CARRY     CO       Out     0.186     3.367       -         
un1_counter_4_4_cry_9                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_10_c             SB_CARRY     CI       In      -         3.381       -         
NCO1.un1_counter_4_4_cry_10_c             SB_CARRY     CO       Out     0.186     3.567       -         
un1_counter_4_4_cry_10                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_11_c             SB_CARRY     CI       In      -         3.581       -         
NCO1.un1_counter_4_4_cry_11_c             SB_CARRY     CO       Out     0.186     3.767       -         
un1_counter_4_4_cry_11                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_12_c             SB_CARRY     CI       In      -         3.781       -         
NCO1.un1_counter_4_4_cry_12_c             SB_CARRY     CO       Out     0.186     3.967       -         
un1_counter_4_4_cry_12                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_13_c             SB_CARRY     CI       In      -         3.981       -         
NCO1.un1_counter_4_4_cry_13_c             SB_CARRY     CO       Out     0.186     4.167       -         
un1_counter_4_4_cry_13                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_14_c             SB_CARRY     CI       In      -         4.181       -         
NCO1.un1_counter_4_4_cry_14_c             SB_CARRY     CO       Out     0.186     4.367       -         
un1_counter_4_4_cry_14                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_15_c             SB_CARRY     CI       In      -         4.381       -         
NCO1.un1_counter_4_4_cry_15_c             SB_CARRY     CO       Out     0.186     4.567       -         
un1_counter_4_4_cry_15                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_16_c             SB_CARRY     CI       In      -         4.581       -         
NCO1.un1_counter_4_4_cry_16_c             SB_CARRY     CO       Out     0.186     4.767       -         
un1_counter_4_4_cry_16                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_17_c             SB_CARRY     CI       In      -         4.781       -         
NCO1.un1_counter_4_4_cry_17_c             SB_CARRY     CO       Out     0.186     4.967       -         
un1_counter_4_4_cry_17                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_18_c             SB_CARRY     CI       In      -         4.981       -         
NCO1.un1_counter_4_4_cry_18_c             SB_CARRY     CO       Out     0.186     5.167       -         
un1_counter_4_4_cry_18                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_19_c             SB_CARRY     CI       In      -         5.181       -         
NCO1.un1_counter_4_4_cry_19_c             SB_CARRY     CO       Out     0.186     5.367       -         
un1_counter_4_4_cry_19                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_20_c             SB_CARRY     CI       In      -         5.381       -         
NCO1.un1_counter_4_4_cry_20_c             SB_CARRY     CO       Out     0.186     5.567       -         
un1_counter_4_4_cry_20                    Net          -        -       0.386     -           1         
NCO1.un1_counter_4_4_cry_20_c_RNI2NVF     SB_LUT4      I3       In      -         5.953       -         
NCO1.un1_counter_4_4_cry_20_c_RNI2NVF     SB_LUT4      O        Out     0.465     6.418       -         
un1_counter_4_4[21]                       Net          -        -       1.371     -           2         
NCO1.counter_RNO_0[21]                    SB_LUT4      I0       In      -         7.789       -         
NCO1.counter_RNO_0[21]                    SB_LUT4      O        Out     0.661     8.451       -         
un1_counter_40[21]                        Net          -        -       1.371     -           1         
NCO1.counter_RNO[21]                      SB_LUT4      I0       In      -         9.822       -         
NCO1.counter_RNO[21]                      SB_LUT4      O        Out     0.661     10.483      -         
counter_RNO[21]                           Net          -        -       1.507     -           1         
NCO1.counter[21]                          SB_DFF       D        In      -         11.990      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.145 is 6.424(52.9%) logic and 5.721(47.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.359
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.204

    - Propagation time:                      11.960
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.756

    Number of logic level(s):                22
    Starting point:                          NCO1.f_correct[2] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
NCO1.f_correct[2]                         SB_DFF       Q        Out     0.796     0.796       -         
f_correct[2]                              Net          -        -       0.834     -           6         
NCO1.un1_counter_4_4_cry_2_c              SB_CARRY     I0       In      -         1.630       -         
NCO1.un1_counter_4_4_cry_2_c              SB_CARRY     CO       Out     0.380     2.009       -         
un1_counter_4_4_cry_2                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_3_c              SB_CARRY     CI       In      -         2.023       -         
NCO1.un1_counter_4_4_cry_3_c              SB_CARRY     CO       Out     0.186     2.209       -         
un1_counter_4_4_cry_3                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_4_c              SB_CARRY     CI       In      -         2.223       -         
NCO1.un1_counter_4_4_cry_4_c              SB_CARRY     CO       Out     0.186     2.409       -         
un1_counter_4_4_cry_4                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_5_c              SB_CARRY     CI       In      -         2.423       -         
NCO1.un1_counter_4_4_cry_5_c              SB_CARRY     CO       Out     0.186     2.609       -         
un1_counter_4_4_cry_5                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_6_c              SB_CARRY     CI       In      -         2.623       -         
NCO1.un1_counter_4_4_cry_6_c              SB_CARRY     CO       Out     0.186     2.809       -         
un1_counter_4_4_cry_6                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_7_c              SB_CARRY     CI       In      -         2.823       -         
NCO1.un1_counter_4_4_cry_7_c              SB_CARRY     CO       Out     0.186     3.009       -         
un1_counter_4_4_cry_7                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_8_c              SB_CARRY     CI       In      -         3.023       -         
NCO1.un1_counter_4_4_cry_8_c              SB_CARRY     CO       Out     0.186     3.209       -         
un1_counter_4_4_cry_8                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_9_c              SB_CARRY     CI       In      -         3.223       -         
NCO1.un1_counter_4_4_cry_9_c              SB_CARRY     CO       Out     0.186     3.409       -         
un1_counter_4_4_cry_9                     Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_10_c             SB_CARRY     CI       In      -         3.423       -         
NCO1.un1_counter_4_4_cry_10_c             SB_CARRY     CO       Out     0.186     3.609       -         
un1_counter_4_4_cry_10                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_11_c             SB_CARRY     CI       In      -         3.623       -         
NCO1.un1_counter_4_4_cry_11_c             SB_CARRY     CO       Out     0.186     3.809       -         
un1_counter_4_4_cry_11                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_12_c             SB_CARRY     CI       In      -         3.823       -         
NCO1.un1_counter_4_4_cry_12_c             SB_CARRY     CO       Out     0.186     4.009       -         
un1_counter_4_4_cry_12                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_13_c             SB_CARRY     CI       In      -         4.023       -         
NCO1.un1_counter_4_4_cry_13_c             SB_CARRY     CO       Out     0.186     4.209       -         
un1_counter_4_4_cry_13                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_14_c             SB_CARRY     CI       In      -         4.223       -         
NCO1.un1_counter_4_4_cry_14_c             SB_CARRY     CO       Out     0.186     4.409       -         
un1_counter_4_4_cry_14                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_15_c             SB_CARRY     CI       In      -         4.423       -         
NCO1.un1_counter_4_4_cry_15_c             SB_CARRY     CO       Out     0.186     4.609       -         
un1_counter_4_4_cry_15                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_16_c             SB_CARRY     CI       In      -         4.623       -         
NCO1.un1_counter_4_4_cry_16_c             SB_CARRY     CO       Out     0.186     4.809       -         
un1_counter_4_4_cry_16                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_17_c             SB_CARRY     CI       In      -         4.823       -         
NCO1.un1_counter_4_4_cry_17_c             SB_CARRY     CO       Out     0.186     5.009       -         
un1_counter_4_4_cry_17                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_18_c             SB_CARRY     CI       In      -         5.023       -         
NCO1.un1_counter_4_4_cry_18_c             SB_CARRY     CO       Out     0.186     5.209       -         
un1_counter_4_4_cry_18                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_19_c             SB_CARRY     CI       In      -         5.223       -         
NCO1.un1_counter_4_4_cry_19_c             SB_CARRY     CO       Out     0.186     5.409       -         
un1_counter_4_4_cry_19                    Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_20_c             SB_CARRY     CI       In      -         5.423       -         
NCO1.un1_counter_4_4_cry_20_c             SB_CARRY     CO       Out     0.186     5.609       -         
un1_counter_4_4_cry_20                    Net          -        -       0.386     -           1         
NCO1.un1_counter_4_4_cry_20_c_RNI2NVF     SB_LUT4      I3       In      -         5.995       -         
NCO1.un1_counter_4_4_cry_20_c_RNI2NVF     SB_LUT4      O        Out     0.465     6.461       -         
un1_counter_4_4[21]                       Net          -        -       1.371     -           2         
NCO1.counter_RNO_1[21]                    SB_LUT4      I0       In      -         7.832       -         
NCO1.counter_RNO_1[21]                    SB_LUT4      O        Out     0.661     8.493       -         
un1_counter_41[21]                        Net          -        -       1.371     -           1         
NCO1.counter_RNO[21]                      SB_LUT4      I1       In      -         9.864       -         
NCO1.counter_RNO[21]                      SB_LUT4      O        Out     0.589     10.453      -         
counter_RNO[21]                           Net          -        -       1.507     -           1         
NCO1.counter[21]                          SB_DFF       D        In      -         11.960      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.115 is 6.394(52.8%) logic and 5.721(47.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.359
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.204

    - Propagation time:                      11.936
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.731

    Number of logic level(s):                22
    Starting point:                          NCO1.f_correct[2] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
NCO1.f_correct[2]                          SB_DFF       Q        Out     0.796     0.796       -         
f_correct[2]                               Net          -        -       0.834     -           6         
NCO1.un1_counter_4_4_cry_2_c               SB_CARRY     I0       In      -         1.630       -         
NCO1.un1_counter_4_4_cry_2_c               SB_CARRY     CO       Out     0.380     2.009       -         
un1_counter_4_4_cry_2                      Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_3_c               SB_CARRY     CI       In      -         2.023       -         
NCO1.un1_counter_4_4_cry_3_c               SB_CARRY     CO       Out     0.186     2.209       -         
un1_counter_4_4_cry_3                      Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_4_c               SB_CARRY     CI       In      -         2.223       -         
NCO1.un1_counter_4_4_cry_4_c               SB_CARRY     CO       Out     0.186     2.409       -         
un1_counter_4_4_cry_4                      Net          -        -       0.386     -           2         
NCO1.un1_counter_4_4_cry_4_c_RNI6PIG       SB_LUT4      I3       In      -         2.795       -         
NCO1.un1_counter_4_4_cry_4_c_RNI6PIG       SB_LUT4      O        Out     0.465     3.260       -         
un1_counter                                Net          -        -       0.905     -           2         
NCO1.un1_counter_4_4_cry_4_c_RNI6PIG_0     SB_CARRY     I0       In      -         4.165       -         
NCO1.un1_counter_4_4_cry_4_c_RNI6PIG_0     SB_CARRY     CO       Out     0.380     4.545       -         
un1_counter_cry_5                          Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_5_c_RNIEL611      SB_CARRY     CI       In      -         4.559       -         
NCO1.un1_counter_4_4_cry_5_c_RNIEL611      SB_CARRY     CO       Out     0.186     4.745       -         
un1_counter_cry_6                          Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_6_c_RNIO3TG1      SB_CARRY     CI       In      -         4.759       -         
NCO1.un1_counter_4_4_cry_6_c_RNIO3TG1      SB_CARRY     CO       Out     0.186     4.945       -         
un1_counter_cry_7                          Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_7_c_RNI4LK02      SB_CARRY     CI       In      -         4.959       -         
NCO1.un1_counter_4_4_cry_7_c_RNI4LK02      SB_CARRY     CO       Out     0.186     5.145       -         
un1_counter_cry_8                          Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_8_c_RNII9DG2      SB_CARRY     CI       In      -         5.159       -         
NCO1.un1_counter_4_4_cry_8_c_RNII9DG2      SB_CARRY     CO       Out     0.186     5.345       -         
un1_counter_cry_9                          Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_9_c_RNI9K333      SB_CARRY     CI       In      -         5.359       -         
NCO1.un1_counter_4_4_cry_9_c_RNI9K333      SB_CARRY     CO       Out     0.186     5.545       -         
un1_counter_cry_10                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_10_c_RNI96VH3     SB_CARRY     CI       In      -         5.559       -         
NCO1.un1_counter_4_4_cry_10_c_RNI96VH3     SB_CARRY     CO       Out     0.186     5.745       -         
un1_counter_cry_11                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_11_c_RNIBRR04     SB_CARRY     CI       In      -         5.759       -         
NCO1.un1_counter_4_4_cry_11_c_RNIBRR04     SB_CARRY     CO       Out     0.186     5.945       -         
un1_counter_cry_12                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_12_c_RNIFJPF4     SB_CARRY     CI       In      -         5.959       -         
NCO1.un1_counter_4_4_cry_12_c_RNIFJPF4     SB_CARRY     CO       Out     0.186     6.145       -         
un1_counter_cry_13                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_13_c_RNILEOU4     SB_CARRY     CI       In      -         6.159       -         
NCO1.un1_counter_4_4_cry_13_c_RNILEOU4     SB_CARRY     CO       Out     0.186     6.345       -         
un1_counter_cry_14                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_14_c_RNITCOD5     SB_CARRY     CI       In      -         6.359       -         
NCO1.un1_counter_4_4_cry_14_c_RNITCOD5     SB_CARRY     CO       Out     0.186     6.545       -         
un1_counter_cry_15                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_15_c_RNI7EPS5     SB_CARRY     CI       In      -         6.559       -         
NCO1.un1_counter_4_4_cry_15_c_RNI7EPS5     SB_CARRY     CO       Out     0.186     6.745       -         
un1_counter_cry_16                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_16_c_RNIJIRB6     SB_CARRY     CI       In      -         6.759       -         
NCO1.un1_counter_4_4_cry_16_c_RNIJIRB6     SB_CARRY     CO       Out     0.186     6.945       -         
un1_counter_cry_17                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_17_c_RNI1QUQ6     SB_CARRY     CI       In      -         6.959       -         
NCO1.un1_counter_4_4_cry_17_c_RNI1QUQ6     SB_CARRY     CO       Out     0.186     7.145       -         
un1_counter_cry_18                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_18_c_RNIH43A7     SB_CARRY     CI       In      -         7.159       -         
NCO1.un1_counter_4_4_cry_18_c_RNIH43A7     SB_CARRY     CO       Out     0.186     7.345       -         
un1_counter_cry_19                         Net          -        -       0.014     -           2         
NCO1.counter_RNO_2[21]                     SB_CARRY     CI       In      -         7.359       -         
NCO1.counter_RNO_2[21]                     SB_CARRY     CO       Out     0.186     7.545       -         
un1_counter_cry_20                         Net          -        -       0.386     -           1         
NCO1.counter_RNO_0[21]                     SB_LUT4      I3       In      -         7.931       -         
NCO1.counter_RNO_0[21]                     SB_LUT4      O        Out     0.465     8.396       -         
un1_counter_40[21]                         Net          -        -       1.371     -           1         
NCO1.counter_RNO[21]                       SB_LUT4      I0       In      -         9.767       -         
NCO1.counter_RNO[21]                       SB_LUT4      O        Out     0.661     10.429      -         
counter_RNO[21]                            Net          -        -       1.507     -           1         
NCO1.counter[21]                           SB_DFF       D        In      -         11.936      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.091 is 6.464(53.5%) logic and 5.627(46.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.359
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.204

    - Propagation time:                      11.936
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.731

    Number of logic level(s):                22
    Starting point:                          NCO1.f_correct[2] / Q
    Ending point:                            NCO1.counter[21] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
NCO1.f_correct[2]                          SB_DFF       Q        Out     0.796     0.796       -         
f_correct[2]                               Net          -        -       0.834     -           6         
NCO1.un1_counter_4_4_cry_2_c               SB_CARRY     I0       In      -         1.630       -         
NCO1.un1_counter_4_4_cry_2_c               SB_CARRY     CO       Out     0.380     2.009       -         
un1_counter_4_4_cry_2                      Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_3_c               SB_CARRY     CI       In      -         2.023       -         
NCO1.un1_counter_4_4_cry_3_c               SB_CARRY     CO       Out     0.186     2.209       -         
un1_counter_4_4_cry_3                      Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_4_c               SB_CARRY     CI       In      -         2.223       -         
NCO1.un1_counter_4_4_cry_4_c               SB_CARRY     CO       Out     0.186     2.409       -         
un1_counter_4_4_cry_4                      Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_5_c               SB_CARRY     CI       In      -         2.423       -         
NCO1.un1_counter_4_4_cry_5_c               SB_CARRY     CO       Out     0.186     2.609       -         
un1_counter_4_4_cry_5                      Net          -        -       0.386     -           2         
NCO1.un1_counter_4_4_cry_5_c_RNI8SJG       SB_LUT4      I3       In      -         2.995       -         
NCO1.un1_counter_4_4_cry_5_c_RNI8SJG       SB_LUT4      O        Out     0.465     3.461       -         
un1_counter_41[6]                          Net          -        -       0.905     -           2         
NCO1.un1_counter_4_4_cry_5_c_RNIEL611      SB_CARRY     I0       In      -         4.365       -         
NCO1.un1_counter_4_4_cry_5_c_RNIEL611      SB_CARRY     CO       Out     0.380     4.745       -         
un1_counter_cry_6                          Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_6_c_RNIO3TG1      SB_CARRY     CI       In      -         4.759       -         
NCO1.un1_counter_4_4_cry_6_c_RNIO3TG1      SB_CARRY     CO       Out     0.186     4.945       -         
un1_counter_cry_7                          Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_7_c_RNI4LK02      SB_CARRY     CI       In      -         4.959       -         
NCO1.un1_counter_4_4_cry_7_c_RNI4LK02      SB_CARRY     CO       Out     0.186     5.145       -         
un1_counter_cry_8                          Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_8_c_RNII9DG2      SB_CARRY     CI       In      -         5.159       -         
NCO1.un1_counter_4_4_cry_8_c_RNII9DG2      SB_CARRY     CO       Out     0.186     5.345       -         
un1_counter_cry_9                          Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_9_c_RNI9K333      SB_CARRY     CI       In      -         5.359       -         
NCO1.un1_counter_4_4_cry_9_c_RNI9K333      SB_CARRY     CO       Out     0.186     5.545       -         
un1_counter_cry_10                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_10_c_RNI96VH3     SB_CARRY     CI       In      -         5.559       -         
NCO1.un1_counter_4_4_cry_10_c_RNI96VH3     SB_CARRY     CO       Out     0.186     5.745       -         
un1_counter_cry_11                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_11_c_RNIBRR04     SB_CARRY     CI       In      -         5.759       -         
NCO1.un1_counter_4_4_cry_11_c_RNIBRR04     SB_CARRY     CO       Out     0.186     5.945       -         
un1_counter_cry_12                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_12_c_RNIFJPF4     SB_CARRY     CI       In      -         5.959       -         
NCO1.un1_counter_4_4_cry_12_c_RNIFJPF4     SB_CARRY     CO       Out     0.186     6.145       -         
un1_counter_cry_13                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_13_c_RNILEOU4     SB_CARRY     CI       In      -         6.159       -         
NCO1.un1_counter_4_4_cry_13_c_RNILEOU4     SB_CARRY     CO       Out     0.186     6.345       -         
un1_counter_cry_14                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_14_c_RNITCOD5     SB_CARRY     CI       In      -         6.359       -         
NCO1.un1_counter_4_4_cry_14_c_RNITCOD5     SB_CARRY     CO       Out     0.186     6.545       -         
un1_counter_cry_15                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_15_c_RNI7EPS5     SB_CARRY     CI       In      -         6.559       -         
NCO1.un1_counter_4_4_cry_15_c_RNI7EPS5     SB_CARRY     CO       Out     0.186     6.745       -         
un1_counter_cry_16                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_16_c_RNIJIRB6     SB_CARRY     CI       In      -         6.759       -         
NCO1.un1_counter_4_4_cry_16_c_RNIJIRB6     SB_CARRY     CO       Out     0.186     6.945       -         
un1_counter_cry_17                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_17_c_RNI1QUQ6     SB_CARRY     CI       In      -         6.959       -         
NCO1.un1_counter_4_4_cry_17_c_RNI1QUQ6     SB_CARRY     CO       Out     0.186     7.145       -         
un1_counter_cry_18                         Net          -        -       0.014     -           2         
NCO1.un1_counter_4_4_cry_18_c_RNIH43A7     SB_CARRY     CI       In      -         7.159       -         
NCO1.un1_counter_4_4_cry_18_c_RNIH43A7     SB_CARRY     CO       Out     0.186     7.345       -         
un1_counter_cry_19                         Net          -        -       0.014     -           2         
NCO1.counter_RNO_2[21]                     SB_CARRY     CI       In      -         7.359       -         
NCO1.counter_RNO_2[21]                     SB_CARRY     CO       Out     0.186     7.545       -         
un1_counter_cry_20                         Net          -        -       0.386     -           1         
NCO1.counter_RNO_0[21]                     SB_LUT4      I3       In      -         7.931       -         
NCO1.counter_RNO_0[21]                     SB_LUT4      O        Out     0.465     8.396       -         
un1_counter_40[21]                         Net          -        -       1.371     -           1         
NCO1.counter_RNO[21]                       SB_LUT4      I0       In      -         9.767       -         
NCO1.counter_RNO[21]                       SB_LUT4      O        Out     0.661     10.429      -         
counter_RNO[21]                            Net          -        -       1.507     -           1         
NCO1.counter[21]                           SB_DFF       D        In      -         11.936      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.091 is 6.464(53.5%) logic and 5.627(46.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_CARRY        49 uses
SB_DFF          22 uses
SB_DFFER        2 uses
SB_DFFES        2 uses
VCC             3 uses
SB_LUT4         89 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   26 (6%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 89 (23%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 89 = 89 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 13:38:55 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	89
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	91
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	23
        LUT, DFF and CARRY	:	3
    Combinational LogicCells
        Only LUT         	:	21
        CARRY Only       	:	2
        LUT with CARRY   	:	44
    LogicCells                  :	93/384
    PLBs                        :	14/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.0 (sec)

Final Design Statistics
    Number of LUTs      	:	91
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	93/384
    PLBs                        :	17/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 91.14 MHz | Target: 96.53 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 264
used logic cells: 93
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 264
used logic cells: 93
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 144 
I1212: Iteration  1 :    47 unrouted : 0 seconds
I1212: Iteration  2 :     7 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           134144K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

Generating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 13:44:11 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:44:11 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:44:11 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:44:11 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 13:44:13 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:44:13 2023

multi_srs_gen completed
# Fri Dec 22 13:44:13 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:44:13 2023

premap completed with warnings
# Fri Dec 22 13:44:13 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:44:13 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:44:13 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 13:44:14 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 13:44:11 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":35:7:35:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":33:8:33:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":33:8:33:11|Input phase on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Register bit f_correct[1] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Pruning register bit 1 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":37:10:37:12|Input div is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":38:10:38:14|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 13:44:12 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 13:44:12 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 13:44:12 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 13:44:13 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 13:44:13 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested      Requested     Clock        Clock                     Clock
Clock       Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
System      1327.1 MHz     0.754         system       system_clkgroup           4    
TOP|clk     173.0 MHz      5.780         inferred     Autoconstr_clkgroup_0     18   
=====================================================================================

@W: MT531 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Found signal identified as System clock which controls 4 sequential elements including NCO1.VCO1.U1.q[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Found inferred clock TOP|clk which controls 18 sequential elements including NCO1.counter[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 13:44:13 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 13:44:13 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|User-specified initial value defined for instance NCO1.counter[15:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|User-specified initial value defined for instance NCO1.f_correct[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.38ns		  33 /        22
   2		0h:00m:00s		    -2.38ns		  32 /        22
   3		0h:00m:00s		    -2.38ns		  33 /        22
@N: FX271 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Replicating instance NCO1.NCO_clkor (in view: work.TOP(verilog)) with 5 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -2.38ns		  34 /        22


   5		0h:00m:00s		    -2.38ns		  34 /        22
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               22         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock TOP|clk with period 12.56ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 13:44:14 2023
#


Top view:               TOP
Requested Frequency:    79.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.217

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            79.6 MHz      67.7 MHz      12.562        14.779        -2.217     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  12.562      -2.217  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[3]      TOP|clk       SB_DFF     Q       counter[3]      0.796       -2.217
NCO1.counter[4]      TOP|clk       SB_DFF     Q       counter[4]      0.796       -2.145
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       -2.124
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -2.114
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       -2.052
NCO1.counter[6]      TOP|clk       SB_DFF     Q       counter[6]      0.796       -2.021
NCO1.counter[11]     TOP|clk       SB_DFF     Q       counter[11]     0.796       -2.021
NCO1.counter[12]     TOP|clk       SB_DFF     Q       counter[12]     0.796       -1.927
NCO1.counter[7]      TOP|clk       SB_DFF     Q       counter[7]      0.796       -0.288
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -0.215
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                        Required           
Instance             Reference     Type       Pin     Net            Time         Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[15]     TOP|clk       SB_DFF     D       z_s_15         12.408       -2.217
NCO1.counter[14]     TOP|clk       SB_DFF     D       z_cry_14_s     12.408       -2.017
NCO1.counter[13]     TOP|clk       SB_DFF     D       z_cry_13_s     12.408       -1.817
NCO1.counter[12]     TOP|clk       SB_DFF     D       z_cry_12_s     12.408       -1.617
NCO1.counter[11]     TOP|clk       SB_DFF     D       z_cry_11_s     12.408       -1.417
NCO1.counter[10]     TOP|clk       SB_DFF     D       z_cry_10_s     12.408       -1.217
NCO1.counter[9]      TOP|clk       SB_DFF     D       z_cry_9_s      12.408       -1.017
NCO1.counter[8]      TOP|clk       SB_DFF     D       z_cry_8_s      12.408       -0.817
NCO1.counter[7]      TOP|clk       SB_DFF     D       z_cry_7_s      12.408       -0.617
NCO1.counter[6]      TOP|clk       SB_DFF     D       z_cry_6_s      12.408       -0.417
========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.624
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.217

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[3] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[3]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[3]                          Net          -        -       1.599     -           3         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto8_1_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.558     4.986       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      I3       In      -         6.357       -         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      O        Out     0.465     6.822       -         
counter_RNIQ7L15_0[15]              Net          -        -       1.371     -           11        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.193       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.782       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.687       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.066      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.080      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.266      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.280      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.466      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.480      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.666      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.680      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.866      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.880      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.066      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.080      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.266      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.280      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.466      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.480      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.666      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.680      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.866      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.880      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.066      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.080      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.266      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.652      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.117      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.624      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.779 is 6.115(41.4%) logic and 8.664(58.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.145

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[4] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[4]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[4]                          Net          -        -       1.599     -           3         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      O        Out     0.589     2.984       -         
un1_counterlto8_1_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I2       In      -         4.355       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.558     4.913       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      I3       In      -         6.284       -         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      O        Out     0.465     6.749       -         
counter_RNIQ7L15_0[15]              Net          -        -       1.371     -           11        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.120       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.710       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.614       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     9.994       -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.008      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.194      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.208      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.394      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.408      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.594      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.608      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.794      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.808      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     10.994      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.008      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.194      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.208      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.394      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.408      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.594      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.608      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.794      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.808      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     11.994      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.008      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.194      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.580      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.045      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.552      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.707 is 6.043(41.1%) logic and 8.664(58.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.145

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[3] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[3]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[3]                          Net          -        -       1.599     -           3         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto8_1_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.558     4.986       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15[15]           SB_LUT4      I3       In      -         6.357       -         
NCO1.counter_RNIQ7L15[15]           SB_LUT4      O        Out     0.424     6.780       -         
un1_counter_i                       Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I2       In      -         8.151       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.558     8.709       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.614       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     9.994       -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.008      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.194      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.208      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.394      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.408      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.594      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.608      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.794      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.808      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     10.994      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.008      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.194      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.208      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.394      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.408      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.594      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.608      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.794      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.808      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     11.994      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.008      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.194      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.580      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.045      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.552      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.707 is 6.043(41.1%) logic and 8.664(58.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.124

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[9] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[9]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[9]                          Net          -        -       1.599     -           3         
NCO1.counter_RNIRP2L1[9]            SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIRP2L1[9]            SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto8_1_2                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.465     4.893       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      I3       In      -         6.264       -         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      O        Out     0.465     6.729       -         
counter_RNIQ7L15_0[15]              Net          -        -       1.371     -           11        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.100       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.689       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.594       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     9.973       -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         9.987       -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.173      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.187      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.373      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.387      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.573      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.587      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.773      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.787      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     10.973      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         10.987      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.173      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.187      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.373      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.387      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.573      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.587      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.773      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.787      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     11.973      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         11.987      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.173      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.559      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.024      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.531      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.686 is 6.022(41.0%) logic and 8.664(59.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.114

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[5] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[5]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[5]                          Net          -        -       1.599     -           4         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      O        Out     0.558     2.953       -         
un1_counterlto8_1_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I2       In      -         4.324       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.558     4.882       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      I3       In      -         6.253       -         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      O        Out     0.465     6.718       -         
counter_RNIQ7L15_0[15]              Net          -        -       1.371     -           11        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.089       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.678       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.583       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     9.963       -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         9.977       -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.163      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.177      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.363      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.377      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.563      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.577      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.763      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.777      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     10.963      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         10.977      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.163      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.177      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.363      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.377      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.563      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.577      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.763      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.777      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     11.963      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         11.977      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.163      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.549      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.014      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.521      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.676 is 6.012(41.0%) logic and 8.664(59.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_CARRY        15 uses
SB_DFF          18 uses
SB_DFFER        2 uses
SB_DFFES        2 uses
VCC             3 uses
SB_LUT4         40 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   22 (5%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 40 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 40 = 40 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 13:44:14 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	40
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	7
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/384
    PLBs                        :	6/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.2 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	41/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 95.98 MHz | Target: 79.62 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 70
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 70
used logic cells: 41
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 62 
I1212: Iteration  1 :    15 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           133376K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 13:50:28 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:50:28 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:50:28 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:50:28 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 13:50:29 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:50:29 2023

multi_srs_gen completed
# Fri Dec 22 13:50:29 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:50:29 2023

premap completed with warnings
# Fri Dec 22 13:50:30 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:50:30 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:50:30 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 13:50:30 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 13:50:28 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v changed - recompiling
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":33:7:33:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":31:8:31:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":31:8:31:11|Input phase on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Register bit f_correct[1] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Pruning register bit 1 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":35:10:35:12|Input div is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":36:10:36:14|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 13:50:28 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 13:50:28 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 13:50:28 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 13:50:29 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 13:50:30 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested      Requested     Clock        Clock                     Clock
Clock       Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
System      1327.1 MHz     0.754         system       system_clkgroup           4    
TOP|clk     173.0 MHz      5.780         inferred     Autoconstr_clkgroup_0     18   
=====================================================================================

@W: MT531 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Found signal identified as System clock which controls 4 sequential elements including NCO1.VCO1.U1.q[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Found inferred clock TOP|clk which controls 18 sequential elements including NCO1.counter[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 13:50:30 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 13:50:30 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.counter[15:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.f_correct[0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|User-specified initial value defined for instance NCO1.VCO1.U1.q[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.38ns		  33 /        22
   2		0h:00m:00s		    -2.38ns		  32 /        22
   3		0h:00m:00s		    -2.38ns		  33 /        22
@N: FX271 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Replicating instance NCO1.NCO_clkor (in view: work.TOP(verilog)) with 5 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -2.38ns		  34 /        22


   5		0h:00m:00s		    -2.38ns		  34 /        22
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               22         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock TOP|clk with period 12.56ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 13:50:30 2023
#


Top view:               TOP
Requested Frequency:    79.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.217

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            79.6 MHz      67.7 MHz      12.562        14.779        -2.217     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  12.562      -2.217  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[3]      TOP|clk       SB_DFF     Q       counter[3]      0.796       -2.217
NCO1.counter[4]      TOP|clk       SB_DFF     Q       counter[4]      0.796       -2.145
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       -2.124
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -2.114
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       -2.052
NCO1.counter[6]      TOP|clk       SB_DFF     Q       counter[6]      0.796       -2.021
NCO1.counter[11]     TOP|clk       SB_DFF     Q       counter[11]     0.796       -2.021
NCO1.counter[12]     TOP|clk       SB_DFF     Q       counter[12]     0.796       -1.927
NCO1.counter[7]      TOP|clk       SB_DFF     Q       counter[7]      0.796       -0.288
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -0.215
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                        Required           
Instance             Reference     Type       Pin     Net            Time         Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[15]     TOP|clk       SB_DFF     D       z_s_15         12.408       -2.217
NCO1.counter[14]     TOP|clk       SB_DFF     D       z_cry_14_s     12.408       -2.017
NCO1.counter[13]     TOP|clk       SB_DFF     D       z_cry_13_s     12.408       -1.817
NCO1.counter[12]     TOP|clk       SB_DFF     D       z_cry_12_s     12.408       -1.617
NCO1.counter[11]     TOP|clk       SB_DFF     D       z_cry_11_s     12.408       -1.417
NCO1.counter[10]     TOP|clk       SB_DFF     D       z_cry_10_s     12.408       -1.217
NCO1.counter[9]      TOP|clk       SB_DFF     D       z_cry_9_s      12.408       -1.017
NCO1.counter[8]      TOP|clk       SB_DFF     D       z_cry_8_s      12.408       -0.817
NCO1.counter[7]      TOP|clk       SB_DFF     D       z_cry_7_s      12.408       -0.617
NCO1.counter[6]      TOP|clk       SB_DFF     D       z_cry_6_s      12.408       -0.417
========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.624
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.217

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[3] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[3]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[3]                          Net          -        -       1.599     -           3         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto8_1_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.558     4.986       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      I3       In      -         6.357       -         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      O        Out     0.465     6.822       -         
counter_RNIQ7L15_0[15]              Net          -        -       1.371     -           11        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.193       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.782       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.687       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.066      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.080      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.266      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.280      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.466      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.480      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.666      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.680      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.866      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.880      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.066      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.080      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.266      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.280      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.466      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.480      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.666      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.680      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.866      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.880      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.066      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.080      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.266      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.652      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.117      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.624      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.779 is 6.115(41.4%) logic and 8.664(58.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.145

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[4] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[4]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[4]                          Net          -        -       1.599     -           3         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      O        Out     0.589     2.984       -         
un1_counterlto8_1_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I2       In      -         4.355       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.558     4.913       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      I3       In      -         6.284       -         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      O        Out     0.465     6.749       -         
counter_RNIQ7L15_0[15]              Net          -        -       1.371     -           11        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.120       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.710       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.614       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     9.994       -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.008      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.194      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.208      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.394      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.408      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.594      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.608      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.794      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.808      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     10.994      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.008      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.194      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.208      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.394      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.408      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.594      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.608      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.794      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.808      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     11.994      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.008      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.194      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.580      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.045      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.552      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.707 is 6.043(41.1%) logic and 8.664(58.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.145

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[3] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[3]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[3]                          Net          -        -       1.599     -           3         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto8_1_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.558     4.986       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15[15]           SB_LUT4      I3       In      -         6.357       -         
NCO1.counter_RNIQ7L15[15]           SB_LUT4      O        Out     0.424     6.780       -         
un1_counter_i                       Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I2       In      -         8.151       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.558     8.709       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.614       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     9.994       -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.008      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.194      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.208      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.394      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.408      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.594      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.608      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.794      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.808      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     10.994      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.008      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.194      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.208      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.394      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.408      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.594      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.608      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.794      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.808      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     11.994      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.008      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.194      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.580      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.045      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.552      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.707 is 6.043(41.1%) logic and 8.664(58.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.124

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[9] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[9]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[9]                          Net          -        -       1.599     -           3         
NCO1.counter_RNIRP2L1[9]            SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIRP2L1[9]            SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto8_1_2                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.465     4.893       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      I3       In      -         6.264       -         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      O        Out     0.465     6.729       -         
counter_RNIQ7L15_0[15]              Net          -        -       1.371     -           11        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.100       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.689       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.594       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     9.973       -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         9.987       -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.173      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.187      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.373      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.387      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.573      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.587      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.773      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.787      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     10.973      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         10.987      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.173      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.187      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.373      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.387      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.573      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.587      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.773      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.787      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     11.973      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         11.987      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.173      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.559      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.024      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.531      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.686 is 6.022(41.0%) logic and 8.664(59.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.114

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[5] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[5]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[5]                          Net          -        -       1.599     -           4         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      O        Out     0.558     2.953       -         
un1_counterlto8_1_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I2       In      -         4.324       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.558     4.882       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      I3       In      -         6.253       -         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      O        Out     0.465     6.718       -         
counter_RNIQ7L15_0[15]              Net          -        -       1.371     -           11        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.089       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.678       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.583       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     9.963       -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         9.977       -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.163      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.177      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.363      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.377      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.563      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.577      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.763      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.777      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     10.963      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         10.977      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.163      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.177      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.363      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.377      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.563      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.577      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.763      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.777      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     11.963      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         11.977      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.163      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.549      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.014      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.521      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.676 is 6.012(41.0%) logic and 8.664(59.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_CARRY        15 uses
SB_DFF          18 uses
SB_DFFER        2 uses
SB_DFFES        2 uses
VCC             3 uses
SB_LUT4         40 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   22 (5%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 40 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 40 = 40 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 13:50:30 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	40
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	7
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/384
    PLBs                        :	6/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.2 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	41/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 95.98 MHz | Target: 79.62 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 70
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 70
used logic cells: 41
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 62 
I1212: Iteration  1 :    15 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133376K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 13:56:54 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:56:54 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:56:54 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:56:54 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 13:56:55 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:56:55 2023

multi_srs_gen completed
# Fri Dec 22 13:56:55 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:56:55 2023

premap completed with warnings
# Fri Dec 22 13:56:56 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:56:56 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 13:56:56 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 13:56:56 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 13:56:54 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@W: CG532 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":39:4:39:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":33:7:33:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":31:8:31:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":31:8:31:11|Input phase on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Register bit f_correct[1] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Pruning register bit 1 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":35:10:35:12|Input div is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":36:10:36:14|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 13:56:54 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 13:56:54 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 13:56:54 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 13:56:55 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 13:56:55 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested      Requested     Clock        Clock                     Clock
Clock       Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
System      1327.1 MHz     0.754         system       system_clkgroup           4    
TOP|clk     173.0 MHz      5.780         inferred     Autoconstr_clkgroup_0     18   
=====================================================================================

@W: MT531 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":43:4:43:9|Found signal identified as System clock which controls 4 sequential elements including NCO1.VCO1.U1.q[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Found inferred clock TOP|clk which controls 18 sequential elements including NCO1.counter[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 13:56:56 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 13:56:56 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.counter[15:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.f_correct[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.38ns		  33 /        22
   2		0h:00m:00s		    -2.38ns		  32 /        22
   3		0h:00m:00s		    -2.38ns		  33 /        22
@N: FX271 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Replicating instance NCO1.NCO_clkor (in view: work.TOP(verilog)) with 5 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -2.38ns		  34 /        22


   5		0h:00m:00s		    -2.38ns		  34 /        22
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               22         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock TOP|clk with period 12.56ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 13:56:56 2023
#


Top view:               TOP
Requested Frequency:    79.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.217

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            79.6 MHz      67.7 MHz      12.562        14.779        -2.217     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  12.562      -2.217  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[3]      TOP|clk       SB_DFF     Q       counter[3]      0.796       -2.217
NCO1.counter[4]      TOP|clk       SB_DFF     Q       counter[4]      0.796       -2.145
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       -2.124
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -2.114
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       -2.052
NCO1.counter[6]      TOP|clk       SB_DFF     Q       counter[6]      0.796       -2.021
NCO1.counter[11]     TOP|clk       SB_DFF     Q       counter[11]     0.796       -2.021
NCO1.counter[12]     TOP|clk       SB_DFF     Q       counter[12]     0.796       -1.927
NCO1.counter[7]      TOP|clk       SB_DFF     Q       counter[7]      0.796       -0.288
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -0.215
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                        Required           
Instance             Reference     Type       Pin     Net            Time         Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[15]     TOP|clk       SB_DFF     D       z_s_15         12.408       -2.217
NCO1.counter[14]     TOP|clk       SB_DFF     D       z_cry_14_s     12.408       -2.017
NCO1.counter[13]     TOP|clk       SB_DFF     D       z_cry_13_s     12.408       -1.817
NCO1.counter[12]     TOP|clk       SB_DFF     D       z_cry_12_s     12.408       -1.617
NCO1.counter[11]     TOP|clk       SB_DFF     D       z_cry_11_s     12.408       -1.417
NCO1.counter[10]     TOP|clk       SB_DFF     D       z_cry_10_s     12.408       -1.217
NCO1.counter[9]      TOP|clk       SB_DFF     D       z_cry_9_s      12.408       -1.017
NCO1.counter[8]      TOP|clk       SB_DFF     D       z_cry_8_s      12.408       -0.817
NCO1.counter[7]      TOP|clk       SB_DFF     D       z_cry_7_s      12.408       -0.617
NCO1.counter[6]      TOP|clk       SB_DFF     D       z_cry_6_s      12.408       -0.417
========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.624
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.217

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[3] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[3]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[3]                          Net          -        -       1.599     -           3         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto8_1_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.558     4.986       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      I3       In      -         6.357       -         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      O        Out     0.465     6.822       -         
counter_RNIQ7L15_0[15]              Net          -        -       1.371     -           11        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.193       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.782       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.687       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.066      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.080      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.266      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.280      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.466      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.480      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.666      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.680      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.866      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.880      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.066      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.080      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.266      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.280      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.466      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.480      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.666      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.680      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.866      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.880      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.066      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.080      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.266      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.652      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.117      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.624      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.779 is 6.115(41.4%) logic and 8.664(58.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.145

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[4] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[4]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[4]                          Net          -        -       1.599     -           3         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      O        Out     0.589     2.984       -         
un1_counterlto8_1_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I2       In      -         4.355       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.558     4.913       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      I3       In      -         6.284       -         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      O        Out     0.465     6.749       -         
counter_RNIQ7L15_0[15]              Net          -        -       1.371     -           11        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.120       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.710       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.614       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     9.994       -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.008      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.194      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.208      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.394      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.408      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.594      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.608      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.794      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.808      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     10.994      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.008      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.194      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.208      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.394      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.408      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.594      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.608      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.794      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.808      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     11.994      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.008      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.194      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.580      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.045      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.552      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.707 is 6.043(41.1%) logic and 8.664(58.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.145

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[3] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[3]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[3]                          Net          -        -       1.599     -           3         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto8_1_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.558     4.986       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15[15]           SB_LUT4      I3       In      -         6.357       -         
NCO1.counter_RNIQ7L15[15]           SB_LUT4      O        Out     0.424     6.780       -         
un1_counter_i                       Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I2       In      -         8.151       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.558     8.709       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.614       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     9.994       -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.008      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.194      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.208      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.394      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.408      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.594      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.608      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.794      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.808      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     10.994      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.008      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.194      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.208      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.394      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.408      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.594      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.608      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.794      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.808      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     11.994      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.008      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.194      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.580      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.045      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.552      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.707 is 6.043(41.1%) logic and 8.664(58.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.124

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[9] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[9]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[9]                          Net          -        -       1.599     -           3         
NCO1.counter_RNIRP2L1[9]            SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIRP2L1[9]            SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto8_1_2                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.465     4.893       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      I3       In      -         6.264       -         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      O        Out     0.465     6.729       -         
counter_RNIQ7L15_0[15]              Net          -        -       1.371     -           11        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.100       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.689       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.594       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     9.973       -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         9.987       -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.173      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.187      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.373      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.387      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.573      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.587      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.773      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.787      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     10.973      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         10.987      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.173      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.187      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.373      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.387      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.573      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.587      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.773      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.787      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     11.973      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         11.987      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.173      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.559      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.024      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.531      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.686 is 6.022(41.0%) logic and 8.664(59.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.114

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[5] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[5]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[5]                          Net          -        -       1.599     -           4         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      O        Out     0.558     2.953       -         
un1_counterlto8_1_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I2       In      -         4.324       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.558     4.882       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      I3       In      -         6.253       -         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      O        Out     0.465     6.718       -         
counter_RNIQ7L15_0[15]              Net          -        -       1.371     -           11        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.089       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.678       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.583       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     9.963       -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         9.977       -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.163      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.177      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.363      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.377      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.563      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.577      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.763      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.777      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     10.963      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         10.977      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.163      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.177      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.363      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.377      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.563      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.577      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.763      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.777      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     11.963      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         11.977      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.163      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.549      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.014      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.521      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.676 is 6.012(41.0%) logic and 8.664(59.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_CARRY        15 uses
SB_DFF          18 uses
SB_DFFER        2 uses
SB_DFFES        2 uses
VCC             3 uses
SB_LUT4         40 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   22 (5%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 40 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 40 = 40 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 13:56:56 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	40
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	7
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/384
    PLBs                        :	6/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.2 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	41/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 95.98 MHz | Target: 79.62 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 70
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 70
used logic cells: 41
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 62 
I1212: Iteration  1 :    15 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133376K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 14:05:47 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:05:47 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:05:47 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:05:47 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 14:05:48 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:05:48 2023

multi_srs_gen completed
# Fri Dec 22 14:05:48 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:05:48 2023

premap completed with warnings
# Fri Dec 22 14:05:48 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:05:48 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:05:48 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 14:05:49 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 14:05:47 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@W: CG532 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":39:4:39:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":33:7:33:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":31:8:31:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":31:8:31:11|Input phase on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Register bit f_correct[1] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Pruning register bit 1 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":35:10:35:12|Input div is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":36:10:36:14|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:05:47 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:05:47 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:05:47 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:05:48 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 14:05:48 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested      Requested     Clock        Clock                     Clock
Clock       Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
System      1327.1 MHz     0.754         system       system_clkgroup           4    
TOP|clk     173.0 MHz      5.780         inferred     Autoconstr_clkgroup_0     18   
=====================================================================================

@W: MT531 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":41:4:41:9|Found signal identified as System clock which controls 4 sequential elements including NCO1.VCO1.U1.q[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Found inferred clock TOP|clk which controls 18 sequential elements including NCO1.counter[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 14:05:48 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 14:05:48 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.counter[15:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.f_correct[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.38ns		  33 /        22
   2		0h:00m:00s		    -2.38ns		  32 /        22
   3		0h:00m:00s		    -2.38ns		  33 /        22
@N: FX271 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Replicating instance NCO1.NCO_clkor (in view: work.TOP(verilog)) with 5 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -2.38ns		  34 /        22


   5		0h:00m:00s		    -2.38ns		  34 /        22
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               22         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock TOP|clk with period 12.56ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 14:05:49 2023
#


Top view:               TOP
Requested Frequency:    79.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.217

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            79.6 MHz      67.7 MHz      12.562        14.779        -2.217     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  12.562      -2.217  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[3]      TOP|clk       SB_DFF     Q       counter[3]      0.796       -2.217
NCO1.counter[4]      TOP|clk       SB_DFF     Q       counter[4]      0.796       -2.145
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       -2.124
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -2.114
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       -2.052
NCO1.counter[6]      TOP|clk       SB_DFF     Q       counter[6]      0.796       -2.021
NCO1.counter[11]     TOP|clk       SB_DFF     Q       counter[11]     0.796       -2.021
NCO1.counter[12]     TOP|clk       SB_DFF     Q       counter[12]     0.796       -1.927
NCO1.counter[7]      TOP|clk       SB_DFF     Q       counter[7]      0.796       -0.288
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -0.215
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                        Required           
Instance             Reference     Type       Pin     Net            Time         Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[15]     TOP|clk       SB_DFF     D       z_s_15         12.408       -2.217
NCO1.counter[14]     TOP|clk       SB_DFF     D       z_cry_14_s     12.408       -2.017
NCO1.counter[13]     TOP|clk       SB_DFF     D       z_cry_13_s     12.408       -1.817
NCO1.counter[12]     TOP|clk       SB_DFF     D       z_cry_12_s     12.408       -1.617
NCO1.counter[11]     TOP|clk       SB_DFF     D       z_cry_11_s     12.408       -1.417
NCO1.counter[10]     TOP|clk       SB_DFF     D       z_cry_10_s     12.408       -1.217
NCO1.counter[9]      TOP|clk       SB_DFF     D       z_cry_9_s      12.408       -1.017
NCO1.counter[8]      TOP|clk       SB_DFF     D       z_cry_8_s      12.408       -0.817
NCO1.counter[7]      TOP|clk       SB_DFF     D       z_cry_7_s      12.408       -0.617
NCO1.counter[6]      TOP|clk       SB_DFF     D       z_cry_6_s      12.408       -0.417
========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.624
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.217

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[3] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[3]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[3]                          Net          -        -       1.599     -           3         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto8_1_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.558     4.986       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      I3       In      -         6.357       -         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      O        Out     0.465     6.822       -         
counter_RNIQ7L15_0[15]              Net          -        -       1.371     -           11        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.193       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.782       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.687       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.066      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.080      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.266      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.280      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.466      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.480      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.666      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.680      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.866      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.880      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.066      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.080      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.266      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.280      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.466      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.480      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.666      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.680      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.866      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.880      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.066      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.080      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.266      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.652      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.117      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.624      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.779 is 6.115(41.4%) logic and 8.664(58.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.145

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[4] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[4]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[4]                          Net          -        -       1.599     -           3         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      O        Out     0.589     2.984       -         
un1_counterlto8_1_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I2       In      -         4.355       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.558     4.913       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      I3       In      -         6.284       -         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      O        Out     0.465     6.749       -         
counter_RNIQ7L15_0[15]              Net          -        -       1.371     -           11        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.120       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.710       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.614       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     9.994       -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.008      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.194      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.208      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.394      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.408      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.594      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.608      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.794      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.808      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     10.994      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.008      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.194      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.208      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.394      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.408      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.594      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.608      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.794      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.808      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     11.994      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.008      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.194      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.580      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.045      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.552      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.707 is 6.043(41.1%) logic and 8.664(58.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.145

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[3] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[3]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[3]                          Net          -        -       1.599     -           3         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto8_1_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.558     4.986       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15[15]           SB_LUT4      I3       In      -         6.357       -         
NCO1.counter_RNIQ7L15[15]           SB_LUT4      O        Out     0.424     6.780       -         
un1_counter_i                       Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I2       In      -         8.151       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.558     8.709       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.614       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     9.994       -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.008      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.194      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.208      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.394      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.408      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.594      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.608      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.794      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.808      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     10.994      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.008      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.194      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.208      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.394      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.408      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.594      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.608      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.794      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.808      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     11.994      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.008      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.194      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.580      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.045      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.552      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.707 is 6.043(41.1%) logic and 8.664(58.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.124

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[9] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[9]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[9]                          Net          -        -       1.599     -           3         
NCO1.counter_RNIRP2L1[9]            SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIRP2L1[9]            SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto8_1_2                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.465     4.893       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      I3       In      -         6.264       -         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      O        Out     0.465     6.729       -         
counter_RNIQ7L15_0[15]              Net          -        -       1.371     -           11        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.100       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.689       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.594       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     9.973       -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         9.987       -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.173      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.187      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.373      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.387      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.573      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.587      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.773      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.787      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     10.973      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         10.987      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.173      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.187      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.373      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.387      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.573      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.587      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.773      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.787      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     11.973      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         11.987      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.173      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.559      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.024      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.531      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.686 is 6.022(41.0%) logic and 8.664(59.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.114

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[5] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[5]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[5]                          Net          -        -       1.599     -           4         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      O        Out     0.558     2.953       -         
un1_counterlto8_1_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I2       In      -         4.324       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.558     4.882       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      I3       In      -         6.253       -         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      O        Out     0.465     6.718       -         
counter_RNIQ7L15_0[15]              Net          -        -       1.371     -           11        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.089       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.678       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.583       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     9.963       -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         9.977       -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.163      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.177      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.363      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.377      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.563      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.577      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.763      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.777      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     10.963      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         10.977      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.163      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.177      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.363      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.377      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.563      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.577      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.763      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.777      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     11.963      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         11.977      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.163      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.549      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.014      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.521      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.676 is 6.012(41.0%) logic and 8.664(59.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_CARRY        15 uses
SB_DFF          18 uses
SB_DFFER        2 uses
SB_DFFES        2 uses
VCC             3 uses
SB_LUT4         40 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   22 (5%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 40 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 40 = 40 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 14:05:49 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	40
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	7
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/384
    PLBs                        :	6/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.2 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	41/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 95.98 MHz | Target: 79.62 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 70
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 70
used logic cells: 41
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 62 
I1212: Iteration  1 :    15 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133376K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name TOP
Unrecognizable name TOP
Ignore unconnected port:BUTTON1, when loading IO constraint.
QPainter::setCompositionMode: Blend modes not supported on device
Unrecognizable name TOP
Ignore unconnected port:BUTTON1, when loading IO constraint.
QPainter::setCompositionMode: Blend modes not supported on device
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 14:20:24 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:20:24 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:20:24 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:20:24 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 14:20:26 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:20:26 2023

multi_srs_gen completed
# Fri Dec 22 14:20:26 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:20:26 2023

premap completed with warnings
# Fri Dec 22 14:20:26 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:20:26 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:20:26 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 14:20:27 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 14:20:24 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":33:7:33:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":31:8:31:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":31:8:31:11|Input phase on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Register bit f_correct[1] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Pruning register bit 1 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":35:10:35:12|Input div is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":36:10:36:14|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:20:25 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:20:25 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:20:25 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:20:26 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 14:20:26 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested      Requested     Clock        Clock                     Clock
Clock       Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
System      1327.1 MHz     0.754         system       system_clkgroup           4    
TOP|clk     173.0 MHz      5.780         inferred     Autoconstr_clkgroup_0     18   
=====================================================================================

@W: MT531 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Found signal identified as System clock which controls 4 sequential elements including NCO1.VCO1.U1.q[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Found inferred clock TOP|clk which controls 18 sequential elements including NCO1.counter[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 14:20:26 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 14:20:26 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.counter[15:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.f_correct[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.38ns		  33 /        22
   2		0h:00m:00s		    -2.38ns		  32 /        22
   3		0h:00m:00s		    -2.38ns		  33 /        22
@N: FX271 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Replicating instance NCO1.NCO_clkor (in view: work.TOP(verilog)) with 5 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -2.38ns		  34 /        22


   5		0h:00m:00s		    -2.38ns		  34 /        22
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               22         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock TOP|clk with period 12.56ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 14:20:27 2023
#


Top view:               TOP
Requested Frequency:    79.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.217

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            79.6 MHz      67.7 MHz      12.562        14.779        -2.217     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  12.562      -2.217  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[3]      TOP|clk       SB_DFF     Q       counter[3]      0.796       -2.217
NCO1.counter[4]      TOP|clk       SB_DFF     Q       counter[4]      0.796       -2.145
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       -2.124
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -2.114
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       -2.052
NCO1.counter[6]      TOP|clk       SB_DFF     Q       counter[6]      0.796       -2.021
NCO1.counter[11]     TOP|clk       SB_DFF     Q       counter[11]     0.796       -2.021
NCO1.counter[12]     TOP|clk       SB_DFF     Q       counter[12]     0.796       -1.927
NCO1.counter[7]      TOP|clk       SB_DFF     Q       counter[7]      0.796       -0.288
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -0.215
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                        Required           
Instance             Reference     Type       Pin     Net            Time         Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[15]     TOP|clk       SB_DFF     D       z_s_15         12.408       -2.217
NCO1.counter[14]     TOP|clk       SB_DFF     D       z_cry_14_s     12.408       -2.017
NCO1.counter[13]     TOP|clk       SB_DFF     D       z_cry_13_s     12.408       -1.817
NCO1.counter[12]     TOP|clk       SB_DFF     D       z_cry_12_s     12.408       -1.617
NCO1.counter[11]     TOP|clk       SB_DFF     D       z_cry_11_s     12.408       -1.417
NCO1.counter[10]     TOP|clk       SB_DFF     D       z_cry_10_s     12.408       -1.217
NCO1.counter[9]      TOP|clk       SB_DFF     D       z_cry_9_s      12.408       -1.017
NCO1.counter[8]      TOP|clk       SB_DFF     D       z_cry_8_s      12.408       -0.817
NCO1.counter[7]      TOP|clk       SB_DFF     D       z_cry_7_s      12.408       -0.617
NCO1.counter[6]      TOP|clk       SB_DFF     D       z_cry_6_s      12.408       -0.417
========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.624
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.217

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[3] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[3]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[3]                          Net          -        -       1.599     -           3         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto8_1_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.558     4.986       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      I3       In      -         6.357       -         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      O        Out     0.465     6.822       -         
counter_RNIQ7L15_0[15]              Net          -        -       1.371     -           11        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.193       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.782       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.687       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.066      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.080      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.266      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.280      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.466      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.480      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.666      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.680      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.866      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.880      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.066      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.080      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.266      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.280      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.466      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.480      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.666      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.680      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.866      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.880      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.066      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.080      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.266      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.652      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.117      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.624      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.779 is 6.115(41.4%) logic and 8.664(58.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.145

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[4] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[4]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[4]                          Net          -        -       1.599     -           3         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      O        Out     0.589     2.984       -         
un1_counterlto8_1_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I2       In      -         4.355       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.558     4.913       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      I3       In      -         6.284       -         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      O        Out     0.465     6.749       -         
counter_RNIQ7L15_0[15]              Net          -        -       1.371     -           11        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.120       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.710       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.614       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     9.994       -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.008      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.194      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.208      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.394      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.408      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.594      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.608      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.794      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.808      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     10.994      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.008      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.194      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.208      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.394      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.408      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.594      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.608      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.794      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.808      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     11.994      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.008      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.194      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.580      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.045      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.552      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.707 is 6.043(41.1%) logic and 8.664(58.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.145

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[3] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[3]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[3]                          Net          -        -       1.599     -           3         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto8_1_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.558     4.986       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15[15]           SB_LUT4      I3       In      -         6.357       -         
NCO1.counter_RNIQ7L15[15]           SB_LUT4      O        Out     0.424     6.780       -         
un1_counter_i                       Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I2       In      -         8.151       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.558     8.709       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.614       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     9.994       -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.008      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.194      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.208      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.394      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.408      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.594      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.608      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.794      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.808      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     10.994      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.008      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.194      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.208      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.394      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.408      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.594      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.608      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.794      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.808      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     11.994      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.008      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.194      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.580      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.045      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.552      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.707 is 6.043(41.1%) logic and 8.664(58.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.124

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[9] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[9]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[9]                          Net          -        -       1.599     -           3         
NCO1.counter_RNIRP2L1[9]            SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIRP2L1[9]            SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto8_1_2                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.465     4.893       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      I3       In      -         6.264       -         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      O        Out     0.465     6.729       -         
counter_RNIQ7L15_0[15]              Net          -        -       1.371     -           11        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.100       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.689       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.594       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     9.973       -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         9.987       -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.173      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.187      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.373      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.387      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.573      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.587      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.773      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.787      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     10.973      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         10.987      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.173      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.187      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.373      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.387      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.573      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.587      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.773      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.787      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     11.973      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         11.987      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.173      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.559      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.024      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.531      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.686 is 6.022(41.0%) logic and 8.664(59.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.114

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[5] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[5]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[5]                          Net          -        -       1.599     -           4         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      O        Out     0.558     2.953       -         
un1_counterlto8_1_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I2       In      -         4.324       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.558     4.882       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      I3       In      -         6.253       -         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      O        Out     0.465     6.718       -         
counter_RNIQ7L15_0[15]              Net          -        -       1.371     -           11        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.089       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.678       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.583       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     9.963       -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         9.977       -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.163      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.177      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.363      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.377      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.563      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.577      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.763      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.777      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     10.963      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         10.977      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.163      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.177      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.363      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.377      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.563      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.577      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.763      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.777      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     11.963      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         11.977      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.163      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.549      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.014      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.521      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.676 is 6.012(41.0%) logic and 8.664(59.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_CARRY        15 uses
SB_DFF          18 uses
SB_DFFER        2 uses
SB_DFFES        2 uses
VCC             3 uses
SB_LUT4         40 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   22 (5%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 40 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 40 = 40 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 14:20:27 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 14:35:53 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:35:53 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:35:53 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:35:53 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 14:35:54 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:35:54 2023

multi_srs_gen completed
# Fri Dec 22 14:35:54 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:35:54 2023

premap completed with warnings
# Fri Dec 22 14:35:55 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:35:55 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:35:55 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 14:35:55 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 14:35:53 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":33:7:33:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":31:8:31:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":31:8:31:11|Input phase on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Register bit f_correct[1] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Pruning register bit 1 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":35:10:35:12|Input div is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":36:10:36:14|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:35:53 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:35:53 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:35:53 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:35:54 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 14:35:54 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested      Requested     Clock        Clock                     Clock
Clock       Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
System      1327.1 MHz     0.754         system       system_clkgroup           4    
TOP|clk     173.0 MHz      5.780         inferred     Autoconstr_clkgroup_0     18   
=====================================================================================

@W: MT531 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Found signal identified as System clock which controls 4 sequential elements including NCO1.VCO1.U1.q[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Found inferred clock TOP|clk which controls 18 sequential elements including NCO1.counter[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 14:35:55 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 14:35:55 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.counter[15:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.f_correct[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.38ns		  33 /        22
   2		0h:00m:00s		    -2.38ns		  32 /        22
   3		0h:00m:00s		    -2.38ns		  33 /        22
@N: FX271 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Replicating instance NCO1.NCO_clkor (in view: work.TOP(verilog)) with 5 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -2.38ns		  34 /        22


   5		0h:00m:00s		    -2.38ns		  34 /        22
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               22         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock TOP|clk with period 12.56ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 14:35:55 2023
#


Top view:               TOP
Requested Frequency:    79.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.217

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            79.6 MHz      67.7 MHz      12.562        14.779        -2.217     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  12.562      -2.217  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[3]      TOP|clk       SB_DFF     Q       counter[3]      0.796       -2.217
NCO1.counter[4]      TOP|clk       SB_DFF     Q       counter[4]      0.796       -2.145
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       -2.124
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -2.114
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       -2.052
NCO1.counter[6]      TOP|clk       SB_DFF     Q       counter[6]      0.796       -2.021
NCO1.counter[11]     TOP|clk       SB_DFF     Q       counter[11]     0.796       -2.021
NCO1.counter[12]     TOP|clk       SB_DFF     Q       counter[12]     0.796       -1.927
NCO1.counter[7]      TOP|clk       SB_DFF     Q       counter[7]      0.796       -0.288
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -0.215
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                        Required           
Instance             Reference     Type       Pin     Net            Time         Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[15]     TOP|clk       SB_DFF     D       z_s_15         12.408       -2.217
NCO1.counter[14]     TOP|clk       SB_DFF     D       z_cry_14_s     12.408       -2.017
NCO1.counter[13]     TOP|clk       SB_DFF     D       z_cry_13_s     12.408       -1.817
NCO1.counter[12]     TOP|clk       SB_DFF     D       z_cry_12_s     12.408       -1.617
NCO1.counter[11]     TOP|clk       SB_DFF     D       z_cry_11_s     12.408       -1.417
NCO1.counter[10]     TOP|clk       SB_DFF     D       z_cry_10_s     12.408       -1.217
NCO1.counter[9]      TOP|clk       SB_DFF     D       z_cry_9_s      12.408       -1.017
NCO1.counter[8]      TOP|clk       SB_DFF     D       z_cry_8_s      12.408       -0.817
NCO1.counter[7]      TOP|clk       SB_DFF     D       z_cry_7_s      12.408       -0.617
NCO1.counter[6]      TOP|clk       SB_DFF     D       z_cry_6_s      12.408       -0.417
========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.624
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.217

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[3] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[3]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[3]                          Net          -        -       1.599     -           3         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto8_1_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.558     4.986       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      I3       In      -         6.357       -         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      O        Out     0.465     6.822       -         
counter_RNIQ7L15_0[15]              Net          -        -       1.371     -           11        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.193       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.782       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.687       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.066      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.080      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.266      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.280      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.466      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.480      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.666      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.680      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.866      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.880      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.066      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.080      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.266      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.280      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.466      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.480      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.666      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.680      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.866      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.880      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.066      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.080      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.266      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.652      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.117      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.624      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.779 is 6.115(41.4%) logic and 8.664(58.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.145

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[4] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[4]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[4]                          Net          -        -       1.599     -           3         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      O        Out     0.589     2.984       -         
un1_counterlto8_1_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I2       In      -         4.355       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.558     4.913       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      I3       In      -         6.284       -         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      O        Out     0.465     6.749       -         
counter_RNIQ7L15_0[15]              Net          -        -       1.371     -           11        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.120       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.710       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.614       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     9.994       -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.008      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.194      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.208      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.394      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.408      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.594      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.608      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.794      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.808      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     10.994      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.008      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.194      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.208      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.394      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.408      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.594      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.608      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.794      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.808      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     11.994      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.008      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.194      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.580      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.045      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.552      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.707 is 6.043(41.1%) logic and 8.664(58.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.145

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[3] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[3]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[3]                          Net          -        -       1.599     -           3         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto8_1_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.558     4.986       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15[15]           SB_LUT4      I3       In      -         6.357       -         
NCO1.counter_RNIQ7L15[15]           SB_LUT4      O        Out     0.424     6.780       -         
un1_counter_i                       Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I2       In      -         8.151       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.558     8.709       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.614       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     9.994       -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.008      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.194      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.208      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.394      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.408      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.594      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.608      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.794      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.808      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     10.994      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.008      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.194      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.208      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.394      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.408      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.594      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.608      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.794      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.808      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     11.994      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.008      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.194      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.580      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.045      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.552      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.707 is 6.043(41.1%) logic and 8.664(58.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.124

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[9] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[9]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[9]                          Net          -        -       1.599     -           3         
NCO1.counter_RNIRP2L1[9]            SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIRP2L1[9]            SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto8_1_2                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.465     4.893       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      I3       In      -         6.264       -         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      O        Out     0.465     6.729       -         
counter_RNIQ7L15_0[15]              Net          -        -       1.371     -           11        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.100       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.689       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.594       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     9.973       -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         9.987       -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.173      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.187      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.373      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.387      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.573      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.587      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.773      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.787      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     10.973      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         10.987      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.173      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.187      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.373      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.387      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.573      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.587      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.773      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.787      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     11.973      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         11.987      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.173      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.559      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.024      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.531      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.686 is 6.022(41.0%) logic and 8.664(59.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.114

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[5] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[5]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[5]                          Net          -        -       1.599     -           4         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      O        Out     0.558     2.953       -         
un1_counterlto8_1_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I2       In      -         4.324       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.558     4.882       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      I3       In      -         6.253       -         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      O        Out     0.465     6.718       -         
counter_RNIQ7L15_0[15]              Net          -        -       1.371     -           11        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.089       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.678       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.583       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     9.963       -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         9.977       -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.163      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.177      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.363      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.377      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.563      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.577      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.763      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.777      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     10.963      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         10.977      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.163      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.177      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.363      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.377      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.563      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.577      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.763      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.777      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     11.963      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         11.977      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.163      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.549      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.014      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.521      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.676 is 6.012(41.0%) logic and 8.664(59.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_CARRY        15 uses
SB_DFF          18 uses
SB_DFFER        2 uses
SB_DFFES        2 uses
VCC             3 uses
SB_LUT4         40 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   22 (5%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 40 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 40 = 40 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 14:35:55 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

running placerI2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	40
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	7
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/384
    PLBs                        :	6/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.2 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	41/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 95.98 MHz | Target: 79.62 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 70
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 70
used logic cells: 41
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
running packerTranslated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 62 
I1212: Iteration  1 :    15 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133376K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name TOP
Ignore unconnected port:BUTTON1, when loading IO constraint.
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 14:41:41 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:41:41 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:41:41 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:41:41 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 14:41:42 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:41:42 2023

multi_srs_gen completed
# Fri Dec 22 14:41:42 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:41:42 2023

premap completed with warnings
# Fri Dec 22 14:41:43 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:41:43 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:41:43 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 14:41:43 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 14:41:41 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":33:7:33:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":31:8:31:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":31:8:31:11|Input phase on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Removing wire BNC2, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|*Output BNC2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Register bit f_correct[1] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Pruning register bit 1 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":35:10:35:12|Input div is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":36:10:36:14|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:41:41 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:41:41 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:41:41 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:41:42 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 14:41:42 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested      Requested     Clock        Clock                     Clock
Clock       Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
System      1327.1 MHz     0.754         system       system_clkgroup           4    
TOP|clk     173.0 MHz      5.780         inferred     Autoconstr_clkgroup_0     18   
=====================================================================================

@W: MT531 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Found signal identified as System clock which controls 4 sequential elements including NCO1.VCO1.U1.q[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Found inferred clock TOP|clk which controls 18 sequential elements including NCO1.counter[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 14:41:43 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 14:41:43 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.counter[15:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.f_correct[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.38ns		  33 /        22
   2		0h:00m:00s		    -2.38ns		  32 /        22
   3		0h:00m:00s		    -2.38ns		  33 /        22
@N: FX271 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Replicating instance NCO1.NCO_clkor (in view: work.TOP(verilog)) with 5 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -2.38ns		  34 /        22


   5		0h:00m:00s		    -2.38ns		  34 /        22
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               22         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock TOP|clk with period 12.56ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 14:41:43 2023
#


Top view:               TOP
Requested Frequency:    79.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.217

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            79.6 MHz      67.7 MHz      12.562        14.779        -2.217     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  12.562      -2.217  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[3]      TOP|clk       SB_DFF     Q       counter[3]      0.796       -2.217
NCO1.counter[4]      TOP|clk       SB_DFF     Q       counter[4]      0.796       -2.145
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       -2.124
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -2.114
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       -2.052
NCO1.counter[6]      TOP|clk       SB_DFF     Q       counter[6]      0.796       -2.021
NCO1.counter[11]     TOP|clk       SB_DFF     Q       counter[11]     0.796       -2.021
NCO1.counter[12]     TOP|clk       SB_DFF     Q       counter[12]     0.796       -1.927
NCO1.counter[7]      TOP|clk       SB_DFF     Q       counter[7]      0.796       -0.288
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -0.215
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                        Required           
Instance             Reference     Type       Pin     Net            Time         Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[15]     TOP|clk       SB_DFF     D       z_s_15         12.408       -2.217
NCO1.counter[14]     TOP|clk       SB_DFF     D       z_cry_14_s     12.408       -2.017
NCO1.counter[13]     TOP|clk       SB_DFF     D       z_cry_13_s     12.408       -1.817
NCO1.counter[12]     TOP|clk       SB_DFF     D       z_cry_12_s     12.408       -1.617
NCO1.counter[11]     TOP|clk       SB_DFF     D       z_cry_11_s     12.408       -1.417
NCO1.counter[10]     TOP|clk       SB_DFF     D       z_cry_10_s     12.408       -1.217
NCO1.counter[9]      TOP|clk       SB_DFF     D       z_cry_9_s      12.408       -1.017
NCO1.counter[8]      TOP|clk       SB_DFF     D       z_cry_8_s      12.408       -0.817
NCO1.counter[7]      TOP|clk       SB_DFF     D       z_cry_7_s      12.408       -0.617
NCO1.counter[6]      TOP|clk       SB_DFF     D       z_cry_6_s      12.408       -0.417
========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.624
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.217

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[3] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[3]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[3]                          Net          -        -       1.599     -           3         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto8_1_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.558     4.986       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      I3       In      -         6.357       -         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      O        Out     0.465     6.822       -         
counter_RNIQ7L15_0[15]              Net          -        -       1.371     -           11        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.193       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.782       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.687       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.066      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.080      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.266      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.280      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.466      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.480      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.666      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.680      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.866      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.880      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.066      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.080      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.266      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.280      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.466      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.480      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.666      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.680      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.866      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.880      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.066      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.080      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.266      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.652      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.117      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.624      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.779 is 6.115(41.4%) logic and 8.664(58.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.145

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[4] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[4]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[4]                          Net          -        -       1.599     -           3         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      O        Out     0.589     2.984       -         
un1_counterlto8_1_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I2       In      -         4.355       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.558     4.913       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      I3       In      -         6.284       -         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      O        Out     0.465     6.749       -         
counter_RNIQ7L15_0[15]              Net          -        -       1.371     -           11        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.120       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.710       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.614       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     9.994       -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.008      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.194      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.208      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.394      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.408      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.594      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.608      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.794      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.808      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     10.994      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.008      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.194      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.208      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.394      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.408      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.594      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.608      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.794      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.808      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     11.994      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.008      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.194      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.580      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.045      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.552      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.707 is 6.043(41.1%) logic and 8.664(58.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.145

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[3] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[3]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[3]                          Net          -        -       1.599     -           3         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto8_1_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.558     4.986       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15[15]           SB_LUT4      I3       In      -         6.357       -         
NCO1.counter_RNIQ7L15[15]           SB_LUT4      O        Out     0.424     6.780       -         
un1_counter_i                       Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I2       In      -         8.151       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.558     8.709       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.614       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     9.994       -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.008      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.194      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.208      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.394      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.408      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.594      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.608      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.794      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.808      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     10.994      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.008      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.194      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.208      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.394      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.408      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.594      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.608      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.794      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.808      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     11.994      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.008      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.194      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.580      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.045      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.552      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.707 is 6.043(41.1%) logic and 8.664(58.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.124

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[9] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[9]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[9]                          Net          -        -       1.599     -           3         
NCO1.counter_RNIRP2L1[9]            SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIRP2L1[9]            SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto8_1_2                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.465     4.893       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      I3       In      -         6.264       -         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      O        Out     0.465     6.729       -         
counter_RNIQ7L15_0[15]              Net          -        -       1.371     -           11        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.100       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.689       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.594       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     9.973       -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         9.987       -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.173      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.187      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.373      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.387      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.573      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.587      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.773      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.787      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     10.973      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         10.987      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.173      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.187      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.373      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.387      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.573      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.587      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.773      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.787      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     11.973      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         11.987      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.173      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.559      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.024      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.531      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.686 is 6.022(41.0%) logic and 8.664(59.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.562
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.408

    - Propagation time:                      14.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.114

    Number of logic level(s):                17
    Starting point:                          NCO1.counter[5] / Q
    Ending point:                            NCO1.counter[15] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[5]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[5]                          Net          -        -       1.599     -           4         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNIE7CC1[3]            SB_LUT4      O        Out     0.558     2.953       -         
un1_counterlto8_1_1                 Net          -        -       1.371     -           1         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      I2       In      -         4.324       -         
NCO1.counter_RNI6BLN3[7]            SB_LUT4      O        Out     0.558     4.882       -         
un1_counterlt14                     Net          -        -       1.371     -           3         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      I3       In      -         6.253       -         
NCO1.counter_RNIQ7L15_0[15]         SB_LUT4      O        Out     0.465     6.718       -         
counter_RNIQ7L15_0[15]              Net          -        -       1.371     -           11        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.089       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.678       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.583       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     9.963       -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         9.977       -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.163      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.177      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.363      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.377      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.563      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.577      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.763      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.777      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     10.963      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         10.977      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.163      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.177      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.363      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.377      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.563      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.577      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.763      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.777      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     11.963      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         11.977      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.163      -         
z_cry_14                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_15           SB_LUT4      I3       In      -         12.549      -         
NCO1.un1_counter_4.z_s_15           SB_LUT4      O        Out     0.465     13.014      -         
z_s_15                              Net          -        -       1.507     -           1         
NCO1.counter[15]                    SB_DFF       D        In      -         14.521      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.676 is 6.012(41.0%) logic and 8.664(59.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_CARRY        15 uses
SB_DFF          18 uses
SB_DFFER        2 uses
SB_DFFES        2 uses
VCC             3 uses
SB_LUT4         40 uses

I/O ports: 16
I/O primitives: 15
SB_GB_IO       1 use
SB_IO          14 uses

I/O Register bits:                  0
Register bits not including I/Os:   22 (5%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 40 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 40 = 40 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 14:41:43 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
Warning: pin BNC doesn't exist in the design netlist.ignoring the set_io command on line 9 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
parse file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf error. But they are ignored
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal BNC2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name TOP
Ignore unconnected port:BUTTON1, when loading IO constraint.
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

running placerI2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	40
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	7
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/384
    PLBs                        :	6/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	15/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.2 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	41/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	15/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 95.98 MHz | Target: 79.62 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 70
running packerused logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 70
used logic cells: 41
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 62 
I1212: Iteration  1 :    15 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133384K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 14:48:01 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:48:01 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:48:01 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:48:01 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 14:48:03 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:48:03 2023

multi_srs_gen completed
# Fri Dec 22 14:48:03 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:48:03 2023

premap completed with warnings
# Fri Dec 22 14:48:03 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:48:03 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:48:03 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 14:48:04 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 14:48:01 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":35:7:35:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":2:7:2:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":33:8:33:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":33:8:33:11|Input phase on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Removing wire BNC2, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|*Output BNC2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Register bit f_correct[0] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Register bit counter[15] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bit 15 of counter[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bit 0 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Register bit counter[14] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bit 14 of counter[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":37:10:37:12|Input div is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":38:10:38:14|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:48:02 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:48:02 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:48:02 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:48:03 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 14:48:03 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested      Requested     Clock        Clock                     Clock
Clock       Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
System      1327.1 MHz     0.754         system       system_clkgroup           4    
TOP|clk     188.7 MHz      5.299         inferred     Autoconstr_clkgroup_0     16   
=====================================================================================

@W: MT531 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Found signal identified as System clock which controls 4 sequential elements including NCO1.VCO1.U1.q[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Found inferred clock TOP|clk which controls 16 sequential elements including NCO1.counter[13:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 14:48:03 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 14:48:03 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|User-specified initial value defined for instance NCO1.counter[13:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|User-specified initial value defined for instance NCO1.f_correct[1] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Removing sequential instance NCO1.counter[0] (in view: work.TOP(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  29 /        19
   2		0h:00m:00s		    -2.28ns		  28 /        19
   3		0h:00m:00s		    -2.28ns		  28 /        19
   4		0h:00m:00s		    -0.92ns		  29 /        19
@N: FX271 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Replicating instance NCO1.NCO_clkor_mb (in view: work.TOP(verilog)) with 5 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   5		0h:00m:00s		    -0.92ns		  30 /        19


   6		0h:00m:00s		    -0.92ns		  30 /        19
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 19 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               19         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock TOP|clk with period 10.73ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 14:48:04 2023
#


Top view:               TOP
Requested Frequency:    93.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.893

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            93.2 MHz      79.2 MHz      10.726        12.619        -1.893     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  10.726      -1.893  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[2]      TOP|clk       SB_DFF     Q       counter[2]      0.796       -1.893
NCO1.counter[3]      TOP|clk       SB_DFF     Q       counter[3]      0.796       -1.821
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -1.800
NCO1.counter[4]      TOP|clk       SB_DFF     Q       counter[4]      0.796       -1.790
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       -1.728
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -1.697
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       -1.697
NCO1.counter[11]     TOP|clk       SB_DFF     Q       counter[11]     0.796       -1.604
NCO1.counter[6]      TOP|clk       SB_DFF     Q       counter[6]      0.796       0.036 
NCO1.counter[7]      TOP|clk       SB_DFF     Q       counter[7]      0.796       0.108 
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                             Required           
Instance             Reference     Type       Pin     Net                 Time         Slack 
                     Clock                                                                   
---------------------------------------------------------------------------------------------
NCO1.counter[13]     TOP|clk       SB_DFF     D       counter_RNO[13]     10.571       -1.893
NCO1.counter[12]     TOP|clk       SB_DFF     D       counter_RNO[12]     10.571       -1.693
NCO1.counter[11]     TOP|clk       SB_DFF     D       counter_RNO[11]     10.571       -1.493
NCO1.counter[10]     TOP|clk       SB_DFF     D       counter_RNO[10]     10.571       -1.293
NCO1.counter[9]      TOP|clk       SB_DFF     D       counter_RNO[9]      10.571       -1.093
NCO1.counter[8]      TOP|clk       SB_DFF     D       counter_RNO[8]      10.571       -0.893
NCO1.counter[7]      TOP|clk       SB_DFF     D       counter_RNO[7]      10.571       -0.693
NCO1.counter[6]      TOP|clk       SB_DFF     D       counter_RNO[6]      10.571       -0.493
NCO1.counter[5]      TOP|clk       SB_DFF     D       counter_RNO[5]      10.571       -0.293
NCO1.counter[4]      TOP|clk       SB_DFF     D       counter_RNO[4]      10.571       -0.093
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.726
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.571

    - Propagation time:                      12.464
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.893

    Number of logic level(s):                15
    Starting point:                          NCO1.counter[2] / Q
    Ending point:                            NCO1.counter[13] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
NCO1.counter[2]                 SB_DFF       Q        Out     0.796     0.796       -         
counter[2]                      Net          -        -       1.599     -           5         
NCO1.counter_RNIA3CC1[3]        SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIA3CC1[3]        SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlt7                  Net          -        -       1.371     -           1         
NCO1.counter_RNILDOK3[6]        SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNILDOK3[6]        SB_LUT4      O        Out     0.558     4.986       -         
un1_counterlt13                 Net          -        -       1.371     -           7         
NCO1.counter_RNIJ7RR4[2]        SB_LUT4      I3       In      -         6.357       -         
NCO1.counter_RNIJ7RR4[2]        SB_LUT4      O        Out     0.465     6.822       -         
counter_RNIJ7RR4[2]             Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_2_c      SB_CARRY     I0       In      -         7.727       -         
NCO1.un1_counter_4_cry_2_c      SB_CARRY     CO       Out     0.380     8.106       -         
un1_counter_4_cry_2             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_3_c      SB_CARRY     CI       In      -         8.120       -         
NCO1.un1_counter_4_cry_3_c      SB_CARRY     CO       Out     0.186     8.306       -         
un1_counter_4_cry_3             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_4_c      SB_CARRY     CI       In      -         8.320       -         
NCO1.un1_counter_4_cry_4_c      SB_CARRY     CO       Out     0.186     8.506       -         
un1_counter_4_cry_4             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_5_c      SB_CARRY     CI       In      -         8.520       -         
NCO1.un1_counter_4_cry_5_c      SB_CARRY     CO       Out     0.186     8.706       -         
un1_counter_4_cry_5             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c      SB_CARRY     CI       In      -         8.720       -         
NCO1.un1_counter_4_cry_6_c      SB_CARRY     CO       Out     0.186     8.906       -         
un1_counter_4_cry_6             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c      SB_CARRY     CI       In      -         8.920       -         
NCO1.un1_counter_4_cry_7_c      SB_CARRY     CO       Out     0.186     9.106       -         
un1_counter_4_cry_7             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c      SB_CARRY     CI       In      -         9.120       -         
NCO1.un1_counter_4_cry_8_c      SB_CARRY     CO       Out     0.186     9.306       -         
un1_counter_4_cry_8             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c      SB_CARRY     CI       In      -         9.320       -         
NCO1.un1_counter_4_cry_9_c      SB_CARRY     CO       Out     0.186     9.506       -         
un1_counter_4_cry_9             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c     SB_CARRY     CI       In      -         9.520       -         
NCO1.un1_counter_4_cry_10_c     SB_CARRY     CO       Out     0.186     9.706       -         
un1_counter_4_cry_10            Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c     SB_CARRY     CI       In      -         9.720       -         
NCO1.un1_counter_4_cry_11_c     SB_CARRY     CO       Out     0.186     9.906       -         
un1_counter_4_cry_11            Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c     SB_CARRY     CI       In      -         9.920       -         
NCO1.un1_counter_4_cry_12_c     SB_CARRY     CO       Out     0.186     10.106      -         
un1_counter_4_cry_12            Net          -        -       0.386     -           1         
NCO1.counter_RNO[13]            SB_LUT4      I3       In      -         10.492      -         
NCO1.counter_RNO[13]            SB_LUT4      O        Out     0.465     10.957      -         
counter_RNO[13]                 Net          -        -       1.507     -           1         
NCO1.counter[13]                SB_DFF       D        In      -         12.464      -         
==============================================================================================
Total path delay (propagation time + setup) of 12.619 is 5.340(42.3%) logic and 7.279(57.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.726
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.571

    - Propagation time:                      12.392
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.821

    Number of logic level(s):                15
    Starting point:                          NCO1.counter[3] / Q
    Ending point:                            NCO1.counter[13] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
NCO1.counter[3]                 SB_DFF       Q        Out     0.796     0.796       -         
counter[3]                      Net          -        -       1.599     -           4         
NCO1.counter_RNIA3CC1[3]        SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNIA3CC1[3]        SB_LUT4      O        Out     0.589     2.984       -         
un1_counterlt7                  Net          -        -       1.371     -           1         
NCO1.counter_RNILDOK3[6]        SB_LUT4      I2       In      -         4.355       -         
NCO1.counter_RNILDOK3[6]        SB_LUT4      O        Out     0.558     4.913       -         
un1_counterlt13                 Net          -        -       1.371     -           7         
NCO1.counter_RNIJ7RR4[2]        SB_LUT4      I3       In      -         6.284       -         
NCO1.counter_RNIJ7RR4[2]        SB_LUT4      O        Out     0.465     6.749       -         
counter_RNIJ7RR4[2]             Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_2_c      SB_CARRY     I0       In      -         7.654       -         
NCO1.un1_counter_4_cry_2_c      SB_CARRY     CO       Out     0.380     8.034       -         
un1_counter_4_cry_2             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_3_c      SB_CARRY     CI       In      -         8.048       -         
NCO1.un1_counter_4_cry_3_c      SB_CARRY     CO       Out     0.186     8.234       -         
un1_counter_4_cry_3             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_4_c      SB_CARRY     CI       In      -         8.248       -         
NCO1.un1_counter_4_cry_4_c      SB_CARRY     CO       Out     0.186     8.434       -         
un1_counter_4_cry_4             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_5_c      SB_CARRY     CI       In      -         8.448       -         
NCO1.un1_counter_4_cry_5_c      SB_CARRY     CO       Out     0.186     8.634       -         
un1_counter_4_cry_5             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c      SB_CARRY     CI       In      -         8.648       -         
NCO1.un1_counter_4_cry_6_c      SB_CARRY     CO       Out     0.186     8.834       -         
un1_counter_4_cry_6             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c      SB_CARRY     CI       In      -         8.848       -         
NCO1.un1_counter_4_cry_7_c      SB_CARRY     CO       Out     0.186     9.034       -         
un1_counter_4_cry_7             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c      SB_CARRY     CI       In      -         9.048       -         
NCO1.un1_counter_4_cry_8_c      SB_CARRY     CO       Out     0.186     9.234       -         
un1_counter_4_cry_8             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c      SB_CARRY     CI       In      -         9.248       -         
NCO1.un1_counter_4_cry_9_c      SB_CARRY     CO       Out     0.186     9.434       -         
un1_counter_4_cry_9             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c     SB_CARRY     CI       In      -         9.448       -         
NCO1.un1_counter_4_cry_10_c     SB_CARRY     CO       Out     0.186     9.634       -         
un1_counter_4_cry_10            Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c     SB_CARRY     CI       In      -         9.648       -         
NCO1.un1_counter_4_cry_11_c     SB_CARRY     CO       Out     0.186     9.834       -         
un1_counter_4_cry_11            Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c     SB_CARRY     CI       In      -         9.848       -         
NCO1.un1_counter_4_cry_12_c     SB_CARRY     CO       Out     0.186     10.034      -         
un1_counter_4_cry_12            Net          -        -       0.386     -           1         
NCO1.counter_RNO[13]            SB_LUT4      I3       In      -         10.420      -         
NCO1.counter_RNO[13]            SB_LUT4      O        Out     0.465     10.885      -         
counter_RNO[13]                 Net          -        -       1.507     -           1         
NCO1.counter[13]                SB_DFF       D        In      -         12.392      -         
==============================================================================================
Total path delay (propagation time + setup) of 12.547 is 5.268(42.0%) logic and 7.279(58.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.726
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.571

    - Propagation time:                      12.371
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.800

    Number of logic level(s):                15
    Starting point:                          NCO1.counter[8] / Q
    Ending point:                            NCO1.counter[13] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
NCO1.counter[8]                 SB_DFF       Q        Out     0.796     0.796       -         
counter[8]                      Net          -        -       1.599     -           5         
NCO1.counter_RNIG26I1[9]        SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIG26I1[9]        SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlto11_2              Net          -        -       1.371     -           1         
NCO1.counter_RNILDOK3[6]        SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNILDOK3[6]        SB_LUT4      O        Out     0.465     4.893       -         
un1_counterlt13                 Net          -        -       1.371     -           7         
NCO1.counter_RNIJ7RR4[2]        SB_LUT4      I3       In      -         6.264       -         
NCO1.counter_RNIJ7RR4[2]        SB_LUT4      O        Out     0.465     6.729       -         
counter_RNIJ7RR4[2]             Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_2_c      SB_CARRY     I0       In      -         7.634       -         
NCO1.un1_counter_4_cry_2_c      SB_CARRY     CO       Out     0.380     8.013       -         
un1_counter_4_cry_2             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_3_c      SB_CARRY     CI       In      -         8.027       -         
NCO1.un1_counter_4_cry_3_c      SB_CARRY     CO       Out     0.186     8.213       -         
un1_counter_4_cry_3             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_4_c      SB_CARRY     CI       In      -         8.227       -         
NCO1.un1_counter_4_cry_4_c      SB_CARRY     CO       Out     0.186     8.413       -         
un1_counter_4_cry_4             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_5_c      SB_CARRY     CI       In      -         8.427       -         
NCO1.un1_counter_4_cry_5_c      SB_CARRY     CO       Out     0.186     8.613       -         
un1_counter_4_cry_5             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c      SB_CARRY     CI       In      -         8.627       -         
NCO1.un1_counter_4_cry_6_c      SB_CARRY     CO       Out     0.186     8.813       -         
un1_counter_4_cry_6             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c      SB_CARRY     CI       In      -         8.827       -         
NCO1.un1_counter_4_cry_7_c      SB_CARRY     CO       Out     0.186     9.013       -         
un1_counter_4_cry_7             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c      SB_CARRY     CI       In      -         9.027       -         
NCO1.un1_counter_4_cry_8_c      SB_CARRY     CO       Out     0.186     9.213       -         
un1_counter_4_cry_8             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c      SB_CARRY     CI       In      -         9.227       -         
NCO1.un1_counter_4_cry_9_c      SB_CARRY     CO       Out     0.186     9.413       -         
un1_counter_4_cry_9             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c     SB_CARRY     CI       In      -         9.427       -         
NCO1.un1_counter_4_cry_10_c     SB_CARRY     CO       Out     0.186     9.613       -         
un1_counter_4_cry_10            Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c     SB_CARRY     CI       In      -         9.627       -         
NCO1.un1_counter_4_cry_11_c     SB_CARRY     CO       Out     0.186     9.813       -         
un1_counter_4_cry_11            Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c     SB_CARRY     CI       In      -         9.827       -         
NCO1.un1_counter_4_cry_12_c     SB_CARRY     CO       Out     0.186     10.013      -         
un1_counter_4_cry_12            Net          -        -       0.386     -           1         
NCO1.counter_RNO[13]            SB_LUT4      I3       In      -         10.399      -         
NCO1.counter_RNO[13]            SB_LUT4      O        Out     0.465     10.864      -         
counter_RNO[13]                 Net          -        -       1.507     -           1         
NCO1.counter[13]                SB_DFF       D        In      -         12.371      -         
==============================================================================================
Total path delay (propagation time + setup) of 12.526 is 5.247(41.9%) logic and 7.279(58.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.726
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.571

    - Propagation time:                      12.361
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.790

    Number of logic level(s):                15
    Starting point:                          NCO1.counter[4] / Q
    Ending point:                            NCO1.counter[13] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
NCO1.counter[4]                 SB_DFF       Q        Out     0.796     0.796       -         
counter[4]                      Net          -        -       1.599     -           5         
NCO1.counter_RNIA3CC1[3]        SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNIA3CC1[3]        SB_LUT4      O        Out     0.558     2.953       -         
un1_counterlt7                  Net          -        -       1.371     -           1         
NCO1.counter_RNILDOK3[6]        SB_LUT4      I2       In      -         4.324       -         
NCO1.counter_RNILDOK3[6]        SB_LUT4      O        Out     0.558     4.882       -         
un1_counterlt13                 Net          -        -       1.371     -           7         
NCO1.counter_RNIJ7RR4[2]        SB_LUT4      I3       In      -         6.253       -         
NCO1.counter_RNIJ7RR4[2]        SB_LUT4      O        Out     0.465     6.718       -         
counter_RNIJ7RR4[2]             Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_2_c      SB_CARRY     I0       In      -         7.623       -         
NCO1.un1_counter_4_cry_2_c      SB_CARRY     CO       Out     0.380     8.003       -         
un1_counter_4_cry_2             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_3_c      SB_CARRY     CI       In      -         8.017       -         
NCO1.un1_counter_4_cry_3_c      SB_CARRY     CO       Out     0.186     8.203       -         
un1_counter_4_cry_3             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_4_c      SB_CARRY     CI       In      -         8.217       -         
NCO1.un1_counter_4_cry_4_c      SB_CARRY     CO       Out     0.186     8.403       -         
un1_counter_4_cry_4             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_5_c      SB_CARRY     CI       In      -         8.417       -         
NCO1.un1_counter_4_cry_5_c      SB_CARRY     CO       Out     0.186     8.603       -         
un1_counter_4_cry_5             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c      SB_CARRY     CI       In      -         8.617       -         
NCO1.un1_counter_4_cry_6_c      SB_CARRY     CO       Out     0.186     8.803       -         
un1_counter_4_cry_6             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c      SB_CARRY     CI       In      -         8.817       -         
NCO1.un1_counter_4_cry_7_c      SB_CARRY     CO       Out     0.186     9.003       -         
un1_counter_4_cry_7             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c      SB_CARRY     CI       In      -         9.017       -         
NCO1.un1_counter_4_cry_8_c      SB_CARRY     CO       Out     0.186     9.203       -         
un1_counter_4_cry_8             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c      SB_CARRY     CI       In      -         9.217       -         
NCO1.un1_counter_4_cry_9_c      SB_CARRY     CO       Out     0.186     9.403       -         
un1_counter_4_cry_9             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c     SB_CARRY     CI       In      -         9.417       -         
NCO1.un1_counter_4_cry_10_c     SB_CARRY     CO       Out     0.186     9.603       -         
un1_counter_4_cry_10            Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c     SB_CARRY     CI       In      -         9.617       -         
NCO1.un1_counter_4_cry_11_c     SB_CARRY     CO       Out     0.186     9.803       -         
un1_counter_4_cry_11            Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c     SB_CARRY     CI       In      -         9.817       -         
NCO1.un1_counter_4_cry_12_c     SB_CARRY     CO       Out     0.186     10.003      -         
un1_counter_4_cry_12            Net          -        -       0.386     -           1         
NCO1.counter_RNO[13]            SB_LUT4      I3       In      -         10.389      -         
NCO1.counter_RNO[13]            SB_LUT4      O        Out     0.465     10.854      -         
counter_RNO[13]                 Net          -        -       1.507     -           1         
NCO1.counter[13]                SB_DFF       D        In      -         12.361      -         
==============================================================================================
Total path delay (propagation time + setup) of 12.516 is 5.237(41.8%) logic and 7.279(58.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.726
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.571

    - Propagation time:                      12.299
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.728

    Number of logic level(s):                15
    Starting point:                          NCO1.counter[9] / Q
    Ending point:                            NCO1.counter[13] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
NCO1.counter[9]                 SB_DFF       Q        Out     0.796     0.796       -         
counter[9]                      Net          -        -       1.599     -           4         
NCO1.counter_RNIG26I1[9]        SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNIG26I1[9]        SB_LUT4      O        Out     0.589     2.984       -         
un1_counterlto11_2              Net          -        -       1.371     -           1         
NCO1.counter_RNILDOK3[6]        SB_LUT4      I3       In      -         4.355       -         
NCO1.counter_RNILDOK3[6]        SB_LUT4      O        Out     0.465     4.820       -         
un1_counterlt13                 Net          -        -       1.371     -           7         
NCO1.counter_RNIJ7RR4[2]        SB_LUT4      I3       In      -         6.191       -         
NCO1.counter_RNIJ7RR4[2]        SB_LUT4      O        Out     0.465     6.656       -         
counter_RNIJ7RR4[2]             Net          -        -       0.905     -           2         
NCO1.un1_counter_4_cry_2_c      SB_CARRY     I0       In      -         7.561       -         
NCO1.un1_counter_4_cry_2_c      SB_CARRY     CO       Out     0.380     7.941       -         
un1_counter_4_cry_2             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_3_c      SB_CARRY     CI       In      -         7.955       -         
NCO1.un1_counter_4_cry_3_c      SB_CARRY     CO       Out     0.186     8.141       -         
un1_counter_4_cry_3             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_4_c      SB_CARRY     CI       In      -         8.155       -         
NCO1.un1_counter_4_cry_4_c      SB_CARRY     CO       Out     0.186     8.341       -         
un1_counter_4_cry_4             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_5_c      SB_CARRY     CI       In      -         8.355       -         
NCO1.un1_counter_4_cry_5_c      SB_CARRY     CO       Out     0.186     8.541       -         
un1_counter_4_cry_5             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_6_c      SB_CARRY     CI       In      -         8.555       -         
NCO1.un1_counter_4_cry_6_c      SB_CARRY     CO       Out     0.186     8.741       -         
un1_counter_4_cry_6             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_7_c      SB_CARRY     CI       In      -         8.755       -         
NCO1.un1_counter_4_cry_7_c      SB_CARRY     CO       Out     0.186     8.941       -         
un1_counter_4_cry_7             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_8_c      SB_CARRY     CI       In      -         8.955       -         
NCO1.un1_counter_4_cry_8_c      SB_CARRY     CO       Out     0.186     9.141       -         
un1_counter_4_cry_8             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_9_c      SB_CARRY     CI       In      -         9.155       -         
NCO1.un1_counter_4_cry_9_c      SB_CARRY     CO       Out     0.186     9.341       -         
un1_counter_4_cry_9             Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_10_c     SB_CARRY     CI       In      -         9.355       -         
NCO1.un1_counter_4_cry_10_c     SB_CARRY     CO       Out     0.186     9.541       -         
un1_counter_4_cry_10            Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_11_c     SB_CARRY     CI       In      -         9.555       -         
NCO1.un1_counter_4_cry_11_c     SB_CARRY     CO       Out     0.186     9.741       -         
un1_counter_4_cry_11            Net          -        -       0.014     -           2         
NCO1.un1_counter_4_cry_12_c     SB_CARRY     CI       In      -         9.755       -         
NCO1.un1_counter_4_cry_12_c     SB_CARRY     CO       Out     0.186     9.941       -         
un1_counter_4_cry_12            Net          -        -       0.386     -           1         
NCO1.counter_RNO[13]            SB_LUT4      I3       In      -         10.327      -         
NCO1.counter_RNO[13]            SB_LUT4      O        Out     0.465     10.792      -         
counter_RNO[13]                 Net          -        -       1.507     -           1         
NCO1.counter[13]                SB_DFF       D        In      -         12.299      -         
==============================================================================================
Total path delay (propagation time + setup) of 12.454 is 5.175(41.6%) logic and 7.279(58.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_CARRY        12 uses
SB_DFF          15 uses
SB_DFFER        2 uses
SB_DFFES        2 uses
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 16
I/O primitives: 15
SB_GB_IO       1 use
SB_IO          14 uses

I/O Register bits:                  0
Register bits not including I/Os:   19 (4%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 34 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 14:48:04 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal BNC2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	12
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	34
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	12

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	7
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	15
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	34/384
    PLBs                        :	6/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	15/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.9 (sec)

Final Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	12
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	34/384
    PLBs                        :	7/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	15/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 115.96 MHz | Target: 93.20 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 71
used logic cells: 34
running packerDesign Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 71
used logic cells: 34
running packerTranslating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 52 
I1212: Iteration  1 :    13 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133204K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 14:51:45 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:51:45 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:51:45 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:51:45 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 14:51:46 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:51:46 2023

multi_srs_gen completed
# Fri Dec 22 14:51:46 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:51:46 2023

premap completed
# Fri Dec 22 14:51:47 2023

Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:51:47 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:51:47 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 14:51:47 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 14:51:45 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":35:7:35:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":2:7:2:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":33:8:33:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":33:8:33:11|Input phase on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Removing wire BNC2, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|*Output BNC2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@W: CL138 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Removing register 'NCO_clk' because it is only assigned 0 or its original value.
@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning unused register f_correct[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning unused register counter[15:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":3:14:3:16|Input clk is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:14:4:23|Input div_enable is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":37:10:37:12|Input div is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":38:10:38:14|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:51:45 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:51:45 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:51:45 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:51:46 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 14:51:46 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 14:51:46 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 14:51:47 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Sequential instance NCO1.VCO1.U1.q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Sequential instance NCO1.VCO1.U1.q[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Sequential instance NCO1.VCO1.U1.q[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Sequential instance NCO1.VCO1.U1.q[3] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 14:51:47 2023
#


Top view:               TOP
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
SB_LUT4         0 uses

I/O ports: 16
I/O primitives: 12
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 14:51:47 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal BNC2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for clk, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/384
    PLBs                        :	1/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	12/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	1/384
    PLBs                        :	1/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	12/21


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           132740K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

Generating Verilog & VHDL netlist files ...
running netlistWriting /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name TOP
Ignore unconnected port:clk, when loading IO constraint.
Ignore unconnected port:BUTTON2, when loading IO constraint.
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 14:55:03 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:55:03 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:55:03 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:55:03 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 14:55:04 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:55:04 2023

multi_srs_gen completed
# Fri Dec 22 14:55:04 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:55:04 2023

premap completed
# Fri Dec 22 14:55:04 2023

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:55:04 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:55:04 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 14:55:05 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 14:55:03 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":35:7:35:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":2:7:2:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":33:8:33:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":33:8:33:11|Input phase on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Removing wire BNC2, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|*Output BNC2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@W: CL138 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Removing register 'NCO_clk' because it is only assigned 0 or its original value.
@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning unused register f_correct[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning unused register counter[15:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":3:14:3:16|Input clk is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:14:4:23|Input div_enable is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":37:10:37:12|Input div is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":38:10:38:14|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:55:03 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:55:03 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:55:03 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:55:04 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 14:55:04 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 14:55:04 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 14:55:04 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Sequential instance NCO1.VCO1.U1.q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Sequential instance NCO1.VCO1.U1.q[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Sequential instance NCO1.VCO1.U1.q[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Sequential instance NCO1.VCO1.U1.q[3] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 14:55:05 2023
#


Top view:               TOP
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
SB_LUT4         0 uses

I/O ports: 16
I/O primitives: 12
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 14:55:05 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal BNC2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name TOP
Ignore unconnected port:clk, when loading IO constraint.
Ignore unconnected port:BUTTON2, when loading IO constraint.
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
Unrecognizable name TOP
Ignore unconnected port:clk, when loading IO constraint.
Ignore unconnected port:BUTTON2, when loading IO constraint.
QPainter::setCompositionMode: Blend modes not supported on device
14:56
