Warning (10268): Verilog HDL information at key_test.v(18): always construct contains both blocking and non-blocking assignments File: D:/scnu/fpga_project/lab_1/key_test/key_test.v Line: 18
