// Seed: 4078287826
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_19;
endmodule
module module_1 #(
    parameter id_5 = 32'd92
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire _id_5;
  output logic [7:0] id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  reg id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24;
  module_0 modCall_1 (
      id_1,
      id_11,
      id_2,
      id_8,
      id_7,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_6,
      id_8,
      id_1,
      id_1,
      id_6,
      id_1,
      id_1,
      id_8
  );
  wire id_25;
  initial id_14 = id_8 & 1;
  wire id_26;
  assign id_4[1'b0-id_5] = id_16;
endmodule
