
SMS_peripheral1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000f9a8  10008000  10008000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000ac  100179a8  100179a8  000179a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00002ef4  10017a54  10017a54  00017a54  2**2
                  ALLOC
  3 .stack        00000800  1001a948  1001a948  00017a54  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00017a54  2**0
                  CONTENTS, READONLY
  5 .comment      000000b4  00000000  00000000  00017a7c  2**0
                  CONTENTS, READONLY
  6 .debug_info   00055d09  00000000  00000000  00017b30  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000060f9  00000000  00000000  0006d839  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000c54f  00000000  00000000  00073932  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000e48  00000000  00000000  0007fe81  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000ea0  00000000  00000000  00080cc9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000299ed  00000000  00000000  00081b69  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001a6da  00000000  00000000  000ab556  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0014774d  00000000  00000000  000c5c30  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00003168  00000000  00000000  0020d380  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

10008000 <app_entry>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void app_entry(void)
{
10008000:	b510      	push	{r4, lr}

    /* Initialize the relocate segment */
    pSrc = &_etext;
    pDest = &_srelocate;

    if (pSrc != pDest) {
10008002:	4b18      	ldr	r3, [pc, #96]	; (10008064 <app_entry+0x64>)
10008004:	4a18      	ldr	r2, [pc, #96]	; (10008068 <app_entry+0x68>)
10008006:	429a      	cmp	r2, r3
10008008:	d003      	beq.n	10008012 <app_entry+0x12>
        for (; pDest < &_erelocate;) {
1000800a:	4b18      	ldr	r3, [pc, #96]	; (1000806c <app_entry+0x6c>)
1000800c:	4a15      	ldr	r2, [pc, #84]	; (10008064 <app_entry+0x64>)
1000800e:	429a      	cmp	r2, r3
10008010:	d304      	bcc.n	1000801c <app_entry+0x1c>
            *pDest++ = *pSrc++;
        }
    }

    /* Clear the zero segment */
    for (pDest = &_szero; pDest < &_ezero;) {
10008012:	4b17      	ldr	r3, [pc, #92]	; (10008070 <app_entry+0x70>)
10008014:	4a17      	ldr	r2, [pc, #92]	; (10008074 <app_entry+0x74>)
10008016:	429a      	cmp	r2, r3
10008018:	d310      	bcc.n	1000803c <app_entry+0x3c>
1000801a:	e01e      	b.n	1000805a <app_entry+0x5a>
1000801c:	4b16      	ldr	r3, [pc, #88]	; (10008078 <app_entry+0x78>)
1000801e:	4a13      	ldr	r2, [pc, #76]	; (1000806c <app_entry+0x6c>)
10008020:	3203      	adds	r2, #3
10008022:	1ad2      	subs	r2, r2, r3
10008024:	0892      	lsrs	r2, r2, #2
10008026:	3201      	adds	r2, #1
10008028:	0092      	lsls	r2, r2, #2
    /* Initialize the relocate segment */
    pSrc = &_etext;
    pDest = &_srelocate;

    if (pSrc != pDest) {
        for (; pDest < &_erelocate;) {
1000802a:	2300      	movs	r3, #0
            *pDest++ = *pSrc++;
1000802c:	480d      	ldr	r0, [pc, #52]	; (10008064 <app_entry+0x64>)
1000802e:	490e      	ldr	r1, [pc, #56]	; (10008068 <app_entry+0x68>)
10008030:	58cc      	ldr	r4, [r1, r3]
10008032:	50c4      	str	r4, [r0, r3]
10008034:	3304      	adds	r3, #4
    /* Initialize the relocate segment */
    pSrc = &_etext;
    pDest = &_srelocate;

    if (pSrc != pDest) {
        for (; pDest < &_erelocate;) {
10008036:	4293      	cmp	r3, r2
10008038:	d1fa      	bne.n	10008030 <app_entry+0x30>
1000803a:	e7ea      	b.n	10008012 <app_entry+0x12>
1000803c:	4b0f      	ldr	r3, [pc, #60]	; (1000807c <app_entry+0x7c>)
1000803e:	490c      	ldr	r1, [pc, #48]	; (10008070 <app_entry+0x70>)
10008040:	3103      	adds	r1, #3
10008042:	1ac9      	subs	r1, r1, r3
10008044:	0889      	lsrs	r1, r1, #2
10008046:	3101      	adds	r1, #1
10008048:	0089      	lsls	r1, r1, #2
            *pDest++ = *pSrc++;
        }
    }

    /* Clear the zero segment */
    for (pDest = &_szero; pDest < &_ezero;) {
1000804a:	2300      	movs	r3, #0
        *pDest++ = 0;
1000804c:	4c09      	ldr	r4, [pc, #36]	; (10008074 <app_entry+0x74>)
1000804e:	2000      	movs	r0, #0
10008050:	191a      	adds	r2, r3, r4
10008052:	6010      	str	r0, [r2, #0]
10008054:	3304      	adds	r3, #4
            *pDest++ = *pSrc++;
        }
    }

    /* Clear the zero segment */
    for (pDest = &_szero; pDest < &_ezero;) {
10008056:	428b      	cmp	r3, r1
10008058:	d1fa      	bne.n	10008050 <app_entry+0x50>
        *pDest++ = 0;
    }

    /* Initialize the C library */
    __libc_init_array();
1000805a:	4b09      	ldr	r3, [pc, #36]	; (10008080 <app_entry+0x80>)
1000805c:	4798      	blx	r3

    /* Branch to main function */
    main();
1000805e:	4b09      	ldr	r3, [pc, #36]	; (10008084 <app_entry+0x84>)
10008060:	4798      	blx	r3

    /* return to BLE OS*/
    return;
}
10008062:	bd10      	pop	{r4, pc}
10008064:	100179a8 	.word	0x100179a8
10008068:	100179a8 	.word	0x100179a8
1000806c:	10017a54 	.word	0x10017a54
10008070:	1001a948 	.word	0x1001a948
10008074:	10017a54 	.word	0x10017a54
10008078:	100179ac 	.word	0x100179ac
1000807c:	10017a58 	.word	0x10017a58
10008080:	10015195 	.word	0x10015195
10008084:	1000f995 	.word	0x1000f995

10008088 <__do_global_dtors_aux>:
10008088:	b510      	push	{r4, lr}
1000808a:	4c06      	ldr	r4, [pc, #24]	; (100080a4 <__do_global_dtors_aux+0x1c>)
1000808c:	7823      	ldrb	r3, [r4, #0]
1000808e:	2b00      	cmp	r3, #0
10008090:	d107      	bne.n	100080a2 <__do_global_dtors_aux+0x1a>
10008092:	4b05      	ldr	r3, [pc, #20]	; (100080a8 <__do_global_dtors_aux+0x20>)
10008094:	2b00      	cmp	r3, #0
10008096:	d002      	beq.n	1000809e <__do_global_dtors_aux+0x16>
10008098:	4804      	ldr	r0, [pc, #16]	; (100080ac <__do_global_dtors_aux+0x24>)
1000809a:	e000      	b.n	1000809e <__do_global_dtors_aux+0x16>
1000809c:	bf00      	nop
1000809e:	2301      	movs	r3, #1
100080a0:	7023      	strb	r3, [r4, #0]
100080a2:	bd10      	pop	{r4, pc}
100080a4:	10017a54 	.word	0x10017a54
100080a8:	00000000 	.word	0x00000000
100080ac:	100179a8 	.word	0x100179a8

100080b0 <frame_dummy>:
100080b0:	4b08      	ldr	r3, [pc, #32]	; (100080d4 <frame_dummy+0x24>)
100080b2:	b510      	push	{r4, lr}
100080b4:	2b00      	cmp	r3, #0
100080b6:	d003      	beq.n	100080c0 <frame_dummy+0x10>
100080b8:	4907      	ldr	r1, [pc, #28]	; (100080d8 <frame_dummy+0x28>)
100080ba:	4808      	ldr	r0, [pc, #32]	; (100080dc <frame_dummy+0x2c>)
100080bc:	e000      	b.n	100080c0 <frame_dummy+0x10>
100080be:	bf00      	nop
100080c0:	4807      	ldr	r0, [pc, #28]	; (100080e0 <frame_dummy+0x30>)
100080c2:	6803      	ldr	r3, [r0, #0]
100080c4:	2b00      	cmp	r3, #0
100080c6:	d100      	bne.n	100080ca <frame_dummy+0x1a>
100080c8:	bd10      	pop	{r4, pc}
100080ca:	4b06      	ldr	r3, [pc, #24]	; (100080e4 <frame_dummy+0x34>)
100080cc:	2b00      	cmp	r3, #0
100080ce:	d0fb      	beq.n	100080c8 <frame_dummy+0x18>
100080d0:	4798      	blx	r3
100080d2:	e7f9      	b.n	100080c8 <frame_dummy+0x18>
100080d4:	00000000 	.word	0x00000000
100080d8:	10017a58 	.word	0x10017a58
100080dc:	100179a8 	.word	0x100179a8
100080e0:	100179a8 	.word	0x100179a8
100080e4:	00000000 	.word	0x00000000

100080e8 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
100080e8:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_clock_get_value();
100080ea:	4b09      	ldr	r3, [pc, #36]	; (10008110 <delay_init+0x28>)
100080ec:	4798      	blx	r3
100080ee:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
100080f0:	4c08      	ldr	r4, [pc, #32]	; (10008114 <delay_init+0x2c>)
100080f2:	21fa      	movs	r1, #250	; 0xfa
100080f4:	0089      	lsls	r1, r1, #2
100080f6:	47a0      	blx	r4
100080f8:	4b07      	ldr	r3, [pc, #28]	; (10008118 <delay_init+0x30>)
100080fa:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
100080fc:	4907      	ldr	r1, [pc, #28]	; (1000811c <delay_init+0x34>)
100080fe:	0028      	movs	r0, r5
10008100:	47a0      	blx	r4
10008102:	4b07      	ldr	r3, [pc, #28]	; (10008120 <delay_init+0x38>)
10008104:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
10008106:	2205      	movs	r2, #5
10008108:	4b06      	ldr	r3, [pc, #24]	; (10008124 <delay_init+0x3c>)
1000810a:	601a      	str	r2, [r3, #0]
}
1000810c:	bd70      	pop	{r4, r5, r6, pc}
1000810e:	46c0      	nop			; (mov r8, r8)
10008110:	1000cbd9 	.word	0x1000cbd9
10008114:	10013121 	.word	0x10013121
10008118:	100179ac 	.word	0x100179ac
1000811c:	000f4240 	.word	0x000f4240
10008120:	100179a8 	.word	0x100179a8
10008124:	e000e010 	.word	0xe000e010

10008128 <delay_cycles_ms>:
 * \brief Delay loop to delay at least n number of milliseconds
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(uint32_t n)
{
10008128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000812a:	0005      	movs	r5, r0
	while (n--) {
		printf(".");
1000812c:	4f0b      	ldr	r7, [pc, #44]	; (1000815c <delay_cycles_ms+0x34>)
		/* Divide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
1000812e:	4e0c      	ldr	r6, [pc, #48]	; (10008160 <delay_cycles_ms+0x38>)
 * \param n Number of cycles
 */
static inline void delay_cycles(const uint32_t n)
{
    if(n > 0) {
        SysTick->LOAD = n;
10008130:	4c0c      	ldr	r4, [pc, #48]	; (10008164 <delay_cycles_ms+0x3c>)
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(uint32_t n)
{
	while (n--) {
10008132:	e00d      	b.n	10008150 <delay_cycles_ms+0x28>
		printf(".");
10008134:	202e      	movs	r0, #46	; 0x2e
10008136:	47b8      	blx	r7
		/* Divide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
10008138:	6833      	ldr	r3, [r6, #0]
 *
 * \param n Number of cycles
 */
static inline void delay_cycles(const uint32_t n)
{
    if(n > 0) {
1000813a:	2b00      	cmp	r3, #0
1000813c:	d007      	beq.n	1000814e <delay_cycles_ms+0x26>
        SysTick->LOAD = n;
1000813e:	6063      	str	r3, [r4, #4]
        SysTick->VAL = 0;
10008140:	2300      	movs	r3, #0
10008142:	60a3      	str	r3, [r4, #8]
        while(!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
10008144:	2280      	movs	r2, #128	; 0x80
10008146:	0252      	lsls	r2, r2, #9
10008148:	6823      	ldr	r3, [r4, #0]
1000814a:	4213      	tst	r3, r2
1000814c:	d0fc      	beq.n	10008148 <delay_cycles_ms+0x20>
1000814e:	3d01      	subs	r5, #1
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(uint32_t n)
{
	while (n--) {
10008150:	2d00      	cmp	r5, #0
10008152:	d1ef      	bne.n	10008134 <delay_cycles_ms+0xc>
		printf(".");
		/* Divide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
	printf("\n\r");
10008154:	4804      	ldr	r0, [pc, #16]	; (10008168 <delay_cycles_ms+0x40>)
10008156:	4b05      	ldr	r3, [pc, #20]	; (1000816c <delay_cycles_ms+0x44>)
10008158:	4798      	blx	r3
}
1000815a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000815c:	100153a1 	.word	0x100153a1
10008160:	100179ac 	.word	0x100179ac
10008164:	e000e010 	.word	0xe000e010
10008168:	100163cc 	.word	0x100163cc
1000816c:	1001536d 	.word	0x1001536d

10008170 <aon_sleep_timer_get_config_defaults>:
 * \param[out]  config  Pointer to a AON Sleep Timer module configuration structure to set
 */
void aon_sleep_timer_get_config_defaults(struct aon_sleep_timer_config *config)
{
	/* Default configuration values */
	config->wakeup = AON_SLEEP_TIMER_WAKEUP_ARM;
10008170:	2301      	movs	r3, #1
10008172:	7003      	strb	r3, [r0, #0]
	config->mode = AON_SLEEP_TIMER_SINGLE_MODE;
10008174:	7043      	strb	r3, [r0, #1]
	config->counter = 32000;
10008176:	23fa      	movs	r3, #250	; 0xfa
10008178:	01db      	lsls	r3, r3, #7
1000817a:	6043      	str	r3, [r0, #4]
}
1000817c:	4770      	bx	lr
1000817e:	46c0      	nop			; (mov r8, r8)

10008180 <aon_sleep_timer_disable>:
 */
void aon_sleep_timer_disable(void)
{
	uint32_t regval;

	AON_SLEEP_TIMER0->SINGLE_COUNT_DURATION.reg = 0;
10008180:	4b06      	ldr	r3, [pc, #24]	; (1000819c <aon_sleep_timer_disable+0x1c>)
10008182:	2200      	movs	r2, #0
10008184:	605a      	str	r2, [r3, #4]
	regval = AON_SLEEP_TIMER0->CONTROL.reg;
10008186:	681a      	ldr	r2, [r3, #0]
	regval &= ~AON_SLEEP_TIMER_CONTROL_RELOAD_ENABLE;
	regval &= ~AON_SLEEP_TIMER_CONTROL_SINGLE_COUNT_ENABLE;
10008188:	2103      	movs	r1, #3
1000818a:	438a      	bics	r2, r1
	AON_SLEEP_TIMER0->CONTROL.reg = regval;
1000818c:	601a      	str	r2, [r3, #0]

	while (AON_SLEEP_TIMER0->CONTROL.reg & (1 << 14)) {
1000818e:	0019      	movs	r1, r3
10008190:	2280      	movs	r2, #128	; 0x80
10008192:	01d2      	lsls	r2, r2, #7
10008194:	680b      	ldr	r3, [r1, #0]
10008196:	4213      	tst	r3, r2
10008198:	d1fc      	bne.n	10008194 <aon_sleep_timer_disable+0x14>
	}
}
1000819a:	4770      	bx	lr
1000819c:	4000d000 	.word	0x4000d000

100081a0 <aon_sleep_timer_clear_interrup>:
 * This flag will be cleared automatically once the IRQ
 * has been seen on the sleep clock.
 */
void aon_sleep_timer_clear_interrup(void)
{
	AON_SLEEP_TIMER0->CONTROL.reg |= AON_SLEEP_TIMER_CONTROL_IRQ_CLEAR;
100081a0:	4a02      	ldr	r2, [pc, #8]	; (100081ac <aon_sleep_timer_clear_interrup+0xc>)
100081a2:	6811      	ldr	r1, [r2, #0]
100081a4:	2310      	movs	r3, #16
100081a6:	430b      	orrs	r3, r1
100081a8:	6013      	str	r3, [r2, #0]
}
100081aa:	4770      	bx	lr
100081ac:	4000d000 	.word	0x4000d000

100081b0 <aon_sleep_timer_isr_handler>:
 *
 * Timer ISR handler.
 *
 */
static void aon_sleep_timer_isr_handler(void)
{
100081b0:	b510      	push	{r4, lr}
	aon_sleep_timer_clear_interrup();
100081b2:	4b04      	ldr	r3, [pc, #16]	; (100081c4 <aon_sleep_timer_isr_handler+0x14>)
100081b4:	4798      	blx	r3

	if (aon_sleep_timer_callback) {
100081b6:	4b04      	ldr	r3, [pc, #16]	; (100081c8 <aon_sleep_timer_isr_handler+0x18>)
100081b8:	681b      	ldr	r3, [r3, #0]
100081ba:	2b00      	cmp	r3, #0
100081bc:	d000      	beq.n	100081c0 <aon_sleep_timer_isr_handler+0x10>
		aon_sleep_timer_callback();
100081be:	4798      	blx	r3
	}
}
100081c0:	bd10      	pop	{r4, pc}
100081c2:	46c0      	nop			; (mov r8, r8)
100081c4:	100081a1 	.word	0x100081a1
100081c8:	10017a70 	.word	0x10017a70

100081cc <aon_sleep_timer_register_callback>:
 *
 * \param[in]     callback_func Pointer to callback function
 */
void aon_sleep_timer_register_callback(aon_sleep_timer_callback_t fun)
{
	aon_sleep_timer_callback = fun;
100081cc:	4b01      	ldr	r3, [pc, #4]	; (100081d4 <aon_sleep_timer_register_callback+0x8>)
100081ce:	6018      	str	r0, [r3, #0]
}
100081d0:	4770      	bx	lr
100081d2:	46c0      	nop			; (mov r8, r8)
100081d4:	10017a70 	.word	0x10017a70

100081d8 <aon_sleep_timer_unregister_callback>:
 * Unregisters and disable a callback function implemented by the user.
 *
 */
void aon_sleep_timer_unregister_callback(void)
{
	aon_sleep_timer_callback = NULL;
100081d8:	2200      	movs	r2, #0
100081da:	4b01      	ldr	r3, [pc, #4]	; (100081e0 <aon_sleep_timer_unregister_callback+0x8>)
100081dc:	601a      	str	r2, [r3, #0]
}
100081de:	4770      	bx	lr
100081e0:	10017a70 	.word	0x10017a70

100081e4 <aon_sleep_timer_init>:
 *
 * \param[in]     config       Pointer to the AON Sleep Timer configuration options struct
 *
 */
void aon_sleep_timer_init(const struct aon_sleep_timer_config *config)
{
100081e4:	b5f0      	push	{r4, r5, r6, r7, lr}
100081e6:	b083      	sub	sp, #12
	uint32_t aon_st_ctrl = 0;

	AON_PWR_SEQ0->AON_ST_WAKEUP_CTRL.reg = AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_RESETVALUE;
100081e8:	2200      	movs	r2, #0
100081ea:	4b29      	ldr	r3, [pc, #164]	; (10008290 <aon_sleep_timer_init+0xac>)
100081ec:	731a      	strb	r2, [r3, #12]
	if (config->wakeup == AON_SLEEP_TIMER_WAKEUP_ARM_BLE) {
100081ee:	7803      	ldrb	r3, [r0, #0]
100081f0:	2b02      	cmp	r3, #2
100081f2:	d105      	bne.n	10008200 <aon_sleep_timer_init+0x1c>
		AON_PWR_SEQ0->AON_ST_WAKEUP_CTRL.reg |=
100081f4:	4a26      	ldr	r2, [pc, #152]	; (10008290 <aon_sleep_timer_init+0xac>)
100081f6:	7b11      	ldrb	r1, [r2, #12]
100081f8:	3301      	adds	r3, #1
100081fa:	430b      	orrs	r3, r1
100081fc:	7313      	strb	r3, [r2, #12]
100081fe:	e005      	b.n	1000820c <aon_sleep_timer_init+0x28>
				AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_ARM_ENABLE |
				AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_BLE_ENABLE;
	} else if (config->wakeup == AON_SLEEP_TIMER_WAKEUP_ARM) {
10008200:	2b01      	cmp	r3, #1
10008202:	d103      	bne.n	1000820c <aon_sleep_timer_init+0x28>
		AON_PWR_SEQ0->AON_ST_WAKEUP_CTRL.reg |=
10008204:	4a22      	ldr	r2, [pc, #136]	; (10008290 <aon_sleep_timer_init+0xac>)
10008206:	7b11      	ldrb	r1, [r2, #12]
10008208:	430b      	orrs	r3, r1
1000820a:	7313      	strb	r3, [r2, #12]
				AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_ARM_ENABLE;
	}

	aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
1000820c:	4b21      	ldr	r3, [pc, #132]	; (10008294 <aon_sleep_timer_init+0xb0>)
1000820e:	681a      	ldr	r2, [r3, #0]
	while (aon_st_ctrl & ((1UL << 31) - 1)) {
10008210:	0053      	lsls	r3, r2, #1
10008212:	d01f      	beq.n	10008254 <aon_sleep_timer_init+0x70>
		AON_SLEEP_TIMER0->CONTROL.reg = 0;
10008214:	4d1f      	ldr	r5, [pc, #124]	; (10008294 <aon_sleep_timer_init+0xb0>)
10008216:	2700      	movs	r7, #0

static void delay_cycle(uint32_t cycles)
{
	volatile uint32_t i = 0;

	for (i = 0; i < cycles*100; i++) {
10008218:	262c      	movs	r6, #44	; 0x2c
1000821a:	36ff      	adds	r6, #255	; 0xff
1000821c:	2180      	movs	r1, #128	; 0x80
1000821e:	01c9      	lsls	r1, r1, #7
				AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_ARM_ENABLE;
	}

	aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
	while (aon_st_ctrl & ((1UL << 31) - 1)) {
		AON_SLEEP_TIMER0->CONTROL.reg = 0;
10008220:	602f      	str	r7, [r5, #0]

static aon_sleep_timer_callback_t aon_sleep_timer_callback = NULL;

static void delay_cycle(uint32_t cycles)
{
	volatile uint32_t i = 0;
10008222:	9701      	str	r7, [sp, #4]

	for (i = 0; i < cycles*100; i++) {
10008224:	9701      	str	r7, [sp, #4]
10008226:	9b01      	ldr	r3, [sp, #4]
10008228:	42b3      	cmp	r3, r6
1000822a:	d806      	bhi.n	1000823a <aon_sleep_timer_init+0x56>
		asm volatile ("nop");
1000822c:	46c0      	nop			; (mov r8, r8)

static void delay_cycle(uint32_t cycles)
{
	volatile uint32_t i = 0;

	for (i = 0; i < cycles*100; i++) {
1000822e:	9b01      	ldr	r3, [sp, #4]
10008230:	3301      	adds	r3, #1
10008232:	9301      	str	r3, [sp, #4]
10008234:	9b01      	ldr	r3, [sp, #4]
10008236:	42b3      	cmp	r3, r6
10008238:	d9f8      	bls.n	1000822c <aon_sleep_timer_init+0x48>
1000823a:	7844      	ldrb	r4, [r0, #1]
1000823c:	000b      	movs	r3, r1
1000823e:	2c00      	cmp	r4, #0
10008240:	d103      	bne.n	1000824a <aon_sleep_timer_init+0x66>
10008242:	2380      	movs	r3, #128	; 0x80
10008244:	009b      	lsls	r3, r3, #2
10008246:	e000      	b.n	1000824a <aon_sleep_timer_init+0x66>
	while (aon_st_ctrl & ((1UL << 31) - 1)) {
		AON_SLEEP_TIMER0->CONTROL.reg = 0;
		delay_cycle(3);
		while (aon_st_ctrl & ((config->mode == AON_SLEEP_TIMER_RELOAD_MODE) ?
				(1 << 9) : (1 << 14))) {
			aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
10008248:	682a      	ldr	r2, [r5, #0]

	aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
	while (aon_st_ctrl & ((1UL << 31) - 1)) {
		AON_SLEEP_TIMER0->CONTROL.reg = 0;
		delay_cycle(3);
		while (aon_st_ctrl & ((config->mode == AON_SLEEP_TIMER_RELOAD_MODE) ?
1000824a:	4213      	tst	r3, r2
1000824c:	d1fc      	bne.n	10008248 <aon_sleep_timer_init+0x64>
				(1 << 9) : (1 << 14))) {
			aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
		}
		aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
1000824e:	682a      	ldr	r2, [r5, #0]
		AON_PWR_SEQ0->AON_ST_WAKEUP_CTRL.reg |=
				AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_ARM_ENABLE;
	}

	aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
	while (aon_st_ctrl & ((1UL << 31) - 1)) {
10008250:	0053      	lsls	r3, r2, #1
10008252:	d1e5      	bne.n	10008220 <aon_sleep_timer_init+0x3c>
			aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
		}
		aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
	}

	if (config->mode == AON_SLEEP_TIMER_RELOAD_MODE) {
10008254:	7843      	ldrb	r3, [r0, #1]
10008256:	2b00      	cmp	r3, #0
10008258:	d105      	bne.n	10008266 <aon_sleep_timer_init+0x82>
		/* Reload counter will start here */
		AON_SLEEP_TIMER0->SINGLE_COUNT_DURATION.reg = config->counter;
1000825a:	4b0e      	ldr	r3, [pc, #56]	; (10008294 <aon_sleep_timer_init+0xb0>)
1000825c:	6842      	ldr	r2, [r0, #4]
1000825e:	605a      	str	r2, [r3, #4]
		AON_SLEEP_TIMER0->CONTROL.reg = AON_SLEEP_TIMER_CONTROL_RELOAD_ENABLE;
10008260:	2201      	movs	r2, #1
10008262:	601a      	str	r2, [r3, #0]
10008264:	e004      	b.n	10008270 <aon_sleep_timer_init+0x8c>
	} else {
		/* Single counter will start here */
		AON_SLEEP_TIMER0->SINGLE_COUNT_DURATION.reg = config->counter;
10008266:	4b0b      	ldr	r3, [pc, #44]	; (10008294 <aon_sleep_timer_init+0xb0>)
10008268:	6842      	ldr	r2, [r0, #4]
1000826a:	605a      	str	r2, [r3, #4]
		AON_SLEEP_TIMER0->CONTROL.reg = AON_SLEEP_TIMER_CONTROL_SINGLE_COUNT_ENABLE;
1000826c:	2202      	movs	r2, #2
1000826e:	601a      	str	r2, [r3, #0]
	}

	if (config->mode == AON_SLEEP_TIMER_SINGLE_MODE) {
10008270:	7843      	ldrb	r3, [r0, #1]
10008272:	2b01      	cmp	r3, #1
10008274:	d106      	bne.n	10008284 <aon_sleep_timer_init+0xa0>
		while ((AON_SLEEP_TIMER0->CONTROL.reg &
10008276:	4907      	ldr	r1, [pc, #28]	; (10008294 <aon_sleep_timer_init+0xb0>)
10008278:	22e0      	movs	r2, #224	; 0xe0
1000827a:	01d2      	lsls	r2, r2, #7
1000827c:	680b      	ldr	r3, [r1, #0]
1000827e:	4013      	ands	r3, r2
10008280:	4293      	cmp	r3, r2
10008282:	d1fb      	bne.n	1000827c <aon_sleep_timer_init+0x98>
				AON_SLEEP_TIMER_CONTROL_SLP_TIMER_SINGLE_COUNT_ENABLE_DLY_Msk)
				!= AON_SLEEP_TIMER_CONTROL_SLP_TIMER_SINGLE_COUNT_ENABLE_DLY_Msk) {
		}
	}

	system_register_isr(RAM_ISR_TABLE_AON_SLEEP_TIMER_INDEX, (uint32_t)aon_sleep_timer_isr_handler);
10008284:	4904      	ldr	r1, [pc, #16]	; (10008298 <aon_sleep_timer_init+0xb4>)
10008286:	202b      	movs	r0, #43	; 0x2b
10008288:	4b04      	ldr	r3, [pc, #16]	; (1000829c <aon_sleep_timer_init+0xb8>)
1000828a:	4798      	blx	r3
}
1000828c:	b003      	add	sp, #12
1000828e:	bdf0      	pop	{r4, r5, r6, r7, pc}
10008290:	4000e000 	.word	0x4000e000
10008294:	4000d000 	.word	0x4000d000
10008298:	100081b1 	.word	0x100081b1
1000829c:	1000d715 	.word	0x1000d715

100082a0 <_i2c_master_read_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
100082a0:	b5f0      	push	{r4, r5, r6, r7, lr}
100082a2:	4657      	mov	r7, sl
100082a4:	464e      	mov	r6, r9
100082a6:	4645      	mov	r5, r8
100082a8:	b4e0      	push	{r5, r6, r7}
100082aa:	b082      	sub	sp, #8
	Assert(config);
	
	uint16_t counter = 0;
	uint32_t status  = 0;
	I2c *const i2c_module    = (module->hw);
	uint16_t length = packet->data_length;
100082ac:	884d      	ldrh	r5, [r1, #2]

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
100082ae:	2317      	movs	r3, #23
	uint16_t counter = 0;
	uint32_t status  = 0;
	I2c *const i2c_module    = (module->hw);
	uint16_t length = packet->data_length;

	if (length == 0) {
100082b0:	2d00      	cmp	r5, #0
100082b2:	d033      	beq.n	1000831c <_i2c_master_read_packet+0x7c>
	Assert(module->hw);
	Assert(config);
	
	uint16_t counter = 0;
	uint32_t status  = 0;
	I2c *const i2c_module    = (module->hw);
100082b4:	6803      	ldr	r3, [r0, #0]
 *
 * \param[in]  i2c_module  Pointer to software module structure
 */
static inline void i2c_wait_for_idle(I2c *const i2c_module)
{
	while (i2c_module->I2C_STATUS.bit.I2C_ACTIVE) {
100082b6:	2428      	movs	r4, #40	; 0x28
100082b8:	5d1a      	ldrb	r2, [r3, r4]
100082ba:	07d2      	lsls	r2, r2, #31
100082bc:	d4fc      	bmi.n	100082b8 <_i2c_master_read_packet+0x18>
	}

	i2c_wait_for_idle(i2c_module);

	/* Flush the FIFO */
	i2c_module->I2C_FLUSH.reg = 1;
100082be:	2201      	movs	r2, #1
100082c0:	2434      	movs	r4, #52	; 0x34
100082c2:	551a      	strb	r2, [r3, r4]

	/* Enable I2C on bus (start condition). */
	i2c_module->I2C_ONBUS.reg = I2C_ONBUS_ONBUS_ENABLE_1;
100082c4:	3c14      	subs	r4, #20
100082c6:	551a      	strb	r2, [r3, r4]
	/* Address I2C slave in case of Master mode enabled. */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 |
100082c8:	880a      	ldrh	r2, [r1, #0]
100082ca:	0052      	lsls	r2, r2, #1
100082cc:	2402      	movs	r4, #2
100082ce:	34ff      	adds	r4, #255	; 0xff
100082d0:	4322      	orrs	r2, r4
100082d2:	b292      	uxth	r2, r2
100082d4:	801a      	strh	r2, [r3, #0]
			(packet->address << 1) | I2C_TRANSFER_READ;

	/* Now check whether the core has sent the data out and free the bus. */
	while (!(status & I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY)) {
100082d6:	3cf1      	subs	r4, #241	; 0xf1
		status = i2c_module->TRANSMIT_STATUS.reg;
100082d8:	7a1a      	ldrb	r2, [r3, #8]
	/* Address I2C slave in case of Master mode enabled. */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 |
			(packet->address << 1) | I2C_TRANSFER_READ;

	/* Now check whether the core has sent the data out and free the bus. */
	while (!(status & I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY)) {
100082da:	4222      	tst	r2, r4
100082dc:	d0fc      	beq.n	100082d8 <_i2c_master_read_packet+0x38>
100082de:	2200      	movs	r2, #0
		status = i2c_module->TRANSMIT_STATUS.reg;
	}

	do {
		/* Send stop condition. */
		if ((!module->no_stop) && (counter == (length - 1))) {
100082e0:	1e6c      	subs	r4, r5, #1
100082e2:	46a4      	mov	ip, r4
			i2c_module->I2C_ONBUS.reg = I2C_ONBUS_ONBUS_ENABLE_0;
100082e4:	2420      	movs	r4, #32
100082e6:	46a1      	mov	r9, r4
100082e8:	2400      	movs	r4, #0
100082ea:	46a0      	mov	r8, r4
		}

		status = i2c_module->RECEIVE_STATUS.reg;
		if (status & I2C_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY)
100082ec:	2601      	movs	r6, #1
		status = i2c_module->TRANSMIT_STATUS.reg;
	}

	do {
		/* Send stop condition. */
		if ((!module->no_stop) && (counter == (length - 1))) {
100082ee:	7944      	ldrb	r4, [r0, #5]
100082f0:	2c00      	cmp	r4, #0
100082f2:	d104      	bne.n	100082fe <_i2c_master_read_packet+0x5e>
100082f4:	4562      	cmp	r2, ip
100082f6:	d102      	bne.n	100082fe <_i2c_master_read_packet+0x5e>
			i2c_module->I2C_ONBUS.reg = I2C_ONBUS_ONBUS_ENABLE_0;
100082f8:	464c      	mov	r4, r9
100082fa:	4647      	mov	r7, r8
100082fc:	551f      	strb	r7, [r3, r4]
		}

		status = i2c_module->RECEIVE_STATUS.reg;
100082fe:	7b1c      	ldrb	r4, [r3, #12]
		if (status & I2C_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY)
10008300:	4234      	tst	r4, r6
10008302:	d008      	beq.n	10008316 <_i2c_master_read_packet+0x76>
			packet->data[counter++] = i2c_module->RECEIVE_DATA.reg;
10008304:	1c54      	adds	r4, r2, #1
10008306:	46a2      	mov	sl, r4
10008308:	791f      	ldrb	r7, [r3, #4]
1000830a:	684c      	ldr	r4, [r1, #4]
1000830c:	54a7      	strb	r7, [r4, r2]
1000830e:	4652      	mov	r2, sl
10008310:	466c      	mov	r4, sp
10008312:	80e2      	strh	r2, [r4, #6]
10008314:	88e2      	ldrh	r2, [r4, #6]
	} while (counter < length);
10008316:	42aa      	cmp	r2, r5
10008318:	d3e9      	bcc.n	100082ee <_i2c_master_read_packet+0x4e>

	return STATUS_OK;
1000831a:	2300      	movs	r3, #0
}
1000831c:	0018      	movs	r0, r3
1000831e:	b002      	add	sp, #8
10008320:	bc1c      	pop	{r2, r3, r4}
10008322:	4690      	mov	r8, r2
10008324:	4699      	mov	r9, r3
10008326:	46a2      	mov	sl, r4
10008328:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000832a:	46c0      	nop			; (mov r8, r8)

1000832c <_i2c_master_write_packet>:
 * \retval STATUS_OK                    The packet was write successfully
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
1000832c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000832e:	4684      	mov	ip, r0
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(packet);
	
	I2c *const i2c_module = (module->hw);
10008330:	6802      	ldr	r2, [r0, #0]
	uint16_t counter = 0;
	uint32_t status  = 0;

	uint16_t length = packet->data_length;
10008332:	884e      	ldrh	r6, [r1, #2]
10008334:	2428      	movs	r4, #40	; 0x28
10008336:	5d13      	ldrb	r3, [r2, r4]
10008338:	07db      	lsls	r3, r3, #31
1000833a:	d4fc      	bmi.n	10008336 <_i2c_master_write_packet+0xa>

	i2c_wait_for_idle(i2c_module);

	/* Flush the FIFO */
	i2c_module->I2C_FLUSH.reg = 1;
1000833c:	2301      	movs	r3, #1
1000833e:	2434      	movs	r4, #52	; 0x34
10008340:	5513      	strb	r3, [r2, r4]

	/* Enable I2C on bus (start condition) */
	i2c_module->I2C_ONBUS.reg = I2C_ONBUS_ONBUS_ENABLE_1;
10008342:	3c14      	subs	r4, #20
10008344:	5513      	strb	r3, [r2, r4]

	/* Address I2C slave in case of Master mode enabled */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 | 
10008346:	880b      	ldrh	r3, [r1, #0]
10008348:	005b      	lsls	r3, r3, #1
1000834a:	34e0      	adds	r4, #224	; 0xe0
1000834c:	4323      	orrs	r3, r4
1000834e:	b29b      	uxth	r3, r3
10008350:	8013      	strh	r3, [r2, #0]
	Assert(module);
	Assert(module->hw);
	Assert(packet);
	
	I2c *const i2c_module = (module->hw);
	uint16_t counter = 0;
10008352:	2400      	movs	r4, #0
	/* Address I2C slave in case of Master mode enabled */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 | 
			((packet->address) << 1) | I2C_TRANSFER_WRITE;
	do {
		status = i2c_module->TRANSMIT_STATUS.reg;
		if (status & I2C_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_Msk) {
10008354:	2501      	movs	r5, #1

	/* Address I2C slave in case of Master mode enabled */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 | 
			((packet->address) << 1) | I2C_TRANSFER_WRITE;
	do {
		status = i2c_module->TRANSMIT_STATUS.reg;
10008356:	7a13      	ldrb	r3, [r2, #8]
10008358:	b2db      	uxtb	r3, r3
		if (status & I2C_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_Msk) {
1000835a:	421d      	tst	r5, r3
1000835c:	d004      	beq.n	10008368 <_i2c_master_write_packet+0x3c>
			i2c_module->TRANSMIT_DATA.reg = packet->data[counter++];
1000835e:	1c67      	adds	r7, r4, #1
10008360:	6848      	ldr	r0, [r1, #4]
10008362:	5d04      	ldrb	r4, [r0, r4]
10008364:	8014      	strh	r4, [r2, #0]
10008366:	b2bc      	uxth	r4, r7
		}
	} while (counter < length); 
10008368:	42b4      	cmp	r4, r6
1000836a:	d3f4      	bcc.n	10008356 <_i2c_master_write_packet+0x2a>

	/* Now check whether the core has sent the data out and free the bus */
	while (!(status & I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY)) {
1000836c:	06db      	lsls	r3, r3, #27
1000836e:	d403      	bmi.n	10008378 <_i2c_master_write_packet+0x4c>
10008370:	2110      	movs	r1, #16
			status = i2c_module->TRANSMIT_STATUS.reg;
10008372:	7a13      	ldrb	r3, [r2, #8]
			i2c_module->TRANSMIT_DATA.reg = packet->data[counter++];
		}
	} while (counter < length); 

	/* Now check whether the core has sent the data out and free the bus */
	while (!(status & I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY)) {
10008374:	420b      	tst	r3, r1
10008376:	d0fc      	beq.n	10008372 <_i2c_master_write_packet+0x46>
			status = i2c_module->TRANSMIT_STATUS.reg;
	}

	/* Send stop condition */
	if (!module->no_stop) {
10008378:	4663      	mov	r3, ip
1000837a:	795b      	ldrb	r3, [r3, #5]
1000837c:	2b00      	cmp	r3, #0
1000837e:	d102      	bne.n	10008386 <_i2c_master_write_packet+0x5a>
		i2c_module->I2C_ONBUS.reg = I2C_ONBUS_ONBUS_ENABLE_0;
10008380:	2100      	movs	r1, #0
10008382:	3320      	adds	r3, #32
10008384:	54d1      	strb	r1, [r2, r3]
	}

	return STATUS_OK;
}
10008386:	2000      	movs	r0, #0
10008388:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000838a:	46c0      	nop			; (mov r8, r8)

1000838c <i2c_master_get_config_defaults>:
		struct i2c_master_config *const config)
{
	/* Sanity check */
	Assert(config);
	
	config->clock_source    = I2C_CLK_INPUT_3;
1000838c:	2303      	movs	r3, #3
1000838e:	7003      	strb	r3, [r0, #0]
	config->clock_divider   = 0x10;
10008390:	330d      	adds	r3, #13
10008392:	8043      	strh	r3, [r0, #2]
	config->pin_number_pad0 = PIN_LP_GPIO_8;
10008394:	3b08      	subs	r3, #8
10008396:	6043      	str	r3, [r0, #4]
	config->pin_number_pad1 = PIN_LP_GPIO_9;
10008398:	3301      	adds	r3, #1
1000839a:	60c3      	str	r3, [r0, #12]
	config->pinmux_sel_pad0 = MUX_LP_GPIO_8_I2C0_SDA;
1000839c:	3b07      	subs	r3, #7
1000839e:	6083      	str	r3, [r0, #8]
	config->pinmux_sel_pad1 = MUX_LP_GPIO_9_I2C0_SCL;
100083a0:	6103      	str	r3, [r0, #16]
}
100083a2:	4770      	bx	lr

100083a4 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		I2c *const hw,
		const struct i2c_master_config *const config)
{
100083a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100083a6:	0004      	movs	r4, r0
100083a8:	0015      	movs	r5, r2
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(config);
	
	module->hw = hw;
100083aa:	6001      	str	r1, [r0, #0]

	/* Sanity check arguments. */
	if ((module == NULL) || (config == NULL))
100083ac:	2800      	cmp	r0, #0
100083ae:	d056      	beq.n	1000845e <i2c_master_init+0xba>
100083b0:	2a00      	cmp	r2, #0
100083b2:	d056      	beq.n	10008462 <i2c_master_init+0xbe>
100083b4:	2228      	movs	r2, #40	; 0x28
100083b6:	5c8b      	ldrb	r3, [r1, r2]
100083b8:	07db      	lsls	r3, r3, #31
100083ba:	d4fc      	bmi.n	100083b6 <i2c_master_init+0x12>
 *
 */
static inline void i2c_disable(I2c *const i2c_module)
{
	i2c_wait_for_idle(i2c_module);
	i2c_module->I2C_MODULE_ENABLE.reg = 0;
100083bc:	2300      	movs	r3, #0
100083be:	750b      	strb	r3, [r1, #20]
		return STATUS_ERR_INVALID_ARG;

	i2c_disable(module->hw);
	if (module->hw == I2C0) {
100083c0:	6823      	ldr	r3, [r4, #0]
100083c2:	4a29      	ldr	r2, [pc, #164]	; (10008468 <i2c_master_init+0xc4>)
100083c4:	4293      	cmp	r3, r2
100083c6:	d103      	bne.n	100083d0 <i2c_master_init+0x2c>
		system_peripheral_reset(PERIPHERAL_I2C0_CORE);
100083c8:	2003      	movs	r0, #3
100083ca:	4b28      	ldr	r3, [pc, #160]	; (1000846c <i2c_master_init+0xc8>)
100083cc:	4798      	blx	r3
100083ce:	e006      	b.n	100083de <i2c_master_init+0x3a>
	} else if (module->hw == I2C1) {
		system_peripheral_reset(PERIPHERAL_I2C1_CORE);
	} else {
		return STATUS_ERR_INVALID_ARG;
100083d0:	2017      	movs	r0, #23
		return STATUS_ERR_INVALID_ARG;

	i2c_disable(module->hw);
	if (module->hw == I2C0) {
		system_peripheral_reset(PERIPHERAL_I2C0_CORE);
	} else if (module->hw == I2C1) {
100083d2:	4a27      	ldr	r2, [pc, #156]	; (10008470 <i2c_master_init+0xcc>)
100083d4:	4293      	cmp	r3, r2
100083d6:	d145      	bne.n	10008464 <i2c_master_init+0xc0>
		system_peripheral_reset(PERIPHERAL_I2C1_CORE);
100083d8:	3002      	adds	r0, #2
100083da:	4b24      	ldr	r3, [pc, #144]	; (1000846c <i2c_master_init+0xc8>)
100083dc:	4798      	blx	r3
		return STATUS_ERR_INVALID_ARG;
	}

#if I2C_MASTER_CALLBACK_MODE == true
	/* Initialize values in module. */
	module->registered_callback = 0;
100083de:	2300      	movs	r3, #0
100083e0:	7423      	strb	r3, [r4, #16]
	module->enabled_callback    = 0;
100083e2:	7463      	strb	r3, [r4, #17]
	module->buffer_length       = 0;
100083e4:	8263      	strh	r3, [r4, #18]
	module->buffer_remaining    = 0;
100083e6:	82a3      	strh	r3, [r4, #20]
	module->status              = STATUS_OK;
100083e8:	2200      	movs	r2, #0
100083ea:	7762      	strb	r2, [r4, #29]
	module->buffer              = NULL;
100083ec:	61a3      	str	r3, [r4, #24]

	_i2c_instances = (void*)module;
100083ee:	4b21      	ldr	r3, [pc, #132]	; (10008474 <i2c_master_init+0xd0>)
100083f0:	601c      	str	r4, [r3, #0]
	if (module->hw == I2C0) {
100083f2:	6823      	ldr	r3, [r4, #0]
100083f4:	4a1c      	ldr	r2, [pc, #112]	; (10008468 <i2c_master_init+0xc4>)
100083f6:	4293      	cmp	r3, r2
100083f8:	d10f      	bne.n	1000841a <i2c_master_init+0x76>
		system_register_isr(RAM_ISR_TABLE_I2CRX0_INDEX, (uint32_t)_i2c_master_isr_handler);
100083fa:	4f1f      	ldr	r7, [pc, #124]	; (10008478 <i2c_master_init+0xd4>)
100083fc:	0039      	movs	r1, r7
100083fe:	2018      	movs	r0, #24
10008400:	4e1e      	ldr	r6, [pc, #120]	; (1000847c <i2c_master_init+0xd8>)
10008402:	47b0      	blx	r6
		system_register_isr(RAM_ISR_TABLE_I2CTX0_INDEX, (uint32_t)_i2c_master_isr_handler);
10008404:	0039      	movs	r1, r7
10008406:	2019      	movs	r0, #25
10008408:	47b0      	blx	r6

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000840a:	4b1d      	ldr	r3, [pc, #116]	; (10008480 <i2c_master_init+0xdc>)
1000840c:	2280      	movs	r2, #128	; 0x80
1000840e:	0052      	lsls	r2, r2, #1
10008410:	601a      	str	r2, [r3, #0]
10008412:	3201      	adds	r2, #1
10008414:	32ff      	adds	r2, #255	; 0xff
10008416:	601a      	str	r2, [r3, #0]
10008418:	e011      	b.n	1000843e <i2c_master_init+0x9a>
		NVIC_EnableIRQ(I2C0_RX_IRQn);
		NVIC_EnableIRQ(I2C0_TX_IRQn);
	} else if (module->hw == I2C1) {
1000841a:	4a15      	ldr	r2, [pc, #84]	; (10008470 <i2c_master_init+0xcc>)
1000841c:	4293      	cmp	r3, r2
1000841e:	d10e      	bne.n	1000843e <i2c_master_init+0x9a>
		system_register_isr(RAM_ISR_TABLE_I2CRX1_INDEX, (uint32_t)_i2c_master_isr_handler);
10008420:	4f15      	ldr	r7, [pc, #84]	; (10008478 <i2c_master_init+0xd4>)
10008422:	0039      	movs	r1, r7
10008424:	201a      	movs	r0, #26
10008426:	4e15      	ldr	r6, [pc, #84]	; (1000847c <i2c_master_init+0xd8>)
10008428:	47b0      	blx	r6
		system_register_isr(RAM_ISR_TABLE_I2CTX1_INDEX, (uint32_t)_i2c_master_isr_handler);
1000842a:	0039      	movs	r1, r7
1000842c:	201b      	movs	r0, #27
1000842e:	47b0      	blx	r6
10008430:	4b13      	ldr	r3, [pc, #76]	; (10008480 <i2c_master_init+0xdc>)
10008432:	2280      	movs	r2, #128	; 0x80
10008434:	00d2      	lsls	r2, r2, #3
10008436:	601a      	str	r2, [r3, #0]
10008438:	2280      	movs	r2, #128	; 0x80
1000843a:	0112      	lsls	r2, r2, #4
1000843c:	601a      	str	r2, [r3, #0]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(config);

	I2c *const i2c_module = (module->hw);
1000843e:	6824      	ldr	r4, [r4, #0]

	/* Set the pinmux for this i2c module. */
	gpio_pinmux_cofiguration(config->pin_number_pad0, (uint16_t)(config->pinmux_sel_pad0));
10008440:	8929      	ldrh	r1, [r5, #8]
10008442:	7928      	ldrb	r0, [r5, #4]
10008444:	4e0f      	ldr	r6, [pc, #60]	; (10008484 <i2c_master_init+0xe0>)
10008446:	47b0      	blx	r6
	gpio_pinmux_cofiguration(config->pin_number_pad1, (uint16_t)(config->pinmux_sel_pad1));
10008448:	8a29      	ldrh	r1, [r5, #16]
1000844a:	7b28      	ldrb	r0, [r5, #12]
1000844c:	47b0      	blx	r6
	/* Set clock. */
	i2c_module->CLOCK_SOURCE_SELECT.reg = config->clock_source;
1000844e:	782b      	ldrb	r3, [r5, #0]
10008450:	7423      	strb	r3, [r4, #16]
	i2c_module->I2C_CLK_DIVIDER.reg = I2C_CLK_DIVIDER_I2C_DIVIDE_RATIO(config->clock_divider);
10008452:	886b      	ldrh	r3, [r5, #2]
10008454:	8323      	strh	r3, [r4, #24]
	/* Enable master mode. */
	i2c_module->I2C_MASTER_MODE.reg = I2C_MASTER_MODE_MASTER_ENABLE_1;
10008456:	2301      	movs	r3, #1
10008458:	7723      	strb	r3, [r4, #28]
#endif

	/* Set config and return status. */
	_i2c_master_set_config(module, config);

	return STATUS_OK;
1000845a:	2000      	movs	r0, #0
1000845c:	e002      	b.n	10008464 <i2c_master_init+0xc0>
	
	module->hw = hw;

	/* Sanity check arguments. */
	if ((module == NULL) || (config == NULL))
		return STATUS_ERR_INVALID_ARG;
1000845e:	2017      	movs	r0, #23
10008460:	e000      	b.n	10008464 <i2c_master_init+0xc0>
10008462:	2017      	movs	r0, #23

	/* Set config and return status. */
	_i2c_master_set_config(module, config);

	return STATUS_OK;
}
10008464:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10008466:	46c0      	nop			; (mov r8, r8)
10008468:	40003000 	.word	0x40003000
1000846c:	1000d2ad 	.word	0x1000d2ad
10008470:	40003400 	.word	0x40003400
10008474:	1001952c 	.word	0x1001952c
10008478:	10008519 	.word	0x10008519
1000847c:	1000d715 	.word	0x1000d715
10008480:	e000e100 	.word	0xe000e100
10008484:	1000c835 	.word	0x1000c835

10008488 <i2c_master_read_packet_wait>:
 * \retval STATUS_BUSY                  If module has a pending request.
 */
enum status_code i2c_master_read_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
10008488:	b510      	push	{r4, lr}
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL))
1000848a:	2800      	cmp	r0, #0
1000848c:	d00c      	beq.n	100084a8 <i2c_master_read_packet_wait+0x20>
1000848e:	2900      	cmp	r1, #0
10008490:	d00c      	beq.n	100084ac <i2c_master_read_packet_wait+0x24>
		return STATUS_ERR_INVALID_ARG;

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job. */
	if (module->buffer_remaining > 0) {
10008492:	8a82      	ldrh	r2, [r0, #20]
10008494:	b292      	uxth	r2, r2
		return STATUS_BUSY;
10008496:	2305      	movs	r3, #5
	if((module == NULL) || (packet == NULL))
		return STATUS_ERR_INVALID_ARG;

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job. */
	if (module->buffer_remaining > 0) {
10008498:	2a00      	cmp	r2, #0
1000849a:	d108      	bne.n	100084ae <i2c_master_read_packet_wait+0x26>
		return STATUS_BUSY;
	}
#endif

	module->no_stop = false;
1000849c:	2300      	movs	r3, #0
1000849e:	7143      	strb	r3, [r0, #5]

	return _i2c_master_read_packet(module, packet);
100084a0:	4b04      	ldr	r3, [pc, #16]	; (100084b4 <i2c_master_read_packet_wait+0x2c>)
100084a2:	4798      	blx	r3
100084a4:	0003      	movs	r3, r0
100084a6:	e002      	b.n	100084ae <i2c_master_read_packet_wait+0x26>
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL))
		return STATUS_ERR_INVALID_ARG;
100084a8:	2317      	movs	r3, #23
100084aa:	e000      	b.n	100084ae <i2c_master_read_packet_wait+0x26>
100084ac:	2317      	movs	r3, #23
#endif

	module->no_stop = false;

	return _i2c_master_read_packet(module, packet);
}
100084ae:	0018      	movs	r0, r3
100084b0:	bd10      	pop	{r4, pc}
100084b2:	46c0      	nop			; (mov r8, r8)
100084b4:	100082a1 	.word	0x100082a1

100084b8 <i2c_master_write_packet_wait>:
 * \retval STATUS_BUSY                  If module has a pending request.
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
100084b8:	b510      	push	{r4, lr}
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if ((module == NULL) || (packet == NULL)) {
100084ba:	2800      	cmp	r0, #0
100084bc:	d00c      	beq.n	100084d8 <i2c_master_write_packet_wait+0x20>
100084be:	2900      	cmp	r1, #0
100084c0:	d00c      	beq.n	100084dc <i2c_master_write_packet_wait+0x24>
		return STATUS_ERR_INVALID_ARG;
	}
#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job. */
	if (module->buffer_remaining > 0) {
100084c2:	8a82      	ldrh	r2, [r0, #20]
100084c4:	b292      	uxth	r2, r2
		return STATUS_BUSY;
100084c6:	2305      	movs	r3, #5
	if ((module == NULL) || (packet == NULL)) {
		return STATUS_ERR_INVALID_ARG;
	}
#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job. */
	if (module->buffer_remaining > 0) {
100084c8:	2a00      	cmp	r2, #0
100084ca:	d108      	bne.n	100084de <i2c_master_write_packet_wait+0x26>
		return STATUS_BUSY;
	}
#endif

	module->no_stop = false;
100084cc:	2300      	movs	r3, #0
100084ce:	7143      	strb	r3, [r0, #5]

	return _i2c_master_write_packet(module, packet);
100084d0:	4b04      	ldr	r3, [pc, #16]	; (100084e4 <i2c_master_write_packet_wait+0x2c>)
100084d2:	4798      	blx	r3
100084d4:	0003      	movs	r3, r0
100084d6:	e002      	b.n	100084de <i2c_master_write_packet_wait+0x26>
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if ((module == NULL) || (packet == NULL)) {
		return STATUS_ERR_INVALID_ARG;
100084d8:	2317      	movs	r3, #23
100084da:	e000      	b.n	100084de <i2c_master_write_packet_wait+0x26>
100084dc:	2317      	movs	r3, #23
#endif

	module->no_stop = false;

	return _i2c_master_write_packet(module, packet);
}
100084de:	0018      	movs	r0, r3
100084e0:	bd10      	pop	{r4, pc}
100084e2:	46c0      	nop			; (mov r8, r8)
100084e4:	1000832d 	.word	0x1000832d

100084e8 <i2c_master_write_packet_wait_no_stop>:
 * \retval STATUS_BUSY                  If module has a pending request.
 */
enum status_code i2c_master_write_packet_wait_no_stop(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
100084e8:	b510      	push	{r4, lr}
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL)) {
100084ea:	2800      	cmp	r0, #0
100084ec:	d00c      	beq.n	10008508 <i2c_master_write_packet_wait_no_stop+0x20>
100084ee:	2900      	cmp	r1, #0
100084f0:	d00c      	beq.n	1000850c <i2c_master_write_packet_wait_no_stop+0x24>
		return STATUS_ERR_INVALID_ARG;
	}
#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
100084f2:	8a82      	ldrh	r2, [r0, #20]
100084f4:	b292      	uxth	r2, r2
		return STATUS_BUSY;
100084f6:	2305      	movs	r3, #5
	if((module == NULL) || (packet == NULL)) {
		return STATUS_ERR_INVALID_ARG;
	}
#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
100084f8:	2a00      	cmp	r2, #0
100084fa:	d108      	bne.n	1000850e <i2c_master_write_packet_wait_no_stop+0x26>
		return STATUS_BUSY;
	}
#endif

	module->no_stop = true;
100084fc:	3b04      	subs	r3, #4
100084fe:	7143      	strb	r3, [r0, #5]

	return _i2c_master_write_packet(module, packet);
10008500:	4b04      	ldr	r3, [pc, #16]	; (10008514 <i2c_master_write_packet_wait_no_stop+0x2c>)
10008502:	4798      	blx	r3
10008504:	0003      	movs	r3, r0
10008506:	e002      	b.n	1000850e <i2c_master_write_packet_wait_no_stop+0x26>
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL)) {
		return STATUS_ERR_INVALID_ARG;
10008508:	2317      	movs	r3, #23
1000850a:	e000      	b.n	1000850e <i2c_master_write_packet_wait_no_stop+0x26>
1000850c:	2317      	movs	r3, #23
#endif

	module->no_stop = true;

	return _i2c_master_write_packet(module, packet);
}
1000850e:	0018      	movs	r0, r3
10008510:	bd10      	pop	{r4, pc}
10008512:	46c0      	nop			; (mov r8, r8)
10008514:	1000832d 	.word	0x1000832d

10008518 <_i2c_master_isr_handler>:

/**
 * Interrupt handler for I<SUP>2</SUP>C master.
 */
void _i2c_master_isr_handler(void)
{
10008518:	b570      	push	{r4, r5, r6, lr}
1000851a:	b082      	sub	sp, #8
	/* Get software module for callback handling */
	struct i2c_master_module *module =
1000851c:	4b57      	ldr	r3, [pc, #348]	; (1000867c <_i2c_master_isr_handler+0x164>)
1000851e:	681c      	ldr	r4, [r3, #0]
			(struct i2c_master_module*)_i2c_instances;

	Assert(module);

	I2c *const i2c_module = module->hw;
10008520:	6826      	ldr	r6, [r4, #0]

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback &
10008522:	7c63      	ldrb	r3, [r4, #17]
			module->registered_callback;
10008524:	7c25      	ldrb	r5, [r4, #16]
	Assert(module);

	I2c *const i2c_module = module->hw;

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback &
10008526:	401d      	ands	r5, r3
			module->registered_callback;

	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
10008528:	8a63      	ldrh	r3, [r4, #18]
1000852a:	b29b      	uxth	r3, r3
1000852c:	2b00      	cmp	r3, #0
1000852e:	d107      	bne.n	10008540 <_i2c_master_isr_handler+0x28>
10008530:	8aa3      	ldrh	r3, [r4, #20]
10008532:	b29b      	uxth	r3, r3
10008534:	2b00      	cmp	r3, #0
10008536:	d003      	beq.n	10008540 <_i2c_master_isr_handler+0x28>
		module->buffer_length = module->buffer_remaining;
10008538:	8aa3      	ldrh	r3, [r4, #20]
1000853a:	b29b      	uxth	r3, r3
1000853c:	8263      	strh	r3, [r4, #18]
1000853e:	e04e      	b.n	100085de <_i2c_master_isr_handler+0xc6>
	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
10008540:	8a63      	ldrh	r3, [r4, #18]
10008542:	b29b      	uxth	r3, r3
10008544:	2b00      	cmp	r3, #0
10008546:	d019      	beq.n	1000857c <_i2c_master_isr_handler+0x64>
10008548:	8aa3      	ldrh	r3, [r4, #20]
1000854a:	b29b      	uxth	r3, r3
1000854c:	2b00      	cmp	r3, #0
1000854e:	d115      	bne.n	1000857c <_i2c_master_isr_handler+0x64>
			(module->status == STATUS_BUSY) &&
10008550:	7f63      	ldrb	r3, [r4, #29]
			module->registered_callback;

	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
		module->buffer_length = module->buffer_remaining;
	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
10008552:	2b05      	cmp	r3, #5
10008554:	d112      	bne.n	1000857c <_i2c_master_isr_handler+0x64>
			(module->status == STATUS_BUSY) &&
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
10008556:	7f23      	ldrb	r3, [r4, #28]

	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
		module->buffer_length = module->buffer_remaining;
	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
			(module->status == STATUS_BUSY) &&
10008558:	2b00      	cmp	r3, #0
1000855a:	d10f      	bne.n	1000857c <_i2c_master_isr_handler+0x64>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
		/* Disable write interrupt flag */
		i2c_module->TX_INTERRUPT_MASK.reg = 0;
1000855c:	222c      	movs	r2, #44	; 0x2c
1000855e:	54b3      	strb	r3, [r6, r2]

		module->buffer_length = 0;
10008560:	8263      	strh	r3, [r4, #18]
		module->status        = STATUS_OK;
10008562:	7763      	strb	r3, [r4, #29]

		if (!module->no_stop) {
10008564:	7963      	ldrb	r3, [r4, #5]
10008566:	2b00      	cmp	r3, #0
10008568:	d102      	bne.n	10008570 <_i2c_master_isr_handler+0x58>
			/* Send stop condition */
			i2c_module->I2C_ONBUS.reg = I2C_ONBUS_ONBUS_ENABLE_0;
1000856a:	2200      	movs	r2, #0
1000856c:	3320      	adds	r3, #32
1000856e:	54f2      	strb	r2, [r6, r3]
		} 

		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
10008570:	07eb      	lsls	r3, r5, #31
10008572:	d534      	bpl.n	100085de <_i2c_master_isr_handler+0xc6>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
10008574:	68a3      	ldr	r3, [r4, #8]
10008576:	0020      	movs	r0, r4
10008578:	4798      	blx	r3
1000857a:	e030      	b.n	100085de <_i2c_master_isr_handler+0xc6>
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
1000857c:	8a63      	ldrh	r3, [r4, #18]
1000857e:	b29b      	uxth	r3, r3
10008580:	2b00      	cmp	r3, #0
10008582:	d02c      	beq.n	100085de <_i2c_master_isr_handler+0xc6>
10008584:	8aa3      	ldrh	r3, [r4, #20]
10008586:	b29b      	uxth	r3, r3
10008588:	2b00      	cmp	r3, #0
1000858a:	d028      	beq.n	100085de <_i2c_master_isr_handler+0xc6>
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
1000858c:	7f23      	ldrb	r3, [r4, #28]
1000858e:	2b00      	cmp	r3, #0
10008590:	d117      	bne.n	100085c2 <_i2c_master_isr_handler+0xaa>
	Assert(module->hw);

	I2c *const i2c_module = module->hw;

	/* Find index to get next byte in buffer */
	volatile uint16_t buffer_index = module->buffer_length - module->buffer_remaining;
10008592:	8a63      	ldrh	r3, [r4, #18]
10008594:	8aa2      	ldrh	r2, [r4, #20]
10008596:	1a9b      	subs	r3, r3, r2
10008598:	b29b      	uxth	r3, r3
1000859a:	466a      	mov	r2, sp
1000859c:	80d3      	strh	r3, [r2, #6]

	module->buffer_remaining--;
1000859e:	8aa3      	ldrh	r3, [r4, #20]
100085a0:	3b01      	subs	r3, #1
100085a2:	b29b      	uxth	r3, r3
100085a4:	82a3      	strh	r3, [r4, #20]

	/* Write byte from buffer to slave */
	i2c_module->TRANSMIT_DATA.reg = module->buffer[buffer_index];
100085a6:	88d3      	ldrh	r3, [r2, #6]
100085a8:	69a2      	ldr	r2, [r4, #24]
100085aa:	4694      	mov	ip, r2
100085ac:	4463      	add	r3, ip
100085ae:	781b      	ldrb	r3, [r3, #0]
100085b0:	8033      	strh	r3, [r6, #0]
	
	if (module->buffer_remaining <= 0) {
100085b2:	8aa3      	ldrh	r3, [r4, #20]
100085b4:	b29b      	uxth	r3, r3
100085b6:	2b00      	cmp	r3, #0
100085b8:	d111      	bne.n	100085de <_i2c_master_isr_handler+0xc6>
		i2c_module->TX_INTERRUPT_MASK.reg = I2C_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
100085ba:	2210      	movs	r2, #16
100085bc:	332c      	adds	r3, #44	; 0x2c
100085be:	54f2      	strb	r2, [r6, r3]
100085c0:	e00d      	b.n	100085de <_i2c_master_isr_handler+0xc6>
	Assert(module->hw);

	I2c *const i2c_module = module->hw;

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length - module->buffer_remaining;
100085c2:	8a63      	ldrh	r3, [r4, #18]
100085c4:	8aa1      	ldrh	r1, [r4, #20]

	module->buffer_remaining--;
100085c6:	8aa2      	ldrh	r2, [r4, #20]
100085c8:	3a01      	subs	r2, #1
100085ca:	b292      	uxth	r2, r2
100085cc:	82a2      	strh	r2, [r4, #20]

	module->buffer[buffer_index] = i2c_module->RECEIVE_DATA.reg;
100085ce:	1a5b      	subs	r3, r3, r1
100085d0:	b29b      	uxth	r3, r3
100085d2:	69a2      	ldr	r2, [r4, #24]
100085d4:	4694      	mov	ip, r2
100085d6:	4463      	add	r3, ip
100085d8:	7932      	ldrb	r2, [r6, #4]
100085da:	b2d2      	uxtb	r2, r2
100085dc:	701a      	strb	r2, [r3, #0]
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
100085de:	8a63      	ldrh	r3, [r4, #18]
100085e0:	b29b      	uxth	r3, r3
100085e2:	2b00      	cmp	r3, #0
100085e4:	d01c      	beq.n	10008620 <_i2c_master_isr_handler+0x108>
100085e6:	8aa3      	ldrh	r3, [r4, #20]
100085e8:	b29b      	uxth	r3, r3
100085ea:	2b00      	cmp	r3, #0
100085ec:	d118      	bne.n	10008620 <_i2c_master_isr_handler+0x108>
			(module->status == STATUS_BUSY) &&
100085ee:	7f63      	ldrb	r3, [r4, #29]
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
100085f0:	2b05      	cmp	r3, #5
100085f2:	d115      	bne.n	10008620 <_i2c_master_isr_handler+0x108>
			(module->status == STATUS_BUSY) &&
			(module->transfer_direction == I2C_TRANSFER_READ)) {
100085f4:	7f23      	ldrb	r3, [r4, #28]
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
			(module->status == STATUS_BUSY) &&
100085f6:	2b01      	cmp	r3, #1
100085f8:	d112      	bne.n	10008620 <_i2c_master_isr_handler+0x108>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
		/* Disable read interrupt flag */
		i2c_module->RX_INTERRUPT_MASK.reg = 0;
100085fa:	2300      	movs	r3, #0
100085fc:	2230      	movs	r2, #48	; 0x30
100085fe:	54b3      	strb	r3, [r6, r2]

		module->buffer_length = 0;
10008600:	8263      	strh	r3, [r4, #18]
		module->status        = STATUS_OK;
10008602:	7763      	strb	r3, [r4, #29]

		if (!module->no_stop) {
10008604:	7963      	ldrb	r3, [r4, #5]
10008606:	2b00      	cmp	r3, #0
10008608:	d102      	bne.n	10008610 <_i2c_master_isr_handler+0xf8>
			/* Send stop condition */
			i2c_module->I2C_ONBUS.reg = I2C_ONBUS_ONBUS_ENABLE_0;
1000860a:	2200      	movs	r2, #0
1000860c:	3320      	adds	r3, #32
1000860e:	54f2      	strb	r2, [r6, r3]
		}
		
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
10008610:	07ab      	lsls	r3, r5, #30
10008612:	d505      	bpl.n	10008620 <_i2c_master_isr_handler+0x108>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
10008614:	7f23      	ldrb	r3, [r4, #28]
10008616:	2b01      	cmp	r3, #1
10008618:	d102      	bne.n	10008620 <_i2c_master_isr_handler+0x108>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
1000861a:	68e3      	ldr	r3, [r4, #12]
1000861c:	0020      	movs	r0, r4
1000861e:	4798      	blx	r3
		}
	}
	if (module->transfer_direction == I2C_TRANSFER_READ) {
10008620:	7f23      	ldrb	r3, [r4, #28]
10008622:	2b01      	cmp	r3, #1
10008624:	d114      	bne.n	10008650 <_i2c_master_isr_handler+0x138>
		if (module->hw == I2C0) {
10008626:	6823      	ldr	r3, [r4, #0]
10008628:	4a15      	ldr	r2, [pc, #84]	; (10008680 <_i2c_master_isr_handler+0x168>)
1000862a:	4293      	cmp	r3, r2
1000862c:	d106      	bne.n	1000863c <_i2c_master_isr_handler+0x124>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
1000862e:	2180      	movs	r1, #128	; 0x80
10008630:	0049      	lsls	r1, r1, #1
10008632:	23c0      	movs	r3, #192	; 0xc0
10008634:	005b      	lsls	r3, r3, #1
10008636:	4a13      	ldr	r2, [pc, #76]	; (10008684 <_i2c_master_isr_handler+0x16c>)
10008638:	50d1      	str	r1, [r2, r3]
1000863a:	e01d      	b.n	10008678 <_i2c_master_isr_handler+0x160>
			NVIC_ClearPendingIRQ(I2C0_RX_IRQn);
		} else if (module->hw == I2C1) {
1000863c:	4a12      	ldr	r2, [pc, #72]	; (10008688 <_i2c_master_isr_handler+0x170>)
1000863e:	4293      	cmp	r3, r2
10008640:	d11a      	bne.n	10008678 <_i2c_master_isr_handler+0x160>
10008642:	2180      	movs	r1, #128	; 0x80
10008644:	00c9      	lsls	r1, r1, #3
10008646:	23c0      	movs	r3, #192	; 0xc0
10008648:	005b      	lsls	r3, r3, #1
1000864a:	4a0e      	ldr	r2, [pc, #56]	; (10008684 <_i2c_master_isr_handler+0x16c>)
1000864c:	50d1      	str	r1, [r2, r3]
1000864e:	e013      	b.n	10008678 <_i2c_master_isr_handler+0x160>
			NVIC_ClearPendingIRQ(I2C1_RX_IRQn);
		} 
	} else {
		if (module->hw == I2C0) {
10008650:	6823      	ldr	r3, [r4, #0]
10008652:	4a0b      	ldr	r2, [pc, #44]	; (10008680 <_i2c_master_isr_handler+0x168>)
10008654:	4293      	cmp	r3, r2
10008656:	d106      	bne.n	10008666 <_i2c_master_isr_handler+0x14e>
10008658:	2180      	movs	r1, #128	; 0x80
1000865a:	0089      	lsls	r1, r1, #2
1000865c:	23c0      	movs	r3, #192	; 0xc0
1000865e:	005b      	lsls	r3, r3, #1
10008660:	4a08      	ldr	r2, [pc, #32]	; (10008684 <_i2c_master_isr_handler+0x16c>)
10008662:	50d1      	str	r1, [r2, r3]
10008664:	e008      	b.n	10008678 <_i2c_master_isr_handler+0x160>
			NVIC_ClearPendingIRQ(I2C0_TX_IRQn);
		} else if (module->hw == I2C1) {
10008666:	4a08      	ldr	r2, [pc, #32]	; (10008688 <_i2c_master_isr_handler+0x170>)
10008668:	4293      	cmp	r3, r2
1000866a:	d105      	bne.n	10008678 <_i2c_master_isr_handler+0x160>
1000866c:	2180      	movs	r1, #128	; 0x80
1000866e:	0109      	lsls	r1, r1, #4
10008670:	23c0      	movs	r3, #192	; 0xc0
10008672:	005b      	lsls	r3, r3, #1
10008674:	4a03      	ldr	r2, [pc, #12]	; (10008684 <_i2c_master_isr_handler+0x16c>)
10008676:	50d1      	str	r1, [r2, r3]
			NVIC_ClearPendingIRQ(I2C1_TX_IRQn);
		}
	}
}
10008678:	b002      	add	sp, #8
1000867a:	bd70      	pop	{r4, r5, r6, pc}
1000867c:	1001952c 	.word	0x1001952c
10008680:	40003000 	.word	0x40003000
10008684:	e000e100 	.word	0xe000e100
10008688:	40003400 	.word	0x40003400

1000868c <spi_rx0_isr_handler>:
	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
}

void spi_rx0_isr_handler(void)
{
1000868c:	b510      	push	{r4, lr}
	struct spi_module *module = _spi_instances[0];
1000868e:	4b48      	ldr	r3, [pc, #288]	; (100087b0 <spi_rx0_isr_handler+0x124>)
10008690:	681c      	ldr	r4, [r3, #0]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->RECEIVE_STATUS.reg;
10008692:	6823      	ldr	r3, [r4, #0]
10008694:	7b1a      	ldrb	r2, [r3, #12]
	flags &= module->hw->RX_INTERRUPT_MASK.reg;
10008696:	2130      	movs	r1, #48	; 0x30
10008698:	5c59      	ldrb	r1, [r3, r1]

	if (flags & SPI_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
1000869a:	400a      	ands	r2, r1
1000869c:	07d2      	lsls	r2, r2, #31
1000869e:	d400      	bmi.n	100086a2 <spi_rx0_isr_handler+0x16>
100086a0:	e085      	b.n	100087ae <spi_rx0_isr_handler+0x122>
		if (module->hw->RECEIVE_STATUS.reg & SPI_RECEIVE_STATUS_FIFO_OVERRUN) {
100086a2:	7b1a      	ldrb	r2, [r3, #12]
100086a4:	0692      	lsls	r2, r2, #26
100086a6:	d523      	bpl.n	100086f0 <spi_rx0_isr_handler+0x64>
			if (module->dir != SPI_DIRECTION_WRITE) {
100086a8:	79e2      	ldrb	r2, [r4, #7]
100086aa:	2a01      	cmp	r2, #1
100086ac:	d01d      	beq.n	100086ea <spi_rx0_isr_handler+0x5e>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
100086ae:	211e      	movs	r1, #30
100086b0:	2228      	movs	r2, #40	; 0x28
100086b2:	54a1      	strb	r1, [r4, r2]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
100086b4:	3a25      	subs	r2, #37	; 0x25
100086b6:	71e2      	strb	r2, [r4, #7]

				module->hw->RX_INTERRUPT_MASK.reg &=
100086b8:	3112      	adds	r1, #18
100086ba:	5c5a      	ldrb	r2, [r3, r1]
100086bc:	2021      	movs	r0, #33	; 0x21
100086be:	4382      	bics	r2, r0
100086c0:	545a      	strb	r2, [r3, r1]
					~(SPI_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK |
					SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
				/* Run callback if registered and enabled */
				if ((module->enabled_callback & (1 << SPI_CALLBACK_ERROR)) &&
100086c2:	2327      	movs	r3, #39	; 0x27
100086c4:	5ce3      	ldrb	r3, [r4, r3]
100086c6:	071b      	lsls	r3, r3, #28
100086c8:	d50f      	bpl.n	100086ea <spi_rx0_isr_handler+0x5e>
					(module->registered_callback & (1 << SPI_CALLBACK_ERROR))) {
100086ca:	2326      	movs	r3, #38	; 0x26

				module->hw->RX_INTERRUPT_MASK.reg &=
					~(SPI_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK |
					SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
				/* Run callback if registered and enabled */
				if ((module->enabled_callback & (1 << SPI_CALLBACK_ERROR)) &&
100086cc:	5ce3      	ldrb	r3, [r4, r3]
100086ce:	071b      	lsls	r3, r3, #28
100086d0:	d50b      	bpl.n	100086ea <spi_rx0_isr_handler+0x5e>
					(module->registered_callback & (1 << SPI_CALLBACK_ERROR))) {
					module->status = STATUS_ERR_OVERFLOW;
100086d2:	221e      	movs	r2, #30
100086d4:	2328      	movs	r3, #40	; 0x28
100086d6:	54e2      	strb	r2, [r4, r3]
					module->hw->RX_INTERRUPT_MASK.reg &=
100086d8:	6821      	ldr	r1, [r4, #0]
100086da:	3212      	adds	r2, #18
100086dc:	5c8b      	ldrb	r3, [r1, r2]
100086de:	3801      	subs	r0, #1
100086e0:	4383      	bics	r3, r0
100086e2:	548b      	strb	r3, [r1, r2]
							~(SPI_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK);
					(module->callback[SPI_CALLBACK_ERROR])(module);
100086e4:	0020      	movs	r0, r4
100086e6:	6963      	ldr	r3, [r4, #20]
100086e8:	4798      	blx	r3
				}
			}
			/* Flush */
			uint16_t flush = module->hw->RECEIVE_DATA.reg;
100086ea:	6823      	ldr	r3, [r4, #0]
100086ec:	791b      	ldrb	r3, [r3, #4]
100086ee:	e05e      	b.n	100087ae <spi_rx0_isr_handler+0x122>
			UNUSED(flush);
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
100086f0:	79e2      	ldrb	r2, [r4, #7]
100086f2:	2a01      	cmp	r2, #1
100086f4:	d113      	bne.n	1000871e <spi_rx0_isr_handler+0x92>
	/* Pointer to the hardware module instance */
	Spi *const spi_hw = module->hw;
	uint16_t flush = 0;

	/* Read dummy byte */
	flush = spi_hw->RECEIVE_DATA.reg;
100086f6:	791a      	ldrb	r2, [r3, #4]
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
100086f8:	8c62      	ldrh	r2, [r4, #34]	; 0x22
100086fa:	3a01      	subs	r2, #1
100086fc:	b292      	uxth	r2, r2
100086fe:	8462      	strh	r2, [r4, #34]	; 0x22
			UNUSED(flush);
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
				if (module->remaining_dummy_buffer_length == 0) {
10008700:	8c62      	ldrh	r2, [r4, #34]	; 0x22
10008702:	b292      	uxth	r2, r2
10008704:	2a00      	cmp	r2, #0
10008706:	d152      	bne.n	100087ae <spi_rx0_isr_handler+0x122>
					module->hw->RX_INTERRUPT_MASK.reg &=
10008708:	2130      	movs	r1, #48	; 0x30
1000870a:	5c5a      	ldrb	r2, [r3, r1]
1000870c:	2020      	movs	r0, #32
1000870e:	4382      	bics	r2, r0
10008710:	545a      	strb	r2, [r3, r1]
						~SPI_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK;
					module->status = STATUS_OK;
10008712:	2200      	movs	r2, #0
10008714:	2328      	movs	r3, #40	; 0x28
10008716:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
10008718:	3b25      	subs	r3, #37	; 0x25
1000871a:	71e3      	strb	r3, [r4, #7]
1000871c:	e047      	b.n	100087ae <spi_rx0_isr_handler+0x122>
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	Spi *const spi_hw = module->hw;

	uint16_t received_data = (spi_hw->RECEIVE_DATA.reg & SPI_RECEIVE_DATA_MASK);
1000871e:	791b      	ldrb	r3, [r3, #4]
10008720:	b2db      	uxtb	r3, r3

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
10008722:	69a2      	ldr	r2, [r4, #24]
10008724:	7013      	strb	r3, [r2, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
10008726:	69a3      	ldr	r3, [r4, #24]
10008728:	3301      	adds	r3, #1
1000872a:	61a3      	str	r3, [r4, #24]

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
1000872c:	8c23      	ldrh	r3, [r4, #32]
1000872e:	3b01      	subs	r3, #1
10008730:	b29b      	uxth	r3, r3
10008732:	8423      	strh	r3, [r4, #32]
						//(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
					//}
				}
			} else {
				_spi_read(module);
				if (module->remaining_rx_buffer_length == 0) {
10008734:	8c23      	ldrh	r3, [r4, #32]
10008736:	b29b      	uxth	r3, r3
10008738:	2b00      	cmp	r3, #0
1000873a:	d138      	bne.n	100087ae <spi_rx0_isr_handler+0x122>
					if(module->dir == SPI_DIRECTION_READ) {
1000873c:	79e3      	ldrb	r3, [r4, #7]
1000873e:	2b00      	cmp	r3, #0
10008740:	d114      	bne.n	1000876c <spi_rx0_isr_handler+0xe0>
						if ((module->enabled_callback & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) &&
10008742:	3327      	adds	r3, #39	; 0x27
10008744:	5ce3      	ldrb	r3, [r4, r3]
10008746:	079b      	lsls	r3, r3, #30
10008748:	d531      	bpl.n	100087ae <spi_rx0_isr_handler+0x122>
							(module->registered_callback & (1 << SPI_CALLBACK_BUFFER_RECEIVED))) {
1000874a:	2326      	movs	r3, #38	; 0x26
				}
			} else {
				_spi_read(module);
				if (module->remaining_rx_buffer_length == 0) {
					if(module->dir == SPI_DIRECTION_READ) {
						if ((module->enabled_callback & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) &&
1000874c:	5ce3      	ldrb	r3, [r4, r3]
1000874e:	079b      	lsls	r3, r3, #30
10008750:	d52d      	bpl.n	100087ae <spi_rx0_isr_handler+0x122>
							(module->registered_callback & (1 << SPI_CALLBACK_BUFFER_RECEIVED))) {
							module->status = STATUS_OK;
10008752:	2200      	movs	r2, #0
10008754:	2328      	movs	r3, #40	; 0x28
10008756:	54e2      	strb	r2, [r4, r3]
							module->hw->RX_INTERRUPT_MASK.reg &=
10008758:	6821      	ldr	r1, [r4, #0]
1000875a:	3230      	adds	r2, #48	; 0x30
1000875c:	5c8b      	ldrb	r3, [r1, r2]
1000875e:	2001      	movs	r0, #1
10008760:	4383      	bics	r3, r0
10008762:	548b      	strb	r3, [r1, r2]
									~(SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
10008764:	68e3      	ldr	r3, [r4, #12]
10008766:	0020      	movs	r0, r4
10008768:	4798      	blx	r3
1000876a:	e020      	b.n	100087ae <spi_rx0_isr_handler+0x122>
						}
					} else if (module->dir == SPI_DIRECTION_BOTH) {
1000876c:	79e3      	ldrb	r3, [r4, #7]
1000876e:	2b02      	cmp	r3, #2
10008770:	d11d      	bne.n	100087ae <spi_rx0_isr_handler+0x122>
						if ((module->enabled_callback & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) &&
10008772:	3325      	adds	r3, #37	; 0x25
10008774:	5ce3      	ldrb	r3, [r4, r3]
10008776:	075b      	lsls	r3, r3, #29
10008778:	d519      	bpl.n	100087ae <spi_rx0_isr_handler+0x122>
							(module->registered_callback & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED))) {
1000877a:	2326      	movs	r3, #38	; 0x26
							module->hw->RX_INTERRUPT_MASK.reg &=
									~(SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
						}
					} else if (module->dir == SPI_DIRECTION_BOTH) {
						if ((module->enabled_callback & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) &&
1000877c:	5ce3      	ldrb	r3, [r4, r3]
1000877e:	075b      	lsls	r3, r3, #29
10008780:	d515      	bpl.n	100087ae <spi_rx0_isr_handler+0x122>
							(module->registered_callback & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED))) {
								module->hw->RX_INTERRUPT_MASK.reg &=
10008782:	6821      	ldr	r1, [r4, #0]
10008784:	2230      	movs	r2, #48	; 0x30
10008786:	5c8b      	ldrb	r3, [r1, r2]
10008788:	2001      	movs	r0, #1
1000878a:	4383      	bics	r3, r0
1000878c:	548b      	strb	r3, [r1, r2]
										~(SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
								if (flag_direction_both[0]) {
1000878e:	4b09      	ldr	r3, [pc, #36]	; (100087b4 <spi_rx0_isr_handler+0x128>)
10008790:	781b      	ldrb	r3, [r3, #0]
10008792:	2b00      	cmp	r3, #0
10008794:	d008      	beq.n	100087a8 <spi_rx0_isr_handler+0x11c>
									module->status = STATUS_OK;
10008796:	2300      	movs	r3, #0
10008798:	3a08      	subs	r2, #8
1000879a:	54a3      	strb	r3, [r4, r2]
									flag_direction_both[0] = false;
1000879c:	4a05      	ldr	r2, [pc, #20]	; (100087b4 <spi_rx0_isr_handler+0x128>)
1000879e:	7013      	strb	r3, [r2, #0]
									(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
100087a0:	6923      	ldr	r3, [r4, #16]
100087a2:	0020      	movs	r0, r4
100087a4:	4798      	blx	r3
100087a6:	e002      	b.n	100087ae <spi_rx0_isr_handler+0x122>
								} else {
									flag_direction_both[0] = true;
100087a8:	2201      	movs	r2, #1
100087aa:	4b02      	ldr	r3, [pc, #8]	; (100087b4 <spi_rx0_isr_handler+0x128>)
100087ac:	701a      	strb	r2, [r3, #0]
					}
				}
			}
		}
	}
}
100087ae:	bd10      	pop	{r4, pc}
100087b0:	10019530 	.word	0x10019530
100087b4:	10017a74 	.word	0x10017a74

100087b8 <spi_tx0_isr_handler>:

void spi_tx0_isr_handler(void)
{
100087b8:	b570      	push	{r4, r5, r6, lr}
	struct spi_module *module = _spi_instances[0];
100087ba:	4b40      	ldr	r3, [pc, #256]	; (100088bc <spi_tx0_isr_handler+0x104>)
100087bc:	6818      	ldr	r0, [r3, #0]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->TRANSMIT_STATUS.reg;
100087be:	6802      	ldr	r2, [r0, #0]
100087c0:	7a13      	ldrb	r3, [r2, #8]
	flags &= module->hw->TX_INTERRUPT_MASK.reg;
100087c2:	212c      	movs	r1, #44	; 0x2c
100087c4:	5c51      	ldrb	r1, [r2, r1]
100087c6:	400b      	ands	r3, r1

	if (flags & SPI_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_1) {
100087c8:	07d9      	lsls	r1, r3, #31
100087ca:	d53c      	bpl.n	10008846 <spi_tx0_isr_handler+0x8e>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
100087cc:	7941      	ldrb	r1, [r0, #5]
100087ce:	2901      	cmp	r1, #1
100087d0:	d11a      	bne.n	10008808 <spi_tx0_isr_handler+0x50>
			(module->dir == SPI_DIRECTION_READ)) {
100087d2:	79c1      	ldrb	r1, [r0, #7]
	uint32_t flags = module->hw->TRANSMIT_STATUS.reg;
	flags &= module->hw->TX_INTERRUPT_MASK.reg;

	if (flags & SPI_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_1) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
100087d4:	2900      	cmp	r1, #0
100087d6:	d113      	bne.n	10008800 <spi_tx0_isr_handler+0x48>
{
	/* Pointer to the hardware module instance */
	Spi *const spi_hw = module->hw;

	/* Write dummy byte */
	spi_hw->TRANSMIT_DATA.reg = dummy_write;
100087d8:	4939      	ldr	r1, [pc, #228]	; (100088c0 <spi_tx0_isr_handler+0x108>)
100087da:	7809      	ldrb	r1, [r1, #0]
100087dc:	7011      	strb	r1, [r2, #0]

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
100087de:	8c42      	ldrh	r2, [r0, #34]	; 0x22
100087e0:	3a01      	subs	r2, #1
100087e2:	b292      	uxth	r2, r2
100087e4:	8442      	strh	r2, [r0, #34]	; 0x22
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
			if (module->remaining_dummy_buffer_length == 0) {
100087e6:	8c42      	ldrh	r2, [r0, #34]	; 0x22
100087e8:	b292      	uxth	r2, r2
100087ea:	2a00      	cmp	r2, #0
100087ec:	d105      	bne.n	100087fa <spi_tx0_isr_handler+0x42>
				/* Disable the Data Register Empty Interrupt */
				module->hw->TX_INTERRUPT_MASK.reg &=
100087ee:	6804      	ldr	r4, [r0, #0]
100087f0:	212c      	movs	r1, #44	; 0x2c
100087f2:	5c62      	ldrb	r2, [r4, r1]
100087f4:	2501      	movs	r5, #1
100087f6:	43aa      	bics	r2, r5
100087f8:	5462      	strb	r2, [r4, r1]
			}
		}
#  endif
		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
100087fa:	7941      	ldrb	r1, [r0, #5]
				module->hw->TX_INTERRUPT_MASK.reg &=
					~SPI_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK;
			}
		}
#  endif
		if (0
100087fc:	2901      	cmp	r1, #1
100087fe:	d103      	bne.n	10008808 <spi_tx0_isr_handler+0x50>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
		(module->dir != SPI_DIRECTION_READ))
10008800:	79c2      	ldrb	r2, [r0, #7]
			}
		}
#  endif
		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
10008802:	2a00      	cmp	r2, #0
10008804:	d105      	bne.n	10008812 <spi_tx0_isr_handler+0x5a>
10008806:	e01e      	b.n	10008846 <spi_tx0_isr_handler+0x8e>
		(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
10008808:	2900      	cmp	r1, #0
1000880a:	d11c      	bne.n	10008846 <spi_tx0_isr_handler+0x8e>
		(module->dir != SPI_DIRECTION_READ))
1000880c:	79c2      	ldrb	r2, [r0, #7]
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
		(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
1000880e:	2a00      	cmp	r2, #0
10008810:	d019      	beq.n	10008846 <spi_tx0_isr_handler+0x8e>
{
	/* Pointer to the hardware module instance */
	Spi *const spi_hw = module->hw;

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
10008812:	69c2      	ldr	r2, [r0, #28]
10008814:	7811      	ldrb	r1, [r2, #0]
10008816:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
10008818:	3201      	adds	r2, #1
1000881a:	61c2      	str	r2, [r0, #28]

	/* Write the data to send*/
	spi_hw->TRANSMIT_DATA.reg = data_to_send & SPI_TRANSMIT_DATA_MASK;
1000881c:	6802      	ldr	r2, [r0, #0]
1000881e:	7011      	strb	r1, [r2, #0]

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
10008820:	8c82      	ldrh	r2, [r0, #36]	; 0x24
10008822:	3a01      	subs	r2, #1
10008824:	b292      	uxth	r2, r2
10008826:	8482      	strh	r2, [r0, #36]	; 0x24
		|| ((module->mode == SPI_MODE_SLAVE) &&
		(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
10008828:	8c82      	ldrh	r2, [r0, #36]	; 0x24
1000882a:	b292      	uxth	r2, r2
1000882c:	2a00      	cmp	r2, #0
1000882e:	d10a      	bne.n	10008846 <spi_tx0_isr_handler+0x8e>
				module->hw->TX_INTERRUPT_MASK.reg &=
10008830:	6804      	ldr	r4, [r0, #0]
10008832:	322c      	adds	r2, #44	; 0x2c
10008834:	5ca1      	ldrb	r1, [r4, r2]
10008836:	2501      	movs	r5, #1
10008838:	43a9      	bics	r1, r5
1000883a:	54a1      	strb	r1, [r4, r2]
						~SPI_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK;
				module->hw->TX_INTERRUPT_MASK.reg |=
1000883c:	6804      	ldr	r4, [r0, #0]
1000883e:	5ca5      	ldrb	r5, [r4, r2]
10008840:	2110      	movs	r1, #16
10008842:	4329      	orrs	r1, r5
10008844:	54a1      	strb	r1, [r4, r2]
						SPI_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
			}
		}
	}
	if (flags & SPI_TRANSMIT_STATUS_TX_FIFO_EMPTY) {
10008846:	06db      	lsls	r3, r3, #27
10008848:	d536      	bpl.n	100088b8 <spi_tx0_isr_handler+0x100>
		if (module->dir == SPI_DIRECTION_WRITE) {
1000884a:	79c3      	ldrb	r3, [r0, #7]
1000884c:	2b01      	cmp	r3, #1
1000884e:	d113      	bne.n	10008878 <spi_tx0_isr_handler+0xc0>
			if ((module->enabled_callback & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)) &&
10008850:	3326      	adds	r3, #38	; 0x26
10008852:	5cc3      	ldrb	r3, [r0, r3]
10008854:	07db      	lsls	r3, r3, #31
10008856:	d52f      	bpl.n	100088b8 <spi_tx0_isr_handler+0x100>
				(module->registered_callback & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED))) {
10008858:	2326      	movs	r3, #38	; 0x26
			}
		}
	}
	if (flags & SPI_TRANSMIT_STATUS_TX_FIFO_EMPTY) {
		if (module->dir == SPI_DIRECTION_WRITE) {
			if ((module->enabled_callback & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)) &&
1000885a:	5cc3      	ldrb	r3, [r0, r3]
1000885c:	07db      	lsls	r3, r3, #31
1000885e:	d52b      	bpl.n	100088b8 <spi_tx0_isr_handler+0x100>
				(module->registered_callback & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED))) {
					module->status = STATUS_OK;
10008860:	2200      	movs	r2, #0
10008862:	2328      	movs	r3, #40	; 0x28
10008864:	54c2      	strb	r2, [r0, r3]
					/* Disable interrupt */
					module->hw->TX_INTERRUPT_MASK.reg &=
10008866:	6801      	ldr	r1, [r0, #0]
10008868:	322c      	adds	r2, #44	; 0x2c
1000886a:	5c8b      	ldrb	r3, [r1, r2]
1000886c:	2410      	movs	r4, #16
1000886e:	43a3      	bics	r3, r4
10008870:	548b      	strb	r3, [r1, r2]
							~SPI_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
					(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
10008872:	6883      	ldr	r3, [r0, #8]
10008874:	4798      	blx	r3
10008876:	e01f      	b.n	100088b8 <spi_tx0_isr_handler+0x100>
				}
		} else if (module->dir == SPI_DIRECTION_BOTH) {
10008878:	79c3      	ldrb	r3, [r0, #7]
1000887a:	2b02      	cmp	r3, #2
1000887c:	d11c      	bne.n	100088b8 <spi_tx0_isr_handler+0x100>
			if ((module->enabled_callback & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) &&
1000887e:	3325      	adds	r3, #37	; 0x25
10008880:	5cc3      	ldrb	r3, [r0, r3]
10008882:	075b      	lsls	r3, r3, #29
10008884:	d518      	bpl.n	100088b8 <spi_tx0_isr_handler+0x100>
				(module->registered_callback & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED))) {
10008886:	2326      	movs	r3, #38	; 0x26
					module->hw->TX_INTERRUPT_MASK.reg &=
							~SPI_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
					(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
				}
		} else if (module->dir == SPI_DIRECTION_BOTH) {
			if ((module->enabled_callback & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) &&
10008888:	5cc3      	ldrb	r3, [r0, r3]
1000888a:	075b      	lsls	r3, r3, #29
1000888c:	d514      	bpl.n	100088b8 <spi_tx0_isr_handler+0x100>
				(module->registered_callback & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED))) {
					/* Disable interrupt */
					module->hw->TX_INTERRUPT_MASK.reg &=
1000888e:	6801      	ldr	r1, [r0, #0]
10008890:	222c      	movs	r2, #44	; 0x2c
10008892:	5c8b      	ldrb	r3, [r1, r2]
10008894:	2410      	movs	r4, #16
10008896:	43a3      	bics	r3, r4
10008898:	548b      	strb	r3, [r1, r2]
							~SPI_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
					if (flag_direction_both[0]) {
1000889a:	4b0a      	ldr	r3, [pc, #40]	; (100088c4 <spi_tx0_isr_handler+0x10c>)
1000889c:	781b      	ldrb	r3, [r3, #0]
1000889e:	2b00      	cmp	r3, #0
100088a0:	d007      	beq.n	100088b2 <spi_tx0_isr_handler+0xfa>
						module->status = STATUS_OK;
100088a2:	2300      	movs	r3, #0
100088a4:	3a04      	subs	r2, #4
100088a6:	5483      	strb	r3, [r0, r2]
						flag_direction_both[0] = false;
100088a8:	4a06      	ldr	r2, [pc, #24]	; (100088c4 <spi_tx0_isr_handler+0x10c>)
100088aa:	7013      	strb	r3, [r2, #0]
						(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
100088ac:	6903      	ldr	r3, [r0, #16]
100088ae:	4798      	blx	r3
100088b0:	e002      	b.n	100088b8 <spi_tx0_isr_handler+0x100>
					} else {
						flag_direction_both[0] = true;
100088b2:	2201      	movs	r2, #1
100088b4:	4b03      	ldr	r3, [pc, #12]	; (100088c4 <spi_tx0_isr_handler+0x10c>)
100088b6:	701a      	strb	r2, [r3, #0]
					}
			}
		}
	}
}
100088b8:	bd70      	pop	{r4, r5, r6, pc}
100088ba:	46c0      	nop			; (mov r8, r8)
100088bc:	10019530 	.word	0x10019530
100088c0:	10017a76 	.word	0x10017a76
100088c4:	10017a74 	.word	0x10017a74

100088c8 <spi_rx1_isr_handler>:

void spi_rx1_isr_handler(void)
{
100088c8:	b510      	push	{r4, lr}
	struct spi_module *module = _spi_instances[1];
100088ca:	4b48      	ldr	r3, [pc, #288]	; (100089ec <spi_rx1_isr_handler+0x124>)
100088cc:	685c      	ldr	r4, [r3, #4]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->RECEIVE_STATUS.reg;
100088ce:	6823      	ldr	r3, [r4, #0]
100088d0:	7b1a      	ldrb	r2, [r3, #12]
	flags &= module->hw->RX_INTERRUPT_MASK.reg;
100088d2:	2130      	movs	r1, #48	; 0x30
100088d4:	5c59      	ldrb	r1, [r3, r1]

	if (flags & SPI_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
100088d6:	400a      	ands	r2, r1
100088d8:	07d2      	lsls	r2, r2, #31
100088da:	d400      	bmi.n	100088de <spi_rx1_isr_handler+0x16>
100088dc:	e085      	b.n	100089ea <spi_rx1_isr_handler+0x122>
		if (module->hw->RECEIVE_STATUS.reg & SPI_RECEIVE_STATUS_FIFO_OVERRUN) {
100088de:	7b1a      	ldrb	r2, [r3, #12]
100088e0:	0692      	lsls	r2, r2, #26
100088e2:	d523      	bpl.n	1000892c <spi_rx1_isr_handler+0x64>
			if (module->dir != SPI_DIRECTION_WRITE) {
100088e4:	79e2      	ldrb	r2, [r4, #7]
100088e6:	2a01      	cmp	r2, #1
100088e8:	d01d      	beq.n	10008926 <spi_rx1_isr_handler+0x5e>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
100088ea:	211e      	movs	r1, #30
100088ec:	2228      	movs	r2, #40	; 0x28
100088ee:	54a1      	strb	r1, [r4, r2]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
100088f0:	3a25      	subs	r2, #37	; 0x25
100088f2:	71e2      	strb	r2, [r4, #7]

				module->hw->RX_INTERRUPT_MASK.reg &=
100088f4:	3112      	adds	r1, #18
100088f6:	5c5a      	ldrb	r2, [r3, r1]
100088f8:	2021      	movs	r0, #33	; 0x21
100088fa:	4382      	bics	r2, r0
100088fc:	545a      	strb	r2, [r3, r1]
						~(SPI_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK |
						SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
				/* Run callback if registered and enabled */
				if ((module->enabled_callback & (1 << SPI_CALLBACK_ERROR)) &&
100088fe:	2327      	movs	r3, #39	; 0x27
10008900:	5ce3      	ldrb	r3, [r4, r3]
10008902:	071b      	lsls	r3, r3, #28
10008904:	d50f      	bpl.n	10008926 <spi_rx1_isr_handler+0x5e>
					(module->registered_callback & (1 << SPI_CALLBACK_ERROR))) {
10008906:	2326      	movs	r3, #38	; 0x26

				module->hw->RX_INTERRUPT_MASK.reg &=
						~(SPI_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK |
						SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
				/* Run callback if registered and enabled */
				if ((module->enabled_callback & (1 << SPI_CALLBACK_ERROR)) &&
10008908:	5ce3      	ldrb	r3, [r4, r3]
1000890a:	071b      	lsls	r3, r3, #28
1000890c:	d50b      	bpl.n	10008926 <spi_rx1_isr_handler+0x5e>
					(module->registered_callback & (1 << SPI_CALLBACK_ERROR))) {
					module->status = STATUS_ERR_OVERFLOW;
1000890e:	221e      	movs	r2, #30
10008910:	2328      	movs	r3, #40	; 0x28
10008912:	54e2      	strb	r2, [r4, r3]
					module->hw->RX_INTERRUPT_MASK.reg &=
10008914:	6821      	ldr	r1, [r4, #0]
10008916:	3212      	adds	r2, #18
10008918:	5c8b      	ldrb	r3, [r1, r2]
1000891a:	3801      	subs	r0, #1
1000891c:	4383      	bics	r3, r0
1000891e:	548b      	strb	r3, [r1, r2]
							~(SPI_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK);
					(module->callback[SPI_CALLBACK_ERROR])(module);
10008920:	0020      	movs	r0, r4
10008922:	6963      	ldr	r3, [r4, #20]
10008924:	4798      	blx	r3
				}
			}
			/* Flush */
			uint16_t flush = module->hw->RECEIVE_DATA.reg;
10008926:	6823      	ldr	r3, [r4, #0]
10008928:	791b      	ldrb	r3, [r3, #4]
1000892a:	e05e      	b.n	100089ea <spi_rx1_isr_handler+0x122>
			UNUSED(flush);
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
1000892c:	79e2      	ldrb	r2, [r4, #7]
1000892e:	2a01      	cmp	r2, #1
10008930:	d113      	bne.n	1000895a <spi_rx1_isr_handler+0x92>
	/* Pointer to the hardware module instance */
	Spi *const spi_hw = module->hw;
	uint16_t flush = 0;

	/* Read dummy byte */
	flush = spi_hw->RECEIVE_DATA.reg;
10008932:	791a      	ldrb	r2, [r3, #4]
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
10008934:	8c62      	ldrh	r2, [r4, #34]	; 0x22
10008936:	3a01      	subs	r2, #1
10008938:	b292      	uxth	r2, r2
1000893a:	8462      	strh	r2, [r4, #34]	; 0x22
			UNUSED(flush);
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
				if (module->remaining_dummy_buffer_length == 0) {
1000893c:	8c62      	ldrh	r2, [r4, #34]	; 0x22
1000893e:	b292      	uxth	r2, r2
10008940:	2a00      	cmp	r2, #0
10008942:	d152      	bne.n	100089ea <spi_rx1_isr_handler+0x122>
					module->hw->RX_INTERRUPT_MASK.reg &=
10008944:	2130      	movs	r1, #48	; 0x30
10008946:	5c5a      	ldrb	r2, [r3, r1]
10008948:	2020      	movs	r0, #32
1000894a:	4382      	bics	r2, r0
1000894c:	545a      	strb	r2, [r3, r1]
							~SPI_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK;
					module->status = STATUS_OK;
1000894e:	2200      	movs	r2, #0
10008950:	2328      	movs	r3, #40	; 0x28
10008952:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
10008954:	3b25      	subs	r3, #37	; 0x25
10008956:	71e3      	strb	r3, [r4, #7]
10008958:	e047      	b.n	100089ea <spi_rx1_isr_handler+0x122>
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	Spi *const spi_hw = module->hw;

	uint16_t received_data = (spi_hw->RECEIVE_DATA.reg & SPI_RECEIVE_DATA_MASK);
1000895a:	791b      	ldrb	r3, [r3, #4]
1000895c:	b2db      	uxtb	r3, r3

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
1000895e:	69a2      	ldr	r2, [r4, #24]
10008960:	7013      	strb	r3, [r2, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
10008962:	69a3      	ldr	r3, [r4, #24]
10008964:	3301      	adds	r3, #1
10008966:	61a3      	str	r3, [r4, #24]

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
10008968:	8c23      	ldrh	r3, [r4, #32]
1000896a:	3b01      	subs	r3, #1
1000896c:	b29b      	uxth	r3, r3
1000896e:	8423      	strh	r3, [r4, #32]
					module->status = STATUS_OK;
					module->dir = SPI_DIRECTION_IDLE;
				}
			} else {
				_spi_read(module);
				if (module->remaining_rx_buffer_length == 0) {
10008970:	8c23      	ldrh	r3, [r4, #32]
10008972:	b29b      	uxth	r3, r3
10008974:	2b00      	cmp	r3, #0
10008976:	d138      	bne.n	100089ea <spi_rx1_isr_handler+0x122>
					if(module->dir == SPI_DIRECTION_READ) {
10008978:	79e3      	ldrb	r3, [r4, #7]
1000897a:	2b00      	cmp	r3, #0
1000897c:	d114      	bne.n	100089a8 <spi_rx1_isr_handler+0xe0>
						if ((module->enabled_callback & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) &&
1000897e:	3327      	adds	r3, #39	; 0x27
10008980:	5ce3      	ldrb	r3, [r4, r3]
10008982:	079b      	lsls	r3, r3, #30
10008984:	d531      	bpl.n	100089ea <spi_rx1_isr_handler+0x122>
							(module->registered_callback & (1 << SPI_CALLBACK_BUFFER_RECEIVED))) {
10008986:	2326      	movs	r3, #38	; 0x26
				}
			} else {
				_spi_read(module);
				if (module->remaining_rx_buffer_length == 0) {
					if(module->dir == SPI_DIRECTION_READ) {
						if ((module->enabled_callback & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) &&
10008988:	5ce3      	ldrb	r3, [r4, r3]
1000898a:	079b      	lsls	r3, r3, #30
1000898c:	d52d      	bpl.n	100089ea <spi_rx1_isr_handler+0x122>
							(module->registered_callback & (1 << SPI_CALLBACK_BUFFER_RECEIVED))) {
							module->status = STATUS_OK;
1000898e:	2200      	movs	r2, #0
10008990:	2328      	movs	r3, #40	; 0x28
10008992:	54e2      	strb	r2, [r4, r3]
							module->hw->RX_INTERRUPT_MASK.reg &=
10008994:	6821      	ldr	r1, [r4, #0]
10008996:	3230      	adds	r2, #48	; 0x30
10008998:	5c8b      	ldrb	r3, [r1, r2]
1000899a:	2001      	movs	r0, #1
1000899c:	4383      	bics	r3, r0
1000899e:	548b      	strb	r3, [r1, r2]
									~(SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
100089a0:	68e3      	ldr	r3, [r4, #12]
100089a2:	0020      	movs	r0, r4
100089a4:	4798      	blx	r3
100089a6:	e020      	b.n	100089ea <spi_rx1_isr_handler+0x122>
						}
					} else if (module->dir == SPI_DIRECTION_BOTH) {
100089a8:	79e3      	ldrb	r3, [r4, #7]
100089aa:	2b02      	cmp	r3, #2
100089ac:	d11d      	bne.n	100089ea <spi_rx1_isr_handler+0x122>
						if ((module->enabled_callback & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) &&
100089ae:	3325      	adds	r3, #37	; 0x25
100089b0:	5ce3      	ldrb	r3, [r4, r3]
100089b2:	075b      	lsls	r3, r3, #29
100089b4:	d519      	bpl.n	100089ea <spi_rx1_isr_handler+0x122>
							(module->registered_callback & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED))) {
100089b6:	2326      	movs	r3, #38	; 0x26
							module->hw->RX_INTERRUPT_MASK.reg &=
									~(SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
						}
					} else if (module->dir == SPI_DIRECTION_BOTH) {
						if ((module->enabled_callback & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) &&
100089b8:	5ce3      	ldrb	r3, [r4, r3]
100089ba:	075b      	lsls	r3, r3, #29
100089bc:	d515      	bpl.n	100089ea <spi_rx1_isr_handler+0x122>
							(module->registered_callback & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED))) {
							module->hw->RX_INTERRUPT_MASK.reg &=
100089be:	6821      	ldr	r1, [r4, #0]
100089c0:	2230      	movs	r2, #48	; 0x30
100089c2:	5c8b      	ldrb	r3, [r1, r2]
100089c4:	2001      	movs	r0, #1
100089c6:	4383      	bics	r3, r0
100089c8:	548b      	strb	r3, [r1, r2]
									~(SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
							if (flag_direction_both[1]) {
100089ca:	4b09      	ldr	r3, [pc, #36]	; (100089f0 <spi_rx1_isr_handler+0x128>)
100089cc:	785b      	ldrb	r3, [r3, #1]
100089ce:	2b00      	cmp	r3, #0
100089d0:	d008      	beq.n	100089e4 <spi_rx1_isr_handler+0x11c>
								module->status = STATUS_OK;
100089d2:	2300      	movs	r3, #0
100089d4:	3a08      	subs	r2, #8
100089d6:	54a3      	strb	r3, [r4, r2]
								flag_direction_both[1] = false;
100089d8:	4a05      	ldr	r2, [pc, #20]	; (100089f0 <spi_rx1_isr_handler+0x128>)
100089da:	7053      	strb	r3, [r2, #1]
								(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
100089dc:	6923      	ldr	r3, [r4, #16]
100089de:	0020      	movs	r0, r4
100089e0:	4798      	blx	r3
100089e2:	e002      	b.n	100089ea <spi_rx1_isr_handler+0x122>
							} else {
								flag_direction_both[1] = true;
100089e4:	2201      	movs	r2, #1
100089e6:	4b02      	ldr	r3, [pc, #8]	; (100089f0 <spi_rx1_isr_handler+0x128>)
100089e8:	705a      	strb	r2, [r3, #1]
					}
				}
			}
		}
	}
}
100089ea:	bd10      	pop	{r4, pc}
100089ec:	10019530 	.word	0x10019530
100089f0:	10017a74 	.word	0x10017a74

100089f4 <spi_tx1_isr_handler>:

void spi_tx1_isr_handler(void)
{
100089f4:	b570      	push	{r4, r5, r6, lr}
	struct spi_module *module = _spi_instances[1];
100089f6:	4b40      	ldr	r3, [pc, #256]	; (10008af8 <spi_tx1_isr_handler+0x104>)
100089f8:	6858      	ldr	r0, [r3, #4]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->TRANSMIT_STATUS.reg;
100089fa:	6802      	ldr	r2, [r0, #0]
100089fc:	7a13      	ldrb	r3, [r2, #8]
	flags &= module->hw->TX_INTERRUPT_MASK.reg;
100089fe:	212c      	movs	r1, #44	; 0x2c
10008a00:	5c51      	ldrb	r1, [r2, r1]
10008a02:	400b      	ands	r3, r1

	if (flags & SPI_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_1) {
10008a04:	07d9      	lsls	r1, r3, #31
10008a06:	d53c      	bpl.n	10008a82 <spi_tx1_isr_handler+0x8e>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
10008a08:	7941      	ldrb	r1, [r0, #5]
10008a0a:	2901      	cmp	r1, #1
10008a0c:	d11a      	bne.n	10008a44 <spi_tx1_isr_handler+0x50>
		(module->dir == SPI_DIRECTION_READ)) {
10008a0e:	79c1      	ldrb	r1, [r0, #7]
	uint32_t flags = module->hw->TRANSMIT_STATUS.reg;
	flags &= module->hw->TX_INTERRUPT_MASK.reg;

	if (flags & SPI_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_1) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
10008a10:	2900      	cmp	r1, #0
10008a12:	d113      	bne.n	10008a3c <spi_tx1_isr_handler+0x48>
{
	/* Pointer to the hardware module instance */
	Spi *const spi_hw = module->hw;

	/* Write dummy byte */
	spi_hw->TRANSMIT_DATA.reg = dummy_write;
10008a14:	4939      	ldr	r1, [pc, #228]	; (10008afc <spi_tx1_isr_handler+0x108>)
10008a16:	7809      	ldrb	r1, [r1, #0]
10008a18:	7011      	strb	r1, [r2, #0]

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
10008a1a:	8c42      	ldrh	r2, [r0, #34]	; 0x22
10008a1c:	3a01      	subs	r2, #1
10008a1e:	b292      	uxth	r2, r2
10008a20:	8442      	strh	r2, [r0, #34]	; 0x22
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
		(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
			if (module->remaining_dummy_buffer_length == 0) {
10008a22:	8c42      	ldrh	r2, [r0, #34]	; 0x22
10008a24:	b292      	uxth	r2, r2
10008a26:	2a00      	cmp	r2, #0
10008a28:	d105      	bne.n	10008a36 <spi_tx1_isr_handler+0x42>
				/* Disable the Data Register Empty Interrupt */
				module->hw->TX_INTERRUPT_MASK.reg &=
10008a2a:	6804      	ldr	r4, [r0, #0]
10008a2c:	212c      	movs	r1, #44	; 0x2c
10008a2e:	5c62      	ldrb	r2, [r4, r1]
10008a30:	2501      	movs	r5, #1
10008a32:	43aa      	bics	r2, r5
10008a34:	5462      	strb	r2, [r4, r1]
			}
		}
#  endif
		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
10008a36:	7941      	ldrb	r1, [r0, #5]
				module->hw->TX_INTERRUPT_MASK.reg &=
				~SPI_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK;
			}
		}
#  endif
		if (0
10008a38:	2901      	cmp	r1, #1
10008a3a:	d103      	bne.n	10008a44 <spi_tx1_isr_handler+0x50>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
		(module->dir != SPI_DIRECTION_READ))
10008a3c:	79c2      	ldrb	r2, [r0, #7]
			}
		}
#  endif
		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
10008a3e:	2a00      	cmp	r2, #0
10008a40:	d105      	bne.n	10008a4e <spi_tx1_isr_handler+0x5a>
10008a42:	e01e      	b.n	10008a82 <spi_tx1_isr_handler+0x8e>
		(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
10008a44:	2900      	cmp	r1, #0
10008a46:	d11c      	bne.n	10008a82 <spi_tx1_isr_handler+0x8e>
		(module->dir != SPI_DIRECTION_READ))
10008a48:	79c2      	ldrb	r2, [r0, #7]
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
		(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
10008a4a:	2a00      	cmp	r2, #0
10008a4c:	d019      	beq.n	10008a82 <spi_tx1_isr_handler+0x8e>
{
	/* Pointer to the hardware module instance */
	Spi *const spi_hw = module->hw;

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
10008a4e:	69c2      	ldr	r2, [r0, #28]
10008a50:	7811      	ldrb	r1, [r2, #0]
10008a52:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
10008a54:	3201      	adds	r2, #1
10008a56:	61c2      	str	r2, [r0, #28]

	/* Write the data to send*/
	spi_hw->TRANSMIT_DATA.reg = data_to_send & SPI_TRANSMIT_DATA_MASK;
10008a58:	6802      	ldr	r2, [r0, #0]
10008a5a:	7011      	strb	r1, [r2, #0]

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
10008a5c:	8c82      	ldrh	r2, [r0, #36]	; 0x24
10008a5e:	3a01      	subs	r2, #1
10008a60:	b292      	uxth	r2, r2
10008a62:	8482      	strh	r2, [r0, #36]	; 0x24
		|| ((module->mode == SPI_MODE_SLAVE) &&
		(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
10008a64:	8c82      	ldrh	r2, [r0, #36]	; 0x24
10008a66:	b292      	uxth	r2, r2
10008a68:	2a00      	cmp	r2, #0
10008a6a:	d10a      	bne.n	10008a82 <spi_tx1_isr_handler+0x8e>
				module->hw->TX_INTERRUPT_MASK.reg &=
10008a6c:	6804      	ldr	r4, [r0, #0]
10008a6e:	322c      	adds	r2, #44	; 0x2c
10008a70:	5ca1      	ldrb	r1, [r4, r2]
10008a72:	2501      	movs	r5, #1
10008a74:	43a9      	bics	r1, r5
10008a76:	54a1      	strb	r1, [r4, r2]
						~SPI_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK;
				module->hw->TX_INTERRUPT_MASK.reg |=
10008a78:	6804      	ldr	r4, [r0, #0]
10008a7a:	5ca5      	ldrb	r5, [r4, r2]
10008a7c:	2110      	movs	r1, #16
10008a7e:	4329      	orrs	r1, r5
10008a80:	54a1      	strb	r1, [r4, r2]
				SPI_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
			}
		}
	}
	if (flags & SPI_TRANSMIT_STATUS_TX_FIFO_EMPTY) {
10008a82:	06db      	lsls	r3, r3, #27
10008a84:	d536      	bpl.n	10008af4 <spi_tx1_isr_handler+0x100>
		if (module->dir == SPI_DIRECTION_WRITE) {
10008a86:	79c3      	ldrb	r3, [r0, #7]
10008a88:	2b01      	cmp	r3, #1
10008a8a:	d113      	bne.n	10008ab4 <spi_tx1_isr_handler+0xc0>
			if ((module->enabled_callback & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)) &&
10008a8c:	3326      	adds	r3, #38	; 0x26
10008a8e:	5cc3      	ldrb	r3, [r0, r3]
10008a90:	07db      	lsls	r3, r3, #31
10008a92:	d52f      	bpl.n	10008af4 <spi_tx1_isr_handler+0x100>
			(module->registered_callback & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED))) {
10008a94:	2326      	movs	r3, #38	; 0x26
			}
		}
	}
	if (flags & SPI_TRANSMIT_STATUS_TX_FIFO_EMPTY) {
		if (module->dir == SPI_DIRECTION_WRITE) {
			if ((module->enabled_callback & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)) &&
10008a96:	5cc3      	ldrb	r3, [r0, r3]
10008a98:	07db      	lsls	r3, r3, #31
10008a9a:	d52b      	bpl.n	10008af4 <spi_tx1_isr_handler+0x100>
			(module->registered_callback & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED))) {
				module->status = STATUS_OK;
10008a9c:	2200      	movs	r2, #0
10008a9e:	2328      	movs	r3, #40	; 0x28
10008aa0:	54c2      	strb	r2, [r0, r3]
				/* Disable interrupt */
				module->hw->TX_INTERRUPT_MASK.reg &=
10008aa2:	6801      	ldr	r1, [r0, #0]
10008aa4:	322c      	adds	r2, #44	; 0x2c
10008aa6:	5c8b      	ldrb	r3, [r1, r2]
10008aa8:	2410      	movs	r4, #16
10008aaa:	43a3      	bics	r3, r4
10008aac:	548b      	strb	r3, [r1, r2]
						~SPI_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
10008aae:	6883      	ldr	r3, [r0, #8]
10008ab0:	4798      	blx	r3
10008ab2:	e01f      	b.n	10008af4 <spi_tx1_isr_handler+0x100>
			}
		} else if (module->dir == SPI_DIRECTION_BOTH) {
10008ab4:	79c3      	ldrb	r3, [r0, #7]
10008ab6:	2b02      	cmp	r3, #2
10008ab8:	d11c      	bne.n	10008af4 <spi_tx1_isr_handler+0x100>
			if ((module->enabled_callback & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) &&
10008aba:	3325      	adds	r3, #37	; 0x25
10008abc:	5cc3      	ldrb	r3, [r0, r3]
10008abe:	075b      	lsls	r3, r3, #29
10008ac0:	d518      	bpl.n	10008af4 <spi_tx1_isr_handler+0x100>
				(module->registered_callback & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED))) {
10008ac2:	2326      	movs	r3, #38	; 0x26
				module->hw->TX_INTERRUPT_MASK.reg &=
						~SPI_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
			}
		} else if (module->dir == SPI_DIRECTION_BOTH) {
			if ((module->enabled_callback & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) &&
10008ac4:	5cc3      	ldrb	r3, [r0, r3]
10008ac6:	075b      	lsls	r3, r3, #29
10008ac8:	d514      	bpl.n	10008af4 <spi_tx1_isr_handler+0x100>
				(module->registered_callback & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED))) {
				/* Disable interrupt */
				module->hw->TX_INTERRUPT_MASK.reg &=
10008aca:	6801      	ldr	r1, [r0, #0]
10008acc:	222c      	movs	r2, #44	; 0x2c
10008ace:	5c8b      	ldrb	r3, [r1, r2]
10008ad0:	2410      	movs	r4, #16
10008ad2:	43a3      	bics	r3, r4
10008ad4:	548b      	strb	r3, [r1, r2]
						~SPI_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
				if (flag_direction_both[1]) {
10008ad6:	4b0a      	ldr	r3, [pc, #40]	; (10008b00 <spi_tx1_isr_handler+0x10c>)
10008ad8:	785b      	ldrb	r3, [r3, #1]
10008ada:	2b00      	cmp	r3, #0
10008adc:	d007      	beq.n	10008aee <spi_tx1_isr_handler+0xfa>
					module->status = STATUS_OK;
10008ade:	2300      	movs	r3, #0
10008ae0:	3a04      	subs	r2, #4
10008ae2:	5483      	strb	r3, [r0, r2]
					flag_direction_both[1] = false;
10008ae4:	4a06      	ldr	r2, [pc, #24]	; (10008b00 <spi_tx1_isr_handler+0x10c>)
10008ae6:	7053      	strb	r3, [r2, #1]
					(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
10008ae8:	6903      	ldr	r3, [r0, #16]
10008aea:	4798      	blx	r3
10008aec:	e002      	b.n	10008af4 <spi_tx1_isr_handler+0x100>
				} else {
					flag_direction_both[1] = true;
10008aee:	2201      	movs	r2, #1
10008af0:	4b03      	ldr	r3, [pc, #12]	; (10008b00 <spi_tx1_isr_handler+0x10c>)
10008af2:	705a      	strb	r2, [r3, #1]
				}
			}
		}
	}
}
10008af4:	bd70      	pop	{r4, r5, r6, pc}
10008af6:	46c0      	nop			; (mov r8, r8)
10008af8:	10019530 	.word	0x10019530
10008afc:	10017a76 	.word	0x10017a76
10008b00:	10017a74 	.word	0x10017a74

10008b04 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
10008b04:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
10008b06:	4a06      	ldr	r2, [pc, #24]	; (10008b20 <_sbrk+0x1c>)
10008b08:	6812      	ldr	r2, [r2, #0]
10008b0a:	2a00      	cmp	r2, #0
10008b0c:	d102      	bne.n	10008b14 <_sbrk+0x10>
		heap = (unsigned char *)&_end;
10008b0e:	4905      	ldr	r1, [pc, #20]	; (10008b24 <_sbrk+0x20>)
10008b10:	4a03      	ldr	r2, [pc, #12]	; (10008b20 <_sbrk+0x1c>)
10008b12:	6011      	str	r1, [r2, #0]
	}
	prev_heap = heap;
10008b14:	4a02      	ldr	r2, [pc, #8]	; (10008b20 <_sbrk+0x1c>)
10008b16:	6810      	ldr	r0, [r2, #0]

	heap += incr;
10008b18:	18c3      	adds	r3, r0, r3
10008b1a:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
10008b1c:	4770      	bx	lr
10008b1e:	46c0      	nop			; (mov r8, r8)
10008b20:	10017a78 	.word	0x10017a78
10008b24:	1001b148 	.word	0x1001b148

10008b28 <_close>:
}

extern int _close(int file)
{
	return -1;
}
10008b28:	2001      	movs	r0, #1
10008b2a:	4240      	negs	r0, r0
10008b2c:	4770      	bx	lr
10008b2e:	46c0      	nop			; (mov r8, r8)

10008b30 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
10008b30:	2380      	movs	r3, #128	; 0x80
10008b32:	019b      	lsls	r3, r3, #6
10008b34:	604b      	str	r3, [r1, #4]

	return 0;
}
10008b36:	2000      	movs	r0, #0
10008b38:	4770      	bx	lr
10008b3a:	46c0      	nop			; (mov r8, r8)

10008b3c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
10008b3c:	2001      	movs	r0, #1
10008b3e:	4770      	bx	lr

10008b40 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
10008b40:	2000      	movs	r0, #0
10008b42:	4770      	bx	lr

10008b44 <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
10008b44:	b510      	push	{r4, lr}
10008b46:	b082      	sub	sp, #8
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
10008b48:	2324      	movs	r3, #36	; 0x24
10008b4a:	4a25      	ldr	r2, [pc, #148]	; (10008be0 <set_int_enable+0x9c>)
10008b4c:	5cd3      	ldrb	r3, [r2, r3]
10008b4e:	2b00      	cmp	r3, #0
10008b50:	d019      	beq.n	10008b86 <set_int_enable+0x42>
        if (enable)
10008b52:	2800      	cmp	r0, #0
10008b54:	d003      	beq.n	10008b5e <set_int_enable+0x1a>
            tmp = BIT_DMP_INT_EN;
10008b56:	2202      	movs	r2, #2
10008b58:	466b      	mov	r3, sp
10008b5a:	71da      	strb	r2, [r3, #7]
10008b5c:	e002      	b.n	10008b64 <set_int_enable+0x20>
        else
            tmp = 0x00;
10008b5e:	2200      	movs	r2, #0
10008b60:	466b      	mov	r3, sp
10008b62:	71da      	strb	r2, [r3, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
10008b64:	4b1e      	ldr	r3, [pc, #120]	; (10008be0 <set_int_enable+0x9c>)
10008b66:	681a      	ldr	r2, [r3, #0]
10008b68:	7c51      	ldrb	r1, [r2, #17]
10008b6a:	685b      	ldr	r3, [r3, #4]
10008b6c:	7818      	ldrb	r0, [r3, #0]
10008b6e:	466b      	mov	r3, sp
10008b70:	3307      	adds	r3, #7
10008b72:	2201      	movs	r2, #1
10008b74:	4c1b      	ldr	r4, [pc, #108]	; (10008be4 <set_int_enable+0xa0>)
10008b76:	47a0      	blx	r4
10008b78:	2800      	cmp	r0, #0
10008b7a:	d127      	bne.n	10008bcc <set_int_enable+0x88>
            return -1;
        st.chip_cfg.int_enable = tmp;
10008b7c:	466b      	mov	r3, sp
10008b7e:	79da      	ldrb	r2, [r3, #7]
10008b80:	4b17      	ldr	r3, [pc, #92]	; (10008be0 <set_int_enable+0x9c>)
10008b82:	745a      	strb	r2, [r3, #17]
10008b84:	e02a      	b.n	10008bdc <set_int_enable+0x98>
    } else {
        if (!st.chip_cfg.sensors)
10008b86:	4b16      	ldr	r3, [pc, #88]	; (10008be0 <set_int_enable+0x9c>)
10008b88:	7a9b      	ldrb	r3, [r3, #10]
10008b8a:	2b00      	cmp	r3, #0
10008b8c:	d021      	beq.n	10008bd2 <set_int_enable+0x8e>
            return -1;
        if (enable && st.chip_cfg.int_enable)
10008b8e:	2800      	cmp	r0, #0
10008b90:	d008      	beq.n	10008ba4 <set_int_enable+0x60>
10008b92:	4b13      	ldr	r3, [pc, #76]	; (10008be0 <set_int_enable+0x9c>)
10008b94:	7c5b      	ldrb	r3, [r3, #17]
            return 0;
10008b96:	2000      	movs	r0, #0
            return -1;
        st.chip_cfg.int_enable = tmp;
    } else {
        if (!st.chip_cfg.sensors)
            return -1;
        if (enable && st.chip_cfg.int_enable)
10008b98:	2b00      	cmp	r3, #0
10008b9a:	d11f      	bne.n	10008bdc <set_int_enable+0x98>
            return 0;
        if (enable)
            tmp = BIT_DATA_RDY_EN;
10008b9c:	2201      	movs	r2, #1
10008b9e:	466b      	mov	r3, sp
10008ba0:	71da      	strb	r2, [r3, #7]
10008ba2:	e002      	b.n	10008baa <set_int_enable+0x66>
        else
            tmp = 0x00;
10008ba4:	2200      	movs	r2, #0
10008ba6:	466b      	mov	r3, sp
10008ba8:	71da      	strb	r2, [r3, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
10008baa:	4b0d      	ldr	r3, [pc, #52]	; (10008be0 <set_int_enable+0x9c>)
10008bac:	681a      	ldr	r2, [r3, #0]
10008bae:	7c51      	ldrb	r1, [r2, #17]
10008bb0:	685b      	ldr	r3, [r3, #4]
10008bb2:	7818      	ldrb	r0, [r3, #0]
10008bb4:	466b      	mov	r3, sp
10008bb6:	3307      	adds	r3, #7
10008bb8:	2201      	movs	r2, #1
10008bba:	4c0a      	ldr	r4, [pc, #40]	; (10008be4 <set_int_enable+0xa0>)
10008bbc:	47a0      	blx	r4
10008bbe:	2800      	cmp	r0, #0
10008bc0:	d10a      	bne.n	10008bd8 <set_int_enable+0x94>
            return -1;
        st.chip_cfg.int_enable = tmp;
10008bc2:	466b      	mov	r3, sp
10008bc4:	79da      	ldrb	r2, [r3, #7]
10008bc6:	4b06      	ldr	r3, [pc, #24]	; (10008be0 <set_int_enable+0x9c>)
10008bc8:	745a      	strb	r2, [r3, #17]
10008bca:	e007      	b.n	10008bdc <set_int_enable+0x98>
        if (enable)
            tmp = BIT_DMP_INT_EN;
        else
            tmp = 0x00;
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
            return -1;
10008bcc:	2001      	movs	r0, #1
10008bce:	4240      	negs	r0, r0
10008bd0:	e004      	b.n	10008bdc <set_int_enable+0x98>
        st.chip_cfg.int_enable = tmp;
    } else {
        if (!st.chip_cfg.sensors)
            return -1;
10008bd2:	2001      	movs	r0, #1
10008bd4:	4240      	negs	r0, r0
10008bd6:	e001      	b.n	10008bdc <set_int_enable+0x98>
        if (enable)
            tmp = BIT_DATA_RDY_EN;
        else
            tmp = 0x00;
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
            return -1;
10008bd8:	2001      	movs	r0, #1
10008bda:	4240      	negs	r0, r0
        st.chip_cfg.int_enable = tmp;
    }
    return 0;
}
10008bdc:	b002      	add	sp, #8
10008bde:	bd10      	pop	{r4, pc}
10008be0:	100179b0 	.word	0x100179b0
10008be4:	1000afd1 	.word	0x1000afd1

10008be8 <mpu_get_temperature>:
 *  @param[out] data        Data in q16 format.
 *  @param[out] timestamp   Timestamp in milliseconds. Null if not needed.
 *  @return     0 if successful.
 */
int mpu_get_temperature(long *data, unsigned long *timestamp)
{
10008be8:	b5f0      	push	{r4, r5, r6, r7, lr}
10008bea:	b085      	sub	sp, #20
10008bec:	0007      	movs	r7, r0
10008bee:	000e      	movs	r6, r1
    unsigned char tmp[2];
    short raw;

    if (!(st.chip_cfg.sensors))
10008bf0:	4b21      	ldr	r3, [pc, #132]	; (10008c78 <mpu_get_temperature+0x90>)
10008bf2:	7a9b      	ldrb	r3, [r3, #10]
10008bf4:	2b00      	cmp	r3, #0
10008bf6:	d035      	beq.n	10008c64 <mpu_get_temperature+0x7c>
        return -1;

    if (i2c_read(st.hw->addr, st.reg->temp, 2, tmp))
10008bf8:	4b1f      	ldr	r3, [pc, #124]	; (10008c78 <mpu_get_temperature+0x90>)
10008bfa:	681a      	ldr	r2, [r3, #0]
10008bfc:	7c11      	ldrb	r1, [r2, #16]
10008bfe:	685b      	ldr	r3, [r3, #4]
10008c00:	7818      	ldrb	r0, [r3, #0]
10008c02:	ab03      	add	r3, sp, #12
10008c04:	2202      	movs	r2, #2
10008c06:	4c1d      	ldr	r4, [pc, #116]	; (10008c7c <mpu_get_temperature+0x94>)
10008c08:	47a0      	blx	r4
10008c0a:	9001      	str	r0, [sp, #4]
10008c0c:	2800      	cmp	r0, #0
10008c0e:	d12d      	bne.n	10008c6c <mpu_get_temperature+0x84>
        return -1;
    raw = (tmp[0] << 8) | tmp[1];
10008c10:	ab03      	add	r3, sp, #12
10008c12:	781c      	ldrb	r4, [r3, #0]
10008c14:	0224      	lsls	r4, r4, #8
10008c16:	785b      	ldrb	r3, [r3, #1]
10008c18:	431c      	orrs	r4, r3
10008c1a:	b224      	sxth	r4, r4
    if (timestamp)
10008c1c:	2e00      	cmp	r6, #0
10008c1e:	d002      	beq.n	10008c26 <mpu_get_temperature+0x3e>
        get_ms(timestamp);
10008c20:	0030      	movs	r0, r6
10008c22:	4b17      	ldr	r3, [pc, #92]	; (10008c80 <mpu_get_temperature+0x98>)
10008c24:	4798      	blx	r3

    data[0] = (long)((35 + ((raw - (float)st.hw->temp_offset) / st.hw->temp_sens)) * 65536L);
10008c26:	4b14      	ldr	r3, [pc, #80]	; (10008c78 <mpu_get_temperature+0x90>)
10008c28:	685d      	ldr	r5, [r3, #4]
10008c2a:	4e16      	ldr	r6, [pc, #88]	; (10008c84 <mpu_get_temperature+0x9c>)
10008c2c:	0020      	movs	r0, r4
10008c2e:	47b0      	blx	r6
10008c30:	1c04      	adds	r4, r0, #0
10008c32:	2308      	movs	r3, #8
10008c34:	5ee8      	ldrsh	r0, [r5, r3]
10008c36:	47b0      	blx	r6
10008c38:	1c01      	adds	r1, r0, #0
10008c3a:	1c20      	adds	r0, r4, #0
10008c3c:	4b12      	ldr	r3, [pc, #72]	; (10008c88 <mpu_get_temperature+0xa0>)
10008c3e:	4798      	blx	r3
10008c40:	1c04      	adds	r4, r0, #0
10008c42:	88e8      	ldrh	r0, [r5, #6]
10008c44:	47b0      	blx	r6
10008c46:	1c01      	adds	r1, r0, #0
10008c48:	1c20      	adds	r0, r4, #0
10008c4a:	4b10      	ldr	r3, [pc, #64]	; (10008c8c <mpu_get_temperature+0xa4>)
10008c4c:	4798      	blx	r3
10008c4e:	4910      	ldr	r1, [pc, #64]	; (10008c90 <mpu_get_temperature+0xa8>)
10008c50:	4b10      	ldr	r3, [pc, #64]	; (10008c94 <mpu_get_temperature+0xac>)
10008c52:	4798      	blx	r3
10008c54:	218f      	movs	r1, #143	; 0x8f
10008c56:	05c9      	lsls	r1, r1, #23
10008c58:	4b0f      	ldr	r3, [pc, #60]	; (10008c98 <mpu_get_temperature+0xb0>)
10008c5a:	4798      	blx	r3
10008c5c:	4b0f      	ldr	r3, [pc, #60]	; (10008c9c <mpu_get_temperature+0xb4>)
10008c5e:	4798      	blx	r3
10008c60:	6038      	str	r0, [r7, #0]
    return 0;
10008c62:	e006      	b.n	10008c72 <mpu_get_temperature+0x8a>
{
    unsigned char tmp[2];
    short raw;

    if (!(st.chip_cfg.sensors))
        return -1;
10008c64:	2301      	movs	r3, #1
10008c66:	425b      	negs	r3, r3
10008c68:	9301      	str	r3, [sp, #4]
10008c6a:	e002      	b.n	10008c72 <mpu_get_temperature+0x8a>

    if (i2c_read(st.hw->addr, st.reg->temp, 2, tmp))
        return -1;
10008c6c:	2301      	movs	r3, #1
10008c6e:	425b      	negs	r3, r3
10008c70:	9301      	str	r3, [sp, #4]
    if (timestamp)
        get_ms(timestamp);

    data[0] = (long)((35 + ((raw - (float)st.hw->temp_offset) / st.hw->temp_sens)) * 65536L);
    return 0;
}
10008c72:	9801      	ldr	r0, [sp, #4]
10008c74:	b005      	add	sp, #20
10008c76:	bdf0      	pop	{r4, r5, r6, r7, pc}
10008c78:	100179b0 	.word	0x100179b0
10008c7c:	1000b02d 	.word	0x1000b02d
10008c80:	1000b9d9 	.word	0x1000b9d9
10008c84:	100141b9 	.word	0x100141b9
10008c88:	10013e69 	.word	0x10013e69
10008c8c:	100138ad 	.word	0x100138ad
10008c90:	420c0000 	.word	0x420c0000
10008c94:	100135c1 	.word	0x100135c1
10008c98:	10013c41 	.word	0x10013c41
10008c9c:	10014175 	.word	0x10014175

10008ca0 <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
10008ca0:	b510      	push	{r4, lr}
10008ca2:	b082      	sub	sp, #8
    unsigned char data;

    if (!(st.chip_cfg.sensors))
10008ca4:	4b79      	ldr	r3, [pc, #484]	; (10008e8c <mpu_reset_fifo+0x1ec>)
10008ca6:	7a9b      	ldrb	r3, [r3, #10]
10008ca8:	2b00      	cmp	r3, #0
10008caa:	d100      	bne.n	10008cae <mpu_reset_fifo+0xe>
10008cac:	e0ce      	b.n	10008e4c <mpu_reset_fifo+0x1ac>
        return -1;

    data = 0;
10008cae:	466b      	mov	r3, sp
10008cb0:	3307      	adds	r3, #7
10008cb2:	2200      	movs	r2, #0
10008cb4:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
10008cb6:	4a75      	ldr	r2, [pc, #468]	; (10008e8c <mpu_reset_fifo+0x1ec>)
10008cb8:	6811      	ldr	r1, [r2, #0]
10008cba:	7c49      	ldrb	r1, [r1, #17]
10008cbc:	6852      	ldr	r2, [r2, #4]
10008cbe:	7810      	ldrb	r0, [r2, #0]
10008cc0:	2201      	movs	r2, #1
10008cc2:	4c73      	ldr	r4, [pc, #460]	; (10008e90 <mpu_reset_fifo+0x1f0>)
10008cc4:	47a0      	blx	r4
10008cc6:	2800      	cmp	r0, #0
10008cc8:	d000      	beq.n	10008ccc <mpu_reset_fifo+0x2c>
10008cca:	e0c2      	b.n	10008e52 <mpu_reset_fifo+0x1b2>
        return -1;
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
10008ccc:	4b6f      	ldr	r3, [pc, #444]	; (10008e8c <mpu_reset_fifo+0x1ec>)
10008cce:	681a      	ldr	r2, [r3, #0]
10008cd0:	7951      	ldrb	r1, [r2, #5]
10008cd2:	685b      	ldr	r3, [r3, #4]
10008cd4:	7818      	ldrb	r0, [r3, #0]
10008cd6:	466b      	mov	r3, sp
10008cd8:	3307      	adds	r3, #7
10008cda:	2201      	movs	r2, #1
10008cdc:	4c6c      	ldr	r4, [pc, #432]	; (10008e90 <mpu_reset_fifo+0x1f0>)
10008cde:	47a0      	blx	r4
10008ce0:	2800      	cmp	r0, #0
10008ce2:	d000      	beq.n	10008ce6 <mpu_reset_fifo+0x46>
10008ce4:	e0b8      	b.n	10008e58 <mpu_reset_fifo+0x1b8>
        return -1;
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
10008ce6:	4b69      	ldr	r3, [pc, #420]	; (10008e8c <mpu_reset_fifo+0x1ec>)
10008ce8:	681a      	ldr	r2, [r3, #0]
10008cea:	7911      	ldrb	r1, [r2, #4]
10008cec:	685b      	ldr	r3, [r3, #4]
10008cee:	7818      	ldrb	r0, [r3, #0]
10008cf0:	466b      	mov	r3, sp
10008cf2:	3307      	adds	r3, #7
10008cf4:	2201      	movs	r2, #1
10008cf6:	4c66      	ldr	r4, [pc, #408]	; (10008e90 <mpu_reset_fifo+0x1f0>)
10008cf8:	47a0      	blx	r4
10008cfa:	2800      	cmp	r0, #0
10008cfc:	d000      	beq.n	10008d00 <mpu_reset_fifo+0x60>
10008cfe:	e0ae      	b.n	10008e5e <mpu_reset_fifo+0x1be>
        return -1;

    if (st.chip_cfg.dmp_on) {
10008d00:	2324      	movs	r3, #36	; 0x24
10008d02:	4a62      	ldr	r2, [pc, #392]	; (10008e8c <mpu_reset_fifo+0x1ec>)
10008d04:	5cd3      	ldrb	r3, [r2, r3]
10008d06:	2b00      	cmp	r3, #0
10008d08:	d04f      	beq.n	10008daa <mpu_reset_fifo+0x10a>
        data = BIT_FIFO_RST | BIT_DMP_RST;
10008d0a:	466b      	mov	r3, sp
10008d0c:	3307      	adds	r3, #7
10008d0e:	220c      	movs	r2, #12
10008d10:	701a      	strb	r2, [r3, #0]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
10008d12:	4a5e      	ldr	r2, [pc, #376]	; (10008e8c <mpu_reset_fifo+0x1ec>)
10008d14:	6811      	ldr	r1, [r2, #0]
10008d16:	7909      	ldrb	r1, [r1, #4]
10008d18:	6852      	ldr	r2, [r2, #4]
10008d1a:	7810      	ldrb	r0, [r2, #0]
10008d1c:	2201      	movs	r2, #1
10008d1e:	4c5c      	ldr	r4, [pc, #368]	; (10008e90 <mpu_reset_fifo+0x1f0>)
10008d20:	47a0      	blx	r4
10008d22:	2800      	cmp	r0, #0
10008d24:	d000      	beq.n	10008d28 <mpu_reset_fifo+0x88>
10008d26:	e09d      	b.n	10008e64 <mpu_reset_fifo+0x1c4>
            return -1;
        delay_ms(50);
10008d28:	3032      	adds	r0, #50	; 0x32
10008d2a:	4b5a      	ldr	r3, [pc, #360]	; (10008e94 <mpu_reset_fifo+0x1f4>)
10008d2c:	4798      	blx	r3
        data = BIT_DMP_EN | BIT_FIFO_EN;
10008d2e:	22c0      	movs	r2, #192	; 0xc0
10008d30:	466b      	mov	r3, sp
10008d32:	71da      	strb	r2, [r3, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
10008d34:	4b55      	ldr	r3, [pc, #340]	; (10008e8c <mpu_reset_fifo+0x1ec>)
10008d36:	7a9b      	ldrb	r3, [r3, #10]
10008d38:	07db      	lsls	r3, r3, #31
10008d3a:	d502      	bpl.n	10008d42 <mpu_reset_fifo+0xa2>
            data |= BIT_AUX_IF_EN;
10008d3c:	3220      	adds	r2, #32
10008d3e:	466b      	mov	r3, sp
10008d40:	71da      	strb	r2, [r3, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
10008d42:	4b52      	ldr	r3, [pc, #328]	; (10008e8c <mpu_reset_fifo+0x1ec>)
10008d44:	681a      	ldr	r2, [r3, #0]
10008d46:	7911      	ldrb	r1, [r2, #4]
10008d48:	685b      	ldr	r3, [r3, #4]
10008d4a:	7818      	ldrb	r0, [r3, #0]
10008d4c:	466b      	mov	r3, sp
10008d4e:	3307      	adds	r3, #7
10008d50:	2201      	movs	r2, #1
10008d52:	4c4f      	ldr	r4, [pc, #316]	; (10008e90 <mpu_reset_fifo+0x1f0>)
10008d54:	47a0      	blx	r4
10008d56:	2800      	cmp	r0, #0
10008d58:	d000      	beq.n	10008d5c <mpu_reset_fifo+0xbc>
10008d5a:	e086      	b.n	10008e6a <mpu_reset_fifo+0x1ca>
            return -1;
        if (st.chip_cfg.int_enable)
10008d5c:	4b4b      	ldr	r3, [pc, #300]	; (10008e8c <mpu_reset_fifo+0x1ec>)
10008d5e:	7c5b      	ldrb	r3, [r3, #17]
10008d60:	2b00      	cmp	r3, #0
10008d62:	d003      	beq.n	10008d6c <mpu_reset_fifo+0xcc>
            data = BIT_DMP_INT_EN;
10008d64:	2202      	movs	r2, #2
10008d66:	466b      	mov	r3, sp
10008d68:	71da      	strb	r2, [r3, #7]
10008d6a:	e002      	b.n	10008d72 <mpu_reset_fifo+0xd2>
        else
            data = 0;
10008d6c:	2200      	movs	r2, #0
10008d6e:	466b      	mov	r3, sp
10008d70:	71da      	strb	r2, [r3, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
10008d72:	4b46      	ldr	r3, [pc, #280]	; (10008e8c <mpu_reset_fifo+0x1ec>)
10008d74:	681a      	ldr	r2, [r3, #0]
10008d76:	7c51      	ldrb	r1, [r2, #17]
10008d78:	685b      	ldr	r3, [r3, #4]
10008d7a:	7818      	ldrb	r0, [r3, #0]
10008d7c:	466b      	mov	r3, sp
10008d7e:	3307      	adds	r3, #7
10008d80:	2201      	movs	r2, #1
10008d82:	4c43      	ldr	r4, [pc, #268]	; (10008e90 <mpu_reset_fifo+0x1f0>)
10008d84:	47a0      	blx	r4
10008d86:	2800      	cmp	r0, #0
10008d88:	d172      	bne.n	10008e70 <mpu_reset_fifo+0x1d0>
            return -1;
        data = 0;
10008d8a:	466b      	mov	r3, sp
10008d8c:	3307      	adds	r3, #7
10008d8e:	2200      	movs	r2, #0
10008d90:	701a      	strb	r2, [r3, #0]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
10008d92:	4a3e      	ldr	r2, [pc, #248]	; (10008e8c <mpu_reset_fifo+0x1ec>)
10008d94:	6811      	ldr	r1, [r2, #0]
10008d96:	7949      	ldrb	r1, [r1, #5]
10008d98:	6852      	ldr	r2, [r2, #4]
10008d9a:	7810      	ldrb	r0, [r2, #0]
10008d9c:	2201      	movs	r2, #1
10008d9e:	4c3c      	ldr	r4, [pc, #240]	; (10008e90 <mpu_reset_fifo+0x1f0>)
10008da0:	47a0      	blx	r4
10008da2:	1e43      	subs	r3, r0, #1
10008da4:	4198      	sbcs	r0, r3
10008da6:	4240      	negs	r0, r0
10008da8:	e06d      	b.n	10008e86 <mpu_reset_fifo+0x1e6>
            return -1;
    } else {
        data = BIT_FIFO_RST;
10008daa:	466b      	mov	r3, sp
10008dac:	3307      	adds	r3, #7
10008dae:	2204      	movs	r2, #4
10008db0:	701a      	strb	r2, [r3, #0]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
10008db2:	4a36      	ldr	r2, [pc, #216]	; (10008e8c <mpu_reset_fifo+0x1ec>)
10008db4:	6811      	ldr	r1, [r2, #0]
10008db6:	7909      	ldrb	r1, [r1, #4]
10008db8:	6852      	ldr	r2, [r2, #4]
10008dba:	7810      	ldrb	r0, [r2, #0]
10008dbc:	2201      	movs	r2, #1
10008dbe:	4c34      	ldr	r4, [pc, #208]	; (10008e90 <mpu_reset_fifo+0x1f0>)
10008dc0:	47a0      	blx	r4
10008dc2:	2800      	cmp	r0, #0
10008dc4:	d157      	bne.n	10008e76 <mpu_reset_fifo+0x1d6>
            return -1;
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
10008dc6:	4b31      	ldr	r3, [pc, #196]	; (10008e8c <mpu_reset_fifo+0x1ec>)
10008dc8:	7c9b      	ldrb	r3, [r3, #18]
10008dca:	2b00      	cmp	r3, #0
10008dcc:	d103      	bne.n	10008dd6 <mpu_reset_fifo+0x136>
10008dce:	4b2f      	ldr	r3, [pc, #188]	; (10008e8c <mpu_reset_fifo+0x1ec>)
10008dd0:	7a9b      	ldrb	r3, [r3, #10]
10008dd2:	07db      	lsls	r3, r3, #31
10008dd4:	d403      	bmi.n	10008dde <mpu_reset_fifo+0x13e>
            data = BIT_FIFO_EN;
10008dd6:	2240      	movs	r2, #64	; 0x40
10008dd8:	466b      	mov	r3, sp
10008dda:	71da      	strb	r2, [r3, #7]
10008ddc:	e002      	b.n	10008de4 <mpu_reset_fifo+0x144>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
10008dde:	2260      	movs	r2, #96	; 0x60
10008de0:	466b      	mov	r3, sp
10008de2:	71da      	strb	r2, [r3, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
10008de4:	4b29      	ldr	r3, [pc, #164]	; (10008e8c <mpu_reset_fifo+0x1ec>)
10008de6:	681a      	ldr	r2, [r3, #0]
10008de8:	7911      	ldrb	r1, [r2, #4]
10008dea:	685b      	ldr	r3, [r3, #4]
10008dec:	7818      	ldrb	r0, [r3, #0]
10008dee:	466b      	mov	r3, sp
10008df0:	3307      	adds	r3, #7
10008df2:	2201      	movs	r2, #1
10008df4:	4c26      	ldr	r4, [pc, #152]	; (10008e90 <mpu_reset_fifo+0x1f0>)
10008df6:	47a0      	blx	r4
10008df8:	2800      	cmp	r0, #0
10008dfa:	d13f      	bne.n	10008e7c <mpu_reset_fifo+0x1dc>
            return -1;
        delay_ms(50);
10008dfc:	3032      	adds	r0, #50	; 0x32
10008dfe:	4b25      	ldr	r3, [pc, #148]	; (10008e94 <mpu_reset_fifo+0x1f4>)
10008e00:	4798      	blx	r3
        if (st.chip_cfg.int_enable)
10008e02:	4b22      	ldr	r3, [pc, #136]	; (10008e8c <mpu_reset_fifo+0x1ec>)
10008e04:	7c5b      	ldrb	r3, [r3, #17]
10008e06:	2b00      	cmp	r3, #0
10008e08:	d003      	beq.n	10008e12 <mpu_reset_fifo+0x172>
            data = BIT_DATA_RDY_EN;
10008e0a:	2201      	movs	r2, #1
10008e0c:	466b      	mov	r3, sp
10008e0e:	71da      	strb	r2, [r3, #7]
10008e10:	e002      	b.n	10008e18 <mpu_reset_fifo+0x178>
        else
            data = 0;
10008e12:	2200      	movs	r2, #0
10008e14:	466b      	mov	r3, sp
10008e16:	71da      	strb	r2, [r3, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
10008e18:	4b1c      	ldr	r3, [pc, #112]	; (10008e8c <mpu_reset_fifo+0x1ec>)
10008e1a:	681a      	ldr	r2, [r3, #0]
10008e1c:	7c51      	ldrb	r1, [r2, #17]
10008e1e:	685b      	ldr	r3, [r3, #4]
10008e20:	7818      	ldrb	r0, [r3, #0]
10008e22:	466b      	mov	r3, sp
10008e24:	3307      	adds	r3, #7
10008e26:	2201      	movs	r2, #1
10008e28:	4c19      	ldr	r4, [pc, #100]	; (10008e90 <mpu_reset_fifo+0x1f0>)
10008e2a:	47a0      	blx	r4
10008e2c:	2800      	cmp	r0, #0
10008e2e:	d128      	bne.n	10008e82 <mpu_reset_fifo+0x1e2>
            return -1;
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
10008e30:	4a16      	ldr	r2, [pc, #88]	; (10008e8c <mpu_reset_fifo+0x1ec>)
10008e32:	0013      	movs	r3, r2
10008e34:	3310      	adds	r3, #16
10008e36:	6811      	ldr	r1, [r2, #0]
10008e38:	7949      	ldrb	r1, [r1, #5]
10008e3a:	6852      	ldr	r2, [r2, #4]
10008e3c:	7810      	ldrb	r0, [r2, #0]
10008e3e:	2201      	movs	r2, #1
10008e40:	4c13      	ldr	r4, [pc, #76]	; (10008e90 <mpu_reset_fifo+0x1f0>)
10008e42:	47a0      	blx	r4
10008e44:	1e43      	subs	r3, r0, #1
10008e46:	4198      	sbcs	r0, r3
10008e48:	4240      	negs	r0, r0
10008e4a:	e01c      	b.n	10008e86 <mpu_reset_fifo+0x1e6>
int mpu_reset_fifo(void)
{
    unsigned char data;

    if (!(st.chip_cfg.sensors))
        return -1;
10008e4c:	2001      	movs	r0, #1
10008e4e:	4240      	negs	r0, r0
10008e50:	e019      	b.n	10008e86 <mpu_reset_fifo+0x1e6>

    data = 0;
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
        return -1;
10008e52:	2001      	movs	r0, #1
10008e54:	4240      	negs	r0, r0
10008e56:	e016      	b.n	10008e86 <mpu_reset_fifo+0x1e6>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
        return -1;
10008e58:	2001      	movs	r0, #1
10008e5a:	4240      	negs	r0, r0
10008e5c:	e013      	b.n	10008e86 <mpu_reset_fifo+0x1e6>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
        return -1;
10008e5e:	2001      	movs	r0, #1
10008e60:	4240      	negs	r0, r0
10008e62:	e010      	b.n	10008e86 <mpu_reset_fifo+0x1e6>

    if (st.chip_cfg.dmp_on) {
        data = BIT_FIFO_RST | BIT_DMP_RST;
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
            return -1;
10008e64:	2001      	movs	r0, #1
10008e66:	4240      	negs	r0, r0
10008e68:	e00d      	b.n	10008e86 <mpu_reset_fifo+0x1e6>
        delay_ms(50);
        data = BIT_DMP_EN | BIT_FIFO_EN;
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
            data |= BIT_AUX_IF_EN;
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
            return -1;
10008e6a:	2001      	movs	r0, #1
10008e6c:	4240      	negs	r0, r0
10008e6e:	e00a      	b.n	10008e86 <mpu_reset_fifo+0x1e6>
        if (st.chip_cfg.int_enable)
            data = BIT_DMP_INT_EN;
        else
            data = 0;
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
            return -1;
10008e70:	2001      	movs	r0, #1
10008e72:	4240      	negs	r0, r0
10008e74:	e007      	b.n	10008e86 <mpu_reset_fifo+0x1e6>
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
            return -1;
    } else {
        data = BIT_FIFO_RST;
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
            return -1;
10008e76:	2001      	movs	r0, #1
10008e78:	4240      	negs	r0, r0
10008e7a:	e004      	b.n	10008e86 <mpu_reset_fifo+0x1e6>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
            data = BIT_FIFO_EN;
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
            return -1;
10008e7c:	2001      	movs	r0, #1
10008e7e:	4240      	negs	r0, r0
10008e80:	e001      	b.n	10008e86 <mpu_reset_fifo+0x1e6>
        if (st.chip_cfg.int_enable)
            data = BIT_DATA_RDY_EN;
        else
            data = 0;
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
            return -1;
10008e82:	2001      	movs	r0, #1
10008e84:	4240      	negs	r0, r0
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
            return -1;
    }
    return 0;
}
10008e86:	b002      	add	sp, #8
10008e88:	bd10      	pop	{r4, pc}
10008e8a:	46c0      	nop			; (mov r8, r8)
10008e8c:	100179b0 	.word	0x100179b0
10008e90:	1000afd1 	.word	0x1000afd1
10008e94:	10008129 	.word	0x10008129

10008e98 <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
10008e98:	b510      	push	{r4, lr}
10008e9a:	b082      	sub	sp, #8
    unsigned char data;

    if (!(st.chip_cfg.sensors))
10008e9c:	4b24      	ldr	r3, [pc, #144]	; (10008f30 <mpu_set_gyro_fsr+0x98>)
10008e9e:	7a9b      	ldrb	r3, [r3, #10]
10008ea0:	2b00      	cmp	r3, #0
10008ea2:	d03b      	beq.n	10008f1c <mpu_set_gyro_fsr+0x84>
        return -1;

    switch (fsr) {
10008ea4:	23fa      	movs	r3, #250	; 0xfa
10008ea6:	005b      	lsls	r3, r3, #1
10008ea8:	4298      	cmp	r0, r3
10008eaa:	d010      	beq.n	10008ece <mpu_set_gyro_fsr+0x36>
10008eac:	d802      	bhi.n	10008eb4 <mpu_set_gyro_fsr+0x1c>
10008eae:	28fa      	cmp	r0, #250	; 0xfa
10008eb0:	d009      	beq.n	10008ec6 <mpu_set_gyro_fsr+0x2e>
10008eb2:	e036      	b.n	10008f22 <mpu_set_gyro_fsr+0x8a>
10008eb4:	23fa      	movs	r3, #250	; 0xfa
10008eb6:	009b      	lsls	r3, r3, #2
10008eb8:	4298      	cmp	r0, r3
10008eba:	d00c      	beq.n	10008ed6 <mpu_set_gyro_fsr+0x3e>
10008ebc:	23fa      	movs	r3, #250	; 0xfa
10008ebe:	00db      	lsls	r3, r3, #3
10008ec0:	4298      	cmp	r0, r3
10008ec2:	d00c      	beq.n	10008ede <mpu_set_gyro_fsr+0x46>
10008ec4:	e02d      	b.n	10008f22 <mpu_set_gyro_fsr+0x8a>
    case 250:
        data = INV_FSR_250DPS << 3;
10008ec6:	2200      	movs	r2, #0
10008ec8:	466b      	mov	r3, sp
10008eca:	71da      	strb	r2, [r3, #7]
        break;
10008ecc:	e00a      	b.n	10008ee4 <mpu_set_gyro_fsr+0x4c>
    case 500:
        data = INV_FSR_500DPS << 3;
10008ece:	2208      	movs	r2, #8
10008ed0:	466b      	mov	r3, sp
10008ed2:	71da      	strb	r2, [r3, #7]
        break;
10008ed4:	e006      	b.n	10008ee4 <mpu_set_gyro_fsr+0x4c>
    case 1000:
        data = INV_FSR_1000DPS << 3;
10008ed6:	2210      	movs	r2, #16
10008ed8:	466b      	mov	r3, sp
10008eda:	71da      	strb	r2, [r3, #7]
        break;
10008edc:	e002      	b.n	10008ee4 <mpu_set_gyro_fsr+0x4c>
    case 2000:
        data = INV_FSR_2000DPS << 3;
10008ede:	2218      	movs	r2, #24
10008ee0:	466b      	mov	r3, sp
10008ee2:	71da      	strb	r2, [r3, #7]
        break;
    default:
        return -1;
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
10008ee4:	466b      	mov	r3, sp
10008ee6:	3307      	adds	r3, #7
10008ee8:	781b      	ldrb	r3, [r3, #0]
10008eea:	4a11      	ldr	r2, [pc, #68]	; (10008f30 <mpu_set_gyro_fsr+0x98>)
10008eec:	7a12      	ldrb	r2, [r2, #8]
10008eee:	08db      	lsrs	r3, r3, #3
        return 0;
10008ef0:	2000      	movs	r0, #0
        break;
    default:
        return -1;
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
10008ef2:	429a      	cmp	r2, r3
10008ef4:	d01a      	beq.n	10008f2c <mpu_set_gyro_fsr+0x94>
        return 0;
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
10008ef6:	4b0e      	ldr	r3, [pc, #56]	; (10008f30 <mpu_set_gyro_fsr+0x98>)
10008ef8:	681a      	ldr	r2, [r3, #0]
10008efa:	7991      	ldrb	r1, [r2, #6]
10008efc:	685b      	ldr	r3, [r3, #4]
10008efe:	7818      	ldrb	r0, [r3, #0]
10008f00:	466b      	mov	r3, sp
10008f02:	3307      	adds	r3, #7
10008f04:	2201      	movs	r2, #1
10008f06:	4c0b      	ldr	r4, [pc, #44]	; (10008f34 <mpu_set_gyro_fsr+0x9c>)
10008f08:	47a0      	blx	r4
10008f0a:	2800      	cmp	r0, #0
10008f0c:	d10c      	bne.n	10008f28 <mpu_set_gyro_fsr+0x90>
        return -1;
    st.chip_cfg.gyro_fsr = data >> 3;
10008f0e:	466b      	mov	r3, sp
10008f10:	3307      	adds	r3, #7
10008f12:	781b      	ldrb	r3, [r3, #0]
10008f14:	08db      	lsrs	r3, r3, #3
10008f16:	4a06      	ldr	r2, [pc, #24]	; (10008f30 <mpu_set_gyro_fsr+0x98>)
10008f18:	7213      	strb	r3, [r2, #8]
    return 0;
10008f1a:	e007      	b.n	10008f2c <mpu_set_gyro_fsr+0x94>
int mpu_set_gyro_fsr(unsigned short fsr)
{
    unsigned char data;

    if (!(st.chip_cfg.sensors))
        return -1;
10008f1c:	2001      	movs	r0, #1
10008f1e:	4240      	negs	r0, r0
10008f20:	e004      	b.n	10008f2c <mpu_set_gyro_fsr+0x94>
        break;
    case 2000:
        data = INV_FSR_2000DPS << 3;
        break;
    default:
        return -1;
10008f22:	2001      	movs	r0, #1
10008f24:	4240      	negs	r0, r0
10008f26:	e001      	b.n	10008f2c <mpu_set_gyro_fsr+0x94>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
        return 0;
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
        return -1;
10008f28:	2001      	movs	r0, #1
10008f2a:	4240      	negs	r0, r0
    st.chip_cfg.gyro_fsr = data >> 3;
    return 0;
}
10008f2c:	b002      	add	sp, #8
10008f2e:	bd10      	pop	{r4, pc}
10008f30:	100179b0 	.word	0x100179b0
10008f34:	1000afd1 	.word	0x1000afd1

10008f38 <mpu_get_accel_fsr>:
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
    switch (st.chip_cfg.accel_fsr) {
10008f38:	4b11      	ldr	r3, [pc, #68]	; (10008f80 <mpu_get_accel_fsr+0x48>)
10008f3a:	7a5b      	ldrb	r3, [r3, #9]
10008f3c:	2b01      	cmp	r3, #1
10008f3e:	d009      	beq.n	10008f54 <mpu_get_accel_fsr+0x1c>
10008f40:	2b00      	cmp	r3, #0
10008f42:	d004      	beq.n	10008f4e <mpu_get_accel_fsr+0x16>
10008f44:	2b02      	cmp	r3, #2
10008f46:	d008      	beq.n	10008f5a <mpu_get_accel_fsr+0x22>
10008f48:	2b03      	cmp	r3, #3
10008f4a:	d009      	beq.n	10008f60 <mpu_get_accel_fsr+0x28>
10008f4c:	e014      	b.n	10008f78 <mpu_get_accel_fsr+0x40>
    case INV_FSR_2G:
        fsr[0] = 2;
10008f4e:	2302      	movs	r3, #2
10008f50:	7003      	strb	r3, [r0, #0]
        break;
10008f52:	e007      	b.n	10008f64 <mpu_get_accel_fsr+0x2c>
    case INV_FSR_4G:
        fsr[0] = 4;
10008f54:	2304      	movs	r3, #4
10008f56:	7003      	strb	r3, [r0, #0]
        break;
10008f58:	e004      	b.n	10008f64 <mpu_get_accel_fsr+0x2c>
    case INV_FSR_8G:
        fsr[0] = 8;
10008f5a:	2308      	movs	r3, #8
10008f5c:	7003      	strb	r3, [r0, #0]
        break;
10008f5e:	e001      	b.n	10008f64 <mpu_get_accel_fsr+0x2c>
    case INV_FSR_16G:
        fsr[0] = 16;
10008f60:	2310      	movs	r3, #16
10008f62:	7003      	strb	r3, [r0, #0]
        break;
    default:
        return -1;
    }
    if (st.chip_cfg.accel_half)
10008f64:	4b06      	ldr	r3, [pc, #24]	; (10008f80 <mpu_get_accel_fsr+0x48>)
10008f66:	7cda      	ldrb	r2, [r3, #19]
        fsr[0] <<= 1;
    return 0;
10008f68:	2300      	movs	r3, #0
        fsr[0] = 16;
        break;
    default:
        return -1;
    }
    if (st.chip_cfg.accel_half)
10008f6a:	2a00      	cmp	r2, #0
10008f6c:	d006      	beq.n	10008f7c <mpu_get_accel_fsr+0x44>
        fsr[0] <<= 1;
10008f6e:	7803      	ldrb	r3, [r0, #0]
10008f70:	005b      	lsls	r3, r3, #1
10008f72:	7003      	strb	r3, [r0, #0]
    return 0;
10008f74:	2300      	movs	r3, #0
10008f76:	e001      	b.n	10008f7c <mpu_get_accel_fsr+0x44>
        break;
    case INV_FSR_16G:
        fsr[0] = 16;
        break;
    default:
        return -1;
10008f78:	2301      	movs	r3, #1
10008f7a:	425b      	negs	r3, r3
    }
    if (st.chip_cfg.accel_half)
        fsr[0] <<= 1;
    return 0;
}
10008f7c:	0018      	movs	r0, r3
10008f7e:	4770      	bx	lr
10008f80:	100179b0 	.word	0x100179b0

10008f84 <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
10008f84:	b510      	push	{r4, lr}
10008f86:	b082      	sub	sp, #8
    unsigned char data;

    if (!(st.chip_cfg.sensors))
10008f88:	4b21      	ldr	r3, [pc, #132]	; (10009010 <mpu_set_accel_fsr+0x8c>)
10008f8a:	7a9b      	ldrb	r3, [r3, #10]
10008f8c:	2b00      	cmp	r3, #0
10008f8e:	d035      	beq.n	10008ffc <mpu_set_accel_fsr+0x78>
        return -1;

    switch (fsr) {
10008f90:	2804      	cmp	r0, #4
10008f92:	d00c      	beq.n	10008fae <mpu_set_accel_fsr+0x2a>
10008f94:	d802      	bhi.n	10008f9c <mpu_set_accel_fsr+0x18>
10008f96:	2802      	cmp	r0, #2
10008f98:	d005      	beq.n	10008fa6 <mpu_set_accel_fsr+0x22>
10008f9a:	e032      	b.n	10009002 <mpu_set_accel_fsr+0x7e>
10008f9c:	2808      	cmp	r0, #8
10008f9e:	d00a      	beq.n	10008fb6 <mpu_set_accel_fsr+0x32>
10008fa0:	2810      	cmp	r0, #16
10008fa2:	d00c      	beq.n	10008fbe <mpu_set_accel_fsr+0x3a>
10008fa4:	e02d      	b.n	10009002 <mpu_set_accel_fsr+0x7e>
    case 2:
        data = INV_FSR_2G << 3;
10008fa6:	2200      	movs	r2, #0
10008fa8:	466b      	mov	r3, sp
10008faa:	71da      	strb	r2, [r3, #7]
        break;
10008fac:	e00a      	b.n	10008fc4 <mpu_set_accel_fsr+0x40>
    case 4:
        data = INV_FSR_4G << 3;
10008fae:	2208      	movs	r2, #8
10008fb0:	466b      	mov	r3, sp
10008fb2:	71da      	strb	r2, [r3, #7]
        break;
10008fb4:	e006      	b.n	10008fc4 <mpu_set_accel_fsr+0x40>
    case 8:
        data = INV_FSR_8G << 3;
10008fb6:	2210      	movs	r2, #16
10008fb8:	466b      	mov	r3, sp
10008fba:	71da      	strb	r2, [r3, #7]
        break;
10008fbc:	e002      	b.n	10008fc4 <mpu_set_accel_fsr+0x40>
    case 16:
        data = INV_FSR_16G << 3;
10008fbe:	2218      	movs	r2, #24
10008fc0:	466b      	mov	r3, sp
10008fc2:	71da      	strb	r2, [r3, #7]
        break;
    default:
        return -1;
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
10008fc4:	466b      	mov	r3, sp
10008fc6:	3307      	adds	r3, #7
10008fc8:	781b      	ldrb	r3, [r3, #0]
10008fca:	4a11      	ldr	r2, [pc, #68]	; (10009010 <mpu_set_accel_fsr+0x8c>)
10008fcc:	7a52      	ldrb	r2, [r2, #9]
10008fce:	08db      	lsrs	r3, r3, #3
        return 0;
10008fd0:	2000      	movs	r0, #0
        break;
    default:
        return -1;
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
10008fd2:	429a      	cmp	r2, r3
10008fd4:	d01a      	beq.n	1000900c <mpu_set_accel_fsr+0x88>
        return 0;
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
10008fd6:	4b0e      	ldr	r3, [pc, #56]	; (10009010 <mpu_set_accel_fsr+0x8c>)
10008fd8:	681a      	ldr	r2, [r3, #0]
10008fda:	79d1      	ldrb	r1, [r2, #7]
10008fdc:	685b      	ldr	r3, [r3, #4]
10008fde:	7818      	ldrb	r0, [r3, #0]
10008fe0:	466b      	mov	r3, sp
10008fe2:	3307      	adds	r3, #7
10008fe4:	2201      	movs	r2, #1
10008fe6:	4c0b      	ldr	r4, [pc, #44]	; (10009014 <mpu_set_accel_fsr+0x90>)
10008fe8:	47a0      	blx	r4
10008fea:	2800      	cmp	r0, #0
10008fec:	d10c      	bne.n	10009008 <mpu_set_accel_fsr+0x84>
        return -1;
    st.chip_cfg.accel_fsr = data >> 3;
10008fee:	466b      	mov	r3, sp
10008ff0:	3307      	adds	r3, #7
10008ff2:	781b      	ldrb	r3, [r3, #0]
10008ff4:	08db      	lsrs	r3, r3, #3
10008ff6:	4a06      	ldr	r2, [pc, #24]	; (10009010 <mpu_set_accel_fsr+0x8c>)
10008ff8:	7253      	strb	r3, [r2, #9]
    return 0;
10008ffa:	e007      	b.n	1000900c <mpu_set_accel_fsr+0x88>
int mpu_set_accel_fsr(unsigned char fsr)
{
    unsigned char data;

    if (!(st.chip_cfg.sensors))
        return -1;
10008ffc:	2001      	movs	r0, #1
10008ffe:	4240      	negs	r0, r0
10009000:	e004      	b.n	1000900c <mpu_set_accel_fsr+0x88>
        break;
    case 16:
        data = INV_FSR_16G << 3;
        break;
    default:
        return -1;
10009002:	2001      	movs	r0, #1
10009004:	4240      	negs	r0, r0
10009006:	e001      	b.n	1000900c <mpu_set_accel_fsr+0x88>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
        return 0;
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
        return -1;
10009008:	2001      	movs	r0, #1
1000900a:	4240      	negs	r0, r0
    st.chip_cfg.accel_fsr = data >> 3;
    return 0;
}
1000900c:	b002      	add	sp, #8
1000900e:	bd10      	pop	{r4, pc}
10009010:	100179b0 	.word	0x100179b0
10009014:	1000afd1 	.word	0x1000afd1

10009018 <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
10009018:	b510      	push	{r4, lr}
1000901a:	b082      	sub	sp, #8
    unsigned char data;

    if (!(st.chip_cfg.sensors))
1000901c:	4b2b      	ldr	r3, [pc, #172]	; (100090cc <mpu_set_lpf+0xb4>)
1000901e:	7a9b      	ldrb	r3, [r3, #10]
10009020:	2b00      	cmp	r3, #0
10009022:	d049      	beq.n	100090b8 <mpu_set_lpf+0xa0>
        return -1;

    if (lpf >= 188)
10009024:	28bb      	cmp	r0, #187	; 0xbb
10009026:	d903      	bls.n	10009030 <mpu_set_lpf+0x18>
        data = INV_FILTER_188HZ;
10009028:	2201      	movs	r2, #1
1000902a:	466b      	mov	r3, sp
1000902c:	71da      	strb	r2, [r3, #7]
1000902e:	e01a      	b.n	10009066 <mpu_set_lpf+0x4e>
    else if (lpf >= 98)
10009030:	2861      	cmp	r0, #97	; 0x61
10009032:	d903      	bls.n	1000903c <mpu_set_lpf+0x24>
        data = INV_FILTER_98HZ;
10009034:	2202      	movs	r2, #2
10009036:	466b      	mov	r3, sp
10009038:	71da      	strb	r2, [r3, #7]
1000903a:	e014      	b.n	10009066 <mpu_set_lpf+0x4e>
    else if (lpf >= 42)
1000903c:	2829      	cmp	r0, #41	; 0x29
1000903e:	d903      	bls.n	10009048 <mpu_set_lpf+0x30>
        data = INV_FILTER_42HZ;
10009040:	2203      	movs	r2, #3
10009042:	466b      	mov	r3, sp
10009044:	71da      	strb	r2, [r3, #7]
10009046:	e00e      	b.n	10009066 <mpu_set_lpf+0x4e>
    else if (lpf >= 20)
10009048:	2813      	cmp	r0, #19
1000904a:	d903      	bls.n	10009054 <mpu_set_lpf+0x3c>
        data = INV_FILTER_20HZ;
1000904c:	2204      	movs	r2, #4
1000904e:	466b      	mov	r3, sp
10009050:	71da      	strb	r2, [r3, #7]
10009052:	e008      	b.n	10009066 <mpu_set_lpf+0x4e>
    else if (lpf >= 10)
10009054:	2809      	cmp	r0, #9
10009056:	d903      	bls.n	10009060 <mpu_set_lpf+0x48>
        data = INV_FILTER_10HZ;
10009058:	2205      	movs	r2, #5
1000905a:	466b      	mov	r3, sp
1000905c:	71da      	strb	r2, [r3, #7]
1000905e:	e002      	b.n	10009066 <mpu_set_lpf+0x4e>
    else
        data = INV_FILTER_5HZ;
10009060:	2206      	movs	r2, #6
10009062:	466b      	mov	r3, sp
10009064:	71da      	strb	r2, [r3, #7]

    if (st.chip_cfg.lpf == data)
10009066:	4b19      	ldr	r3, [pc, #100]	; (100090cc <mpu_set_lpf+0xb4>)
10009068:	7ada      	ldrb	r2, [r3, #11]
1000906a:	466b      	mov	r3, sp
1000906c:	3307      	adds	r3, #7
1000906e:	781b      	ldrb	r3, [r3, #0]
        return 0;
10009070:	2000      	movs	r0, #0
    else if (lpf >= 10)
        data = INV_FILTER_10HZ;
    else
        data = INV_FILTER_5HZ;

    if (st.chip_cfg.lpf == data)
10009072:	429a      	cmp	r2, r3
10009074:	d028      	beq.n	100090c8 <mpu_set_lpf+0xb0>
        return 0;
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
10009076:	4b15      	ldr	r3, [pc, #84]	; (100090cc <mpu_set_lpf+0xb4>)
10009078:	681a      	ldr	r2, [r3, #0]
1000907a:	7891      	ldrb	r1, [r2, #2]
1000907c:	685b      	ldr	r3, [r3, #4]
1000907e:	7818      	ldrb	r0, [r3, #0]
10009080:	466b      	mov	r3, sp
10009082:	3307      	adds	r3, #7
10009084:	2201      	movs	r2, #1
10009086:	4c12      	ldr	r4, [pc, #72]	; (100090d0 <mpu_set_lpf+0xb8>)
10009088:	47a0      	blx	r4
1000908a:	2800      	cmp	r0, #0
1000908c:	d117      	bne.n	100090be <mpu_set_lpf+0xa6>
        return -1;
#ifdef MPU6500
    data = BIT_FIFO_SIZE_1024 | data;
1000908e:	466b      	mov	r3, sp
10009090:	3307      	adds	r3, #7
10009092:	7819      	ldrb	r1, [r3, #0]
10009094:	2240      	movs	r2, #64	; 0x40
10009096:	430a      	orrs	r2, r1
10009098:	701a      	strb	r2, [r3, #0]

    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, &data))
1000909a:	4a0c      	ldr	r2, [pc, #48]	; (100090cc <mpu_set_lpf+0xb4>)
1000909c:	6811      	ldr	r1, [r2, #0]
1000909e:	7a09      	ldrb	r1, [r1, #8]
100090a0:	6852      	ldr	r2, [r2, #4]
100090a2:	7810      	ldrb	r0, [r2, #0]
100090a4:	2201      	movs	r2, #1
100090a6:	4c0a      	ldr	r4, [pc, #40]	; (100090d0 <mpu_set_lpf+0xb8>)
100090a8:	47a0      	blx	r4
100090aa:	2800      	cmp	r0, #0
100090ac:	d10a      	bne.n	100090c4 <mpu_set_lpf+0xac>
            return -1;
#endif
    st.chip_cfg.lpf = data;
100090ae:	466b      	mov	r3, sp
100090b0:	79da      	ldrb	r2, [r3, #7]
100090b2:	4b06      	ldr	r3, [pc, #24]	; (100090cc <mpu_set_lpf+0xb4>)
100090b4:	72da      	strb	r2, [r3, #11]
    return 0;
100090b6:	e007      	b.n	100090c8 <mpu_set_lpf+0xb0>
int mpu_set_lpf(unsigned short lpf)
{
    unsigned char data;

    if (!(st.chip_cfg.sensors))
        return -1;
100090b8:	2001      	movs	r0, #1
100090ba:	4240      	negs	r0, r0
100090bc:	e004      	b.n	100090c8 <mpu_set_lpf+0xb0>
        data = INV_FILTER_5HZ;

    if (st.chip_cfg.lpf == data)
        return 0;
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
        return -1;
100090be:	2001      	movs	r0, #1
100090c0:	4240      	negs	r0, r0
100090c2:	e001      	b.n	100090c8 <mpu_set_lpf+0xb0>
#ifdef MPU6500
    data = BIT_FIFO_SIZE_1024 | data;

    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, &data))
            return -1;
100090c4:	2001      	movs	r0, #1
100090c6:	4240      	negs	r0, r0
#endif
    st.chip_cfg.lpf = data;
    return 0;
}
100090c8:	b002      	add	sp, #8
100090ca:	bd10      	pop	{r4, pc}
100090cc:	100179b0 	.word	0x100179b0
100090d0:	1000afd1 	.word	0x1000afd1

100090d4 <mpu_get_sample_rate>:
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
    if (st.chip_cfg.dmp_on)
100090d4:	2324      	movs	r3, #36	; 0x24
100090d6:	4a05      	ldr	r2, [pc, #20]	; (100090ec <mpu_get_sample_rate+0x18>)
100090d8:	5cd3      	ldrb	r3, [r2, r3]
100090da:	2b00      	cmp	r3, #0
100090dc:	d103      	bne.n	100090e6 <mpu_get_sample_rate+0x12>
        return -1;
    else
        rate[0] = st.chip_cfg.sample_rate;
100090de:	89d3      	ldrh	r3, [r2, #14]
100090e0:	8003      	strh	r3, [r0, #0]
    return 0;
100090e2:	2000      	movs	r0, #0
100090e4:	e001      	b.n	100090ea <mpu_get_sample_rate+0x16>
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
    if (st.chip_cfg.dmp_on)
        return -1;
100090e6:	2001      	movs	r0, #1
100090e8:	4240      	negs	r0, r0
    else
        rate[0] = st.chip_cfg.sample_rate;
    return 0;
}
100090ea:	4770      	bx	lr
100090ec:	100179b0 	.word	0x100179b0

100090f0 <mpu_set_compass_sample_rate>:
 *  mpu_get_compass_sample_rate to check the actual setting.
 *  @param[in]  rate    Desired compass sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_compass_sample_rate(unsigned short rate)
{
100090f0:	b530      	push	{r4, r5, lr}
100090f2:	b083      	sub	sp, #12
100090f4:	1e01      	subs	r1, r0, #0
#ifdef AK89xx_SECONDARY
    unsigned char div;
    if (!rate || rate > st.chip_cfg.sample_rate || rate > MAX_COMPASS_SAMPLE_RATE)
100090f6:	d020      	beq.n	1000913a <mpu_set_compass_sample_rate+0x4a>
100090f8:	4b17      	ldr	r3, [pc, #92]	; (10009158 <mpu_set_compass_sample_rate+0x68>)
100090fa:	89d8      	ldrh	r0, [r3, #14]
100090fc:	4281      	cmp	r1, r0
100090fe:	d81f      	bhi.n	10009140 <mpu_set_compass_sample_rate+0x50>
10009100:	2964      	cmp	r1, #100	; 0x64
10009102:	d820      	bhi.n	10009146 <mpu_set_compass_sample_rate+0x56>
        return -1;

    div = st.chip_cfg.sample_rate / rate - 1;
10009104:	466b      	mov	r3, sp
10009106:	1ddc      	adds	r4, r3, #7
10009108:	4b14      	ldr	r3, [pc, #80]	; (1000915c <mpu_set_compass_sample_rate+0x6c>)
1000910a:	4798      	blx	r3
1000910c:	3801      	subs	r0, #1
1000910e:	7020      	strb	r0, [r4, #0]
    if (i2c_write(st.hw->addr, st.reg->s4_ctrl, 1, &div))
10009110:	4b11      	ldr	r3, [pc, #68]	; (10009158 <mpu_set_compass_sample_rate+0x68>)
10009112:	2224      	movs	r2, #36	; 0x24
10009114:	6819      	ldr	r1, [r3, #0]
10009116:	5c89      	ldrb	r1, [r1, r2]
10009118:	685b      	ldr	r3, [r3, #4]
1000911a:	7818      	ldrb	r0, [r3, #0]
1000911c:	0023      	movs	r3, r4
1000911e:	3a23      	subs	r2, #35	; 0x23
10009120:	4c0f      	ldr	r4, [pc, #60]	; (10009160 <mpu_set_compass_sample_rate+0x70>)
10009122:	47a0      	blx	r4
10009124:	1e04      	subs	r4, r0, #0
10009126:	d111      	bne.n	1000914c <mpu_set_compass_sample_rate+0x5c>
        return -1;
    st.chip_cfg.compass_sample_rate = st.chip_cfg.sample_rate / (div + 1);
10009128:	4d0b      	ldr	r5, [pc, #44]	; (10009158 <mpu_set_compass_sample_rate+0x68>)
1000912a:	89e8      	ldrh	r0, [r5, #14]
1000912c:	466b      	mov	r3, sp
1000912e:	79d9      	ldrb	r1, [r3, #7]
10009130:	3101      	adds	r1, #1
10009132:	4b0c      	ldr	r3, [pc, #48]	; (10009164 <mpu_set_compass_sample_rate+0x74>)
10009134:	4798      	blx	r3
10009136:	8528      	strh	r0, [r5, #40]	; 0x28
    return 0;
10009138:	e00a      	b.n	10009150 <mpu_set_compass_sample_rate+0x60>
int mpu_set_compass_sample_rate(unsigned short rate)
{
#ifdef AK89xx_SECONDARY
    unsigned char div;
    if (!rate || rate > st.chip_cfg.sample_rate || rate > MAX_COMPASS_SAMPLE_RATE)
        return -1;
1000913a:	2401      	movs	r4, #1
1000913c:	4264      	negs	r4, r4
1000913e:	e007      	b.n	10009150 <mpu_set_compass_sample_rate+0x60>
10009140:	2401      	movs	r4, #1
10009142:	4264      	negs	r4, r4
10009144:	e004      	b.n	10009150 <mpu_set_compass_sample_rate+0x60>
10009146:	2401      	movs	r4, #1
10009148:	4264      	negs	r4, r4
1000914a:	e001      	b.n	10009150 <mpu_set_compass_sample_rate+0x60>

    div = st.chip_cfg.sample_rate / rate - 1;
    if (i2c_write(st.hw->addr, st.reg->s4_ctrl, 1, &div))
        return -1;
1000914c:	2401      	movs	r4, #1
1000914e:	4264      	negs	r4, r4
    st.chip_cfg.compass_sample_rate = st.chip_cfg.sample_rate / (div + 1);
    return 0;
#else
    return -1;
#endif
}
10009150:	0020      	movs	r0, r4
10009152:	b003      	add	sp, #12
10009154:	bd30      	pop	{r4, r5, pc}
10009156:	46c0      	nop			; (mov r8, r8)
10009158:	100179b0 	.word	0x100179b0
1000915c:	10013121 	.word	0x10013121
10009160:	1000afd1 	.word	0x1000afd1
10009164:	10013235 	.word	0x10013235

10009168 <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
10009168:	b570      	push	{r4, r5, r6, lr}
    int result = 0;

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;

    if (st.chip_cfg.dmp_on)
1000916a:	2324      	movs	r3, #36	; 0x24
1000916c:	4a16      	ldr	r2, [pc, #88]	; (100091c8 <mpu_configure_fifo+0x60>)
1000916e:	5cd3      	ldrb	r3, [r2, r3]
        return 0;
10009170:	2400      	movs	r4, #0
    int result = 0;

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;

    if (st.chip_cfg.dmp_on)
10009172:	2b00      	cmp	r3, #0
10009174:	d126      	bne.n	100091c4 <mpu_configure_fifo+0x5c>
        return 0;
    else {
        if (!(st.chip_cfg.sensors))
10009176:	7a94      	ldrb	r4, [r2, #10]
10009178:	2c00      	cmp	r4, #0
1000917a:	d015      	beq.n	100091a8 <mpu_configure_fifo+0x40>
{
    unsigned char prev;
    int result = 0;

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
1000917c:	2301      	movs	r3, #1
1000917e:	4398      	bics	r0, r3
    if (st.chip_cfg.dmp_on)
        return 0;
    else {
        if (!(st.chip_cfg.sensors))
            return -1;
        prev = st.chip_cfg.fifo_enable;
10009180:	7c15      	ldrb	r5, [r2, #16]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
10009182:	4004      	ands	r4, r0
10009184:	7414      	strb	r4, [r2, #16]
        if (st.chip_cfg.fifo_enable != sensors)
10009186:	1b04      	subs	r4, r0, r4
10009188:	1e63      	subs	r3, r4, #1
1000918a:	419c      	sbcs	r4, r3
1000918c:	4264      	negs	r4, r4
             * asleep.
             */
            result = -1;
        else
            result = 0;
        if (sensors || st.chip_cfg.lp_accel_mode)
1000918e:	2800      	cmp	r0, #0
10009190:	d10d      	bne.n	100091ae <mpu_configure_fifo+0x46>
10009192:	7d13      	ldrb	r3, [r2, #20]
10009194:	2b00      	cmp	r3, #0
10009196:	d112      	bne.n	100091be <mpu_configure_fifo+0x56>
            set_int_enable(1);
        else
            set_int_enable(0);
10009198:	4b0c      	ldr	r3, [pc, #48]	; (100091cc <mpu_configure_fifo+0x64>)
1000919a:	4798      	blx	r3
1000919c:	e012      	b.n	100091c4 <mpu_configure_fifo+0x5c>
        if (sensors) {
            if (mpu_reset_fifo()) {
                st.chip_cfg.fifo_enable = prev;
1000919e:	4b0a      	ldr	r3, [pc, #40]	; (100091c8 <mpu_configure_fifo+0x60>)
100091a0:	741d      	strb	r5, [r3, #16]
                return -1;
100091a2:	2401      	movs	r4, #1
100091a4:	4264      	negs	r4, r4
100091a6:	e00d      	b.n	100091c4 <mpu_configure_fifo+0x5c>

    if (st.chip_cfg.dmp_on)
        return 0;
    else {
        if (!(st.chip_cfg.sensors))
            return -1;
100091a8:	2401      	movs	r4, #1
100091aa:	4264      	negs	r4, r4
100091ac:	e00a      	b.n	100091c4 <mpu_configure_fifo+0x5c>
             */
            result = -1;
        else
            result = 0;
        if (sensors || st.chip_cfg.lp_accel_mode)
            set_int_enable(1);
100091ae:	2001      	movs	r0, #1
100091b0:	4b06      	ldr	r3, [pc, #24]	; (100091cc <mpu_configure_fifo+0x64>)
100091b2:	4798      	blx	r3
        else
            set_int_enable(0);
        if (sensors) {
            if (mpu_reset_fifo()) {
100091b4:	4b06      	ldr	r3, [pc, #24]	; (100091d0 <mpu_configure_fifo+0x68>)
100091b6:	4798      	blx	r3
100091b8:	2800      	cmp	r0, #0
100091ba:	d003      	beq.n	100091c4 <mpu_configure_fifo+0x5c>
100091bc:	e7ef      	b.n	1000919e <mpu_configure_fifo+0x36>
             */
            result = -1;
        else
            result = 0;
        if (sensors || st.chip_cfg.lp_accel_mode)
            set_int_enable(1);
100091be:	2001      	movs	r0, #1
100091c0:	4b02      	ldr	r3, [pc, #8]	; (100091cc <mpu_configure_fifo+0x64>)
100091c2:	4798      	blx	r3
            }
        }
    }

    return result;
}
100091c4:	0020      	movs	r0, r4
100091c6:	bd70      	pop	{r4, r5, r6, pc}
100091c8:	100179b0 	.word	0x100179b0
100091cc:	10008b45 	.word	0x10008b45
100091d0:	10008ca1 	.word	0x10008ca1

100091d4 <mpu_read_fifo>:
 *  @param[out] more        Number of remaining packets.
 *  @return     0 if successful.
 */
int mpu_read_fifo(short *gyro, short *accel, unsigned long *timestamp,
        unsigned char *sensors, unsigned char *more)
{
100091d4:	b5f0      	push	{r4, r5, r6, r7, lr}
100091d6:	464f      	mov	r7, r9
100091d8:	b480      	push	{r7}
100091da:	b088      	sub	sp, #32
100091dc:	9001      	str	r0, [sp, #4]
100091de:	9103      	str	r1, [sp, #12]
100091e0:	9202      	str	r2, [sp, #8]
100091e2:	001e      	movs	r6, r3
    /* Assumes maximum packet size is gyro (6) + accel (6). */
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_size = 0;
    unsigned short fifo_count, index = 0;

    if (st.chip_cfg.dmp_on)
100091e4:	2324      	movs	r3, #36	; 0x24
100091e6:	4a69      	ldr	r2, [pc, #420]	; (1000938c <mpu_read_fifo+0x1b8>)
100091e8:	5cd3      	ldrb	r3, [r2, r3]
100091ea:	2b00      	cmp	r3, #0
100091ec:	d000      	beq.n	100091f0 <mpu_read_fifo+0x1c>
100091ee:	e0b6      	b.n	1000935e <mpu_read_fifo+0x18a>
        return -1;

    sensors[0] = 0;
100091f0:	7033      	strb	r3, [r6, #0]
    if (!st.chip_cfg.sensors)
100091f2:	7a93      	ldrb	r3, [r2, #10]
100091f4:	2b00      	cmp	r3, #0
100091f6:	d100      	bne.n	100091fa <mpu_read_fifo+0x26>
100091f8:	e0b4      	b.n	10009364 <mpu_read_fifo+0x190>
        return -1;
    if (!st.chip_cfg.fifo_enable)
100091fa:	7c13      	ldrb	r3, [r2, #16]
100091fc:	2b00      	cmp	r3, #0
100091fe:	d100      	bne.n	10009202 <mpu_read_fifo+0x2e>
10009200:	e0b3      	b.n	1000936a <mpu_read_fifo+0x196>
        return -1;

    if (st.chip_cfg.fifo_enable & INV_X_GYRO)
10009202:	065a      	lsls	r2, r3, #25
        packet_size += 2;
10009204:	0fd2      	lsrs	r2, r2, #31
10009206:	0055      	lsls	r5, r2, #1
    if (st.chip_cfg.fifo_enable & INV_Y_GYRO)
10009208:	069a      	lsls	r2, r3, #26
1000920a:	d501      	bpl.n	10009210 <mpu_read_fifo+0x3c>
        packet_size += 2;
1000920c:	1caa      	adds	r2, r5, #2
1000920e:	b2d5      	uxtb	r5, r2
    if (st.chip_cfg.fifo_enable & INV_Z_GYRO)
10009210:	06da      	lsls	r2, r3, #27
10009212:	d501      	bpl.n	10009218 <mpu_read_fifo+0x44>
        packet_size += 2;
10009214:	1caa      	adds	r2, r5, #2
10009216:	b2d5      	uxtb	r5, r2
    if (st.chip_cfg.fifo_enable & INV_XYZ_ACCEL)
10009218:	071b      	lsls	r3, r3, #28
1000921a:	d501      	bpl.n	10009220 <mpu_read_fifo+0x4c>
        packet_size += 6;
1000921c:	1dab      	adds	r3, r5, #6
1000921e:	b2dd      	uxtb	r5, r3

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
10009220:	4b5a      	ldr	r3, [pc, #360]	; (1000938c <mpu_read_fifo+0x1b8>)
10009222:	681a      	ldr	r2, [r3, #0]
10009224:	7b11      	ldrb	r1, [r2, #12]
10009226:	685b      	ldr	r3, [r3, #4]
10009228:	7818      	ldrb	r0, [r3, #0]
1000922a:	ab05      	add	r3, sp, #20
1000922c:	2202      	movs	r2, #2
1000922e:	4c58      	ldr	r4, [pc, #352]	; (10009390 <mpu_read_fifo+0x1bc>)
10009230:	47a0      	blx	r4
10009232:	1e04      	subs	r4, r0, #0
10009234:	d000      	beq.n	10009238 <mpu_read_fifo+0x64>
10009236:	e09b      	b.n	10009370 <mpu_read_fifo+0x19c>
        return -1;
    fifo_count = (data[0] << 8) | data[1];
10009238:	aa05      	add	r2, sp, #20
1000923a:	7813      	ldrb	r3, [r2, #0]
1000923c:	021b      	lsls	r3, r3, #8
1000923e:	7852      	ldrb	r2, [r2, #1]
10009240:	431a      	orrs	r2, r3
10009242:	4691      	mov	r9, r2
    if (fifo_count < packet_size)
10009244:	b2af      	uxth	r7, r5
10009246:	42ba      	cmp	r2, r7
10009248:	d200      	bcs.n	1000924c <mpu_read_fifo+0x78>
1000924a:	e099      	b.n	10009380 <mpu_read_fifo+0x1ac>
        return 0;
//    log_i("FIFO count: %hd\n", fifo_count);
    if (fifo_count > (st.hw->max_fifo >> 1)) {
1000924c:	4b4f      	ldr	r3, [pc, #316]	; (1000938c <mpu_read_fifo+0x1b8>)
1000924e:	685a      	ldr	r2, [r3, #4]
10009250:	8853      	ldrh	r3, [r2, #2]
10009252:	085b      	lsrs	r3, r3, #1
10009254:	4599      	cmp	r9, r3
10009256:	d913      	bls.n	10009280 <mpu_read_fifo+0xac>
        /* FIFO is 50% full, better check overflow bit. */
        if (i2c_read(st.hw->addr, st.reg->int_status, 1, data))
10009258:	4b4c      	ldr	r3, [pc, #304]	; (1000938c <mpu_read_fifo+0x1b8>)
1000925a:	681b      	ldr	r3, [r3, #0]
1000925c:	7cd9      	ldrb	r1, [r3, #19]
1000925e:	7810      	ldrb	r0, [r2, #0]
10009260:	ab05      	add	r3, sp, #20
10009262:	2201      	movs	r2, #1
10009264:	4c4a      	ldr	r4, [pc, #296]	; (10009390 <mpu_read_fifo+0x1bc>)
10009266:	47a0      	blx	r4
10009268:	2800      	cmp	r0, #0
1000926a:	d000      	beq.n	1000926e <mpu_read_fifo+0x9a>
1000926c:	e083      	b.n	10009376 <mpu_read_fifo+0x1a2>
            return -1;
        if (data[0] & BIT_FIFO_OVERFLOW) {
1000926e:	ab05      	add	r3, sp, #20
10009270:	781b      	ldrb	r3, [r3, #0]
10009272:	06db      	lsls	r3, r3, #27
10009274:	d504      	bpl.n	10009280 <mpu_read_fifo+0xac>
            mpu_reset_fifo();
10009276:	4b47      	ldr	r3, [pc, #284]	; (10009394 <mpu_read_fifo+0x1c0>)
10009278:	4798      	blx	r3
            return -2;
1000927a:	2402      	movs	r4, #2
1000927c:	4264      	negs	r4, r4
1000927e:	e07f      	b.n	10009380 <mpu_read_fifo+0x1ac>
        }
    }
    get_ms((unsigned long*)timestamp);
10009280:	9802      	ldr	r0, [sp, #8]
10009282:	4b45      	ldr	r3, [pc, #276]	; (10009398 <mpu_read_fifo+0x1c4>)
10009284:	4798      	blx	r3

    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, packet_size, data))
10009286:	4b41      	ldr	r3, [pc, #260]	; (1000938c <mpu_read_fifo+0x1b8>)
10009288:	681a      	ldr	r2, [r3, #0]
1000928a:	7b51      	ldrb	r1, [r2, #13]
1000928c:	685b      	ldr	r3, [r3, #4]
1000928e:	7818      	ldrb	r0, [r3, #0]
10009290:	ab05      	add	r3, sp, #20
10009292:	002a      	movs	r2, r5
10009294:	4c3e      	ldr	r4, [pc, #248]	; (10009390 <mpu_read_fifo+0x1bc>)
10009296:	47a0      	blx	r4
10009298:	1e04      	subs	r4, r0, #0
1000929a:	d16f      	bne.n	1000937c <mpu_read_fifo+0x1a8>
        return -1;
    more[0] = fifo_count / packet_size - 1;
1000929c:	0029      	movs	r1, r5
1000929e:	4648      	mov	r0, r9
100092a0:	4b3e      	ldr	r3, [pc, #248]	; (1000939c <mpu_read_fifo+0x1c8>)
100092a2:	4798      	blx	r3
100092a4:	3801      	subs	r0, #1
100092a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
100092a8:	7018      	strb	r0, [r3, #0]
    sensors[0] = 0;
100092aa:	2300      	movs	r3, #0
100092ac:	7033      	strb	r3, [r6, #0]

    if ((index != packet_size) && st.chip_cfg.fifo_enable & INV_XYZ_ACCEL) {
100092ae:	2d00      	cmp	r5, #0
100092b0:	d01a      	beq.n	100092e8 <mpu_read_fifo+0x114>
100092b2:	4b36      	ldr	r3, [pc, #216]	; (1000938c <mpu_read_fifo+0x1b8>)
100092b4:	7c1a      	ldrb	r2, [r3, #16]
        unsigned char *sensors, unsigned char *more)
{
    /* Assumes maximum packet size is gyro (6) + accel (6). */
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_size = 0;
    unsigned short fifo_count, index = 0;
100092b6:	2300      	movs	r3, #0
    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, packet_size, data))
        return -1;
    more[0] = fifo_count / packet_size - 1;
    sensors[0] = 0;

    if ((index != packet_size) && st.chip_cfg.fifo_enable & INV_XYZ_ACCEL) {
100092b8:	0712      	lsls	r2, r2, #28
100092ba:	d515      	bpl.n	100092e8 <mpu_read_fifo+0x114>
        accel[0] = (data[index+0] << 8) | data[index+1];
100092bc:	ab05      	add	r3, sp, #20
100092be:	781a      	ldrb	r2, [r3, #0]
100092c0:	0212      	lsls	r2, r2, #8
100092c2:	7859      	ldrb	r1, [r3, #1]
100092c4:	430a      	orrs	r2, r1
100092c6:	9803      	ldr	r0, [sp, #12]
100092c8:	8002      	strh	r2, [r0, #0]
        accel[1] = (data[index+2] << 8) | data[index+3];
100092ca:	789a      	ldrb	r2, [r3, #2]
100092cc:	0212      	lsls	r2, r2, #8
100092ce:	78d9      	ldrb	r1, [r3, #3]
100092d0:	430a      	orrs	r2, r1
100092d2:	8042      	strh	r2, [r0, #2]
        accel[2] = (data[index+4] << 8) | data[index+5];
100092d4:	791a      	ldrb	r2, [r3, #4]
100092d6:	0212      	lsls	r2, r2, #8
100092d8:	795b      	ldrb	r3, [r3, #5]
100092da:	4313      	orrs	r3, r2
100092dc:	8083      	strh	r3, [r0, #4]
        sensors[0] |= INV_XYZ_ACCEL;
100092de:	7832      	ldrb	r2, [r6, #0]
100092e0:	2308      	movs	r3, #8
100092e2:	4313      	orrs	r3, r2
100092e4:	7033      	strb	r3, [r6, #0]
        index += 6;
100092e6:	2306      	movs	r3, #6
    }
    if ((index != packet_size) && st.chip_cfg.fifo_enable & INV_X_GYRO) {
100092e8:	42bb      	cmp	r3, r7
100092ea:	d049      	beq.n	10009380 <mpu_read_fifo+0x1ac>
100092ec:	4a27      	ldr	r2, [pc, #156]	; (1000938c <mpu_read_fifo+0x1b8>)
100092ee:	7c12      	ldrb	r2, [r2, #16]
100092f0:	0652      	lsls	r2, r2, #25
100092f2:	d50f      	bpl.n	10009314 <mpu_read_fifo+0x140>
        gyro[0] = (data[index+0] << 8) | data[index+1];
100092f4:	a905      	add	r1, sp, #20
100092f6:	5cca      	ldrb	r2, [r1, r3]
100092f8:	0212      	lsls	r2, r2, #8
100092fa:	18c9      	adds	r1, r1, r3
100092fc:	7849      	ldrb	r1, [r1, #1]
100092fe:	430a      	orrs	r2, r1
10009300:	9901      	ldr	r1, [sp, #4]
10009302:	800a      	strh	r2, [r1, #0]
        sensors[0] |= INV_X_GYRO;
10009304:	7831      	ldrb	r1, [r6, #0]
10009306:	2240      	movs	r2, #64	; 0x40
10009308:	430a      	orrs	r2, r1
1000930a:	7032      	strb	r2, [r6, #0]
        index += 2;
1000930c:	3302      	adds	r3, #2
1000930e:	b29b      	uxth	r3, r3
    }
    if ((index != packet_size) && st.chip_cfg.fifo_enable & INV_Y_GYRO) {
10009310:	429f      	cmp	r7, r3
10009312:	d035      	beq.n	10009380 <mpu_read_fifo+0x1ac>
10009314:	4a1d      	ldr	r2, [pc, #116]	; (1000938c <mpu_read_fifo+0x1b8>)
10009316:	7c12      	ldrb	r2, [r2, #16]
10009318:	0692      	lsls	r2, r2, #26
1000931a:	d50f      	bpl.n	1000933c <mpu_read_fifo+0x168>
        gyro[1] = (data[index+0] << 8) | data[index+1];
1000931c:	a905      	add	r1, sp, #20
1000931e:	5cca      	ldrb	r2, [r1, r3]
10009320:	0212      	lsls	r2, r2, #8
10009322:	18c9      	adds	r1, r1, r3
10009324:	7849      	ldrb	r1, [r1, #1]
10009326:	430a      	orrs	r2, r1
10009328:	9901      	ldr	r1, [sp, #4]
1000932a:	804a      	strh	r2, [r1, #2]
        sensors[0] |= INV_Y_GYRO;
1000932c:	7831      	ldrb	r1, [r6, #0]
1000932e:	2220      	movs	r2, #32
10009330:	430a      	orrs	r2, r1
10009332:	7032      	strb	r2, [r6, #0]
        index += 2;
10009334:	3302      	adds	r3, #2
10009336:	b29b      	uxth	r3, r3
    }
    if ((index != packet_size) && st.chip_cfg.fifo_enable & INV_Z_GYRO) {
10009338:	429f      	cmp	r7, r3
1000933a:	d021      	beq.n	10009380 <mpu_read_fifo+0x1ac>
1000933c:	4a13      	ldr	r2, [pc, #76]	; (1000938c <mpu_read_fifo+0x1b8>)
1000933e:	7c12      	ldrb	r2, [r2, #16]
10009340:	06d2      	lsls	r2, r2, #27
10009342:	d51d      	bpl.n	10009380 <mpu_read_fifo+0x1ac>
        gyro[2] = (data[index+0] << 8) | data[index+1];
10009344:	a905      	add	r1, sp, #20
10009346:	5cca      	ldrb	r2, [r1, r3]
10009348:	0212      	lsls	r2, r2, #8
1000934a:	18cb      	adds	r3, r1, r3
1000934c:	785b      	ldrb	r3, [r3, #1]
1000934e:	4313      	orrs	r3, r2
10009350:	9a01      	ldr	r2, [sp, #4]
10009352:	8093      	strh	r3, [r2, #4]
        sensors[0] |= INV_Z_GYRO;
10009354:	7832      	ldrb	r2, [r6, #0]
10009356:	2310      	movs	r3, #16
10009358:	4313      	orrs	r3, r2
1000935a:	7033      	strb	r3, [r6, #0]
1000935c:	e010      	b.n	10009380 <mpu_read_fifo+0x1ac>
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_size = 0;
    unsigned short fifo_count, index = 0;

    if (st.chip_cfg.dmp_on)
        return -1;
1000935e:	2401      	movs	r4, #1
10009360:	4264      	negs	r4, r4
10009362:	e00d      	b.n	10009380 <mpu_read_fifo+0x1ac>

    sensors[0] = 0;
    if (!st.chip_cfg.sensors)
        return -1;
10009364:	2401      	movs	r4, #1
10009366:	4264      	negs	r4, r4
10009368:	e00a      	b.n	10009380 <mpu_read_fifo+0x1ac>
    if (!st.chip_cfg.fifo_enable)
        return -1;
1000936a:	2401      	movs	r4, #1
1000936c:	4264      	negs	r4, r4
1000936e:	e007      	b.n	10009380 <mpu_read_fifo+0x1ac>
        packet_size += 2;
    if (st.chip_cfg.fifo_enable & INV_XYZ_ACCEL)
        packet_size += 6;

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
        return -1;
10009370:	2401      	movs	r4, #1
10009372:	4264      	negs	r4, r4
10009374:	e004      	b.n	10009380 <mpu_read_fifo+0x1ac>
        return 0;
//    log_i("FIFO count: %hd\n", fifo_count);
    if (fifo_count > (st.hw->max_fifo >> 1)) {
        /* FIFO is 50% full, better check overflow bit. */
        if (i2c_read(st.hw->addr, st.reg->int_status, 1, data))
            return -1;
10009376:	2401      	movs	r4, #1
10009378:	4264      	negs	r4, r4
1000937a:	e001      	b.n	10009380 <mpu_read_fifo+0x1ac>
        }
    }
    get_ms((unsigned long*)timestamp);

    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, packet_size, data))
        return -1;
1000937c:	2401      	movs	r4, #1
1000937e:	4264      	negs	r4, r4
        sensors[0] |= INV_Z_GYRO;
        index += 2;
    }

    return 0;
}
10009380:	0020      	movs	r0, r4
10009382:	b008      	add	sp, #32
10009384:	bc04      	pop	{r2}
10009386:	4691      	mov	r9, r2
10009388:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000938a:	46c0      	nop			; (mov r8, r8)
1000938c:	100179b0 	.word	0x100179b0
10009390:	1000b02d 	.word	0x1000b02d
10009394:	10008ca1 	.word	0x10008ca1
10009398:	1000b9d9 	.word	0x1000b9d9
1000939c:	10013235 	.word	0x10013235

100093a0 <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
100093a0:	b530      	push	{r4, r5, lr}
100093a2:	b083      	sub	sp, #12
100093a4:	0004      	movs	r4, r0
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
100093a6:	4b59      	ldr	r3, [pc, #356]	; (1000950c <mpu_set_bypass+0x16c>)
100093a8:	7c9b      	ldrb	r3, [r3, #18]
100093aa:	4283      	cmp	r3, r0
100093ac:	d100      	bne.n	100093b0 <mpu_set_bypass+0x10>
100093ae:	e097      	b.n	100094e0 <mpu_set_bypass+0x140>
        return 0;

    if (bypass_on) {
100093b0:	2800      	cmp	r0, #0
100093b2:	d042      	beq.n	1000943a <mpu_set_bypass+0x9a>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
100093b4:	4b55      	ldr	r3, [pc, #340]	; (1000950c <mpu_set_bypass+0x16c>)
100093b6:	681a      	ldr	r2, [r3, #0]
100093b8:	7911      	ldrb	r1, [r2, #4]
100093ba:	685b      	ldr	r3, [r3, #4]
100093bc:	7818      	ldrb	r0, [r3, #0]
100093be:	466b      	mov	r3, sp
100093c0:	3307      	adds	r3, #7
100093c2:	2201      	movs	r2, #1
100093c4:	4d52      	ldr	r5, [pc, #328]	; (10009510 <mpu_set_bypass+0x170>)
100093c6:	47a8      	blx	r5
100093c8:	2800      	cmp	r0, #0
100093ca:	d000      	beq.n	100093ce <mpu_set_bypass+0x2e>
100093cc:	e08a      	b.n	100094e4 <mpu_set_bypass+0x144>
            return -1;
        tmp &= ~BIT_AUX_IF_EN;
100093ce:	466b      	mov	r3, sp
100093d0:	3307      	adds	r3, #7
100093d2:	781a      	ldrb	r2, [r3, #0]
100093d4:	2120      	movs	r1, #32
100093d6:	438a      	bics	r2, r1
100093d8:	701a      	strb	r2, [r3, #0]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
100093da:	4a4c      	ldr	r2, [pc, #304]	; (1000950c <mpu_set_bypass+0x16c>)
100093dc:	6811      	ldr	r1, [r2, #0]
100093de:	7909      	ldrb	r1, [r1, #4]
100093e0:	6852      	ldr	r2, [r2, #4]
100093e2:	7810      	ldrb	r0, [r2, #0]
100093e4:	2201      	movs	r2, #1
100093e6:	4d4b      	ldr	r5, [pc, #300]	; (10009514 <mpu_set_bypass+0x174>)
100093e8:	47a8      	blx	r5
100093ea:	2800      	cmp	r0, #0
100093ec:	d17d      	bne.n	100094ea <mpu_set_bypass+0x14a>
            return -1;
        delay_ms(3);
100093ee:	3003      	adds	r0, #3
100093f0:	4b49      	ldr	r3, [pc, #292]	; (10009518 <mpu_set_bypass+0x178>)
100093f2:	4798      	blx	r3
        tmp = BIT_BYPASS_EN;
100093f4:	2202      	movs	r2, #2
100093f6:	466b      	mov	r3, sp
100093f8:	71da      	strb	r2, [r3, #7]
        if (st.chip_cfg.active_low_int)
100093fa:	2322      	movs	r3, #34	; 0x22
100093fc:	4a43      	ldr	r2, [pc, #268]	; (1000950c <mpu_set_bypass+0x16c>)
100093fe:	5cd3      	ldrb	r3, [r2, r3]
10009400:	2b00      	cmp	r3, #0
10009402:	d002      	beq.n	1000940a <mpu_set_bypass+0x6a>
            tmp |= BIT_ACTL;
10009404:	2282      	movs	r2, #130	; 0x82
10009406:	466b      	mov	r3, sp
10009408:	71da      	strb	r2, [r3, #7]
        if (st.chip_cfg.latched_int)
1000940a:	2323      	movs	r3, #35	; 0x23
1000940c:	4a3f      	ldr	r2, [pc, #252]	; (1000950c <mpu_set_bypass+0x16c>)
1000940e:	5cd3      	ldrb	r3, [r2, r3]
10009410:	2b00      	cmp	r3, #0
10009412:	d005      	beq.n	10009420 <mpu_set_bypass+0x80>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
10009414:	466b      	mov	r3, sp
10009416:	1dda      	adds	r2, r3, #7
10009418:	79d9      	ldrb	r1, [r3, #7]
1000941a:	2330      	movs	r3, #48	; 0x30
1000941c:	430b      	orrs	r3, r1
1000941e:	7013      	strb	r3, [r2, #0]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
10009420:	4b3a      	ldr	r3, [pc, #232]	; (1000950c <mpu_set_bypass+0x16c>)
10009422:	681a      	ldr	r2, [r3, #0]
10009424:	7dd1      	ldrb	r1, [r2, #23]
10009426:	685b      	ldr	r3, [r3, #4]
10009428:	7818      	ldrb	r0, [r3, #0]
1000942a:	466b      	mov	r3, sp
1000942c:	3307      	adds	r3, #7
1000942e:	2201      	movs	r2, #1
10009430:	4d38      	ldr	r5, [pc, #224]	; (10009514 <mpu_set_bypass+0x174>)
10009432:	47a8      	blx	r5
10009434:	2800      	cmp	r0, #0
10009436:	d04f      	beq.n	100094d8 <mpu_set_bypass+0x138>
10009438:	e05a      	b.n	100094f0 <mpu_set_bypass+0x150>
            return -1;
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
1000943a:	4b34      	ldr	r3, [pc, #208]	; (1000950c <mpu_set_bypass+0x16c>)
1000943c:	681a      	ldr	r2, [r3, #0]
1000943e:	7911      	ldrb	r1, [r2, #4]
10009440:	685b      	ldr	r3, [r3, #4]
10009442:	7818      	ldrb	r0, [r3, #0]
10009444:	466b      	mov	r3, sp
10009446:	3307      	adds	r3, #7
10009448:	2201      	movs	r2, #1
1000944a:	4d31      	ldr	r5, [pc, #196]	; (10009510 <mpu_set_bypass+0x170>)
1000944c:	47a8      	blx	r5
1000944e:	2800      	cmp	r0, #0
10009450:	d151      	bne.n	100094f6 <mpu_set_bypass+0x156>
            return -1;
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
10009452:	4b2e      	ldr	r3, [pc, #184]	; (1000950c <mpu_set_bypass+0x16c>)
10009454:	7a9b      	ldrb	r3, [r3, #10]
10009456:	07db      	lsls	r3, r3, #31
10009458:	d506      	bpl.n	10009468 <mpu_set_bypass+0xc8>
            tmp |= BIT_AUX_IF_EN;
1000945a:	466b      	mov	r3, sp
1000945c:	1dda      	adds	r2, r3, #7
1000945e:	79d9      	ldrb	r1, [r3, #7]
10009460:	2320      	movs	r3, #32
10009462:	430b      	orrs	r3, r1
10009464:	7013      	strb	r3, [r2, #0]
10009466:	e005      	b.n	10009474 <mpu_set_bypass+0xd4>
        else
            tmp &= ~BIT_AUX_IF_EN;
10009468:	466b      	mov	r3, sp
1000946a:	1dda      	adds	r2, r3, #7
1000946c:	79db      	ldrb	r3, [r3, #7]
1000946e:	2120      	movs	r1, #32
10009470:	438b      	bics	r3, r1
10009472:	7013      	strb	r3, [r2, #0]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
10009474:	4b25      	ldr	r3, [pc, #148]	; (1000950c <mpu_set_bypass+0x16c>)
10009476:	681a      	ldr	r2, [r3, #0]
10009478:	7911      	ldrb	r1, [r2, #4]
1000947a:	685b      	ldr	r3, [r3, #4]
1000947c:	7818      	ldrb	r0, [r3, #0]
1000947e:	466b      	mov	r3, sp
10009480:	3307      	adds	r3, #7
10009482:	2201      	movs	r2, #1
10009484:	4d23      	ldr	r5, [pc, #140]	; (10009514 <mpu_set_bypass+0x174>)
10009486:	47a8      	blx	r5
10009488:	2800      	cmp	r0, #0
1000948a:	d137      	bne.n	100094fc <mpu_set_bypass+0x15c>
            return -1;
        delay_ms(3);
1000948c:	3003      	adds	r0, #3
1000948e:	4b22      	ldr	r3, [pc, #136]	; (10009518 <mpu_set_bypass+0x178>)
10009490:	4798      	blx	r3
        if (st.chip_cfg.active_low_int)
10009492:	2322      	movs	r3, #34	; 0x22
10009494:	4a1d      	ldr	r2, [pc, #116]	; (1000950c <mpu_set_bypass+0x16c>)
10009496:	5cd3      	ldrb	r3, [r2, r3]
10009498:	2b00      	cmp	r3, #0
1000949a:	d003      	beq.n	100094a4 <mpu_set_bypass+0x104>
            tmp = BIT_ACTL;
1000949c:	2280      	movs	r2, #128	; 0x80
1000949e:	466b      	mov	r3, sp
100094a0:	71da      	strb	r2, [r3, #7]
100094a2:	e002      	b.n	100094aa <mpu_set_bypass+0x10a>
        else
            tmp = 0;
100094a4:	2200      	movs	r2, #0
100094a6:	466b      	mov	r3, sp
100094a8:	71da      	strb	r2, [r3, #7]
        if (st.chip_cfg.latched_int)
100094aa:	2323      	movs	r3, #35	; 0x23
100094ac:	4a17      	ldr	r2, [pc, #92]	; (1000950c <mpu_set_bypass+0x16c>)
100094ae:	5cd3      	ldrb	r3, [r2, r3]
100094b0:	2b00      	cmp	r3, #0
100094b2:	d005      	beq.n	100094c0 <mpu_set_bypass+0x120>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
100094b4:	466b      	mov	r3, sp
100094b6:	1dda      	adds	r2, r3, #7
100094b8:	79d9      	ldrb	r1, [r3, #7]
100094ba:	2330      	movs	r3, #48	; 0x30
100094bc:	430b      	orrs	r3, r1
100094be:	7013      	strb	r3, [r2, #0]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
100094c0:	4b12      	ldr	r3, [pc, #72]	; (1000950c <mpu_set_bypass+0x16c>)
100094c2:	681a      	ldr	r2, [r3, #0]
100094c4:	7dd1      	ldrb	r1, [r2, #23]
100094c6:	685b      	ldr	r3, [r3, #4]
100094c8:	7818      	ldrb	r0, [r3, #0]
100094ca:	466b      	mov	r3, sp
100094cc:	3307      	adds	r3, #7
100094ce:	2201      	movs	r2, #1
100094d0:	4d10      	ldr	r5, [pc, #64]	; (10009514 <mpu_set_bypass+0x174>)
100094d2:	47a8      	blx	r5
100094d4:	2800      	cmp	r0, #0
100094d6:	d114      	bne.n	10009502 <mpu_set_bypass+0x162>
            return -1;
    }
    st.chip_cfg.bypass_mode = bypass_on;
100094d8:	4b0c      	ldr	r3, [pc, #48]	; (1000950c <mpu_set_bypass+0x16c>)
100094da:	749c      	strb	r4, [r3, #18]
    return 0;
100094dc:	2000      	movs	r0, #0
100094de:	e012      	b.n	10009506 <mpu_set_bypass+0x166>
int mpu_set_bypass(unsigned char bypass_on)
{
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
        return 0;
100094e0:	2000      	movs	r0, #0
100094e2:	e010      	b.n	10009506 <mpu_set_bypass+0x166>

    if (bypass_on) {
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
            return -1;
100094e4:	2001      	movs	r0, #1
100094e6:	4240      	negs	r0, r0
100094e8:	e00d      	b.n	10009506 <mpu_set_bypass+0x166>
        tmp &= ~BIT_AUX_IF_EN;
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
            return -1;
100094ea:	2001      	movs	r0, #1
100094ec:	4240      	negs	r0, r0
100094ee:	e00a      	b.n	10009506 <mpu_set_bypass+0x166>
        if (st.chip_cfg.active_low_int)
            tmp |= BIT_ACTL;
        if (st.chip_cfg.latched_int)
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
            return -1;
100094f0:	2001      	movs	r0, #1
100094f2:	4240      	negs	r0, r0
100094f4:	e007      	b.n	10009506 <mpu_set_bypass+0x166>
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
            return -1;
100094f6:	2001      	movs	r0, #1
100094f8:	4240      	negs	r0, r0
100094fa:	e004      	b.n	10009506 <mpu_set_bypass+0x166>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
            tmp |= BIT_AUX_IF_EN;
        else
            tmp &= ~BIT_AUX_IF_EN;
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
            return -1;
100094fc:	2001      	movs	r0, #1
100094fe:	4240      	negs	r0, r0
10009500:	e001      	b.n	10009506 <mpu_set_bypass+0x166>
        else
            tmp = 0;
        if (st.chip_cfg.latched_int)
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
            return -1;
10009502:	2001      	movs	r0, #1
10009504:	4240      	negs	r0, r0
    }
    st.chip_cfg.bypass_mode = bypass_on;
    return 0;
}
10009506:	b003      	add	sp, #12
10009508:	bd30      	pop	{r4, r5, pc}
1000950a:	46c0      	nop			; (mov r8, r8)
1000950c:	100179b0 	.word	0x100179b0
10009510:	1000b02d 	.word	0x1000b02d
10009514:	1000afd1 	.word	0x1000afd1
10009518:	10008129 	.word	0x10008129

1000951c <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
1000951c:	b530      	push	{r4, r5, lr}
1000951e:	b083      	sub	sp, #12
10009520:	0004      	movs	r4, r0
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
10009522:	2323      	movs	r3, #35	; 0x23
10009524:	4a1c      	ldr	r2, [pc, #112]	; (10009598 <mpu_set_int_latched+0x7c>)
10009526:	5cd3      	ldrb	r3, [r2, r3]
10009528:	4283      	cmp	r3, r0
1000952a:	d02e      	beq.n	1000958a <mpu_set_int_latched+0x6e>
        return 0;

    if (enable)
1000952c:	2800      	cmp	r0, #0
1000952e:	d003      	beq.n	10009538 <mpu_set_int_latched+0x1c>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
10009530:	2230      	movs	r2, #48	; 0x30
10009532:	466b      	mov	r3, sp
10009534:	71da      	strb	r2, [r3, #7]
10009536:	e002      	b.n	1000953e <mpu_set_int_latched+0x22>
    else
        tmp = 0;
10009538:	2200      	movs	r2, #0
1000953a:	466b      	mov	r3, sp
1000953c:	71da      	strb	r2, [r3, #7]
    if (st.chip_cfg.bypass_mode)
1000953e:	4b16      	ldr	r3, [pc, #88]	; (10009598 <mpu_set_int_latched+0x7c>)
10009540:	7c9b      	ldrb	r3, [r3, #18]
10009542:	2b00      	cmp	r3, #0
10009544:	d005      	beq.n	10009552 <mpu_set_int_latched+0x36>
        tmp |= BIT_BYPASS_EN;
10009546:	466b      	mov	r3, sp
10009548:	1dda      	adds	r2, r3, #7
1000954a:	79d9      	ldrb	r1, [r3, #7]
1000954c:	2302      	movs	r3, #2
1000954e:	430b      	orrs	r3, r1
10009550:	7013      	strb	r3, [r2, #0]
    if (st.chip_cfg.active_low_int)
10009552:	2322      	movs	r3, #34	; 0x22
10009554:	4a10      	ldr	r2, [pc, #64]	; (10009598 <mpu_set_int_latched+0x7c>)
10009556:	5cd3      	ldrb	r3, [r2, r3]
10009558:	2b00      	cmp	r3, #0
1000955a:	d006      	beq.n	1000956a <mpu_set_int_latched+0x4e>
        tmp |= BIT_ACTL;
1000955c:	466b      	mov	r3, sp
1000955e:	1dda      	adds	r2, r3, #7
10009560:	79db      	ldrb	r3, [r3, #7]
10009562:	2180      	movs	r1, #128	; 0x80
10009564:	4249      	negs	r1, r1
10009566:	430b      	orrs	r3, r1
10009568:	7013      	strb	r3, [r2, #0]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
1000956a:	4b0b      	ldr	r3, [pc, #44]	; (10009598 <mpu_set_int_latched+0x7c>)
1000956c:	681a      	ldr	r2, [r3, #0]
1000956e:	7dd1      	ldrb	r1, [r2, #23]
10009570:	685b      	ldr	r3, [r3, #4]
10009572:	7818      	ldrb	r0, [r3, #0]
10009574:	466b      	mov	r3, sp
10009576:	3307      	adds	r3, #7
10009578:	2201      	movs	r2, #1
1000957a:	4d08      	ldr	r5, [pc, #32]	; (1000959c <mpu_set_int_latched+0x80>)
1000957c:	47a8      	blx	r5
1000957e:	2800      	cmp	r0, #0
10009580:	d105      	bne.n	1000958e <mpu_set_int_latched+0x72>
        return -1;
    st.chip_cfg.latched_int = enable;
10009582:	2323      	movs	r3, #35	; 0x23
10009584:	4a04      	ldr	r2, [pc, #16]	; (10009598 <mpu_set_int_latched+0x7c>)
10009586:	54d4      	strb	r4, [r2, r3]
    return 0;
10009588:	e003      	b.n	10009592 <mpu_set_int_latched+0x76>
 */
int mpu_set_int_latched(unsigned char enable)
{
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
        return 0;
1000958a:	2000      	movs	r0, #0
1000958c:	e001      	b.n	10009592 <mpu_set_int_latched+0x76>
    if (st.chip_cfg.bypass_mode)
        tmp |= BIT_BYPASS_EN;
    if (st.chip_cfg.active_low_int)
        tmp |= BIT_ACTL;
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
        return -1;
1000958e:	2001      	movs	r0, #1
10009590:	4240      	negs	r0, r0
    st.chip_cfg.latched_int = enable;
    return 0;
}
10009592:	b003      	add	sp, #12
10009594:	bd30      	pop	{r4, r5, pc}
10009596:	46c0      	nop			; (mov r8, r8)
10009598:	100179b0 	.word	0x100179b0
1000959c:	1000afd1 	.word	0x1000afd1

100095a0 <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned short rate)
{
100095a0:	b510      	push	{r4, lr}
100095a2:	b082      	sub	sp, #8
100095a4:	1e04      	subs	r4, r0, #0
    unsigned char tmp[2];

    if (rate > 40)
100095a6:	2c28      	cmp	r4, #40	; 0x28
100095a8:	d878      	bhi.n	1000969c <mpu_lp_accel_mode+0xfc>
        return -1;

    if (!rate) {
100095aa:	2800      	cmp	r0, #0
100095ac:	d115      	bne.n	100095da <mpu_lp_accel_mode+0x3a>
        mpu_set_int_latched(0);
100095ae:	2000      	movs	r0, #0
100095b0:	4b44      	ldr	r3, [pc, #272]	; (100096c4 <mpu_lp_accel_mode+0x124>)
100095b2:	4798      	blx	r3
        tmp[0] = 0;
100095b4:	ab01      	add	r3, sp, #4
100095b6:	2200      	movs	r2, #0
100095b8:	701a      	strb	r2, [r3, #0]
        tmp[1] = BIT_STBY_XYZG;
100095ba:	3207      	adds	r2, #7
100095bc:	705a      	strb	r2, [r3, #1]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
100095be:	4a42      	ldr	r2, [pc, #264]	; (100096c8 <mpu_lp_accel_mode+0x128>)
100095c0:	6811      	ldr	r1, [r2, #0]
100095c2:	7d49      	ldrb	r1, [r1, #21]
100095c4:	6852      	ldr	r2, [r2, #4]
100095c6:	7810      	ldrb	r0, [r2, #0]
100095c8:	2202      	movs	r2, #2
100095ca:	4c40      	ldr	r4, [pc, #256]	; (100096cc <mpu_lp_accel_mode+0x12c>)
100095cc:	47a0      	blx	r4
100095ce:	1e04      	subs	r4, r0, #0
100095d0:	d167      	bne.n	100096a2 <mpu_lp_accel_mode+0x102>
            return -1;
        st.chip_cfg.lp_accel_mode = 0;
100095d2:	2200      	movs	r2, #0
100095d4:	4b3c      	ldr	r3, [pc, #240]	; (100096c8 <mpu_lp_accel_mode+0x128>)
100095d6:	751a      	strb	r2, [r3, #20]
        return 0;
100095d8:	e071      	b.n	100096be <mpu_lp_accel_mode+0x11e>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
100095da:	2001      	movs	r0, #1
100095dc:	4b39      	ldr	r3, [pc, #228]	; (100096c4 <mpu_lp_accel_mode+0x124>)
100095de:	4798      	blx	r3
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
        return -1;
#elif defined MPU6500
    /* Set wake frequency. */
    if (rate == 1)
100095e0:	2c01      	cmp	r4, #1
100095e2:	d103      	bne.n	100095ec <mpu_lp_accel_mode+0x4c>
        tmp[0] = INV_LPA_1_25HZ;
100095e4:	2202      	movs	r2, #2
100095e6:	ab01      	add	r3, sp, #4
100095e8:	701a      	strb	r2, [r3, #0]
100095ea:	e01a      	b.n	10009622 <mpu_lp_accel_mode+0x82>
    else if (rate == 2)
100095ec:	2c02      	cmp	r4, #2
100095ee:	d103      	bne.n	100095f8 <mpu_lp_accel_mode+0x58>
        tmp[0] = INV_LPA_2_5HZ;
100095f0:	2203      	movs	r2, #3
100095f2:	ab01      	add	r3, sp, #4
100095f4:	701a      	strb	r2, [r3, #0]
100095f6:	e014      	b.n	10009622 <mpu_lp_accel_mode+0x82>
    else if (rate <= 5)
100095f8:	2c05      	cmp	r4, #5
100095fa:	d803      	bhi.n	10009604 <mpu_lp_accel_mode+0x64>
        tmp[0] = INV_LPA_5HZ;
100095fc:	2204      	movs	r2, #4
100095fe:	ab01      	add	r3, sp, #4
10009600:	701a      	strb	r2, [r3, #0]
10009602:	e00e      	b.n	10009622 <mpu_lp_accel_mode+0x82>
    else if (rate <= 10)
10009604:	2c0a      	cmp	r4, #10
10009606:	d803      	bhi.n	10009610 <mpu_lp_accel_mode+0x70>
        tmp[0] = INV_LPA_10HZ;
10009608:	2205      	movs	r2, #5
1000960a:	ab01      	add	r3, sp, #4
1000960c:	701a      	strb	r2, [r3, #0]
1000960e:	e008      	b.n	10009622 <mpu_lp_accel_mode+0x82>
    else if (rate <= 20)
10009610:	2c14      	cmp	r4, #20
10009612:	d803      	bhi.n	1000961c <mpu_lp_accel_mode+0x7c>
        tmp[0] = INV_LPA_20HZ;
10009614:	2206      	movs	r2, #6
10009616:	ab01      	add	r3, sp, #4
10009618:	701a      	strb	r2, [r3, #0]
1000961a:	e002      	b.n	10009622 <mpu_lp_accel_mode+0x82>
    else if (rate <= 40)
        tmp[0] = INV_LPA_40HZ;
1000961c:	2207      	movs	r2, #7
1000961e:	ab01      	add	r3, sp, #4
10009620:	701a      	strb	r2, [r3, #0]
        tmp[0] = INV_LPA_160HZ;
    else if (rate <= 320)
        tmp[0] = INV_LPA_320HZ;
    else
        tmp[0] = INV_LPA_640HZ;
    if (i2c_write(st.hw->addr, st.reg->lp_accel_odr, 1, tmp))
10009622:	4b29      	ldr	r3, [pc, #164]	; (100096c8 <mpu_lp_accel_mode+0x128>)
10009624:	681a      	ldr	r2, [r3, #0]
10009626:	7a51      	ldrb	r1, [r2, #9]
10009628:	685b      	ldr	r3, [r3, #4]
1000962a:	7818      	ldrb	r0, [r3, #0]
1000962c:	ab01      	add	r3, sp, #4
1000962e:	2201      	movs	r2, #1
10009630:	4c26      	ldr	r4, [pc, #152]	; (100096cc <mpu_lp_accel_mode+0x12c>)
10009632:	47a0      	blx	r4
10009634:	2800      	cmp	r0, #0
10009636:	d137      	bne.n	100096a8 <mpu_lp_accel_mode+0x108>
        return -1;
    /* Enable LP ACCEL mode, ACCEL_FCHOICE_B=1*/
    if (i2c_read(st.hw->addr, st.reg->accel_cfg2, 1, tmp))
10009638:	4b23      	ldr	r3, [pc, #140]	; (100096c8 <mpu_lp_accel_mode+0x128>)
1000963a:	681a      	ldr	r2, [r3, #0]
1000963c:	7a11      	ldrb	r1, [r2, #8]
1000963e:	685b      	ldr	r3, [r3, #4]
10009640:	7818      	ldrb	r0, [r3, #0]
10009642:	ab01      	add	r3, sp, #4
10009644:	2201      	movs	r2, #1
10009646:	4c22      	ldr	r4, [pc, #136]	; (100096d0 <mpu_lp_accel_mode+0x130>)
10009648:	47a0      	blx	r4
1000964a:	2800      	cmp	r0, #0
1000964c:	d12f      	bne.n	100096ae <mpu_lp_accel_mode+0x10e>
       	return -1;

    tmp[0] = BIT_ACCL_FC_B | tmp[0];
1000964e:	ab01      	add	r3, sp, #4
10009650:	7819      	ldrb	r1, [r3, #0]
10009652:	2208      	movs	r2, #8
10009654:	430a      	orrs	r2, r1
10009656:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, tmp))
10009658:	4a1b      	ldr	r2, [pc, #108]	; (100096c8 <mpu_lp_accel_mode+0x128>)
1000965a:	6811      	ldr	r1, [r2, #0]
1000965c:	7a09      	ldrb	r1, [r1, #8]
1000965e:	6852      	ldr	r2, [r2, #4]
10009660:	7810      	ldrb	r0, [r2, #0]
10009662:	2201      	movs	r2, #1
10009664:	4c19      	ldr	r4, [pc, #100]	; (100096cc <mpu_lp_accel_mode+0x12c>)
10009666:	47a0      	blx	r4
10009668:	2800      	cmp	r0, #0
1000966a:	d123      	bne.n	100096b4 <mpu_lp_accel_mode+0x114>
    	return -1;
    tmp[0] = BIT_LPA_CYCLE;
1000966c:	ab01      	add	r3, sp, #4
1000966e:	2220      	movs	r2, #32
10009670:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
10009672:	4a15      	ldr	r2, [pc, #84]	; (100096c8 <mpu_lp_accel_mode+0x128>)
10009674:	6811      	ldr	r1, [r2, #0]
10009676:	7d49      	ldrb	r1, [r1, #21]
10009678:	6852      	ldr	r2, [r2, #4]
1000967a:	7810      	ldrb	r0, [r2, #0]
1000967c:	2201      	movs	r2, #1
1000967e:	4c13      	ldr	r4, [pc, #76]	; (100096cc <mpu_lp_accel_mode+0x12c>)
10009680:	47a0      	blx	r4
10009682:	1e04      	subs	r4, r0, #0
10009684:	d119      	bne.n	100096ba <mpu_lp_accel_mode+0x11a>
        return -1;
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
10009686:	4b10      	ldr	r3, [pc, #64]	; (100096c8 <mpu_lp_accel_mode+0x128>)
10009688:	2208      	movs	r2, #8
1000968a:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
1000968c:	2200      	movs	r2, #0
1000968e:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
10009690:	3201      	adds	r2, #1
10009692:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
10009694:	2000      	movs	r0, #0
10009696:	4b0f      	ldr	r3, [pc, #60]	; (100096d4 <mpu_lp_accel_mode+0x134>)
10009698:	4798      	blx	r3

    return 0;
1000969a:	e010      	b.n	100096be <mpu_lp_accel_mode+0x11e>
int mpu_lp_accel_mode(unsigned short rate)
{
    unsigned char tmp[2];

    if (rate > 40)
        return -1;
1000969c:	2401      	movs	r4, #1
1000969e:	4264      	negs	r4, r4
100096a0:	e00d      	b.n	100096be <mpu_lp_accel_mode+0x11e>
    if (!rate) {
        mpu_set_int_latched(0);
        tmp[0] = 0;
        tmp[1] = BIT_STBY_XYZG;
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
            return -1;
100096a2:	2401      	movs	r4, #1
100096a4:	4264      	negs	r4, r4
100096a6:	e00a      	b.n	100096be <mpu_lp_accel_mode+0x11e>
    else if (rate <= 320)
        tmp[0] = INV_LPA_320HZ;
    else
        tmp[0] = INV_LPA_640HZ;
    if (i2c_write(st.hw->addr, st.reg->lp_accel_odr, 1, tmp))
        return -1;
100096a8:	2401      	movs	r4, #1
100096aa:	4264      	negs	r4, r4
100096ac:	e007      	b.n	100096be <mpu_lp_accel_mode+0x11e>
    /* Enable LP ACCEL mode, ACCEL_FCHOICE_B=1*/
    if (i2c_read(st.hw->addr, st.reg->accel_cfg2, 1, tmp))
       	return -1;
100096ae:	2401      	movs	r4, #1
100096b0:	4264      	negs	r4, r4
100096b2:	e004      	b.n	100096be <mpu_lp_accel_mode+0x11e>

    tmp[0] = BIT_ACCL_FC_B | tmp[0];
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, tmp))
    	return -1;
100096b4:	2401      	movs	r4, #1
100096b6:	4264      	negs	r4, r4
100096b8:	e001      	b.n	100096be <mpu_lp_accel_mode+0x11e>
    tmp[0] = BIT_LPA_CYCLE;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
        return -1;
100096ba:	2401      	movs	r4, #1
100096bc:	4264      	negs	r4, r4
    st.chip_cfg.clk_src = 0;
    st.chip_cfg.lp_accel_mode = 1;
    mpu_configure_fifo(0);

    return 0;
}
100096be:	0020      	movs	r0, r4
100096c0:	b002      	add	sp, #8
100096c2:	bd10      	pop	{r4, pc}
100096c4:	1000951d 	.word	0x1000951d
100096c8:	100179b0 	.word	0x100179b0
100096cc:	1000afd1 	.word	0x1000afd1
100096d0:	1000b02d 	.word	0x1000b02d
100096d4:	10009169 	.word	0x10009169

100096d8 <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
100096d8:	b530      	push	{r4, r5, lr}
100096da:	b083      	sub	sp, #12
100096dc:	0004      	movs	r4, r0
    unsigned char data;

    if (!(st.chip_cfg.sensors))
100096de:	4b2c      	ldr	r3, [pc, #176]	; (10009790 <mpu_set_sample_rate+0xb8>)
100096e0:	7a9b      	ldrb	r3, [r3, #10]
100096e2:	2b00      	cmp	r3, #0
100096e4:	d048      	beq.n	10009778 <mpu_set_sample_rate+0xa0>
        return -1;

    if (st.chip_cfg.dmp_on)
100096e6:	2324      	movs	r3, #36	; 0x24
100096e8:	4a29      	ldr	r2, [pc, #164]	; (10009790 <mpu_set_sample_rate+0xb8>)
100096ea:	5cd3      	ldrb	r3, [r2, r3]
100096ec:	2b00      	cmp	r3, #0
100096ee:	d146      	bne.n	1000977e <mpu_set_sample_rate+0xa6>
        return -1;
    else {
        if (st.chip_cfg.lp_accel_mode) {
100096f0:	7d13      	ldrb	r3, [r2, #20]
100096f2:	2b00      	cmp	r3, #0
100096f4:	d00a      	beq.n	1000970c <mpu_set_sample_rate+0x34>
            if (rate && (rate <= 40)) {
100096f6:	1e43      	subs	r3, r0, #1
100096f8:	b29b      	uxth	r3, r3
100096fa:	2b27      	cmp	r3, #39	; 0x27
100096fc:	d803      	bhi.n	10009706 <mpu_set_sample_rate+0x2e>
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
100096fe:	4b25      	ldr	r3, [pc, #148]	; (10009794 <mpu_set_sample_rate+0xbc>)
10009700:	4798      	blx	r3
                return 0;
10009702:	2400      	movs	r4, #0
10009704:	e040      	b.n	10009788 <mpu_set_sample_rate+0xb0>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
10009706:	2000      	movs	r0, #0
10009708:	4b22      	ldr	r3, [pc, #136]	; (10009794 <mpu_set_sample_rate+0xbc>)
1000970a:	4798      	blx	r3
        }
        if (rate < 4)
            rate = 4;
1000970c:	2104      	movs	r1, #4
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
        }
        if (rate < 4)
1000970e:	2c03      	cmp	r4, #3
10009710:	d907      	bls.n	10009722 <mpu_set_sample_rate+0x4a>
10009712:	1c21      	adds	r1, r4, #0
10009714:	23fa      	movs	r3, #250	; 0xfa
10009716:	009b      	lsls	r3, r3, #2
10009718:	429c      	cmp	r4, r3
1000971a:	d901      	bls.n	10009720 <mpu_set_sample_rate+0x48>
1000971c:	4b1e      	ldr	r3, [pc, #120]	; (10009798 <mpu_set_sample_rate+0xc0>)
1000971e:	8819      	ldrh	r1, [r3, #0]
10009720:	b289      	uxth	r1, r1
            rate = 4;
        else if (rate > 1000)
            rate = 1000;

        data = 1000 / rate - 1;
10009722:	466b      	mov	r3, sp
10009724:	1ddc      	adds	r4, r3, #7
10009726:	20fa      	movs	r0, #250	; 0xfa
10009728:	0080      	lsls	r0, r0, #2
1000972a:	4b1c      	ldr	r3, [pc, #112]	; (1000979c <mpu_set_sample_rate+0xc4>)
1000972c:	4798      	blx	r3
1000972e:	3801      	subs	r0, #1
10009730:	7020      	strb	r0, [r4, #0]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
10009732:	4b17      	ldr	r3, [pc, #92]	; (10009790 <mpu_set_sample_rate+0xb8>)
10009734:	681a      	ldr	r2, [r3, #0]
10009736:	7851      	ldrb	r1, [r2, #1]
10009738:	685b      	ldr	r3, [r3, #4]
1000973a:	7818      	ldrb	r0, [r3, #0]
1000973c:	0023      	movs	r3, r4
1000973e:	2201      	movs	r2, #1
10009740:	4c17      	ldr	r4, [pc, #92]	; (100097a0 <mpu_set_sample_rate+0xc8>)
10009742:	47a0      	blx	r4
10009744:	1e04      	subs	r4, r0, #0
10009746:	d11d      	bne.n	10009784 <mpu_set_sample_rate+0xac>
            return -1;

        st.chip_cfg.sample_rate = 1000 / (1 + data);
10009748:	4d11      	ldr	r5, [pc, #68]	; (10009790 <mpu_set_sample_rate+0xb8>)
1000974a:	466b      	mov	r3, sp
1000974c:	79d9      	ldrb	r1, [r3, #7]
1000974e:	3101      	adds	r1, #1
10009750:	20fa      	movs	r0, #250	; 0xfa
10009752:	0080      	lsls	r0, r0, #2
10009754:	4b11      	ldr	r3, [pc, #68]	; (1000979c <mpu_set_sample_rate+0xc4>)
10009756:	4798      	blx	r3
10009758:	81e8      	strh	r0, [r5, #14]

#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
1000975a:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
1000975c:	1c18      	adds	r0, r3, #0
1000975e:	b29b      	uxth	r3, r3
10009760:	2b64      	cmp	r3, #100	; 0x64
10009762:	d900      	bls.n	10009766 <mpu_set_sample_rate+0x8e>
10009764:	2064      	movs	r0, #100	; 0x64
10009766:	b280      	uxth	r0, r0
10009768:	4b0e      	ldr	r3, [pc, #56]	; (100097a4 <mpu_set_sample_rate+0xcc>)
1000976a:	4798      	blx	r3
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
1000976c:	4b08      	ldr	r3, [pc, #32]	; (10009790 <mpu_set_sample_rate+0xb8>)
1000976e:	89d8      	ldrh	r0, [r3, #14]
10009770:	0840      	lsrs	r0, r0, #1
10009772:	4b0d      	ldr	r3, [pc, #52]	; (100097a8 <mpu_set_sample_rate+0xd0>)
10009774:	4798      	blx	r3
        return 0;
10009776:	e007      	b.n	10009788 <mpu_set_sample_rate+0xb0>
int mpu_set_sample_rate(unsigned short rate)
{
    unsigned char data;

    if (!(st.chip_cfg.sensors))
        return -1;
10009778:	2401      	movs	r4, #1
1000977a:	4264      	negs	r4, r4
1000977c:	e004      	b.n	10009788 <mpu_set_sample_rate+0xb0>

    if (st.chip_cfg.dmp_on)
        return -1;
1000977e:	2401      	movs	r4, #1
10009780:	4264      	negs	r4, r4
10009782:	e001      	b.n	10009788 <mpu_set_sample_rate+0xb0>
        else if (rate > 1000)
            rate = 1000;

        data = 1000 / rate - 1;
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
            return -1;
10009784:	2401      	movs	r4, #1
10009786:	4264      	negs	r4, r4

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
        return 0;
    }
}
10009788:	0020      	movs	r0, r4
1000978a:	b003      	add	sp, #12
1000978c:	bd30      	pop	{r4, r5, pc}
1000978e:	46c0      	nop			; (mov r8, r8)
10009790:	100179b0 	.word	0x100179b0
10009794:	100095a1 	.word	0x100095a1
10009798:	100163d0 	.word	0x100163d0
1000979c:	10013235 	.word	0x10013235
100097a0:	1000afd1 	.word	0x1000afd1
100097a4:	100090f1 	.word	0x100090f1
100097a8:	10009019 	.word	0x10009019

100097ac <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
100097ac:	b530      	push	{r4, r5, lr}
100097ae:	b083      	sub	sp, #12
100097b0:	0004      	movs	r4, r0
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
100097b2:	2370      	movs	r3, #112	; 0x70
100097b4:	4203      	tst	r3, r0
100097b6:	d003      	beq.n	100097c0 <mpu_set_sensors+0x14>
        data = INV_CLK_PLL;
100097b8:	2201      	movs	r2, #1
100097ba:	466b      	mov	r3, sp
100097bc:	71da      	strb	r2, [r3, #7]
100097be:	e015      	b.n	100097ec <mpu_set_sensors+0x40>
    else if (sensors)
100097c0:	2800      	cmp	r0, #0
100097c2:	d003      	beq.n	100097cc <mpu_set_sensors+0x20>
        data = 0;
100097c4:	2200      	movs	r2, #0
100097c6:	466b      	mov	r3, sp
100097c8:	71da      	strb	r2, [r3, #7]
100097ca:	e00f      	b.n	100097ec <mpu_set_sensors+0x40>
    else
        data = BIT_SLEEP;
100097cc:	466b      	mov	r3, sp
100097ce:	3307      	adds	r3, #7
100097d0:	2240      	movs	r2, #64	; 0x40
100097d2:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
100097d4:	4a6a      	ldr	r2, [pc, #424]	; (10009980 <mpu_set_sensors+0x1d4>)
100097d6:	6811      	ldr	r1, [r2, #0]
100097d8:	7d49      	ldrb	r1, [r1, #21]
100097da:	6852      	ldr	r2, [r2, #4]
100097dc:	7810      	ldrb	r0, [r2, #0]
100097de:	2201      	movs	r2, #1
100097e0:	4d68      	ldr	r5, [pc, #416]	; (10009984 <mpu_set_sensors+0x1d8>)
100097e2:	47a8      	blx	r5
100097e4:	2800      	cmp	r0, #0
100097e6:	d100      	bne.n	100097ea <mpu_set_sensors+0x3e>
100097e8:	e0b2      	b.n	10009950 <mpu_set_sensors+0x1a4>
100097ea:	e00b      	b.n	10009804 <mpu_set_sensors+0x58>
100097ec:	4b64      	ldr	r3, [pc, #400]	; (10009980 <mpu_set_sensors+0x1d4>)
100097ee:	681a      	ldr	r2, [r3, #0]
100097f0:	7d51      	ldrb	r1, [r2, #21]
100097f2:	685b      	ldr	r3, [r3, #4]
100097f4:	7818      	ldrb	r0, [r3, #0]
100097f6:	466b      	mov	r3, sp
100097f8:	3307      	adds	r3, #7
100097fa:	2201      	movs	r2, #1
100097fc:	4d61      	ldr	r5, [pc, #388]	; (10009984 <mpu_set_sensors+0x1d8>)
100097fe:	47a8      	blx	r5
10009800:	2800      	cmp	r0, #0
10009802:	d005      	beq.n	10009810 <mpu_set_sensors+0x64>
        st.chip_cfg.sensors = 0;
10009804:	2200      	movs	r2, #0
10009806:	4b5e      	ldr	r3, [pc, #376]	; (10009980 <mpu_set_sensors+0x1d4>)
10009808:	729a      	strb	r2, [r3, #10]
        return -1;
1000980a:	2501      	movs	r5, #1
1000980c:	426d      	negs	r5, r5
1000980e:	e0b4      	b.n	1000997a <mpu_set_sensors+0x1ce>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
10009810:	466b      	mov	r3, sp
10009812:	1dda      	adds	r2, r3, #7
10009814:	79db      	ldrb	r3, [r3, #7]
10009816:	2140      	movs	r1, #64	; 0x40
10009818:	438b      	bics	r3, r1
1000981a:	4959      	ldr	r1, [pc, #356]	; (10009980 <mpu_set_sensors+0x1d4>)
1000981c:	730b      	strb	r3, [r1, #12]

    data = 0;
1000981e:	2300      	movs	r3, #0
10009820:	7013      	strb	r3, [r2, #0]
    if (!(sensors & INV_X_GYRO))
10009822:	0663      	lsls	r3, r4, #25
10009824:	d402      	bmi.n	1000982c <mpu_set_sensors+0x80>
        data |= BIT_STBY_XG;
10009826:	2204      	movs	r2, #4
10009828:	466b      	mov	r3, sp
1000982a:	71da      	strb	r2, [r3, #7]
    if (!(sensors & INV_Y_GYRO))
1000982c:	06a3      	lsls	r3, r4, #26
1000982e:	d405      	bmi.n	1000983c <mpu_set_sensors+0x90>
        data |= BIT_STBY_YG;
10009830:	466b      	mov	r3, sp
10009832:	1dda      	adds	r2, r3, #7
10009834:	79d9      	ldrb	r1, [r3, #7]
10009836:	2302      	movs	r3, #2
10009838:	430b      	orrs	r3, r1
1000983a:	7013      	strb	r3, [r2, #0]
    if (!(sensors & INV_Z_GYRO))
1000983c:	06e3      	lsls	r3, r4, #27
1000983e:	d405      	bmi.n	1000984c <mpu_set_sensors+0xa0>
        data |= BIT_STBY_ZG;
10009840:	466b      	mov	r3, sp
10009842:	1dda      	adds	r2, r3, #7
10009844:	79d9      	ldrb	r1, [r3, #7]
10009846:	2301      	movs	r3, #1
10009848:	430b      	orrs	r3, r1
1000984a:	7013      	strb	r3, [r2, #0]
    if (!(sensors & INV_XYZ_ACCEL))
1000984c:	0723      	lsls	r3, r4, #28
1000984e:	d405      	bmi.n	1000985c <mpu_set_sensors+0xb0>
        data |= BIT_STBY_XYZA;
10009850:	466b      	mov	r3, sp
10009852:	1dda      	adds	r2, r3, #7
10009854:	79d9      	ldrb	r1, [r3, #7]
10009856:	2338      	movs	r3, #56	; 0x38
10009858:	430b      	orrs	r3, r1
1000985a:	7013      	strb	r3, [r2, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
1000985c:	4b48      	ldr	r3, [pc, #288]	; (10009980 <mpu_set_sensors+0x1d4>)
1000985e:	681a      	ldr	r2, [r3, #0]
10009860:	7d91      	ldrb	r1, [r2, #22]
10009862:	685b      	ldr	r3, [r3, #4]
10009864:	7818      	ldrb	r0, [r3, #0]
10009866:	466b      	mov	r3, sp
10009868:	3307      	adds	r3, #7
1000986a:	2201      	movs	r2, #1
1000986c:	4d45      	ldr	r5, [pc, #276]	; (10009984 <mpu_set_sensors+0x1d8>)
1000986e:	47a8      	blx	r5
10009870:	2800      	cmp	r0, #0
10009872:	d005      	beq.n	10009880 <mpu_set_sensors+0xd4>
        st.chip_cfg.sensors = 0;
10009874:	2200      	movs	r2, #0
10009876:	4b42      	ldr	r3, [pc, #264]	; (10009980 <mpu_set_sensors+0x1d4>)
10009878:	729a      	strb	r2, [r3, #10]
        return -1;
1000987a:	2501      	movs	r5, #1
1000987c:	426d      	negs	r5, r5
1000987e:	e07c      	b.n	1000997a <mpu_set_sensors+0x1ce>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
10009880:	2308      	movs	r3, #8
10009882:	0022      	movs	r2, r4
10009884:	439a      	bics	r2, r3
10009886:	d06b      	beq.n	10009960 <mpu_set_sensors+0x1b4>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
10009888:	2000      	movs	r0, #0
1000988a:	4b3f      	ldr	r3, [pc, #252]	; (10009988 <mpu_set_sensors+0x1dc>)
1000988c:	4798      	blx	r3
    if (sensors & INV_XYZ_COMPASS)
        mpu_set_bypass(1);
    else
        mpu_set_bypass(0);
#else
    if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
1000988e:	4b3c      	ldr	r3, [pc, #240]	; (10009980 <mpu_set_sensors+0x1d4>)
10009890:	681a      	ldr	r2, [r3, #0]
10009892:	7911      	ldrb	r1, [r2, #4]
10009894:	685b      	ldr	r3, [r3, #4]
10009896:	7818      	ldrb	r0, [r3, #0]
10009898:	466b      	mov	r3, sp
1000989a:	3306      	adds	r3, #6
1000989c:	2201      	movs	r2, #1
1000989e:	4d3b      	ldr	r5, [pc, #236]	; (1000998c <mpu_set_sensors+0x1e0>)
100098a0:	47a8      	blx	r5
100098a2:	2800      	cmp	r0, #0
100098a4:	d148      	bne.n	10009938 <mpu_set_sensors+0x18c>
        return -1;
    /* Handle AKM power management. */
    if (sensors & INV_XYZ_COMPASS) {
100098a6:	07e3      	lsls	r3, r4, #31
100098a8:	d509      	bpl.n	100098be <mpu_set_sensors+0x112>
        data = AKM_SINGLE_MEASUREMENT;
100098aa:	2211      	movs	r2, #17
100098ac:	466b      	mov	r3, sp
100098ae:	71da      	strb	r2, [r3, #7]
        user_ctrl |= BIT_AUX_IF_EN;
100098b0:	466b      	mov	r3, sp
100098b2:	1d9a      	adds	r2, r3, #6
100098b4:	7999      	ldrb	r1, [r3, #6]
100098b6:	2320      	movs	r3, #32
100098b8:	430b      	orrs	r3, r1
100098ba:	7013      	strb	r3, [r2, #0]
100098bc:	e008      	b.n	100098d0 <mpu_set_sensors+0x124>
    } else {
        data = AKM_POWER_DOWN;
100098be:	2210      	movs	r2, #16
100098c0:	466b      	mov	r3, sp
100098c2:	71da      	strb	r2, [r3, #7]
        user_ctrl &= ~BIT_AUX_IF_EN;
100098c4:	466b      	mov	r3, sp
100098c6:	1d9a      	adds	r2, r3, #6
100098c8:	799b      	ldrb	r3, [r3, #6]
100098ca:	2120      	movs	r1, #32
100098cc:	438b      	bics	r3, r1
100098ce:	7013      	strb	r3, [r2, #0]
    }
    if (st.chip_cfg.dmp_on)
100098d0:	2324      	movs	r3, #36	; 0x24
100098d2:	4a2b      	ldr	r2, [pc, #172]	; (10009980 <mpu_set_sensors+0x1d4>)
100098d4:	5cd3      	ldrb	r3, [r2, r3]
100098d6:	2b00      	cmp	r3, #0
100098d8:	d007      	beq.n	100098ea <mpu_set_sensors+0x13e>
        user_ctrl |= BIT_DMP_EN;
100098da:	466b      	mov	r3, sp
100098dc:	1d9a      	adds	r2, r3, #6
100098de:	799b      	ldrb	r3, [r3, #6]
100098e0:	2180      	movs	r1, #128	; 0x80
100098e2:	4249      	negs	r1, r1
100098e4:	430b      	orrs	r3, r1
100098e6:	7013      	strb	r3, [r2, #0]
100098e8:	e005      	b.n	100098f6 <mpu_set_sensors+0x14a>
    else
        user_ctrl &= ~BIT_DMP_EN;
100098ea:	466b      	mov	r3, sp
100098ec:	1d9a      	adds	r2, r3, #6
100098ee:	799b      	ldrb	r3, [r3, #6]
100098f0:	217f      	movs	r1, #127	; 0x7f
100098f2:	400b      	ands	r3, r1
100098f4:	7013      	strb	r3, [r2, #0]
    if (i2c_write(st.hw->addr, st.reg->s1_do, 1, &data))
100098f6:	4b22      	ldr	r3, [pc, #136]	; (10009980 <mpu_set_sensors+0x1d4>)
100098f8:	2226      	movs	r2, #38	; 0x26
100098fa:	6819      	ldr	r1, [r3, #0]
100098fc:	5c89      	ldrb	r1, [r1, r2]
100098fe:	685b      	ldr	r3, [r3, #4]
10009900:	7818      	ldrb	r0, [r3, #0]
10009902:	466b      	mov	r3, sp
10009904:	3307      	adds	r3, #7
10009906:	3a25      	subs	r2, #37	; 0x25
10009908:	4d1e      	ldr	r5, [pc, #120]	; (10009984 <mpu_set_sensors+0x1d8>)
1000990a:	47a8      	blx	r5
1000990c:	2800      	cmp	r0, #0
1000990e:	d116      	bne.n	1000993e <mpu_set_sensors+0x192>
        return -1;
    /* Enable/disable I2C master mode. */
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
10009910:	4b1b      	ldr	r3, [pc, #108]	; (10009980 <mpu_set_sensors+0x1d4>)
10009912:	681a      	ldr	r2, [r3, #0]
10009914:	7911      	ldrb	r1, [r2, #4]
10009916:	685b      	ldr	r3, [r3, #4]
10009918:	7818      	ldrb	r0, [r3, #0]
1000991a:	466b      	mov	r3, sp
1000991c:	3306      	adds	r3, #6
1000991e:	2201      	movs	r2, #1
10009920:	4d18      	ldr	r5, [pc, #96]	; (10009984 <mpu_set_sensors+0x1d8>)
10009922:	47a8      	blx	r5
10009924:	1e05      	subs	r5, r0, #0
10009926:	d10d      	bne.n	10009944 <mpu_set_sensors+0x198>
        return -1;
#endif
#endif

    st.chip_cfg.sensors = sensors;
10009928:	4b15      	ldr	r3, [pc, #84]	; (10009980 <mpu_set_sensors+0x1d4>)
1000992a:	729c      	strb	r4, [r3, #10]
    st.chip_cfg.lp_accel_mode = 0;
1000992c:	2200      	movs	r2, #0
1000992e:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
10009930:	2032      	movs	r0, #50	; 0x32
10009932:	4b17      	ldr	r3, [pc, #92]	; (10009990 <mpu_set_sensors+0x1e4>)
10009934:	4798      	blx	r3
    return 0;
10009936:	e020      	b.n	1000997a <mpu_set_sensors+0x1ce>
        mpu_set_bypass(1);
    else
        mpu_set_bypass(0);
#else
    if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
10009938:	2501      	movs	r5, #1
1000993a:	426d      	negs	r5, r5
1000993c:	e01d      	b.n	1000997a <mpu_set_sensors+0x1ce>
    if (st.chip_cfg.dmp_on)
        user_ctrl |= BIT_DMP_EN;
    else
        user_ctrl &= ~BIT_DMP_EN;
    if (i2c_write(st.hw->addr, st.reg->s1_do, 1, &data))
        return -1;
1000993e:	2501      	movs	r5, #1
10009940:	426d      	negs	r5, r5
10009942:	e01a      	b.n	1000997a <mpu_set_sensors+0x1ce>
    /* Enable/disable I2C master mode. */
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
10009944:	2501      	movs	r5, #1
10009946:	426d      	negs	r5, r5
10009948:	e017      	b.n	1000997a <mpu_set_sensors+0x1ce>
        mpu_set_bypass(1);
    else
        mpu_set_bypass(0);
#else
    if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
1000994a:	2501      	movs	r5, #1
1000994c:	426d      	negs	r5, r5
1000994e:	e014      	b.n	1000997a <mpu_set_sensors+0x1ce>
        data = BIT_SLEEP;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
        st.chip_cfg.sensors = 0;
        return -1;
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
10009950:	466b      	mov	r3, sp
10009952:	3307      	adds	r3, #7
10009954:	781b      	ldrb	r3, [r3, #0]
10009956:	2240      	movs	r2, #64	; 0x40
10009958:	4393      	bics	r3, r2
1000995a:	4a09      	ldr	r2, [pc, #36]	; (10009980 <mpu_set_sensors+0x1d4>)
1000995c:	7313      	strb	r3, [r2, #12]
1000995e:	e762      	b.n	10009826 <mpu_set_sensors+0x7a>
    if (sensors & INV_XYZ_COMPASS)
        mpu_set_bypass(1);
    else
        mpu_set_bypass(0);
#else
    if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
10009960:	4b07      	ldr	r3, [pc, #28]	; (10009980 <mpu_set_sensors+0x1d4>)
10009962:	681a      	ldr	r2, [r3, #0]
10009964:	7911      	ldrb	r1, [r2, #4]
10009966:	685b      	ldr	r3, [r3, #4]
10009968:	7818      	ldrb	r0, [r3, #0]
1000996a:	466b      	mov	r3, sp
1000996c:	3306      	adds	r3, #6
1000996e:	2201      	movs	r2, #1
10009970:	4d06      	ldr	r5, [pc, #24]	; (1000998c <mpu_set_sensors+0x1e0>)
10009972:	47a8      	blx	r5
10009974:	2800      	cmp	r0, #0
10009976:	d0a2      	beq.n	100098be <mpu_set_sensors+0x112>
10009978:	e7e7      	b.n	1000994a <mpu_set_sensors+0x19e>

    st.chip_cfg.sensors = sensors;
    st.chip_cfg.lp_accel_mode = 0;
    delay_ms(50);
    return 0;
}
1000997a:	0028      	movs	r0, r5
1000997c:	b003      	add	sp, #12
1000997e:	bd30      	pop	{r4, r5, pc}
10009980:	100179b0 	.word	0x100179b0
10009984:	1000afd1 	.word	0x1000afd1
10009988:	1000951d 	.word	0x1000951d
1000998c:	1000b02d 	.word	0x1000b02d
10009990:	10008129 	.word	0x10008129

10009994 <mpu_init>:
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @param[in]  int_param   Platform-specific parameters to interrupt API.
 *  @return     0 if successful.
 */
int mpu_init(struct int_param_s *int_param)
{
10009994:	b530      	push	{r4, r5, lr}
10009996:	b085      	sub	sp, #20
    unsigned char data[6];

    /* Reset device. */
    data[0] = BIT_RESET;
10009998:	ab02      	add	r3, sp, #8
1000999a:	2280      	movs	r2, #128	; 0x80
1000999c:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
1000999e:	4ab9      	ldr	r2, [pc, #740]	; (10009c84 <mpu_init+0x2f0>)
100099a0:	6811      	ldr	r1, [r2, #0]
100099a2:	7d49      	ldrb	r1, [r1, #21]
100099a4:	6852      	ldr	r2, [r2, #4]
100099a6:	7810      	ldrb	r0, [r2, #0]
100099a8:	2201      	movs	r2, #1
100099aa:	4cb7      	ldr	r4, [pc, #732]	; (10009c88 <mpu_init+0x2f4>)
100099ac:	47a0      	blx	r4
100099ae:	2800      	cmp	r0, #0
100099b0:	d000      	beq.n	100099b4 <mpu_init+0x20>
100099b2:	e149      	b.n	10009c48 <mpu_init+0x2b4>
        return -1;
    delay_ms(100);
100099b4:	3064      	adds	r0, #100	; 0x64
100099b6:	4bb5      	ldr	r3, [pc, #724]	; (10009c8c <mpu_init+0x2f8>)
100099b8:	4798      	blx	r3

    /* Wake up chip. */
    data[0] = 0x00;
100099ba:	ab02      	add	r3, sp, #8
100099bc:	2200      	movs	r2, #0
100099be:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
100099c0:	4ab0      	ldr	r2, [pc, #704]	; (10009c84 <mpu_init+0x2f0>)
100099c2:	6811      	ldr	r1, [r2, #0]
100099c4:	7d49      	ldrb	r1, [r1, #21]
100099c6:	6852      	ldr	r2, [r2, #4]
100099c8:	7810      	ldrb	r0, [r2, #0]
100099ca:	2201      	movs	r2, #1
100099cc:	4cae      	ldr	r4, [pc, #696]	; (10009c88 <mpu_init+0x2f4>)
100099ce:	47a0      	blx	r4
100099d0:	2800      	cmp	r0, #0
100099d2:	d000      	beq.n	100099d6 <mpu_init+0x42>
100099d4:	e13b      	b.n	10009c4e <mpu_init+0x2ba>
        return -1;

   st.chip_cfg.accel_half = 0;
100099d6:	4aab      	ldr	r2, [pc, #684]	; (10009c84 <mpu_init+0x2f0>)
100099d8:	2300      	movs	r3, #0
100099da:	74d3      	strb	r3, [r2, #19]

#ifdef MPU6500
    /* MPU6500 shares 4kB of memory between the DMP and the FIFO. Since the
     * first 3kB are needed by the DMP, we'll use the last 1kB for the FIFO.
     */
    data[0] = BIT_FIFO_SIZE_1024;
100099dc:	ab02      	add	r3, sp, #8
100099de:	2140      	movs	r1, #64	; 0x40
100099e0:	7019      	strb	r1, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
100099e2:	6811      	ldr	r1, [r2, #0]
100099e4:	7a09      	ldrb	r1, [r1, #8]
100099e6:	6852      	ldr	r2, [r2, #4]
100099e8:	7810      	ldrb	r0, [r2, #0]
100099ea:	2201      	movs	r2, #1
100099ec:	4ca6      	ldr	r4, [pc, #664]	; (10009c88 <mpu_init+0x2f4>)
100099ee:	47a0      	blx	r4
100099f0:	2800      	cmp	r0, #0
100099f2:	d000      	beq.n	100099f6 <mpu_init+0x62>
100099f4:	e12e      	b.n	10009c54 <mpu_init+0x2c0>
        return -1;
#endif

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
100099f6:	4ca3      	ldr	r4, [pc, #652]	; (10009c84 <mpu_init+0x2f0>)
100099f8:	23ff      	movs	r3, #255	; 0xff
100099fa:	72a3      	strb	r3, [r4, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
100099fc:	7223      	strb	r3, [r4, #8]
    st.chip_cfg.accel_fsr = 0xFF;
100099fe:	7263      	strb	r3, [r4, #9]
    st.chip_cfg.lpf = 0xFF;
10009a00:	72e3      	strb	r3, [r4, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
10009a02:	2201      	movs	r2, #1
10009a04:	4252      	negs	r2, r2
10009a06:	81e2      	strh	r2, [r4, #14]
    st.chip_cfg.fifo_enable = 0xFF;
10009a08:	7423      	strb	r3, [r4, #16]
    st.chip_cfg.bypass_mode = 0xFF;
10009a0a:	74a3      	strb	r3, [r4, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
10009a0c:	8522      	strh	r2, [r4, #40]	; 0x28
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
10009a0e:	3bfe      	subs	r3, #254	; 0xfe
10009a10:	7323      	strb	r3, [r4, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 0; // --> interrupt active high!!
10009a12:	2500      	movs	r5, #0
10009a14:	3321      	adds	r3, #33	; 0x21
10009a16:	54e5      	strb	r5, [r4, r3]
    st.chip_cfg.latched_int = 0;
10009a18:	3301      	adds	r3, #1
10009a1a:	54e5      	strb	r5, [r4, r3]
    st.chip_cfg.int_motion_only = 0;
10009a1c:	7565      	strb	r5, [r4, #21]
    st.chip_cfg.lp_accel_mode = 0;
10009a1e:	7525      	strb	r5, [r4, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
10009a20:	0020      	movs	r0, r4
10009a22:	3016      	adds	r0, #22
10009a24:	320d      	adds	r2, #13
10009a26:	2100      	movs	r1, #0
10009a28:	4b99      	ldr	r3, [pc, #612]	; (10009c90 <mpu_init+0x2fc>)
10009a2a:	4798      	blx	r3
    st.chip_cfg.dmp_on = 0;
10009a2c:	2324      	movs	r3, #36	; 0x24
10009a2e:	54e5      	strb	r5, [r4, r3]
    st.chip_cfg.dmp_loaded = 0;
10009a30:	3301      	adds	r3, #1
10009a32:	54e5      	strb	r5, [r4, r3]
    st.chip_cfg.dmp_sample_rate = 0;
10009a34:	84e5      	strh	r5, [r4, #38]	; 0x26

    if (mpu_set_gyro_fsr(SMS_MPU_GYRO_FS))
10009a36:	20fa      	movs	r0, #250	; 0xfa
10009a38:	00c0      	lsls	r0, r0, #3
10009a3a:	4b96      	ldr	r3, [pc, #600]	; (10009c94 <mpu_init+0x300>)
10009a3c:	4798      	blx	r3
10009a3e:	2800      	cmp	r0, #0
10009a40:	d000      	beq.n	10009a44 <mpu_init+0xb0>
10009a42:	e10a      	b.n	10009c5a <mpu_init+0x2c6>
        return -1;
    if (mpu_set_accel_fsr(SMS_MPU_ACCEL_FS))
10009a44:	3002      	adds	r0, #2
10009a46:	4b94      	ldr	r3, [pc, #592]	; (10009c98 <mpu_init+0x304>)
10009a48:	4798      	blx	r3
10009a4a:	2800      	cmp	r0, #0
10009a4c:	d000      	beq.n	10009a50 <mpu_init+0xbc>
10009a4e:	e107      	b.n	10009c60 <mpu_init+0x2cc>
        return -1;
    if (mpu_set_lpf(42))
10009a50:	302a      	adds	r0, #42	; 0x2a
10009a52:	4b92      	ldr	r3, [pc, #584]	; (10009c9c <mpu_init+0x308>)
10009a54:	4798      	blx	r3
10009a56:	2800      	cmp	r0, #0
10009a58:	d000      	beq.n	10009a5c <mpu_init+0xc8>
10009a5a:	e104      	b.n	10009c66 <mpu_init+0x2d2>
        return -1;
    if (mpu_set_sample_rate(50))
10009a5c:	3032      	adds	r0, #50	; 0x32
10009a5e:	4b90      	ldr	r3, [pc, #576]	; (10009ca0 <mpu_init+0x30c>)
10009a60:	4798      	blx	r3
10009a62:	2800      	cmp	r0, #0
10009a64:	d000      	beq.n	10009a68 <mpu_init+0xd4>
10009a66:	e101      	b.n	10009c6c <mpu_init+0x2d8>
        return -1;
    if (mpu_configure_fifo(0))
10009a68:	4b8e      	ldr	r3, [pc, #568]	; (10009ca4 <mpu_init+0x310>)
10009a6a:	4798      	blx	r3
10009a6c:	2800      	cmp	r0, #0
10009a6e:	d000      	beq.n	10009a72 <mpu_init+0xde>
10009a70:	e0ff      	b.n	10009c72 <mpu_init+0x2de>
/* This initialization is similar to the one in ak8975.c. */
static int setup_compass(void)
{
    unsigned char data[4], akm_addr;

    mpu_set_bypass(1);
10009a72:	3001      	adds	r0, #1
10009a74:	4b8c      	ldr	r3, [pc, #560]	; (10009ca8 <mpu_init+0x314>)
10009a76:	4798      	blx	r3

    /* Find compass. Possible addresses range from 0x0C to 0x0F. */
    for (akm_addr = 0x0C; akm_addr <= 0x0F; akm_addr++) {
10009a78:	240c      	movs	r4, #12
        int result;
        result = i2c_read(akm_addr, AKM_REG_WHOAMI, 1, data);
10009a7a:	4d8c      	ldr	r5, [pc, #560]	; (10009cac <mpu_init+0x318>)
10009a7c:	ab01      	add	r3, sp, #4
10009a7e:	2201      	movs	r2, #1
10009a80:	2100      	movs	r1, #0
10009a82:	0020      	movs	r0, r4
10009a84:	47a8      	blx	r5
        if (!result && (data[0] == AKM_WHOAMI))
10009a86:	2800      	cmp	r0, #0
10009a88:	d103      	bne.n	10009a92 <mpu_init+0xfe>
10009a8a:	466b      	mov	r3, sp
10009a8c:	791b      	ldrb	r3, [r3, #4]
10009a8e:	2b48      	cmp	r3, #72	; 0x48
10009a90:	d004      	beq.n	10009a9c <mpu_init+0x108>
    unsigned char data[4], akm_addr;

    mpu_set_bypass(1);

    /* Find compass. Possible addresses range from 0x0C to 0x0F. */
    for (akm_addr = 0x0C; akm_addr <= 0x0F; akm_addr++) {
10009a92:	3401      	adds	r4, #1
10009a94:	b2e4      	uxtb	r4, r4
10009a96:	2c10      	cmp	r4, #16
10009a98:	d1f0      	bne.n	10009a7c <mpu_init+0xe8>
10009a9a:	e001      	b.n	10009aa0 <mpu_init+0x10c>
        result = i2c_read(akm_addr, AKM_REG_WHOAMI, 1, data);
        if (!result && (data[0] == AKM_WHOAMI))
            break;
    }

    if (akm_addr > 0x0F) {
10009a9c:	2c0f      	cmp	r4, #15
10009a9e:	d905      	bls.n	10009aac <mpu_init+0x118>
        /* TODO: Handle this case in all compass-related functions. */
        log_e("Compass not found.\n");
10009aa0:	4883      	ldr	r0, [pc, #524]	; (10009cb0 <mpu_init+0x31c>)
10009aa2:	4c84      	ldr	r4, [pc, #528]	; (10009cb4 <mpu_init+0x320>)
10009aa4:	47a0      	blx	r4
10009aa6:	4884      	ldr	r0, [pc, #528]	; (10009cb8 <mpu_init+0x324>)
10009aa8:	47a0      	blx	r4
10009aaa:	e0c4      	b.n	10009c36 <mpu_init+0x2a2>
        return -1;
    }

    st.chip_cfg.compass_addr = akm_addr;
10009aac:	232a      	movs	r3, #42	; 0x2a
10009aae:	4a75      	ldr	r2, [pc, #468]	; (10009c84 <mpu_init+0x2f0>)
10009ab0:	54d4      	strb	r4, [r2, r3]

    data[0] = AKM_POWER_DOWN;
10009ab2:	ab01      	add	r3, sp, #4
10009ab4:	2210      	movs	r2, #16
10009ab6:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, data))
10009ab8:	3a0f      	subs	r2, #15
10009aba:	210a      	movs	r1, #10
10009abc:	0020      	movs	r0, r4
10009abe:	4c72      	ldr	r4, [pc, #456]	; (10009c88 <mpu_init+0x2f4>)
10009ac0:	47a0      	blx	r4
10009ac2:	2800      	cmp	r0, #0
10009ac4:	d000      	beq.n	10009ac8 <mpu_init+0x134>
10009ac6:	e0b6      	b.n	10009c36 <mpu_init+0x2a2>
        return -1;
    delay_ms(1);
10009ac8:	3001      	adds	r0, #1
10009aca:	4b70      	ldr	r3, [pc, #448]	; (10009c8c <mpu_init+0x2f8>)
10009acc:	4798      	blx	r3

    data[0] = AKM_FUSE_ROM_ACCESS;
10009ace:	ab01      	add	r3, sp, #4
10009ad0:	221f      	movs	r2, #31
10009ad2:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, data))
10009ad4:	320b      	adds	r2, #11
10009ad6:	496b      	ldr	r1, [pc, #428]	; (10009c84 <mpu_init+0x2f0>)
10009ad8:	5c88      	ldrb	r0, [r1, r2]
10009ada:	3a29      	subs	r2, #41	; 0x29
10009adc:	210a      	movs	r1, #10
10009ade:	4c6a      	ldr	r4, [pc, #424]	; (10009c88 <mpu_init+0x2f4>)
10009ae0:	47a0      	blx	r4
10009ae2:	2800      	cmp	r0, #0
10009ae4:	d000      	beq.n	10009ae8 <mpu_init+0x154>
10009ae6:	e0a6      	b.n	10009c36 <mpu_init+0x2a2>
        return -1;
    delay_ms(1);
10009ae8:	3001      	adds	r0, #1
10009aea:	4b68      	ldr	r3, [pc, #416]	; (10009c8c <mpu_init+0x2f8>)
10009aec:	4798      	blx	r3

    /* Get sensitivity adjustment data from fuse ROM. */
    if (i2c_read(st.chip_cfg.compass_addr, AKM_REG_ASAX, 3, data))
10009aee:	232a      	movs	r3, #42	; 0x2a
10009af0:	4a64      	ldr	r2, [pc, #400]	; (10009c84 <mpu_init+0x2f0>)
10009af2:	5cd0      	ldrb	r0, [r2, r3]
10009af4:	ab01      	add	r3, sp, #4
10009af6:	2203      	movs	r2, #3
10009af8:	2110      	movs	r1, #16
10009afa:	4c6c      	ldr	r4, [pc, #432]	; (10009cac <mpu_init+0x318>)
10009afc:	47a0      	blx	r4
10009afe:	2800      	cmp	r0, #0
10009b00:	d000      	beq.n	10009b04 <mpu_init+0x170>
10009b02:	e098      	b.n	10009c36 <mpu_init+0x2a2>
        return -1;
    st.chip_cfg.mag_sens_adj[0] = (long)data[0] + 128;
10009b04:	4a5f      	ldr	r2, [pc, #380]	; (10009c84 <mpu_init+0x2f0>)
10009b06:	ab01      	add	r3, sp, #4
10009b08:	7819      	ldrb	r1, [r3, #0]
10009b0a:	3180      	adds	r1, #128	; 0x80
10009b0c:	8591      	strh	r1, [r2, #44]	; 0x2c
    st.chip_cfg.mag_sens_adj[1] = (long)data[1] + 128;
10009b0e:	7859      	ldrb	r1, [r3, #1]
10009b10:	3180      	adds	r1, #128	; 0x80
10009b12:	85d1      	strh	r1, [r2, #46]	; 0x2e
    st.chip_cfg.mag_sens_adj[2] = (long)data[2] + 128;
10009b14:	7899      	ldrb	r1, [r3, #2]
10009b16:	3180      	adds	r1, #128	; 0x80
10009b18:	8611      	strh	r1, [r2, #48]	; 0x30

    data[0] = AKM_POWER_DOWN;
10009b1a:	2110      	movs	r1, #16
10009b1c:	7019      	strb	r1, [r3, #0]
    if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, data))
10009b1e:	311a      	adds	r1, #26
10009b20:	5c50      	ldrb	r0, [r2, r1]
10009b22:	2201      	movs	r2, #1
10009b24:	3920      	subs	r1, #32
10009b26:	4c58      	ldr	r4, [pc, #352]	; (10009c88 <mpu_init+0x2f4>)
10009b28:	47a0      	blx	r4
10009b2a:	2800      	cmp	r0, #0
10009b2c:	d000      	beq.n	10009b30 <mpu_init+0x19c>
10009b2e:	e082      	b.n	10009c36 <mpu_init+0x2a2>
        return -1;
    delay_ms(1);
10009b30:	3001      	adds	r0, #1
10009b32:	4b56      	ldr	r3, [pc, #344]	; (10009c8c <mpu_init+0x2f8>)
10009b34:	4798      	blx	r3

    mpu_set_bypass(0);
10009b36:	2000      	movs	r0, #0
10009b38:	4b5b      	ldr	r3, [pc, #364]	; (10009ca8 <mpu_init+0x314>)
10009b3a:	4798      	blx	r3

    /* Set up master mode, master clock, and ES bit. */
    data[0] = 0x40;
10009b3c:	ab01      	add	r3, sp, #4
10009b3e:	2240      	movs	r2, #64	; 0x40
10009b40:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
10009b42:	4a50      	ldr	r2, [pc, #320]	; (10009c84 <mpu_init+0x2f0>)
10009b44:	6811      	ldr	r1, [r2, #0]
10009b46:	7e89      	ldrb	r1, [r1, #26]
10009b48:	6852      	ldr	r2, [r2, #4]
10009b4a:	7810      	ldrb	r0, [r2, #0]
10009b4c:	2201      	movs	r2, #1
10009b4e:	4c4e      	ldr	r4, [pc, #312]	; (10009c88 <mpu_init+0x2f4>)
10009b50:	47a0      	blx	r4
10009b52:	2800      	cmp	r0, #0
10009b54:	d16f      	bne.n	10009c36 <mpu_init+0x2a2>
        return -1;

    /* Slave 0 reads from AKM data registers. */
    data[0] = BIT_I2C_READ | st.chip_cfg.compass_addr;
10009b56:	ab01      	add	r3, sp, #4
10009b58:	4a4a      	ldr	r2, [pc, #296]	; (10009c84 <mpu_init+0x2f0>)
10009b5a:	212a      	movs	r1, #42	; 0x2a
10009b5c:	5c51      	ldrb	r1, [r2, r1]
10009b5e:	3880      	subs	r0, #128	; 0x80
10009b60:	4301      	orrs	r1, r0
10009b62:	7019      	strb	r1, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->s0_addr, 1, data))
10009b64:	6811      	ldr	r1, [r2, #0]
10009b66:	7f89      	ldrb	r1, [r1, #30]
10009b68:	6852      	ldr	r2, [r2, #4]
10009b6a:	7810      	ldrb	r0, [r2, #0]
10009b6c:	2201      	movs	r2, #1
10009b6e:	4c46      	ldr	r4, [pc, #280]	; (10009c88 <mpu_init+0x2f4>)
10009b70:	47a0      	blx	r4
10009b72:	2800      	cmp	r0, #0
10009b74:	d15f      	bne.n	10009c36 <mpu_init+0x2a2>
        return -1;

    /* Compass reads start at this register. */
    data[0] = AKM_REG_ST1;
10009b76:	ab01      	add	r3, sp, #4
10009b78:	2202      	movs	r2, #2
10009b7a:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->s0_reg, 1, data))
10009b7c:	4a41      	ldr	r2, [pc, #260]	; (10009c84 <mpu_init+0x2f0>)
10009b7e:	6811      	ldr	r1, [r2, #0]
10009b80:	7fc9      	ldrb	r1, [r1, #31]
10009b82:	6852      	ldr	r2, [r2, #4]
10009b84:	7810      	ldrb	r0, [r2, #0]
10009b86:	2201      	movs	r2, #1
10009b88:	4c3f      	ldr	r4, [pc, #252]	; (10009c88 <mpu_init+0x2f4>)
10009b8a:	47a0      	blx	r4
10009b8c:	2800      	cmp	r0, #0
10009b8e:	d152      	bne.n	10009c36 <mpu_init+0x2a2>
        return -1;

    /* Enable slave 0, 8-byte reads. */
    data[0] = BIT_SLAVE_EN | 8;
10009b90:	ab01      	add	r3, sp, #4
10009b92:	2288      	movs	r2, #136	; 0x88
10009b94:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->s0_ctrl, 1, data))
10009b96:	4a3b      	ldr	r2, [pc, #236]	; (10009c84 <mpu_init+0x2f0>)
10009b98:	2120      	movs	r1, #32
10009b9a:	6810      	ldr	r0, [r2, #0]
10009b9c:	5c41      	ldrb	r1, [r0, r1]
10009b9e:	6852      	ldr	r2, [r2, #4]
10009ba0:	7810      	ldrb	r0, [r2, #0]
10009ba2:	2201      	movs	r2, #1
10009ba4:	4c38      	ldr	r4, [pc, #224]	; (10009c88 <mpu_init+0x2f4>)
10009ba6:	47a0      	blx	r4
10009ba8:	2800      	cmp	r0, #0
10009baa:	d144      	bne.n	10009c36 <mpu_init+0x2a2>
        return -1;

    /* Slave 1 changes AKM measurement mode. */
    data[0] = st.chip_cfg.compass_addr;
10009bac:	ab01      	add	r3, sp, #4
10009bae:	4a35      	ldr	r2, [pc, #212]	; (10009c84 <mpu_init+0x2f0>)
10009bb0:	212a      	movs	r1, #42	; 0x2a
10009bb2:	5c51      	ldrb	r1, [r2, r1]
10009bb4:	7019      	strb	r1, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->s1_addr, 1, data))
10009bb6:	2121      	movs	r1, #33	; 0x21
10009bb8:	6810      	ldr	r0, [r2, #0]
10009bba:	5c41      	ldrb	r1, [r0, r1]
10009bbc:	6852      	ldr	r2, [r2, #4]
10009bbe:	7810      	ldrb	r0, [r2, #0]
10009bc0:	2201      	movs	r2, #1
10009bc2:	4c31      	ldr	r4, [pc, #196]	; (10009c88 <mpu_init+0x2f4>)
10009bc4:	47a0      	blx	r4
10009bc6:	2800      	cmp	r0, #0
10009bc8:	d135      	bne.n	10009c36 <mpu_init+0x2a2>
        return -1;

    /* AKM measurement mode register. */
    data[0] = AKM_REG_CNTL;
10009bca:	ab01      	add	r3, sp, #4
10009bcc:	220a      	movs	r2, #10
10009bce:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->s1_reg, 1, data))
10009bd0:	4a2c      	ldr	r2, [pc, #176]	; (10009c84 <mpu_init+0x2f0>)
10009bd2:	2122      	movs	r1, #34	; 0x22
10009bd4:	6810      	ldr	r0, [r2, #0]
10009bd6:	5c41      	ldrb	r1, [r0, r1]
10009bd8:	6852      	ldr	r2, [r2, #4]
10009bda:	7810      	ldrb	r0, [r2, #0]
10009bdc:	2201      	movs	r2, #1
10009bde:	4c2a      	ldr	r4, [pc, #168]	; (10009c88 <mpu_init+0x2f4>)
10009be0:	47a0      	blx	r4
10009be2:	2800      	cmp	r0, #0
10009be4:	d127      	bne.n	10009c36 <mpu_init+0x2a2>
        return -1;

    /* Enable slave 1, 1-byte writes. */
    data[0] = BIT_SLAVE_EN | 1;
10009be6:	ab01      	add	r3, sp, #4
10009be8:	2281      	movs	r2, #129	; 0x81
10009bea:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->s1_ctrl, 1, data))
10009bec:	4a25      	ldr	r2, [pc, #148]	; (10009c84 <mpu_init+0x2f0>)
10009bee:	2123      	movs	r1, #35	; 0x23
10009bf0:	6810      	ldr	r0, [r2, #0]
10009bf2:	5c41      	ldrb	r1, [r0, r1]
10009bf4:	6852      	ldr	r2, [r2, #4]
10009bf6:	7810      	ldrb	r0, [r2, #0]
10009bf8:	2201      	movs	r2, #1
10009bfa:	4c23      	ldr	r4, [pc, #140]	; (10009c88 <mpu_init+0x2f4>)
10009bfc:	47a0      	blx	r4
10009bfe:	2800      	cmp	r0, #0
10009c00:	d119      	bne.n	10009c36 <mpu_init+0x2a2>
        return -1;

    /* Set slave 1 data. */
    data[0] = AKM_SINGLE_MEASUREMENT;
10009c02:	ab01      	add	r3, sp, #4
10009c04:	2211      	movs	r2, #17
10009c06:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->s1_do, 1, data))
10009c08:	4a1e      	ldr	r2, [pc, #120]	; (10009c84 <mpu_init+0x2f0>)
10009c0a:	2126      	movs	r1, #38	; 0x26
10009c0c:	6810      	ldr	r0, [r2, #0]
10009c0e:	5c41      	ldrb	r1, [r0, r1]
10009c10:	6852      	ldr	r2, [r2, #4]
10009c12:	7810      	ldrb	r0, [r2, #0]
10009c14:	2201      	movs	r2, #1
10009c16:	4c1c      	ldr	r4, [pc, #112]	; (10009c88 <mpu_init+0x2f4>)
10009c18:	47a0      	blx	r4
10009c1a:	2800      	cmp	r0, #0
10009c1c:	d10b      	bne.n	10009c36 <mpu_init+0x2a2>
        return -1;

    /* Trigger slave 0 and slave 1 actions at each sample. */
    data[0] = 0x03;
10009c1e:	ab01      	add	r3, sp, #4
10009c20:	2203      	movs	r2, #3
10009c22:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->i2c_delay_ctrl, 1, data))
10009c24:	4a17      	ldr	r2, [pc, #92]	; (10009c84 <mpu_init+0x2f0>)
10009c26:	2127      	movs	r1, #39	; 0x27
10009c28:	6810      	ldr	r0, [r2, #0]
10009c2a:	5c41      	ldrb	r1, [r0, r1]
10009c2c:	6852      	ldr	r2, [r2, #4]
10009c2e:	7810      	ldrb	r0, [r2, #0]
10009c30:	2201      	movs	r2, #1
10009c32:	4c15      	ldr	r4, [pc, #84]	; (10009c88 <mpu_init+0x2f4>)
10009c34:	47a0      	blx	r4
    //if (int_param)
        //reg_int_cb(int_param);

#ifdef AK89xx_SECONDARY
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
10009c36:	200a      	movs	r0, #10
10009c38:	4b20      	ldr	r3, [pc, #128]	; (10009cbc <mpu_init+0x328>)
10009c3a:	4798      	blx	r3
10009c3c:	1e04      	subs	r4, r0, #0
10009c3e:	d11b      	bne.n	10009c78 <mpu_init+0x2e4>
    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
        return -1;
#endif

    mpu_set_sensors(0);
10009c40:	2000      	movs	r0, #0
10009c42:	4b1f      	ldr	r3, [pc, #124]	; (10009cc0 <mpu_init+0x32c>)
10009c44:	4798      	blx	r3
    return 0;
10009c46:	e019      	b.n	10009c7c <mpu_init+0x2e8>
    unsigned char data[6];

    /* Reset device. */
    data[0] = BIT_RESET;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
        return -1;
10009c48:	2401      	movs	r4, #1
10009c4a:	4264      	negs	r4, r4
10009c4c:	e016      	b.n	10009c7c <mpu_init+0x2e8>
    delay_ms(100);

    /* Wake up chip. */
    data[0] = 0x00;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
        return -1;
10009c4e:	2401      	movs	r4, #1
10009c50:	4264      	negs	r4, r4
10009c52:	e013      	b.n	10009c7c <mpu_init+0x2e8>
    /* MPU6500 shares 4kB of memory between the DMP and the FIFO. Since the
     * first 3kB are needed by the DMP, we'll use the last 1kB for the FIFO.
     */
    data[0] = BIT_FIFO_SIZE_1024;
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
        return -1;
10009c54:	2401      	movs	r4, #1
10009c56:	4264      	negs	r4, r4
10009c58:	e010      	b.n	10009c7c <mpu_init+0x2e8>
    st.chip_cfg.dmp_on = 0;
    st.chip_cfg.dmp_loaded = 0;
    st.chip_cfg.dmp_sample_rate = 0;

    if (mpu_set_gyro_fsr(SMS_MPU_GYRO_FS))
        return -1;
10009c5a:	2401      	movs	r4, #1
10009c5c:	4264      	negs	r4, r4
10009c5e:	e00d      	b.n	10009c7c <mpu_init+0x2e8>
    if (mpu_set_accel_fsr(SMS_MPU_ACCEL_FS))
        return -1;
10009c60:	2401      	movs	r4, #1
10009c62:	4264      	negs	r4, r4
10009c64:	e00a      	b.n	10009c7c <mpu_init+0x2e8>
    if (mpu_set_lpf(42))
        return -1;
10009c66:	2401      	movs	r4, #1
10009c68:	4264      	negs	r4, r4
10009c6a:	e007      	b.n	10009c7c <mpu_init+0x2e8>
    if (mpu_set_sample_rate(50))
        return -1;
10009c6c:	2401      	movs	r4, #1
10009c6e:	4264      	negs	r4, r4
10009c70:	e004      	b.n	10009c7c <mpu_init+0x2e8>
    if (mpu_configure_fifo(0))
        return -1;
10009c72:	2401      	movs	r4, #1
10009c74:	4264      	negs	r4, r4
10009c76:	e001      	b.n	10009c7c <mpu_init+0x2e8>
        //reg_int_cb(int_param);

#ifdef AK89xx_SECONDARY
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
        return -1;
10009c78:	2401      	movs	r4, #1
10009c7a:	4264      	negs	r4, r4
        return -1;
#endif

    mpu_set_sensors(0);
    return 0;
}
10009c7c:	0020      	movs	r0, r4
10009c7e:	b005      	add	sp, #20
10009c80:	bd30      	pop	{r4, r5, pc}
10009c82:	46c0      	nop			; (mov r8, r8)
10009c84:	100179b0 	.word	0x100179b0
10009c88:	1000afd1 	.word	0x1000afd1
10009c8c:	10008129 	.word	0x10008129
10009c90:	10015225 	.word	0x10015225
10009c94:	10008e99 	.word	0x10008e99
10009c98:	10008f85 	.word	0x10008f85
10009c9c:	10009019 	.word	0x10009019
10009ca0:	100096d9 	.word	0x100096d9
10009ca4:	10009169 	.word	0x10009169
10009ca8:	100093a1 	.word	0x100093a1
10009cac:	1000b02d 	.word	0x1000b02d
10009cb0:	10016638 	.word	0x10016638
10009cb4:	1001548d 	.word	0x1001548d
10009cb8:	100164a8 	.word	0x100164a8
10009cbc:	100090f1 	.word	0x100090f1
10009cc0:	100097ad 	.word	0x100097ad

10009cc4 <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
10009cc4:	b570      	push	{r4, r5, r6, lr}
10009cc6:	b082      	sub	sp, #8
10009cc8:	000c      	movs	r4, r1
10009cca:	1e15      	subs	r5, r2, #0
    unsigned char tmp[2];

    if (!data)
10009ccc:	d025      	beq.n	10009d1a <mpu_write_mem+0x56>
        return -1;
    if (!st.chip_cfg.sensors)
10009cce:	4b19      	ldr	r3, [pc, #100]	; (10009d34 <mpu_write_mem+0x70>)
10009cd0:	7a9b      	ldrb	r3, [r3, #10]
10009cd2:	2b00      	cmp	r3, #0
10009cd4:	d024      	beq.n	10009d20 <mpu_write_mem+0x5c>
        return -1;

    tmp[0] = (unsigned char)(mem_addr >> 8);
10009cd6:	ab01      	add	r3, sp, #4
10009cd8:	0a02      	lsrs	r2, r0, #8
10009cda:	701a      	strb	r2, [r3, #0]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
10009cdc:	b2c0      	uxtb	r0, r0
10009cde:	7058      	strb	r0, [r3, #1]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
10009ce0:	4b14      	ldr	r3, [pc, #80]	; (10009d34 <mpu_write_mem+0x70>)
10009ce2:	685b      	ldr	r3, [r3, #4]
10009ce4:	1840      	adds	r0, r0, r1
10009ce6:	895a      	ldrh	r2, [r3, #10]
10009ce8:	4290      	cmp	r0, r2
10009cea:	dc1c      	bgt.n	10009d26 <mpu_write_mem+0x62>
        return -1;

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
10009cec:	4a11      	ldr	r2, [pc, #68]	; (10009d34 <mpu_write_mem+0x70>)
10009cee:	6812      	ldr	r2, [r2, #0]
10009cf0:	7ed1      	ldrb	r1, [r2, #27]
10009cf2:	7818      	ldrb	r0, [r3, #0]
10009cf4:	ab01      	add	r3, sp, #4
10009cf6:	2202      	movs	r2, #2
10009cf8:	4e0f      	ldr	r6, [pc, #60]	; (10009d38 <mpu_write_mem+0x74>)
10009cfa:	47b0      	blx	r6
10009cfc:	2800      	cmp	r0, #0
10009cfe:	d115      	bne.n	10009d2c <mpu_write_mem+0x68>
        return -1;
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
10009d00:	b2e2      	uxtb	r2, r4
10009d02:	4b0c      	ldr	r3, [pc, #48]	; (10009d34 <mpu_write_mem+0x70>)
10009d04:	6819      	ldr	r1, [r3, #0]
10009d06:	7e09      	ldrb	r1, [r1, #24]
10009d08:	685b      	ldr	r3, [r3, #4]
10009d0a:	7818      	ldrb	r0, [r3, #0]
10009d0c:	002b      	movs	r3, r5
10009d0e:	4c0a      	ldr	r4, [pc, #40]	; (10009d38 <mpu_write_mem+0x74>)
10009d10:	47a0      	blx	r4
10009d12:	1e43      	subs	r3, r0, #1
10009d14:	4198      	sbcs	r0, r3
10009d16:	4240      	negs	r0, r0
10009d18:	e00a      	b.n	10009d30 <mpu_write_mem+0x6c>
        unsigned char *data)
{
    unsigned char tmp[2];

    if (!data)
        return -1;
10009d1a:	2001      	movs	r0, #1
10009d1c:	4240      	negs	r0, r0
10009d1e:	e007      	b.n	10009d30 <mpu_write_mem+0x6c>
    if (!st.chip_cfg.sensors)
        return -1;
10009d20:	2001      	movs	r0, #1
10009d22:	4240      	negs	r0, r0
10009d24:	e004      	b.n	10009d30 <mpu_write_mem+0x6c>
    tmp[0] = (unsigned char)(mem_addr >> 8);
    tmp[1] = (unsigned char)(mem_addr & 0xFF);

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
        return -1;
10009d26:	2001      	movs	r0, #1
10009d28:	4240      	negs	r0, r0
10009d2a:	e001      	b.n	10009d30 <mpu_write_mem+0x6c>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
        return -1;
10009d2c:	2001      	movs	r0, #1
10009d2e:	4240      	negs	r0, r0
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
        return -1;
    return 0;
}
10009d30:	b002      	add	sp, #8
10009d32:	bd70      	pop	{r4, r5, r6, pc}
10009d34:	100179b0 	.word	0x100179b0
10009d38:	1000afd1 	.word	0x1000afd1

10009d3c <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
10009d3c:	b570      	push	{r4, r5, r6, lr}
10009d3e:	b082      	sub	sp, #8
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
10009d40:	2324      	movs	r3, #36	; 0x24
10009d42:	4a21      	ldr	r2, [pc, #132]	; (10009dc8 <mpu_set_dmp_state+0x8c>)
10009d44:	5cd3      	ldrb	r3, [r2, r3]
10009d46:	4283      	cmp	r3, r0
10009d48:	d037      	beq.n	10009dba <mpu_set_dmp_state+0x7e>
        return 0;

    if (enable) {
10009d4a:	2800      	cmp	r0, #0
10009d4c:	d020      	beq.n	10009d90 <mpu_set_dmp_state+0x54>
        if (!st.chip_cfg.dmp_loaded)
10009d4e:	2325      	movs	r3, #37	; 0x25
10009d50:	5cd3      	ldrb	r3, [r2, r3]
10009d52:	2b00      	cmp	r3, #0
10009d54:	d033      	beq.n	10009dbe <mpu_set_dmp_state+0x82>
            return -1;
        /* Disable data ready interrupt. */
        set_int_enable(0);
10009d56:	2000      	movs	r0, #0
10009d58:	4d1c      	ldr	r5, [pc, #112]	; (10009dcc <mpu_set_dmp_state+0x90>)
10009d5a:	47a8      	blx	r5
        /* Disable bypass mode. */
        mpu_set_bypass(0);
10009d5c:	2000      	movs	r0, #0
10009d5e:	4b1c      	ldr	r3, [pc, #112]	; (10009dd0 <mpu_set_dmp_state+0x94>)
10009d60:	4798      	blx	r3
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
10009d62:	4c19      	ldr	r4, [pc, #100]	; (10009dc8 <mpu_set_dmp_state+0x8c>)
10009d64:	8ce0      	ldrh	r0, [r4, #38]	; 0x26
10009d66:	4b1b      	ldr	r3, [pc, #108]	; (10009dd4 <mpu_set_dmp_state+0x98>)
10009d68:	4798      	blx	r3
        /* Remove FIFO elements. */
        tmp = 0;
10009d6a:	466b      	mov	r3, sp
10009d6c:	3307      	adds	r3, #7
10009d6e:	2200      	movs	r2, #0
10009d70:	701a      	strb	r2, [r3, #0]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
10009d72:	6862      	ldr	r2, [r4, #4]
10009d74:	7810      	ldrb	r0, [r2, #0]
10009d76:	2201      	movs	r2, #1
10009d78:	2123      	movs	r1, #35	; 0x23
10009d7a:	4e17      	ldr	r6, [pc, #92]	; (10009dd8 <mpu_set_dmp_state+0x9c>)
10009d7c:	47b0      	blx	r6
        st.chip_cfg.dmp_on = 1;
10009d7e:	2201      	movs	r2, #1
10009d80:	2324      	movs	r3, #36	; 0x24
10009d82:	54e2      	strb	r2, [r4, r3]
        /* Enable DMP interrupt. */
        set_int_enable(1);
10009d84:	2001      	movs	r0, #1
10009d86:	47a8      	blx	r5
        mpu_reset_fifo();
10009d88:	4b14      	ldr	r3, [pc, #80]	; (10009ddc <mpu_set_dmp_state+0xa0>)
10009d8a:	4798      	blx	r3
        tmp = st.chip_cfg.fifo_enable;
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
        st.chip_cfg.dmp_on = 0;
        mpu_reset_fifo();
    }
    return 0;
10009d8c:	2000      	movs	r0, #0
10009d8e:	e018      	b.n	10009dc2 <mpu_set_dmp_state+0x86>
        /* Enable DMP interrupt. */
        set_int_enable(1);
        mpu_reset_fifo();
    } else {
        /* Disable DMP interrupt. */
        set_int_enable(0);
10009d90:	2000      	movs	r0, #0
10009d92:	4b0e      	ldr	r3, [pc, #56]	; (10009dcc <mpu_set_dmp_state+0x90>)
10009d94:	4798      	blx	r3
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
10009d96:	466b      	mov	r3, sp
10009d98:	3307      	adds	r3, #7
10009d9a:	4c0b      	ldr	r4, [pc, #44]	; (10009dc8 <mpu_set_dmp_state+0x8c>)
10009d9c:	7c22      	ldrb	r2, [r4, #16]
10009d9e:	701a      	strb	r2, [r3, #0]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
10009da0:	6862      	ldr	r2, [r4, #4]
10009da2:	7810      	ldrb	r0, [r2, #0]
10009da4:	2201      	movs	r2, #1
10009da6:	2123      	movs	r1, #35	; 0x23
10009da8:	4d0b      	ldr	r5, [pc, #44]	; (10009dd8 <mpu_set_dmp_state+0x9c>)
10009daa:	47a8      	blx	r5
        st.chip_cfg.dmp_on = 0;
10009dac:	2200      	movs	r2, #0
10009dae:	2324      	movs	r3, #36	; 0x24
10009db0:	54e2      	strb	r2, [r4, r3]
        mpu_reset_fifo();
10009db2:	4b0a      	ldr	r3, [pc, #40]	; (10009ddc <mpu_set_dmp_state+0xa0>)
10009db4:	4798      	blx	r3
    }
    return 0;
10009db6:	2000      	movs	r0, #0
10009db8:	e003      	b.n	10009dc2 <mpu_set_dmp_state+0x86>
 */
int mpu_set_dmp_state(unsigned char enable)
{
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
        return 0;
10009dba:	2000      	movs	r0, #0
10009dbc:	e001      	b.n	10009dc2 <mpu_set_dmp_state+0x86>

    if (enable) {
        if (!st.chip_cfg.dmp_loaded)
            return -1;
10009dbe:	2001      	movs	r0, #1
10009dc0:	4240      	negs	r0, r0
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
        st.chip_cfg.dmp_on = 0;
        mpu_reset_fifo();
    }
    return 0;
}
10009dc2:	b002      	add	sp, #8
10009dc4:	bd70      	pop	{r4, r5, r6, pc}
10009dc6:	46c0      	nop			; (mov r8, r8)
10009dc8:	100179b0 	.word	0x100179b0
10009dcc:	10008b45 	.word	0x10008b45
10009dd0:	100093a1 	.word	0x100093a1
10009dd4:	100096d9 	.word	0x100096d9
10009dd8:	1000afd1 	.word	0x1000afd1
10009ddc:	10008ca1 	.word	0x10008ca1

10009de0 <mpu_get_compass_reg>:
 *  @param[out] data        Raw data in hardware units.
 *  @param[out] timestamp   Timestamp in milliseconds. Null if not needed.
 *  @return     0 if successful.
 */
int mpu_get_compass_reg(short *data, unsigned long *timestamp)
{
10009de0:	b5f0      	push	{r4, r5, r6, r7, lr}
10009de2:	b085      	sub	sp, #20
10009de4:	0006      	movs	r6, r0
10009de6:	000d      	movs	r5, r1
#ifdef AK89xx_SECONDARY
    unsigned char tmp[9];

    if (!(st.chip_cfg.sensors & INV_XYZ_COMPASS))
10009de8:	4b29      	ldr	r3, [pc, #164]	; (10009e90 <mpu_get_compass_reg+0xb0>)
10009dea:	7a9b      	ldrb	r3, [r3, #10]
10009dec:	07db      	lsls	r3, r3, #31
10009dee:	d540      	bpl.n	10009e72 <mpu_get_compass_reg+0x92>
        return -1;
    tmp[8] = AKM_SINGLE_MEASUREMENT;
    if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, tmp+8))
        return -1;
#else
    if (i2c_read(st.hw->addr, st.reg->raw_compass, 8, tmp))
10009df0:	4b27      	ldr	r3, [pc, #156]	; (10009e90 <mpu_get_compass_reg+0xb0>)
10009df2:	2228      	movs	r2, #40	; 0x28
10009df4:	6819      	ldr	r1, [r3, #0]
10009df6:	5c89      	ldrb	r1, [r1, r2]
10009df8:	685b      	ldr	r3, [r3, #4]
10009dfa:	7818      	ldrb	r0, [r3, #0]
10009dfc:	ab01      	add	r3, sp, #4
10009dfe:	3a20      	subs	r2, #32
10009e00:	4c24      	ldr	r4, [pc, #144]	; (10009e94 <mpu_get_compass_reg+0xb4>)
10009e02:	47a0      	blx	r4
10009e04:	1e04      	subs	r4, r0, #0
10009e06:	d137      	bne.n	10009e78 <mpu_get_compass_reg+0x98>
        return -2;
    if ((tmp[7] & AKM_OVERFLOW) || (tmp[7] & AKM_DATA_ERROR))
        return -3;
#elif defined AK8963_SECONDARY
    /* AK8963 doesn't have the data read error bit. */
    if (!(tmp[0] & AKM_DATA_READY) || (tmp[0] & AKM_DATA_OVERRUN))
10009e08:	ab01      	add	r3, sp, #4
10009e0a:	781b      	ldrb	r3, [r3, #0]
10009e0c:	2203      	movs	r2, #3
10009e0e:	4013      	ands	r3, r2
10009e10:	2b01      	cmp	r3, #1
10009e12:	d134      	bne.n	10009e7e <mpu_get_compass_reg+0x9e>
        return -2;
    if (tmp[7] & AKM_OVERFLOW)
10009e14:	ab01      	add	r3, sp, #4
10009e16:	79db      	ldrb	r3, [r3, #7]
10009e18:	2b7f      	cmp	r3, #127	; 0x7f
10009e1a:	d833      	bhi.n	10009e84 <mpu_get_compass_reg+0xa4>
        return -3;
#endif
    data[0] = (tmp[2] << 8) | tmp[1];
10009e1c:	a801      	add	r0, sp, #4
10009e1e:	7881      	ldrb	r1, [r0, #2]
10009e20:	0209      	lsls	r1, r1, #8
10009e22:	7843      	ldrb	r3, [r0, #1]
10009e24:	4319      	orrs	r1, r3
10009e26:	b209      	sxth	r1, r1
10009e28:	8031      	strh	r1, [r6, #0]
    data[1] = (tmp[4] << 8) | tmp[3];
10009e2a:	7902      	ldrb	r2, [r0, #4]
10009e2c:	0212      	lsls	r2, r2, #8
10009e2e:	78c3      	ldrb	r3, [r0, #3]
10009e30:	431a      	orrs	r2, r3
10009e32:	b212      	sxth	r2, r2
10009e34:	8072      	strh	r2, [r6, #2]
    data[2] = (tmp[6] << 8) | tmp[5];
10009e36:	7983      	ldrb	r3, [r0, #6]
10009e38:	021b      	lsls	r3, r3, #8
10009e3a:	7940      	ldrb	r0, [r0, #5]
10009e3c:	4303      	orrs	r3, r0
10009e3e:	b21b      	sxth	r3, r3
10009e40:	469c      	mov	ip, r3
10009e42:	80b3      	strh	r3, [r6, #4]

    data[0] = ((long)data[0] * st.chip_cfg.mag_sens_adj[0]) >> 8;
10009e44:	4812      	ldr	r0, [pc, #72]	; (10009e90 <mpu_get_compass_reg+0xb0>)
10009e46:	232c      	movs	r3, #44	; 0x2c
10009e48:	5ec7      	ldrsh	r7, [r0, r3]
10009e4a:	4379      	muls	r1, r7
10009e4c:	1209      	asrs	r1, r1, #8
10009e4e:	8031      	strh	r1, [r6, #0]
    data[1] = ((long)data[1] * st.chip_cfg.mag_sens_adj[1]) >> 8;
10009e50:	232e      	movs	r3, #46	; 0x2e
10009e52:	5ec1      	ldrsh	r1, [r0, r3]
10009e54:	434a      	muls	r2, r1
10009e56:	1212      	asrs	r2, r2, #8
10009e58:	8072      	strh	r2, [r6, #2]
    data[2] = ((long)data[2] * st.chip_cfg.mag_sens_adj[2]) >> 8;
10009e5a:	2330      	movs	r3, #48	; 0x30
10009e5c:	5ec2      	ldrsh	r2, [r0, r3]
10009e5e:	4663      	mov	r3, ip
10009e60:	4353      	muls	r3, r2
10009e62:	121b      	asrs	r3, r3, #8
10009e64:	80b3      	strh	r3, [r6, #4]

    if (timestamp)
10009e66:	2d00      	cmp	r5, #0
10009e68:	d00e      	beq.n	10009e88 <mpu_get_compass_reg+0xa8>
        get_ms(timestamp);
10009e6a:	0028      	movs	r0, r5
10009e6c:	4b0a      	ldr	r3, [pc, #40]	; (10009e98 <mpu_get_compass_reg+0xb8>)
10009e6e:	4798      	blx	r3
10009e70:	e00a      	b.n	10009e88 <mpu_get_compass_reg+0xa8>
{
#ifdef AK89xx_SECONDARY
    unsigned char tmp[9];

    if (!(st.chip_cfg.sensors & INV_XYZ_COMPASS))
        return -1;
10009e72:	2401      	movs	r4, #1
10009e74:	4264      	negs	r4, r4
10009e76:	e007      	b.n	10009e88 <mpu_get_compass_reg+0xa8>
    tmp[8] = AKM_SINGLE_MEASUREMENT;
    if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, tmp+8))
        return -1;
#else
    if (i2c_read(st.hw->addr, st.reg->raw_compass, 8, tmp))
        return -1;
10009e78:	2401      	movs	r4, #1
10009e7a:	4264      	negs	r4, r4
10009e7c:	e004      	b.n	10009e88 <mpu_get_compass_reg+0xa8>
    if ((tmp[7] & AKM_OVERFLOW) || (tmp[7] & AKM_DATA_ERROR))
        return -3;
#elif defined AK8963_SECONDARY
    /* AK8963 doesn't have the data read error bit. */
    if (!(tmp[0] & AKM_DATA_READY) || (tmp[0] & AKM_DATA_OVERRUN))
        return -2;
10009e7e:	2402      	movs	r4, #2
10009e80:	4264      	negs	r4, r4
10009e82:	e001      	b.n	10009e88 <mpu_get_compass_reg+0xa8>
    if (tmp[7] & AKM_OVERFLOW)
        return -3;
10009e84:	2403      	movs	r4, #3
10009e86:	4264      	negs	r4, r4
        get_ms(timestamp);
    return 0;
#else
    return -1;
#endif
}
10009e88:	0020      	movs	r0, r4
10009e8a:	b005      	add	sp, #20
10009e8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
10009e8e:	46c0      	nop			; (mov r8, r8)
10009e90:	100179b0 	.word	0x100179b0
10009e94:	1000b02d 	.word	0x1000b02d
10009e98:	1000b9d9 	.word	0x1000b9d9

10009e9c <mpu_get_compass_fsr>:
 *  @return     0 if successful.
 */
int mpu_get_compass_fsr(unsigned short *fsr)
{
#ifdef AK89xx_SECONDARY
    fsr[0] = st.hw->compass_fsr;
10009e9c:	4b02      	ldr	r3, [pc, #8]	; (10009ea8 <mpu_get_compass_fsr+0xc>)
10009e9e:	685b      	ldr	r3, [r3, #4]
10009ea0:	899b      	ldrh	r3, [r3, #12]
10009ea2:	8003      	strh	r3, [r0, #0]
    return 0;
#else
    return -1;
#endif
}
10009ea4:	2000      	movs	r0, #0
10009ea6:	4770      	bx	lr
10009ea8:	100179b0 	.word	0x100179b0

10009eac <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
10009eac:	b510      	push	{r4, lr}
10009eae:	b086      	sub	sp, #24
10009eb0:	0004      	movs	r4, r0
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
10009eb2:	220c      	movs	r2, #12
10009eb4:	4915      	ldr	r1, [pc, #84]	; (10009f0c <dmp_set_fifo_rate+0x60>)
10009eb6:	3110      	adds	r1, #16
10009eb8:	a803      	add	r0, sp, #12
10009eba:	4b15      	ldr	r3, [pc, #84]	; (10009f10 <dmp_set_fifo_rate+0x64>)
10009ebc:	4798      	blx	r3
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
10009ebe:	2cc8      	cmp	r4, #200	; 0xc8
10009ec0:	d819      	bhi.n	10009ef6 <dmp_set_fifo_rate+0x4a>
        return -1;
    div = DMP_SAMPLE_RATE / rate - 1;
10009ec2:	0021      	movs	r1, r4
10009ec4:	20c8      	movs	r0, #200	; 0xc8
10009ec6:	4b13      	ldr	r3, [pc, #76]	; (10009f14 <dmp_set_fifo_rate+0x68>)
10009ec8:	4798      	blx	r3
10009eca:	3801      	subs	r0, #1
10009ecc:	b280      	uxth	r0, r0
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
10009ece:	aa01      	add	r2, sp, #4
10009ed0:	0a03      	lsrs	r3, r0, #8
10009ed2:	7013      	strb	r3, [r2, #0]
    tmp[1] = (unsigned char)(div & 0xFF);
10009ed4:	7050      	strb	r0, [r2, #1]
    if (mpu_write_mem(D_0_22, 2, tmp))
10009ed6:	2102      	movs	r1, #2
10009ed8:	480f      	ldr	r0, [pc, #60]	; (10009f18 <dmp_set_fifo_rate+0x6c>)
10009eda:	4b10      	ldr	r3, [pc, #64]	; (10009f1c <dmp_set_fifo_rate+0x70>)
10009edc:	4798      	blx	r3
10009ede:	2800      	cmp	r0, #0
10009ee0:	d10c      	bne.n	10009efc <dmp_set_fifo_rate+0x50>
        return -1;
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
10009ee2:	aa03      	add	r2, sp, #12
10009ee4:	210c      	movs	r1, #12
10009ee6:	480e      	ldr	r0, [pc, #56]	; (10009f20 <dmp_set_fifo_rate+0x74>)
10009ee8:	4b0c      	ldr	r3, [pc, #48]	; (10009f1c <dmp_set_fifo_rate+0x70>)
10009eea:	4798      	blx	r3
10009eec:	2800      	cmp	r0, #0
10009eee:	d108      	bne.n	10009f02 <dmp_set_fifo_rate+0x56>
        return -1;

    dmp.fifo_rate = rate;
10009ef0:	4b0c      	ldr	r3, [pc, #48]	; (10009f24 <dmp_set_fifo_rate+0x78>)
10009ef2:	819c      	strh	r4, [r3, #12]
    return 0;
10009ef4:	e007      	b.n	10009f06 <dmp_set_fifo_rate+0x5a>
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
        return -1;
10009ef6:	2001      	movs	r0, #1
10009ef8:	4240      	negs	r0, r0
10009efa:	e004      	b.n	10009f06 <dmp_set_fifo_rate+0x5a>
    div = DMP_SAMPLE_RATE / rate - 1;
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
    tmp[1] = (unsigned char)(div & 0xFF);
    if (mpu_write_mem(D_0_22, 2, tmp))
        return -1;
10009efc:	2001      	movs	r0, #1
10009efe:	4240      	negs	r0, r0
10009f00:	e001      	b.n	10009f06 <dmp_set_fifo_rate+0x5a>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
        return -1;
10009f02:	2001      	movs	r0, #1
10009f04:	4240      	negs	r0, r0

    dmp.fifo_rate = rate;
    return 0;
}
10009f06:	b006      	add	sp, #24
10009f08:	bd10      	pop	{r4, pc}
10009f0a:	46c0      	nop			; (mov r8, r8)
10009f0c:	10016884 	.word	0x10016884
10009f10:	10015213 	.word	0x10015213
10009f14:	10013235 	.word	0x10013235
10009f18:	00000216 	.word	0x00000216
10009f1c:	10009cc5 	.word	0x10009cc5
10009f20:	00000ac1 	.word	0x00000ac1
10009f24:	10017a7c 	.word	0x10017a7c

10009f28 <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
10009f28:	b5f0      	push	{r4, r5, r6, r7, lr}
10009f2a:	4647      	mov	r7, r8
10009f2c:	b480      	push	{r7}
10009f2e:	b082      	sub	sp, #8
10009f30:	0004      	movs	r4, r0
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
10009f32:	0743      	lsls	r3, r0, #29
10009f34:	d100      	bne.n	10009f38 <dmp_set_tap_thresh+0x10>
10009f36:	e09c      	b.n	1000a072 <dmp_set_tap_thresh+0x14a>
10009f38:	23c8      	movs	r3, #200	; 0xc8
10009f3a:	00db      	lsls	r3, r3, #3
10009f3c:	4299      	cmp	r1, r3
10009f3e:	d900      	bls.n	10009f42 <dmp_set_tap_thresh+0x1a>
10009f40:	e09a      	b.n	1000a078 <dmp_set_tap_thresh+0x150>
        return -1;

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
10009f42:	0008      	movs	r0, r1
10009f44:	4b58      	ldr	r3, [pc, #352]	; (1000a0a8 <dmp_set_tap_thresh+0x180>)
10009f46:	4798      	blx	r3
10009f48:	4958      	ldr	r1, [pc, #352]	; (1000a0ac <dmp_set_tap_thresh+0x184>)
10009f4a:	4b59      	ldr	r3, [pc, #356]	; (1000a0b0 <dmp_set_tap_thresh+0x188>)
10009f4c:	4798      	blx	r3
10009f4e:	1c06      	adds	r6, r0, #0

    mpu_get_accel_fsr(&accel_fsr);
10009f50:	466b      	mov	r3, sp
10009f52:	1cdd      	adds	r5, r3, #3
10009f54:	0028      	movs	r0, r5
10009f56:	4b57      	ldr	r3, [pc, #348]	; (1000a0b4 <dmp_set_tap_thresh+0x18c>)
10009f58:	4798      	blx	r3
    switch (accel_fsr) {
10009f5a:	782b      	ldrb	r3, [r5, #0]
10009f5c:	2b04      	cmp	r3, #4
10009f5e:	d019      	beq.n	10009f94 <dmp_set_tap_thresh+0x6c>
10009f60:	b2da      	uxtb	r2, r3
10009f62:	2a04      	cmp	r2, #4
10009f64:	d802      	bhi.n	10009f6c <dmp_set_tap_thresh+0x44>
10009f66:	2b02      	cmp	r3, #2
10009f68:	d005      	beq.n	10009f76 <dmp_set_tap_thresh+0x4e>
10009f6a:	e088      	b.n	1000a07e <dmp_set_tap_thresh+0x156>
10009f6c:	2b08      	cmp	r3, #8
10009f6e:	d020      	beq.n	10009fb2 <dmp_set_tap_thresh+0x8a>
10009f70:	2b10      	cmp	r3, #16
10009f72:	d02d      	beq.n	10009fd0 <dmp_set_tap_thresh+0xa8>
10009f74:	e083      	b.n	1000a07e <dmp_set_tap_thresh+0x156>
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
10009f76:	4b50      	ldr	r3, [pc, #320]	; (1000a0b8 <dmp_set_tap_thresh+0x190>)
10009f78:	4698      	mov	r8, r3
10009f7a:	218d      	movs	r1, #141	; 0x8d
10009f7c:	05c9      	lsls	r1, r1, #23
10009f7e:	1c30      	adds	r0, r6, #0
10009f80:	4798      	blx	r3
10009f82:	4f4e      	ldr	r7, [pc, #312]	; (1000a0bc <dmp_set_tap_thresh+0x194>)
10009f84:	47b8      	blx	r7
10009f86:	b285      	uxth	r5, r0
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
10009f88:	494d      	ldr	r1, [pc, #308]	; (1000a0c0 <dmp_set_tap_thresh+0x198>)
10009f8a:	1c30      	adds	r0, r6, #0
10009f8c:	47c0      	blx	r8
10009f8e:	47b8      	blx	r7
10009f90:	b280      	uxth	r0, r0
        break;
10009f92:	e02b      	b.n	10009fec <dmp_set_tap_thresh+0xc4>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
10009f94:	4b48      	ldr	r3, [pc, #288]	; (1000a0b8 <dmp_set_tap_thresh+0x190>)
10009f96:	4698      	mov	r8, r3
10009f98:	218c      	movs	r1, #140	; 0x8c
10009f9a:	05c9      	lsls	r1, r1, #23
10009f9c:	1c30      	adds	r0, r6, #0
10009f9e:	4798      	blx	r3
10009fa0:	4f46      	ldr	r7, [pc, #280]	; (1000a0bc <dmp_set_tap_thresh+0x194>)
10009fa2:	47b8      	blx	r7
10009fa4:	b285      	uxth	r5, r0
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
10009fa6:	4947      	ldr	r1, [pc, #284]	; (1000a0c4 <dmp_set_tap_thresh+0x19c>)
10009fa8:	1c30      	adds	r0, r6, #0
10009faa:	47c0      	blx	r8
10009fac:	47b8      	blx	r7
10009fae:	b280      	uxth	r0, r0
        break;
10009fb0:	e01c      	b.n	10009fec <dmp_set_tap_thresh+0xc4>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
10009fb2:	4b41      	ldr	r3, [pc, #260]	; (1000a0b8 <dmp_set_tap_thresh+0x190>)
10009fb4:	4698      	mov	r8, r3
10009fb6:	218b      	movs	r1, #139	; 0x8b
10009fb8:	05c9      	lsls	r1, r1, #23
10009fba:	1c30      	adds	r0, r6, #0
10009fbc:	4798      	blx	r3
10009fbe:	4f3f      	ldr	r7, [pc, #252]	; (1000a0bc <dmp_set_tap_thresh+0x194>)
10009fc0:	47b8      	blx	r7
10009fc2:	b285      	uxth	r5, r0
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
10009fc4:	4940      	ldr	r1, [pc, #256]	; (1000a0c8 <dmp_set_tap_thresh+0x1a0>)
10009fc6:	1c30      	adds	r0, r6, #0
10009fc8:	47c0      	blx	r8
10009fca:	47b8      	blx	r7
10009fcc:	b280      	uxth	r0, r0
        break;
10009fce:	e00d      	b.n	10009fec <dmp_set_tap_thresh+0xc4>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
10009fd0:	4b39      	ldr	r3, [pc, #228]	; (1000a0b8 <dmp_set_tap_thresh+0x190>)
10009fd2:	4698      	mov	r8, r3
10009fd4:	218a      	movs	r1, #138	; 0x8a
10009fd6:	05c9      	lsls	r1, r1, #23
10009fd8:	1c30      	adds	r0, r6, #0
10009fda:	4798      	blx	r3
10009fdc:	4f37      	ldr	r7, [pc, #220]	; (1000a0bc <dmp_set_tap_thresh+0x194>)
10009fde:	47b8      	blx	r7
10009fe0:	b285      	uxth	r5, r0
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
10009fe2:	493a      	ldr	r1, [pc, #232]	; (1000a0cc <dmp_set_tap_thresh+0x1a4>)
10009fe4:	1c30      	adds	r0, r6, #0
10009fe6:	47c0      	blx	r8
10009fe8:	47b8      	blx	r7
10009fea:	b280      	uxth	r0, r0
        break;
    default:
        return -1;
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
10009fec:	ab01      	add	r3, sp, #4
10009fee:	0a2a      	lsrs	r2, r5, #8
10009ff0:	701a      	strb	r2, [r3, #0]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
10009ff2:	705d      	strb	r5, [r3, #1]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
10009ff4:	0a02      	lsrs	r2, r0, #8
10009ff6:	709a      	strb	r2, [r3, #2]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
10009ff8:	70d8      	strb	r0, [r3, #3]

    if (axis & TAP_X) {
10009ffa:	07e3      	lsls	r3, r4, #31
10009ffc:	d510      	bpl.n	1000a020 <dmp_set_tap_thresh+0xf8>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
10009ffe:	aa01      	add	r2, sp, #4
1000a000:	2102      	movs	r1, #2
1000a002:	20ea      	movs	r0, #234	; 0xea
1000a004:	0040      	lsls	r0, r0, #1
1000a006:	4b32      	ldr	r3, [pc, #200]	; (1000a0d0 <dmp_set_tap_thresh+0x1a8>)
1000a008:	4798      	blx	r3
1000a00a:	2800      	cmp	r0, #0
1000a00c:	d13a      	bne.n	1000a084 <dmp_set_tap_thresh+0x15c>
            return -1;
        if (mpu_write_mem(D_1_36, 2, tmp+2))
1000a00e:	466b      	mov	r3, sp
1000a010:	1d9a      	adds	r2, r3, #6
1000a012:	2102      	movs	r1, #2
1000a014:	3025      	adds	r0, #37	; 0x25
1000a016:	30ff      	adds	r0, #255	; 0xff
1000a018:	4b2d      	ldr	r3, [pc, #180]	; (1000a0d0 <dmp_set_tap_thresh+0x1a8>)
1000a01a:	4798      	blx	r3
1000a01c:	2800      	cmp	r0, #0
1000a01e:	d134      	bne.n	1000a08a <dmp_set_tap_thresh+0x162>
            return -1;
    }
    if (axis & TAP_Y) {
1000a020:	07a3      	lsls	r3, r4, #30
1000a022:	d510      	bpl.n	1000a046 <dmp_set_tap_thresh+0x11e>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
1000a024:	aa01      	add	r2, sp, #4
1000a026:	2102      	movs	r1, #2
1000a028:	20ec      	movs	r0, #236	; 0xec
1000a02a:	0040      	lsls	r0, r0, #1
1000a02c:	4b28      	ldr	r3, [pc, #160]	; (1000a0d0 <dmp_set_tap_thresh+0x1a8>)
1000a02e:	4798      	blx	r3
1000a030:	2800      	cmp	r0, #0
1000a032:	d12d      	bne.n	1000a090 <dmp_set_tap_thresh+0x168>
            return -1;
        if (mpu_write_mem(D_1_40, 2, tmp+2))
1000a034:	466b      	mov	r3, sp
1000a036:	1d9a      	adds	r2, r3, #6
1000a038:	2102      	movs	r1, #2
1000a03a:	3029      	adds	r0, #41	; 0x29
1000a03c:	30ff      	adds	r0, #255	; 0xff
1000a03e:	4b24      	ldr	r3, [pc, #144]	; (1000a0d0 <dmp_set_tap_thresh+0x1a8>)
1000a040:	4798      	blx	r3
1000a042:	2800      	cmp	r0, #0
1000a044:	d127      	bne.n	1000a096 <dmp_set_tap_thresh+0x16e>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
            return -1;
        if (mpu_write_mem(D_1_44, 2, tmp+2))
            return -1;
    }
    return 0;
1000a046:	2000      	movs	r0, #0
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
            return -1;
        if (mpu_write_mem(D_1_40, 2, tmp+2))
            return -1;
    }
    if (axis & TAP_Z) {
1000a048:	0763      	lsls	r3, r4, #29
1000a04a:	d529      	bpl.n	1000a0a0 <dmp_set_tap_thresh+0x178>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
1000a04c:	aa01      	add	r2, sp, #4
1000a04e:	2102      	movs	r1, #2
1000a050:	30dd      	adds	r0, #221	; 0xdd
1000a052:	30ff      	adds	r0, #255	; 0xff
1000a054:	4b1e      	ldr	r3, [pc, #120]	; (1000a0d0 <dmp_set_tap_thresh+0x1a8>)
1000a056:	4798      	blx	r3
1000a058:	2800      	cmp	r0, #0
1000a05a:	d11f      	bne.n	1000a09c <dmp_set_tap_thresh+0x174>
            return -1;
        if (mpu_write_mem(D_1_44, 2, tmp+2))
1000a05c:	466b      	mov	r3, sp
1000a05e:	1d9a      	adds	r2, r3, #6
1000a060:	2102      	movs	r1, #2
1000a062:	302d      	adds	r0, #45	; 0x2d
1000a064:	30ff      	adds	r0, #255	; 0xff
1000a066:	4b1a      	ldr	r3, [pc, #104]	; (1000a0d0 <dmp_set_tap_thresh+0x1a8>)
1000a068:	4798      	blx	r3
1000a06a:	1e43      	subs	r3, r0, #1
1000a06c:	4198      	sbcs	r0, r3
1000a06e:	4240      	negs	r0, r0
1000a070:	e016      	b.n	1000a0a0 <dmp_set_tap_thresh+0x178>
{
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
        return -1;
1000a072:	2001      	movs	r0, #1
1000a074:	4240      	negs	r0, r0
1000a076:	e013      	b.n	1000a0a0 <dmp_set_tap_thresh+0x178>
1000a078:	2001      	movs	r0, #1
1000a07a:	4240      	negs	r0, r0
1000a07c:	e010      	b.n	1000a0a0 <dmp_set_tap_thresh+0x178>
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
        break;
    default:
        return -1;
1000a07e:	2001      	movs	r0, #1
1000a080:	4240      	negs	r0, r0
1000a082:	e00d      	b.n	1000a0a0 <dmp_set_tap_thresh+0x178>
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);

    if (axis & TAP_X) {
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
            return -1;
1000a084:	2001      	movs	r0, #1
1000a086:	4240      	negs	r0, r0
1000a088:	e00a      	b.n	1000a0a0 <dmp_set_tap_thresh+0x178>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
            return -1;
1000a08a:	2001      	movs	r0, #1
1000a08c:	4240      	negs	r0, r0
1000a08e:	e007      	b.n	1000a0a0 <dmp_set_tap_thresh+0x178>
    }
    if (axis & TAP_Y) {
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
            return -1;
1000a090:	2001      	movs	r0, #1
1000a092:	4240      	negs	r0, r0
1000a094:	e004      	b.n	1000a0a0 <dmp_set_tap_thresh+0x178>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
            return -1;
1000a096:	2001      	movs	r0, #1
1000a098:	4240      	negs	r0, r0
1000a09a:	e001      	b.n	1000a0a0 <dmp_set_tap_thresh+0x178>
    }
    if (axis & TAP_Z) {
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
            return -1;
1000a09c:	2001      	movs	r0, #1
1000a09e:	4240      	negs	r0, r0
        if (mpu_write_mem(D_1_44, 2, tmp+2))
            return -1;
    }
    return 0;
}
1000a0a0:	b002      	add	sp, #8
1000a0a2:	bc04      	pop	{r2}
1000a0a4:	4690      	mov	r8, r2
1000a0a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000a0a8:	10014249 	.word	0x10014249
1000a0ac:	43480000 	.word	0x43480000
1000a0b0:	100138ad 	.word	0x100138ad
1000a0b4:	10008f39 	.word	0x10008f39
1000a0b8:	10013c41 	.word	0x10013c41
1000a0bc:	10013555 	.word	0x10013555
1000a0c0:	46400000 	.word	0x46400000
1000a0c4:	45c00000 	.word	0x45c00000
1000a0c8:	45400000 	.word	0x45400000
1000a0cc:	44c00000 	.word	0x44c00000
1000a0d0:	10009cc5 	.word	0x10009cc5

1000a0d4 <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
1000a0d4:	b500      	push	{lr}
1000a0d6:	b083      	sub	sp, #12
    unsigned char tmp = 0;

    if (axis & TAP_X)
1000a0d8:	07c3      	lsls	r3, r0, #31
1000a0da:	d403      	bmi.n	1000a0e4 <dmp_set_tap_axes+0x10>
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
    unsigned char tmp = 0;
1000a0dc:	2200      	movs	r2, #0
1000a0de:	466b      	mov	r3, sp
1000a0e0:	71da      	strb	r2, [r3, #7]
1000a0e2:	e002      	b.n	1000a0ea <dmp_set_tap_axes+0x16>

    if (axis & TAP_X)
        tmp |= 0x30;
1000a0e4:	2230      	movs	r2, #48	; 0x30
1000a0e6:	466b      	mov	r3, sp
1000a0e8:	71da      	strb	r2, [r3, #7]
    if (axis & TAP_Y)
1000a0ea:	0783      	lsls	r3, r0, #30
1000a0ec:	d505      	bpl.n	1000a0fa <dmp_set_tap_axes+0x26>
        tmp |= 0x0C;
1000a0ee:	466b      	mov	r3, sp
1000a0f0:	1dda      	adds	r2, r3, #7
1000a0f2:	79d9      	ldrb	r1, [r3, #7]
1000a0f4:	230c      	movs	r3, #12
1000a0f6:	430b      	orrs	r3, r1
1000a0f8:	7013      	strb	r3, [r2, #0]
    if (axis & TAP_Z)
1000a0fa:	0743      	lsls	r3, r0, #29
1000a0fc:	d505      	bpl.n	1000a10a <dmp_set_tap_axes+0x36>
        tmp |= 0x03;
1000a0fe:	466b      	mov	r3, sp
1000a100:	1dda      	adds	r2, r3, #7
1000a102:	79d9      	ldrb	r1, [r3, #7]
1000a104:	2303      	movs	r3, #3
1000a106:	430b      	orrs	r3, r1
1000a108:	7013      	strb	r3, [r2, #0]
    return mpu_write_mem(D_1_72, 1, &tmp);
1000a10a:	466b      	mov	r3, sp
1000a10c:	1dda      	adds	r2, r3, #7
1000a10e:	2101      	movs	r1, #1
1000a110:	20a4      	movs	r0, #164	; 0xa4
1000a112:	0040      	lsls	r0, r0, #1
1000a114:	4b01      	ldr	r3, [pc, #4]	; (1000a11c <dmp_set_tap_axes+0x48>)
1000a116:	4798      	blx	r3
}
1000a118:	b003      	add	sp, #12
1000a11a:	bd00      	pop	{pc}
1000a11c:	10009cc5 	.word	0x10009cc5

1000a120 <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
1000a120:	b500      	push	{lr}
1000a122:	b083      	sub	sp, #12
    unsigned char tmp;

    if (min_taps < 1)
        min_taps = 1;
1000a124:	2301      	movs	r3, #1
 */
int dmp_set_tap_count(unsigned char min_taps)
{
    unsigned char tmp;

    if (min_taps < 1)
1000a126:	2800      	cmp	r0, #0
1000a128:	d004      	beq.n	1000a134 <dmp_set_tap_count+0x14>
1000a12a:	1c03      	adds	r3, r0, #0
1000a12c:	2804      	cmp	r0, #4
1000a12e:	d900      	bls.n	1000a132 <dmp_set_tap_count+0x12>
1000a130:	2304      	movs	r3, #4
1000a132:	b2db      	uxtb	r3, r3
        min_taps = 1;
    else if (min_taps > 4)
        min_taps = 4;

    tmp = min_taps - 1;
1000a134:	466a      	mov	r2, sp
1000a136:	3207      	adds	r2, #7
1000a138:	3b01      	subs	r3, #1
1000a13a:	7013      	strb	r3, [r2, #0]
    return mpu_write_mem(D_1_79, 1, &tmp);
1000a13c:	2101      	movs	r1, #1
1000a13e:	2050      	movs	r0, #80	; 0x50
1000a140:	30ff      	adds	r0, #255	; 0xff
1000a142:	4b02      	ldr	r3, [pc, #8]	; (1000a14c <dmp_set_tap_count+0x2c>)
1000a144:	4798      	blx	r3
}
1000a146:	b003      	add	sp, #12
1000a148:	bd00      	pop	{pc}
1000a14a:	46c0      	nop			; (mov r8, r8)
1000a14c:	10009cc5 	.word	0x10009cc5

1000a150 <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
1000a150:	b500      	push	{lr}
1000a152:	b083      	sub	sp, #12
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
1000a154:	2105      	movs	r1, #5
1000a156:	4b07      	ldr	r3, [pc, #28]	; (1000a174 <dmp_set_tap_time+0x24>)
1000a158:	4798      	blx	r3
1000a15a:	b280      	uxth	r0, r0
    tmp[0] = (unsigned char)(dmp_time >> 8);
1000a15c:	aa01      	add	r2, sp, #4
1000a15e:	0a03      	lsrs	r3, r0, #8
1000a160:	7013      	strb	r3, [r2, #0]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
1000a162:	7050      	strb	r0, [r2, #1]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
1000a164:	2102      	movs	r1, #2
1000a166:	20ef      	movs	r0, #239	; 0xef
1000a168:	0040      	lsls	r0, r0, #1
1000a16a:	4b03      	ldr	r3, [pc, #12]	; (1000a178 <dmp_set_tap_time+0x28>)
1000a16c:	4798      	blx	r3
}
1000a16e:	b003      	add	sp, #12
1000a170:	bd00      	pop	{pc}
1000a172:	46c0      	nop			; (mov r8, r8)
1000a174:	10013121 	.word	0x10013121
1000a178:	10009cc5 	.word	0x10009cc5

1000a17c <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
1000a17c:	b500      	push	{lr}
1000a17e:	b083      	sub	sp, #12
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
1000a180:	2105      	movs	r1, #5
1000a182:	4b07      	ldr	r3, [pc, #28]	; (1000a1a0 <dmp_set_tap_time_multi+0x24>)
1000a184:	4798      	blx	r3
1000a186:	b280      	uxth	r0, r0
    tmp[0] = (unsigned char)(dmp_time >> 8);
1000a188:	aa01      	add	r2, sp, #4
1000a18a:	0a03      	lsrs	r3, r0, #8
1000a18c:	7013      	strb	r3, [r2, #0]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
1000a18e:	7050      	strb	r0, [r2, #1]
    return mpu_write_mem(D_1_218, 2, tmp);
1000a190:	2102      	movs	r1, #2
1000a192:	20ed      	movs	r0, #237	; 0xed
1000a194:	0040      	lsls	r0, r0, #1
1000a196:	4b03      	ldr	r3, [pc, #12]	; (1000a1a4 <dmp_set_tap_time_multi+0x28>)
1000a198:	4798      	blx	r3
}
1000a19a:	b003      	add	sp, #12
1000a19c:	bd00      	pop	{pc}
1000a19e:	46c0      	nop			; (mov r8, r8)
1000a1a0:	10013121 	.word	0x10013121
1000a1a4:	10009cc5 	.word	0x10009cc5

1000a1a8 <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
1000a1a8:	b510      	push	{r4, lr}
1000a1aa:	b082      	sub	sp, #8
1000a1ac:	000c      	movs	r4, r1
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
1000a1ae:	21fa      	movs	r1, #250	; 0xfa
1000a1b0:	0089      	lsls	r1, r1, #2
1000a1b2:	4b09      	ldr	r3, [pc, #36]	; (1000a1d8 <dmp_set_shake_reject_thresh+0x30>)
1000a1b4:	4798      	blx	r3
1000a1b6:	4360      	muls	r0, r4
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
1000a1b8:	aa01      	add	r2, sp, #4
1000a1ba:	1603      	asrs	r3, r0, #24
1000a1bc:	7013      	strb	r3, [r2, #0]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
1000a1be:	1403      	asrs	r3, r0, #16
1000a1c0:	7053      	strb	r3, [r2, #1]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
1000a1c2:	1203      	asrs	r3, r0, #8
1000a1c4:	7093      	strb	r3, [r2, #2]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
1000a1c6:	70d0      	strb	r0, [r2, #3]
    return mpu_write_mem(D_1_92, 4, tmp);
1000a1c8:	2104      	movs	r1, #4
1000a1ca:	20ae      	movs	r0, #174	; 0xae
1000a1cc:	0040      	lsls	r0, r0, #1
1000a1ce:	4b03      	ldr	r3, [pc, #12]	; (1000a1dc <dmp_set_shake_reject_thresh+0x34>)
1000a1d0:	4798      	blx	r3
}
1000a1d2:	b002      	add	sp, #8
1000a1d4:	bd10      	pop	{r4, pc}
1000a1d6:	46c0      	nop			; (mov r8, r8)
1000a1d8:	10013235 	.word	0x10013235
1000a1dc:	10009cc5 	.word	0x10009cc5

1000a1e0 <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
1000a1e0:	b500      	push	{lr}
1000a1e2:	b083      	sub	sp, #12
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
1000a1e4:	2105      	movs	r1, #5
1000a1e6:	4b07      	ldr	r3, [pc, #28]	; (1000a204 <dmp_set_shake_reject_time+0x24>)
1000a1e8:	4798      	blx	r3
1000a1ea:	b280      	uxth	r0, r0
    tmp[0] = time >> 8;
1000a1ec:	aa01      	add	r2, sp, #4
1000a1ee:	0a03      	lsrs	r3, r0, #8
1000a1f0:	7013      	strb	r3, [r2, #0]
    tmp[1] = time & 0xFF;
1000a1f2:	7050      	strb	r0, [r2, #1]
    return mpu_write_mem(D_1_90,2,tmp);
1000a1f4:	2102      	movs	r1, #2
1000a1f6:	20ad      	movs	r0, #173	; 0xad
1000a1f8:	0040      	lsls	r0, r0, #1
1000a1fa:	4b03      	ldr	r3, [pc, #12]	; (1000a208 <dmp_set_shake_reject_time+0x28>)
1000a1fc:	4798      	blx	r3
}
1000a1fe:	b003      	add	sp, #12
1000a200:	bd00      	pop	{pc}
1000a202:	46c0      	nop			; (mov r8, r8)
1000a204:	10013121 	.word	0x10013121
1000a208:	10009cc5 	.word	0x10009cc5

1000a20c <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
1000a20c:	b500      	push	{lr}
1000a20e:	b083      	sub	sp, #12
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
1000a210:	2105      	movs	r1, #5
1000a212:	4b07      	ldr	r3, [pc, #28]	; (1000a230 <dmp_set_shake_reject_timeout+0x24>)
1000a214:	4798      	blx	r3
1000a216:	b280      	uxth	r0, r0
    tmp[0] = time >> 8;
1000a218:	aa01      	add	r2, sp, #4
1000a21a:	0a03      	lsrs	r3, r0, #8
1000a21c:	7013      	strb	r3, [r2, #0]
    tmp[1] = time & 0xFF;
1000a21e:	7050      	strb	r0, [r2, #1]
    return mpu_write_mem(D_1_88,2,tmp);
1000a220:	2102      	movs	r1, #2
1000a222:	20ac      	movs	r0, #172	; 0xac
1000a224:	0040      	lsls	r0, r0, #1
1000a226:	4b03      	ldr	r3, [pc, #12]	; (1000a234 <dmp_set_shake_reject_timeout+0x28>)
1000a228:	4798      	blx	r3
}
1000a22a:	b003      	add	sp, #12
1000a22c:	bd00      	pop	{pc}
1000a22e:	46c0      	nop			; (mov r8, r8)
1000a230:	10013121 	.word	0x10013121
1000a234:	10009cc5 	.word	0x10009cc5

1000a238 <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
1000a238:	b500      	push	{lr}
1000a23a:	b085      	sub	sp, #20
    if (enable) {
1000a23c:	2800      	cmp	r0, #0
1000a23e:	d00c      	beq.n	1000a25a <dmp_enable_gyro_cal+0x22>
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
1000a240:	2209      	movs	r2, #9
1000a242:	490d      	ldr	r1, [pc, #52]	; (1000a278 <dmp_enable_gyro_cal+0x40>)
1000a244:	311c      	adds	r1, #28
1000a246:	a801      	add	r0, sp, #4
1000a248:	4b0c      	ldr	r3, [pc, #48]	; (1000a27c <dmp_enable_gyro_cal+0x44>)
1000a24a:	4798      	blx	r3
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
1000a24c:	aa01      	add	r2, sp, #4
1000a24e:	2109      	movs	r1, #9
1000a250:	2097      	movs	r0, #151	; 0x97
1000a252:	00c0      	lsls	r0, r0, #3
1000a254:	4b0a      	ldr	r3, [pc, #40]	; (1000a280 <dmp_enable_gyro_cal+0x48>)
1000a256:	4798      	blx	r3
1000a258:	e00b      	b.n	1000a272 <dmp_enable_gyro_cal+0x3a>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
1000a25a:	2209      	movs	r2, #9
1000a25c:	4906      	ldr	r1, [pc, #24]	; (1000a278 <dmp_enable_gyro_cal+0x40>)
1000a25e:	3128      	adds	r1, #40	; 0x28
1000a260:	a801      	add	r0, sp, #4
1000a262:	4b06      	ldr	r3, [pc, #24]	; (1000a27c <dmp_enable_gyro_cal+0x44>)
1000a264:	4798      	blx	r3
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
1000a266:	aa01      	add	r2, sp, #4
1000a268:	2109      	movs	r1, #9
1000a26a:	2097      	movs	r0, #151	; 0x97
1000a26c:	00c0      	lsls	r0, r0, #3
1000a26e:	4b04      	ldr	r3, [pc, #16]	; (1000a280 <dmp_enable_gyro_cal+0x48>)
1000a270:	4798      	blx	r3
    }
}
1000a272:	b005      	add	sp, #20
1000a274:	bd00      	pop	{pc}
1000a276:	46c0      	nop			; (mov r8, r8)
1000a278:	10016884 	.word	0x10016884
1000a27c:	10015213 	.word	0x10015213
1000a280:	10009cc5 	.word	0x10009cc5

1000a284 <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
1000a284:	b500      	push	{lr}
1000a286:	b083      	sub	sp, #12
    unsigned char regs[4];
    if (enable) {
1000a288:	2800      	cmp	r0, #0
1000a28a:	d009      	beq.n	1000a2a0 <dmp_enable_lp_quat+0x1c>
        regs[0] = DINBC0;
1000a28c:	ab01      	add	r3, sp, #4
1000a28e:	22c0      	movs	r2, #192	; 0xc0
1000a290:	701a      	strb	r2, [r3, #0]
        regs[1] = DINBC2;
1000a292:	3202      	adds	r2, #2
1000a294:	705a      	strb	r2, [r3, #1]
        regs[2] = DINBC4;
1000a296:	3202      	adds	r2, #2
1000a298:	709a      	strb	r2, [r3, #2]
        regs[3] = DINBC6;
1000a29a:	3202      	adds	r2, #2
1000a29c:	70da      	strb	r2, [r3, #3]
1000a29e:	e001      	b.n	1000a2a4 <dmp_enable_lp_quat+0x20>
    }
    else
        memset(regs, 0x8B, 4);
1000a2a0:	4b05      	ldr	r3, [pc, #20]	; (1000a2b8 <dmp_enable_lp_quat+0x34>)
1000a2a2:	9301      	str	r3, [sp, #4]

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
1000a2a4:	aa01      	add	r2, sp, #4
1000a2a6:	2104      	movs	r1, #4
1000a2a8:	4804      	ldr	r0, [pc, #16]	; (1000a2bc <dmp_enable_lp_quat+0x38>)
1000a2aa:	4b05      	ldr	r3, [pc, #20]	; (1000a2c0 <dmp_enable_lp_quat+0x3c>)
1000a2ac:	4798      	blx	r3

    return mpu_reset_fifo();
1000a2ae:	4b05      	ldr	r3, [pc, #20]	; (1000a2c4 <dmp_enable_lp_quat+0x40>)
1000a2b0:	4798      	blx	r3
}
1000a2b2:	b003      	add	sp, #12
1000a2b4:	bd00      	pop	{pc}
1000a2b6:	46c0      	nop			; (mov r8, r8)
1000a2b8:	8b8b8b8b 	.word	0x8b8b8b8b
1000a2bc:	00000a98 	.word	0x00000a98
1000a2c0:	10009cc5 	.word	0x10009cc5
1000a2c4:	10008ca1 	.word	0x10008ca1

1000a2c8 <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
1000a2c8:	b500      	push	{lr}
1000a2ca:	b083      	sub	sp, #12
    unsigned char regs[4];
    if (enable) {
1000a2cc:	2800      	cmp	r0, #0
1000a2ce:	d009      	beq.n	1000a2e4 <dmp_enable_6x_lp_quat+0x1c>
        regs[0] = DINA20;
1000a2d0:	ab01      	add	r3, sp, #4
1000a2d2:	2220      	movs	r2, #32
1000a2d4:	701a      	strb	r2, [r3, #0]
        regs[1] = DINA28;
1000a2d6:	3208      	adds	r2, #8
1000a2d8:	705a      	strb	r2, [r3, #1]
        regs[2] = DINA30;
1000a2da:	3208      	adds	r2, #8
1000a2dc:	709a      	strb	r2, [r3, #2]
        regs[3] = DINA38;
1000a2de:	3208      	adds	r2, #8
1000a2e0:	70da      	strb	r2, [r3, #3]
1000a2e2:	e001      	b.n	1000a2e8 <dmp_enable_6x_lp_quat+0x20>
    } else
        memset(regs, 0xA3, 4);
1000a2e4:	4b05      	ldr	r3, [pc, #20]	; (1000a2fc <dmp_enable_6x_lp_quat+0x34>)
1000a2e6:	9301      	str	r3, [sp, #4]

    mpu_write_mem(CFG_8, 4, regs);
1000a2e8:	aa01      	add	r2, sp, #4
1000a2ea:	2104      	movs	r1, #4
1000a2ec:	4804      	ldr	r0, [pc, #16]	; (1000a300 <dmp_enable_6x_lp_quat+0x38>)
1000a2ee:	4b05      	ldr	r3, [pc, #20]	; (1000a304 <dmp_enable_6x_lp_quat+0x3c>)
1000a2f0:	4798      	blx	r3

    return mpu_reset_fifo();
1000a2f2:	4b05      	ldr	r3, [pc, #20]	; (1000a308 <dmp_enable_6x_lp_quat+0x40>)
1000a2f4:	4798      	blx	r3
}
1000a2f6:	b003      	add	sp, #12
1000a2f8:	bd00      	pop	{pc}
1000a2fa:	46c0      	nop			; (mov r8, r8)
1000a2fc:	a3a3a3a3 	.word	0xa3a3a3a3
1000a300:	00000a9e 	.word	0x00000a9e
1000a304:	10009cc5 	.word	0x10009cc5
1000a308:	10008ca1 	.word	0x10008ca1

1000a30c <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
1000a30c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000a30e:	b085      	sub	sp, #20
1000a310:	0004      	movs	r4, r0

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
1000a312:	ad01      	add	r5, sp, #4
1000a314:	2302      	movs	r3, #2
1000a316:	702b      	strb	r3, [r5, #0]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
1000a318:	33c8      	adds	r3, #200	; 0xc8
1000a31a:	706b      	strb	r3, [r5, #1]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
1000a31c:	3319      	adds	r3, #25
1000a31e:	70ab      	strb	r3, [r5, #2]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
1000a320:	3bda      	subs	r3, #218	; 0xda
1000a322:	70eb      	strb	r3, [r5, #3]
    mpu_write_mem(D_0_104, 4, tmp);
1000a324:	002a      	movs	r2, r5
1000a326:	2104      	movs	r1, #4
1000a328:	2068      	movs	r0, #104	; 0x68
1000a32a:	4b6a      	ldr	r3, [pc, #424]	; (1000a4d4 <dmp_enable_feature+0x1c8>)
1000a32c:	4798      	blx	r3

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
1000a32e:	23a3      	movs	r3, #163	; 0xa3
1000a330:	702b      	strb	r3, [r5, #0]
1000a332:	2740      	movs	r7, #64	; 0x40
1000a334:	4027      	ands	r7, r4
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
1000a336:	d007      	beq.n	1000a348 <dmp_enable_feature+0x3c>
        tmp[1] = 0xC0;
1000a338:	ab01      	add	r3, sp, #4
1000a33a:	22c0      	movs	r2, #192	; 0xc0
1000a33c:	705a      	strb	r2, [r3, #1]
        tmp[2] = 0xC8;
1000a33e:	3208      	adds	r2, #8
1000a340:	709a      	strb	r2, [r3, #2]
        tmp[3] = 0xC2;
1000a342:	3a06      	subs	r2, #6
1000a344:	70da      	strb	r2, [r3, #3]
1000a346:	e004      	b.n	1000a352 <dmp_enable_feature+0x46>
    } else {
        tmp[1] = 0xA3;
1000a348:	ab01      	add	r3, sp, #4
1000a34a:	22a3      	movs	r2, #163	; 0xa3
1000a34c:	705a      	strb	r2, [r3, #1]
        tmp[2] = 0xA3;
1000a34e:	709a      	strb	r2, [r3, #2]
        tmp[3] = 0xA3;
1000a350:	70da      	strb	r2, [r3, #3]
1000a352:	25c0      	movs	r5, #192	; 0xc0
1000a354:	006d      	lsls	r5, r5, #1
1000a356:	4025      	ands	r5, r4
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
1000a358:	d007      	beq.n	1000a36a <dmp_enable_feature+0x5e>
        tmp[4] = 0xC4;
1000a35a:	ab01      	add	r3, sp, #4
1000a35c:	22c4      	movs	r2, #196	; 0xc4
1000a35e:	711a      	strb	r2, [r3, #4]
        tmp[5] = 0xCC;
1000a360:	3208      	adds	r2, #8
1000a362:	715a      	strb	r2, [r3, #5]
        tmp[6] = 0xC6;
1000a364:	3a06      	subs	r2, #6
1000a366:	719a      	strb	r2, [r3, #6]
1000a368:	e004      	b.n	1000a374 <dmp_enable_feature+0x68>
    } else {
        tmp[4] = 0xA3;
1000a36a:	ab01      	add	r3, sp, #4
1000a36c:	22a3      	movs	r2, #163	; 0xa3
1000a36e:	711a      	strb	r2, [r3, #4]
        tmp[5] = 0xA3;
1000a370:	715a      	strb	r2, [r3, #5]
        tmp[6] = 0xA3;
1000a372:	719a      	strb	r2, [r3, #6]
    }
    tmp[7] = 0xA3;
1000a374:	aa01      	add	r2, sp, #4
1000a376:	23a3      	movs	r3, #163	; 0xa3
1000a378:	71d3      	strb	r3, [r2, #7]
    tmp[8] = 0xA3;
1000a37a:	7213      	strb	r3, [r2, #8]
    tmp[9] = 0xA3;
1000a37c:	7253      	strb	r3, [r2, #9]
    mpu_write_mem(CFG_15,10,tmp);
1000a37e:	210a      	movs	r1, #10
1000a380:	4855      	ldr	r0, [pc, #340]	; (1000a4d8 <dmp_enable_feature+0x1cc>)
1000a382:	4b54      	ldr	r3, [pc, #336]	; (1000a4d4 <dmp_enable_feature+0x1c8>)
1000a384:	4798      	blx	r3
1000a386:	2603      	movs	r6, #3
1000a388:	4026      	ands	r6, r4

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
1000a38a:	d003      	beq.n	1000a394 <dmp_enable_feature+0x88>
        tmp[0] = DINA20;
1000a38c:	2220      	movs	r2, #32
1000a38e:	ab01      	add	r3, sp, #4
1000a390:	701a      	strb	r2, [r3, #0]
1000a392:	e002      	b.n	1000a39a <dmp_enable_feature+0x8e>
    else
        tmp[0] = 0xD8;
1000a394:	22d8      	movs	r2, #216	; 0xd8
1000a396:	ab01      	add	r3, sp, #4
1000a398:	701a      	strb	r2, [r3, #0]
    mpu_write_mem(CFG_27,1,tmp);
1000a39a:	aa01      	add	r2, sp, #4
1000a39c:	2101      	movs	r1, #1
1000a39e:	484f      	ldr	r0, [pc, #316]	; (1000a4dc <dmp_enable_feature+0x1d0>)
1000a3a0:	4b4c      	ldr	r3, [pc, #304]	; (1000a4d4 <dmp_enable_feature+0x1c8>)
1000a3a2:	4798      	blx	r3

    if (mask & DMP_FEATURE_GYRO_CAL)
1000a3a4:	06a3      	lsls	r3, r4, #26
1000a3a6:	d503      	bpl.n	1000a3b0 <dmp_enable_feature+0xa4>
        dmp_enable_gyro_cal(1);
1000a3a8:	2001      	movs	r0, #1
1000a3aa:	4b4d      	ldr	r3, [pc, #308]	; (1000a4e0 <dmp_enable_feature+0x1d4>)
1000a3ac:	4798      	blx	r3
1000a3ae:	e002      	b.n	1000a3b6 <dmp_enable_feature+0xaa>
    else
        dmp_enable_gyro_cal(0);
1000a3b0:	2000      	movs	r0, #0
1000a3b2:	4b4b      	ldr	r3, [pc, #300]	; (1000a4e0 <dmp_enable_feature+0x1d4>)
1000a3b4:	4798      	blx	r3

    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
1000a3b6:	2d00      	cmp	r5, #0
1000a3b8:	d019      	beq.n	1000a3ee <dmp_enable_feature+0xe2>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
1000a3ba:	05e3      	lsls	r3, r4, #23
1000a3bc:	d509      	bpl.n	1000a3d2 <dmp_enable_feature+0xc6>
            tmp[0] = 0xB2;
1000a3be:	ab01      	add	r3, sp, #4
1000a3c0:	22b2      	movs	r2, #178	; 0xb2
1000a3c2:	701a      	strb	r2, [r3, #0]
            tmp[1] = 0x8B;
1000a3c4:	3a27      	subs	r2, #39	; 0x27
1000a3c6:	705a      	strb	r2, [r3, #1]
            tmp[2] = 0xB6;
1000a3c8:	322b      	adds	r2, #43	; 0x2b
1000a3ca:	709a      	strb	r2, [r3, #2]
            tmp[3] = 0x9B;
1000a3cc:	3a1b      	subs	r2, #27
1000a3ce:	70da      	strb	r2, [r3, #3]
1000a3d0:	e008      	b.n	1000a3e4 <dmp_enable_feature+0xd8>
        } else {
            tmp[0] = DINAC0;
1000a3d2:	ab01      	add	r3, sp, #4
1000a3d4:	22b0      	movs	r2, #176	; 0xb0
1000a3d6:	701a      	strb	r2, [r3, #0]
            tmp[1] = DINA80;
1000a3d8:	3a30      	subs	r2, #48	; 0x30
1000a3da:	705a      	strb	r2, [r3, #1]
            tmp[2] = DINAC2;
1000a3dc:	3234      	adds	r2, #52	; 0x34
1000a3de:	709a      	strb	r2, [r3, #2]
            tmp[3] = DINA90;
1000a3e0:	3a24      	subs	r2, #36	; 0x24
1000a3e2:	70da      	strb	r2, [r3, #3]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
1000a3e4:	aa01      	add	r2, sp, #4
1000a3e6:	2104      	movs	r1, #4
1000a3e8:	483e      	ldr	r0, [pc, #248]	; (1000a4e4 <dmp_enable_feature+0x1d8>)
1000a3ea:	4b3a      	ldr	r3, [pc, #232]	; (1000a4d4 <dmp_enable_feature+0x1c8>)
1000a3ec:	4798      	blx	r3
    }

    if (mask & DMP_FEATURE_TAP) {
1000a3ee:	07e3      	lsls	r3, r4, #31
1000a3f0:	d523      	bpl.n	1000a43a <dmp_enable_feature+0x12e>
        /* Enable tap. */
        tmp[0] = 0xF8;
1000a3f2:	aa01      	add	r2, sp, #4
1000a3f4:	23f8      	movs	r3, #248	; 0xf8
1000a3f6:	7013      	strb	r3, [r2, #0]
        mpu_write_mem(CFG_20, 1, tmp);
1000a3f8:	2101      	movs	r1, #1
1000a3fa:	208b      	movs	r0, #139	; 0x8b
1000a3fc:	0100      	lsls	r0, r0, #4
1000a3fe:	4b35      	ldr	r3, [pc, #212]	; (1000a4d4 <dmp_enable_feature+0x1c8>)
1000a400:	4798      	blx	r3
        dmp_set_tap_thresh(TAP_XYZ, 250);
1000a402:	21fa      	movs	r1, #250	; 0xfa
1000a404:	2007      	movs	r0, #7
1000a406:	4b38      	ldr	r3, [pc, #224]	; (1000a4e8 <dmp_enable_feature+0x1dc>)
1000a408:	4798      	blx	r3
        dmp_set_tap_axes(TAP_XYZ);
1000a40a:	2007      	movs	r0, #7
1000a40c:	4b37      	ldr	r3, [pc, #220]	; (1000a4ec <dmp_enable_feature+0x1e0>)
1000a40e:	4798      	blx	r3
        dmp_set_tap_count(1);
1000a410:	2001      	movs	r0, #1
1000a412:	4b37      	ldr	r3, [pc, #220]	; (1000a4f0 <dmp_enable_feature+0x1e4>)
1000a414:	4798      	blx	r3
        dmp_set_tap_time(100);
1000a416:	2064      	movs	r0, #100	; 0x64
1000a418:	4b36      	ldr	r3, [pc, #216]	; (1000a4f4 <dmp_enable_feature+0x1e8>)
1000a41a:	4798      	blx	r3
        dmp_set_tap_time_multi(500);
1000a41c:	20fa      	movs	r0, #250	; 0xfa
1000a41e:	0040      	lsls	r0, r0, #1
1000a420:	4b35      	ldr	r3, [pc, #212]	; (1000a4f8 <dmp_enable_feature+0x1ec>)
1000a422:	4798      	blx	r3

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
1000a424:	21c8      	movs	r1, #200	; 0xc8
1000a426:	4835      	ldr	r0, [pc, #212]	; (1000a4fc <dmp_enable_feature+0x1f0>)
1000a428:	4b35      	ldr	r3, [pc, #212]	; (1000a500 <dmp_enable_feature+0x1f4>)
1000a42a:	4798      	blx	r3
        dmp_set_shake_reject_time(40);
1000a42c:	2028      	movs	r0, #40	; 0x28
1000a42e:	4b35      	ldr	r3, [pc, #212]	; (1000a504 <dmp_enable_feature+0x1f8>)
1000a430:	4798      	blx	r3
        dmp_set_shake_reject_timeout(10);
1000a432:	200a      	movs	r0, #10
1000a434:	4b34      	ldr	r3, [pc, #208]	; (1000a508 <dmp_enable_feature+0x1fc>)
1000a436:	4798      	blx	r3
1000a438:	e007      	b.n	1000a44a <dmp_enable_feature+0x13e>
    } else {
        tmp[0] = 0xD8;
1000a43a:	aa01      	add	r2, sp, #4
1000a43c:	23d8      	movs	r3, #216	; 0xd8
1000a43e:	7013      	strb	r3, [r2, #0]
        mpu_write_mem(CFG_20, 1, tmp);
1000a440:	2101      	movs	r1, #1
1000a442:	208b      	movs	r0, #139	; 0x8b
1000a444:	0100      	lsls	r0, r0, #4
1000a446:	4b23      	ldr	r3, [pc, #140]	; (1000a4d4 <dmp_enable_feature+0x1c8>)
1000a448:	4798      	blx	r3
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
1000a44a:	07a3      	lsls	r3, r4, #30
1000a44c:	d503      	bpl.n	1000a456 <dmp_enable_feature+0x14a>
        tmp[0] = 0xD9;
1000a44e:	22d9      	movs	r2, #217	; 0xd9
1000a450:	ab01      	add	r3, sp, #4
1000a452:	701a      	strb	r2, [r3, #0]
1000a454:	e002      	b.n	1000a45c <dmp_enable_feature+0x150>
    } else
        tmp[0] = 0xD8;
1000a456:	22d8      	movs	r2, #216	; 0xd8
1000a458:	ab01      	add	r3, sp, #4
1000a45a:	701a      	strb	r2, [r3, #0]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
1000a45c:	aa01      	add	r2, sp, #4
1000a45e:	2101      	movs	r1, #1
1000a460:	482a      	ldr	r0, [pc, #168]	; (1000a50c <dmp_enable_feature+0x200>)
1000a462:	4b1c      	ldr	r3, [pc, #112]	; (1000a4d4 <dmp_enable_feature+0x1c8>)
1000a464:	4798      	blx	r3

    if (mask & DMP_FEATURE_LP_QUAT)
1000a466:	0763      	lsls	r3, r4, #29
1000a468:	d503      	bpl.n	1000a472 <dmp_enable_feature+0x166>
        dmp_enable_lp_quat(1);
1000a46a:	2001      	movs	r0, #1
1000a46c:	4b28      	ldr	r3, [pc, #160]	; (1000a510 <dmp_enable_feature+0x204>)
1000a46e:	4798      	blx	r3
1000a470:	e002      	b.n	1000a478 <dmp_enable_feature+0x16c>
    else
        dmp_enable_lp_quat(0);
1000a472:	2000      	movs	r0, #0
1000a474:	4b26      	ldr	r3, [pc, #152]	; (1000a510 <dmp_enable_feature+0x204>)
1000a476:	4798      	blx	r3

    if (mask & DMP_FEATURE_6X_LP_QUAT)
1000a478:	06e3      	lsls	r3, r4, #27
1000a47a:	d503      	bpl.n	1000a484 <dmp_enable_feature+0x178>
        dmp_enable_6x_lp_quat(1);
1000a47c:	2001      	movs	r0, #1
1000a47e:	4b25      	ldr	r3, [pc, #148]	; (1000a514 <dmp_enable_feature+0x208>)
1000a480:	4798      	blx	r3
1000a482:	e002      	b.n	1000a48a <dmp_enable_feature+0x17e>
    else
        dmp_enable_6x_lp_quat(0);
1000a484:	2000      	movs	r0, #0
1000a486:	4b23      	ldr	r3, [pc, #140]	; (1000a514 <dmp_enable_feature+0x208>)
1000a488:	4798      	blx	r3

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
1000a48a:	2308      	movs	r3, #8
1000a48c:	4323      	orrs	r3, r4
1000a48e:	4a22      	ldr	r2, [pc, #136]	; (1000a518 <dmp_enable_feature+0x20c>)
1000a490:	8153      	strh	r3, [r2, #10]
    mpu_reset_fifo();
1000a492:	4b22      	ldr	r3, [pc, #136]	; (1000a51c <dmp_enable_feature+0x210>)
1000a494:	4798      	blx	r3

    dmp.packet_length = 0;
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
1000a496:	2f00      	cmp	r7, #0
1000a498:	d103      	bne.n	1000a4a2 <dmp_enable_feature+0x196>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
    mpu_reset_fifo();

    dmp.packet_length = 0;
1000a49a:	2200      	movs	r2, #0
1000a49c:	4b1e      	ldr	r3, [pc, #120]	; (1000a518 <dmp_enable_feature+0x20c>)
1000a49e:	739a      	strb	r2, [r3, #14]
1000a4a0:	e002      	b.n	1000a4a8 <dmp_enable_feature+0x19c>
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
        dmp.packet_length += 6;
1000a4a2:	2206      	movs	r2, #6
1000a4a4:	4b1c      	ldr	r3, [pc, #112]	; (1000a518 <dmp_enable_feature+0x20c>)
1000a4a6:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
1000a4a8:	2d00      	cmp	r5, #0
1000a4aa:	d003      	beq.n	1000a4b4 <dmp_enable_feature+0x1a8>
        dmp.packet_length += 6;
1000a4ac:	4a1a      	ldr	r2, [pc, #104]	; (1000a518 <dmp_enable_feature+0x20c>)
1000a4ae:	7b93      	ldrb	r3, [r2, #14]
1000a4b0:	3306      	adds	r3, #6
1000a4b2:	7393      	strb	r3, [r2, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
1000a4b4:	2314      	movs	r3, #20
1000a4b6:	4223      	tst	r3, r4
1000a4b8:	d003      	beq.n	1000a4c2 <dmp_enable_feature+0x1b6>
        dmp.packet_length += 16;
1000a4ba:	4a17      	ldr	r2, [pc, #92]	; (1000a518 <dmp_enable_feature+0x20c>)
1000a4bc:	7b93      	ldrb	r3, [r2, #14]
1000a4be:	3310      	adds	r3, #16
1000a4c0:	7393      	strb	r3, [r2, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
1000a4c2:	2e00      	cmp	r6, #0
1000a4c4:	d003      	beq.n	1000a4ce <dmp_enable_feature+0x1c2>
        dmp.packet_length += 4;
1000a4c6:	4a14      	ldr	r2, [pc, #80]	; (1000a518 <dmp_enable_feature+0x20c>)
1000a4c8:	7b93      	ldrb	r3, [r2, #14]
1000a4ca:	3304      	adds	r3, #4
1000a4cc:	7393      	strb	r3, [r2, #14]

    return 0;
}
1000a4ce:	2000      	movs	r0, #0
1000a4d0:	b005      	add	sp, #20
1000a4d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000a4d4:	10009cc5 	.word	0x10009cc5
1000a4d8:	00000aa7 	.word	0x00000aa7
1000a4dc:	00000ab6 	.word	0x00000ab6
1000a4e0:	1000a239 	.word	0x1000a239
1000a4e4:	00000aa2 	.word	0x00000aa2
1000a4e8:	10009f29 	.word	0x10009f29
1000a4ec:	1000a0d5 	.word	0x1000a0d5
1000a4f0:	1000a121 	.word	0x1000a121
1000a4f4:	1000a151 	.word	0x1000a151
1000a4f8:	1000a17d 	.word	0x1000a17d
1000a4fc:	02cae309 	.word	0x02cae309
1000a500:	1000a1a9 	.word	0x1000a1a9
1000a504:	1000a1e1 	.word	0x1000a1e1
1000a508:	1000a20d 	.word	0x1000a20d
1000a50c:	0000073d 	.word	0x0000073d
1000a510:	1000a285 	.word	0x1000a285
1000a514:	1000a2c9 	.word	0x1000a2c9
1000a518:	10017a7c 	.word	0x10017a7c
1000a51c:	10008ca1 	.word	0x10008ca1

1000a520 <sms_ble_pair_request_fn>:

/* AT_BLE_PAIR_REQUEST (#10) */
at_ble_status_t sms_ble_pair_request_fn(void *params)
{
    at_ble_pair_request_t *request = (at_ble_pair_request_t *)params;
    DBG_LOG_DEV("[sms_ble_pair_request_fn]\tPairing request... Bnew %d, BLE 0x%02x, T1 %d, T2 %d", button_instance.current_state, ble_instance.current_state, timer1_current_mode, timer2_current_mode);
1000a520:	4b03      	ldr	r3, [pc, #12]	; (1000a530 <sms_ble_pair_request_fn+0x10>)
1000a522:	781b      	ldrb	r3, [r3, #0]
1000a524:	4b03      	ldr	r3, [pc, #12]	; (1000a534 <sms_ble_pair_request_fn+0x14>)
1000a526:	781b      	ldrb	r3, [r3, #0]
1000a528:	4b03      	ldr	r3, [pc, #12]	; (1000a538 <sms_ble_pair_request_fn+0x18>)
1000a52a:	781b      	ldrb	r3, [r3, #0]
    //DBG_LOG_DEV("- conn handle: 0x%04x\r\n- peer features: 0x%02x", request->handle, request->peer_features);
    return AT_BLE_SUCCESS;
}
1000a52c:	2000      	movs	r0, #0
1000a52e:	4770      	bx	lr
1000a530:	100195d0 	.word	0x100195d0
1000a534:	10019538 	.word	0x10019538
1000a538:	1001970b 	.word	0x1001970b

1000a53c <sms_ble_notification_confirmed_fn>:

/* AT_BLE_NOTIFICATION_CONFIRMED (#29) */
at_ble_status_t sms_ble_notification_confirmed_fn(void *params)
{
1000a53c:	b570      	push	{r4, r5, r6, lr}
	DBG_LOG_CONT(" done!");
1000a53e:	4811      	ldr	r0, [pc, #68]	; (1000a584 <sms_ble_notification_confirmed_fn+0x48>)
1000a540:	4d11      	ldr	r5, [pc, #68]	; (1000a588 <sms_ble_notification_confirmed_fn+0x4c>)
1000a542:	47a8      	blx	r5
    //gpio_pin_set_output_level(dbg_pin, DBG_PIN_HIGH);
    
    at_ble_cmd_complete_event_t *notification_status = (at_ble_cmd_complete_event_t *)params;
	ble_instance.sending_queue--;
1000a544:	4c11      	ldr	r4, [pc, #68]	; (1000a58c <sms_ble_notification_confirmed_fn+0x50>)
1000a546:	7863      	ldrb	r3, [r4, #1]
1000a548:	3b01      	subs	r3, #1
1000a54a:	b2db      	uxtb	r3, r3
1000a54c:	7063      	strb	r3, [r4, #1]
	DBG_LOG("T/O: OFF");
1000a54e:	4810      	ldr	r0, [pc, #64]	; (1000a590 <sms_ble_notification_confirmed_fn+0x54>)
1000a550:	4b10      	ldr	r3, [pc, #64]	; (1000a594 <sms_ble_notification_confirmed_fn+0x58>)
1000a552:	4798      	blx	r3
1000a554:	4810      	ldr	r0, [pc, #64]	; (1000a598 <sms_ble_notification_confirmed_fn+0x5c>)
1000a556:	47a8      	blx	r5
	sms_ble_timeout = BLE_TIMEOUT_OFF;
1000a558:	2201      	movs	r2, #1
1000a55a:	4252      	negs	r2, r2
1000a55c:	4b0f      	ldr	r3, [pc, #60]	; (1000a59c <sms_ble_notification_confirmed_fn+0x60>)
1000a55e:	601a      	str	r2, [r3, #0]
    //button_instance.current_state = sms_button_get_state();
    //DBG_LOG_DEV("[sms_ble_notification_confirmed_fn]\tNotification sent... Bnew %d, BLE 0x%02x, T1 %d, T2 %d", button_instance.current_state, ble_current_state, timer1_current_mode, timer2_current_mode);
    //DBG_LOG_DEV("- conn handle: 0x%04x\r\n- operation: 0x%02x\r\n- status: 0x%02x", notification_status->conn_handle, notification_status->operation, notification_status->status);
    sms_dualtimer_stop(DUALTIMER_TIMER2);
1000a560:	2001      	movs	r0, #1
1000a562:	4b0f      	ldr	r3, [pc, #60]	; (1000a5a0 <sms_ble_notification_confirmed_fn+0x64>)
1000a564:	4798      	blx	r3
    timer2_current_mode = TIMER2_MODE_NONE;
1000a566:	2200      	movs	r2, #0
1000a568:	4b0e      	ldr	r3, [pc, #56]	; (1000a5a4 <sms_ble_notification_confirmed_fn+0x68>)
1000a56a:	701a      	strb	r2, [r3, #0]
    ble_instance.current_state = BLE_STATE_PAIRED;
1000a56c:	2322      	movs	r3, #34	; 0x22
1000a56e:	7023      	strb	r3, [r4, #0]
    //DBG_LOG_CONT_DEV(" done!");

    //gpio_pin_set_output_level(dbg_pin, DBG_PIN_LOW);
    
    //DBG_LOG_DEV("Timer1 current mode: %d", timer1_current_mode);
    if(timer1_current_mode == TIMER1_MODE_NONE) {
1000a570:	4b0d      	ldr	r3, [pc, #52]	; (1000a5a8 <sms_ble_notification_confirmed_fn+0x6c>)
1000a572:	781b      	ldrb	r3, [r3, #0]
1000a574:	2b00      	cmp	r3, #0
1000a576:	d102      	bne.n	1000a57e <sms_ble_notification_confirmed_fn+0x42>
        ulp_ready = true;
1000a578:	3201      	adds	r2, #1
1000a57a:	4b0c      	ldr	r3, [pc, #48]	; (1000a5ac <sms_ble_notification_confirmed_fn+0x70>)
1000a57c:	701a      	strb	r2, [r3, #0]
    }
    return AT_BLE_SUCCESS;
}
1000a57e:	2000      	movs	r0, #0
1000a580:	bd70      	pop	{r4, r5, r6, pc}
1000a582:	46c0      	nop			; (mov r8, r8)
1000a584:	100168d0 	.word	0x100168d0
1000a588:	1001536d 	.word	0x1001536d
1000a58c:	100195d0 	.word	0x100195d0
1000a590:	10016638 	.word	0x10016638
1000a594:	1001548d 	.word	0x1001548d
1000a598:	100168d8 	.word	0x100168d8
1000a59c:	100195c8 	.word	0x100195c8
1000a5a0:	1000ba91 	.word	0x1000ba91
1000a5a4:	1001970b 	.word	0x1001970b
1000a5a8:	10019538 	.word	0x10019538
1000a5ac:	100195cd 	.word	0x100195cd

1000a5b0 <sms_ble_indication_confirmed_fn>:

/* AT_BLE_INDICATION_CONFIRMED (#30) */
at_ble_status_t sms_ble_indication_confirmed_fn(void *params)
{
1000a5b0:	b510      	push	{r4, lr}
    
    at_ble_indication_confirmed_t *indication_status = (at_ble_indication_confirmed_t *)params;
    //button_instance.current_state = sms_button_get_state();
    //DBG_LOG_DEV("[sms_ble_indication_confirmed]\tIndication confirmed... Bnew %d, BLE 0x%02x, T1 %d, T2 %d", button_instance.current_state, ble_current_state, timer1_current_mode, timer2_current_mode);
    //DBG_LOG_DEV("- conn handle: 0x%04x\r\n- char handle: 0x%04x\r\n- status: 0x%02x", indication_status->conn_handle, indication_status->char_handle, indication_status->status);
    sms_dualtimer_stop(DUALTIMER_TIMER2);
1000a5b2:	2001      	movs	r0, #1
1000a5b4:	4b08      	ldr	r3, [pc, #32]	; (1000a5d8 <sms_ble_indication_confirmed_fn+0x28>)
1000a5b6:	4798      	blx	r3
    timer2_current_mode = TIMER2_MODE_NONE;
1000a5b8:	2200      	movs	r2, #0
1000a5ba:	4b08      	ldr	r3, [pc, #32]	; (1000a5dc <sms_ble_indication_confirmed_fn+0x2c>)
1000a5bc:	701a      	strb	r2, [r3, #0]
    ble_instance.current_state = BLE_STATE_PAIRED;
1000a5be:	3222      	adds	r2, #34	; 0x22
1000a5c0:	4b07      	ldr	r3, [pc, #28]	; (1000a5e0 <sms_ble_indication_confirmed_fn+0x30>)
1000a5c2:	701a      	strb	r2, [r3, #0]
    //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
    //sms_sensors_toggle_interrupt(SMS_EXTINT_ENABLE);
    
    //gpio_pin_set_output_level(dbg_pin, DBG_PIN_LOW);
    
    if(timer1_current_mode == TIMER1_MODE_NONE) {
1000a5c4:	4b07      	ldr	r3, [pc, #28]	; (1000a5e4 <sms_ble_indication_confirmed_fn+0x34>)
1000a5c6:	781b      	ldrb	r3, [r3, #0]
1000a5c8:	2b00      	cmp	r3, #0
1000a5ca:	d102      	bne.n	1000a5d2 <sms_ble_indication_confirmed_fn+0x22>
        ulp_ready = true;
1000a5cc:	3a21      	subs	r2, #33	; 0x21
1000a5ce:	4b06      	ldr	r3, [pc, #24]	; (1000a5e8 <sms_ble_indication_confirmed_fn+0x38>)
1000a5d0:	701a      	strb	r2, [r3, #0]
    }        
    return AT_BLE_SUCCESS;
}
1000a5d2:	2000      	movs	r0, #0
1000a5d4:	bd10      	pop	{r4, pc}
1000a5d6:	46c0      	nop			; (mov r8, r8)
1000a5d8:	1000ba91 	.word	0x1000ba91
1000a5dc:	1001970b 	.word	0x1001970b
1000a5e0:	100195d0 	.word	0x100195d0
1000a5e4:	10019538 	.word	0x10019538
1000a5e8:	100195cd 	.word	0x100195cd

1000a5ec <sms_ble_init_variables>:


/* Own functions */
void sms_ble_init_variables(void)
{
    ble_instance.current_state = BLE_STATE_POWEROFF;
1000a5ec:	2300      	movs	r3, #0
1000a5ee:	4a02      	ldr	r2, [pc, #8]	; (1000a5f8 <sms_ble_init_variables+0xc>)
1000a5f0:	7013      	strb	r3, [r2, #0]
    sms_ble_send_cnt = 0;
1000a5f2:	4a02      	ldr	r2, [pc, #8]	; (1000a5fc <sms_ble_init_variables+0x10>)
1000a5f4:	8013      	strh	r3, [r2, #0]
}
1000a5f6:	4770      	bx	lr
1000a5f8:	100195d0 	.word	0x100195d0
1000a5fc:	10019748 	.word	0x10019748

1000a600 <sms_ble_startup>:

void sms_ble_startup(void)
{
1000a600:	b510      	push	{r4, lr}
	//sms_button_toggle_interrupt(SMS_BTN_INT_DISABLE, SMS_BTN_INT_DISABLE);
	timer2_current_mode = TIMER2_MODE_LED_STARTUP;
1000a602:	2202      	movs	r2, #2
1000a604:	4b02      	ldr	r3, [pc, #8]	; (1000a610 <sms_ble_startup+0x10>)
1000a606:	701a      	strb	r2, [r3, #0]
	sms_led_blink_start(SMS_LED_0_PIN);
1000a608:	2016      	movs	r0, #22
1000a60a:	4b02      	ldr	r3, [pc, #8]	; (1000a614 <sms_ble_startup+0x14>)
1000a60c:	4798      	blx	r3
}
1000a60e:	bd10      	pop	{r4, pc}
1000a610:	1001970b 	.word	0x1001970b
1000a614:	1000b365 	.word	0x1000b365

1000a618 <sms_ble_power_down>:

void sms_ble_power_down(void)
{
1000a618:	b510      	push	{r4, lr}
	sms_monitor_get_states("[sms_ble_power_down]");
1000a61a:	481b      	ldr	r0, [pc, #108]	; (1000a688 <sms_ble_power_down+0x70>)
1000a61c:	4b1b      	ldr	r3, [pc, #108]	; (1000a68c <sms_ble_power_down+0x74>)
1000a61e:	4798      	blx	r3
	if(ble_instance.current_state == BLE_STATE_POWEROFF) {
1000a620:	4b1b      	ldr	r3, [pc, #108]	; (1000a690 <sms_ble_power_down+0x78>)
1000a622:	781b      	ldrb	r3, [r3, #0]
1000a624:	2b00      	cmp	r3, #0
1000a626:	d105      	bne.n	1000a634 <sms_ble_power_down+0x1c>
		/* If already power off state, then go back sleeping */
		//sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
		ulp_ready = true;
1000a628:	2201      	movs	r2, #1
1000a62a:	4b1a      	ldr	r3, [pc, #104]	; (1000a694 <sms_ble_power_down+0x7c>)
1000a62c:	701a      	strb	r2, [r3, #0]
		release_sleep_lock();
1000a62e:	4b1a      	ldr	r3, [pc, #104]	; (1000a698 <sms_ble_power_down+0x80>)
1000a630:	4798      	blx	r3
1000a632:	e028      	b.n	1000a686 <sms_ble_power_down+0x6e>
	}
	else {
		/* Disable button interrupts */
		//sms_button_toggle_interrupt(SMS_BTN_INT_DISABLE, SMS_BTN_INT_DISABLE);
		/* Disconnect if necessary from BLE network */
		switch(ble_instance.current_state) {
1000a634:	4b16      	ldr	r3, [pc, #88]	; (1000a690 <sms_ble_power_down+0x78>)
1000a636:	781b      	ldrb	r3, [r3, #0]
1000a638:	b2db      	uxtb	r3, r3
1000a63a:	2b21      	cmp	r3, #33	; 0x21
1000a63c:	d015      	beq.n	1000a66a <sms_ble_power_down+0x52>
1000a63e:	d802      	bhi.n	1000a646 <sms_ble_power_down+0x2e>
1000a640:	2b20      	cmp	r3, #32
1000a642:	d003      	beq.n	1000a64c <sms_ble_power_down+0x34>
1000a644:	e016      	b.n	1000a674 <sms_ble_power_down+0x5c>
1000a646:	2b23      	cmp	r3, #35	; 0x23
1000a648:	d908      	bls.n	1000a65c <sms_ble_power_down+0x44>
1000a64a:	e013      	b.n	1000a674 <sms_ble_power_down+0x5c>
			case BLE_STATE_ADVERTISING:
			DBG_LOG_DEV("[sms_ble_power_down]\tStopping command received during advertisement. Stopping... ");
			if(at_ble_adv_stop() != AT_BLE_SUCCESS) {
1000a64c:	4b13      	ldr	r3, [pc, #76]	; (1000a69c <sms_ble_power_down+0x84>)
1000a64e:	4798      	blx	r3
1000a650:	2800      	cmp	r0, #0
1000a652:	d10f      	bne.n	1000a674 <sms_ble_power_down+0x5c>
				DBG_LOG_CONT_DEV("failed!!!");
				//#pragma TBD: manage adv_stop failure
			}
			else {
				DBG_LOG_CONT_DEV("done!");
				ble_instance.current_state = BLE_STATE_DISCONNECTED;
1000a654:	2211      	movs	r2, #17
1000a656:	4b0e      	ldr	r3, [pc, #56]	; (1000a690 <sms_ble_power_down+0x78>)
1000a658:	701a      	strb	r2, [r3, #0]
1000a65a:	e00b      	b.n	1000a674 <sms_ble_power_down+0x5c>
			case BLE_STATE_PAIRED:
			DBG_LOG_DEV("[sms_ble_power_down]\t\tDevice paired... disabling interrupts & switching down sensors");
			
			case BLE_STATE_INDICATING:
			DBG_LOG_DEV("[sms_ble_power_down]\t\tCurrently indicating");
			pressure_device.state = PRESSURE_STATE_OFF;
1000a65c:	2100      	movs	r1, #0
1000a65e:	232b      	movs	r3, #43	; 0x2b
1000a660:	4a0f      	ldr	r2, [pc, #60]	; (1000a6a0 <sms_ble_power_down+0x88>)
1000a662:	54d1      	strb	r1, [r2, r3]
			sms_sensors_interrupt_toggle(false, false);
1000a664:	2000      	movs	r0, #0
1000a666:	4b0f      	ldr	r3, [pc, #60]	; (1000a6a4 <sms_ble_power_down+0x8c>)
1000a668:	4798      	blx	r3
			//#pragma TBD: switch-off sensors to save current
			//sms_sensors_switch(false);
			
			case BLE_STATE_CONNECTED:
			DBG_LOG_DEV("[sms_ble_power_down]\t\tDevice connected... disconnecting");
			at_ble_disconnect(sms_connection_handle, AT_BLE_TERMINATED_BY_USER);
1000a66a:	4b0f      	ldr	r3, [pc, #60]	; (1000a6a8 <sms_ble_power_down+0x90>)
1000a66c:	8818      	ldrh	r0, [r3, #0]
1000a66e:	2113      	movs	r1, #19
1000a670:	4b0e      	ldr	r3, [pc, #56]	; (1000a6ac <sms_ble_power_down+0x94>)
1000a672:	4798      	blx	r3
			
			default:
			break;
		}
		
		ble_instance.current_state = BLE_STATE_DISCONNECTED;
1000a674:	2211      	movs	r2, #17
1000a676:	4b06      	ldr	r3, [pc, #24]	; (1000a690 <sms_ble_power_down+0x78>)
1000a678:	701a      	strb	r2, [r3, #0]
		timer2_current_mode = TIMER2_MODE_LED_SHUTDOWN;
1000a67a:	3a0e      	subs	r2, #14
1000a67c:	4b0c      	ldr	r3, [pc, #48]	; (1000a6b0 <sms_ble_power_down+0x98>)
1000a67e:	701a      	strb	r2, [r3, #0]
		sms_led_blink_start(SMS_LED_0_PIN);
1000a680:	2016      	movs	r0, #22
1000a682:	4b0c      	ldr	r3, [pc, #48]	; (1000a6b4 <sms_ble_power_down+0x9c>)
1000a684:	4798      	blx	r3
	}
}
1000a686:	bd10      	pop	{r4, pc}
1000a688:	100168e4 	.word	0x100168e4
1000a68c:	1000af39 	.word	0x1000af39
1000a690:	100195d0 	.word	0x100195d0
1000a694:	100195cd 	.word	0x100195cd
1000a698:	1000f739 	.word	0x1000f739
1000a69c:	10010a29 	.word	0x10010a29
1000a6a0:	10019658 	.word	0x10019658
1000a6a4:	1000b799 	.word	0x1000b799
1000a6a8:	100195d2 	.word	0x100195d2
1000a6ac:	10010a55 	.word	0x10010a55
1000a6b0:	1001970b 	.word	0x1001970b
1000a6b4:	1000b365 	.word	0x1000b365

1000a6b8 <sms_ble_adv_report_fn>:
//#include <stdio.h>
#include "sms_ble.h"

/* AT_BLE_ADV_REPORT (#3) */
at_ble_status_t sms_ble_adv_report_fn(void *params)
{
1000a6b8:	b510      	push	{r4, lr}
    at_ble_adv_report_t *adv_report = (at_ble_adv_report_t *)params;
    ble_instance.current_state = BLE_STATE_DISCONNECTED;
1000a6ba:	2211      	movs	r2, #17
1000a6bc:	4b02      	ldr	r3, [pc, #8]	; (1000a6c8 <sms_ble_adv_report_fn+0x10>)
1000a6be:	701a      	strb	r2, [r3, #0]
    DBG_LOG_DEV("[sms_ble_adv_report_fn]\tAdvertisement timeout...");
    //DBG_LOG_DEV("- status: 0x%02x", adv_report->status);
    sms_ble_power_down();
1000a6c0:	4b02      	ldr	r3, [pc, #8]	; (1000a6cc <sms_ble_adv_report_fn+0x14>)
1000a6c2:	4798      	blx	r3
    return AT_BLE_SUCCESS;
}
1000a6c4:	2000      	movs	r0, #0
1000a6c6:	bd10      	pop	{r4, pc}
1000a6c8:	100195d0 	.word	0x100195d0
1000a6cc:	1000a619 	.word	0x1000a619

1000a6d0 <sms_ble_connected_fn>:

/* AT_BLE_CONNECTED (#5) */
at_ble_status_t sms_ble_connected_fn(void *params)
{
1000a6d0:	b510      	push	{r4, lr}
    if(ble_instance.current_state == BLE_STATE_ADVERTISING) {
1000a6d2:	4b0c      	ldr	r3, [pc, #48]	; (1000a704 <sms_ble_connected_fn+0x34>)
1000a6d4:	781b      	ldrb	r3, [r3, #0]
1000a6d6:	2b20      	cmp	r3, #32
1000a6d8:	d110      	bne.n	1000a6fc <sms_ble_connected_fn+0x2c>
        at_ble_connected_t *connected = (at_ble_connected_t *)params;
        sms_ble_conn_handle = connected->handle;
1000a6da:	8902      	ldrh	r2, [r0, #8]
1000a6dc:	4b0a      	ldr	r3, [pc, #40]	; (1000a708 <sms_ble_connected_fn+0x38>)
1000a6de:	801a      	strh	r2, [r3, #0]
        ble_instance.current_state = BLE_STATE_CONNECTED;
1000a6e0:	2221      	movs	r2, #33	; 0x21
1000a6e2:	4b08      	ldr	r3, [pc, #32]	; (1000a704 <sms_ble_connected_fn+0x34>)
1000a6e4:	701a      	strb	r2, [r3, #0]
        DBG_LOG_DEV("[sms_ble_connected_fn]\t\tDevices connected...");
        //DBG_LOG_DEV("- conn handle: 0x%04x\r\n- conn interval: %d\r\n- conn latency: %d\r\n- supervision timeout: %d\r\n- peer address: 0x", connected->handle, connected->conn_params.con_interval, connected->conn_params.con_latency, connected->conn_params.sup_to);
        //for(uint8_t i = 0; i < AT_BLE_ADDR_LEN; i++) {
            //DBG_LOG_CONT_DEV("%02x",connected->peer_addr.addr[AT_BLE_ADDR_LEN - (i+1)]);
        //}
		DBG_LOG("T/O: 5000 ms");
1000a6e6:	4809      	ldr	r0, [pc, #36]	; (1000a70c <sms_ble_connected_fn+0x3c>)
1000a6e8:	4b09      	ldr	r3, [pc, #36]	; (1000a710 <sms_ble_connected_fn+0x40>)
1000a6ea:	4798      	blx	r3
1000a6ec:	4809      	ldr	r0, [pc, #36]	; (1000a714 <sms_ble_connected_fn+0x44>)
1000a6ee:	4b0a      	ldr	r3, [pc, #40]	; (1000a718 <sms_ble_connected_fn+0x48>)
1000a6f0:	4798      	blx	r3
		sms_ble_timeout = BLE_TIMEOUT_PAIR;
1000a6f2:	22fa      	movs	r2, #250	; 0xfa
1000a6f4:	0052      	lsls	r2, r2, #1
1000a6f6:	4b09      	ldr	r3, [pc, #36]	; (1000a71c <sms_ble_connected_fn+0x4c>)
1000a6f8:	601a      	str	r2, [r3, #0]
1000a6fa:	e001      	b.n	1000a700 <sms_ble_connected_fn+0x30>
    }
    else {
        sms_ble_power_down();
1000a6fc:	4b08      	ldr	r3, [pc, #32]	; (1000a720 <sms_ble_connected_fn+0x50>)
1000a6fe:	4798      	blx	r3
    }    
    return AT_BLE_SUCCESS;
}
1000a700:	2000      	movs	r0, #0
1000a702:	bd10      	pop	{r4, pc}
1000a704:	100195d0 	.word	0x100195d0
1000a708:	100196e6 	.word	0x100196e6
1000a70c:	10016638 	.word	0x10016638
1000a710:	1001548d 	.word	0x1001548d
1000a714:	100168fc 	.word	0x100168fc
1000a718:	1001536d 	.word	0x1001536d
1000a71c:	100195c8 	.word	0x100195c8
1000a720:	1000a619 	.word	0x1000a619

1000a724 <sms_ble_paired_fn>:
    return AT_BLE_SUCCESS;
}

/* AT_BLE_PAIR_DONE (#9) */
at_ble_status_t sms_ble_paired_fn(void *params)
{
1000a724:	b510      	push	{r4, lr}
    if(ble_instance.current_state == BLE_STATE_CONNECTED) {
1000a726:	4b0e      	ldr	r3, [pc, #56]	; (1000a760 <sms_ble_paired_fn+0x3c>)
1000a728:	781b      	ldrb	r3, [r3, #0]
1000a72a:	2b21      	cmp	r3, #33	; 0x21
1000a72c:	d114      	bne.n	1000a758 <sms_ble_paired_fn+0x34>
        ble_instance.current_state = BLE_STATE_PAIRED;
1000a72e:	2222      	movs	r2, #34	; 0x22
1000a730:	4b0b      	ldr	r3, [pc, #44]	; (1000a760 <sms_ble_paired_fn+0x3c>)
1000a732:	701a      	strb	r2, [r3, #0]
        at_ble_pair_done_t *pair_status = (at_ble_pair_done_t *)params;
        sms_monitor_get_states("[sms_ble_paired_fn]");
1000a734:	480b      	ldr	r0, [pc, #44]	; (1000a764 <sms_ble_paired_fn+0x40>)
1000a736:	4b0c      	ldr	r3, [pc, #48]	; (1000a768 <sms_ble_paired_fn+0x44>)
1000a738:	4798      	blx	r3
        //DBG_LOG_DEV("- conn handle: 0x%04x\r\n- authorization: 0x%02x\r\n- status: 0x%02x", pair_status->handle, pair_status->auth, pair_status->status);
        sms_sensors_switch(true, true); // ! Release sleep lock & enable buttons interrupt after reset done!
1000a73a:	2101      	movs	r1, #1
1000a73c:	2001      	movs	r0, #1
1000a73e:	4b0b      	ldr	r3, [pc, #44]	; (1000a76c <sms_ble_paired_fn+0x48>)
1000a740:	4798      	blx	r3
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
		DBG_LOG("T/O: OFF");
1000a742:	480b      	ldr	r0, [pc, #44]	; (1000a770 <sms_ble_paired_fn+0x4c>)
1000a744:	4b0b      	ldr	r3, [pc, #44]	; (1000a774 <sms_ble_paired_fn+0x50>)
1000a746:	4798      	blx	r3
1000a748:	480b      	ldr	r0, [pc, #44]	; (1000a778 <sms_ble_paired_fn+0x54>)
1000a74a:	4b0c      	ldr	r3, [pc, #48]	; (1000a77c <sms_ble_paired_fn+0x58>)
1000a74c:	4798      	blx	r3
		sms_ble_timeout = BLE_TIMEOUT_OFF;
1000a74e:	2201      	movs	r2, #1
1000a750:	4252      	negs	r2, r2
1000a752:	4b0b      	ldr	r3, [pc, #44]	; (1000a780 <sms_ble_paired_fn+0x5c>)
1000a754:	601a      	str	r2, [r3, #0]
1000a756:	e001      	b.n	1000a75c <sms_ble_paired_fn+0x38>
    }
    else {
        sms_ble_power_down();
1000a758:	4b0a      	ldr	r3, [pc, #40]	; (1000a784 <sms_ble_paired_fn+0x60>)
1000a75a:	4798      	blx	r3
    }        
    return AT_BLE_SUCCESS;
}
1000a75c:	2000      	movs	r0, #0
1000a75e:	bd10      	pop	{r4, pc}
1000a760:	100195d0 	.word	0x100195d0
1000a764:	1001690c 	.word	0x1001690c
1000a768:	1000af39 	.word	0x1000af39
1000a76c:	1000b825 	.word	0x1000b825
1000a770:	10016638 	.word	0x10016638
1000a774:	1001548d 	.word	0x1001548d
1000a778:	100168d8 	.word	0x100168d8
1000a77c:	1001536d 	.word	0x1001536d
1000a780:	100195c8 	.word	0x100195c8
1000a784:	1000a619 	.word	0x1000a619

1000a788 <sms_ble_advertise>:
		sms_led_blink_start(SMS_LED_0_PIN);
	}
}

at_ble_status_t sms_ble_advertise(void)
{
1000a788:	b510      	push	{r4, lr}
1000a78a:	b084      	sub	sp, #16
	at_ble_status_t status = AT_BLE_FAILURE;
	ble_instance.current_state = BLE_STATE_ADVERTISING;
1000a78c:	2220      	movs	r2, #32
1000a78e:	4b14      	ldr	r3, [pc, #80]	; (1000a7e0 <sms_ble_advertise+0x58>)
1000a790:	701a      	strb	r2, [r3, #0]

	/* Set the advertisement data */
	if((status = ble_advertisement_data_set()) != AT_BLE_SUCCESS) {
1000a792:	4b14      	ldr	r3, [pc, #80]	; (1000a7e4 <sms_ble_advertise+0x5c>)
1000a794:	4798      	blx	r3
1000a796:	1e04      	subs	r4, r0, #0
1000a798:	d007      	beq.n	1000a7aa <sms_ble_advertise+0x22>
		DBG_LOG("[sms_ble_advertise]\tAdvertisement data set failed!");
1000a79a:	4813      	ldr	r0, [pc, #76]	; (1000a7e8 <sms_ble_advertise+0x60>)
1000a79c:	4b13      	ldr	r3, [pc, #76]	; (1000a7ec <sms_ble_advertise+0x64>)
1000a79e:	4798      	blx	r3
1000a7a0:	4813      	ldr	r0, [pc, #76]	; (1000a7f0 <sms_ble_advertise+0x68>)
1000a7a2:	4b14      	ldr	r3, [pc, #80]	; (1000a7f4 <sms_ble_advertise+0x6c>)
1000a7a4:	4798      	blx	r3
		return status;
1000a7a6:	0020      	movs	r0, r4
1000a7a8:	e018      	b.n	1000a7dc <sms_ble_advertise+0x54>
	}

	/* Start of advertisement */
	if((status = at_ble_adv_start(AT_BLE_ADV_TYPE_UNDIRECTED, AT_BLE_ADV_GEN_DISCOVERABLE, NULL, AT_BLE_ADV_FP_ANY, APP_FAST_ADV, APP_ADV_TIMEOUT, 0)) == AT_BLE_SUCCESS)
1000a7aa:	2300      	movs	r3, #0
1000a7ac:	9302      	str	r3, [sp, #8]
1000a7ae:	4b12      	ldr	r3, [pc, #72]	; (1000a7f8 <sms_ble_advertise+0x70>)
1000a7b0:	9301      	str	r3, [sp, #4]
1000a7b2:	23c8      	movs	r3, #200	; 0xc8
1000a7b4:	00db      	lsls	r3, r3, #3
1000a7b6:	9300      	str	r3, [sp, #0]
1000a7b8:	2300      	movs	r3, #0
1000a7ba:	2200      	movs	r2, #0
1000a7bc:	2101      	movs	r1, #1
1000a7be:	2000      	movs	r0, #0
1000a7c0:	4c0e      	ldr	r4, [pc, #56]	; (1000a7fc <sms_ble_advertise+0x74>)
1000a7c2:	47a0      	blx	r4
1000a7c4:	0004      	movs	r4, r0
	{
		DBG_LOG_DEV("[sms_ble_advertise]\t\tBLE Started Advertisement");
		return AT_BLE_SUCCESS;
1000a7c6:	2000      	movs	r0, #0
		DBG_LOG("[sms_ble_advertise]\tAdvertisement data set failed!");
		return status;
	}

	/* Start of advertisement */
	if((status = at_ble_adv_start(AT_BLE_ADV_TYPE_UNDIRECTED, AT_BLE_ADV_GEN_DISCOVERABLE, NULL, AT_BLE_ADV_FP_ANY, APP_FAST_ADV, APP_ADV_TIMEOUT, 0)) == AT_BLE_SUCCESS)
1000a7c8:	2c00      	cmp	r4, #0
1000a7ca:	d007      	beq.n	1000a7dc <sms_ble_advertise+0x54>
	{
		DBG_LOG_DEV("[sms_ble_advertise]\t\tBLE Started Advertisement");
		return AT_BLE_SUCCESS;
	}
	else {
		DBG_LOG("[sms_service_advertise]\tBLE Advertisement start failed: reason 0x%x", status);
1000a7cc:	4806      	ldr	r0, [pc, #24]	; (1000a7e8 <sms_ble_advertise+0x60>)
1000a7ce:	4b07      	ldr	r3, [pc, #28]	; (1000a7ec <sms_ble_advertise+0x64>)
1000a7d0:	4798      	blx	r3
1000a7d2:	0021      	movs	r1, r4
1000a7d4:	480a      	ldr	r0, [pc, #40]	; (1000a800 <sms_ble_advertise+0x78>)
1000a7d6:	4b07      	ldr	r3, [pc, #28]	; (1000a7f4 <sms_ble_advertise+0x6c>)
1000a7d8:	4798      	blx	r3
	}
	return AT_BLE_FAILURE;
1000a7da:	20e2      	movs	r0, #226	; 0xe2
}
1000a7dc:	b004      	add	sp, #16
1000a7de:	bd10      	pop	{r4, pc}
1000a7e0:	100195d0 	.word	0x100195d0
1000a7e4:	1000ed9d 	.word	0x1000ed9d
1000a7e8:	10016638 	.word	0x10016638
1000a7ec:	1001548d 	.word	0x1001548d
1000a7f0:	10016920 	.word	0x10016920
1000a7f4:	1001536d 	.word	0x1001536d
1000a7f8:	0000028f 	.word	0x0000028f
1000a7fc:	100108ed 	.word	0x100108ed
1000a800:	10016954 	.word	0x10016954

1000a804 <sms_ble_disconnected_fn>:
    return AT_BLE_SUCCESS;
}

/* AT_BLE_DISCONNECTED (#6) */
at_ble_status_t sms_ble_disconnected_fn(void *params)
{
1000a804:	b510      	push	{r4, lr}
1000a806:	0004      	movs	r4, r0
    at_ble_disconnected_t *disconnect = (at_ble_disconnected_t *)params;
    if(ble_instance.current_state == BLE_STATE_PAIRED) {
1000a808:	4b16      	ldr	r3, [pc, #88]	; (1000a864 <sms_ble_disconnected_fn+0x60>)
1000a80a:	781b      	ldrb	r3, [r3, #0]
1000a80c:	2b22      	cmp	r3, #34	; 0x22
1000a80e:	d10a      	bne.n	1000a826 <sms_ble_disconnected_fn+0x22>
        pressure_device.state = PRESSURE_STATE_OFF;
1000a810:	2100      	movs	r1, #0
1000a812:	3309      	adds	r3, #9
1000a814:	4a14      	ldr	r2, [pc, #80]	; (1000a868 <sms_ble_disconnected_fn+0x64>)
1000a816:	54d1      	strb	r1, [r2, r3]
        sms_sensors_interrupt_toggle(false, false);
1000a818:	2000      	movs	r0, #0
1000a81a:	4b14      	ldr	r3, [pc, #80]	; (1000a86c <sms_ble_disconnected_fn+0x68>)
1000a81c:	4798      	blx	r3
        sms_sensors_switch(false, false);
1000a81e:	2100      	movs	r1, #0
1000a820:	2000      	movs	r0, #0
1000a822:	4b13      	ldr	r3, [pc, #76]	; (1000a870 <sms_ble_disconnected_fn+0x6c>)
1000a824:	4798      	blx	r3
    }
    ble_instance.current_state = BLE_STATE_DISCONNECTED;
1000a826:	4b0f      	ldr	r3, [pc, #60]	; (1000a864 <sms_ble_disconnected_fn+0x60>)
1000a828:	2211      	movs	r2, #17
1000a82a:	701a      	strb	r2, [r3, #0]
    DBG_LOG_DEV("[sms_ble_disconnected_fn]\tPeer disconnected... Bnew %d, BLE 0x%02x, T1 %d, T2 %d", button_instance.current_state, ble_instance.current_state, timer1_current_mode, timer2_current_mode);
1000a82c:	781b      	ldrb	r3, [r3, #0]
1000a82e:	4b11      	ldr	r3, [pc, #68]	; (1000a874 <sms_ble_disconnected_fn+0x70>)
1000a830:	781b      	ldrb	r3, [r3, #0]
1000a832:	4b11      	ldr	r3, [pc, #68]	; (1000a878 <sms_ble_disconnected_fn+0x74>)
1000a834:	781b      	ldrb	r3, [r3, #0]
    //DBG_LOG_DEV("- conn handle: 0x%04x\r\n- reason: 0x%02x", disconnect->handle, disconnect->reason);
    switch(disconnect->reason) {
1000a836:	78a3      	ldrb	r3, [r4, #2]
1000a838:	2b1a      	cmp	r3, #26
1000a83a:	d00b      	beq.n	1000a854 <sms_ble_disconnected_fn+0x50>
1000a83c:	b2da      	uxtb	r2, r3
1000a83e:	2a1a      	cmp	r2, #26
1000a840:	d804      	bhi.n	1000a84c <sms_ble_disconnected_fn+0x48>
1000a842:	2b05      	cmp	r3, #5
1000a844:	d006      	beq.n	1000a854 <sms_ble_disconnected_fn+0x50>
1000a846:	2b08      	cmp	r3, #8
1000a848:	d107      	bne.n	1000a85a <sms_ble_disconnected_fn+0x56>
1000a84a:	e003      	b.n	1000a854 <sms_ble_disconnected_fn+0x50>
1000a84c:	2b29      	cmp	r3, #41	; 0x29
1000a84e:	d001      	beq.n	1000a854 <sms_ble_disconnected_fn+0x50>
1000a850:	2b3b      	cmp	r3, #59	; 0x3b
1000a852:	d102      	bne.n	1000a85a <sms_ble_disconnected_fn+0x56>
        case AT_BLE_AUTH_FAILURE: //0x05
        case AT_BLE_SUPERVISION_TIMEOUT: //0x08
        case AT_BLE_UNSUPPORTED_REMOTE_FEATURE: // 0x1A
        case AT_BLE_PAIRING_WITH_UNIT_KEY_NOT_SUP: // 0x29
        case AT_BLE_UNACCEPTABLE_INTERVAL: // 0x3B
        sms_ble_advertise();
1000a854:	4b09      	ldr	r3, [pc, #36]	; (1000a87c <sms_ble_disconnected_fn+0x78>)
1000a856:	4798      	blx	r3
        break;
1000a858:	e001      	b.n	1000a85e <sms_ble_disconnected_fn+0x5a>
        case AT_BLE_TERMINATED_BY_USER: // 0x13
        case AT_BLE_REMOTE_DEV_TERM_LOW_RESOURCES: //0x14
        case AT_BLE_REMOTE_DEV_POWER_OFF: //0x15
        case AT_BLE_CON_TERM_BY_LOCAL_HOST: //0x16
        default:
        sms_ble_power_down();
1000a85a:	4b09      	ldr	r3, [pc, #36]	; (1000a880 <sms_ble_disconnected_fn+0x7c>)
1000a85c:	4798      	blx	r3
        break;
    }
    
    return AT_BLE_SUCCESS;
}
1000a85e:	2000      	movs	r0, #0
1000a860:	bd10      	pop	{r4, pc}
1000a862:	46c0      	nop			; (mov r8, r8)
1000a864:	100195d0 	.word	0x100195d0
1000a868:	10019658 	.word	0x10019658
1000a86c:	1000b799 	.word	0x1000b799
1000a870:	1000b825 	.word	0x1000b825
1000a874:	10019538 	.word	0x10019538
1000a878:	1001970b 	.word	0x1001970b
1000a87c:	1000a789 	.word	0x1000a789
1000a880:	1000a619 	.word	0x1000a619

1000a884 <sms_ble_send_characteristic>:
	}
	return AT_BLE_FAILURE;
}

at_ble_status_t sms_ble_send_characteristic(enum sms_ble_char_type ch)
{
1000a884:	b530      	push	{r4, r5, lr}
1000a886:	b087      	sub	sp, #28
    uint8_t char_size = 0;
    uint8_t send_val[BLE_CHAR_SIZE_MAX];
    //ble_current_state = BLE_STATE_INDICATING;

    
    switch(ch) {
1000a888:	2801      	cmp	r0, #1
1000a88a:	d02d      	beq.n	1000a8e8 <sms_ble_send_characteristic+0x64>
1000a88c:	2800      	cmp	r0, #0
1000a88e:	d002      	beq.n	1000a896 <sms_ble_send_characteristic+0x12>
1000a890:	2802      	cmp	r0, #2
1000a892:	d03f      	beq.n	1000a914 <sms_ble_send_characteristic+0x90>
1000a894:	e097      	b.n	1000a9c6 <sms_ble_send_characteristic+0x142>
        case BLE_CHAR_BTN:
		send_val[0] = 0x00;
1000a896:	2200      	movs	r2, #0
1000a898:	ab01      	add	r3, sp, #4
1000a89a:	701a      	strb	r2, [r3, #0]
		if(button_instance.btn0.new_char) {
1000a89c:	4b60      	ldr	r3, [pc, #384]	; (1000aa20 <sms_ble_send_characteristic+0x19c>)
1000a89e:	791b      	ldrb	r3, [r3, #4]
1000a8a0:	2b00      	cmp	r3, #0
1000a8a2:	d00a      	beq.n	1000a8ba <sms_ble_send_characteristic+0x36>
			button_instance.btn0.char_value = ((button_instance.btn0.char_value >= 0x7f) ? 0 : (button_instance.btn0.char_value + 1));
1000a8a4:	4b5e      	ldr	r3, [pc, #376]	; (1000aa20 <sms_ble_send_characteristic+0x19c>)
1000a8a6:	795a      	ldrb	r2, [r3, #5]
1000a8a8:	2300      	movs	r3, #0
1000a8aa:	2a7e      	cmp	r2, #126	; 0x7e
1000a8ac:	d801      	bhi.n	1000a8b2 <sms_ble_send_characteristic+0x2e>
1000a8ae:	3201      	adds	r2, #1
1000a8b0:	b2d3      	uxtb	r3, r2
1000a8b2:	4a5b      	ldr	r2, [pc, #364]	; (1000aa20 <sms_ble_send_characteristic+0x19c>)
1000a8b4:	7153      	strb	r3, [r2, #5]
			send_val[0] |= button_instance.btn0.char_value;
1000a8b6:	aa01      	add	r2, sp, #4
1000a8b8:	7013      	strb	r3, [r2, #0]
		}
		if(button_instance.btn1.new_char) {
1000a8ba:	4b59      	ldr	r3, [pc, #356]	; (1000aa20 <sms_ble_send_characteristic+0x19c>)
1000a8bc:	7a9b      	ldrb	r3, [r3, #10]
1000a8be:	2b00      	cmp	r3, #0
1000a8c0:	d00e      	beq.n	1000a8e0 <sms_ble_send_characteristic+0x5c>
	        button_instance.btn1.char_value = ((button_instance.btn1.char_value >= 0xff) ? 0 : (button_instance.btn1.char_value + 1));
1000a8c2:	4b57      	ldr	r3, [pc, #348]	; (1000aa20 <sms_ble_send_characteristic+0x19c>)
1000a8c4:	7adb      	ldrb	r3, [r3, #11]
1000a8c6:	2bff      	cmp	r3, #255	; 0xff
1000a8c8:	d002      	beq.n	1000a8d0 <sms_ble_send_characteristic+0x4c>
1000a8ca:	3301      	adds	r3, #1
1000a8cc:	b2db      	uxtb	r3, r3
1000a8ce:	e000      	b.n	1000a8d2 <sms_ble_send_characteristic+0x4e>
1000a8d0:	2300      	movs	r3, #0
1000a8d2:	4a53      	ldr	r2, [pc, #332]	; (1000aa20 <sms_ble_send_characteristic+0x19c>)
1000a8d4:	72d3      	strb	r3, [r2, #11]
			send_val[0] |= button_instance.btn1.char_value + 0x80;
1000a8d6:	aa01      	add	r2, sp, #4
1000a8d8:	3b80      	subs	r3, #128	; 0x80
1000a8da:	7811      	ldrb	r1, [r2, #0]
1000a8dc:	430b      	orrs	r3, r1
1000a8de:	7013      	strb	r3, [r2, #0]
		}
        val_handle = button_instance.service_handler.serv_chars.char_val_handle;
1000a8e0:	4b4f      	ldr	r3, [pc, #316]	; (1000aa20 <sms_ble_send_characteristic+0x19c>)
1000a8e2:	8c9d      	ldrh	r5, [r3, #36]	; 0x24
        length = BLE_CHAR_SIZE_BUTTON;
1000a8e4:	2201      	movs	r2, #1
        break;
1000a8e6:	e070      	b.n	1000a9ca <sms_ble_send_characteristic+0x146>
                
        case BLE_CHAR_PRESS:
        send_val[0] = (uint8_t)((pressure_device.hal.temperature >>24) & 0xff);
1000a8e8:	494e      	ldr	r1, [pc, #312]	; (1000aa24 <sms_ble_send_characteristic+0x1a0>)
1000a8ea:	6a0a      	ldr	r2, [r1, #32]
1000a8ec:	ab01      	add	r3, sp, #4
1000a8ee:	1610      	asrs	r0, r2, #24
1000a8f0:	7018      	strb	r0, [r3, #0]
        send_val[1] = (uint8_t)((pressure_device.hal.temperature >> 16) & 0xff);
1000a8f2:	1410      	asrs	r0, r2, #16
1000a8f4:	7058      	strb	r0, [r3, #1]
        send_val[2] = (uint8_t)((pressure_device.hal.temperature >> 8) & 0xff);
1000a8f6:	1210      	asrs	r0, r2, #8
1000a8f8:	7098      	strb	r0, [r3, #2]
        send_val[3] = (uint8_t)((pressure_device.hal.temperature) & 0xff);
1000a8fa:	70da      	strb	r2, [r3, #3]
        send_val[4] = (uint8_t)((pressure_device.hal.pressure >> 24) & 0xff);
1000a8fc:	69ca      	ldr	r2, [r1, #28]
1000a8fe:	1610      	asrs	r0, r2, #24
1000a900:	7118      	strb	r0, [r3, #4]
        send_val[5] = (uint8_t)((pressure_device.hal.pressure >> 16) & 0xff);
1000a902:	1410      	asrs	r0, r2, #16
1000a904:	7158      	strb	r0, [r3, #5]
        send_val[6] = (uint8_t)((pressure_device.hal.pressure >> 8) & 0xff);
1000a906:	1210      	asrs	r0, r2, #8
1000a908:	7198      	strb	r0, [r3, #6]
        send_val[7] = (uint8_t)((pressure_device.hal.pressure) & 0xff);
1000a90a:	71da      	strb	r2, [r3, #7]
        val_handle = pressure_device.service_handler.serv_chars.char_val_handle;
1000a90c:	2340      	movs	r3, #64	; 0x40
1000a90e:	5acd      	ldrh	r5, [r1, r3]
        length = BLE_CHAR_SIZE_PRESSURE;
1000a910:	2208      	movs	r2, #8
        break;
1000a912:	e05a      	b.n	1000a9ca <sms_ble_send_characteristic+0x146>
        
        case BLE_CHAR_MPU:
        send_val[0] = (uint8_t)(mpu_device.hal.accel[0] & 0xff);
1000a914:	4a44      	ldr	r2, [pc, #272]	; (1000aa28 <sms_ble_send_characteristic+0x1a4>)
1000a916:	230e      	movs	r3, #14
1000a918:	5ed1      	ldrsh	r1, [r2, r3]
1000a91a:	ab01      	add	r3, sp, #4
1000a91c:	7019      	strb	r1, [r3, #0]
        send_val[1] = (uint8_t)((mpu_device.hal.accel[0] >> 8) & 0xff);
1000a91e:	1209      	asrs	r1, r1, #8
1000a920:	7059      	strb	r1, [r3, #1]
        send_val[2] = (uint8_t)(mpu_device.hal.accel[1] & 0xff);
1000a922:	2010      	movs	r0, #16
1000a924:	5e11      	ldrsh	r1, [r2, r0]
1000a926:	7099      	strb	r1, [r3, #2]
        send_val[3] = (uint8_t)((mpu_device.hal.accel[1] >> 8) & 0xff);
1000a928:	1209      	asrs	r1, r1, #8
1000a92a:	70d9      	strb	r1, [r3, #3]
        send_val[4] = (uint8_t)(mpu_device.hal.accel[2] & 0xff);
1000a92c:	2012      	movs	r0, #18
1000a92e:	5e11      	ldrsh	r1, [r2, r0]
1000a930:	7119      	strb	r1, [r3, #4]
        send_val[5] = (uint8_t)((mpu_device.hal.accel[2] >> 8) & 0xff);
1000a932:	1209      	asrs	r1, r1, #8
1000a934:	7159      	strb	r1, [r3, #5]
        send_val[6] = (uint8_t)(mpu_device.hal.gyro[0] & 0xff);
1000a936:	2008      	movs	r0, #8
1000a938:	5e11      	ldrsh	r1, [r2, r0]
1000a93a:	7199      	strb	r1, [r3, #6]
        send_val[7] = (uint8_t)((mpu_device.hal.gyro[0] >> 8) & 0xff);
1000a93c:	1209      	asrs	r1, r1, #8
1000a93e:	71d9      	strb	r1, [r3, #7]
        send_val[8] = (uint8_t)(mpu_device.hal.gyro[1] & 0xff);
1000a940:	200a      	movs	r0, #10
1000a942:	5e11      	ldrsh	r1, [r2, r0]
1000a944:	7219      	strb	r1, [r3, #8]
        send_val[9] = (uint8_t)((mpu_device.hal.gyro[1] >> 8) & 0xff);
1000a946:	1209      	asrs	r1, r1, #8
1000a948:	7259      	strb	r1, [r3, #9]
        send_val[10] = (uint8_t)(mpu_device.hal.gyro[2] & 0xff);
1000a94a:	200c      	movs	r0, #12
1000a94c:	5e11      	ldrsh	r1, [r2, r0]
1000a94e:	7299      	strb	r1, [r3, #10]
        send_val[11] = (uint8_t)((mpu_device.hal.gyro[2] >> 8) & 0xff);
1000a950:	1209      	asrs	r1, r1, #8
1000a952:	72d9      	strb	r1, [r3, #11]
        val_handle = mpu_device.service_handler.serv_chars.char_val_handle;
1000a954:	2344      	movs	r3, #68	; 0x44
1000a956:	5ad5      	ldrh	r5, [r2, r3]
        length = BLE_CHAR_SIZE_MPU_G_A;
        
        if(mpu_device.new_compass) {
1000a958:	3b18      	subs	r3, #24
1000a95a:	5cd3      	ldrb	r3, [r2, r3]
1000a95c:	2b00      	cmp	r3, #0
1000a95e:	d014      	beq.n	1000a98a <sms_ble_send_characteristic+0x106>
            send_val[12] = (uint8_t)(mpu_device.hal.compass[0] & 0xff);
1000a960:	2314      	movs	r3, #20
1000a962:	5ed1      	ldrsh	r1, [r2, r3]
1000a964:	ab01      	add	r3, sp, #4
1000a966:	7319      	strb	r1, [r3, #12]
            send_val[13] = (uint8_t)((mpu_device.hal.compass[0] >> 8) & 0xff);
1000a968:	1209      	asrs	r1, r1, #8
1000a96a:	7359      	strb	r1, [r3, #13]
            send_val[14] = (uint8_t)(mpu_device.hal.compass[1] & 0xff);
1000a96c:	2016      	movs	r0, #22
1000a96e:	5e11      	ldrsh	r1, [r2, r0]
1000a970:	7399      	strb	r1, [r3, #14]
            send_val[15] = (uint8_t)((mpu_device.hal.compass[1] >> 8) & 0xff);
1000a972:	1209      	asrs	r1, r1, #8
1000a974:	73d9      	strb	r1, [r3, #15]
            send_val[16] = (uint8_t)(mpu_device.hal.compass[2] & 0xff);
1000a976:	2018      	movs	r0, #24
1000a978:	5e11      	ldrsh	r1, [r2, r0]
1000a97a:	7419      	strb	r1, [r3, #16]
            send_val[17] = (uint8_t)((mpu_device.hal.compass[2] >> 8) & 0xff);
1000a97c:	1209      	asrs	r1, r1, #8
1000a97e:	7459      	strb	r1, [r3, #17]
            length = BLE_CHAR_SIZE_MPU_G_A_C;
            mpu_device.new_compass = false;
1000a980:	2100      	movs	r1, #0
1000a982:	232c      	movs	r3, #44	; 0x2c
1000a984:	54d1      	strb	r1, [r2, r3]
            send_val[13] = (uint8_t)((mpu_device.hal.compass[0] >> 8) & 0xff);
            send_val[14] = (uint8_t)(mpu_device.hal.compass[1] & 0xff);
            send_val[15] = (uint8_t)((mpu_device.hal.compass[1] >> 8) & 0xff);
            send_val[16] = (uint8_t)(mpu_device.hal.compass[2] & 0xff);
            send_val[17] = (uint8_t)((mpu_device.hal.compass[2] >> 8) & 0xff);
            length = BLE_CHAR_SIZE_MPU_G_A_C;
1000a986:	2212      	movs	r2, #18
1000a988:	e008      	b.n	1000a99c <sms_ble_send_characteristic+0x118>
            mpu_device.new_compass = false;
        }
        else {
            for(uint8_t i = 0; i < 6; i++) {
                send_val[12+i] = 0;
1000a98a:	ab01      	add	r3, sp, #4
1000a98c:	2200      	movs	r2, #0
1000a98e:	731a      	strb	r2, [r3, #12]
1000a990:	735a      	strb	r2, [r3, #13]
1000a992:	739a      	strb	r2, [r3, #14]
1000a994:	73da      	strb	r2, [r3, #15]
1000a996:	741a      	strb	r2, [r3, #16]
1000a998:	745a      	strb	r2, [r3, #17]
        send_val[8] = (uint8_t)(mpu_device.hal.gyro[1] & 0xff);
        send_val[9] = (uint8_t)((mpu_device.hal.gyro[1] >> 8) & 0xff);
        send_val[10] = (uint8_t)(mpu_device.hal.gyro[2] & 0xff);
        send_val[11] = (uint8_t)((mpu_device.hal.gyro[2] >> 8) & 0xff);
        val_handle = mpu_device.service_handler.serv_chars.char_val_handle;
        length = BLE_CHAR_SIZE_MPU_G_A;
1000a99a:	320c      	adds	r2, #12
            for(uint8_t i = 0; i < 6; i++) {
                send_val[12+i] = 0;
            }
        }
        
        if(mpu_device.new_temp) {
1000a99c:	232d      	movs	r3, #45	; 0x2d
1000a99e:	4922      	ldr	r1, [pc, #136]	; (1000aa28 <sms_ble_send_characteristic+0x1a4>)
1000a9a0:	5ccb      	ldrb	r3, [r1, r3]
1000a9a2:	2b00      	cmp	r3, #0
1000a9a4:	d00a      	beq.n	1000a9bc <sms_ble_send_characteristic+0x138>
            send_val[18] = (uint8_t)(mpu_device.hal.temperature & 0xff);
1000a9a6:	000a      	movs	r2, r1
1000a9a8:	69cb      	ldr	r3, [r1, #28]
1000a9aa:	a901      	add	r1, sp, #4
1000a9ac:	748b      	strb	r3, [r1, #18]
            send_val[19] = (uint8_t)((mpu_device.hal.temperature >> 8) & 0xff);
1000a9ae:	121b      	asrs	r3, r3, #8
1000a9b0:	74cb      	strb	r3, [r1, #19]
            length = BLE_CHAR_SIZE_MPU_G_A_C_T;
            mpu_device.new_temp = false;
1000a9b2:	2100      	movs	r1, #0
1000a9b4:	232d      	movs	r3, #45	; 0x2d
1000a9b6:	54d1      	strb	r1, [r2, r3]
        }
        
        if(mpu_device.new_temp) {
            send_val[18] = (uint8_t)(mpu_device.hal.temperature & 0xff);
            send_val[19] = (uint8_t)((mpu_device.hal.temperature >> 8) & 0xff);
            length = BLE_CHAR_SIZE_MPU_G_A_C_T;
1000a9b8:	2214      	movs	r2, #20
1000a9ba:	e006      	b.n	1000a9ca <sms_ble_send_characteristic+0x146>
            mpu_device.new_temp = false;
        }
        else {
            for(uint8_t i = 0; i < 2; i++) {
                send_val[18+i] = 0;
1000a9bc:	ab01      	add	r3, sp, #4
1000a9be:	2100      	movs	r1, #0
1000a9c0:	7499      	strb	r1, [r3, #18]
1000a9c2:	74d9      	strb	r1, [r3, #19]
1000a9c4:	e001      	b.n	1000a9ca <sms_ble_send_characteristic+0x146>

at_ble_status_t sms_ble_send_characteristic(enum sms_ble_char_type ch)
{
    at_ble_status_t status = AT_BLE_SUCCESS;
    at_ble_handle_t val_handle = 0;
    uint8_t length = 0;
1000a9c6:	2200      	movs	r2, #0
}

at_ble_status_t sms_ble_send_characteristic(enum sms_ble_char_type ch)
{
    at_ble_status_t status = AT_BLE_SUCCESS;
    at_ble_handle_t val_handle = 0;
1000a9c8:	2500      	movs	r5, #0
    
    //DBG_LOG_DEV("Sending: ");
    //for(int i = 0; i < 20; i += 2) {
        //DBG_LOG_CONT_DEV("0x%02x%02x ", send_val[i], send_val[i+1]);
    //}
    status = at_ble_characteristic_value_set(val_handle, send_val, (length * sizeof(uint8_t)));
1000a9ca:	b292      	uxth	r2, r2
1000a9cc:	a901      	add	r1, sp, #4
1000a9ce:	0028      	movs	r0, r5
1000a9d0:	4b16      	ldr	r3, [pc, #88]	; (1000aa2c <sms_ble_send_characteristic+0x1a8>)
1000a9d2:	4798      	blx	r3
1000a9d4:	1e04      	subs	r4, r0, #0
    if(status == AT_BLE_SUCCESS) {
1000a9d6:	d11f      	bne.n	1000aa18 <sms_ble_send_characteristic+0x194>
		DBG_LOG_CONT_DEV(" SET! ");
//#   if SMS_SENDING_WITH_ACK == true
        //sms_ble_ind_retry = 0;
        //status = at_ble_indication_send(sms_connection_handle, val_handle);
//#   else
        status = at_ble_notification_send(sms_connection_handle, val_handle);
1000a9d8:	4b15      	ldr	r3, [pc, #84]	; (1000aa30 <sms_ble_send_characteristic+0x1ac>)
1000a9da:	8818      	ldrh	r0, [r3, #0]
1000a9dc:	0029      	movs	r1, r5
1000a9de:	4b15      	ldr	r3, [pc, #84]	; (1000aa34 <sms_ble_send_characteristic+0x1b0>)
1000a9e0:	4798      	blx	r3
1000a9e2:	1e04      	subs	r4, r0, #0
		if(status == AT_BLE_SUCCESS) {
1000a9e4:	d115      	bne.n	1000aa12 <sms_ble_send_characteristic+0x18e>
			ble_instance.sending_queue++;
1000a9e6:	4a14      	ldr	r2, [pc, #80]	; (1000aa38 <sms_ble_send_characteristic+0x1b4>)
1000a9e8:	7853      	ldrb	r3, [r2, #1]
1000a9ea:	3301      	adds	r3, #1
1000a9ec:	b2db      	uxtb	r3, r3
1000a9ee:	7053      	strb	r3, [r2, #1]
			sms_ble_send_cnt++;
1000a9f0:	4b12      	ldr	r3, [pc, #72]	; (1000aa3c <sms_ble_send_characteristic+0x1b8>)
1000a9f2:	8819      	ldrh	r1, [r3, #0]
1000a9f4:	3101      	adds	r1, #1
1000a9f6:	b289      	uxth	r1, r1
1000a9f8:	8019      	strh	r1, [r3, #0]
			DBG_LOG_CONT(" %d GONE? ", sms_ble_send_cnt);
1000a9fa:	4811      	ldr	r0, [pc, #68]	; (1000aa40 <sms_ble_send_characteristic+0x1bc>)
1000a9fc:	4d11      	ldr	r5, [pc, #68]	; (1000aa44 <sms_ble_send_characteristic+0x1c0>)
1000a9fe:	47a8      	blx	r5
			DBG_LOG("T/O: 20ms");
1000aa00:	4811      	ldr	r0, [pc, #68]	; (1000aa48 <sms_ble_send_characteristic+0x1c4>)
1000aa02:	4b12      	ldr	r3, [pc, #72]	; (1000aa4c <sms_ble_send_characteristic+0x1c8>)
1000aa04:	4798      	blx	r3
1000aa06:	4812      	ldr	r0, [pc, #72]	; (1000aa50 <sms_ble_send_characteristic+0x1cc>)
1000aa08:	47a8      	blx	r5
			sms_ble_timeout = BLE_TIMEOUT_NOTIFY;
1000aa0a:	2202      	movs	r2, #2
1000aa0c:	4b11      	ldr	r3, [pc, #68]	; (1000aa54 <sms_ble_send_characteristic+0x1d0>)
1000aa0e:	601a      	str	r2, [r3, #0]
1000aa10:	e002      	b.n	1000aa18 <sms_ble_send_characteristic+0x194>
		}
		else {
			DBG_LOG_CONT("NOTIFICATION ERROR!!");
1000aa12:	4811      	ldr	r0, [pc, #68]	; (1000aa58 <sms_ble_send_characteristic+0x1d4>)
1000aa14:	4b0b      	ldr	r3, [pc, #44]	; (1000aa44 <sms_ble_send_characteristic+0x1c0>)
1000aa16:	4798      	blx	r3
    }
	else {
		DBG_LOG_DEV(" NOT set? ");
	}
    return status;
}
1000aa18:	0020      	movs	r0, r4
1000aa1a:	b007      	add	sp, #28
1000aa1c:	bd30      	pop	{r4, r5, pc}
1000aa1e:	46c0      	nop			; (mov r8, r8)
1000aa20:	100195d4 	.word	0x100195d4
1000aa24:	10019658 	.word	0x10019658
1000aa28:	1001953c 	.word	0x1001953c
1000aa2c:	100111d1 	.word	0x100111d1
1000aa30:	100195d2 	.word	0x100195d2
1000aa34:	10011371 	.word	0x10011371
1000aa38:	100195d0 	.word	0x100195d0
1000aa3c:	10019748 	.word	0x10019748
1000aa40:	10016998 	.word	0x10016998
1000aa44:	1001536d 	.word	0x1001536d
1000aa48:	10016638 	.word	0x10016638
1000aa4c:	1001548d 	.word	0x1001548d
1000aa50:	100169a4 	.word	0x100169a4
1000aa54:	100195c8 	.word	0x100195c8
1000aa58:	100169b0 	.word	0x100169b0

1000aa5c <sms_ble_primary_service_define>:

at_ble_status_t sms_ble_primary_service_define(gatt_service_handler_t *service)
{
1000aa5c:	b510      	push	{r4, lr}
1000aa5e:	b082      	sub	sp, #8
    //DBG_LOG_DEV("[sms_ble_primary_service_define]\n\r  defining primary service\r\n- uuid: 0x%02x\r\n- handle: 0x%02x\r\n- char uuid: 0x%02x%02x\r\n- char init value: %d", (unsigned int)service->serv_uuid.uuid, service->serv_handle, service->serv_chars.uuid.uuid[1], service->serv_chars.uuid.uuid[0], service->serv_chars.value_init_len);
    return(at_ble_primary_service_define(&service->serv_uuid, &service->serv_handle, NULL, 0, &service->serv_chars, 1));
1000aa60:	0001      	movs	r1, r0
1000aa62:	3112      	adds	r1, #18
1000aa64:	2301      	movs	r3, #1
1000aa66:	9301      	str	r3, [sp, #4]
1000aa68:	0003      	movs	r3, r0
1000aa6a:	3314      	adds	r3, #20
1000aa6c:	9300      	str	r3, [sp, #0]
1000aa6e:	2300      	movs	r3, #0
1000aa70:	2200      	movs	r2, #0
1000aa72:	4c02      	ldr	r4, [pc, #8]	; (1000aa7c <sms_ble_primary_service_define+0x20>)
1000aa74:	47a0      	blx	r4
}
1000aa76:	b002      	add	sp, #8
1000aa78:	bd10      	pop	{r4, pc}
1000aa7a:	46c0      	nop			; (mov r8, r8)
1000aa7c:	100111b1 	.word	0x100111b1

1000aa80 <sms_ble_service_init>:

void sms_ble_service_init(enum sms_ble_serv_type type, gatt_service_handler_t *service, uint8_t *value)
{
1000aa80:	b5f0      	push	{r4, r5, r6, r7, lr}
1000aa82:	464f      	mov	r7, r9
1000aa84:	4646      	mov	r6, r8
1000aa86:	b4c0      	push	{r6, r7}
1000aa88:	b083      	sub	sp, #12
1000aa8a:	4694      	mov	ip, r2
    at_ble_handle_t handle = 0;
    uint8_t uuid[16] = {0};
    uint8_t char_size = 0;
    switch(type) {
1000aa8c:	2801      	cmp	r0, #1
1000aa8e:	d010      	beq.n	1000aab2 <sms_ble_service_init+0x32>
1000aa90:	2800      	cmp	r0, #0
1000aa92:	d002      	beq.n	1000aa9a <sms_ble_service_init+0x1a>
1000aa94:	2802      	cmp	r0, #2
1000aa96:	d019      	beq.n	1000aacc <sms_ble_service_init+0x4c>
1000aa98:	e025      	b.n	1000aae6 <sms_ble_service_init+0x66>
        uuid[1] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2 >> 24) & 0xFF);
        uuid[5] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2 >> 16) & 0xFF);
        uuid[6] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2 >> 8) & 0xFF);
1000aa9a:	23bb      	movs	r3, #187	; 0xbb
        uuid[0] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2 >> 24) & 0xFF);
        uuid[5] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2 >> 16) & 0xFF);
1000aa9c:	2450      	movs	r4, #80	; 0x50
        handle = 1;
        uuid[0] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2 >> 24) & 0xFF);
1000aa9e:	2553      	movs	r5, #83	; 0x53
        case BLE_SERV_BUTTON:
        handle = 1;
        uuid[0] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1) & 0xFF);
1000aaa0:	26be      	movs	r6, #190	; 0xbe
    switch(type) {
        case BLE_SERV_BUTTON:
        handle = 1;
        uuid[0] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 8) & 0xFF);
1000aaa2:	275a      	movs	r7, #90	; 0x5a
    uint8_t char_size = 0;
    switch(type) {
        case BLE_SERV_BUTTON:
        handle = 1;
        uuid[0] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 16) & 0xFF);
1000aaa4:	2057      	movs	r0, #87	; 0x57
    uint8_t uuid[16] = {0};
    uint8_t char_size = 0;
    switch(type) {
        case BLE_SERV_BUTTON:
        handle = 1;
        uuid[0] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 24) & 0xFF);
1000aaa6:	221c      	movs	r2, #28
1000aaa8:	4690      	mov	r8, r2
        uuid[11] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_3) & 0xFF);
        uuid[12] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_4 >> 24) & 0xFF);
        uuid[13] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_4 >> 16) & 0xFF);
        uuid[14] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_4 >> 8) & 0xFF);
        uuid[15] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_4) & 0xFF);
        char_size = 1;
1000aaaa:	3a1b      	subs	r2, #27
1000aaac:	9201      	str	r2, [sp, #4]
    at_ble_handle_t handle = 0;
    uint8_t uuid[16] = {0};
    uint8_t char_size = 0;
    switch(type) {
        case BLE_SERV_BUTTON:
        handle = 1;
1000aaae:	4691      	mov	r9, r2
1000aab0:	e023      	b.n	1000aafa <sms_ble_service_init+0x7a>
        uuid[1] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2 >> 24) & 0xFF);
        uuid[5] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2 >> 16) & 0xFF);
        uuid[6] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2 >> 8) & 0xFF);
1000aab2:	23ee      	movs	r3, #238	; 0xee
        uuid[0] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2 >> 24) & 0xFF);
        uuid[5] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2 >> 16) & 0xFF);
1000aab4:	2450      	movs	r4, #80	; 0x50
        handle = 2;
        uuid[0] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2 >> 24) & 0xFF);
1000aab6:	2553      	movs	r5, #83	; 0x53
        case BLE_SERV_PRESSURE:
        handle = 2;
        uuid[0] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1) & 0xFF);
1000aab8:	26be      	movs	r6, #190	; 0xbe
        
        case BLE_SERV_PRESSURE:
        handle = 2;
        uuid[0] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 8) & 0xFF);
1000aaba:	275a      	movs	r7, #90	; 0x5a
        break;
        
        case BLE_SERV_PRESSURE:
        handle = 2;
        uuid[0] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 16) & 0xFF);
1000aabc:	2057      	movs	r0, #87	; 0x57
        char_size = 1;
        break;
        
        case BLE_SERV_PRESSURE:
        handle = 2;
        uuid[0] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 24) & 0xFF);
1000aabe:	221c      	movs	r2, #28
1000aac0:	4690      	mov	r8, r2
        uuid[11] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_3) & 0xFF);
        uuid[12] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4 >> 24) & 0xFF);
        uuid[13] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4 >> 16) & 0xFF);
        uuid[14] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4 >> 8) & 0xFF);
        uuid[15] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4) & 0xFF);
        char_size = 8;
1000aac2:	3a14      	subs	r2, #20
1000aac4:	9201      	str	r2, [sp, #4]
        uuid[15] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_4) & 0xFF);
        char_size = 1;
        break;
        
        case BLE_SERV_PRESSURE:
        handle = 2;
1000aac6:	3a06      	subs	r2, #6
1000aac8:	4691      	mov	r9, r2
        uuid[12] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4 >> 24) & 0xFF);
        uuid[13] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4 >> 16) & 0xFF);
        uuid[14] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4 >> 8) & 0xFF);
        uuid[15] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4) & 0xFF);
        char_size = 8;
        break;
1000aaca:	e016      	b.n	1000aafa <sms_ble_service_init+0x7a>
        uuid[1] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_MPU_SERVICE_UUID_2 >> 24) & 0xFF);
        uuid[5] = (uint8_t) ((SMS_MPU_SERVICE_UUID_2 >> 16) & 0xFF);
        uuid[6] = (uint8_t) ((SMS_MPU_SERVICE_UUID_2 >> 8) & 0xFF);
1000aacc:	2311      	movs	r3, #17
        uuid[0] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_MPU_SERVICE_UUID_2 >> 24) & 0xFF);
        uuid[5] = (uint8_t) ((SMS_MPU_SERVICE_UUID_2 >> 16) & 0xFF);
1000aace:	2450      	movs	r4, #80	; 0x50
        handle = 3;
        uuid[0] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_MPU_SERVICE_UUID_2 >> 24) & 0xFF);
1000aad0:	2553      	movs	r5, #83	; 0x53
        case BLE_SERV_MPU:
        handle = 3;
        uuid[0] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1) & 0xFF);
1000aad2:	26be      	movs	r6, #190	; 0xbe
        
        case BLE_SERV_MPU:
        handle = 3;
        uuid[0] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 8) & 0xFF);
1000aad4:	275a      	movs	r7, #90	; 0x5a
        break;
        
        case BLE_SERV_MPU:
        handle = 3;
        uuid[0] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 16) & 0xFF);
1000aad6:	2057      	movs	r0, #87	; 0x57
        char_size = 8;
        break;
        
        case BLE_SERV_MPU:
        handle = 3;
        uuid[0] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 24) & 0xFF);
1000aad8:	221c      	movs	r2, #28
1000aada:	4690      	mov	r8, r2
        uuid[11] = (uint8_t) ((SMS_MPU_SERVICE_UUID_3) & 0xFF);
        uuid[12] = (uint8_t) ((SMS_MPU_SERVICE_UUID_4 >> 24) & 0xFF);
        uuid[13] = (uint8_t) ((SMS_MPU_SERVICE_UUID_4 >> 16) & 0xFF);
        uuid[14] = (uint8_t) ((SMS_MPU_SERVICE_UUID_4 >> 8) & 0xFF);
        uuid[15] = (uint8_t) ((SMS_MPU_SERVICE_UUID_4) & 0xFF);
        char_size = 20;
1000aadc:	3a08      	subs	r2, #8
1000aade:	9201      	str	r2, [sp, #4]
        uuid[15] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4) & 0xFF);
        char_size = 8;
        break;
        
        case BLE_SERV_MPU:
        handle = 3;
1000aae0:	3a11      	subs	r2, #17
1000aae2:	4691      	mov	r9, r2
        uuid[12] = (uint8_t) ((SMS_MPU_SERVICE_UUID_4 >> 24) & 0xFF);
        uuid[13] = (uint8_t) ((SMS_MPU_SERVICE_UUID_4 >> 16) & 0xFF);
        uuid[14] = (uint8_t) ((SMS_MPU_SERVICE_UUID_4 >> 8) & 0xFF);
        uuid[15] = (uint8_t) ((SMS_MPU_SERVICE_UUID_4) & 0xFF);
        char_size = 20;
        break;
1000aae4:	e009      	b.n	1000aafa <sms_ble_service_init+0x7a>
}

void sms_ble_service_init(enum sms_ble_serv_type type, gatt_service_handler_t *service, uint8_t *value)
{
    at_ble_handle_t handle = 0;
    uint8_t uuid[16] = {0};
1000aae6:	2300      	movs	r3, #0
1000aae8:	2400      	movs	r4, #0
1000aaea:	2500      	movs	r5, #0
1000aaec:	2600      	movs	r6, #0
1000aaee:	2700      	movs	r7, #0
1000aaf0:	2000      	movs	r0, #0
1000aaf2:	2200      	movs	r2, #0
1000aaf4:	4690      	mov	r8, r2
    uint8_t char_size = 0;
1000aaf6:	9201      	str	r2, [sp, #4]
    return(at_ble_primary_service_define(&service->serv_uuid, &service->serv_handle, NULL, 0, &service->serv_chars, 1));
}

void sms_ble_service_init(enum sms_ble_serv_type type, gatt_service_handler_t *service, uint8_t *value)
{
    at_ble_handle_t handle = 0;
1000aaf8:	4691      	mov	r9, r2
        
        default:
        break;
    }
    //SMS button service characteristic
    service->serv_handle = handle;
1000aafa:	464a      	mov	r2, r9
1000aafc:	824a      	strh	r2, [r1, #18]
    service->serv_uuid.type = AT_BLE_UUID_128;
1000aafe:	2202      	movs	r2, #2
1000ab00:	700a      	strb	r2, [r1, #0]
    service->serv_uuid.uuid[0] = uuid[0];
1000ab02:	4642      	mov	r2, r8
1000ab04:	704a      	strb	r2, [r1, #1]
    service->serv_uuid.uuid[1] = uuid[1];
1000ab06:	7088      	strb	r0, [r1, #2]
    service->serv_uuid.uuid[2] = uuid[2];
1000ab08:	70cf      	strb	r7, [r1, #3]
    service->serv_uuid.uuid[3] = uuid[3];
1000ab0a:	710e      	strb	r6, [r1, #4]
    service->serv_uuid.uuid[4] = uuid[4];
1000ab0c:	714d      	strb	r5, [r1, #5]
    service->serv_uuid.uuid[5] = uuid[5];
1000ab0e:	718c      	strb	r4, [r1, #6]
    service->serv_uuid.uuid[6] = uuid[6];
1000ab10:	71cb      	strb	r3, [r1, #7]
    service->serv_uuid.uuid[7] = uuid[7];
1000ab12:	720b      	strb	r3, [r1, #8]
    service->serv_uuid.uuid[8] = uuid[8];
1000ab14:	2300      	movs	r3, #0
1000ab16:	724b      	strb	r3, [r1, #9]
    service->serv_uuid.uuid[9] = uuid[9];
1000ab18:	728b      	strb	r3, [r1, #10]
    service->serv_uuid.uuid[10] = uuid[10];
1000ab1a:	72cb      	strb	r3, [r1, #11]
    service->serv_uuid.uuid[11] = uuid[11];
1000ab1c:	730b      	strb	r3, [r1, #12]
    service->serv_uuid.uuid[12] = uuid[12];
1000ab1e:	734b      	strb	r3, [r1, #13]
    service->serv_uuid.uuid[13] = uuid[13];
1000ab20:	738b      	strb	r3, [r1, #14]
    service->serv_uuid.uuid[14] = uuid[14];
1000ab22:	73cb      	strb	r3, [r1, #15]
    service->serv_uuid.uuid[15] = uuid[15];
1000ab24:	740b      	strb	r3, [r1, #16]
    
    #   if SMS_SENDING_WITH_ACK == true
    service->serv_chars.properties = (AT_BLE_CHAR_READ | AT_BLE_CHAR_INDICATE); // properties
    #   else
    service->serv_chars.properties = (AT_BLE_CHAR_READ | AT_BLE_CHAR_NOTIFY); // properties
1000ab26:	2412      	movs	r4, #18
1000ab28:	850c      	strh	r4, [r1, #40]	; 0x28
    #   endif
    service->serv_chars.init_value = value; // value
1000ab2a:	4662      	mov	r2, ip
1000ab2c:	62ca      	str	r2, [r1, #44]	; 0x2c
    service->serv_chars.value_init_len = char_size * sizeof(uint8_t);
1000ab2e:	466a      	mov	r2, sp
1000ab30:	8892      	ldrh	r2, [r2, #4]
1000ab32:	860a      	strh	r2, [r1, #48]	; 0x30
    service->serv_chars.value_max_len = char_size * sizeof(uint8_t);
1000ab34:	864a      	strh	r2, [r1, #50]	; 0x32
    service->serv_chars.value_permissions = (AT_BLE_ATTR_READABLE_NO_AUTHN_NO_AUTHR | AT_BLE_ATTR_WRITABLE_NO_AUTHN_NO_AUTHR); // permissions
1000ab36:	2011      	movs	r0, #17
1000ab38:	2234      	movs	r2, #52	; 0x34
1000ab3a:	5488      	strb	r0, [r1, r2]
    service->serv_chars.user_desc = NULL; //user defined name
1000ab3c:	638b      	str	r3, [r1, #56]	; 0x38
    service->serv_chars.user_desc_len = 0;
1000ab3e:	2200      	movs	r2, #0
1000ab40:	878b      	strh	r3, [r1, #60]	; 0x3c
    service->serv_chars.user_desc_max_len = 0;
1000ab42:	87cb      	strh	r3, [r1, #62]	; 0x3e
    service->serv_chars.user_desc_permissions = AT_BLE_ATTR_NO_PERMISSIONS; // user description permissions
1000ab44:	3033      	adds	r0, #51	; 0x33
1000ab46:	540a      	strb	r2, [r1, r0]
    service->serv_chars.client_config_permissions = AT_BLE_ATTR_NO_PERMISSIONS; // client config permissions
1000ab48:	3001      	adds	r0, #1
1000ab4a:	540a      	strb	r2, [r1, r0]
    service->serv_chars.server_config_permissions = AT_BLE_ATTR_NO_PERMISSIONS; // server config permissions
1000ab4c:	3001      	adds	r0, #1
1000ab4e:	540a      	strb	r2, [r1, r0]
    service->serv_chars.user_desc_handle = 0; // user description handles
1000ab50:	2248      	movs	r2, #72	; 0x48
1000ab52:	528b      	strh	r3, [r1, r2]
    service->serv_chars.client_config_handle = 0; // client config handles
1000ab54:	3202      	adds	r2, #2
1000ab56:	528b      	strh	r3, [r1, r2]
    service->serv_chars.server_config_handle = 0; // server config handles
1000ab58:	3202      	adds	r2, #2
1000ab5a:	528b      	strh	r3, [r1, r2]
    
    service->serv_chars.presentation_format = NULL; //presentation format
1000ab5c:	640b      	str	r3, [r1, #64]	; 0x40
1000ab5e:	b003      	add	sp, #12
1000ab60:	bc0c      	pop	{r2, r3}
1000ab62:	4690      	mov	r8, r2
1000ab64:	4699      	mov	r9, r3
1000ab66:	bdf0      	pop	{r4, r5, r6, r7, pc}

1000ab68 <sms_button_bt0_callback>:
        gpio_disable_callback(button_instance.btn1.gpio_pin);
    }
}
/* Callbacks --> sending interrupt message to platform */
void sms_button_bt0_callback(void)
{
1000ab68:	b510      	push	{r4, lr}
    button_instance.btn0.new_int = true;
1000ab6a:	4b05      	ldr	r3, [pc, #20]	; (1000ab80 <sms_button_bt0_callback+0x18>)
1000ab6c:	2201      	movs	r2, #1
1000ab6e:	70da      	strb	r2, [r3, #3]
    send_plf_int_msg_ind(button_instance.btn0.gpio_pin, GPIO_CALLBACK_RISING, NULL, 0);
1000ab70:	7858      	ldrb	r0, [r3, #1]
1000ab72:	2300      	movs	r3, #0
1000ab74:	2200      	movs	r2, #0
1000ab76:	2102      	movs	r1, #2
1000ab78:	4c02      	ldr	r4, [pc, #8]	; (1000ab84 <sms_button_bt0_callback+0x1c>)
1000ab7a:	47a0      	blx	r4
}
1000ab7c:	bd10      	pop	{r4, pc}
1000ab7e:	46c0      	nop			; (mov r8, r8)
1000ab80:	100195d4 	.word	0x100195d4
1000ab84:	1000f46d 	.word	0x1000f46d

1000ab88 <sms_button_bt1_callback>:
void sms_button_bt1_callback(void)
{
1000ab88:	b510      	push	{r4, lr}
	button_instance.btn1.new_int = true;
1000ab8a:	4b05      	ldr	r3, [pc, #20]	; (1000aba0 <sms_button_bt1_callback+0x18>)
1000ab8c:	2201      	movs	r2, #1
1000ab8e:	725a      	strb	r2, [r3, #9]
    send_plf_int_msg_ind(button_instance.btn1.gpio_pin, GPIO_CALLBACK_RISING, NULL, 0);
1000ab90:	79d8      	ldrb	r0, [r3, #7]
1000ab92:	2300      	movs	r3, #0
1000ab94:	2200      	movs	r2, #0
1000ab96:	2102      	movs	r1, #2
1000ab98:	4c02      	ldr	r4, [pc, #8]	; (1000aba4 <sms_button_bt1_callback+0x1c>)
1000ab9a:	47a0      	blx	r4
}
1000ab9c:	bd10      	pop	{r4, pc}
1000ab9e:	46c0      	nop			; (mov r8, r8)
1000aba0:	100195d4 	.word	0x100195d4
1000aba4:	1000f46d 	.word	0x1000f46d

1000aba8 <sms_button_init_variables>:
}

/* Initialize all button-related variables */
void sms_button_init_variables(void)
{
	button_instance.current_state = BUTTON_STATE_NONE;
1000aba8:	4b08      	ldr	r3, [pc, #32]	; (1000abcc <sms_button_init_variables+0x24>)
1000abaa:	2200      	movs	r2, #0
1000abac:	735a      	strb	r2, [r3, #13]
	button_instance.btn0.id = SMS_BTN_0;
1000abae:	701a      	strb	r2, [r3, #0]
	button_instance.btn0.gpio_pin = SMS_BTN_0_PIN;
1000abb0:	211f      	movs	r1, #31
1000abb2:	7059      	strb	r1, [r3, #1]
	button_instance.btn0.int_enabled = true;
1000abb4:	391e      	subs	r1, #30
1000abb6:	7099      	strb	r1, [r3, #2]
	button_instance.btn0.new_int = false;
1000abb8:	70da      	strb	r2, [r3, #3]
	button_instance.btn0.char_value = 0;
1000abba:	715a      	strb	r2, [r3, #5]
	button_instance.btn1.id = SMS_BTN_1;
1000abbc:	7199      	strb	r1, [r3, #6]
	button_instance.btn1.gpio_pin = SMS_BTN_1_PIN;
1000abbe:	201d      	movs	r0, #29
1000abc0:	71d8      	strb	r0, [r3, #7]
	button_instance.btn1.int_enabled = true;
1000abc2:	7219      	strb	r1, [r3, #8]
	button_instance.btn1.new_int = false;
1000abc4:	725a      	strb	r2, [r3, #9]
	button_instance.btn1.char_value = 0;
1000abc6:	72da      	strb	r2, [r3, #11]
}
1000abc8:	4770      	bx	lr
1000abca:	46c0      	nop			; (mov r8, r8)
1000abcc:	100195d4 	.word	0x100195d4

1000abd0 <sms_button_gpio_init>:

/* Initialize gpio for button inputs */
void sms_button_gpio_init(void)
{
1000abd0:	b5f0      	push	{r4, r5, r6, r7, lr}
1000abd2:	4657      	mov	r7, sl
1000abd4:	464e      	mov	r6, r9
1000abd6:	4645      	mov	r5, r8
1000abd8:	b4e0      	push	{r5, r6, r7}
1000abda:	b082      	sub	sp, #8
    struct gpio_config config_gpio_pin;

    /* Button0 @ PIN_AO_GPIO_0 */
    gpio_get_config_defaults(&config_gpio_pin);
1000abdc:	ac01      	add	r4, sp, #4
1000abde:	0020      	movs	r0, r4
1000abe0:	4b1d      	ldr	r3, [pc, #116]	; (1000ac58 <sms_button_gpio_init+0x88>)
1000abe2:	469a      	mov	sl, r3
1000abe4:	4798      	blx	r3
    config_gpio_pin.direction = GPIO_PIN_DIR_INPUT;
1000abe6:	2300      	movs	r3, #0
1000abe8:	4699      	mov	r9, r3
1000abea:	7023      	strb	r3, [r4, #0]
    config_gpio_pin.input_pull = GPIO_PIN_PULL_DOWN;
1000abec:	2302      	movs	r3, #2
1000abee:	4698      	mov	r8, r3
1000abf0:	7063      	strb	r3, [r4, #1]
    config_gpio_pin.aon_wakeup = true;
1000abf2:	2701      	movs	r7, #1
1000abf4:	70e7      	strb	r7, [r4, #3]
    if(gpio_pin_set_config(button_instance.btn0.gpio_pin, &config_gpio_pin) != STATUS_OK) {
1000abf6:	4e19      	ldr	r6, [pc, #100]	; (1000ac5c <sms_button_gpio_init+0x8c>)
1000abf8:	7870      	ldrb	r0, [r6, #1]
1000abfa:	0021      	movs	r1, r4
1000abfc:	4d18      	ldr	r5, [pc, #96]	; (1000ac60 <sms_button_gpio_init+0x90>)
1000abfe:	47a8      	blx	r5
        DBG_LOG_DEV("[sms_button_configure]\tproblem while setting up button0");
    }
    
    /* Button1 @ PIN_AO_GPIO_2 */
    gpio_get_config_defaults(&config_gpio_pin);
1000ac00:	0020      	movs	r0, r4
1000ac02:	47d0      	blx	sl
    config_gpio_pin.direction = GPIO_PIN_DIR_INPUT;
1000ac04:	464b      	mov	r3, r9
1000ac06:	7023      	strb	r3, [r4, #0]
    config_gpio_pin.input_pull = GPIO_PIN_PULL_DOWN;
1000ac08:	4643      	mov	r3, r8
1000ac0a:	7063      	strb	r3, [r4, #1]
    config_gpio_pin.aon_wakeup = true;
1000ac0c:	70e7      	strb	r7, [r4, #3]
    if(gpio_pin_set_config(button_instance.btn1.gpio_pin, &config_gpio_pin) != STATUS_OK) {
1000ac0e:	79f0      	ldrb	r0, [r6, #7]
1000ac10:	0021      	movs	r1, r4
1000ac12:	47a8      	blx	r5
1000ac14:	2800      	cmp	r0, #0
1000ac16:	d005      	beq.n	1000ac24 <sms_button_gpio_init+0x54>
        DBG_LOG("[sms_button_configure]\tProblem while setting up button1");
1000ac18:	4812      	ldr	r0, [pc, #72]	; (1000ac64 <sms_button_gpio_init+0x94>)
1000ac1a:	4b13      	ldr	r3, [pc, #76]	; (1000ac68 <sms_button_gpio_init+0x98>)
1000ac1c:	4798      	blx	r3
1000ac1e:	4813      	ldr	r0, [pc, #76]	; (1000ac6c <sms_button_gpio_init+0x9c>)
1000ac20:	4b13      	ldr	r3, [pc, #76]	; (1000ac70 <sms_button_gpio_init+0xa0>)
1000ac22:	4798      	blx	r3
    }

    /* Button 0 on SAMB11 XPLAINED */
    gpio_get_config_defaults(&config_gpio_pin);
1000ac24:	ac01      	add	r4, sp, #4
1000ac26:	0020      	movs	r0, r4
1000ac28:	4b0b      	ldr	r3, [pc, #44]	; (1000ac58 <sms_button_gpio_init+0x88>)
1000ac2a:	4798      	blx	r3
    config_gpio_pin.direction = GPIO_PIN_DIR_INPUT;
1000ac2c:	2300      	movs	r3, #0
1000ac2e:	7023      	strb	r3, [r4, #0]
    config_gpio_pin.input_pull = GPIO_PIN_PULL_NONE;
1000ac30:	7063      	strb	r3, [r4, #1]
    if(gpio_pin_set_config(BUTTON_0_PIN, &config_gpio_pin) != STATUS_OK) {
1000ac32:	0021      	movs	r1, r4
1000ac34:	2017      	movs	r0, #23
1000ac36:	4b0a      	ldr	r3, [pc, #40]	; (1000ac60 <sms_button_gpio_init+0x90>)
1000ac38:	4798      	blx	r3
1000ac3a:	2800      	cmp	r0, #0
1000ac3c:	d005      	beq.n	1000ac4a <sms_button_gpio_init+0x7a>
        DBG_LOG("[sms_button_configure]\tProblem while setting up XPLAINED user button");
1000ac3e:	4809      	ldr	r0, [pc, #36]	; (1000ac64 <sms_button_gpio_init+0x94>)
1000ac40:	4b09      	ldr	r3, [pc, #36]	; (1000ac68 <sms_button_gpio_init+0x98>)
1000ac42:	4798      	blx	r3
1000ac44:	480b      	ldr	r0, [pc, #44]	; (1000ac74 <sms_button_gpio_init+0xa4>)
1000ac46:	4b0a      	ldr	r3, [pc, #40]	; (1000ac70 <sms_button_gpio_init+0xa0>)
1000ac48:	4798      	blx	r3
    }
}
1000ac4a:	b002      	add	sp, #8
1000ac4c:	bc1c      	pop	{r2, r3, r4}
1000ac4e:	4690      	mov	r8, r2
1000ac50:	4699      	mov	r9, r3
1000ac52:	46a2      	mov	sl, r4
1000ac54:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000ac56:	46c0      	nop			; (mov r8, r8)
1000ac58:	1000c541 	.word	0x1000c541
1000ac5c:	100195d4 	.word	0x100195d4
1000ac60:	1000c551 	.word	0x1000c551
1000ac64:	10016638 	.word	0x10016638
1000ac68:	1001548d 	.word	0x1001548d
1000ac6c:	10016a3c 	.word	0x10016a3c
1000ac70:	1001536d 	.word	0x1001536d
1000ac74:	10016a74 	.word	0x10016a74

1000ac78 <sms_button_register_callbacks>:

/* Register button input callbacks */
void sms_button_register_callbacks(void)
{
1000ac78:	b570      	push	{r4, r5, r6, lr}
    /* Button0 callback */
    gpio_register_callback(button_instance.btn0.gpio_pin, sms_button_bt0_callback, GPIO_CALLBACK_RISING);
1000ac7a:	4d05      	ldr	r5, [pc, #20]	; (1000ac90 <sms_button_register_callbacks+0x18>)
1000ac7c:	7868      	ldrb	r0, [r5, #1]
1000ac7e:	2202      	movs	r2, #2
1000ac80:	4904      	ldr	r1, [pc, #16]	; (1000ac94 <sms_button_register_callbacks+0x1c>)
1000ac82:	4c05      	ldr	r4, [pc, #20]	; (1000ac98 <sms_button_register_callbacks+0x20>)
1000ac84:	47a0      	blx	r4
    //gpio_enable_callback(SMS_BTN_0_PIN);
    
    /* Button1 callback */
    gpio_register_callback(button_instance.btn1.gpio_pin, sms_button_bt1_callback, GPIO_CALLBACK_RISING);
1000ac86:	79e8      	ldrb	r0, [r5, #7]
1000ac88:	2202      	movs	r2, #2
1000ac8a:	4904      	ldr	r1, [pc, #16]	; (1000ac9c <sms_button_register_callbacks+0x24>)
1000ac8c:	47a0      	blx	r4
    //gpio_enable_callback(SMS_BTN_1_PIN);
    
    /* User button callback */
}
1000ac8e:	bd70      	pop	{r4, r5, r6, pc}
1000ac90:	100195d4 	.word	0x100195d4
1000ac94:	1000ab69 	.word	0x1000ab69
1000ac98:	1000c981 	.word	0x1000c981
1000ac9c:	1000ab89 	.word	0x1000ab89

1000aca0 <sms_button_get_state>:

/* Get current buttons state */
enum sms_button_state sms_button_get_state(void)
{
1000aca0:	b570      	push	{r4, r5, r6, lr}
    bool b0 = gpio_pin_get_input_level(SMS_BTN_0_PIN);
1000aca2:	201f      	movs	r0, #31
1000aca4:	4c08      	ldr	r4, [pc, #32]	; (1000acc8 <sms_button_get_state+0x28>)
1000aca6:	47a0      	blx	r4
1000aca8:	0005      	movs	r5, r0
    bool b1 = gpio_pin_get_input_level(SMS_BTN_1_PIN);
1000acaa:	201d      	movs	r0, #29
1000acac:	47a0      	blx	r4
    DBG_LOG_DEV("[sms_button_get_state]\t\tButton state: %d %d", b1, b0);
    if(b0 && b1) return BUTTON_STATE_BOTH;
1000acae:	2d00      	cmp	r5, #0
1000acb0:	d004      	beq.n	1000acbc <sms_button_get_state+0x1c>
1000acb2:	2303      	movs	r3, #3
1000acb4:	2800      	cmp	r0, #0
1000acb6:	d104      	bne.n	1000acc2 <sms_button_get_state+0x22>
    else if(b0 && !b1) return BUTTON_STATE_B0;
1000acb8:	3b02      	subs	r3, #2
1000acba:	e002      	b.n	1000acc2 <sms_button_get_state+0x22>
    else if(!b0 && b1) return BUTTON_STATE_B1;
    else return BUTTON_STATE_NONE;
1000acbc:	1e43      	subs	r3, r0, #1
1000acbe:	4198      	sbcs	r0, r3
1000acc0:	0043      	lsls	r3, r0, #1
}
1000acc2:	0018      	movs	r0, r3
1000acc4:	bd70      	pop	{r4, r5, r6, pc}
1000acc6:	46c0      	nop			; (mov r8, r8)
1000acc8:	1000c709 	.word	0x1000c709

1000accc <sms_button_fn>:

/************************************************************************/
/* Callback functions --> doing things                                  */
/************************************************************************/
int sms_button_fn(enum sms_btn_ids btn)
{
1000accc:	b570      	push	{r4, r5, r6, lr}
1000acce:	0005      	movs	r5, r0
    button_instance.previous_state = button_instance.current_state;
1000acd0:	4c47      	ldr	r4, [pc, #284]	; (1000adf0 <sms_button_fn+0x124>)
1000acd2:	7b63      	ldrb	r3, [r4, #13]
1000acd4:	7323      	strb	r3, [r4, #12]
    button_instance.current_state = sms_button_get_state();
1000acd6:	4b47      	ldr	r3, [pc, #284]	; (1000adf4 <sms_button_fn+0x128>)
1000acd8:	4798      	blx	r3
1000acda:	7360      	strb	r0, [r4, #13]
    
    if(btn == SMS_BTN_0) sms_monitor_get_states("[sms_button_fn]-0");
1000acdc:	2d00      	cmp	r5, #0
1000acde:	d103      	bne.n	1000ace8 <sms_button_fn+0x1c>
1000ace0:	4845      	ldr	r0, [pc, #276]	; (1000adf8 <sms_button_fn+0x12c>)
1000ace2:	4b46      	ldr	r3, [pc, #280]	; (1000adfc <sms_button_fn+0x130>)
1000ace4:	4798      	blx	r3
1000ace6:	e004      	b.n	1000acf2 <sms_button_fn+0x26>
    else if(btn == SMS_BTN_1) sms_monitor_get_states("[sms_button_fn]-1");
1000ace8:	2d01      	cmp	r5, #1
1000acea:	d175      	bne.n	1000add8 <sms_button_fn+0x10c>
1000acec:	4844      	ldr	r0, [pc, #272]	; (1000ae00 <sms_button_fn+0x134>)
1000acee:	4b43      	ldr	r3, [pc, #268]	; (1000adfc <sms_button_fn+0x130>)
1000acf0:	4798      	blx	r3
    else return -1;
    
    switch(button_instance.current_state) {
1000acf2:	4b3f      	ldr	r3, [pc, #252]	; (1000adf0 <sms_button_fn+0x124>)
1000acf4:	7b5b      	ldrb	r3, [r3, #13]
1000acf6:	2b01      	cmp	r3, #1
1000acf8:	d006      	beq.n	1000ad08 <sms_button_fn+0x3c>
1000acfa:	2b00      	cmp	r3, #0
1000acfc:	d067      	beq.n	1000adce <sms_button_fn+0x102>
1000acfe:	2b02      	cmp	r3, #2
1000ad00:	d024      	beq.n	1000ad4c <sms_button_fn+0x80>
1000ad02:	2b03      	cmp	r3, #3
1000ad04:	d043      	beq.n	1000ad8e <sms_button_fn+0xc2>
1000ad06:	e06a      	b.n	1000adde <sms_button_fn+0x112>
        // --- current state ---
        case BUTTON_STATE_B0:
        switch(ble_instance.current_state) {
1000ad08:	4b3e      	ldr	r3, [pc, #248]	; (1000ae04 <sms_button_fn+0x138>)
1000ad0a:	781b      	ldrb	r3, [r3, #0]
1000ad0c:	b2db      	uxtb	r3, r3
1000ad0e:	2b00      	cmp	r3, #0
1000ad10:	d003      	beq.n	1000ad1a <sms_button_fn+0x4e>
1000ad12:	3b22      	subs	r3, #34	; 0x22
1000ad14:	2b01      	cmp	r3, #1
1000ad16:	d864      	bhi.n	1000ade2 <sms_button_fn+0x116>
1000ad18:	e00e      	b.n	1000ad38 <sms_button_fn+0x6c>
            case BLE_STATE_POWEROFF:
            timer1_current_mode = TIMER1_MODE_STARTUP;
1000ad1a:	2201      	movs	r2, #1
1000ad1c:	4b3a      	ldr	r3, [pc, #232]	; (1000ae08 <sms_button_fn+0x13c>)
1000ad1e:	701a      	strb	r2, [r3, #0]
            timer2_current_mode = TIMER2_MODE_NONE;
1000ad20:	2300      	movs	r3, #0
1000ad22:	4a3a      	ldr	r2, [pc, #232]	; (1000ae0c <sms_button_fn+0x140>)
1000ad24:	7013      	strb	r3, [r2, #0]
            sms_btn_cnt = 0;
1000ad26:	4a3a      	ldr	r2, [pc, #232]	; (1000ae10 <sms_button_fn+0x144>)
1000ad28:	7013      	strb	r3, [r2, #0]
            //ulp_ready = false;
            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_STARTUP_MS, DUALTIMER_TIMER1);
1000ad2a:	2200      	movs	r2, #0
1000ad2c:	21fa      	movs	r1, #250	; 0xfa
1000ad2e:	2001      	movs	r0, #1
1000ad30:	4b38      	ldr	r3, [pc, #224]	; (1000ae14 <sms_button_fn+0x148>)
1000ad32:	4798      	blx	r3
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000ad34:	2000      	movs	r0, #0
            timer1_current_mode = TIMER1_MODE_STARTUP;
            timer2_current_mode = TIMER2_MODE_NONE;
            sms_btn_cnt = 0;
            //ulp_ready = false;
            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_STARTUP_MS, DUALTIMER_TIMER1);
            break;
1000ad36:	e059      	b.n	1000adec <sms_button_fn+0x120>
            case BLE_STATE_INDICATING:
            //if(pressure_device.state == PRESSURE_STATE_STDBY) {
                //DBG_LOG_DEV("[sms_button_fn]\t\tStarting sensors (B0)");
                //sms_sensors_interrupt_toggle(false, true);
            //}
            timer1_current_mode = TIMER1_MODE_NONE;
1000ad38:	2300      	movs	r3, #0
1000ad3a:	4a33      	ldr	r2, [pc, #204]	; (1000ae08 <sms_button_fn+0x13c>)
1000ad3c:	7013      	strb	r3, [r2, #0]
            timer2_current_mode = TIMER2_MODE_NONE;
1000ad3e:	4a33      	ldr	r2, [pc, #204]	; (1000ae0c <sms_button_fn+0x140>)
1000ad40:	7013      	strb	r3, [r2, #0]
			sms_ble_send_characteristic(BLE_CHAR_BTN);
1000ad42:	2000      	movs	r0, #0
1000ad44:	4b34      	ldr	r3, [pc, #208]	; (1000ae18 <sms_button_fn+0x14c>)
1000ad46:	4798      	blx	r3
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000ad48:	2000      	movs	r0, #0
                //sms_sensors_interrupt_toggle(false, true);
            //}
            timer1_current_mode = TIMER1_MODE_NONE;
            timer2_current_mode = TIMER2_MODE_NONE;
			sms_ble_send_characteristic(BLE_CHAR_BTN);
            break;
1000ad4a:	e04f      	b.n	1000adec <sms_button_fn+0x120>
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        break;
        
        // --- current state ---
        case BUTTON_STATE_B1:
        switch(ble_instance.current_state) {
1000ad4c:	4b2d      	ldr	r3, [pc, #180]	; (1000ae04 <sms_button_fn+0x138>)
1000ad4e:	781b      	ldrb	r3, [r3, #0]
1000ad50:	b2db      	uxtb	r3, r3
1000ad52:	2b00      	cmp	r3, #0
1000ad54:	d002      	beq.n	1000ad5c <sms_button_fn+0x90>
1000ad56:	2b22      	cmp	r3, #34	; 0x22
1000ad58:	d00f      	beq.n	1000ad7a <sms_button_fn+0xae>
1000ad5a:	e045      	b.n	1000ade8 <sms_button_fn+0x11c>
            case BLE_STATE_POWEROFF:
            timer1_current_mode = TIMER1_MODE_STARTUP;
1000ad5c:	2201      	movs	r2, #1
1000ad5e:	4b2a      	ldr	r3, [pc, #168]	; (1000ae08 <sms_button_fn+0x13c>)
1000ad60:	701a      	strb	r2, [r3, #0]
            timer2_current_mode = TIMER2_MODE_NONE;
1000ad62:	2300      	movs	r3, #0
1000ad64:	4a29      	ldr	r2, [pc, #164]	; (1000ae0c <sms_button_fn+0x140>)
1000ad66:	7013      	strb	r3, [r2, #0]
            sms_btn_cnt = 0;
1000ad68:	4a29      	ldr	r2, [pc, #164]	; (1000ae10 <sms_button_fn+0x144>)
1000ad6a:	7013      	strb	r3, [r2, #0]
            //ulp_ready = false;
            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_STARTUP_MS, DUALTIMER_TIMER1);
1000ad6c:	2200      	movs	r2, #0
1000ad6e:	21fa      	movs	r1, #250	; 0xfa
1000ad70:	2001      	movs	r0, #1
1000ad72:	4b28      	ldr	r3, [pc, #160]	; (1000ae14 <sms_button_fn+0x148>)
1000ad74:	4798      	blx	r3
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000ad76:	2000      	movs	r0, #0
            timer1_current_mode = TIMER1_MODE_STARTUP;
            timer2_current_mode = TIMER2_MODE_NONE;
            sms_btn_cnt = 0;
            //ulp_ready = false;
            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_STARTUP_MS, DUALTIMER_TIMER1);
            break;
1000ad78:	e038      	b.n	1000adec <sms_button_fn+0x120>
            case BLE_STATE_PAIRED:
            //if(pressure_device.state == PRESSURE_STATE_STDBY) {
                //DBG_LOG_DEV("[sms_button_fn]\t\tStarting sensors (B1)");
                //sms_sensors_interrupt_toggle(false, true);
            //}
            timer1_current_mode = TIMER1_MODE_NONE;
1000ad7a:	2300      	movs	r3, #0
1000ad7c:	4a22      	ldr	r2, [pc, #136]	; (1000ae08 <sms_button_fn+0x13c>)
1000ad7e:	7013      	strb	r3, [r2, #0]
            timer2_current_mode = TIMER2_MODE_NONE;
1000ad80:	4a22      	ldr	r2, [pc, #136]	; (1000ae0c <sms_button_fn+0x140>)
1000ad82:	7013      	strb	r3, [r2, #0]
            //sms_ble_ind_retry = 0;
            sms_ble_send_characteristic(BLE_CHAR_BTN);
1000ad84:	2000      	movs	r0, #0
1000ad86:	4b24      	ldr	r3, [pc, #144]	; (1000ae18 <sms_button_fn+0x14c>)
1000ad88:	4798      	blx	r3
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000ad8a:	2000      	movs	r0, #0
            //}
            timer1_current_mode = TIMER1_MODE_NONE;
            timer2_current_mode = TIMER2_MODE_NONE;
            //sms_ble_ind_retry = 0;
            sms_ble_send_characteristic(BLE_CHAR_BTN);
            break;
1000ad8c:	e02e      	b.n	1000adec <sms_button_fn+0x120>
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        break;
        
        // --- current state ---
        case BUTTON_STATE_BOTH:
        if(ble_instance.current_state == BLE_STATE_POWEROFF) {
1000ad8e:	4b1d      	ldr	r3, [pc, #116]	; (1000ae04 <sms_button_fn+0x138>)
1000ad90:	781b      	ldrb	r3, [r3, #0]
1000ad92:	2b00      	cmp	r3, #0
1000ad94:	d108      	bne.n	1000ada8 <sms_button_fn+0xdc>
            timer1_current_mode = TIMER1_MODE_NONE;
1000ad96:	4a1c      	ldr	r2, [pc, #112]	; (1000ae08 <sms_button_fn+0x13c>)
1000ad98:	7013      	strb	r3, [r2, #0]
            timer2_current_mode = TIMER2_MODE_NONE;
1000ad9a:	4a1c      	ldr	r2, [pc, #112]	; (1000ae0c <sms_button_fn+0x140>)
1000ad9c:	7013      	strb	r3, [r2, #0]
            ulp_ready = true;
1000ad9e:	2201      	movs	r2, #1
1000ada0:	4b1e      	ldr	r3, [pc, #120]	; (1000ae1c <sms_button_fn+0x150>)
1000ada2:	701a      	strb	r2, [r3, #0]
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000ada4:	2000      	movs	r0, #0
1000ada6:	e021      	b.n	1000adec <sms_button_fn+0x120>
                //pressure_device.state = PRESSURE_STATE_STDBY;
            //}
            //else {
                //pressure_device.state = PRESSURE_STATE_OFF;
            //}
            sms_sensors_interrupt_toggle(false, false);
1000ada8:	2100      	movs	r1, #0
1000adaa:	2000      	movs	r0, #0
1000adac:	4b1c      	ldr	r3, [pc, #112]	; (1000ae20 <sms_button_fn+0x154>)
1000adae:	4798      	blx	r3
            timer1_current_mode = TIMER1_MODE_SHUTDOWN;
1000adb0:	2202      	movs	r2, #2
1000adb2:	4b15      	ldr	r3, [pc, #84]	; (1000ae08 <sms_button_fn+0x13c>)
1000adb4:	701a      	strb	r2, [r3, #0]
            timer2_current_mode = TIMER2_MODE_NONE;
1000adb6:	2300      	movs	r3, #0
1000adb8:	4a14      	ldr	r2, [pc, #80]	; (1000ae0c <sms_button_fn+0x140>)
1000adba:	7013      	strb	r3, [r2, #0]
            sms_btn_cnt = 0;
1000adbc:	4a14      	ldr	r2, [pc, #80]	; (1000ae10 <sms_button_fn+0x144>)
1000adbe:	7013      	strb	r3, [r2, #0]
            //ulp_ready = false;
            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_SHTDWN_MS, DUALTIMER_TIMER1);
1000adc0:	2200      	movs	r2, #0
1000adc2:	21fa      	movs	r1, #250	; 0xfa
1000adc4:	2001      	movs	r0, #1
1000adc6:	4b13      	ldr	r3, [pc, #76]	; (1000ae14 <sms_button_fn+0x148>)
1000adc8:	4798      	blx	r3
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000adca:	2000      	movs	r0, #0
1000adcc:	e00e      	b.n	1000adec <sms_button_fn+0x120>
        }
        break;
        
        // --- current state ---
        case BUTTON_STATE_NONE:
        ulp_ready = true;
1000adce:	2201      	movs	r2, #1
1000add0:	4b12      	ldr	r3, [pc, #72]	; (1000ae1c <sms_button_fn+0x150>)
1000add2:	701a      	strb	r2, [r3, #0]
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000add4:	2000      	movs	r0, #0
        // --- current state ---
        case BUTTON_STATE_NONE:
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
1000add6:	e009      	b.n	1000adec <sms_button_fn+0x120>
    button_instance.previous_state = button_instance.current_state;
    button_instance.current_state = sms_button_get_state();
    
    if(btn == SMS_BTN_0) sms_monitor_get_states("[sms_button_fn]-0");
    else if(btn == SMS_BTN_1) sms_monitor_get_states("[sms_button_fn]-1");
    else return -1;
1000add8:	2001      	movs	r0, #1
1000adda:	4240      	negs	r0, r0
1000addc:	e006      	b.n	1000adec <sms_button_fn+0x120>
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000adde:	2000      	movs	r0, #0
1000ade0:	e004      	b.n	1000adec <sms_button_fn+0x120>
            case BLE_STATE_DISCONNECTED:
            case BLE_STATE_ADVERTISING:
            case BLE_STATE_CONNECTED:
            default:
            DBG_LOG_DEV("[sms_button_fn]\t\t\tNot used states...");
            return -1;
1000ade2:	2001      	movs	r0, #1
1000ade4:	4240      	negs	r0, r0
1000ade6:	e001      	b.n	1000adec <sms_button_fn+0x120>
            sms_ble_send_characteristic(BLE_CHAR_BTN);
            break;
            
            case BLE_STATE_INDICATING:
            DBG_LOG_DEV("[sms_button_fn]\tStill indicating...");
            return -1;
1000ade8:	2001      	movs	r0, #1
1000adea:	4240      	negs	r0, r0
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
}
1000adec:	bd70      	pop	{r4, r5, r6, pc}
1000adee:	46c0      	nop			; (mov r8, r8)
1000adf0:	100195d4 	.word	0x100195d4
1000adf4:	1000aca1 	.word	0x1000aca1
1000adf8:	10016abc 	.word	0x10016abc
1000adfc:	1000af39 	.word	0x1000af39
1000ae00:	10016ad0 	.word	0x10016ad0
1000ae04:	100195d0 	.word	0x100195d0
1000ae08:	10019538 	.word	0x10019538
1000ae0c:	1001970b 	.word	0x1001970b
1000ae10:	1001974a 	.word	0x1001974a
1000ae14:	1000ba31 	.word	0x1000ba31
1000ae18:	1000a885 	.word	0x1000a885
1000ae1c:	100195cd 	.word	0x100195cd
1000ae20:	1000b799 	.word	0x1000b799

1000ae24 <sms_button_toggle_callback>:
    else return BUTTON_STATE_NONE;
}

/* En- or disable button interrupts */
void sms_button_toggle_callback(enum sms_btn_int_tog tog0, enum sms_btn_int_tog tog1)
{
1000ae24:	b510      	push	{r4, lr}
1000ae26:	000c      	movs	r4, r1
    if(tog0 == SMS_BTN_INT_ENABLE) {
1000ae28:	2800      	cmp	r0, #0
1000ae2a:	d104      	bne.n	1000ae36 <sms_button_toggle_callback+0x12>
        gpio_enable_callback(button_instance.btn0.gpio_pin);
1000ae2c:	4b0c      	ldr	r3, [pc, #48]	; (1000ae60 <sms_button_toggle_callback+0x3c>)
1000ae2e:	7858      	ldrb	r0, [r3, #1]
1000ae30:	4b0c      	ldr	r3, [pc, #48]	; (1000ae64 <sms_button_toggle_callback+0x40>)
1000ae32:	4798      	blx	r3
1000ae34:	e005      	b.n	1000ae42 <sms_button_toggle_callback+0x1e>
    }
    else if(tog0 == SMS_BTN_INT_DISABLE) {
1000ae36:	2801      	cmp	r0, #1
1000ae38:	d103      	bne.n	1000ae42 <sms_button_toggle_callback+0x1e>
        gpio_disable_callback(button_instance.btn0.gpio_pin);
1000ae3a:	4b09      	ldr	r3, [pc, #36]	; (1000ae60 <sms_button_toggle_callback+0x3c>)
1000ae3c:	7858      	ldrb	r0, [r3, #1]
1000ae3e:	4b0a      	ldr	r3, [pc, #40]	; (1000ae68 <sms_button_toggle_callback+0x44>)
1000ae40:	4798      	blx	r3
    }
    
    if(tog1 == SMS_BTN_INT_ENABLE) {
1000ae42:	2c00      	cmp	r4, #0
1000ae44:	d104      	bne.n	1000ae50 <sms_button_toggle_callback+0x2c>
        gpio_enable_callback(button_instance.btn1.gpio_pin);
1000ae46:	4b06      	ldr	r3, [pc, #24]	; (1000ae60 <sms_button_toggle_callback+0x3c>)
1000ae48:	79d8      	ldrb	r0, [r3, #7]
1000ae4a:	4b06      	ldr	r3, [pc, #24]	; (1000ae64 <sms_button_toggle_callback+0x40>)
1000ae4c:	4798      	blx	r3
1000ae4e:	e005      	b.n	1000ae5c <sms_button_toggle_callback+0x38>
    }
    else if(tog1 == SMS_BTN_INT_DISABLE) {
1000ae50:	2c01      	cmp	r4, #1
1000ae52:	d103      	bne.n	1000ae5c <sms_button_toggle_callback+0x38>
        gpio_disable_callback(button_instance.btn1.gpio_pin);
1000ae54:	4b02      	ldr	r3, [pc, #8]	; (1000ae60 <sms_button_toggle_callback+0x3c>)
1000ae56:	79d8      	ldrb	r0, [r3, #7]
1000ae58:	4b03      	ldr	r3, [pc, #12]	; (1000ae68 <sms_button_toggle_callback+0x44>)
1000ae5a:	4798      	blx	r3
    }
}
1000ae5c:	bd10      	pop	{r4, pc}
1000ae5e:	46c0      	nop			; (mov r8, r8)
1000ae60:	100195d4 	.word	0x100195d4
1000ae64:	1000ca51 	.word	0x1000ca51
1000ae68:	1000caad 	.word	0x1000caad

1000ae6c <sms_button_define_services>:
    send_plf_int_msg_ind(button_instance.btn1.gpio_pin, GPIO_CALLBACK_RISING, NULL, 0);
}

/* Define BLE service for buttons */
void sms_button_define_services(void)
{
1000ae6c:	b510      	push	{r4, lr}
1000ae6e:	b082      	sub	sp, #8
    at_ble_status_t status;
    uint8_t init_value = 0;
1000ae70:	466b      	mov	r3, sp
1000ae72:	1dda      	adds	r2, r3, #7
1000ae74:	2300      	movs	r3, #0
1000ae76:	7013      	strb	r3, [r2, #0]
    sms_ble_service_init(BLE_SERV_BUTTON, &button_instance.service_handler, &init_value);
1000ae78:	4c09      	ldr	r4, [pc, #36]	; (1000aea0 <sms_button_define_services+0x34>)
1000ae7a:	0021      	movs	r1, r4
1000ae7c:	2000      	movs	r0, #0
1000ae7e:	4b09      	ldr	r3, [pc, #36]	; (1000aea4 <sms_button_define_services+0x38>)
1000ae80:	4798      	blx	r3
    if((status = sms_ble_primary_service_define(&button_instance.service_handler)) != AT_BLE_SUCCESS) {
1000ae82:	0020      	movs	r0, r4
1000ae84:	4b08      	ldr	r3, [pc, #32]	; (1000aea8 <sms_button_define_services+0x3c>)
1000ae86:	4798      	blx	r3
1000ae88:	1e04      	subs	r4, r0, #0
1000ae8a:	d006      	beq.n	1000ae9a <sms_button_define_services+0x2e>
        DBG_LOG("[sms_button_define_services]\tServices defining failed, reason 0x%x", status);
1000ae8c:	4807      	ldr	r0, [pc, #28]	; (1000aeac <sms_button_define_services+0x40>)
1000ae8e:	4b08      	ldr	r3, [pc, #32]	; (1000aeb0 <sms_button_define_services+0x44>)
1000ae90:	4798      	blx	r3
1000ae92:	0021      	movs	r1, r4
1000ae94:	4807      	ldr	r0, [pc, #28]	; (1000aeb4 <sms_button_define_services+0x48>)
1000ae96:	4b08      	ldr	r3, [pc, #32]	; (1000aeb8 <sms_button_define_services+0x4c>)
1000ae98:	4798      	blx	r3
    }
    else {
        DBG_LOG_DEV("[sms_button_define_services]\tServices defined, SMS button handle: %d", button_instance.service_handler.serv_handle);
    }
1000ae9a:	b002      	add	sp, #8
1000ae9c:	bd10      	pop	{r4, pc}
1000ae9e:	46c0      	nop			; (mov r8, r8)
1000aea0:	100195e4 	.word	0x100195e4
1000aea4:	1000aa81 	.word	0x1000aa81
1000aea8:	1000aa5d 	.word	0x1000aa5d
1000aeac:	10016638 	.word	0x10016638
1000aeb0:	1001548d 	.word	0x1001548d
1000aeb4:	10016ae4 	.word	0x10016ae4
1000aeb8:	1001536d 	.word	0x1001536d

1000aebc <sms_monitor_configure_gpio>:

#include "sms_common.h"

/* General functions */
void sms_monitor_configure_gpio(void)
{
1000aebc:	b510      	push	{r4, lr}
1000aebe:	b082      	sub	sp, #8
    struct gpio_config config_gpio_pin;
    gpio_get_config_defaults(&config_gpio_pin);
1000aec0:	ac01      	add	r4, sp, #4
1000aec2:	0020      	movs	r0, r4
1000aec4:	4b15      	ldr	r3, [pc, #84]	; (1000af1c <sms_monitor_configure_gpio+0x60>)
1000aec6:	4798      	blx	r3
    config_gpio_pin.direction  = GPIO_PIN_DIR_OUTPUT;
1000aec8:	2301      	movs	r3, #1
1000aeca:	7023      	strb	r3, [r4, #0]
    if(gpio_pin_set_config(DBG_PIN_1, &config_gpio_pin) != STATUS_OK) {
1000aecc:	0021      	movs	r1, r4
1000aece:	200e      	movs	r0, #14
1000aed0:	4b13      	ldr	r3, [pc, #76]	; (1000af20 <sms_monitor_configure_gpio+0x64>)
1000aed2:	4798      	blx	r3
1000aed4:	2800      	cmp	r0, #0
1000aed6:	d005      	beq.n	1000aee4 <sms_monitor_configure_gpio+0x28>
        DBG_LOG("Problem while setting gpio pin");
1000aed8:	4812      	ldr	r0, [pc, #72]	; (1000af24 <sms_monitor_configure_gpio+0x68>)
1000aeda:	4b13      	ldr	r3, [pc, #76]	; (1000af28 <sms_monitor_configure_gpio+0x6c>)
1000aedc:	4798      	blx	r3
1000aede:	4813      	ldr	r0, [pc, #76]	; (1000af2c <sms_monitor_configure_gpio+0x70>)
1000aee0:	4b13      	ldr	r3, [pc, #76]	; (1000af30 <sms_monitor_configure_gpio+0x74>)
1000aee2:	4798      	blx	r3
    }
    gpio_pin_set_output_level(DBG_PIN_1, DBG_PIN_LOW);
1000aee4:	2100      	movs	r1, #0
1000aee6:	200e      	movs	r0, #14
1000aee8:	4b12      	ldr	r3, [pc, #72]	; (1000af34 <sms_monitor_configure_gpio+0x78>)
1000aeea:	4798      	blx	r3
	
	gpio_get_config_defaults(&config_gpio_pin);
1000aeec:	ac01      	add	r4, sp, #4
1000aeee:	0020      	movs	r0, r4
1000aef0:	4b0a      	ldr	r3, [pc, #40]	; (1000af1c <sms_monitor_configure_gpio+0x60>)
1000aef2:	4798      	blx	r3
	config_gpio_pin.direction = GPIO_PIN_DIR_OUTPUT;
1000aef4:	2301      	movs	r3, #1
1000aef6:	7023      	strb	r3, [r4, #0]
	if(gpio_pin_set_config(DBG_PIN_2, &config_gpio_pin) != STATUS_OK) {
1000aef8:	0021      	movs	r1, r4
1000aefa:	200f      	movs	r0, #15
1000aefc:	4b08      	ldr	r3, [pc, #32]	; (1000af20 <sms_monitor_configure_gpio+0x64>)
1000aefe:	4798      	blx	r3
1000af00:	2800      	cmp	r0, #0
1000af02:	d005      	beq.n	1000af10 <sms_monitor_configure_gpio+0x54>
		DBG_LOG("Problem while setting gpio pin");
1000af04:	4807      	ldr	r0, [pc, #28]	; (1000af24 <sms_monitor_configure_gpio+0x68>)
1000af06:	4b08      	ldr	r3, [pc, #32]	; (1000af28 <sms_monitor_configure_gpio+0x6c>)
1000af08:	4798      	blx	r3
1000af0a:	4808      	ldr	r0, [pc, #32]	; (1000af2c <sms_monitor_configure_gpio+0x70>)
1000af0c:	4b08      	ldr	r3, [pc, #32]	; (1000af30 <sms_monitor_configure_gpio+0x74>)
1000af0e:	4798      	blx	r3
	}
	gpio_pin_set_output_level(DBG_PIN_2, DBG_PIN_LOW);
1000af10:	2100      	movs	r1, #0
1000af12:	200f      	movs	r0, #15
1000af14:	4b07      	ldr	r3, [pc, #28]	; (1000af34 <sms_monitor_configure_gpio+0x78>)
1000af16:	4798      	blx	r3
}
1000af18:	b002      	add	sp, #8
1000af1a:	bd10      	pop	{r4, pc}
1000af1c:	1000c541 	.word	0x1000c541
1000af20:	1000c551 	.word	0x1000c551
1000af24:	10016638 	.word	0x10016638
1000af28:	1001548d 	.word	0x1001548d
1000af2c:	10016b28 	.word	0x10016b28
1000af30:	1001536d 	.word	0x1001536d
1000af34:	1000c7a9 	.word	0x1000c7a9

1000af38 <sms_monitor_get_states>:

void sms_monitor_get_states(const char *label)
{
    DBG_LOG_DEV("%s...\t\tB-prev %d, B-cur %d, BLE 0x%02x, T1 %d, T2 %d, SMS %d", label, button_instance.previous_state, button_instance.current_state, ble_instance.current_state, timer1_current_mode, timer2_current_mode, sms_working_mode);
1000af38:	4b04      	ldr	r3, [pc, #16]	; (1000af4c <sms_monitor_get_states+0x14>)
1000af3a:	781b      	ldrb	r3, [r3, #0]
1000af3c:	4b04      	ldr	r3, [pc, #16]	; (1000af50 <sms_monitor_get_states+0x18>)
1000af3e:	781b      	ldrb	r3, [r3, #0]
1000af40:	4b04      	ldr	r3, [pc, #16]	; (1000af54 <sms_monitor_get_states+0x1c>)
1000af42:	781b      	ldrb	r3, [r3, #0]
1000af44:	4b04      	ldr	r3, [pc, #16]	; (1000af58 <sms_monitor_get_states+0x20>)
1000af46:	781b      	ldrb	r3, [r3, #0]
}
1000af48:	4770      	bx	lr
1000af4a:	46c0      	nop			; (mov r8, r8)
1000af4c:	100195d0 	.word	0x100195d0
1000af50:	10019538 	.word	0x10019538
1000af54:	1001970b 	.word	0x1001970b
1000af58:	100195cc 	.word	0x100195cc

1000af5c <sms_i2c_master_configure>:
#include <stdlib.h>
#include "sms_i2c.h"


void sms_i2c_master_configure(void)
{
1000af5c:	b530      	push	{r4, r5, lr}
1000af5e:	b087      	sub	sp, #28
    i2c_wpacket.data = malloc(I2C_DATA_LENGTH * sizeof(uint8_t));
1000af60:	2010      	movs	r0, #16
1000af62:	4c14      	ldr	r4, [pc, #80]	; (1000afb4 <sms_i2c_master_configure+0x58>)
1000af64:	47a0      	blx	r4
1000af66:	4b14      	ldr	r3, [pc, #80]	; (1000afb8 <sms_i2c_master_configure+0x5c>)
1000af68:	6058      	str	r0, [r3, #4]
    i2c_rpacket.data = malloc(I2C_DATA_LENGTH * sizeof(uint8_t));
1000af6a:	2010      	movs	r0, #16
1000af6c:	47a0      	blx	r4
1000af6e:	4b13      	ldr	r3, [pc, #76]	; (1000afbc <sms_i2c_master_configure+0x60>)
1000af70:	6058      	str	r0, [r3, #4]

    struct i2c_master_config config_i2c_master;
    i2c_master_get_config_defaults(&config_i2c_master);
1000af72:	ac01      	add	r4, sp, #4
1000af74:	0020      	movs	r0, r4
1000af76:	4b12      	ldr	r3, [pc, #72]	; (1000afc0 <sms_i2c_master_configure+0x64>)
1000af78:	4798      	blx	r3
    config_i2c_master.clock_source = SMS_I2C_MASTER_CLK_SRC;
1000af7a:	2303      	movs	r3, #3
1000af7c:	7023      	strb	r3, [r4, #0]
    config_i2c_master.clock_divider = SMS_I2C_MASTER_CLK_DIV;
1000af7e:	331b      	adds	r3, #27
1000af80:	8063      	strh	r3, [r4, #2]
    config_i2c_master.pin_number_pad0 = SMS_I2C_MASTER_PIN_SDA;
1000af82:	3b16      	subs	r3, #22
1000af84:	6063      	str	r3, [r4, #4]
    config_i2c_master.pin_number_pad1 = SMS_I2C_MASTER_PIN_SCL;
1000af86:	3301      	adds	r3, #1
1000af88:	60e3      	str	r3, [r4, #12]
    config_i2c_master.pinmux_sel_pad0 = SMS_I2C_MASTER_MUX_SDA;
1000af8a:	3b07      	subs	r3, #7
1000af8c:	60a3      	str	r3, [r4, #8]
    config_i2c_master.pinmux_sel_pad1 = SMS_I2C_MASTER_MUX_SCL;
1000af8e:	6123      	str	r3, [r4, #16]
    while(i2c_master_init(&i2c_master_instance, SMS_I2C_MASTER_PORT, &config_i2c_master) != STATUS_OK);
1000af90:	4d0c      	ldr	r5, [pc, #48]	; (1000afc4 <sms_i2c_master_configure+0x68>)
1000af92:	4c0d      	ldr	r4, [pc, #52]	; (1000afc8 <sms_i2c_master_configure+0x6c>)
1000af94:	aa01      	add	r2, sp, #4
1000af96:	490d      	ldr	r1, [pc, #52]	; (1000afcc <sms_i2c_master_configure+0x70>)
1000af98:	0028      	movs	r0, r5
1000af9a:	47a0      	blx	r4
1000af9c:	2800      	cmp	r0, #0
1000af9e:	d1f9      	bne.n	1000af94 <sms_i2c_master_configure+0x38>

    i2c_enable(i2c_master_instance.hw);
1000afa0:	4b08      	ldr	r3, [pc, #32]	; (1000afc4 <sms_i2c_master_configure+0x68>)
1000afa2:	681a      	ldr	r2, [r3, #0]
 *
 * \param[in]  i2c_module  Pointer to software module structure
 */
static inline void i2c_wait_for_idle(I2c *const i2c_module)
{
	while (i2c_module->I2C_STATUS.bit.I2C_ACTIVE) {
1000afa4:	2128      	movs	r1, #40	; 0x28
1000afa6:	5c53      	ldrb	r3, [r2, r1]
1000afa8:	07db      	lsls	r3, r3, #31
1000afaa:	d4fc      	bmi.n	1000afa6 <sms_i2c_master_configure+0x4a>
static inline void i2c_enable(I2c *const i2c_module)
{
	/* Wait for module to sync. */
	i2c_wait_for_idle(i2c_module);
	/* Enable module. */
	i2c_module->I2C_MODULE_ENABLE.reg = (1 << I2C_MODULE_ENABLE_ENABLE_Pos);
1000afac:	2301      	movs	r3, #1
1000afae:	7513      	strb	r3, [r2, #20]
}
1000afb0:	b007      	add	sp, #28
1000afb2:	bd30      	pop	{r4, r5, pc}
1000afb4:	100151e1 	.word	0x100151e1
1000afb8:	10019710 	.word	0x10019710
1000afbc:	100196dc 	.word	0x100196dc
1000afc0:	1000838d 	.word	0x1000838d
1000afc4:	100196e8 	.word	0x100196e8
1000afc8:	100083a5 	.word	0x100083a5
1000afcc:	40003000 	.word	0x40003000

1000afd0 <sms_i2c_master_write>:

int sms_i2c_master_write(uint8_t slave_addr, uint8_t reg_addr, uint8_t data_len, uint8_t const *data)
{
1000afd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    //DBG_LOG_DEV("i2c writing to 0x%02x at 0x%02x... data: ", slave_addr, reg_addr);
    uint16_t timeout = 0;
    i2c_wpacket.address = (uint8_t)slave_addr;
1000afd2:	4c12      	ldr	r4, [pc, #72]	; (1000b01c <sms_i2c_master_write+0x4c>)
1000afd4:	8020      	strh	r0, [r4, #0]
    i2c_wpacket.data_length = (uint8_t)(data_len + 1);
1000afd6:	1c50      	adds	r0, r2, #1
1000afd8:	b2c0      	uxtb	r0, r0
1000afda:	8060      	strh	r0, [r4, #2]
    i2c_wpacket.data[0] = (uint8_t)reg_addr;
1000afdc:	6860      	ldr	r0, [r4, #4]
1000afde:	7001      	strb	r1, [r0, #0]
    for(uint8_t i = 0; i < data_len; i++) {
1000afe0:	2a00      	cmp	r2, #0
1000afe2:	d00e      	beq.n	1000b002 <sms_i2c_master_write+0x32>
1000afe4:	2000      	movs	r0, #0
1000afe6:	1c41      	adds	r1, r0, #1
        i2c_wpacket.data[i+1] = (uint8_t)data[i];
1000afe8:	5c18      	ldrb	r0, [r3, r0]
1000afea:	6865      	ldr	r5, [r4, #4]
1000afec:	5468      	strb	r0, [r5, r1]
1000afee:	0008      	movs	r0, r1
    //DBG_LOG_DEV("i2c writing to 0x%02x at 0x%02x... data: ", slave_addr, reg_addr);
    uint16_t timeout = 0;
    i2c_wpacket.address = (uint8_t)slave_addr;
    i2c_wpacket.data_length = (uint8_t)(data_len + 1);
    i2c_wpacket.data[0] = (uint8_t)reg_addr;
    for(uint8_t i = 0; i < data_len; i++) {
1000aff0:	b2c9      	uxtb	r1, r1
1000aff2:	428a      	cmp	r2, r1
1000aff4:	d8f7      	bhi.n	1000afe6 <sms_i2c_master_write+0x16>
1000aff6:	e004      	b.n	1000b002 <sms_i2c_master_write+0x32>
1000aff8:	3c01      	subs	r4, #1
1000affa:	b2a4      	uxth	r4, r4
        i2c_wpacket.data[i+1] = (uint8_t)data[i];
        //DBG_LOG_CONT_DEV("0x%02x ", i2c_wpacket.data[i+1]);
    }
    while (i2c_master_write_packet_wait(&i2c_master_instance, &i2c_wpacket) != STATUS_OK) {
        /* Increment timeout counter and check if timed out. */
        if (timeout++ >= I2C_TIMEOUT) {
1000affc:	2c00      	cmp	r4, #0
1000affe:	d104      	bne.n	1000b00a <sms_i2c_master_write+0x3a>
1000b000:	e009      	b.n	1000b016 <sms_i2c_master_write+0x46>
    //DBG_LOG_DEV("i2c writing to 0x%02x at 0x%02x... data: ", slave_addr, reg_addr);
    uint16_t timeout = 0;
    i2c_wpacket.address = (uint8_t)slave_addr;
    i2c_wpacket.data_length = (uint8_t)(data_len + 1);
    i2c_wpacket.data[0] = (uint8_t)reg_addr;
    for(uint8_t i = 0; i < data_len; i++) {
1000b002:	4c07      	ldr	r4, [pc, #28]	; (1000b020 <sms_i2c_master_write+0x50>)
        i2c_wpacket.data[i+1] = (uint8_t)data[i];
        //DBG_LOG_CONT_DEV("0x%02x ", i2c_wpacket.data[i+1]);
    }
    while (i2c_master_write_packet_wait(&i2c_master_instance, &i2c_wpacket) != STATUS_OK) {
1000b004:	4e05      	ldr	r6, [pc, #20]	; (1000b01c <sms_i2c_master_write+0x4c>)
1000b006:	4d07      	ldr	r5, [pc, #28]	; (1000b024 <sms_i2c_master_write+0x54>)
1000b008:	4f07      	ldr	r7, [pc, #28]	; (1000b028 <sms_i2c_master_write+0x58>)
1000b00a:	0031      	movs	r1, r6
1000b00c:	0028      	movs	r0, r5
1000b00e:	47b8      	blx	r7
1000b010:	2800      	cmp	r0, #0
1000b012:	d1f1      	bne.n	1000aff8 <sms_i2c_master_write+0x28>
1000b014:	e001      	b.n	1000b01a <sms_i2c_master_write+0x4a>
        /* Increment timeout counter and check if timed out. */
        if (timeout++ >= I2C_TIMEOUT) {
            return -1;
1000b016:	2001      	movs	r0, #1
1000b018:	4240      	negs	r0, r0
        }
    }
    return 0;
}
1000b01a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000b01c:	10019710 	.word	0x10019710
1000b020:	000003e9 	.word	0x000003e9
1000b024:	100196e8 	.word	0x100196e8
1000b028:	100084b9 	.word	0x100084b9

1000b02c <sms_i2c_master_read>:

int sms_i2c_master_read(uint8_t slave_addr, uint8_t reg_addr, uint8_t data_len, uint8_t *data)
{
1000b02c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000b02e:	4647      	mov	r7, r8
1000b030:	b480      	push	{r7}
1000b032:	0017      	movs	r7, r2
1000b034:	4698      	mov	r8, r3
    //DBG_LOG("i2c reading from 0x%02x at 0x%02x... data: ", slave_addr, reg_addr);
    uint16_t timeout;
    i2c_wpacket.address = (uint8_t)slave_addr;
1000b036:	b280      	uxth	r0, r0
1000b038:	4b1d      	ldr	r3, [pc, #116]	; (1000b0b0 <sms_i2c_master_read+0x84>)
1000b03a:	8018      	strh	r0, [r3, #0]
    i2c_wpacket.data_length = 1;
1000b03c:	2201      	movs	r2, #1
1000b03e:	805a      	strh	r2, [r3, #2]
    i2c_wpacket.data[0] = (uint8_t)reg_addr;
1000b040:	685b      	ldr	r3, [r3, #4]
1000b042:	7019      	strb	r1, [r3, #0]
    i2c_rpacket.address = (uint8_t)slave_addr;
1000b044:	4b1b      	ldr	r3, [pc, #108]	; (1000b0b4 <sms_i2c_master_read+0x88>)
1000b046:	8018      	strh	r0, [r3, #0]
    i2c_rpacket.data_length = (uint8_t)data_len;
1000b048:	805f      	strh	r7, [r3, #2]
    
    timeout = 0;
    while(i2c_master_write_packet_wait_no_stop(&i2c_master_instance, &i2c_wpacket) != STATUS_OK) {
1000b04a:	4c1b      	ldr	r4, [pc, #108]	; (1000b0b8 <sms_i2c_master_read+0x8c>)
1000b04c:	4e18      	ldr	r6, [pc, #96]	; (1000b0b0 <sms_i2c_master_read+0x84>)
1000b04e:	4d1b      	ldr	r5, [pc, #108]	; (1000b0bc <sms_i2c_master_read+0x90>)
1000b050:	e003      	b.n	1000b05a <sms_i2c_master_read+0x2e>
1000b052:	3c01      	subs	r4, #1
1000b054:	b2a4      	uxth	r4, r4
		DBG_LOG_DEV("t/o %d", timeout);
        if(timeout++ >= I2C_TIMEOUT) {
1000b056:	2c00      	cmp	r4, #0
1000b058:	d01f      	beq.n	1000b09a <sms_i2c_master_read+0x6e>
    i2c_wpacket.data[0] = (uint8_t)reg_addr;
    i2c_rpacket.address = (uint8_t)slave_addr;
    i2c_rpacket.data_length = (uint8_t)data_len;
    
    timeout = 0;
    while(i2c_master_write_packet_wait_no_stop(&i2c_master_instance, &i2c_wpacket) != STATUS_OK) {
1000b05a:	0031      	movs	r1, r6
1000b05c:	4818      	ldr	r0, [pc, #96]	; (1000b0c0 <sms_i2c_master_read+0x94>)
1000b05e:	47a8      	blx	r5
1000b060:	2800      	cmp	r0, #0
1000b062:	d1f6      	bne.n	1000b052 <sms_i2c_master_read+0x26>
1000b064:	4e14      	ldr	r6, [pc, #80]	; (1000b0b8 <sms_i2c_master_read+0x8c>)
            return -1;
        }
    }
    
    timeout = 0;
    while(i2c_master_read_packet_wait(&i2c_master_instance, &i2c_rpacket) != STATUS_OK) {
1000b066:	4d13      	ldr	r5, [pc, #76]	; (1000b0b4 <sms_i2c_master_read+0x88>)
1000b068:	4c16      	ldr	r4, [pc, #88]	; (1000b0c4 <sms_i2c_master_read+0x98>)
1000b06a:	e003      	b.n	1000b074 <sms_i2c_master_read+0x48>
1000b06c:	3e01      	subs	r6, #1
1000b06e:	b2b6      	uxth	r6, r6
		DBG_LOG_DEV("t/o %d", timeout);
        if(timeout++ >= I2C_TIMEOUT) {
1000b070:	2e00      	cmp	r6, #0
1000b072:	d015      	beq.n	1000b0a0 <sms_i2c_master_read+0x74>
            return -1;
        }
    }
    
    timeout = 0;
    while(i2c_master_read_packet_wait(&i2c_master_instance, &i2c_rpacket) != STATUS_OK) {
1000b074:	0029      	movs	r1, r5
1000b076:	4812      	ldr	r0, [pc, #72]	; (1000b0c0 <sms_i2c_master_read+0x94>)
1000b078:	47a0      	blx	r4
1000b07a:	2800      	cmp	r0, #0
1000b07c:	d1f6      	bne.n	1000b06c <sms_i2c_master_read+0x40>
		DBG_LOG_DEV("t/o %d", timeout);
        if(timeout++ >= I2C_TIMEOUT) {
            return -1;
        }
    }
    for(uint8_t i = 0; i < data_len; i++) {
1000b07e:	2f00      	cmp	r7, #0
1000b080:	d011      	beq.n	1000b0a6 <sms_i2c_master_read+0x7a>
1000b082:	2300      	movs	r3, #0
        data[i] = i2c_rpacket.data[i];
1000b084:	490b      	ldr	r1, [pc, #44]	; (1000b0b4 <sms_i2c_master_read+0x88>)
1000b086:	684a      	ldr	r2, [r1, #4]
1000b088:	5cd2      	ldrb	r2, [r2, r3]
1000b08a:	4640      	mov	r0, r8
1000b08c:	54c2      	strb	r2, [r0, r3]
1000b08e:	3301      	adds	r3, #1
		DBG_LOG_DEV("t/o %d", timeout);
        if(timeout++ >= I2C_TIMEOUT) {
            return -1;
        }
    }
    for(uint8_t i = 0; i < data_len; i++) {
1000b090:	b2da      	uxtb	r2, r3
1000b092:	4297      	cmp	r7, r2
1000b094:	d8f7      	bhi.n	1000b086 <sms_i2c_master_read+0x5a>
        data[i] = i2c_rpacket.data[i];
        //DBG_LOG("0x%02x ", data[i]);
    }
    return 0;
1000b096:	2000      	movs	r0, #0
1000b098:	e006      	b.n	1000b0a8 <sms_i2c_master_read+0x7c>
    
    timeout = 0;
    while(i2c_master_write_packet_wait_no_stop(&i2c_master_instance, &i2c_wpacket) != STATUS_OK) {
		DBG_LOG_DEV("t/o %d", timeout);
        if(timeout++ >= I2C_TIMEOUT) {
            return -1;
1000b09a:	2001      	movs	r0, #1
1000b09c:	4240      	negs	r0, r0
1000b09e:	e003      	b.n	1000b0a8 <sms_i2c_master_read+0x7c>
    
    timeout = 0;
    while(i2c_master_read_packet_wait(&i2c_master_instance, &i2c_rpacket) != STATUS_OK) {
		DBG_LOG_DEV("t/o %d", timeout);
        if(timeout++ >= I2C_TIMEOUT) {
            return -1;
1000b0a0:	2001      	movs	r0, #1
1000b0a2:	4240      	negs	r0, r0
1000b0a4:	e000      	b.n	1000b0a8 <sms_i2c_master_read+0x7c>
    }
    for(uint8_t i = 0; i < data_len; i++) {
        data[i] = i2c_rpacket.data[i];
        //DBG_LOG("0x%02x ", data[i]);
    }
    return 0;
1000b0a6:	2000      	movs	r0, #0
1000b0a8:	bc04      	pop	{r2}
1000b0aa:	4690      	mov	r8, r2
1000b0ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000b0ae:	46c0      	nop			; (mov r8, r8)
1000b0b0:	10019710 	.word	0x10019710
1000b0b4:	100196dc 	.word	0x100196dc
1000b0b8:	000003e9 	.word	0x000003e9
1000b0bc:	100084e9 	.word	0x100084e9
1000b0c0:	100196e8 	.word	0x100196e8
1000b0c4:	10008489 	.word	0x10008489

1000b0c8 <sms_mpu_interrupt_callback>:
	mpu_device.int_enabled = false;
}

/* Callback --> send interrupt message to platform */
void sms_mpu_interrupt_callback(void)
{
1000b0c8:	b510      	push	{r4, lr}
	if(mpu_device.int_enabled) {
1000b0ca:	2328      	movs	r3, #40	; 0x28
1000b0cc:	4a06      	ldr	r2, [pc, #24]	; (1000b0e8 <sms_mpu_interrupt_callback+0x20>)
1000b0ce:	5cd3      	ldrb	r3, [r2, r3]
1000b0d0:	2b00      	cmp	r3, #0
1000b0d2:	d008      	beq.n	1000b0e6 <sms_mpu_interrupt_callback+0x1e>
		mpu_device.new_int = true;
1000b0d4:	2101      	movs	r1, #1
1000b0d6:	2329      	movs	r3, #41	; 0x29
1000b0d8:	54d1      	strb	r1, [r2, r3]
		send_plf_int_msg_ind(SMS_MPU_DRDY_PIN, GPIO_CALLBACK_RISING, NULL, 0);
1000b0da:	2300      	movs	r3, #0
1000b0dc:	2200      	movs	r2, #0
1000b0de:	3101      	adds	r1, #1
1000b0e0:	201e      	movs	r0, #30
1000b0e2:	4c02      	ldr	r4, [pc, #8]	; (1000b0ec <sms_mpu_interrupt_callback+0x24>)
1000b0e4:	47a0      	blx	r4
	}
}
1000b0e6:	bd10      	pop	{r4, pc}
1000b0e8:	1001953c 	.word	0x1001953c
1000b0ec:	1000f46d 	.word	0x1000f46d

1000b0f0 <sms_mpu_configure_gpio>:
#include "sms_mpu.h"

//static struct hal_s hal = {0};
    
void sms_mpu_configure_gpio(void)
{
1000b0f0:	b510      	push	{r4, lr}
1000b0f2:	b082      	sub	sp, #8
    struct gpio_config config_gpio_pin;

    /* Data ready interrupt from IMU */
    gpio_get_config_defaults(&config_gpio_pin);
1000b0f4:	ac01      	add	r4, sp, #4
1000b0f6:	0020      	movs	r0, r4
1000b0f8:	4b0a      	ldr	r3, [pc, #40]	; (1000b124 <sms_mpu_configure_gpio+0x34>)
1000b0fa:	4798      	blx	r3
    config_gpio_pin.direction = GPIO_PIN_DIR_INPUT;
1000b0fc:	2300      	movs	r3, #0
1000b0fe:	7023      	strb	r3, [r4, #0]
    config_gpio_pin.input_pull = GPIO_PIN_PULL_DOWN;
1000b100:	3302      	adds	r3, #2
1000b102:	7063      	strb	r3, [r4, #1]
    config_gpio_pin.aon_wakeup = true;
1000b104:	3b01      	subs	r3, #1
1000b106:	70e3      	strb	r3, [r4, #3]
    if(gpio_pin_set_config(SMS_MPU_DRDY_PIN, &config_gpio_pin) != STATUS_OK) {
1000b108:	0021      	movs	r1, r4
1000b10a:	201e      	movs	r0, #30
1000b10c:	4b06      	ldr	r3, [pc, #24]	; (1000b128 <sms_mpu_configure_gpio+0x38>)
1000b10e:	4798      	blx	r3
1000b110:	2800      	cmp	r0, #0
1000b112:	d005      	beq.n	1000b120 <sms_mpu_configure_gpio+0x30>
        DBG_LOG("[sms_imu_configure_gpio]\tProblem while setting up IMU DRDY pin");
1000b114:	4805      	ldr	r0, [pc, #20]	; (1000b12c <sms_mpu_configure_gpio+0x3c>)
1000b116:	4b06      	ldr	r3, [pc, #24]	; (1000b130 <sms_mpu_configure_gpio+0x40>)
1000b118:	4798      	blx	r3
1000b11a:	4806      	ldr	r0, [pc, #24]	; (1000b134 <sms_mpu_configure_gpio+0x44>)
1000b11c:	4b06      	ldr	r3, [pc, #24]	; (1000b138 <sms_mpu_configure_gpio+0x48>)
1000b11e:	4798      	blx	r3
    //config_gpio_pin.direction = GPIO_PIN_DIR_OUTPUT;
    //if(!gpio_pin_set_config(SMS_MPU_VCC_PIN, &config_gpio_pin) != STATUS_OK) {
        //DBG_LOG("[sms_imu_configure_gpio]\tProblem while setting up MPU VCC pin");
    //}
    //gpio_pin_set_output_level(SMS_MPU_VCC_PIN, true);
}
1000b120:	b002      	add	sp, #8
1000b122:	bd10      	pop	{r4, pc}
1000b124:	1000c541 	.word	0x1000c541
1000b128:	1000c551 	.word	0x1000c551
1000b12c:	10016638 	.word	0x10016638
1000b130:	1001548d 	.word	0x1001548d
1000b134:	10016b48 	.word	0x10016b48
1000b138:	1001536d 	.word	0x1001536d

1000b13c <sms_mpu_register_callbacks>:

/* Register GPIO interrupt callback */
void sms_mpu_register_callbacks(void)
{
1000b13c:	b510      	push	{r4, lr}
    /* MPU-9250 interrupt callback */
    gpio_register_callback(SMS_MPU_DRDY_PIN, sms_mpu_interrupt_callback, GPIO_CALLBACK_RISING);
1000b13e:	2202      	movs	r2, #2
1000b140:	4902      	ldr	r1, [pc, #8]	; (1000b14c <sms_mpu_register_callbacks+0x10>)
1000b142:	201e      	movs	r0, #30
1000b144:	4b02      	ldr	r3, [pc, #8]	; (1000b150 <sms_mpu_register_callbacks+0x14>)
1000b146:	4798      	blx	r3
}
1000b148:	bd10      	pop	{r4, pc}
1000b14a:	46c0      	nop			; (mov r8, r8)
1000b14c:	1000b0c9 	.word	0x1000b0c9
1000b150:	1000c981 	.word	0x1000c981

1000b154 <sms_mpu_initialize>:
		mpu_device.new_int = true;
		send_plf_int_msg_ind(SMS_MPU_DRDY_PIN, GPIO_CALLBACK_RISING, NULL, 0);
	}
}

int sms_mpu_initialize(void) {
1000b154:	b570      	push	{r4, r5, r6, lr}
    //unsigned char accel_fsr = 0;
    //unsigned short gyro_rate, gyro_fsr, compass_fsr;
    
    /* Initialize MPU-9250 without interrupt parameter since this has to be set independently */
    DBG_LOG_DEV("Initializing MPU...");
    res = mpu_init(NULL);
1000b156:	2000      	movs	r0, #0
1000b158:	4b20      	ldr	r3, [pc, #128]	; (1000b1dc <sms_mpu_initialize+0x88>)
1000b15a:	4798      	blx	r3
    if(res) {
1000b15c:	2800      	cmp	r0, #0
1000b15e:	d13a      	bne.n	1000b1d6 <sms_mpu_initialize+0x82>
        DBG_LOG_CONT_DEV(" failed!");
        return -1;
    }
    DBG_LOG_DEV("Setting up MPU...");
    mpu_set_sensors(INV_XYZ_GYRO | INV_XYZ_ACCEL | INV_XYZ_COMPASS);
1000b160:	3079      	adds	r0, #121	; 0x79
1000b162:	4b1f      	ldr	r3, [pc, #124]	; (1000b1e0 <sms_mpu_initialize+0x8c>)
1000b164:	4798      	blx	r3
    mpu_configure_fifo(INV_XYZ_GYRO | INV_XYZ_ACCEL);
1000b166:	2078      	movs	r0, #120	; 0x78
1000b168:	4b1e      	ldr	r3, [pc, #120]	; (1000b1e4 <sms_mpu_initialize+0x90>)
1000b16a:	4798      	blx	r3
    mpu_set_sample_rate(SMS_MPU_SAMPLE_RATE_HZ);
1000b16c:	2032      	movs	r0, #50	; 0x32
1000b16e:	4b1e      	ldr	r3, [pc, #120]	; (1000b1e8 <sms_mpu_initialize+0x94>)
1000b170:	4798      	blx	r3
    mpu_set_compass_sample_rate(SMS_MPU_COMPASS_RATE_HZ);
1000b172:	2032      	movs	r0, #50	; 0x32
1000b174:	4b1d      	ldr	r3, [pc, #116]	; (1000b1ec <sms_mpu_initialize+0x98>)
1000b176:	4798      	blx	r3
    mpu_get_sample_rate(&mpu_device.hal.sample_rate);
1000b178:	4d1d      	ldr	r5, [pc, #116]	; (1000b1f0 <sms_mpu_initialize+0x9c>)
1000b17a:	0028      	movs	r0, r5
1000b17c:	4b1d      	ldr	r3, [pc, #116]	; (1000b1f4 <sms_mpu_initialize+0xa0>)
1000b17e:	4798      	blx	r3
    mpu_get_accel_fsr(&mpu_device.hal.accel_fsr);
1000b180:	1f68      	subs	r0, r5, #5
1000b182:	4b1d      	ldr	r3, [pc, #116]	; (1000b1f8 <sms_mpu_initialize+0xa4>)
1000b184:	4798      	blx	r3
    mpu_get_compass_fsr(&mpu_device.hal.compass_fsr);
1000b186:	1ea8      	subs	r0, r5, #2
1000b188:	4b1c      	ldr	r3, [pc, #112]	; (1000b1fc <sms_mpu_initialize+0xa8>)
1000b18a:	4798      	blx	r3
    
    mpu_device.hal.sensors = (SMS_MPU_ACCEL_ON | SMS_MPU_GYRO_ON | SMS_MPU_COMPASS_ON);
1000b18c:	1fac      	subs	r4, r5, #6
1000b18e:	2307      	movs	r3, #7
1000b190:	76eb      	strb	r3, [r5, #27]
    mpu_device.hal.dmp_features = (DMP_FEATURE_GYRO_CAL | DMP_FEATURE_SEND_RAW_ACCEL | DMP_FEATURE_SEND_ANY_GYRO);
1000b192:	20f0      	movs	r0, #240	; 0xf0
1000b194:	0040      	lsls	r0, r0, #1
1000b196:	83e8      	strh	r0, [r5, #30]
    dmp_enable_feature(mpu_device.hal.dmp_features);
1000b198:	4b19      	ldr	r3, [pc, #100]	; (1000b200 <sms_mpu_initialize+0xac>)
1000b19a:	4798      	blx	r3
    dmp_set_fifo_rate(SMS_MPU_SAMPLE_RATE_HZ);
1000b19c:	2032      	movs	r0, #50	; 0x32
1000b19e:	4b19      	ldr	r3, [pc, #100]	; (1000b204 <sms_mpu_initialize+0xb0>)
1000b1a0:	4798      	blx	r3
    mpu_set_dmp_state(1);
1000b1a2:	2001      	movs	r0, #1
1000b1a4:	4b18      	ldr	r3, [pc, #96]	; (1000b208 <sms_mpu_initialize+0xb4>)
1000b1a6:	4798      	blx	r3
    mpu_device.hal.dmp_on = 1;
1000b1a8:	2301      	movs	r3, #1
1000b1aa:	2222      	movs	r2, #34	; 0x22
1000b1ac:	54a3      	strb	r3, [r4, r2]
	mpu_device.int_enabled = true;
1000b1ae:	3206      	adds	r2, #6
1000b1b0:	54a3      	strb	r3, [r4, r2]
	mpu_device.new_int = false;
1000b1b2:	2300      	movs	r3, #0
1000b1b4:	3201      	adds	r2, #1
1000b1b6:	54a3      	strb	r3, [r4, r2]
    mpu_device.compass_cnt = 0;
1000b1b8:	3201      	adds	r2, #1
1000b1ba:	54a3      	strb	r3, [r4, r2]
    mpu_device.temp_cnt = 0;
1000b1bc:	3201      	adds	r2, #1
1000b1be:	54a3      	strb	r3, [r4, r2]
    mpu_device.new_compass = false;
1000b1c0:	3201      	adds	r2, #1
1000b1c2:	54a3      	strb	r3, [r4, r2]
    mpu_device.new_temp = false;
1000b1c4:	3201      	adds	r2, #1
1000b1c6:	54a3      	strb	r3, [r4, r2]
	mpu_device.rts = false;
1000b1c8:	3201      	adds	r2, #1
1000b1ca:	54a3      	strb	r3, [r4, r2]
	mpu_device.state = MPU_STATE_ON;
1000b1cc:	3a2c      	subs	r2, #44	; 0x2c
1000b1ce:	332f      	adds	r3, #47	; 0x2f
1000b1d0:	54e2      	strb	r2, [r4, r3]
    
    return 0;
1000b1d2:	2000      	movs	r0, #0
1000b1d4:	e001      	b.n	1000b1da <sms_mpu_initialize+0x86>
    /* Initialize MPU-9250 without interrupt parameter since this has to be set independently */
    DBG_LOG_DEV("Initializing MPU...");
    res = mpu_init(NULL);
    if(res) {
        DBG_LOG_CONT_DEV(" failed!");
        return -1;
1000b1d6:	2001      	movs	r0, #1
1000b1d8:	4240      	negs	r0, r0
    mpu_device.new_temp = false;
	mpu_device.rts = false;
	mpu_device.state = MPU_STATE_ON;
    
    return 0;
}
1000b1da:	bd70      	pop	{r4, r5, r6, pc}
1000b1dc:	10009995 	.word	0x10009995
1000b1e0:	100097ad 	.word	0x100097ad
1000b1e4:	10009169 	.word	0x10009169
1000b1e8:	100096d9 	.word	0x100096d9
1000b1ec:	100090f1 	.word	0x100090f1
1000b1f0:	10019542 	.word	0x10019542
1000b1f4:	100090d5 	.word	0x100090d5
1000b1f8:	10008f39 	.word	0x10008f39
1000b1fc:	10009e9d 	.word	0x10009e9d
1000b200:	1000a30d 	.word	0x1000a30d
1000b204:	10009ead 	.word	0x10009ead
1000b208:	10009d3d 	.word	0x10009d3d

1000b20c <sms_mpu_poll_data>:

/* Extract available IMU data */
int sms_mpu_poll_data(void)
{
1000b20c:	b530      	push	{r4, r5, lr}
1000b20e:	b085      	sub	sp, #20
    unsigned char sensors;
    unsigned char more;
    unsigned long sensor_timestamp;
    int res;
    
    mpu_device.hal.new_data = 0;
1000b210:	4c1e      	ldr	r4, [pc, #120]	; (1000b28c <sms_mpu_poll_data+0x80>)
1000b212:	2200      	movs	r2, #0
1000b214:	2320      	movs	r3, #32
1000b216:	54e2      	strb	r2, [r4, r3]
    
    mpu_read_fifo(mpu_device.hal.gyro, mpu_device.hal.accel, &sensor_timestamp, &sensors, &more);
1000b218:	0021      	movs	r1, r4
1000b21a:	310e      	adds	r1, #14
1000b21c:	0020      	movs	r0, r4
1000b21e:	3008      	adds	r0, #8
1000b220:	3b12      	subs	r3, #18
1000b222:	446b      	add	r3, sp
1000b224:	9300      	str	r3, [sp, #0]
1000b226:	230f      	movs	r3, #15
1000b228:	446b      	add	r3, sp
1000b22a:	aa02      	add	r2, sp, #8
1000b22c:	4d18      	ldr	r5, [pc, #96]	; (1000b290 <sms_mpu_poll_data+0x84>)
1000b22e:	47a8      	blx	r5
    
    //if(more) {
        //mpu_device.hal.new_data = 1;
    //}
    
    if(mpu_device.temp_cnt++ > SMS_MPU_TEMP_MULTIPLIER) {
1000b230:	232b      	movs	r3, #43	; 0x2b
1000b232:	5ce3      	ldrb	r3, [r4, r3]
1000b234:	2b01      	cmp	r3, #1
1000b236:	d804      	bhi.n	1000b242 <sms_mpu_poll_data+0x36>
1000b238:	3301      	adds	r3, #1
1000b23a:	222b      	movs	r2, #43	; 0x2b
1000b23c:	4913      	ldr	r1, [pc, #76]	; (1000b28c <sms_mpu_poll_data+0x80>)
1000b23e:	548b      	strb	r3, [r1, r2]
1000b240:	e00b      	b.n	1000b25a <sms_mpu_poll_data+0x4e>
        mpu_device.temp_cnt = 0;
1000b242:	4c12      	ldr	r4, [pc, #72]	; (1000b28c <sms_mpu_poll_data+0x80>)
1000b244:	2200      	movs	r2, #0
1000b246:	232b      	movs	r3, #43	; 0x2b
1000b248:	54e2      	strb	r2, [r4, r3]
        mpu_get_temperature(&mpu_device.hal.temperature, &sensor_timestamp);
1000b24a:	0020      	movs	r0, r4
1000b24c:	301c      	adds	r0, #28
1000b24e:	a902      	add	r1, sp, #8
1000b250:	4b10      	ldr	r3, [pc, #64]	; (1000b294 <sms_mpu_poll_data+0x88>)
1000b252:	4798      	blx	r3
        mpu_device.new_temp = true;
1000b254:	2201      	movs	r2, #1
1000b256:	232d      	movs	r3, #45	; 0x2d
1000b258:	54e2      	strb	r2, [r4, r3]
    }
    
    if(mpu_device.compass_cnt++ > SMS_MPU_COMPASS_MULTIPLIER) {
1000b25a:	232a      	movs	r3, #42	; 0x2a
1000b25c:	4a0b      	ldr	r2, [pc, #44]	; (1000b28c <sms_mpu_poll_data+0x80>)
1000b25e:	5cd3      	ldrb	r3, [r2, r3]
1000b260:	2b01      	cmp	r3, #1
1000b262:	d804      	bhi.n	1000b26e <sms_mpu_poll_data+0x62>
1000b264:	3301      	adds	r3, #1
1000b266:	222a      	movs	r2, #42	; 0x2a
1000b268:	4908      	ldr	r1, [pc, #32]	; (1000b28c <sms_mpu_poll_data+0x80>)
1000b26a:	548b      	strb	r3, [r1, r2]
1000b26c:	e00b      	b.n	1000b286 <sms_mpu_poll_data+0x7a>
        mpu_device.compass_cnt = 0;
1000b26e:	4c07      	ldr	r4, [pc, #28]	; (1000b28c <sms_mpu_poll_data+0x80>)
1000b270:	2200      	movs	r2, #0
1000b272:	232a      	movs	r3, #42	; 0x2a
1000b274:	54e2      	strb	r2, [r4, r3]
        mpu_get_compass_reg(mpu_device.hal.compass, &sensor_timestamp);
1000b276:	0020      	movs	r0, r4
1000b278:	3014      	adds	r0, #20
1000b27a:	a902      	add	r1, sp, #8
1000b27c:	4b06      	ldr	r3, [pc, #24]	; (1000b298 <sms_mpu_poll_data+0x8c>)
1000b27e:	4798      	blx	r3
        mpu_device.new_compass = true;
1000b280:	2201      	movs	r2, #1
1000b282:	232c      	movs	r3, #44	; 0x2c
1000b284:	54e2      	strb	r2, [r4, r3]
    }
	
	//mpu_device.rts = true;

    return 0;
}
1000b286:	2000      	movs	r0, #0
1000b288:	b005      	add	sp, #20
1000b28a:	bd30      	pop	{r4, r5, pc}
1000b28c:	1001953c 	.word	0x1001953c
1000b290:	100091d5 	.word	0x100091d5
1000b294:	10008be9 	.word	0x10008be9
1000b298:	10009de1 	.word	0x10009de1

1000b29c <sms_mpu_define_services>:

void sms_mpu_define_services(void)
{
1000b29c:	b510      	push	{r4, lr}
1000b29e:	b082      	sub	sp, #8
    at_ble_status_t status;
    uint8_t init_value = 0;
1000b2a0:	466b      	mov	r3, sp
1000b2a2:	1dda      	adds	r2, r3, #7
1000b2a4:	2300      	movs	r3, #0
1000b2a6:	7013      	strb	r3, [r2, #0]
    sms_ble_service_init(BLE_SERV_MPU, &mpu_device.service_handler, &init_value);
1000b2a8:	4c09      	ldr	r4, [pc, #36]	; (1000b2d0 <sms_mpu_define_services+0x34>)
1000b2aa:	0021      	movs	r1, r4
1000b2ac:	2002      	movs	r0, #2
1000b2ae:	4b09      	ldr	r3, [pc, #36]	; (1000b2d4 <sms_mpu_define_services+0x38>)
1000b2b0:	4798      	blx	r3
    if((status = sms_ble_primary_service_define(&mpu_device.service_handler)) != AT_BLE_SUCCESS) {
1000b2b2:	0020      	movs	r0, r4
1000b2b4:	4b08      	ldr	r3, [pc, #32]	; (1000b2d8 <sms_mpu_define_services+0x3c>)
1000b2b6:	4798      	blx	r3
1000b2b8:	1e04      	subs	r4, r0, #0
1000b2ba:	d006      	beq.n	1000b2ca <sms_mpu_define_services+0x2e>
        DBG_LOG("[sms_mpu_define_services]\tServices defining failed, reason 0x%x", status);
1000b2bc:	4807      	ldr	r0, [pc, #28]	; (1000b2dc <sms_mpu_define_services+0x40>)
1000b2be:	4b08      	ldr	r3, [pc, #32]	; (1000b2e0 <sms_mpu_define_services+0x44>)
1000b2c0:	4798      	blx	r3
1000b2c2:	0021      	movs	r1, r4
1000b2c4:	4807      	ldr	r0, [pc, #28]	; (1000b2e4 <sms_mpu_define_services+0x48>)
1000b2c6:	4b08      	ldr	r3, [pc, #32]	; (1000b2e8 <sms_mpu_define_services+0x4c>)
1000b2c8:	4798      	blx	r3
    }
    else {
        DBG_LOG_DEV("[sms_mpu_define_services]\tServices defined, SMS MPU handle: %d", mpu_device.service_handler.serv_handle);
    }
1000b2ca:	b002      	add	sp, #8
1000b2cc:	bd10      	pop	{r4, pc}
1000b2ce:	46c0      	nop			; (mov r8, r8)
1000b2d0:	1001956c 	.word	0x1001956c
1000b2d4:	1000aa81 	.word	0x1000aa81
1000b2d8:	1000aa5d 	.word	0x1000aa5d
1000b2dc:	10016638 	.word	0x10016638
1000b2e0:	1001548d 	.word	0x1001548d
1000b2e4:	10016b88 	.word	0x10016b88
1000b2e8:	1001536d 	.word	0x1001536d

1000b2ec <sms_led_switch_on>:
    sms_led_switch_off(SMS_LED_0_PIN);
}


void sms_led_switch_on(enum sms_leds led)
{
1000b2ec:	b510      	push	{r4, lr}
    gpio_pin_set_output_level(led, SMS_LED_ACTIVE);
1000b2ee:	2100      	movs	r1, #0
1000b2f0:	4b01      	ldr	r3, [pc, #4]	; (1000b2f8 <sms_led_switch_on+0xc>)
1000b2f2:	4798      	blx	r3
}
1000b2f4:	bd10      	pop	{r4, pc}
1000b2f6:	46c0      	nop			; (mov r8, r8)
1000b2f8:	1000c7a9 	.word	0x1000c7a9

1000b2fc <sms_led_switch_off>:


void sms_led_switch_off(enum sms_leds led)
{
1000b2fc:	b510      	push	{r4, lr}
    gpio_pin_set_output_level(led, SMS_LED_INACTIVE);
1000b2fe:	2101      	movs	r1, #1
1000b300:	4b01      	ldr	r3, [pc, #4]	; (1000b308 <sms_led_switch_off+0xc>)
1000b302:	4798      	blx	r3
}
1000b304:	bd10      	pop	{r4, pc}
1000b306:	46c0      	nop			; (mov r8, r8)
1000b308:	1000c7a9 	.word	0x1000c7a9

1000b30c <sms_led_gpio_init>:
 */ 

#include "sms_led.h"

void sms_led_gpio_init(void)
{
1000b30c:	b510      	push	{r4, lr}
1000b30e:	b082      	sub	sp, #8
    struct gpio_config config_gpio_pin;

    /* LED0 @ GPIO_LP_GPIO_22 */
    gpio_get_config_defaults(&config_gpio_pin);
1000b310:	ac01      	add	r4, sp, #4
1000b312:	0020      	movs	r0, r4
1000b314:	4b06      	ldr	r3, [pc, #24]	; (1000b330 <sms_led_gpio_init+0x24>)
1000b316:	4798      	blx	r3
    config_gpio_pin.direction = GPIO_PIN_DIR_OUTPUT;
1000b318:	2301      	movs	r3, #1
1000b31a:	7023      	strb	r3, [r4, #0]
    if(gpio_pin_set_config(SMS_LED_0_PIN, &config_gpio_pin) != STATUS_OK) {
1000b31c:	0021      	movs	r1, r4
1000b31e:	2016      	movs	r0, #22
1000b320:	4b04      	ldr	r3, [pc, #16]	; (1000b334 <sms_led_gpio_init+0x28>)
1000b322:	4798      	blx	r3
        DBG_LOG_DEV("[sms_led_gpio_init]\tproblem while setting up led0");
    }
    sms_led_switch_off(SMS_LED_0_PIN);
1000b324:	2016      	movs	r0, #22
1000b326:	4b04      	ldr	r3, [pc, #16]	; (1000b338 <sms_led_gpio_init+0x2c>)
1000b328:	4798      	blx	r3
}
1000b32a:	b002      	add	sp, #8
1000b32c:	bd10      	pop	{r4, pc}
1000b32e:	46c0      	nop			; (mov r8, r8)
1000b330:	1000c541 	.word	0x1000c541
1000b334:	1000c551 	.word	0x1000c551
1000b338:	1000b2fd 	.word	0x1000b2fd

1000b33c <sms_led_toggle>:
    gpio_pin_set_output_level(led, SMS_LED_INACTIVE);
}


void sms_led_toggle(enum sms_leds led)
{
1000b33c:	b510      	push	{r4, lr}
1000b33e:	0004      	movs	r4, r0
}


bool sms_led_get_state(enum sms_leds led)
{
    return gpio_pin_get_output_level(led);
1000b340:	4b05      	ldr	r3, [pc, #20]	; (1000b358 <sms_led_toggle+0x1c>)
1000b342:	4798      	blx	r3


void sms_led_toggle(enum sms_leds led)
{
    bool state = sms_led_get_state(led);
    if(state == SMS_LED_ACTIVE) sms_led_switch_off(led);
1000b344:	2800      	cmp	r0, #0
1000b346:	d103      	bne.n	1000b350 <sms_led_toggle+0x14>
1000b348:	0020      	movs	r0, r4
1000b34a:	4b04      	ldr	r3, [pc, #16]	; (1000b35c <sms_led_toggle+0x20>)
1000b34c:	4798      	blx	r3
1000b34e:	e002      	b.n	1000b356 <sms_led_toggle+0x1a>
    else sms_led_switch_on(led);
1000b350:	0020      	movs	r0, r4
1000b352:	4b03      	ldr	r3, [pc, #12]	; (1000b360 <sms_led_toggle+0x24>)
1000b354:	4798      	blx	r3
}
1000b356:	bd10      	pop	{r4, pc}
1000b358:	1000c759 	.word	0x1000c759
1000b35c:	1000b2fd 	.word	0x1000b2fd
1000b360:	1000b2ed 	.word	0x1000b2ed

1000b364 <sms_led_blink_start>:
    return gpio_pin_get_output_level(led);
}


void sms_led_blink_start(enum sms_leds led)
{
1000b364:	b510      	push	{r4, lr}
    sms_led_switch_on(led);
1000b366:	4b0c      	ldr	r3, [pc, #48]	; (1000b398 <sms_led_blink_start+0x34>)
1000b368:	4798      	blx	r3
    sms_led_blink_cnt = 0;
1000b36a:	2200      	movs	r2, #0
1000b36c:	4b0b      	ldr	r3, [pc, #44]	; (1000b39c <sms_led_blink_start+0x38>)
1000b36e:	701a      	strb	r2, [r3, #0]
    uint32_t delay = 0;
    switch(timer2_current_mode) {
1000b370:	4b0b      	ldr	r3, [pc, #44]	; (1000b3a0 <sms_led_blink_start+0x3c>)
1000b372:	781b      	ldrb	r3, [r3, #0]
1000b374:	b2db      	uxtb	r3, r3
1000b376:	2b02      	cmp	r3, #2
1000b378:	d002      	beq.n	1000b380 <sms_led_blink_start+0x1c>
1000b37a:	2b03      	cmp	r3, #3
1000b37c:	d002      	beq.n	1000b384 <sms_led_blink_start+0x20>
1000b37e:	e004      	b.n	1000b38a <sms_led_blink_start+0x26>
        case TIMER2_MODE_LED_STARTUP:
        delay = SMS_BLINK_STARTUP_MS;
1000b380:	2164      	movs	r1, #100	; 0x64
1000b382:	e003      	b.n	1000b38c <sms_led_blink_start+0x28>
        break;
        
        case TIMER2_MODE_LED_SHUTDOWN:
        delay = SMS_BLINK_SHTDWN_MS;
1000b384:	21c8      	movs	r1, #200	; 0xc8
1000b386:	0049      	lsls	r1, r1, #1
        break;
1000b388:	e000      	b.n	1000b38c <sms_led_blink_start+0x28>

void sms_led_blink_start(enum sms_leds led)
{
    sms_led_switch_on(led);
    sms_led_blink_cnt = 0;
    uint32_t delay = 0;
1000b38a:	2100      	movs	r1, #0
        
        default:
        break;
    }

    sms_dualtimer_start(TIMER_UNIT_MS, delay, DUALTIMER_TIMER2);
1000b38c:	2201      	movs	r2, #1
1000b38e:	2001      	movs	r0, #1
1000b390:	4b04      	ldr	r3, [pc, #16]	; (1000b3a4 <sms_led_blink_start+0x40>)
1000b392:	4798      	blx	r3
}
1000b394:	bd10      	pop	{r4, pc}
1000b396:	46c0      	nop			; (mov r8, r8)
1000b398:	1000b2ed 	.word	0x1000b2ed
1000b39c:	10019750 	.word	0x10019750
1000b3a0:	1001970b 	.word	0x1001970b
1000b3a4:	1000ba31 	.word	0x1000ba31

1000b3a8 <sms_pressure_init_variables>:

#include "sms_pressure.h"

void sms_pressure_init_variables(void)
{
	pressure_device.hal.current_state = MS58_STATE_NONE;
1000b3a8:	4b06      	ldr	r3, [pc, #24]	; (1000b3c4 <sms_pressure_init_variables+0x1c>)
1000b3aa:	2200      	movs	r2, #0
1000b3ac:	2125      	movs	r1, #37	; 0x25
1000b3ae:	545a      	strb	r2, [r3, r1]
	pressure_device.state = PRESSURE_STATE_OFF;
1000b3b0:	3106      	adds	r1, #6
1000b3b2:	545a      	strb	r2, [r3, r1]
	pressure_device.rts = false;
1000b3b4:	3901      	subs	r1, #1
1000b3b6:	545a      	strb	r2, [r3, r1]
	pressure_device.int_enabled = false;
1000b3b8:	3902      	subs	r1, #2
1000b3ba:	545a      	strb	r2, [r3, r1]
	pressure_device.new_int = false;
1000b3bc:	3101      	adds	r1, #1
1000b3be:	545a      	strb	r2, [r3, r1]
}
1000b3c0:	4770      	bx	lr
1000b3c2:	46c0      	nop			; (mov r8, r8)
1000b3c4:	10019658 	.word	0x10019658

1000b3c8 <sms_pressure_ms58_reset>:
    }
    return STATUS_ERR_IO;
}

void sms_pressure_ms58_reset(void)
{
1000b3c8:	b510      	push	{r4, lr}
1000b3ca:	b082      	sub	sp, #8
    //DBG_LOG_DEV("[sms_pressure_ms58_reset]\twriting reset command");
    spi_wdata[0] = MS58_RESET;
1000b3cc:	4a05      	ldr	r2, [pc, #20]	; (1000b3e4 <sms_pressure_ms58_reset+0x1c>)
1000b3ce:	231e      	movs	r3, #30
1000b3d0:	7013      	strb	r3, [r2, #0]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 1);
1000b3d2:	3b1d      	subs	r3, #29
1000b3d4:	9300      	str	r3, [sp, #0]
1000b3d6:	4b04      	ldr	r3, [pc, #16]	; (1000b3e8 <sms_pressure_ms58_reset+0x20>)
1000b3d8:	4904      	ldr	r1, [pc, #16]	; (1000b3ec <sms_pressure_ms58_reset+0x24>)
1000b3da:	4805      	ldr	r0, [pc, #20]	; (1000b3f0 <sms_pressure_ms58_reset+0x28>)
1000b3dc:	4c05      	ldr	r4, [pc, #20]	; (1000b3f4 <sms_pressure_ms58_reset+0x2c>)
1000b3de:	47a0      	blx	r4
}
1000b3e0:	b002      	add	sp, #8
1000b3e2:	bd10      	pop	{r4, pc}
1000b3e4:	10019648 	.word	0x10019648
1000b3e8:	10019634 	.word	0x10019634
1000b3ec:	1001970c 	.word	0x1001970c
1000b3f0:	10019718 	.word	0x10019718
1000b3f4:	1000b905 	.word	0x1000b905

1000b3f8 <sms_pressure_ms58_read_prom>:
		//if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
	}
}

enum status_code sms_pressure_ms58_read_prom(void)
{
1000b3f8:	b5f0      	push	{r4, r5, r6, r7, lr}
1000b3fa:	4657      	mov	r7, sl
1000b3fc:	b480      	push	{r7}
1000b3fe:	b082      	sub	sp, #8
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] reading bytes... ");
    spi_wdata[0] = MS58_PROM_READ_1;
1000b400:	4d37      	ldr	r5, [pc, #220]	; (1000b4e0 <sms_pressure_ms58_read_prom+0xe8>)
1000b402:	23a2      	movs	r3, #162	; 0xa2
1000b404:	702b      	strb	r3, [r5, #0]
    spi_wdata[1] = 0x00;
1000b406:	2300      	movs	r3, #0
1000b408:	706b      	strb	r3, [r5, #1]
    spi_wdata[2] = 0x00;
1000b40a:	70ab      	strb	r3, [r5, #2]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 3);
1000b40c:	4c35      	ldr	r4, [pc, #212]	; (1000b4e4 <sms_pressure_ms58_read_prom+0xec>)
1000b40e:	3303      	adds	r3, #3
1000b410:	469a      	mov	sl, r3
1000b412:	9300      	str	r3, [sp, #0]
1000b414:	0023      	movs	r3, r4
1000b416:	002a      	movs	r2, r5
1000b418:	4933      	ldr	r1, [pc, #204]	; (1000b4e8 <sms_pressure_ms58_read_prom+0xf0>)
1000b41a:	4834      	ldr	r0, [pc, #208]	; (1000b4ec <sms_pressure_ms58_read_prom+0xf4>)
1000b41c:	4f34      	ldr	r7, [pc, #208]	; (1000b4f0 <sms_pressure_ms58_read_prom+0xf8>)
1000b41e:	47b8      	blx	r7
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] wdata[0]: 0x%02x, rdata[0]: 0x%02x\n\r wdata[1]: 0x%02x, rdata[1]: 0x%02x\n\r wdata[2]: 0x%02x, rdata[2]: 0x%02x", spi_wdata[0], spi_rdata[0], spi_wdata[1], spi_rdata[1], spi_wdata[2], spi_rdata[2]);
    pressure_device.hal.prom_values[1] = (spi_rdata[1] << 8) | (spi_rdata[2]);
1000b420:	4e34      	ldr	r6, [pc, #208]	; (1000b4f4 <sms_pressure_ms58_read_prom+0xfc>)
1000b422:	7863      	ldrb	r3, [r4, #1]
1000b424:	021b      	lsls	r3, r3, #8
1000b426:	78a2      	ldrb	r2, [r4, #2]
1000b428:	4313      	orrs	r3, r2
1000b42a:	80f3      	strh	r3, [r6, #6]

    spi_wdata[0] = MS58_PROM_READ_2;
1000b42c:	23a4      	movs	r3, #164	; 0xa4
1000b42e:	702b      	strb	r3, [r5, #0]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 3);
1000b430:	4653      	mov	r3, sl
1000b432:	9300      	str	r3, [sp, #0]
1000b434:	0023      	movs	r3, r4
1000b436:	002a      	movs	r2, r5
1000b438:	492b      	ldr	r1, [pc, #172]	; (1000b4e8 <sms_pressure_ms58_read_prom+0xf0>)
1000b43a:	482c      	ldr	r0, [pc, #176]	; (1000b4ec <sms_pressure_ms58_read_prom+0xf4>)
1000b43c:	47b8      	blx	r7
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] wdata[0]: 0x%02x, rdata[0]: 0x%02x\n\r  wdata[1]: 0x%02x, rdata[1]: 0x%02x\n\r  wdata[2]: 0x%02x, rdata[2]: 0x%02x", spi_wdata[0], spi_rdata[0], spi_wdata[1], spi_rdata[1], spi_wdata[2], spi_rdata[2]);
    pressure_device.hal.prom_values[2] = (spi_rdata[1] << 8) | (spi_rdata[2]);
1000b43e:	7863      	ldrb	r3, [r4, #1]
1000b440:	021b      	lsls	r3, r3, #8
1000b442:	78a2      	ldrb	r2, [r4, #2]
1000b444:	4313      	orrs	r3, r2
1000b446:	8133      	strh	r3, [r6, #8]

    spi_wdata[0] = MS58_PROM_READ_3;
1000b448:	23a6      	movs	r3, #166	; 0xa6
1000b44a:	702b      	strb	r3, [r5, #0]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 3);
1000b44c:	4653      	mov	r3, sl
1000b44e:	9300      	str	r3, [sp, #0]
1000b450:	0023      	movs	r3, r4
1000b452:	002a      	movs	r2, r5
1000b454:	4924      	ldr	r1, [pc, #144]	; (1000b4e8 <sms_pressure_ms58_read_prom+0xf0>)
1000b456:	4825      	ldr	r0, [pc, #148]	; (1000b4ec <sms_pressure_ms58_read_prom+0xf4>)
1000b458:	47b8      	blx	r7
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] wdata[0]: 0x%02x, rdata[0]: 0x%02x\n\r  wdata[1]: 0x%02x, rdata[1]: 0x%02x\n\r  wdata[2]: 0x%02x, rdata[2]: 0x%02x", spi_wdata[0], spi_rdata[0], spi_wdata[1], spi_rdata[1], spi_wdata[2], spi_rdata[2]);
    pressure_device.hal.prom_values[3] = (spi_rdata[1] << 8) | (spi_rdata[2]);
1000b45a:	7863      	ldrb	r3, [r4, #1]
1000b45c:	021b      	lsls	r3, r3, #8
1000b45e:	78a2      	ldrb	r2, [r4, #2]
1000b460:	4313      	orrs	r3, r2
1000b462:	8173      	strh	r3, [r6, #10]

    spi_wdata[0] = MS58_PROM_READ_4;
1000b464:	23a8      	movs	r3, #168	; 0xa8
1000b466:	702b      	strb	r3, [r5, #0]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 3);
1000b468:	4653      	mov	r3, sl
1000b46a:	9300      	str	r3, [sp, #0]
1000b46c:	0023      	movs	r3, r4
1000b46e:	002a      	movs	r2, r5
1000b470:	491d      	ldr	r1, [pc, #116]	; (1000b4e8 <sms_pressure_ms58_read_prom+0xf0>)
1000b472:	481e      	ldr	r0, [pc, #120]	; (1000b4ec <sms_pressure_ms58_read_prom+0xf4>)
1000b474:	47b8      	blx	r7
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] wdata[0]: 0x%02x, rdata[0]: 0x%02x\n\r  wdata[1]: 0x%02x, rdata[1]: 0x%02x\n\r  wdata[2]: 0x%02x, rdata[2]: 0x%02x", spi_wdata[0], spi_rdata[0], spi_wdata[1], spi_rdata[1], spi_wdata[2], spi_rdata[2]);
    pressure_device.hal.prom_values[4] = (spi_rdata[1] << 8) | (spi_rdata[2]);
1000b476:	7863      	ldrb	r3, [r4, #1]
1000b478:	021b      	lsls	r3, r3, #8
1000b47a:	78a2      	ldrb	r2, [r4, #2]
1000b47c:	4313      	orrs	r3, r2
1000b47e:	81b3      	strh	r3, [r6, #12]

    spi_wdata[0] = MS58_PROM_READ_5;
1000b480:	23aa      	movs	r3, #170	; 0xaa
1000b482:	702b      	strb	r3, [r5, #0]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 3);
1000b484:	4653      	mov	r3, sl
1000b486:	9300      	str	r3, [sp, #0]
1000b488:	0023      	movs	r3, r4
1000b48a:	002a      	movs	r2, r5
1000b48c:	4916      	ldr	r1, [pc, #88]	; (1000b4e8 <sms_pressure_ms58_read_prom+0xf0>)
1000b48e:	4817      	ldr	r0, [pc, #92]	; (1000b4ec <sms_pressure_ms58_read_prom+0xf4>)
1000b490:	47b8      	blx	r7
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] wdata[0]: 0x%02x, rdata[0]: 0x%02x\n\r  wdata[1]: 0x%02x, rdata[1]: 0x%02x\n\r  wdata[2]: 0x%02x, rdata[2]: 0x%02x", spi_wdata[0], spi_rdata[0], spi_wdata[1], spi_rdata[1], spi_wdata[2], spi_rdata[2]);
    pressure_device.hal.prom_values[5] = (spi_rdata[1] << 8) | (spi_rdata[2]);
1000b492:	7863      	ldrb	r3, [r4, #1]
1000b494:	021b      	lsls	r3, r3, #8
1000b496:	78a2      	ldrb	r2, [r4, #2]
1000b498:	4313      	orrs	r3, r2
1000b49a:	81f3      	strh	r3, [r6, #14]

    spi_wdata[0] = MS58_PROM_READ_6;
1000b49c:	23ac      	movs	r3, #172	; 0xac
1000b49e:	702b      	strb	r3, [r5, #0]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 3);
1000b4a0:	4653      	mov	r3, sl
1000b4a2:	9300      	str	r3, [sp, #0]
1000b4a4:	0023      	movs	r3, r4
1000b4a6:	002a      	movs	r2, r5
1000b4a8:	490f      	ldr	r1, [pc, #60]	; (1000b4e8 <sms_pressure_ms58_read_prom+0xf0>)
1000b4aa:	4810      	ldr	r0, [pc, #64]	; (1000b4ec <sms_pressure_ms58_read_prom+0xf4>)
1000b4ac:	47b8      	blx	r7
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] wdata[0]: 0x%02x, rdata[0]: 0x%02x\n\r  wdata[1]: 0x%02x, rdata[1]: 0x%02x\n\r  wdata[2]: 0x%02x, rdata[2]: 0x%02x", spi_wdata[0], spi_rdata[0], spi_wdata[1], spi_rdata[1], spi_wdata[2], spi_rdata[2]);
    pressure_device.hal.prom_values[6] = (spi_rdata[1] << 8) | (spi_rdata[2]);
1000b4ae:	7863      	ldrb	r3, [r4, #1]
1000b4b0:	021b      	lsls	r3, r3, #8
1000b4b2:	78a2      	ldrb	r2, [r4, #2]
1000b4b4:	4313      	orrs	r3, r2
1000b4b6:	8233      	strh	r3, [r6, #16]

    spi_wdata[0] = MS58_PROM_READ_7;
1000b4b8:	23ae      	movs	r3, #174	; 0xae
1000b4ba:	702b      	strb	r3, [r5, #0]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 3);
1000b4bc:	4653      	mov	r3, sl
1000b4be:	9300      	str	r3, [sp, #0]
1000b4c0:	0023      	movs	r3, r4
1000b4c2:	002a      	movs	r2, r5
1000b4c4:	4908      	ldr	r1, [pc, #32]	; (1000b4e8 <sms_pressure_ms58_read_prom+0xf0>)
1000b4c6:	4809      	ldr	r0, [pc, #36]	; (1000b4ec <sms_pressure_ms58_read_prom+0xf4>)
1000b4c8:	47b8      	blx	r7
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] wdata[0]: 0x%02x, rdata[0]: 0x%02x\n\r  wdata[1]: 0x%02x, rdata[1]: 0x%02x\n\r  wdata[2]: 0x%02x, rdata[2]: 0x%02x", spi_wdata[0], spi_rdata[0], spi_wdata[1], spi_rdata[1], spi_wdata[2], spi_rdata[2]);
    pressure_device.hal.prom_values[7] = (spi_rdata[1] << 8) | (spi_rdata[2]);
1000b4ca:	7863      	ldrb	r3, [r4, #1]
1000b4cc:	021b      	lsls	r3, r3, #8
1000b4ce:	78a2      	ldrb	r2, [r4, #2]
1000b4d0:	4313      	orrs	r3, r2
1000b4d2:	8273      	strh	r3, [r6, #18]
    //for(uint8_t i = 1; i < MS58_PROM_VALUES_MAX; i++) {
        //DBG_LOG_DEV("  C%d -> %d", (i+1), ms58_device.prom_values[i]);
    //}

    return STATUS_OK;
}
1000b4d4:	2000      	movs	r0, #0
1000b4d6:	b002      	add	sp, #8
1000b4d8:	bc04      	pop	{r2}
1000b4da:	4692      	mov	sl, r2
1000b4dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000b4de:	46c0      	nop			; (mov r8, r8)
1000b4e0:	10019648 	.word	0x10019648
1000b4e4:	10019634 	.word	0x10019634
1000b4e8:	1001970c 	.word	0x1001970c
1000b4ec:	10019718 	.word	0x10019718
1000b4f0:	1000b905 	.word	0x1000b905
1000b4f4:	10019658 	.word	0x10019658

1000b4f8 <sms_pressure_init>:
    
    ulp_ready = true;
}

enum status_code sms_pressure_init(void)
{
1000b4f8:	b510      	push	{r4, lr}
    /* Read the PROM values */
    if(sms_pressure_ms58_read_prom() == STATUS_OK) {
1000b4fa:	4b0a      	ldr	r3, [pc, #40]	; (1000b524 <sms_pressure_init+0x2c>)
1000b4fc:	4798      	blx	r3
1000b4fe:	2800      	cmp	r0, #0
1000b500:	d10d      	bne.n	1000b51e <sms_pressure_init+0x26>
        pressure_device.hal.init_ok = true;
1000b502:	4b09      	ldr	r3, [pc, #36]	; (1000b528 <sms_pressure_init+0x30>)
1000b504:	2201      	movs	r2, #1
1000b506:	705a      	strb	r2, [r3, #1]
        pressure_device.hal.current_state = MS58_STATE_READY;
1000b508:	2402      	movs	r4, #2
1000b50a:	2125      	movs	r1, #37	; 0x25
1000b50c:	545c      	strb	r4, [r3, r1]
		pressure_device.int_enabled = true;
1000b50e:	3103      	adds	r1, #3
1000b510:	545a      	strb	r2, [r3, r1]
		pressure_device.new_int = false;
1000b512:	2200      	movs	r2, #0
1000b514:	3101      	adds	r1, #1
1000b516:	545a      	strb	r2, [r3, r1]
		pressure_device.rts = false;
1000b518:	3101      	adds	r1, #1
1000b51a:	545a      	strb	r2, [r3, r1]
        return STATUS_OK;
1000b51c:	e000      	b.n	1000b520 <sms_pressure_init+0x28>
    }
    return STATUS_ERR_IO;
1000b51e:	2010      	movs	r0, #16
}
1000b520:	bd10      	pop	{r4, pc}
1000b522:	46c0      	nop			; (mov r8, r8)
1000b524:	1000b3f9 	.word	0x1000b3f9
1000b528:	10019658 	.word	0x10019658

1000b52c <sms_pressure_startup>:
    /* Disable power supply by default */
    gpio_pin_set_output_level(SMS_PRESSURE_VCC_PIN, false);
}

void sms_pressure_startup(void)
{
1000b52c:	b510      	push	{r4, lr}
    DBG_LOG_DEV("[sms_pressure_startup]\t\tStarting pressure sensor");
    //gpio_pin_set_output_level(SMS_PRESSURE_VCC_PIN, true); // switch on MS58 pressure sensor
    /* Disable buttons for reset time (~3 ms) to avoid conflict with dualtimer1 */
    sms_button_toggle_callback(SMS_BTN_INT_DISABLE, SMS_BTN_INT_DISABLE);
1000b52e:	2101      	movs	r1, #1
1000b530:	2001      	movs	r0, #1
1000b532:	4b10      	ldr	r3, [pc, #64]	; (1000b574 <sms_pressure_startup+0x48>)
1000b534:	4798      	blx	r3
    pressure_device.hal.current_state = MS58_STATE_RESETTING;
1000b536:	2101      	movs	r1, #1
1000b538:	2325      	movs	r3, #37	; 0x25
1000b53a:	4a0f      	ldr	r2, [pc, #60]	; (1000b578 <sms_pressure_startup+0x4c>)
1000b53c:	54d1      	strb	r1, [r2, r3]
    /* Write the reset command to MS58 */
    sms_pressure_ms58_reset();
1000b53e:	4b0f      	ldr	r3, [pc, #60]	; (1000b57c <sms_pressure_startup+0x50>)
1000b540:	4798      	blx	r3
    delay_ms(3);
1000b542:	2003      	movs	r0, #3
1000b544:	4b0e      	ldr	r3, [pc, #56]	; (1000b580 <sms_pressure_startup+0x54>)
1000b546:	4798      	blx	r3
    if(sms_pressure_init() != STATUS_OK) {
1000b548:	4b0e      	ldr	r3, [pc, #56]	; (1000b584 <sms_pressure_startup+0x58>)
1000b54a:	4798      	blx	r3
1000b54c:	2800      	cmp	r0, #0
1000b54e:	d000      	beq.n	1000b552 <sms_pressure_startup+0x26>
1000b550:	e7fe      	b.n	1000b550 <sms_pressure_startup+0x24>
        DBG_LOG_DEV("[sms_pressure_startup]\t\t\tFailed to initialize pressure device");
        pressure_device.hal.init_ok = false;
        while(1){};
    }
    pressure_device.hal.current_state = MS58_STATE_READY;
1000b552:	4b09      	ldr	r3, [pc, #36]	; (1000b578 <sms_pressure_startup+0x4c>)
1000b554:	2102      	movs	r1, #2
1000b556:	2225      	movs	r2, #37	; 0x25
1000b558:	5499      	strb	r1, [r3, r2]
    pressure_device.hal.init_ok = true;
1000b55a:	2401      	movs	r4, #1
1000b55c:	705c      	strb	r4, [r3, #1]
    sms_working_mode = SMS_MODE_COMPLETE;
1000b55e:	3a1e      	subs	r2, #30
1000b560:	4b09      	ldr	r3, [pc, #36]	; (1000b588 <sms_pressure_startup+0x5c>)
1000b562:	701a      	strb	r2, [r3, #0]
    sms_sensors_interrupt_toggle(true, true);
1000b564:	3901      	subs	r1, #1
1000b566:	2001      	movs	r0, #1
1000b568:	4b08      	ldr	r3, [pc, #32]	; (1000b58c <sms_pressure_startup+0x60>)
1000b56a:	4798      	blx	r3
    
    ulp_ready = true;
1000b56c:	4b08      	ldr	r3, [pc, #32]	; (1000b590 <sms_pressure_startup+0x64>)
1000b56e:	701c      	strb	r4, [r3, #0]
}
1000b570:	bd10      	pop	{r4, pc}
1000b572:	46c0      	nop			; (mov r8, r8)
1000b574:	1000ae25 	.word	0x1000ae25
1000b578:	10019658 	.word	0x10019658
1000b57c:	1000b3c9 	.word	0x1000b3c9
1000b580:	10008129 	.word	0x10008129
1000b584:	1000b4f9 	.word	0x1000b4f9
1000b588:	100195cc 	.word	0x100195cc
1000b58c:	1000b799 	.word	0x1000b799
1000b590:	100195cd 	.word	0x100195cd

1000b594 <sms_pressure_ms58_read_data>:

    return STATUS_OK;
}

enum status_code sms_pressure_ms58_read_data(void)
{
1000b594:	b5f0      	push	{r4, r5, r6, r7, lr}
1000b596:	4657      	mov	r7, sl
1000b598:	464e      	mov	r6, r9
1000b59a:	b4c0      	push	{r6, r7}
1000b59c:	b083      	sub	sp, #12
    switch(pressure_device.hal.current_state) {
1000b59e:	2325      	movs	r3, #37	; 0x25
1000b5a0:	4a2c      	ldr	r2, [pc, #176]	; (1000b654 <sms_pressure_ms58_read_data+0xc0>)
1000b5a2:	5cd3      	ldrb	r3, [r2, r3]
1000b5a4:	2b03      	cmp	r3, #3
1000b5a6:	d002      	beq.n	1000b5ae <sms_pressure_ms58_read_data+0x1a>
1000b5a8:	2b04      	cmp	r3, #4
1000b5aa:	d025      	beq.n	1000b5f8 <sms_pressure_ms58_read_data+0x64>
1000b5ac:	e04b      	b.n	1000b646 <sms_pressure_ms58_read_data+0xb2>
        case MS58_STATE_CONV_PRESSURE:
        //DBG_LOG_DEV("[sms_pressure_ms58_read_data] reading ADC pressure values...");
        spi_wdata[0] = MS58_ADC_READ;
1000b5ae:	4c2a      	ldr	r4, [pc, #168]	; (1000b658 <sms_pressure_ms58_read_data+0xc4>)
1000b5b0:	2300      	movs	r3, #0
1000b5b2:	7023      	strb	r3, [r4, #0]
        spi_wdata[1] = MS58_ADC_READ;
1000b5b4:	7063      	strb	r3, [r4, #1]
        spi_wdata[2] = MS58_ADC_READ;
1000b5b6:	70a3      	strb	r3, [r4, #2]
        spi_wdata[3] = MS58_ADC_READ;
1000b5b8:	70e3      	strb	r3, [r4, #3]
        sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 4);
1000b5ba:	4d28      	ldr	r5, [pc, #160]	; (1000b65c <sms_pressure_ms58_read_data+0xc8>)
1000b5bc:	2704      	movs	r7, #4
1000b5be:	9700      	str	r7, [sp, #0]
1000b5c0:	002b      	movs	r3, r5
1000b5c2:	0022      	movs	r2, r4
1000b5c4:	4926      	ldr	r1, [pc, #152]	; (1000b660 <sms_pressure_ms58_read_data+0xcc>)
1000b5c6:	4827      	ldr	r0, [pc, #156]	; (1000b664 <sms_pressure_ms58_read_data+0xd0>)
1000b5c8:	4e27      	ldr	r6, [pc, #156]	; (1000b668 <sms_pressure_ms58_read_data+0xd4>)
1000b5ca:	46b2      	mov	sl, r6
1000b5cc:	47b0      	blx	r6
        pressure_device.hal.adc_values[MS58_TYPE_PRESS] = ((spi_rdata[1] << 16) | (spi_rdata[2] << 8) | (spi_rdata[3]));
1000b5ce:	4e21      	ldr	r6, [pc, #132]	; (1000b654 <sms_pressure_ms58_read_data+0xc0>)
1000b5d0:	786b      	ldrb	r3, [r5, #1]
1000b5d2:	041a      	lsls	r2, r3, #16
1000b5d4:	78ab      	ldrb	r3, [r5, #2]
1000b5d6:	021b      	lsls	r3, r3, #8
1000b5d8:	4313      	orrs	r3, r2
1000b5da:	78ea      	ldrb	r2, [r5, #3]
1000b5dc:	4313      	orrs	r3, r2
1000b5de:	6173      	str	r3, [r6, #20]
        //DBG_LOG_DEV("[sms_pressure_ms58_read_data] D1 -> %ld", ms58_device.adc_values[MS58_TYPE_PRESS]);
        
        //DBG_LOG_DEV("[sms_pressure_ms58_read_data] starting D2 conversion");
        spi_wdata[0] = MS58_CONV_D2_512;
1000b5e0:	2352      	movs	r3, #82	; 0x52
1000b5e2:	7023      	strb	r3, [r4, #0]
        sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 1);
1000b5e4:	3b51      	subs	r3, #81	; 0x51
1000b5e6:	9300      	str	r3, [sp, #0]
1000b5e8:	002b      	movs	r3, r5
1000b5ea:	0022      	movs	r2, r4
1000b5ec:	491c      	ldr	r1, [pc, #112]	; (1000b660 <sms_pressure_ms58_read_data+0xcc>)
1000b5ee:	481d      	ldr	r0, [pc, #116]	; (1000b664 <sms_pressure_ms58_read_data+0xd0>)
1000b5f0:	47d0      	blx	sl
        pressure_device.hal.current_state = MS58_STATE_CONV_TEMPERATURE;
1000b5f2:	2325      	movs	r3, #37	; 0x25
1000b5f4:	54f7      	strb	r7, [r6, r3]
        break;
1000b5f6:	e026      	b.n	1000b646 <sms_pressure_ms58_read_data+0xb2>
        
        case MS58_STATE_CONV_TEMPERATURE:
        //DBG_LOG_DEV("[sms_pressure_ms58_read_data] reading ADC temperature values...");
        spi_wdata[0] = MS58_ADC_READ;
1000b5f8:	4c17      	ldr	r4, [pc, #92]	; (1000b658 <sms_pressure_ms58_read_data+0xc4>)
1000b5fa:	2300      	movs	r3, #0
1000b5fc:	7023      	strb	r3, [r4, #0]
        spi_wdata[1] = MS58_ADC_READ;
1000b5fe:	7063      	strb	r3, [r4, #1]
        spi_wdata[2] = MS58_ADC_READ;
1000b600:	70a3      	strb	r3, [r4, #2]
        spi_wdata[3] = MS58_ADC_READ;
1000b602:	70e3      	strb	r3, [r4, #3]
        sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 4);
1000b604:	4d15      	ldr	r5, [pc, #84]	; (1000b65c <sms_pressure_ms58_read_data+0xc8>)
1000b606:	3304      	adds	r3, #4
1000b608:	9300      	str	r3, [sp, #0]
1000b60a:	002b      	movs	r3, r5
1000b60c:	0022      	movs	r2, r4
1000b60e:	4914      	ldr	r1, [pc, #80]	; (1000b660 <sms_pressure_ms58_read_data+0xcc>)
1000b610:	4814      	ldr	r0, [pc, #80]	; (1000b664 <sms_pressure_ms58_read_data+0xd0>)
1000b612:	4e15      	ldr	r6, [pc, #84]	; (1000b668 <sms_pressure_ms58_read_data+0xd4>)
1000b614:	46b1      	mov	r9, r6
1000b616:	47b0      	blx	r6
        pressure_device.hal.adc_values[MS58_TYPE_TEMP] = ((spi_rdata[1] << 16) | (spi_rdata[2] << 8) | (spi_rdata[3]));
1000b618:	4e0e      	ldr	r6, [pc, #56]	; (1000b654 <sms_pressure_ms58_read_data+0xc0>)
1000b61a:	786b      	ldrb	r3, [r5, #1]
1000b61c:	041a      	lsls	r2, r3, #16
1000b61e:	78ab      	ldrb	r3, [r5, #2]
1000b620:	021b      	lsls	r3, r3, #8
1000b622:	4313      	orrs	r3, r2
1000b624:	78ea      	ldrb	r2, [r5, #3]
1000b626:	4313      	orrs	r3, r2
1000b628:	61b3      	str	r3, [r6, #24]
        //DBG_LOG_DEV("[sms_pressure_ms58_read_data] D2 -> %ld", ms58_device.adc_values[MS58_TYPE_TEMP]);
        
        //DBG_LOG_DEV("[sms_pressure_ms58_read_data] starting D1 conversion");
        spi_wdata[0] = MS58_CONV_D1_512;
1000b62a:	2342      	movs	r3, #66	; 0x42
1000b62c:	7023      	strb	r3, [r4, #0]
        sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 1);
1000b62e:	2701      	movs	r7, #1
1000b630:	9700      	str	r7, [sp, #0]
1000b632:	002b      	movs	r3, r5
1000b634:	0022      	movs	r2, r4
1000b636:	490a      	ldr	r1, [pc, #40]	; (1000b660 <sms_pressure_ms58_read_data+0xcc>)
1000b638:	480a      	ldr	r0, [pc, #40]	; (1000b664 <sms_pressure_ms58_read_data+0xd0>)
1000b63a:	47c8      	blx	r9
        pressure_device.hal.current_state = MS58_STATE_CONV_PRESSURE;
1000b63c:	2203      	movs	r2, #3
1000b63e:	2325      	movs	r3, #37	; 0x25
1000b640:	54f2      	strb	r2, [r6, r3]
        pressure_device.hal.data_complete = true;
1000b642:	3b01      	subs	r3, #1
1000b644:	54f7      	strb	r7, [r6, r3]
        case MS58_STATE_NONE:
        default:
        break;
    }
    return STATUS_OK;
}
1000b646:	2000      	movs	r0, #0
1000b648:	b003      	add	sp, #12
1000b64a:	bc0c      	pop	{r2, r3}
1000b64c:	4691      	mov	r9, r2
1000b64e:	469a      	mov	sl, r3
1000b650:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000b652:	46c0      	nop			; (mov r8, r8)
1000b654:	10019658 	.word	0x10019658
1000b658:	10019648 	.word	0x10019648
1000b65c:	10019634 	.word	0x10019634
1000b660:	1001970c 	.word	0x1001970c
1000b664:	10019718 	.word	0x10019718
1000b668:	1000b905 	.word	0x1000b905

1000b66c <sms_pressure_ms58_calculate>:

void sms_pressure_ms58_calculate(void)
{
1000b66c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000b66e:	464f      	mov	r7, r9
1000b670:	b480      	push	{r7}
1000b672:	b082      	sub	sp, #8
    ***************************/
    /* dT = D2 - Tref = D2 - C5*2^8 */
    /* tv1: 33464 * 2^8 = 8566784 */
    tv1 = ((int64_t)(pressure_device.hal.prom_values[5]) << 8);
    /* deltaT: 8569150 - 8566784 = 2366 */
    deltaT = (int32_t)((int64_t)pressure_device.hal.adc_values[MS58_TYPE_TEMP] - tv1);
1000b674:	4d22      	ldr	r5, [pc, #136]	; (1000b700 <sms_pressure_ms58_calculate+0x94>)

    /* TEMP = 20C + dT*TEMPSENS = 2000 + dT * C6/2^23 */
    /* tv1: 28312 * 2366 = 66986192 */
    tv1 = ((int64_t)pressure_device.hal.prom_values[6] * (int64_t)deltaT);
1000b676:	89ec      	ldrh	r4, [r5, #14]
1000b678:	0224      	lsls	r4, r4, #8
1000b67a:	69ab      	ldr	r3, [r5, #24]
1000b67c:	1b1c      	subs	r4, r3, r4
1000b67e:	17e3      	asrs	r3, r4, #31
1000b680:	001e      	movs	r6, r3
    /* tv2: 66986192 / 2^23 = 7(.985376358) */
    tv2 = (tv1 >> 23);
    /* temp: 7 + 2000 = 2007 */
    pressure_device.hal.temperature = (int32_t)(tv2 + 2000);
1000b682:	8a28      	ldrh	r0, [r5, #16]
1000b684:	4a1f      	ldr	r2, [pc, #124]	; (1000b704 <sms_pressure_ms58_calculate+0x98>)
1000b686:	4691      	mov	r9, r2
1000b688:	0022      	movs	r2, r4
1000b68a:	2100      	movs	r1, #0
1000b68c:	47c8      	blx	r9
1000b68e:	0249      	lsls	r1, r1, #9
1000b690:	0dc0      	lsrs	r0, r0, #23
1000b692:	4308      	orrs	r0, r1
1000b694:	23fa      	movs	r3, #250	; 0xfa
1000b696:	00db      	lsls	r3, r3, #3
1000b698:	469c      	mov	ip, r3
1000b69a:	4460      	add	r0, ip
1000b69c:	6228      	str	r0, [r5, #32]
    /* tv2: 23282 * 2366 = 55085212 */
    tv2 = ((int64_t)pressure_device.hal.prom_values[4] * (int64_t)deltaT);
    /* tv3: 55085212 / 2^7 = 430353(.21875) */
    tv3 = (tv2 >> 7);
    /* offset: 2419851264 + 430353 = 2420281617 */
    offset = (tv1 + tv3);
1000b69e:	89a8      	ldrh	r0, [r5, #12]
1000b6a0:	0022      	movs	r2, r4
1000b6a2:	9601      	str	r6, [sp, #4]
1000b6a4:	0033      	movs	r3, r6
1000b6a6:	2100      	movs	r1, #0
1000b6a8:	47c8      	blx	r9
1000b6aa:	064e      	lsls	r6, r1, #25
1000b6ac:	09c2      	lsrs	r2, r0, #7
1000b6ae:	4332      	orrs	r2, r6
1000b6b0:	11cb      	asrs	r3, r1, #7
1000b6b2:	892e      	ldrh	r6, [r5, #8]
1000b6b4:	2100      	movs	r1, #0
1000b6b6:	0430      	lsls	r0, r6, #16
1000b6b8:	1812      	adds	r2, r2, r0
1000b6ba:	414b      	adcs	r3, r1
1000b6bc:	0016      	movs	r6, r2
1000b6be:	001f      	movs	r7, r3
    /* sensitivity: 1314881536 + 215500 = 1315097036 */
    sensitivity = (tv1 + tv3);

    /* P = D1*SENS - OFF = (D1*SENS/2^21 - OFF)/2^15 */
    /* tv1: (9085466 * 1315097036) / 2^21 = 5697378829(.612148284) */
    tv1 = (((int64_t)pressure_device.hal.adc_values[MS58_TYPE_PRESS] * sensitivity) >> 21);
1000b6c0:	8968      	ldrh	r0, [r5, #10]
1000b6c2:	0022      	movs	r2, r4
1000b6c4:	9b01      	ldr	r3, [sp, #4]
1000b6c6:	2100      	movs	r1, #0
1000b6c8:	47c8      	blx	r9
1000b6ca:	060c      	lsls	r4, r1, #24
1000b6cc:	0a02      	lsrs	r2, r0, #8
1000b6ce:	4322      	orrs	r2, r4
1000b6d0:	120b      	asrs	r3, r1, #8
1000b6d2:	88ec      	ldrh	r4, [r5, #6]
1000b6d4:	2100      	movs	r1, #0
1000b6d6:	03e0      	lsls	r0, r4, #15
1000b6d8:	1880      	adds	r0, r0, r2
1000b6da:	4159      	adcs	r1, r3
1000b6dc:	696a      	ldr	r2, [r5, #20]
1000b6de:	2300      	movs	r3, #0
1000b6e0:	47c8      	blx	r9
    /* tv2: 5697378829 - 2420281617 = 3277097212 */
    tv2 = tv1 - offset;
    /* press: 3277097212 / 2^15 = 100009(.070190) */
    pressure_device.hal.pressure = (int32_t)(tv2 >> 15);
1000b6e2:	02cc      	lsls	r4, r1, #11
1000b6e4:	0d42      	lsrs	r2, r0, #21
1000b6e6:	4322      	orrs	r2, r4
1000b6e8:	154b      	asrs	r3, r1, #21
1000b6ea:	1b92      	subs	r2, r2, r6
1000b6ec:	41bb      	sbcs	r3, r7
1000b6ee:	0011      	movs	r1, r2
1000b6f0:	045b      	lsls	r3, r3, #17
1000b6f2:	0bca      	lsrs	r2, r1, #15
1000b6f4:	431a      	orrs	r2, r3
1000b6f6:	61ea      	str	r2, [r5, #28]

    DBG_LOG_DEV("[sms_pressure_ms58_calculate] temperature = %ld  pressure = %ld", pressure_device.hal.temperature, pressure_device.hal.pressure);
}
1000b6f8:	b002      	add	sp, #8
1000b6fa:	bc04      	pop	{r2}
1000b6fc:	4691      	mov	r9, r2
1000b6fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000b700:	10019658 	.word	0x10019658
1000b704:	100134fd 	.word	0x100134fd

1000b708 <sms_pressure_poll_data>:
    spi_wdata[0] = MS58_RESET;
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 1);
}

void sms_pressure_poll_data(void)
{
1000b708:	b510      	push	{r4, lr}
	if(ble_instance.current_state == BLE_STATE_PAIRED) {
1000b70a:	4b0b      	ldr	r3, [pc, #44]	; (1000b738 <sms_pressure_poll_data+0x30>)
1000b70c:	781b      	ldrb	r3, [r3, #0]
1000b70e:	2b22      	cmp	r3, #34	; 0x22
1000b710:	d111      	bne.n	1000b736 <sms_pressure_poll_data+0x2e>
		//DBG_LOG_DEV("[sms_pressure_poll_data]\tStarting data polling");
		if(sms_pressure_ms58_read_data() != STATUS_OK) {
1000b712:	4b0a      	ldr	r3, [pc, #40]	; (1000b73c <sms_pressure_poll_data+0x34>)
1000b714:	4798      	blx	r3
1000b716:	2800      	cmp	r0, #0
1000b718:	d10d      	bne.n	1000b736 <sms_pressure_poll_data+0x2e>
			DBG_LOG_DEV("[sms_pressure_ms58_poll_data] problem reading ms58 data");
		}
		else {
			if(pressure_device.hal.data_complete) {
1000b71a:	2324      	movs	r3, #36	; 0x24
1000b71c:	4a08      	ldr	r2, [pc, #32]	; (1000b740 <sms_pressure_poll_data+0x38>)
1000b71e:	5cd3      	ldrb	r3, [r2, r3]
1000b720:	2b00      	cmp	r3, #0
1000b722:	d008      	beq.n	1000b736 <sms_pressure_poll_data+0x2e>
				pressure_device.hal.data_complete = false;
1000b724:	0014      	movs	r4, r2
1000b726:	2200      	movs	r2, #0
1000b728:	2324      	movs	r3, #36	; 0x24
1000b72a:	54e2      	strb	r2, [r4, r3]
				sms_pressure_ms58_calculate();
1000b72c:	4b05      	ldr	r3, [pc, #20]	; (1000b744 <sms_pressure_poll_data+0x3c>)
1000b72e:	4798      	blx	r3
				pressure_device.rts = true;
1000b730:	2201      	movs	r2, #1
1000b732:	232a      	movs	r3, #42	; 0x2a
1000b734:	54e2      	strb	r2, [r4, r3]
			}
		}
		//if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
	}
}
1000b736:	bd10      	pop	{r4, pc}
1000b738:	100195d0 	.word	0x100195d0
1000b73c:	1000b595 	.word	0x1000b595
1000b740:	10019658 	.word	0x10019658
1000b744:	1000b66d 	.word	0x1000b66d

1000b748 <sms_pressure_define_services>:

    DBG_LOG_DEV("[sms_pressure_ms58_calculate] temperature = %ld  pressure = %ld", pressure_device.hal.temperature, pressure_device.hal.pressure);
}

void sms_pressure_define_services(void)
{
1000b748:	b510      	push	{r4, lr}
1000b74a:	b082      	sub	sp, #8
    at_ble_status_t status;
    uint8_t init_value = 0;
1000b74c:	466b      	mov	r3, sp
1000b74e:	1dda      	adds	r2, r3, #7
1000b750:	2300      	movs	r3, #0
1000b752:	7013      	strb	r3, [r2, #0]
    sms_ble_service_init(BLE_SERV_PRESSURE, &pressure_device.service_handler, &init_value);
1000b754:	4c09      	ldr	r4, [pc, #36]	; (1000b77c <sms_pressure_define_services+0x34>)
1000b756:	0021      	movs	r1, r4
1000b758:	2001      	movs	r0, #1
1000b75a:	4b09      	ldr	r3, [pc, #36]	; (1000b780 <sms_pressure_define_services+0x38>)
1000b75c:	4798      	blx	r3
    if((status = sms_ble_primary_service_define(&pressure_device.service_handler)) != AT_BLE_SUCCESS) {
1000b75e:	0020      	movs	r0, r4
1000b760:	4b08      	ldr	r3, [pc, #32]	; (1000b784 <sms_pressure_define_services+0x3c>)
1000b762:	4798      	blx	r3
1000b764:	1e04      	subs	r4, r0, #0
1000b766:	d006      	beq.n	1000b776 <sms_pressure_define_services+0x2e>
        DBG_LOG("[sms_pressure_define_services]\tServices defining failed, reason 0x%x", status);
1000b768:	4807      	ldr	r0, [pc, #28]	; (1000b788 <sms_pressure_define_services+0x40>)
1000b76a:	4b08      	ldr	r3, [pc, #32]	; (1000b78c <sms_pressure_define_services+0x44>)
1000b76c:	4798      	blx	r3
1000b76e:	0021      	movs	r1, r4
1000b770:	4807      	ldr	r0, [pc, #28]	; (1000b790 <sms_pressure_define_services+0x48>)
1000b772:	4b08      	ldr	r3, [pc, #32]	; (1000b794 <sms_pressure_define_services+0x4c>)
1000b774:	4798      	blx	r3
    }
    else {
        DBG_LOG_DEV("[sms_pressure_define_services]\tServices defined, SMS pressure handle: %d", pressure_device.service_handler.serv_handle);
    }
1000b776:	b002      	add	sp, #8
1000b778:	bd10      	pop	{r4, pc}
1000b77a:	46c0      	nop			; (mov r8, r8)
1000b77c:	10019684 	.word	0x10019684
1000b780:	1000aa81 	.word	0x1000aa81
1000b784:	1000aa5d 	.word	0x1000aa5d
1000b788:	10016638 	.word	0x10016638
1000b78c:	1001548d 	.word	0x1001548d
1000b790:	10016bc8 	.word	0x10016bc8
1000b794:	1001536d 	.word	0x1001536d

1000b798 <sms_sensors_interrupt_toggle>:
 */ 

#include "sms_sensors.h"

/* Sensors-related functions */
void sms_sensors_interrupt_toggle(bool mpu_int, bool press_int) {
1000b798:	b510      	push	{r4, lr}
1000b79a:	000c      	movs	r4, r1
    /* IMU --> IMU_DRDY */
    if(mpu_int) {
1000b79c:	2800      	cmp	r0, #0
1000b79e:	d007      	beq.n	1000b7b0 <sms_sensors_interrupt_toggle+0x18>
        mpu_device.state = MPU_STATE_ON;
1000b7a0:	2102      	movs	r1, #2
1000b7a2:	232f      	movs	r3, #47	; 0x2f
1000b7a4:	4a15      	ldr	r2, [pc, #84]	; (1000b7fc <sms_sensors_interrupt_toggle+0x64>)
1000b7a6:	54d1      	strb	r1, [r2, r3]
        gpio_enable_callback(SMS_MPU_DRDY_PIN);
1000b7a8:	201e      	movs	r0, #30
1000b7aa:	4b15      	ldr	r3, [pc, #84]	; (1000b800 <sms_sensors_interrupt_toggle+0x68>)
1000b7ac:	4798      	blx	r3
1000b7ae:	e006      	b.n	1000b7be <sms_sensors_interrupt_toggle+0x26>
    }
    else {
        mpu_device.state = MPU_STATE_OFF;
1000b7b0:	2100      	movs	r1, #0
1000b7b2:	232f      	movs	r3, #47	; 0x2f
1000b7b4:	4a11      	ldr	r2, [pc, #68]	; (1000b7fc <sms_sensors_interrupt_toggle+0x64>)
1000b7b6:	54d1      	strb	r1, [r2, r3]
        gpio_disable_callback(SMS_MPU_DRDY_PIN);
1000b7b8:	201e      	movs	r0, #30
1000b7ba:	4b12      	ldr	r3, [pc, #72]	; (1000b804 <sms_sensors_interrupt_toggle+0x6c>)
1000b7bc:	4798      	blx	r3
     * Note: Since there is no direct mechanism to simply enable and disable
     *       the AON sleep timer interruption, we have to initialize it each
     *       time (and it starts running) and register the corresponding
     *       callback (and it enables the interrupt)
     */
    if(press_int) {
1000b7be:	2c00      	cmp	r4, #0
1000b7c0:	d010      	beq.n	1000b7e4 <sms_sensors_interrupt_toggle+0x4c>
        pressure_device.hal.current_state = MS58_STATE_CONV_PRESSURE;
1000b7c2:	4b11      	ldr	r3, [pc, #68]	; (1000b808 <sms_sensors_interrupt_toggle+0x70>)
1000b7c4:	2103      	movs	r1, #3
1000b7c6:	2225      	movs	r2, #37	; 0x25
1000b7c8:	5499      	strb	r1, [r3, r2]
        pressure_device.state = PRESSURE_STATE_ON;
1000b7ca:	3901      	subs	r1, #1
1000b7cc:	3206      	adds	r2, #6
1000b7ce:	5499      	strb	r1, [r3, r2]
        sms_timer_aon_init(SMS_PRESSURE_CONVERT_MS, AON_SLEEP_TIMER_RELOAD_MODE);
1000b7d0:	2100      	movs	r1, #0
1000b7d2:	480e      	ldr	r0, [pc, #56]	; (1000b80c <sms_sensors_interrupt_toggle+0x74>)
1000b7d4:	4b0e      	ldr	r3, [pc, #56]	; (1000b810 <sms_sensors_interrupt_toggle+0x78>)
1000b7d6:	4798      	blx	r3
        sms_timer_aon_register_callback();
1000b7d8:	4b0e      	ldr	r3, [pc, #56]	; (1000b814 <sms_sensors_interrupt_toggle+0x7c>)
1000b7da:	4798      	blx	r3
        sensors_active = true;
1000b7dc:	2201      	movs	r2, #1
1000b7de:	4b0e      	ldr	r3, [pc, #56]	; (1000b818 <sms_sensors_interrupt_toggle+0x80>)
1000b7e0:	701a      	strb	r2, [r3, #0]
1000b7e2:	e00a      	b.n	1000b7fa <sms_sensors_interrupt_toggle+0x62>
    }
    else {
        pressure_device.hal.current_state = MS58_STATE_READY;
1000b7e4:	2102      	movs	r1, #2
1000b7e6:	2325      	movs	r3, #37	; 0x25
1000b7e8:	4a07      	ldr	r2, [pc, #28]	; (1000b808 <sms_sensors_interrupt_toggle+0x70>)
1000b7ea:	54d1      	strb	r1, [r2, r3]
        sms_timer_aon_disable();
1000b7ec:	4b0b      	ldr	r3, [pc, #44]	; (1000b81c <sms_sensors_interrupt_toggle+0x84>)
1000b7ee:	4798      	blx	r3
        sms_timer_aon_unregister_callback();
1000b7f0:	4b0b      	ldr	r3, [pc, #44]	; (1000b820 <sms_sensors_interrupt_toggle+0x88>)
1000b7f2:	4798      	blx	r3
        sensors_active = false;
1000b7f4:	2200      	movs	r2, #0
1000b7f6:	4b08      	ldr	r3, [pc, #32]	; (1000b818 <sms_sensors_interrupt_toggle+0x80>)
1000b7f8:	701a      	strb	r2, [r3, #0]
    }
}
1000b7fa:	bd10      	pop	{r4, pc}
1000b7fc:	1001953c 	.word	0x1001953c
1000b800:	1000ca51 	.word	0x1000ca51
1000b804:	1000caad 	.word	0x1000caad
1000b808:	10019658 	.word	0x10019658
1000b80c:	000003d5 	.word	0x000003d5
1000b810:	1000b969 	.word	0x1000b969
1000b814:	1000b99d 	.word	0x1000b99d
1000b818:	100196e4 	.word	0x100196e4
1000b81c:	1000b991 	.word	0x1000b991
1000b820:	1000b9bd 	.word	0x1000b9bd

1000b824 <sms_sensors_switch>:
    

void sms_sensors_switch(bool mpu_en, bool press_en)
{
1000b824:	b510      	push	{r4, lr}
1000b826:	000c      	movs	r4, r1
    /* IMU */
    if(mpu_en) {
1000b828:	2800      	cmp	r0, #0
1000b82a:	d010      	beq.n	1000b84e <sms_sensors_switch+0x2a>
        if(sms_mpu_initialize()) {
1000b82c:	4b11      	ldr	r3, [pc, #68]	; (1000b874 <sms_sensors_switch+0x50>)
1000b82e:	4798      	blx	r3
1000b830:	2800      	cmp	r0, #0
1000b832:	d004      	beq.n	1000b83e <sms_sensors_switch+0x1a>
            DBG_LOG_DEV("[sms_sensors_switch]\t\t\tCouldn't initialize MPU");
            gpio_pin_set_output_level(SMS_MPU_VCC_PIN, false);
1000b834:	2100      	movs	r1, #0
1000b836:	2006      	movs	r0, #6
1000b838:	4b0f      	ldr	r3, [pc, #60]	; (1000b878 <sms_sensors_switch+0x54>)
1000b83a:	4798      	blx	r3
1000b83c:	e00b      	b.n	1000b856 <sms_sensors_switch+0x32>
        }
        else {
            mpu_device.hal.init_ok = true;
1000b83e:	2201      	movs	r2, #1
1000b840:	4b0e      	ldr	r3, [pc, #56]	; (1000b87c <sms_sensors_switch+0x58>)
1000b842:	701a      	strb	r2, [r3, #0]
            sms_sensors_interrupt_toggle(true, false);
1000b844:	2100      	movs	r1, #0
1000b846:	2001      	movs	r0, #1
1000b848:	4b0d      	ldr	r3, [pc, #52]	; (1000b880 <sms_sensors_switch+0x5c>)
1000b84a:	4798      	blx	r3
1000b84c:	e003      	b.n	1000b856 <sms_sensors_switch+0x32>
        }
    }
    else {
        gpio_pin_set_output_level(SMS_MPU_VCC_PIN, false);
1000b84e:	2100      	movs	r1, #0
1000b850:	2006      	movs	r0, #6
1000b852:	4b09      	ldr	r3, [pc, #36]	; (1000b878 <sms_sensors_switch+0x54>)
1000b854:	4798      	blx	r3
    }
    
    /* Pressure */
    if(press_en) {                
1000b856:	2c00      	cmp	r4, #0
1000b858:	d006      	beq.n	1000b868 <sms_sensors_switch+0x44>
        pressure_device.hal.current_state = MS58_STATE_RESETTING;
1000b85a:	2101      	movs	r1, #1
1000b85c:	2325      	movs	r3, #37	; 0x25
1000b85e:	4a09      	ldr	r2, [pc, #36]	; (1000b884 <sms_sensors_switch+0x60>)
1000b860:	54d1      	strb	r1, [r2, r3]
        //pressure_device.hal.reset_done = false;
        //pressure_device.hal.init_ok = false;
        sms_pressure_startup();
1000b862:	4b09      	ldr	r3, [pc, #36]	; (1000b888 <sms_sensors_switch+0x64>)
1000b864:	4798      	blx	r3
1000b866:	e003      	b.n	1000b870 <sms_sensors_switch+0x4c>
    }
    else {
        gpio_pin_set_output_level(SMS_PRESSURE_VCC_PIN, false);
1000b868:	2100      	movs	r1, #0
1000b86a:	2007      	movs	r0, #7
1000b86c:	4b02      	ldr	r3, [pc, #8]	; (1000b878 <sms_sensors_switch+0x54>)
1000b86e:	4798      	blx	r3
    }
}
1000b870:	bd10      	pop	{r4, pc}
1000b872:	46c0      	nop			; (mov r8, r8)
1000b874:	1000b155 	.word	0x1000b155
1000b878:	1000c7a9 	.word	0x1000c7a9
1000b87c:	1001953c 	.word	0x1001953c
1000b880:	1000b799 	.word	0x1000b799
1000b884:	10019658 	.word	0x10019658
1000b888:	1000b52d 	.word	0x1000b52d

1000b88c <sms_spi_master_configure>:
 *   + mode 3 on SPI0 @ 1 MHz for MPU-9250 IMU
 * - assign SS pin for each slave device
 * - enable SPI
 */ 
void sms_spi_master_configure(void)
{
1000b88c:	b530      	push	{r4, r5, lr}
1000b88e:	b08d      	sub	sp, #52	; 0x34
    //DBG_LOG_DEV("[spi_master_configure]\tconfiguring SPI masters and attaching slaves...");

    /* Initialize ms58 spi slave device */
    struct spi_config spi_master_config;
    struct spi_slave_inst_config spi_slave_ms58_config;
    spi_slave_inst_get_config_defaults(&spi_slave_ms58_config);
1000b890:	ac01      	add	r4, sp, #4
1000b892:	0020      	movs	r0, r4
1000b894:	4b13      	ldr	r3, [pc, #76]	; (1000b8e4 <sms_spi_master_configure+0x58>)
1000b896:	4798      	blx	r3
    spi_slave_ms58_config.ss_pin = SMS_PRESSURE_SPI_SS_PIN;
1000b898:	2310      	movs	r3, #16
1000b89a:	7023      	strb	r3, [r4, #0]
    spi_attach_slave(&spi_slave_ms58_instance, &spi_slave_ms58_config);
1000b89c:	0021      	movs	r1, r4
1000b89e:	4812      	ldr	r0, [pc, #72]	; (1000b8e8 <sms_spi_master_configure+0x5c>)
1000b8a0:	4b12      	ldr	r3, [pc, #72]	; (1000b8ec <sms_spi_master_configure+0x60>)
1000b8a2:	4798      	blx	r3
    

    /* Initialize SPI1 master for ms58 */
    spi_get_config_defaults(&spi_master_config);
1000b8a4:	ac02      	add	r4, sp, #8
1000b8a6:	0020      	movs	r0, r4
1000b8a8:	4b11      	ldr	r3, [pc, #68]	; (1000b8f0 <sms_spi_master_configure+0x64>)
1000b8aa:	4798      	blx	r3
    spi_master_config.clock_divider = SPI_MASTER_MS58_CLOCK_DIV;
1000b8ac:	2368      	movs	r3, #104	; 0x68
1000b8ae:	7123      	strb	r3, [r4, #4]
    spi_master_config.transfer_mode = SPI_MASTER_MS58_MODE;
1000b8b0:	2300      	movs	r3, #0
1000b8b2:	70a3      	strb	r3, [r4, #2]
    spi_master_config.pin_number_pad[0] = SPI_MASTER_MS58_PIN_SCK;
1000b8b4:	3311      	adds	r3, #17
1000b8b6:	60a3      	str	r3, [r4, #8]
    spi_master_config.pinmux_sel_pad[0] = SPI_MASTER_MS58_MUX_SCK;
1000b8b8:	3b0d      	subs	r3, #13
1000b8ba:	61a3      	str	r3, [r4, #24]
    spi_master_config.pin_number_pad[1] = SPI_MASTER_MS58_PIN_MOSI;
1000b8bc:	2213      	movs	r2, #19
1000b8be:	60e2      	str	r2, [r4, #12]
    spi_master_config.pinmux_sel_pad[1] = SPI_MASTER_MS58_MUX_MOSI;
1000b8c0:	61e3      	str	r3, [r4, #28]
    spi_master_config.pin_number_pad[2] = SPI_MASTER_MS58_PIN_SSN;
1000b8c2:	3a14      	subs	r2, #20
1000b8c4:	6122      	str	r2, [r4, #16]
    spi_master_config.pinmux_sel_pad[2] = SPI_MASTER_MS58_MUX_SSN;
1000b8c6:	6222      	str	r2, [r4, #32]
    spi_master_config.pin_number_pad[3] = SPI_MASTER_MS58_MISO;
1000b8c8:	3213      	adds	r2, #19
1000b8ca:	6162      	str	r2, [r4, #20]
    spi_master_config.pinmux_sel_pad[3] = SPI_MASTER_MS58_MUX_MISO;
1000b8cc:	6263      	str	r3, [r4, #36]	; 0x24
    spi_init(&spi_master_ms58_instance, SPI_MASTER_MS58_PORT, &spi_master_config);
1000b8ce:	4d09      	ldr	r5, [pc, #36]	; (1000b8f4 <sms_spi_master_configure+0x68>)
1000b8d0:	0022      	movs	r2, r4
1000b8d2:	4909      	ldr	r1, [pc, #36]	; (1000b8f8 <sms_spi_master_configure+0x6c>)
1000b8d4:	0028      	movs	r0, r5
1000b8d6:	4b09      	ldr	r3, [pc, #36]	; (1000b8fc <sms_spi_master_configure+0x70>)
1000b8d8:	4798      	blx	r3
    spi_enable(&spi_master_ms58_instance);
1000b8da:	0028      	movs	r0, r5
1000b8dc:	4b08      	ldr	r3, [pc, #32]	; (1000b900 <sms_spi_master_configure+0x74>)
1000b8de:	4798      	blx	r3
}
1000b8e0:	b00d      	add	sp, #52	; 0x34
1000b8e2:	bd30      	pop	{r4, r5, pc}
1000b8e4:	1000be21 	.word	0x1000be21
1000b8e8:	1001970c 	.word	0x1001970c
1000b8ec:	1000be59 	.word	0x1000be59
1000b8f0:	1000be2d 	.word	0x1000be2d
1000b8f4:	10019718 	.word	0x10019718
1000b8f8:	40007000 	.word	0x40007000
1000b8fc:	1000bf81 	.word	0x1000bf81
1000b900:	1000be99 	.word	0x1000be99

1000b904 <sms_spi_master_transceive>:
/* SPI transceive function:
 * - enable selected slave
 * - start transceive blocking job
 * - when job returned, disable selected slave
 */
enum status_code sms_spi_master_transceive(struct spi_module *const module, struct spi_slave_inst *const slave, uint8_t *tx_data, uint8_t *rx_data, uint16_t len) {
1000b904:	b5f0      	push	{r4, r5, r6, r7, lr}
1000b906:	b083      	sub	sp, #12
1000b908:	0004      	movs	r4, r0
1000b90a:	000d      	movs	r5, r1
1000b90c:	9200      	str	r2, [sp, #0]
1000b90e:	9301      	str	r3, [sp, #4]
1000b910:	ab08      	add	r3, sp, #32
1000b912:	881e      	ldrh	r6, [r3, #0]
    enum status_code retVal;
    /* Enable slave */
    //DBG_LOG_CONT_DEV(" selecting slave...");
    spi_select_slave(module, slave, true);
1000b914:	2201      	movs	r2, #1
1000b916:	4f08      	ldr	r7, [pc, #32]	; (1000b938 <sms_spi_master_transceive+0x34>)
1000b918:	47b8      	blx	r7
    /* Write SPI data */
    //DBG_LOG_CONT_DEV(" writing data...");
    retVal = spi_transceive_buffer_wait(module, tx_data, rx_data, len);
1000b91a:	0033      	movs	r3, r6
1000b91c:	9a01      	ldr	r2, [sp, #4]
1000b91e:	9900      	ldr	r1, [sp, #0]
1000b920:	0020      	movs	r0, r4
1000b922:	4e06      	ldr	r6, [pc, #24]	; (1000b93c <sms_spi_master_transceive+0x38>)
1000b924:	47b0      	blx	r6
1000b926:	0006      	movs	r6, r0
    /* Disable slave */
    //DBG_LOG_CONT_DEV(" de-selecting slave...");
    spi_select_slave(module, slave, false);
1000b928:	2200      	movs	r2, #0
1000b92a:	0029      	movs	r1, r5
1000b92c:	0020      	movs	r0, r4
1000b92e:	47b8      	blx	r7
    //DBG_LOG_CONT_DEV(" done!");
    return retVal;
}
1000b930:	0030      	movs	r0, r6
1000b932:	b003      	add	sp, #12
1000b934:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000b936:	46c0      	nop			; (mov r8, r8)
1000b938:	1000c1dd 	.word	0x1000c1dd
1000b93c:	1000c159 	.word	0x1000c159

1000b940 <sms_timer_aon_callback>:

#include "sms_timer.h"

/* AON SLEEP TIMER */
void sms_timer_aon_callback(void)
{
1000b940:	b510      	push	{r4, lr}
    if(pressure_device.int_enabled) {
1000b942:	2328      	movs	r3, #40	; 0x28
1000b944:	4a06      	ldr	r2, [pc, #24]	; (1000b960 <sms_timer_aon_callback+0x20>)
1000b946:	5cd3      	ldrb	r3, [r2, r3]
1000b948:	2b00      	cmp	r3, #0
1000b94a:	d008      	beq.n	1000b95e <sms_timer_aon_callback+0x1e>
		pressure_device.new_int = true;
1000b94c:	2101      	movs	r1, #1
1000b94e:	2329      	movs	r3, #41	; 0x29
1000b950:	54d1      	strb	r1, [r2, r3]
	    send_plf_int_msg_ind(AON_SLEEP_TIMER_EXPIRY_CALLBACK, AON_TIMER_EXPIRED, NULL, 0);
1000b952:	2300      	movs	r3, #0
1000b954:	2200      	movs	r2, #0
1000b956:	3102      	adds	r1, #2
1000b958:	2042      	movs	r0, #66	; 0x42
1000b95a:	4c02      	ldr	r4, [pc, #8]	; (1000b964 <sms_timer_aon_callback+0x24>)
1000b95c:	47a0      	blx	r4
	}
}
1000b95e:	bd10      	pop	{r4, pc}
1000b960:	10019658 	.word	0x10019658
1000b964:	1000f46d 	.word	0x1000f46d

1000b968 <sms_timer_aon_init>:

void sms_timer_aon_init(uint32_t cnt, enum aon_sleep_timer_mode cnt_mode)
{
1000b968:	b530      	push	{r4, r5, lr}
1000b96a:	b083      	sub	sp, #12
1000b96c:	0004      	movs	r4, r0
1000b96e:	000d      	movs	r5, r1
    struct aon_sleep_timer_config config_aon_sleep_timer;
    aon_sleep_timer_get_config_defaults(&config_aon_sleep_timer);
1000b970:	4668      	mov	r0, sp
1000b972:	4b05      	ldr	r3, [pc, #20]	; (1000b988 <sms_timer_aon_init+0x20>)
1000b974:	4798      	blx	r3
    config_aon_sleep_timer.mode = cnt_mode;
1000b976:	466b      	mov	r3, sp
1000b978:	705d      	strb	r5, [r3, #1]
    config_aon_sleep_timer.counter = cnt;
1000b97a:	9401      	str	r4, [sp, #4]
    aon_sleep_timer_init(&config_aon_sleep_timer);
1000b97c:	4668      	mov	r0, sp
1000b97e:	4b03      	ldr	r3, [pc, #12]	; (1000b98c <sms_timer_aon_init+0x24>)
1000b980:	4798      	blx	r3
}
1000b982:	b003      	add	sp, #12
1000b984:	bd30      	pop	{r4, r5, pc}
1000b986:	46c0      	nop			; (mov r8, r8)
1000b988:	10008171 	.word	0x10008171
1000b98c:	100081e5 	.word	0x100081e5

1000b990 <sms_timer_aon_disable>:

void sms_timer_aon_disable(void)
{
1000b990:	b510      	push	{r4, lr}
    aon_sleep_timer_disable();
1000b992:	4b01      	ldr	r3, [pc, #4]	; (1000b998 <sms_timer_aon_disable+0x8>)
1000b994:	4798      	blx	r3
}
1000b996:	bd10      	pop	{r4, pc}
1000b998:	10008181 	.word	0x10008181

1000b99c <sms_timer_aon_register_callback>:

void sms_timer_aon_register_callback(void)
{
1000b99c:	b510      	push	{r4, lr}
    aon_sleep_timer_register_callback(sms_timer_aon_callback);
1000b99e:	4804      	ldr	r0, [pc, #16]	; (1000b9b0 <sms_timer_aon_register_callback+0x14>)
1000b9a0:	4b04      	ldr	r3, [pc, #16]	; (1000b9b4 <sms_timer_aon_register_callback+0x18>)
1000b9a2:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000b9a4:	2280      	movs	r2, #128	; 0x80
1000b9a6:	0512      	lsls	r2, r2, #20
1000b9a8:	4b03      	ldr	r3, [pc, #12]	; (1000b9b8 <sms_timer_aon_register_callback+0x1c>)
1000b9aa:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(AON_SLEEP_TIMER0_IRQn);
}
1000b9ac:	bd10      	pop	{r4, pc}
1000b9ae:	46c0      	nop			; (mov r8, r8)
1000b9b0:	1000b941 	.word	0x1000b941
1000b9b4:	100081cd 	.word	0x100081cd
1000b9b8:	e000e100 	.word	0xe000e100

1000b9bc <sms_timer_aon_unregister_callback>:

void sms_timer_aon_unregister_callback(void)
{
1000b9bc:	b510      	push	{r4, lr}
    aon_sleep_timer_unregister_callback();
1000b9be:	4b04      	ldr	r3, [pc, #16]	; (1000b9d0 <sms_timer_aon_unregister_callback+0x14>)
1000b9c0:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000b9c2:	2180      	movs	r1, #128	; 0x80
1000b9c4:	0509      	lsls	r1, r1, #20
1000b9c6:	2380      	movs	r3, #128	; 0x80
1000b9c8:	4a02      	ldr	r2, [pc, #8]	; (1000b9d4 <sms_timer_aon_unregister_callback+0x18>)
1000b9ca:	50d1      	str	r1, [r2, r3]
    NVIC_DisableIRQ(AON_SLEEP_TIMER0_IRQn);
}
1000b9cc:	bd10      	pop	{r4, pc}
1000b9ce:	46c0      	nop			; (mov r8, r8)
1000b9d0:	100081d9 	.word	0x100081d9
1000b9d4:	e000e100 	.word	0xe000e100

1000b9d8 <sms_timer_aon_get_ms>:

void sms_timer_aon_get_ms(uint32_t *count)
{
    count = (uint32_t *)0;
}
1000b9d8:	4770      	bx	lr
1000b9da:	46c0      	nop			; (mov r8, r8)

1000b9dc <sms_dualtimer_init>:

/* DUALTIMER */
void sms_dualtimer_init(void)
{
1000b9dc:	b510      	push	{r4, lr}
1000b9de:	b088      	sub	sp, #32
    struct dualtimer_config config_dualtimer;
    dualtimer_get_config_defaults(&config_dualtimer);
1000b9e0:	ac01      	add	r4, sp, #4
1000b9e2:	0020      	movs	r0, r4
1000b9e4:	4b08      	ldr	r3, [pc, #32]	; (1000ba08 <sms_dualtimer_init+0x2c>)
1000b9e6:	4798      	blx	r3

    config_dualtimer.timer1.load_value = SMS_DUALTIMER_LOAD_S;
1000b9e8:	4a08      	ldr	r2, [pc, #32]	; (1000ba0c <sms_dualtimer_init+0x30>)
1000b9ea:	60a2      	str	r2, [r4, #8]
    config_dualtimer.timer1.counter_mode = DUALTIMER_ONE_SHOT_MODE;
1000b9ec:	2300      	movs	r3, #0
1000b9ee:	7063      	strb	r3, [r4, #1]
    config_dualtimer.timer2.load_value = SMS_DUALTIMER_LOAD_S;
1000b9f0:	6162      	str	r2, [r4, #20]
    config_dualtimer.timer2.counter_mode = DUALTIMER_ONE_SHOT_MODE;
1000b9f2:	7363      	strb	r3, [r4, #13]

    dualtimer_init(&config_dualtimer);
1000b9f4:	0020      	movs	r0, r4
1000b9f6:	4b06      	ldr	r3, [pc, #24]	; (1000ba10 <sms_dualtimer_init+0x34>)
1000b9f8:	4798      	blx	r3
    dualtimer_disable(DUALTIMER_TIMER1);
1000b9fa:	2000      	movs	r0, #0
1000b9fc:	4c05      	ldr	r4, [pc, #20]	; (1000ba14 <sms_dualtimer_init+0x38>)
1000b9fe:	47a0      	blx	r4
    dualtimer_disable(DUALTIMER_TIMER2);
1000ba00:	2001      	movs	r0, #1
1000ba02:	47a0      	blx	r4
}
1000ba04:	b008      	add	sp, #32
1000ba06:	bd10      	pop	{r4, pc}
1000ba08:	1000c241 	.word	0x1000c241
1000ba0c:	018cba80 	.word	0x018cba80
1000ba10:	1000c2d5 	.word	0x1000c2d5
1000ba14:	1000c2b1 	.word	0x1000c2b1

1000ba18 <sms_dualtimer_register_callback>:

void sms_dualtimer_register_callback(enum dualtimer_timer tmr, sms_dualtimer_callback_t cb_handler)
{
1000ba18:	b510      	push	{r4, lr}
1000ba1a:	0004      	movs	r4, r0
    dualtimer_register_callback(tmr, cb_handler);
1000ba1c:	4b02      	ldr	r3, [pc, #8]	; (1000ba28 <sms_dualtimer_register_callback+0x10>)
1000ba1e:	4798      	blx	r3
    NVIC_EnableIRQ(DUALTIMER0_IRQn);
}

void sms_dualtimer_stop(enum dualtimer_timer tmr)
{
    dualtimer_disable(tmr);
1000ba20:	0020      	movs	r0, r4
1000ba22:	4b02      	ldr	r3, [pc, #8]	; (1000ba2c <sms_dualtimer_register_callback+0x14>)
1000ba24:	4798      	blx	r3

void sms_dualtimer_register_callback(enum dualtimer_timer tmr, sms_dualtimer_callback_t cb_handler)
{
    dualtimer_register_callback(tmr, cb_handler);
    sms_dualtimer_stop(tmr);
}
1000ba26:	bd10      	pop	{r4, pc}
1000ba28:	1000c3d9 	.word	0x1000c3d9
1000ba2c:	1000c2b1 	.word	0x1000c2b1

1000ba30 <sms_dualtimer_start>:

void sms_dualtimer_start(timer_unit_type_t unit, uint32_t delay, enum dualtimer_timer tmr)
{
1000ba30:	b510      	push	{r4, lr}
1000ba32:	0014      	movs	r4, r2
    uint32_t timer_load = 1;
    switch(unit) {
1000ba34:	2801      	cmp	r0, #1
1000ba36:	d006      	beq.n	1000ba46 <sms_dualtimer_start+0x16>
1000ba38:	2800      	cmp	r0, #0
1000ba3a:	d002      	beq.n	1000ba42 <sms_dualtimer_start+0x12>
1000ba3c:	2802      	cmp	r0, #2
1000ba3e:	d004      	beq.n	1000ba4a <sms_dualtimer_start+0x1a>
1000ba40:	e005      	b.n	1000ba4e <sms_dualtimer_start+0x1e>
        case TIMER_UNIT_US:
        timer_load = SMS_DUALTIMER_LOAD_US;
1000ba42:	221a      	movs	r2, #26
1000ba44:	e004      	b.n	1000ba50 <sms_dualtimer_start+0x20>
        break;
        
        case TIMER_UNIT_MS:
        timer_load = SMS_DUALTIMER_LOAD_MS;
1000ba46:	4a0c      	ldr	r2, [pc, #48]	; (1000ba78 <sms_dualtimer_start+0x48>)
        break;
1000ba48:	e002      	b.n	1000ba50 <sms_dualtimer_start+0x20>
        
        case TIMER_UNIT_S:
        timer_load = SMS_DUALTIMER_LOAD_S;
1000ba4a:	4a0c      	ldr	r2, [pc, #48]	; (1000ba7c <sms_dualtimer_start+0x4c>)
        break;
1000ba4c:	e000      	b.n	1000ba50 <sms_dualtimer_start+0x20>
    sms_dualtimer_stop(tmr);
}

void sms_dualtimer_start(timer_unit_type_t unit, uint32_t delay, enum dualtimer_timer tmr)
{
    uint32_t timer_load = 1;
1000ba4e:	2201      	movs	r2, #1
        
        default:
        break;
    }
    
    if(delay <= 0) {
1000ba50:	2900      	cmp	r1, #0
1000ba52:	d101      	bne.n	1000ba58 <sms_dualtimer_start+0x28>
        //DBG_LOG("[sms_dualtimer_start]\tWarning! Delay value < 0... setting to 1000");
        delay = 1000;
1000ba54:	21fa      	movs	r1, #250	; 0xfa
1000ba56:	0089      	lsls	r1, r1, #2
    }
    
    ulp_ready = false;
1000ba58:	2000      	movs	r0, #0
1000ba5a:	4b09      	ldr	r3, [pc, #36]	; (1000ba80 <sms_dualtimer_start+0x50>)
1000ba5c:	7018      	strb	r0, [r3, #0]
    //DBG_LOG_DEV("[sms_dualtimer_start]\t\tStarting timer%d... load: %ld, delay: %ld", (tmr+1), timer_load, delay);
    dualtimer_set_counter(tmr, DUALTIMER_SET_CURRUNT_REG, timer_load * delay);
1000ba5e:	434a      	muls	r2, r1
1000ba60:	2100      	movs	r1, #0
1000ba62:	0020      	movs	r0, r4
1000ba64:	4b07      	ldr	r3, [pc, #28]	; (1000ba84 <sms_dualtimer_start+0x54>)
1000ba66:	4798      	blx	r3
    dualtimer_enable(tmr);
1000ba68:	0020      	movs	r0, r4
1000ba6a:	4b07      	ldr	r3, [pc, #28]	; (1000ba88 <sms_dualtimer_start+0x58>)
1000ba6c:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000ba6e:	2280      	movs	r2, #128	; 0x80
1000ba70:	01d2      	lsls	r2, r2, #7
1000ba72:	4b06      	ldr	r3, [pc, #24]	; (1000ba8c <sms_dualtimer_start+0x5c>)
1000ba74:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(DUALTIMER0_IRQn);
}
1000ba76:	bd10      	pop	{r4, pc}
1000ba78:	00006590 	.word	0x00006590
1000ba7c:	018cba80 	.word	0x018cba80
1000ba80:	100195cd 	.word	0x100195cd
1000ba84:	1000c265 	.word	0x1000c265
1000ba88:	1000c28d 	.word	0x1000c28d
1000ba8c:	e000e100 	.word	0xe000e100

1000ba90 <sms_dualtimer_stop>:

void sms_dualtimer_stop(enum dualtimer_timer tmr)
{
1000ba90:	b510      	push	{r4, lr}
    dualtimer_disable(tmr);
1000ba92:	4b01      	ldr	r3, [pc, #4]	; (1000ba98 <sms_dualtimer_stop+0x8>)
1000ba94:	4798      	blx	r3
}
1000ba96:	bd10      	pop	{r4, pc}
1000ba98:	1000c2b1 	.word	0x1000c2b1

1000ba9c <sms_dualtimer1_cb>:

void sms_dualtimer1_cb(void)
{
1000ba9c:	b510      	push	{r4, lr}
    timer1_instance.new_int = true;
1000ba9e:	2201      	movs	r2, #1
1000baa0:	4b04      	ldr	r3, [pc, #16]	; (1000bab4 <sms_dualtimer1_cb+0x18>)
1000baa2:	709a      	strb	r2, [r3, #2]
    send_plf_int_msg_ind(DUALTIMER_TIMER1_CALLBACK, TIMER_EXPIRED_CALLBACK_TYPE_DETECT, NULL, 0);
1000baa4:	2300      	movs	r3, #0
1000baa6:	2200      	movs	r2, #0
1000baa8:	2101      	movs	r1, #1
1000baaa:	2040      	movs	r0, #64	; 0x40
1000baac:	4c02      	ldr	r4, [pc, #8]	; (1000bab8 <sms_dualtimer1_cb+0x1c>)
1000baae:	47a0      	blx	r4
}
1000bab0:	bd10      	pop	{r4, pc}
1000bab2:	46c0      	nop			; (mov r8, r8)
1000bab4:	10019644 	.word	0x10019644
1000bab8:	1000f46d 	.word	0x1000f46d

1000babc <sms_dualtimer2_cb>:

void sms_dualtimer2_cb(void)
{
1000babc:	b510      	push	{r4, lr}
    timer2_instance.new_int = true;
1000babe:	2201      	movs	r2, #1
1000bac0:	4b04      	ldr	r3, [pc, #16]	; (1000bad4 <sms_dualtimer2_cb+0x18>)
1000bac2:	709a      	strb	r2, [r3, #2]
    send_plf_int_msg_ind(DUALTIMER_TIMER2_CALLBACK, TIMER_EXPIRED_CALLBACK_TYPE_DETECT, NULL, 0);
1000bac4:	2300      	movs	r3, #0
1000bac6:	2200      	movs	r2, #0
1000bac8:	2101      	movs	r1, #1
1000baca:	2041      	movs	r0, #65	; 0x41
1000bacc:	4c02      	ldr	r4, [pc, #8]	; (1000bad8 <sms_dualtimer2_cb+0x1c>)
1000bace:	47a0      	blx	r4
}
1000bad0:	bd10      	pop	{r4, pc}
1000bad2:	46c0      	nop			; (mov r8, r8)
1000bad4:	10019708 	.word	0x10019708
1000bad8:	1000f46d 	.word	0x1000f46d

1000badc <sms_dualtimer1_fn>:


void sms_dualtimer1_fn(void)
{
1000badc:	b510      	push	{r4, lr}
    //sms_button_toggle_interrupt(SMS_BTN_INT_DISABLE, SMS_BTN_INT_DISABLE);
    switch(timer1_current_mode) {
1000bade:	4b79      	ldr	r3, [pc, #484]	; (1000bcc4 <sms_dualtimer1_fn+0x1e8>)
1000bae0:	781b      	ldrb	r3, [r3, #0]
1000bae2:	b2db      	uxtb	r3, r3
1000bae4:	2b01      	cmp	r3, #1
1000bae6:	d003      	beq.n	1000baf0 <sms_dualtimer1_fn+0x14>
1000bae8:	2b02      	cmp	r3, #2
1000baea:	d100      	bne.n	1000baee <sms_dualtimer1_fn+0x12>
1000baec:	e0ae      	b.n	1000bc4c <sms_dualtimer1_fn+0x170>
1000baee:	e0e1      	b.n	1000bcb4 <sms_dualtimer1_fn+0x1d8>
        /* Timer1 mode = STARTUP */
        case TIMER1_MODE_STARTUP:
        {
            timer1_current_mode = TIMER1_MODE_NONE;
1000baf0:	2200      	movs	r2, #0
1000baf2:	4b74      	ldr	r3, [pc, #464]	; (1000bcc4 <sms_dualtimer1_fn+0x1e8>)
1000baf4:	701a      	strb	r2, [r3, #0]
            button_instance.previous_state = button_instance.current_state;
1000baf6:	4c74      	ldr	r4, [pc, #464]	; (1000bcc8 <sms_dualtimer1_fn+0x1ec>)
1000baf8:	7b63      	ldrb	r3, [r4, #13]
1000bafa:	7323      	strb	r3, [r4, #12]
            button_instance.current_state = sms_button_get_state();
1000bafc:	4b73      	ldr	r3, [pc, #460]	; (1000bccc <sms_dualtimer1_fn+0x1f0>)
1000bafe:	4798      	blx	r3
1000bb00:	7360      	strb	r0, [r4, #13]
            sms_monitor_get_states("[sms_dualtimer1_fn]");
1000bb02:	4873      	ldr	r0, [pc, #460]	; (1000bcd0 <sms_dualtimer1_fn+0x1f4>)
1000bb04:	4b73      	ldr	r3, [pc, #460]	; (1000bcd4 <sms_dualtimer1_fn+0x1f8>)
1000bb06:	4798      	blx	r3
            
            switch(button_instance.previous_state) {
1000bb08:	7b23      	ldrb	r3, [r4, #12]
1000bb0a:	2b01      	cmp	r3, #1
1000bb0c:	d002      	beq.n	1000bb14 <sms_dualtimer1_fn+0x38>
1000bb0e:	2b02      	cmp	r3, #2
1000bb10:	d04c      	beq.n	1000bbac <sms_dualtimer1_fn+0xd0>
1000bb12:	e093      	b.n	1000bc3c <sms_dualtimer1_fn+0x160>
                // --- Timer1 mode = STARTUP: switch prev_state ---
                case BUTTON_STATE_B0:
                switch(button_instance.current_state) {
1000bb14:	4b6c      	ldr	r3, [pc, #432]	; (1000bcc8 <sms_dualtimer1_fn+0x1ec>)
1000bb16:	7b5b      	ldrb	r3, [r3, #13]
1000bb18:	2b01      	cmp	r3, #1
1000bb1a:	d002      	beq.n	1000bb22 <sms_dualtimer1_fn+0x46>
1000bb1c:	2b02      	cmp	r3, #2
1000bb1e:	d023      	beq.n	1000bb68 <sms_dualtimer1_fn+0x8c>
1000bb20:	e03b      	b.n	1000bb9a <sms_dualtimer1_fn+0xbe>
                    // --- prev_state = b0: switch current_state ---
                    case BUTTON_STATE_B0:
                    if(ble_instance.current_state == BLE_STATE_POWEROFF) {
1000bb22:	4b6d      	ldr	r3, [pc, #436]	; (1000bcd8 <sms_dualtimer1_fn+0x1fc>)
1000bb24:	781b      	ldrb	r3, [r3, #0]
1000bb26:	2b00      	cmp	r3, #0
1000bb28:	d115      	bne.n	1000bb56 <sms_dualtimer1_fn+0x7a>
                        sms_btn_cnt++;
1000bb2a:	4a6c      	ldr	r2, [pc, #432]	; (1000bcdc <sms_dualtimer1_fn+0x200>)
1000bb2c:	7813      	ldrb	r3, [r2, #0]
1000bb2e:	3301      	adds	r3, #1
1000bb30:	b2db      	uxtb	r3, r3
1000bb32:	7013      	strb	r3, [r2, #0]
                        if(sms_btn_cnt >= SMS_BTN_STARTUP_CNT) {
1000bb34:	2b0f      	cmp	r3, #15
1000bb36:	d905      	bls.n	1000bb44 <sms_dualtimer1_fn+0x68>
                            timer1_current_mode = TIMER1_MODE_NONE;
1000bb38:	2200      	movs	r2, #0
1000bb3a:	4b62      	ldr	r3, [pc, #392]	; (1000bcc4 <sms_dualtimer1_fn+0x1e8>)
1000bb3c:	701a      	strb	r2, [r3, #0]
                            sms_ble_startup();
1000bb3e:	4b68      	ldr	r3, [pc, #416]	; (1000bce0 <sms_dualtimer1_fn+0x204>)
1000bb40:	4798      	blx	r3
1000bb42:	e0be      	b.n	1000bcc2 <sms_dualtimer1_fn+0x1e6>
                        }
                        else {
                            //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                            timer1_current_mode = TIMER1_MODE_STARTUP;
1000bb44:	2201      	movs	r2, #1
1000bb46:	4b5f      	ldr	r3, [pc, #380]	; (1000bcc4 <sms_dualtimer1_fn+0x1e8>)
1000bb48:	701a      	strb	r2, [r3, #0]
                            //ulp_ready = false;
                            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_STARTUP_MS, DUALTIMER_TIMER1);
1000bb4a:	2200      	movs	r2, #0
1000bb4c:	21fa      	movs	r1, #250	; 0xfa
1000bb4e:	2001      	movs	r0, #1
1000bb50:	4b64      	ldr	r3, [pc, #400]	; (1000bce4 <sms_dualtimer1_fn+0x208>)
1000bb52:	4798      	blx	r3
1000bb54:	e0b5      	b.n	1000bcc2 <sms_dualtimer1_fn+0x1e6>
                        }
                    }
                    else {
                        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                        if(timer2_current_mode == TIMER2_MODE_NONE) {
1000bb56:	4b64      	ldr	r3, [pc, #400]	; (1000bce8 <sms_dualtimer1_fn+0x20c>)
1000bb58:	781b      	ldrb	r3, [r3, #0]
1000bb5a:	2b00      	cmp	r3, #0
1000bb5c:	d000      	beq.n	1000bb60 <sms_dualtimer1_fn+0x84>
1000bb5e:	e0b0      	b.n	1000bcc2 <sms_dualtimer1_fn+0x1e6>
                            //release_sleep_lock();
                            ulp_ready = true;
1000bb60:	2201      	movs	r2, #1
1000bb62:	4b62      	ldr	r3, [pc, #392]	; (1000bcec <sms_dualtimer1_fn+0x210>)
1000bb64:	701a      	strb	r2, [r3, #0]
1000bb66:	e0ac      	b.n	1000bcc2 <sms_dualtimer1_fn+0x1e6>
                    }
                    break;
                    
                    // --- prev_state = b0: switch current_state ---
                    case BUTTON_STATE_B1:
                    if(ble_instance.current_state == BLE_STATE_POWEROFF) {
1000bb68:	4b5b      	ldr	r3, [pc, #364]	; (1000bcd8 <sms_dualtimer1_fn+0x1fc>)
1000bb6a:	781b      	ldrb	r3, [r3, #0]
1000bb6c:	2b00      	cmp	r3, #0
1000bb6e:	d10b      	bne.n	1000bb88 <sms_dualtimer1_fn+0xac>
                        sms_btn_cnt = 0;
1000bb70:	2200      	movs	r2, #0
1000bb72:	4b5a      	ldr	r3, [pc, #360]	; (1000bcdc <sms_dualtimer1_fn+0x200>)
1000bb74:	701a      	strb	r2, [r3, #0]
                        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                        timer1_current_mode = TIMER1_MODE_STARTUP;
1000bb76:	3201      	adds	r2, #1
1000bb78:	4b52      	ldr	r3, [pc, #328]	; (1000bcc4 <sms_dualtimer1_fn+0x1e8>)
1000bb7a:	701a      	strb	r2, [r3, #0]
                        //ulp_ready = false;
                        sms_dualtimer_start(TIMER_UNIT_MS, SMS_BLINK_STARTUP_MS, DUALTIMER_TIMER1);
1000bb7c:	2200      	movs	r2, #0
1000bb7e:	2164      	movs	r1, #100	; 0x64
1000bb80:	2001      	movs	r0, #1
1000bb82:	4b58      	ldr	r3, [pc, #352]	; (1000bce4 <sms_dualtimer1_fn+0x208>)
1000bb84:	4798      	blx	r3
1000bb86:	e09c      	b.n	1000bcc2 <sms_dualtimer1_fn+0x1e6>
                    }
                    else {
                        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                        if(timer2_current_mode == TIMER2_MODE_NONE) {
1000bb88:	4b57      	ldr	r3, [pc, #348]	; (1000bce8 <sms_dualtimer1_fn+0x20c>)
1000bb8a:	781b      	ldrb	r3, [r3, #0]
1000bb8c:	2b00      	cmp	r3, #0
1000bb8e:	d000      	beq.n	1000bb92 <sms_dualtimer1_fn+0xb6>
1000bb90:	e097      	b.n	1000bcc2 <sms_dualtimer1_fn+0x1e6>
                            //release_sleep_lock();
                            ulp_ready = true;
1000bb92:	2201      	movs	r2, #1
1000bb94:	4b55      	ldr	r3, [pc, #340]	; (1000bcec <sms_dualtimer1_fn+0x210>)
1000bb96:	701a      	strb	r2, [r3, #0]
1000bb98:	e093      	b.n	1000bcc2 <sms_dualtimer1_fn+0x1e6>
                    // --- prev_state = b0: switch current_state ---
                    case BUTTON_STATE_BOTH:
                    case BUTTON_STATE_NONE:
                    default:
                    //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                    if(timer2_current_mode == TIMER2_MODE_NONE) {
1000bb9a:	4b53      	ldr	r3, [pc, #332]	; (1000bce8 <sms_dualtimer1_fn+0x20c>)
1000bb9c:	781b      	ldrb	r3, [r3, #0]
1000bb9e:	2b00      	cmp	r3, #0
1000bba0:	d000      	beq.n	1000bba4 <sms_dualtimer1_fn+0xc8>
1000bba2:	e08e      	b.n	1000bcc2 <sms_dualtimer1_fn+0x1e6>
                        //release_sleep_lock();
                        ulp_ready = true;
1000bba4:	2201      	movs	r2, #1
1000bba6:	4b51      	ldr	r3, [pc, #324]	; (1000bcec <sms_dualtimer1_fn+0x210>)
1000bba8:	701a      	strb	r2, [r3, #0]
1000bbaa:	e08a      	b.n	1000bcc2 <sms_dualtimer1_fn+0x1e6>
                }
                break;
                
                // --- Timer1 mode = STARTUP: switch prev_state ---
                case BUTTON_STATE_B1:
                switch(button_instance.current_state) {
1000bbac:	4b46      	ldr	r3, [pc, #280]	; (1000bcc8 <sms_dualtimer1_fn+0x1ec>)
1000bbae:	7b5b      	ldrb	r3, [r3, #13]
1000bbb0:	2b01      	cmp	r3, #1
1000bbb2:	d023      	beq.n	1000bbfc <sms_dualtimer1_fn+0x120>
1000bbb4:	2b02      	cmp	r3, #2
1000bbb6:	d139      	bne.n	1000bc2c <sms_dualtimer1_fn+0x150>
                    // --- prev_state = b1: switch current_state ---
                    case BUTTON_STATE_B1:
                    if(ble_instance.current_state == BLE_STATE_POWEROFF) {
1000bbb8:	4b47      	ldr	r3, [pc, #284]	; (1000bcd8 <sms_dualtimer1_fn+0x1fc>)
1000bbba:	781b      	ldrb	r3, [r3, #0]
1000bbbc:	2b00      	cmp	r3, #0
1000bbbe:	d115      	bne.n	1000bbec <sms_dualtimer1_fn+0x110>
                        sms_btn_cnt++;
1000bbc0:	4a46      	ldr	r2, [pc, #280]	; (1000bcdc <sms_dualtimer1_fn+0x200>)
1000bbc2:	7813      	ldrb	r3, [r2, #0]
1000bbc4:	3301      	adds	r3, #1
1000bbc6:	b2db      	uxtb	r3, r3
1000bbc8:	7013      	strb	r3, [r2, #0]
                        if(sms_btn_cnt >= SMS_BTN_STARTUP_CNT) {
1000bbca:	2b0f      	cmp	r3, #15
1000bbcc:	d905      	bls.n	1000bbda <sms_dualtimer1_fn+0xfe>
                            timer1_current_mode = TIMER1_MODE_NONE;
1000bbce:	2200      	movs	r2, #0
1000bbd0:	4b3c      	ldr	r3, [pc, #240]	; (1000bcc4 <sms_dualtimer1_fn+0x1e8>)
1000bbd2:	701a      	strb	r2, [r3, #0]
                            sms_ble_startup();
1000bbd4:	4b42      	ldr	r3, [pc, #264]	; (1000bce0 <sms_dualtimer1_fn+0x204>)
1000bbd6:	4798      	blx	r3
1000bbd8:	e073      	b.n	1000bcc2 <sms_dualtimer1_fn+0x1e6>
                        }
                        else {
                            //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                            timer1_current_mode = TIMER1_MODE_STARTUP;
1000bbda:	2201      	movs	r2, #1
1000bbdc:	4b39      	ldr	r3, [pc, #228]	; (1000bcc4 <sms_dualtimer1_fn+0x1e8>)
1000bbde:	701a      	strb	r2, [r3, #0]
                            //ulp_ready = false;
                            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_STARTUP_MS, DUALTIMER_TIMER1);
1000bbe0:	2200      	movs	r2, #0
1000bbe2:	21fa      	movs	r1, #250	; 0xfa
1000bbe4:	2001      	movs	r0, #1
1000bbe6:	4b3f      	ldr	r3, [pc, #252]	; (1000bce4 <sms_dualtimer1_fn+0x208>)
1000bbe8:	4798      	blx	r3
1000bbea:	e06a      	b.n	1000bcc2 <sms_dualtimer1_fn+0x1e6>
                        }
                    }
                    else {
                        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                        if(timer2_current_mode == TIMER2_MODE_NONE) {
1000bbec:	4b3e      	ldr	r3, [pc, #248]	; (1000bce8 <sms_dualtimer1_fn+0x20c>)
1000bbee:	781b      	ldrb	r3, [r3, #0]
1000bbf0:	2b00      	cmp	r3, #0
1000bbf2:	d166      	bne.n	1000bcc2 <sms_dualtimer1_fn+0x1e6>
                            //release_sleep_lock();
                            ulp_ready = true;
1000bbf4:	2201      	movs	r2, #1
1000bbf6:	4b3d      	ldr	r3, [pc, #244]	; (1000bcec <sms_dualtimer1_fn+0x210>)
1000bbf8:	701a      	strb	r2, [r3, #0]
1000bbfa:	e062      	b.n	1000bcc2 <sms_dualtimer1_fn+0x1e6>
                    }
                    break;
                    
                    // --- prev_state = b1: switch current_state ---
                    case BUTTON_STATE_B0:
                    if(ble_instance.current_state == BLE_STATE_POWEROFF) {
1000bbfc:	4b36      	ldr	r3, [pc, #216]	; (1000bcd8 <sms_dualtimer1_fn+0x1fc>)
1000bbfe:	781b      	ldrb	r3, [r3, #0]
1000bc00:	2b00      	cmp	r3, #0
1000bc02:	d10b      	bne.n	1000bc1c <sms_dualtimer1_fn+0x140>
                        sms_btn_cnt = 0;
1000bc04:	2200      	movs	r2, #0
1000bc06:	4b35      	ldr	r3, [pc, #212]	; (1000bcdc <sms_dualtimer1_fn+0x200>)
1000bc08:	701a      	strb	r2, [r3, #0]
                        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                        timer1_current_mode = TIMER1_MODE_STARTUP;
1000bc0a:	3201      	adds	r2, #1
1000bc0c:	4b2d      	ldr	r3, [pc, #180]	; (1000bcc4 <sms_dualtimer1_fn+0x1e8>)
1000bc0e:	701a      	strb	r2, [r3, #0]
                        //ulp_ready = false;
                        sms_dualtimer_start(TIMER_UNIT_MS, SMS_BLINK_STARTUP_MS, DUALTIMER_TIMER1);
1000bc10:	2200      	movs	r2, #0
1000bc12:	2164      	movs	r1, #100	; 0x64
1000bc14:	2001      	movs	r0, #1
1000bc16:	4b33      	ldr	r3, [pc, #204]	; (1000bce4 <sms_dualtimer1_fn+0x208>)
1000bc18:	4798      	blx	r3
1000bc1a:	e052      	b.n	1000bcc2 <sms_dualtimer1_fn+0x1e6>
                    }
                    else {
                        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                        if(timer2_current_mode == TIMER2_MODE_NONE) {
1000bc1c:	4b32      	ldr	r3, [pc, #200]	; (1000bce8 <sms_dualtimer1_fn+0x20c>)
1000bc1e:	781b      	ldrb	r3, [r3, #0]
1000bc20:	2b00      	cmp	r3, #0
1000bc22:	d14e      	bne.n	1000bcc2 <sms_dualtimer1_fn+0x1e6>
                            //release_sleep_lock();
                            ulp_ready = true;
1000bc24:	2201      	movs	r2, #1
1000bc26:	4b31      	ldr	r3, [pc, #196]	; (1000bcec <sms_dualtimer1_fn+0x210>)
1000bc28:	701a      	strb	r2, [r3, #0]
1000bc2a:	e04a      	b.n	1000bcc2 <sms_dualtimer1_fn+0x1e6>
                    // --- prev_state = b1: switch current_state ---
                    case BUTTON_STATE_NONE:
                    case BUTTON_STATE_BOTH:
                    default:
                    //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                    if(timer2_current_mode == TIMER2_MODE_NONE) {
1000bc2c:	4b2e      	ldr	r3, [pc, #184]	; (1000bce8 <sms_dualtimer1_fn+0x20c>)
1000bc2e:	781b      	ldrb	r3, [r3, #0]
1000bc30:	2b00      	cmp	r3, #0
1000bc32:	d146      	bne.n	1000bcc2 <sms_dualtimer1_fn+0x1e6>
                        //release_sleep_lock();
                        ulp_ready = true;
1000bc34:	2201      	movs	r2, #1
1000bc36:	4b2d      	ldr	r3, [pc, #180]	; (1000bcec <sms_dualtimer1_fn+0x210>)
1000bc38:	701a      	strb	r2, [r3, #0]
1000bc3a:	e042      	b.n	1000bcc2 <sms_dualtimer1_fn+0x1e6>
                case BUTTON_STATE_NONE:
                case BUTTON_STATE_BOTH:
                default:
                {
                    //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                    if(timer2_current_mode == TIMER2_MODE_NONE) {
1000bc3c:	4b2a      	ldr	r3, [pc, #168]	; (1000bce8 <sms_dualtimer1_fn+0x20c>)
1000bc3e:	781b      	ldrb	r3, [r3, #0]
1000bc40:	2b00      	cmp	r3, #0
1000bc42:	d13e      	bne.n	1000bcc2 <sms_dualtimer1_fn+0x1e6>
                        //release_sleep_lock();
                        ulp_ready = true;
1000bc44:	2201      	movs	r2, #1
1000bc46:	4b29      	ldr	r3, [pc, #164]	; (1000bcec <sms_dualtimer1_fn+0x210>)
1000bc48:	701a      	strb	r2, [r3, #0]
1000bc4a:	e03a      	b.n	1000bcc2 <sms_dualtimer1_fn+0x1e6>
        
        /* Timer1 mode = SHUTDOWN */
        case TIMER1_MODE_SHUTDOWN:
        {
            //timer1_current_mode = TIMER1_MODE_NONE;
            button_instance.previous_state = button_instance.current_state;
1000bc4c:	4c1e      	ldr	r4, [pc, #120]	; (1000bcc8 <sms_dualtimer1_fn+0x1ec>)
1000bc4e:	7b63      	ldrb	r3, [r4, #13]
1000bc50:	7323      	strb	r3, [r4, #12]
            button_instance.current_state = sms_button_get_state();
1000bc52:	4b1e      	ldr	r3, [pc, #120]	; (1000bccc <sms_dualtimer1_fn+0x1f0>)
1000bc54:	4798      	blx	r3
1000bc56:	7360      	strb	r0, [r4, #13]
            sms_monitor_get_states("[sms_dualtimer1_fn]");
1000bc58:	481d      	ldr	r0, [pc, #116]	; (1000bcd0 <sms_dualtimer1_fn+0x1f4>)
1000bc5a:	4b1e      	ldr	r3, [pc, #120]	; (1000bcd4 <sms_dualtimer1_fn+0x1f8>)
1000bc5c:	4798      	blx	r3
            
            if((button_instance.previous_state == BUTTON_STATE_BOTH) && (button_instance.current_state == BUTTON_STATE_BOTH)) {
1000bc5e:	89a2      	ldrh	r2, [r4, #12]
1000bc60:	4b23      	ldr	r3, [pc, #140]	; (1000bcf0 <sms_dualtimer1_fn+0x214>)
1000bc62:	429a      	cmp	r2, r3
1000bc64:	d112      	bne.n	1000bc8c <sms_dualtimer1_fn+0x1b0>
                sms_btn_cnt++;
1000bc66:	4a1d      	ldr	r2, [pc, #116]	; (1000bcdc <sms_dualtimer1_fn+0x200>)
1000bc68:	7813      	ldrb	r3, [r2, #0]
1000bc6a:	3301      	adds	r3, #1
1000bc6c:	b2db      	uxtb	r3, r3
1000bc6e:	7013      	strb	r3, [r2, #0]
                if(sms_btn_cnt >= SMS_BTN_SHTDWN_CNT) {
1000bc70:	2b09      	cmp	r3, #9
1000bc72:	d902      	bls.n	1000bc7a <sms_dualtimer1_fn+0x19e>
                    sms_ble_power_down();
1000bc74:	4b1f      	ldr	r3, [pc, #124]	; (1000bcf4 <sms_dualtimer1_fn+0x218>)
1000bc76:	4798      	blx	r3
1000bc78:	e023      	b.n	1000bcc2 <sms_dualtimer1_fn+0x1e6>
                }
                else {
                    //sms_sensors_toggle_interrupt(SMS_EXTINT_DISABLE);
                    timer1_current_mode = TIMER1_MODE_SHUTDOWN;
1000bc7a:	2202      	movs	r2, #2
1000bc7c:	4b11      	ldr	r3, [pc, #68]	; (1000bcc4 <sms_dualtimer1_fn+0x1e8>)
1000bc7e:	701a      	strb	r2, [r3, #0]
                    sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_SHTDWN_MS, DUALTIMER_TIMER1);
1000bc80:	2200      	movs	r2, #0
1000bc82:	21fa      	movs	r1, #250	; 0xfa
1000bc84:	2001      	movs	r0, #1
1000bc86:	4b17      	ldr	r3, [pc, #92]	; (1000bce4 <sms_dualtimer1_fn+0x208>)
1000bc88:	4798      	blx	r3
1000bc8a:	e01a      	b.n	1000bcc2 <sms_dualtimer1_fn+0x1e6>
                }
            }
            else {
                if(pressure_device.state == PRESSURE_STATE_STDBY) {
1000bc8c:	232b      	movs	r3, #43	; 0x2b
1000bc8e:	4a1a      	ldr	r2, [pc, #104]	; (1000bcf8 <sms_dualtimer1_fn+0x21c>)
1000bc90:	5cd3      	ldrb	r3, [r2, r3]
1000bc92:	2b01      	cmp	r3, #1
1000bc94:	d103      	bne.n	1000bc9e <sms_dualtimer1_fn+0x1c2>
                    DBG_LOG_DEV("[sms_dualtimer1_fn]\t\tStarting sensors (shutting down)...");
                    sms_sensors_interrupt_toggle(false, true);
1000bc96:	2101      	movs	r1, #1
1000bc98:	2000      	movs	r0, #0
1000bc9a:	4b18      	ldr	r3, [pc, #96]	; (1000bcfc <sms_dualtimer1_fn+0x220>)
1000bc9c:	4798      	blx	r3
                }                    
                timer1_current_mode = TIMER1_MODE_NONE;
1000bc9e:	2200      	movs	r2, #0
1000bca0:	4b08      	ldr	r3, [pc, #32]	; (1000bcc4 <sms_dualtimer1_fn+0x1e8>)
1000bca2:	701a      	strb	r2, [r3, #0]
                if(timer2_current_mode == TIMER2_MODE_NONE) {
1000bca4:	4b10      	ldr	r3, [pc, #64]	; (1000bce8 <sms_dualtimer1_fn+0x20c>)
1000bca6:	781b      	ldrb	r3, [r3, #0]
1000bca8:	2b00      	cmp	r3, #0
1000bcaa:	d10a      	bne.n	1000bcc2 <sms_dualtimer1_fn+0x1e6>
                    ulp_ready = true;
1000bcac:	3201      	adds	r2, #1
1000bcae:	4b0f      	ldr	r3, [pc, #60]	; (1000bcec <sms_dualtimer1_fn+0x210>)
1000bcb0:	701a      	strb	r2, [r3, #0]
1000bcb2:	e006      	b.n	1000bcc2 <sms_dualtimer1_fn+0x1e6>
        }
        
        case TIMER1_MODE_NONE:
        default:
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
        if(timer2_current_mode == TIMER2_MODE_NONE) {
1000bcb4:	4b0c      	ldr	r3, [pc, #48]	; (1000bce8 <sms_dualtimer1_fn+0x20c>)
1000bcb6:	781b      	ldrb	r3, [r3, #0]
1000bcb8:	2b00      	cmp	r3, #0
1000bcba:	d102      	bne.n	1000bcc2 <sms_dualtimer1_fn+0x1e6>
            //release_sleep_lock();
            ulp_ready = true;
1000bcbc:	2201      	movs	r2, #1
1000bcbe:	4b0b      	ldr	r3, [pc, #44]	; (1000bcec <sms_dualtimer1_fn+0x210>)
1000bcc0:	701a      	strb	r2, [r3, #0]
        }            
        break;
    } // switch(timer1_current_mode)
}
1000bcc2:	bd10      	pop	{r4, pc}
1000bcc4:	10019538 	.word	0x10019538
1000bcc8:	100195d4 	.word	0x100195d4
1000bccc:	1000aca1 	.word	0x1000aca1
1000bcd0:	10016c10 	.word	0x10016c10
1000bcd4:	1000af39 	.word	0x1000af39
1000bcd8:	100195d0 	.word	0x100195d0
1000bcdc:	1001974a 	.word	0x1001974a
1000bce0:	1000a601 	.word	0x1000a601
1000bce4:	1000ba31 	.word	0x1000ba31
1000bce8:	1001970b 	.word	0x1001970b
1000bcec:	100195cd 	.word	0x100195cd
1000bcf0:	00000303 	.word	0x00000303
1000bcf4:	1000a619 	.word	0x1000a619
1000bcf8:	10019658 	.word	0x10019658
1000bcfc:	1000b799 	.word	0x1000b799

1000bd00 <sms_dualtimer2_fn>:

void sms_dualtimer2_fn(void)
{
1000bd00:	b510      	push	{r4, lr}
    //sms_button_toggle_interrupt(SMS_BTN_INT_DISABLE, SMS_BTN_INT_DISABLE);
    sms_monitor_get_states("[sms_dualtimer2_fn]");
1000bd02:	483a      	ldr	r0, [pc, #232]	; (1000bdec <sms_dualtimer2_fn+0xec>)
1000bd04:	4b3a      	ldr	r3, [pc, #232]	; (1000bdf0 <sms_dualtimer2_fn+0xf0>)
1000bd06:	4798      	blx	r3
    switch(timer2_current_mode) {
1000bd08:	4b3a      	ldr	r3, [pc, #232]	; (1000bdf4 <sms_dualtimer2_fn+0xf4>)
1000bd0a:	781b      	ldrb	r3, [r3, #0]
1000bd0c:	b2db      	uxtb	r3, r3
1000bd0e:	2b02      	cmp	r3, #2
1000bd10:	d028      	beq.n	1000bd64 <sms_dualtimer2_fn+0x64>
1000bd12:	2b03      	cmp	r3, #3
1000bd14:	d047      	beq.n	1000bda6 <sms_dualtimer2_fn+0xa6>
1000bd16:	2b01      	cmp	r3, #1
1000bd18:	d166      	bne.n	1000bde8 <sms_dualtimer2_fn+0xe8>
        case TIMER2_MODE_INDICATION_TOUT:
        timer2_current_mode = TIMER2_MODE_NONE;
1000bd1a:	2200      	movs	r2, #0
1000bd1c:	4b35      	ldr	r3, [pc, #212]	; (1000bdf4 <sms_dualtimer2_fn+0xf4>)
1000bd1e:	701a      	strb	r2, [r3, #0]
        if(ble_instance.current_state == BLE_STATE_PAIRED) {
1000bd20:	4b35      	ldr	r3, [pc, #212]	; (1000bdf8 <sms_dualtimer2_fn+0xf8>)
1000bd22:	781b      	ldrb	r3, [r3, #0]
1000bd24:	2b22      	cmp	r3, #34	; 0x22
1000bd26:	d107      	bne.n	1000bd38 <sms_dualtimer2_fn+0x38>
            //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
            if(timer1_current_mode == TIMER1_MODE_NONE) {
1000bd28:	4b34      	ldr	r3, [pc, #208]	; (1000bdfc <sms_dualtimer2_fn+0xfc>)
1000bd2a:	781b      	ldrb	r3, [r3, #0]
1000bd2c:	2b00      	cmp	r3, #0
1000bd2e:	d15b      	bne.n	1000bde8 <sms_dualtimer2_fn+0xe8>
                //release_sleep_lock();
                ulp_ready = true;
1000bd30:	3201      	adds	r2, #1
1000bd32:	4b33      	ldr	r3, [pc, #204]	; (1000be00 <sms_dualtimer2_fn+0x100>)
1000bd34:	701a      	strb	r2, [r3, #0]
1000bd36:	e057      	b.n	1000bde8 <sms_dualtimer2_fn+0xe8>
            }                
        }
        else {
            sms_ble_ind_retry++;
1000bd38:	4a32      	ldr	r2, [pc, #200]	; (1000be04 <sms_dualtimer2_fn+0x104>)
1000bd3a:	7813      	ldrb	r3, [r2, #0]
1000bd3c:	3301      	adds	r3, #1
1000bd3e:	b2db      	uxtb	r3, r3
1000bd40:	7013      	strb	r3, [r2, #0]
            if(sms_ble_ind_retry >= BLE_INDICATION_RETRY_MAX) {
1000bd42:	2b00      	cmp	r3, #0
1000bd44:	d006      	beq.n	1000bd54 <sms_dualtimer2_fn+0x54>
                DBG_LOG_CONT_DEV(" ...giving up!");
                //DBG_LOG_DEV("[sms_dualtimer2_fn]\tTimer1 mode: %d", timer1_current_mode);
                timer2_current_mode = TIMER2_MODE_NONE;
1000bd46:	2200      	movs	r2, #0
1000bd48:	4b2a      	ldr	r3, [pc, #168]	; (1000bdf4 <sms_dualtimer2_fn+0xf4>)
1000bd4a:	701a      	strb	r2, [r3, #0]
                ble_instance.current_state = BLE_STATE_PAIRED;
1000bd4c:	3222      	adds	r2, #34	; 0x22
1000bd4e:	4b2a      	ldr	r3, [pc, #168]	; (1000bdf8 <sms_dualtimer2_fn+0xf8>)
1000bd50:	701a      	strb	r2, [r3, #0]
1000bd52:	e049      	b.n	1000bde8 <sms_dualtimer2_fn+0xe8>
                //if(timer1_current_mode == TIMER1_MODE_NONE) release_sleep_lock();
            }
            else {
                DBG_LOG_CONT_DEV(" ...waiting... counter: %d", sms_ble_ind_retry);
                //sms_ble_send_characteristic(BLE_CHAR_PRESSURE);
                timer2_current_mode = TIMER2_MODE_INDICATION_TOUT;
1000bd54:	2201      	movs	r2, #1
1000bd56:	4b27      	ldr	r3, [pc, #156]	; (1000bdf4 <sms_dualtimer2_fn+0xf4>)
1000bd58:	701a      	strb	r2, [r3, #0]
                //ulp_ready = false;
                sms_dualtimer_start(TIMER_UNIT_MS, BLE_INDICATION_TOUT_MS, DUALTIMER_TIMER2);
1000bd5a:	2164      	movs	r1, #100	; 0x64
1000bd5c:	2001      	movs	r0, #1
1000bd5e:	4b2a      	ldr	r3, [pc, #168]	; (1000be08 <sms_dualtimer2_fn+0x108>)
1000bd60:	4798      	blx	r3
1000bd62:	e041      	b.n	1000bde8 <sms_dualtimer2_fn+0xe8>
        }
        break;
        
        case TIMER2_MODE_LED_STARTUP:
        DBG_LOG_DEV("[sms_dualtimer2_fn]\t\tBlinking startup...");
        timer2_current_mode = TIMER2_MODE_NONE;
1000bd64:	2200      	movs	r2, #0
1000bd66:	4b23      	ldr	r3, [pc, #140]	; (1000bdf4 <sms_dualtimer2_fn+0xf4>)
1000bd68:	701a      	strb	r2, [r3, #0]
        sms_led_blink_cnt++;
1000bd6a:	4a28      	ldr	r2, [pc, #160]	; (1000be0c <sms_dualtimer2_fn+0x10c>)
1000bd6c:	7813      	ldrb	r3, [r2, #0]
1000bd6e:	3301      	adds	r3, #1
1000bd70:	b2db      	uxtb	r3, r3
1000bd72:	7013      	strb	r3, [r2, #0]
        if(sms_led_blink_cnt >= SMS_BLINK_STARTUP_CNT) {
1000bd74:	7813      	ldrb	r3, [r2, #0]
1000bd76:	b2db      	uxtb	r3, r3
1000bd78:	2b07      	cmp	r3, #7
1000bd7a:	d908      	bls.n	1000bd8e <sms_dualtimer2_fn+0x8e>
            sms_led_switch_off(SMS_LED_0_PIN);
1000bd7c:	2016      	movs	r0, #22
1000bd7e:	4b24      	ldr	r3, [pc, #144]	; (1000be10 <sms_dualtimer2_fn+0x110>)
1000bd80:	4798      	blx	r3
            //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
            /* Blinking done... starting ble advertisement */
            //DBG_LOG_DEV("[sms_dualtimer2_fn]\tSMS awake... starting advertisement");
            sms_ble_advertise();
1000bd82:	4b24      	ldr	r3, [pc, #144]	; (1000be14 <sms_dualtimer2_fn+0x114>)
1000bd84:	4798      	blx	r3
            ulp_ready = true;
1000bd86:	2201      	movs	r2, #1
1000bd88:	4b1d      	ldr	r3, [pc, #116]	; (1000be00 <sms_dualtimer2_fn+0x100>)
1000bd8a:	701a      	strb	r2, [r3, #0]
1000bd8c:	e02c      	b.n	1000bde8 <sms_dualtimer2_fn+0xe8>
        }
        else {
            //DBG_LOG_DEV("[sms_dualtimer2_fn]\tBlinking up... cnt = %d", sms_led_blink_cnt);
            sms_led_toggle(SMS_LED_0_PIN);
1000bd8e:	2016      	movs	r0, #22
1000bd90:	4b21      	ldr	r3, [pc, #132]	; (1000be18 <sms_dualtimer2_fn+0x118>)
1000bd92:	4798      	blx	r3
            timer2_current_mode = TIMER2_MODE_LED_STARTUP;
1000bd94:	2202      	movs	r2, #2
1000bd96:	4b17      	ldr	r3, [pc, #92]	; (1000bdf4 <sms_dualtimer2_fn+0xf4>)
1000bd98:	701a      	strb	r2, [r3, #0]
            //ulp_ready = false;
            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BLINK_STARTUP_MS, DUALTIMER_TIMER2);
1000bd9a:	3a01      	subs	r2, #1
1000bd9c:	2164      	movs	r1, #100	; 0x64
1000bd9e:	2001      	movs	r0, #1
1000bda0:	4b19      	ldr	r3, [pc, #100]	; (1000be08 <sms_dualtimer2_fn+0x108>)
1000bda2:	4798      	blx	r3
1000bda4:	e020      	b.n	1000bde8 <sms_dualtimer2_fn+0xe8>
        }
        break;
        
        case TIMER2_MODE_LED_SHUTDOWN:
        DBG_LOG_DEV("[sms_dualtimer2_fn]\t\tBlinking shutdown...");
        timer2_current_mode = TIMER2_MODE_NONE;
1000bda6:	2200      	movs	r2, #0
1000bda8:	4b12      	ldr	r3, [pc, #72]	; (1000bdf4 <sms_dualtimer2_fn+0xf4>)
1000bdaa:	701a      	strb	r2, [r3, #0]
        sms_led_blink_cnt++;
1000bdac:	4a17      	ldr	r2, [pc, #92]	; (1000be0c <sms_dualtimer2_fn+0x10c>)
1000bdae:	7813      	ldrb	r3, [r2, #0]
1000bdb0:	3301      	adds	r3, #1
1000bdb2:	b2db      	uxtb	r3, r3
1000bdb4:	7013      	strb	r3, [r2, #0]
        if(sms_led_blink_cnt >= SMS_BLINK_SHTDWN_CNT) {
1000bdb6:	7813      	ldrb	r3, [r2, #0]
1000bdb8:	b2db      	uxtb	r3, r3
1000bdba:	2b03      	cmp	r3, #3
1000bdbc:	d908      	bls.n	1000bdd0 <sms_dualtimer2_fn+0xd0>
            sms_led_switch_off(SMS_LED_0_PIN);
1000bdbe:	2016      	movs	r0, #22
1000bdc0:	4b13      	ldr	r3, [pc, #76]	; (1000be10 <sms_dualtimer2_fn+0x110>)
1000bdc2:	4798      	blx	r3
            DBG_LOG_DEV("[sms_dualtimer2_fn]\t\tPowering off...");
            //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
            sms_init_variables();
1000bdc4:	4b15      	ldr	r3, [pc, #84]	; (1000be1c <sms_dualtimer2_fn+0x11c>)
1000bdc6:	4798      	blx	r3
            ulp_ready = true;
1000bdc8:	2201      	movs	r2, #1
1000bdca:	4b0d      	ldr	r3, [pc, #52]	; (1000be00 <sms_dualtimer2_fn+0x100>)
1000bdcc:	701a      	strb	r2, [r3, #0]
1000bdce:	e00b      	b.n	1000bde8 <sms_dualtimer2_fn+0xe8>
            //release_sleep_lock();
        }
        else {
            //DBG_LOG_DEV("[sms_dualtimer2_fn]\tBLinking off... cnt = %d", sms_led_blink_cnt);
            sms_led_toggle(SMS_LED_0_PIN);
1000bdd0:	2016      	movs	r0, #22
1000bdd2:	4b11      	ldr	r3, [pc, #68]	; (1000be18 <sms_dualtimer2_fn+0x118>)
1000bdd4:	4798      	blx	r3
            timer2_current_mode = TIMER2_MODE_LED_SHUTDOWN;
1000bdd6:	2203      	movs	r2, #3
1000bdd8:	4b06      	ldr	r3, [pc, #24]	; (1000bdf4 <sms_dualtimer2_fn+0xf4>)
1000bdda:	701a      	strb	r2, [r3, #0]
            //ulp_ready = false;
            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BLINK_SHTDWN_MS, DUALTIMER_TIMER2);
1000bddc:	3a02      	subs	r2, #2
1000bdde:	21c8      	movs	r1, #200	; 0xc8
1000bde0:	0049      	lsls	r1, r1, #1
1000bde2:	2001      	movs	r0, #1
1000bde4:	4b08      	ldr	r3, [pc, #32]	; (1000be08 <sms_dualtimer2_fn+0x108>)
1000bde6:	4798      	blx	r3
        case TIMER2_MODE_LED_CONNECTION_LOST:
        case TIMER2_MODE_NONE:
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
        break;
    }
1000bde8:	bd10      	pop	{r4, pc}
1000bdea:	46c0      	nop			; (mov r8, r8)
1000bdec:	10016c24 	.word	0x10016c24
1000bdf0:	1000af39 	.word	0x1000af39
1000bdf4:	1001970b 	.word	0x1001970b
1000bdf8:	100195d0 	.word	0x100195d0
1000bdfc:	10019538 	.word	0x10019538
1000be00:	100195cd 	.word	0x100195cd
1000be04:	100196e5 	.word	0x100196e5
1000be08:	1000ba31 	.word	0x1000ba31
1000be0c:	10019750 	.word	0x10019750
1000be10:	1000b2fd 	.word	0x1000b2fd
1000be14:	1000a789 	.word	0x1000a789
1000be18:	1000b33d 	.word	0x1000b33d
1000be1c:	1000f949 	.word	0x1000f949

1000be20 <spi_slave_inst_get_config_defaults>:
void spi_slave_inst_get_config_defaults(
		struct spi_slave_inst_config *const config)
{
	Assert(config);

	config->ss_pin          = PIN_LP_GPIO_12;
1000be20:	230c      	movs	r3, #12
1000be22:	7003      	strb	r3, [r0, #0]
	config->address_enabled = false;
1000be24:	2300      	movs	r3, #0
1000be26:	7043      	strb	r3, [r0, #1]
	config->address         = 0;
1000be28:	7083      	strb	r3, [r0, #2]
}
1000be2a:	4770      	bx	lr

1000be2c <spi_get_config_defaults>:
void spi_get_config_defaults(
		struct spi_config *const config)
{
	Assert(config);

	config->mode             = SPI_MODE_MASTER;
1000be2c:	2301      	movs	r3, #1
1000be2e:	7003      	strb	r3, [r0, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
1000be30:	2300      	movs	r3, #0
1000be32:	7043      	strb	r3, [r0, #1]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
1000be34:	7083      	strb	r3, [r0, #2]
	config->clock_source     = SPI_CLK_INPUT_0;
1000be36:	70c3      	strb	r3, [r0, #3]
	config->clock_divider    = 129;
1000be38:	3381      	adds	r3, #129	; 0x81
1000be3a:	7103      	strb	r3, [r0, #4]

	config->pin_number_pad[0] = PIN_LP_GPIO_10;
1000be3c:	3b77      	subs	r3, #119	; 0x77
1000be3e:	6083      	str	r3, [r0, #8]
	config->pin_number_pad[1] = PIN_LP_GPIO_11;
1000be40:	3301      	adds	r3, #1
1000be42:	60c3      	str	r3, [r0, #12]
	config->pin_number_pad[2] = PIN_LP_GPIO_12;
1000be44:	3301      	adds	r3, #1
1000be46:	6103      	str	r3, [r0, #16]
	config->pin_number_pad[3] = PIN_LP_GPIO_13;
1000be48:	3301      	adds	r3, #1
1000be4a:	6143      	str	r3, [r0, #20]

	config->pinmux_sel_pad[0] = MUX_LP_GPIO_10_SPI0_SCK;
1000be4c:	3b0b      	subs	r3, #11
1000be4e:	6183      	str	r3, [r0, #24]
	config->pinmux_sel_pad[1] = MUX_LP_GPIO_11_SPI0_MOSI;
1000be50:	61c3      	str	r3, [r0, #28]
	config->pinmux_sel_pad[2] = MUX_LP_GPIO_12_SPI0_SSN;
1000be52:	6203      	str	r3, [r0, #32]
	config->pinmux_sel_pad[3] = MUX_LP_GPIO_13_SPI0_MISO;
1000be54:	6243      	str	r3, [r0, #36]	; 0x24
};
1000be56:	4770      	bx	lr

1000be58 <spi_attach_slave>:
 *
 */
void spi_attach_slave(
		struct spi_slave_inst *const slave,
		struct spi_slave_inst_config *const config)
{
1000be58:	b530      	push	{r4, r5, lr}
1000be5a:	b083      	sub	sp, #12
1000be5c:	0004      	movs	r4, r0
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
1000be5e:	780b      	ldrb	r3, [r1, #0]
1000be60:	7003      	strb	r3, [r0, #0]
	slave->address_enabled = config->address_enabled;
1000be62:	784b      	ldrb	r3, [r1, #1]
1000be64:	7043      	strb	r3, [r0, #1]
	slave->address         = config->address;
1000be66:	788b      	ldrb	r3, [r1, #2]
1000be68:	7083      	strb	r3, [r0, #2]

	struct gpio_config config_gpio;
	gpio_get_config_defaults(&config_gpio);
1000be6a:	ad01      	add	r5, sp, #4
1000be6c:	0028      	movs	r0, r5
1000be6e:	4b07      	ldr	r3, [pc, #28]	; (1000be8c <spi_attach_slave+0x34>)
1000be70:	4798      	blx	r3
	config_gpio.direction = GPIO_PIN_DIR_OUTPUT;
1000be72:	2301      	movs	r3, #1
1000be74:	702b      	strb	r3, [r5, #0]
	gpio_pin_set_config(slave->ss_pin, &config_gpio);
1000be76:	7820      	ldrb	r0, [r4, #0]
1000be78:	0029      	movs	r1, r5
1000be7a:	4b05      	ldr	r3, [pc, #20]	; (1000be90 <spi_attach_slave+0x38>)
1000be7c:	4798      	blx	r3

	gpio_pin_set_output_level(slave->ss_pin, true);
1000be7e:	7820      	ldrb	r0, [r4, #0]
1000be80:	2101      	movs	r1, #1
1000be82:	4b04      	ldr	r3, [pc, #16]	; (1000be94 <spi_attach_slave+0x3c>)
1000be84:	4798      	blx	r3
}
1000be86:	b003      	add	sp, #12
1000be88:	bd30      	pop	{r4, r5, pc}
1000be8a:	46c0      	nop			; (mov r8, r8)
1000be8c:	1000c541 	.word	0x1000c541
1000be90:	1000c551 	.word	0x1000c551
1000be94:	1000c7a9 	.word	0x1000c7a9

1000be98 <spi_enable>:
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void spi_enable(struct spi_module *const module)
{
	Spi *const spi_module = (module->hw);
1000be98:	6803      	ldr	r3, [r0, #0]

#if SPI_CALLBACK_MODE == true
	if(spi_module == SPI0) {
1000be9a:	4a0a      	ldr	r2, [pc, #40]	; (1000bec4 <spi_enable+0x2c>)
1000be9c:	4293      	cmp	r3, r2
1000be9e:	d105      	bne.n	1000beac <spi_enable+0x14>
1000bea0:	4a09      	ldr	r2, [pc, #36]	; (1000bec8 <spi_enable+0x30>)
1000bea2:	2110      	movs	r1, #16
1000bea4:	6011      	str	r1, [r2, #0]
1000bea6:	3110      	adds	r1, #16
1000bea8:	6011      	str	r1, [r2, #0]
1000beaa:	e007      	b.n	1000bebc <spi_enable+0x24>
		NVIC_EnableIRQ(SPI0_RX_IRQn);
		NVIC_EnableIRQ(SPI0_TX_IRQn);
	} else if(spi_module == SPI1) {
1000beac:	4a07      	ldr	r2, [pc, #28]	; (1000becc <spi_enable+0x34>)
1000beae:	4293      	cmp	r3, r2
1000beb0:	d104      	bne.n	1000bebc <spi_enable+0x24>
1000beb2:	4a05      	ldr	r2, [pc, #20]	; (1000bec8 <spi_enable+0x30>)
1000beb4:	2140      	movs	r1, #64	; 0x40
1000beb6:	6011      	str	r1, [r2, #0]
1000beb8:	3140      	adds	r1, #64	; 0x40
1000beba:	6011      	str	r1, [r2, #0]
		NVIC_EnableIRQ(SPI1_TX_IRQn);
	}
#endif

	/* Enable SPI */
	spi_module->SPI_MODULE_ENABLE.reg = SPI_MODULE_ENABLE_ENABLE;
1000bebc:	2201      	movs	r2, #1
1000bebe:	761a      	strb	r2, [r3, #24]
}
1000bec0:	4770      	bx	lr
1000bec2:	46c0      	nop			; (mov r8, r8)
1000bec4:	40006000 	.word	0x40006000
1000bec8:	e000e100 	.word	0xe000e100
1000becc:	40007000 	.word	0x40007000

1000bed0 <spi_disable>:
 * This function will disable the SPI module.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void spi_disable(struct spi_module *const module)
{
1000bed0:	b510      	push	{r4, lr}
	Spi *const spi_module = (module->hw);
1000bed2:	6803      	ldr	r3, [r0, #0]

#  if SPI_CALLBACK_MODE == true
	if(spi_module == SPI0) {
1000bed4:	4a17      	ldr	r2, [pc, #92]	; (1000bf34 <spi_disable+0x64>)
1000bed6:	4293      	cmp	r3, r2
1000bed8:	d106      	bne.n	1000bee8 <spi_disable+0x18>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000beda:	4917      	ldr	r1, [pc, #92]	; (1000bf38 <spi_disable+0x68>)
1000bedc:	2280      	movs	r2, #128	; 0x80
1000bede:	2410      	movs	r4, #16
1000bee0:	508c      	str	r4, [r1, r2]
1000bee2:	3410      	adds	r4, #16
1000bee4:	508c      	str	r4, [r1, r2]
1000bee6:	e007      	b.n	1000bef8 <spi_disable+0x28>
		NVIC_DisableIRQ(SPI0_RX_IRQn);
		NVIC_DisableIRQ(SPI0_TX_IRQn);
	} else if(spi_module == SPI1) {
1000bee8:	4a14      	ldr	r2, [pc, #80]	; (1000bf3c <spi_disable+0x6c>)
1000beea:	4293      	cmp	r3, r2
1000beec:	d104      	bne.n	1000bef8 <spi_disable+0x28>
1000beee:	4912      	ldr	r1, [pc, #72]	; (1000bf38 <spi_disable+0x68>)
1000bef0:	2280      	movs	r2, #128	; 0x80
1000bef2:	2440      	movs	r4, #64	; 0x40
1000bef4:	508c      	str	r4, [r1, r2]
1000bef6:	508a      	str	r2, [r1, r2]
		NVIC_DisableIRQ(SPI1_TX_IRQn);
	}
#  endif

	/* Disable SPI */
	spi_module->SPI_MODULE_ENABLE.reg = (0x0ul << SPI_MODULE_ENABLE_ENABLE_Pos);
1000bef8:	2200      	movs	r2, #0
1000befa:	761a      	strb	r2, [r3, #24]
 */
static void _spi_clock_disable(struct spi_module *const module)
{
	Assert(module);

	Spi *const spi_module = (module->hw);
1000befc:	6803      	ldr	r3, [r0, #0]

	if (spi_module == (void *)SPI0) {
1000befe:	4a0d      	ldr	r2, [pc, #52]	; (1000bf34 <spi_disable+0x64>)
1000bf00:	4293      	cmp	r3, r2
1000bf02:	d109      	bne.n	1000bf18 <spi_disable+0x48>
		system_clock_peripheral_disable(PERIPHERAL_SPI0_SCK_CLK);
1000bf04:	2041      	movs	r0, #65	; 0x41
1000bf06:	4c0e      	ldr	r4, [pc, #56]	; (1000bf40 <spi_disable+0x70>)
1000bf08:	47a0      	blx	r4
		system_clock_peripheral_disable(PERIPHERAL_SPI0_SCK_PHASE);
1000bf0a:	2026      	movs	r0, #38	; 0x26
1000bf0c:	47a0      	blx	r4
		system_clock_peripheral_disable(PERIPHERAL_SPI0_IF);
1000bf0e:	2038      	movs	r0, #56	; 0x38
1000bf10:	47a0      	blx	r4
		system_clock_peripheral_disable(PERIPHERAL_SPI0_CORE);
1000bf12:	2001      	movs	r0, #1
1000bf14:	47a0      	blx	r4
1000bf16:	e00b      	b.n	1000bf30 <spi_disable+0x60>
	} else if (spi_module == (void *)SPI1) {
1000bf18:	4a08      	ldr	r2, [pc, #32]	; (1000bf3c <spi_disable+0x6c>)
1000bf1a:	4293      	cmp	r3, r2
1000bf1c:	d108      	bne.n	1000bf30 <spi_disable+0x60>
		system_clock_peripheral_disable(PERIPHERAL_SPI1_SCK_CLK);
1000bf1e:	2042      	movs	r0, #66	; 0x42
1000bf20:	4c07      	ldr	r4, [pc, #28]	; (1000bf40 <spi_disable+0x70>)
1000bf22:	47a0      	blx	r4
		system_clock_peripheral_disable(PERIPHERAL_SPI1_SCK_PHASE);
1000bf24:	2027      	movs	r0, #39	; 0x27
1000bf26:	47a0      	blx	r4
		system_clock_peripheral_disable(PERIPHERAL_SPI1_IF);
1000bf28:	2039      	movs	r0, #57	; 0x39
1000bf2a:	47a0      	blx	r4
		system_clock_peripheral_disable(PERIPHERAL_SPI1_CORE);
1000bf2c:	2002      	movs	r0, #2
1000bf2e:	47a0      	blx	r4
#  endif

	/* Disable SPI */
	spi_module->SPI_MODULE_ENABLE.reg = (0x0ul << SPI_MODULE_ENABLE_ENABLE_Pos);
	_spi_clock_disable(module);
}
1000bf30:	bd10      	pop	{r4, pc}
1000bf32:	46c0      	nop			; (mov r8, r8)
1000bf34:	40006000 	.word	0x40006000
1000bf38:	e000e100 	.word	0xe000e100
1000bf3c:	40007000 	.word	0x40007000
1000bf40:	1000cf41 	.word	0x1000cf41

1000bf44 <spi_reset>:
 * disable it.
 *
 * \param[in,out] module Pointer to the software instance struct
 */
void spi_reset(struct spi_module *const module)
{
1000bf44:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Spi *const spi_module = (module->hw);
1000bf46:	6804      	ldr	r4, [r0, #0]

	/* Disable the module */
	spi_disable(module);
1000bf48:	4b09      	ldr	r3, [pc, #36]	; (1000bf70 <spi_reset+0x2c>)
1000bf4a:	4798      	blx	r3

	/* Software reset the module */
	if(spi_module == (void *)SPI0) {
1000bf4c:	4b09      	ldr	r3, [pc, #36]	; (1000bf74 <spi_reset+0x30>)
1000bf4e:	429c      	cmp	r4, r3
1000bf50:	d105      	bne.n	1000bf5e <spi_reset+0x1a>
		system_peripheral_reset(PERIPHERAL_SPI0_CORE);
1000bf52:	2001      	movs	r0, #1
1000bf54:	4c08      	ldr	r4, [pc, #32]	; (1000bf78 <spi_reset+0x34>)
1000bf56:	47a0      	blx	r4
		system_peripheral_reset(PERIPHERAL_SPI0_IF);
1000bf58:	2038      	movs	r0, #56	; 0x38
1000bf5a:	47a0      	blx	r4
1000bf5c:	e007      	b.n	1000bf6e <spi_reset+0x2a>
	} else if (spi_module == (void *)SPI1) {
1000bf5e:	4b07      	ldr	r3, [pc, #28]	; (1000bf7c <spi_reset+0x38>)
1000bf60:	429c      	cmp	r4, r3
1000bf62:	d104      	bne.n	1000bf6e <spi_reset+0x2a>
		system_peripheral_reset(PERIPHERAL_SPI1_CORE);
1000bf64:	2002      	movs	r0, #2
1000bf66:	4c04      	ldr	r4, [pc, #16]	; (1000bf78 <spi_reset+0x34>)
1000bf68:	47a0      	blx	r4
		system_peripheral_reset(PERIPHERAL_SPI1_IF);
1000bf6a:	2039      	movs	r0, #57	; 0x39
1000bf6c:	47a0      	blx	r4
	}
}
1000bf6e:	bd10      	pop	{r4, pc}
1000bf70:	1000bed1 	.word	0x1000bed1
1000bf74:	40006000 	.word	0x40006000
1000bf78:	1000d2ad 	.word	0x1000d2ad
1000bf7c:	40007000 	.word	0x40007000

1000bf80 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Spi *const hw,
		const struct spi_config *const config)
{
1000bf80:	b5f0      	push	{r4, r5, r6, r7, lr}
1000bf82:	465f      	mov	r7, fp
1000bf84:	4646      	mov	r6, r8
1000bf86:	b4c0      	push	{r6, r7}
1000bf88:	b083      	sub	sp, #12
1000bf8a:	0005      	movs	r5, r0
1000bf8c:	4688      	mov	r8, r1
1000bf8e:	0016      	movs	r6, r2
	Assert(config);

	uint8_t idx;

	/* Initialize device instance */
	module->hw = hw;
1000bf90:	6029      	str	r1, [r5, #0]

	Spi *const spi_module = (module->hw);

	/* Check if module is enabled. */
	if (spi_module->SPI_MODULE_ENABLE.reg & SPI_MODULE_ENABLE_MASK) {
1000bf92:	7e0b      	ldrb	r3, [r1, #24]
1000bf94:	07db      	lsls	r3, r3, #31
1000bf96:	d501      	bpl.n	1000bf9c <spi_init+0x1c>
		spi_module->SPI_MODULE_ENABLE.reg = (0x0ul << SPI_MODULE_ENABLE_ENABLE_Pos);
1000bf98:	2300      	movs	r3, #0
1000bf9a:	760b      	strb	r3, [r1, #24]
	}

	spi_reset(module);
1000bf9c:	0028      	movs	r0, r5
1000bf9e:	4b61      	ldr	r3, [pc, #388]	; (1000c124 <spi_init+0x1a4>)
1000bfa0:	4798      	blx	r3
 */
static void _spi_clock_enable(struct spi_module *const module)
{
	Assert(module);

	Spi *const spi_module = (module->hw);
1000bfa2:	682b      	ldr	r3, [r5, #0]

	if (spi_module == (void *)SPI0) {
1000bfa4:	4a60      	ldr	r2, [pc, #384]	; (1000c128 <spi_init+0x1a8>)
1000bfa6:	4293      	cmp	r3, r2
1000bfa8:	d109      	bne.n	1000bfbe <spi_init+0x3e>
		system_clock_peripheral_enable(PERIPHERAL_SPI0_SCK_CLK);
1000bfaa:	2041      	movs	r0, #65	; 0x41
1000bfac:	4c5f      	ldr	r4, [pc, #380]	; (1000c12c <spi_init+0x1ac>)
1000bfae:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_SPI0_SCK_PHASE);
1000bfb0:	2026      	movs	r0, #38	; 0x26
1000bfb2:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_SPI0_IF);
1000bfb4:	2038      	movs	r0, #56	; 0x38
1000bfb6:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_SPI0_CORE);
1000bfb8:	2001      	movs	r0, #1
1000bfba:	47a0      	blx	r4
1000bfbc:	e00b      	b.n	1000bfd6 <spi_init+0x56>
	} else if (spi_module == (void *)SPI1) {
1000bfbe:	4a5c      	ldr	r2, [pc, #368]	; (1000c130 <spi_init+0x1b0>)
1000bfc0:	4293      	cmp	r3, r2
1000bfc2:	d122      	bne.n	1000c00a <spi_init+0x8a>
		system_clock_peripheral_enable(PERIPHERAL_SPI1_SCK_CLK);
1000bfc4:	2042      	movs	r0, #66	; 0x42
1000bfc6:	4c59      	ldr	r4, [pc, #356]	; (1000c12c <spi_init+0x1ac>)
1000bfc8:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_SPI1_SCK_PHASE);
1000bfca:	2027      	movs	r0, #39	; 0x27
1000bfcc:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_SPI1_IF);
1000bfce:	2039      	movs	r0, #57	; 0x39
1000bfd0:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_SPI1_CORE);
1000bfd2:	2002      	movs	r0, #2
1000bfd4:	47a0      	blx	r4

	spi_reset(module);
	_spi_clock_enable(module);

#if SPI_CALLBACK_MODE == true
	if (module->hw == SPI0) {
1000bfd6:	682b      	ldr	r3, [r5, #0]
1000bfd8:	4a53      	ldr	r2, [pc, #332]	; (1000c128 <spi_init+0x1a8>)
1000bfda:	4293      	cmp	r3, r2
1000bfdc:	d109      	bne.n	1000bff2 <spi_init+0x72>
		_spi_instances[0] = module;
1000bfde:	4b55      	ldr	r3, [pc, #340]	; (1000c134 <spi_init+0x1b4>)
1000bfe0:	601d      	str	r5, [r3, #0]
		system_register_isr(RAM_ISR_TABLE_SPIRX0_INDEX, (uint32_t)spi_rx0_isr_handler);
1000bfe2:	4955      	ldr	r1, [pc, #340]	; (1000c138 <spi_init+0x1b8>)
1000bfe4:	2014      	movs	r0, #20
1000bfe6:	4c55      	ldr	r4, [pc, #340]	; (1000c13c <spi_init+0x1bc>)
1000bfe8:	47a0      	blx	r4
		system_register_isr(RAM_ISR_TABLE_SPITX0_INDEX, (uint32_t)spi_tx0_isr_handler);
1000bfea:	4955      	ldr	r1, [pc, #340]	; (1000c140 <spi_init+0x1c0>)
1000bfec:	2015      	movs	r0, #21
1000bfee:	47a0      	blx	r4
1000bff0:	e00b      	b.n	1000c00a <spi_init+0x8a>
	} else if (module->hw == SPI1) {
1000bff2:	4a4f      	ldr	r2, [pc, #316]	; (1000c130 <spi_init+0x1b0>)
1000bff4:	4293      	cmp	r3, r2
1000bff6:	d108      	bne.n	1000c00a <spi_init+0x8a>
		_spi_instances[1] = module;
1000bff8:	4b4e      	ldr	r3, [pc, #312]	; (1000c134 <spi_init+0x1b4>)
1000bffa:	605d      	str	r5, [r3, #4]
		system_register_isr(RAM_ISR_TABLE_SPIRX1_INDEX, (uint32_t)spi_rx1_isr_handler);
1000bffc:	4951      	ldr	r1, [pc, #324]	; (1000c144 <spi_init+0x1c4>)
1000bffe:	2016      	movs	r0, #22
1000c000:	4c4e      	ldr	r4, [pc, #312]	; (1000c13c <spi_init+0x1bc>)
1000c002:	47a0      	blx	r4
		system_register_isr(RAM_ISR_TABLE_SPITX1_INDEX, (uint32_t)spi_tx1_isr_handler);
1000c004:	4950      	ldr	r1, [pc, #320]	; (1000c148 <spi_init+0x1c8>)
1000c006:	2017      	movs	r0, #23
1000c008:	47a0      	blx	r4
	}
#endif

	//Program the pinmux.
	struct gpio_config config_gpio;
	gpio_get_config_defaults(&config_gpio);
1000c00a:	a801      	add	r0, sp, #4
1000c00c:	4b4f      	ldr	r3, [pc, #316]	; (1000c14c <spi_init+0x1cc>)
1000c00e:	4798      	blx	r3
1000c010:	0034      	movs	r4, r6
1000c012:	3408      	adds	r4, #8
1000c014:	2318      	movs	r3, #24
1000c016:	469b      	mov	fp, r3
1000c018:	44b3      	add	fp, r6
1000c01a:	0027      	movs	r7, r4

	/* Set the pinmux for this spi module. */
	for(idx = 0; idx < 4; idx++) {
		if (config->pin_number_pad[idx] != PINMUX_UNUSED) {
1000c01c:	6820      	ldr	r0, [r4, #0]
1000c01e:	1c43      	adds	r3, r0, #1
1000c020:	d011      	beq.n	1000c046 <spi_init+0xc6>
			if (config->mode == SPI_MODE_MASTER) {
1000c022:	7833      	ldrb	r3, [r6, #0]
1000c024:	2b01      	cmp	r3, #1
1000c026:	d102      	bne.n	1000c02e <spi_init+0xae>
				config_gpio.direction = GPIO_PIN_DIR_OUTPUT;
1000c028:	466a      	mov	r2, sp
1000c02a:	7113      	strb	r3, [r2, #4]
1000c02c:	e003      	b.n	1000c036 <spi_init+0xb6>
			} else if (config->mode == SPI_MODE_SLAVE) {
1000c02e:	2b00      	cmp	r3, #0
1000c030:	d101      	bne.n	1000c036 <spi_init+0xb6>
				config_gpio.direction = GPIO_PIN_DIR_INPUT;
1000c032:	466a      	mov	r2, sp
1000c034:	7113      	strb	r3, [r2, #4]
			}
			gpio_pin_set_config(config->pin_number_pad[idx], &config_gpio);
1000c036:	b2c0      	uxtb	r0, r0
1000c038:	a901      	add	r1, sp, #4
1000c03a:	4b45      	ldr	r3, [pc, #276]	; (1000c150 <spi_init+0x1d0>)
1000c03c:	4798      	blx	r3
			gpio_pinmux_cofiguration(config->pin_number_pad[idx], \
1000c03e:	8a39      	ldrh	r1, [r7, #16]
1000c040:	7838      	ldrb	r0, [r7, #0]
1000c042:	4b44      	ldr	r3, [pc, #272]	; (1000c154 <spi_init+0x1d4>)
1000c044:	4798      	blx	r3
1000c046:	3404      	adds	r4, #4
	//Program the pinmux.
	struct gpio_config config_gpio;
	gpio_get_config_defaults(&config_gpio);

	/* Set the pinmux for this spi module. */
	for(idx = 0; idx < 4; idx++) {
1000c048:	455c      	cmp	r4, fp
1000c04a:	d1e6      	bne.n	1000c01a <spi_init+0x9a>
						(uint16_t)(config->pinmux_sel_pad[idx]));
		}
	}

	/* Set up the input clock for the module */
	spi_module->CLOCK_SOURCE_SELECT.reg = config->clock_source;
1000c04c:	78f3      	ldrb	r3, [r6, #3]
1000c04e:	4642      	mov	r2, r8
1000c050:	7413      	strb	r3, [r2, #16]

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
1000c052:	7833      	ldrb	r3, [r6, #0]
1000c054:	2b01      	cmp	r3, #1
1000c056:	d100      	bne.n	1000c05a <spi_init+0xda>
		/* Set the mode in SPI master mode */
		spi_module->SPI_MASTER_MODE.reg = SPI_MODE_MASTER;
1000c058:	7713      	strb	r3, [r2, #28]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
1000c05a:	7833      	ldrb	r3, [r6, #0]
1000c05c:	2b00      	cmp	r3, #0
1000c05e:	d101      	bne.n	1000c064 <spi_init+0xe4>
		/* Set the mode in SPI slave mode */
		spi_module->SPI_MASTER_MODE.reg = SPI_MODE_SLAVE;
1000c060:	4642      	mov	r2, r8
1000c062:	7713      	strb	r3, [r2, #28]
	/* Temporary variables */
	uint8_t i;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
1000c064:	2300      	movs	r3, #0
1000c066:	60ab      	str	r3, [r5, #8]
1000c068:	60eb      	str	r3, [r5, #12]
1000c06a:	612b      	str	r3, [r5, #16]
1000c06c:	616b      	str	r3, [r5, #20]
	}
	module->tx_buffer_ptr              = NULL;
1000c06e:	61eb      	str	r3, [r5, #28]
	module->rx_buffer_ptr              = NULL;
1000c070:	61ab      	str	r3, [r5, #24]
	module->remaining_tx_buffer_length = 0x0000;
1000c072:	2200      	movs	r2, #0
1000c074:	84ab      	strh	r3, [r5, #36]	; 0x24
	module->remaining_rx_buffer_length = 0x0000;
1000c076:	842b      	strh	r3, [r5, #32]
	module->registered_callback        = 0x00;
1000c078:	3326      	adds	r3, #38	; 0x26
1000c07a:	54ea      	strb	r2, [r5, r3]
	module->enabled_callback           = 0x00;
1000c07c:	3301      	adds	r3, #1
1000c07e:	54ea      	strb	r2, [r5, r3]
	module->status                     = STATUS_OK;
1000c080:	3301      	adds	r3, #1
1000c082:	54ea      	strb	r2, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
1000c084:	3b25      	subs	r3, #37	; 0x25
1000c086:	71eb      	strb	r3, [r5, #7]
	module->locked                     = 0;
1000c088:	712a      	strb	r2, [r5, #4]
		const struct spi_config *const config)
{
	Assert(module);
	Assert(config);

	Spi *const spi_module = (module->hw);
1000c08a:	682b      	ldr	r3, [r5, #0]

	module->mode  = config->mode;
1000c08c:	7832      	ldrb	r2, [r6, #0]
1000c08e:	716a      	strb	r2, [r5, #5]

#if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
1000c090:	7832      	ldrb	r2, [r6, #0]
1000c092:	2a01      	cmp	r2, #1
1000c094:	d101      	bne.n	1000c09a <spi_init+0x11a>
		spi_module->SPI_CLK_DIVIDER.reg = config->clock_divider;
1000c096:	7932      	ldrb	r2, [r6, #4]
1000c098:	829a      	strh	r2, [r3, #20]
	}
#endif

	/* Set data order */
	if (config->data_order == SPI_DATA_ORDER_LSB) {
1000c09a:	7872      	ldrb	r2, [r6, #1]
1000c09c:	2a04      	cmp	r2, #4
1000c09e:	d104      	bne.n	1000c0aa <spi_init+0x12a>
		spi_module->SPI_CONFIGURATION.bit.LSB_FIRST_ENABLE = 0x1;
1000c0a0:	2124      	movs	r1, #36	; 0x24
1000c0a2:	5c58      	ldrb	r0, [r3, r1]
1000c0a4:	4302      	orrs	r2, r0
1000c0a6:	545a      	strb	r2, [r3, r1]
1000c0a8:	e004      	b.n	1000c0b4 <spi_init+0x134>
	} else {
		spi_module->SPI_CONFIGURATION.bit.LSB_FIRST_ENABLE = 0x0;
1000c0aa:	2124      	movs	r1, #36	; 0x24
1000c0ac:	5c5a      	ldrb	r2, [r3, r1]
1000c0ae:	2004      	movs	r0, #4
1000c0b0:	4382      	bics	r2, r0
1000c0b2:	545a      	strb	r2, [r3, r1]
	}

	/* Set clock polarity and clock phase */
	switch(config->transfer_mode)
1000c0b4:	78b2      	ldrb	r2, [r6, #2]
1000c0b6:	2a01      	cmp	r2, #1
1000c0b8:	d01a      	beq.n	1000c0f0 <spi_init+0x170>
1000c0ba:	2a00      	cmp	r2, #0
1000c0bc:	d004      	beq.n	1000c0c8 <spi_init+0x148>
1000c0be:	2a02      	cmp	r2, #2
1000c0c0:	d00c      	beq.n	1000c0dc <spi_init+0x15c>
1000c0c2:	2a03      	cmp	r2, #3
1000c0c4:	d01e      	beq.n	1000c104 <spi_init+0x184>
1000c0c6:	e026      	b.n	1000c116 <spi_init+0x196>
	{
		case SPI_TRANSFER_MODE_0:
			spi_module->SPI_CONFIGURATION.bit.SCK_PHASE = 0x0;
1000c0c8:	2224      	movs	r2, #36	; 0x24
1000c0ca:	5c99      	ldrb	r1, [r3, r2]
1000c0cc:	2002      	movs	r0, #2
1000c0ce:	4381      	bics	r1, r0
1000c0d0:	5499      	strb	r1, [r3, r2]
			spi_module->SPI_CONFIGURATION.bit.SCK_POLARITY = 0x0;
1000c0d2:	5c99      	ldrb	r1, [r3, r2]
1000c0d4:	3801      	subs	r0, #1
1000c0d6:	4381      	bics	r1, r0
1000c0d8:	5499      	strb	r1, [r3, r2]
1000c0da:	e01c      	b.n	1000c116 <spi_init+0x196>
			break;
		case SPI_TRANSFER_MODE_1:
			spi_module->SPI_CONFIGURATION.bit.SCK_PHASE = 0x1;
1000c0dc:	2224      	movs	r2, #36	; 0x24
1000c0de:	5c98      	ldrb	r0, [r3, r2]
1000c0e0:	2102      	movs	r1, #2
1000c0e2:	4301      	orrs	r1, r0
1000c0e4:	5499      	strb	r1, [r3, r2]
			spi_module->SPI_CONFIGURATION.bit.SCK_POLARITY = 0x0;
1000c0e6:	5c99      	ldrb	r1, [r3, r2]
1000c0e8:	2001      	movs	r0, #1
1000c0ea:	4381      	bics	r1, r0
1000c0ec:	5499      	strb	r1, [r3, r2]
1000c0ee:	e012      	b.n	1000c116 <spi_init+0x196>
			break;
		case SPI_TRANSFER_MODE_2:
			spi_module->SPI_CONFIGURATION.bit.SCK_PHASE = 0x0;
1000c0f0:	2224      	movs	r2, #36	; 0x24
1000c0f2:	5c99      	ldrb	r1, [r3, r2]
1000c0f4:	2002      	movs	r0, #2
1000c0f6:	4381      	bics	r1, r0
1000c0f8:	5499      	strb	r1, [r3, r2]
			spi_module->SPI_CONFIGURATION.bit.SCK_POLARITY = 0x1;
1000c0fa:	5c98      	ldrb	r0, [r3, r2]
1000c0fc:	2101      	movs	r1, #1
1000c0fe:	4301      	orrs	r1, r0
1000c100:	5499      	strb	r1, [r3, r2]
1000c102:	e008      	b.n	1000c116 <spi_init+0x196>
			break;
		case SPI_TRANSFER_MODE_3:
			spi_module->SPI_CONFIGURATION.bit.SCK_PHASE = 0x1;
1000c104:	2224      	movs	r2, #36	; 0x24
1000c106:	5c98      	ldrb	r0, [r3, r2]
1000c108:	2102      	movs	r1, #2
1000c10a:	4301      	orrs	r1, r0
1000c10c:	5499      	strb	r1, [r3, r2]
			spi_module->SPI_CONFIGURATION.bit.SCK_POLARITY = 0x1;
1000c10e:	5c98      	ldrb	r0, [r3, r2]
1000c110:	2101      	movs	r1, #1
1000c112:	4301      	orrs	r1, r0
1000c114:	5499      	strb	r1, [r3, r2]
	module->locked                     = 0;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
1000c116:	2000      	movs	r0, #0
1000c118:	b003      	add	sp, #12
1000c11a:	bc0c      	pop	{r2, r3}
1000c11c:	4690      	mov	r8, r2
1000c11e:	469b      	mov	fp, r3
1000c120:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000c122:	46c0      	nop			; (mov r8, r8)
1000c124:	1000bf45 	.word	0x1000bf45
1000c128:	40006000 	.word	0x40006000
1000c12c:	1000cbe5 	.word	0x1000cbe5
1000c130:	40007000 	.word	0x40007000
1000c134:	10019530 	.word	0x10019530
1000c138:	1000868d 	.word	0x1000868d
1000c13c:	1000d715 	.word	0x1000d715
1000c140:	100087b9 	.word	0x100087b9
1000c144:	100088c9 	.word	0x100088c9
1000c148:	100089f5 	.word	0x100089f5
1000c14c:	1000c541 	.word	0x1000c541
1000c150:	1000c551 	.word	0x1000c551
1000c154:	1000c835 	.word	0x1000c835

1000c158 <spi_transceive_buffer_wait>:
enum status_code spi_transceive_buffer_wait(
		struct spi_module *const module,
		uint8_t *tx_data,
		uint8_t *rx_data,
		uint16_t length)
{
1000c158:	b5f0      	push	{r4, r5, r6, r7, lr}
1000c15a:	b083      	sub	sp, #12
	Spi *spi_module = module->hw;
1000c15c:	6804      	ldr	r4, [r0, #0]
	uint8_t dummy = 0;
1000c15e:	2600      	movs	r6, #0
1000c160:	466d      	mov	r5, sp
1000c162:	71ee      	strb	r6, [r5, #7]
1000c164:	3507      	adds	r5, #7
	uint8_t skip_mosi = 0;
	uint8_t skip_miso = 0;
	uint8_t status;
	uint16_t transfer_len = 0;

	if(spi_module == 0) {
1000c166:	2c00      	cmp	r4, #0
1000c168:	d034      	beq.n	1000c1d4 <spi_transceive_buffer_wait+0x7c>
		return STATUS_ERR_NOT_INITIALIZED;
	}
	if(!tx_data) {
1000c16a:	2900      	cmp	r1, #0
1000c16c:	d104      	bne.n	1000c178 <spi_transceive_buffer_wait+0x20>
		tx_data = &dummy;
		*tx_data = module->tx_dummy_byte;
1000c16e:	0029      	movs	r1, r5
1000c170:	7980      	ldrb	r0, [r0, #6]
1000c172:	7028      	strb	r0, [r5, #0]
		skip_mosi = 1;
1000c174:	2701      	movs	r7, #1
1000c176:	e00b      	b.n	1000c190 <spi_transceive_buffer_wait+0x38>
	} else if(!rx_data) {
1000c178:	2a00      	cmp	r2, #0
1000c17a:	d005      	beq.n	1000c188 <spi_transceive_buffer_wait+0x30>
		rx_data = &dummy;
		skip_miso = 1;
	} else if(length == 0) {
		return STATUS_ERR_INVALID_ARG;
1000c17c:	2017      	movs	r0, #23
		*tx_data = module->tx_dummy_byte;
		skip_mosi = 1;
	} else if(!rx_data) {
		rx_data = &dummy;
		skip_miso = 1;
	} else if(length == 0) {
1000c17e:	2b00      	cmp	r3, #0
1000c180:	d029      	beq.n	1000c1d6 <spi_transceive_buffer_wait+0x7e>
		uint16_t length)
{
	Spi *spi_module = module->hw;
	uint8_t dummy = 0;
	uint8_t skip_mosi = 0;
	uint8_t skip_miso = 0;
1000c182:	2600      	movs	r6, #0
		uint8_t *rx_data,
		uint16_t length)
{
	Spi *spi_module = module->hw;
	uint8_t dummy = 0;
	uint8_t skip_mosi = 0;
1000c184:	2700      	movs	r7, #0
1000c186:	e003      	b.n	1000c190 <spi_transceive_buffer_wait+0x38>
		tx_data = &dummy;
		*tx_data = module->tx_dummy_byte;
		skip_mosi = 1;
	} else if(!rx_data) {
		rx_data = &dummy;
		skip_miso = 1;
1000c188:	2601      	movs	r6, #1
		uint8_t *rx_data,
		uint16_t length)
{
	Spi *spi_module = module->hw;
	uint8_t dummy = 0;
	uint8_t skip_mosi = 0;
1000c18a:	2700      	movs	r7, #0
	if(!tx_data) {
		tx_data = &dummy;
		*tx_data = module->tx_dummy_byte;
		skip_mosi = 1;
	} else if(!rx_data) {
		rx_data = &dummy;
1000c18c:	466a      	mov	r2, sp
1000c18e:	3207      	adds	r2, #7
 */
static bool _spi_is_active(Spi *const spi_module)
{
	Assert(spi_module);

	return spi_module->SPI_BUS_STATUS.bit.SPI_ACTIVE;
1000c190:	2528      	movs	r5, #40	; 0x28
1000c192:	5d60      	ldrb	r0, [r4, r5]
	}

	/* Check for Idle */
	do {
		status = _spi_is_active(spi_module);
	}while(status);
1000c194:	07c0      	lsls	r0, r0, #31
1000c196:	d4fc      	bmi.n	1000c192 <spi_transceive_buffer_wait+0x3a>

	/* Clear all status registers */
	spi_module->RECEIVE_STATUS.reg;
1000c198:	7b20      	ldrb	r0, [r4, #12]
	spi_module->TRANSMIT_STATUS.reg;
1000c19a:	7a20      	ldrb	r0, [r4, #8]

	/* Start transfer */
	while(transfer_len < length) {
1000c19c:	2b00      	cmp	r3, #0
1000c19e:	d014      	beq.n	1000c1ca <spi_transceive_buffer_wait+0x72>
1000c1a0:	2500      	movs	r5, #0
		/* Read data shifted from MISO */
		while(!_spi_is_ready_to_read(spi_module));
		*rx_data = spi_module->RECEIVE_DATA.reg;
		transfer_len++;
		if (!skip_mosi) {
			tx_data++;
1000c1a2:	4278      	negs	r0, r7
1000c1a4:	4147      	adcs	r7, r0
		}
		if (!skip_miso) {
			rx_data++;
1000c1a6:	4270      	negs	r0, r6
1000c1a8:	4146      	adcs	r6, r0
		Spi *const spi_module)
{
	Assert(spi_module);

	/* Check interrupt flag */
	return (spi_module->TRANSMIT_STATUS.bit.TX_FIFO_NOT_FULL);
1000c1aa:	7a20      	ldrb	r0, [r4, #8]
	spi_module->TRANSMIT_STATUS.reg;

	/* Start transfer */
	while(transfer_len < length) {
		/* Write data to MOSI */
		while(!_spi_is_ready_to_write(spi_module));
1000c1ac:	07c0      	lsls	r0, r0, #31
1000c1ae:	d5fc      	bpl.n	1000c1aa <spi_transceive_buffer_wait+0x52>
		spi_module->TRANSMIT_DATA.reg = *tx_data;
1000c1b0:	7808      	ldrb	r0, [r1, #0]
1000c1b2:	7020      	strb	r0, [r4, #0]
		Spi *const spi_module)
{
	Assert(spi_module);

	/* Check interrupt flag */
	return (spi_module->RECEIVE_STATUS.bit.RX_FIFO_NOT_EMPTY);
1000c1b4:	7b20      	ldrb	r0, [r4, #12]
	while(transfer_len < length) {
		/* Write data to MOSI */
		while(!_spi_is_ready_to_write(spi_module));
		spi_module->TRANSMIT_DATA.reg = *tx_data;
		/* Read data shifted from MISO */
		while(!_spi_is_ready_to_read(spi_module));
1000c1b6:	07c0      	lsls	r0, r0, #31
1000c1b8:	d5fc      	bpl.n	1000c1b4 <spi_transceive_buffer_wait+0x5c>
		*rx_data = spi_module->RECEIVE_DATA.reg;
1000c1ba:	7920      	ldrb	r0, [r4, #4]
1000c1bc:	7010      	strb	r0, [r2, #0]
		transfer_len++;
1000c1be:	3501      	adds	r5, #1
1000c1c0:	b2ad      	uxth	r5, r5
		if (!skip_mosi) {
			tx_data++;
1000c1c2:	19c9      	adds	r1, r1, r7
		}
		if (!skip_miso) {
			rx_data++;
1000c1c4:	1992      	adds	r2, r2, r6
	/* Clear all status registers */
	spi_module->RECEIVE_STATUS.reg;
	spi_module->TRANSMIT_STATUS.reg;

	/* Start transfer */
	while(transfer_len < length) {
1000c1c6:	42ab      	cmp	r3, r5
1000c1c8:	d1ef      	bne.n	1000c1aa <spi_transceive_buffer_wait+0x52>
		Spi *const spi_module)
{
	Assert(spi_module);

	/* Check interrupt flag */
	return (spi_module->TRANSMIT_STATUS.bit.TX_FIFO_EMPTY);
1000c1ca:	7a23      	ldrb	r3, [r4, #8]
		}
	}
	/* check TXFIFO is empty */
	do {
		status = _spi_is_write_complete(spi_module);
	}while(!status);
1000c1cc:	06db      	lsls	r3, r3, #27
1000c1ce:	d5fc      	bpl.n	1000c1ca <spi_transceive_buffer_wait+0x72>

	return STATUS_OK;
1000c1d0:	2000      	movs	r0, #0
1000c1d2:	e000      	b.n	1000c1d6 <spi_transceive_buffer_wait+0x7e>
	uint8_t skip_miso = 0;
	uint8_t status;
	uint16_t transfer_len = 0;

	if(spi_module == 0) {
		return STATUS_ERR_NOT_INITIALIZED;
1000c1d4:	201f      	movs	r0, #31
		status = _spi_is_write_complete(spi_module);
	}while(!status);

	return STATUS_OK;

}
1000c1d6:	b003      	add	sp, #12
1000c1d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000c1da:	46c0      	nop			; (mov r8, r8)

1000c1dc <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		bool select)
{
1000c1dc:	b510      	push	{r4, lr}
	uint8_t gpio_num = slave->ss_pin;
1000c1de:	7808      	ldrb	r0, [r1, #0]
	if(select) {
1000c1e0:	2a00      	cmp	r2, #0
1000c1e2:	d003      	beq.n	1000c1ec <spi_select_slave+0x10>
		/* ASSERT Slave select pin */
		gpio_pin_set_output_level(gpio_num, false);
1000c1e4:	2100      	movs	r1, #0
1000c1e6:	4b04      	ldr	r3, [pc, #16]	; (1000c1f8 <spi_select_slave+0x1c>)
1000c1e8:	4798      	blx	r3
1000c1ea:	e002      	b.n	1000c1f2 <spi_select_slave+0x16>
	} else {
		/* DEASSERT Slave select pin */
		gpio_pin_set_output_level(gpio_num, true);
1000c1ec:	2101      	movs	r1, #1
1000c1ee:	4b02      	ldr	r3, [pc, #8]	; (1000c1f8 <spi_select_slave+0x1c>)
1000c1f0:	4798      	blx	r3
	}

	return STATUS_OK;
}
1000c1f2:	2000      	movs	r0, #0
1000c1f4:	bd10      	pop	{r4, pc}
1000c1f6:	46c0      	nop			; (mov r8, r8)
1000c1f8:	1000c7a9 	.word	0x1000c7a9

1000c1fc <dualtimer_isr_handler>:
 *
 * Dualtimer ISR handler.
 *
 */
static void dualtimer_isr_handler(void)
{
1000c1fc:	b510      	push	{r4, lr}
 * \retval The interrupt status of timer1/timer2
 */
uint8_t dualtimer_get_interrupt_status(enum dualtimer_timer timer)
{
	if (timer == DUALTIMER_TIMER1) {
		return DUALTIMER0->TIMER1MIS.reg;
1000c1fe:	4b0d      	ldr	r3, [pc, #52]	; (1000c234 <dualtimer_isr_handler+0x38>)
1000c200:	7d1b      	ldrb	r3, [r3, #20]
 * Dualtimer ISR handler.
 *
 */
static void dualtimer_isr_handler(void)
{
	if (dualtimer_get_interrupt_status(DUALTIMER_TIMER1)) {
1000c202:	2b00      	cmp	r3, #0
1000c204:	d007      	beq.n	1000c216 <dualtimer_isr_handler+0x1a>
 * \param[in]     timer        Timer1/Timer2
 */
void dualtimer_clear_interrupt_status(enum dualtimer_timer timer)
{
	if (timer == DUALTIMER_TIMER1) {
		DUALTIMER0->TIMER1INTCLR.reg = 1;
1000c206:	2201      	movs	r2, #1
1000c208:	4b0a      	ldr	r3, [pc, #40]	; (1000c234 <dualtimer_isr_handler+0x38>)
1000c20a:	731a      	strb	r2, [r3, #12]
 */
static void dualtimer_isr_handler(void)
{
	if (dualtimer_get_interrupt_status(DUALTIMER_TIMER1)) {
		dualtimer_clear_interrupt_status(DUALTIMER_TIMER1);
		if (dualtimer_callback_timer1)
1000c20c:	4b0a      	ldr	r3, [pc, #40]	; (1000c238 <dualtimer_isr_handler+0x3c>)
1000c20e:	681b      	ldr	r3, [r3, #0]
1000c210:	2b00      	cmp	r3, #0
1000c212:	d000      	beq.n	1000c216 <dualtimer_isr_handler+0x1a>
			dualtimer_callback_timer1();
1000c214:	4798      	blx	r3
uint8_t dualtimer_get_interrupt_status(enum dualtimer_timer timer)
{
	if (timer == DUALTIMER_TIMER1) {
		return DUALTIMER0->TIMER1MIS.reg;
	} else {
		return DUALTIMER0->TIMER2MIS.reg;
1000c216:	2334      	movs	r3, #52	; 0x34
1000c218:	4a06      	ldr	r2, [pc, #24]	; (1000c234 <dualtimer_isr_handler+0x38>)
1000c21a:	5cd3      	ldrb	r3, [r2, r3]
	if (dualtimer_get_interrupt_status(DUALTIMER_TIMER1)) {
		dualtimer_clear_interrupt_status(DUALTIMER_TIMER1);
		if (dualtimer_callback_timer1)
			dualtimer_callback_timer1();
	}
	if (dualtimer_get_interrupt_status(DUALTIMER_TIMER2)) {
1000c21c:	2b00      	cmp	r3, #0
1000c21e:	d007      	beq.n	1000c230 <dualtimer_isr_handler+0x34>
void dualtimer_clear_interrupt_status(enum dualtimer_timer timer)
{
	if (timer == DUALTIMER_TIMER1) {
		DUALTIMER0->TIMER1INTCLR.reg = 1;
	} else {
		DUALTIMER0->TIMER2INTCLR.reg = 1;
1000c220:	2101      	movs	r1, #1
1000c222:	232c      	movs	r3, #44	; 0x2c
1000c224:	54d1      	strb	r1, [r2, r3]
		if (dualtimer_callback_timer1)
			dualtimer_callback_timer1();
	}
	if (dualtimer_get_interrupt_status(DUALTIMER_TIMER2)) {
		dualtimer_clear_interrupt_status(DUALTIMER_TIMER2);
		if (dualtimer_callback_timer2)
1000c226:	4b05      	ldr	r3, [pc, #20]	; (1000c23c <dualtimer_isr_handler+0x40>)
1000c228:	681b      	ldr	r3, [r3, #0]
1000c22a:	2b00      	cmp	r3, #0
1000c22c:	d000      	beq.n	1000c230 <dualtimer_isr_handler+0x34>
			dualtimer_callback_timer2();
1000c22e:	4798      	blx	r3
	}
}
1000c230:	bd10      	pop	{r4, pc}
1000c232:	46c0      	nop			; (mov r8, r8)
1000c234:	40001000 	.word	0x40001000
1000c238:	10017a8c 	.word	0x10017a8c
1000c23c:	10017a90 	.word	0x10017a90

1000c240 <dualtimer_get_config_defaults>:
 *
 * \param[out]  config  Pointer to a DUALTIMER module configuration structure to set
 */
void dualtimer_get_config_defaults(struct dualtimer_config *config)
{
	config->timer1.timer_enable = true;
1000c240:	2301      	movs	r3, #1
1000c242:	7003      	strb	r3, [r0, #0]
	config->timer2.timer_enable = true;
1000c244:	7303      	strb	r3, [r0, #12]

	config->timer1.counter_mode = DUALTIMER_PERIODIC_MODE;
1000c246:	2202      	movs	r2, #2
1000c248:	7042      	strb	r2, [r0, #1]
	config->timer2.counter_mode = DUALTIMER_PERIODIC_MODE;
1000c24a:	7342      	strb	r2, [r0, #13]

	config->timer1.counter_size = DUALTIMER_COUNTER_SIZE_32BIT;
1000c24c:	7083      	strb	r3, [r0, #2]
	config->timer2.counter_size = DUALTIMER_COUNTER_SIZE_32BIT;
1000c24e:	7383      	strb	r3, [r0, #14]

	config->timer1.clock_prescaler = DUALTIMER_CLOCK_PRESCALER_DIV1;
1000c250:	2200      	movs	r2, #0
1000c252:	70c2      	strb	r2, [r0, #3]
	config->timer2.clock_prescaler = DUALTIMER_CLOCK_PRESCALER_DIV1;
1000c254:	73c2      	strb	r2, [r0, #15]

	config->timer1.interrup_enable = true;
1000c256:	7103      	strb	r3, [r0, #4]
	config->timer2.interrup_enable = true;
1000c258:	7403      	strb	r3, [r0, #16]

	config->timer1.load_value = 0;
1000c25a:	6082      	str	r2, [r0, #8]
	config->timer2.load_value = 0;
1000c25c:	6142      	str	r2, [r0, #20]

	config->clock_source = DUALTIMER_CLK_INPUT_0;
1000c25e:	7602      	strb	r2, [r0, #24]
}
1000c260:	4770      	bx	lr
1000c262:	46c0      	nop			; (mov r8, r8)

1000c264 <dualtimer_set_counter>:
 * \param[in]     value        Load value
 */
void dualtimer_set_counter(enum dualtimer_timer timer,
		enum dualtimer_set_register cur_bg, uint32_t value)
{
	if (timer == DUALTIMER_TIMER1) {
1000c264:	2800      	cmp	r0, #0
1000c266:	d107      	bne.n	1000c278 <dualtimer_set_counter+0x14>
		if (cur_bg == DUALTIMER_SET_CURRUNT_REG) {
1000c268:	2900      	cmp	r1, #0
1000c26a:	d102      	bne.n	1000c272 <dualtimer_set_counter+0xe>
			DUALTIMER0->TIMER1LOAD.reg = value;
1000c26c:	4b06      	ldr	r3, [pc, #24]	; (1000c288 <dualtimer_set_counter+0x24>)
1000c26e:	601a      	str	r2, [r3, #0]
1000c270:	e009      	b.n	1000c286 <dualtimer_set_counter+0x22>
		} else {
			DUALTIMER0->TIMER1BGLOAD.reg = value;
1000c272:	4b05      	ldr	r3, [pc, #20]	; (1000c288 <dualtimer_set_counter+0x24>)
1000c274:	619a      	str	r2, [r3, #24]
1000c276:	e006      	b.n	1000c286 <dualtimer_set_counter+0x22>
		}
	} else {
		if (cur_bg == DUALTIMER_SET_CURRUNT_REG) {
1000c278:	2900      	cmp	r1, #0
1000c27a:	d102      	bne.n	1000c282 <dualtimer_set_counter+0x1e>
			DUALTIMER0->TIMER2LOAD.reg = value;
1000c27c:	4b02      	ldr	r3, [pc, #8]	; (1000c288 <dualtimer_set_counter+0x24>)
1000c27e:	621a      	str	r2, [r3, #32]
1000c280:	e001      	b.n	1000c286 <dualtimer_set_counter+0x22>
			} else {
			DUALTIMER0->TIMER2BGLOAD.reg = value;
1000c282:	4b01      	ldr	r3, [pc, #4]	; (1000c288 <dualtimer_set_counter+0x24>)
1000c284:	639a      	str	r2, [r3, #56]	; 0x38
		}
	}
}
1000c286:	4770      	bx	lr
1000c288:	40001000 	.word	0x40001000

1000c28c <dualtimer_enable>:
 *
 * \param[in]     timer        Timer1/Timer2
 */
void dualtimer_enable(enum dualtimer_timer timer)
{
	if (timer == DUALTIMER_TIMER1) {
1000c28c:	2800      	cmp	r0, #0
1000c28e:	d105      	bne.n	1000c29c <dualtimer_enable+0x10>
		DUALTIMER0->TIMER1CONTROL.reg |= DUALTIMER_TIMER1CONTROL_TIMER_ENABLE;
1000c290:	4a06      	ldr	r2, [pc, #24]	; (1000c2ac <dualtimer_enable+0x20>)
1000c292:	7a11      	ldrb	r1, [r2, #8]
1000c294:	2380      	movs	r3, #128	; 0x80
1000c296:	430b      	orrs	r3, r1
1000c298:	7213      	strb	r3, [r2, #8]
1000c29a:	e005      	b.n	1000c2a8 <dualtimer_enable+0x1c>
	} else {
		DUALTIMER0->TIMER2CONTROL.reg |= DUALTIMER_TIMER2CONTROL_TIMER_ENABLE;
1000c29c:	4903      	ldr	r1, [pc, #12]	; (1000c2ac <dualtimer_enable+0x20>)
1000c29e:	2228      	movs	r2, #40	; 0x28
1000c2a0:	5c88      	ldrb	r0, [r1, r2]
1000c2a2:	2380      	movs	r3, #128	; 0x80
1000c2a4:	4303      	orrs	r3, r0
1000c2a6:	548b      	strb	r3, [r1, r2]
	}
}
1000c2a8:	4770      	bx	lr
1000c2aa:	46c0      	nop			; (mov r8, r8)
1000c2ac:	40001000 	.word	0x40001000

1000c2b0 <dualtimer_disable>:
 *
 * \param[in]     timer        Timer1/Timer2
 */
void dualtimer_disable(enum dualtimer_timer timer)
{
	if (timer == DUALTIMER_TIMER1) {
1000c2b0:	2800      	cmp	r0, #0
1000c2b2:	d105      	bne.n	1000c2c0 <dualtimer_disable+0x10>
		DUALTIMER0->TIMER1CONTROL.reg &= ~DUALTIMER_TIMER1CONTROL_TIMER_ENABLE;
1000c2b4:	4a06      	ldr	r2, [pc, #24]	; (1000c2d0 <dualtimer_disable+0x20>)
1000c2b6:	7a11      	ldrb	r1, [r2, #8]
1000c2b8:	237f      	movs	r3, #127	; 0x7f
1000c2ba:	400b      	ands	r3, r1
1000c2bc:	7213      	strb	r3, [r2, #8]
1000c2be:	e005      	b.n	1000c2cc <dualtimer_disable+0x1c>
	} else {
		DUALTIMER0->TIMER2CONTROL.reg &= ~DUALTIMER_TIMER2CONTROL_TIMER_ENABLE;
1000c2c0:	4903      	ldr	r1, [pc, #12]	; (1000c2d0 <dualtimer_disable+0x20>)
1000c2c2:	2228      	movs	r2, #40	; 0x28
1000c2c4:	5c88      	ldrb	r0, [r1, r2]
1000c2c6:	237f      	movs	r3, #127	; 0x7f
1000c2c8:	4003      	ands	r3, r0
1000c2ca:	548b      	strb	r3, [r1, r2]
	}
}
1000c2cc:	4770      	bx	lr
1000c2ce:	46c0      	nop			; (mov r8, r8)
1000c2d0:	40001000 	.word	0x40001000

1000c2d4 <dualtimer_init>:
 * \param[in]     config       Pointer to the Dualtimer configuration options struct
 *
 * \return Status of the initialization procedure.
 */
void dualtimer_init(const struct dualtimer_config *config)
{
1000c2d4:	b570      	push	{r4, r5, r6, lr}
1000c2d6:	0004      	movs	r4, r0
	uint8_t regval = 0;

	/* Global reset */
	system_peripheral_reset(PERIPHERAL_DUALT_TIMER);
1000c2d8:	2004      	movs	r0, #4
1000c2da:	4b39      	ldr	r3, [pc, #228]	; (1000c3c0 <dualtimer_init+0xec>)
1000c2dc:	4798      	blx	r3

	/* Common config */
	if (config->timer1.timer_enable || config->timer2.timer_enable) {
1000c2de:	7823      	ldrb	r3, [r4, #0]
1000c2e0:	2b00      	cmp	r3, #0
1000c2e2:	d102      	bne.n	1000c2ea <dualtimer_init+0x16>
1000c2e4:	7b23      	ldrb	r3, [r4, #12]
1000c2e6:	2b00      	cmp	r3, #0
1000c2e8:	d065      	beq.n	1000c3b6 <dualtimer_init+0xe2>
		LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |=
1000c2ea:	4936      	ldr	r1, [pc, #216]	; (1000c3c4 <dualtimer_init+0xf0>)
1000c2ec:	68ca      	ldr	r2, [r1, #12]
1000c2ee:	2320      	movs	r3, #32
1000c2f0:	4313      	orrs	r3, r2
1000c2f2:	60cb      	str	r3, [r1, #12]
		LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_DUALTIMER0_CLK_EN;
		LPMCU_MISC_REGS0->LPMCU_CTRL.bit.DUALTIMER0_CLK_SEL = config->clock_source;
1000c2f4:	7e22      	ldrb	r2, [r4, #24]
1000c2f6:	698b      	ldr	r3, [r1, #24]
1000c2f8:	2003      	movs	r0, #3
1000c2fa:	4002      	ands	r2, r0
1000c2fc:	0112      	lsls	r2, r2, #4
1000c2fe:	302d      	adds	r0, #45	; 0x2d
1000c300:	4383      	bics	r3, r0
1000c302:	4313      	orrs	r3, r2
1000c304:	618b      	str	r3, [r1, #24]
	}
	
	/* Timer1 config */
	if (config->timer1.timer_enable) {
1000c306:	7823      	ldrb	r3, [r4, #0]
1000c308:	2b00      	cmp	r3, #0
1000c30a:	d026      	beq.n	1000c35a <dualtimer_init+0x86>
		if (config->timer1.counter_mode == DUALTIMER_ONE_SHOT_MODE) {
1000c30c:	7863      	ldrb	r3, [r4, #1]
			regval = DUALTIMER_TIMER1CONTROL_ONE_SHOT_COUNT_1;
1000c30e:	2101      	movs	r1, #1
		LPMCU_MISC_REGS0->LPMCU_CTRL.bit.DUALTIMER0_CLK_SEL = config->clock_source;
	}
	
	/* Timer1 config */
	if (config->timer1.timer_enable) {
		if (config->timer1.counter_mode == DUALTIMER_ONE_SHOT_MODE) {
1000c310:	2b00      	cmp	r3, #0
1000c312:	d003      	beq.n	1000c31c <dualtimer_init+0x48>
			regval = DUALTIMER_TIMER1CONTROL_ONE_SHOT_COUNT_1;
		} else if (config->timer1.counter_mode == DUALTIMER_FREE_RUNNING_MODE) {
			regval = DUALTIMER_TIMER1CONTROL_TIMER_MODE_0;
		} else if (config->timer1.counter_mode == DUALTIMER_PERIODIC_MODE) {
			regval = DUALTIMER_TIMER1CONTROL_TIMER_MODE_1;
1000c314:	3b02      	subs	r3, #2
1000c316:	425d      	negs	r5, r3
1000c318:	415d      	adcs	r5, r3
1000c31a:	01a9      	lsls	r1, r5, #6
		}
		regval |= (DUALTIMER_TIMER1CONTROL_TIMER_SIZE &
1000c31c:	78a2      	ldrb	r2, [r4, #2]
1000c31e:	0052      	lsls	r2, r2, #1
1000c320:	2502      	movs	r5, #2
1000c322:	402a      	ands	r2, r5
1000c324:	78e3      	ldrb	r3, [r4, #3]
1000c326:	009b      	lsls	r3, r3, #2
1000c328:	350a      	adds	r5, #10
1000c32a:	402b      	ands	r3, r5
1000c32c:	431a      	orrs	r2, r3
1000c32e:	0015      	movs	r5, r2
1000c330:	430d      	orrs	r5, r1
				((config->timer1.counter_size) << DUALTIMER_TIMER1CONTROL_TIMER_SIZE_Pos)) |
				DUALTIMER_TIMER1CONTROL_TIMERPRE(config->timer1.clock_prescaler);
		if (config->timer1.interrup_enable) {
1000c332:	7923      	ldrb	r3, [r4, #4]
1000c334:	2b00      	cmp	r3, #0
1000c336:	d001      	beq.n	1000c33c <dualtimer_init+0x68>
			regval |= DUALTIMER_TIMER1CONTROL_INTERRUPT_ENABLE;
1000c338:	2320      	movs	r3, #32
1000c33a:	431d      	orrs	r5, r3
		}
		DUALTIMER0->TIMER1LOAD.reg = config->timer1.load_value;
1000c33c:	4b22      	ldr	r3, [pc, #136]	; (1000c3c8 <dualtimer_init+0xf4>)
1000c33e:	68a2      	ldr	r2, [r4, #8]
1000c340:	601a      	str	r2, [r3, #0]
		DUALTIMER0->TIMER1CONTROL.reg = regval;
1000c342:	721d      	strb	r5, [r3, #8]
		LPMCU_MISC_REGS0->DUALTIMER0_CTRL.reg |= LPMCU_MISC_REGS_DUALTIMER0_CTRL_CNTR_1_ENABLE;
1000c344:	491f      	ldr	r1, [pc, #124]	; (1000c3c4 <dualtimer_init+0xf0>)
1000c346:	22c4      	movs	r2, #196	; 0xc4
1000c348:	0052      	lsls	r2, r2, #1
1000c34a:	5c88      	ldrb	r0, [r1, r2]
1000c34c:	2301      	movs	r3, #1
1000c34e:	4303      	orrs	r3, r0
1000c350:	548b      	strb	r3, [r1, r2]
		dualtimer_enable(DUALTIMER_TIMER1);
1000c352:	2000      	movs	r0, #0
1000c354:	4b1d      	ldr	r3, [pc, #116]	; (1000c3cc <dualtimer_init+0xf8>)
1000c356:	4798      	blx	r3
1000c358:	e000      	b.n	1000c35c <dualtimer_init+0x88>
 *
 * \return Status of the initialization procedure.
 */
void dualtimer_init(const struct dualtimer_config *config)
{
	uint8_t regval = 0;
1000c35a:	2500      	movs	r5, #0
		LPMCU_MISC_REGS0->DUALTIMER0_CTRL.reg |= LPMCU_MISC_REGS_DUALTIMER0_CTRL_CNTR_1_ENABLE;
		dualtimer_enable(DUALTIMER_TIMER1);
	}

	/* Timer2 config */
	if (config->timer2.timer_enable) {
1000c35c:	7b23      	ldrb	r3, [r4, #12]
1000c35e:	2b00      	cmp	r3, #0
1000c360:	d029      	beq.n	1000c3b6 <dualtimer_init+0xe2>
		if (config->timer2.counter_mode == DUALTIMER_ONE_SHOT_MODE) {
1000c362:	7b63      	ldrb	r3, [r4, #13]
1000c364:	2b00      	cmp	r3, #0
1000c366:	d005      	beq.n	1000c374 <dualtimer_init+0xa0>
			regval = DUALTIMER_TIMER2CONTROL_ONE_SHOT_COUNT_1;
		} else if (config->timer2.counter_mode == DUALTIMER_FREE_RUNNING_MODE) {
1000c368:	2b01      	cmp	r3, #1
1000c36a:	d005      	beq.n	1000c378 <dualtimer_init+0xa4>
			regval = DUALTIMER_TIMER2CONTROL_TIMER_MODE_0;
		} else if (config->timer2.counter_mode == DUALTIMER_PERIODIC_MODE) {
1000c36c:	2b02      	cmp	r3, #2
1000c36e:	d104      	bne.n	1000c37a <dualtimer_init+0xa6>
			regval = DUALTIMER_TIMER2CONTROL_TIMER_MODE_1;
1000c370:	2540      	movs	r5, #64	; 0x40
1000c372:	e002      	b.n	1000c37a <dualtimer_init+0xa6>
	}

	/* Timer2 config */
	if (config->timer2.timer_enable) {
		if (config->timer2.counter_mode == DUALTIMER_ONE_SHOT_MODE) {
			regval = DUALTIMER_TIMER2CONTROL_ONE_SHOT_COUNT_1;
1000c374:	2501      	movs	r5, #1
1000c376:	e000      	b.n	1000c37a <dualtimer_init+0xa6>
		} else if (config->timer2.counter_mode == DUALTIMER_FREE_RUNNING_MODE) {
			regval = DUALTIMER_TIMER2CONTROL_TIMER_MODE_0;
1000c378:	2500      	movs	r5, #0
		} else if (config->timer2.counter_mode == DUALTIMER_PERIODIC_MODE) {
			regval = DUALTIMER_TIMER2CONTROL_TIMER_MODE_1;
		}
		regval |= (DUALTIMER_TIMER2CONTROL_TIMER_SIZE &
1000c37a:	7ba3      	ldrb	r3, [r4, #14]
1000c37c:	005b      	lsls	r3, r3, #1
1000c37e:	2102      	movs	r1, #2
1000c380:	4019      	ands	r1, r3
1000c382:	7be2      	ldrb	r2, [r4, #15]
1000c384:	0092      	lsls	r2, r2, #2
1000c386:	230c      	movs	r3, #12
1000c388:	4013      	ands	r3, r2
1000c38a:	430b      	orrs	r3, r1
1000c38c:	431d      	orrs	r5, r3
				((config->timer2.counter_size) << DUALTIMER_TIMER2CONTROL_TIMER_SIZE_Pos)) |
				DUALTIMER_TIMER2CONTROL_TIMERPRE(config->timer2.clock_prescaler);
		if (config->timer2.interrup_enable) {
1000c38e:	7c23      	ldrb	r3, [r4, #16]
1000c390:	2b00      	cmp	r3, #0
1000c392:	d001      	beq.n	1000c398 <dualtimer_init+0xc4>
			regval |= DUALTIMER_TIMER2CONTROL_INTERRUPT_ENABLE;
1000c394:	2320      	movs	r3, #32
1000c396:	431d      	orrs	r5, r3
		}
		DUALTIMER0->TIMER2LOAD.reg = config->timer2.load_value;
1000c398:	6962      	ldr	r2, [r4, #20]
1000c39a:	4b0b      	ldr	r3, [pc, #44]	; (1000c3c8 <dualtimer_init+0xf4>)
1000c39c:	621a      	str	r2, [r3, #32]
		DUALTIMER0->TIMER2CONTROL.reg = regval;
1000c39e:	2228      	movs	r2, #40	; 0x28
1000c3a0:	549d      	strb	r5, [r3, r2]
		LPMCU_MISC_REGS0->DUALTIMER0_CTRL.reg |= LPMCU_MISC_REGS_DUALTIMER0_CTRL_CNTR_2_ENABLE;
1000c3a2:	4908      	ldr	r1, [pc, #32]	; (1000c3c4 <dualtimer_init+0xf0>)
1000c3a4:	3261      	adds	r2, #97	; 0x61
1000c3a6:	32ff      	adds	r2, #255	; 0xff
1000c3a8:	5c88      	ldrb	r0, [r1, r2]
1000c3aa:	2302      	movs	r3, #2
1000c3ac:	4303      	orrs	r3, r0
1000c3ae:	548b      	strb	r3, [r1, r2]
		dualtimer_enable(DUALTIMER_TIMER2);
1000c3b0:	2001      	movs	r0, #1
1000c3b2:	4b06      	ldr	r3, [pc, #24]	; (1000c3cc <dualtimer_init+0xf8>)
1000c3b4:	4798      	blx	r3
	}

	system_register_isr(RAM_ISR_TABLE_DUALTIMER_INDEX, (uint32_t)dualtimer_isr_handler);
1000c3b6:	4906      	ldr	r1, [pc, #24]	; (1000c3d0 <dualtimer_init+0xfc>)
1000c3b8:	201e      	movs	r0, #30
1000c3ba:	4b06      	ldr	r3, [pc, #24]	; (1000c3d4 <dualtimer_init+0x100>)
1000c3bc:	4798      	blx	r3
}
1000c3be:	bd70      	pop	{r4, r5, r6, pc}
1000c3c0:	1000d2ad 	.word	0x1000d2ad
1000c3c4:	4000b000 	.word	0x4000b000
1000c3c8:	40001000 	.word	0x40001000
1000c3cc:	1000c28d 	.word	0x1000c28d
1000c3d0:	1000c1fd 	.word	0x1000c1fd
1000c3d4:	1000d715 	.word	0x1000d715

1000c3d8 <dualtimer_register_callback>:
 *
 * \param[in]     callback_func Pointer to callback function
 */
void dualtimer_register_callback(enum dualtimer_timer timer, dualtimer_callback_t fun)
{
	if (timer == DUALTIMER_TIMER1) {
1000c3d8:	2800      	cmp	r0, #0
1000c3da:	d102      	bne.n	1000c3e2 <dualtimer_register_callback+0xa>
		dualtimer_callback_timer1 = fun;
1000c3dc:	4b02      	ldr	r3, [pc, #8]	; (1000c3e8 <dualtimer_register_callback+0x10>)
1000c3de:	6019      	str	r1, [r3, #0]
1000c3e0:	e001      	b.n	1000c3e6 <dualtimer_register_callback+0xe>
	} else {
		dualtimer_callback_timer2 = fun;
1000c3e2:	4b02      	ldr	r3, [pc, #8]	; (1000c3ec <dualtimer_register_callback+0x14>)
1000c3e4:	6019      	str	r1, [r3, #0]
	}
}
1000c3e6:	4770      	bx	lr
1000c3e8:	10017a8c 	.word	0x10017a8c
1000c3ec:	10017a90 	.word	0x10017a90

1000c3f0 <gpio_port0_isr_handler>:
 *
 * This function will enter interrupt.
 *
 */
static void gpio_port0_isr_handler(void)
{
1000c3f0:	b570      	push	{r4, r5, r6, lr}
	uint32_t flag = _gpio_instances[0].hw->INTSTATUSCLEAR.reg;
1000c3f2:	4b16      	ldr	r3, [pc, #88]	; (1000c44c <gpio_port0_isr_handler+0x5c>)
1000c3f4:	681d      	ldr	r5, [r3, #0]
1000c3f6:	8f29      	ldrh	r1, [r5, #56]	; 0x38
1000c3f8:	b289      	uxth	r1, r1

	for (uint8_t i = 0; i < 16; i++){
		if (flag & (1 << i)) {
1000c3fa:	07cb      	lsls	r3, r1, #31
1000c3fc:	d407      	bmi.n	1000c40e <gpio_port0_isr_handler+0x1e>
1000c3fe:	2301      	movs	r3, #1
1000c400:	2401      	movs	r4, #1
1000c402:	0018      	movs	r0, r3
1000c404:	0022      	movs	r2, r4
1000c406:	409a      	lsls	r2, r3
1000c408:	4211      	tst	r1, r2
1000c40a:	d014      	beq.n	1000c436 <gpio_port0_isr_handler+0x46>
1000c40c:	e001      	b.n	1000c412 <gpio_port0_isr_handler+0x22>
1000c40e:	2201      	movs	r2, #1
1000c410:	2000      	movs	r0, #0
			/* Clear interrupt flag */
			_gpio_instances[0].hw->INTSTATUSCLEAR.reg = (1 << i);
1000c412:	b292      	uxth	r2, r2
1000c414:	872a      	strh	r2, [r5, #56]	; 0x38
			if ((_gpio_instances[0].callback_enable_mask & (1 << i)) && \
1000c416:	2346      	movs	r3, #70	; 0x46
1000c418:	4a0c      	ldr	r2, [pc, #48]	; (1000c44c <gpio_port0_isr_handler+0x5c>)
1000c41a:	5ad3      	ldrh	r3, [r2, r3]
1000c41c:	4103      	asrs	r3, r0
1000c41e:	07db      	lsls	r3, r3, #31
1000c420:	d50c      	bpl.n	1000c43c <gpio_port0_isr_handler+0x4c>
                    (_gpio_instances[0].callback_reg_mask & (1 << i)))
1000c422:	2344      	movs	r3, #68	; 0x44

	for (uint8_t i = 0; i < 16; i++){
		if (flag & (1 << i)) {
			/* Clear interrupt flag */
			_gpio_instances[0].hw->INTSTATUSCLEAR.reg = (1 << i);
			if ((_gpio_instances[0].callback_enable_mask & (1 << i)) && \
1000c424:	5ad3      	ldrh	r3, [r2, r3]
1000c426:	4103      	asrs	r3, r0
1000c428:	07db      	lsls	r3, r3, #31
1000c42a:	d507      	bpl.n	1000c43c <gpio_port0_isr_handler+0x4c>
                    (_gpio_instances[0].callback_reg_mask & (1 << i)))
                _gpio_instances[0].callback[i]();
1000c42c:	0080      	lsls	r0, r0, #2
1000c42e:	1810      	adds	r0, r2, r0
1000c430:	6843      	ldr	r3, [r0, #4]
1000c432:	4798      	blx	r3
1000c434:	e002      	b.n	1000c43c <gpio_port0_isr_handler+0x4c>
1000c436:	3301      	adds	r3, #1
 */
static void gpio_port0_isr_handler(void)
{
	uint32_t flag = _gpio_instances[0].hw->INTSTATUSCLEAR.reg;

	for (uint8_t i = 0; i < 16; i++){
1000c438:	2b10      	cmp	r3, #16
1000c43a:	d1e2      	bne.n	1000c402 <gpio_port0_isr_handler+0x12>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
1000c43c:	2180      	movs	r1, #128	; 0x80
1000c43e:	0409      	lsls	r1, r1, #16
1000c440:	23c0      	movs	r3, #192	; 0xc0
1000c442:	005b      	lsls	r3, r3, #1
1000c444:	4a02      	ldr	r2, [pc, #8]	; (1000c450 <gpio_port0_isr_handler+0x60>)
1000c446:	50d1      	str	r1, [r2, r3]
                _gpio_instances[0].callback[i]();
			break;
		}
	}
	NVIC_ClearPendingIRQ(GPIO0_IRQn);
}
1000c448:	bd70      	pop	{r4, r5, r6, pc}
1000c44a:	46c0      	nop			; (mov r8, r8)
1000c44c:	10019754 	.word	0x10019754
1000c450:	e000e100 	.word	0xe000e100

1000c454 <gpio_port1_isr_handler>:
 *
 * This function will enter interrupt.
 *
 */
static void gpio_port1_isr_handler(void)
{
1000c454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t flag = _gpio_instances[1].hw->INTSTATUSCLEAR.reg;
1000c456:	4b18      	ldr	r3, [pc, #96]	; (1000c4b8 <gpio_port1_isr_handler+0x64>)
1000c458:	6c9b      	ldr	r3, [r3, #72]	; 0x48
1000c45a:	8f1e      	ldrh	r6, [r3, #56]	; 0x38
1000c45c:	b2b6      	uxth	r6, r6
1000c45e:	0037      	movs	r7, r6
1000c460:	2400      	movs	r4, #0

	for (uint8_t i = 0; i < 16; i++){
		/* For AON wakeup pin clear interrupt */
		if (flag & ((1<<15) | (1<<14) | (1<<13))) {
1000c462:	0b76      	lsrs	r6, r6, #13
1000c464:	0376      	lsls	r6, r6, #13
			aon_handle_ext_wakeup_isr();
		}

		if (flag & (1 << i)) {
			/* Clear interrupt flag */
			_gpio_instances[1].hw->INTSTATUSCLEAR.reg = (1 << i);
1000c466:	4d14      	ldr	r5, [pc, #80]	; (1000c4b8 <gpio_port1_isr_handler+0x64>)
{
	uint32_t flag = _gpio_instances[1].hw->INTSTATUSCLEAR.reg;

	for (uint8_t i = 0; i < 16; i++){
		/* For AON wakeup pin clear interrupt */
		if (flag & ((1<<15) | (1<<14) | (1<<13))) {
1000c468:	2e00      	cmp	r6, #0
1000c46a:	d001      	beq.n	1000c470 <gpio_port1_isr_handler+0x1c>
			aon_handle_ext_wakeup_isr();
1000c46c:	4b13      	ldr	r3, [pc, #76]	; (1000c4bc <gpio_port1_isr_handler+0x68>)
1000c46e:	4798      	blx	r3
		}

		if (flag & (1 << i)) {
1000c470:	0022      	movs	r2, r4
1000c472:	2301      	movs	r3, #1
1000c474:	40a3      	lsls	r3, r4
1000c476:	421f      	tst	r7, r3
1000c478:	d013      	beq.n	1000c4a2 <gpio_port1_isr_handler+0x4e>
			/* Clear interrupt flag */
			_gpio_instances[1].hw->INTSTATUSCLEAR.reg = (1 << i);
1000c47a:	b29b      	uxth	r3, r3
1000c47c:	6ca9      	ldr	r1, [r5, #72]	; 0x48
1000c47e:	870b      	strh	r3, [r1, #56]	; 0x38
			if ((_gpio_instances[1].callback_enable_mask & (1 << i)) && \
1000c480:	238e      	movs	r3, #142	; 0x8e
1000c482:	5aeb      	ldrh	r3, [r5, r3]
1000c484:	4123      	asrs	r3, r4
1000c486:	07db      	lsls	r3, r3, #31
1000c488:	d50b      	bpl.n	1000c4a2 <gpio_port1_isr_handler+0x4e>
			(_gpio_instances[1].callback_reg_mask & (1 << i))) {
1000c48a:	238c      	movs	r3, #140	; 0x8c
		}

		if (flag & (1 << i)) {
			/* Clear interrupt flag */
			_gpio_instances[1].hw->INTSTATUSCLEAR.reg = (1 << i);
			if ((_gpio_instances[1].callback_enable_mask & (1 << i)) && \
1000c48c:	490a      	ldr	r1, [pc, #40]	; (1000c4b8 <gpio_port1_isr_handler+0x64>)
1000c48e:	5acb      	ldrh	r3, [r1, r3]
1000c490:	4123      	asrs	r3, r4
1000c492:	07db      	lsls	r3, r3, #31
1000c494:	d505      	bpl.n	1000c4a2 <gpio_port1_isr_handler+0x4e>
			(_gpio_instances[1].callback_reg_mask & (1 << i))) {
				_gpio_instances[1].callback[i]();
1000c496:	3212      	adds	r2, #18
1000c498:	0092      	lsls	r2, r2, #2
1000c49a:	188a      	adds	r2, r1, r2
1000c49c:	6853      	ldr	r3, [r2, #4]
1000c49e:	4798      	blx	r3
				break;
1000c4a0:	e002      	b.n	1000c4a8 <gpio_port1_isr_handler+0x54>
1000c4a2:	3401      	adds	r4, #1
 */
static void gpio_port1_isr_handler(void)
{
	uint32_t flag = _gpio_instances[1].hw->INTSTATUSCLEAR.reg;

	for (uint8_t i = 0; i < 16; i++){
1000c4a4:	2c10      	cmp	r4, #16
1000c4a6:	d1df      	bne.n	1000c468 <gpio_port1_isr_handler+0x14>
1000c4a8:	2180      	movs	r1, #128	; 0x80
1000c4aa:	0449      	lsls	r1, r1, #17
1000c4ac:	23c0      	movs	r3, #192	; 0xc0
1000c4ae:	005b      	lsls	r3, r3, #1
1000c4b0:	4a03      	ldr	r2, [pc, #12]	; (1000c4c0 <gpio_port1_isr_handler+0x6c>)
1000c4b2:	50d1      	str	r1, [r2, r3]
				break;
			}
		}
	}
	NVIC_ClearPendingIRQ(GPIO1_IRQn);
}
1000c4b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000c4b6:	46c0      	nop			; (mov r8, r8)
1000c4b8:	10019754 	.word	0x10019754
1000c4bc:	0001bc51 	.word	0x0001bc51
1000c4c0:	e000e100 	.word	0xe000e100

1000c4c4 <gpio_port2_isr_handler>:
 *
 * This function will enter interrupt.
 *
 */
static void gpio_port2_isr_handler(void)
{
1000c4c4:	b510      	push	{r4, lr}
	uint32_t flag = _gpio_instances[2].hw->INTSTATUSCLEAR.reg;
1000c4c6:	2390      	movs	r3, #144	; 0x90
1000c4c8:	4a1b      	ldr	r2, [pc, #108]	; (1000c538 <gpio_port2_isr_handler+0x74>)
1000c4ca:	58d2      	ldr	r2, [r2, r3]
1000c4cc:	8f13      	ldrh	r3, [r2, #56]	; 0x38
1000c4ce:	b29b      	uxth	r3, r3

	for (uint8_t i = 12; i < 16; i++){
		if (flag & (1 << i)) {
1000c4d0:	04d9      	lsls	r1, r3, #19
1000c4d2:	d414      	bmi.n	1000c4fe <gpio_port2_isr_handler+0x3a>
1000c4d4:	0499      	lsls	r1, r3, #18
1000c4d6:	d40a      	bmi.n	1000c4ee <gpio_port2_isr_handler+0x2a>
1000c4d8:	0459      	lsls	r1, r3, #17
1000c4da:	d40c      	bmi.n	1000c4f6 <gpio_port2_isr_handler+0x32>
1000c4dc:	0bdb      	lsrs	r3, r3, #15
1000c4de:	03db      	lsls	r3, r3, #15
1000c4e0:	b29b      	uxth	r3, r3
1000c4e2:	2b00      	cmp	r3, #0
1000c4e4:	d020      	beq.n	1000c528 <gpio_port2_isr_handler+0x64>
1000c4e6:	2380      	movs	r3, #128	; 0x80
1000c4e8:	021b      	lsls	r3, r3, #8
1000c4ea:	210f      	movs	r1, #15
1000c4ec:	e00a      	b.n	1000c504 <gpio_port2_isr_handler+0x40>
1000c4ee:	2380      	movs	r3, #128	; 0x80
1000c4f0:	019b      	lsls	r3, r3, #6
1000c4f2:	210d      	movs	r1, #13
1000c4f4:	e006      	b.n	1000c504 <gpio_port2_isr_handler+0x40>
1000c4f6:	2380      	movs	r3, #128	; 0x80
1000c4f8:	01db      	lsls	r3, r3, #7
1000c4fa:	210e      	movs	r1, #14
1000c4fc:	e002      	b.n	1000c504 <gpio_port2_isr_handler+0x40>
1000c4fe:	2380      	movs	r3, #128	; 0x80
1000c500:	015b      	lsls	r3, r3, #5
1000c502:	210c      	movs	r1, #12
			/* Clear interrupt flag */
			_gpio_instances[2].hw->INTSTATUSCLEAR.reg = (1 << i);
1000c504:	b29b      	uxth	r3, r3
1000c506:	8713      	strh	r3, [r2, #56]	; 0x38
			if ((_gpio_instances[2].callback_enable_mask & (1 << i)) && \
1000c508:	23d6      	movs	r3, #214	; 0xd6
1000c50a:	4a0b      	ldr	r2, [pc, #44]	; (1000c538 <gpio_port2_isr_handler+0x74>)
1000c50c:	5ad3      	ldrh	r3, [r2, r3]
1000c50e:	410b      	asrs	r3, r1
1000c510:	07db      	lsls	r3, r3, #31
1000c512:	d509      	bpl.n	1000c528 <gpio_port2_isr_handler+0x64>
                    (_gpio_instances[2].callback_reg_mask & (1 << i)))
1000c514:	23d4      	movs	r3, #212	; 0xd4

	for (uint8_t i = 12; i < 16; i++){
		if (flag & (1 << i)) {
			/* Clear interrupt flag */
			_gpio_instances[2].hw->INTSTATUSCLEAR.reg = (1 << i);
			if ((_gpio_instances[2].callback_enable_mask & (1 << i)) && \
1000c516:	5ad3      	ldrh	r3, [r2, r3]
1000c518:	410b      	asrs	r3, r1
1000c51a:	07db      	lsls	r3, r3, #31
1000c51c:	d504      	bpl.n	1000c528 <gpio_port2_isr_handler+0x64>
                    (_gpio_instances[2].callback_reg_mask & (1 << i)))
                _gpio_instances[2].callback[i]();
1000c51e:	3124      	adds	r1, #36	; 0x24
1000c520:	0089      	lsls	r1, r1, #2
1000c522:	1851      	adds	r1, r2, r1
1000c524:	684b      	ldr	r3, [r1, #4]
1000c526:	4798      	blx	r3
1000c528:	2180      	movs	r1, #128	; 0x80
1000c52a:	0489      	lsls	r1, r1, #18
1000c52c:	23c0      	movs	r3, #192	; 0xc0
1000c52e:	005b      	lsls	r3, r3, #1
1000c530:	4a02      	ldr	r2, [pc, #8]	; (1000c53c <gpio_port2_isr_handler+0x78>)
1000c532:	50d1      	str	r1, [r2, r3]
			break;
		}
	}
	NVIC_ClearPendingIRQ(GPIO2_IRQn);
}
1000c534:	bd10      	pop	{r4, pc}
1000c536:	46c0      	nop			; (mov r8, r8)
1000c538:	10019754 	.word	0x10019754
1000c53c:	e000e100 	.word	0xe000e100

1000c540 <gpio_get_config_defaults>:
 *  \param[out] config  Configuration structure to initialize to default values.
 */
void gpio_get_config_defaults(struct gpio_config *const config)
{
	/* Default configuration values */
	config->direction  = GPIO_PIN_DIR_INPUT;
1000c540:	2300      	movs	r3, #0
1000c542:	7003      	strb	r3, [r0, #0]
	config->input_pull = GPIO_PIN_PULL_UP;
1000c544:	2201      	movs	r2, #1
1000c546:	7042      	strb	r2, [r0, #1]
	config->powersave  = false;
1000c548:	7083      	strb	r3, [r0, #2]
	config->aon_wakeup = false;
1000c54a:	70c3      	strb	r3, [r0, #3]
}
1000c54c:	4770      	bx	lr
1000c54e:	46c0      	nop			; (mov r8, r8)

1000c550 <gpio_pin_set_config>:
 *  \retval STATUS_RESOURCE_NOT_AVAILABLE   Requested gpio is already in use.
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
1000c550:	b570      	push	{r4, r5, r6, lr}
	* GPIO_0 & GPIO_1 are used for SWD.
	*/
	if ((gpio_pin == PIN_LP_GPIO_0) || \
		(gpio_pin == PIN_LP_GPIO_1))
	{
		status = STATUS_ERR_INVALID_ARG;
1000c552:	2317      	movs	r3, #23
	enum status_code status = STATUS_OK;

	/* Following GPIO's should never be modified by user.
	* GPIO_0 & GPIO_1 are used for SWD.
	*/
	if ((gpio_pin == PIN_LP_GPIO_0) || \
1000c554:	2801      	cmp	r0, #1
1000c556:	d800      	bhi.n	1000c55a <gpio_pin_set_config+0xa>
1000c558:	e0c8      	b.n	1000c6ec <gpio_pin_set_config+0x19c>
		(gpio_pin == PIN_LP_GPIO_1))
	{
		status = STATUS_ERR_INVALID_ARG;
	} else {
		if (gpio_pin <= 7) {
1000c55a:	2807      	cmp	r0, #7
1000c55c:	d809      	bhi.n	1000c572 <gpio_pin_set_config+0x22>
			LPMCU_MISC_REGS0->PINMUX_SEL_0.reg &= ~(7 << ((gpio_pin % 8) * 4));
1000c55e:	4d64      	ldr	r5, [pc, #400]	; (1000c6f0 <gpio_pin_set_config+0x1a0>)
1000c560:	6c6a      	ldr	r2, [r5, #68]	; 0x44
1000c562:	3b10      	subs	r3, #16
1000c564:	4003      	ands	r3, r0
1000c566:	009b      	lsls	r3, r3, #2
1000c568:	2407      	movs	r4, #7
1000c56a:	409c      	lsls	r4, r3
1000c56c:	43a2      	bics	r2, r4
1000c56e:	646a      	str	r2, [r5, #68]	; 0x44
1000c570:	e029      	b.n	1000c5c6 <gpio_pin_set_config+0x76>
		} else if (gpio_pin <= 15) {
1000c572:	280f      	cmp	r0, #15
1000c574:	d809      	bhi.n	1000c58a <gpio_pin_set_config+0x3a>
			LPMCU_MISC_REGS0->PINMUX_SEL_1.reg &= ~(7 << ((gpio_pin % 8) * 4));
1000c576:	4d5e      	ldr	r5, [pc, #376]	; (1000c6f0 <gpio_pin_set_config+0x1a0>)
1000c578:	6caa      	ldr	r2, [r5, #72]	; 0x48
1000c57a:	2307      	movs	r3, #7
1000c57c:	4003      	ands	r3, r0
1000c57e:	009b      	lsls	r3, r3, #2
1000c580:	2407      	movs	r4, #7
1000c582:	409c      	lsls	r4, r3
1000c584:	43a2      	bics	r2, r4
1000c586:	64aa      	str	r2, [r5, #72]	; 0x48
1000c588:	e01d      	b.n	1000c5c6 <gpio_pin_set_config+0x76>
		} else if (gpio_pin <= 23) {
1000c58a:	2817      	cmp	r0, #23
1000c58c:	d809      	bhi.n	1000c5a2 <gpio_pin_set_config+0x52>
			LPMCU_MISC_REGS0->PINMUX_SEL_2.reg &= ~(7 << ((gpio_pin % 8) * 4));
1000c58e:	4d58      	ldr	r5, [pc, #352]	; (1000c6f0 <gpio_pin_set_config+0x1a0>)
1000c590:	6cea      	ldr	r2, [r5, #76]	; 0x4c
1000c592:	2307      	movs	r3, #7
1000c594:	4003      	ands	r3, r0
1000c596:	009b      	lsls	r3, r3, #2
1000c598:	2407      	movs	r4, #7
1000c59a:	409c      	lsls	r4, r3
1000c59c:	43a2      	bics	r2, r4
1000c59e:	64ea      	str	r2, [r5, #76]	; 0x4c
1000c5a0:	e011      	b.n	1000c5c6 <gpio_pin_set_config+0x76>
		} else if (44 <= gpio_pin  && gpio_pin < 48) {
1000c5a2:	0003      	movs	r3, r0
1000c5a4:	3b2c      	subs	r3, #44	; 0x2c
1000c5a6:	2b03      	cmp	r3, #3
1000c5a8:	d80d      	bhi.n	1000c5c6 <gpio_pin_set_config+0x76>
			/* Set GPIO_MSx as digital mode */
			AON_GP_REGS0->MS_GPIO_MODE.vec.ANALOG_ENABLE_ &= ~(1 << (gpio_pin - PIN_GPIO_MS4));
1000c5aa:	4d52      	ldr	r5, [pc, #328]	; (1000c6f4 <gpio_pin_set_config+0x1a4>)
1000c5ac:	2482      	movs	r4, #130	; 0x82
1000c5ae:	00e4      	lsls	r4, r4, #3
1000c5b0:	5d2a      	ldrb	r2, [r5, r4]
1000c5b2:	0712      	lsls	r2, r2, #28
1000c5b4:	2601      	movs	r6, #1
1000c5b6:	409e      	lsls	r6, r3
1000c5b8:	0f12      	lsrs	r2, r2, #28
1000c5ba:	5d2b      	ldrb	r3, [r5, r4]
1000c5bc:	43b2      	bics	r2, r6
1000c5be:	260f      	movs	r6, #15
1000c5c0:	43b3      	bics	r3, r6
1000c5c2:	4313      	orrs	r3, r2
1000c5c4:	552b      	strb	r3, [r5, r4]
		}
	
		if ((gpio_pin == PIN_AO_GPIO_0) || (gpio_pin == PIN_AO_GPIO_1) ||
1000c5c6:	0003      	movs	r3, r0
1000c5c8:	3b1d      	subs	r3, #29
1000c5ca:	2b02      	cmp	r3, #2
1000c5cc:	d829      	bhi.n	1000c622 <gpio_pin_set_config+0xd2>
				(gpio_pin == PIN_AO_GPIO_2)) {
			/* Active Low, Always On Pull Enable Control */
			if (config->input_pull == GPIO_PIN_PULL_UP) {
1000c5ce:	784b      	ldrb	r3, [r1, #1]
1000c5d0:	2b01      	cmp	r3, #1
1000c5d2:	d108      	bne.n	1000c5e6 <gpio_pin_set_config+0x96>
				AON_GP_REGS0->AON_PULL_ENABLE.reg &= ~(1 << (31 - gpio_pin));
1000c5d4:	4d47      	ldr	r5, [pc, #284]	; (1000c6f4 <gpio_pin_set_config+0x1a4>)
1000c5d6:	7d2b      	ldrb	r3, [r5, #20]
1000c5d8:	241f      	movs	r4, #31
1000c5da:	1a24      	subs	r4, r4, r0
1000c5dc:	2201      	movs	r2, #1
1000c5de:	40a2      	lsls	r2, r4
1000c5e0:	4393      	bics	r3, r2
1000c5e2:	752b      	strb	r3, [r5, #20]
1000c5e4:	e008      	b.n	1000c5f8 <gpio_pin_set_config+0xa8>
			} else {
				AON_GP_REGS0->AON_PULL_ENABLE.reg |= 1 << (31 - gpio_pin);
1000c5e6:	4c43      	ldr	r4, [pc, #268]	; (1000c6f4 <gpio_pin_set_config+0x1a4>)
1000c5e8:	7d25      	ldrb	r5, [r4, #20]
1000c5ea:	221f      	movs	r2, #31
1000c5ec:	1a12      	subs	r2, r2, r0
1000c5ee:	2301      	movs	r3, #1
1000c5f0:	4093      	lsls	r3, r2
1000c5f2:	432b      	orrs	r3, r5
1000c5f4:	b2db      	uxtb	r3, r3
1000c5f6:	7523      	strb	r3, [r4, #20]
			}
			if (config->aon_wakeup) {
1000c5f8:	78ca      	ldrb	r2, [r1, #3]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000c5fa:	2300      	movs	r3, #0
			if (config->input_pull == GPIO_PIN_PULL_UP) {
				AON_GP_REGS0->AON_PULL_ENABLE.reg &= ~(1 << (31 - gpio_pin));
			} else {
				AON_GP_REGS0->AON_PULL_ENABLE.reg |= 1 << (31 - gpio_pin);
			}
			if (config->aon_wakeup) {
1000c5fc:	2a00      	cmp	r2, #0
1000c5fe:	d075      	beq.n	1000c6ec <gpio_pin_set_config+0x19c>
				/* Enable AON_GPIO_x to be a wakeup MCU from sleep mode */
				AON_GP_REGS0->AON_PINMUX_SEL.reg |= 1 << (4 * (31 - gpio_pin));
1000c600:	493c      	ldr	r1, [pc, #240]	; (1000c6f4 <gpio_pin_set_config+0x1a4>)
1000c602:	880c      	ldrh	r4, [r1, #0]
1000c604:	221f      	movs	r2, #31
1000c606:	1a10      	subs	r0, r2, r0
1000c608:	0080      	lsls	r0, r0, #2
1000c60a:	3301      	adds	r3, #1
1000c60c:	4083      	lsls	r3, r0
1000c60e:	4323      	orrs	r3, r4
1000c610:	b29b      	uxth	r3, r3
1000c612:	800b      	strh	r3, [r1, #0]
				/* Enable AON_GPIO_x to wake up the BLE domain from sleep mode */
				AON_PWR_SEQ0->GPIO_WAKEUP_CTRL.bit.BLE_ENABLE = 1;
1000c614:	4a38      	ldr	r2, [pc, #224]	; (1000c6f8 <gpio_pin_set_config+0x1a8>)
1000c616:	7811      	ldrb	r1, [r2, #0]
1000c618:	2302      	movs	r3, #2
1000c61a:	430b      	orrs	r3, r1
1000c61c:	7013      	strb	r3, [r2, #0]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000c61e:	2300      	movs	r3, #0
1000c620:	e064      	b.n	1000c6ec <gpio_pin_set_config+0x19c>
				AON_GP_REGS0->AON_PINMUX_SEL.reg |= 1 << (4 * (31 - gpio_pin));
				/* Enable AON_GPIO_x to wake up the BLE domain from sleep mode */
				AON_PWR_SEQ0->GPIO_WAKEUP_CTRL.bit.BLE_ENABLE = 1;
			}
		} else {
			if(config->direction == GPIO_PIN_DIR_INPUT) {
1000c622:	780a      	ldrb	r2, [r1, #0]
1000c624:	2a00      	cmp	r2, #0
1000c626:	d140      	bne.n	1000c6aa <gpio_pin_set_config+0x15a>
				if(gpio_pin < 16) {
1000c628:	280f      	cmp	r0, #15
1000c62a:	d808      	bhi.n	1000c63e <gpio_pin_set_config+0xee>
					GPIO0->OUTENCLR.reg = (1 << gpio_pin);
1000c62c:	2301      	movs	r3, #1
1000c62e:	4083      	lsls	r3, r0
1000c630:	b29b      	uxth	r3, r3
1000c632:	4a32      	ldr	r2, [pc, #200]	; (1000c6fc <gpio_pin_set_config+0x1ac>)
1000c634:	8293      	strh	r3, [r2, #20]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000c636:	2300      	movs	r3, #0
					GPIO1->OUTENCLR.reg = (1 << (gpio_pin % 16));
				} else {
					GPIO2->OUTENCLR.reg = (1 << (gpio_pin % 16));
				}
				/* pull_enable. */
				if (gpio_pin < 32) {
1000c638:	281f      	cmp	r0, #31
1000c63a:	d857      	bhi.n	1000c6ec <gpio_pin_set_config+0x19c>
1000c63c:	e012      	b.n	1000c664 <gpio_pin_set_config+0x114>
			}
		} else {
			if(config->direction == GPIO_PIN_DIR_INPUT) {
				if(gpio_pin < 16) {
					GPIO0->OUTENCLR.reg = (1 << gpio_pin);
				} else if (gpio_pin < 32){
1000c63e:	281f      	cmp	r0, #31
1000c640:	d807      	bhi.n	1000c652 <gpio_pin_set_config+0x102>
					GPIO1->OUTENCLR.reg = (1 << (gpio_pin % 16));
1000c642:	220f      	movs	r2, #15
1000c644:	4002      	ands	r2, r0
1000c646:	2301      	movs	r3, #1
1000c648:	4093      	lsls	r3, r2
1000c64a:	b29b      	uxth	r3, r3
1000c64c:	4a2c      	ldr	r2, [pc, #176]	; (1000c700 <gpio_pin_set_config+0x1b0>)
1000c64e:	8293      	strh	r3, [r2, #20]
1000c650:	e008      	b.n	1000c664 <gpio_pin_set_config+0x114>
				} else {
					GPIO2->OUTENCLR.reg = (1 << (gpio_pin % 16));
1000c652:	230f      	movs	r3, #15
1000c654:	4018      	ands	r0, r3
1000c656:	3b0e      	subs	r3, #14
1000c658:	4083      	lsls	r3, r0
1000c65a:	b29b      	uxth	r3, r3
1000c65c:	4a29      	ldr	r2, [pc, #164]	; (1000c704 <gpio_pin_set_config+0x1b4>)
1000c65e:	8293      	strh	r3, [r2, #20]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000c660:	2300      	movs	r3, #0
1000c662:	e043      	b.n	1000c6ec <gpio_pin_set_config+0x19c>
				} else {
					GPIO2->OUTENCLR.reg = (1 << (gpio_pin % 16));
				}
				/* pull_enable. */
				if (gpio_pin < 32) {
					switch(config->input_pull) {
1000c664:	784b      	ldrb	r3, [r1, #1]
1000c666:	2b01      	cmp	r3, #1
1000c668:	d00c      	beq.n	1000c684 <gpio_pin_set_config+0x134>
1000c66a:	2b00      	cmp	r3, #0
1000c66c:	d002      	beq.n	1000c674 <gpio_pin_set_config+0x124>
1000c66e:	2b02      	cmp	r3, #2
1000c670:	d010      	beq.n	1000c694 <gpio_pin_set_config+0x144>
1000c672:	e03a      	b.n	1000c6ea <gpio_pin_set_config+0x19a>
						case GPIO_PIN_PULL_NONE:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg |= (1 << gpio_pin);
1000c674:	491e      	ldr	r1, [pc, #120]	; (1000c6f0 <gpio_pin_set_config+0x1a0>)
1000c676:	6d0a      	ldr	r2, [r1, #80]	; 0x50
1000c678:	2301      	movs	r3, #1
1000c67a:	4083      	lsls	r3, r0
1000c67c:	4313      	orrs	r3, r2
1000c67e:	650b      	str	r3, [r1, #80]	; 0x50
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000c680:	2300      	movs	r3, #0
				/* pull_enable. */
				if (gpio_pin < 32) {
					switch(config->input_pull) {
						case GPIO_PIN_PULL_NONE:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg |= (1 << gpio_pin);
							break;
1000c682:	e033      	b.n	1000c6ec <gpio_pin_set_config+0x19c>
						case GPIO_PIN_PULL_UP:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
1000c684:	491a      	ldr	r1, [pc, #104]	; (1000c6f0 <gpio_pin_set_config+0x1a0>)
1000c686:	6d0b      	ldr	r3, [r1, #80]	; 0x50
1000c688:	2201      	movs	r2, #1
1000c68a:	4082      	lsls	r2, r0
1000c68c:	4393      	bics	r3, r2
1000c68e:	650b      	str	r3, [r1, #80]	; 0x50
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000c690:	2300      	movs	r3, #0
						case GPIO_PIN_PULL_NONE:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg |= (1 << gpio_pin);
							break;
						case GPIO_PIN_PULL_UP:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
							break;
1000c692:	e02b      	b.n	1000c6ec <gpio_pin_set_config+0x19c>
						case GPIO_PIN_PULL_DOWN:
							/* Set R-Type */
							LPMCU_MISC_REGS0->RTYPE_PAD_0.reg |= (1 << gpio_pin);
1000c694:	4b16      	ldr	r3, [pc, #88]	; (1000c6f0 <gpio_pin_set_config+0x1a0>)
1000c696:	6d59      	ldr	r1, [r3, #84]	; 0x54
1000c698:	2201      	movs	r2, #1
1000c69a:	4082      	lsls	r2, r0
1000c69c:	4311      	orrs	r1, r2
1000c69e:	6559      	str	r1, [r3, #84]	; 0x54
							/* Set REN */
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
1000c6a0:	6d19      	ldr	r1, [r3, #80]	; 0x50
1000c6a2:	4391      	bics	r1, r2
1000c6a4:	6519      	str	r1, [r3, #80]	; 0x50
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000c6a6:	2300      	movs	r3, #0
						case GPIO_PIN_PULL_DOWN:
							/* Set R-Type */
							LPMCU_MISC_REGS0->RTYPE_PAD_0.reg |= (1 << gpio_pin);
							/* Set REN */
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
							break;
1000c6a8:	e020      	b.n	1000c6ec <gpio_pin_set_config+0x19c>
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000c6aa:	2300      	movs	r3, #0
						default:
							status = STATUS_ERR_INVALID_ARG;
							break;
					}
				}
			} else if(config->direction == GPIO_PIN_DIR_OUTPUT) {
1000c6ac:	2a01      	cmp	r2, #1
1000c6ae:	d11d      	bne.n	1000c6ec <gpio_pin_set_config+0x19c>
				if (gpio_pin < 16) {
1000c6b0:	280f      	cmp	r0, #15
1000c6b2:	d806      	bhi.n	1000c6c2 <gpio_pin_set_config+0x172>
					GPIO0->OUTENSET.reg = (1 << gpio_pin);
1000c6b4:	3301      	adds	r3, #1
1000c6b6:	4083      	lsls	r3, r0
1000c6b8:	b29b      	uxth	r3, r3
1000c6ba:	4a10      	ldr	r2, [pc, #64]	; (1000c6fc <gpio_pin_set_config+0x1ac>)
1000c6bc:	8213      	strh	r3, [r2, #16]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000c6be:	2300      	movs	r3, #0
1000c6c0:	e014      	b.n	1000c6ec <gpio_pin_set_config+0x19c>
					}
				}
			} else if(config->direction == GPIO_PIN_DIR_OUTPUT) {
				if (gpio_pin < 16) {
					GPIO0->OUTENSET.reg = (1 << gpio_pin);
				} else if (gpio_pin < 32) {
1000c6c2:	281f      	cmp	r0, #31
1000c6c4:	d808      	bhi.n	1000c6d8 <gpio_pin_set_config+0x188>
					GPIO1->OUTENSET.reg = (1 << (gpio_pin % 16));
1000c6c6:	230f      	movs	r3, #15
1000c6c8:	4018      	ands	r0, r3
1000c6ca:	3b0e      	subs	r3, #14
1000c6cc:	4083      	lsls	r3, r0
1000c6ce:	b29b      	uxth	r3, r3
1000c6d0:	4a0b      	ldr	r2, [pc, #44]	; (1000c700 <gpio_pin_set_config+0x1b0>)
1000c6d2:	8213      	strh	r3, [r2, #16]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000c6d4:	2300      	movs	r3, #0
1000c6d6:	e009      	b.n	1000c6ec <gpio_pin_set_config+0x19c>
				if (gpio_pin < 16) {
					GPIO0->OUTENSET.reg = (1 << gpio_pin);
				} else if (gpio_pin < 32) {
					GPIO1->OUTENSET.reg = (1 << (gpio_pin % 16));
				} else {
					GPIO2->OUTENSET.reg = (1 << (gpio_pin % 16));
1000c6d8:	230f      	movs	r3, #15
1000c6da:	4018      	ands	r0, r3
1000c6dc:	3b0e      	subs	r3, #14
1000c6de:	4083      	lsls	r3, r0
1000c6e0:	b29b      	uxth	r3, r3
1000c6e2:	4a08      	ldr	r2, [pc, #32]	; (1000c704 <gpio_pin_set_config+0x1b4>)
1000c6e4:	8213      	strh	r3, [r2, #16]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000c6e6:	2300      	movs	r3, #0
1000c6e8:	e000      	b.n	1000c6ec <gpio_pin_set_config+0x19c>
							LPMCU_MISC_REGS0->RTYPE_PAD_0.reg |= (1 << gpio_pin);
							/* Set REN */
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
							break;
						default:
							status = STATUS_ERR_INVALID_ARG;
1000c6ea:	2317      	movs	r3, #23
				}
			}
		}
	}
	return status;
}
1000c6ec:	0018      	movs	r0, r3
1000c6ee:	bd70      	pop	{r4, r5, r6, pc}
1000c6f0:	4000b000 	.word	0x4000b000
1000c6f4:	4000f000 	.word	0x4000f000
1000c6f8:	4000e000 	.word	0x4000e000
1000c6fc:	40010000 	.word	0x40010000
1000c700:	40011000 	.word	0x40011000
1000c704:	40013000 	.word	0x40013000

1000c708 <gpio_pin_get_input_level>:
 */
bool gpio_pin_get_input_level(const uint8_t gpio_pin)
{
	uint32_t regval = 0;

	if (gpio_pin < 16) {
1000c708:	280f      	cmp	r0, #15
1000c70a:	d806      	bhi.n	1000c71a <gpio_pin_get_input_level+0x12>
		regval = GPIO0->DATA.reg;
1000c70c:	4b0f      	ldr	r3, [pc, #60]	; (1000c74c <gpio_pin_get_input_level+0x44>)
1000c70e:	8819      	ldrh	r1, [r3, #0]
		regval &= (1 << gpio_pin);
1000c710:	2301      	movs	r3, #1
1000c712:	4083      	lsls	r3, r0
1000c714:	0018      	movs	r0, r3
1000c716:	4008      	ands	r0, r1
1000c718:	e014      	b.n	1000c744 <gpio_pin_get_input_level+0x3c>
	} else if (gpio_pin < 32) {
1000c71a:	281f      	cmp	r0, #31
1000c71c:	d809      	bhi.n	1000c732 <gpio_pin_get_input_level+0x2a>
		regval = GPIO1->DATA.reg;
1000c71e:	4b0c      	ldr	r3, [pc, #48]	; (1000c750 <gpio_pin_get_input_level+0x48>)
1000c720:	8819      	ldrh	r1, [r3, #0]
		regval &= (1 << (gpio_pin % 16));
1000c722:	230f      	movs	r3, #15
1000c724:	4003      	ands	r3, r0
1000c726:	001a      	movs	r2, r3
1000c728:	2301      	movs	r3, #1
1000c72a:	4093      	lsls	r3, r2
1000c72c:	0018      	movs	r0, r3
1000c72e:	4008      	ands	r0, r1
1000c730:	e008      	b.n	1000c744 <gpio_pin_get_input_level+0x3c>
	} else {
		regval = GPIO2->DATA.reg;
1000c732:	4b08      	ldr	r3, [pc, #32]	; (1000c754 <gpio_pin_get_input_level+0x4c>)
1000c734:	8819      	ldrh	r1, [r3, #0]
		regval &= (1 << (gpio_pin % 16));
1000c736:	230f      	movs	r3, #15
1000c738:	4003      	ands	r3, r0
1000c73a:	001a      	movs	r2, r3
1000c73c:	2301      	movs	r3, #1
1000c73e:	4093      	lsls	r3, r2
1000c740:	0018      	movs	r0, r3
1000c742:	4008      	ands	r0, r1
	}

	return regval;
1000c744:	1e43      	subs	r3, r0, #1
1000c746:	4198      	sbcs	r0, r3
1000c748:	b2c0      	uxtb	r0, r0
}
1000c74a:	4770      	bx	lr
1000c74c:	40010000 	.word	0x40010000
1000c750:	40011000 	.word	0x40011000
1000c754:	40013000 	.word	0x40013000

1000c758 <gpio_pin_get_output_level>:
 */
bool gpio_pin_get_output_level(const uint8_t gpio_pin)
{
	uint32_t regval = 0;

	if (gpio_pin < 16) {
1000c758:	280f      	cmp	r0, #15
1000c75a:	d806      	bhi.n	1000c76a <gpio_pin_get_output_level+0x12>
		regval = GPIO0->DATAOUT.reg;
1000c75c:	4b0f      	ldr	r3, [pc, #60]	; (1000c79c <gpio_pin_get_output_level+0x44>)
1000c75e:	8899      	ldrh	r1, [r3, #4]
		regval &= (1 << gpio_pin);
1000c760:	2301      	movs	r3, #1
1000c762:	4083      	lsls	r3, r0
1000c764:	0018      	movs	r0, r3
1000c766:	4008      	ands	r0, r1
1000c768:	e014      	b.n	1000c794 <gpio_pin_get_output_level+0x3c>
	} else if (gpio_pin < 32) {
1000c76a:	281f      	cmp	r0, #31
1000c76c:	d809      	bhi.n	1000c782 <gpio_pin_get_output_level+0x2a>
		regval = GPIO1->DATAOUT.reg;
1000c76e:	4b0c      	ldr	r3, [pc, #48]	; (1000c7a0 <gpio_pin_get_output_level+0x48>)
1000c770:	8899      	ldrh	r1, [r3, #4]
		regval &= (1 << (gpio_pin % 16));
1000c772:	230f      	movs	r3, #15
1000c774:	4003      	ands	r3, r0
1000c776:	001a      	movs	r2, r3
1000c778:	2301      	movs	r3, #1
1000c77a:	4093      	lsls	r3, r2
1000c77c:	0018      	movs	r0, r3
1000c77e:	4008      	ands	r0, r1
1000c780:	e008      	b.n	1000c794 <gpio_pin_get_output_level+0x3c>
	} else {
		regval = GPIO2->DATAOUT.reg;
1000c782:	4b08      	ldr	r3, [pc, #32]	; (1000c7a4 <gpio_pin_get_output_level+0x4c>)
1000c784:	8899      	ldrh	r1, [r3, #4]
		regval &= (1 << (gpio_pin % 16));
1000c786:	230f      	movs	r3, #15
1000c788:	4003      	ands	r3, r0
1000c78a:	001a      	movs	r2, r3
1000c78c:	2301      	movs	r3, #1
1000c78e:	4093      	lsls	r3, r2
1000c790:	0018      	movs	r0, r3
1000c792:	4008      	ands	r0, r1
	}

	return regval;
1000c794:	1e43      	subs	r3, r0, #1
1000c796:	4198      	sbcs	r0, r3
1000c798:	b2c0      	uxtb	r0, r0
}
1000c79a:	4770      	bx	lr
1000c79c:	40010000 	.word	0x40010000
1000c7a0:	40011000 	.word	0x40011000
1000c7a4:	40013000 	.word	0x40013000

1000c7a8 <gpio_pin_set_output_level>:
 *
 *  \param[in] gpio_pin  Index of the GPIO pin to write to.
 *  \param[in] level     Logical level to set the given pin to.
 */
void gpio_pin_set_output_level(const uint8_t gpio_pin, const bool level)
{
1000c7a8:	b510      	push	{r4, lr}
	if (gpio_pin < 16) {
1000c7aa:	280f      	cmp	r0, #15
1000c7ac:	d810      	bhi.n	1000c7d0 <gpio_pin_set_output_level+0x28>
		if(level) {
1000c7ae:	2900      	cmp	r1, #0
1000c7b0:	d007      	beq.n	1000c7c2 <gpio_pin_set_output_level+0x1a>
			GPIO0->DATAOUT.reg |= (1 << gpio_pin);
1000c7b2:	4a1d      	ldr	r2, [pc, #116]	; (1000c828 <gpio_pin_set_output_level+0x80>)
1000c7b4:	8891      	ldrh	r1, [r2, #4]
1000c7b6:	2301      	movs	r3, #1
1000c7b8:	4083      	lsls	r3, r0
1000c7ba:	430b      	orrs	r3, r1
1000c7bc:	b29b      	uxth	r3, r3
1000c7be:	8093      	strh	r3, [r2, #4]
1000c7c0:	e031      	b.n	1000c826 <gpio_pin_set_output_level+0x7e>
		} else {
			GPIO0->DATAOUT.reg &= ~(1 << gpio_pin);
1000c7c2:	4919      	ldr	r1, [pc, #100]	; (1000c828 <gpio_pin_set_output_level+0x80>)
1000c7c4:	888b      	ldrh	r3, [r1, #4]
1000c7c6:	2201      	movs	r2, #1
1000c7c8:	4082      	lsls	r2, r0
1000c7ca:	4393      	bics	r3, r2
1000c7cc:	808b      	strh	r3, [r1, #4]
1000c7ce:	e02a      	b.n	1000c826 <gpio_pin_set_output_level+0x7e>
		}
	} else if (gpio_pin < 32) {
1000c7d0:	281f      	cmp	r0, #31
1000c7d2:	d814      	bhi.n	1000c7fe <gpio_pin_set_output_level+0x56>
		if(level) {
1000c7d4:	2900      	cmp	r1, #0
1000c7d6:	d009      	beq.n	1000c7ec <gpio_pin_set_output_level+0x44>
			GPIO1->DATAOUT.reg |= (1 << (gpio_pin % 16));
1000c7d8:	4914      	ldr	r1, [pc, #80]	; (1000c82c <gpio_pin_set_output_level+0x84>)
1000c7da:	888c      	ldrh	r4, [r1, #4]
1000c7dc:	220f      	movs	r2, #15
1000c7de:	4010      	ands	r0, r2
1000c7e0:	2301      	movs	r3, #1
1000c7e2:	4083      	lsls	r3, r0
1000c7e4:	4323      	orrs	r3, r4
1000c7e6:	b29b      	uxth	r3, r3
1000c7e8:	808b      	strh	r3, [r1, #4]
1000c7ea:	e01c      	b.n	1000c826 <gpio_pin_set_output_level+0x7e>
		} else {
			GPIO1->DATAOUT.reg &= ~(1 << (gpio_pin % 16));
1000c7ec:	490f      	ldr	r1, [pc, #60]	; (1000c82c <gpio_pin_set_output_level+0x84>)
1000c7ee:	888b      	ldrh	r3, [r1, #4]
1000c7f0:	220f      	movs	r2, #15
1000c7f2:	4010      	ands	r0, r2
1000c7f4:	3a0e      	subs	r2, #14
1000c7f6:	4082      	lsls	r2, r0
1000c7f8:	4393      	bics	r3, r2
1000c7fa:	808b      	strh	r3, [r1, #4]
1000c7fc:	e013      	b.n	1000c826 <gpio_pin_set_output_level+0x7e>
		}
	} else {
		if(level) {
1000c7fe:	2900      	cmp	r1, #0
1000c800:	d009      	beq.n	1000c816 <gpio_pin_set_output_level+0x6e>
			GPIO2->DATAOUT.reg |= (1 << (gpio_pin % 16));
1000c802:	490b      	ldr	r1, [pc, #44]	; (1000c830 <gpio_pin_set_output_level+0x88>)
1000c804:	888c      	ldrh	r4, [r1, #4]
1000c806:	220f      	movs	r2, #15
1000c808:	4010      	ands	r0, r2
1000c80a:	2301      	movs	r3, #1
1000c80c:	4083      	lsls	r3, r0
1000c80e:	4323      	orrs	r3, r4
1000c810:	b29b      	uxth	r3, r3
1000c812:	808b      	strh	r3, [r1, #4]
1000c814:	e007      	b.n	1000c826 <gpio_pin_set_output_level+0x7e>
		} else {
			GPIO2->DATAOUT.reg &= ~(1 << (gpio_pin % 16));
1000c816:	4906      	ldr	r1, [pc, #24]	; (1000c830 <gpio_pin_set_output_level+0x88>)
1000c818:	888b      	ldrh	r3, [r1, #4]
1000c81a:	220f      	movs	r2, #15
1000c81c:	4010      	ands	r0, r2
1000c81e:	3a0e      	subs	r2, #14
1000c820:	4082      	lsls	r2, r0
1000c822:	4393      	bics	r3, r2
1000c824:	808b      	strh	r3, [r1, #4]
		}
	}
}
1000c826:	bd10      	pop	{r4, pc}
1000c828:	40010000 	.word	0x40010000
1000c82c:	40011000 	.word	0x40011000
1000c830:	40013000 	.word	0x40013000

1000c834 <gpio_pinmux_cofiguration>:
 *
 *  \param[in] gpio_pin   Index of the GPIO pin to toggle.
 *  \param[in] pinmux_sel PINMUX selection.
 */
void gpio_pinmux_cofiguration(const uint8_t gpio_pin, uint16_t pinmux_sel)
{
1000c834:	b570      	push	{r4, r5, r6, lr}
	uint8_t megamux_sel = (pinmux_sel >> 8) & 0xFF;
1000c836:	0a0d      	lsrs	r5, r1, #8

	pinmux_sel &= 0xFF;
1000c838:	23ff      	movs	r3, #255	; 0xff
1000c83a:	4019      	ands	r1, r3

	if (gpio_pin <= 7) {
1000c83c:	2807      	cmp	r0, #7
1000c83e:	d833      	bhi.n	1000c8a8 <gpio_pinmux_cofiguration+0x74>
		LPMCU_MISC_REGS0->PINMUX_SEL_0.reg &= ~(7 << ((gpio_pin % 8) * 4));
1000c840:	4a4e      	ldr	r2, [pc, #312]	; (1000c97c <gpio_pinmux_cofiguration+0x148>)
1000c842:	6c54      	ldr	r4, [r2, #68]	; 0x44
1000c844:	3bf8      	subs	r3, #248	; 0xf8
1000c846:	4003      	ands	r3, r0
1000c848:	009b      	lsls	r3, r3, #2
1000c84a:	2607      	movs	r6, #7
1000c84c:	409e      	lsls	r6, r3
1000c84e:	43b4      	bics	r4, r6
1000c850:	6454      	str	r4, [r2, #68]	; 0x44
		LPMCU_MISC_REGS0->PINMUX_SEL_0.reg |= (pinmux_sel << ((gpio_pin % 8)*4));
1000c852:	6c54      	ldr	r4, [r2, #68]	; 0x44
1000c854:	000e      	movs	r6, r1
1000c856:	409e      	lsls	r6, r3
1000c858:	0033      	movs	r3, r6
1000c85a:	4323      	orrs	r3, r4
1000c85c:	6453      	str	r3, [r2, #68]	; 0x44
		if (pinmux_sel == 0x01) {
1000c85e:	2901      	cmp	r1, #1
1000c860:	d000      	beq.n	1000c864 <gpio_pinmux_cofiguration+0x30>
1000c862:	e08a      	b.n	1000c97a <gpio_pinmux_cofiguration+0x146>
			if (gpio_pin <= 3) {
1000c864:	2803      	cmp	r0, #3
1000c866:	d80f      	bhi.n	1000c888 <gpio_pinmux_cofiguration+0x54>
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_0.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
1000c868:	0011      	movs	r1, r2
1000c86a:	22d0      	movs	r2, #208	; 0xd0
1000c86c:	0052      	lsls	r2, r2, #1
1000c86e:	588c      	ldr	r4, [r1, r2]
1000c870:	2303      	movs	r3, #3
1000c872:	4018      	ands	r0, r3
1000c874:	00c0      	lsls	r0, r0, #3
1000c876:	333c      	adds	r3, #60	; 0x3c
1000c878:	4083      	lsls	r3, r0
1000c87a:	439c      	bics	r4, r3
1000c87c:	508c      	str	r4, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_0.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
1000c87e:	588b      	ldr	r3, [r1, r2]
1000c880:	4085      	lsls	r5, r0
1000c882:	431d      	orrs	r5, r3
1000c884:	508d      	str	r5, [r1, r2]
1000c886:	e078      	b.n	1000c97a <gpio_pinmux_cofiguration+0x146>
			} else if (gpio_pin <= 7) {
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_1.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
1000c888:	493c      	ldr	r1, [pc, #240]	; (1000c97c <gpio_pinmux_cofiguration+0x148>)
1000c88a:	22d2      	movs	r2, #210	; 0xd2
1000c88c:	0052      	lsls	r2, r2, #1
1000c88e:	588c      	ldr	r4, [r1, r2]
1000c890:	2303      	movs	r3, #3
1000c892:	4018      	ands	r0, r3
1000c894:	00c0      	lsls	r0, r0, #3
1000c896:	333c      	adds	r3, #60	; 0x3c
1000c898:	4083      	lsls	r3, r0
1000c89a:	439c      	bics	r4, r3
1000c89c:	508c      	str	r4, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_1.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
1000c89e:	588b      	ldr	r3, [r1, r2]
1000c8a0:	4085      	lsls	r5, r0
1000c8a2:	431d      	orrs	r5, r3
1000c8a4:	508d      	str	r5, [r1, r2]
1000c8a6:	e068      	b.n	1000c97a <gpio_pinmux_cofiguration+0x146>
			}
		}
	} else if (gpio_pin <= 15) {
1000c8a8:	280f      	cmp	r0, #15
1000c8aa:	d832      	bhi.n	1000c912 <gpio_pinmux_cofiguration+0xde>
		LPMCU_MISC_REGS0->PINMUX_SEL_1.reg &= ~(7 << ((gpio_pin % 8) * 4));
1000c8ac:	4a33      	ldr	r2, [pc, #204]	; (1000c97c <gpio_pinmux_cofiguration+0x148>)
1000c8ae:	6c94      	ldr	r4, [r2, #72]	; 0x48
1000c8b0:	2307      	movs	r3, #7
1000c8b2:	4003      	ands	r3, r0
1000c8b4:	009b      	lsls	r3, r3, #2
1000c8b6:	2607      	movs	r6, #7
1000c8b8:	409e      	lsls	r6, r3
1000c8ba:	43b4      	bics	r4, r6
1000c8bc:	6494      	str	r4, [r2, #72]	; 0x48
		LPMCU_MISC_REGS0->PINMUX_SEL_1.reg |= (pinmux_sel << ((gpio_pin % 8)*4));
1000c8be:	6c94      	ldr	r4, [r2, #72]	; 0x48
1000c8c0:	000e      	movs	r6, r1
1000c8c2:	409e      	lsls	r6, r3
1000c8c4:	0033      	movs	r3, r6
1000c8c6:	4323      	orrs	r3, r4
1000c8c8:	6493      	str	r3, [r2, #72]	; 0x48
		if (pinmux_sel == 0x01) {
1000c8ca:	2901      	cmp	r1, #1
1000c8cc:	d155      	bne.n	1000c97a <gpio_pinmux_cofiguration+0x146>
			if (gpio_pin <= 11) {
1000c8ce:	280b      	cmp	r0, #11
1000c8d0:	d80f      	bhi.n	1000c8f2 <gpio_pinmux_cofiguration+0xbe>
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_2.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
1000c8d2:	0011      	movs	r1, r2
1000c8d4:	22d4      	movs	r2, #212	; 0xd4
1000c8d6:	0052      	lsls	r2, r2, #1
1000c8d8:	588c      	ldr	r4, [r1, r2]
1000c8da:	2303      	movs	r3, #3
1000c8dc:	4018      	ands	r0, r3
1000c8de:	00c0      	lsls	r0, r0, #3
1000c8e0:	333c      	adds	r3, #60	; 0x3c
1000c8e2:	4083      	lsls	r3, r0
1000c8e4:	439c      	bics	r4, r3
1000c8e6:	508c      	str	r4, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_2.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
1000c8e8:	588b      	ldr	r3, [r1, r2]
1000c8ea:	4085      	lsls	r5, r0
1000c8ec:	431d      	orrs	r5, r3
1000c8ee:	508d      	str	r5, [r1, r2]
1000c8f0:	e043      	b.n	1000c97a <gpio_pinmux_cofiguration+0x146>
			} else if (gpio_pin <= 15) {
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_3.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
1000c8f2:	4922      	ldr	r1, [pc, #136]	; (1000c97c <gpio_pinmux_cofiguration+0x148>)
1000c8f4:	22d6      	movs	r2, #214	; 0xd6
1000c8f6:	0052      	lsls	r2, r2, #1
1000c8f8:	588c      	ldr	r4, [r1, r2]
1000c8fa:	2303      	movs	r3, #3
1000c8fc:	4018      	ands	r0, r3
1000c8fe:	00c0      	lsls	r0, r0, #3
1000c900:	333c      	adds	r3, #60	; 0x3c
1000c902:	4083      	lsls	r3, r0
1000c904:	439c      	bics	r4, r3
1000c906:	508c      	str	r4, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_3.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
1000c908:	588b      	ldr	r3, [r1, r2]
1000c90a:	4085      	lsls	r5, r0
1000c90c:	431d      	orrs	r5, r3
1000c90e:	508d      	str	r5, [r1, r2]
1000c910:	e033      	b.n	1000c97a <gpio_pinmux_cofiguration+0x146>
			}
		}
	} else if (gpio_pin <= 23) {
1000c912:	2817      	cmp	r0, #23
1000c914:	d831      	bhi.n	1000c97a <gpio_pinmux_cofiguration+0x146>
		LPMCU_MISC_REGS0->PINMUX_SEL_2.reg &= ~(7 << ((gpio_pin % 8) * 4));
1000c916:	4a19      	ldr	r2, [pc, #100]	; (1000c97c <gpio_pinmux_cofiguration+0x148>)
1000c918:	6cd4      	ldr	r4, [r2, #76]	; 0x4c
1000c91a:	2307      	movs	r3, #7
1000c91c:	4003      	ands	r3, r0
1000c91e:	009b      	lsls	r3, r3, #2
1000c920:	2607      	movs	r6, #7
1000c922:	409e      	lsls	r6, r3
1000c924:	43b4      	bics	r4, r6
1000c926:	64d4      	str	r4, [r2, #76]	; 0x4c
		LPMCU_MISC_REGS0->PINMUX_SEL_2.reg |= (pinmux_sel << ((gpio_pin % 8)*4));
1000c928:	6cd4      	ldr	r4, [r2, #76]	; 0x4c
1000c92a:	000e      	movs	r6, r1
1000c92c:	409e      	lsls	r6, r3
1000c92e:	0033      	movs	r3, r6
1000c930:	4323      	orrs	r3, r4
1000c932:	64d3      	str	r3, [r2, #76]	; 0x4c
		if (pinmux_sel == 0x01) {
1000c934:	2901      	cmp	r1, #1
1000c936:	d120      	bne.n	1000c97a <gpio_pinmux_cofiguration+0x146>
			if (gpio_pin <= 19) {
1000c938:	2813      	cmp	r0, #19
1000c93a:	d80f      	bhi.n	1000c95c <gpio_pinmux_cofiguration+0x128>
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_4.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
1000c93c:	0011      	movs	r1, r2
1000c93e:	22d8      	movs	r2, #216	; 0xd8
1000c940:	0052      	lsls	r2, r2, #1
1000c942:	588c      	ldr	r4, [r1, r2]
1000c944:	2303      	movs	r3, #3
1000c946:	4018      	ands	r0, r3
1000c948:	00c0      	lsls	r0, r0, #3
1000c94a:	333c      	adds	r3, #60	; 0x3c
1000c94c:	4083      	lsls	r3, r0
1000c94e:	439c      	bics	r4, r3
1000c950:	508c      	str	r4, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_4.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
1000c952:	588b      	ldr	r3, [r1, r2]
1000c954:	4085      	lsls	r5, r0
1000c956:	431d      	orrs	r5, r3
1000c958:	508d      	str	r5, [r1, r2]
1000c95a:	e00e      	b.n	1000c97a <gpio_pinmux_cofiguration+0x146>
			} else if (gpio_pin <= 23) {
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_5.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
1000c95c:	4a07      	ldr	r2, [pc, #28]	; (1000c97c <gpio_pinmux_cofiguration+0x148>)
1000c95e:	23da      	movs	r3, #218	; 0xda
1000c960:	005b      	lsls	r3, r3, #1
1000c962:	58d1      	ldr	r1, [r2, r3]
1000c964:	2403      	movs	r4, #3
1000c966:	4020      	ands	r0, r4
1000c968:	00c0      	lsls	r0, r0, #3
1000c96a:	343c      	adds	r4, #60	; 0x3c
1000c96c:	4084      	lsls	r4, r0
1000c96e:	43a1      	bics	r1, r4
1000c970:	50d1      	str	r1, [r2, r3]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_5.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
1000c972:	58d1      	ldr	r1, [r2, r3]
1000c974:	4085      	lsls	r5, r0
1000c976:	430d      	orrs	r5, r1
1000c978:	50d5      	str	r5, [r2, r3]
			}
		}
	}
}
1000c97a:	bd70      	pop	{r4, r5, r6, pc}
1000c97c:	4000b000 	.word	0x4000b000

1000c980 <gpio_register_callback>:
 * \param[in]  callback_type  Callback type given by an enum
 *
 */
void gpio_register_callback(uint8_t gpio_pin, gpio_callback_t callback_func,
				enum gpio_callback callback_type)
{
1000c980:	b5f0      	push	{r4, r5, r6, r7, lr}
	Assert(gpio_pin < 48);

	uint8_t gpio_port = 0;

	if (gpio_pin < 16) {
		gpio_port = 0;
1000c982:	2300      	movs	r3, #0
	Assert(callback_func);
	Assert(gpio_pin < 48);

	uint8_t gpio_port = 0;

	if (gpio_pin < 16) {
1000c984:	280f      	cmp	r0, #15
1000c986:	d904      	bls.n	1000c992 <gpio_register_callback+0x12>
		gpio_port = 0;
	} else if (gpio_pin < 32) {
		gpio_port = 1;
	} else {
		gpio_port = 2;
1000c988:	241f      	movs	r4, #31
1000c98a:	4284      	cmp	r4, r0
1000c98c:	415b      	adcs	r3, r3
1000c98e:	3c1d      	subs	r4, #29
1000c990:	1ae3      	subs	r3, r4, r3
	}
	switch (callback_type) {
1000c992:	2a01      	cmp	r2, #1
1000c994:	d016      	beq.n	1000c9c4 <gpio_register_callback+0x44>
1000c996:	2a00      	cmp	r2, #0
1000c998:	d004      	beq.n	1000c9a4 <gpio_register_callback+0x24>
1000c99a:	2a02      	cmp	r2, #2
1000c99c:	d022      	beq.n	1000c9e4 <gpio_register_callback+0x64>
1000c99e:	2a03      	cmp	r2, #3
1000c9a0:	d030      	beq.n	1000ca04 <gpio_register_callback+0x84>
1000c9a2:	e03e      	b.n	1000ca22 <gpio_register_callback+0xa2>
	case GPIO_CALLBACK_LOW:
		_gpio_instances[gpio_port].hw->INTTYPECLR.reg = 1 << (gpio_pin % 16);
1000c9a4:	4e29      	ldr	r6, [pc, #164]	; (1000ca4c <gpio_register_callback+0xcc>)
1000c9a6:	00dc      	lsls	r4, r3, #3
1000c9a8:	18e2      	adds	r2, r4, r3
1000c9aa:	00d2      	lsls	r2, r2, #3
1000c9ac:	5997      	ldr	r7, [r2, r6]
1000c9ae:	250f      	movs	r5, #15
1000c9b0:	4005      	ands	r5, r0
1000c9b2:	2201      	movs	r2, #1
1000c9b4:	40aa      	lsls	r2, r5
1000c9b6:	b292      	uxth	r2, r2
1000c9b8:	85ba      	strh	r2, [r7, #44]	; 0x2c
		_gpio_instances[gpio_port].hw->INTPOLCLR.reg = 1 << (gpio_pin % 16);
1000c9ba:	18e4      	adds	r4, r4, r3
1000c9bc:	00e4      	lsls	r4, r4, #3
1000c9be:	59a4      	ldr	r4, [r4, r6]
1000c9c0:	86a2      	strh	r2, [r4, #52]	; 0x34
		break;
1000c9c2:	e02e      	b.n	1000ca22 <gpio_register_callback+0xa2>

	case GPIO_CALLBACK_HIGH:
		_gpio_instances[gpio_port].hw->INTTYPECLR.reg = 1 << (gpio_pin % 16);
1000c9c4:	4e21      	ldr	r6, [pc, #132]	; (1000ca4c <gpio_register_callback+0xcc>)
1000c9c6:	00dc      	lsls	r4, r3, #3
1000c9c8:	18e2      	adds	r2, r4, r3
1000c9ca:	00d2      	lsls	r2, r2, #3
1000c9cc:	5997      	ldr	r7, [r2, r6]
1000c9ce:	250f      	movs	r5, #15
1000c9d0:	4005      	ands	r5, r0
1000c9d2:	2201      	movs	r2, #1
1000c9d4:	40aa      	lsls	r2, r5
1000c9d6:	b292      	uxth	r2, r2
1000c9d8:	85ba      	strh	r2, [r7, #44]	; 0x2c
		_gpio_instances[gpio_port].hw->INTPOLSET.reg = 1 << (gpio_pin % 16);
1000c9da:	18e4      	adds	r4, r4, r3
1000c9dc:	00e4      	lsls	r4, r4, #3
1000c9de:	59a4      	ldr	r4, [r4, r6]
1000c9e0:	8622      	strh	r2, [r4, #48]	; 0x30
		break;
1000c9e2:	e01e      	b.n	1000ca22 <gpio_register_callback+0xa2>

	case GPIO_CALLBACK_RISING:
		_gpio_instances[gpio_port].hw->INTTYPESET.reg = 1 << (gpio_pin % 16);
1000c9e4:	4e19      	ldr	r6, [pc, #100]	; (1000ca4c <gpio_register_callback+0xcc>)
1000c9e6:	00dc      	lsls	r4, r3, #3
1000c9e8:	18e2      	adds	r2, r4, r3
1000c9ea:	00d2      	lsls	r2, r2, #3
1000c9ec:	5997      	ldr	r7, [r2, r6]
1000c9ee:	250f      	movs	r5, #15
1000c9f0:	4005      	ands	r5, r0
1000c9f2:	2201      	movs	r2, #1
1000c9f4:	40aa      	lsls	r2, r5
1000c9f6:	b292      	uxth	r2, r2
1000c9f8:	853a      	strh	r2, [r7, #40]	; 0x28
		_gpio_instances[gpio_port].hw->INTPOLSET.reg = 1 << (gpio_pin % 16);
1000c9fa:	18e4      	adds	r4, r4, r3
1000c9fc:	00e4      	lsls	r4, r4, #3
1000c9fe:	59a4      	ldr	r4, [r4, r6]
1000ca00:	8622      	strh	r2, [r4, #48]	; 0x30
		break;
1000ca02:	e00e      	b.n	1000ca22 <gpio_register_callback+0xa2>

	case GPIO_CALLBACK_FALLING:
		_gpio_instances[gpio_port].hw->INTTYPESET.reg = 1 << (gpio_pin % 16);
1000ca04:	4e11      	ldr	r6, [pc, #68]	; (1000ca4c <gpio_register_callback+0xcc>)
1000ca06:	00dc      	lsls	r4, r3, #3
1000ca08:	18e2      	adds	r2, r4, r3
1000ca0a:	00d2      	lsls	r2, r2, #3
1000ca0c:	5997      	ldr	r7, [r2, r6]
1000ca0e:	250f      	movs	r5, #15
1000ca10:	4005      	ands	r5, r0
1000ca12:	2201      	movs	r2, #1
1000ca14:	40aa      	lsls	r2, r5
1000ca16:	b292      	uxth	r2, r2
1000ca18:	853a      	strh	r2, [r7, #40]	; 0x28
		_gpio_instances[gpio_port].hw->INTPOLCLR.reg = (1 << (gpio_pin % 16));
1000ca1a:	18e4      	adds	r4, r4, r3
1000ca1c:	00e4      	lsls	r4, r4, #3
1000ca1e:	59a4      	ldr	r4, [r4, r6]
1000ca20:	86a2      	strh	r2, [r4, #52]	; 0x34

	case GPIO_CALLBACK_N:
		break;
	}
	/* Register callback function */
	_gpio_instances[gpio_port].callback[gpio_pin % 16] = callback_func;
1000ca22:	220f      	movs	r2, #15
1000ca24:	4010      	ands	r0, r2
1000ca26:	4c09      	ldr	r4, [pc, #36]	; (1000ca4c <gpio_register_callback+0xcc>)
1000ca28:	00dd      	lsls	r5, r3, #3
1000ca2a:	18ea      	adds	r2, r5, r3
1000ca2c:	0052      	lsls	r2, r2, #1
1000ca2e:	1812      	adds	r2, r2, r0
1000ca30:	0092      	lsls	r2, r2, #2
1000ca32:	18a2      	adds	r2, r4, r2
1000ca34:	6051      	str	r1, [r2, #4]
	/* Set the bit corresponding to the gpio pin */
	_gpio_instances[gpio_port].callback_reg_mask |= (1 << (gpio_pin % 16));
1000ca36:	18ea      	adds	r2, r5, r3
1000ca38:	00d2      	lsls	r2, r2, #3
1000ca3a:	18a2      	adds	r2, r4, r2
1000ca3c:	3244      	adds	r2, #68	; 0x44
1000ca3e:	2101      	movs	r1, #1
1000ca40:	4081      	lsls	r1, r0
1000ca42:	8813      	ldrh	r3, [r2, #0]
1000ca44:	430b      	orrs	r3, r1
1000ca46:	8013      	strh	r3, [r2, #0]
}
1000ca48:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000ca4a:	46c0      	nop			; (mov r8, r8)
1000ca4c:	10019754 	.word	0x10019754

1000ca50 <gpio_enable_callback>:
 * conditions for the callback type are met.
 *
 * \param[in]  gpio_pin   GPIO pin
 */
void gpio_enable_callback(uint8_t gpio_pin)
{
1000ca50:	b530      	push	{r4, r5, lr}
	Assert(gpio_pin < 48);

	uint8_t gpio_port = 0;

	if (gpio_pin < 16) {
1000ca52:	280f      	cmp	r0, #15
1000ca54:	d805      	bhi.n	1000ca62 <gpio_enable_callback+0x12>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000ca56:	2280      	movs	r2, #128	; 0x80
1000ca58:	0412      	lsls	r2, r2, #16
1000ca5a:	4b12      	ldr	r3, [pc, #72]	; (1000caa4 <gpio_enable_callback+0x54>)
1000ca5c:	601a      	str	r2, [r3, #0]
		gpio_port = 0;
1000ca5e:	2200      	movs	r2, #0
1000ca60:	e00c      	b.n	1000ca7c <gpio_enable_callback+0x2c>
		NVIC_EnableIRQ(GPIO0_IRQn);
	} else if (gpio_pin < 32) {
1000ca62:	281f      	cmp	r0, #31
1000ca64:	d805      	bhi.n	1000ca72 <gpio_enable_callback+0x22>
1000ca66:	2280      	movs	r2, #128	; 0x80
1000ca68:	0452      	lsls	r2, r2, #17
1000ca6a:	4b0e      	ldr	r3, [pc, #56]	; (1000caa4 <gpio_enable_callback+0x54>)
1000ca6c:	601a      	str	r2, [r3, #0]
		gpio_port = 1;
1000ca6e:	2201      	movs	r2, #1
1000ca70:	e004      	b.n	1000ca7c <gpio_enable_callback+0x2c>
1000ca72:	2280      	movs	r2, #128	; 0x80
1000ca74:	0492      	lsls	r2, r2, #18
1000ca76:	4b0b      	ldr	r3, [pc, #44]	; (1000caa4 <gpio_enable_callback+0x54>)
1000ca78:	601a      	str	r2, [r3, #0]
		NVIC_EnableIRQ(GPIO1_IRQn);
	} else {
		gpio_port = 2;
1000ca7a:	2202      	movs	r2, #2
		NVIC_EnableIRQ(GPIO2_IRQn);
	}

	/* Enable callback */
	_gpio_instances[gpio_port].callback_enable_mask |= (1 << (gpio_pin % 16));
1000ca7c:	230f      	movs	r3, #15
1000ca7e:	4018      	ands	r0, r3
1000ca80:	2101      	movs	r1, #1
1000ca82:	4081      	lsls	r1, r0
1000ca84:	4c08      	ldr	r4, [pc, #32]	; (1000caa8 <gpio_enable_callback+0x58>)
1000ca86:	00d5      	lsls	r5, r2, #3
1000ca88:	18ab      	adds	r3, r5, r2
1000ca8a:	00db      	lsls	r3, r3, #3
1000ca8c:	18e3      	adds	r3, r4, r3
1000ca8e:	3346      	adds	r3, #70	; 0x46
1000ca90:	8818      	ldrh	r0, [r3, #0]
1000ca92:	4308      	orrs	r0, r1
1000ca94:	8018      	strh	r0, [r3, #0]
	_gpio_instances[gpio_port].hw->INTENSET.reg = (1 << (gpio_pin % 16));
1000ca96:	18aa      	adds	r2, r5, r2
1000ca98:	00d2      	lsls	r2, r2, #3
1000ca9a:	5913      	ldr	r3, [r2, r4]
1000ca9c:	b289      	uxth	r1, r1
1000ca9e:	8419      	strh	r1, [r3, #32]
}
1000caa0:	bd30      	pop	{r4, r5, pc}
1000caa2:	46c0      	nop			; (mov r8, r8)
1000caa4:	e000e100 	.word	0xe000e100
1000caa8:	10019754 	.word	0x10019754

1000caac <gpio_disable_callback>:
 * The callback function will not be called from the interrupt handler.
 *
 * \param[in]  gpio_pin   GPIO pin
 */
void gpio_disable_callback(uint8_t gpio_pin)
{
1000caac:	b530      	push	{r4, r5, lr}
	Assert(gpio_pin < 48);

	uint8_t gpio_port = 0;

	if (gpio_pin < 16) {
		gpio_port = 0;
1000caae:	2300      	movs	r3, #0
{
	Assert(gpio_pin < 48);

	uint8_t gpio_port = 0;

	if (gpio_pin < 16) {
1000cab0:	280f      	cmp	r0, #15
1000cab2:	d904      	bls.n	1000cabe <gpio_disable_callback+0x12>
		gpio_port = 0;
	} else if (gpio_pin < 32) {
		gpio_port = 1;
	} else {
		gpio_port = 2;
1000cab4:	221f      	movs	r2, #31
1000cab6:	4282      	cmp	r2, r0
1000cab8:	415b      	adcs	r3, r3
1000caba:	3a1d      	subs	r2, #29
1000cabc:	1ad3      	subs	r3, r2, r3
	}

	/* Enable callback */
	_gpio_instances[gpio_port].callback_enable_mask &= ~(1 << (gpio_pin % 16));
1000cabe:	220f      	movs	r2, #15
1000cac0:	4010      	ands	r0, r2
1000cac2:	2101      	movs	r1, #1
1000cac4:	4081      	lsls	r1, r0
1000cac6:	4c07      	ldr	r4, [pc, #28]	; (1000cae4 <gpio_disable_callback+0x38>)
1000cac8:	00dd      	lsls	r5, r3, #3
1000caca:	18ea      	adds	r2, r5, r3
1000cacc:	00d2      	lsls	r2, r2, #3
1000cace:	18a2      	adds	r2, r4, r2
1000cad0:	3246      	adds	r2, #70	; 0x46
1000cad2:	8810      	ldrh	r0, [r2, #0]
1000cad4:	4388      	bics	r0, r1
1000cad6:	8010      	strh	r0, [r2, #0]
	_gpio_instances[gpio_port].hw->INTENCLR.reg = (1 << (gpio_pin % 16));
1000cad8:	18eb      	adds	r3, r5, r3
1000cada:	00db      	lsls	r3, r3, #3
1000cadc:	591b      	ldr	r3, [r3, r4]
1000cade:	b289      	uxth	r1, r1
1000cae0:	8499      	strh	r1, [r3, #36]	; 0x24
}
1000cae2:	bd30      	pop	{r4, r5, pc}
1000cae4:	10019754 	.word	0x10019754

1000cae8 <gpio_init>:
 *
 * This function will init GPIO callback.
 *
 */
void gpio_init(void)
{
1000cae8:	b510      	push	{r4, lr}
1000caea:	4a11      	ldr	r2, [pc, #68]	; (1000cb30 <gpio_init+0x48>)
1000caec:	0010      	movs	r0, r2
1000caee:	30d8      	adds	r0, #216	; 0xd8
	uint8_t i, j;

	for(i = 0; i < 3; i++) {
		for(j = 0; j < 16; j++) {
			_gpio_instances[i].callback[j] = NULL;
1000caf0:	2100      	movs	r1, #0
1000caf2:	e007      	b.n	1000cb04 <gpio_init+0x1c>
1000caf4:	c302      	stmia	r3!, {r1}
void gpio_init(void)
{
	uint8_t i, j;

	for(i = 0; i < 3; i++) {
		for(j = 0; j < 16; j++) {
1000caf6:	4293      	cmp	r3, r2
1000caf8:	d1fc      	bne.n	1000caf4 <gpio_init+0xc>
			_gpio_instances[i].callback[j] = NULL;
		}
		_gpio_instances[i].callback_enable_mask = 0;
1000cafa:	8051      	strh	r1, [r2, #2]
		_gpio_instances[i].callback_reg_mask = 0;
1000cafc:	8011      	strh	r1, [r2, #0]
1000cafe:	3248      	adds	r2, #72	; 0x48
 */
void gpio_init(void)
{
	uint8_t i, j;

	for(i = 0; i < 3; i++) {
1000cb00:	4282      	cmp	r2, r0
1000cb02:	d002      	beq.n	1000cb0a <gpio_init+0x22>
1000cb04:	0013      	movs	r3, r2
1000cb06:	3b40      	subs	r3, #64	; 0x40
1000cb08:	e7f4      	b.n	1000caf4 <gpio_init+0xc>
			_gpio_instances[i].callback[j] = NULL;
		}
		_gpio_instances[i].callback_enable_mask = 0;
		_gpio_instances[i].callback_reg_mask = 0;
	}
	_gpio_instances[0].hw = (void *)GPIO0;
1000cb0a:	4b0a      	ldr	r3, [pc, #40]	; (1000cb34 <gpio_init+0x4c>)
1000cb0c:	4a0a      	ldr	r2, [pc, #40]	; (1000cb38 <gpio_init+0x50>)
1000cb0e:	601a      	str	r2, [r3, #0]
	_gpio_instances[1].hw = (void *)GPIO1;
1000cb10:	4a0a      	ldr	r2, [pc, #40]	; (1000cb3c <gpio_init+0x54>)
1000cb12:	649a      	str	r2, [r3, #72]	; 0x48
	_gpio_instances[2].hw = (void *)GPIO2;
1000cb14:	490a      	ldr	r1, [pc, #40]	; (1000cb40 <gpio_init+0x58>)
1000cb16:	2290      	movs	r2, #144	; 0x90
1000cb18:	5099      	str	r1, [r3, r2]
	system_register_isr(RAM_ISR_TABLE_PORT0_COMB_INDEX, (uint32_t)gpio_port0_isr_handler);
1000cb1a:	490a      	ldr	r1, [pc, #40]	; (1000cb44 <gpio_init+0x5c>)
1000cb1c:	2027      	movs	r0, #39	; 0x27
1000cb1e:	4c0a      	ldr	r4, [pc, #40]	; (1000cb48 <gpio_init+0x60>)
1000cb20:	47a0      	blx	r4
	system_register_isr(RAM_ISR_TABLE_PORT1_COMB_INDEX, (uint32_t)gpio_port1_isr_handler);
1000cb22:	490a      	ldr	r1, [pc, #40]	; (1000cb4c <gpio_init+0x64>)
1000cb24:	2028      	movs	r0, #40	; 0x28
1000cb26:	47a0      	blx	r4
	system_register_isr(RAM_ISR_TABLE_PORT2_COMB_INDEX, (uint32_t)gpio_port2_isr_handler);
1000cb28:	4909      	ldr	r1, [pc, #36]	; (1000cb50 <gpio_init+0x68>)
1000cb2a:	2029      	movs	r0, #41	; 0x29
1000cb2c:	47a0      	blx	r4
}
1000cb2e:	bd10      	pop	{r4, pc}
1000cb30:	10019798 	.word	0x10019798
1000cb34:	10019754 	.word	0x10019754
1000cb38:	40010000 	.word	0x40010000
1000cb3c:	40011000 	.word	0x40011000
1000cb40:	40013000 	.word	0x40013000
1000cb44:	1000c3f1 	.word	0x1000c3f1
1000cb48:	1000d715 	.word	0x1000d715
1000cb4c:	1000c455 	.word	0x1000c455
1000cb50:	1000c4c5 	.word	0x1000c4c5

1000cb54 <system_clock_config>:
 * \retval STATUS_ERR_INVALID_ARG  If data is invalid
 */
enum status_code system_clock_config(enum system_clock_resource resoure, \
				enum system_clock_freq freq)
{
	switch (resoure) {
1000cb54:	2801      	cmp	r0, #1
1000cb56:	d00d      	beq.n	1000cb74 <system_clock_config+0x20>
1000cb58:	2800      	cmp	r0, #0
1000cb5a:	d002      	beq.n	1000cb62 <system_clock_config+0xe>
1000cb5c:	2802      	cmp	r0, #2
1000cb5e:	d01c      	beq.n	1000cb9a <system_clock_config+0x46>
1000cb60:	e02e      	b.n	1000cbc0 <system_clock_config+0x6c>
		case CLOCK_RESOURCE_XO_26_MHZ:
			LPMCU_MISC_REGS0->LPMCU_CTRL.reg |= \
1000cb62:	4a18      	ldr	r2, [pc, #96]	; (1000cbc4 <system_clock_config+0x70>)
1000cb64:	6990      	ldr	r0, [r2, #24]
1000cb66:	230c      	movs	r3, #12
1000cb68:	4303      	orrs	r3, r0
1000cb6a:	6193      	str	r3, [r2, #24]
					LPMCU_MISC_REGS_LPMCU_CTRL_USE_BT26M_CLK | \
					LPMCU_MISC_REGS_LPMCU_CTRL_USE_ARM_LP_CLK;
			system_clock_value = 26000000;
1000cb6c:	4a16      	ldr	r2, [pc, #88]	; (1000cbc8 <system_clock_config+0x74>)
1000cb6e:	4b17      	ldr	r3, [pc, #92]	; (1000cbcc <system_clock_config+0x78>)
1000cb70:	601a      	str	r2, [r3, #0]
			break;
1000cb72:	e01a      	b.n	1000cbaa <system_clock_config+0x56>

		case CLOCK_RESOURCE_LP_2_MHZ:
			LPMCU_MISC_REGS0->LPMCU_CTRL.reg |= \
1000cb74:	4b13      	ldr	r3, [pc, #76]	; (1000cbc4 <system_clock_config+0x70>)
1000cb76:	6998      	ldr	r0, [r3, #24]
1000cb78:	2208      	movs	r2, #8
1000cb7a:	4302      	orrs	r2, r0
1000cb7c:	619a      	str	r2, [r3, #24]
					LPMCU_MISC_REGS_LPMCU_CTRL_USE_ARM_LP_CLK;
			LPMCU_MISC_REGS0->LPMCU_CTRL.reg &= \
1000cb7e:	699a      	ldr	r2, [r3, #24]
1000cb80:	2004      	movs	r0, #4
1000cb82:	4382      	bics	r2, r0
1000cb84:	619a      	str	r2, [r3, #24]
					~LPMCU_MISC_REGS_LPMCU_CTRL_USE_BT26M_CLK;
			AON_GP_REGS0->AON_PMU_CTRL.reg |= \
1000cb86:	4a12      	ldr	r2, [pc, #72]	; (1000cbd0 <system_clock_config+0x7c>)
1000cb88:	6853      	ldr	r3, [r2, #4]
1000cb8a:	2080      	movs	r0, #128	; 0x80
1000cb8c:	0300      	lsls	r0, r0, #12
1000cb8e:	4303      	orrs	r3, r0
1000cb90:	6053      	str	r3, [r2, #4]
					AON_GP_REGS_AON_PMU_CTRL_PMU_2MHZ_CLK_EN;
			system_clock_value = 2000000;
1000cb92:	4a10      	ldr	r2, [pc, #64]	; (1000cbd4 <system_clock_config+0x80>)
1000cb94:	4b0d      	ldr	r3, [pc, #52]	; (1000cbcc <system_clock_config+0x78>)
1000cb96:	601a      	str	r2, [r3, #0]
			break;
1000cb98:	e007      	b.n	1000cbaa <system_clock_config+0x56>

		case CLOCK_RESOURCE_RC_26_MHZ:
			LPMCU_MISC_REGS0->LPMCU_CTRL.reg &= \
1000cb9a:	4a0a      	ldr	r2, [pc, #40]	; (1000cbc4 <system_clock_config+0x70>)
1000cb9c:	6993      	ldr	r3, [r2, #24]
1000cb9e:	200c      	movs	r0, #12
1000cba0:	4383      	bics	r3, r0
1000cba2:	6193      	str	r3, [r2, #24]
					~(LPMCU_MISC_REGS_LPMCU_CTRL_USE_BT26M_CLK | \
					LPMCU_MISC_REGS_LPMCU_CTRL_USE_ARM_LP_CLK);
			system_clock_value = 26000000;
1000cba4:	4a08      	ldr	r2, [pc, #32]	; (1000cbc8 <system_clock_config+0x74>)
1000cba6:	4b09      	ldr	r3, [pc, #36]	; (1000cbcc <system_clock_config+0x78>)
1000cba8:	601a      	str	r2, [r3, #0]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	LPMCU_MISC_REGS0->LPMCU_CTRL.reg &= \
1000cbaa:	4b06      	ldr	r3, [pc, #24]	; (1000cbc4 <system_clock_config+0x70>)
1000cbac:	699a      	ldr	r2, [r3, #24]
1000cbae:	2003      	movs	r0, #3
1000cbb0:	4382      	bics	r2, r0
1000cbb2:	619a      	str	r2, [r3, #24]
		~LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL_Msk;
	LPMCU_MISC_REGS0->LPMCU_CTRL.reg |= \
1000cbb4:	699a      	ldr	r2, [r3, #24]
1000cbb6:	4001      	ands	r1, r0
1000cbb8:	4311      	orrs	r1, r2
1000cbba:	6199      	str	r1, [r3, #24]
		LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL(freq);

	return STATUS_OK;
1000cbbc:	2000      	movs	r0, #0
1000cbbe:	e000      	b.n	1000cbc2 <system_clock_config+0x6e>
					LPMCU_MISC_REGS_LPMCU_CTRL_USE_ARM_LP_CLK);
			system_clock_value = 26000000;
			break;

		default:
			return STATUS_ERR_INVALID_ARG;
1000cbc0:	2017      	movs	r0, #23
		~LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL_Msk;
	LPMCU_MISC_REGS0->LPMCU_CTRL.reg |= \
		LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL(freq);

	return STATUS_OK;
}
1000cbc2:	4770      	bx	lr
1000cbc4:	4000b000 	.word	0x4000b000
1000cbc8:	018cba80 	.word	0x018cba80
1000cbcc:	1001982c 	.word	0x1001982c
1000cbd0:	4000f000 	.word	0x4000f000
1000cbd4:	001e8480 	.word	0x001e8480

1000cbd8 <system_clock_get_value>:
 *
 * \return system clock value.
 */
uint32_t system_clock_get_value(void)
{
	return system_clock_value;
1000cbd8:	4b01      	ldr	r3, [pc, #4]	; (1000cbe0 <system_clock_get_value+0x8>)
1000cbda:	6818      	ldr	r0, [r3, #0]
}
1000cbdc:	4770      	bx	lr
1000cbde:	46c0      	nop			; (mov r8, r8)
1000cbe0:	1001982c 	.word	0x1001982c

1000cbe4 <system_clock_peripheral_enable>:
 * \return Status of operation.
 * \retval STATUS_OK               Clock config correctly
 * \retval STATUS_ERR_INVALID_ARG  If data is invalid
 */
enum status_code system_clock_peripheral_enable(enum system_peripheral peripheral)
{
1000cbe4:	b500      	push	{lr}
	switch (peripheral) {
1000cbe6:	2835      	cmp	r0, #53	; 0x35
1000cbe8:	d900      	bls.n	1000cbec <system_clock_peripheral_enable+0x8>
1000cbea:	e1a2      	b.n	1000cf32 <system_clock_peripheral_enable+0x34e>
1000cbec:	0080      	lsls	r0, r0, #2
1000cbee:	4bd2      	ldr	r3, [pc, #840]	; (1000cf38 <system_clock_peripheral_enable+0x354>)
1000cbf0:	581b      	ldr	r3, [r3, r0]
1000cbf2:	469f      	mov	pc, r3
		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000cbf4:	4ad1      	ldr	r2, [pc, #836]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cbf6:	68d1      	ldr	r1, [r2, #12]
1000cbf8:	2302      	movs	r3, #2
1000cbfa:	430b      	orrs	r3, r1
1000cbfc:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cbfe:	2000      	movs	r0, #0
{
	switch (peripheral) {
		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI_FLASH0_CLK_EN;
		break;
1000cc00:	e198      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000cc02:	4ace      	ldr	r2, [pc, #824]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cc04:	68d1      	ldr	r1, [r2, #12]
1000cc06:	2304      	movs	r3, #4
1000cc08:	430b      	orrs	r3, r1
1000cc0a:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc0c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI0_CORE_CLK_EN;
		break;
1000cc0e:	e191      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000cc10:	4aca      	ldr	r2, [pc, #808]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cc12:	68d1      	ldr	r1, [r2, #12]
1000cc14:	2308      	movs	r3, #8
1000cc16:	430b      	orrs	r3, r1
1000cc18:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc1a:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI1_CORE_CLK_EN;
		break;
1000cc1c:	e18a      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000cc1e:	4ac7      	ldr	r2, [pc, #796]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cc20:	68d1      	ldr	r1, [r2, #12]
1000cc22:	2310      	movs	r3, #16
1000cc24:	430b      	orrs	r3, r1
1000cc26:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc28:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_I2C0_CORE_CLK_EN;
		break;
1000cc2a:	e183      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000cc2c:	4ac3      	ldr	r2, [pc, #780]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cc2e:	68d1      	ldr	r1, [r2, #12]
1000cc30:	2320      	movs	r3, #32
1000cc32:	430b      	orrs	r3, r1
1000cc34:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc36:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_DUALTIMER0_CLK_EN;
		break;
1000cc38:	e17c      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000cc3a:	4ac0      	ldr	r2, [pc, #768]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cc3c:	68d1      	ldr	r1, [r2, #12]
1000cc3e:	2380      	movs	r3, #128	; 0x80
1000cc40:	430b      	orrs	r3, r1
1000cc42:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc44:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_GPIO_CLK_EN;
		break;
1000cc46:	e175      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000cc48:	4abc      	ldr	r2, [pc, #752]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cc4a:	68d3      	ldr	r3, [r2, #12]
1000cc4c:	2180      	movs	r1, #128	; 0x80
1000cc4e:	0049      	lsls	r1, r1, #1
1000cc50:	430b      	orrs	r3, r1
1000cc52:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc54:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_TIMER0_CLK_EN;
		break;
1000cc56:	e16d      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000cc58:	4ab8      	ldr	r2, [pc, #736]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cc5a:	68d3      	ldr	r3, [r2, #12]
1000cc5c:	2180      	movs	r1, #128	; 0x80
1000cc5e:	0109      	lsls	r1, r1, #4
1000cc60:	430b      	orrs	r3, r1
1000cc62:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc64:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WDT0_CLK_EN;
		break;
1000cc66:	e165      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000cc68:	4ab4      	ldr	r2, [pc, #720]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cc6a:	68d3      	ldr	r3, [r2, #12]
1000cc6c:	2180      	movs	r1, #128	; 0x80
1000cc6e:	0149      	lsls	r1, r1, #5
1000cc70:	430b      	orrs	r3, r1
1000cc72:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc74:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WDT1_CLK_EN;
		break;
1000cc76:	e15d      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000cc78:	4ab0      	ldr	r2, [pc, #704]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cc7a:	68d3      	ldr	r3, [r2, #12]
1000cc7c:	2180      	movs	r1, #128	; 0x80
1000cc7e:	0189      	lsls	r1, r1, #6
1000cc80:	430b      	orrs	r3, r1
1000cc82:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc84:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART0_CORE_CLK_EN;
		break;
1000cc86:	e155      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000cc88:	4aac      	ldr	r2, [pc, #688]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cc8a:	68d3      	ldr	r3, [r2, #12]
1000cc8c:	2180      	movs	r1, #128	; 0x80
1000cc8e:	01c9      	lsls	r1, r1, #7
1000cc90:	430b      	orrs	r3, r1
1000cc92:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc94:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART0_IF_CLK_EN;
		break;
1000cc96:	e14d      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000cc98:	4aa8      	ldr	r2, [pc, #672]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cc9a:	68d3      	ldr	r3, [r2, #12]
1000cc9c:	2180      	movs	r1, #128	; 0x80
1000cc9e:	0209      	lsls	r1, r1, #8
1000cca0:	430b      	orrs	r3, r1
1000cca2:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cca4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART1_CORE_CLK_EN;
		break;
1000cca6:	e145      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000cca8:	4aa4      	ldr	r2, [pc, #656]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000ccaa:	68d3      	ldr	r3, [r2, #12]
1000ccac:	2180      	movs	r1, #128	; 0x80
1000ccae:	0249      	lsls	r1, r1, #9
1000ccb0:	430b      	orrs	r3, r1
1000ccb2:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ccb4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART1_IF_CLK_EN;
		break;
1000ccb6:	e13d      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000ccb8:	4aa0      	ldr	r2, [pc, #640]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000ccba:	68d3      	ldr	r3, [r2, #12]
1000ccbc:	2180      	movs	r1, #128	; 0x80
1000ccbe:	0289      	lsls	r1, r1, #10
1000ccc0:	430b      	orrs	r3, r1
1000ccc2:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ccc4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IRQ_CTRLR_CORE_CLK_EN;
		break;
1000ccc6:	e135      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000ccc8:	4a9c      	ldr	r2, [pc, #624]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000ccca:	68d3      	ldr	r3, [r2, #12]
1000cccc:	2180      	movs	r1, #128	; 0x80
1000ccce:	02c9      	lsls	r1, r1, #11
1000ccd0:	430b      	orrs	r3, r1
1000ccd2:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ccd4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_1_GL_MEM_CLK_EN;
		break;
1000ccd6:	e12d      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000ccd8:	4a98      	ldr	r2, [pc, #608]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000ccda:	68d3      	ldr	r3, [r2, #12]
1000ccdc:	2180      	movs	r1, #128	; 0x80
1000ccde:	0309      	lsls	r1, r1, #12
1000cce0:	430b      	orrs	r3, r1
1000cce2:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cce4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_2_GL_MEM_CLK_EN;
		break;
1000cce6:	e125      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ROM:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000cce8:	4a94      	ldr	r2, [pc, #592]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000ccea:	68d3      	ldr	r3, [r2, #12]
1000ccec:	2180      	movs	r1, #128	; 0x80
1000ccee:	0349      	lsls	r1, r1, #13
1000ccf0:	430b      	orrs	r3, r1
1000ccf2:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ccf4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ROM:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ROM_MEM_CLK_EN;
		break;
1000ccf6:	e11d      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_LOW_POWER_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000ccf8:	4a90      	ldr	r2, [pc, #576]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000ccfa:	68d3      	ldr	r3, [r2, #12]
1000ccfc:	2180      	movs	r1, #128	; 0x80
1000ccfe:	0389      	lsls	r1, r1, #14
1000cd00:	430b      	orrs	r3, r1
1000cd02:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cd04:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_LOW_POWER_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_XBAR_IF_CLK_EN;
		break;
1000cd06:	e115      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_AON_WRAPPER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000cd08:	4a8c      	ldr	r2, [pc, #560]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cd0a:	68d3      	ldr	r3, [r2, #12]
1000cd0c:	2180      	movs	r1, #128	; 0x80
1000cd0e:	03c9      	lsls	r1, r1, #15
1000cd10:	430b      	orrs	r3, r1
1000cd12:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cd14:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AON_WRAPPER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_AON_WRAPPER_CLK_EN;
		break;
1000cd16:	e10d      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ARM_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000cd18:	4a88      	ldr	r2, [pc, #544]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cd1a:	68d3      	ldr	r3, [r2, #12]
1000cd1c:	2180      	movs	r1, #128	; 0x80
1000cd1e:	0409      	lsls	r1, r1, #16
1000cd20:	430b      	orrs	r3, r1
1000cd22:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cd24:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLK_EN;
		break;
1000cd26:	e105      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ARM_GATED_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000cd28:	4a84      	ldr	r2, [pc, #528]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cd2a:	68d3      	ldr	r3, [r2, #12]
1000cd2c:	2180      	movs	r1, #128	; 0x80
1000cd2e:	0449      	lsls	r1, r1, #17
1000cd30:	430b      	orrs	r3, r1
1000cd32:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cd34:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_GATED_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLKG_EN;
		break;
1000cd36:	e0fd      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ARM_BLE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000cd38:	4a80      	ldr	r2, [pc, #512]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cd3a:	68d3      	ldr	r3, [r2, #12]
1000cd3c:	2180      	movs	r1, #128	; 0x80
1000cd3e:	0489      	lsls	r1, r1, #18
1000cd40:	430b      	orrs	r3, r1
1000cd42:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cd44:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_BLE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_BLE_MEM_CLK_EN;
		break;
1000cd46:	e0f5      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_QDEC0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000cd48:	4a7c      	ldr	r2, [pc, #496]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cd4a:	68d3      	ldr	r3, [r2, #12]
1000cd4c:	2180      	movs	r1, #128	; 0x80
1000cd4e:	04c9      	lsls	r1, r1, #19
1000cd50:	430b      	orrs	r3, r1
1000cd52:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cd54:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC0_CLK_EN;
		break;
1000cd56:	e0ed      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000cd58:	4a78      	ldr	r2, [pc, #480]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cd5a:	68d3      	ldr	r3, [r2, #12]
1000cd5c:	2180      	movs	r1, #128	; 0x80
1000cd5e:	0509      	lsls	r1, r1, #20
1000cd60:	430b      	orrs	r3, r1
1000cd62:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cd64:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC1_CLK_EN;
		break;
1000cd66:	e0e5      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000cd68:	4a74      	ldr	r2, [pc, #464]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cd6a:	68d3      	ldr	r3, [r2, #12]
1000cd6c:	2180      	movs	r1, #128	; 0x80
1000cd6e:	0549      	lsls	r1, r1, #21
1000cd70:	430b      	orrs	r3, r1
1000cd72:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cd74:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC2_CLK_EN;
		break;
1000cd76:	e0dd      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000cd78:	4a70      	ldr	r2, [pc, #448]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cd7a:	68d3      	ldr	r3, [r2, #12]
1000cd7c:	2180      	movs	r1, #128	; 0x80
1000cd7e:	0589      	lsls	r1, r1, #22
1000cd80:	430b      	orrs	r3, r1
1000cd82:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cd84:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_I2C1_CORE_CLK_EN;
		break;
1000cd86:	e0d5      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000cd88:	4a6c      	ldr	r2, [pc, #432]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cd8a:	68d3      	ldr	r3, [r2, #12]
1000cd8c:	2180      	movs	r1, #128	; 0x80
1000cd8e:	05c9      	lsls	r1, r1, #23
1000cd90:	430b      	orrs	r3, r1
1000cd92:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cd94:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_CLK_EN;
		break;
1000cd96:	e0cd      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000cd98:	4a68      	ldr	r2, [pc, #416]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cd9a:	6911      	ldr	r1, [r2, #16]
1000cd9c:	2301      	movs	r3, #1
1000cd9e:	430b      	orrs	r3, r1
1000cda0:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cda2:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE0_CLK_EN;
		break;
1000cda4:	e0c6      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000cda6:	4a65      	ldr	r2, [pc, #404]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cda8:	6911      	ldr	r1, [r2, #16]
1000cdaa:	2302      	movs	r3, #2
1000cdac:	430b      	orrs	r3, r1
1000cdae:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cdb0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE1_CLK_EN;
		break;
1000cdb2:	e0bf      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000cdb4:	4a61      	ldr	r2, [pc, #388]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cdb6:	6911      	ldr	r1, [r2, #16]
1000cdb8:	2304      	movs	r3, #4
1000cdba:	430b      	orrs	r3, r1
1000cdbc:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cdbe:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE2_CLK_EN;
		break;
1000cdc0:	e0b8      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE4:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000cdc2:	4a5e      	ldr	r2, [pc, #376]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cdc4:	6911      	ldr	r1, [r2, #16]
1000cdc6:	2308      	movs	r3, #8
1000cdc8:	430b      	orrs	r3, r1
1000cdca:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cdcc:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE4:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE3_CLK_EN;
		break;
1000cdce:	e0b1      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE5:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000cdd0:	4a5a      	ldr	r2, [pc, #360]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cdd2:	6911      	ldr	r1, [r2, #16]
1000cdd4:	2310      	movs	r3, #16
1000cdd6:	430b      	orrs	r3, r1
1000cdd8:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cdda:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE5:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE4_CLK_EN;
		break;
1000cddc:	e0aa      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE6:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000cdde:	4a57      	ldr	r2, [pc, #348]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cde0:	6911      	ldr	r1, [r2, #16]
1000cde2:	2320      	movs	r3, #32
1000cde4:	430b      	orrs	r3, r1
1000cde6:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cde8:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE6:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE5_CLK_EN;
		break;
1000cdea:	e0a3      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_PWM0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000cdec:	4a53      	ldr	r2, [pc, #332]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cdee:	6911      	ldr	r1, [r2, #16]
1000cdf0:	2340      	movs	r3, #64	; 0x40
1000cdf2:	430b      	orrs	r3, r1
1000cdf4:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cdf6:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM0_CLK_EN;
		break;
1000cdf8:	e09c      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000cdfa:	4a50      	ldr	r2, [pc, #320]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cdfc:	6911      	ldr	r1, [r2, #16]
1000cdfe:	2380      	movs	r3, #128	; 0x80
1000ce00:	430b      	orrs	r3, r1
1000ce02:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ce04:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM1_CLK_EN;
		break;
1000ce06:	e095      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000ce08:	4a4c      	ldr	r2, [pc, #304]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000ce0a:	6913      	ldr	r3, [r2, #16]
1000ce0c:	2180      	movs	r1, #128	; 0x80
1000ce0e:	0049      	lsls	r1, r1, #1
1000ce10:	430b      	orrs	r3, r1
1000ce12:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ce14:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM2_CLK_EN;
		break;
1000ce16:	e08d      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000ce18:	4a48      	ldr	r2, [pc, #288]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000ce1a:	6913      	ldr	r3, [r2, #16]
1000ce1c:	2180      	movs	r1, #128	; 0x80
1000ce1e:	0089      	lsls	r1, r1, #2
1000ce20:	430b      	orrs	r3, r1
1000ce22:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ce24:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM3_CLK_EN;
		break;
1000ce26:	e085      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ADC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000ce28:	4a44      	ldr	r2, [pc, #272]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000ce2a:	6913      	ldr	r3, [r2, #16]
1000ce2c:	2180      	movs	r1, #128	; 0x80
1000ce2e:	00c9      	lsls	r1, r1, #3
1000ce30:	430b      	orrs	r3, r1
1000ce32:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ce34:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ADC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SENS_ADC_CLK_EN;
		break;
1000ce36:	e07d      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000ce38:	4a40      	ldr	r2, [pc, #256]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000ce3a:	6913      	ldr	r3, [r2, #16]
1000ce3c:	2180      	movs	r1, #128	; 0x80
1000ce3e:	0109      	lsls	r1, r1, #4
1000ce40:	430b      	orrs	r3, r1
1000ce42:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ce44:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI0_SCK_PHASE_INT_CLK_EN;
		break;
1000ce46:	e075      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000ce48:	4a3c      	ldr	r2, [pc, #240]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000ce4a:	6913      	ldr	r3, [r2, #16]
1000ce4c:	2180      	movs	r1, #128	; 0x80
1000ce4e:	0149      	lsls	r1, r1, #5
1000ce50:	430b      	orrs	r3, r1
1000ce52:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ce54:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI1_SCK_PHASE_INT_CLK_EN;
		break;
1000ce56:	e06d      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_GPIO_GCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000ce58:	4a38      	ldr	r2, [pc, #224]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000ce5a:	6913      	ldr	r3, [r2, #16]
1000ce5c:	2180      	movs	r1, #128	; 0x80
1000ce5e:	0189      	lsls	r1, r1, #6
1000ce60:	430b      	orrs	r3, r1
1000ce62:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ce64:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_GPIO_GCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_GPIO_GCLK_EN;
		break;
1000ce66:	e065      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_TIMER0_GATE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000ce68:	4a34      	ldr	r2, [pc, #208]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000ce6a:	6913      	ldr	r3, [r2, #16]
1000ce6c:	2180      	movs	r1, #128	; 0x80
1000ce6e:	01c9      	lsls	r1, r1, #7
1000ce70:	430b      	orrs	r3, r1
1000ce72:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ce74:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_TIMER0_GATE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_TIMER0_PGCLK_EN;
		break;
1000ce76:	e05d      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000ce78:	4a30      	ldr	r2, [pc, #192]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000ce7a:	6913      	ldr	r3, [r2, #16]
1000ce7c:	2180      	movs	r1, #128	; 0x80
1000ce7e:	0209      	lsls	r1, r1, #8
1000ce80:	430b      	orrs	r3, r1
1000ce82:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ce84:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_CORE_CLK_EN;
		break;
1000ce86:	e055      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000ce88:	4a2c      	ldr	r2, [pc, #176]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000ce8a:	6913      	ldr	r3, [r2, #16]
1000ce8c:	2180      	movs	r1, #128	; 0x80
1000ce8e:	0249      	lsls	r1, r1, #9
1000ce90:	430b      	orrs	r3, r1
1000ce92:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ce94:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_AHB_CLK_EN;
		break;
1000ce96:	e04d      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000ce98:	4a28      	ldr	r2, [pc, #160]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000ce9a:	6913      	ldr	r3, [r2, #16]
1000ce9c:	2180      	movs	r1, #128	; 0x80
1000ce9e:	0289      	lsls	r1, r1, #10
1000cea0:	430b      	orrs	r3, r1
1000cea2:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cea4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_CORE_CLK_EN;
		break;
1000cea6:	e045      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000cea8:	4a24      	ldr	r2, [pc, #144]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000ceaa:	6913      	ldr	r3, [r2, #16]
1000ceac:	2180      	movs	r1, #128	; 0x80
1000ceae:	02c9      	lsls	r1, r1, #11
1000ceb0:	430b      	orrs	r3, r1
1000ceb2:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ceb4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_AHB_CLK_EN;
		break;
1000ceb6:	e03d      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM1_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000ceb8:	4a20      	ldr	r2, [pc, #128]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000ceba:	6913      	ldr	r3, [r2, #16]
1000cebc:	2180      	movs	r1, #128	; 0x80
1000cebe:	0309      	lsls	r1, r1, #12
1000cec0:	430b      	orrs	r3, r1
1000cec2:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cec4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_0_MEM_CLK_EN;
		break;
1000cec6:	e035      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM1_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000cec8:	4a1c      	ldr	r2, [pc, #112]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000ceca:	6913      	ldr	r3, [r2, #16]
1000cecc:	2180      	movs	r1, #128	; 0x80
1000cece:	0349      	lsls	r1, r1, #13
1000ced0:	430b      	orrs	r3, r1
1000ced2:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ced4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_1_MEM_CLK_EN;
		break;
1000ced6:	e02d      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM1_2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000ced8:	4a18      	ldr	r2, [pc, #96]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000ceda:	6913      	ldr	r3, [r2, #16]
1000cedc:	2180      	movs	r1, #128	; 0x80
1000cede:	0389      	lsls	r1, r1, #14
1000cee0:	430b      	orrs	r3, r1
1000cee2:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cee4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_2_MEM_CLK_EN;
		break;
1000cee6:	e025      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM2_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000cee8:	4a14      	ldr	r2, [pc, #80]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000ceea:	6913      	ldr	r3, [r2, #16]
1000ceec:	2180      	movs	r1, #128	; 0x80
1000ceee:	03c9      	lsls	r1, r1, #15
1000cef0:	430b      	orrs	r3, r1
1000cef2:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cef4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_0_MEM_CLK_EN;
		break;
1000cef6:	e01d      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM2_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000cef8:	4a10      	ldr	r2, [pc, #64]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cefa:	6913      	ldr	r3, [r2, #16]
1000cefc:	2180      	movs	r1, #128	; 0x80
1000cefe:	0409      	lsls	r1, r1, #16
1000cf00:	430b      	orrs	r3, r1
1000cf02:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cf04:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_1_MEM_CLK_EN;
		break;
1000cf06:	e015      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_BLE_RXTX:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg |= \
1000cf08:	4a0c      	ldr	r2, [pc, #48]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cf0a:	7d11      	ldrb	r1, [r2, #20]
1000cf0c:	2301      	movs	r3, #1
1000cf0e:	430b      	orrs	r3, r1
1000cf10:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cf12:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_RXTX:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg |= \
				LPMCU_MISC_REGS_BTMCU_CTRL_RXTX_SEQ_CLK_EN;
		break;
1000cf14:	e00e      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_BLE_AHB:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg |= \
1000cf16:	4a09      	ldr	r2, [pc, #36]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cf18:	7d11      	ldrb	r1, [r2, #20]
1000cf1a:	2302      	movs	r3, #2
1000cf1c:	430b      	orrs	r3, r1
1000cf1e:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cf20:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_AHB:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg |= \
				LPMCU_MISC_REGS_BTMCU_CTRL_AHB_CLK_EN;
		break;
1000cf22:	e007      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_BLE_PERIPH_REGS:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg |= \
1000cf24:	4a05      	ldr	r2, [pc, #20]	; (1000cf3c <system_clock_peripheral_enable+0x358>)
1000cf26:	7d11      	ldrb	r1, [r2, #20]
1000cf28:	2304      	movs	r3, #4
1000cf2a:	430b      	orrs	r3, r1
1000cf2c:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cf2e:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_PERIPH_REGS:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg |= \
				LPMCU_MISC_REGS_BTMCU_CTRL_PERIPH_REGS_CLK_EN;
		break;
1000cf30:	e000      	b.n	1000cf34 <system_clock_peripheral_enable+0x350>

		default:
			return STATUS_ERR_INVALID_ARG;
1000cf32:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
1000cf34:	bd00      	pop	{pc}
1000cf36:	46c0      	nop			; (mov r8, r8)
1000cf38:	10016c38 	.word	0x10016c38
1000cf3c:	4000b000 	.word	0x4000b000

1000cf40 <system_clock_peripheral_disable>:
 * \return Status of operation.
 * \retval STATUS_OK               Clock config correctly
 * \retval STATUS_ERR_INVALID_ARG  If data is invalid
 */
enum status_code system_clock_peripheral_disable(enum system_peripheral peripheral)
{
1000cf40:	b500      	push	{lr}
	switch (peripheral) {
1000cf42:	2835      	cmp	r0, #53	; 0x35
1000cf44:	d900      	bls.n	1000cf48 <system_clock_peripheral_disable+0x8>
1000cf46:	e17d      	b.n	1000d244 <system_clock_peripheral_disable+0x304>
1000cf48:	0080      	lsls	r0, r0, #2
1000cf4a:	4bbf      	ldr	r3, [pc, #764]	; (1000d248 <system_clock_peripheral_disable+0x308>)
1000cf4c:	581b      	ldr	r3, [r3, r0]
1000cf4e:	469f      	mov	pc, r3
		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000cf50:	4abe      	ldr	r2, [pc, #760]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000cf52:	68d3      	ldr	r3, [r2, #12]
1000cf54:	2102      	movs	r1, #2
1000cf56:	438b      	bics	r3, r1
1000cf58:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cf5a:	2000      	movs	r0, #0
{
	switch (peripheral) {
		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI_FLASH0_CLK_EN;
		break;
1000cf5c:	e173      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000cf5e:	4abb      	ldr	r2, [pc, #748]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000cf60:	68d3      	ldr	r3, [r2, #12]
1000cf62:	2104      	movs	r1, #4
1000cf64:	438b      	bics	r3, r1
1000cf66:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cf68:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI0_CORE_CLK_EN;
		break;
1000cf6a:	e16c      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000cf6c:	4ab7      	ldr	r2, [pc, #732]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000cf6e:	68d3      	ldr	r3, [r2, #12]
1000cf70:	2108      	movs	r1, #8
1000cf72:	438b      	bics	r3, r1
1000cf74:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cf76:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI1_CORE_CLK_EN;
		break;
1000cf78:	e165      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000cf7a:	4ab4      	ldr	r2, [pc, #720]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000cf7c:	68d3      	ldr	r3, [r2, #12]
1000cf7e:	2110      	movs	r1, #16
1000cf80:	438b      	bics	r3, r1
1000cf82:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cf84:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_I2C0_CORE_CLK_EN;
		break;
1000cf86:	e15e      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000cf88:	4ab0      	ldr	r2, [pc, #704]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000cf8a:	68d3      	ldr	r3, [r2, #12]
1000cf8c:	2120      	movs	r1, #32
1000cf8e:	438b      	bics	r3, r1
1000cf90:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cf92:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_DUALTIMER0_CLK_EN;
		break;
1000cf94:	e157      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000cf96:	4aad      	ldr	r2, [pc, #692]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000cf98:	68d3      	ldr	r3, [r2, #12]
1000cf9a:	2180      	movs	r1, #128	; 0x80
1000cf9c:	438b      	bics	r3, r1
1000cf9e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cfa0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_GPIO_CLK_EN;
		break;
1000cfa2:	e150      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000cfa4:	4aa9      	ldr	r2, [pc, #676]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000cfa6:	68d1      	ldr	r1, [r2, #12]
1000cfa8:	4ba9      	ldr	r3, [pc, #676]	; (1000d250 <system_clock_peripheral_disable+0x310>)
1000cfaa:	400b      	ands	r3, r1
1000cfac:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cfae:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_TIMER0_CLK_EN;
		break;
1000cfb0:	e149      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000cfb2:	4aa6      	ldr	r2, [pc, #664]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000cfb4:	68d1      	ldr	r1, [r2, #12]
1000cfb6:	4ba7      	ldr	r3, [pc, #668]	; (1000d254 <system_clock_peripheral_disable+0x314>)
1000cfb8:	400b      	ands	r3, r1
1000cfba:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cfbc:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WDT0_CLK_EN;
		break;
1000cfbe:	e142      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000cfc0:	4aa2      	ldr	r2, [pc, #648]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000cfc2:	68d1      	ldr	r1, [r2, #12]
1000cfc4:	4ba4      	ldr	r3, [pc, #656]	; (1000d258 <system_clock_peripheral_disable+0x318>)
1000cfc6:	400b      	ands	r3, r1
1000cfc8:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cfca:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WDT1_CLK_EN;
		break;
1000cfcc:	e13b      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000cfce:	4a9f      	ldr	r2, [pc, #636]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000cfd0:	68d1      	ldr	r1, [r2, #12]
1000cfd2:	4ba2      	ldr	r3, [pc, #648]	; (1000d25c <system_clock_peripheral_disable+0x31c>)
1000cfd4:	400b      	ands	r3, r1
1000cfd6:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cfd8:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART0_CORE_CLK_EN;
		break;
1000cfda:	e134      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000cfdc:	4a9b      	ldr	r2, [pc, #620]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000cfde:	68d1      	ldr	r1, [r2, #12]
1000cfe0:	4b9f      	ldr	r3, [pc, #636]	; (1000d260 <system_clock_peripheral_disable+0x320>)
1000cfe2:	400b      	ands	r3, r1
1000cfe4:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cfe6:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART0_IF_CLK_EN;
		break;
1000cfe8:	e12d      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000cfea:	4a98      	ldr	r2, [pc, #608]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000cfec:	68d1      	ldr	r1, [r2, #12]
1000cfee:	4b9d      	ldr	r3, [pc, #628]	; (1000d264 <system_clock_peripheral_disable+0x324>)
1000cff0:	400b      	ands	r3, r1
1000cff2:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cff4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART1_CORE_CLK_EN;
		break;
1000cff6:	e126      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000cff8:	4a94      	ldr	r2, [pc, #592]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000cffa:	68d1      	ldr	r1, [r2, #12]
1000cffc:	4b9a      	ldr	r3, [pc, #616]	; (1000d268 <system_clock_peripheral_disable+0x328>)
1000cffe:	400b      	ands	r3, r1
1000d000:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d002:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART1_IF_CLK_EN;
		break;
1000d004:	e11f      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000d006:	4a91      	ldr	r2, [pc, #580]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d008:	68d1      	ldr	r1, [r2, #12]
1000d00a:	4b98      	ldr	r3, [pc, #608]	; (1000d26c <system_clock_peripheral_disable+0x32c>)
1000d00c:	400b      	ands	r3, r1
1000d00e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d010:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IRQ_CTRLR_CORE_CLK_EN;
		break;
1000d012:	e118      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_IDRAM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000d014:	4a8d      	ldr	r2, [pc, #564]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d016:	68d1      	ldr	r1, [r2, #12]
1000d018:	4b95      	ldr	r3, [pc, #596]	; (1000d270 <system_clock_peripheral_disable+0x330>)
1000d01a:	400b      	ands	r3, r1
1000d01c:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d01e:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_1_GL_MEM_CLK_EN;
		break;
1000d020:	e111      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_IDRAM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000d022:	4a8a      	ldr	r2, [pc, #552]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d024:	68d1      	ldr	r1, [r2, #12]
1000d026:	4b93      	ldr	r3, [pc, #588]	; (1000d274 <system_clock_peripheral_disable+0x334>)
1000d028:	400b      	ands	r3, r1
1000d02a:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d02c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_2_GL_MEM_CLK_EN;
		break;
1000d02e:	e10a      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_ROM:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000d030:	4a86      	ldr	r2, [pc, #536]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d032:	68d1      	ldr	r1, [r2, #12]
1000d034:	4b90      	ldr	r3, [pc, #576]	; (1000d278 <system_clock_peripheral_disable+0x338>)
1000d036:	400b      	ands	r3, r1
1000d038:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d03a:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ROM:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ROM_MEM_CLK_EN;
		break;
1000d03c:	e103      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_LOW_POWER_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000d03e:	4a83      	ldr	r2, [pc, #524]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d040:	68d1      	ldr	r1, [r2, #12]
1000d042:	4b8e      	ldr	r3, [pc, #568]	; (1000d27c <system_clock_peripheral_disable+0x33c>)
1000d044:	400b      	ands	r3, r1
1000d046:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d048:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_LOW_POWER_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_XBAR_IF_CLK_EN;
		break;
1000d04a:	e0fc      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_AON_WRAPPER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000d04c:	4a7f      	ldr	r2, [pc, #508]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d04e:	68d1      	ldr	r1, [r2, #12]
1000d050:	4b8b      	ldr	r3, [pc, #556]	; (1000d280 <system_clock_peripheral_disable+0x340>)
1000d052:	400b      	ands	r3, r1
1000d054:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d056:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AON_WRAPPER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_AON_WRAPPER_CLK_EN;
		break;
1000d058:	e0f5      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_ARM_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000d05a:	4a7c      	ldr	r2, [pc, #496]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d05c:	68d1      	ldr	r1, [r2, #12]
1000d05e:	4b89      	ldr	r3, [pc, #548]	; (1000d284 <system_clock_peripheral_disable+0x344>)
1000d060:	400b      	ands	r3, r1
1000d062:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d064:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLK_EN;
		break;
1000d066:	e0ee      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_ARM_GATED_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000d068:	4a78      	ldr	r2, [pc, #480]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d06a:	68d1      	ldr	r1, [r2, #12]
1000d06c:	4b86      	ldr	r3, [pc, #536]	; (1000d288 <system_clock_peripheral_disable+0x348>)
1000d06e:	400b      	ands	r3, r1
1000d070:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d072:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_GATED_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLKG_EN;
		break;
1000d074:	e0e7      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_ARM_BLE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000d076:	4a75      	ldr	r2, [pc, #468]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d078:	68d1      	ldr	r1, [r2, #12]
1000d07a:	4b84      	ldr	r3, [pc, #528]	; (1000d28c <system_clock_peripheral_disable+0x34c>)
1000d07c:	400b      	ands	r3, r1
1000d07e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d080:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_BLE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_BLE_MEM_CLK_EN;
		break;
1000d082:	e0e0      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_QDEC0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000d084:	4a71      	ldr	r2, [pc, #452]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d086:	68d1      	ldr	r1, [r2, #12]
1000d088:	4b81      	ldr	r3, [pc, #516]	; (1000d290 <system_clock_peripheral_disable+0x350>)
1000d08a:	400b      	ands	r3, r1
1000d08c:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d08e:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC0_CLK_EN;
		break;
1000d090:	e0d9      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000d092:	4a6e      	ldr	r2, [pc, #440]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d094:	68d1      	ldr	r1, [r2, #12]
1000d096:	4b7f      	ldr	r3, [pc, #508]	; (1000d294 <system_clock_peripheral_disable+0x354>)
1000d098:	400b      	ands	r3, r1
1000d09a:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d09c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC1_CLK_EN;
		break;
1000d09e:	e0d2      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000d0a0:	4a6a      	ldr	r2, [pc, #424]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d0a2:	68d1      	ldr	r1, [r2, #12]
1000d0a4:	4b7c      	ldr	r3, [pc, #496]	; (1000d298 <system_clock_peripheral_disable+0x358>)
1000d0a6:	400b      	ands	r3, r1
1000d0a8:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d0aa:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC2_CLK_EN;
		break;
1000d0ac:	e0cb      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000d0ae:	4a67      	ldr	r2, [pc, #412]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d0b0:	68d1      	ldr	r1, [r2, #12]
1000d0b2:	4b7a      	ldr	r3, [pc, #488]	; (1000d29c <system_clock_peripheral_disable+0x35c>)
1000d0b4:	400b      	ands	r3, r1
1000d0b6:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d0b8:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_I2C1_CORE_CLK_EN;
		break;
1000d0ba:	e0c4      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000d0bc:	4a63      	ldr	r2, [pc, #396]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d0be:	68d1      	ldr	r1, [r2, #12]
1000d0c0:	4b77      	ldr	r3, [pc, #476]	; (1000d2a0 <system_clock_peripheral_disable+0x360>)
1000d0c2:	400b      	ands	r3, r1
1000d0c4:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d0c6:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_CLK_EN;
		break;
1000d0c8:	e0bd      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_EFUSE1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000d0ca:	4a60      	ldr	r2, [pc, #384]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d0cc:	6913      	ldr	r3, [r2, #16]
1000d0ce:	2101      	movs	r1, #1
1000d0d0:	438b      	bics	r3, r1
1000d0d2:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d0d4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE0_CLK_EN;
		break;
1000d0d6:	e0b6      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_EFUSE2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000d0d8:	4a5c      	ldr	r2, [pc, #368]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d0da:	6913      	ldr	r3, [r2, #16]
1000d0dc:	2102      	movs	r1, #2
1000d0de:	438b      	bics	r3, r1
1000d0e0:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d0e2:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE1_CLK_EN;
		break;
1000d0e4:	e0af      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_EFUSE3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000d0e6:	4a59      	ldr	r2, [pc, #356]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d0e8:	6913      	ldr	r3, [r2, #16]
1000d0ea:	2104      	movs	r1, #4
1000d0ec:	438b      	bics	r3, r1
1000d0ee:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d0f0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE2_CLK_EN;
		break;
1000d0f2:	e0a8      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_EFUSE4:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000d0f4:	4a55      	ldr	r2, [pc, #340]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d0f6:	6913      	ldr	r3, [r2, #16]
1000d0f8:	2108      	movs	r1, #8
1000d0fa:	438b      	bics	r3, r1
1000d0fc:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d0fe:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE4:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE3_CLK_EN;
		break;
1000d100:	e0a1      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_EFUSE5:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000d102:	4a52      	ldr	r2, [pc, #328]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d104:	6913      	ldr	r3, [r2, #16]
1000d106:	2110      	movs	r1, #16
1000d108:	438b      	bics	r3, r1
1000d10a:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d10c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE5:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE4_CLK_EN;
		break;
1000d10e:	e09a      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_EFUSE6:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000d110:	4a4e      	ldr	r2, [pc, #312]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d112:	6913      	ldr	r3, [r2, #16]
1000d114:	2120      	movs	r1, #32
1000d116:	438b      	bics	r3, r1
1000d118:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d11a:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE6:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE5_CLK_EN;
		break;
1000d11c:	e093      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_PWM0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000d11e:	4a4b      	ldr	r2, [pc, #300]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d120:	6913      	ldr	r3, [r2, #16]
1000d122:	2140      	movs	r1, #64	; 0x40
1000d124:	438b      	bics	r3, r1
1000d126:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d128:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM0_CLK_EN;
		break;
1000d12a:	e08c      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000d12c:	4a47      	ldr	r2, [pc, #284]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d12e:	6913      	ldr	r3, [r2, #16]
1000d130:	2180      	movs	r1, #128	; 0x80
1000d132:	438b      	bics	r3, r1
1000d134:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d136:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM1_CLK_EN;
		break;
1000d138:	e085      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000d13a:	4a44      	ldr	r2, [pc, #272]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d13c:	6911      	ldr	r1, [r2, #16]
1000d13e:	4b44      	ldr	r3, [pc, #272]	; (1000d250 <system_clock_peripheral_disable+0x310>)
1000d140:	400b      	ands	r3, r1
1000d142:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d144:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM2_CLK_EN;
		break;
1000d146:	e07e      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000d148:	4a40      	ldr	r2, [pc, #256]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d14a:	6911      	ldr	r1, [r2, #16]
1000d14c:	4b55      	ldr	r3, [pc, #340]	; (1000d2a4 <system_clock_peripheral_disable+0x364>)
1000d14e:	400b      	ands	r3, r1
1000d150:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d152:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM3_CLK_EN;
		break;
1000d154:	e077      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_ADC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000d156:	4a3d      	ldr	r2, [pc, #244]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d158:	6911      	ldr	r1, [r2, #16]
1000d15a:	4b53      	ldr	r3, [pc, #332]	; (1000d2a8 <system_clock_peripheral_disable+0x368>)
1000d15c:	400b      	ands	r3, r1
1000d15e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d160:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ADC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SENS_ADC_CLK_EN;
		break;
1000d162:	e070      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000d164:	4a39      	ldr	r2, [pc, #228]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d166:	6911      	ldr	r1, [r2, #16]
1000d168:	4b3a      	ldr	r3, [pc, #232]	; (1000d254 <system_clock_peripheral_disable+0x314>)
1000d16a:	400b      	ands	r3, r1
1000d16c:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d16e:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI0_SCK_PHASE_INT_CLK_EN;
		break;
1000d170:	e069      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000d172:	4a36      	ldr	r2, [pc, #216]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d174:	6911      	ldr	r1, [r2, #16]
1000d176:	4b38      	ldr	r3, [pc, #224]	; (1000d258 <system_clock_peripheral_disable+0x318>)
1000d178:	400b      	ands	r3, r1
1000d17a:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d17c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI1_SCK_PHASE_INT_CLK_EN;
		break;
1000d17e:	e062      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_GPIO_GCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000d180:	4a32      	ldr	r2, [pc, #200]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d182:	6911      	ldr	r1, [r2, #16]
1000d184:	4b35      	ldr	r3, [pc, #212]	; (1000d25c <system_clock_peripheral_disable+0x31c>)
1000d186:	400b      	ands	r3, r1
1000d188:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d18a:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_GPIO_GCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_GPIO_GCLK_EN;
		break;
1000d18c:	e05b      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_TIMER0_GATE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000d18e:	4a2f      	ldr	r2, [pc, #188]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d190:	6911      	ldr	r1, [r2, #16]
1000d192:	4b33      	ldr	r3, [pc, #204]	; (1000d260 <system_clock_peripheral_disable+0x320>)
1000d194:	400b      	ands	r3, r1
1000d196:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d198:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_TIMER0_GATE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_TIMER0_PGCLK_EN;
		break;
1000d19a:	e054      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000d19c:	4a2b      	ldr	r2, [pc, #172]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d19e:	6911      	ldr	r1, [r2, #16]
1000d1a0:	4b30      	ldr	r3, [pc, #192]	; (1000d264 <system_clock_peripheral_disable+0x324>)
1000d1a2:	400b      	ands	r3, r1
1000d1a4:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d1a6:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_CORE_CLK_EN;
		break;
1000d1a8:	e04d      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000d1aa:	4a28      	ldr	r2, [pc, #160]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d1ac:	6911      	ldr	r1, [r2, #16]
1000d1ae:	4b2e      	ldr	r3, [pc, #184]	; (1000d268 <system_clock_peripheral_disable+0x328>)
1000d1b0:	400b      	ands	r3, r1
1000d1b2:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d1b4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_AHB_CLK_EN;
		break;
1000d1b6:	e046      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000d1b8:	4a24      	ldr	r2, [pc, #144]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d1ba:	6911      	ldr	r1, [r2, #16]
1000d1bc:	4b2b      	ldr	r3, [pc, #172]	; (1000d26c <system_clock_peripheral_disable+0x32c>)
1000d1be:	400b      	ands	r3, r1
1000d1c0:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d1c2:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_CORE_CLK_EN;
		break;
1000d1c4:	e03f      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000d1c6:	4a21      	ldr	r2, [pc, #132]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d1c8:	6911      	ldr	r1, [r2, #16]
1000d1ca:	4b29      	ldr	r3, [pc, #164]	; (1000d270 <system_clock_peripheral_disable+0x330>)
1000d1cc:	400b      	ands	r3, r1
1000d1ce:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d1d0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_AHB_CLK_EN;
		break;
1000d1d2:	e038      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_IDRAM1_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000d1d4:	4a1d      	ldr	r2, [pc, #116]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d1d6:	6911      	ldr	r1, [r2, #16]
1000d1d8:	4b26      	ldr	r3, [pc, #152]	; (1000d274 <system_clock_peripheral_disable+0x334>)
1000d1da:	400b      	ands	r3, r1
1000d1dc:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d1de:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_0_MEM_CLK_EN;
		break;
1000d1e0:	e031      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_IDRAM1_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000d1e2:	4a1a      	ldr	r2, [pc, #104]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d1e4:	6911      	ldr	r1, [r2, #16]
1000d1e6:	4b24      	ldr	r3, [pc, #144]	; (1000d278 <system_clock_peripheral_disable+0x338>)
1000d1e8:	400b      	ands	r3, r1
1000d1ea:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d1ec:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_1_MEM_CLK_EN;
		break;
1000d1ee:	e02a      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_IDRAM1_2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000d1f0:	4a16      	ldr	r2, [pc, #88]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d1f2:	6911      	ldr	r1, [r2, #16]
1000d1f4:	4b21      	ldr	r3, [pc, #132]	; (1000d27c <system_clock_peripheral_disable+0x33c>)
1000d1f6:	400b      	ands	r3, r1
1000d1f8:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d1fa:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_2_MEM_CLK_EN;
		break;
1000d1fc:	e023      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_IDRAM2_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000d1fe:	4a13      	ldr	r2, [pc, #76]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d200:	6911      	ldr	r1, [r2, #16]
1000d202:	4b1f      	ldr	r3, [pc, #124]	; (1000d280 <system_clock_peripheral_disable+0x340>)
1000d204:	400b      	ands	r3, r1
1000d206:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d208:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_0_MEM_CLK_EN;
		break;
1000d20a:	e01c      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_IDRAM2_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000d20c:	4a0f      	ldr	r2, [pc, #60]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d20e:	6911      	ldr	r1, [r2, #16]
1000d210:	4b1c      	ldr	r3, [pc, #112]	; (1000d284 <system_clock_peripheral_disable+0x344>)
1000d212:	400b      	ands	r3, r1
1000d214:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d216:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_1_MEM_CLK_EN;
		break;
1000d218:	e015      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_BLE_RXTX:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg &= \
1000d21a:	4a0c      	ldr	r2, [pc, #48]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d21c:	7d13      	ldrb	r3, [r2, #20]
1000d21e:	2101      	movs	r1, #1
1000d220:	438b      	bics	r3, r1
1000d222:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d224:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_RXTX:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg &= \
				~LPMCU_MISC_REGS_BTMCU_CTRL_RXTX_SEQ_CLK_EN;
		break;
1000d226:	e00e      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_BLE_AHB:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg &= \
1000d228:	4a08      	ldr	r2, [pc, #32]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d22a:	7d13      	ldrb	r3, [r2, #20]
1000d22c:	2102      	movs	r1, #2
1000d22e:	438b      	bics	r3, r1
1000d230:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d232:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_AHB:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg &= \
				~LPMCU_MISC_REGS_BTMCU_CTRL_AHB_CLK_EN;
		break;
1000d234:	e007      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_BLE_PERIPH_REGS:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg &= \
1000d236:	4a05      	ldr	r2, [pc, #20]	; (1000d24c <system_clock_peripheral_disable+0x30c>)
1000d238:	7d13      	ldrb	r3, [r2, #20]
1000d23a:	2104      	movs	r1, #4
1000d23c:	438b      	bics	r3, r1
1000d23e:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d240:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_PERIPH_REGS:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg &= \
				~LPMCU_MISC_REGS_BTMCU_CTRL_PERIPH_REGS_CLK_EN;
		break;
1000d242:	e000      	b.n	1000d246 <system_clock_peripheral_disable+0x306>

		default:
			return STATUS_ERR_INVALID_ARG;
1000d244:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
1000d246:	bd00      	pop	{pc}
1000d248:	10016d10 	.word	0x10016d10
1000d24c:	4000b000 	.word	0x4000b000
1000d250:	fffffeff 	.word	0xfffffeff
1000d254:	fffff7ff 	.word	0xfffff7ff
1000d258:	ffffefff 	.word	0xffffefff
1000d25c:	ffffdfff 	.word	0xffffdfff
1000d260:	ffffbfff 	.word	0xffffbfff
1000d264:	ffff7fff 	.word	0xffff7fff
1000d268:	fffeffff 	.word	0xfffeffff
1000d26c:	fffdffff 	.word	0xfffdffff
1000d270:	fffbffff 	.word	0xfffbffff
1000d274:	fff7ffff 	.word	0xfff7ffff
1000d278:	ffefffff 	.word	0xffefffff
1000d27c:	ffdfffff 	.word	0xffdfffff
1000d280:	ffbfffff 	.word	0xffbfffff
1000d284:	ff7fffff 	.word	0xff7fffff
1000d288:	feffffff 	.word	0xfeffffff
1000d28c:	fdffffff 	.word	0xfdffffff
1000d290:	fbffffff 	.word	0xfbffffff
1000d294:	f7ffffff 	.word	0xf7ffffff
1000d298:	efffffff 	.word	0xefffffff
1000d29c:	dfffffff 	.word	0xdfffffff
1000d2a0:	bfffffff 	.word	0xbfffffff
1000d2a4:	fffffdff 	.word	0xfffffdff
1000d2a8:	fffffbff 	.word	0xfffffbff

1000d2ac <system_peripheral_reset>:
 * \return Status of operation.
 * \retval STATUS_OK               Clock config correctly
 * \retval STATUS_ERR_INVALID_ARG  If data is invalid
 */
enum status_code system_peripheral_reset(enum system_peripheral peripheral)
{
1000d2ac:	b500      	push	{lr}
	switch (peripheral) {
1000d2ae:	2843      	cmp	r0, #67	; 0x43
1000d2b0:	d900      	bls.n	1000d2b4 <system_peripheral_reset+0x8>
1000d2b2:	e223      	b.n	1000d6fc <system_peripheral_reset+0x450>
1000d2b4:	0080      	lsls	r0, r0, #2
1000d2b6:	4be0      	ldr	r3, [pc, #896]	; (1000d638 <system_peripheral_reset+0x38c>)
1000d2b8:	581b      	ldr	r3, [r3, r0]
1000d2ba:	469f      	mov	pc, r3
		case PERIPHERAL_LPMCU_CPU:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d2bc:	4bdf      	ldr	r3, [pc, #892]	; (1000d63c <system_peripheral_reset+0x390>)
1000d2be:	6859      	ldr	r1, [r3, #4]
1000d2c0:	2202      	movs	r2, #2
1000d2c2:	4391      	bics	r1, r2
1000d2c4:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CPU_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d2c6:	6859      	ldr	r1, [r3, #4]
1000d2c8:	430a      	orrs	r2, r1
1000d2ca:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d2cc:	2000      	movs	r0, #0
		case PERIPHERAL_LPMCU_CPU:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CPU_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CPU_RSTN;
		break;
1000d2ce:	e216      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d2d0:	4bda      	ldr	r3, [pc, #872]	; (1000d63c <system_peripheral_reset+0x390>)
1000d2d2:	6859      	ldr	r1, [r3, #4]
1000d2d4:	2204      	movs	r2, #4
1000d2d6:	4391      	bics	r1, r2
1000d2d8:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_SYS_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d2da:	6859      	ldr	r1, [r3, #4]
1000d2dc:	430a      	orrs	r2, r1
1000d2de:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d2e0:	2000      	movs	r0, #0
		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_SYS_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_SYS_RSTN;
		break;
1000d2e2:	e20c      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI_FLASH_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d2e4:	4bd5      	ldr	r3, [pc, #852]	; (1000d63c <system_peripheral_reset+0x390>)
1000d2e6:	6859      	ldr	r1, [r3, #4]
1000d2e8:	2208      	movs	r2, #8
1000d2ea:	4391      	bics	r1, r2
1000d2ec:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d2ee:	6859      	ldr	r1, [r3, #4]
1000d2f0:	430a      	orrs	r2, r1
1000d2f2:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d2f4:	2000      	movs	r0, #0
		case PERIPHERAL_SPI_FLASH_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_RSTN;
		break;
1000d2f6:	e202      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d2f8:	4bd0      	ldr	r3, [pc, #832]	; (1000d63c <system_peripheral_reset+0x390>)
1000d2fa:	6859      	ldr	r1, [r3, #4]
1000d2fc:	2210      	movs	r2, #16
1000d2fe:	4391      	bics	r1, r2
1000d300:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d302:	6859      	ldr	r1, [r3, #4]
1000d304:	430a      	orrs	r2, r1
1000d306:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d308:	2000      	movs	r0, #0
		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_CORE_RSTN;
		break;
1000d30a:	e1f8      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d30c:	4bcb      	ldr	r3, [pc, #812]	; (1000d63c <system_peripheral_reset+0x390>)
1000d30e:	6859      	ldr	r1, [r3, #4]
1000d310:	2220      	movs	r2, #32
1000d312:	4391      	bics	r1, r2
1000d314:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d316:	6859      	ldr	r1, [r3, #4]
1000d318:	430a      	orrs	r2, r1
1000d31a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d31c:	2000      	movs	r0, #0
		case PERIPHERAL_SPI0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_IF_RSTN;
		break;
1000d31e:	e1ee      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d320:	4bc6      	ldr	r3, [pc, #792]	; (1000d63c <system_peripheral_reset+0x390>)
1000d322:	6859      	ldr	r1, [r3, #4]
1000d324:	2240      	movs	r2, #64	; 0x40
1000d326:	4391      	bics	r1, r2
1000d328:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_CORE_RESETN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d32a:	6859      	ldr	r1, [r3, #4]
1000d32c:	430a      	orrs	r2, r1
1000d32e:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d330:	2000      	movs	r0, #0
		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_CORE_RESETN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_CORE_RESETN;
		break;
1000d332:	e1e4      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d334:	4bc1      	ldr	r3, [pc, #772]	; (1000d63c <system_peripheral_reset+0x390>)
1000d336:	6859      	ldr	r1, [r3, #4]
1000d338:	2280      	movs	r2, #128	; 0x80
1000d33a:	4391      	bics	r1, r2
1000d33c:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d33e:	6859      	ldr	r1, [r3, #4]
1000d340:	430a      	orrs	r2, r1
1000d342:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d344:	2000      	movs	r0, #0
		case PERIPHERAL_SPI1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_IF_RSTN;
		break;
1000d346:	e1da      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d348:	4bbc      	ldr	r3, [pc, #752]	; (1000d63c <system_peripheral_reset+0x390>)
1000d34a:	6859      	ldr	r1, [r3, #4]
1000d34c:	4abc      	ldr	r2, [pc, #752]	; (1000d640 <system_peripheral_reset+0x394>)
1000d34e:	400a      	ands	r2, r1
1000d350:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d352:	685a      	ldr	r2, [r3, #4]
1000d354:	2180      	movs	r1, #128	; 0x80
1000d356:	0049      	lsls	r1, r1, #1
1000d358:	430a      	orrs	r2, r1
1000d35a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d35c:	2000      	movs	r0, #0
		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_CORE_RSTN;
		break;
1000d35e:	e1ce      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_I2C0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d360:	4bb6      	ldr	r3, [pc, #728]	; (1000d63c <system_peripheral_reset+0x390>)
1000d362:	6859      	ldr	r1, [r3, #4]
1000d364:	4ab7      	ldr	r2, [pc, #732]	; (1000d644 <system_peripheral_reset+0x398>)
1000d366:	400a      	ands	r2, r1
1000d368:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d36a:	685a      	ldr	r2, [r3, #4]
1000d36c:	2180      	movs	r1, #128	; 0x80
1000d36e:	0089      	lsls	r1, r1, #2
1000d370:	430a      	orrs	r2, r1
1000d372:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d374:	2000      	movs	r0, #0
		case PERIPHERAL_I2C0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_IF_RSTN;
		break;
1000d376:	e1c2      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d378:	4bb0      	ldr	r3, [pc, #704]	; (1000d63c <system_peripheral_reset+0x390>)
1000d37a:	6859      	ldr	r1, [r3, #4]
1000d37c:	4ab2      	ldr	r2, [pc, #712]	; (1000d648 <system_peripheral_reset+0x39c>)
1000d37e:	400a      	ands	r2, r1
1000d380:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_GPIO_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d382:	685a      	ldr	r2, [r3, #4]
1000d384:	2180      	movs	r1, #128	; 0x80
1000d386:	00c9      	lsls	r1, r1, #3
1000d388:	430a      	orrs	r2, r1
1000d38a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d38c:	2000      	movs	r0, #0
		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_GPIO_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_GPIO_RSTN;
		break;
1000d38e:	e1b6      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d390:	4baa      	ldr	r3, [pc, #680]	; (1000d63c <system_peripheral_reset+0x390>)
1000d392:	6859      	ldr	r1, [r3, #4]
1000d394:	4aad      	ldr	r2, [pc, #692]	; (1000d64c <system_peripheral_reset+0x3a0>)
1000d396:	400a      	ands	r2, r1
1000d398:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_TIMER0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d39a:	685a      	ldr	r2, [r3, #4]
1000d39c:	2180      	movs	r1, #128	; 0x80
1000d39e:	0109      	lsls	r1, r1, #4
1000d3a0:	430a      	orrs	r2, r1
1000d3a2:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d3a4:	2000      	movs	r0, #0
		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_TIMER0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_TIMER0_RSTN;
		break;
1000d3a6:	e1aa      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d3a8:	4ba4      	ldr	r3, [pc, #656]	; (1000d63c <system_peripheral_reset+0x390>)
1000d3aa:	6859      	ldr	r1, [r3, #4]
1000d3ac:	4aa8      	ldr	r2, [pc, #672]	; (1000d650 <system_peripheral_reset+0x3a4>)
1000d3ae:	400a      	ands	r2, r1
1000d3b0:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d3b2:	685a      	ldr	r2, [r3, #4]
1000d3b4:	2180      	movs	r1, #128	; 0x80
1000d3b6:	0149      	lsls	r1, r1, #5
1000d3b8:	430a      	orrs	r2, r1
1000d3ba:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d3bc:	2000      	movs	r0, #0
		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_CORE_RSTN;
		break;
1000d3be:	e19e      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d3c0:	4b9e      	ldr	r3, [pc, #632]	; (1000d63c <system_peripheral_reset+0x390>)
1000d3c2:	6859      	ldr	r1, [r3, #4]
1000d3c4:	4aa3      	ldr	r2, [pc, #652]	; (1000d654 <system_peripheral_reset+0x3a8>)
1000d3c6:	400a      	ands	r2, r1
1000d3c8:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d3ca:	685a      	ldr	r2, [r3, #4]
1000d3cc:	2180      	movs	r1, #128	; 0x80
1000d3ce:	0189      	lsls	r1, r1, #6
1000d3d0:	430a      	orrs	r2, r1
1000d3d2:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d3d4:	2000      	movs	r0, #0
		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_IF_RSTN;
		break;
1000d3d6:	e192      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d3d8:	4b98      	ldr	r3, [pc, #608]	; (1000d63c <system_peripheral_reset+0x390>)
1000d3da:	6859      	ldr	r1, [r3, #4]
1000d3dc:	4a9e      	ldr	r2, [pc, #632]	; (1000d658 <system_peripheral_reset+0x3ac>)
1000d3de:	400a      	ands	r2, r1
1000d3e0:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d3e2:	685a      	ldr	r2, [r3, #4]
1000d3e4:	2180      	movs	r1, #128	; 0x80
1000d3e6:	01c9      	lsls	r1, r1, #7
1000d3e8:	430a      	orrs	r2, r1
1000d3ea:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d3ec:	2000      	movs	r0, #0
		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_CORE_RSTN;
		break;
1000d3ee:	e186      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d3f0:	4b92      	ldr	r3, [pc, #584]	; (1000d63c <system_peripheral_reset+0x390>)
1000d3f2:	6859      	ldr	r1, [r3, #4]
1000d3f4:	4a99      	ldr	r2, [pc, #612]	; (1000d65c <system_peripheral_reset+0x3b0>)
1000d3f6:	400a      	ands	r2, r1
1000d3f8:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d3fa:	685a      	ldr	r2, [r3, #4]
1000d3fc:	2180      	movs	r1, #128	; 0x80
1000d3fe:	0209      	lsls	r1, r1, #8
1000d400:	430a      	orrs	r2, r1
1000d402:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d404:	2000      	movs	r0, #0
		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_IF_RSTN;
		break;
1000d406:	e17a      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d408:	4b8c      	ldr	r3, [pc, #560]	; (1000d63c <system_peripheral_reset+0x390>)
1000d40a:	6859      	ldr	r1, [r3, #4]
1000d40c:	4a94      	ldr	r2, [pc, #592]	; (1000d660 <system_peripheral_reset+0x3b4>)
1000d40e:	400a      	ands	r2, r1
1000d410:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d412:	685a      	ldr	r2, [r3, #4]
1000d414:	2180      	movs	r1, #128	; 0x80
1000d416:	0249      	lsls	r1, r1, #9
1000d418:	430a      	orrs	r2, r1
1000d41a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d41c:	2000      	movs	r0, #0
		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT0_RSTN;
		break;
1000d41e:	e16e      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d420:	4b86      	ldr	r3, [pc, #536]	; (1000d63c <system_peripheral_reset+0x390>)
1000d422:	6859      	ldr	r1, [r3, #4]
1000d424:	4a8f      	ldr	r2, [pc, #572]	; (1000d664 <system_peripheral_reset+0x3b8>)
1000d426:	400a      	ands	r2, r1
1000d428:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d42a:	685a      	ldr	r2, [r3, #4]
1000d42c:	2180      	movs	r1, #128	; 0x80
1000d42e:	0289      	lsls	r1, r1, #10
1000d430:	430a      	orrs	r2, r1
1000d432:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d434:	2000      	movs	r0, #0
		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT1_RSTN;
		break;
1000d436:	e162      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d438:	4b80      	ldr	r3, [pc, #512]	; (1000d63c <system_peripheral_reset+0x390>)
1000d43a:	6859      	ldr	r1, [r3, #4]
1000d43c:	4a8a      	ldr	r2, [pc, #552]	; (1000d668 <system_peripheral_reset+0x3bc>)
1000d43e:	400a      	ands	r2, r1
1000d440:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_IRQ_CTRLR_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d442:	685a      	ldr	r2, [r3, #4]
1000d444:	2180      	movs	r1, #128	; 0x80
1000d446:	02c9      	lsls	r1, r1, #11
1000d448:	430a      	orrs	r2, r1
1000d44a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d44c:	2000      	movs	r0, #0
		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_IRQ_CTRLR_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_IRQ_CTRLR_CORE_RSTN;
		break;
1000d44e:	e156      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_MBIST:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d450:	4b7a      	ldr	r3, [pc, #488]	; (1000d63c <system_peripheral_reset+0x390>)
1000d452:	6859      	ldr	r1, [r3, #4]
1000d454:	4a85      	ldr	r2, [pc, #532]	; (1000d66c <system_peripheral_reset+0x3c0>)
1000d456:	400a      	ands	r2, r1
1000d458:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_MBIST_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d45a:	685a      	ldr	r2, [r3, #4]
1000d45c:	2180      	movs	r1, #128	; 0x80
1000d45e:	0309      	lsls	r1, r1, #12
1000d460:	430a      	orrs	r2, r1
1000d462:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d464:	2000      	movs	r0, #0
		case PERIPHERAL_MBIST:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_MBIST_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_MBIST_RSTN;
		break;
1000d466:	e14a      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d468:	4b74      	ldr	r3, [pc, #464]	; (1000d63c <system_peripheral_reset+0x390>)
1000d46a:	6859      	ldr	r1, [r3, #4]
1000d46c:	4a80      	ldr	r2, [pc, #512]	; (1000d670 <system_peripheral_reset+0x3c4>)
1000d46e:	400a      	ands	r2, r1
1000d470:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d472:	685a      	ldr	r2, [r3, #4]
1000d474:	2180      	movs	r1, #128	; 0x80
1000d476:	0349      	lsls	r1, r1, #13
1000d478:	430a      	orrs	r2, r1
1000d47a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d47c:	2000      	movs	r0, #0
		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_RSTN;
		break;
1000d47e:	e13e      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_LOW_POWER_APB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d480:	4b6e      	ldr	r3, [pc, #440]	; (1000d63c <system_peripheral_reset+0x390>)
1000d482:	6859      	ldr	r1, [r3, #4]
1000d484:	4a7b      	ldr	r2, [pc, #492]	; (1000d674 <system_peripheral_reset+0x3c8>)
1000d486:	400a      	ands	r2, r1
1000d488:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_XBAR_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d48a:	685a      	ldr	r2, [r3, #4]
1000d48c:	2180      	movs	r1, #128	; 0x80
1000d48e:	0389      	lsls	r1, r1, #14
1000d490:	430a      	orrs	r2, r1
1000d492:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d494:	2000      	movs	r0, #0
		case PERIPHERAL_LOW_POWER_APB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_XBAR_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_XBAR_IF_RSTN;
		break;
1000d496:	e132      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_LPMCU_DEBUG:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d498:	4b68      	ldr	r3, [pc, #416]	; (1000d63c <system_peripheral_reset+0x390>)
1000d49a:	6859      	ldr	r1, [r3, #4]
1000d49c:	4a76      	ldr	r2, [pc, #472]	; (1000d678 <system_peripheral_reset+0x3cc>)
1000d49e:	400a      	ands	r2, r1
1000d4a0:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_DBUG_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d4a2:	685a      	ldr	r2, [r3, #4]
1000d4a4:	2180      	movs	r1, #128	; 0x80
1000d4a6:	03c9      	lsls	r1, r1, #15
1000d4a8:	430a      	orrs	r2, r1
1000d4aa:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d4ac:	2000      	movs	r0, #0
		case PERIPHERAL_LPMCU_DEBUG:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_DBUG_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_DBUG_RSTN;
		break;
1000d4ae:	e126      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_ARM_FREE_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d4b0:	4b62      	ldr	r3, [pc, #392]	; (1000d63c <system_peripheral_reset+0x390>)
1000d4b2:	6859      	ldr	r1, [r3, #4]
1000d4b4:	4a71      	ldr	r2, [pc, #452]	; (1000d67c <system_peripheral_reset+0x3d0>)
1000d4b6:	400a      	ands	r2, r1
1000d4b8:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_FREE_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d4ba:	685a      	ldr	r2, [r3, #4]
1000d4bc:	2180      	movs	r1, #128	; 0x80
1000d4be:	0409      	lsls	r1, r1, #16
1000d4c0:	430a      	orrs	r2, r1
1000d4c2:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d4c4:	2000      	movs	r0, #0
		case PERIPHERAL_ARM_FREE_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_FREE_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_FREE_CLK_RSTN;
		break;
1000d4c6:	e11a      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_ARM_APB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d4c8:	4b5c      	ldr	r3, [pc, #368]	; (1000d63c <system_peripheral_reset+0x390>)
1000d4ca:	6859      	ldr	r1, [r3, #4]
1000d4cc:	4a6c      	ldr	r2, [pc, #432]	; (1000d680 <system_peripheral_reset+0x3d4>)
1000d4ce:	400a      	ands	r2, r1
1000d4d0:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_PRESETN_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d4d2:	685a      	ldr	r2, [r3, #4]
1000d4d4:	2180      	movs	r1, #128	; 0x80
1000d4d6:	0449      	lsls	r1, r1, #17
1000d4d8:	430a      	orrs	r2, r1
1000d4da:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d4dc:	2000      	movs	r0, #0
		case PERIPHERAL_ARM_APB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_PRESETN_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_PRESETN_RSTN;
		break;
1000d4de:	e10e      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_QDEC0:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d4e0:	4b56      	ldr	r3, [pc, #344]	; (1000d63c <system_peripheral_reset+0x390>)
1000d4e2:	6859      	ldr	r1, [r3, #4]
1000d4e4:	4a67      	ldr	r2, [pc, #412]	; (1000d684 <system_peripheral_reset+0x3d8>)
1000d4e6:	400a      	ands	r2, r1
1000d4e8:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d4ea:	685a      	ldr	r2, [r3, #4]
1000d4ec:	2180      	movs	r1, #128	; 0x80
1000d4ee:	0489      	lsls	r1, r1, #18
1000d4f0:	430a      	orrs	r2, r1
1000d4f2:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d4f4:	2000      	movs	r0, #0
		case PERIPHERAL_QDEC0:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC0_RSTN;
		break;
1000d4f6:	e102      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d4f8:	4b50      	ldr	r3, [pc, #320]	; (1000d63c <system_peripheral_reset+0x390>)
1000d4fa:	6859      	ldr	r1, [r3, #4]
1000d4fc:	4a62      	ldr	r2, [pc, #392]	; (1000d688 <system_peripheral_reset+0x3dc>)
1000d4fe:	400a      	ands	r2, r1
1000d500:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d502:	685a      	ldr	r2, [r3, #4]
1000d504:	2180      	movs	r1, #128	; 0x80
1000d506:	04c9      	lsls	r1, r1, #19
1000d508:	430a      	orrs	r2, r1
1000d50a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d50c:	2000      	movs	r0, #0
		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC1_RSTN;
		break;
1000d50e:	e0f6      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d510:	4b4a      	ldr	r3, [pc, #296]	; (1000d63c <system_peripheral_reset+0x390>)
1000d512:	6859      	ldr	r1, [r3, #4]
1000d514:	4a5d      	ldr	r2, [pc, #372]	; (1000d68c <system_peripheral_reset+0x3e0>)
1000d516:	400a      	ands	r2, r1
1000d518:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC2_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d51a:	685a      	ldr	r2, [r3, #4]
1000d51c:	2180      	movs	r1, #128	; 0x80
1000d51e:	0509      	lsls	r1, r1, #20
1000d520:	430a      	orrs	r2, r1
1000d522:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d524:	2000      	movs	r0, #0
		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC2_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC2_RSTN;
		break;
1000d526:	e0ea      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_PWM0:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d528:	4b44      	ldr	r3, [pc, #272]	; (1000d63c <system_peripheral_reset+0x390>)
1000d52a:	6859      	ldr	r1, [r3, #4]
1000d52c:	4a58      	ldr	r2, [pc, #352]	; (1000d690 <system_peripheral_reset+0x3e4>)
1000d52e:	400a      	ands	r2, r1
1000d530:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d532:	685a      	ldr	r2, [r3, #4]
1000d534:	2180      	movs	r1, #128	; 0x80
1000d536:	0549      	lsls	r1, r1, #21
1000d538:	430a      	orrs	r2, r1
1000d53a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d53c:	2000      	movs	r0, #0
		case PERIPHERAL_PWM0:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM0_RSTN;
		break;
1000d53e:	e0de      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d540:	4b3e      	ldr	r3, [pc, #248]	; (1000d63c <system_peripheral_reset+0x390>)
1000d542:	6859      	ldr	r1, [r3, #4]
1000d544:	4a53      	ldr	r2, [pc, #332]	; (1000d694 <system_peripheral_reset+0x3e8>)
1000d546:	400a      	ands	r2, r1
1000d548:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d54a:	685a      	ldr	r2, [r3, #4]
1000d54c:	2180      	movs	r1, #128	; 0x80
1000d54e:	0589      	lsls	r1, r1, #22
1000d550:	430a      	orrs	r2, r1
1000d552:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d554:	2000      	movs	r0, #0
		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM1_RSTN;
		break;
1000d556:	e0d2      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d558:	4b38      	ldr	r3, [pc, #224]	; (1000d63c <system_peripheral_reset+0x390>)
1000d55a:	6859      	ldr	r1, [r3, #4]
1000d55c:	4a4e      	ldr	r2, [pc, #312]	; (1000d698 <system_peripheral_reset+0x3ec>)
1000d55e:	400a      	ands	r2, r1
1000d560:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM2_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d562:	685a      	ldr	r2, [r3, #4]
1000d564:	2180      	movs	r1, #128	; 0x80
1000d566:	05c9      	lsls	r1, r1, #23
1000d568:	430a      	orrs	r2, r1
1000d56a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d56c:	2000      	movs	r0, #0
		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM2_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM2_RSTN;
		break;
1000d56e:	e0c6      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000d570:	4a32      	ldr	r2, [pc, #200]	; (1000d63c <system_peripheral_reset+0x390>)
1000d572:	6853      	ldr	r3, [r2, #4]
1000d574:	005b      	lsls	r3, r3, #1
1000d576:	085b      	lsrs	r3, r3, #1
1000d578:	6053      	str	r3, [r2, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM3_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000d57a:	6853      	ldr	r3, [r2, #4]
1000d57c:	2180      	movs	r1, #128	; 0x80
1000d57e:	0609      	lsls	r1, r1, #24
1000d580:	430b      	orrs	r3, r1
1000d582:	6053      	str	r3, [r2, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d584:	2000      	movs	r0, #0
		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM3_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM3_RSTN;
		break;
1000d586:	e0ba      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000d588:	4b2c      	ldr	r3, [pc, #176]	; (1000d63c <system_peripheral_reset+0x390>)
1000d58a:	891a      	ldrh	r2, [r3, #8]
1000d58c:	2101      	movs	r1, #1
1000d58e:	438a      	bics	r2, r1
1000d590:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_DUALTIMER0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000d592:	8919      	ldrh	r1, [r3, #8]
1000d594:	2201      	movs	r2, #1
1000d596:	430a      	orrs	r2, r1
1000d598:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d59a:	2000      	movs	r0, #0
		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_DUALTIMER0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_DUALTIMER0_RSTN;
		break;
1000d59c:	e0af      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000d59e:	4b27      	ldr	r3, [pc, #156]	; (1000d63c <system_peripheral_reset+0x390>)
1000d5a0:	891a      	ldrh	r2, [r3, #8]
1000d5a2:	2102      	movs	r1, #2
1000d5a4:	438a      	bics	r2, r1
1000d5a6:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000d5a8:	8919      	ldrh	r1, [r3, #8]
1000d5aa:	2202      	movs	r2, #2
1000d5ac:	430a      	orrs	r2, r1
1000d5ae:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d5b0:	2000      	movs	r0, #0
		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_CORE_RSTN;
		break;
1000d5b2:	e0a4      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_I2C1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000d5b4:	4b21      	ldr	r3, [pc, #132]	; (1000d63c <system_peripheral_reset+0x390>)
1000d5b6:	891a      	ldrh	r2, [r3, #8]
1000d5b8:	2104      	movs	r1, #4
1000d5ba:	438a      	bics	r2, r1
1000d5bc:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000d5be:	8919      	ldrh	r1, [r3, #8]
1000d5c0:	2204      	movs	r2, #4
1000d5c2:	430a      	orrs	r2, r1
1000d5c4:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d5c6:	2000      	movs	r0, #0
		case PERIPHERAL_I2C1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_IF_RSTN;
		break;
1000d5c8:	e099      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000d5ca:	4b1c      	ldr	r3, [pc, #112]	; (1000d63c <system_peripheral_reset+0x390>)
1000d5cc:	891a      	ldrh	r2, [r3, #8]
1000d5ce:	2108      	movs	r1, #8
1000d5d0:	438a      	bics	r2, r1
1000d5d2:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000d5d4:	8919      	ldrh	r1, [r3, #8]
1000d5d6:	2208      	movs	r2, #8
1000d5d8:	430a      	orrs	r2, r1
1000d5da:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d5dc:	2000      	movs	r0, #0
		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_CORE_RSTN;
		break;
1000d5de:	e08e      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000d5e0:	4b16      	ldr	r3, [pc, #88]	; (1000d63c <system_peripheral_reset+0x390>)
1000d5e2:	891a      	ldrh	r2, [r3, #8]
1000d5e4:	2110      	movs	r1, #16
1000d5e6:	438a      	bics	r2, r1
1000d5e8:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_AHB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000d5ea:	8919      	ldrh	r1, [r3, #8]
1000d5ec:	2210      	movs	r2, #16
1000d5ee:	430a      	orrs	r2, r1
1000d5f0:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d5f2:	2000      	movs	r0, #0
		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_AHB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_AHB_RSTN;
		break;
1000d5f4:	e083      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000d5f6:	4b11      	ldr	r3, [pc, #68]	; (1000d63c <system_peripheral_reset+0x390>)
1000d5f8:	891a      	ldrh	r2, [r3, #8]
1000d5fa:	2120      	movs	r1, #32
1000d5fc:	438a      	bics	r2, r1
1000d5fe:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000d600:	8919      	ldrh	r1, [r3, #8]
1000d602:	2220      	movs	r2, #32
1000d604:	430a      	orrs	r2, r1
1000d606:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d608:	2000      	movs	r0, #0
		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_CORE_RSTN;
		break;
1000d60a:	e078      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000d60c:	4b0b      	ldr	r3, [pc, #44]	; (1000d63c <system_peripheral_reset+0x390>)
1000d60e:	891a      	ldrh	r2, [r3, #8]
1000d610:	2140      	movs	r1, #64	; 0x40
1000d612:	438a      	bics	r2, r1
1000d614:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_AHB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000d616:	8919      	ldrh	r1, [r3, #8]
1000d618:	2240      	movs	r2, #64	; 0x40
1000d61a:	430a      	orrs	r2, r1
1000d61c:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d61e:	2000      	movs	r0, #0
		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_AHB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_AHB_RSTN;
		break;
1000d620:	e06d      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI0_SCK_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000d622:	4b06      	ldr	r3, [pc, #24]	; (1000d63c <system_peripheral_reset+0x390>)
1000d624:	891a      	ldrh	r2, [r3, #8]
1000d626:	2180      	movs	r1, #128	; 0x80
1000d628:	438a      	bics	r2, r1
1000d62a:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000d62c:	8919      	ldrh	r1, [r3, #8]
1000d62e:	2280      	movs	r2, #128	; 0x80
1000d630:	430a      	orrs	r2, r1
1000d632:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d634:	2000      	movs	r0, #0
		case PERIPHERAL_SPI0_SCK_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_CLK_RSTN;
		break;
1000d636:	e062      	b.n	1000d6fe <system_peripheral_reset+0x452>
1000d638:	10016de8 	.word	0x10016de8
1000d63c:	4000b000 	.word	0x4000b000
1000d640:	fffffeff 	.word	0xfffffeff
1000d644:	fffffdff 	.word	0xfffffdff
1000d648:	fffffbff 	.word	0xfffffbff
1000d64c:	fffff7ff 	.word	0xfffff7ff
1000d650:	ffffefff 	.word	0xffffefff
1000d654:	ffffdfff 	.word	0xffffdfff
1000d658:	ffffbfff 	.word	0xffffbfff
1000d65c:	ffff7fff 	.word	0xffff7fff
1000d660:	fffeffff 	.word	0xfffeffff
1000d664:	fffdffff 	.word	0xfffdffff
1000d668:	fffbffff 	.word	0xfffbffff
1000d66c:	fff7ffff 	.word	0xfff7ffff
1000d670:	ffefffff 	.word	0xffefffff
1000d674:	ffdfffff 	.word	0xffdfffff
1000d678:	ffbfffff 	.word	0xffbfffff
1000d67c:	ff7fffff 	.word	0xff7fffff
1000d680:	feffffff 	.word	0xfeffffff
1000d684:	fdffffff 	.word	0xfdffffff
1000d688:	fbffffff 	.word	0xfbffffff
1000d68c:	f7ffffff 	.word	0xf7ffffff
1000d690:	efffffff 	.word	0xefffffff
1000d694:	dfffffff 	.word	0xdfffffff
1000d698:	bfffffff 	.word	0xbfffffff

		case PERIPHERAL_SPI1_SCK_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000d69c:	4b18      	ldr	r3, [pc, #96]	; (1000d700 <system_peripheral_reset+0x454>)
1000d69e:	8919      	ldrh	r1, [r3, #8]
1000d6a0:	4a18      	ldr	r2, [pc, #96]	; (1000d704 <system_peripheral_reset+0x458>)
1000d6a2:	400a      	ands	r2, r1
1000d6a4:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000d6a6:	8919      	ldrh	r1, [r3, #8]
1000d6a8:	2280      	movs	r2, #128	; 0x80
1000d6aa:	0052      	lsls	r2, r2, #1
1000d6ac:	430a      	orrs	r2, r1
1000d6ae:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d6b0:	2000      	movs	r0, #0
		case PERIPHERAL_SPI1_SCK_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_CLK_RSTN;
		break;
1000d6b2:	e024      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000d6b4:	4b12      	ldr	r3, [pc, #72]	; (1000d700 <system_peripheral_reset+0x454>)
1000d6b6:	8919      	ldrh	r1, [r3, #8]
1000d6b8:	4a13      	ldr	r2, [pc, #76]	; (1000d708 <system_peripheral_reset+0x45c>)
1000d6ba:	400a      	ands	r2, r1
1000d6bc:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_PHASE_INT_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000d6be:	8919      	ldrh	r1, [r3, #8]
1000d6c0:	2280      	movs	r2, #128	; 0x80
1000d6c2:	0092      	lsls	r2, r2, #2
1000d6c4:	430a      	orrs	r2, r1
1000d6c6:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d6c8:	2000      	movs	r0, #0
		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_PHASE_INT_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_PHASE_INT_CLK_RSTN;
		break;
1000d6ca:	e018      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000d6cc:	4b0c      	ldr	r3, [pc, #48]	; (1000d700 <system_peripheral_reset+0x454>)
1000d6ce:	8919      	ldrh	r1, [r3, #8]
1000d6d0:	4a0e      	ldr	r2, [pc, #56]	; (1000d70c <system_peripheral_reset+0x460>)
1000d6d2:	400a      	ands	r2, r1
1000d6d4:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_PHASE_INT_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000d6d6:	8919      	ldrh	r1, [r3, #8]
1000d6d8:	2280      	movs	r2, #128	; 0x80
1000d6da:	00d2      	lsls	r2, r2, #3
1000d6dc:	430a      	orrs	r2, r1
1000d6de:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d6e0:	2000      	movs	r0, #0
		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_PHASE_INT_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_PHASE_INT_CLK_RSTN;
		break;
1000d6e2:	e00c      	b.n	1000d6fe <system_peripheral_reset+0x452>

		case PERIPHERAL_DMA:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000d6e4:	4b06      	ldr	r3, [pc, #24]	; (1000d700 <system_peripheral_reset+0x454>)
1000d6e6:	8919      	ldrh	r1, [r3, #8]
1000d6e8:	4a09      	ldr	r2, [pc, #36]	; (1000d710 <system_peripheral_reset+0x464>)
1000d6ea:	400a      	ands	r2, r1
1000d6ec:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_PROV_DMA_CTRL0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000d6ee:	8919      	ldrh	r1, [r3, #8]
1000d6f0:	2280      	movs	r2, #128	; 0x80
1000d6f2:	0112      	lsls	r2, r2, #4
1000d6f4:	430a      	orrs	r2, r1
1000d6f6:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000d6f8:	2000      	movs	r0, #0
		case PERIPHERAL_DMA:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_PROV_DMA_CTRL0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_PROV_DMA_CTRL0_RSTN;
		break;
1000d6fa:	e000      	b.n	1000d6fe <system_peripheral_reset+0x452>

		default:
			return STATUS_ERR_INVALID_ARG;
1000d6fc:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
1000d6fe:	bd00      	pop	{pc}
1000d700:	4000b000 	.word	0x4000b000
1000d704:	fffffeff 	.word	0xfffffeff
1000d708:	fffffdff 	.word	0xfffffdff
1000d70c:	fffffbff 	.word	0xfffffbff
1000d710:	fffff7ff 	.word	0xfffff7ff

1000d714 <system_register_isr>:
void system_register_isr(enum ram_isr_table_index isr_index,
		uint32_t isr_address)
{
	uint32_t *temp;
	temp = (uint32_t *)(isr_index * 4 + ISR_RAM_MAP_START_ADDRESS);
	*temp = isr_address;
1000d714:	2380      	movs	r3, #128	; 0x80
1000d716:	04db      	lsls	r3, r3, #19
1000d718:	469c      	mov	ip, r3
1000d71a:	4460      	add	r0, ip
1000d71c:	0080      	lsls	r0, r0, #2
1000d71e:	6001      	str	r1, [r0, #0]
}
1000d720:	4770      	bx	lr
1000d722:	46c0      	nop			; (mov r8, r8)

1000d724 <uart_rx0_isr_handler>:
	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
}

static void uart_rx0_isr_handler(void)
{
1000d724:	b570      	push	{r4, r5, r6, lr}
	struct uart_module *module = _uart_instances[0];
1000d726:	4b20      	ldr	r3, [pc, #128]	; (1000d7a8 <uart_rx0_isr_handler+0x84>)
1000d728:	681c      	ldr	r4, [r3, #0]
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->RECEIVE_STATUS.reg;
1000d72a:	6823      	ldr	r3, [r4, #0]
1000d72c:	7d1d      	ldrb	r5, [r3, #20]
1000d72e:	b2ed      	uxtb	r5, r5
	if (flags & UART_RECEIVE_STATUS_FIFO_OVERRUN) {
1000d730:	066a      	lsls	r2, r5, #25
1000d732:	d513      	bpl.n	1000d75c <uart_rx0_isr_handler+0x38>
		/* Store the error code */
		module->status = STATUS_ERR_OVERFLOW;
1000d734:	211e      	movs	r1, #30
1000d736:	2222      	movs	r2, #34	; 0x22
1000d738:	54a1      	strb	r1, [r4, r2]
		/* Disable interrupt */
		module->hw->RX_INTERRUPT_MASK.reg &=
1000d73a:	7e1a      	ldrb	r2, [r3, #24]
1000d73c:	3123      	adds	r1, #35	; 0x23
1000d73e:	438a      	bics	r2, r1
1000d740:	761a      	strb	r2, [r3, #24]
			~(UART_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK |
			SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
		if ((module->callback_enable_mask & (1 << UART_RX_FIFO_OVERRUN)) &&
1000d742:	2321      	movs	r3, #33	; 0x21
1000d744:	5ce3      	ldrb	r3, [r4, r3]
1000d746:	071b      	lsls	r3, r3, #28
1000d748:	d506      	bpl.n	1000d758 <uart_rx0_isr_handler+0x34>
			(module->callback_reg_mask & (1 << UART_RX_FIFO_OVERRUN))) {
1000d74a:	2320      	movs	r3, #32
		module->status = STATUS_ERR_OVERFLOW;
		/* Disable interrupt */
		module->hw->RX_INTERRUPT_MASK.reg &=
			~(UART_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK |
			SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
		if ((module->callback_enable_mask & (1 << UART_RX_FIFO_OVERRUN)) &&
1000d74c:	5ce3      	ldrb	r3, [r4, r3]
1000d74e:	071b      	lsls	r3, r3, #28
1000d750:	d502      	bpl.n	1000d758 <uart_rx0_isr_handler+0x34>
			(module->callback_reg_mask & (1 << UART_RX_FIFO_OVERRUN))) {
			(module->callback[UART_RX_FIFO_OVERRUN])(module);
1000d752:	0020      	movs	r0, r4
1000d754:	6923      	ldr	r3, [r4, #16]
1000d756:	4798      	blx	r3
		}
		/* Flush */
		uint8_t flush = module->hw->RECEIVE_DATA.reg;
1000d758:	6823      	ldr	r3, [r4, #0]
1000d75a:	7c1b      	ldrb	r3, [r3, #16]
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
1000d75c:	07eb      	lsls	r3, r5, #31
1000d75e:	d522      	bpl.n	1000d7a6 <uart_rx0_isr_handler+0x82>
		struct uart_module *const module)
{
	/* Pointer to the hardware module instance */
	Uart *const uart_hw = module->hw;

	uint16_t received_data = (uart_hw->RECEIVE_DATA.reg & UART_RECEIVE_DATA_MASK);
1000d760:	6823      	ldr	r3, [r4, #0]
1000d762:	7c1b      	ldrb	r3, [r3, #16]
1000d764:	b2db      	uxtb	r3, r3

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
1000d766:	6962      	ldr	r2, [r4, #20]
1000d768:	7013      	strb	r3, [r2, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
1000d76a:	6963      	ldr	r3, [r4, #20]
1000d76c:	3301      	adds	r3, #1
1000d76e:	6163      	str	r3, [r4, #20]

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
1000d770:	8ba3      	ldrh	r3, [r4, #28]
1000d772:	3b01      	subs	r3, #1
1000d774:	b29b      	uxth	r3, r3
1000d776:	83a3      	strh	r3, [r4, #28]
		uint8_t flush = module->hw->RECEIVE_DATA.reg;
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
		_uart_read(module);
		if (module->remaining_rx_buffer_length == 0) {
1000d778:	8ba3      	ldrh	r3, [r4, #28]
1000d77a:	b29b      	uxth	r3, r3
1000d77c:	2b00      	cmp	r3, #0
1000d77e:	d112      	bne.n	1000d7a6 <uart_rx0_isr_handler+0x82>
			if ((module->callback_enable_mask & (1 << UART_RX_COMPLETE)) &&
1000d780:	3321      	adds	r3, #33	; 0x21
1000d782:	5ce3      	ldrb	r3, [r4, r3]
1000d784:	075b      	lsls	r3, r3, #29
1000d786:	d50e      	bpl.n	1000d7a6 <uart_rx0_isr_handler+0x82>
				(module->callback_reg_mask & (1 << UART_RX_COMPLETE))) {
1000d788:	2320      	movs	r3, #32
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
		_uart_read(module);
		if (module->remaining_rx_buffer_length == 0) {
			if ((module->callback_enable_mask & (1 << UART_RX_COMPLETE)) &&
1000d78a:	5ce3      	ldrb	r3, [r4, r3]
1000d78c:	075b      	lsls	r3, r3, #29
1000d78e:	d50a      	bpl.n	1000d7a6 <uart_rx0_isr_handler+0x82>
				(module->callback_reg_mask & (1 << UART_RX_COMPLETE))) {
				module->status = STATUS_OK;
1000d790:	2200      	movs	r2, #0
1000d792:	2322      	movs	r3, #34	; 0x22
1000d794:	54e2      	strb	r2, [r4, r3]
				module->hw->RX_INTERRUPT_MASK.reg &=
1000d796:	6822      	ldr	r2, [r4, #0]
1000d798:	7e13      	ldrb	r3, [r2, #24]
1000d79a:	2101      	movs	r1, #1
1000d79c:	438b      	bics	r3, r1
1000d79e:	7613      	strb	r3, [r2, #24]
					~(UART_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
				(module->callback[UART_RX_COMPLETE])(module);
1000d7a0:	68e3      	ldr	r3, [r4, #12]
1000d7a2:	0020      	movs	r0, r4
1000d7a4:	4798      	blx	r3
			}
		}
	}
}
1000d7a6:	bd70      	pop	{r4, r5, r6, pc}
1000d7a8:	10019830 	.word	0x10019830

1000d7ac <uart_tx0_isr_handler>:

static void uart_tx0_isr_handler(void)
{
1000d7ac:	b570      	push	{r4, r5, r6, lr}
	struct uart_module *module = _uart_instances[0];
1000d7ae:	4b21      	ldr	r3, [pc, #132]	; (1000d834 <uart_tx0_isr_handler+0x88>)
1000d7b0:	681c      	ldr	r4, [r3, #0]
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->TRANSMIT_STATUS.reg;
1000d7b2:	6823      	ldr	r3, [r4, #0]
1000d7b4:	791d      	ldrb	r5, [r3, #4]
1000d7b6:	b2ed      	uxtb	r5, r5
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL) {
1000d7b8:	07ea      	lsls	r2, r5, #31
1000d7ba:	d517      	bpl.n	1000d7ec <uart_tx0_isr_handler+0x40>
{
	/* Pointer to the hardware module instance */
	Uart *const uart_hw = module->hw;

	/* Write value will be at least 8-bits long */
	uint8_t data_to_send = *(module->tx_buffer_ptr);
1000d7bc:	69a2      	ldr	r2, [r4, #24]
1000d7be:	7811      	ldrb	r1, [r2, #0]
1000d7c0:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
1000d7c2:	3201      	adds	r2, #1
1000d7c4:	61a2      	str	r2, [r4, #24]

	/* Write the data to send*/
	uart_hw->TRANSMIT_DATA.reg = data_to_send & UART_TRANSMIT_DATA_MASK;
1000d7c6:	7019      	strb	r1, [r3, #0]

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
1000d7c8:	8be3      	ldrh	r3, [r4, #30]
1000d7ca:	3b01      	subs	r3, #1
1000d7cc:	b29b      	uxth	r3, r3
1000d7ce:	83e3      	strh	r3, [r4, #30]
	struct uart_module *module = _uart_instances[0];
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->TRANSMIT_STATUS.reg;
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL) {
		_uart_write(module);
		if (module->remaining_tx_buffer_length == 0) {
1000d7d0:	8be3      	ldrh	r3, [r4, #30]
1000d7d2:	b29b      	uxth	r3, r3
1000d7d4:	2b00      	cmp	r3, #0
1000d7d6:	d109      	bne.n	1000d7ec <uart_tx0_isr_handler+0x40>
			module->hw->TX_INTERRUPT_MASK.reg &=
1000d7d8:	6822      	ldr	r2, [r4, #0]
1000d7da:	7a13      	ldrb	r3, [r2, #8]
1000d7dc:	2101      	movs	r1, #1
1000d7de:	438b      	bics	r3, r1
1000d7e0:	7213      	strb	r3, [r2, #8]
					~UART_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK;
			module->hw->TX_INTERRUPT_MASK.reg |=
1000d7e2:	6822      	ldr	r2, [r4, #0]
1000d7e4:	7a11      	ldrb	r1, [r2, #8]
1000d7e6:	2310      	movs	r3, #16
1000d7e8:	430b      	orrs	r3, r1
1000d7ea:	7213      	strb	r3, [r2, #8]
					UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
		}
	}
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_EMPTY) {
1000d7ec:	06eb      	lsls	r3, r5, #27
1000d7ee:	d512      	bpl.n	1000d816 <uart_tx0_isr_handler+0x6a>
		if ((module->callback_enable_mask & (1 << UART_TX_COMPLETE)) &&
1000d7f0:	2321      	movs	r3, #33	; 0x21
1000d7f2:	5ce3      	ldrb	r3, [r4, r3]
1000d7f4:	07db      	lsls	r3, r3, #31
1000d7f6:	d50e      	bpl.n	1000d816 <uart_tx0_isr_handler+0x6a>
			(module->callback_reg_mask & (1 << UART_TX_COMPLETE))) {
1000d7f8:	2320      	movs	r3, #32
			module->hw->TX_INTERRUPT_MASK.reg |=
					UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
		}
	}
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_EMPTY) {
		if ((module->callback_enable_mask & (1 << UART_TX_COMPLETE)) &&
1000d7fa:	5ce3      	ldrb	r3, [r4, r3]
1000d7fc:	07db      	lsls	r3, r3, #31
1000d7fe:	d50a      	bpl.n	1000d816 <uart_tx0_isr_handler+0x6a>
			(module->callback_reg_mask & (1 << UART_TX_COMPLETE))) {
			module->status = STATUS_OK;
1000d800:	2200      	movs	r2, #0
1000d802:	2322      	movs	r3, #34	; 0x22
1000d804:	54e2      	strb	r2, [r4, r3]
			/* Disable interrupt */
			module->hw->TX_INTERRUPT_MASK.reg &=
1000d806:	6822      	ldr	r2, [r4, #0]
1000d808:	7a13      	ldrb	r3, [r2, #8]
1000d80a:	2110      	movs	r1, #16
1000d80c:	438b      	bics	r3, r1
1000d80e:	7213      	strb	r3, [r2, #8]
				~UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
			(module->callback[UART_TX_COMPLETE])(module);
1000d810:	0020      	movs	r0, r4
1000d812:	6863      	ldr	r3, [r4, #4]
1000d814:	4798      	blx	r3
		}

	}
	if (flags & UART_TRANSMIT_STATUS_CTS_ACTIVE) {
1000d816:	06ab      	lsls	r3, r5, #26
1000d818:	d50a      	bpl.n	1000d830 <uart_tx0_isr_handler+0x84>
		if ((module->callback_enable_mask & (1 << UART_CTS_ACTIVE)) &&
1000d81a:	2321      	movs	r3, #33	; 0x21
1000d81c:	5ce3      	ldrb	r3, [r4, r3]
1000d81e:	079b      	lsls	r3, r3, #30
1000d820:	d506      	bpl.n	1000d830 <uart_tx0_isr_handler+0x84>
			(module->callback_reg_mask & (1 << UART_CTS_ACTIVE))) {
1000d822:	2320      	movs	r3, #32
			(module->callback[UART_TX_COMPLETE])(module);
		}

	}
	if (flags & UART_TRANSMIT_STATUS_CTS_ACTIVE) {
		if ((module->callback_enable_mask & (1 << UART_CTS_ACTIVE)) &&
1000d824:	5ce3      	ldrb	r3, [r4, r3]
1000d826:	079b      	lsls	r3, r3, #30
1000d828:	d502      	bpl.n	1000d830 <uart_tx0_isr_handler+0x84>
			(module->callback_reg_mask & (1 << UART_CTS_ACTIVE))) {
			(module->callback[UART_CTS_ACTIVE])(module);
1000d82a:	68a3      	ldr	r3, [r4, #8]
1000d82c:	0020      	movs	r0, r4
1000d82e:	4798      	blx	r3
		}

	}
}
1000d830:	bd70      	pop	{r4, r5, r6, pc}
1000d832:	46c0      	nop			; (mov r8, r8)
1000d834:	10019830 	.word	0x10019830

1000d838 <uart_rx1_isr_handler>:

static void uart_rx1_isr_handler(void)
{
1000d838:	b570      	push	{r4, r5, r6, lr}
	struct uart_module *module = _uart_instances[1];
1000d83a:	4b20      	ldr	r3, [pc, #128]	; (1000d8bc <uart_rx1_isr_handler+0x84>)
1000d83c:	685c      	ldr	r4, [r3, #4]
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->RECEIVE_STATUS.reg;
1000d83e:	6823      	ldr	r3, [r4, #0]
1000d840:	7d1d      	ldrb	r5, [r3, #20]
1000d842:	b2ed      	uxtb	r5, r5
	if (flags & UART_RECEIVE_STATUS_FIFO_OVERRUN) {
1000d844:	066a      	lsls	r2, r5, #25
1000d846:	d513      	bpl.n	1000d870 <uart_rx1_isr_handler+0x38>
		/* Store the error code */
		module->status = STATUS_ERR_OVERFLOW;
1000d848:	211e      	movs	r1, #30
1000d84a:	2222      	movs	r2, #34	; 0x22
1000d84c:	54a1      	strb	r1, [r4, r2]
		/* Disable interrupt */
		module->hw->RX_INTERRUPT_MASK.reg &=
1000d84e:	7e1a      	ldrb	r2, [r3, #24]
1000d850:	3123      	adds	r1, #35	; 0x23
1000d852:	438a      	bics	r2, r1
1000d854:	761a      	strb	r2, [r3, #24]
			~(UART_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK |
			SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
		if ((module->callback_enable_mask & (1 << UART_RX_FIFO_OVERRUN)) &&
1000d856:	2321      	movs	r3, #33	; 0x21
1000d858:	5ce3      	ldrb	r3, [r4, r3]
1000d85a:	071b      	lsls	r3, r3, #28
1000d85c:	d506      	bpl.n	1000d86c <uart_rx1_isr_handler+0x34>
			(module->callback_reg_mask & (1 << UART_RX_FIFO_OVERRUN))) {
1000d85e:	2320      	movs	r3, #32
		module->status = STATUS_ERR_OVERFLOW;
		/* Disable interrupt */
		module->hw->RX_INTERRUPT_MASK.reg &=
			~(UART_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK |
			SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
		if ((module->callback_enable_mask & (1 << UART_RX_FIFO_OVERRUN)) &&
1000d860:	5ce3      	ldrb	r3, [r4, r3]
1000d862:	071b      	lsls	r3, r3, #28
1000d864:	d502      	bpl.n	1000d86c <uart_rx1_isr_handler+0x34>
			(module->callback_reg_mask & (1 << UART_RX_FIFO_OVERRUN))) {
			(module->callback[UART_RX_FIFO_OVERRUN])(module);
1000d866:	0020      	movs	r0, r4
1000d868:	6923      	ldr	r3, [r4, #16]
1000d86a:	4798      	blx	r3
		}
		/* Flush */
		uint8_t flush = module->hw->RECEIVE_DATA.reg;
1000d86c:	6823      	ldr	r3, [r4, #0]
1000d86e:	7c1b      	ldrb	r3, [r3, #16]
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
1000d870:	07eb      	lsls	r3, r5, #31
1000d872:	d522      	bpl.n	1000d8ba <uart_rx1_isr_handler+0x82>
		struct uart_module *const module)
{
	/* Pointer to the hardware module instance */
	Uart *const uart_hw = module->hw;

	uint16_t received_data = (uart_hw->RECEIVE_DATA.reg & UART_RECEIVE_DATA_MASK);
1000d874:	6823      	ldr	r3, [r4, #0]
1000d876:	7c1b      	ldrb	r3, [r3, #16]
1000d878:	b2db      	uxtb	r3, r3

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
1000d87a:	6962      	ldr	r2, [r4, #20]
1000d87c:	7013      	strb	r3, [r2, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
1000d87e:	6963      	ldr	r3, [r4, #20]
1000d880:	3301      	adds	r3, #1
1000d882:	6163      	str	r3, [r4, #20]

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
1000d884:	8ba3      	ldrh	r3, [r4, #28]
1000d886:	3b01      	subs	r3, #1
1000d888:	b29b      	uxth	r3, r3
1000d88a:	83a3      	strh	r3, [r4, #28]
		uint8_t flush = module->hw->RECEIVE_DATA.reg;
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
		_uart_read(module);
		if (module->remaining_rx_buffer_length == 0) {
1000d88c:	8ba3      	ldrh	r3, [r4, #28]
1000d88e:	b29b      	uxth	r3, r3
1000d890:	2b00      	cmp	r3, #0
1000d892:	d112      	bne.n	1000d8ba <uart_rx1_isr_handler+0x82>
			if ((module->callback_enable_mask & (1 << UART_RX_COMPLETE)) &&
1000d894:	3321      	adds	r3, #33	; 0x21
1000d896:	5ce3      	ldrb	r3, [r4, r3]
1000d898:	075b      	lsls	r3, r3, #29
1000d89a:	d50e      	bpl.n	1000d8ba <uart_rx1_isr_handler+0x82>
				(module->callback_reg_mask & (1 << UART_RX_COMPLETE))) {
1000d89c:	2320      	movs	r3, #32
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
		_uart_read(module);
		if (module->remaining_rx_buffer_length == 0) {
			if ((module->callback_enable_mask & (1 << UART_RX_COMPLETE)) &&
1000d89e:	5ce3      	ldrb	r3, [r4, r3]
1000d8a0:	075b      	lsls	r3, r3, #29
1000d8a2:	d50a      	bpl.n	1000d8ba <uart_rx1_isr_handler+0x82>
				(module->callback_reg_mask & (1 << UART_RX_COMPLETE))) {
				module->status = STATUS_OK;
1000d8a4:	2200      	movs	r2, #0
1000d8a6:	2322      	movs	r3, #34	; 0x22
1000d8a8:	54e2      	strb	r2, [r4, r3]
				module->hw->RX_INTERRUPT_MASK.reg &=
1000d8aa:	6822      	ldr	r2, [r4, #0]
1000d8ac:	7e13      	ldrb	r3, [r2, #24]
1000d8ae:	2101      	movs	r1, #1
1000d8b0:	438b      	bics	r3, r1
1000d8b2:	7613      	strb	r3, [r2, #24]
					~(UART_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
				(module->callback[UART_RX_COMPLETE])(module);
1000d8b4:	68e3      	ldr	r3, [r4, #12]
1000d8b6:	0020      	movs	r0, r4
1000d8b8:	4798      	blx	r3
			}
		}
	}
}
1000d8ba:	bd70      	pop	{r4, r5, r6, pc}
1000d8bc:	10019830 	.word	0x10019830

1000d8c0 <uart_tx1_isr_handler>:

static void uart_tx1_isr_handler(void)
{
1000d8c0:	b570      	push	{r4, r5, r6, lr}
	struct uart_module *module = _uart_instances[1];
1000d8c2:	4b21      	ldr	r3, [pc, #132]	; (1000d948 <uart_tx1_isr_handler+0x88>)
1000d8c4:	685c      	ldr	r4, [r3, #4]
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->TRANSMIT_STATUS.reg;
1000d8c6:	6823      	ldr	r3, [r4, #0]
1000d8c8:	791d      	ldrb	r5, [r3, #4]
1000d8ca:	b2ed      	uxtb	r5, r5
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL) {
1000d8cc:	07ea      	lsls	r2, r5, #31
1000d8ce:	d517      	bpl.n	1000d900 <uart_tx1_isr_handler+0x40>
{
	/* Pointer to the hardware module instance */
	Uart *const uart_hw = module->hw;

	/* Write value will be at least 8-bits long */
	uint8_t data_to_send = *(module->tx_buffer_ptr);
1000d8d0:	69a2      	ldr	r2, [r4, #24]
1000d8d2:	7811      	ldrb	r1, [r2, #0]
1000d8d4:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
1000d8d6:	3201      	adds	r2, #1
1000d8d8:	61a2      	str	r2, [r4, #24]

	/* Write the data to send*/
	uart_hw->TRANSMIT_DATA.reg = data_to_send & UART_TRANSMIT_DATA_MASK;
1000d8da:	7019      	strb	r1, [r3, #0]

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
1000d8dc:	8be3      	ldrh	r3, [r4, #30]
1000d8de:	3b01      	subs	r3, #1
1000d8e0:	b29b      	uxth	r3, r3
1000d8e2:	83e3      	strh	r3, [r4, #30]
	struct uart_module *module = _uart_instances[1];
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->TRANSMIT_STATUS.reg;
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL) {
		_uart_write(module);
		if (module->remaining_tx_buffer_length == 0) {
1000d8e4:	8be3      	ldrh	r3, [r4, #30]
1000d8e6:	b29b      	uxth	r3, r3
1000d8e8:	2b00      	cmp	r3, #0
1000d8ea:	d109      	bne.n	1000d900 <uart_tx1_isr_handler+0x40>
			module->hw->TX_INTERRUPT_MASK.reg &=
1000d8ec:	6822      	ldr	r2, [r4, #0]
1000d8ee:	7a13      	ldrb	r3, [r2, #8]
1000d8f0:	2101      	movs	r1, #1
1000d8f2:	438b      	bics	r3, r1
1000d8f4:	7213      	strb	r3, [r2, #8]
					~UART_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK;
			module->hw->TX_INTERRUPT_MASK.reg |=
1000d8f6:	6822      	ldr	r2, [r4, #0]
1000d8f8:	7a11      	ldrb	r1, [r2, #8]
1000d8fa:	2310      	movs	r3, #16
1000d8fc:	430b      	orrs	r3, r1
1000d8fe:	7213      	strb	r3, [r2, #8]
					UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
		}
	}
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_EMPTY) {
1000d900:	06eb      	lsls	r3, r5, #27
1000d902:	d512      	bpl.n	1000d92a <uart_tx1_isr_handler+0x6a>
		if ((module->callback_enable_mask & (1 << UART_TX_COMPLETE)) &&
1000d904:	2321      	movs	r3, #33	; 0x21
1000d906:	5ce3      	ldrb	r3, [r4, r3]
1000d908:	07db      	lsls	r3, r3, #31
1000d90a:	d50e      	bpl.n	1000d92a <uart_tx1_isr_handler+0x6a>
			(module->callback_reg_mask & (1 << UART_TX_COMPLETE))) {
1000d90c:	2320      	movs	r3, #32
			module->hw->TX_INTERRUPT_MASK.reg |=
					UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
		}
	}
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_EMPTY) {
		if ((module->callback_enable_mask & (1 << UART_TX_COMPLETE)) &&
1000d90e:	5ce3      	ldrb	r3, [r4, r3]
1000d910:	07db      	lsls	r3, r3, #31
1000d912:	d50a      	bpl.n	1000d92a <uart_tx1_isr_handler+0x6a>
			(module->callback_reg_mask & (1 << UART_TX_COMPLETE))) {
			module->status = STATUS_OK;
1000d914:	2200      	movs	r2, #0
1000d916:	2322      	movs	r3, #34	; 0x22
1000d918:	54e2      	strb	r2, [r4, r3]
			/* Disable interrupt */
			module->hw->TX_INTERRUPT_MASK.reg &=
1000d91a:	6822      	ldr	r2, [r4, #0]
1000d91c:	7a13      	ldrb	r3, [r2, #8]
1000d91e:	2110      	movs	r1, #16
1000d920:	438b      	bics	r3, r1
1000d922:	7213      	strb	r3, [r2, #8]
				~UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
			(module->callback[UART_TX_COMPLETE])(module);
1000d924:	0020      	movs	r0, r4
1000d926:	6863      	ldr	r3, [r4, #4]
1000d928:	4798      	blx	r3
		}

	}
	if (flags & UART_TRANSMIT_STATUS_CTS_ACTIVE) {
1000d92a:	06ab      	lsls	r3, r5, #26
1000d92c:	d50a      	bpl.n	1000d944 <uart_tx1_isr_handler+0x84>
		if ((module->callback_enable_mask & (1 << UART_CTS_ACTIVE)) &&
1000d92e:	2321      	movs	r3, #33	; 0x21
1000d930:	5ce3      	ldrb	r3, [r4, r3]
1000d932:	079b      	lsls	r3, r3, #30
1000d934:	d506      	bpl.n	1000d944 <uart_tx1_isr_handler+0x84>
			(module->callback_reg_mask & (1 << UART_CTS_ACTIVE))) {
1000d936:	2320      	movs	r3, #32
			(module->callback[UART_TX_COMPLETE])(module);
		}

	}
	if (flags & UART_TRANSMIT_STATUS_CTS_ACTIVE) {
		if ((module->callback_enable_mask & (1 << UART_CTS_ACTIVE)) &&
1000d938:	5ce3      	ldrb	r3, [r4, r3]
1000d93a:	079b      	lsls	r3, r3, #30
1000d93c:	d502      	bpl.n	1000d944 <uart_tx1_isr_handler+0x84>
			(module->callback_reg_mask & (1 << UART_CTS_ACTIVE))) {
			(module->callback[UART_CTS_ACTIVE])(module);
1000d93e:	68a3      	ldr	r3, [r4, #8]
1000d940:	0020      	movs	r0, r4
1000d942:	4798      	blx	r3
		}

	}
}
1000d944:	bd70      	pop	{r4, r5, r6, pc}
1000d946:	46c0      	nop			; (mov r8, r8)
1000d948:	10019830 	.word	0x10019830

1000d94c <uart_get_config_defaults>:
 * \param[out] config  Pointer to configuration structure to be initiated
 */
void uart_get_config_defaults(
		struct uart_config *const config)
{
	config->baud_rate = 115200;
1000d94c:	23e1      	movs	r3, #225	; 0xe1
1000d94e:	025b      	lsls	r3, r3, #9
1000d950:	6003      	str	r3, [r0, #0]
	config->data_bits = UART_8_BITS;
1000d952:	2300      	movs	r3, #0
1000d954:	7103      	strb	r3, [r0, #4]
	config->stop_bits = UART_1_STOP_BIT;
1000d956:	7143      	strb	r3, [r0, #5]
	config->parity = UART_NO_PARITY;
1000d958:	7183      	strb	r3, [r0, #6]
	config->flow_control = false;
1000d95a:	71c3      	strb	r3, [r0, #7]

	config->pin_number_pad[0] = PIN_LP_GPIO_2;
1000d95c:	3302      	adds	r3, #2
1000d95e:	6083      	str	r3, [r0, #8]
	config->pin_number_pad[1] = PIN_LP_GPIO_3;
1000d960:	2203      	movs	r2, #3
1000d962:	60c2      	str	r2, [r0, #12]
	config->pin_number_pad[2] = PIN_LP_GPIO_4;
1000d964:	3201      	adds	r2, #1
1000d966:	6102      	str	r2, [r0, #16]
	config->pin_number_pad[3] = PIN_LP_GPIO_5;
1000d968:	3201      	adds	r2, #1
1000d96a:	6142      	str	r2, [r0, #20]

	config->pinmux_sel_pad[0] = MUX_LP_GPIO_2_UART0_RXD;
1000d96c:	6183      	str	r3, [r0, #24]
	config->pinmux_sel_pad[1] = MUX_LP_GPIO_3_UART0_TXD;
1000d96e:	61c3      	str	r3, [r0, #28]
	config->pinmux_sel_pad[2] = MUX_LP_GPIO_4_UART0_CTS;
1000d970:	6203      	str	r3, [r0, #32]
	config->pinmux_sel_pad[3] = MUX_LP_GPIO_5_UART0_RTS;
1000d972:	6243      	str	r3, [r0, #36]	; 0x24
}
1000d974:	4770      	bx	lr
1000d976:	46c0      	nop			; (mov r8, r8)

1000d978 <uart_init>:
 *
 * \retval STATUS_OK                       The initialization was successful
 */
enum status_code uart_init(struct uart_module *const module, Uart * const hw,
		const struct uart_config *const config)
{
1000d978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000d97a:	464f      	mov	r7, r9
1000d97c:	4646      	mov	r6, r8
1000d97e:	b4c0      	push	{r6, r7}
1000d980:	0005      	movs	r5, r0
1000d982:	0017      	movs	r7, r2

	uint8_t config_temp = 0;
	uint8_t i,index;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
1000d984:	6001      	str	r1, [r0, #0]

	for (i = 0; i < UART_CALLBACK_N; i++) {
		module->callback[i] = NULL;
1000d986:	2300      	movs	r3, #0
1000d988:	6043      	str	r3, [r0, #4]
1000d98a:	6083      	str	r3, [r0, #8]
1000d98c:	60c3      	str	r3, [r0, #12]
1000d98e:	6103      	str	r3, [r0, #16]
	}
	module->rx_buffer_ptr = NULL;
1000d990:	6143      	str	r3, [r0, #20]
	module->tx_buffer_ptr = NULL;
1000d992:	6183      	str	r3, [r0, #24]
	module->remaining_rx_buffer_length = 0;
1000d994:	2200      	movs	r2, #0
1000d996:	8383      	strh	r3, [r0, #28]
	module->remaining_tx_buffer_length = 0;
1000d998:	83c3      	strh	r3, [r0, #30]
	module->callback_reg_mask = 0;
1000d99a:	3320      	adds	r3, #32
1000d99c:	54c2      	strb	r2, [r0, r3]
	module->callback_enable_mask = 0;
1000d99e:	3301      	adds	r3, #1
1000d9a0:	54c2      	strb	r2, [r0, r3]
	module->status = STATUS_OK;
1000d9a2:	3301      	adds	r3, #1
1000d9a4:	54c2      	strb	r2, [r0, r3]

	if (hw == UART0) {
1000d9a6:	4b55      	ldr	r3, [pc, #340]	; (1000dafc <uart_init+0x184>)
1000d9a8:	4299      	cmp	r1, r3
1000d9aa:	d118      	bne.n	1000d9de <uart_init+0x66>
		system_peripheral_reset(PERIPHERAL_UART0_CORE);
1000d9ac:	2009      	movs	r0, #9
1000d9ae:	4c54      	ldr	r4, [pc, #336]	; (1000db00 <uart_init+0x188>)
1000d9b0:	47a0      	blx	r4
		system_peripheral_reset(PERIPHERAL_UART0_IF);
1000d9b2:	200a      	movs	r0, #10
1000d9b4:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_UART0_CORE);
1000d9b6:	2009      	movs	r0, #9
1000d9b8:	4c52      	ldr	r4, [pc, #328]	; (1000db04 <uart_init+0x18c>)
1000d9ba:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_UART0_IF);
1000d9bc:	200a      	movs	r0, #10
1000d9be:	47a0      	blx	r4
		_uart_instances[0] = module;
1000d9c0:	4b51      	ldr	r3, [pc, #324]	; (1000db08 <uart_init+0x190>)
1000d9c2:	601d      	str	r5, [r3, #0]
		system_register_isr(RAM_ISR_TABLE_UARTRX0_INDEX, (uint32_t)uart_rx0_isr_handler);
1000d9c4:	4951      	ldr	r1, [pc, #324]	; (1000db0c <uart_init+0x194>)
1000d9c6:	2010      	movs	r0, #16
1000d9c8:	4c51      	ldr	r4, [pc, #324]	; (1000db10 <uart_init+0x198>)
1000d9ca:	47a0      	blx	r4
		system_register_isr(RAM_ISR_TABLE_UARTTX0_INDEX, (uint32_t)uart_tx0_isr_handler);
1000d9cc:	4951      	ldr	r1, [pc, #324]	; (1000db14 <uart_init+0x19c>)
1000d9ce:	2011      	movs	r0, #17
1000d9d0:	47a0      	blx	r4
1000d9d2:	4b51      	ldr	r3, [pc, #324]	; (1000db18 <uart_init+0x1a0>)
1000d9d4:	2201      	movs	r2, #1
1000d9d6:	601a      	str	r2, [r3, #0]
1000d9d8:	3201      	adds	r2, #1
1000d9da:	601a      	str	r2, [r3, #0]
1000d9dc:	e01a      	b.n	1000da14 <uart_init+0x9c>
		NVIC_EnableIRQ(UART0_RX_IRQn);
		NVIC_EnableIRQ(UART0_TX_IRQn);
	} else if (hw == UART1) {
1000d9de:	4b4f      	ldr	r3, [pc, #316]	; (1000db1c <uart_init+0x1a4>)
1000d9e0:	4299      	cmp	r1, r3
1000d9e2:	d117      	bne.n	1000da14 <uart_init+0x9c>
		system_peripheral_reset(PERIPHERAL_UART1_CORE);
1000d9e4:	200b      	movs	r0, #11
1000d9e6:	4c46      	ldr	r4, [pc, #280]	; (1000db00 <uart_init+0x188>)
1000d9e8:	47a0      	blx	r4
		system_peripheral_reset(PERIPHERAL_UART1_IF);
1000d9ea:	200c      	movs	r0, #12
1000d9ec:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_UART1_CORE);
1000d9ee:	200b      	movs	r0, #11
1000d9f0:	4c44      	ldr	r4, [pc, #272]	; (1000db04 <uart_init+0x18c>)
1000d9f2:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_UART1_IF);
1000d9f4:	200c      	movs	r0, #12
1000d9f6:	47a0      	blx	r4
		_uart_instances[1] = module;
1000d9f8:	4b43      	ldr	r3, [pc, #268]	; (1000db08 <uart_init+0x190>)
1000d9fa:	605d      	str	r5, [r3, #4]
		system_register_isr(RAM_ISR_TABLE_UARTRX1_INDEX, (uint32_t)uart_rx1_isr_handler);
1000d9fc:	4948      	ldr	r1, [pc, #288]	; (1000db20 <uart_init+0x1a8>)
1000d9fe:	2012      	movs	r0, #18
1000da00:	4c43      	ldr	r4, [pc, #268]	; (1000db10 <uart_init+0x198>)
1000da02:	47a0      	blx	r4
		system_register_isr(RAM_ISR_TABLE_UARTTX1_INDEX, (uint32_t)uart_tx1_isr_handler);
1000da04:	4947      	ldr	r1, [pc, #284]	; (1000db24 <uart_init+0x1ac>)
1000da06:	2013      	movs	r0, #19
1000da08:	47a0      	blx	r4
1000da0a:	4b43      	ldr	r3, [pc, #268]	; (1000db18 <uart_init+0x1a0>)
1000da0c:	2204      	movs	r2, #4
1000da0e:	601a      	str	r2, [r3, #0]
1000da10:	3204      	adds	r2, #4
1000da12:	601a      	str	r2, [r3, #0]
		NVIC_EnableIRQ(UART1_RX_IRQn);
		NVIC_EnableIRQ(UART1_TX_IRQn);
	}

	/* Set the pinmux for this UART module. */
	if(config->flow_control) {
1000da14:	79fb      	ldrb	r3, [r7, #7]
		index = 4;
1000da16:	2204      	movs	r2, #4
1000da18:	4690      	mov	r8, r2
		NVIC_EnableIRQ(UART1_RX_IRQn);
		NVIC_EnableIRQ(UART1_TX_IRQn);
	}

	/* Set the pinmux for this UART module. */
	if(config->flow_control) {
1000da1a:	2b00      	cmp	r3, #0
1000da1c:	d152      	bne.n	1000dac4 <uart_init+0x14c>
		index = 4;
	} else {
		index = 2;
1000da1e:	3302      	adds	r3, #2
1000da20:	4698      	mov	r8, r3
1000da22:	e04f      	b.n	1000dac4 <uart_init+0x14c>
#if (BTLC1000)
    index = 2;  /* BTLC1000 has no flow control function. */
#endif

	for(i = 0; i < index; i++) {
		gpio_pinmux_cofiguration(config->pin_number_pad[i], \
1000da24:	8a31      	ldrh	r1, [r6, #16]
1000da26:	ce01      	ldmia	r6!, {r0}
1000da28:	b2c0      	uxtb	r0, r0
1000da2a:	47c8      	blx	r9

#if (BTLC1000)
    index = 2;  /* BTLC1000 has no flow control function. */
#endif

	for(i = 0; i < index; i++) {
1000da2c:	3401      	adds	r4, #1
1000da2e:	b2e4      	uxtb	r4, r4
1000da30:	4544      	cmp	r4, r8
1000da32:	d3f7      	bcc.n	1000da24 <uart_init+0xac>
		gpio_pinmux_cofiguration(config->pin_number_pad[i], \
								(uint16_t)(config->pinmux_sel_pad[i]));
	}

	/* empty UART FIFO */
	while (module->hw->RECEIVE_STATUS.reg & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
1000da34:	682b      	ldr	r3, [r5, #0]
1000da36:	7d1a      	ldrb	r2, [r3, #20]
1000da38:	07d2      	lsls	r2, r2, #31
1000da3a:	d504      	bpl.n	1000da46 <uart_init+0xce>
1000da3c:	2101      	movs	r1, #1
		i = module->hw->RECEIVE_DATA.reg;
1000da3e:	7c1a      	ldrb	r2, [r3, #16]
		gpio_pinmux_cofiguration(config->pin_number_pad[i], \
								(uint16_t)(config->pinmux_sel_pad[i]));
	}

	/* empty UART FIFO */
	while (module->hw->RECEIVE_STATUS.reg & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
1000da40:	7d1a      	ldrb	r2, [r3, #20]
1000da42:	420a      	tst	r2, r1
1000da44:	d1fb      	bne.n	1000da3e <uart_init+0xc6>
		i = module->hw->RECEIVE_DATA.reg;
	}
	
	/* reset configuration register */
	module->hw->UART_CONFIGURATION.reg = 0;
1000da46:	2100      	movs	r1, #0
1000da48:	2220      	movs	r2, #32
1000da4a:	5499      	strb	r1, [r3, r2]

	/* program the uart configuration. */
	if(config->flow_control) {
1000da4c:	79fb      	ldrb	r3, [r7, #7]
		config_temp |= UART_CONFIGURATION_CTS_ENABLE_1;
1000da4e:	1e59      	subs	r1, r3, #1
1000da50:	418b      	sbcs	r3, r1
1000da52:	0159      	lsls	r1, r3, #5
	}
	config_temp |= config->data_bits;
	config_temp |= config->stop_bits;
1000da54:	793b      	ldrb	r3, [r7, #4]
1000da56:	797a      	ldrb	r2, [r7, #5]
1000da58:	4313      	orrs	r3, r2
1000da5a:	430b      	orrs	r3, r1
	switch(config->parity) {
1000da5c:	79ba      	ldrb	r2, [r7, #6]
1000da5e:	2a02      	cmp	r2, #2
1000da60:	d00d      	beq.n	1000da7e <uart_init+0x106>
1000da62:	b2d1      	uxtb	r1, r2
1000da64:	2902      	cmp	r1, #2
1000da66:	d802      	bhi.n	1000da6e <uart_init+0xf6>
1000da68:	2a01      	cmp	r2, #1
1000da6a:	d005      	beq.n	1000da78 <uart_init+0x100>
1000da6c:	e00f      	b.n	1000da8e <uart_init+0x116>
1000da6e:	2a03      	cmp	r2, #3
1000da70:	d008      	beq.n	1000da84 <uart_init+0x10c>
1000da72:	2a04      	cmp	r2, #4
1000da74:	d009      	beq.n	1000da8a <uart_init+0x112>
1000da76:	e00a      	b.n	1000da8e <uart_init+0x116>
		case UART_NO_PARITY:
			config_temp |= UART_CONFIGURATION_PARITY_ENABLE_0;
			break;

		case UART_EVEN_PARITY:
			config_temp |= UART_CONFIGURATION_PARITY_ENABLE_1;
1000da78:	2202      	movs	r2, #2
1000da7a:	4313      	orrs	r3, r2
			config_temp |= UART_CONFIGURATION_PARITY_MODE_0;
			break;
1000da7c:	e007      	b.n	1000da8e <uart_init+0x116>

		case UART_ODD_PARITY:
			config_temp |= UART_CONFIGURATION_PARITY_ENABLE_1;
			config_temp |= UART_CONFIGURATION_PARITY_MODE_1;
1000da7e:	2206      	movs	r2, #6
1000da80:	4313      	orrs	r3, r2
			break;
1000da82:	e004      	b.n	1000da8e <uart_init+0x116>

		case UART_SPACE_PARITY:
			config_temp |= UART_CONFIGURATION_PARITY_ENABLE_1;
			config_temp |= UART_CONFIGURATION_PARITY_MODE_2;
1000da84:	220a      	movs	r2, #10
1000da86:	4313      	orrs	r3, r2
			break;
1000da88:	e001      	b.n	1000da8e <uart_init+0x116>

		case UART_MARK_PARITY:
			config_temp |= UART_CONFIGURATION_PARITY_ENABLE_1;
			config_temp |= UART_CONFIGURATION_PARITY_MODE_3;
1000da8a:	220e      	movs	r2, #14
1000da8c:	4313      	orrs	r3, r2
			break;

		default:
			break;
	}	
	module->hw->UART_CONFIGURATION.reg = config_temp;
1000da8e:	2220      	movs	r2, #32
1000da90:	6829      	ldr	r1, [r5, #0]
1000da92:	548b      	strb	r3, [r1, r2]

	/* Calculate the baud rate. */
	uart_set_baudrate(module, config->baud_rate);
1000da94:	683e      	ldr	r6, [r7, #0]
	uint16_t integerpart = 0;
	uint8_t fractionalpart = 0;
	uint32_t diff;
	uint8_t i = 0;

	clock = system_clock_get_value();
1000da96:	4b24      	ldr	r3, [pc, #144]	; (1000db28 <uart_init+0x1b0>)
1000da98:	4798      	blx	r3
1000da9a:	0004      	movs	r4, r0
	integerpart = clock / baud_rate;
1000da9c:	0031      	movs	r1, r6
1000da9e:	4b23      	ldr	r3, [pc, #140]	; (1000db2c <uart_init+0x1b4>)
1000daa0:	4798      	blx	r3
1000daa2:	b282      	uxth	r2, r0
	diff = clock - (baud_rate * integerpart);
1000daa4:	0400      	lsls	r0, r0, #16
1000daa6:	0c00      	lsrs	r0, r0, #16
1000daa8:	4370      	muls	r0, r6
1000daaa:	1a20      	subs	r0, r4, r0
	i = 0;
	while(diff > (baud_rate / 16)) {
1000daac:	0931      	lsrs	r1, r6, #4
1000daae:	4288      	cmp	r0, r1
1000dab0:	d906      	bls.n	1000dac0 <uart_init+0x148>
1000dab2:	2300      	movs	r3, #0
		i++;
1000dab4:	3301      	adds	r3, #1
1000dab6:	b2db      	uxtb	r3, r3
		diff -= (baud_rate / 16);
1000dab8:	1a40      	subs	r0, r0, r1

	clock = system_clock_get_value();
	integerpart = clock / baud_rate;
	diff = clock - (baud_rate * integerpart);
	i = 0;
	while(diff > (baud_rate / 16)) {
1000daba:	4288      	cmp	r0, r1
1000dabc:	d8fa      	bhi.n	1000dab4 <uart_init+0x13c>
1000dabe:	e007      	b.n	1000dad0 <uart_init+0x158>
	uint8_t i = 0;

	clock = system_clock_get_value();
	integerpart = clock / baud_rate;
	diff = clock - (baud_rate * integerpart);
	i = 0;
1000dac0:	2300      	movs	r3, #0
1000dac2:	e005      	b.n	1000dad0 <uart_init+0x158>
1000dac4:	003e      	movs	r6, r7
1000dac6:	3608      	adds	r6, #8
 *
 * \retval STATUS_OK                       The initialization was successful
 */
enum status_code uart_init(struct uart_module *const module, Uart * const hw,
		const struct uart_config *const config)
{
1000dac8:	2400      	movs	r4, #0
#if (BTLC1000)
    index = 2;  /* BTLC1000 has no flow control function. */
#endif

	for(i = 0; i < index; i++) {
		gpio_pinmux_cofiguration(config->pin_number_pad[i], \
1000daca:	4b19      	ldr	r3, [pc, #100]	; (1000db30 <uart_init+0x1b8>)
1000dacc:	4699      	mov	r9, r3
1000dace:	e7a9      	b.n	1000da24 <uart_init+0xac>
		i++;
		diff -= (baud_rate / 16);
	}
	fractionalpart = (i + 1) / 2;

	module->hw->UART_CLOCK_SOURCE.reg = UART_CLOCK_SOURCE_CLOCK_SELECT_0;
1000dad0:	2100      	movs	r1, #0
1000dad2:	2028      	movs	r0, #40	; 0x28
1000dad4:	682c      	ldr	r4, [r5, #0]
1000dad6:	5421      	strb	r1, [r4, r0]
	module->hw->UART_BAUD_RATE.reg =
1000dad8:	3301      	adds	r3, #1
1000dada:	071b      	lsls	r3, r3, #28
1000dadc:	0f5b      	lsrs	r3, r3, #29
1000dade:	00d2      	lsls	r2, r2, #3
1000dae0:	4313      	orrs	r3, r2
1000dae2:	b29b      	uxth	r3, r3
1000dae4:	682a      	ldr	r2, [r5, #0]
1000dae6:	8493      	strh	r3, [r2, #36]	; 0x24
	module->hw->UART_CONFIGURATION.reg = config_temp;

	/* Calculate the baud rate. */
	uart_set_baudrate(module, config->baud_rate);

	module->hw->RX_INTERRUPT_MASK.reg = 0;	// disable int at initialization, enable it at read time
1000dae8:	682b      	ldr	r3, [r5, #0]
1000daea:	7619      	strb	r1, [r3, #24]
	module->hw->TX_INTERRUPT_MASK.reg = 0;	// disable int at initialization, enable it at write time
1000daec:	682b      	ldr	r3, [r5, #0]
1000daee:	7219      	strb	r1, [r3, #8]
	
	return STATUS_OK;
}
1000daf0:	2000      	movs	r0, #0
1000daf2:	bc0c      	pop	{r2, r3}
1000daf4:	4690      	mov	r8, r2
1000daf6:	4699      	mov	r9, r3
1000daf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000dafa:	46c0      	nop			; (mov r8, r8)
1000dafc:	40004000 	.word	0x40004000
1000db00:	1000d2ad 	.word	0x1000d2ad
1000db04:	1000cbe5 	.word	0x1000cbe5
1000db08:	10019830 	.word	0x10019830
1000db0c:	1000d725 	.word	0x1000d725
1000db10:	1000d715 	.word	0x1000d715
1000db14:	1000d7ad 	.word	0x1000d7ad
1000db18:	e000e100 	.word	0xe000e100
1000db1c:	40005000 	.word	0x40005000
1000db20:	1000d839 	.word	0x1000d839
1000db24:	1000d8c1 	.word	0x1000d8c1
1000db28:	1000cbd9 	.word	0x1000cbd9
1000db2c:	10013121 	.word	0x10013121
1000db30:	1000c835 	.word	0x1000c835

1000db34 <uart_write_wait>:
* \retval STATUS_OK         If the operation was completed
*/
enum status_code uart_write_wait(struct uart_module *const module,
		const uint8_t tx_data)
{
	while (!(module->hw->TRANSMIT_STATUS.reg & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL));
1000db34:	6802      	ldr	r2, [r0, #0]
1000db36:	2001      	movs	r0, #1
1000db38:	7913      	ldrb	r3, [r2, #4]
1000db3a:	4203      	tst	r3, r0
1000db3c:	d0fc      	beq.n	1000db38 <uart_write_wait+0x4>

	module->hw->TRANSMIT_DATA.reg = tx_data;
1000db3e:	7011      	strb	r1, [r2, #0]
	
	return STATUS_OK;
}
1000db40:	2000      	movs	r0, #0
1000db42:	4770      	bx	lr

1000db44 <uart_read_wait>:
* \retval STATUS_OK                If the operation was completed
*/
enum status_code uart_read_wait(struct uart_module *const module,
		uint8_t *const rx_data)
{
	while (!(module->hw->RECEIVE_STATUS.reg & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY));
1000db44:	6802      	ldr	r2, [r0, #0]
1000db46:	2001      	movs	r0, #1
1000db48:	7d13      	ldrb	r3, [r2, #20]
1000db4a:	4203      	tst	r3, r0
1000db4c:	d0fc      	beq.n	1000db48 <uart_read_wait+0x4>

	*rx_data = module->hw->RECEIVE_DATA.reg;
1000db4e:	7c13      	ldrb	r3, [r2, #16]
1000db50:	700b      	strb	r3, [r1, #0]
	
	return STATUS_OK;
}
1000db52:	2000      	movs	r0, #0
1000db54:	4770      	bx	lr
1000db56:	46c0      	nop			; (mov r8, r8)

1000db58 <uart_read_buffer_job>:
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
1000db58:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
1000db5a:	2a00      	cmp	r2, #0
1000db5c:	d00d      	beq.n	1000db7a <uart_read_buffer_job+0x22>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check if the UART is busy transmitting or slave waiting for TXC*/
	if (module->status == STATUS_BUSY) {
1000db5e:	330b      	adds	r3, #11
1000db60:	5cc3      	ldrb	r3, [r0, r3]
1000db62:	b2db      	uxtb	r3, r3
1000db64:	2b05      	cmp	r3, #5
1000db66:	d008      	beq.n	1000db7a <uart_read_buffer_job+0x22>
	Assert(module);
	Assert(rx_data);

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
1000db68:	8382      	strh	r2, [r0, #28]
	module->rx_buffer_ptr = rx_data;
1000db6a:	6141      	str	r1, [r0, #20]
	module->status = STATUS_BUSY;
1000db6c:	2205      	movs	r2, #5
1000db6e:	2322      	movs	r3, #34	; 0x22
1000db70:	54c2      	strb	r2, [r0, r3]

	module->hw->RX_INTERRUPT_MASK.reg = UART_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK;
1000db72:	6803      	ldr	r3, [r0, #0]
1000db74:	3a04      	subs	r2, #4
1000db76:	761a      	strb	r2, [r3, #24]
		return STATUS_BUSY;
	}

	/* Issue internal read */
	_uart_read_buffer(module, rx_data, length);
	return STATUS_OK;
1000db78:	2300      	movs	r3, #0
}
1000db7a:	0018      	movs	r0, r3
1000db7c:	4770      	bx	lr
1000db7e:	46c0      	nop			; (mov r8, r8)

1000db80 <uart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
1000db80:	0093      	lsls	r3, r2, #2
1000db82:	18c3      	adds	r3, r0, r3
1000db84:	6059      	str	r1, [r3, #4]
	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
1000db86:	2120      	movs	r1, #32
1000db88:	2301      	movs	r3, #1
1000db8a:	4093      	lsls	r3, r2
1000db8c:	5c42      	ldrb	r2, [r0, r1]
1000db8e:	4313      	orrs	r3, r2
1000db90:	5443      	strb	r3, [r0, r1]
}
1000db92:	4770      	bx	lr

1000db94 <uart_enable_callback>:
 * \param[in]  module         Pointer to UART software instance struct
 * \param[in]  callback_type  Callback type given by an enum
 */
void uart_enable_callback(struct uart_module *const module,
		enum uart_callback callback_type)
{
1000db94:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
1000db96:	2221      	movs	r2, #33	; 0x21
1000db98:	2301      	movs	r3, #1
1000db9a:	408b      	lsls	r3, r1
1000db9c:	5c84      	ldrb	r4, [r0, r2]
1000db9e:	4323      	orrs	r3, r4
1000dba0:	5483      	strb	r3, [r0, r2]

	if (callback_type == UART_CTS_ACTIVE) {
1000dba2:	2901      	cmp	r1, #1
1000dba4:	d104      	bne.n	1000dbb0 <uart_enable_callback+0x1c>
		module->hw->TX_INTERRUPT_MASK.reg |= UART_TX_INTERRUPT_MASK_CTS_ACTIVE_MASK;
1000dba6:	6802      	ldr	r2, [r0, #0]
1000dba8:	7a11      	ldrb	r1, [r2, #8]
1000dbaa:	2320      	movs	r3, #32
1000dbac:	430b      	orrs	r3, r1
1000dbae:	7213      	strb	r3, [r2, #8]
	}
}
1000dbb0:	bd10      	pop	{r4, pc}
1000dbb2:	46c0      	nop			; (mov r8, r8)

1000dbb4 <uart_disable_callback>:
 * \param[in]  module         Pointer to UART software instance struct
 * \param[in]  callback_type  Callback type given by an enum
 */
void uart_disable_callback(struct uart_module *const module,
		enum uart_callback callback_type)
{
1000dbb4:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	module->callback_enable_mask &= ~(1 << callback_type);
1000dbb6:	2201      	movs	r2, #1
1000dbb8:	408a      	lsls	r2, r1
1000dbba:	2421      	movs	r4, #33	; 0x21
1000dbbc:	5d03      	ldrb	r3, [r0, r4]
1000dbbe:	4393      	bics	r3, r2
1000dbc0:	5503      	strb	r3, [r0, r4]

	if (callback_type == UART_CTS_ACTIVE) {
1000dbc2:	2901      	cmp	r1, #1
1000dbc4:	d104      	bne.n	1000dbd0 <uart_disable_callback+0x1c>
		module->hw->TX_INTERRUPT_MASK.reg &= ~UART_TX_INTERRUPT_MASK_CTS_ACTIVE_MASK;
1000dbc6:	6802      	ldr	r2, [r0, #0]
1000dbc8:	7a13      	ldrb	r3, [r2, #8]
1000dbca:	311f      	adds	r1, #31
1000dbcc:	438b      	bics	r3, r1
1000dbce:	7213      	strb	r3, [r2, #8]
	}

}
1000dbd0:	bd10      	pop	{r4, pc}
1000dbd2:	46c0      	nop			; (mov r8, r8)

1000dbd4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
1000dbd4:	b5f0      	push	{r4, r5, r6, r7, lr}
1000dbd6:	4647      	mov	r7, r8
1000dbd8:	b480      	push	{r7}
1000dbda:	000c      	movs	r4, r1
1000dbdc:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
1000dbde:	2800      	cmp	r0, #0
1000dbe0:	d10d      	bne.n	1000dbfe <_read+0x2a>
		return -1;
	}

	for (; len > 0; --len) {
1000dbe2:	2a00      	cmp	r2, #0
1000dbe4:	dd0e      	ble.n	1000dc04 <_read+0x30>
1000dbe6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
1000dbe8:	4e08      	ldr	r6, [pc, #32]	; (1000dc0c <_read+0x38>)
1000dbea:	4d09      	ldr	r5, [pc, #36]	; (1000dc10 <_read+0x3c>)
1000dbec:	6830      	ldr	r0, [r6, #0]
1000dbee:	0021      	movs	r1, r4
1000dbf0:	682b      	ldr	r3, [r5, #0]
1000dbf2:	4798      	blx	r3
		ptr++;
1000dbf4:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
1000dbf6:	42a7      	cmp	r7, r4
1000dbf8:	d1f8      	bne.n	1000dbec <_read+0x18>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
1000dbfa:	4640      	mov	r0, r8
1000dbfc:	e003      	b.n	1000dc06 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
1000dbfe:	2001      	movs	r0, #1
1000dc00:	4240      	negs	r0, r0
1000dc02:	e000      	b.n	1000dc06 <_read+0x32>
	}

	for (; len > 0; --len) {
1000dc04:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
1000dc06:	bc04      	pop	{r2}
1000dc08:	4690      	mov	r8, r2
1000dc0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000dc0c:	10019840 	.word	0x10019840
1000dc10:	10019838 	.word	0x10019838

1000dc14 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
1000dc14:	b5f0      	push	{r4, r5, r6, r7, lr}
1000dc16:	4647      	mov	r7, r8
1000dc18:	b480      	push	{r7}
1000dc1a:	000e      	movs	r6, r1
1000dc1c:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
1000dc1e:	3801      	subs	r0, #1
1000dc20:	2802      	cmp	r0, #2
1000dc22:	d811      	bhi.n	1000dc48 <_write+0x34>
		return -1;
	}

	for (; len != 0; --len) {
1000dc24:	2a00      	cmp	r2, #0
1000dc26:	d012      	beq.n	1000dc4e <_write+0x3a>
1000dc28:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
1000dc2a:	4b0c      	ldr	r3, [pc, #48]	; (1000dc5c <_write+0x48>)
1000dc2c:	4698      	mov	r8, r3
1000dc2e:	4f0c      	ldr	r7, [pc, #48]	; (1000dc60 <_write+0x4c>)
1000dc30:	4643      	mov	r3, r8
1000dc32:	6818      	ldr	r0, [r3, #0]
1000dc34:	5d31      	ldrb	r1, [r6, r4]
1000dc36:	683b      	ldr	r3, [r7, #0]
1000dc38:	4798      	blx	r3
1000dc3a:	2800      	cmp	r0, #0
1000dc3c:	db09      	blt.n	1000dc52 <_write+0x3e>
			return -1;
		}
		++nChars;
1000dc3e:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
1000dc40:	42a5      	cmp	r5, r4
1000dc42:	d1f5      	bne.n	1000dc30 <_write+0x1c>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
1000dc44:	0020      	movs	r0, r4
1000dc46:	e006      	b.n	1000dc56 <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
1000dc48:	2001      	movs	r0, #1
1000dc4a:	4240      	negs	r0, r0
1000dc4c:	e003      	b.n	1000dc56 <_write+0x42>
	}

	for (; len != 0; --len) {
1000dc4e:	2000      	movs	r0, #0
1000dc50:	e001      	b.n	1000dc56 <_write+0x42>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
1000dc52:	2001      	movs	r0, #1
1000dc54:	4240      	negs	r0, r0
		}
		++nChars;
	}
	return nChars;
}
1000dc56:	bc04      	pop	{r2}
1000dc58:	4690      	mov	r8, r2
1000dc5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000dc5c:	10019840 	.word	0x10019840
1000dc60:	1001983c 	.word	0x1001983c

1000dc64 <ble_undefined_event_handler>:
at_ble_status_t ble_undefined_event_handler(void *params)
{
	DBG_LOG_DEV("Undefined Event Received");
    ALL_UNUSED(params);
	return AT_BLE_SUCCESS;
}
1000dc64:	2000      	movs	r0, #0
1000dc66:	4770      	bx	lr

1000dc68 <ble_mtu_changed_indication_handler>:
	mtu_changed_ind = (at_ble_mtu_changed_ind_t *)params;
	DBG_LOG_DEV("BLE-MTU Changed, Connection Handle: %d, New Value: %d", 
										mtu_changed_ind->conhdl, 
										mtu_changed_ind->mtu_value);
	return AT_BLE_SUCCESS;
}
1000dc68:	2000      	movs	r0, #0
1000dc6a:	4770      	bx	lr

1000dc6c <ble_characteristic_write_cmd_complete_handler>:

at_ble_status_t ble_characteristic_write_cmd_complete_handler(void *params)
{
	at_ble_cmd_complete_event_t *cmd_complete_event;
	cmd_complete_event = (at_ble_cmd_complete_event_t *)params;
	if (cmd_complete_event->status == AT_BLE_SUCCESS)
1000dc6c:	78c0      	ldrb	r0, [r0, #3]
1000dc6e:	2800      	cmp	r0, #0
1000dc70:	d000      	beq.n	1000dc74 <ble_characteristic_write_cmd_complete_handler+0x8>
	{
		DBG_LOG_DEV("Char Write Cmd Failed, Connection Handle:%d, Operation:%d",
		cmd_complete_event->conn_handle,
		cmd_complete_event->operation);
	}
	return AT_BLE_FAILURE;
1000dc72:	20e2      	movs	r0, #226	; 0xe2
}
1000dc74:	4770      	bx	lr
1000dc76:	46c0      	nop			; (mov r8, r8)

1000dc78 <ble_conn_param_update>:
	at_ble_conn_param_update_done_t * conn_param_update;
	conn_param_update = (at_ble_conn_param_update_done_t *)params;
	DBG_LOG_DEV("AT_BLE_CONN_PARAM_UPDATE ");
	ALL_UNUSED(conn_param_update);  //To avoid compiler warning
	return AT_BLE_SUCCESS;
}
1000dc78:	2000      	movs	r0, #0
1000dc7a:	4770      	bx	lr

1000dc7c <ble_scan_report_handler>:
	}
}

/** @brief function handles scan report */
at_ble_status_t ble_scan_report_handler(void *params)
{
1000dc7c:	b510      	push	{r4, lr}
	at_ble_scan_report_t *scan_report;
	scan_report = (at_ble_scan_report_t *)params;
	if (scan_report->status == AT_BLE_SUCCESS)
1000dc7e:	7800      	ldrb	r0, [r0, #0]
1000dc80:	2800      	cmp	r0, #0
1000dc82:	d006      	beq.n	1000dc92 <ble_scan_report_handler+0x16>
		/* All scan data should be handled */
		return AT_BLE_SUCCESS;
	}
	else
	{
		DBG_LOG("Scanning  failed");
1000dc84:	4803      	ldr	r0, [pc, #12]	; (1000dc94 <ble_scan_report_handler+0x18>)
1000dc86:	4b04      	ldr	r3, [pc, #16]	; (1000dc98 <ble_scan_report_handler+0x1c>)
1000dc88:	4798      	blx	r3
1000dc8a:	4804      	ldr	r0, [pc, #16]	; (1000dc9c <ble_scan_report_handler+0x20>)
1000dc8c:	4b04      	ldr	r3, [pc, #16]	; (1000dca0 <ble_scan_report_handler+0x24>)
1000dc8e:	4798      	blx	r3
	}
	return AT_BLE_FAILURE;
1000dc90:	20e2      	movs	r0, #226	; 0xe2
}
1000dc92:	bd10      	pop	{r4, pc}
1000dc94:	10016638 	.word	0x10016638
1000dc98:	1001548d 	.word	0x1001548d
1000dc9c:	1001705c 	.word	0x1001705c
1000dca0:	1001536d 	.word	0x1001536d

1000dca4 <ble_adv_report_handler>:

/** @brief function handles advertising report */
at_ble_status_t ble_adv_report_handler(void *params)
{
1000dca4:	b510      	push	{r4, lr}
    at_ble_adv_report_t *adv_report;
    adv_report = (at_ble_adv_report_t *)params;
    if(adv_report->status == AT_BLE_SUCCESS)
1000dca6:	7800      	ldrb	r0, [r0, #0]
1000dca8:	2800      	cmp	r0, #0
1000dcaa:	d006      	beq.n	1000dcba <ble_adv_report_handler+0x16>
    {
        return AT_BLE_SUCCESS;
    }
    else 
    {
        DBG_LOG("Advertising failed");
1000dcac:	4803      	ldr	r0, [pc, #12]	; (1000dcbc <ble_adv_report_handler+0x18>)
1000dcae:	4b04      	ldr	r3, [pc, #16]	; (1000dcc0 <ble_adv_report_handler+0x1c>)
1000dcb0:	4798      	blx	r3
1000dcb2:	4804      	ldr	r0, [pc, #16]	; (1000dcc4 <ble_adv_report_handler+0x20>)
1000dcb4:	4b04      	ldr	r3, [pc, #16]	; (1000dcc8 <ble_adv_report_handler+0x24>)
1000dcb6:	4798      	blx	r3
    }
    return AT_BLE_FAILURE;
1000dcb8:	20e2      	movs	r0, #226	; 0xe2
}
1000dcba:	bd10      	pop	{r4, pc}
1000dcbc:	10016638 	.word	0x10016638
1000dcc0:	1001548d 	.word	0x1001548d
1000dcc4:	10017070 	.word	0x10017070
1000dcc8:	1001536d 	.word	0x1001536d

1000dccc <ble_mtu_changed_cmd_complete_handler>:
										mtu_changed_ind->mtu_value);
	return AT_BLE_SUCCESS;
}

at_ble_status_t ble_mtu_changed_cmd_complete_handler(void *params)
{
1000dccc:	b510      	push	{r4, lr}
1000dcce:	0004      	movs	r4, r0
	at_ble_cmd_complete_event_t *cmd_complete_event;
	cmd_complete_event = (at_ble_cmd_complete_event_t *)params;
	
	if (cmd_complete_event->status == AT_BLE_SUCCESS)
1000dcd0:	78c0      	ldrb	r0, [r0, #3]
1000dcd2:	2800      	cmp	r0, #0
1000dcd4:	d008      	beq.n	1000dce8 <ble_mtu_changed_cmd_complete_handler+0x1c>
		cmd_complete_event->operation);
		return AT_BLE_SUCCESS;
	}
	else
	{
		DBG_LOG("MTU Change Failed, Connection Handle:%d, Operation:%d",
1000dcd6:	4805      	ldr	r0, [pc, #20]	; (1000dcec <ble_mtu_changed_cmd_complete_handler+0x20>)
1000dcd8:	4b05      	ldr	r3, [pc, #20]	; (1000dcf0 <ble_mtu_changed_cmd_complete_handler+0x24>)
1000dcda:	4798      	blx	r3
1000dcdc:	78a2      	ldrb	r2, [r4, #2]
1000dcde:	8821      	ldrh	r1, [r4, #0]
1000dce0:	4804      	ldr	r0, [pc, #16]	; (1000dcf4 <ble_mtu_changed_cmd_complete_handler+0x28>)
1000dce2:	4b05      	ldr	r3, [pc, #20]	; (1000dcf8 <ble_mtu_changed_cmd_complete_handler+0x2c>)
1000dce4:	4798      	blx	r3
		cmd_complete_event->conn_handle,
		cmd_complete_event->operation);
	}
	return AT_BLE_FAILURE;
1000dce6:	20e2      	movs	r0, #226	; 0xe2
}
1000dce8:	bd10      	pop	{r4, pc}
1000dcea:	46c0      	nop			; (mov r8, r8)
1000dcec:	10016638 	.word	0x10016638
1000dcf0:	1001548d 	.word	0x1001548d
1000dcf4:	10017084 	.word	0x10017084
1000dcf8:	1001536d 	.word	0x1001536d

1000dcfc <ble_disconnected_state_handler>:
	return AT_BLE_FAILURE;
}

/** @brief function handles disconnection event received from stack */
at_ble_status_t ble_disconnected_state_handler(void *params)
{
1000dcfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000dcfe:	0004      	movs	r4, r0
1000dd00:	4b19      	ldr	r3, [pc, #100]	; (1000dd68 <ble_disconnected_state_handler+0x6c>)
1000dd02:	229b      	movs	r2, #155	; 0x9b
1000dd04:	0092      	lsls	r2, r2, #2
1000dd06:	189d      	adds	r5, r3, r2
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == disconnect->handle) && 
		((ble_dev_info[idx].conn_state == BLE_DEVICE_PAIRED) || (ble_dev_info[idx].conn_state == BLE_DEVICE_ENCRYPTION_COMPLETED)))
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_DISCONNECTED;
1000dd08:	2701      	movs	r7, #1
				case BLE_DEVICE_DISCONNECTED:
				break;
				
				default:
				DBG_LOG_DEV("State Not Handled %d", ble_dev_info[idx].conn_state);
				ble_dev_info[idx].conn_state = BLE_DEVICE_DEFAULT_IDLE;
1000dd0a:	2600      	movs	r6, #0
1000dd0c:	0018      	movs	r0, r3
	uint8_t idx;
	disconnect = (at_ble_disconnected_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == disconnect->handle) && 
1000dd0e:	001a      	movs	r2, r3
1000dd10:	3a56      	subs	r2, #86	; 0x56
1000dd12:	8811      	ldrh	r1, [r2, #0]
1000dd14:	8822      	ldrh	r2, [r4, #0]
1000dd16:	4291      	cmp	r1, r2
1000dd18:	d119      	bne.n	1000dd4e <ble_disconnected_state_handler+0x52>
		((ble_dev_info[idx].conn_state == BLE_DEVICE_PAIRED) || (ble_dev_info[idx].conn_state == BLE_DEVICE_ENCRYPTION_COMPLETED)))
1000dd1a:	781a      	ldrb	r2, [r3, #0]
	uint8_t idx;
	disconnect = (at_ble_disconnected_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == disconnect->handle) && 
1000dd1c:	2a05      	cmp	r2, #5
1000dd1e:	d001      	beq.n	1000dd24 <ble_disconnected_state_handler+0x28>
		((ble_dev_info[idx].conn_state == BLE_DEVICE_PAIRED) || (ble_dev_info[idx].conn_state == BLE_DEVICE_ENCRYPTION_COMPLETED)))
1000dd20:	2a08      	cmp	r2, #8
1000dd22:	d101      	bne.n	1000dd28 <ble_disconnected_state_handler+0x2c>
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_DISCONNECTED;
1000dd24:	7007      	strb	r7, [r0, #0]
1000dd26:	e012      	b.n	1000dd4e <ble_disconnected_state_handler+0x52>
		}		
		else if(ble_dev_info[idx].conn_info.handle == disconnect->handle)
		{
			switch (ble_dev_info[idx].conn_state)
1000dd28:	2a07      	cmp	r2, #7
1000dd2a:	d80f      	bhi.n	1000dd4c <ble_disconnected_state_handler+0x50>
1000dd2c:	0092      	lsls	r2, r2, #2
1000dd2e:	490f      	ldr	r1, [pc, #60]	; (1000dd6c <ble_disconnected_state_handler+0x70>)
1000dd30:	588a      	ldr	r2, [r1, r2]
1000dd32:	4697      	mov	pc, r2
				case BLE_DEVICE_PAIRING_FAILED:
				case BLE_DEVICE_ENCRYPTION_STATE:
				case BLE_DEVICE_ENCRYPTION_FAILED:
				{
					/* Device is not paired so remove the device information */
					ble_dev_info[idx].conn_state = BLE_DEVICE_DEFAULT_IDLE;
1000dd34:	701e      	strb	r6, [r3, #0]
					if (ble_device_count > 0)
1000dd36:	4a0e      	ldr	r2, [pc, #56]	; (1000dd70 <ble_disconnected_state_handler+0x74>)
1000dd38:	7812      	ldrb	r2, [r2, #0]
1000dd3a:	2a00      	cmp	r2, #0
1000dd3c:	d007      	beq.n	1000dd4e <ble_disconnected_state_handler+0x52>
					{
						ble_device_count--;
1000dd3e:	4a0c      	ldr	r2, [pc, #48]	; (1000dd70 <ble_disconnected_state_handler+0x74>)
1000dd40:	7812      	ldrb	r2, [r2, #0]
1000dd42:	3a01      	subs	r2, #1
1000dd44:	b2d2      	uxtb	r2, r2
1000dd46:	490a      	ldr	r1, [pc, #40]	; (1000dd70 <ble_disconnected_state_handler+0x74>)
1000dd48:	700a      	strb	r2, [r1, #0]
1000dd4a:	e000      	b.n	1000dd4e <ble_disconnected_state_handler+0x52>
				case BLE_DEVICE_DISCONNECTED:
				break;
				
				default:
				DBG_LOG_DEV("State Not Handled %d", ble_dev_info[idx].conn_state);
				ble_dev_info[idx].conn_state = BLE_DEVICE_DEFAULT_IDLE;
1000dd4c:	7006      	strb	r6, [r0, #0]
1000dd4e:	337c      	adds	r3, #124	; 0x7c
{
	at_ble_disconnected_t *disconnect;
	uint8_t idx;
	disconnect = (at_ble_disconnected_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000dd50:	42ab      	cmp	r3, r5
1000dd52:	d1db      	bne.n	1000dd0c <ble_disconnected_state_handler+0x10>
				break;				
			}
		} 
	}
	
	DBG_LOG("Device disconnected Reason:0x%02x Handle=0x%x", disconnect->reason, disconnect->handle);
1000dd54:	4807      	ldr	r0, [pc, #28]	; (1000dd74 <ble_disconnected_state_handler+0x78>)
1000dd56:	4b08      	ldr	r3, [pc, #32]	; (1000dd78 <ble_disconnected_state_handler+0x7c>)
1000dd58:	4798      	blx	r3
1000dd5a:	8822      	ldrh	r2, [r4, #0]
1000dd5c:	78a1      	ldrb	r1, [r4, #2]
1000dd5e:	4807      	ldr	r0, [pc, #28]	; (1000dd7c <ble_disconnected_state_handler+0x80>)
1000dd60:	4b07      	ldr	r3, [pc, #28]	; (1000dd80 <ble_disconnected_state_handler+0x84>)
1000dd62:	4798      	blx	r3
	return AT_BLE_SUCCESS;
}
1000dd64:	2000      	movs	r0, #0
1000dd66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000dd68:	100198ba 	.word	0x100198ba
1000dd6c:	10016ef8 	.word	0x10016ef8
1000dd70:	10019ac8 	.word	0x10019ac8
1000dd74:	10016638 	.word	0x10016638
1000dd78:	1001548d 	.word	0x1001548d
1000dd7c:	100170bc 	.word	0x100170bc
1000dd80:	1001536d 	.word	0x1001536d

1000dd84 <ble_encryption_status_change_handler>:
	return AT_BLE_SUCCESS;
}

/** @brief function handles encryption status change */
at_ble_status_t ble_encryption_status_change_handler(void *params)
{
1000dd84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000dd86:	0006      	movs	r6, r0
	
	enc_status = (at_ble_encryption_status_changed_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == enc_status->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_ENCRYPTION_STATE))
1000dd88:	8801      	ldrh	r1, [r0, #0]
1000dd8a:	4b28      	ldr	r3, [pc, #160]	; (1000de2c <ble_encryption_status_change_handler+0xa8>)
	uint8_t idx;
	bool device_found = false;
	
	enc_status = (at_ble_encryption_status_changed_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000dd8c:	2400      	movs	r4, #0
	{
		if((ble_dev_info[idx].conn_info.handle == enc_status->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_ENCRYPTION_STATE))
1000dd8e:	891a      	ldrh	r2, [r3, #8]
1000dd90:	428a      	cmp	r2, r1
1000dd92:	d104      	bne.n	1000dd9e <ble_encryption_status_change_handler+0x1a>
1000dd94:	001a      	movs	r2, r3
1000dd96:	325e      	adds	r2, #94	; 0x5e
1000dd98:	7812      	ldrb	r2, [r2, #0]
1000dd9a:	2a06      	cmp	r2, #6
1000dd9c:	d02e      	beq.n	1000ddfc <ble_encryption_status_change_handler+0x78>
	uint8_t idx;
	bool device_found = false;
	
	enc_status = (at_ble_encryption_status_changed_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000dd9e:	3401      	adds	r4, #1
1000dda0:	b2e4      	uxtb	r4, r4
1000dda2:	337c      	adds	r3, #124	; 0x7c
1000dda4:	2c05      	cmp	r4, #5
1000dda6:	d1f2      	bne.n	1000dd8e <ble_encryption_status_change_handler+0xa>
1000dda8:	e039      	b.n	1000de1e <ble_encryption_status_change_handler+0x9a>
			return AT_BLE_FAILURE;
		}
	}
	else
	{
		ble_dev_info[idx].bond_info.status = enc_status->status;
1000ddaa:	4920      	ldr	r1, [pc, #128]	; (1000de2c <ble_encryption_status_change_handler+0xa8>)
1000ddac:	0163      	lsls	r3, r4, #5
1000ddae:	1b1a      	subs	r2, r3, r4
1000ddb0:	0092      	lsls	r2, r2, #2
1000ddb2:	188a      	adds	r2, r1, r2
1000ddb4:	7615      	strb	r5, [r2, #24]
		ble_dev_info[idx].conn_state = BLE_DEVICE_ENCRYPTION_FAILED;
1000ddb6:	0014      	movs	r4, r2
1000ddb8:	345e      	adds	r4, #94	; 0x5e
1000ddba:	2307      	movs	r3, #7
1000ddbc:	7023      	strb	r3, [r4, #0]
		DBG_LOG("Encryption failed");
1000ddbe:	481c      	ldr	r0, [pc, #112]	; (1000de30 <ble_encryption_status_change_handler+0xac>)
1000ddc0:	4b1c      	ldr	r3, [pc, #112]	; (1000de34 <ble_encryption_status_change_handler+0xb0>)
1000ddc2:	4798      	blx	r3
1000ddc4:	481c      	ldr	r0, [pc, #112]	; (1000de38 <ble_encryption_status_change_handler+0xb4>)
1000ddc6:	4b1d      	ldr	r3, [pc, #116]	; (1000de3c <ble_encryption_status_change_handler+0xb8>)
1000ddc8:	4798      	blx	r3
		return AT_BLE_FAILURE;
1000ddca:	25e2      	movs	r5, #226	; 0xe2
1000ddcc:	e02b      	b.n	1000de26 <ble_encryption_status_change_handler+0xa2>
		}
	}
	
	if(enc_status->status == AT_BLE_SUCCESS)
	{
		DBG_LOG("Encryption completed successfully");
1000ddce:	4818      	ldr	r0, [pc, #96]	; (1000de30 <ble_encryption_status_change_handler+0xac>)
1000ddd0:	4b18      	ldr	r3, [pc, #96]	; (1000de34 <ble_encryption_status_change_handler+0xb0>)
1000ddd2:	4798      	blx	r3
1000ddd4:	481a      	ldr	r0, [pc, #104]	; (1000de40 <ble_encryption_status_change_handler+0xbc>)
1000ddd6:	4b19      	ldr	r3, [pc, #100]	; (1000de3c <ble_encryption_status_change_handler+0xb8>)
1000ddd8:	4798      	blx	r3
		if (device_found)
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_ENCRYPTION_COMPLETED;
1000ddda:	4914      	ldr	r1, [pc, #80]	; (1000de2c <ble_encryption_status_change_handler+0xa8>)
1000dddc:	0163      	lsls	r3, r4, #5
1000ddde:	1b1a      	subs	r2, r3, r4
1000dde0:	0092      	lsls	r2, r2, #2
1000dde2:	188a      	adds	r2, r1, r2
1000dde4:	0010      	movs	r0, r2
1000dde6:	305e      	adds	r0, #94	; 0x5e
1000dde8:	2708      	movs	r7, #8
1000ddea:	7007      	strb	r7, [r0, #0]
			ble_dev_info[idx].bond_info.auth = enc_status->authen;
1000ddec:	78f0      	ldrb	r0, [r6, #3]
1000ddee:	7510      	strb	r0, [r2, #20]
			ble_dev_info[idx].bond_info.status = enc_status->status;
1000ddf0:	78b2      	ldrb	r2, [r6, #2]
1000ddf2:	1b1c      	subs	r4, r3, r4
1000ddf4:	00a4      	lsls	r4, r4, #2
1000ddf6:	190c      	adds	r4, r1, r4
1000ddf8:	7622      	strb	r2, [r4, #24]
		ble_dev_info[idx].bond_info.status = enc_status->status;
		ble_dev_info[idx].conn_state = BLE_DEVICE_ENCRYPTION_FAILED;
		DBG_LOG("Encryption failed");
		return AT_BLE_FAILURE;
	}
	return AT_BLE_SUCCESS;
1000ddfa:	e014      	b.n	1000de26 <ble_encryption_status_change_handler+0xa2>
			device_found = true;
			break;
		}
	}
	
	if(enc_status->status == AT_BLE_SUCCESS)
1000ddfc:	78b5      	ldrb	r5, [r6, #2]
1000ddfe:	2d00      	cmp	r5, #0
1000de00:	d0e5      	beq.n	1000ddce <ble_encryption_status_change_handler+0x4a>
1000de02:	e7d2      	b.n	1000ddaa <ble_encryption_status_change_handler+0x26>
	{
		DBG_LOG("Encryption completed successfully");
1000de04:	4e0a      	ldr	r6, [pc, #40]	; (1000de30 <ble_encryption_status_change_handler+0xac>)
1000de06:	0030      	movs	r0, r6
1000de08:	4d0a      	ldr	r5, [pc, #40]	; (1000de34 <ble_encryption_status_change_handler+0xb0>)
1000de0a:	47a8      	blx	r5
1000de0c:	480c      	ldr	r0, [pc, #48]	; (1000de40 <ble_encryption_status_change_handler+0xbc>)
1000de0e:	4c0b      	ldr	r4, [pc, #44]	; (1000de3c <ble_encryption_status_change_handler+0xb8>)
1000de10:	47a0      	blx	r4
			ble_dev_info[idx].bond_info.auth = enc_status->authen;
			ble_dev_info[idx].bond_info.status = enc_status->status;
		}
		else
		{
			DBG_LOG("BLE Device not found encryption info");
1000de12:	0030      	movs	r0, r6
1000de14:	47a8      	blx	r5
1000de16:	480b      	ldr	r0, [pc, #44]	; (1000de44 <ble_encryption_status_change_handler+0xc0>)
1000de18:	47a0      	blx	r4
			return AT_BLE_FAILURE;
1000de1a:	25e2      	movs	r5, #226	; 0xe2
1000de1c:	e003      	b.n	1000de26 <ble_encryption_status_change_handler+0xa2>
			device_found = true;
			break;
		}
	}
	
	if(enc_status->status == AT_BLE_SUCCESS)
1000de1e:	78b5      	ldrb	r5, [r6, #2]
1000de20:	2d00      	cmp	r5, #0
1000de22:	d1c2      	bne.n	1000ddaa <ble_encryption_status_change_handler+0x26>
1000de24:	e7ee      	b.n	1000de04 <ble_encryption_status_change_handler+0x80>
		ble_dev_info[idx].conn_state = BLE_DEVICE_ENCRYPTION_FAILED;
		DBG_LOG("Encryption failed");
		return AT_BLE_FAILURE;
	}
	return AT_BLE_SUCCESS;
}
1000de26:	0028      	movs	r0, r5
1000de28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000de2a:	46c0      	nop			; (mov r8, r8)
1000de2c:	1001985c 	.word	0x1001985c
1000de30:	10016638 	.word	0x10016638
1000de34:	1001548d 	.word	0x1001548d
1000de38:	100170ec 	.word	0x100170ec
1000de3c:	1001536d 	.word	0x1001536d
1000de40:	10017100 	.word	0x10017100
1000de44:	10017124 	.word	0x10017124

1000de48 <ble_scan_info_handler>:
	return found;
}
#endif
/** @brief function handling scaned information */
at_ble_status_t ble_scan_info_handler(void *params)
{
1000de48:	b510      	push	{r4, lr}
1000de4a:	0001      	movs	r1, r0
	at_ble_scan_info_t *scan_param;
	scan_param = (at_ble_scan_info_t *)params;
	if(scan_response_count < MAX_SCAN_DEVICE)
1000de4c:	4b15      	ldr	r3, [pc, #84]	; (1000dea4 <ble_scan_info_handler+0x5c>)
1000de4e:	781b      	ldrb	r3, [r3, #0]
1000de50:	b2db      	uxtb	r3, r3
1000de52:	2b13      	cmp	r3, #19
1000de54:	d812      	bhi.n	1000de7c <ble_scan_info_handler+0x34>
	{
		memcpy((uint8_t *)&scan_info[scan_response_count], scan_param, sizeof(at_ble_scan_info_t));
1000de56:	4c13      	ldr	r4, [pc, #76]	; (1000dea4 <ble_scan_info_handler+0x5c>)
1000de58:	7823      	ldrb	r3, [r4, #0]
1000de5a:	b2db      	uxtb	r3, r3
1000de5c:	0098      	lsls	r0, r3, #2
1000de5e:	18c0      	adds	r0, r0, r3
1000de60:	00c0      	lsls	r0, r0, #3
1000de62:	18c3      	adds	r3, r0, r3
1000de64:	4810      	ldr	r0, [pc, #64]	; (1000dea8 <ble_scan_info_handler+0x60>)
1000de66:	1818      	adds	r0, r3, r0
1000de68:	2229      	movs	r2, #41	; 0x29
1000de6a:	4b10      	ldr	r3, [pc, #64]	; (1000deac <ble_scan_info_handler+0x64>)
1000de6c:	4798      	blx	r3
		DBG_LOG_DEV("Info:Device found address [%d]  0x%02X%02X%02X%02X%02X%02X ",
1000de6e:	7823      	ldrb	r3, [r4, #0]
		scan_param->dev_addr.addr[4],
		scan_param->dev_addr.addr[3],
		scan_param->dev_addr.addr[2],
		scan_param->dev_addr.addr[1],
		scan_param->dev_addr.addr[0]);
		scan_response_count++;
1000de70:	7823      	ldrb	r3, [r4, #0]
1000de72:	3301      	adds	r3, #1
1000de74:	b2db      	uxtb	r3, r3
1000de76:	7023      	strb	r3, [r4, #0]
		return AT_BLE_SUCCESS;
1000de78:	2300      	movs	r3, #0
1000de7a:	e011      	b.n	1000dea0 <ble_scan_info_handler+0x58>
	}
	else
	{
		DBG_LOG("Info:maximum no.of scan device reached...Stopping Scan");
1000de7c:	480c      	ldr	r0, [pc, #48]	; (1000deb0 <ble_scan_info_handler+0x68>)
1000de7e:	4b0d      	ldr	r3, [pc, #52]	; (1000deb4 <ble_scan_info_handler+0x6c>)
1000de80:	4798      	blx	r3
1000de82:	480d      	ldr	r0, [pc, #52]	; (1000deb8 <ble_scan_info_handler+0x70>)
1000de84:	4b0d      	ldr	r3, [pc, #52]	; (1000debc <ble_scan_info_handler+0x74>)
1000de86:	4798      	blx	r3
		if(at_ble_scan_stop() != AT_BLE_SUCCESS)
1000de88:	4b0d      	ldr	r3, [pc, #52]	; (1000dec0 <ble_scan_info_handler+0x78>)
1000de8a:	4798      	blx	r3
				}
			}
		}
	
		#endif
		return AT_BLE_FAILURE;
1000de8c:	23e2      	movs	r3, #226	; 0xe2
		return AT_BLE_SUCCESS;
	}
	else
	{
		DBG_LOG("Info:maximum no.of scan device reached...Stopping Scan");
		if(at_ble_scan_stop() != AT_BLE_SUCCESS)
1000de8e:	2800      	cmp	r0, #0
1000de90:	d006      	beq.n	1000dea0 <ble_scan_info_handler+0x58>
		{
			DBG_LOG("Failed to stop scanning");
1000de92:	4807      	ldr	r0, [pc, #28]	; (1000deb0 <ble_scan_info_handler+0x68>)
1000de94:	4b07      	ldr	r3, [pc, #28]	; (1000deb4 <ble_scan_info_handler+0x6c>)
1000de96:	4798      	blx	r3
1000de98:	480a      	ldr	r0, [pc, #40]	; (1000dec4 <ble_scan_info_handler+0x7c>)
1000de9a:	4b08      	ldr	r3, [pc, #32]	; (1000debc <ble_scan_info_handler+0x74>)
1000de9c:	4798      	blx	r3
				}
			}
		}
	
		#endif
		return AT_BLE_FAILURE;
1000de9e:	23e2      	movs	r3, #226	; 0xe2
	}
}
1000dea0:	0018      	movs	r0, r3
1000dea2:	bd10      	pop	{r4, pc}
1000dea4:	10018378 	.word	0x10018378
1000dea8:	10019b40 	.word	0x10019b40
1000deac:	10015213 	.word	0x10015213
1000deb0:	10016638 	.word	0x10016638
1000deb4:	1001548d 	.word	0x1001548d
1000deb8:	1001714c 	.word	0x1001714c
1000debc:	1001536d 	.word	0x1001536d
1000dec0:	10010a35 	.word	0x10010a35
1000dec4:	10017184 	.word	0x10017184

1000dec8 <ble_pair_done_handler>:
	return AT_BLE_SUCCESS;	
}

/** @brief function handles pair done event */
at_ble_status_t ble_pair_done_handler(void *params)
{
1000dec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000deca:	464f      	mov	r7, r9
1000decc:	4646      	mov	r6, r8
1000dece:	b4c0      	push	{r6, r7}
1000ded0:	0005      	movs	r5, r0
	bool device_found = false;
	pairing_params = (at_ble_pair_done_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == pairing_params->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_PAIRING))
1000ded2:	8841      	ldrh	r1, [r0, #2]
1000ded4:	4b3a      	ldr	r3, [pc, #232]	; (1000dfc0 <ble_pair_done_handler+0xf8>)
	at_ble_pair_done_t *pairing_params;
	uint8_t idx;
	bool device_found = false;
	pairing_params = (at_ble_pair_done_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000ded6:	2400      	movs	r4, #0
	{
		if((ble_dev_info[idx].conn_info.handle == pairing_params->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_PAIRING))
1000ded8:	891a      	ldrh	r2, [r3, #8]
1000deda:	428a      	cmp	r2, r1
1000dedc:	d104      	bne.n	1000dee8 <ble_pair_done_handler+0x20>
1000dede:	001a      	movs	r2, r3
1000dee0:	325e      	adds	r2, #94	; 0x5e
1000dee2:	7812      	ldrb	r2, [r2, #0]
1000dee4:	2a03      	cmp	r2, #3
1000dee6:	d062      	beq.n	1000dfae <ble_pair_done_handler+0xe6>
	at_ble_pair_done_t *pairing_params;
	uint8_t idx;
	bool device_found = false;
	pairing_params = (at_ble_pair_done_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000dee8:	3401      	adds	r4, #1
1000deea:	b2e4      	uxtb	r4, r4
1000deec:	337c      	adds	r3, #124	; 0x7c
1000deee:	2c05      	cmp	r4, #5
1000def0:	d1f2      	bne.n	1000ded8 <ble_pair_done_handler+0x10>
1000def2:	e02b      	b.n	1000df4c <ble_pair_done_handler+0x84>
			return AT_BLE_FAILURE;
		}		
	}
	else
	{
		if(ble_dev_info[idx].conn_state != BLE_DEVICE_DEFAULT_IDLE && ble_dev_info[idx].conn_state != BLE_DEVICE_DISCONNECTED) {
1000def4:	0163      	lsls	r3, r4, #5
1000def6:	1b1c      	subs	r4, r3, r4
1000def8:	00a4      	lsls	r4, r4, #2
1000defa:	4b31      	ldr	r3, [pc, #196]	; (1000dfc0 <ble_pair_done_handler+0xf8>)
1000defc:	191c      	adds	r4, r3, r4
1000defe:	345e      	adds	r4, #94	; 0x5e
1000df00:	7823      	ldrb	r3, [r4, #0]
1000df02:	2b01      	cmp	r3, #1
1000df04:	d913      	bls.n	1000df2e <ble_pair_done_handler+0x66>
			DBG_LOG("Pairing failed...Disconnecting");
1000df06:	482f      	ldr	r0, [pc, #188]	; (1000dfc4 <ble_pair_done_handler+0xfc>)
1000df08:	4b2f      	ldr	r3, [pc, #188]	; (1000dfc8 <ble_pair_done_handler+0x100>)
1000df0a:	4798      	blx	r3
1000df0c:	482f      	ldr	r0, [pc, #188]	; (1000dfcc <ble_pair_done_handler+0x104>)
1000df0e:	4b30      	ldr	r3, [pc, #192]	; (1000dfd0 <ble_pair_done_handler+0x108>)
1000df10:	4798      	blx	r3
			if(!(at_ble_disconnect(pairing_params->handle, AT_BLE_TERMINATED_BY_USER) == AT_BLE_SUCCESS))
1000df12:	8868      	ldrh	r0, [r5, #2]
1000df14:	2113      	movs	r1, #19
1000df16:	4b2f      	ldr	r3, [pc, #188]	; (1000dfd4 <ble_pair_done_handler+0x10c>)
1000df18:	4798      	blx	r3
1000df1a:	1e06      	subs	r6, r0, #0
1000df1c:	d04b      	beq.n	1000dfb6 <ble_pair_done_handler+0xee>
			{
				DBG_LOG("Disconnect Request Failed");
1000df1e:	4829      	ldr	r0, [pc, #164]	; (1000dfc4 <ble_pair_done_handler+0xfc>)
1000df20:	4b29      	ldr	r3, [pc, #164]	; (1000dfc8 <ble_pair_done_handler+0x100>)
1000df22:	4798      	blx	r3
1000df24:	482c      	ldr	r0, [pc, #176]	; (1000dfd8 <ble_pair_done_handler+0x110>)
1000df26:	4b2a      	ldr	r3, [pc, #168]	; (1000dfd0 <ble_pair_done_handler+0x108>)
1000df28:	4798      	blx	r3
				return AT_BLE_FAILURE;
1000df2a:	26e2      	movs	r6, #226	; 0xe2
1000df2c:	e043      	b.n	1000dfb6 <ble_pair_done_handler+0xee>
			}
		}
	}
	return AT_BLE_SUCCESS;
1000df2e:	2600      	movs	r6, #0
1000df30:	e041      	b.n	1000dfb6 <ble_pair_done_handler+0xee>
		}
	}
	
	if(pairing_params->status == AT_BLE_SUCCESS)
	{
		DBG_LOG("Pairing procedure completed successfully");
1000df32:	4e24      	ldr	r6, [pc, #144]	; (1000dfc4 <ble_pair_done_handler+0xfc>)
1000df34:	0030      	movs	r0, r6
1000df36:	4d24      	ldr	r5, [pc, #144]	; (1000dfc8 <ble_pair_done_handler+0x100>)
1000df38:	47a8      	blx	r5
1000df3a:	4828      	ldr	r0, [pc, #160]	; (1000dfdc <ble_pair_done_handler+0x114>)
1000df3c:	4c24      	ldr	r4, [pc, #144]	; (1000dfd0 <ble_pair_done_handler+0x108>)
1000df3e:	47a0      	blx	r4
				
			}
		}
		else
		{
			DBG_LOG("BLE Device not found to store the pairing info");
1000df40:	0030      	movs	r0, r6
1000df42:	47a8      	blx	r5
1000df44:	4826      	ldr	r0, [pc, #152]	; (1000dfe0 <ble_pair_done_handler+0x118>)
1000df46:	47a0      	blx	r4
			return AT_BLE_FAILURE;
1000df48:	26e2      	movs	r6, #226	; 0xe2
1000df4a:	e034      	b.n	1000dfb6 <ble_pair_done_handler+0xee>
			device_found = true;
			break;
		}
	}
	
	if(pairing_params->status == AT_BLE_SUCCESS)
1000df4c:	792b      	ldrb	r3, [r5, #4]
1000df4e:	2b00      	cmp	r3, #0
1000df50:	d1d0      	bne.n	1000def4 <ble_pair_done_handler+0x2c>
1000df52:	e7ee      	b.n	1000df32 <ble_pair_done_handler+0x6a>
	{
		DBG_LOG("Pairing procedure completed successfully");
1000df54:	481b      	ldr	r0, [pc, #108]	; (1000dfc4 <ble_pair_done_handler+0xfc>)
1000df56:	4b1c      	ldr	r3, [pc, #112]	; (1000dfc8 <ble_pair_done_handler+0x100>)
1000df58:	4798      	blx	r3
1000df5a:	4820      	ldr	r0, [pc, #128]	; (1000dfdc <ble_pair_done_handler+0x114>)
1000df5c:	4b1c      	ldr	r3, [pc, #112]	; (1000dfd0 <ble_pair_done_handler+0x108>)
1000df5e:	4798      	blx	r3
		if (device_found)
		{
			ble_dev_info[idx].bond_info.auth = pairing_params->auth;
1000df60:	782a      	ldrb	r2, [r5, #0]
1000df62:	4b17      	ldr	r3, [pc, #92]	; (1000dfc0 <ble_pair_done_handler+0xf8>)
1000df64:	4699      	mov	r9, r3
1000df66:	0167      	lsls	r7, r4, #5
1000df68:	1b3b      	subs	r3, r7, r4
1000df6a:	009b      	lsls	r3, r3, #2
1000df6c:	444b      	add	r3, r9
1000df6e:	751a      	strb	r2, [r3, #20]
			ble_dev_info[idx].bond_info.status = pairing_params->status;
1000df70:	792a      	ldrb	r2, [r5, #4]
1000df72:	761a      	strb	r2, [r3, #24]
			ble_dev_info[idx].conn_state = BLE_DEVICE_PAIRED;
1000df74:	335e      	adds	r3, #94	; 0x5e
1000df76:	2205      	movs	r2, #5
1000df78:	701a      	strb	r2, [r3, #0]
			
			memcpy((uint8_t *)&ble_dev_info[idx].bond_info.peer_csrk, (uint8_t *)&pairing_params->peer_csrk, sizeof(at_ble_CSRK_t));
1000df7a:	1b38      	subs	r0, r7, r4
1000df7c:	0080      	lsls	r0, r0, #2
1000df7e:	4448      	add	r0, r9
1000df80:	3036      	adds	r0, #54	; 0x36
1000df82:	0029      	movs	r1, r5
1000df84:	3122      	adds	r1, #34	; 0x22
1000df86:	320b      	adds	r2, #11
1000df88:	4b16      	ldr	r3, [pc, #88]	; (1000dfe4 <ble_pair_done_handler+0x11c>)
1000df8a:	4698      	mov	r8, r3
1000df8c:	4798      	blx	r3
			memcpy((uint8_t *)&ble_dev_info[idx].bond_info.peer_irk, (uint8_t *)&pairing_params->peer_irk, sizeof(at_ble_IRK_t));
1000df8e:	1b38      	subs	r0, r7, r4
1000df90:	0080      	lsls	r0, r0, #2
1000df92:	4448      	add	r0, r9
1000df94:	3046      	adds	r0, #70	; 0x46
1000df96:	0029      	movs	r1, r5
1000df98:	3132      	adds	r1, #50	; 0x32
1000df9a:	2217      	movs	r2, #23
1000df9c:	47c0      	blx	r8
			memcpy((uint8_t *)&ble_dev_info[idx].bond_info.peer_ltk, (uint8_t *)&pairing_params->peer_ltk, sizeof(at_ble_LTK_t));
1000df9e:	1b38      	subs	r0, r7, r4
1000dfa0:	0080      	lsls	r0, r0, #2
1000dfa2:	4448      	add	r0, r9
1000dfa4:	301a      	adds	r0, #26
1000dfa6:	1da9      	adds	r1, r5, #6
1000dfa8:	221c      	movs	r2, #28
1000dfaa:	47c0      	blx	r8
1000dfac:	e003      	b.n	1000dfb6 <ble_pair_done_handler+0xee>
			device_found = true;
			break;
		}
	}
	
	if(pairing_params->status == AT_BLE_SUCCESS)
1000dfae:	792e      	ldrb	r6, [r5, #4]
1000dfb0:	2e00      	cmp	r6, #0
1000dfb2:	d0cf      	beq.n	1000df54 <ble_pair_done_handler+0x8c>
1000dfb4:	e79e      	b.n	1000def4 <ble_pair_done_handler+0x2c>
				return AT_BLE_FAILURE;
			}
		}
	}
	return AT_BLE_SUCCESS;
}
1000dfb6:	0030      	movs	r0, r6
1000dfb8:	bc0c      	pop	{r2, r3}
1000dfba:	4690      	mov	r8, r2
1000dfbc:	4699      	mov	r9, r3
1000dfbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000dfc0:	1001985c 	.word	0x1001985c
1000dfc4:	10016638 	.word	0x10016638
1000dfc8:	1001548d 	.word	0x1001548d
1000dfcc:	1001719c 	.word	0x1001719c
1000dfd0:	1001536d 	.word	0x1001536d
1000dfd4:	10010a55 	.word	0x10010a55
1000dfd8:	100171bc 	.word	0x100171bc
1000dfdc:	100171d8 	.word	0x100171d8
1000dfe0:	10017204 	.word	0x10017204
1000dfe4:	10015213 	.word	0x10015213

1000dfe8 <ble_conn_param_update_req>:
	ALL_UNUSED(conn_param_update);  //To avoid compiler warning
	return AT_BLE_SUCCESS;
}

at_ble_status_t ble_conn_param_update_req(void *params)
{
1000dfe8:	b510      	push	{r4, lr}
	at_ble_conn_param_update_request_t * conn_param_req;
	conn_param_req = (at_ble_conn_param_update_request_t *)params;
	at_ble_conn_update_reply(conn_param_req->handle, true, 1, 120);
1000dfea:	8800      	ldrh	r0, [r0, #0]
1000dfec:	2378      	movs	r3, #120	; 0x78
1000dfee:	2201      	movs	r2, #1
1000dff0:	2101      	movs	r1, #1
1000dff2:	4c02      	ldr	r4, [pc, #8]	; (1000dffc <ble_conn_param_update_req+0x14>)
1000dff4:	47a0      	blx	r4
	return AT_BLE_SUCCESS;
}
1000dff6:	2000      	movs	r0, #0
1000dff8:	bd10      	pop	{r4, pc}
1000dffa:	46c0      	nop			; (mov r8, r8)
1000dffc:	10010a75 	.word	0x10010a75

1000e000 <ble_slave_security_request_handler>:

at_ble_status_t ble_slave_security_request_handler(void* params)
{
1000e000:	b5f0      	push	{r4, r5, r6, r7, lr}
1000e002:	4657      	mov	r7, sl
1000e004:	464e      	mov	r6, r9
1000e006:	4645      	mov	r5, r8
1000e008:	b4e0      	push	{r5, r6, r7}
1000e00a:	b084      	sub	sp, #16
1000e00c:	0004      	movs	r4, r0
	uint8_t i = 0, idx;
	at_ble_slave_sec_request_t* slave_sec_req;
	bool device_found = false;
	
	slave_sec_req = (at_ble_slave_sec_request_t*)params;	
	memset(&features, 0x00, sizeof(at_ble_pair_features_t));
1000e00e:	2209      	movs	r2, #9
1000e010:	2100      	movs	r1, #0
1000e012:	a801      	add	r0, sp, #4
1000e014:	4b6a      	ldr	r3, [pc, #424]	; (1000e1c0 <ble_slave_security_request_handler+0x1c0>)
1000e016:	4798      	blx	r3
		//@Todo Status is not handled in the Library
	//}

	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == slave_sec_req->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_CONNECTED))
1000e018:	8825      	ldrh	r5, [r4, #0]
1000e01a:	496a      	ldr	r1, [pc, #424]	; (1000e1c4 <ble_slave_security_request_handler+0x1c4>)
1000e01c:	000a      	movs	r2, r1
1000e01e:	2300      	movs	r3, #0
1000e020:	8910      	ldrh	r0, [r2, #8]
1000e022:	42a8      	cmp	r0, r5
1000e024:	d116      	bne.n	1000e054 <ble_slave_security_request_handler+0x54>
1000e026:	0010      	movs	r0, r2
1000e028:	305e      	adds	r0, #94	; 0x5e
1000e02a:	7800      	ldrb	r0, [r0, #0]
1000e02c:	2802      	cmp	r0, #2
1000e02e:	d111      	bne.n	1000e054 <ble_slave_security_request_handler+0x54>
		{
			device_found = true;
			ble_dev_info[idx].conn_state = BLE_DEVICE_ENCRYPTION_STATE;
1000e030:	4864      	ldr	r0, [pc, #400]	; (1000e1c4 <ble_slave_security_request_handler+0x1c4>)
1000e032:	015a      	lsls	r2, r3, #5
1000e034:	1ad6      	subs	r6, r2, r3
1000e036:	00b6      	lsls	r6, r6, #2
1000e038:	1986      	adds	r6, r0, r6
1000e03a:	365e      	adds	r6, #94	; 0x5e
1000e03c:	2206      	movs	r2, #6
1000e03e:	7032      	strb	r2, [r6, #0]
		}
	}
	
	if (device_found)
	{
		if((ble_dev_info[idx].bond_info.auth & AT_BLE_AUTH_NO_MITM_BOND) && (slave_sec_req->bond == true))
1000e040:	32f9      	adds	r2, #249	; 0xf9
1000e042:	4013      	ands	r3, r2
1000e044:	015a      	lsls	r2, r3, #5
1000e046:	1ad2      	subs	r2, r2, r3
1000e048:	0092      	lsls	r2, r2, #2
1000e04a:	1882      	adds	r2, r0, r2
1000e04c:	7d12      	ldrb	r2, [r2, #20]
1000e04e:	07d0      	lsls	r0, r2, #31
1000e050:	d405      	bmi.n	1000e05e <ble_slave_security_request_handler+0x5e>
1000e052:	e01b      	b.n	1000e08c <ble_slave_security_request_handler+0x8c>
1000e054:	3301      	adds	r3, #1
1000e056:	327c      	adds	r2, #124	; 0x7c
		//at_ble_disconnect(slave_sec_req->handle, AT_BLE_AUTH_FAILURE);		
		//return AT_BLE_FAILURE;
		//@Todo Status is not handled in the Library
	//}

	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e058:	2b05      	cmp	r3, #5
1000e05a:	d1e1      	bne.n	1000e020 <ble_slave_security_request_handler+0x20>
1000e05c:	e01e      	b.n	1000e09c <ble_slave_security_request_handler+0x9c>
		}
	}
	
	if (device_found)
	{
		if((ble_dev_info[idx].bond_info.auth & AT_BLE_AUTH_NO_MITM_BOND) && (slave_sec_req->bond == true))
1000e05e:	78e0      	ldrb	r0, [r4, #3]
1000e060:	2800      	cmp	r0, #0
1000e062:	d013      	beq.n	1000e08c <ble_slave_security_request_handler+0x8c>
		{
			if(at_ble_encryption_start(slave_sec_req->handle, &ble_dev_info[idx].bond_info.peer_ltk, ble_dev_info[idx].bond_info.auth) == AT_BLE_SUCCESS)
1000e064:	0159      	lsls	r1, r3, #5
1000e066:	1ac9      	subs	r1, r1, r3
1000e068:	008b      	lsls	r3, r1, #2
1000e06a:	4956      	ldr	r1, [pc, #344]	; (1000e1c4 <ble_slave_security_request_handler+0x1c4>)
1000e06c:	18c9      	adds	r1, r1, r3
1000e06e:	311a      	adds	r1, #26
1000e070:	8820      	ldrh	r0, [r4, #0]
1000e072:	4b55      	ldr	r3, [pc, #340]	; (1000e1c8 <ble_slave_security_request_handler+0x1c8>)
1000e074:	4798      	blx	r3
1000e076:	2800      	cmp	r0, #0
1000e078:	d100      	bne.n	1000e07c <ble_slave_security_request_handler+0x7c>
1000e07a:	e09b      	b.n	1000e1b4 <ble_slave_security_request_handler+0x1b4>
			{
				return  AT_BLE_SUCCESS;
			}
			else
			{
				DBG_LOG("Encryption Not started");
1000e07c:	4853      	ldr	r0, [pc, #332]	; (1000e1cc <ble_slave_security_request_handler+0x1cc>)
1000e07e:	4b54      	ldr	r3, [pc, #336]	; (1000e1d0 <ble_slave_security_request_handler+0x1d0>)
1000e080:	4798      	blx	r3
1000e082:	4854      	ldr	r0, [pc, #336]	; (1000e1d4 <ble_slave_security_request_handler+0x1d4>)
1000e084:	4b54      	ldr	r3, [pc, #336]	; (1000e1d8 <ble_slave_security_request_handler+0x1d8>)
1000e086:	4798      	blx	r3
				return AT_BLE_FAILURE;
1000e088:	20e2      	movs	r0, #226	; 0xe2
1000e08a:	e093      	b.n	1000e1b4 <ble_slave_security_request_handler+0x1b4>
			}			
		}
		else
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_CONNECTED;
1000e08c:	015a      	lsls	r2, r3, #5
1000e08e:	1ad3      	subs	r3, r2, r3
1000e090:	009b      	lsls	r3, r3, #2
1000e092:	4a4c      	ldr	r2, [pc, #304]	; (1000e1c4 <ble_slave_security_request_handler+0x1c4>)
1000e094:	18d3      	adds	r3, r2, r3
1000e096:	335e      	adds	r3, #94	; 0x5e
1000e098:	2202      	movs	r2, #2
1000e09a:	701a      	strb	r2, [r3, #0]
		}
	}
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == slave_sec_req->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_CONNECTED))
1000e09c:	8825      	ldrh	r5, [r4, #0]
1000e09e:	2200      	movs	r2, #0
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_CONNECTED;
		}
	}
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e0a0:	2300      	movs	r3, #0
	{
		if((ble_dev_info[idx].conn_info.handle == slave_sec_req->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_CONNECTED))
1000e0a2:	0016      	movs	r6, r2
1000e0a4:	8908      	ldrh	r0, [r1, #8]
1000e0a6:	42a8      	cmp	r0, r5
1000e0a8:	d10d      	bne.n	1000e0c6 <ble_slave_security_request_handler+0xc6>
1000e0aa:	0008      	movs	r0, r1
1000e0ac:	305e      	adds	r0, #94	; 0x5e
1000e0ae:	7800      	ldrb	r0, [r0, #0]
1000e0b0:	2802      	cmp	r0, #2
1000e0b2:	d108      	bne.n	1000e0c6 <ble_slave_security_request_handler+0xc6>
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_PAIRING;
1000e0b4:	0152      	lsls	r2, r2, #5
1000e0b6:	1b92      	subs	r2, r2, r6
1000e0b8:	0096      	lsls	r6, r2, #2
1000e0ba:	4a42      	ldr	r2, [pc, #264]	; (1000e1c4 <ble_slave_security_request_handler+0x1c4>)
1000e0bc:	1992      	adds	r2, r2, r6
1000e0be:	325e      	adds	r2, #94	; 0x5e
1000e0c0:	2103      	movs	r1, #3
1000e0c2:	7011      	strb	r1, [r2, #0]
			break;
1000e0c4:	e005      	b.n	1000e0d2 <ble_slave_security_request_handler+0xd2>
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_CONNECTED;
		}
	}
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e0c6:	3301      	adds	r3, #1
1000e0c8:	b2db      	uxtb	r3, r3
1000e0ca:	3201      	adds	r2, #1
1000e0cc:	317c      	adds	r1, #124	; 0x7c
1000e0ce:	2b05      	cmp	r3, #5
1000e0d0:	d1e7      	bne.n	1000e0a2 <ble_slave_security_request_handler+0xa2>
			break;
		}
	}
	
	features.desired_auth =  BLE_AUTHENTICATION_LEVEL; 
	features.bond = slave_sec_req->bond;
1000e0d2:	aa01      	add	r2, sp, #4
1000e0d4:	78e1      	ldrb	r1, [r4, #3]
1000e0d6:	7091      	strb	r1, [r2, #2]
	features.mitm_protection = true;
1000e0d8:	2101      	movs	r1, #1
1000e0da:	7051      	strb	r1, [r2, #1]
	/* Device capabilities is display only , key will be generated
	and displayed */
	features.io_cababilities = AT_BLE_IO_CAP_KB_DISPLAY;
1000e0dc:	3103      	adds	r1, #3
1000e0de:	7011      	strb	r1, [r2, #0]

	features.oob_avaiable = false;
			
	/* Distribution of LTK is required */
	if (ble_dev_info[idx].conn_info.peer_addr.type == AT_BLE_ADDRESS_RANDOM_PRIVATE_RESOLVABLE)
1000e0e0:	001f      	movs	r7, r3
1000e0e2:	015a      	lsls	r2, r3, #5
1000e0e4:	1ad2      	subs	r2, r2, r3
1000e0e6:	0092      	lsls	r2, r2, #2
1000e0e8:	4936      	ldr	r1, [pc, #216]	; (1000e1c4 <ble_slave_security_request_handler+0x1c4>)
1000e0ea:	5c52      	ldrb	r2, [r2, r1]
1000e0ec:	2a02      	cmp	r2, #2
1000e0ee:	d104      	bne.n	1000e0fa <ble_slave_security_request_handler+0xfa>
	{
		features.initiator_keys =   (at_ble_key_dis_t)(AT_BLE_KEY_DIST_ENC | AT_BLE_KEY_DIST_ID);
1000e0f0:	aa01      	add	r2, sp, #4
1000e0f2:	2103      	movs	r1, #3
1000e0f4:	7191      	strb	r1, [r2, #6]
		features.responder_keys =   (at_ble_key_dis_t)(AT_BLE_KEY_DIST_ENC | AT_BLE_KEY_DIST_ID);
1000e0f6:	71d1      	strb	r1, [r2, #7]
1000e0f8:	e003      	b.n	1000e102 <ble_slave_security_request_handler+0x102>
	}
	else
	{
		features.initiator_keys =   AT_BLE_KEY_DIST_ENC;
1000e0fa:	aa01      	add	r2, sp, #4
1000e0fc:	2101      	movs	r1, #1
1000e0fe:	7191      	strb	r1, [r2, #6]
		features.responder_keys =   AT_BLE_KEY_DIST_ENC;
1000e100:	71d1      	strb	r1, [r2, #7]
	}
	features.max_key_size = 16;
1000e102:	aa01      	add	r2, sp, #4
1000e104:	2110      	movs	r1, #16
1000e106:	7151      	strb	r1, [r2, #5]
	features.min_key_size = 16;
1000e108:	7111      	strb	r1, [r2, #4]
	
	/* Check if fresh pairing requested */
	if (ble_dev_info[idx].bond_info.status == AT_BLE_GAP_INVALID_PARAM)
1000e10a:	017a      	lsls	r2, r7, #5
1000e10c:	1bd2      	subs	r2, r2, r7
1000e10e:	0092      	lsls	r2, r2, #2
1000e110:	492c      	ldr	r1, [pc, #176]	; (1000e1c4 <ble_slave_security_request_handler+0x1c4>)
1000e112:	188a      	adds	r2, r1, r2
1000e114:	7e12      	ldrb	r2, [r2, #24]
1000e116:	2a40      	cmp	r2, #64	; 0x40
1000e118:	d134      	bne.n	1000e184 <ble_slave_security_request_handler+0x184>
1000e11a:	015a      	lsls	r2, r3, #5
1000e11c:	1ad3      	subs	r3, r2, r3
1000e11e:	009b      	lsls	r3, r3, #2
1000e120:	469a      	mov	sl, r3
1000e122:	001e      	movs	r6, r3
1000e124:	3660      	adds	r6, #96	; 0x60
1000e126:	1876      	adds	r6, r6, r1
1000e128:	4655      	mov	r5, sl
1000e12a:	3568      	adds	r5, #104	; 0x68
1000e12c:	186d      	adds	r5, r5, r1
	{
		/* Generate LTK */
		for(i=0; i<8; i++)
		{			
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
1000e12e:	4b2b      	ldr	r3, [pc, #172]	; (1000e1dc <ble_slave_security_request_handler+0x1dc>)
1000e130:	4699      	mov	r9, r3
1000e132:	230f      	movs	r3, #15
1000e134:	4698      	mov	r8, r3
1000e136:	47c8      	blx	r9
1000e138:	4643      	mov	r3, r8
1000e13a:	4018      	ands	r0, r3
1000e13c:	7030      	strb	r0, [r6, #0]
			ble_dev_info[idx].host_ltk.nb[i] = rand()&0x0f;
1000e13e:	47c8      	blx	r9
1000e140:	4643      	mov	r3, r8
1000e142:	4018      	ands	r0, r3
1000e144:	74b0      	strb	r0, [r6, #18]
1000e146:	3601      	adds	r6, #1
	
	/* Check if fresh pairing requested */
	if (ble_dev_info[idx].bond_info.status == AT_BLE_GAP_INVALID_PARAM)
	{
		/* Generate LTK */
		for(i=0; i<8; i++)
1000e148:	42ae      	cmp	r6, r5
1000e14a:	d1f4      	bne.n	1000e136 <ble_slave_security_request_handler+0x136>
1000e14c:	4656      	mov	r6, sl
1000e14e:	3670      	adds	r6, #112	; 0x70
1000e150:	4a1c      	ldr	r2, [pc, #112]	; (1000e1c4 <ble_slave_security_request_handler+0x1c4>)
1000e152:	18b6      	adds	r6, r6, r2
			ble_dev_info[idx].host_ltk.nb[i] = rand()&0x0f;
		}
				
		for(i=8 ; i<16 ;i++)
		{
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
1000e154:	4b21      	ldr	r3, [pc, #132]	; (1000e1dc <ble_slave_security_request_handler+0x1dc>)
1000e156:	4699      	mov	r9, r3
1000e158:	230f      	movs	r3, #15
1000e15a:	4698      	mov	r8, r3
1000e15c:	47c8      	blx	r9
1000e15e:	4643      	mov	r3, r8
1000e160:	4018      	ands	r0, r3
1000e162:	7028      	strb	r0, [r5, #0]
1000e164:	3501      	adds	r5, #1
		{			
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
			ble_dev_info[idx].host_ltk.nb[i] = rand()&0x0f;
		}
				
		for(i=8 ; i<16 ;i++)
1000e166:	42b5      	cmp	r5, r6
1000e168:	d1f8      	bne.n	1000e15c <ble_slave_security_request_handler+0x15c>
		{
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
		}
		
		ble_dev_info[idx].host_ltk.ediv = rand()&0xffff;
1000e16a:	4b1c      	ldr	r3, [pc, #112]	; (1000e1dc <ble_slave_security_request_handler+0x1dc>)
1000e16c:	4798      	blx	r3
1000e16e:	017b      	lsls	r3, r7, #5
1000e170:	1bdb      	subs	r3, r3, r7
1000e172:	009b      	lsls	r3, r3, #2
1000e174:	4a13      	ldr	r2, [pc, #76]	; (1000e1c4 <ble_slave_security_request_handler+0x1c4>)
1000e176:	18d3      	adds	r3, r2, r3
1000e178:	001a      	movs	r2, r3
1000e17a:	3270      	adds	r2, #112	; 0x70
1000e17c:	8010      	strh	r0, [r2, #0]
		ble_dev_info[idx].host_ltk.key_size = 16;
1000e17e:	337a      	adds	r3, #122	; 0x7a
1000e180:	2210      	movs	r2, #16
1000e182:	701a      	strb	r2, [r3, #0]
	{
		/* Bonding information already exists */
		
	}

	if(at_ble_authenticate(slave_sec_req->handle, &features, &ble_dev_info[idx].host_ltk, NULL) != AT_BLE_SUCCESS)
1000e184:	017a      	lsls	r2, r7, #5
1000e186:	1bd7      	subs	r7, r2, r7
1000e188:	00bf      	lsls	r7, r7, #2
1000e18a:	3760      	adds	r7, #96	; 0x60
1000e18c:	4a0d      	ldr	r2, [pc, #52]	; (1000e1c4 <ble_slave_security_request_handler+0x1c4>)
1000e18e:	18ba      	adds	r2, r7, r2
1000e190:	8820      	ldrh	r0, [r4, #0]
1000e192:	2300      	movs	r3, #0
1000e194:	a901      	add	r1, sp, #4
1000e196:	4c12      	ldr	r4, [pc, #72]	; (1000e1e0 <ble_slave_security_request_handler+0x1e0>)
1000e198:	47a0      	blx	r4
1000e19a:	2800      	cmp	r0, #0
1000e19c:	d00a      	beq.n	1000e1b4 <ble_slave_security_request_handler+0x1b4>
	{
		features.bond = false;
1000e19e:	ab01      	add	r3, sp, #4
1000e1a0:	2200      	movs	r2, #0
1000e1a2:	709a      	strb	r2, [r3, #2]
		features.mitm_protection = false;
1000e1a4:	705a      	strb	r2, [r3, #1]
		DBG_LOG("Slave Security Req - Authentication Failed");
1000e1a6:	4809      	ldr	r0, [pc, #36]	; (1000e1cc <ble_slave_security_request_handler+0x1cc>)
1000e1a8:	4b09      	ldr	r3, [pc, #36]	; (1000e1d0 <ble_slave_security_request_handler+0x1d0>)
1000e1aa:	4798      	blx	r3
1000e1ac:	480d      	ldr	r0, [pc, #52]	; (1000e1e4 <ble_slave_security_request_handler+0x1e4>)
1000e1ae:	4b0a      	ldr	r3, [pc, #40]	; (1000e1d8 <ble_slave_security_request_handler+0x1d8>)
1000e1b0:	4798      	blx	r3
		return AT_BLE_FAILURE;
1000e1b2:	20e2      	movs	r0, #226	; 0xe2
	}
	return AT_BLE_SUCCESS;
}
1000e1b4:	b004      	add	sp, #16
1000e1b6:	bc1c      	pop	{r2, r3, r4}
1000e1b8:	4690      	mov	r8, r2
1000e1ba:	4699      	mov	r9, r3
1000e1bc:	46a2      	mov	sl, r4
1000e1be:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000e1c0:	10015225 	.word	0x10015225
1000e1c4:	1001985c 	.word	0x1001985c
1000e1c8:	10011639 	.word	0x10011639
1000e1cc:	10016638 	.word	0x10016638
1000e1d0:	1001548d 	.word	0x1001548d
1000e1d4:	10017234 	.word	0x10017234
1000e1d8:	1001536d 	.word	0x1001536d
1000e1dc:	100154a1 	.word	0x100154a1
1000e1e0:	1001144d 	.word	0x1001144d
1000e1e4:	1001724c 	.word	0x1001724c

1000e1e8 <ble_pair_request_handler>:

/** @brief function handles pair request */
at_ble_status_t ble_pair_request_handler(void *params)
{
1000e1e8:	b5f0      	push	{r4, r5, r6, r7, lr}
1000e1ea:	465f      	mov	r7, fp
1000e1ec:	4656      	mov	r6, sl
1000e1ee:	464d      	mov	r5, r9
1000e1f0:	4644      	mov	r4, r8
1000e1f2:	b4f0      	push	{r4, r5, r6, r7}
1000e1f4:	b085      	sub	sp, #20
1000e1f6:	4683      	mov	fp, r0
	at_ble_pair_request_t* pair_req;
	pair_req = (at_ble_pair_request_t*)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == pair_req->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_CONNECTED))
1000e1f8:	8804      	ldrh	r4, [r0, #0]
1000e1fa:	4a48      	ldr	r2, [pc, #288]	; (1000e31c <ble_pair_request_handler+0x134>)
1000e1fc:	2100      	movs	r1, #0
	at_ble_pair_features_t features;
	uint8_t i = 0, idx;
	at_ble_pair_request_t* pair_req;
	pair_req = (at_ble_pair_request_t*)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e1fe:	2300      	movs	r3, #0
	{
		if((ble_dev_info[idx].conn_info.handle == pair_req->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_CONNECTED))
1000e200:	8910      	ldrh	r0, [r2, #8]
1000e202:	42a0      	cmp	r0, r4
1000e204:	d10d      	bne.n	1000e222 <ble_pair_request_handler+0x3a>
1000e206:	0010      	movs	r0, r2
1000e208:	305e      	adds	r0, #94	; 0x5e
1000e20a:	7800      	ldrb	r0, [r0, #0]
1000e20c:	2802      	cmp	r0, #2
1000e20e:	d108      	bne.n	1000e222 <ble_pair_request_handler+0x3a>
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_PAIRING;
1000e210:	014a      	lsls	r2, r1, #5
1000e212:	1a52      	subs	r2, r2, r1
1000e214:	0095      	lsls	r5, r2, #2
1000e216:	4a41      	ldr	r2, [pc, #260]	; (1000e31c <ble_pair_request_handler+0x134>)
1000e218:	1952      	adds	r2, r2, r5
1000e21a:	325e      	adds	r2, #94	; 0x5e
1000e21c:	2103      	movs	r1, #3
1000e21e:	7011      	strb	r1, [r2, #0]
			break;
1000e220:	e005      	b.n	1000e22e <ble_pair_request_handler+0x46>
	at_ble_pair_features_t features;
	uint8_t i = 0, idx;
	at_ble_pair_request_t* pair_req;
	pair_req = (at_ble_pair_request_t*)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e222:	3301      	adds	r3, #1
1000e224:	b2db      	uxtb	r3, r3
1000e226:	3101      	adds	r1, #1
1000e228:	327c      	adds	r2, #124	; 0x7c
1000e22a:	2b05      	cmp	r3, #5
1000e22c:	d1e8      	bne.n	1000e200 <ble_pair_request_handler+0x18>
			ble_dev_info[idx].conn_state = BLE_DEVICE_PAIRING;
			break;
		}
	}
	
	features.desired_auth =  BLE_AUTHENTICATION_LEVEL; 
1000e22e:	aa01      	add	r2, sp, #4
1000e230:	2100      	movs	r1, #0
1000e232:	7211      	strb	r1, [r2, #8]
	features.bond = BLE_BOND_REQ;
1000e234:	7091      	strb	r1, [r2, #2]
	features.mitm_protection = BLE_MITM_REQ;
1000e236:	7051      	strb	r1, [r2, #1]
	/* Device capabilities is display only , key will be generated
	and displayed */
	features.io_cababilities = BLE_IO_CAPABALITIES;
1000e238:	2003      	movs	r0, #3
1000e23a:	7010      	strb	r0, [r2, #0]
	features.oob_avaiable = BLE_OOB_REQ;
1000e23c:	70d1      	strb	r1, [r2, #3]
	
	/* Distribution of LTK is required */
	if (ble_dev_info[idx].conn_info.peer_addr.type == AT_BLE_ADDRESS_RANDOM_PRIVATE_RESOLVABLE)
1000e23e:	001f      	movs	r7, r3
1000e240:	015a      	lsls	r2, r3, #5
1000e242:	1ad2      	subs	r2, r2, r3
1000e244:	0092      	lsls	r2, r2, #2
1000e246:	4935      	ldr	r1, [pc, #212]	; (1000e31c <ble_pair_request_handler+0x134>)
1000e248:	5c52      	ldrb	r2, [r2, r1]
1000e24a:	2a02      	cmp	r2, #2
1000e24c:	d104      	bne.n	1000e258 <ble_pair_request_handler+0x70>
	{
		/* Distribution of IRK is required */
		features.initiator_keys =   (at_ble_key_dis_t)(AT_BLE_KEY_DIST_ENC | AT_BLE_KEY_DIST_ID);
1000e24e:	aa01      	add	r2, sp, #4
1000e250:	2103      	movs	r1, #3
1000e252:	7191      	strb	r1, [r2, #6]
		features.responder_keys =   (at_ble_key_dis_t)(AT_BLE_KEY_DIST_ENC | AT_BLE_KEY_DIST_ID);
1000e254:	71d1      	strb	r1, [r2, #7]
1000e256:	e003      	b.n	1000e260 <ble_pair_request_handler+0x78>
	}
	else
	{
		features.initiator_keys =   AT_BLE_KEY_DIST_ENC;
1000e258:	aa01      	add	r2, sp, #4
1000e25a:	2101      	movs	r1, #1
1000e25c:	7191      	strb	r1, [r2, #6]
		features.responder_keys =   AT_BLE_KEY_DIST_ENC;
1000e25e:	71d1      	strb	r1, [r2, #7]
	}
			
	features.max_key_size = 16;
1000e260:	aa01      	add	r2, sp, #4
1000e262:	2110      	movs	r1, #16
1000e264:	7151      	strb	r1, [r2, #5]
	features.min_key_size = 16;
1000e266:	7111      	strb	r1, [r2, #4]
	
	/* Check if fresh pairing requested */
	if (ble_dev_info[idx].bond_info.status == AT_BLE_GAP_INVALID_PARAM)
1000e268:	017a      	lsls	r2, r7, #5
1000e26a:	1bd2      	subs	r2, r2, r7
1000e26c:	0092      	lsls	r2, r2, #2
1000e26e:	492b      	ldr	r1, [pc, #172]	; (1000e31c <ble_pair_request_handler+0x134>)
1000e270:	188a      	adds	r2, r1, r2
1000e272:	7e12      	ldrb	r2, [r2, #24]
1000e274:	2a40      	cmp	r2, #64	; 0x40
1000e276:	d131      	bne.n	1000e2dc <ble_pair_request_handler+0xf4>
1000e278:	015a      	lsls	r2, r3, #5
1000e27a:	1ad3      	subs	r3, r2, r3
1000e27c:	009b      	lsls	r3, r3, #2
1000e27e:	469a      	mov	sl, r3
1000e280:	001d      	movs	r5, r3
1000e282:	3560      	adds	r5, #96	; 0x60
1000e284:	186d      	adds	r5, r5, r1
1000e286:	4654      	mov	r4, sl
1000e288:	3468      	adds	r4, #104	; 0x68
1000e28a:	1864      	adds	r4, r4, r1
	{
		/* Generate LTK */
		for(i=0; i<8; i++)
		{						
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
1000e28c:	4b24      	ldr	r3, [pc, #144]	; (1000e320 <ble_pair_request_handler+0x138>)
1000e28e:	4699      	mov	r9, r3
1000e290:	260f      	movs	r6, #15
1000e292:	47c8      	blx	r9
1000e294:	4030      	ands	r0, r6
1000e296:	7028      	strb	r0, [r5, #0]
			ble_dev_info[idx].host_ltk.nb[i] = rand()&0x0f;
1000e298:	47c8      	blx	r9
1000e29a:	4030      	ands	r0, r6
1000e29c:	74a8      	strb	r0, [r5, #18]
1000e29e:	3501      	adds	r5, #1
	
	/* Check if fresh pairing requested */
	if (ble_dev_info[idx].bond_info.status == AT_BLE_GAP_INVALID_PARAM)
	{
		/* Generate LTK */
		for(i=0; i<8; i++)
1000e2a0:	42a5      	cmp	r5, r4
1000e2a2:	d1f6      	bne.n	1000e292 <ble_pair_request_handler+0xaa>
1000e2a4:	4655      	mov	r5, sl
1000e2a6:	3570      	adds	r5, #112	; 0x70
1000e2a8:	4a1c      	ldr	r2, [pc, #112]	; (1000e31c <ble_pair_request_handler+0x134>)
1000e2aa:	18ad      	adds	r5, r5, r2
			ble_dev_info[idx].host_ltk.nb[i] = rand()&0x0f;
		}
				
		for(i=8 ; i<16 ;i++)
		{
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
1000e2ac:	4b1c      	ldr	r3, [pc, #112]	; (1000e320 <ble_pair_request_handler+0x138>)
1000e2ae:	4699      	mov	r9, r3
1000e2b0:	230f      	movs	r3, #15
1000e2b2:	4698      	mov	r8, r3
1000e2b4:	47c8      	blx	r9
1000e2b6:	4643      	mov	r3, r8
1000e2b8:	4018      	ands	r0, r3
1000e2ba:	7020      	strb	r0, [r4, #0]
1000e2bc:	3401      	adds	r4, #1
		{						
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
			ble_dev_info[idx].host_ltk.nb[i] = rand()&0x0f;
		}
				
		for(i=8 ; i<16 ;i++)
1000e2be:	42ac      	cmp	r4, r5
1000e2c0:	d1f8      	bne.n	1000e2b4 <ble_pair_request_handler+0xcc>
		for (i = 0; i < 16; i++)
		{
			DBG_LOG_CONT_DEV("0x%02X ", ble_dev_info[idx].host_ltk.key[i]);
		}
		
		ble_dev_info[idx].host_ltk.ediv = rand()&0xffff;
1000e2c2:	4b17      	ldr	r3, [pc, #92]	; (1000e320 <ble_pair_request_handler+0x138>)
1000e2c4:	4798      	blx	r3
1000e2c6:	017b      	lsls	r3, r7, #5
1000e2c8:	1bdb      	subs	r3, r3, r7
1000e2ca:	009b      	lsls	r3, r3, #2
1000e2cc:	4a13      	ldr	r2, [pc, #76]	; (1000e31c <ble_pair_request_handler+0x134>)
1000e2ce:	18d3      	adds	r3, r2, r3
1000e2d0:	001a      	movs	r2, r3
1000e2d2:	3270      	adds	r2, #112	; 0x70
1000e2d4:	8010      	strh	r0, [r2, #0]
		ble_dev_info[idx].host_ltk.key_size = 16;
1000e2d6:	337a      	adds	r3, #122	; 0x7a
1000e2d8:	2210      	movs	r2, #16
1000e2da:	701a      	strb	r2, [r3, #0]
	}

	/* Send pairing response */
	DBG_LOG_DEV("Sending pairing response");

	if(at_ble_authenticate(pair_req->handle, &features, &ble_dev_info[idx].host_ltk, NULL) != AT_BLE_SUCCESS)
1000e2dc:	017a      	lsls	r2, r7, #5
1000e2de:	1bd7      	subs	r7, r2, r7
1000e2e0:	00bf      	lsls	r7, r7, #2
1000e2e2:	3760      	adds	r7, #96	; 0x60
1000e2e4:	4a0d      	ldr	r2, [pc, #52]	; (1000e31c <ble_pair_request_handler+0x134>)
1000e2e6:	18ba      	adds	r2, r7, r2
1000e2e8:	465b      	mov	r3, fp
1000e2ea:	8818      	ldrh	r0, [r3, #0]
1000e2ec:	2300      	movs	r3, #0
1000e2ee:	a901      	add	r1, sp, #4
1000e2f0:	4c0c      	ldr	r4, [pc, #48]	; (1000e324 <ble_pair_request_handler+0x13c>)
1000e2f2:	47a0      	blx	r4
1000e2f4:	2800      	cmp	r0, #0
1000e2f6:	d00a      	beq.n	1000e30e <ble_pair_request_handler+0x126>
	{
		features.bond = false;
1000e2f8:	ab01      	add	r3, sp, #4
1000e2fa:	2200      	movs	r2, #0
1000e2fc:	709a      	strb	r2, [r3, #2]
		features.mitm_protection = false;
1000e2fe:	705a      	strb	r2, [r3, #1]
		DBG_LOG("Pair Request - Authentication Failed");
1000e300:	4809      	ldr	r0, [pc, #36]	; (1000e328 <ble_pair_request_handler+0x140>)
1000e302:	4b0a      	ldr	r3, [pc, #40]	; (1000e32c <ble_pair_request_handler+0x144>)
1000e304:	4798      	blx	r3
1000e306:	480a      	ldr	r0, [pc, #40]	; (1000e330 <ble_pair_request_handler+0x148>)
1000e308:	4b0a      	ldr	r3, [pc, #40]	; (1000e334 <ble_pair_request_handler+0x14c>)
1000e30a:	4798      	blx	r3
		return AT_BLE_FAILURE;
1000e30c:	20e2      	movs	r0, #226	; 0xe2
	}
	return AT_BLE_SUCCESS;
}
1000e30e:	b005      	add	sp, #20
1000e310:	bc3c      	pop	{r2, r3, r4, r5}
1000e312:	4690      	mov	r8, r2
1000e314:	4699      	mov	r9, r3
1000e316:	46a2      	mov	sl, r4
1000e318:	46ab      	mov	fp, r5
1000e31a:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000e31c:	1001985c 	.word	0x1001985c
1000e320:	100154a1 	.word	0x100154a1
1000e324:	1001144d 	.word	0x1001144d
1000e328:	10016638 	.word	0x10016638
1000e32c:	1001548d 	.word	0x1001548d
1000e330:	10017278 	.word	0x10017278
1000e334:	1001536d 	.word	0x1001536d

1000e338 <ble_pair_key_request_handler>:

/** @brief function handles pair key request */
at_ble_status_t ble_pair_key_request_handler (void *params)
{
1000e338:	b5f0      	push	{r4, r5, r6, r7, lr}
1000e33a:	b085      	sub	sp, #20
1000e33c:	0005      	movs	r5, r0
	at_ble_pair_key_request_t *pair_key;
	pair_key = (at_ble_pair_key_request_t *)params;
	/* Passkey has fixed value in this example MSB */
	uint8_t passkey[6]={'1','2','3','4','5','6'};
1000e33e:	2206      	movs	r2, #6
1000e340:	493d      	ldr	r1, [pc, #244]	; (1000e438 <ble_pair_key_request_handler+0x100>)
1000e342:	a802      	add	r0, sp, #8
1000e344:	4e3d      	ldr	r6, [pc, #244]	; (1000e43c <ble_pair_key_request_handler+0x104>)
1000e346:	47b0      	blx	r6
	uint8_t idx = 0;
        uint8_t pin;
        
	at_ble_pair_key_request_t pair_key_request;
        
	memcpy((uint8_t *)&pair_key_request, pair_key, sizeof(at_ble_pair_key_request_t));
1000e348:	ac01      	add	r4, sp, #4
1000e34a:	2204      	movs	r2, #4
1000e34c:	0029      	movs	r1, r5
1000e34e:	0020      	movs	r0, r4
1000e350:	47b0      	blx	r6
	
	if (pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_ENTRY) {
1000e352:	78e3      	ldrb	r3, [r4, #3]
1000e354:	2b00      	cmp	r3, #0
1000e356:	d162      	bne.n	1000e41e <ble_pair_key_request_handler+0xe6>
		DBG_LOG("Enter the Passkey(6-Digit) in Terminal:");
1000e358:	4839      	ldr	r0, [pc, #228]	; (1000e440 <ble_pair_key_request_handler+0x108>)
1000e35a:	4b3a      	ldr	r3, [pc, #232]	; (1000e444 <ble_pair_key_request_handler+0x10c>)
1000e35c:	4798      	blx	r3
1000e35e:	483a      	ldr	r0, [pc, #232]	; (1000e448 <ble_pair_key_request_handler+0x110>)
1000e360:	4b3a      	ldr	r3, [pc, #232]	; (1000e44c <ble_pair_key_request_handler+0x114>)
1000e362:	4798      	blx	r3
1000e364:	2600      	movs	r6, #0
		for (idx = 0; idx < 6;) {          
			pin = getchar_b11_timeout(CHECK_PAIRING_KEY_TIME_OUT);
1000e366:	4c3a      	ldr	r4, [pc, #232]	; (1000e450 <ble_pair_key_request_handler+0x118>)
				return AT_BLE_FAILURE;
			}
			
			if ((pin >= '0') && ( pin <= '9')) {
			  passkey[idx++] = pin;
			  DBG_LOG_CONT("%c", pin);
1000e368:	27ff      	movs	r7, #255	; 0xff
	memcpy((uint8_t *)&pair_key_request, pair_key, sizeof(at_ble_pair_key_request_t));
	
	if (pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_ENTRY) {
		DBG_LOG("Enter the Passkey(6-Digit) in Terminal:");
		for (idx = 0; idx < 6;) {          
			pin = getchar_b11_timeout(CHECK_PAIRING_KEY_TIME_OUT);
1000e36a:	201e      	movs	r0, #30
1000e36c:	47a0      	blx	r4
1000e36e:	b2c3      	uxtb	r3, r0

			if (!pin) {
1000e370:	2b00      	cmp	r3, #0
1000e372:	d11a      	bne.n	1000e3aa <ble_pair_key_request_handler+0x72>
			DBG_LOG("Pin Timeout");
1000e374:	4f32      	ldr	r7, [pc, #200]	; (1000e440 <ble_pair_key_request_handler+0x108>)
1000e376:	0038      	movs	r0, r7
1000e378:	4e32      	ldr	r6, [pc, #200]	; (1000e444 <ble_pair_key_request_handler+0x10c>)
1000e37a:	47b0      	blx	r6
1000e37c:	4835      	ldr	r0, [pc, #212]	; (1000e454 <ble_pair_key_request_handler+0x11c>)
1000e37e:	4c33      	ldr	r4, [pc, #204]	; (1000e44c <ble_pair_key_request_handler+0x114>)
1000e380:	47a0      	blx	r4
				DBG_LOG("Disconnecting ...");
1000e382:	0038      	movs	r0, r7
1000e384:	47b0      	blx	r6
1000e386:	4834      	ldr	r0, [pc, #208]	; (1000e458 <ble_pair_key_request_handler+0x120>)
1000e388:	47a0      	blx	r4
				if (!(at_ble_disconnect(pair_key->handle,
1000e38a:	8828      	ldrh	r0, [r5, #0]
1000e38c:	2113      	movs	r1, #19
1000e38e:	4b33      	ldr	r3, [pc, #204]	; (1000e45c <ble_pair_key_request_handler+0x124>)
1000e390:	4798      	blx	r3
1000e392:	0003      	movs	r3, r0
							AT_BLE_TERMINATED_BY_USER) == AT_BLE_SUCCESS)) {
					DBG_LOG("Disconnect Request Failed");
				}
				return AT_BLE_FAILURE;
1000e394:	20e2      	movs	r0, #226	; 0xe2
			pin = getchar_b11_timeout(CHECK_PAIRING_KEY_TIME_OUT);

			if (!pin) {
			DBG_LOG("Pin Timeout");
				DBG_LOG("Disconnecting ...");
				if (!(at_ble_disconnect(pair_key->handle,
1000e396:	2b00      	cmp	r3, #0
1000e398:	d04c      	beq.n	1000e434 <ble_pair_key_request_handler+0xfc>
							AT_BLE_TERMINATED_BY_USER) == AT_BLE_SUCCESS)) {
					DBG_LOG("Disconnect Request Failed");
1000e39a:	4829      	ldr	r0, [pc, #164]	; (1000e440 <ble_pair_key_request_handler+0x108>)
1000e39c:	4b29      	ldr	r3, [pc, #164]	; (1000e444 <ble_pair_key_request_handler+0x10c>)
1000e39e:	4798      	blx	r3
1000e3a0:	482f      	ldr	r0, [pc, #188]	; (1000e460 <ble_pair_key_request_handler+0x128>)
1000e3a2:	4b2a      	ldr	r3, [pc, #168]	; (1000e44c <ble_pair_key_request_handler+0x114>)
1000e3a4:	4798      	blx	r3
				}
				return AT_BLE_FAILURE;
1000e3a6:	20e2      	movs	r0, #226	; 0xe2
1000e3a8:	e044      	b.n	1000e434 <ble_pair_key_request_handler+0xfc>
			}
			
			if ((pin >= '0') && ( pin <= '9')) {
1000e3aa:	001a      	movs	r2, r3
1000e3ac:	3a30      	subs	r2, #48	; 0x30
1000e3ae:	2a09      	cmp	r2, #9
1000e3b0:	d8db      	bhi.n	1000e36a <ble_pair_key_request_handler+0x32>
			  passkey[idx++] = pin;
1000e3b2:	aa02      	add	r2, sp, #8
1000e3b4:	54b3      	strb	r3, [r6, r2]
			  DBG_LOG_CONT("%c", pin);
1000e3b6:	4038      	ands	r0, r7
1000e3b8:	4b2a      	ldr	r3, [pc, #168]	; (1000e464 <ble_pair_key_request_handler+0x12c>)
1000e3ba:	4798      	blx	r3
1000e3bc:	3601      	adds	r6, #1
        
	memcpy((uint8_t *)&pair_key_request, pair_key, sizeof(at_ble_pair_key_request_t));
	
	if (pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_ENTRY) {
		DBG_LOG("Enter the Passkey(6-Digit) in Terminal:");
		for (idx = 0; idx < 6;) {          
1000e3be:	2e06      	cmp	r6, #6
1000e3c0:	d026      	beq.n	1000e410 <ble_pair_key_request_handler+0xd8>
1000e3c2:	e7d2      	b.n	1000e36a <ble_pair_key_request_handler+0x32>
          {
            DBG_LOG("Entered Pass-code:");
          }
          else
          {
            DBG_LOG("Please Enter the following Pass-code(on other Device):");
1000e3c4:	481e      	ldr	r0, [pc, #120]	; (1000e440 <ble_pair_key_request_handler+0x108>)
1000e3c6:	4b1f      	ldr	r3, [pc, #124]	; (1000e444 <ble_pair_key_request_handler+0x10c>)
1000e3c8:	4798      	blx	r3
1000e3ca:	4827      	ldr	r0, [pc, #156]	; (1000e468 <ble_pair_key_request_handler+0x130>)
1000e3cc:	4b1f      	ldr	r3, [pc, #124]	; (1000e44c <ble_pair_key_request_handler+0x114>)
1000e3ce:	4798      	blx	r3
	at_ble_pair_key_request_t pair_key_request;
        
	memcpy((uint8_t *)&pair_key_request, pair_key, sizeof(at_ble_pair_key_request_t));
	
	if (pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_ENTRY) {
		DBG_LOG("Enter the Passkey(6-Digit) in Terminal:");
1000e3d0:	2400      	movs	r4, #0
          
          /* Convert passkey to ASCII format */
          for(idx=0; idx<AT_BLE_PASSKEY_LEN; idx++)
          {
                  passkey[idx] = (passkey[idx]);
                  DBG_LOG_CONT("%c",passkey[idx]);
1000e3d2:	4e24      	ldr	r6, [pc, #144]	; (1000e464 <ble_pair_key_request_handler+0x12c>)
          }
          
          /* Convert passkey to ASCII format */
          for(idx=0; idx<AT_BLE_PASSKEY_LEN; idx++)
          {
                  passkey[idx] = (passkey[idx]);
1000e3d4:	ab02      	add	r3, sp, #8
                  DBG_LOG_CONT("%c",passkey[idx]);
1000e3d6:	5ce0      	ldrb	r0, [r4, r3]
1000e3d8:	47b0      	blx	r6
1000e3da:	3401      	adds	r4, #1
          {
            DBG_LOG("Please Enter the following Pass-code(on other Device):");
          }
          
          /* Convert passkey to ASCII format */
          for(idx=0; idx<AT_BLE_PASSKEY_LEN; idx++)
1000e3dc:	2c06      	cmp	r4, #6
1000e3de:	d1f9      	bne.n	1000e3d4 <ble_pair_key_request_handler+0x9c>
          {
                  passkey[idx] = (passkey[idx]);
                  DBG_LOG_CONT("%c",passkey[idx]);
          }		
          
          if(!((at_ble_pair_key_reply(pair_key->handle, pair_key_request.type, passkey)) == AT_BLE_SUCCESS))
1000e3e0:	ab01      	add	r3, sp, #4
1000e3e2:	7899      	ldrb	r1, [r3, #2]
1000e3e4:	8828      	ldrh	r0, [r5, #0]
1000e3e6:	aa02      	add	r2, sp, #8
1000e3e8:	4b20      	ldr	r3, [pc, #128]	; (1000e46c <ble_pair_key_request_handler+0x134>)
1000e3ea:	4798      	blx	r3
1000e3ec:	2800      	cmp	r0, #0
1000e3ee:	d021      	beq.n	1000e434 <ble_pair_key_request_handler+0xfc>
          {
                  DBG_LOG("Pair-key reply failed");
1000e3f0:	4813      	ldr	r0, [pc, #76]	; (1000e440 <ble_pair_key_request_handler+0x108>)
1000e3f2:	4b14      	ldr	r3, [pc, #80]	; (1000e444 <ble_pair_key_request_handler+0x10c>)
1000e3f4:	4798      	blx	r3
1000e3f6:	481e      	ldr	r0, [pc, #120]	; (1000e470 <ble_pair_key_request_handler+0x138>)
1000e3f8:	4b14      	ldr	r3, [pc, #80]	; (1000e44c <ble_pair_key_request_handler+0x114>)
1000e3fa:	4798      	blx	r3
		if(pair_key_request.type == AT_BLE_PAIR_OOB)
		{
			DBG_LOG("OOB Feature Not supported");
		}
	}
	return AT_BLE_SUCCESS;	
1000e3fc:	2000      	movs	r0, #0
1000e3fe:	e019      	b.n	1000e434 <ble_pair_key_request_handler+0xfc>
	}
	else 
	{
		if(pair_key_request.type == AT_BLE_PAIR_OOB)
		{
			DBG_LOG("OOB Feature Not supported");
1000e400:	480f      	ldr	r0, [pc, #60]	; (1000e440 <ble_pair_key_request_handler+0x108>)
1000e402:	4b10      	ldr	r3, [pc, #64]	; (1000e444 <ble_pair_key_request_handler+0x10c>)
1000e404:	4798      	blx	r3
1000e406:	481b      	ldr	r0, [pc, #108]	; (1000e474 <ble_pair_key_request_handler+0x13c>)
1000e408:	4b10      	ldr	r3, [pc, #64]	; (1000e44c <ble_pair_key_request_handler+0x114>)
1000e40a:	4798      	blx	r3
		}
	}
	return AT_BLE_SUCCESS;	
1000e40c:	2000      	movs	r0, #0
1000e40e:	e011      	b.n	1000e434 <ble_pair_key_request_handler+0xfc>
	if(((pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_DISPLAY) &&
	   (pair_key_request.type == AT_BLE_PAIR_PASSKEY)) || (pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_ENTRY))
	{
          if(pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_ENTRY)
          {
            DBG_LOG("Entered Pass-code:");
1000e410:	480b      	ldr	r0, [pc, #44]	; (1000e440 <ble_pair_key_request_handler+0x108>)
1000e412:	4b0c      	ldr	r3, [pc, #48]	; (1000e444 <ble_pair_key_request_handler+0x10c>)
1000e414:	4798      	blx	r3
1000e416:	4818      	ldr	r0, [pc, #96]	; (1000e478 <ble_pair_key_request_handler+0x140>)
1000e418:	4b0c      	ldr	r3, [pc, #48]	; (1000e44c <ble_pair_key_request_handler+0x114>)
1000e41a:	4798      	blx	r3
1000e41c:	e7d8      	b.n	1000e3d0 <ble_pair_key_request_handler+0x98>
			} 
	  }
	}	
	
	/* Display passkey */
	if(((pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_DISPLAY) &&
1000e41e:	ab01      	add	r3, sp, #4
1000e420:	885a      	ldrh	r2, [r3, #2]
1000e422:	2380      	movs	r3, #128	; 0x80
1000e424:	005b      	lsls	r3, r3, #1
1000e426:	429a      	cmp	r2, r3
1000e428:	d0cc      	beq.n	1000e3c4 <ble_pair_key_request_handler+0x8c>
                  DBG_LOG("Pair-key reply failed");
          }
	}
	else 
	{
		if(pair_key_request.type == AT_BLE_PAIR_OOB)
1000e42a:	ab01      	add	r3, sp, #4
1000e42c:	789b      	ldrb	r3, [r3, #2]
1000e42e:	2b01      	cmp	r3, #1
1000e430:	d0e6      	beq.n	1000e400 <ble_pair_key_request_handler+0xc8>
		{
			DBG_LOG("OOB Feature Not supported");
		}
	}
	return AT_BLE_SUCCESS;	
1000e432:	2000      	movs	r0, #0
}
1000e434:	b005      	add	sp, #20
1000e436:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000e438:	10017024 	.word	0x10017024
1000e43c:	10015213 	.word	0x10015213
1000e440:	10016638 	.word	0x10016638
1000e444:	1001548d 	.word	0x1001548d
1000e448:	100172a0 	.word	0x100172a0
1000e44c:	1001536d 	.word	0x1001536d
1000e450:	1000efc1 	.word	0x1000efc1
1000e454:	100172c8 	.word	0x100172c8
1000e458:	100172d4 	.word	0x100172d4
1000e45c:	10010a55 	.word	0x10010a55
1000e460:	100171bc 	.word	0x100171bc
1000e464:	100153a1 	.word	0x100153a1
1000e468:	100172e8 	.word	0x100172e8
1000e46c:	1001157d 	.word	0x1001157d
1000e470:	10017320 	.word	0x10017320
1000e474:	10017338 	.word	0x10017338
1000e478:	10017354 	.word	0x10017354

1000e47c <ble_encryption_request_handler>:
	return AT_BLE_SUCCESS;
}

/** @brief function handles encryption requests */
at_ble_status_t ble_encryption_request_handler(void *params)
{
1000e47c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000e47e:	0006      	movs	r6, r0
	uint8_t idx;
	enc_req = (at_ble_encryption_request_t *)params;

	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == enc_req->handle) && (ble_dev_info[idx].conn_state != BLE_DEVICE_DISCONNECTED) &&
1000e480:	8805      	ldrh	r5, [r0, #0]
1000e482:	4b2f      	ldr	r3, [pc, #188]	; (1000e540 <ble_encryption_request_handler+0xc4>)
1000e484:	2200      	movs	r2, #0
	bool key_found = false;
	bool device_found = false;
	uint8_t idx;
	enc_req = (at_ble_encryption_request_t *)params;

	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e486:	2400      	movs	r4, #0
	{
		if((ble_dev_info[idx].conn_info.handle == enc_req->handle) && (ble_dev_info[idx].conn_state != BLE_DEVICE_DISCONNECTED) &&
1000e488:	0010      	movs	r0, r2
1000e48a:	8919      	ldrh	r1, [r3, #8]
1000e48c:	42a9      	cmp	r1, r5
1000e48e:	d116      	bne.n	1000e4be <ble_encryption_request_handler+0x42>
1000e490:	0019      	movs	r1, r3
1000e492:	315e      	adds	r1, #94	; 0x5e
1000e494:	7809      	ldrb	r1, [r1, #0]
1000e496:	2901      	cmp	r1, #1
1000e498:	d911      	bls.n	1000e4be <ble_encryption_request_handler+0x42>
		(ble_dev_info[idx].conn_state != BLE_DEVICE_DEFAULT_IDLE))
		{
			device_found = true;
			ble_dev_info[idx].conn_state = BLE_DEVICE_ENCRYPTION_STATE;
1000e49a:	4929      	ldr	r1, [pc, #164]	; (1000e540 <ble_encryption_request_handler+0xc4>)
1000e49c:	0152      	lsls	r2, r2, #5
1000e49e:	1a10      	subs	r0, r2, r0
1000e4a0:	0080      	lsls	r0, r0, #2
1000e4a2:	1808      	adds	r0, r1, r0
1000e4a4:	305e      	adds	r0, #94	; 0x5e
1000e4a6:	2306      	movs	r3, #6
1000e4a8:	7003      	strb	r3, [r0, #0]
	{
		DBG_LOG_DEV("host device ediv %x",ble_dev_info[idx].host_ltk.ediv);
		DBG_LOG_DEV("peer device ediv %x",ble_dev_info[idx].bond_info.peer_ltk.ediv);
		DBG_LOG_DEV("enc_req ediv %x", enc_req->ediv);
		DBG_LOG_DEV("The index is %d",idx);
		if((ble_dev_info[idx].host_ltk.ediv == enc_req->ediv)
1000e4aa:	0162      	lsls	r2, r4, #5
1000e4ac:	1b13      	subs	r3, r2, r4
1000e4ae:	009b      	lsls	r3, r3, #2
1000e4b0:	18cb      	adds	r3, r1, r3
1000e4b2:	3370      	adds	r3, #112	; 0x70
1000e4b4:	881a      	ldrh	r2, [r3, #0]
1000e4b6:	8873      	ldrh	r3, [r6, #2]
1000e4b8:	429a      	cmp	r2, r3
1000e4ba:	d113      	bne.n	1000e4e4 <ble_encryption_request_handler+0x68>
1000e4bc:	e006      	b.n	1000e4cc <ble_encryption_request_handler+0x50>
	bool key_found = false;
	bool device_found = false;
	uint8_t idx;
	enc_req = (at_ble_encryption_request_t *)params;

	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e4be:	3401      	adds	r4, #1
1000e4c0:	b2e4      	uxtb	r4, r4
1000e4c2:	3201      	adds	r2, #1
1000e4c4:	337c      	adds	r3, #124	; 0x7c
1000e4c6:	2c05      	cmp	r4, #5
1000e4c8:	d1de      	bne.n	1000e488 <ble_encryption_request_handler+0xc>
1000e4ca:	e00b      	b.n	1000e4e4 <ble_encryption_request_handler+0x68>
		DBG_LOG_DEV("host device ediv %x",ble_dev_info[idx].host_ltk.ediv);
		DBG_LOG_DEV("peer device ediv %x",ble_dev_info[idx].bond_info.peer_ltk.ediv);
		DBG_LOG_DEV("enc_req ediv %x", enc_req->ediv);
		DBG_LOG_DEV("The index is %d",idx);
		if((ble_dev_info[idx].host_ltk.ediv == enc_req->ediv)
		&& !memcmp(&enc_req->nb[0],&ble_dev_info[idx].host_ltk.nb[0],8))
1000e4cc:	0161      	lsls	r1, r4, #5
1000e4ce:	1b09      	subs	r1, r1, r4
1000e4d0:	0089      	lsls	r1, r1, #2
1000e4d2:	4b1b      	ldr	r3, [pc, #108]	; (1000e540 <ble_encryption_request_handler+0xc4>)
1000e4d4:	1859      	adds	r1, r3, r1
1000e4d6:	3172      	adds	r1, #114	; 0x72
1000e4d8:	1d30      	adds	r0, r6, #4
1000e4da:	2208      	movs	r2, #8
1000e4dc:	4b19      	ldr	r3, [pc, #100]	; (1000e544 <ble_encryption_request_handler+0xc8>)
1000e4de:	4798      	blx	r3
			DBG_LOG_DEV("ENC-Req: Key Found");
		}
	}
	
	
    if(key_found == false)
1000e4e0:	2800      	cmp	r0, #0
1000e4e2:	d015      	beq.n	1000e510 <ble_encryption_request_handler+0x94>
    {
	    DBG_LOG("Pairing information of peer device is not available.");
1000e4e4:	4f18      	ldr	r7, [pc, #96]	; (1000e548 <ble_encryption_request_handler+0xcc>)
1000e4e6:	0038      	movs	r0, r7
1000e4e8:	4e18      	ldr	r6, [pc, #96]	; (1000e54c <ble_encryption_request_handler+0xd0>)
1000e4ea:	47b0      	blx	r6
1000e4ec:	4818      	ldr	r0, [pc, #96]	; (1000e550 <ble_encryption_request_handler+0xd4>)
1000e4ee:	4d19      	ldr	r5, [pc, #100]	; (1000e554 <ble_encryption_request_handler+0xd8>)
1000e4f0:	47a8      	blx	r5
	    DBG_LOG("Please unpair the device from peer device(mobile) settings menu and start pairing again");
1000e4f2:	0038      	movs	r0, r7
1000e4f4:	47b0      	blx	r6
1000e4f6:	4818      	ldr	r0, [pc, #96]	; (1000e558 <ble_encryption_request_handler+0xdc>)
1000e4f8:	47a8      	blx	r5
		at_ble_disconnect(ble_dev_info[idx].conn_info.handle, AT_BLE_AUTH_FAILURE);
1000e4fa:	0163      	lsls	r3, r4, #5
1000e4fc:	1b1c      	subs	r4, r3, r4
1000e4fe:	00a4      	lsls	r4, r4, #2
1000e500:	4b0f      	ldr	r3, [pc, #60]	; (1000e540 <ble_encryption_request_handler+0xc4>)
1000e502:	191c      	adds	r4, r3, r4
1000e504:	8920      	ldrh	r0, [r4, #8]
1000e506:	2105      	movs	r1, #5
1000e508:	4b14      	ldr	r3, [pc, #80]	; (1000e55c <ble_encryption_request_handler+0xe0>)
1000e50a:	4798      	blx	r3
		return AT_BLE_FAILURE;
1000e50c:	20e2      	movs	r0, #226	; 0xe2
1000e50e:	e016      	b.n	1000e53e <ble_encryption_request_handler+0xc2>
    }

	if(!(at_ble_encryption_request_reply(enc_req->handle, ble_dev_info[idx].bond_info.auth, key_found, &ble_dev_info[idx].host_ltk) == AT_BLE_SUCCESS))
1000e510:	0162      	lsls	r2, r4, #5
1000e512:	1b13      	subs	r3, r2, r4
1000e514:	009b      	lsls	r3, r3, #2
1000e516:	3360      	adds	r3, #96	; 0x60
1000e518:	4909      	ldr	r1, [pc, #36]	; (1000e540 <ble_encryption_request_handler+0xc4>)
1000e51a:	185b      	adds	r3, r3, r1
1000e51c:	1b14      	subs	r4, r2, r4
1000e51e:	00a4      	lsls	r4, r4, #2
1000e520:	190c      	adds	r4, r1, r4
1000e522:	7d21      	ldrb	r1, [r4, #20]
1000e524:	8830      	ldrh	r0, [r6, #0]
1000e526:	2201      	movs	r2, #1
1000e528:	4c0d      	ldr	r4, [pc, #52]	; (1000e560 <ble_encryption_request_handler+0xe4>)
1000e52a:	47a0      	blx	r4
1000e52c:	2800      	cmp	r0, #0
1000e52e:	d006      	beq.n	1000e53e <ble_encryption_request_handler+0xc2>
	{
		DBG_LOG("Encryption Request Reply Failed");
1000e530:	4805      	ldr	r0, [pc, #20]	; (1000e548 <ble_encryption_request_handler+0xcc>)
1000e532:	4b06      	ldr	r3, [pc, #24]	; (1000e54c <ble_encryption_request_handler+0xd0>)
1000e534:	4798      	blx	r3
1000e536:	480b      	ldr	r0, [pc, #44]	; (1000e564 <ble_encryption_request_handler+0xe8>)
1000e538:	4b06      	ldr	r3, [pc, #24]	; (1000e554 <ble_encryption_request_handler+0xd8>)
1000e53a:	4798      	blx	r3
	}
	else
	{      
		DBG_LOG_DEV("Encryption Request Reply");
	}
	return AT_BLE_SUCCESS;
1000e53c:	2000      	movs	r0, #0
}
1000e53e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000e540:	1001985c 	.word	0x1001985c
1000e544:	100151f5 	.word	0x100151f5
1000e548:	10016638 	.word	0x10016638
1000e54c:	1001548d 	.word	0x1001548d
1000e550:	10017368 	.word	0x10017368
1000e554:	1001536d 	.word	0x1001536d
1000e558:	100173a0 	.word	0x100173a0
1000e55c:	10010a55 	.word	0x10010a55
1000e560:	100116b1 	.word	0x100116b1
1000e564:	100173f8 	.word	0x100173f8

1000e568 <ble_mgr_events_callback_handler>:
}

bool ble_mgr_events_callback_handler(ble_mgr_event_cb_t event_cb_type, 
									ble_mgr_event_t event_type,
									const ble_event_callback_t *ble_event_handler)
{
1000e568:	b530      	push	{r4, r5, lr}
	uint8_t idx;
	uint8_t max_event_handler = 0;
	bool status = true;
	const ble_event_callback_t **ble_event_cb_ptr = NULL;
	if (ble_event_handler != NULL)
1000e56a:	2a00      	cmp	r2, #0
1000e56c:	d047      	beq.n	1000e5fe <ble_mgr_events_callback_handler+0x96>
	{
		switch(event_type)
1000e56e:	2906      	cmp	r1, #6
1000e570:	d847      	bhi.n	1000e602 <ble_mgr_events_callback_handler+0x9a>
1000e572:	0089      	lsls	r1, r1, #2
1000e574:	4b28      	ldr	r3, [pc, #160]	; (1000e618 <ble_mgr_events_callback_handler+0xb0>)
1000e576:	585b      	ldr	r3, [r3, r1]
1000e578:	469f      	mov	pc, r3
			}
			break;
			
			case BLE_GATT_SERVER_EVENT_TYPE:
			{
				ble_event_cb_ptr = ble_mgr_gatt_server_event_cb;
1000e57a:	4b28      	ldr	r3, [pc, #160]	; (1000e61c <ble_mgr_events_callback_handler+0xb4>)
				max_event_handler = MAX_GATT_SERVER_SUBSCRIBERS;
1000e57c:	2405      	movs	r4, #5
1000e57e:	e00a      	b.n	1000e596 <ble_mgr_events_callback_handler+0x2e>
			}
			break;
			
			case BLE_GATT_HTPT_EVENT_TYPE:
			{
				ble_event_cb_ptr = ble_mgr_htpt_event_cb;
1000e580:	4b27      	ldr	r3, [pc, #156]	; (1000e620 <ble_mgr_events_callback_handler+0xb8>)
				max_event_handler = MAX_HTPT_EVENT_SUBSCRIBERS;
1000e582:	2401      	movs	r4, #1
			}
			break;
1000e584:	e007      	b.n	1000e596 <ble_mgr_events_callback_handler+0x2e>
			
			case BLE_DTM_EVENT_TYPE:
			{
				ble_event_cb_ptr = ble_mgr_dtm_event_cb;
1000e586:	4b27      	ldr	r3, [pc, #156]	; (1000e624 <ble_mgr_events_callback_handler+0xbc>)
				max_event_handler = MAX_DTM_EVENT_SUBSCRIBERS;
1000e588:	2405      	movs	r4, #5
			}
			break;
1000e58a:	e004      	b.n	1000e596 <ble_mgr_events_callback_handler+0x2e>
			
			case BLE_CUSTOM_EVENT_TYPE:
			{
				ble_event_cb_ptr = ble_mgr_custom_event_cb;
1000e58c:	4b26      	ldr	r3, [pc, #152]	; (1000e628 <ble_mgr_events_callback_handler+0xc0>)
				max_event_handler = MAX_CUSTOM_EVENT_SUBSCRIBERS;
1000e58e:	2401      	movs	r4, #1
			}
			break;
1000e590:	e001      	b.n	1000e596 <ble_mgr_events_callback_handler+0x2e>
	{
		switch(event_type)
		{
			case BLE_GAP_EVENT_TYPE:
			{
				ble_event_cb_ptr = ble_mgr_gap_event_cb;
1000e592:	4b26      	ldr	r3, [pc, #152]	; (1000e62c <ble_mgr_events_callback_handler+0xc4>)
				max_event_handler = MAX_GAP_EVENT_SUBSCRIBERS;
1000e594:	2405      	movs	r4, #5
		}
		
		if (status)
		{
			status = false; //Defaults to Failure[No Space to register, Not Found, Invalid Type]scenario
			if (event_cb_type == REGISTER_CALL_BACK)
1000e596:	2800      	cmp	r0, #0
1000e598:	d116      	bne.n	1000e5c8 <ble_mgr_events_callback_handler+0x60>
			{
				for (idx = 0; idx < max_event_handler; idx++)
				{
					if(ble_event_cb_ptr[idx] == NULL)
1000e59a:	6819      	ldr	r1, [r3, #0]
1000e59c:	2900      	cmp	r1, #0
1000e59e:	d10b      	bne.n	1000e5b8 <ble_mgr_events_callback_handler+0x50>
1000e5a0:	e006      	b.n	1000e5b0 <ble_mgr_events_callback_handler+0x48>
1000e5a2:	001d      	movs	r5, r3
1000e5a4:	3304      	adds	r3, #4
1000e5a6:	1f18      	subs	r0, r3, #4
1000e5a8:	6800      	ldr	r0, [r0, #0]
1000e5aa:	2800      	cmp	r0, #0
1000e5ac:	d106      	bne.n	1000e5bc <ble_mgr_events_callback_handler+0x54>
1000e5ae:	e000      	b.n	1000e5b2 <ble_mgr_events_callback_handler+0x4a>
1000e5b0:	001d      	movs	r5, r3
					{
						ble_event_cb_ptr[idx] = ble_event_handler;
1000e5b2:	602a      	str	r2, [r5, #0]
						status = true; //Successfully registered to table
1000e5b4:	2101      	movs	r1, #1
						break;
1000e5b6:	e02c      	b.n	1000e612 <ble_mgr_events_callback_handler+0xaa>
1000e5b8:	3304      	adds	r3, #4
			status = false; //Defaults to Failure[No Space to register, Not Found, Invalid Type]scenario
			if (event_cb_type == REGISTER_CALL_BACK)
			{
				for (idx = 0; idx < max_event_handler; idx++)
				{
					if(ble_event_cb_ptr[idx] == NULL)
1000e5ba:	2100      	movs	r1, #0
		if (status)
		{
			status = false; //Defaults to Failure[No Space to register, Not Found, Invalid Type]scenario
			if (event_cb_type == REGISTER_CALL_BACK)
			{
				for (idx = 0; idx < max_event_handler; idx++)
1000e5bc:	3101      	adds	r1, #1
1000e5be:	b2c9      	uxtb	r1, r1
1000e5c0:	42a1      	cmp	r1, r4
1000e5c2:	d3ee      	bcc.n	1000e5a2 <ble_mgr_events_callback_handler+0x3a>
			break;
		}
		
		if (status)
		{
			status = false; //Defaults to Failure[No Space to register, Not Found, Invalid Type]scenario
1000e5c4:	2100      	movs	r1, #0
1000e5c6:	e024      	b.n	1000e612 <ble_mgr_events_callback_handler+0xaa>
1000e5c8:	2100      	movs	r1, #0
						status = true; //Successfully registered to table
						break;
					}
				}
			}
			else if(event_cb_type == UNREGISTER_CALL_BACK)
1000e5ca:	2801      	cmp	r0, #1
1000e5cc:	d121      	bne.n	1000e612 <ble_mgr_events_callback_handler+0xaa>
			{
				for (idx = 0; idx < max_event_handler; idx++)
				{
					if(ble_event_cb_ptr[idx] == ble_event_handler)
1000e5ce:	6819      	ldr	r1, [r3, #0]
1000e5d0:	428a      	cmp	r2, r1
1000e5d2:	d10c      	bne.n	1000e5ee <ble_mgr_events_callback_handler+0x86>
1000e5d4:	e006      	b.n	1000e5e4 <ble_mgr_events_callback_handler+0x7c>
1000e5d6:	001d      	movs	r5, r3
1000e5d8:	3304      	adds	r3, #4
1000e5da:	1f18      	subs	r0, r3, #4
1000e5dc:	6800      	ldr	r0, [r0, #0]
1000e5de:	4282      	cmp	r2, r0
1000e5e0:	d107      	bne.n	1000e5f2 <ble_mgr_events_callback_handler+0x8a>
1000e5e2:	e000      	b.n	1000e5e6 <ble_mgr_events_callback_handler+0x7e>
1000e5e4:	001d      	movs	r5, r3
					{
						ble_event_cb_ptr[idx] = NULL;
1000e5e6:	2300      	movs	r3, #0
1000e5e8:	602b      	str	r3, [r5, #0]
						status = true;//Successfully unregistered from table
1000e5ea:	2101      	movs	r1, #1
						break;
1000e5ec:	e011      	b.n	1000e612 <ble_mgr_events_callback_handler+0xaa>
1000e5ee:	3304      	adds	r3, #4
			}
			else if(event_cb_type == UNREGISTER_CALL_BACK)
			{
				for (idx = 0; idx < max_event_handler; idx++)
				{
					if(ble_event_cb_ptr[idx] == ble_event_handler)
1000e5f0:	2100      	movs	r1, #0
					}
				}
			}
			else if(event_cb_type == UNREGISTER_CALL_BACK)
			{
				for (idx = 0; idx < max_event_handler; idx++)
1000e5f2:	3101      	adds	r1, #1
1000e5f4:	b2c9      	uxtb	r1, r1
1000e5f6:	42a1      	cmp	r1, r4
1000e5f8:	d3ed      	bcc.n	1000e5d6 <ble_mgr_events_callback_handler+0x6e>
			break;
		}
		
		if (status)
		{
			status = false; //Defaults to Failure[No Space to register, Not Found, Invalid Type]scenario
1000e5fa:	2100      	movs	r1, #0
1000e5fc:	e009      	b.n	1000e612 <ble_mgr_events_callback_handler+0xaa>
			}			
		}
	}
	else
	{
		status = false; //Invalid parameter
1000e5fe:	2100      	movs	r1, #0
1000e600:	e007      	b.n	1000e612 <ble_mgr_events_callback_handler+0xaa>
	uint8_t max_event_handler = 0;
	bool status = true;
	const ble_event_callback_t **ble_event_cb_ptr = NULL;
	if (ble_event_handler != NULL)
	{
		switch(event_type)
1000e602:	2100      	movs	r1, #0
1000e604:	e005      	b.n	1000e612 <ble_mgr_events_callback_handler+0xaa>
			}
			break;
			
			case BLE_GATT_CLIENT_EVENT_TYPE:
			{
				ble_event_cb_ptr = ble_mgr_gatt_client_event_cb;
1000e606:	4b0a      	ldr	r3, [pc, #40]	; (1000e630 <ble_mgr_events_callback_handler+0xc8>)
				max_event_handler = MAX_GATT_CLIENT_SUBSCRIBERS;
1000e608:	2405      	movs	r4, #5
1000e60a:	e7c4      	b.n	1000e596 <ble_mgr_events_callback_handler+0x2e>
			}
			break;
			
			case BLE_L2CAP_EVENT_TYPE:
			{
				ble_event_cb_ptr = ble_mgr_l2cap_event_cb;
1000e60c:	4b09      	ldr	r3, [pc, #36]	; (1000e634 <ble_mgr_events_callback_handler+0xcc>)
				max_event_handler = MAX_L2CAP_EVENT_SUBSCRIBERS;
1000e60e:	2401      	movs	r4, #1
1000e610:	e7c1      	b.n	1000e596 <ble_mgr_events_callback_handler+0x2e>
	else
	{
		status = false; //Invalid parameter
	}
	return status;
}
1000e612:	0008      	movs	r0, r1
1000e614:	bd30      	pop	{r4, r5, pc}
1000e616:	46c0      	nop			; (mov r8, r8)
1000e618:	10016f18 	.word	0x10016f18
1000e61c:	10019848 	.word	0x10019848
1000e620:	10019844 	.word	0x10019844
1000e624:	10019acc 	.word	0x10019acc
1000e628:	1001a080 	.word	0x1001a080
1000e62c:	10019ae0 	.word	0x10019ae0
1000e630:	10019af4 	.word	0x10019af4
1000e634:	10019b3c 	.word	0x10019b3c

1000e638 <ble_device_init>:
volatile uint32_t 	event_params_memory[1024] 	= {0};


/** @brief BLE device initialization */
void ble_device_init(at_ble_addr_t *addr)
{
1000e638:	b5f0      	push	{r4, r5, r6, r7, lr}
1000e63a:	465f      	mov	r7, fp
1000e63c:	4656      	mov	r6, sl
1000e63e:	464d      	mov	r5, r9
1000e640:	4644      	mov	r4, r8
1000e642:	b4f0      	push	{r4, r5, r6, r7}
1000e644:	b08d      	sub	sp, #52	; 0x34
1000e646:	0006      	movs	r6, r0
static bool ble_scan_duplication_check(at_ble_scan_info_t * info);
#endif

static void init_global_var(void)
{
	ble_user_event_cb = 0;
1000e648:	2400      	movs	r4, #0
1000e64a:	4b72      	ldr	r3, [pc, #456]	; (1000e814 <ble_device_init+0x1dc>)
1000e64c:	601c      	str	r4, [r3, #0]
	
	memset(&ble_peripheral_dev_address, 0, sizeof(at_ble_addr_t));
1000e64e:	2207      	movs	r2, #7
1000e650:	2100      	movs	r1, #0
1000e652:	4871      	ldr	r0, [pc, #452]	; (1000e818 <ble_device_init+0x1e0>)
1000e654:	4d71      	ldr	r5, [pc, #452]	; (1000e81c <ble_device_init+0x1e4>)
1000e656:	47a8      	blx	r5
	memset(&connected_state_info, 0, sizeof(at_ble_connected_t));
1000e658:	2212      	movs	r2, #18
1000e65a:	2100      	movs	r1, #0
1000e65c:	4870      	ldr	r0, [pc, #448]	; (1000e820 <ble_device_init+0x1e8>)
1000e65e:	47a8      	blx	r5
		
#if defined ATT_DB_MEMORY
	memset(att_db_data, 0, sizeof(uint32_t) * BLE_ATT_DB_MEMORY_SIZE/4);
1000e660:	4a70      	ldr	r2, [pc, #448]	; (1000e824 <ble_device_init+0x1ec>)
1000e662:	2100      	movs	r1, #0
1000e664:	4870      	ldr	r0, [pc, #448]	; (1000e828 <ble_device_init+0x1f0>)
1000e666:	47a8      	blx	r5
#endif

	scan_response_count = 0;
1000e668:	4b70      	ldr	r3, [pc, #448]	; (1000e82c <ble_device_init+0x1f4>)
1000e66a:	701c      	strb	r4, [r3, #0]
	memset(scan_info, 0, sizeof(scan_info));
1000e66c:	22cd      	movs	r2, #205	; 0xcd
1000e66e:	0092      	lsls	r2, r2, #2
1000e670:	2100      	movs	r1, #0
1000e672:	486f      	ldr	r0, [pc, #444]	; (1000e830 <ble_device_init+0x1f8>)
1000e674:	47a8      	blx	r5

	event = AT_BLE_UNDEFINED_EVENT;
1000e676:	4b6f      	ldr	r3, [pc, #444]	; (1000e834 <ble_device_init+0x1fc>)
1000e678:	701c      	strb	r4, [r3, #0]
	memset(ble_event_params, 0, BLE_EVENT_PARAM_MAX_SIZE);
1000e67a:	2283      	movs	r2, #131	; 0x83
1000e67c:	0092      	lsls	r2, r2, #2
1000e67e:	2100      	movs	r1, #0
1000e680:	486d      	ldr	r0, [pc, #436]	; (1000e838 <ble_device_init+0x200>)
1000e682:	47a8      	blx	r5
{
	uint8_t idx;	
	char *dev_name = NULL;
	init_global_var();

	memset((uint8_t *)event_pool_memory, 0, sizeof(event_pool_memory));
1000e684:	4b6d      	ldr	r3, [pc, #436]	; (1000e83c <ble_device_init+0x204>)
1000e686:	469b      	mov	fp, r3
1000e688:	2380      	movs	r3, #128	; 0x80
1000e68a:	00db      	lsls	r3, r3, #3
1000e68c:	469a      	mov	sl, r3
1000e68e:	001a      	movs	r2, r3
1000e690:	2100      	movs	r1, #0
1000e692:	4658      	mov	r0, fp
1000e694:	47a8      	blx	r5
	memset((uint8_t *)event_params_memory, 0, sizeof(event_params_memory));
1000e696:	4b6a      	ldr	r3, [pc, #424]	; (1000e840 <ble_device_init+0x208>)
1000e698:	4699      	mov	r9, r3
1000e69a:	2380      	movs	r3, #128	; 0x80
1000e69c:	015b      	lsls	r3, r3, #5
1000e69e:	4698      	mov	r8, r3
1000e6a0:	001a      	movs	r2, r3
1000e6a2:	2100      	movs	r1, #0
1000e6a4:	4648      	mov	r0, r9
1000e6a6:	47a8      	blx	r5

	memset(&pf_cfg, 0, sizeof(pf_cfg));
1000e6a8:	4f66      	ldr	r7, [pc, #408]	; (1000e844 <ble_device_init+0x20c>)
1000e6aa:	221c      	movs	r2, #28
1000e6ac:	2100      	movs	r1, #0
1000e6ae:	0038      	movs	r0, r7
1000e6b0:	47a8      	blx	r5

	pf_cfg.event_mem_pool.memStartAdd        = (uint8_t *)event_pool_memory;
1000e6b2:	465b      	mov	r3, fp
1000e6b4:	60bb      	str	r3, [r7, #8]
	pf_cfg.event_mem_pool.memSize            = sizeof(event_pool_memory);
1000e6b6:	4653      	mov	r3, sl
1000e6b8:	60fb      	str	r3, [r7, #12]
	pf_cfg.event_params_mem_pool.memStartAdd = (uint8_t *)event_params_memory;
1000e6ba:	464b      	mov	r3, r9
1000e6bc:	613b      	str	r3, [r7, #16]
	pf_cfg.event_params_mem_pool.memSize     = sizeof(event_params_memory);
1000e6be:	4643      	mov	r3, r8
1000e6c0:	617b      	str	r3, [r7, #20]

	/* Initialize the BLE Event callbacks */
	for (idx = 0; idx < MAX_GAP_EVENT_SUBSCRIBERS; idx++)
	{
		ble_mgr_gap_event_cb[idx] = NULL;
1000e6c2:	4b61      	ldr	r3, [pc, #388]	; (1000e848 <ble_device_init+0x210>)
1000e6c4:	601c      	str	r4, [r3, #0]
1000e6c6:	605c      	str	r4, [r3, #4]
1000e6c8:	609c      	str	r4, [r3, #8]
1000e6ca:	60dc      	str	r4, [r3, #12]
1000e6cc:	611c      	str	r4, [r3, #16]
	}
	
	for (idx = 0; idx < MAX_GATT_CLIENT_SUBSCRIBERS; idx++)
	{
		ble_mgr_gatt_client_event_cb[idx] = NULL;
1000e6ce:	4b5f      	ldr	r3, [pc, #380]	; (1000e84c <ble_device_init+0x214>)
1000e6d0:	601c      	str	r4, [r3, #0]
1000e6d2:	605c      	str	r4, [r3, #4]
1000e6d4:	609c      	str	r4, [r3, #8]
1000e6d6:	60dc      	str	r4, [r3, #12]
1000e6d8:	611c      	str	r4, [r3, #16]
	}
	
	for (idx = 0; idx < MAX_GATT_SERVER_SUBSCRIBERS; idx++)
	{
		ble_mgr_gatt_server_event_cb[idx] = NULL;
1000e6da:	4b5d      	ldr	r3, [pc, #372]	; (1000e850 <ble_device_init+0x218>)
1000e6dc:	601c      	str	r4, [r3, #0]
1000e6de:	605c      	str	r4, [r3, #4]
1000e6e0:	609c      	str	r4, [r3, #8]
1000e6e2:	60dc      	str	r4, [r3, #12]
1000e6e4:	611c      	str	r4, [r3, #16]
	}
	
	for (idx = 0; idx < MAX_L2CAP_EVENT_SUBSCRIBERS; idx++)
	{
		ble_mgr_l2cap_event_cb[idx] = NULL;
1000e6e6:	4b5b      	ldr	r3, [pc, #364]	; (1000e854 <ble_device_init+0x21c>)
1000e6e8:	601c      	str	r4, [r3, #0]
	}
	
	for (idx = 0; idx < MAX_HTPT_EVENT_SUBSCRIBERS; idx++)
	{
		ble_mgr_htpt_event_cb[idx] = NULL;
1000e6ea:	4b5b      	ldr	r3, [pc, #364]	; (1000e858 <ble_device_init+0x220>)
1000e6ec:	601c      	str	r4, [r3, #0]
	}
	
	for (idx = 0; idx < MAX_DTM_EVENT_SUBSCRIBERS; idx++)
	{
		ble_mgr_dtm_event_cb[idx] = NULL;
1000e6ee:	4b5b      	ldr	r3, [pc, #364]	; (1000e85c <ble_device_init+0x224>)
1000e6f0:	601c      	str	r4, [r3, #0]
1000e6f2:	605c      	str	r4, [r3, #4]
1000e6f4:	609c      	str	r4, [r3, #8]
1000e6f6:	60dc      	str	r4, [r3, #12]
1000e6f8:	611c      	str	r4, [r3, #16]
	}
	
	for (idx = 0; idx < MAX_CUSTOM_EVENT_SUBSCRIBERS; idx++)
	{
		ble_mgr_custom_event_cb[idx] = NULL;
1000e6fa:	4b59      	ldr	r3, [pc, #356]	; (1000e860 <ble_device_init+0x228>)
1000e6fc:	601c      	str	r4, [r3, #0]
1000e6fe:	4c59      	ldr	r4, [pc, #356]	; (1000e864 <ble_device_init+0x22c>)
1000e700:	239b      	movs	r3, #155	; 0x9b
1000e702:	009b      	lsls	r3, r3, #2
1000e704:	4698      	mov	r8, r3
1000e706:	44a0      	add	r8, r4
	}
        
    /* Set the BLE Device connection state */
    for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
    {
        memset(&ble_dev_info[idx], 0, sizeof(ble_connected_dev_info_t));
1000e708:	4f44      	ldr	r7, [pc, #272]	; (1000e81c <ble_device_init+0x1e4>)
		ble_dev_info[idx].conn_state = BLE_DEVICE_DEFAULT_IDLE;
		/* Set Invalid to Bonding information */
		ble_dev_info[idx].bond_info.status = AT_BLE_GAP_INVALID_PARAM;
1000e70a:	2540      	movs	r5, #64	; 0x40
	}
        
    /* Set the BLE Device connection state */
    for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
    {
        memset(&ble_dev_info[idx], 0, sizeof(ble_connected_dev_info_t));
1000e70c:	227c      	movs	r2, #124	; 0x7c
1000e70e:	2100      	movs	r1, #0
1000e710:	0020      	movs	r0, r4
1000e712:	47b8      	blx	r7
		ble_dev_info[idx].conn_state = BLE_DEVICE_DEFAULT_IDLE;
1000e714:	0023      	movs	r3, r4
1000e716:	335e      	adds	r3, #94	; 0x5e
1000e718:	2200      	movs	r2, #0
1000e71a:	701a      	strb	r2, [r3, #0]
		/* Set Invalid to Bonding information */
		ble_dev_info[idx].bond_info.status = AT_BLE_GAP_INVALID_PARAM;
1000e71c:	7625      	strb	r5, [r4, #24]
1000e71e:	347c      	adds	r4, #124	; 0x7c
	{
		ble_mgr_custom_event_cb[idx] = NULL;
	}
        
    /* Set the BLE Device connection state */
    for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e720:	45a0      	cmp	r8, r4
1000e722:	d1f3      	bne.n	1000e70c <ble_device_init+0xd4>
		ble_dev_info[idx].conn_state = BLE_DEVICE_DEFAULT_IDLE;
		/* Set Invalid to Bonding information */
		ble_dev_info[idx].bond_info.status = AT_BLE_GAP_INVALID_PARAM;
    }
	/* Need to reset the count to 0 for storing it only in SRAM */
	ble_device_count = 0; 
1000e724:	4b50      	ldr	r3, [pc, #320]	; (1000e868 <ble_device_init+0x230>)
1000e726:	701a      	strb	r2, [r3, #0]
	
	
#if defined ATT_DB_MEMORY
	pf_cfg.memPool.memSize = BLE_ATT_DB_MEMORY_SIZE;
1000e728:	4846      	ldr	r0, [pc, #280]	; (1000e844 <ble_device_init+0x20c>)
1000e72a:	4b3e      	ldr	r3, [pc, #248]	; (1000e824 <ble_device_init+0x1ec>)
1000e72c:	6043      	str	r3, [r0, #4]
	pf_cfg.memPool.memStartAdd = (uint8_t *)att_db_data;
1000e72e:	4b3e      	ldr	r3, [pc, #248]	; (1000e828 <ble_device_init+0x1f0>)
1000e730:	6003      	str	r3, [r0, #0]
{
	/* Initialize the platform */
	DBG_LOG_DEV("[ble_init]\t\t\tInitializing SAMB11");
	
	/* Init BLE device */
	if(at_ble_init(args) != AT_BLE_SUCCESS)
1000e732:	4b4e      	ldr	r3, [pc, #312]	; (1000e86c <ble_device_init+0x234>)
1000e734:	4798      	blx	r3
1000e736:	2800      	cmp	r0, #0
1000e738:	d00b      	beq.n	1000e752 <ble_device_init+0x11a>
	{
		DBG_LOG("[ble_init]\t\tSAMB11 Initialization failed");
1000e73a:	4e4d      	ldr	r6, [pc, #308]	; (1000e870 <ble_device_init+0x238>)
1000e73c:	0030      	movs	r0, r6
1000e73e:	4d4d      	ldr	r5, [pc, #308]	; (1000e874 <ble_device_init+0x23c>)
1000e740:	47a8      	blx	r5
1000e742:	484d      	ldr	r0, [pc, #308]	; (1000e878 <ble_device_init+0x240>)
1000e744:	4c4d      	ldr	r4, [pc, #308]	; (1000e87c <ble_device_init+0x244>)
1000e746:	47a0      	blx	r4
		DBG_LOG("[ble_init]\t\tPlease check the power and connection / hardware connector");	
1000e748:	0030      	movs	r0, r6
1000e74a:	47a8      	blx	r5
1000e74c:	484c      	ldr	r0, [pc, #304]	; (1000e880 <ble_device_init+0x248>)
1000e74e:	47a0      	blx	r4
1000e750:	e7fe      	b.n	1000e750 <ble_device_init+0x118>
#endif
	
	ble_init(&pf_cfg);

	/* Register it in first index of callback handler */
	ble_mgr_events_callback_handler(REGISTER_CALL_BACK, 
1000e752:	4a4c      	ldr	r2, [pc, #304]	; (1000e884 <ble_device_init+0x24c>)
1000e754:	2100      	movs	r1, #0
1000e756:	2000      	movs	r0, #0
1000e758:	4c4b      	ldr	r4, [pc, #300]	; (1000e888 <ble_device_init+0x250>)
1000e75a:	47a0      	blx	r4
									BLE_GAP_EVENT_TYPE, 
									ble_mgr_gap_handle);
	ble_mgr_events_callback_handler(REGISTER_CALL_BACK,
1000e75c:	4a4b      	ldr	r2, [pc, #300]	; (1000e88c <ble_device_init+0x254>)
1000e75e:	2102      	movs	r1, #2
1000e760:	2000      	movs	r0, #0
1000e762:	47a0      	blx	r4
{
	if ((name == NULL) || (name_len < 1))
	{
		return AT_BLE_INVALID_PARAM;
	}
	return at_ble_device_name_set(name, name_len);
1000e764:	2109      	movs	r1, #9
1000e766:	484a      	ldr	r0, [pc, #296]	; (1000e890 <ble_device_init+0x258>)
1000e768:	4b4a      	ldr	r3, [pc, #296]	; (1000e894 <ble_device_init+0x25c>)
1000e76a:	4798      	blx	r3
	ble_mgr_events_callback_handler(REGISTER_CALL_BACK,
									BLE_GATT_SERVER_EVENT_TYPE,
									ble_mgr_gatt_server_handle);
									
	dev_name = (char *)BLE_DEVICE_NAME;
	if (ble_set_device_name((uint8_t *)dev_name, strlen(dev_name)) != AT_BLE_SUCCESS)
1000e76c:	2800      	cmp	r0, #0
1000e76e:	d005      	beq.n	1000e77c <ble_device_init+0x144>
	{
		DBG_LOG("Device name set failed");
1000e770:	483f      	ldr	r0, [pc, #252]	; (1000e870 <ble_device_init+0x238>)
1000e772:	4b40      	ldr	r3, [pc, #256]	; (1000e874 <ble_device_init+0x23c>)
1000e774:	4798      	blx	r3
1000e776:	4848      	ldr	r0, [pc, #288]	; (1000e898 <ble_device_init+0x260>)
1000e778:	4b40      	ldr	r3, [pc, #256]	; (1000e87c <ble_device_init+0x244>)
1000e77a:	4798      	blx	r3

/* Set BLE Address and device configuration, If address is NULL then it will use BD public address */
static void ble_set_dev_config(at_ble_addr_t *addr)
{
	at_ble_dev_config_t stDevConfig;
	at_ble_addr_t address = {AT_BLE_ADDRESS_PUBLIC, {0xAB, 0xCD, 0xEF, 0xAB, 0xCD, 0xEF}};
1000e77c:	2207      	movs	r2, #7
1000e77e:	4947      	ldr	r1, [pc, #284]	; (1000e89c <ble_device_init+0x264>)
1000e780:	3108      	adds	r1, #8
1000e782:	4668      	mov	r0, sp
1000e784:	4b46      	ldr	r3, [pc, #280]	; (1000e8a0 <ble_device_init+0x268>)
1000e786:	4798      	blx	r3
	memset(&stDevConfig, 0, sizeof(at_ble_dev_config_t));
1000e788:	2226      	movs	r2, #38	; 0x26
1000e78a:	2100      	movs	r1, #0
1000e78c:	a802      	add	r0, sp, #8
1000e78e:	4b23      	ldr	r3, [pc, #140]	; (1000e81c <ble_device_init+0x1e4>)
1000e790:	4798      	blx	r3
	
	if (addr == NULL)
1000e792:	2e00      	cmp	r6, #0
1000e794:	d10c      	bne.n	1000e7b0 <ble_device_init+0x178>
	{		
		/* get BD address from BLE device */
		if(at_ble_addr_get(&address) != AT_BLE_SUCCESS)
1000e796:	4668      	mov	r0, sp
1000e798:	4b42      	ldr	r3, [pc, #264]	; (1000e8a4 <ble_device_init+0x26c>)
1000e79a:	4798      	blx	r3
		{
			DBG_LOG("[ble_set_dev_config]\t\tBD address get failed");
		}
		
		/* Copy the BD address into address pointer */
		addr = &address;
1000e79c:	466e      	mov	r6, sp
	memset(&stDevConfig, 0, sizeof(at_ble_dev_config_t));
	
	if (addr == NULL)
	{		
		/* get BD address from BLE device */
		if(at_ble_addr_get(&address) != AT_BLE_SUCCESS)
1000e79e:	2800      	cmp	r0, #0
1000e7a0:	d006      	beq.n	1000e7b0 <ble_device_init+0x178>
		{
			DBG_LOG("[ble_set_dev_config]\t\tBD address get failed");
1000e7a2:	4833      	ldr	r0, [pc, #204]	; (1000e870 <ble_device_init+0x238>)
1000e7a4:	4b33      	ldr	r3, [pc, #204]	; (1000e874 <ble_device_init+0x23c>)
1000e7a6:	4798      	blx	r3
1000e7a8:	483f      	ldr	r0, [pc, #252]	; (1000e8a8 <ble_device_init+0x270>)
1000e7aa:	4b34      	ldr	r3, [pc, #208]	; (1000e87c <ble_device_init+0x244>)
1000e7ac:	4798      	blx	r3
		}
		
		/* Copy the BD address into address pointer */
		addr = &address;
1000e7ae:	466e      	mov	r6, sp
	addr->addr[1],
	addr->addr[0], addr->type);
	
	/* Set device configuration */
	/* Device role */
	stDevConfig.role = (at_ble_dev_role_t)BLE_DEVICE_ROLE;
1000e7b0:	ac02      	add	r4, sp, #8
1000e7b2:	230a      	movs	r3, #10
1000e7b4:	7023      	strb	r3, [r4, #0]
	/* device renew duration */
	stDevConfig.renew_dur = AT_RENEW_DUR_VAL_MIN;
1000e7b6:	4b3d      	ldr	r3, [pc, #244]	; (1000e8ac <ble_device_init+0x274>)
1000e7b8:	8063      	strh	r3, [r4, #2]
	/* device address type */
	memcpy((uint8_t *)&stDevConfig.address, (uint8_t *)addr, sizeof(at_ble_addr_t));
1000e7ba:	2207      	movs	r2, #7
1000e7bc:	0031      	movs	r1, r6
1000e7be:	a803      	add	r0, sp, #12
1000e7c0:	4b37      	ldr	r3, [pc, #220]	; (1000e8a0 <ble_device_init+0x268>)
1000e7c2:	4798      	blx	r3
	/* Attributes */
	stDevConfig.att_cfg.b2NamePerm = AT_BLE_WRITE_DISABLE;
1000e7c4:	2300      	movs	r3, #0
1000e7c6:	76e3      	strb	r3, [r4, #27]
	stDevConfig.att_cfg.b2AppearancePerm = AT_BLE_WRITE_DISABLE;
1000e7c8:	7723      	strb	r3, [r4, #28]
	stDevConfig.att_cfg.b1EnableSpcs = 0;
1000e7ca:	7763      	strb	r3, [r4, #29]
	stDevConfig.att_cfg.b1EnableServiceChanged = 0;
1000e7cc:	77a3      	strb	r3, [r4, #30]
	stDevConfig.att_cfg.b2Rfu = AT_BLE_WRITE_DISABLE;
1000e7ce:	77e3      	strb	r3, [r4, #31]
	/* Handles */
	stDevConfig.gap_start_hdl = AT_BLE_AUTO_ALLOC_HANDLE;
1000e7d0:	8423      	strh	r3, [r4, #32]
	stDevConfig.gatt_start_hdl = AT_BLE_AUTO_ALLOC_HANDLE;
1000e7d2:	8463      	strh	r3, [r4, #34]	; 0x22
	/* MTU */
	stDevConfig.max_mtu = AT_MTU_VAL_RECOMMENDED;
1000e7d4:	2380      	movs	r3, #128	; 0x80
1000e7d6:	009b      	lsls	r3, r3, #2
1000e7d8:	84a3      	strh	r3, [r4, #36]	; 0x24
	
	if(at_ble_set_dev_config(&stDevConfig) != AT_BLE_SUCCESS)
1000e7da:	0020      	movs	r0, r4
1000e7dc:	4b34      	ldr	r3, [pc, #208]	; (1000e8b0 <ble_device_init+0x278>)
1000e7de:	4798      	blx	r3
1000e7e0:	2800      	cmp	r0, #0
1000e7e2:	d005      	beq.n	1000e7f0 <ble_device_init+0x1b8>
	{
		DBG_LOG("[ble_set_dev_config]\tSet BLE Device configuration failed");
1000e7e4:	4822      	ldr	r0, [pc, #136]	; (1000e870 <ble_device_init+0x238>)
1000e7e6:	4b23      	ldr	r3, [pc, #140]	; (1000e874 <ble_device_init+0x23c>)
1000e7e8:	4798      	blx	r3
1000e7ea:	4832      	ldr	r0, [pc, #200]	; (1000e8b4 <ble_device_init+0x27c>)
1000e7ec:	4b23      	ldr	r3, [pc, #140]	; (1000e87c <ble_device_init+0x244>)
1000e7ee:	4798      	blx	r3
	}
	
	if (at_ble_addr_set(addr) != AT_BLE_SUCCESS)
1000e7f0:	0030      	movs	r0, r6
1000e7f2:	4b31      	ldr	r3, [pc, #196]	; (1000e8b8 <ble_device_init+0x280>)
1000e7f4:	4798      	blx	r3
1000e7f6:	2800      	cmp	r0, #0
1000e7f8:	d005      	beq.n	1000e806 <ble_device_init+0x1ce>
	{
		DBG_LOG("[ble_set_dev_config]\tSet BLE Device Address failed");
1000e7fa:	481d      	ldr	r0, [pc, #116]	; (1000e870 <ble_device_init+0x238>)
1000e7fc:	4b1d      	ldr	r3, [pc, #116]	; (1000e874 <ble_device_init+0x23c>)
1000e7fe:	4798      	blx	r3
1000e800:	482e      	ldr	r0, [pc, #184]	; (1000e8bc <ble_device_init+0x284>)
1000e802:	4b1e      	ldr	r3, [pc, #120]	; (1000e87c <ble_device_init+0x244>)
1000e804:	4798      	blx	r3
	{
		DBG_LOG("Device name set failed");
	}
	
	ble_set_dev_config(addr);	
}
1000e806:	b00d      	add	sp, #52	; 0x34
1000e808:	bc3c      	pop	{r2, r3, r4, r5}
1000e80a:	4690      	mov	r8, r2
1000e80c:	4699      	mov	r9, r3
1000e80e:	46a2      	mov	sl, r4
1000e810:	46ab      	mov	fp, r5
1000e812:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000e814:	10018374 	.word	0x10018374
1000e818:	1001837c 	.word	0x1001837c
1000e81c:	10015225 	.word	0x10015225
1000e820:	10019b08 	.word	0x10019b08
1000e824:	000004e2 	.word	0x000004e2
1000e828:	10017e94 	.word	0x10017e94
1000e82c:	10018378 	.word	0x10018378
1000e830:	10019b40 	.word	0x10019b40
1000e834:	10019b38 	.word	0x10019b38
1000e838:	10019e74 	.word	0x10019e74
1000e83c:	10017a94 	.word	0x10017a94
1000e840:	10018384 	.word	0x10018384
1000e844:	10019b1c 	.word	0x10019b1c
1000e848:	10019ae0 	.word	0x10019ae0
1000e84c:	10019af4 	.word	0x10019af4
1000e850:	10019848 	.word	0x10019848
1000e854:	10019b3c 	.word	0x10019b3c
1000e858:	10019844 	.word	0x10019844
1000e85c:	10019acc 	.word	0x10019acc
1000e860:	1001a080 	.word	0x1001a080
1000e864:	1001985c 	.word	0x1001985c
1000e868:	10019ac8 	.word	0x10019ac8
1000e86c:	10010661 	.word	0x10010661
1000e870:	10016638 	.word	0x10016638
1000e874:	1001548d 	.word	0x1001548d
1000e878:	10017418 	.word	0x10017418
1000e87c:	1001536d 	.word	0x1001536d
1000e880:	10017444 	.word	0x10017444
1000e884:	10017698 	.word	0x10017698
1000e888:	1000e569 	.word	0x1000e569
1000e88c:	10017034 	.word	0x10017034
1000e890:	1001748c 	.word	0x1001748c
1000e894:	10010579 	.word	0x10010579
1000e898:	10017498 	.word	0x10017498
1000e89c:	10017024 	.word	0x10017024
1000e8a0:	10015213 	.word	0x10015213
1000e8a4:	100105ad 	.word	0x100105ad
1000e8a8:	100174b0 	.word	0x100174b0
1000e8ac:	00003a98 	.word	0x00003a98
1000e8b0:	100105d1 	.word	0x100105d1
1000e8b4:	100174dc 	.word	0x100174dc
1000e8b8:	10010815 	.word	0x10010815
1000e8bc:	10017518 	.word	0x10017518

1000e8c0 <ble_send_slave_sec_request>:
	return AT_BLE_FAILURE;
}

/** @brief function to send slave security request */
at_ble_status_t ble_send_slave_sec_request(at_ble_handle_t conn_handle)
{
1000e8c0:	b510      	push	{r4, lr}
	#if BLE_PAIR_ENABLE
		if (at_ble_send_slave_sec_request(conn_handle, BLE_MITM_REQ, BLE_BOND_REQ) == AT_BLE_SUCCESS)
1000e8c2:	2200      	movs	r2, #0
1000e8c4:	2100      	movs	r1, #0
1000e8c6:	4b06      	ldr	r3, [pc, #24]	; (1000e8e0 <ble_send_slave_sec_request+0x20>)
1000e8c8:	4798      	blx	r3
1000e8ca:	2800      	cmp	r0, #0
1000e8cc:	d006      	beq.n	1000e8dc <ble_send_slave_sec_request+0x1c>
			DBG_LOG_DEV("Slave security request successful");
			return AT_BLE_SUCCESS;
		}
		else
		{
			DBG_LOG("Slave security request failed");
1000e8ce:	4805      	ldr	r0, [pc, #20]	; (1000e8e4 <ble_send_slave_sec_request+0x24>)
1000e8d0:	4b05      	ldr	r3, [pc, #20]	; (1000e8e8 <ble_send_slave_sec_request+0x28>)
1000e8d2:	4798      	blx	r3
1000e8d4:	4805      	ldr	r0, [pc, #20]	; (1000e8ec <ble_send_slave_sec_request+0x2c>)
1000e8d6:	4b06      	ldr	r3, [pc, #24]	; (1000e8f0 <ble_send_slave_sec_request+0x30>)
1000e8d8:	4798      	blx	r3
		}
	#endif
	return AT_BLE_FAILURE;
1000e8da:	20e2      	movs	r0, #226	; 0xe2
}
1000e8dc:	bd10      	pop	{r4, pc}
1000e8de:	46c0      	nop			; (mov r8, r8)
1000e8e0:	100115f9 	.word	0x100115f9
1000e8e4:	10016638 	.word	0x10016638
1000e8e8:	1001548d 	.word	0x1001548d
1000e8ec:	10017568 	.word	0x10017568
1000e8f0:	1001536d 	.word	0x1001536d

1000e8f4 <ble_connected_state_handler>:
	return status;
}

/** @brief function to handle connected event received from stack */
at_ble_status_t ble_connected_state_handler(void *params)
{
1000e8f4:	b5f0      	push	{r4, r5, r6, r7, lr}
1000e8f6:	465f      	mov	r7, fp
1000e8f8:	464e      	mov	r6, r9
1000e8fa:	4645      	mov	r5, r8
1000e8fc:	b4e0      	push	{r5, r6, r7}
1000e8fe:	b09a      	sub	sp, #104	; 0x68
1000e900:	0005      	movs	r5, r0
	at_ble_connected_t *conn_params;
	uint8_t idx = 0;
	conn_params = (at_ble_connected_t *)params;
	bool peripheral_device_added = false;
	
	if (conn_params->conn_status == AT_BLE_SUCCESS)
1000e902:	7a86      	ldrb	r6, [r0, #10]
1000e904:	2e00      	cmp	r6, #0
1000e906:	d000      	beq.n	1000e90a <ble_connected_state_handler+0x16>
1000e908:	e0c6      	b.n	1000ea98 <ble_connected_state_handler+0x1a4>
	{
		DBG_LOG("Connected to peer device with address 0x%02x%02x%02x%02x%02x%02x",
1000e90a:	4875      	ldr	r0, [pc, #468]	; (1000eae0 <ble_connected_state_handler+0x1ec>)
1000e90c:	4f75      	ldr	r7, [pc, #468]	; (1000eae4 <ble_connected_state_handler+0x1f0>)
1000e90e:	47b8      	blx	r7
1000e910:	792b      	ldrb	r3, [r5, #4]
1000e912:	796a      	ldrb	r2, [r5, #5]
1000e914:	79a9      	ldrb	r1, [r5, #6]
1000e916:	7868      	ldrb	r0, [r5, #1]
1000e918:	9002      	str	r0, [sp, #8]
1000e91a:	78a8      	ldrb	r0, [r5, #2]
1000e91c:	9001      	str	r0, [sp, #4]
1000e91e:	78e8      	ldrb	r0, [r5, #3]
1000e920:	9000      	str	r0, [sp, #0]
1000e922:	4871      	ldr	r0, [pc, #452]	; (1000eae8 <ble_connected_state_handler+0x1f4>)
1000e924:	4c71      	ldr	r4, [pc, #452]	; (1000eaec <ble_connected_state_handler+0x1f8>)
1000e926:	47a0      	blx	r4
		conn_params->peer_addr.addr[3],
		conn_params->peer_addr.addr[2],
		conn_params->peer_addr.addr[1],
		conn_params->peer_addr.addr[0]);
		
		DBG_LOG("Connection Handle %d", conn_params->handle);
1000e928:	486d      	ldr	r0, [pc, #436]	; (1000eae0 <ble_connected_state_handler+0x1ec>)
1000e92a:	47b8      	blx	r7
1000e92c:	8929      	ldrh	r1, [r5, #8]
1000e92e:	4870      	ldr	r0, [pc, #448]	; (1000eaf0 <ble_connected_state_handler+0x1fc>)
1000e930:	47a0      	blx	r4
		
		memcpy((uint8_t *)&connected_state_info, (uint8_t *)conn_params, sizeof(at_ble_connected_t));	
1000e932:	2212      	movs	r2, #18
1000e934:	0029      	movs	r1, r5
1000e936:	486f      	ldr	r0, [pc, #444]	; (1000eaf4 <ble_connected_state_handler+0x200>)
1000e938:	4b6f      	ldr	r3, [pc, #444]	; (1000eaf8 <ble_connected_state_handler+0x204>)
1000e93a:	4798      	blx	r3
		if(memcmp((uint8_t *)&ble_peripheral_dev_address, (uint8_t *)&conn_params->peer_addr, sizeof(at_ble_addr_t)))
1000e93c:	9504      	str	r5, [sp, #16]
1000e93e:	2207      	movs	r2, #7
1000e940:	0029      	movs	r1, r5
1000e942:	486e      	ldr	r0, [pc, #440]	; (1000eafc <ble_connected_state_handler+0x208>)
1000e944:	4b6e      	ldr	r3, [pc, #440]	; (1000eb00 <ble_connected_state_handler+0x20c>)
1000e946:	4798      	blx	r3
1000e948:	2800      	cmp	r0, #0
1000e94a:	d100      	bne.n	1000e94e <ble_connected_state_handler+0x5a>
1000e94c:	e0ad      	b.n	1000eaaa <ble_connected_state_handler+0x1b6>
		{
			/* Peripheral Device */
			if (conn_params->peer_addr.type == AT_BLE_ADDRESS_RANDOM_PRIVATE_RESOLVABLE) 
1000e94e:	782b      	ldrb	r3, [r5, #0]
1000e950:	2b02      	cmp	r3, #2
1000e952:	d000      	beq.n	1000e956 <ble_connected_state_handler+0x62>
1000e954:	e0a9      	b.n	1000eaaa <ble_connected_state_handler+0x1b6>
			{
				uint8_t idx1, idx2;
				uint16_t key_len = 0;
				uint8_t nb_keys = BLE_MAX_DEVICE_CONNECTED;
				uint8_t irk_key[BLE_MAX_DEVICE_CONNECTED * AT_BLE_MAX_KEY_LEN] = {0, };
1000e956:	2250      	movs	r2, #80	; 0x50
1000e958:	2100      	movs	r1, #0
1000e95a:	a806      	add	r0, sp, #24
1000e95c:	4b69      	ldr	r3, [pc, #420]	; (1000eb04 <ble_connected_state_handler+0x210>)
1000e95e:	4798      	blx	r3
1000e960:	4f69      	ldr	r7, [pc, #420]	; (1000eb08 <ble_connected_state_handler+0x214>)
		{
			/* Peripheral Device */
			if (conn_params->peer_addr.type == AT_BLE_ADDRESS_RANDOM_PRIVATE_RESOLVABLE) 
			{
				uint8_t idx1, idx2;
				uint16_t key_len = 0;
1000e962:	2300      	movs	r3, #0
1000e964:	e00b      	b.n	1000e97e <ble_connected_state_handler+0x8a>
				uint8_t irk_key[BLE_MAX_DEVICE_CONNECTED * AT_BLE_MAX_KEY_LEN] = {0, };
				for (idx1 = 0; idx1 < BLE_MAX_DEVICE_CONNECTED; idx1++)
				{
					for (idx2 = 0; idx2 < AT_BLE_MAX_KEY_LEN; idx2++)
					{
						irk_key[key_len++] = ble_dev_info[idx1].bond_info.peer_irk.key[idx2];
1000e966:	1c59      	adds	r1, r3, #1
1000e968:	7814      	ldrb	r4, [r2, #0]
1000e96a:	a806      	add	r0, sp, #24
1000e96c:	54c4      	strb	r4, [r0, r3]
1000e96e:	3201      	adds	r2, #1
1000e970:	b28b      	uxth	r3, r1
				uint16_t key_len = 0;
				uint8_t nb_keys = BLE_MAX_DEVICE_CONNECTED;
				uint8_t irk_key[BLE_MAX_DEVICE_CONNECTED * AT_BLE_MAX_KEY_LEN] = {0, };
				for (idx1 = 0; idx1 < BLE_MAX_DEVICE_CONNECTED; idx1++)
				{
					for (idx2 = 0; idx2 < AT_BLE_MAX_KEY_LEN; idx2++)
1000e972:	42b3      	cmp	r3, r6
1000e974:	d1f7      	bne.n	1000e966 <ble_connected_state_handler+0x72>
1000e976:	377c      	adds	r7, #124	; 0x7c
					{
						irk_key[key_len++] = ble_dev_info[idx1].bond_info.peer_irk.key[idx2];
1000e978:	1e33      	subs	r3, r6, #0
			{
				uint8_t idx1, idx2;
				uint16_t key_len = 0;
				uint8_t nb_keys = BLE_MAX_DEVICE_CONNECTED;
				uint8_t irk_key[BLE_MAX_DEVICE_CONNECTED * AT_BLE_MAX_KEY_LEN] = {0, };
				for (idx1 = 0; idx1 < BLE_MAX_DEVICE_CONNECTED; idx1++)
1000e97a:	2b50      	cmp	r3, #80	; 0x50
1000e97c:	d004      	beq.n	1000e988 <ble_connected_state_handler+0x94>
1000e97e:	001e      	movs	r6, r3
1000e980:	3610      	adds	r6, #16
1000e982:	b2b6      	uxth	r6, r6
	return status;
}

/** @brief function to handle connected event received from stack */
at_ble_status_t ble_connected_state_handler(void *params)
{
1000e984:	003a      	movs	r2, r7
1000e986:	e7ee      	b.n	1000e966 <ble_connected_state_handler+0x72>
					}
					
				}
				if (nb_keys)
				{
					if(at_ble_random_address_resolve(BLE_MAX_DEVICE_CONNECTED, &conn_params->peer_addr, irk_key) == AT_BLE_SUCCESS)
1000e988:	aa06      	add	r2, sp, #24
1000e98a:	0029      	movs	r1, r5
1000e98c:	2005      	movs	r0, #5
1000e98e:	4b5f      	ldr	r3, [pc, #380]	; (1000eb0c <ble_connected_state_handler+0x218>)
1000e990:	4798      	blx	r3
1000e992:	1e06      	subs	r6, r0, #0
1000e994:	d100      	bne.n	1000e998 <ble_connected_state_handler+0xa4>
1000e996:	e09c      	b.n	1000ead2 <ble_connected_state_handler+0x1de>
						DBG_LOG_DEV("Resolving Random address success**");
						return AT_BLE_SUCCESS;
					}
					else
					{
						DBG_LOG("Resolving Random address failed**");
1000e998:	4851      	ldr	r0, [pc, #324]	; (1000eae0 <ble_connected_state_handler+0x1ec>)
1000e99a:	4b52      	ldr	r3, [pc, #328]	; (1000eae4 <ble_connected_state_handler+0x1f0>)
1000e99c:	4798      	blx	r3
1000e99e:	485c      	ldr	r0, [pc, #368]	; (1000eb10 <ble_connected_state_handler+0x21c>)
1000e9a0:	4b52      	ldr	r3, [pc, #328]	; (1000eaec <ble_connected_state_handler+0x1f8>)
1000e9a2:	4798      	blx	r3
						return AT_BLE_FAILURE;
1000e9a4:	26e2      	movs	r6, #226	; 0xe2
1000e9a6:	e094      	b.n	1000ead2 <ble_connected_state_handler+0x1de>
1000e9a8:	b2e7      	uxtb	r7, r4
		if (ble_device_count < BLE_MAX_DEVICE_CONNECTED)
		{
			bool conn_exists = false;
			for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
			{
				if(!memcmp((uint8_t *)&ble_dev_info[idx].conn_info.peer_addr, (uint8_t *)&conn_params->peer_addr, sizeof(at_ble_addr_t)))
1000e9aa:	9405      	str	r4, [sp, #20]
1000e9ac:	2207      	movs	r2, #7
1000e9ae:	9904      	ldr	r1, [sp, #16]
1000e9b0:	4648      	mov	r0, r9
1000e9b2:	47d8      	blx	fp
1000e9b4:	2800      	cmp	r0, #0
1000e9b6:	d109      	bne.n	1000e9cc <ble_connected_state_handler+0xd8>
				{
					ble_dev_info[idx].conn_state = BLE_DEVICE_CONNECTED;
1000e9b8:	9a05      	ldr	r2, [sp, #20]
1000e9ba:	0153      	lsls	r3, r2, #5
1000e9bc:	1a9b      	subs	r3, r3, r2
1000e9be:	009a      	lsls	r2, r3, #2
1000e9c0:	4b54      	ldr	r3, [pc, #336]	; (1000eb14 <ble_connected_state_handler+0x220>)
1000e9c2:	189b      	adds	r3, r3, r2
1000e9c4:	335e      	adds	r3, #94	; 0x5e
1000e9c6:	2202      	movs	r2, #2
1000e9c8:	701a      	strb	r2, [r3, #0]
1000e9ca:	e02b      	b.n	1000ea24 <ble_connected_state_handler+0x130>
1000e9cc:	3401      	adds	r4, #1
1000e9ce:	237c      	movs	r3, #124	; 0x7c
1000e9d0:	469c      	mov	ip, r3
1000e9d2:	44e1      	add	r9, ip
		}
			
		if (ble_device_count < BLE_MAX_DEVICE_CONNECTED)
		{
			bool conn_exists = false;
			for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e9d4:	2c05      	cmp	r4, #5
1000e9d6:	d1e7      	bne.n	1000e9a8 <ble_connected_state_handler+0xb4>
1000e9d8:	e072      	b.n	1000eac0 <ble_connected_state_handler+0x1cc>
			
			if (!conn_exists)
			{
				for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
				{
					if(ble_dev_info[idx].conn_state == BLE_DEVICE_DEFAULT_IDLE)
1000e9da:	001c      	movs	r4, r3
1000e9dc:	7811      	ldrb	r1, [r2, #0]
1000e9de:	2900      	cmp	r1, #0
1000e9e0:	d11a      	bne.n	1000ea18 <ble_connected_state_handler+0x124>
1000e9e2:	e001      	b.n	1000e9e8 <ble_connected_state_handler+0xf4>
1000e9e4:	2400      	movs	r4, #0
1000e9e6:	2700      	movs	r7, #0
					{
						/* @Todo Need to Handle Random Address */
						memcpy(&ble_dev_info[idx].conn_info, (uint8_t *)conn_params, sizeof(at_ble_connected_t));
1000e9e8:	0163      	lsls	r3, r4, #5
1000e9ea:	4699      	mov	r9, r3
1000e9ec:	1b18      	subs	r0, r3, r4
1000e9ee:	0080      	lsls	r0, r0, #2
1000e9f0:	4b48      	ldr	r3, [pc, #288]	; (1000eb14 <ble_connected_state_handler+0x220>)
1000e9f2:	4698      	mov	r8, r3
1000e9f4:	4440      	add	r0, r8
1000e9f6:	2212      	movs	r2, #18
1000e9f8:	0029      	movs	r1, r5
1000e9fa:	4b3f      	ldr	r3, [pc, #252]	; (1000eaf8 <ble_connected_state_handler+0x204>)
1000e9fc:	4798      	blx	r3
						ble_device_count++;
1000e9fe:	4a46      	ldr	r2, [pc, #280]	; (1000eb18 <ble_connected_state_handler+0x224>)
1000ea00:	7813      	ldrb	r3, [r2, #0]
1000ea02:	3301      	adds	r3, #1
1000ea04:	b2db      	uxtb	r3, r3
1000ea06:	7013      	strb	r3, [r2, #0]
						ble_dev_info[idx].conn_state = BLE_DEVICE_CONNECTED;
1000ea08:	464b      	mov	r3, r9
1000ea0a:	1b1b      	subs	r3, r3, r4
1000ea0c:	009b      	lsls	r3, r3, #2
1000ea0e:	4443      	add	r3, r8
1000ea10:	335e      	adds	r3, #94	; 0x5e
1000ea12:	2202      	movs	r2, #2
1000ea14:	701a      	strb	r2, [r3, #0]
						break;
1000ea16:	e005      	b.n	1000ea24 <ble_connected_state_handler+0x130>
				}
			}
			
			if (!conn_exists)
			{
				for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000ea18:	1c79      	adds	r1, r7, #1
1000ea1a:	b2cf      	uxtb	r7, r1
1000ea1c:	3301      	adds	r3, #1
1000ea1e:	327c      	adds	r2, #124	; 0x7c
1000ea20:	2f05      	cmp	r7, #5
1000ea22:	d1da      	bne.n	1000e9da <ble_connected_state_handler+0xe6>
						break;
					}
				}
			}
			
			if(!memcmp((uint8_t *)&ble_peripheral_dev_address, (uint8_t *)&conn_params->peer_addr, sizeof(at_ble_addr_t)))
1000ea24:	2207      	movs	r2, #7
1000ea26:	0029      	movs	r1, r5
1000ea28:	4834      	ldr	r0, [pc, #208]	; (1000eafc <ble_connected_state_handler+0x208>)
1000ea2a:	4b35      	ldr	r3, [pc, #212]	; (1000eb00 <ble_connected_state_handler+0x20c>)
1000ea2c:	4798      	blx	r3
1000ea2e:	2800      	cmp	r0, #0
1000ea30:	d10c      	bne.n	1000ea4c <ble_connected_state_handler+0x158>
			{
				ble_dev_info[idx].dev_role = AT_BLE_ROLE_CENTRAL;
1000ea32:	017b      	lsls	r3, r7, #5
1000ea34:	1bdb      	subs	r3, r3, r7
1000ea36:	009b      	lsls	r3, r3, #2
1000ea38:	4a36      	ldr	r2, [pc, #216]	; (1000eb14 <ble_connected_state_handler+0x220>)
1000ea3a:	18d3      	adds	r3, r2, r3
1000ea3c:	2205      	movs	r2, #5
1000ea3e:	749a      	strb	r2, [r3, #18]
			{
				ble_dev_info[idx].dev_role = AT_BLE_ROLE_PERIPHERAL;
				peripheral_device_added = true;
			}
			/* Reset the ble_peripheral_dev_address to identify the initiator */
			memset((uint8_t *)&ble_peripheral_dev_address, 0, sizeof(at_ble_addr_t));
1000ea40:	3202      	adds	r2, #2
1000ea42:	2100      	movs	r1, #0
1000ea44:	482d      	ldr	r0, [pc, #180]	; (1000eafc <ble_connected_state_handler+0x208>)
1000ea46:	4b2f      	ldr	r3, [pc, #188]	; (1000eb04 <ble_connected_state_handler+0x210>)
1000ea48:	4798      	blx	r3
1000ea4a:	e042      	b.n	1000ead2 <ble_connected_state_handler+0x1de>
			{
				ble_dev_info[idx].dev_role = AT_BLE_ROLE_CENTRAL;
			}
			else
			{
				ble_dev_info[idx].dev_role = AT_BLE_ROLE_PERIPHERAL;
1000ea4c:	4b31      	ldr	r3, [pc, #196]	; (1000eb14 <ble_connected_state_handler+0x220>)
1000ea4e:	4698      	mov	r8, r3
1000ea50:	017c      	lsls	r4, r7, #5
1000ea52:	1be3      	subs	r3, r4, r7
1000ea54:	009b      	lsls	r3, r3, #2
1000ea56:	4443      	add	r3, r8
1000ea58:	220a      	movs	r2, #10
1000ea5a:	749a      	strb	r2, [r3, #18]
				peripheral_device_added = true;
			}
			/* Reset the ble_peripheral_dev_address to identify the initiator */
			memset((uint8_t *)&ble_peripheral_dev_address, 0, sizeof(at_ble_addr_t));
1000ea5c:	3a03      	subs	r2, #3
1000ea5e:	2100      	movs	r1, #0
1000ea60:	4826      	ldr	r0, [pc, #152]	; (1000eafc <ble_connected_state_handler+0x208>)
1000ea62:	4b28      	ldr	r3, [pc, #160]	; (1000eb04 <ble_connected_state_handler+0x210>)
1000ea64:	4798      	blx	r3
			at_ble_disconnect(conn_params->handle, AT_BLE_TERMINATED_BY_USER);
		}		
		
#if ((BLE_DEVICE_ROLE == BLE_ROLE_PERIPHERAL) || (BLE_DEVICE_ROLE == BLE_ROLE_ALL))
		
        if((ble_dev_info[idx].dev_role == AT_BLE_ROLE_PERIPHERAL) && (peripheral_device_added))
1000ea66:	1be4      	subs	r4, r4, r7
1000ea68:	00a4      	lsls	r4, r4, #2
1000ea6a:	4444      	add	r4, r8
1000ea6c:	7ca3      	ldrb	r3, [r4, #18]
1000ea6e:	2b0a      	cmp	r3, #10
1000ea70:	d12f      	bne.n	1000ead2 <ble_connected_state_handler+0x1de>
1000ea72:	e00d      	b.n	1000ea90 <ble_connected_state_handler+0x19c>
			memset((uint8_t *)&ble_peripheral_dev_address, 0, sizeof(at_ble_addr_t));
					
		}
		else
		{
			DBG_LOG("Max number of connection reached: %d ===>Disconnecting...", ble_device_count);
1000ea74:	481a      	ldr	r0, [pc, #104]	; (1000eae0 <ble_connected_state_handler+0x1ec>)
1000ea76:	4b1b      	ldr	r3, [pc, #108]	; (1000eae4 <ble_connected_state_handler+0x1f0>)
1000ea78:	4798      	blx	r3
1000ea7a:	4b27      	ldr	r3, [pc, #156]	; (1000eb18 <ble_connected_state_handler+0x224>)
1000ea7c:	7819      	ldrb	r1, [r3, #0]
1000ea7e:	b2c9      	uxtb	r1, r1
1000ea80:	4826      	ldr	r0, [pc, #152]	; (1000eb1c <ble_connected_state_handler+0x228>)
1000ea82:	4b1a      	ldr	r3, [pc, #104]	; (1000eaec <ble_connected_state_handler+0x1f8>)
1000ea84:	4798      	blx	r3
			at_ble_disconnect(conn_params->handle, AT_BLE_TERMINATED_BY_USER);
1000ea86:	8928      	ldrh	r0, [r5, #8]
1000ea88:	2113      	movs	r1, #19
1000ea8a:	4b25      	ldr	r3, [pc, #148]	; (1000eb20 <ble_connected_state_handler+0x22c>)
1000ea8c:	4798      	blx	r3
1000ea8e:	e020      	b.n	1000ead2 <ble_connected_state_handler+0x1de>
		
#if ((BLE_DEVICE_ROLE == BLE_ROLE_PERIPHERAL) || (BLE_DEVICE_ROLE == BLE_ROLE_ALL))
		
        if((ble_dev_info[idx].dev_role == AT_BLE_ROLE_PERIPHERAL) && (peripheral_device_added))
        {
	 		ble_send_slave_sec_request(conn_params->handle);
1000ea90:	8928      	ldrh	r0, [r5, #8]
1000ea92:	4b24      	ldr	r3, [pc, #144]	; (1000eb24 <ble_connected_state_handler+0x230>)
1000ea94:	4798      	blx	r3
1000ea96:	e01c      	b.n	1000ead2 <ble_connected_state_handler+0x1de>
        }
#endif
	} 
	else
	{
		DBG_LOG("Device Connection Failed - Status: %d", conn_params->conn_status);
1000ea98:	4811      	ldr	r0, [pc, #68]	; (1000eae0 <ble_connected_state_handler+0x1ec>)
1000ea9a:	4b12      	ldr	r3, [pc, #72]	; (1000eae4 <ble_connected_state_handler+0x1f0>)
1000ea9c:	4798      	blx	r3
1000ea9e:	7aa9      	ldrb	r1, [r5, #10]
1000eaa0:	4821      	ldr	r0, [pc, #132]	; (1000eb28 <ble_connected_state_handler+0x234>)
1000eaa2:	4b12      	ldr	r3, [pc, #72]	; (1000eaec <ble_connected_state_handler+0x1f8>)
1000eaa4:	4798      	blx	r3
	}
	ALL_UNUSED(peripheral_device_added);
	return AT_BLE_SUCCESS;
1000eaa6:	2600      	movs	r6, #0
1000eaa8:	e013      	b.n	1000ead2 <ble_connected_state_handler+0x1de>
					DBG_LOG_DEV("New Connection");
				}				
			}
		}
			
		if (ble_device_count < BLE_MAX_DEVICE_CONNECTED)
1000eaaa:	4b1b      	ldr	r3, [pc, #108]	; (1000eb18 <ble_connected_state_handler+0x224>)
1000eaac:	781b      	ldrb	r3, [r3, #0]
1000eaae:	b2db      	uxtb	r3, r3
1000eab0:	2b04      	cmp	r3, #4
1000eab2:	d8df      	bhi.n	1000ea74 <ble_connected_state_handler+0x180>
1000eab4:	4b17      	ldr	r3, [pc, #92]	; (1000eb14 <ble_connected_state_handler+0x220>)
1000eab6:	4699      	mov	r9, r3
1000eab8:	2400      	movs	r4, #0
		{
			bool conn_exists = false;
			for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
			{
				if(!memcmp((uint8_t *)&ble_dev_info[idx].conn_info.peer_addr, (uint8_t *)&conn_params->peer_addr, sizeof(at_ble_addr_t)))
1000eaba:	4b11      	ldr	r3, [pc, #68]	; (1000eb00 <ble_connected_state_handler+0x20c>)
1000eabc:	469b      	mov	fp, r3
1000eabe:	e773      	b.n	1000e9a8 <ble_connected_state_handler+0xb4>
			
			if (!conn_exists)
			{
				for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
				{
					if(ble_dev_info[idx].conn_state == BLE_DEVICE_DEFAULT_IDLE)
1000eac0:	235e      	movs	r3, #94	; 0x5e
1000eac2:	4a14      	ldr	r2, [pc, #80]	; (1000eb14 <ble_connected_state_handler+0x220>)
1000eac4:	5cd3      	ldrb	r3, [r2, r3]
1000eac6:	2b00      	cmp	r3, #0
1000eac8:	d08c      	beq.n	1000e9e4 <ble_connected_state_handler+0xf0>
1000eaca:	4a18      	ldr	r2, [pc, #96]	; (1000eb2c <ble_connected_state_handler+0x238>)
1000eacc:	2301      	movs	r3, #1
				}
			}
			
			if (!conn_exists)
			{
				for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000eace:	2701      	movs	r7, #1
1000ead0:	e783      	b.n	1000e9da <ble_connected_state_handler+0xe6>
	{
		DBG_LOG("Device Connection Failed - Status: %d", conn_params->conn_status);
	}
	ALL_UNUSED(peripheral_device_added);
	return AT_BLE_SUCCESS;
}
1000ead2:	0030      	movs	r0, r6
1000ead4:	b01a      	add	sp, #104	; 0x68
1000ead6:	bc1c      	pop	{r2, r3, r4}
1000ead8:	4690      	mov	r8, r2
1000eada:	4699      	mov	r9, r3
1000eadc:	46a3      	mov	fp, r4
1000eade:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000eae0:	10016638 	.word	0x10016638
1000eae4:	1001548d 	.word	0x1001548d
1000eae8:	10017588 	.word	0x10017588
1000eaec:	1001536d 	.word	0x1001536d
1000eaf0:	100175cc 	.word	0x100175cc
1000eaf4:	10019b08 	.word	0x10019b08
1000eaf8:	10015213 	.word	0x10015213
1000eafc:	1001837c 	.word	0x1001837c
1000eb00:	100151f5 	.word	0x100151f5
1000eb04:	10015225 	.word	0x10015225
1000eb08:	100198a2 	.word	0x100198a2
1000eb0c:	10010a81 	.word	0x10010a81
1000eb10:	100175e4 	.word	0x100175e4
1000eb14:	1001985c 	.word	0x1001985c
1000eb18:	10019ac8 	.word	0x10019ac8
1000eb1c:	10017608 	.word	0x10017608
1000eb20:	10010a55 	.word	0x10010a55
1000eb24:	1000e8c1 	.word	0x1000e8c1
1000eb28:	10017644 	.word	0x10017644
1000eb2c:	10019936 	.word	0x10019936

1000eb30 <ble_resolv_rand_addr_handler>:

at_ble_status_t ble_resolv_rand_addr_handler(void *params)
{
1000eb30:	b5f0      	push	{r4, r5, r6, r7, lr}
1000eb32:	4647      	mov	r7, r8
1000eb34:	b480      	push	{r7}
	uint8_t idx;	
	bool device_found = false;
	bool peripheral_device_added = false;
	ble_resolv_rand_addr_status = (at_ble_resolv_rand_addr_status_t *)params;	
	
	if(ble_resolv_rand_addr_status->status == AT_BLE_SUCCESS)
1000eb36:	7803      	ldrb	r3, [r0, #0]
1000eb38:	2b00      	cmp	r3, #0
1000eb3a:	d141      	bne.n	1000ebc0 <ble_resolv_rand_addr_handler+0x90>
1000eb3c:	4d2f      	ldr	r5, [pc, #188]	; (1000ebfc <ble_resolv_rand_addr_handler+0xcc>)
1000eb3e:	2400      	movs	r4, #0
	{		
		for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
		{
			/* Check the Resolved Address */
			if (!memcmp((uint8_t *)ble_resolv_rand_addr_status->irk, (uint8_t *)ble_dev_info[idx].bond_info.peer_irk.key, AT_BLE_MAX_KEY_LEN))
1000eb40:	1c46      	adds	r6, r0, #1
1000eb42:	4f2f      	ldr	r7, [pc, #188]	; (1000ec00 <ble_resolv_rand_addr_handler+0xd0>)
1000eb44:	2210      	movs	r2, #16
1000eb46:	0029      	movs	r1, r5
1000eb48:	0030      	movs	r0, r6
1000eb4a:	47b8      	blx	r7
1000eb4c:	2800      	cmp	r0, #0
1000eb4e:	d03f      	beq.n	1000ebd0 <ble_resolv_rand_addr_handler+0xa0>
	bool peripheral_device_added = false;
	ble_resolv_rand_addr_status = (at_ble_resolv_rand_addr_status_t *)params;	
	
	if(ble_resolv_rand_addr_status->status == AT_BLE_SUCCESS)
	{		
		for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000eb50:	3401      	adds	r4, #1
1000eb52:	b2e4      	uxtb	r4, r4
1000eb54:	357c      	adds	r5, #124	; 0x7c
1000eb56:	2c05      	cmp	r4, #5
1000eb58:	d1f4      	bne.n	1000eb44 <ble_resolv_rand_addr_handler+0x14>
1000eb5a:	e031      	b.n	1000ebc0 <ble_resolv_rand_addr_handler+0x90>
1000eb5c:	b2dd      	uxtb	r5, r3
	else
	{
		DBG_LOG_DEV("##########Device Not Found");
		for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
		{
			if(ble_dev_info[idx].conn_state == BLE_DEVICE_DEFAULT_IDLE)
1000eb5e:	001c      	movs	r4, r3
1000eb60:	7811      	ldrb	r1, [r2, #0]
1000eb62:	2900      	cmp	r1, #0
1000eb64:	d122      	bne.n	1000ebac <ble_resolv_rand_addr_handler+0x7c>
1000eb66:	e001      	b.n	1000eb6c <ble_resolv_rand_addr_handler+0x3c>
1000eb68:	2400      	movs	r4, #0
1000eb6a:	2500      	movs	r5, #0
			{
				memcpy(&ble_dev_info[idx].conn_info, (uint8_t *)&connected_state_info, sizeof(at_ble_connected_t));
1000eb6c:	4b25      	ldr	r3, [pc, #148]	; (1000ec04 <ble_resolv_rand_addr_handler+0xd4>)
1000eb6e:	4698      	mov	r8, r3
1000eb70:	0166      	lsls	r6, r4, #5
1000eb72:	1b37      	subs	r7, r6, r4
1000eb74:	00bf      	lsls	r7, r7, #2
1000eb76:	4447      	add	r7, r8
1000eb78:	2212      	movs	r2, #18
1000eb7a:	4923      	ldr	r1, [pc, #140]	; (1000ec08 <ble_resolv_rand_addr_handler+0xd8>)
1000eb7c:	0038      	movs	r0, r7
1000eb7e:	4b23      	ldr	r3, [pc, #140]	; (1000ec0c <ble_resolv_rand_addr_handler+0xdc>)
1000eb80:	4798      	blx	r3
				ble_device_count++;
1000eb82:	4a23      	ldr	r2, [pc, #140]	; (1000ec10 <ble_resolv_rand_addr_handler+0xe0>)
1000eb84:	7813      	ldrb	r3, [r2, #0]
1000eb86:	3301      	adds	r3, #1
1000eb88:	b2db      	uxtb	r3, r3
1000eb8a:	7013      	strb	r3, [r2, #0]
				ble_dev_info[idx].conn_state = BLE_DEVICE_CONNECTED;
1000eb8c:	375e      	adds	r7, #94	; 0x5e
1000eb8e:	2302      	movs	r3, #2
1000eb90:	703b      	strb	r3, [r7, #0]
				ble_dev_info[idx].dev_role = AT_BLE_ROLE_PERIPHERAL;
1000eb92:	1b34      	subs	r4, r6, r4
1000eb94:	00a4      	lsls	r4, r4, #2
1000eb96:	4444      	add	r4, r8
1000eb98:	3308      	adds	r3, #8
1000eb9a:	74a3      	strb	r3, [r4, #18]
			}
		}
	}
	DBG_LOG_DEV("Device idx:%d",idx);
	#if ((BLE_DEVICE_ROLE == BLE_ROLE_PERIPHERAL) || (BLE_DEVICE_ROLE == BLE_ROLE_ALL))
	if((ble_dev_info[idx].dev_role == AT_BLE_ROLE_PERIPHERAL) && (peripheral_device_added))
1000eb9c:	016b      	lsls	r3, r5, #5
1000eb9e:	1b5d      	subs	r5, r3, r5
1000eba0:	00ad      	lsls	r5, r5, #2
1000eba2:	4445      	add	r5, r8
1000eba4:	7cab      	ldrb	r3, [r5, #18]
1000eba6:	2b0a      	cmp	r3, #10
1000eba8:	d123      	bne.n	1000ebf2 <ble_resolv_rand_addr_handler+0xc2>
1000ebaa:	e004      	b.n	1000ebb6 <ble_resolv_rand_addr_handler+0x86>
1000ebac:	3301      	adds	r3, #1
1000ebae:	327c      	adds	r2, #124	; 0x7c
		peripheral_device_added = true;
	}
	else
	{
		DBG_LOG_DEV("##########Device Not Found");
		for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000ebb0:	2b05      	cmp	r3, #5
1000ebb2:	d1d3      	bne.n	1000eb5c <ble_resolv_rand_addr_handler+0x2c>
1000ebb4:	e01d      	b.n	1000ebf2 <ble_resolv_rand_addr_handler+0xc2>
	}
	DBG_LOG_DEV("Device idx:%d",idx);
	#if ((BLE_DEVICE_ROLE == BLE_ROLE_PERIPHERAL) || (BLE_DEVICE_ROLE == BLE_ROLE_ALL))
	if((ble_dev_info[idx].dev_role == AT_BLE_ROLE_PERIPHERAL) && (peripheral_device_added))
	{
		ble_send_slave_sec_request(connected_state_info.handle);
1000ebb6:	4b14      	ldr	r3, [pc, #80]	; (1000ec08 <ble_resolv_rand_addr_handler+0xd8>)
1000ebb8:	8918      	ldrh	r0, [r3, #8]
1000ebba:	4b16      	ldr	r3, [pc, #88]	; (1000ec14 <ble_resolv_rand_addr_handler+0xe4>)
1000ebbc:	4798      	blx	r3
	}
	#endif
	ALL_UNUSED(peripheral_device_added);

	return AT_BLE_SUCCESS;
1000ebbe:	e018      	b.n	1000ebf2 <ble_resolv_rand_addr_handler+0xc2>
	else
	{
		DBG_LOG_DEV("##########Device Not Found");
		for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
		{
			if(ble_dev_info[idx].conn_state == BLE_DEVICE_DEFAULT_IDLE)
1000ebc0:	235e      	movs	r3, #94	; 0x5e
1000ebc2:	4a10      	ldr	r2, [pc, #64]	; (1000ec04 <ble_resolv_rand_addr_handler+0xd4>)
1000ebc4:	5cd3      	ldrb	r3, [r2, r3]
1000ebc6:	2b00      	cmp	r3, #0
1000ebc8:	d0ce      	beq.n	1000eb68 <ble_resolv_rand_addr_handler+0x38>
1000ebca:	4a13      	ldr	r2, [pc, #76]	; (1000ec18 <ble_resolv_rand_addr_handler+0xe8>)
1000ebcc:	2301      	movs	r3, #1
1000ebce:	e7c5      	b.n	1000eb5c <ble_resolv_rand_addr_handler+0x2c>
	}
	
	if (device_found)
	{
		DBG_LOG_DEV("##########Device Found");
		ble_dev_info[idx].conn_state = BLE_DEVICE_CONNECTED;
1000ebd0:	480c      	ldr	r0, [pc, #48]	; (1000ec04 <ble_resolv_rand_addr_handler+0xd4>)
1000ebd2:	0163      	lsls	r3, r4, #5
1000ebd4:	1b1a      	subs	r2, r3, r4
1000ebd6:	0092      	lsls	r2, r2, #2
1000ebd8:	1882      	adds	r2, r0, r2
1000ebda:	0011      	movs	r1, r2
1000ebdc:	315e      	adds	r1, #94	; 0x5e
1000ebde:	2502      	movs	r5, #2
1000ebe0:	700d      	strb	r5, [r1, #0]
		ble_dev_info[idx].dev_role = AT_BLE_ROLE_PERIPHERAL;
1000ebe2:	210a      	movs	r1, #10
1000ebe4:	7491      	strb	r1, [r2, #18]
		memcpy((uint8_t *)&ble_dev_info[idx].conn_info, (uint8_t *)&connected_state_info, sizeof(at_ble_connected_t));
1000ebe6:	0010      	movs	r0, r2
1000ebe8:	2212      	movs	r2, #18
1000ebea:	4907      	ldr	r1, [pc, #28]	; (1000ec08 <ble_resolv_rand_addr_handler+0xd8>)
1000ebec:	4b07      	ldr	r3, [pc, #28]	; (1000ec0c <ble_resolv_rand_addr_handler+0xdc>)
1000ebee:	4798      	blx	r3
1000ebf0:	e7e1      	b.n	1000ebb6 <ble_resolv_rand_addr_handler+0x86>
	#endif
	ALL_UNUSED(peripheral_device_added);

	return AT_BLE_SUCCESS;
	
}
1000ebf2:	2000      	movs	r0, #0
1000ebf4:	bc04      	pop	{r2}
1000ebf6:	4690      	mov	r8, r2
1000ebf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000ebfa:	46c0      	nop			; (mov r8, r8)
1000ebfc:	100198a2 	.word	0x100198a2
1000ec00:	100151f5 	.word	0x100151f5
1000ec04:	1001985c 	.word	0x1001985c
1000ec08:	10019b08 	.word	0x10019b08
1000ec0c:	10015213 	.word	0x10015213
1000ec10:	10019ac8 	.word	0x10019ac8
1000ec14:	1000e8c1 	.word	0x1000e8c1
1000ec18:	10019936 	.word	0x10019936

1000ec1c <ble_event_manager>:
	}
	return AT_BLE_SUCCESS;
}

void ble_event_manager(at_ble_events_t events, void *event_params)
{
1000ec1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000ec1e:	000d      	movs	r5, r1
	DBG_LOG_DEV("\r\nBLE-Event:%d", events);
	switch(events)
1000ec20:	283b      	cmp	r0, #59	; 0x3b
1000ec22:	d872      	bhi.n	1000ed0a <ble_event_manager+0xee>
1000ec24:	0083      	lsls	r3, r0, #2
1000ec26:	4a3c      	ldr	r2, [pc, #240]	; (1000ed18 <ble_event_manager+0xfc>)
1000ec28:	58d3      	ldr	r3, [r2, r3]
1000ec2a:	469f      	mov	pc, r3
		for (idx = 0; idx < MAX_GAP_EVENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_gap_event_cb[idx] != NULL)
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_gap_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000ec2c:	0084      	lsls	r4, r0, #2
1000ec2e:	2600      	movs	r6, #0
		}
		#endif			
		
		for (idx = 0; idx < MAX_GAP_EVENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_gap_event_cb[idx] != NULL)
1000ec30:	4f3a      	ldr	r7, [pc, #232]	; (1000ed1c <ble_event_manager+0x100>)
1000ec32:	59bb      	ldr	r3, [r7, r6]
1000ec34:	2b00      	cmp	r3, #0
1000ec36:	d004      	beq.n	1000ec42 <ble_event_manager+0x26>
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_gap_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000ec38:	591b      	ldr	r3, [r3, r4]
1000ec3a:	2b00      	cmp	r3, #0
1000ec3c:	d001      	beq.n	1000ec42 <ble_event_manager+0x26>
				{
					event_cb_fn[events](event_params);		
1000ec3e:	0028      	movs	r0, r5
1000ec40:	4798      	blx	r3
1000ec42:	3604      	adds	r6, #4
			if( ble_scan_duplication_check((at_ble_scan_info_t*)event_params) )
				return;
		}
		#endif			
		
		for (idx = 0; idx < MAX_GAP_EVENT_SUBSCRIBERS; idx++)
1000ec44:	2e14      	cmp	r6, #20
1000ec46:	d1f4      	bne.n	1000ec32 <ble_event_manager+0x16>
1000ec48:	e065      	b.n	1000ed16 <ble_event_manager+0xfa>
		for (idx = 0; idx < MAX_GATT_CLIENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_gatt_client_event_cb[idx] != NULL)
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_gatt_client_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000ec4a:	3813      	subs	r0, #19
1000ec4c:	b2c4      	uxtb	r4, r0
1000ec4e:	00a4      	lsls	r4, r4, #2
1000ec50:	2600      	movs	r6, #0
	{
		uint8_t idx;
		events -= (AT_BLE_CON_CHANNEL_MAP_IND + 1);
		for (idx = 0; idx < MAX_GATT_CLIENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_gatt_client_event_cb[idx] != NULL)
1000ec52:	4f33      	ldr	r7, [pc, #204]	; (1000ed20 <ble_event_manager+0x104>)
1000ec54:	59bb      	ldr	r3, [r7, r6]
1000ec56:	2b00      	cmp	r3, #0
1000ec58:	d004      	beq.n	1000ec64 <ble_event_manager+0x48>
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_gatt_client_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000ec5a:	591b      	ldr	r3, [r3, r4]
1000ec5c:	2b00      	cmp	r3, #0
1000ec5e:	d001      	beq.n	1000ec64 <ble_event_manager+0x48>
				{
					event_cb_fn[events](event_params);
1000ec60:	0028      	movs	r0, r5
1000ec62:	4798      	blx	r3
1000ec64:	3604      	adds	r6, #4
	case AT_BLE_NOTIFICATION_RECIEVED:
	case AT_BLE_INDICATION_RECIEVED:
	{
		uint8_t idx;
		events -= (AT_BLE_CON_CHANNEL_MAP_IND + 1);
		for (idx = 0; idx < MAX_GATT_CLIENT_SUBSCRIBERS; idx++)
1000ec66:	2e14      	cmp	r6, #20
1000ec68:	d1f4      	bne.n	1000ec54 <ble_event_manager+0x38>
1000ec6a:	e054      	b.n	1000ed16 <ble_event_manager+0xfa>
		for (idx = 0; idx < MAX_GATT_SERVER_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_gatt_server_event_cb[idx] != NULL)
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_gatt_server_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000ec6c:	381d      	subs	r0, #29
1000ec6e:	b2c4      	uxtb	r4, r0
1000ec70:	00a4      	lsls	r4, r4, #2
1000ec72:	2600      	movs	r6, #0
		uint8_t idx;
		events -= (AT_BLE_INDICATION_RECIEVED + 1);
		DBG_LOG_DEV("GATT_Server Event:%d", events);
		for (idx = 0; idx < MAX_GATT_SERVER_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_gatt_server_event_cb[idx] != NULL)
1000ec74:	4f2b      	ldr	r7, [pc, #172]	; (1000ed24 <ble_event_manager+0x108>)
1000ec76:	59bb      	ldr	r3, [r7, r6]
1000ec78:	2b00      	cmp	r3, #0
1000ec7a:	d004      	beq.n	1000ec86 <ble_event_manager+0x6a>
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_gatt_server_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000ec7c:	591b      	ldr	r3, [r3, r4]
1000ec7e:	2b00      	cmp	r3, #0
1000ec80:	d001      	beq.n	1000ec86 <ble_event_manager+0x6a>
				{
					event_cb_fn[events](event_params);
1000ec82:	0028      	movs	r0, r5
1000ec84:	4798      	blx	r3
1000ec86:	3604      	adds	r6, #4
	case AT_BLE_READ_AUTHORIZE_REQUEST:
	{
		uint8_t idx;
		events -= (AT_BLE_INDICATION_RECIEVED + 1);
		DBG_LOG_DEV("GATT_Server Event:%d", events);
		for (idx = 0; idx < MAX_GATT_SERVER_SUBSCRIBERS; idx++)
1000ec88:	2e14      	cmp	r6, #20
1000ec8a:	d1f4      	bne.n	1000ec76 <ble_event_manager+0x5a>
1000ec8c:	e043      	b.n	1000ed16 <ble_event_manager+0xfa>
	case AT_BLE_LECB_ADD_CREDIT_IND:
	case AT_BLE_LECB_SEND_RESP:
	case AT_BLE_LECB_DATA_RECIEVED:
	{
		uint8_t idx;
		events -= (AT_BLE_READ_AUTHORIZE_REQUEST + 1);
1000ec8e:	3827      	subs	r0, #39	; 0x27
1000ec90:	b2c0      	uxtb	r0, r0
		for (idx = 0; idx < MAX_L2CAP_EVENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_l2cap_event_cb[idx] != NULL)
1000ec92:	4b25      	ldr	r3, [pc, #148]	; (1000ed28 <ble_event_manager+0x10c>)
1000ec94:	681b      	ldr	r3, [r3, #0]
1000ec96:	2b00      	cmp	r3, #0
1000ec98:	d03d      	beq.n	1000ed16 <ble_event_manager+0xfa>
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_l2cap_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000ec9a:	0080      	lsls	r0, r0, #2
1000ec9c:	58c3      	ldr	r3, [r0, r3]
1000ec9e:	2b00      	cmp	r3, #0
1000eca0:	d039      	beq.n	1000ed16 <ble_event_manager+0xfa>
				{
					event_cb_fn[events](event_params);
1000eca2:	0008      	movs	r0, r1
1000eca4:	4798      	blx	r3
1000eca6:	e036      	b.n	1000ed16 <ble_event_manager+0xfa>
	case AT_BLE_HTPT_ENABLE_RSP:
	case AT_BLE_HTPT_MEAS_INTV_UPD_RSP:
	case AT_BLE_HTPT_MEAS_INTV_CHG_REQ:
	{
		uint8_t idx;
		events -= (AT_BLE_LECB_DATA_RECIEVED + 1);
1000eca8:	382d      	subs	r0, #45	; 0x2d
1000ecaa:	b2c0      	uxtb	r0, r0
		for (idx = 0; idx < MAX_HTPT_EVENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_htpt_event_cb[idx] != NULL)
1000ecac:	4b1f      	ldr	r3, [pc, #124]	; (1000ed2c <ble_event_manager+0x110>)
1000ecae:	681b      	ldr	r3, [r3, #0]
1000ecb0:	2b00      	cmp	r3, #0
1000ecb2:	d030      	beq.n	1000ed16 <ble_event_manager+0xfa>
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_htpt_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000ecb4:	0080      	lsls	r0, r0, #2
1000ecb6:	58c3      	ldr	r3, [r0, r3]
1000ecb8:	2b00      	cmp	r3, #0
1000ecba:	d02c      	beq.n	1000ed16 <ble_event_manager+0xfa>
				{
					event_cb_fn[events](event_params);
1000ecbc:	0008      	movs	r0, r1
1000ecbe:	4798      	blx	r3
1000ecc0:	e029      	b.n	1000ed16 <ble_event_manager+0xfa>
		for (idx = 0; idx < MAX_DTM_EVENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_dtm_event_cb[idx] != NULL)
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_dtm_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000ecc2:	3836      	subs	r0, #54	; 0x36
1000ecc4:	b2c4      	uxtb	r4, r0
1000ecc6:	00a4      	lsls	r4, r4, #2
1000ecc8:	2600      	movs	r6, #0
	{
		uint8_t idx;
		events -= (AT_BLE_HTPT_MEAS_INTV_CHG_REQ + 1);
		for (idx = 0; idx < MAX_DTM_EVENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_dtm_event_cb[idx] != NULL)
1000ecca:	4f19      	ldr	r7, [pc, #100]	; (1000ed30 <ble_event_manager+0x114>)
1000eccc:	59bb      	ldr	r3, [r7, r6]
1000ecce:	2b00      	cmp	r3, #0
1000ecd0:	d004      	beq.n	1000ecdc <ble_event_manager+0xc0>
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_dtm_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000ecd2:	591b      	ldr	r3, [r3, r4]
1000ecd4:	2b00      	cmp	r3, #0
1000ecd6:	d001      	beq.n	1000ecdc <ble_event_manager+0xc0>
				{
					event_cb_fn[events](event_params);
1000ecd8:	0028      	movs	r0, r5
1000ecda:	4798      	blx	r3
1000ecdc:	3604      	adds	r6, #4
	case AT_BLE_LE_TEST_STATUS:
	case AT_BLE_LE_PACKET_REPORT:
	{
		uint8_t idx;
		events -= (AT_BLE_HTPT_MEAS_INTV_CHG_REQ + 1);
		for (idx = 0; idx < MAX_DTM_EVENT_SUBSCRIBERS; idx++)
1000ecde:	2e14      	cmp	r6, #20
1000ece0:	d1f4      	bne.n	1000eccc <ble_event_manager+0xb0>
1000ece2:	e018      	b.n	1000ed16 <ble_event_manager+0xfa>
	case AT_BLE_CUSTOM_EVENT:
	case AT_BLE_DEVICE_READY:
	case AT_BLE_EVENT_MAX:
	{
		uint8_t idx;
		events -= (AT_BLE_LE_PACKET_REPORT + 1);
1000ece4:	3838      	subs	r0, #56	; 0x38
1000ece6:	b2c0      	uxtb	r0, r0
		for (idx = 0; idx < MAX_CUSTOM_EVENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_custom_event_cb[idx] != NULL)
1000ece8:	4b12      	ldr	r3, [pc, #72]	; (1000ed34 <ble_event_manager+0x118>)
1000ecea:	681b      	ldr	r3, [r3, #0]
1000ecec:	2b00      	cmp	r3, #0
1000ecee:	d012      	beq.n	1000ed16 <ble_event_manager+0xfa>
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_custom_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000ecf0:	0080      	lsls	r0, r0, #2
1000ecf2:	58c3      	ldr	r3, [r0, r3]
1000ecf4:	2b00      	cmp	r3, #0
1000ecf6:	d00e      	beq.n	1000ed16 <ble_event_manager+0xfa>
				{
					event_cb_fn[events](event_params);
1000ecf8:	0008      	movs	r0, r1
1000ecfa:	4798      	blx	r3
1000ecfc:	e00b      	b.n	1000ed16 <ble_event_manager+0xfa>
	}
	break;

	case AT_PLATFORM_EVENT:
	{
		if (ble_user_event_cb) {
1000ecfe:	4b0e      	ldr	r3, [pc, #56]	; (1000ed38 <ble_event_manager+0x11c>)
1000ed00:	681b      	ldr	r3, [r3, #0]
1000ed02:	2b00      	cmp	r3, #0
1000ed04:	d007      	beq.n	1000ed16 <ble_event_manager+0xfa>
			ble_user_event_cb();
1000ed06:	4798      	blx	r3
1000ed08:	e005      	b.n	1000ed16 <ble_event_manager+0xfa>
	break;

	default:
	{
		DBG_LOG_DEV("BLE-Manager:Unknown Event=0x%X", events);
		DBG_LOG("\r\n");
1000ed0a:	4d0c      	ldr	r5, [pc, #48]	; (1000ed3c <ble_event_manager+0x120>)
1000ed0c:	0028      	movs	r0, r5
1000ed0e:	4c0c      	ldr	r4, [pc, #48]	; (1000ed40 <ble_event_manager+0x124>)
1000ed10:	47a0      	blx	r4
1000ed12:	0028      	movs	r0, r5
1000ed14:	47a0      	blx	r4
	}
	break;		
	}
}
1000ed16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000ed18:	10016f34 	.word	0x10016f34
1000ed1c:	10019ae0 	.word	0x10019ae0
1000ed20:	10019af4 	.word	0x10019af4
1000ed24:	10019848 	.word	0x10019848
1000ed28:	10019b3c 	.word	0x10019b3c
1000ed2c:	10019844 	.word	0x10019844
1000ed30:	10019acc 	.word	0x10019acc
1000ed34:	1001a080 	.word	0x1001a080
1000ed38:	10018374 	.word	0x10018374
1000ed3c:	10016638 	.word	0x10016638
1000ed40:	1001548d 	.word	0x1001548d

1000ed44 <ble_event_task>:
	return ulp_status;
}

/** @brief function to get event from stack */
at_ble_status_t ble_event_task(uint32_t timeout)
{
1000ed44:	b570      	push	{r4, r5, r6, lr}
1000ed46:	0004      	movs	r4, r0
	return status;
}

ble_ulp_mode_t ble_get_ulp_status(void)
{
	return ulp_status;
1000ed48:	4b0d      	ldr	r3, [pc, #52]	; (1000ed80 <ble_event_task+0x3c>)
1000ed4a:	781b      	ldrb	r3, [r3, #0]
/** @brief function to get event from stack */
at_ble_status_t ble_event_task(uint32_t timeout)
{
	at_ble_status_t status;
	
	if (ble_get_ulp_status() == BLE_ULP_MODE_SET)
1000ed4c:	2b01      	cmp	r3, #1
1000ed4e:	d101      	bne.n	1000ed54 <ble_event_task+0x10>
	{
		release_sleep_lock();
1000ed50:	4b0c      	ldr	r3, [pc, #48]	; (1000ed84 <ble_event_task+0x40>)
1000ed52:	4798      	blx	r3
	}	
	status = at_ble_event_get(&event, ble_event_params, timeout);
1000ed54:	0022      	movs	r2, r4
1000ed56:	490c      	ldr	r1, [pc, #48]	; (1000ed88 <ble_event_task+0x44>)
1000ed58:	480c      	ldr	r0, [pc, #48]	; (1000ed8c <ble_event_task+0x48>)
1000ed5a:	4b0d      	ldr	r3, [pc, #52]	; (1000ed90 <ble_event_task+0x4c>)
1000ed5c:	4798      	blx	r3
1000ed5e:	0004      	movs	r4, r0
1000ed60:	0005      	movs	r5, r0
	return status;
}

ble_ulp_mode_t ble_get_ulp_status(void)
{
	return ulp_status;
1000ed62:	4b07      	ldr	r3, [pc, #28]	; (1000ed80 <ble_event_task+0x3c>)
1000ed64:	781b      	ldrb	r3, [r3, #0]
	{
		release_sleep_lock();
	}	
	status = at_ble_event_get(&event, ble_event_params, timeout);
	
	if (ble_get_ulp_status() == BLE_ULP_MODE_SET)
1000ed66:	2b01      	cmp	r3, #1
1000ed68:	d101      	bne.n	1000ed6e <ble_event_task+0x2a>
	{
		acquire_sleep_lock();
1000ed6a:	4b0a      	ldr	r3, [pc, #40]	; (1000ed94 <ble_event_task+0x50>)
1000ed6c:	4798      	blx	r3
	}
	
    if (status == AT_BLE_SUCCESS) 
1000ed6e:	2d00      	cmp	r5, #0
1000ed70:	d104      	bne.n	1000ed7c <ble_event_task+0x38>
    {		
            ble_event_manager(event, ble_event_params);
1000ed72:	4b06      	ldr	r3, [pc, #24]	; (1000ed8c <ble_event_task+0x48>)
1000ed74:	7818      	ldrb	r0, [r3, #0]
1000ed76:	4904      	ldr	r1, [pc, #16]	; (1000ed88 <ble_event_task+0x44>)
1000ed78:	4b07      	ldr	r3, [pc, #28]	; (1000ed98 <ble_event_task+0x54>)
1000ed7a:	4798      	blx	r3
    }
    
    return status;
}
1000ed7c:	0020      	movs	r0, r4
1000ed7e:	bd70      	pop	{r4, r5, r6, pc}
1000ed80:	10018383 	.word	0x10018383
1000ed84:	1000f739 	.word	0x1000f739
1000ed88:	10019e74 	.word	0x10019e74
1000ed8c:	10019b38 	.word	0x10019b38
1000ed90:	1000fe09 	.word	0x1000fe09
1000ed94:	1000f711 	.word	0x1000f711
1000ed98:	1000ec1d 	.word	0x1000ec1d

1000ed9c <ble_advertisement_data_set>:
	}
}

/* Advertisement Data will be set based on the advertisement configuration */
at_ble_status_t ble_advertisement_data_set(void)
{
1000ed9c:	b510      	push	{r4, lr}
1000ed9e:	b090      	sub	sp, #64	; 0x40
		uint8_t length_field_ind;
		uint8_t adv_element_len;
		adv_buf[adv_data_element.len] = adv_data_element.len;
		length_field_ind = adv_data_element.len;
		adv_data_element.len++;
		adv_buf[adv_data_element.len++] = COMPLETE_LIST_16BIT_SERV_UUIDS;
1000eda0:	ac08      	add	r4, sp, #32
1000eda2:	2203      	movs	r2, #3
1000eda4:	7062      	strb	r2, [r4, #1]
		MREPEAT(SERVICE_UUID16_MAX_NUM, _CONF_SERVICE_16BIT_UUID, &adv_data_element);
1000eda6:	2302      	movs	r3, #2
1000eda8:	70a3      	strb	r3, [r4, #2]
1000edaa:	3316      	adds	r3, #22
1000edac:	70e3      	strb	r3, [r4, #3]
1000edae:	7122      	strb	r2, [r4, #4]
1000edb0:	7163      	strb	r3, [r4, #5]
1000edb2:	3201      	adds	r2, #1
1000edb4:	71a2      	strb	r2, [r4, #6]
1000edb6:	71e3      	strb	r3, [r4, #7]
1000edb8:	320b      	adds	r2, #11
1000edba:	7222      	strb	r2, [r4, #8]
1000edbc:	7263      	strb	r3, [r4, #9]
		adv_element_len = adv_data_element.len - (length_field_ind + ADV_ELEMENT_SIZE);
		if(adv_element_len) 
		{			
			adv_buf[length_field_ind] = adv_element_len+ADV_TYPE_SIZE;
1000edbe:	3b0f      	subs	r3, #15
1000edc0:	7023      	strb	r3, [r4, #0]
	#endif
	
	#if (BLE_GAP_ADV_COMPLETE_LOCAL_NAME_ENABLE && !BLE_GAP_ADV_SHORTENED_LOCAL_NAME_ENABLE)
	#if (BLE_GAP_ADV_COMPLETE_LOCAL_NAME_SCN_RSP_ENABLE != SCAN_RESPONSE_ONLY_ENABLE)
	if((adv_data_element.len) <= (AT_BLE_ADV_MAX_SIZE - (ADV_TYPE_FLAG_SIZE + ADV_ELEMENT_SIZE + BLE_GAP_ADV_DATA_COMPLETE_LOCAL_NAME_LENGTH))) {
		adv_buf[adv_data_element.len++] = BLE_GAP_ADV_DATA_COMPLETE_LOCAL_NAME_LENGTH + ADV_TYPE_SIZE;
1000edc2:	3a05      	subs	r2, #5
1000edc4:	72a2      	strb	r2, [r4, #10]
		adv_buf[adv_data_element.len++] = COMPLETE_LOCAL_NAME;
1000edc6:	72e3      	strb	r3, [r4, #11]
		memcpy(&adv_buf[adv_data_element.len], BLE_GAP_ADV_DATA_COMPLETE_LOCAL_NAME, BLE_GAP_ADV_DATA_COMPLETE_LOCAL_NAME_LENGTH);
1000edc8:	aa0b      	add	r2, sp, #44	; 0x2c
1000edca:	4b10      	ldr	r3, [pc, #64]	; (1000ee0c <ble_advertisement_data_set+0x70>)
1000edcc:	cb03      	ldmia	r3!, {r0, r1}
1000edce:	c203      	stmia	r2!, {r0, r1}
1000edd0:	781b      	ldrb	r3, [r3, #0]
1000edd2:	7013      	strb	r3, [r2, #0]
    DBG_LOG_DEV("[ble_manager]\t\tManufacturer specific data NOT enabled");
	if(false){}
	#endif
	#if ((BLE_GAP_ADV_MANUFACTURER_SPECIFIC_DATA_SCN_RSP_ENABLE == SCAN_RESPONSE_ENABLE) || (BLE_GAP_ADV_MANUFACTURER_SPECIFIC_DATA_SCN_RSP_ENABLE == SCAN_RESPONSE_ONLY_ENABLE))
	else if((scan_resp_data_element.len) <= (AT_BLE_ADV_MAX_SIZE - (ADV_ELEMENT_SIZE + BLE_GAP_ADV_DATA_MANUFACTURER_SPECIFIC_DATA_SIZE))) {
		scn_resp[scan_resp_data_element.len++] = BLE_GAP_ADV_DATA_MANUFACTURER_SPECIFIC_DATA_SIZE + ADV_TYPE_SIZE;
1000edd4:	2307      	movs	r3, #7
1000edd6:	466a      	mov	r2, sp
1000edd8:	7013      	strb	r3, [r2, #0]
		scn_resp[scan_resp_data_element.len++] = MANUFACTURER_SPECIFIC_DATA;
1000edda:	33f8      	adds	r3, #248	; 0xf8
1000eddc:	7053      	strb	r3, [r2, #1]
		memcpy(&scn_resp[scan_resp_data_element.len], BLE_GAP_ADV_DATA_MANUFACTURER_SPECIFIC_DATA, BLE_GAP_ADV_DATA_MANUFACTURER_SPECIFIC_DATA_SIZE);
1000edde:	2206      	movs	r2, #6
1000ede0:	490b      	ldr	r1, [pc, #44]	; (1000ee10 <ble_advertisement_data_set+0x74>)
1000ede2:	466b      	mov	r3, sp
1000ede4:	1c98      	adds	r0, r3, #2
1000ede6:	4b0b      	ldr	r3, [pc, #44]	; (1000ee14 <ble_advertisement_data_set+0x78>)
1000ede8:	4798      	blx	r3
		DBG_LOG_ADV("Failed to add Manufacturer specific data");
		return AT_BLE_GAP_INVALID_PARAM;
	}
	#endif
	
	if (at_ble_adv_data_set(adv_buf, adv_data_element.len, scn_resp,
1000edea:	2308      	movs	r3, #8
1000edec:	466a      	mov	r2, sp
1000edee:	2115      	movs	r1, #21
1000edf0:	0020      	movs	r0, r4
1000edf2:	4c09      	ldr	r4, [pc, #36]	; (1000ee18 <ble_advertisement_data_set+0x7c>)
1000edf4:	47a0      	blx	r4
1000edf6:	2800      	cmp	r0, #0
1000edf8:	d005      	beq.n	1000ee06 <ble_advertisement_data_set+0x6a>
	scan_resp_data_element.len) != AT_BLE_SUCCESS) {
		DBG_LOG("BLE Advertisement data set failed");
1000edfa:	4808      	ldr	r0, [pc, #32]	; (1000ee1c <ble_advertisement_data_set+0x80>)
1000edfc:	4b08      	ldr	r3, [pc, #32]	; (1000ee20 <ble_advertisement_data_set+0x84>)
1000edfe:	4798      	blx	r3
1000ee00:	4808      	ldr	r0, [pc, #32]	; (1000ee24 <ble_advertisement_data_set+0x88>)
1000ee02:	4b09      	ldr	r3, [pc, #36]	; (1000ee28 <ble_advertisement_data_set+0x8c>)
1000ee04:	4798      	blx	r3
            //DBG_LOG_ADV("- 0x%02x(%c) ", adv_buf[i], adv_buf[i]);
        //}
		//DBG_LOG_ADV("BLE Advertisement data set success");
		return AT_BLE_SUCCESS;
    }
}
1000ee06:	2000      	movs	r0, #0
1000ee08:	b010      	add	sp, #64	; 0x40
1000ee0a:	bd10      	pop	{r4, pc}
1000ee0c:	1001748c 	.word	0x1001748c
1000ee10:	1001766c 	.word	0x1001766c
1000ee14:	10015213 	.word	0x10015213
1000ee18:	10010869 	.word	0x10010869
1000ee1c:	10016638 	.word	0x10016638
1000ee20:	1001548d 	.word	0x1001548d
1000ee24:	10017674 	.word	0x10017674
1000ee28:	1001536d 	.word	0x1001536d

1000ee2c <uart_read_complete_callback>:

void _time_start(unsigned int sec);
unsigned int _time_done(void);

static void uart_read_complete_callback(struct uart_module *const module)
{
1000ee2c:	b510      	push	{r4, lr}
	if(read_status == UART_READ_WAITING) {
1000ee2e:	4b0e      	ldr	r3, [pc, #56]	; (1000ee68 <uart_read_complete_callback+0x3c>)
1000ee30:	781b      	ldrb	r3, [r3, #0]
1000ee32:	2b01      	cmp	r3, #1
1000ee34:	d10b      	bne.n	1000ee4e <uart_read_complete_callback+0x22>
		read_status = UART_READ_DONE;
1000ee36:	2202      	movs	r2, #2
1000ee38:	4b0b      	ldr	r3, [pc, #44]	; (1000ee68 <uart_read_complete_callback+0x3c>)
1000ee3a:	701a      	strb	r2, [r3, #0]
		
		if(user_callback_func == NULL)
1000ee3c:	4b0b      	ldr	r3, [pc, #44]	; (1000ee6c <uart_read_complete_callback+0x40>)
1000ee3e:	681b      	ldr	r3, [r3, #0]
1000ee40:	2b00      	cmp	r3, #0
1000ee42:	d110      	bne.n	1000ee66 <uart_read_complete_callback+0x3a>
			uart_disable_callback(&uart_instance, UART_RX_COMPLETE);
1000ee44:	2102      	movs	r1, #2
1000ee46:	480a      	ldr	r0, [pc, #40]	; (1000ee70 <uart_read_complete_callback+0x44>)
1000ee48:	4b0a      	ldr	r3, [pc, #40]	; (1000ee74 <uart_read_complete_callback+0x48>)
1000ee4a:	4798      	blx	r3
1000ee4c:	e00b      	b.n	1000ee66 <uart_read_complete_callback+0x3a>
	}
	else if(user_callback_func != NULL) {
1000ee4e:	4b07      	ldr	r3, [pc, #28]	; (1000ee6c <uart_read_complete_callback+0x40>)
1000ee50:	681b      	ldr	r3, [r3, #0]
1000ee52:	2b00      	cmp	r3, #0
1000ee54:	d007      	beq.n	1000ee66 <uart_read_complete_callback+0x3a>
		user_callback_func(string_input[0]);
1000ee56:	4c08      	ldr	r4, [pc, #32]	; (1000ee78 <uart_read_complete_callback+0x4c>)
1000ee58:	7820      	ldrb	r0, [r4, #0]
1000ee5a:	4798      	blx	r3
		uart_read_buffer_job(&uart_instance, string_input, sizeof(string_input));
1000ee5c:	2201      	movs	r2, #1
1000ee5e:	0021      	movs	r1, r4
1000ee60:	4803      	ldr	r0, [pc, #12]	; (1000ee70 <uart_read_complete_callback+0x44>)
1000ee62:	4b06      	ldr	r3, [pc, #24]	; (1000ee7c <uart_read_complete_callback+0x50>)
1000ee64:	4798      	blx	r3
	}
	else {
		//Nothing to do.
	}
}
1000ee66:	bd10      	pop	{r4, pc}
1000ee68:	10019388 	.word	0x10019388
1000ee6c:	10019390 	.word	0x10019390
1000ee70:	1001a084 	.word	0x1001a084
1000ee74:	1000dbb5 	.word	0x1000dbb5
1000ee78:	1001938c 	.word	0x1001938c
1000ee7c:	1000db59 	.word	0x1000db59

1000ee80 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct uart_module *const module,
		uint8_t *c)
{
1000ee80:	b570      	push	{r4, r5, r6, lr}
1000ee82:	0006      	movs	r6, r0
1000ee84:	000d      	movs	r5, r1
	while(STATUS_OK != uart_read_wait(module, c));
1000ee86:	4c03      	ldr	r4, [pc, #12]	; (1000ee94 <usart_serial_getchar+0x14>)
1000ee88:	0029      	movs	r1, r5
1000ee8a:	0030      	movs	r0, r6
1000ee8c:	47a0      	blx	r4
1000ee8e:	2800      	cmp	r0, #0
1000ee90:	d1fa      	bne.n	1000ee88 <usart_serial_getchar+0x8>
}
1000ee92:	bd70      	pop	{r4, r5, r6, pc}
1000ee94:	1000db45 	.word	0x1000db45

1000ee98 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct uart_module *const module,
		uint8_t c)
{
1000ee98:	b570      	push	{r4, r5, r6, lr}
1000ee9a:	0006      	movs	r6, r0
1000ee9c:	000d      	movs	r5, r1
	while(STATUS_OK !=uart_write_wait(module, c));
1000ee9e:	4c03      	ldr	r4, [pc, #12]	; (1000eeac <usart_serial_putchar+0x14>)
1000eea0:	0029      	movs	r1, r5
1000eea2:	0030      	movs	r0, r6
1000eea4:	47a0      	blx	r4
1000eea6:	2800      	cmp	r0, #0
1000eea8:	d1fa      	bne.n	1000eea0 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
1000eeaa:	bd70      	pop	{r4, r5, r6, pc}
1000eeac:	1000db35 	.word	0x1000db35

1000eeb0 <serial_console_init>:

void serial_console_init(void)
{
1000eeb0:	b570      	push	{r4, r5, r6, lr}
	system_clock_config(CLOCK_RESOURCE_XO_26_MHZ, CLOCK_FREQ_26_MHZ);
1000eeb2:	2100      	movs	r1, #0
1000eeb4:	2000      	movs	r0, #0
1000eeb6:	4b19      	ldr	r3, [pc, #100]	; (1000ef1c <serial_console_init+0x6c>)
1000eeb8:	4798      	blx	r3

	uart_get_config_defaults(&config_uart);
1000eeba:	4c19      	ldr	r4, [pc, #100]	; (1000ef20 <serial_console_init+0x70>)
1000eebc:	0020      	movs	r0, r4
1000eebe:	4b19      	ldr	r3, [pc, #100]	; (1000ef24 <serial_console_init+0x74>)
1000eec0:	4798      	blx	r3

	config_uart.baud_rate = CONF_STDIO_BAUDRATE;
1000eec2:	23e1      	movs	r3, #225	; 0xe1
1000eec4:	025b      	lsls	r3, r3, #9
1000eec6:	6023      	str	r3, [r4, #0]
	config_uart.pin_number_pad[0] = EDBG_CDC_PIN_PAD0;
1000eec8:	2302      	movs	r3, #2
1000eeca:	60a3      	str	r3, [r4, #8]
	config_uart.pin_number_pad[1] = EDBG_CDC_PIN_PAD1;
1000eecc:	2203      	movs	r2, #3
1000eece:	60e2      	str	r2, [r4, #12]
	config_uart.pin_number_pad[2] = EDBG_CDC_PIN_PAD2;
1000eed0:	3201      	adds	r2, #1
1000eed2:	6122      	str	r2, [r4, #16]
	config_uart.pin_number_pad[3] = EDBG_CDC_PIN_PAD3;
1000eed4:	3201      	adds	r2, #1
1000eed6:	6162      	str	r2, [r4, #20]
	
	config_uart.pinmux_sel_pad[0] = EDBG_CDC_MUX_PAD0;
1000eed8:	61a3      	str	r3, [r4, #24]
	config_uart.pinmux_sel_pad[1] = EDBG_CDC_MUX_PAD1;
1000eeda:	61e3      	str	r3, [r4, #28]
	config_uart.pinmux_sel_pad[2] = EDBG_CDC_MUX_PAD2;
1000eedc:	6223      	str	r3, [r4, #32]
	config_uart.pinmux_sel_pad[3] = EDBG_CDC_MUX_PAD3;
1000eede:	6263      	str	r3, [r4, #36]	; 0x24
static inline void stdio_serial_init(
		struct uart_module *const module,
		Uart * const hw,
		const struct uart_config *const config)
{
	stdio_base = (void *)module;
1000eee0:	4d11      	ldr	r5, [pc, #68]	; (1000ef28 <serial_console_init+0x78>)
1000eee2:	4b12      	ldr	r3, [pc, #72]	; (1000ef2c <serial_console_init+0x7c>)
1000eee4:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
1000eee6:	4a12      	ldr	r2, [pc, #72]	; (1000ef30 <serial_console_init+0x80>)
1000eee8:	4b12      	ldr	r3, [pc, #72]	; (1000ef34 <serial_console_init+0x84>)
1000eeea:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
1000eeec:	4a12      	ldr	r2, [pc, #72]	; (1000ef38 <serial_console_init+0x88>)
1000eeee:	4b13      	ldr	r3, [pc, #76]	; (1000ef3c <serial_console_init+0x8c>)
1000eef0:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct uart_module *const module,
		Uart * const hw,
		const struct uart_config *const config)
{
	if (uart_init(module, hw, config) == STATUS_OK) {
1000eef2:	0022      	movs	r2, r4
1000eef4:	4912      	ldr	r1, [pc, #72]	; (1000ef40 <serial_console_init+0x90>)
1000eef6:	0028      	movs	r0, r5
1000eef8:	4b12      	ldr	r3, [pc, #72]	; (1000ef44 <serial_console_init+0x94>)
1000eefa:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
1000eefc:	4e12      	ldr	r6, [pc, #72]	; (1000ef48 <serial_console_init+0x98>)
1000eefe:	6833      	ldr	r3, [r6, #0]
1000ef00:	6898      	ldr	r0, [r3, #8]
1000ef02:	2100      	movs	r1, #0
1000ef04:	4c11      	ldr	r4, [pc, #68]	; (1000ef4c <serial_console_init+0x9c>)
1000ef06:	47a0      	blx	r4
	setbuf(stdin, NULL);
1000ef08:	6833      	ldr	r3, [r6, #0]
1000ef0a:	6858      	ldr	r0, [r3, #4]
1000ef0c:	2100      	movs	r1, #0
1000ef0e:	47a0      	blx	r4

	stdio_serial_init(&uart_instance, CONF_STDIO_USART_MODULE, &config_uart);
	
	uart_register_callback(&uart_instance, uart_read_complete_callback, UART_RX_COMPLETE);
1000ef10:	2202      	movs	r2, #2
1000ef12:	490f      	ldr	r1, [pc, #60]	; (1000ef50 <serial_console_init+0xa0>)
1000ef14:	0028      	movs	r0, r5
1000ef16:	4b0f      	ldr	r3, [pc, #60]	; (1000ef54 <serial_console_init+0xa4>)
1000ef18:	4798      	blx	r3
}
1000ef1a:	bd70      	pop	{r4, r5, r6, pc}
1000ef1c:	1000cb55 	.word	0x1000cb55
1000ef20:	1001a0a8 	.word	0x1001a0a8
1000ef24:	1000d94d 	.word	0x1000d94d
1000ef28:	1001a084 	.word	0x1001a084
1000ef2c:	10019840 	.word	0x10019840
1000ef30:	1000ee99 	.word	0x1000ee99
1000ef34:	1001983c 	.word	0x1001983c
1000ef38:	1000ee81 	.word	0x1000ee81
1000ef3c:	10019838 	.word	0x10019838
1000ef40:	40004000 	.word	0x40004000
1000ef44:	1000d979 	.word	0x1000d979
1000ef48:	10017a50 	.word	0x10017a50
1000ef4c:	1001553d 	.word	0x1001553d
1000ef50:	1000ee2d 	.word	0x1000ee2d
1000ef54:	1000db81 	.word	0x1000db81

1000ef58 <_time_start>:

void _time_start(unsigned int sec)
{
1000ef58:	b5f0      	push	{r4, r5, r6, r7, lr}
1000ef5a:	b083      	sub	sp, #12
1000ef5c:	0005      	movs	r5, r0
	system_clock_get_value();
1000ef5e:	4c0d      	ldr	r4, [pc, #52]	; (1000ef94 <_time_start+0x3c>)
1000ef60:	47a0      	blx	r4
	unsigned int main_clk = system_clock_get_value();
1000ef62:	47a0      	blx	r4

	tick = (((double)(main_clk)) * ((double)0.0000493)) * (sec * 1000);
1000ef64:	4f0c      	ldr	r7, [pc, #48]	; (1000ef98 <_time_start+0x40>)
1000ef66:	47b8      	blx	r7
1000ef68:	4e0c      	ldr	r6, [pc, #48]	; (1000ef9c <_time_start+0x44>)
1000ef6a:	4a0d      	ldr	r2, [pc, #52]	; (1000efa0 <_time_start+0x48>)
1000ef6c:	4b0d      	ldr	r3, [pc, #52]	; (1000efa4 <_time_start+0x4c>)
1000ef6e:	47b0      	blx	r6
1000ef70:	9000      	str	r0, [sp, #0]
1000ef72:	9101      	str	r1, [sp, #4]
1000ef74:	20fa      	movs	r0, #250	; 0xfa
1000ef76:	0080      	lsls	r0, r0, #2
1000ef78:	4368      	muls	r0, r5
1000ef7a:	47b8      	blx	r7
1000ef7c:	0002      	movs	r2, r0
1000ef7e:	000b      	movs	r3, r1
1000ef80:	9800      	ldr	r0, [sp, #0]
1000ef82:	9901      	ldr	r1, [sp, #4]
1000ef84:	47b0      	blx	r6
1000ef86:	4b08      	ldr	r3, [pc, #32]	; (1000efa8 <_time_start+0x50>)
1000ef88:	4798      	blx	r3
1000ef8a:	4b08      	ldr	r3, [pc, #32]	; (1000efac <_time_start+0x54>)
1000ef8c:	6018      	str	r0, [r3, #0]
}
1000ef8e:	b003      	add	sp, #12
1000ef90:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000ef92:	46c0      	nop			; (mov r8, r8)
1000ef94:	1000cbd9 	.word	0x1000cbd9
1000ef98:	100150e9 	.word	0x100150e9
1000ef9c:	100144e1 	.word	0x100144e1
1000efa0:	19feaec7 	.word	0x19feaec7
1000efa4:	3f09d8ef 	.word	0x3f09d8ef
1000efa8:	10013585 	.word	0x10013585
1000efac:	10019384 	.word	0x10019384

1000efb0 <_time_done>:

unsigned int _time_done()
{
	return --tick;
1000efb0:	4b02      	ldr	r3, [pc, #8]	; (1000efbc <_time_done+0xc>)
1000efb2:	681a      	ldr	r2, [r3, #0]
1000efb4:	1e50      	subs	r0, r2, #1
1000efb6:	6018      	str	r0, [r3, #0]
}
1000efb8:	4770      	bx	lr
1000efba:	46c0      	nop			; (mov r8, r8)
1000efbc:	10019384 	.word	0x10019384

1000efc0 <getchar_b11_timeout>:

int getchar_b11_timeout(unsigned int sec)
{
1000efc0:	b570      	push	{r4, r5, r6, lr}
1000efc2:	0004      	movs	r4, r0
	read_status = UART_READ_WAITING;
1000efc4:	2201      	movs	r2, #1
1000efc6:	4b11      	ldr	r3, [pc, #68]	; (1000f00c <getchar_b11_timeout+0x4c>)
1000efc8:	701a      	strb	r2, [r3, #0]
	
	if(user_callback_func == NULL)
1000efca:	4b11      	ldr	r3, [pc, #68]	; (1000f010 <getchar_b11_timeout+0x50>)
1000efcc:	681b      	ldr	r3, [r3, #0]
1000efce:	2b00      	cmp	r3, #0
1000efd0:	d103      	bne.n	1000efda <getchar_b11_timeout+0x1a>
		uart_enable_callback(&uart_instance, UART_RX_COMPLETE);
1000efd2:	2102      	movs	r1, #2
1000efd4:	480f      	ldr	r0, [pc, #60]	; (1000f014 <getchar_b11_timeout+0x54>)
1000efd6:	4b10      	ldr	r3, [pc, #64]	; (1000f018 <getchar_b11_timeout+0x58>)
1000efd8:	4798      	blx	r3

	_time_start(sec);
1000efda:	0020      	movs	r0, r4
1000efdc:	4b0f      	ldr	r3, [pc, #60]	; (1000f01c <getchar_b11_timeout+0x5c>)
1000efde:	4798      	blx	r3
	
	string_input[0] = 0;
1000efe0:	490f      	ldr	r1, [pc, #60]	; (1000f020 <getchar_b11_timeout+0x60>)
1000efe2:	2300      	movs	r3, #0
1000efe4:	700b      	strb	r3, [r1, #0]
	uart_read_buffer_job(&uart_instance, string_input, sizeof(string_input));
1000efe6:	2201      	movs	r2, #1
1000efe8:	480a      	ldr	r0, [pc, #40]	; (1000f014 <getchar_b11_timeout+0x54>)
1000efea:	4b0e      	ldr	r3, [pc, #56]	; (1000f024 <getchar_b11_timeout+0x64>)
1000efec:	4798      	blx	r3
	
	while (read_status != UART_READ_DONE && _time_done() > 0 );
1000efee:	4c07      	ldr	r4, [pc, #28]	; (1000f00c <getchar_b11_timeout+0x4c>)
1000eff0:	4d0d      	ldr	r5, [pc, #52]	; (1000f028 <getchar_b11_timeout+0x68>)
1000eff2:	7823      	ldrb	r3, [r4, #0]
1000eff4:	2b02      	cmp	r3, #2
1000eff6:	d002      	beq.n	1000effe <getchar_b11_timeout+0x3e>
1000eff8:	47a8      	blx	r5
1000effa:	2800      	cmp	r0, #0
1000effc:	d1f9      	bne.n	1000eff2 <getchar_b11_timeout+0x32>
	
	read_status = UART_READ_NONE;
1000effe:	2200      	movs	r2, #0
1000f000:	4b02      	ldr	r3, [pc, #8]	; (1000f00c <getchar_b11_timeout+0x4c>)
1000f002:	701a      	strb	r2, [r3, #0]

	return string_input[0];
1000f004:	4b06      	ldr	r3, [pc, #24]	; (1000f020 <getchar_b11_timeout+0x60>)
1000f006:	7818      	ldrb	r0, [r3, #0]
}
1000f008:	bd70      	pop	{r4, r5, r6, pc}
1000f00a:	46c0      	nop			; (mov r8, r8)
1000f00c:	10019388 	.word	0x10019388
1000f010:	10019390 	.word	0x10019390
1000f014:	1001a084 	.word	0x1001a084
1000f018:	1000db95 	.word	0x1000db95
1000f01c:	1000ef59 	.word	0x1000ef59
1000f020:	1001938c 	.word	0x1001938c
1000f024:	1000db59 	.word	0x1000db59
1000f028:	1000efb1 	.word	0x1000efb1

1000f02c <platform_event_free>:
void platform_event_free(struct platform_event* event);
//struct str_watched_event watched_event;

void platform_event_free(struct platform_event* event)
{
	event->next = platform_event_free_list;
1000f02c:	4b02      	ldr	r3, [pc, #8]	; (1000f038 <platform_event_free+0xc>)
1000f02e:	681a      	ldr	r2, [r3, #0]
1000f030:	6002      	str	r2, [r0, #0]
	platform_event_free_list = event;
1000f032:	6018      	str	r0, [r3, #0]
}
1000f034:	4770      	bx	lr
1000f036:	46c0      	nop			; (mov r8, r8)
1000f038:	10019398 	.word	0x10019398

1000f03c <platform_event_post>:

void platform_event_post(uint16_t event_type, void * data, uint16_t data_len)
{
1000f03c:	b530      	push	{r4, r5, lr}
	// get a free event object
	struct platform_event* evt = platform_event_free_list;
1000f03e:	4b0b      	ldr	r3, [pc, #44]	; (1000f06c <platform_event_post+0x30>)
1000f040:	681c      	ldr	r4, [r3, #0]
	if(evt != NULL)
1000f042:	2c00      	cmp	r4, #0
1000f044:	d011      	beq.n	1000f06a <platform_event_post+0x2e>
	{
		platform_event_free_list = evt->next;
1000f046:	6825      	ldr	r5, [r4, #0]
1000f048:	601d      	str	r5, [r3, #0]
		
		evt->next = NULL;
1000f04a:	2300      	movs	r3, #0
1000f04c:	6023      	str	r3, [r4, #0]
		evt->data = data;
1000f04e:	60a1      	str	r1, [r4, #8]
		evt->data_len = data_len;
1000f050:	80e2      	strh	r2, [r4, #6]
		evt->event_type = event_type;
1000f052:	80a0      	strh	r0, [r4, #4]

		if(platform_event_pending_list == NULL)
1000f054:	4b06      	ldr	r3, [pc, #24]	; (1000f070 <platform_event_post+0x34>)
1000f056:	681a      	ldr	r2, [r3, #0]
1000f058:	2a00      	cmp	r2, #0
1000f05a:	d102      	bne.n	1000f062 <platform_event_post+0x26>
		{
			platform_event_pending_list = evt;
1000f05c:	601c      	str	r4, [r3, #0]
1000f05e:	e004      	b.n	1000f06a <platform_event_post+0x2e>
		else
		{
			struct platform_event* cur = platform_event_pending_list;
			while(cur->next != NULL)
			{
				cur = cur->next;
1000f060:	001a      	movs	r2, r3
			platform_event_pending_list = evt;
		}
		else
		{
			struct platform_event* cur = platform_event_pending_list;
			while(cur->next != NULL)
1000f062:	6813      	ldr	r3, [r2, #0]
1000f064:	2b00      	cmp	r3, #0
1000f066:	d1fb      	bne.n	1000f060 <platform_event_post+0x24>
			{
				cur = cur->next;
			}
			cur->next = evt;
1000f068:	6014      	str	r4, [r2, #0]
		}
		
		//platform_event_signal();
	}
	
}
1000f06a:	bd30      	pop	{r4, r5, pc}
1000f06c:	10019398 	.word	0x10019398
1000f070:	10019394 	.word	0x10019394

1000f074 <platform_event_init>:
	return status;
	
}

void platform_event_init()
{
1000f074:	b570      	push	{r4, r5, r6, lr}
	uint32_t i;
	platform_event_free_list = NULL;
1000f076:	2300      	movs	r3, #0
1000f078:	4a06      	ldr	r2, [pc, #24]	; (1000f094 <platform_event_init+0x20>)
1000f07a:	6013      	str	r3, [r2, #0]
	platform_event_pending_list = NULL;
1000f07c:	4a06      	ldr	r2, [pc, #24]	; (1000f098 <platform_event_init+0x24>)
1000f07e:	6013      	str	r3, [r2, #0]
1000f080:	4c06      	ldr	r4, [pc, #24]	; (1000f09c <platform_event_init+0x28>)
1000f082:	0026      	movs	r6, r4
1000f084:	3678      	adds	r6, #120	; 0x78
	//memset(&watched_event,0,sizeof(struct str_watched_event));
	for(i = 0; i < PLATFORM_EVENT_POOL_DEPTH; i++)
	{
		platform_event_free(&platform_event_pool[i]);
1000f086:	4d06      	ldr	r5, [pc, #24]	; (1000f0a0 <platform_event_init+0x2c>)
1000f088:	0020      	movs	r0, r4
1000f08a:	47a8      	blx	r5
1000f08c:	340c      	adds	r4, #12
{
	uint32_t i;
	platform_event_free_list = NULL;
	platform_event_pending_list = NULL;
	//memset(&watched_event,0,sizeof(struct str_watched_event));
	for(i = 0; i < PLATFORM_EVENT_POOL_DEPTH; i++)
1000f08e:	42b4      	cmp	r4, r6
1000f090:	d1fa      	bne.n	1000f088 <platform_event_init+0x14>
	{
		platform_event_free(&platform_event_pool[i]);
	}
}
1000f092:	bd70      	pop	{r4, r5, r6, pc}
1000f094:	10019398 	.word	0x10019398
1000f098:	10019394 	.word	0x10019394
1000f09c:	1001939c 	.word	0x1001939c
1000f0a0:	1000f02d 	.word	0x1000f02d

1000f0a4 <at_ke_msg_send>:
	}
	return status;
}

static void at_ke_msg_send(void const * param_ptr)
{
1000f0a4:	b570      	push	{r4, r5, r6, lr}
1000f0a6:	0004      	movs	r4, r0
	struct ke_msg *kemsg;
	uint8_t osc_en = REG_PL_RD(0x4000B1EC)&0x01;
1000f0a8:	4b13      	ldr	r3, [pc, #76]	; (1000f0f8 <at_ke_msg_send+0x54>)
1000f0aa:	681d      	ldr	r5, [r3, #0]
	ke_msg_send(param_ptr);
1000f0ac:	4b13      	ldr	r3, [pc, #76]	; (1000f0fc <at_ke_msg_send+0x58>)
1000f0ae:	681b      	ldr	r3, [r3, #0]
1000f0b0:	4798      	blx	r3
	kemsg = ke_param2msg(param_ptr);

	if((kemsg != NULL) && (kemsg->dest_id != TASK_INTERNAL_APP)) {
1000f0b2:	2c0c      	cmp	r4, #12
1000f0b4:	d01f      	beq.n	1000f0f6 <at_ke_msg_send+0x52>
1000f0b6:	3c0c      	subs	r4, #12
1000f0b8:	88e3      	ldrh	r3, [r4, #6]
1000f0ba:	2b05      	cmp	r3, #5
1000f0bc:	d01b      	beq.n	1000f0f6 <at_ke_msg_send+0x52>
		if(osc_en == 0)
1000f0be:	07eb      	lsls	r3, r5, #31
1000f0c0:	d414      	bmi.n	1000f0ec <at_ke_msg_send+0x48>
		{
			/* BLE Core is off, issue a wakeup request*/
			/* First, make sure PD4 is powered up and out of reset */
			pwr_enable_arm_wakeup(1<<1);
1000f0c2:	4b0f      	ldr	r3, [pc, #60]	; (1000f100 <at_ke_msg_send+0x5c>)
1000f0c4:	681b      	ldr	r3, [r3, #0]
1000f0c6:	2002      	movs	r0, #2
1000f0c8:	4798      	blx	r3
			pwr_arm_wakeup_req();
1000f0ca:	4b0e      	ldr	r3, [pc, #56]	; (1000f104 <at_ke_msg_send+0x60>)
1000f0cc:	681b      	ldr	r3, [r3, #0]
1000f0ce:	4798      	blx	r3
			while (pwr_wait_BLE_out_of_reset(3));
1000f0d0:	4c0d      	ldr	r4, [pc, #52]	; (1000f108 <at_ke_msg_send+0x64>)
1000f0d2:	2003      	movs	r0, #3
1000f0d4:	6823      	ldr	r3, [r4, #0]
1000f0d6:	4798      	blx	r3
1000f0d8:	2800      	cmp	r0, #0
1000f0da:	d1fa      	bne.n	1000f0d2 <at_ke_msg_send+0x2e>
			pwr_disable_arm_wakeup(1<<1);
1000f0dc:	4b0b      	ldr	r3, [pc, #44]	; (1000f10c <at_ke_msg_send+0x68>)
1000f0de:	681b      	ldr	r3, [r3, #0]
1000f0e0:	3002      	adds	r0, #2
1000f0e2:	4798      	blx	r3
			REG_PL_WR(0x4000B020, 1);
1000f0e4:	2201      	movs	r2, #1
1000f0e6:	4b0a      	ldr	r3, [pc, #40]	; (1000f110 <at_ke_msg_send+0x6c>)
1000f0e8:	601a      	str	r2, [r3, #0]
1000f0ea:	e004      	b.n	1000f0f6 <at_ke_msg_send+0x52>
#endif	//CHIPVERSION_B0
		}
		else
		{
			/*  */
			os_sem_up(gstrFwSem);
1000f0ec:	4b09      	ldr	r3, [pc, #36]	; (1000f114 <at_ke_msg_send+0x70>)
1000f0ee:	6818      	ldr	r0, [r3, #0]
1000f0f0:	4b09      	ldr	r3, [pc, #36]	; (1000f118 <at_ke_msg_send+0x74>)
1000f0f2:	681b      	ldr	r3, [r3, #0]
1000f0f4:	4798      	blx	r3
		}
	}
}
1000f0f6:	bd70      	pop	{r4, r5, r6, pc}
1000f0f8:	4000b1ec 	.word	0x4000b1ec
1000f0fc:	10019440 	.word	0x10019440
1000f100:	10019438 	.word	0x10019438
1000f104:	10019450 	.word	0x10019450
1000f108:	10019424 	.word	0x10019424
1000f10c:	1001942c 	.word	0x1001942c
1000f110:	4000b020 	.word	0x4000b020
1000f114:	10019430 	.word	0x10019430
1000f118:	10019420 	.word	0x10019420

1000f11c <samb11_plf_resume_callback>:
	rwip_prevent_sleep_clear(APP_PREVENT_SLEEP);
	return status;
}

void samb11_plf_resume_callback(void)
{
1000f11c:	b510      	push	{r4, lr}
	//spi_flash_turn_off();
	REG_PL_WR(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0,default_samb11_clock_init[0]);
1000f11e:	4b06      	ldr	r3, [pc, #24]	; (1000f138 <samb11_plf_resume_callback+0x1c>)
1000f120:	4a06      	ldr	r2, [pc, #24]	; (1000f13c <samb11_plf_resume_callback+0x20>)
1000f122:	6819      	ldr	r1, [r3, #0]
1000f124:	6011      	str	r1, [r2, #0]
	REG_PL_WR(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1,default_samb11_clock_init[1]);
1000f126:	685a      	ldr	r2, [r3, #4]
1000f128:	4b05      	ldr	r3, [pc, #20]	; (1000f140 <samb11_plf_resume_callback+0x24>)
1000f12a:	601a      	str	r2, [r3, #0]
	if(samb11_app_resume_cb != NULL)
1000f12c:	4b05      	ldr	r3, [pc, #20]	; (1000f144 <samb11_plf_resume_callback+0x28>)
1000f12e:	681b      	ldr	r3, [r3, #0]
1000f130:	2b00      	cmp	r3, #0
1000f132:	d000      	beq.n	1000f136 <samb11_plf_resume_callback+0x1a>
	{
		samb11_app_resume_cb();
1000f134:	4798      	blx	r3
	}
}
1000f136:	bd10      	pop	{r4, pc}
1000f138:	1001a0d0 	.word	0x1001a0d0
1000f13c:	4000b00c 	.word	0x4000b00c
1000f140:	4000b010 	.word	0x4000b010
1000f144:	1001a3ac 	.word	0x1001a3ac

1000f148 <init_port_list>:
port port_list[LPGPIO_MAX];
uint32_t default_samb11_clock_init[2];
void samb11_plf_resume_callback(void);

void init_port_list(void)
{
1000f148:	b570      	push	{r4, r5, r6, lr}
	uint8_t i;
	memset(port_list,0,sizeof(port_list));
1000f14a:	2232      	movs	r2, #50	; 0x32
1000f14c:	2100      	movs	r1, #0
1000f14e:	480d      	ldr	r0, [pc, #52]	; (1000f184 <init_port_list+0x3c>)
1000f150:	4b0d      	ldr	r3, [pc, #52]	; (1000f188 <init_port_list+0x40>)
1000f152:	4798      	blx	r3
1000f154:	2100      	movs	r1, #0
	for(i=0;i<(sizeof(port_list)/sizeof(port_list[0]));i++) {
		port_list[i].bit.gpio_num = i;
1000f156:	480b      	ldr	r0, [pc, #44]	; (1000f184 <init_port_list+0x3c>)
		port_list[i].bit.available = 1;
1000f158:	2501      	movs	r5, #1
		port_list[i].bit.configured = 0;
1000f15a:	2402      	movs	r4, #2
void init_port_list(void)
{
	uint8_t i;
	memset(port_list,0,sizeof(port_list));
	for(i=0;i<(sizeof(port_list)/sizeof(port_list[0]));i++) {
		port_list[i].bit.gpio_num = i;
1000f15c:	004a      	lsls	r2, r1, #1
1000f15e:	5411      	strb	r1, [r2, r0]
		port_list[i].bit.available = 1;
1000f160:	1882      	adds	r2, r0, r2
1000f162:	7853      	ldrb	r3, [r2, #1]
1000f164:	432b      	orrs	r3, r5
		port_list[i].bit.configured = 0;
1000f166:	b2db      	uxtb	r3, r3
1000f168:	43a3      	bics	r3, r4
1000f16a:	7053      	strb	r3, [r2, #1]
1000f16c:	3101      	adds	r1, #1

void init_port_list(void)
{
	uint8_t i;
	memset(port_list,0,sizeof(port_list));
	for(i=0;i<(sizeof(port_list)/sizeof(port_list[0]));i++) {
1000f16e:	2919      	cmp	r1, #25
1000f170:	d1f4      	bne.n	1000f15c <init_port_list+0x14>
		port_list[i].bit.gpio_num = i;
		port_list[i].bit.available = 1;
		port_list[i].bit.configured = 0;
	}
	//Set the GPIO for SWD is not available
	port_list[0].bit.available = 0;
1000f172:	4b04      	ldr	r3, [pc, #16]	; (1000f184 <init_port_list+0x3c>)
1000f174:	785a      	ldrb	r2, [r3, #1]
1000f176:	3918      	subs	r1, #24
1000f178:	438a      	bics	r2, r1
1000f17a:	705a      	strb	r2, [r3, #1]
	port_list[1].bit.available = 0;
1000f17c:	78da      	ldrb	r2, [r3, #3]
1000f17e:	438a      	bics	r2, r1
1000f180:	70da      	strb	r2, [r3, #3]
	//GPIO 14 is used for Coex and controlled by Firmware
	//port_list[14].bit.available = 0;
}
1000f182:	bd70      	pop	{r4, r5, r6, pc}
1000f184:	1001a0ec 	.word	0x1001a0ec
1000f188:	10015225 	.word	0x10015225

1000f18c <init_clock>:

void init_clock(void)
{
	uint32_t regval;
	regval = REG_PL_RD(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0);
1000f18c:	4a06      	ldr	r2, [pc, #24]	; (1000f1a8 <init_clock+0x1c>)
1000f18e:	6811      	ldr	r1, [r2, #0]
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WATCHDOG_1_CLK_EN);
	//disable UART core & interface clocks
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART_CORE_CLK_EN);
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART_IF_CLK_EN);
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART_1_CORE_CLK_EN);
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART_1_IF_CLK_EN);
1000f190:	4b06      	ldr	r3, [pc, #24]	; (1000f1ac <init_clock+0x20>)
1000f192:	400b      	ands	r3, r1
	//disable I2C core 1 clocks
	//regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CORTUS_I2C1_CORE_CLK_EN);		//do not disable I2C because I2C driver in ASF will not enable.
	REG_PL_WR(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0,regval);
1000f194:	6013      	str	r3, [r2, #0]
	default_samb11_clock_init[0] = regval;
1000f196:	4a06      	ldr	r2, [pc, #24]	; (1000f1b0 <init_clock+0x24>)
1000f198:	6013      	str	r3, [r2, #0]
	
	regval = REG_PL_RD(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1);
1000f19a:	4906      	ldr	r1, [pc, #24]	; (1000f1b4 <init_clock+0x28>)
1000f19c:	6808      	ldr	r0, [r1, #0]
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE_4_CLK_EN);
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE_5_CLK_EN);
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE_6_CLK_EN);
	//disable SPI SCK Phase int clock 
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI0_SCK_PHASE_INT_CLK_EN);
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI1_SCK_PHASE_INT_CLK_EN);
1000f19e:	4b06      	ldr	r3, [pc, #24]	; (1000f1b8 <init_clock+0x2c>)
1000f1a0:	4003      	ands	r3, r0
	REG_PL_WR(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1,regval);
1000f1a2:	600b      	str	r3, [r1, #0]
	default_samb11_clock_init[1] = regval;
1000f1a4:	6053      	str	r3, [r2, #4]
	//ARM debugger
	
	//store default values
}
1000f1a6:	4770      	bx	lr
1000f1a8:	4000b00c 	.word	0x4000b00c
1000f1ac:	fffe0fd3 	.word	0xfffe0fd3
1000f1b0:	1001a0d0 	.word	0x1001a0d0
1000f1b4:	4000b010 	.word	0x4000b010
1000f1b8:	ffffe7c0 	.word	0xffffe7c0

1000f1bc <platform_driver_init>:

plf_drv_status platform_driver_init()
{
1000f1bc:	b5f0      	push	{r4, r5, r6, r7, lr}
1000f1be:	4657      	mov	r7, sl
1000f1c0:	464e      	mov	r6, r9
1000f1c2:	4645      	mov	r5, r8
1000f1c4:	b4e0      	push	{r5, r6, r7}
	plf_drv_status status = STATUS_NOT_INITIALIZED;
	if((platform_initialized == 0) || (platform_initialized != 1)) {
1000f1c6:	4b4f      	ldr	r3, [pc, #316]	; (1000f304 <platform_driver_init+0x148>)
1000f1c8:	781b      	ldrb	r3, [r3, #0]
1000f1ca:	2b00      	cmp	r3, #0
1000f1cc:	d004      	beq.n	1000f1d8 <platform_driver_init+0x1c>
1000f1ce:	4b4d      	ldr	r3, [pc, #308]	; (1000f304 <platform_driver_init+0x148>)
1000f1d0:	781b      	ldrb	r3, [r3, #0]
1000f1d2:	2b01      	cmp	r3, #1
1000f1d4:	d100      	bne.n	1000f1d8 <platform_driver_init+0x1c>
1000f1d6:	e08c      	b.n	1000f2f2 <platform_driver_init+0x136>
		init_port_list();
1000f1d8:	4b4b      	ldr	r3, [pc, #300]	; (1000f308 <platform_driver_init+0x14c>)
1000f1da:	4798      	blx	r3
		init_clock();
1000f1dc:	4b4b      	ldr	r3, [pc, #300]	; (1000f30c <platform_driver_init+0x150>)
1000f1de:	4798      	blx	r3
		// Initialize the ble stack message handler to NULL
		ble_stack_message_handler = NULL;
1000f1e0:	2300      	movs	r3, #0
1000f1e2:	4698      	mov	r8, r3
1000f1e4:	4b4a      	ldr	r3, [pc, #296]	; (1000f310 <platform_driver_init+0x154>)
1000f1e6:	4642      	mov	r2, r8
1000f1e8:	601a      	str	r2, [r3, #0]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000f1ea:	4c4a      	ldr	r4, [pc, #296]	; (1000f314 <platform_driver_init+0x158>)
1000f1ec:	2380      	movs	r3, #128	; 0x80
1000f1ee:	2280      	movs	r2, #128	; 0x80
1000f1f0:	0412      	lsls	r2, r2, #16
1000f1f2:	4692      	mov	sl, r2
1000f1f4:	50e2      	str	r2, [r4, r3]
1000f1f6:	2280      	movs	r2, #128	; 0x80
1000f1f8:	0452      	lsls	r2, r2, #17
1000f1fa:	4691      	mov	r9, r2
1000f1fc:	50e2      	str	r2, [r4, r3]
#ifdef CHIPVERSION_B0
		NVIC_DisableIRQ(GPIO0_IRQn);
		NVIC_DisableIRQ(GPIO1_IRQn);
		/* NVIC_DisableIRQ(PORT0_COMB_IRQn); */
		/* NVIC_DisableIRQ(PORT1_COMB_IRQn); */
		platform_register_isr = (uint8_t (*)(uint8_t ,void *))0x000007d7;
1000f1fe:	4d46      	ldr	r5, [pc, #280]	; (1000f318 <platform_driver_init+0x15c>)
1000f200:	4b46      	ldr	r3, [pc, #280]	; (1000f31c <platform_driver_init+0x160>)
1000f202:	602b      	str	r3, [r5, #0]
		platform_unregister_isr = (uint8_t (*)(uint8_t ))0x000007bd;
1000f204:	4b46      	ldr	r3, [pc, #280]	; (1000f320 <platform_driver_init+0x164>)
1000f206:	4a47      	ldr	r2, [pc, #284]	; (1000f324 <platform_driver_init+0x168>)
1000f208:	6013      	str	r3, [r2, #0]
		handle_ext_wakeup_isr = (void (*)(void))0x1bc51;
1000f20a:	4947      	ldr	r1, [pc, #284]	; (1000f328 <platform_driver_init+0x16c>)
1000f20c:	4a47      	ldr	r2, [pc, #284]	; (1000f32c <platform_driver_init+0x170>)
1000f20e:	6011      	str	r1, [r2, #0]
		gapm_get_task_from_id = (ke_task_id_t (*)(ke_msg_id_t))(*((unsigned int *)0x100400bc));
1000f210:	4a47      	ldr	r2, [pc, #284]	; (1000f330 <platform_driver_init+0x174>)
1000f212:	6811      	ldr	r1, [r2, #0]
1000f214:	4a47      	ldr	r2, [pc, #284]	; (1000f334 <platform_driver_init+0x178>)
1000f216:	6011      	str	r1, [r2, #0]
		gapm_get_id_from_task = (ke_task_id_t (*)(ke_msg_id_t))(*((unsigned int *)0x100400b8));
1000f218:	4a47      	ldr	r2, [pc, #284]	; (1000f338 <platform_driver_init+0x17c>)
1000f21a:	6811      	ldr	r1, [r2, #0]
1000f21c:	4a47      	ldr	r2, [pc, #284]	; (1000f33c <platform_driver_init+0x180>)
1000f21e:	6011      	str	r1, [r2, #0]
		rwip_prevent_sleep_set = (void (*)(uint16_t))0x0001b99f;
1000f220:	4947      	ldr	r1, [pc, #284]	; (1000f340 <platform_driver_init+0x184>)
1000f222:	4a48      	ldr	r2, [pc, #288]	; (1000f344 <platform_driver_init+0x188>)
1000f224:	6011      	str	r1, [r2, #0]
		rwip_prevent_sleep_clear = (void (*)(uint16_t))0x0001b9db;
1000f226:	4948      	ldr	r1, [pc, #288]	; (1000f348 <platform_driver_init+0x18c>)
1000f228:	4a48      	ldr	r2, [pc, #288]	; (1000f34c <platform_driver_init+0x190>)
1000f22a:	6011      	str	r1, [r2, #0]
		apps_resume_cb = (uint32_t *)0x1004003c;
1000f22c:	4f48      	ldr	r7, [pc, #288]	; (1000f350 <platform_driver_init+0x194>)
1000f22e:	4a49      	ldr	r2, [pc, #292]	; (1000f354 <platform_driver_init+0x198>)
1000f230:	603a      	str	r2, [r7, #0]
		actualfreq = (uint32_t *)0x10041FC0; /* set to NULL for now as clock calibration is disabled for the time being */  /*(uint32_t *)0x10006bd8;*/
1000f232:	4949      	ldr	r1, [pc, #292]	; (1000f358 <platform_driver_init+0x19c>)
1000f234:	4a49      	ldr	r2, [pc, #292]	; (1000f35c <platform_driver_init+0x1a0>)
1000f236:	6011      	str	r1, [r2, #0]
		updateuartbr_fp = (void (*)())0x10041FC4;
1000f238:	4949      	ldr	r1, [pc, #292]	; (1000f360 <platform_driver_init+0x1a4>)
1000f23a:	4a4a      	ldr	r2, [pc, #296]	; (1000f364 <platform_driver_init+0x1a8>)
1000f23c:	6011      	str	r1, [r2, #0]
		wakeup_source_active_cb = (uint32_t *)0x10041FD4;
1000f23e:	4e4a      	ldr	r6, [pc, #296]	; (1000f368 <platform_driver_init+0x1ac>)
1000f240:	4a4a      	ldr	r2, [pc, #296]	; (1000f36c <platform_driver_init+0x1b0>)
1000f242:	6032      	str	r2, [r6, #0]
		wakeup_event_pending = (uint32_t *)0x10041FD8;
1000f244:	494a      	ldr	r1, [pc, #296]	; (1000f370 <platform_driver_init+0x1b4>)
1000f246:	4a4b      	ldr	r2, [pc, #300]	; (1000f374 <platform_driver_init+0x1b8>)
1000f248:	6011      	str	r1, [r2, #0]
		/* power APIs */
		pwr_enable_arm_wakeup = (void (*)(uint32_t wakeup_domain))0x0001cbe9;
1000f24a:	494b      	ldr	r1, [pc, #300]	; (1000f378 <platform_driver_init+0x1bc>)
1000f24c:	4a4b      	ldr	r2, [pc, #300]	; (1000f37c <platform_driver_init+0x1c0>)
1000f24e:	6011      	str	r1, [r2, #0]
		pwr_disable_arm_wakeup = (void (*)(uint32_t wakeup_domain))0x0001cd8f;
1000f250:	494b      	ldr	r1, [pc, #300]	; (1000f380 <platform_driver_init+0x1c4>)
1000f252:	4a4c      	ldr	r2, [pc, #304]	; (1000f384 <platform_driver_init+0x1c8>)
1000f254:	6011      	str	r1, [r2, #0]
		pwr_arm_wakeup_req = (int (*)(void))0x0001cea3;
1000f256:	494c      	ldr	r1, [pc, #304]	; (1000f388 <platform_driver_init+0x1cc>)
1000f258:	4a4c      	ldr	r2, [pc, #304]	; (1000f38c <platform_driver_init+0x1d0>)
1000f25a:	6011      	str	r1, [r2, #0]
		pwr_wait_BLE_out_of_reset = (int (*)(uint32_t threshold))0x0001cbcf;
1000f25c:	494c      	ldr	r1, [pc, #304]	; (1000f390 <platform_driver_init+0x1d4>)
1000f25e:	4a4d      	ldr	r2, [pc, #308]	; (1000f394 <platform_driver_init+0x1d8>)
1000f260:	6011      	str	r1, [r2, #0]
		NVIC_DisableIRQ(PORT1_ALL_IRQn);
		platform_register_isr = register_isr;
		platform_unregister_isr = unregister_isr;
		handle_ext_wakeup_isr = (void (*)(void))0x14085;
#endif
		platform_unregister_isr(GPIO1_COMBINED_VECTOR_TABLE_INDEX);
1000f262:	2028      	movs	r0, #40	; 0x28
1000f264:	4798      	blx	r3
		platform_register_isr(GPIO1_COMBINED_VECTOR_TABLE_INDEX,(void*)PORT1_COMB_Handler);
1000f266:	494c      	ldr	r1, [pc, #304]	; (1000f398 <platform_driver_init+0x1dc>)
1000f268:	2028      	movs	r0, #40	; 0x28
1000f26a:	682b      	ldr	r3, [r5, #0]
1000f26c:	4798      	blx	r3
		platform_register_isr(GPIO0_COMBINED_VECTOR_TABLE_INDEX,(void*)gpio0_combined_isr_handler);
1000f26e:	682b      	ldr	r3, [r5, #0]
1000f270:	494a      	ldr	r1, [pc, #296]	; (1000f39c <platform_driver_init+0x1e0>)
1000f272:	2027      	movs	r0, #39	; 0x27
1000f274:	4798      	blx	r3
		//gstrFwSem               = (void *)0x100004e4;
		//NMI_MsgQueueRecv = (int (*)(void *, void ** )) 0x00017f67;
		//InternalAppMsgQHandle = (void *)0x10001158;
		//ke_free = (void (*)(void *)) 0x00015e3d;
#elif CHIPVERSION_B0
		ke_msg_send 	= (void (*)(void const *))(*((unsigned int *)0x100400e4));
1000f276:	4b4a      	ldr	r3, [pc, #296]	; (1000f3a0 <platform_driver_init+0x1e4>)
1000f278:	681a      	ldr	r2, [r3, #0]
1000f27a:	4b4a      	ldr	r3, [pc, #296]	; (1000f3a4 <platform_driver_init+0x1e8>)
1000f27c:	601a      	str	r2, [r3, #0]
		ke_msg_alloc 	= (void* (*)(ke_msg_id_t const id, ke_task_id_t const dest_id,
1000f27e:	4a4a      	ldr	r2, [pc, #296]	; (1000f3a8 <platform_driver_init+0x1ec>)
1000f280:	4b4a      	ldr	r3, [pc, #296]	; (1000f3ac <platform_driver_init+0x1f0>)
1000f282:	601a      	str	r2, [r3, #0]
										ke_task_id_t const src_id, uint16_t const param_len) )0x00019fe9;
		os_sem_up 		= (int (*)(void*))0x0001dbdd;
1000f284:	4a4a      	ldr	r2, [pc, #296]	; (1000f3b0 <platform_driver_init+0x1f4>)
1000f286:	4b4b      	ldr	r3, [pc, #300]	; (1000f3b4 <platform_driver_init+0x1f8>)
1000f288:	601a      	str	r2, [r3, #0]
		os_sem_down		= (int (*)(void*))0x0001dc5b;
1000f28a:	4a4b      	ldr	r2, [pc, #300]	; (1000f3b8 <platform_driver_init+0x1fc>)
1000f28c:	4b4b      	ldr	r3, [pc, #300]	; (1000f3bc <platform_driver_init+0x200>)
1000f28e:	601a      	str	r2, [r3, #0]
		gstrFwSem 		= (void*)0x100405ec;
1000f290:	4a4b      	ldr	r2, [pc, #300]	; (1000f3c0 <platform_driver_init+0x204>)
1000f292:	4b4c      	ldr	r3, [pc, #304]	; (1000f3c4 <platform_driver_init+0x208>)
1000f294:	601a      	str	r2, [r3, #0]
		NMI_MsgQueueRecv = (int(*)(void*, void ** ))0x0001d5e3;
1000f296:	4a4c      	ldr	r2, [pc, #304]	; (1000f3c8 <platform_driver_init+0x20c>)
1000f298:	4b4c      	ldr	r3, [pc, #304]	; (1000f3cc <platform_driver_init+0x210>)
1000f29a:	601a      	str	r2, [r3, #0]
		InternalAppMsgQHandle = (void*)0x10040c20;
1000f29c:	4a4c      	ldr	r2, [pc, #304]	; (1000f3d0 <platform_driver_init+0x214>)
1000f29e:	4b4d      	ldr	r3, [pc, #308]	; (1000f3d4 <platform_driver_init+0x218>)
1000f2a0:	601a      	str	r2, [r3, #0]
		ke_free = (void(*)(void*))0x00019f09;
1000f2a2:	4a4d      	ldr	r2, [pc, #308]	; (1000f3d8 <platform_driver_init+0x21c>)
1000f2a4:	4b4d      	ldr	r3, [pc, #308]	; (1000f3dc <platform_driver_init+0x220>)
1000f2a6:	601a      	str	r2, [r3, #0]
#endif
		memset(rx_buffer,0,sizeof(rx_buffer));
1000f2a8:	22a0      	movs	r2, #160	; 0xa0
1000f2aa:	0092      	lsls	r2, r2, #2
1000f2ac:	2100      	movs	r1, #0
1000f2ae:	484c      	ldr	r0, [pc, #304]	; (1000f3e0 <platform_driver_init+0x224>)
1000f2b0:	4b4c      	ldr	r3, [pc, #304]	; (1000f3e4 <platform_driver_init+0x228>)
1000f2b2:	4798      	blx	r3
		plf_event_buff_index = PLF_EVENT_BUFFER_START_INDEX;
1000f2b4:	2280      	movs	r2, #128	; 0x80
1000f2b6:	0092      	lsls	r2, r2, #2
1000f2b8:	4b4b      	ldr	r3, [pc, #300]	; (1000f3e8 <platform_driver_init+0x22c>)
1000f2ba:	801a      	strh	r2, [r3, #0]
		platform_event_init();
1000f2bc:	4b4b      	ldr	r3, [pc, #300]	; (1000f3ec <platform_driver_init+0x230>)
1000f2be:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000f2c0:	4653      	mov	r3, sl
1000f2c2:	6023      	str	r3, [r4, #0]
1000f2c4:	464b      	mov	r3, r9
1000f2c6:	6023      	str	r3, [r4, #0]
		
#ifndef CHIPVERSION_B0		
		// spi_flash clock fix.
		spi_flash_clock_init();
#endif
		samb11_app_resume_cb = NULL;
1000f2c8:	4b49      	ldr	r3, [pc, #292]	; (1000f3f0 <platform_driver_init+0x234>)
1000f2ca:	4642      	mov	r2, r8
1000f2cc:	601a      	str	r2, [r3, #0]
		*apps_resume_cb = (uint32_t)((resume_callback)samb11_plf_resume_callback);
1000f2ce:	683b      	ldr	r3, [r7, #0]
1000f2d0:	4a48      	ldr	r2, [pc, #288]	; (1000f3f4 <platform_driver_init+0x238>)
1000f2d2:	601a      	str	r2, [r3, #0]
		*wakeup_source_active_cb = (uint32_t)((wakeup_source_active_callback)wakeup_active_event_callback);
1000f2d4:	6833      	ldr	r3, [r6, #0]
1000f2d6:	4a48      	ldr	r2, [pc, #288]	; (1000f3f8 <platform_driver_init+0x23c>)
1000f2d8:	601a      	str	r2, [r3, #0]
		wakeup_int_unregister_callback(0);
1000f2da:	2000      	movs	r0, #0
1000f2dc:	4c47      	ldr	r4, [pc, #284]	; (1000f3fc <platform_driver_init+0x240>)
1000f2de:	47a0      	blx	r4
		wakeup_int_unregister_callback(1);
1000f2e0:	2001      	movs	r0, #1
1000f2e2:	47a0      	blx	r4
		wakeup_int_unregister_callback(2);
1000f2e4:	2002      	movs	r0, #2
1000f2e6:	47a0      	blx	r4
		platform_initialized = 1;
1000f2e8:	2201      	movs	r2, #1
1000f2ea:	4b06      	ldr	r3, [pc, #24]	; (1000f304 <platform_driver_init+0x148>)
1000f2ec:	701a      	strb	r2, [r3, #0]
		status = STATUS_SUCCESS;
1000f2ee:	2000      	movs	r0, #0
1000f2f0:	e003      	b.n	1000f2fa <platform_driver_init+0x13e>
	}
	else {
		platform_initialized = 1;
1000f2f2:	2201      	movs	r2, #1
1000f2f4:	4b03      	ldr	r3, [pc, #12]	; (1000f304 <platform_driver_init+0x148>)
1000f2f6:	701a      	strb	r2, [r3, #0]
		status = STATUS_ALREADY_INITIALIZED;
1000f2f8:	2001      	movs	r0, #1
	}
	return status;
}
1000f2fa:	bc1c      	pop	{r2, r3, r4}
1000f2fc:	4690      	mov	r8, r2
1000f2fe:	4699      	mov	r9, r3
1000f300:	46a2      	mov	sl, r4
1000f302:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000f304:	10019428 	.word	0x10019428
1000f308:	1000f149 	.word	0x1000f149
1000f30c:	1000f18d 	.word	0x1000f18d
1000f310:	1001944c 	.word	0x1001944c
1000f314:	e000e100 	.word	0xe000e100
1000f318:	1001a3a0 	.word	0x1001a3a0
1000f31c:	000007d7 	.word	0x000007d7
1000f320:	000007bd 	.word	0x000007bd
1000f324:	1001a0dc 	.word	0x1001a0dc
1000f328:	0001bc51 	.word	0x0001bc51
1000f32c:	1001a3a4 	.word	0x1001a3a4
1000f330:	100400bc 	.word	0x100400bc
1000f334:	1001941c 	.word	0x1001941c
1000f338:	100400b8 	.word	0x100400b8
1000f33c:	10019418 	.word	0x10019418
1000f340:	0001b99f 	.word	0x0001b99f
1000f344:	1001a0d8 	.word	0x1001a0d8
1000f348:	0001b9db 	.word	0x0001b9db
1000f34c:	1001a0e4 	.word	0x1001a0e4
1000f350:	1001a3b4 	.word	0x1001a3b4
1000f354:	1004003c 	.word	0x1004003c
1000f358:	10041fc0 	.word	0x10041fc0
1000f35c:	1001a0e8 	.word	0x1001a0e8
1000f360:	10041fc4 	.word	0x10041fc4
1000f364:	1001a3b0 	.word	0x1001a3b0
1000f368:	1001a3a8 	.word	0x1001a3a8
1000f36c:	10041fd4 	.word	0x10041fd4
1000f370:	10041fd8 	.word	0x10041fd8
1000f374:	1001a0e0 	.word	0x1001a0e0
1000f378:	0001cbe9 	.word	0x0001cbe9
1000f37c:	10019438 	.word	0x10019438
1000f380:	0001cd8f 	.word	0x0001cd8f
1000f384:	1001942c 	.word	0x1001942c
1000f388:	0001cea3 	.word	0x0001cea3
1000f38c:	10019450 	.word	0x10019450
1000f390:	0001cbcf 	.word	0x0001cbcf
1000f394:	10019424 	.word	0x10019424
1000f398:	1000f845 	.word	0x1000f845
1000f39c:	1000f7d9 	.word	0x1000f7d9
1000f3a0:	100400e4 	.word	0x100400e4
1000f3a4:	10019440 	.word	0x10019440
1000f3a8:	00019fe9 	.word	0x00019fe9
1000f3ac:	10019454 	.word	0x10019454
1000f3b0:	0001dbdd 	.word	0x0001dbdd
1000f3b4:	10019420 	.word	0x10019420
1000f3b8:	0001dc5b 	.word	0x0001dc5b
1000f3bc:	10019434 	.word	0x10019434
1000f3c0:	100405ec 	.word	0x100405ec
1000f3c4:	10019430 	.word	0x10019430
1000f3c8:	0001d5e3 	.word	0x0001d5e3
1000f3cc:	1001943c 	.word	0x1001943c
1000f3d0:	10040c20 	.word	0x10040c20
1000f3d4:	10019458 	.word	0x10019458
1000f3d8:	00019f09 	.word	0x00019f09
1000f3dc:	10019414 	.word	0x10019414
1000f3e0:	1001a120 	.word	0x1001a120
1000f3e4:	10015225 	.word	0x10015225
1000f3e8:	1001a3b8 	.word	0x1001a3b8
1000f3ec:	1000f075 	.word	0x1000f075
1000f3f0:	1001a3ac 	.word	0x1001a3ac
1000f3f4:	1000f11d 	.word	0x1000f11d
1000f3f8:	1000f8a1 	.word	0x1000f8a1
1000f3fc:	1000f889 	.word	0x1000f889

1000f400 <platform_register_ble_msg_handler>:


plf_drv_status platform_register_ble_msg_handler(platform_interface_callback fp)
{
	plf_drv_status status;
	if(platform_initialized == 1) {
1000f400:	4b04      	ldr	r3, [pc, #16]	; (1000f414 <platform_register_ble_msg_handler+0x14>)
1000f402:	781a      	ldrb	r2, [r3, #0]
		ble_stack_message_handler = fp;
		status = STATUS_SUCCESS;
	}
	else {
		status = STATUS_NOT_INITIALIZED;
1000f404:	2305      	movs	r3, #5


plf_drv_status platform_register_ble_msg_handler(platform_interface_callback fp)
{
	plf_drv_status status;
	if(platform_initialized == 1) {
1000f406:	2a01      	cmp	r2, #1
1000f408:	d102      	bne.n	1000f410 <platform_register_ble_msg_handler+0x10>
		ble_stack_message_handler = fp;
1000f40a:	4b03      	ldr	r3, [pc, #12]	; (1000f418 <platform_register_ble_msg_handler+0x18>)
1000f40c:	6018      	str	r0, [r3, #0]
		status = STATUS_SUCCESS;
1000f40e:	2300      	movs	r3, #0
	}
	else {
		status = STATUS_NOT_INITIALIZED;
	}
	return status;
}
1000f410:	0018      	movs	r0, r3
1000f412:	4770      	bx	lr
1000f414:	10019428 	.word	0x10019428
1000f418:	1001944c 	.word	0x1001944c

1000f41c <platform_interface_send>:


//Sends a message through RW kernel messaging API
//struct ke_msg * p_msg;
void platform_interface_send(uint8_t* data, uint32_t len)
{
1000f41c:	b570      	push	{r4, r5, r6, lr}
1000f41e:	0004      	movs	r4, r0
	void* params;
	
	#if (CHIPVERSION_B0)
	ke_task_id_t dest_id;
	dest_id = p_msg_hdr->dest_id;
	if(gapm_get_task_from_id != NULL)
1000f420:	4b0e      	ldr	r3, [pc, #56]	; (1000f45c <platform_interface_send+0x40>)
1000f422:	681b      	ldr	r3, [r3, #0]
1000f424:	2b00      	cmp	r3, #0
1000f426:	d002      	beq.n	1000f42e <platform_interface_send+0x12>
		p_msg_hdr->dest_id = gapm_get_task_from_id(dest_id);
1000f428:	8840      	ldrh	r0, [r0, #2]
1000f42a:	4798      	blx	r3
1000f42c:	8060      	strh	r0, [r4, #2]
	#endif	//CHIPVERSION_B0
	// Allocate the kernel message
	params = ke_msg_alloc(p_msg_hdr->id, p_msg_hdr->dest_id, p_msg_hdr->src_id, p_msg_hdr->param_len);
1000f42e:	88e3      	ldrh	r3, [r4, #6]
1000f430:	88a2      	ldrh	r2, [r4, #4]
1000f432:	8861      	ldrh	r1, [r4, #2]
1000f434:	8820      	ldrh	r0, [r4, #0]
1000f436:	4d0a      	ldr	r5, [pc, #40]	; (1000f460 <platform_interface_send+0x44>)
1000f438:	682d      	ldr	r5, [r5, #0]
1000f43a:	47a8      	blx	r5
1000f43c:	0005      	movs	r5, r0
											
	//no params
	if (p_msg_hdr->param_len == 0)
1000f43e:	88e2      	ldrh	r2, [r4, #6]
1000f440:	2a00      	cmp	r2, #0
1000f442:	d102      	bne.n	1000f44a <platform_interface_send+0x2e>
	{
		// Send message directly
		at_ke_msg_send(params);
1000f444:	4b07      	ldr	r3, [pc, #28]	; (1000f464 <platform_interface_send+0x48>)
1000f446:	4798      	blx	r3
1000f448:	e006      	b.n	1000f458 <platform_interface_send+0x3c>
	}
	else
	{
		//copy params
		memcpy(params,&(data[KE_MSG_HDR_LENGTH]),p_msg_hdr->param_len);
1000f44a:	0021      	movs	r1, r4
1000f44c:	3108      	adds	r1, #8
1000f44e:	4b06      	ldr	r3, [pc, #24]	; (1000f468 <platform_interface_send+0x4c>)
1000f450:	4798      	blx	r3
		// Send the kernel message
		at_ke_msg_send(params);
1000f452:	0028      	movs	r0, r5
1000f454:	4b03      	ldr	r3, [pc, #12]	; (1000f464 <platform_interface_send+0x48>)
1000f456:	4798      	blx	r3
	}
}
1000f458:	bd70      	pop	{r4, r5, r6, pc}
1000f45a:	46c0      	nop			; (mov r8, r8)
1000f45c:	1001941c 	.word	0x1001941c
1000f460:	10019454 	.word	0x10019454
1000f464:	1000f0a5 	.word	0x1000f0a5
1000f468:	10015213 	.word	0x10015213

1000f46c <send_plf_int_msg_ind>:

void send_plf_int_msg_ind(uint8_t intr_index, uint8_t callback_id, void *data, uint16_t data_len)
{
1000f46c:	b570      	push	{r4, r5, r6, lr}
1000f46e:	0015      	movs	r5, r2
1000f470:	001c      	movs	r4, r3
	void* params;
//#if (CHIPVERSION_A4)	
	//os_sem_up(gstrFwSem);
//#endif
	// Allocate the kernel message
	params = ke_msg_alloc(PERIPHERAL_INTERRUPT_EVENT, TASK_INTERNAL_APP, BUILD_INTR_SRCID(callback_id,intr_index), data_len);
1000f472:	020a      	lsls	r2, r1, #8
1000f474:	4302      	orrs	r2, r0
1000f476:	4b0a      	ldr	r3, [pc, #40]	; (1000f4a0 <send_plf_int_msg_ind+0x34>)
1000f478:	681e      	ldr	r6, [r3, #0]
1000f47a:	0023      	movs	r3, r4
1000f47c:	2105      	movs	r1, #5
1000f47e:	20a0      	movs	r0, #160	; 0xa0
1000f480:	00c0      	lsls	r0, r0, #3
1000f482:	47b0      	blx	r6
1000f484:	1e06      	subs	r6, r0, #0
											
	//no params
	if(params != NULL) {
1000f486:	d00a      	beq.n	1000f49e <send_plf_int_msg_ind+0x32>
		if((data_len != 0) && (NULL != data))
1000f488:	2c00      	cmp	r4, #0
1000f48a:	d005      	beq.n	1000f498 <send_plf_int_msg_ind+0x2c>
1000f48c:	2d00      	cmp	r5, #0
1000f48e:	d003      	beq.n	1000f498 <send_plf_int_msg_ind+0x2c>
		{
			//copy params
			memcpy(params, data, data_len);
1000f490:	0022      	movs	r2, r4
1000f492:	0029      	movs	r1, r5
1000f494:	4b03      	ldr	r3, [pc, #12]	; (1000f4a4 <send_plf_int_msg_ind+0x38>)
1000f496:	4798      	blx	r3
		}
		// Send the kernel message
		at_ke_msg_send(params);
1000f498:	0030      	movs	r0, r6
1000f49a:	4b03      	ldr	r3, [pc, #12]	; (1000f4a8 <send_plf_int_msg_ind+0x3c>)
1000f49c:	4798      	blx	r3
	}
}
1000f49e:	bd70      	pop	{r4, r5, r6, pc}
1000f4a0:	10019454 	.word	0x10019454
1000f4a4:	10015213 	.word	0x10015213
1000f4a8:	1000f0a5 	.word	0x1000f0a5

1000f4ac <platform_event_wait>:
//Waits on InternalAppMsgQHandle Queue
// This function won't busy wait if nothing on queue but will down the semaphore and go to a blocking state
// The OS then will move control to other higher priority tasks and will only return if these tasks finish processing AND the queue has received 
//a msg
plf_drv_status platform_event_wait(uint32_t timeout)
{
1000f4ac:	b5f0      	push	{r4, r5, r6, r7, lr}
1000f4ae:	465f      	mov	r7, fp
1000f4b0:	4656      	mov	r6, sl
1000f4b2:	464d      	mov	r5, r9
1000f4b4:	4644      	mov	r4, r8
1000f4b6:	b4f0      	push	{r4, r5, r6, r7}
1000f4b8:	b087      	sub	sp, #28
	static struct ke_msg* rcv_msg;
	static struct ke_msghdr	*ke_msg_hdr;
	plf_drv_status status = STATUS_SUCCESS;
	uint8_t bEventTimeoutFlag = 0;
	uint8_t bLoopAgain = 0;
	if(((uint32_t)-1 != timeout) && ((uint32_t)0 < timeout))
1000f4ba:	1e44      	subs	r4, r0, #1
plf_drv_status platform_event_wait(uint32_t timeout)
{
	static struct ke_msg* rcv_msg;
	static struct ke_msghdr	*ke_msg_hdr;
	plf_drv_status status = STATUS_SUCCESS;
	uint8_t bEventTimeoutFlag = 0;
1000f4bc:	2300      	movs	r3, #0
1000f4be:	4699      	mov	r9, r3
	uint8_t bLoopAgain = 0;
	if(((uint32_t)-1 != timeout) && ((uint32_t)0 < timeout))
1000f4c0:	1ce3      	adds	r3, r4, #3
1000f4c2:	d81c      	bhi.n	1000f4fe <platform_event_wait+0x52>
	return num_of_freed;
}

static void platform_start_event_timeout(uint32_t timeout)
{
	uint8_t msg[8+5] = {0};
1000f4c4:	220d      	movs	r2, #13
1000f4c6:	2100      	movs	r1, #0
1000f4c8:	a802      	add	r0, sp, #8
1000f4ca:	4b82      	ldr	r3, [pc, #520]	; (1000f6d4 <platform_event_wait+0x228>)
1000f4cc:	4798      	blx	r3
	uint8_t u16TxLen = 0;

	msg[u16TxLen++] = ((DBG_KE_TIMER_REQ) & 0x00FF );
1000f4ce:	2333      	movs	r3, #51	; 0x33
1000f4d0:	aa02      	add	r2, sp, #8
1000f4d2:	7013      	strb	r3, [r2, #0]
	msg[u16TxLen++] = (((DBG_KE_TIMER_REQ)>>8) & 0x00FF );
1000f4d4:	3b30      	subs	r3, #48	; 0x30
1000f4d6:	7053      	strb	r3, [r2, #1]
	msg[u16TxLen++] = ((TASK_DBG) & 0x00FF );
1000f4d8:	7093      	strb	r3, [r2, #2]
	msg[u16TxLen++] = (((TASK_DBG)>>8) & 0x00FF );	
	msg[u16TxLen++] = ((TASK_INTERNAL_APP) & 0x00FF );
1000f4da:	3302      	adds	r3, #2
1000f4dc:	7113      	strb	r3, [r2, #4]
	msg[u16TxLen++] = (((TASK_INTERNAL_APP)>>8) & 0x00FF );
	msg[u16TxLen++] = ((5) & 0x00FF );
1000f4de:	7193      	strb	r3, [r2, #6]
	msg[u16TxLen++] = (((5)>>8) & 0x00FF );
	
	msg[u16TxLen++] = (uint8_t)((timeout) & 0x00FF );
1000f4e0:	7214      	strb	r4, [r2, #8]
	msg[u16TxLen++] = (uint8_t)(( (timeout) >> 8) & 0x00FF) ;
1000f4e2:	0a23      	lsrs	r3, r4, #8
1000f4e4:	7253      	strb	r3, [r2, #9]
	msg[u16TxLen++] = (uint8_t)(( (timeout) >> 16) & 0x00FF);
1000f4e6:	0c23      	lsrs	r3, r4, #16
1000f4e8:	7293      	strb	r3, [r2, #10]
	msg[u16TxLen++] = (uint8_t)(( (timeout) >> 24) & 0x00FF);
1000f4ea:	0e24      	lsrs	r4, r4, #24
1000f4ec:	72d4      	strb	r4, [r2, #11]
	
	msg[u16TxLen++] = ((1) & 0x00FF );
1000f4ee:	2301      	movs	r3, #1
1000f4f0:	7313      	strb	r3, [r2, #12]
	
	platform_interface_send(msg, u16TxLen);
1000f4f2:	210d      	movs	r1, #13
1000f4f4:	0010      	movs	r0, r2
1000f4f6:	4b78      	ldr	r3, [pc, #480]	; (1000f6d8 <platform_event_wait+0x22c>)
1000f4f8:	4798      	blx	r3
	uint8_t bEventTimeoutFlag = 0;
	uint8_t bLoopAgain = 0;
	if(((uint32_t)-1 != timeout) && ((uint32_t)0 < timeout))
	{			
		platform_start_event_timeout(timeout-1);
		bEventTimeoutFlag = 1;
1000f4fa:	2301      	movs	r3, #1
1000f4fc:	4699      	mov	r9, r3
1000f4fe:	2400      	movs	r4, #0
1000f500:	2500      	movs	r5, #0
	}

	do {
		if(NMI_MsgQueueRecv(InternalAppMsgQHandle, (void**)&rcv_msg) == STATUS_SUCCESS)
1000f502:	4f76      	ldr	r7, [pc, #472]	; (1000f6dc <platform_event_wait+0x230>)
1000f504:	4e76      	ldr	r6, [pc, #472]	; (1000f6e0 <platform_event_wait+0x234>)
1000f506:	4977      	ldr	r1, [pc, #476]	; (1000f6e4 <platform_event_wait+0x238>)
1000f508:	6838      	ldr	r0, [r7, #0]
1000f50a:	6833      	ldr	r3, [r6, #0]
1000f50c:	4798      	blx	r3
1000f50e:	2800      	cmp	r0, #0
1000f510:	d000      	beq.n	1000f514 <platform_event_wait+0x68>
1000f512:	e088      	b.n	1000f626 <platform_event_wait+0x17a>
		{
			uint16_t msg_id = rcv_msg->id;
1000f514:	4b73      	ldr	r3, [pc, #460]	; (1000f6e4 <platform_event_wait+0x238>)
1000f516:	681c      	ldr	r4, [r3, #0]
1000f518:	88a3      	ldrh	r3, [r4, #4]
1000f51a:	469a      	mov	sl, r3
			uint16_t src_id = rcv_msg->src_id;
			uint8_t* data = (uint8_t*)rcv_msg->param;
			uint16_t len = rcv_msg->param_len;
			bLoopAgain = 0;
			
			if((rcv_msg->id != DBG_KE_TIMER_RESP) && (bEventTimeoutFlag))
1000f51c:	23cd      	movs	r3, #205	; 0xcd
1000f51e:	009b      	lsls	r3, r3, #2
1000f520:	459a      	cmp	sl, r3
1000f522:	d100      	bne.n	1000f526 <platform_event_wait+0x7a>
1000f524:	e0c7      	b.n	1000f6b6 <platform_event_wait+0x20a>

	do {
		if(NMI_MsgQueueRecv(InternalAppMsgQHandle, (void**)&rcv_msg) == STATUS_SUCCESS)
		{
			uint16_t msg_id = rcv_msg->id;
			uint16_t src_id = rcv_msg->src_id;
1000f526:	8923      	ldrh	r3, [r4, #8]
1000f528:	469b      	mov	fp, r3
			uint8_t* data = (uint8_t*)rcv_msg->param;
			uint16_t len = rcv_msg->param_len;
1000f52a:	8963      	ldrh	r3, [r4, #10]
1000f52c:	4698      	mov	r8, r3
			bLoopAgain = 0;
			
			if((rcv_msg->id != DBG_KE_TIMER_RESP) && (bEventTimeoutFlag))
1000f52e:	464b      	mov	r3, r9
1000f530:	2b00      	cmp	r3, #0
1000f532:	d011      	beq.n	1000f558 <platform_event_wait+0xac>
	platform_interface_send(msg, u16TxLen);
}

static void platform_stop_event_timeout(void)
{
	uint8_t msg[8+5] = {0};
1000f534:	220d      	movs	r2, #13
1000f536:	2100      	movs	r1, #0
1000f538:	a802      	add	r0, sp, #8
1000f53a:	4b66      	ldr	r3, [pc, #408]	; (1000f6d4 <platform_event_wait+0x228>)
1000f53c:	4798      	blx	r3
	uint8_t u16TxLen = 0;

	msg[u16TxLen++] = ((DBG_KE_TIMER_REQ) & 0x00FF );
1000f53e:	2333      	movs	r3, #51	; 0x33
1000f540:	aa02      	add	r2, sp, #8
1000f542:	7013      	strb	r3, [r2, #0]
	msg[u16TxLen++] = (((DBG_KE_TIMER_REQ)>>8) & 0x00FF );
1000f544:	3b30      	subs	r3, #48	; 0x30
1000f546:	7053      	strb	r3, [r2, #1]
	msg[u16TxLen++] = ((TASK_DBG) & 0x00FF );
1000f548:	7093      	strb	r3, [r2, #2]
	msg[u16TxLen++] = (((TASK_DBG)>>8) & 0x00FF );	
	msg[u16TxLen++] = ((TASK_INTERNAL_APP) & 0x00FF );
1000f54a:	3302      	adds	r3, #2
1000f54c:	7113      	strb	r3, [r2, #4]
	msg[u16TxLen++] = (((TASK_INTERNAL_APP)>>8) & 0x00FF );
	msg[u16TxLen++] = ((5) & 0x00FF );
1000f54e:	7193      	strb	r3, [r2, #6]
	msg[u16TxLen++] = (uint8_t)(( (0) >> 16) & 0x00FF);
	msg[u16TxLen++] = (uint8_t)(( (0) >> 24) & 0x00FF);
	
	msg[u16TxLen++] = ((0) & 0x00FF );
	
	platform_interface_send(msg, u16TxLen);
1000f550:	210d      	movs	r1, #13
1000f552:	0010      	movs	r0, r2
1000f554:	4b60      	ldr	r3, [pc, #384]	; (1000f6d8 <platform_event_wait+0x22c>)
1000f556:	4798      	blx	r3
			{
				//Stop timer if it is still running
				platform_stop_event_timeout();
			}
				
			if(msg_id == PERIPHERAL_INTERRUPT_EVENT)
1000f558:	23a0      	movs	r3, #160	; 0xa0
1000f55a:	00db      	lsls	r3, r3, #3
1000f55c:	459a      	cmp	sl, r3
1000f55e:	d121      	bne.n	1000f5a4 <platform_event_wait+0xf8>
			{
				if(plf_event_buff_index+len > MAX_EVT_BUFF_LEN)
1000f560:	4b61      	ldr	r3, [pc, #388]	; (1000f6e8 <platform_event_wait+0x23c>)
1000f562:	881b      	ldrh	r3, [r3, #0]
1000f564:	4443      	add	r3, r8
1000f566:	22a0      	movs	r2, #160	; 0xa0
1000f568:	0092      	lsls	r2, r2, #2
1000f56a:	4293      	cmp	r3, r2
1000f56c:	dd02      	ble.n	1000f574 <platform_event_wait+0xc8>
					plf_event_buff_index = PLF_EVENT_BUFFER_START_INDEX;
1000f56e:	3a80      	subs	r2, #128	; 0x80
1000f570:	4b5d      	ldr	r3, [pc, #372]	; (1000f6e8 <platform_event_wait+0x23c>)
1000f572:	801a      	strh	r2, [r3, #0]
				memcpy(&rx_buffer[plf_event_buff_index],data,len);
1000f574:	4b5c      	ldr	r3, [pc, #368]	; (1000f6e8 <platform_event_wait+0x23c>)
1000f576:	469a      	mov	sl, r3
1000f578:	881d      	ldrh	r5, [r3, #0]
1000f57a:	4b5c      	ldr	r3, [pc, #368]	; (1000f6ec <platform_event_wait+0x240>)
1000f57c:	18ed      	adds	r5, r5, r3
1000f57e:	0021      	movs	r1, r4
1000f580:	310c      	adds	r1, #12
1000f582:	4642      	mov	r2, r8
1000f584:	0028      	movs	r0, r5
1000f586:	4b5a      	ldr	r3, [pc, #360]	; (1000f6f0 <platform_event_wait+0x244>)
1000f588:	4798      	blx	r3
				platform_event_post(src_id,&rx_buffer[plf_event_buff_index],len);
1000f58a:	4642      	mov	r2, r8
1000f58c:	0029      	movs	r1, r5
1000f58e:	4658      	mov	r0, fp
1000f590:	4b58      	ldr	r3, [pc, #352]	; (1000f6f4 <platform_event_wait+0x248>)
1000f592:	4798      	blx	r3
				plf_event_buff_index += len;
1000f594:	4653      	mov	r3, sl
1000f596:	881b      	ldrh	r3, [r3, #0]
1000f598:	4443      	add	r3, r8
1000f59a:	4652      	mov	r2, sl
1000f59c:	8013      	strh	r3, [r2, #0]
		{
			uint16_t msg_id = rcv_msg->id;
			uint16_t src_id = rcv_msg->src_id;
			uint8_t* data = (uint8_t*)rcv_msg->param;
			uint16_t len = rcv_msg->param_len;
			bLoopAgain = 0;
1000f59e:	2400      	movs	r4, #0
				if(plf_event_buff_index+len > MAX_EVT_BUFF_LEN)
					plf_event_buff_index = PLF_EVENT_BUFFER_START_INDEX;
				memcpy(&rx_buffer[plf_event_buff_index],data,len);
				platform_event_post(src_id,&rx_buffer[plf_event_buff_index],len);
				plf_event_buff_index += len;
				status = STATUS_RECEIVED_PLF_EVENT_MSG;
1000f5a0:	2502      	movs	r5, #2
1000f5a2:	e03a      	b.n	1000f61a <platform_event_wait+0x16e>
			}
			else
			{	
				// BLE stack messages
				if(ble_stack_message_handler) {
1000f5a4:	4b54      	ldr	r3, [pc, #336]	; (1000f6f8 <platform_event_wait+0x24c>)
1000f5a6:	681b      	ldr	r3, [r3, #0]
1000f5a8:	2b00      	cmp	r3, #0
1000f5aa:	d032      	beq.n	1000f612 <platform_event_wait+0x166>
					if(rcv_msg->id == DBG_KE_TIMER_RESP)
1000f5ac:	4b4d      	ldr	r3, [pc, #308]	; (1000f6e4 <platform_event_wait+0x238>)
1000f5ae:	681a      	ldr	r2, [r3, #0]
1000f5b0:	8893      	ldrh	r3, [r2, #4]
1000f5b2:	21cd      	movs	r1, #205	; 0xcd
1000f5b4:	0089      	lsls	r1, r1, #2
1000f5b6:	428b      	cmp	r3, r1
1000f5b8:	d104      	bne.n	1000f5c4 <platform_event_wait+0x118>
					{
						if(bEventTimeoutFlag)
1000f5ba:	464b      	mov	r3, r9
						{
							status = STATUS_TIMEOUT;	
						}
						else
						{
							bLoopAgain = 1;
1000f5bc:	2401      	movs	r4, #1
			{	
				// BLE stack messages
				if(ble_stack_message_handler) {
					if(rcv_msg->id == DBG_KE_TIMER_RESP)
					{
						if(bEventTimeoutFlag)
1000f5be:	2b00      	cmp	r3, #0
1000f5c0:	d02b      	beq.n	1000f61a <platform_event_wait+0x16e>
1000f5c2:	e028      	b.n	1000f616 <platform_event_wait+0x16a>
							bLoopAgain = 1;
						}
					}
					else
					{
						ke_msg_hdr = (struct ke_msghdr *)((void *)(rx_buffer+BLE_EVENT_BUFFER_START_INDEX));
1000f5c4:	4c4d      	ldr	r4, [pc, #308]	; (1000f6fc <platform_event_wait+0x250>)
1000f5c6:	4d49      	ldr	r5, [pc, #292]	; (1000f6ec <platform_event_wait+0x240>)
1000f5c8:	6025      	str	r5, [r4, #0]
						ke_msg_hdr->id = rcv_msg->id;
1000f5ca:	702b      	strb	r3, [r5, #0]
1000f5cc:	0a1b      	lsrs	r3, r3, #8
1000f5ce:	706b      	strb	r3, [r5, #1]
//#if (CHIPVERSION_A3 || CHIPVERSION_A4)
					//ke_msg_hdr->src_id = rcv_msg->src_id;
//#else
					ke_msg_hdr->src_id = gapm_get_id_from_task(rcv_msg->src_id);
1000f5d0:	8910      	ldrh	r0, [r2, #8]
1000f5d2:	4b4b      	ldr	r3, [pc, #300]	; (1000f700 <platform_event_wait+0x254>)
1000f5d4:	681b      	ldr	r3, [r3, #0]
1000f5d6:	4798      	blx	r3
1000f5d8:	7128      	strb	r0, [r5, #4]
1000f5da:	0a00      	lsrs	r0, r0, #8
1000f5dc:	7168      	strb	r0, [r5, #5]
//#endif  /* (CHIPVERSION_A3 || CHIPVERSION_A4) */
						ke_msg_hdr->dest_id = rcv_msg->dest_id;
1000f5de:	6820      	ldr	r0, [r4, #0]
1000f5e0:	4b40      	ldr	r3, [pc, #256]	; (1000f6e4 <platform_event_wait+0x238>)
1000f5e2:	681a      	ldr	r2, [r3, #0]
1000f5e4:	88d2      	ldrh	r2, [r2, #6]
1000f5e6:	8042      	strh	r2, [r0, #2]
						ke_msg_hdr->param_len = rcv_msg->param_len;
1000f5e8:	681d      	ldr	r5, [r3, #0]
1000f5ea:	896b      	ldrh	r3, [r5, #10]
1000f5ec:	80c3      	strh	r3, [r0, #6]
						ke_msg_hdr++;
1000f5ee:	3008      	adds	r0, #8
1000f5f0:	6020      	str	r0, [r4, #0]
						if(rcv_msg->param_len > 0) {
1000f5f2:	896a      	ldrh	r2, [r5, #10]
1000f5f4:	2a00      	cmp	r2, #0
1000f5f6:	d003      	beq.n	1000f600 <platform_event_wait+0x154>
							memcpy((void *)ke_msg_hdr,rcv_msg->param,rcv_msg->param_len);
1000f5f8:	0029      	movs	r1, r5
1000f5fa:	310c      	adds	r1, #12
1000f5fc:	4b3c      	ldr	r3, [pc, #240]	; (1000f6f0 <platform_event_wait+0x244>)
1000f5fe:	4798      	blx	r3
						}
						ble_stack_message_handler(rx_buffer,(rcv_msg->param_len + sizeof(struct ke_msghdr)));
1000f600:	8969      	ldrh	r1, [r5, #10]
1000f602:	3108      	adds	r1, #8
1000f604:	4b3c      	ldr	r3, [pc, #240]	; (1000f6f8 <platform_event_wait+0x24c>)
1000f606:	681b      	ldr	r3, [r3, #0]
1000f608:	4838      	ldr	r0, [pc, #224]	; (1000f6ec <platform_event_wait+0x240>)
1000f60a:	4798      	blx	r3
		{
			uint16_t msg_id = rcv_msg->id;
			uint16_t src_id = rcv_msg->src_id;
			uint8_t* data = (uint8_t*)rcv_msg->param;
			uint16_t len = rcv_msg->param_len;
			bLoopAgain = 0;
1000f60c:	2400      	movs	r4, #0
						ke_msg_hdr++;
						if(rcv_msg->param_len > 0) {
							memcpy((void *)ke_msg_hdr,rcv_msg->param,rcv_msg->param_len);
						}
						ble_stack_message_handler(rx_buffer,(rcv_msg->param_len + sizeof(struct ke_msghdr)));
						status = STATUS_RECEIVED_BLE_MSG;
1000f60e:	2503      	movs	r5, #3
1000f610:	e003      	b.n	1000f61a <platform_event_wait+0x16e>
		{
			uint16_t msg_id = rcv_msg->id;
			uint16_t src_id = rcv_msg->src_id;
			uint8_t* data = (uint8_t*)rcv_msg->param;
			uint16_t len = rcv_msg->param_len;
			bLoopAgain = 0;
1000f612:	2400      	movs	r4, #0
1000f614:	e001      	b.n	1000f61a <platform_event_wait+0x16e>
1000f616:	2400      	movs	r4, #0
				if(ble_stack_message_handler) {
					if(rcv_msg->id == DBG_KE_TIMER_RESP)
					{
						if(bEventTimeoutFlag)
						{
							status = STATUS_TIMEOUT;	
1000f618:	25d0      	movs	r5, #208	; 0xd0
						ble_stack_message_handler(rx_buffer,(rcv_msg->param_len + sizeof(struct ke_msghdr)));
						status = STATUS_RECEIVED_BLE_MSG;
					}
				}
			}
			ke_free(rcv_msg);
1000f61a:	4b32      	ldr	r3, [pc, #200]	; (1000f6e4 <platform_event_wait+0x238>)
1000f61c:	6818      	ldr	r0, [r3, #0]
1000f61e:	4b39      	ldr	r3, [pc, #228]	; (1000f704 <platform_event_wait+0x258>)
1000f620:	681b      	ldr	r3, [r3, #0]
1000f622:	4798      	blx	r3
1000f624:	e000      	b.n	1000f628 <platform_event_wait+0x17c>
		}
		else
		{
			status = STATUS_FAILURE;
1000f626:	2507      	movs	r5, #7
		}
	}while(bLoopAgain);
1000f628:	2c00      	cmp	r4, #0
1000f62a:	d000      	beq.n	1000f62e <platform_event_wait+0x182>
1000f62c:	e76b      	b.n	1000f506 <platform_event_wait+0x5a>
	
	if(bEventTimeoutFlag)
1000f62e:	464b      	mov	r3, r9
1000f630:	2b00      	cmp	r3, #0
1000f632:	d046      	beq.n	1000f6c2 <platform_event_wait+0x216>
	{
		//CleanUp if there is any remaining DBG_KE_TIMER_RESP message in queue
		NMI_MsgQueueDestroyOnKeID(InternalAppMsgQHandle, DBG_KE_TIMER_RESP);
1000f634:	4b29      	ldr	r3, [pc, #164]	; (1000f6dc <platform_event_wait+0x230>)
1000f636:	681e      	ldr	r6, [r3, #0]
#endif 
static int NMI_MsgQueueDestroyOnKeID(NMI_MsgQueueHandle* pHandle, ke_msg_id_t u16KeMsgId)
{
	int num_of_freed=0;
	Message * current , *prev = NULL;
	if((NULL == pHandle) && (NULL == pHandle->pstrMessageList))
1000f638:	2e00      	cmp	r6, #0
1000f63a:	d104      	bne.n	1000f646 <platform_event_wait+0x19a>
1000f63c:	2300      	movs	r3, #0
1000f63e:	6a1c      	ldr	r4, [r3, #32]
1000f640:	2c00      	cmp	r4, #0
1000f642:	d131      	bne.n	1000f6a8 <platform_event_wait+0x1fc>
1000f644:	e03d      	b.n	1000f6c2 <platform_event_wait+0x216>
	{
		return num_of_freed;
	}

	current = pHandle->pstrMessageList;
1000f646:	6a34      	ldr	r4, [r6, #32]
	os_sem_down(&pHandle->strCriticalSection);
1000f648:	2314      	movs	r3, #20
1000f64a:	469c      	mov	ip, r3
1000f64c:	44b4      	add	ip, r6
1000f64e:	4663      	mov	r3, ip
1000f650:	4660      	mov	r0, ip
1000f652:	9300      	str	r3, [sp, #0]
1000f654:	4b2c      	ldr	r3, [pc, #176]	; (1000f708 <platform_event_wait+0x25c>)
1000f656:	681b      	ldr	r3, [r3, #0]
1000f658:	4798      	blx	r3
	while(NULL != current)
1000f65a:	2c00      	cmp	r4, #0
1000f65c:	d01f      	beq.n	1000f69e <platform_event_wait+0x1f2>
			}
			ke_free(rcv_msg);
		}
		else
		{
			status = STATUS_FAILURE;
1000f65e:	2700      	movs	r7, #0

	current = pHandle->pstrMessageList;
	os_sem_down(&pHandle->strCriticalSection);
	while(NULL != current)
	{
		if(u16KeMsgId == ((struct ke_msg*)current->pvBuffer)->id)
1000f660:	23cd      	movs	r3, #205	; 0xcd
1000f662:	009b      	lsls	r3, r3, #2
1000f664:	4698      	mov	r8, r3
		{
			num_of_freed++;
			if(NULL != prev)
			{
				prev->pstrNext = current->pstrNext;
				ke_free(current);
1000f666:	4b27      	ldr	r3, [pc, #156]	; (1000f704 <platform_event_wait+0x258>)
1000f668:	469a      	mov	sl, r3
1000f66a:	0020      	movs	r0, r4

	current = pHandle->pstrMessageList;
	os_sem_down(&pHandle->strCriticalSection);
	while(NULL != current)
	{
		if(u16KeMsgId == ((struct ke_msg*)current->pvBuffer)->id)
1000f66c:	6803      	ldr	r3, [r0, #0]
1000f66e:	889b      	ldrh	r3, [r3, #4]
1000f670:	4543      	cmp	r3, r8
1000f672:	d110      	bne.n	1000f696 <platform_event_wait+0x1ea>
		{
			num_of_freed++;
			if(NULL != prev)
1000f674:	2f00      	cmp	r7, #0
1000f676:	d006      	beq.n	1000f686 <platform_event_wait+0x1da>
			{
				prev->pstrNext = current->pstrNext;
1000f678:	6883      	ldr	r3, [r0, #8]
1000f67a:	60bb      	str	r3, [r7, #8]
				ke_free(current);
1000f67c:	4653      	mov	r3, sl
1000f67e:	681b      	ldr	r3, [r3, #0]
1000f680:	4798      	blx	r3
				current = prev->pstrNext;
1000f682:	68b8      	ldr	r0, [r7, #8]
1000f684:	e009      	b.n	1000f69a <platform_event_wait+0x1ee>
			}
			else
			{
				pHandle->pstrMessageList = current->pstrNext;
1000f686:	6883      	ldr	r3, [r0, #8]
1000f688:	6233      	str	r3, [r6, #32]
				ke_free(current);
1000f68a:	4b1e      	ldr	r3, [pc, #120]	; (1000f704 <platform_event_wait+0x258>)
1000f68c:	681b      	ldr	r3, [r3, #0]
1000f68e:	9301      	str	r3, [sp, #4]
1000f690:	4798      	blx	r3
				current = pHandle->pstrMessageList;
1000f692:	6a30      	ldr	r0, [r6, #32]
1000f694:	e001      	b.n	1000f69a <platform_event_wait+0x1ee>
			}
		}
		else
		{
			prev = current;
			current = current ->pstrNext;
1000f696:	0007      	movs	r7, r0
1000f698:	6880      	ldr	r0, [r0, #8]
		return num_of_freed;
	}

	current = pHandle->pstrMessageList;
	os_sem_down(&pHandle->strCriticalSection);
	while(NULL != current)
1000f69a:	2800      	cmp	r0, #0
1000f69c:	d1e6      	bne.n	1000f66c <platform_event_wait+0x1c0>
		{
			prev = current;
			current = current ->pstrNext;
		}
	}
	os_sem_up(&pHandle->strCriticalSection);
1000f69e:	4b1b      	ldr	r3, [pc, #108]	; (1000f70c <platform_event_wait+0x260>)
1000f6a0:	681b      	ldr	r3, [r3, #0]
1000f6a2:	9800      	ldr	r0, [sp, #0]
1000f6a4:	4798      	blx	r3
	if(bEventTimeoutFlag)
	{
		//CleanUp if there is any remaining DBG_KE_TIMER_RESP message in queue
		NMI_MsgQueueDestroyOnKeID(InternalAppMsgQHandle, DBG_KE_TIMER_RESP);
	}
	return status;
1000f6a6:	e00c      	b.n	1000f6c2 <platform_event_wait+0x216>
	{
		return num_of_freed;
	}

	current = pHandle->pstrMessageList;
	os_sem_down(&pHandle->strCriticalSection);
1000f6a8:	2314      	movs	r3, #20
1000f6aa:	9300      	str	r3, [sp, #0]
1000f6ac:	4b16      	ldr	r3, [pc, #88]	; (1000f708 <platform_event_wait+0x25c>)
1000f6ae:	681b      	ldr	r3, [r3, #0]
1000f6b0:	2014      	movs	r0, #20
1000f6b2:	4798      	blx	r3
1000f6b4:	e7d3      	b.n	1000f65e <platform_event_wait+0x1b2>
				status = STATUS_RECEIVED_PLF_EVENT_MSG;
			}
			else
			{	
				// BLE stack messages
				if(ble_stack_message_handler) {
1000f6b6:	4b10      	ldr	r3, [pc, #64]	; (1000f6f8 <platform_event_wait+0x24c>)
1000f6b8:	681b      	ldr	r3, [r3, #0]
		{
			uint16_t msg_id = rcv_msg->id;
			uint16_t src_id = rcv_msg->src_id;
			uint8_t* data = (uint8_t*)rcv_msg->param;
			uint16_t len = rcv_msg->param_len;
			bLoopAgain = 0;
1000f6ba:	2400      	movs	r4, #0
				status = STATUS_RECEIVED_PLF_EVENT_MSG;
			}
			else
			{	
				// BLE stack messages
				if(ble_stack_message_handler) {
1000f6bc:	2b00      	cmp	r3, #0
1000f6be:	d0ac      	beq.n	1000f61a <platform_event_wait+0x16e>
1000f6c0:	e77b      	b.n	1000f5ba <platform_event_wait+0x10e>
	{
		//CleanUp if there is any remaining DBG_KE_TIMER_RESP message in queue
		NMI_MsgQueueDestroyOnKeID(InternalAppMsgQHandle, DBG_KE_TIMER_RESP);
	}
	return status;
}
1000f6c2:	0028      	movs	r0, r5
1000f6c4:	b007      	add	sp, #28
1000f6c6:	bc3c      	pop	{r2, r3, r4, r5}
1000f6c8:	4690      	mov	r8, r2
1000f6ca:	4699      	mov	r9, r3
1000f6cc:	46a2      	mov	sl, r4
1000f6ce:	46ab      	mov	fp, r5
1000f6d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000f6d2:	46c0      	nop			; (mov r8, r8)
1000f6d4:	10015225 	.word	0x10015225
1000f6d8:	1000f41d 	.word	0x1000f41d
1000f6dc:	10019458 	.word	0x10019458
1000f6e0:	1001943c 	.word	0x1001943c
1000f6e4:	10019444 	.word	0x10019444
1000f6e8:	1001a3b8 	.word	0x1001a3b8
1000f6ec:	1001a120 	.word	0x1001a120
1000f6f0:	10015213 	.word	0x10015213
1000f6f4:	1000f03d 	.word	0x1000f03d
1000f6f8:	1001944c 	.word	0x1001944c
1000f6fc:	10019448 	.word	0x10019448
1000f700:	10019418 	.word	0x10019418
1000f704:	10019414 	.word	0x10019414
1000f708:	10019434 	.word	0x10019434
1000f70c:	10019420 	.word	0x10019420

1000f710 <acquire_sleep_lock>:

plf_drv_status acquire_sleep_lock()
{
1000f710:	b510      	push	{r4, lr}
    //DBG_LOG_DEV("[acquire_sleep_lock]\tDisabling ULP");
	plf_drv_status status = STATUS_RESOURCE_BUSY;
	//uint8_t osc_en = REG_PL_RD(0x4000B1EC)&0x01;
	
	rwip_prevent_sleep_set(APP_PREVENT_SLEEP);
1000f712:	4b03      	ldr	r3, [pc, #12]	; (1000f720 <acquire_sleep_lock+0x10>)
1000f714:	681b      	ldr	r3, [r3, #0]
1000f716:	2080      	movs	r0, #128	; 0x80
1000f718:	0200      	lsls	r0, r0, #8
1000f71a:	4798      	blx	r3
		/*  */
		os_sem_up(gstrFwSem);
	}
#endif	//0
	return status;
}
1000f71c:	2008      	movs	r0, #8
1000f71e:	bd10      	pop	{r4, pc}
1000f720:	1001a0d8 	.word	0x1001a0d8

1000f724 <release_message_lock>:

plf_drv_status release_message_lock()
{
1000f724:	b510      	push	{r4, lr}
	plf_drv_status status = STATUS_SUCCESS;
	rwip_prevent_sleep_clear(MSG_PREVENT_SLEEP);
1000f726:	4b03      	ldr	r3, [pc, #12]	; (1000f734 <release_message_lock+0x10>)
1000f728:	681b      	ldr	r3, [r3, #0]
1000f72a:	2080      	movs	r0, #128	; 0x80
1000f72c:	01c0      	lsls	r0, r0, #7
1000f72e:	4798      	blx	r3
	return status;
}
1000f730:	2000      	movs	r0, #0
1000f732:	bd10      	pop	{r4, pc}
1000f734:	1001a0e4 	.word	0x1001a0e4

1000f738 <release_sleep_lock>:

plf_drv_status release_sleep_lock()
{
1000f738:	b510      	push	{r4, lr}
    //DBG_LOG_DEV("[release_sleep_lock]\tEnabling ULP");
	plf_drv_status status = STATUS_SUCCESS;
	rwip_prevent_sleep_clear(MSG_PREVENT_SLEEP);
1000f73a:	4c05      	ldr	r4, [pc, #20]	; (1000f750 <release_sleep_lock+0x18>)
1000f73c:	2080      	movs	r0, #128	; 0x80
1000f73e:	01c0      	lsls	r0, r0, #7
1000f740:	6823      	ldr	r3, [r4, #0]
1000f742:	4798      	blx	r3
	rwip_prevent_sleep_clear(APP_PREVENT_SLEEP);
1000f744:	6823      	ldr	r3, [r4, #0]
1000f746:	2080      	movs	r0, #128	; 0x80
1000f748:	0200      	lsls	r0, r0, #8
1000f74a:	4798      	blx	r3
	return status;
}
1000f74c:	2000      	movs	r0, #0
1000f74e:	bd10      	pop	{r4, pc}
1000f750:	1001a0e4 	.word	0x1001a0e4

1000f754 <register_resume_callback>:
}

plf_drv_status register_resume_callback(resume_callback cb)
{
	plf_drv_status status = STATUS_SUCCESS;
	if(cb == NULL)
1000f754:	2800      	cmp	r0, #0
1000f756:	d003      	beq.n	1000f760 <register_resume_callback+0xc>
	{
		status = STATUS_INVALID_ARGUMENT;
	}
	else 
	{
		samb11_app_resume_cb = cb;
1000f758:	4b02      	ldr	r3, [pc, #8]	; (1000f764 <register_resume_callback+0x10>)
1000f75a:	6018      	str	r0, [r3, #0]
	}
}

plf_drv_status register_resume_callback(resume_callback cb)
{
	plf_drv_status status = STATUS_SUCCESS;
1000f75c:	2000      	movs	r0, #0
1000f75e:	e000      	b.n	1000f762 <register_resume_callback+0xe>
	if(cb == NULL)
	{
		status = STATUS_INVALID_ARGUMENT;
1000f760:	2009      	movs	r0, #9
	{
		samb11_app_resume_cb = cb;
		//*apps_resume_cb = (uint32_t)cb;
	}
	return status;
}
1000f762:	4770      	bx	lr
1000f764:	1001a3ac 	.word	0x1001a3ac

1000f768 <gpio1_combined_isr_handler>:

enum port_status_code wakeup_int_unregister_callback(enum port_wakeup_source wakeup_source);
void wakeup_active_event_callback(uint32_t wakeup_source);

void gpio1_combined_isr_handler(void)
{
1000f768:	b530      	push	{r4, r5, lr}
	uint8_t index = 0;
	/* portint_callback_t callback; */
	uint8_t port_gpio1 = LPGPIO_16;
	uint32_t intstatus = GPIO1->INTSTATUSCLEAR.reg; /* jeffy */
1000f76a:	4a18      	ldr	r2, [pc, #96]	; (1000f7cc <gpio1_combined_isr_handler+0x64>)
1000f76c:	8f13      	ldrh	r3, [r2, #56]	; 0x38
1000f76e:	b29b      	uxth	r3, r3
	GPIO1->INTTYPESET.reg |= (1 << 15); /* jeffy */
1000f770:	8d10      	ldrh	r0, [r2, #40]	; 0x28
1000f772:	2180      	movs	r1, #128	; 0x80
1000f774:	0209      	lsls	r1, r1, #8
1000f776:	4301      	orrs	r1, r0
1000f778:	8511      	strh	r1, [r2, #40]	; 0x28
			/* CMSDK_GPIO1->INTCLEAR = (1 << index); */
			/* /REG_GPIO1_INTSTATUSCLEAR = (1 << index); */
			GPIO1->INTSTATUSCLEAR.reg = (1 << index); /* / jeffy */
		} else {
			/* CMSDK_GPIO1->INTCLEAR = CMSDK_GPIO1->INTSTATUS; */
			GPIO1->INTSTATUSCLEAR.reg |= (1 << 15); /* jeffy */
1000f77a:	0010      	movs	r0, r2
1000f77c:	4d14      	ldr	r5, [pc, #80]	; (1000f7d0 <gpio1_combined_isr_handler+0x68>)
			/* callback = port_int_callback[index+LPGPIO_16]; */
			/* callback(); */
			/* } */
			/* CMSDK_GPIO1->INTCLEAR = (1 << index); */
			/* /REG_GPIO1_INTSTATUSCLEAR = (1 << index); */
			GPIO1->INTSTATUSCLEAR.reg = (1 << index); /* / jeffy */
1000f77e:	2401      	movs	r4, #1
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
		#else
		intstatus &= 0x1F;
		#endif
		index = 0;
1000f780:	2200      	movs	r2, #0
	uint32_t intstatus = GPIO1->INTSTATUSCLEAR.reg; /* jeffy */
	GPIO1->INTTYPESET.reg |= (1 << 15); /* jeffy */

	do {
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
1000f782:	05db      	lsls	r3, r3, #23
1000f784:	0ddb      	lsrs	r3, r3, #23
		#else
		intstatus &= 0x1F;
		#endif
		index = 0;
		if (intstatus != 0) {
1000f786:	d011      	beq.n	1000f7ac <gpio1_combined_isr_handler+0x44>
			port_gpio1 = (intstatus & ~(intstatus - 1));
1000f788:	b2db      	uxtb	r3, r3
1000f78a:	4259      	negs	r1, r3
1000f78c:	400b      	ands	r3, r1
			while (!(port_gpio1 == 1)) {
1000f78e:	2b01      	cmp	r3, #1
1000f790:	d006      	beq.n	1000f7a0 <gpio1_combined_isr_handler+0x38>
1000f792:	0011      	movs	r1, r2
				port_gpio1 = port_gpio1 >> 1;
1000f794:	085b      	lsrs	r3, r3, #1
				index++;
1000f796:	3101      	adds	r1, #1
1000f798:	b2c9      	uxtb	r1, r1
		intstatus &= 0x1F;
		#endif
		index = 0;
		if (intstatus != 0) {
			port_gpio1 = (intstatus & ~(intstatus - 1));
			while (!(port_gpio1 == 1)) {
1000f79a:	2b01      	cmp	r3, #1
1000f79c:	d1fa      	bne.n	1000f794 <gpio1_combined_isr_handler+0x2c>
1000f79e:	e000      	b.n	1000f7a2 <gpio1_combined_isr_handler+0x3a>
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
		#else
		intstatus &= 0x1F;
		#endif
		index = 0;
1000f7a0:	0011      	movs	r1, r2
			/* callback = port_int_callback[index+LPGPIO_16]; */
			/* callback(); */
			/* } */
			/* CMSDK_GPIO1->INTCLEAR = (1 << index); */
			/* /REG_GPIO1_INTSTATUSCLEAR = (1 << index); */
			GPIO1->INTSTATUSCLEAR.reg = (1 << index); /* / jeffy */
1000f7a2:	0023      	movs	r3, r4
1000f7a4:	408b      	lsls	r3, r1
1000f7a6:	b29b      	uxth	r3, r3
1000f7a8:	8703      	strh	r3, [r0, #56]	; 0x38
1000f7aa:	e003      	b.n	1000f7b4 <gpio1_combined_isr_handler+0x4c>
		} else {
			/* CMSDK_GPIO1->INTCLEAR = CMSDK_GPIO1->INTSTATUS; */
			GPIO1->INTSTATUSCLEAR.reg |= (1 << 15); /* jeffy */
1000f7ac:	8f03      	ldrh	r3, [r0, #56]	; 0x38
1000f7ae:	432b      	orrs	r3, r5
1000f7b0:	b29b      	uxth	r3, r3
1000f7b2:	8703      	strh	r3, [r0, #56]	; 0x38
			/* REG_GPIO1_INTSTATUSCLEAR = REG_GPIO1_INTENSET; */
		}

		intstatus = GPIO1->INTSTATUSCLEAR.reg;
1000f7b4:	8f03      	ldrh	r3, [r0, #56]	; 0x38
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
1000f7b6:	05db      	lsls	r3, r3, #23
1000f7b8:	0ddb      	lsrs	r3, r3, #23
		#else
		intstatus &= 0x1F;
		#endif
	} while (intstatus != 0);
1000f7ba:	d1e2      	bne.n	1000f782 <gpio1_combined_isr_handler+0x1a>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
1000f7bc:	2180      	movs	r1, #128	; 0x80
1000f7be:	0049      	lsls	r1, r1, #1
1000f7c0:	3381      	adds	r3, #129	; 0x81
1000f7c2:	33ff      	adds	r3, #255	; 0xff
1000f7c4:	4a03      	ldr	r2, [pc, #12]	; (1000f7d4 <gpio1_combined_isr_handler+0x6c>)
1000f7c6:	50d1      	str	r1, [r2, r3]

	NVIC_ClearPendingIRQ(8);
}
1000f7c8:	bd30      	pop	{r4, r5, pc}
1000f7ca:	46c0      	nop			; (mov r8, r8)
1000f7cc:	40011000 	.word	0x40011000
1000f7d0:	ffff8000 	.word	0xffff8000
1000f7d4:	e000e100 	.word	0xe000e100

1000f7d8 <gpio0_combined_isr_handler>:

void gpio0_combined_isr_handler(void)
{
1000f7d8:	b530      	push	{r4, r5, lr}
	uint8_t index = 0;
	/* portint_callback_t callback; */
	uint8_t port_gpio0 = LPGPIO_0;
	uint32_t intstatus = GPIO0->INTSTATUSCLEAR.reg; /* jeffy */
1000f7da:	4a17      	ldr	r2, [pc, #92]	; (1000f838 <gpio0_combined_isr_handler+0x60>)
1000f7dc:	8f13      	ldrh	r3, [r2, #56]	; 0x38
1000f7de:	b29b      	uxth	r3, r3
	GPIO0->INTTYPESET.reg |= (1 << 15); /* jeffy */
1000f7e0:	8d10      	ldrh	r0, [r2, #40]	; 0x28
1000f7e2:	2180      	movs	r1, #128	; 0x80
1000f7e4:	0209      	lsls	r1, r1, #8
1000f7e6:	4301      	orrs	r1, r0
1000f7e8:	8511      	strh	r1, [r2, #40]	; 0x28
			/* CMSDK_GPIO1->INTCLEAR = (1 << index); */
			/* /REG_GPIO1_INTSTATUSCLEAR = (1 << index); */
			GPIO0->INTSTATUSCLEAR.reg = (1 << index); /* / jeffy */
		} else {
			/* CMSDK_GPIO1->INTCLEAR = CMSDK_GPIO1->INTSTATUS; */
			GPIO0->INTSTATUSCLEAR.reg |= (1 << 15); /* jeffy */
1000f7ea:	0010      	movs	r0, r2
1000f7ec:	4d13      	ldr	r5, [pc, #76]	; (1000f83c <gpio0_combined_isr_handler+0x64>)
			/* callback = port_int_callback[index+LPGPIO_16]; */
			/* callback(); */
			/* } */
			/* CMSDK_GPIO1->INTCLEAR = (1 << index); */
			/* /REG_GPIO1_INTSTATUSCLEAR = (1 << index); */
			GPIO0->INTSTATUSCLEAR.reg = (1 << index); /* / jeffy */
1000f7ee:	2401      	movs	r4, #1
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
		#else
		intstatus &= 0x1F;
		#endif
		index = 0;
1000f7f0:	2200      	movs	r2, #0
	uint32_t intstatus = GPIO0->INTSTATUSCLEAR.reg; /* jeffy */
	GPIO0->INTTYPESET.reg |= (1 << 15); /* jeffy */

	do {
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
1000f7f2:	05db      	lsls	r3, r3, #23
1000f7f4:	0ddb      	lsrs	r3, r3, #23
		#else
		intstatus &= 0x1F;
		#endif
		index = 0;
		if (intstatus != 0) {
1000f7f6:	d011      	beq.n	1000f81c <gpio0_combined_isr_handler+0x44>
			port_gpio0 = (intstatus & ~(intstatus - 1));
1000f7f8:	b2db      	uxtb	r3, r3
1000f7fa:	4259      	negs	r1, r3
1000f7fc:	400b      	ands	r3, r1
			while (!(port_gpio0 == 1)) {
1000f7fe:	2b01      	cmp	r3, #1
1000f800:	d006      	beq.n	1000f810 <gpio0_combined_isr_handler+0x38>
1000f802:	0011      	movs	r1, r2
				port_gpio0 = port_gpio0 >> 1;
1000f804:	085b      	lsrs	r3, r3, #1
				index++;
1000f806:	3101      	adds	r1, #1
1000f808:	b2c9      	uxtb	r1, r1
		intstatus &= 0x1F;
		#endif
		index = 0;
		if (intstatus != 0) {
			port_gpio0 = (intstatus & ~(intstatus - 1));
			while (!(port_gpio0 == 1)) {
1000f80a:	2b01      	cmp	r3, #1
1000f80c:	d1fa      	bne.n	1000f804 <gpio0_combined_isr_handler+0x2c>
1000f80e:	e000      	b.n	1000f812 <gpio0_combined_isr_handler+0x3a>
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
		#else
		intstatus &= 0x1F;
		#endif
		index = 0;
1000f810:	0011      	movs	r1, r2
			/* callback = port_int_callback[index+LPGPIO_16]; */
			/* callback(); */
			/* } */
			/* CMSDK_GPIO1->INTCLEAR = (1 << index); */
			/* /REG_GPIO1_INTSTATUSCLEAR = (1 << index); */
			GPIO0->INTSTATUSCLEAR.reg = (1 << index); /* / jeffy */
1000f812:	0023      	movs	r3, r4
1000f814:	408b      	lsls	r3, r1
1000f816:	b29b      	uxth	r3, r3
1000f818:	8703      	strh	r3, [r0, #56]	; 0x38
1000f81a:	e003      	b.n	1000f824 <gpio0_combined_isr_handler+0x4c>
		} else {
			/* CMSDK_GPIO1->INTCLEAR = CMSDK_GPIO1->INTSTATUS; */
			GPIO0->INTSTATUSCLEAR.reg |= (1 << 15); /* jeffy */
1000f81c:	8f03      	ldrh	r3, [r0, #56]	; 0x38
1000f81e:	432b      	orrs	r3, r5
1000f820:	b29b      	uxth	r3, r3
1000f822:	8703      	strh	r3, [r0, #56]	; 0x38
			/* REG_GPIO1_INTSTATUSCLEAR = REG_GPIO1_INTENSET; */
		}

		intstatus = GPIO0->INTSTATUSCLEAR.reg;
1000f824:	8f03      	ldrh	r3, [r0, #56]	; 0x38
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
1000f826:	05db      	lsls	r3, r3, #23
1000f828:	0ddb      	lsrs	r3, r3, #23
		#else
		intstatus &= 0x1F;
		#endif
	} while (intstatus != 0);
1000f82a:	d1e2      	bne.n	1000f7f2 <gpio0_combined_isr_handler+0x1a>
1000f82c:	2180      	movs	r1, #128	; 0x80
1000f82e:	3381      	adds	r3, #129	; 0x81
1000f830:	33ff      	adds	r3, #255	; 0xff
1000f832:	4a03      	ldr	r2, [pc, #12]	; (1000f840 <gpio0_combined_isr_handler+0x68>)
1000f834:	50d1      	str	r1, [r2, r3]

	NVIC_ClearPendingIRQ(7);
}
1000f836:	bd30      	pop	{r4, r5, pc}
1000f838:	40010000 	.word	0x40010000
1000f83c:	ffff8000 	.word	0xffff8000
1000f840:	e000e100 	.word	0xe000e100

1000f844 <PORT1_COMB_Handler>:

#ifdef CHIPVERSION_B0
void PORT1_COMB_Handler(void)
{
1000f844:	b510      	push	{r4, lr}
	/* if(CMSDK_GPIO1->INTSTATUS & ((1<<15) | (1<<14) | (1<<13))) { */
	if (GPIO1->INTSTATUSCLEAR.reg & ((1 << 15) | (1 << 14) | (1 << 13))) {
1000f846:	4b0c      	ldr	r3, [pc, #48]	; (1000f878 <PORT1_COMB_Handler+0x34>)
1000f848:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
1000f84a:	0b5b      	lsrs	r3, r3, #13
1000f84c:	d010      	beq.n	1000f870 <PORT1_COMB_Handler+0x2c>
		handle_ext_wakeup_isr();
1000f84e:	4b0b      	ldr	r3, [pc, #44]	; (1000f87c <PORT1_COMB_Handler+0x38>)
1000f850:	681b      	ldr	r3, [r3, #0]
1000f852:	4798      	blx	r3

		/* clear specific int pin status that caused the Interrupt */
		/* CMSDK_GPIO1->INTCLEAR |= CMSDK_GPIO1->INTSTATUS & ((1<<15) | (1<<14) | (1<<13)); */
		GPIO1->INTSTATUSCLEAR.reg |= GPIO1->INTSTATUSCLEAR.reg & ((1 << 15) | (1 << 14) | (1 << 13));
1000f854:	4a08      	ldr	r2, [pc, #32]	; (1000f878 <PORT1_COMB_Handler+0x34>)
1000f856:	8f13      	ldrh	r3, [r2, #56]	; 0x38
1000f858:	8f11      	ldrh	r1, [r2, #56]	; 0x38
1000f85a:	0b5b      	lsrs	r3, r3, #13
1000f85c:	035b      	lsls	r3, r3, #13
1000f85e:	430b      	orrs	r3, r1
1000f860:	8713      	strh	r3, [r2, #56]	; 0x38
1000f862:	2180      	movs	r1, #128	; 0x80
1000f864:	0049      	lsls	r1, r1, #1
1000f866:	23c0      	movs	r3, #192	; 0xc0
1000f868:	005b      	lsls	r3, r3, #1
1000f86a:	4a05      	ldr	r2, [pc, #20]	; (1000f880 <PORT1_COMB_Handler+0x3c>)
1000f86c:	50d1      	str	r1, [r2, r3]
1000f86e:	e001      	b.n	1000f874 <PORT1_COMB_Handler+0x30>
		/* NVIC_ClearPendingIRQ(PORT1_COMB_IRQn); */
		NVIC_ClearPendingIRQ(8);
	} else {
		gpio1_combined_isr_handler();
1000f870:	4b04      	ldr	r3, [pc, #16]	; (1000f884 <PORT1_COMB_Handler+0x40>)
1000f872:	4798      	blx	r3
	}
}
1000f874:	bd10      	pop	{r4, pc}
1000f876:	46c0      	nop			; (mov r8, r8)
1000f878:	40011000 	.word	0x40011000
1000f87c:	1001a3a4 	.word	0x1001a3a4
1000f880:	e000e100 	.word	0xe000e100
1000f884:	1000f769 	.word	0x1000f769

1000f888 <wakeup_int_unregister_callback>:
	{
		wakeup_source_callback[wakeup_source] = 0;
	}
	else 
	{
		status = PORT_STATUS_ERR_INVALID_ARG;
1000f888:	2303      	movs	r3, #3
#endif  /* CHIPVERSION_B0 */

enum port_status_code wakeup_int_unregister_callback(enum port_wakeup_source wakeup_source)
{
	enum port_status_code status = PORT_STATUS_OK;
	if(	(wakeup_source == PORT_WAKEUP_SOURCE_AON_GPIO_0) || 
1000f88a:	2802      	cmp	r0, #2
1000f88c:	d804      	bhi.n	1000f898 <wakeup_int_unregister_callback+0x10>
		(wakeup_source == PORT_WAKEUP_SOURCE_AON_GPIO_1) || 
		(wakeup_source == PORT_WAKEUP_SOURCE_AON_GPIO_2) ) 
	{
		wakeup_source_callback[wakeup_source] = 0;
1000f88e:	0080      	lsls	r0, r0, #2
1000f890:	2200      	movs	r2, #0
1000f892:	4b02      	ldr	r3, [pc, #8]	; (1000f89c <wakeup_int_unregister_callback+0x14>)
1000f894:	50c2      	str	r2, [r0, r3]

#endif  /* CHIPVERSION_B0 */

enum port_status_code wakeup_int_unregister_callback(enum port_wakeup_source wakeup_source)
{
	enum port_status_code status = PORT_STATUS_OK;
1000f896:	2300      	movs	r3, #0
	else 
	{
		status = PORT_STATUS_ERR_INVALID_ARG;
	}
	return status;
}
1000f898:	0018      	movs	r0, r3
1000f89a:	4770      	bx	lr
1000f89c:	1001a3bc 	.word	0x1001a3bc

1000f8a0 <wakeup_active_event_callback>:

void wakeup_active_event_callback(uint32_t wakeup_source)
{
1000f8a0:	b510      	push	{r4, lr}
1000f8a2:	0004      	movs	r4, r0
	portint_callback_t callback;
	uint32_t *pu32WakeSource = (uint32_t *)wakeup_source;
	if((*pu32WakeSource & 0xFF) == 1)
1000f8a4:	7803      	ldrb	r3, [r0, #0]
1000f8a6:	2b01      	cmp	r3, #1
1000f8a8:	d108      	bne.n	1000f8bc <wakeup_active_event_callback+0x1c>
	{
		if(wakeup_source_callback[0] != NULL) {
1000f8aa:	4b11      	ldr	r3, [pc, #68]	; (1000f8f0 <wakeup_active_event_callback+0x50>)
1000f8ac:	681b      	ldr	r3, [r3, #0]
1000f8ae:	2b00      	cmp	r3, #0
1000f8b0:	d000      	beq.n	1000f8b4 <wakeup_active_event_callback+0x14>
			callback = wakeup_source_callback[0];
			callback();
1000f8b2:	4798      	blx	r3
		}
		*pu32WakeSource &= ~(0xFF);
1000f8b4:	23ff      	movs	r3, #255	; 0xff
1000f8b6:	6822      	ldr	r2, [r4, #0]
1000f8b8:	439a      	bics	r2, r3
1000f8ba:	6022      	str	r2, [r4, #0]
	}
	if(((*pu32WakeSource >> 8) & 0xFF) == 1)
1000f8bc:	7863      	ldrb	r3, [r4, #1]
1000f8be:	2b01      	cmp	r3, #1
1000f8c0:	d108      	bne.n	1000f8d4 <wakeup_active_event_callback+0x34>
	{
		if(wakeup_source_callback[1] != NULL) {
1000f8c2:	4b0b      	ldr	r3, [pc, #44]	; (1000f8f0 <wakeup_active_event_callback+0x50>)
1000f8c4:	685b      	ldr	r3, [r3, #4]
1000f8c6:	2b00      	cmp	r3, #0
1000f8c8:	d000      	beq.n	1000f8cc <wakeup_active_event_callback+0x2c>
			callback = wakeup_source_callback[1];
			callback();
1000f8ca:	4798      	blx	r3
		}
		*pu32WakeSource &= ~(0xFF << 8);
1000f8cc:	4b09      	ldr	r3, [pc, #36]	; (1000f8f4 <wakeup_active_event_callback+0x54>)
1000f8ce:	6822      	ldr	r2, [r4, #0]
1000f8d0:	4013      	ands	r3, r2
1000f8d2:	6023      	str	r3, [r4, #0]
	}
	if(((*pu32WakeSource >> 16) & 0xFF) == 1)
1000f8d4:	78a3      	ldrb	r3, [r4, #2]
1000f8d6:	2b01      	cmp	r3, #1
1000f8d8:	d108      	bne.n	1000f8ec <wakeup_active_event_callback+0x4c>
	{
		if(wakeup_source_callback[2] != NULL) {
1000f8da:	4b05      	ldr	r3, [pc, #20]	; (1000f8f0 <wakeup_active_event_callback+0x50>)
1000f8dc:	689b      	ldr	r3, [r3, #8]
1000f8de:	2b00      	cmp	r3, #0
1000f8e0:	d000      	beq.n	1000f8e4 <wakeup_active_event_callback+0x44>
			callback = wakeup_source_callback[2];
			callback();
1000f8e2:	4798      	blx	r3
		}
		*pu32WakeSource &= ~(0xFF << 16);
1000f8e4:	4b04      	ldr	r3, [pc, #16]	; (1000f8f8 <wakeup_active_event_callback+0x58>)
1000f8e6:	6822      	ldr	r2, [r4, #0]
1000f8e8:	4013      	ands	r3, r2
1000f8ea:	6023      	str	r3, [r4, #0]
	}
}
1000f8ec:	bd10      	pop	{r4, pc}
1000f8ee:	46c0      	nop			; (mov r8, r8)
1000f8f0:	1001a3bc 	.word	0x1001a3bc
1000f8f4:	ffff00ff 	.word	0xffff00ff
1000f8f8:	ff00ffff 	.word	0xff00ffff

1000f8fc <resume_cb>:
	sms_pressure_init_variables();
}


static void resume_cb(void)
{
1000f8fc:	b510      	push	{r4, lr}
	init_port_list(); // re-initialize all ports
1000f8fe:	4b09      	ldr	r3, [pc, #36]	; (1000f924 <resume_cb+0x28>)
1000f900:	4798      	blx	r3
	serial_console_init(); // GPIO (UART) for the console
1000f902:	4b09      	ldr	r3, [pc, #36]	; (1000f928 <resume_cb+0x2c>)
1000f904:	4798      	blx	r3
	sms_dualtimer_init();
1000f906:	4b09      	ldr	r3, [pc, #36]	; (1000f92c <resume_cb+0x30>)
1000f908:	4798      	blx	r3
	delay_init();
1000f90a:	4b09      	ldr	r3, [pc, #36]	; (1000f930 <resume_cb+0x34>)
1000f90c:	4798      	blx	r3
	sms_button_gpio_init(); // GPIO (AO_0 & AO_1) for the buttons
1000f90e:	4b09      	ldr	r3, [pc, #36]	; (1000f934 <resume_cb+0x38>)
1000f910:	4798      	blx	r3
	sms_led_gpio_init();
1000f912:	4b09      	ldr	r3, [pc, #36]	; (1000f938 <resume_cb+0x3c>)
1000f914:	4798      	blx	r3
	sms_spi_master_configure();
1000f916:	4b09      	ldr	r3, [pc, #36]	; (1000f93c <resume_cb+0x40>)
1000f918:	4798      	blx	r3
	sms_i2c_master_configure();
1000f91a:	4b09      	ldr	r3, [pc, #36]	; (1000f940 <resume_cb+0x44>)
1000f91c:	4798      	blx	r3
	//sms_mpu_configure_gpio();
	sms_monitor_configure_gpio();
1000f91e:	4b09      	ldr	r3, [pc, #36]	; (1000f944 <resume_cb+0x48>)
1000f920:	4798      	blx	r3
	//gpio_pin_set_output_level(SMS_PRESSURE_VCC_PIN, true);
}
1000f922:	bd10      	pop	{r4, pc}
1000f924:	1000f149 	.word	0x1000f149
1000f928:	1000eeb1 	.word	0x1000eeb1
1000f92c:	1000b9dd 	.word	0x1000b9dd
1000f930:	100080e9 	.word	0x100080e9
1000f934:	1000abd1 	.word	0x1000abd1
1000f938:	1000b30d 	.word	0x1000b30d
1000f93c:	1000b88d 	.word	0x1000b88d
1000f940:	1000af5d 	.word	0x1000af5d
1000f944:	1000aebd 	.word	0x1000aebd

1000f948 <sms_init_variables>:
*/
/*- Includes ---------------------------------------------------------------*/
#include "sms_peripheral1.h"

void sms_init_variables(void)
{
1000f948:	b510      	push	{r4, lr}
	timer1_current_mode = TIMER1_MODE_NONE;
1000f94a:	2300      	movs	r3, #0
1000f94c:	4a09      	ldr	r2, [pc, #36]	; (1000f974 <sms_init_variables+0x2c>)
1000f94e:	7013      	strb	r3, [r2, #0]
	timer2_current_mode = TIMER2_MODE_NONE;
1000f950:	4a09      	ldr	r2, [pc, #36]	; (1000f978 <sms_init_variables+0x30>)
1000f952:	7013      	strb	r3, [r2, #0]
	sms_working_mode = SMS_MODE_BUTTON_SOLO;
1000f954:	2101      	movs	r1, #1
1000f956:	4a09      	ldr	r2, [pc, #36]	; (1000f97c <sms_init_variables+0x34>)
1000f958:	7011      	strb	r1, [r2, #0]
	ulp_ready = false;
1000f95a:	4a09      	ldr	r2, [pc, #36]	; (1000f980 <sms_init_variables+0x38>)
1000f95c:	7013      	strb	r3, [r2, #0]
	sms_ble_timeout = BLE_TIMEOUT_OFF;
1000f95e:	2201      	movs	r2, #1
1000f960:	4252      	negs	r2, r2
1000f962:	4b08      	ldr	r3, [pc, #32]	; (1000f984 <sms_init_variables+0x3c>)
1000f964:	601a      	str	r2, [r3, #0]
	
	sms_ble_init_variables();
1000f966:	4b08      	ldr	r3, [pc, #32]	; (1000f988 <sms_init_variables+0x40>)
1000f968:	4798      	blx	r3
	sms_button_init_variables();
1000f96a:	4b08      	ldr	r3, [pc, #32]	; (1000f98c <sms_init_variables+0x44>)
1000f96c:	4798      	blx	r3
	sms_pressure_init_variables();
1000f96e:	4b08      	ldr	r3, [pc, #32]	; (1000f990 <sms_init_variables+0x48>)
1000f970:	4798      	blx	r3
}
1000f972:	bd10      	pop	{r4, pc}
1000f974:	10019538 	.word	0x10019538
1000f978:	1001970b 	.word	0x1001970b
1000f97c:	100195cc 	.word	0x100195cc
1000f980:	100195cd 	.word	0x100195cd
1000f984:	100195c8 	.word	0x100195c8
1000f988:	1000a5ed 	.word	0x1000a5ed
1000f98c:	1000aba9 	.word	0x1000aba9
1000f990:	1000b3a9 	.word	0x1000b3a9

1000f994 <main>:
//sms_current_interrupt.int_on = true;
//}


int main(void)
{
1000f994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Define current BLE state
	* ------------------------ */
	ble_instance.current_state = BLE_STATE_STARTING;
1000f996:	2210      	movs	r2, #16
1000f998:	4b99      	ldr	r3, [pc, #612]	; (1000fc00 <main+0x26c>)
1000f99a:	701a      	strb	r2, [r3, #0]
	
	/* Initialize platform
	* ------------------- */
	platform_driver_init();
1000f99c:	4b99      	ldr	r3, [pc, #612]	; (1000fc04 <main+0x270>)
1000f99e:	4798      	blx	r3
	gpio_init(); // GPIO
1000f9a0:	4b99      	ldr	r3, [pc, #612]	; (1000fc08 <main+0x274>)
1000f9a2:	4798      	blx	r3
	serial_console_init(); // serial console for debugging
1000f9a4:	4b99      	ldr	r3, [pc, #612]	; (1000fc0c <main+0x278>)
1000f9a6:	4798      	blx	r3
	
	/* Disable ULP
	* ----------- */
	acquire_sleep_lock();
1000f9a8:	4b99      	ldr	r3, [pc, #612]	; (1000fc10 <main+0x27c>)
1000f9aa:	4798      	blx	r3
	

	/* Initialize SMS flags
	* -------------------- */
	sms_init_variables();
1000f9ac:	4b99      	ldr	r3, [pc, #612]	; (1000fc14 <main+0x280>)
1000f9ae:	4798      	blx	r3
	
	
	/* Initialize hardware components
	* ------------------------------ */
	// Dualtimer
	sms_dualtimer_init();
1000f9b0:	4b99      	ldr	r3, [pc, #612]	; (1000fc18 <main+0x284>)
1000f9b2:	4798      	blx	r3
	
	// Blocking delay (hacked from other SAM platforms)
	delay_init();
1000f9b4:	4b99      	ldr	r3, [pc, #612]	; (1000fc1c <main+0x288>)
1000f9b6:	4798      	blx	r3

	// Buttons
	sms_button_gpio_init();
1000f9b8:	4b99      	ldr	r3, [pc, #612]	; (1000fc20 <main+0x28c>)
1000f9ba:	4798      	blx	r3
	
	// LED
	sms_led_gpio_init();
1000f9bc:	4b99      	ldr	r3, [pc, #612]	; (1000fc24 <main+0x290>)
1000f9be:	4798      	blx	r3
	
	// I2C
	sms_i2c_master_configure();
1000f9c0:	4b99      	ldr	r3, [pc, #612]	; (1000fc28 <main+0x294>)
1000f9c2:	4798      	blx	r3
	
	// SPI
	sms_spi_master_configure();
1000f9c4:	4b99      	ldr	r3, [pc, #612]	; (1000fc2c <main+0x298>)
1000f9c6:	4798      	blx	r3
	
	// MPU
	sms_mpu_configure_gpio();
1000f9c8:	4b99      	ldr	r3, [pc, #612]	; (1000fc30 <main+0x29c>)
1000f9ca:	4798      	blx	r3
	
	// monitoring...
	sms_monitor_configure_gpio();
1000f9cc:	4b99      	ldr	r3, [pc, #612]	; (1000fc34 <main+0x2a0>)
1000f9ce:	4798      	blx	r3
	
	/* Initialize the BLE module
	* ------------------------- */
	ble_device_init(NULL); // initialize the BLE chip and set the device address
1000f9d0:	2000      	movs	r0, #0
1000f9d2:	4b99      	ldr	r3, [pc, #612]	; (1000fc38 <main+0x2a4>)
1000f9d4:	4798      	blx	r3
	
	
	/* Define BLE services
	* ------------------- */
	sms_button_define_services();
1000f9d6:	4b99      	ldr	r3, [pc, #612]	; (1000fc3c <main+0x2a8>)
1000f9d8:	4798      	blx	r3
	sms_pressure_define_services();
1000f9da:	4b99      	ldr	r3, [pc, #612]	; (1000fc40 <main+0x2ac>)
1000f9dc:	4798      	blx	r3
	sms_mpu_define_services();
1000f9de:	4b99      	ldr	r3, [pc, #612]	; (1000fc44 <main+0x2b0>)
1000f9e0:	4798      	blx	r3
	
	
	/* Register callbacks
	* ------------------ */
	// Recovering from ULP
	register_resume_callback(resume_cb); // register resume callback
1000f9e2:	4899      	ldr	r0, [pc, #612]	; (1000fc48 <main+0x2b4>)
1000f9e4:	4b99      	ldr	r3, [pc, #612]	; (1000fc4c <main+0x2b8>)
1000f9e6:	4798      	blx	r3

	// Dualtimer (AON timer enables on registration... so do it later)
	sms_dualtimer_register_callback(DUALTIMER_TIMER1, sms_dualtimer1_cb); // button pressing timer
1000f9e8:	4999      	ldr	r1, [pc, #612]	; (1000fc50 <main+0x2bc>)
1000f9ea:	2000      	movs	r0, #0
1000f9ec:	4c99      	ldr	r4, [pc, #612]	; (1000fc54 <main+0x2c0>)
1000f9ee:	47a0      	blx	r4
	sms_dualtimer_register_callback(DUALTIMER_TIMER2, sms_dualtimer2_cb); // LED blinking timer
1000f9f0:	4999      	ldr	r1, [pc, #612]	; (1000fc58 <main+0x2c4>)
1000f9f2:	2001      	movs	r0, #1
1000f9f4:	47a0      	blx	r4

	// Buttons
	sms_button_register_callbacks();
1000f9f6:	4b99      	ldr	r3, [pc, #612]	; (1000fc5c <main+0x2c8>)
1000f9f8:	4798      	blx	r3
	
	// MPU
	sms_mpu_register_callbacks();
1000f9fa:	4b99      	ldr	r3, [pc, #612]	; (1000fc60 <main+0x2cc>)
1000f9fc:	4798      	blx	r3

	// BLE
	ble_mgr_events_callback_handler(REGISTER_CALL_BACK, BLE_GAP_EVENT_TYPE, sms_ble_gap_cb);
1000f9fe:	4a99      	ldr	r2, [pc, #612]	; (1000fc64 <main+0x2d0>)
1000fa00:	2100      	movs	r1, #0
1000fa02:	2000      	movs	r0, #0
1000fa04:	4c98      	ldr	r4, [pc, #608]	; (1000fc68 <main+0x2d4>)
1000fa06:	47a0      	blx	r4
	ble_mgr_events_callback_handler(REGISTER_CALL_BACK, BLE_GATT_SERVER_EVENT_TYPE, sms_ble_gatt_server_cb);
1000fa08:	4a98      	ldr	r2, [pc, #608]	; (1000fc6c <main+0x2d8>)
1000fa0a:	2102      	movs	r1, #2
1000fa0c:	2000      	movs	r0, #0
1000fa0e:	47a0      	blx	r4


	/* Enable buttons interrupts
	* ------------------------- */
	sms_button_toggle_callback(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
1000fa10:	2100      	movs	r1, #0
1000fa12:	2000      	movs	r0, #0
1000fa14:	4b96      	ldr	r3, [pc, #600]	; (1000fc70 <main+0x2dc>)
1000fa16:	4798      	blx	r3


	/* Goto sleep
	* ---------- */
	sms_ble_power_down();
1000fa18:	4b96      	ldr	r3, [pc, #600]	; (1000fc74 <main+0x2e0>)
1000fa1a:	4798      	blx	r3
	
	at_ble_status_t ble_status;
	while(true)
	{
		/* BLE Event task */
		ble_status = ble_event_task(sms_ble_timeout);
1000fa1c:	4e96      	ldr	r6, [pc, #600]	; (1000fc78 <main+0x2e4>)
1000fa1e:	4c97      	ldr	r4, [pc, #604]	; (1000fc7c <main+0x2e8>)
		}
		else if(ble_status == AT_BLE_TIMEOUT) {
			DBG_LOG("Event get timeout");
		}
		else {
			DBG_LOG("BLE error occurred");
1000fa20:	4d97      	ldr	r5, [pc, #604]	; (1000fc80 <main+0x2ec>)
	
	at_ble_status_t ble_status;
	while(true)
	{
		/* BLE Event task */
		ble_status = ble_event_task(sms_ble_timeout);
1000fa22:	6830      	ldr	r0, [r6, #0]
1000fa24:	47a0      	blx	r4
		
		if(ble_status == AT_BLE_SUCCESS) {
1000fa26:	2800      	cmp	r0, #0
1000fa28:	d000      	beq.n	1000fa2c <main+0x98>
1000fa2a:	e0cf      	b.n	1000fbcc <main+0x238>
			/* Sensor interrupt region */
			if(button_instance.btn0.new_int) {
1000fa2c:	4b95      	ldr	r3, [pc, #596]	; (1000fc84 <main+0x2f0>)
1000fa2e:	78db      	ldrb	r3, [r3, #3]
1000fa30:	2b00      	cmp	r3, #0
1000fa32:	d00b      	beq.n	1000fa4c <main+0xb8>
				DBG_LOG("Btn0 int... ");
1000fa34:	4892      	ldr	r0, [pc, #584]	; (1000fc80 <main+0x2ec>)
1000fa36:	4b94      	ldr	r3, [pc, #592]	; (1000fc88 <main+0x2f4>)
1000fa38:	4798      	blx	r3
1000fa3a:	4894      	ldr	r0, [pc, #592]	; (1000fc8c <main+0x2f8>)
1000fa3c:	4b94      	ldr	r3, [pc, #592]	; (1000fc90 <main+0x2fc>)
1000fa3e:	4798      	blx	r3
				if(sms_button_fn(SMS_BTN_0) < 0) {
1000fa40:	2000      	movs	r0, #0
1000fa42:	4b94      	ldr	r3, [pc, #592]	; (1000fc94 <main+0x300>)
1000fa44:	4798      	blx	r3
					DBG_LOG_DEV("Error in sms_button_fn()");
				}
				// here
				button_instance.btn0.new_int = false;
1000fa46:	2200      	movs	r2, #0
1000fa48:	4b8e      	ldr	r3, [pc, #568]	; (1000fc84 <main+0x2f0>)
1000fa4a:	70da      	strb	r2, [r3, #3]
			}
			if(button_instance.btn1.new_int) {
1000fa4c:	4b8d      	ldr	r3, [pc, #564]	; (1000fc84 <main+0x2f0>)
1000fa4e:	7a5b      	ldrb	r3, [r3, #9]
1000fa50:	2b00      	cmp	r3, #0
1000fa52:	d00b      	beq.n	1000fa6c <main+0xd8>
				DBG_LOG("Btn1 int... ");
1000fa54:	488a      	ldr	r0, [pc, #552]	; (1000fc80 <main+0x2ec>)
1000fa56:	4b8c      	ldr	r3, [pc, #560]	; (1000fc88 <main+0x2f4>)
1000fa58:	4798      	blx	r3
1000fa5a:	488f      	ldr	r0, [pc, #572]	; (1000fc98 <main+0x304>)
1000fa5c:	4b8c      	ldr	r3, [pc, #560]	; (1000fc90 <main+0x2fc>)
1000fa5e:	4798      	blx	r3
				if(sms_button_fn(SMS_BTN_1) < 0) {
1000fa60:	2001      	movs	r0, #1
1000fa62:	4b8c      	ldr	r3, [pc, #560]	; (1000fc94 <main+0x300>)
1000fa64:	4798      	blx	r3
					DBG_LOG_DEV("Error in sms_button_fn()");
				}
				// here
				button_instance.btn1.new_int = false;
1000fa66:	2200      	movs	r2, #0
1000fa68:	4b86      	ldr	r3, [pc, #536]	; (1000fc84 <main+0x2f0>)
1000fa6a:	725a      	strb	r2, [r3, #9]
			}
			if(mpu_device.new_int) {
1000fa6c:	2329      	movs	r3, #41	; 0x29
1000fa6e:	4a8b      	ldr	r2, [pc, #556]	; (1000fc9c <main+0x308>)
1000fa70:	5cd3      	ldrb	r3, [r2, r3]
1000fa72:	2b00      	cmp	r3, #0
1000fa74:	d018      	beq.n	1000faa8 <main+0x114>
				DBG_LOG("MPU int (%d)... ", ble_instance.sending_queue);
1000fa76:	4882      	ldr	r0, [pc, #520]	; (1000fc80 <main+0x2ec>)
1000fa78:	4b83      	ldr	r3, [pc, #524]	; (1000fc88 <main+0x2f4>)
1000fa7a:	4798      	blx	r3
1000fa7c:	4b60      	ldr	r3, [pc, #384]	; (1000fc00 <main+0x26c>)
1000fa7e:	7859      	ldrb	r1, [r3, #1]
1000fa80:	b2c9      	uxtb	r1, r1
1000fa82:	4887      	ldr	r0, [pc, #540]	; (1000fca0 <main+0x30c>)
1000fa84:	4b82      	ldr	r3, [pc, #520]	; (1000fc90 <main+0x2fc>)
1000fa86:	4798      	blx	r3
				gpio_pin_set_output_level(DBG_PIN_1, DBG_PIN_HIGH);
1000fa88:	2101      	movs	r1, #1
1000fa8a:	200e      	movs	r0, #14
1000fa8c:	4f85      	ldr	r7, [pc, #532]	; (1000fca4 <main+0x310>)
1000fa8e:	47b8      	blx	r7
				sms_mpu_poll_data();
1000fa90:	4b85      	ldr	r3, [pc, #532]	; (1000fca8 <main+0x314>)
1000fa92:	4798      	blx	r3
				mpu_device.new_int = false;
1000fa94:	4b81      	ldr	r3, [pc, #516]	; (1000fc9c <main+0x308>)
1000fa96:	2100      	movs	r1, #0
1000fa98:	2229      	movs	r2, #41	; 0x29
1000fa9a:	5499      	strb	r1, [r3, r2]
				mpu_device.rts = true;
1000fa9c:	3101      	adds	r1, #1
1000fa9e:	3205      	adds	r2, #5
1000faa0:	5499      	strb	r1, [r3, r2]
				gpio_pin_set_output_level(DBG_PIN_1, DBG_PIN_LOW);
1000faa2:	2100      	movs	r1, #0
1000faa4:	200e      	movs	r0, #14
1000faa6:	47b8      	blx	r7
				DBG_LOG_CONT_DEV("done");
			}
			if(pressure_device.new_int) {
1000faa8:	2329      	movs	r3, #41	; 0x29
1000faaa:	4a80      	ldr	r2, [pc, #512]	; (1000fcac <main+0x318>)
1000faac:	5cd3      	ldrb	r3, [r2, r3]
1000faae:	2b00      	cmp	r3, #0
1000fab0:	d018      	beq.n	1000fae4 <main+0x150>
				DBG_LOG("Press int (%d)... ", ble_instance.sending_queue);
1000fab2:	4873      	ldr	r0, [pc, #460]	; (1000fc80 <main+0x2ec>)
1000fab4:	4b74      	ldr	r3, [pc, #464]	; (1000fc88 <main+0x2f4>)
1000fab6:	4798      	blx	r3
1000fab8:	4b51      	ldr	r3, [pc, #324]	; (1000fc00 <main+0x26c>)
1000faba:	7859      	ldrb	r1, [r3, #1]
1000fabc:	b2c9      	uxtb	r1, r1
1000fabe:	487c      	ldr	r0, [pc, #496]	; (1000fcb0 <main+0x31c>)
1000fac0:	4b73      	ldr	r3, [pc, #460]	; (1000fc90 <main+0x2fc>)
1000fac2:	4798      	blx	r3
				gpio_pin_set_output_level(DBG_PIN_2, DBG_PIN_HIGH);
1000fac4:	2101      	movs	r1, #1
1000fac6:	200f      	movs	r0, #15
1000fac8:	4f76      	ldr	r7, [pc, #472]	; (1000fca4 <main+0x310>)
1000faca:	47b8      	blx	r7
				sms_pressure_poll_data();
1000facc:	4b79      	ldr	r3, [pc, #484]	; (1000fcb4 <main+0x320>)
1000face:	4798      	blx	r3
				pressure_device.new_int = false;
1000fad0:	4b76      	ldr	r3, [pc, #472]	; (1000fcac <main+0x318>)
1000fad2:	2100      	movs	r1, #0
1000fad4:	2229      	movs	r2, #41	; 0x29
1000fad6:	5499      	strb	r1, [r3, r2]
				pressure_device.rts = true;
1000fad8:	3101      	adds	r1, #1
1000fada:	3201      	adds	r2, #1
1000fadc:	5499      	strb	r1, [r3, r2]
				gpio_pin_set_output_level(DBG_PIN_2, DBG_PIN_LOW);
1000fade:	2100      	movs	r1, #0
1000fae0:	200f      	movs	r0, #15
1000fae2:	47b8      	blx	r7
				DBG_LOG_CONT_DEV("done");
			}
			
			/* Timer interrupt region */
			if(timer1_instance.new_int) {
1000fae4:	4b74      	ldr	r3, [pc, #464]	; (1000fcb8 <main+0x324>)
1000fae6:	789b      	ldrb	r3, [r3, #2]
1000fae8:	2b00      	cmp	r3, #0
1000faea:	d00d      	beq.n	1000fb08 <main+0x174>
				DBG_LOG("Timer1 int... ");
1000faec:	4864      	ldr	r0, [pc, #400]	; (1000fc80 <main+0x2ec>)
1000faee:	4b66      	ldr	r3, [pc, #408]	; (1000fc88 <main+0x2f4>)
1000faf0:	4798      	blx	r3
1000faf2:	4872      	ldr	r0, [pc, #456]	; (1000fcbc <main+0x328>)
1000faf4:	4b66      	ldr	r3, [pc, #408]	; (1000fc90 <main+0x2fc>)
1000faf6:	4798      	blx	r3
				sms_dualtimer_stop(DUALTIMER_TIMER1);
1000faf8:	2000      	movs	r0, #0
1000fafa:	4b71      	ldr	r3, [pc, #452]	; (1000fcc0 <main+0x32c>)
1000fafc:	4798      	blx	r3
				sms_dualtimer1_fn();
1000fafe:	4b71      	ldr	r3, [pc, #452]	; (1000fcc4 <main+0x330>)
1000fb00:	4798      	blx	r3
				timer1_instance.new_int = false;
1000fb02:	2200      	movs	r2, #0
1000fb04:	4b6c      	ldr	r3, [pc, #432]	; (1000fcb8 <main+0x324>)
1000fb06:	709a      	strb	r2, [r3, #2]
			}
			if(timer2_instance.new_int) {
1000fb08:	4b6f      	ldr	r3, [pc, #444]	; (1000fcc8 <main+0x334>)
1000fb0a:	789b      	ldrb	r3, [r3, #2]
1000fb0c:	2b00      	cmp	r3, #0
1000fb0e:	d00d      	beq.n	1000fb2c <main+0x198>
				DBG_LOG("Timer2 int... ");
1000fb10:	485b      	ldr	r0, [pc, #364]	; (1000fc80 <main+0x2ec>)
1000fb12:	4b5d      	ldr	r3, [pc, #372]	; (1000fc88 <main+0x2f4>)
1000fb14:	4798      	blx	r3
1000fb16:	486d      	ldr	r0, [pc, #436]	; (1000fccc <main+0x338>)
1000fb18:	4b5d      	ldr	r3, [pc, #372]	; (1000fc90 <main+0x2fc>)
1000fb1a:	4798      	blx	r3
				sms_dualtimer_stop(DUALTIMER_TIMER2);
1000fb1c:	2001      	movs	r0, #1
1000fb1e:	4b68      	ldr	r3, [pc, #416]	; (1000fcc0 <main+0x32c>)
1000fb20:	4798      	blx	r3
				sms_dualtimer2_fn();
1000fb22:	4b6b      	ldr	r3, [pc, #428]	; (1000fcd0 <main+0x33c>)
1000fb24:	4798      	blx	r3
				timer2_instance.new_int = false;
1000fb26:	2200      	movs	r2, #0
1000fb28:	4b67      	ldr	r3, [pc, #412]	; (1000fcc8 <main+0x334>)
1000fb2a:	709a      	strb	r2, [r3, #2]
			}
			
			/* Sending region */
			if(mpu_device.rts) {
1000fb2c:	232e      	movs	r3, #46	; 0x2e
1000fb2e:	4a5b      	ldr	r2, [pc, #364]	; (1000fc9c <main+0x308>)
1000fb30:	5cd3      	ldrb	r3, [r2, r3]
1000fb32:	2b00      	cmp	r3, #0
1000fb34:	d021      	beq.n	1000fb7a <main+0x1e6>
				DBG_LOG("MPU sending (%d/%d)... ", pressure_device.new_int, ble_instance.sending_queue);
1000fb36:	4852      	ldr	r0, [pc, #328]	; (1000fc80 <main+0x2ec>)
1000fb38:	4b53      	ldr	r3, [pc, #332]	; (1000fc88 <main+0x2f4>)
1000fb3a:	4798      	blx	r3
1000fb3c:	2329      	movs	r3, #41	; 0x29
1000fb3e:	4a5b      	ldr	r2, [pc, #364]	; (1000fcac <main+0x318>)
1000fb40:	5cd1      	ldrb	r1, [r2, r3]
1000fb42:	b2c9      	uxtb	r1, r1
1000fb44:	4f2e      	ldr	r7, [pc, #184]	; (1000fc00 <main+0x26c>)
1000fb46:	787a      	ldrb	r2, [r7, #1]
1000fb48:	b2d2      	uxtb	r2, r2
1000fb4a:	4862      	ldr	r0, [pc, #392]	; (1000fcd4 <main+0x340>)
1000fb4c:	4b50      	ldr	r3, [pc, #320]	; (1000fc90 <main+0x2fc>)
1000fb4e:	4798      	blx	r3
				gpio_pin_set_output_level(DBG_PIN_1, DBG_PIN_HIGH);
1000fb50:	2101      	movs	r1, #1
1000fb52:	200e      	movs	r0, #14
1000fb54:	4b53      	ldr	r3, [pc, #332]	; (1000fca4 <main+0x310>)
1000fb56:	4798      	blx	r3
				if(ble_instance.sending_queue == 0) {
1000fb58:	787b      	ldrb	r3, [r7, #1]
1000fb5a:	2b00      	cmp	r3, #0
1000fb5c:	d103      	bne.n	1000fb66 <main+0x1d2>
					sms_ble_send_characteristic(BLE_CHAR_MPU);
1000fb5e:	2002      	movs	r0, #2
1000fb60:	4b5d      	ldr	r3, [pc, #372]	; (1000fcd8 <main+0x344>)
1000fb62:	4798      	blx	r3
1000fb64:	e002      	b.n	1000fb6c <main+0x1d8>
				}
				else {
					DBG_LOG_CONT("flushing!");
1000fb66:	485d      	ldr	r0, [pc, #372]	; (1000fcdc <main+0x348>)
1000fb68:	4b49      	ldr	r3, [pc, #292]	; (1000fc90 <main+0x2fc>)
1000fb6a:	4798      	blx	r3
				}
				mpu_device.rts = false;
1000fb6c:	2100      	movs	r1, #0
1000fb6e:	232e      	movs	r3, #46	; 0x2e
1000fb70:	4a4a      	ldr	r2, [pc, #296]	; (1000fc9c <main+0x308>)
1000fb72:	54d1      	strb	r1, [r2, r3]
				gpio_pin_set_output_level(DBG_PIN_1, DBG_PIN_LOW);
1000fb74:	200e      	movs	r0, #14
1000fb76:	4b4b      	ldr	r3, [pc, #300]	; (1000fca4 <main+0x310>)
1000fb78:	4798      	blx	r3
			}
			if(pressure_device.rts) {
1000fb7a:	232a      	movs	r3, #42	; 0x2a
1000fb7c:	4a4b      	ldr	r2, [pc, #300]	; (1000fcac <main+0x318>)
1000fb7e:	5cd3      	ldrb	r3, [r2, r3]
1000fb80:	2b00      	cmp	r3, #0
1000fb82:	d100      	bne.n	1000fb86 <main+0x1f2>
1000fb84:	e74d      	b.n	1000fa22 <main+0x8e>
				DBG_LOG("Press sending (%d/%d)... ", mpu_device.new_int, ble_instance.sending_queue);
1000fb86:	483e      	ldr	r0, [pc, #248]	; (1000fc80 <main+0x2ec>)
1000fb88:	4b3f      	ldr	r3, [pc, #252]	; (1000fc88 <main+0x2f4>)
1000fb8a:	4798      	blx	r3
1000fb8c:	2329      	movs	r3, #41	; 0x29
1000fb8e:	4a43      	ldr	r2, [pc, #268]	; (1000fc9c <main+0x308>)
1000fb90:	5cd1      	ldrb	r1, [r2, r3]
1000fb92:	b2c9      	uxtb	r1, r1
1000fb94:	4f1a      	ldr	r7, [pc, #104]	; (1000fc00 <main+0x26c>)
1000fb96:	787a      	ldrb	r2, [r7, #1]
1000fb98:	b2d2      	uxtb	r2, r2
1000fb9a:	4851      	ldr	r0, [pc, #324]	; (1000fce0 <main+0x34c>)
1000fb9c:	4b3c      	ldr	r3, [pc, #240]	; (1000fc90 <main+0x2fc>)
1000fb9e:	4798      	blx	r3
				gpio_pin_set_output_level(DBG_PIN_2, DBG_PIN_HIGH);
1000fba0:	2101      	movs	r1, #1
1000fba2:	200f      	movs	r0, #15
1000fba4:	4b3f      	ldr	r3, [pc, #252]	; (1000fca4 <main+0x310>)
1000fba6:	4798      	blx	r3
				if(ble_instance.sending_queue == 0) {
1000fba8:	787b      	ldrb	r3, [r7, #1]
1000fbaa:	2b00      	cmp	r3, #0
1000fbac:	d103      	bne.n	1000fbb6 <main+0x222>
					sms_ble_send_characteristic(BLE_CHAR_PRESS);
1000fbae:	2001      	movs	r0, #1
1000fbb0:	4b49      	ldr	r3, [pc, #292]	; (1000fcd8 <main+0x344>)
1000fbb2:	4798      	blx	r3
1000fbb4:	e002      	b.n	1000fbbc <main+0x228>
				}
				else {
					DBG_LOG_CONT("flushing!");
1000fbb6:	4849      	ldr	r0, [pc, #292]	; (1000fcdc <main+0x348>)
1000fbb8:	4b35      	ldr	r3, [pc, #212]	; (1000fc90 <main+0x2fc>)
1000fbba:	4798      	blx	r3
				}
				pressure_device.rts = false;
1000fbbc:	2100      	movs	r1, #0
1000fbbe:	232a      	movs	r3, #42	; 0x2a
1000fbc0:	4a3a      	ldr	r2, [pc, #232]	; (1000fcac <main+0x318>)
1000fbc2:	54d1      	strb	r1, [r2, r3]
				gpio_pin_set_output_level(DBG_PIN_2, DBG_PIN_LOW);
1000fbc4:	200f      	movs	r0, #15
1000fbc6:	4b37      	ldr	r3, [pc, #220]	; (1000fca4 <main+0x310>)
1000fbc8:	4798      	blx	r3
1000fbca:	e72a      	b.n	1000fa22 <main+0x8e>
			}
		}
		else if(ble_status == AT_BLE_GAP_TIMEOUT) {
1000fbcc:	2845      	cmp	r0, #69	; 0x45
1000fbce:	d106      	bne.n	1000fbde <main+0x24a>
			DBG_LOG("GAP timeout");
1000fbd0:	482b      	ldr	r0, [pc, #172]	; (1000fc80 <main+0x2ec>)
1000fbd2:	4b2d      	ldr	r3, [pc, #180]	; (1000fc88 <main+0x2f4>)
1000fbd4:	4798      	blx	r3
1000fbd6:	4843      	ldr	r0, [pc, #268]	; (1000fce4 <main+0x350>)
1000fbd8:	4b2d      	ldr	r3, [pc, #180]	; (1000fc90 <main+0x2fc>)
1000fbda:	4798      	blx	r3
1000fbdc:	e721      	b.n	1000fa22 <main+0x8e>
		}
		else if(ble_status == AT_BLE_TIMEOUT) {
1000fbde:	28d0      	cmp	r0, #208	; 0xd0
1000fbe0:	d106      	bne.n	1000fbf0 <main+0x25c>
			DBG_LOG("Event get timeout");
1000fbe2:	4827      	ldr	r0, [pc, #156]	; (1000fc80 <main+0x2ec>)
1000fbe4:	4b28      	ldr	r3, [pc, #160]	; (1000fc88 <main+0x2f4>)
1000fbe6:	4798      	blx	r3
1000fbe8:	483f      	ldr	r0, [pc, #252]	; (1000fce8 <main+0x354>)
1000fbea:	4b29      	ldr	r3, [pc, #164]	; (1000fc90 <main+0x2fc>)
1000fbec:	4798      	blx	r3
1000fbee:	e718      	b.n	1000fa22 <main+0x8e>
		}
		else {
			DBG_LOG("BLE error occurred");
1000fbf0:	0028      	movs	r0, r5
1000fbf2:	4b25      	ldr	r3, [pc, #148]	; (1000fc88 <main+0x2f4>)
1000fbf4:	4798      	blx	r3
1000fbf6:	483d      	ldr	r0, [pc, #244]	; (1000fcec <main+0x358>)
1000fbf8:	4b25      	ldr	r3, [pc, #148]	; (1000fc90 <main+0x2fc>)
1000fbfa:	4798      	blx	r3
1000fbfc:	e711      	b.n	1000fa22 <main+0x8e>
1000fbfe:	46c0      	nop			; (mov r8, r8)
1000fc00:	100195d0 	.word	0x100195d0
1000fc04:	1000f1bd 	.word	0x1000f1bd
1000fc08:	1000cae9 	.word	0x1000cae9
1000fc0c:	1000eeb1 	.word	0x1000eeb1
1000fc10:	1000f711 	.word	0x1000f711
1000fc14:	1000f949 	.word	0x1000f949
1000fc18:	1000b9dd 	.word	0x1000b9dd
1000fc1c:	100080e9 	.word	0x100080e9
1000fc20:	1000abd1 	.word	0x1000abd1
1000fc24:	1000b30d 	.word	0x1000b30d
1000fc28:	1000af5d 	.word	0x1000af5d
1000fc2c:	1000b88d 	.word	0x1000b88d
1000fc30:	1000b0f1 	.word	0x1000b0f1
1000fc34:	1000aebd 	.word	0x1000aebd
1000fc38:	1000e639 	.word	0x1000e639
1000fc3c:	1000ae6d 	.word	0x1000ae6d
1000fc40:	1000b749 	.word	0x1000b749
1000fc44:	1000b29d 	.word	0x1000b29d
1000fc48:	1000f8fd 	.word	0x1000f8fd
1000fc4c:	1000f755 	.word	0x1000f755
1000fc50:	1000ba9d 	.word	0x1000ba9d
1000fc54:	1000ba19 	.word	0x1000ba19
1000fc58:	1000babd 	.word	0x1000babd
1000fc5c:	1000ac79 	.word	0x1000ac79
1000fc60:	1000b13d 	.word	0x1000b13d
1000fc64:	100169c8 	.word	0x100169c8
1000fc68:	1000e569 	.word	0x1000e569
1000fc6c:	10016a14 	.word	0x10016a14
1000fc70:	1000ae25 	.word	0x1000ae25
1000fc74:	1000a619 	.word	0x1000a619
1000fc78:	100195c8 	.word	0x100195c8
1000fc7c:	1000ed45 	.word	0x1000ed45
1000fc80:	10016638 	.word	0x10016638
1000fc84:	100195d4 	.word	0x100195d4
1000fc88:	1001548d 	.word	0x1001548d
1000fc8c:	100176e4 	.word	0x100176e4
1000fc90:	1001536d 	.word	0x1001536d
1000fc94:	1000accd 	.word	0x1000accd
1000fc98:	100176f4 	.word	0x100176f4
1000fc9c:	1001953c 	.word	0x1001953c
1000fca0:	10017704 	.word	0x10017704
1000fca4:	1000c7a9 	.word	0x1000c7a9
1000fca8:	1000b20d 	.word	0x1000b20d
1000fcac:	10019658 	.word	0x10019658
1000fcb0:	10017718 	.word	0x10017718
1000fcb4:	1000b709 	.word	0x1000b709
1000fcb8:	10019644 	.word	0x10019644
1000fcbc:	1001772c 	.word	0x1001772c
1000fcc0:	1000ba91 	.word	0x1000ba91
1000fcc4:	1000badd 	.word	0x1000badd
1000fcc8:	10019708 	.word	0x10019708
1000fccc:	1001773c 	.word	0x1001773c
1000fcd0:	1000bd01 	.word	0x1000bd01
1000fcd4:	1001774c 	.word	0x1001774c
1000fcd8:	1000a885 	.word	0x1000a885
1000fcdc:	10017764 	.word	0x10017764
1000fce0:	10017770 	.word	0x10017770
1000fce4:	1001778c 	.word	0x1001778c
1000fce8:	10017798 	.word	0x10017798
1000fcec:	100177ac 	.word	0x100177ac

1000fcf0 <internal_event_post>:
1000fcf0:	b570      	push	{r4, r5, r6, lr}
1000fcf2:	4d12      	ldr	r5, [pc, #72]	; (1000fd3c <internal_event_post+0x4c>)
1000fcf4:	682c      	ldr	r4, [r5, #0]
1000fcf6:	2c00      	cmp	r4, #0
1000fcf8:	d014      	beq.n	1000fd24 <internal_event_post+0x34>
1000fcfa:	6826      	ldr	r6, [r4, #0]
1000fcfc:	60e2      	str	r2, [r4, #12]
1000fcfe:	602e      	str	r6, [r5, #0]
1000fd00:	2500      	movs	r5, #0
1000fd02:	4a0f      	ldr	r2, [pc, #60]	; (1000fd40 <internal_event_post+0x50>)
1000fd04:	8123      	strh	r3, [r4, #8]
1000fd06:	6813      	ldr	r3, [r2, #0]
1000fd08:	6025      	str	r5, [r4, #0]
1000fd0a:	80a0      	strh	r0, [r4, #4]
1000fd0c:	80e1      	strh	r1, [r4, #6]
1000fd0e:	42ab      	cmp	r3, r5
1000fd10:	d101      	bne.n	1000fd16 <internal_event_post+0x26>
1000fd12:	6014      	str	r4, [r2, #0]
1000fd14:	e011      	b.n	1000fd3a <internal_event_post+0x4a>
1000fd16:	681a      	ldr	r2, [r3, #0]
1000fd18:	2a00      	cmp	r2, #0
1000fd1a:	d001      	beq.n	1000fd20 <internal_event_post+0x30>
1000fd1c:	1c13      	adds	r3, r2, #0
1000fd1e:	e7fa      	b.n	1000fd16 <internal_event_post+0x26>
1000fd20:	601c      	str	r4, [r3, #0]
1000fd22:	e00a      	b.n	1000fd3a <internal_event_post+0x4a>
1000fd24:	b2c4      	uxtb	r4, r0
1000fd26:	2c00      	cmp	r4, #0
1000fd28:	d107      	bne.n	1000fd3a <internal_event_post+0x4a>
1000fd2a:	4c06      	ldr	r4, [pc, #24]	; (1000fd44 <internal_event_post+0x54>)
1000fd2c:	60e2      	str	r2, [r4, #12]
1000fd2e:	2201      	movs	r2, #1
1000fd30:	8123      	strh	r3, [r4, #8]
1000fd32:	4b05      	ldr	r3, [pc, #20]	; (1000fd48 <internal_event_post+0x58>)
1000fd34:	80a0      	strh	r0, [r4, #4]
1000fd36:	80e1      	strh	r1, [r4, #6]
1000fd38:	701a      	strb	r2, [r3, #0]
1000fd3a:	bd70      	pop	{r4, r5, r6, pc}
1000fd3c:	10019474 	.word	0x10019474
1000fd40:	10019470 	.word	0x10019470
1000fd44:	1001945c 	.word	0x1001945c
1000fd48:	1001946c 	.word	0x1001946c

1000fd4c <internal_event_init>:
1000fd4c:	b510      	push	{r4, lr}
1000fd4e:	4b08      	ldr	r3, [pc, #32]	; (1000fd70 <internal_event_init+0x24>)
1000fd50:	0900      	lsrs	r0, r0, #4
1000fd52:	0100      	lsls	r0, r0, #4
1000fd54:	681a      	ldr	r2, [r3, #0]
1000fd56:	1808      	adds	r0, r1, r0
1000fd58:	4281      	cmp	r1, r0
1000fd5a:	d003      	beq.n	1000fd64 <internal_event_init+0x18>
1000fd5c:	600a      	str	r2, [r1, #0]
1000fd5e:	1c0a      	adds	r2, r1, #0
1000fd60:	3110      	adds	r1, #16
1000fd62:	e7f9      	b.n	1000fd58 <internal_event_init+0xc>
1000fd64:	601a      	str	r2, [r3, #0]
1000fd66:	2200      	movs	r2, #0
1000fd68:	4b02      	ldr	r3, [pc, #8]	; (1000fd74 <internal_event_init+0x28>)
1000fd6a:	601a      	str	r2, [r3, #0]
1000fd6c:	bd10      	pop	{r4, pc}
1000fd6e:	46c0      	nop			; (mov r8, r8)
1000fd70:	10019474 	.word	0x10019474
1000fd74:	10019470 	.word	0x10019470

1000fd78 <special_events_handler>:
1000fd78:	b538      	push	{r3, r4, r5, lr}
1000fd7a:	4c1b      	ldr	r4, [pc, #108]	; (1000fde8 <special_events_handler+0x70>)
1000fd7c:	1c03      	adds	r3, r0, #0
1000fd7e:	8825      	ldrh	r5, [r4, #0]
1000fd80:	1c08      	adds	r0, r1, #0
1000fd82:	1c21      	adds	r1, r4, #0
1000fd84:	429d      	cmp	r5, r3
1000fd86:	d107      	bne.n	1000fd98 <special_events_handler+0x20>
1000fd88:	88a5      	ldrh	r5, [r4, #4]
1000fd8a:	4285      	cmp	r5, r0
1000fd8c:	d104      	bne.n	1000fd98 <special_events_handler+0x20>
1000fd8e:	2301      	movs	r3, #1
1000fd90:	425b      	negs	r3, r3
1000fd92:	8023      	strh	r3, [r4, #0]
1000fd94:	60a2      	str	r2, [r4, #8]
1000fd96:	e009      	b.n	1000fdac <special_events_handler+0x34>
1000fd98:	884c      	ldrh	r4, [r1, #2]
1000fd9a:	429c      	cmp	r4, r3
1000fd9c:	d10a      	bne.n	1000fdb4 <special_events_handler+0x3c>
1000fd9e:	888c      	ldrh	r4, [r1, #4]
1000fda0:	4284      	cmp	r4, r0
1000fda2:	d107      	bne.n	1000fdb4 <special_events_handler+0x3c>
1000fda4:	2301      	movs	r3, #1
1000fda6:	425b      	negs	r3, r3
1000fda8:	804b      	strh	r3, [r1, #2]
1000fdaa:	608a      	str	r2, [r1, #8]
1000fdac:	4b0f      	ldr	r3, [pc, #60]	; (1000fdec <special_events_handler+0x74>)
1000fdae:	4798      	blx	r3
1000fdb0:	2001      	movs	r0, #1
1000fdb2:	e017      	b.n	1000fde4 <special_events_handler+0x6c>
1000fdb4:	490e      	ldr	r1, [pc, #56]	; (1000fdf0 <special_events_handler+0x78>)
1000fdb6:	428b      	cmp	r3, r1
1000fdb8:	d00e      	beq.n	1000fdd8 <special_events_handler+0x60>
1000fdba:	490e      	ldr	r1, [pc, #56]	; (1000fdf4 <special_events_handler+0x7c>)
1000fdbc:	428b      	cmp	r3, r1
1000fdbe:	d007      	beq.n	1000fdd0 <special_events_handler+0x58>
1000fdc0:	490d      	ldr	r1, [pc, #52]	; (1000fdf8 <special_events_handler+0x80>)
1000fdc2:	2000      	movs	r0, #0
1000fdc4:	428b      	cmp	r3, r1
1000fdc6:	d10d      	bne.n	1000fde4 <special_events_handler+0x6c>
1000fdc8:	1c10      	adds	r0, r2, #0
1000fdca:	4b0c      	ldr	r3, [pc, #48]	; (1000fdfc <special_events_handler+0x84>)
1000fdcc:	4798      	blx	r3
1000fdce:	e7ef      	b.n	1000fdb0 <special_events_handler+0x38>
1000fdd0:	1c11      	adds	r1, r2, #0
1000fdd2:	4b0b      	ldr	r3, [pc, #44]	; (1000fe00 <special_events_handler+0x88>)
1000fdd4:	2200      	movs	r2, #0
1000fdd6:	e002      	b.n	1000fdde <special_events_handler+0x66>
1000fdd8:	1c11      	adds	r1, r2, #0
1000fdda:	2200      	movs	r2, #0
1000fddc:	4b09      	ldr	r3, [pc, #36]	; (1000fe04 <special_events_handler+0x8c>)
1000fdde:	4798      	blx	r3
1000fde0:	4243      	negs	r3, r0
1000fde2:	4158      	adcs	r0, r3
1000fde4:	bd38      	pop	{r3, r4, r5, pc}
1000fde6:	46c0      	nop			; (mov r8, r8)
1000fde8:	1001a3c8 	.word	0x1001a3c8
1000fdec:	100117d5 	.word	0x100117d5
1000fdf0:	00000e13 	.word	0x00000e13
1000fdf4:	00000e15 	.word	0x00000e15
1000fdf8:	00000e01 	.word	0x00000e01
1000fdfc:	10011b45 	.word	0x10011b45
1000fe00:	10011d05 	.word	0x10011d05
1000fe04:	10011ddd 	.word	0x10011ddd

1000fe08 <at_ble_event_get>:
1000fe08:	2300      	movs	r3, #0
1000fe0a:	b5f0      	push	{r4, r5, r6, r7, lr}
1000fe0c:	b087      	sub	sp, #28
1000fe0e:	9204      	str	r2, [sp, #16]
1000fe10:	7003      	strb	r3, [r0, #0]
1000fe12:	9b04      	ldr	r3, [sp, #16]
1000fe14:	9003      	str	r0, [sp, #12]
1000fe16:	3b01      	subs	r3, #1
1000fe18:	1c0d      	adds	r5, r1, #0
1000fe1a:	9305      	str	r3, [sp, #20]
1000fe1c:	3303      	adds	r3, #3
1000fe1e:	d802      	bhi.n	1000fe26 <at_ble_event_get+0x1e>
1000fe20:	9804      	ldr	r0, [sp, #16]
1000fe22:	4bae      	ldr	r3, [pc, #696]	; (100100dc <at_ble_event_get+0x2d4>)
1000fe24:	4798      	blx	r3
1000fe26:	9b05      	ldr	r3, [sp, #20]
1000fe28:	4cad      	ldr	r4, [pc, #692]	; (100100e0 <at_ble_event_get+0x2d8>)
1000fe2a:	3303      	adds	r3, #3
1000fe2c:	d902      	bls.n	1000fe34 <at_ble_event_get+0x2c>
1000fe2e:	2300      	movs	r3, #0
1000fe30:	9302      	str	r3, [sp, #8]
1000fe32:	e015      	b.n	1000fe60 <at_ble_event_get+0x58>
1000fe34:	2300      	movs	r3, #0
1000fe36:	9302      	str	r3, [sp, #8]
1000fe38:	6823      	ldr	r3, [r4, #0]
1000fe3a:	2b00      	cmp	r3, #0
1000fe3c:	d113      	bne.n	1000fe66 <at_ble_event_get+0x5e>
1000fe3e:	9b02      	ldr	r3, [sp, #8]
1000fe40:	2bd0      	cmp	r3, #208	; 0xd0
1000fe42:	d100      	bne.n	1000fe46 <at_ble_event_get+0x3e>
1000fe44:	e2da      	b.n	100103fc <at_ble_event_get+0x5f4>
1000fe46:	9804      	ldr	r0, [sp, #16]
1000fe48:	4ba6      	ldr	r3, [pc, #664]	; (100100e4 <at_ble_event_get+0x2dc>)
1000fe4a:	4798      	blx	r3
1000fe4c:	9002      	str	r0, [sp, #8]
1000fe4e:	2802      	cmp	r0, #2
1000fe50:	d1f2      	bne.n	1000fe38 <at_ble_event_get+0x30>
1000fe52:	e03f      	b.n	1000fed4 <at_ble_event_get+0xcc>
1000fe54:	9804      	ldr	r0, [sp, #16]
1000fe56:	4ba3      	ldr	r3, [pc, #652]	; (100100e4 <at_ble_event_get+0x2dc>)
1000fe58:	4798      	blx	r3
1000fe5a:	9002      	str	r0, [sp, #8]
1000fe5c:	2802      	cmp	r0, #2
1000fe5e:	d039      	beq.n	1000fed4 <at_ble_event_get+0xcc>
1000fe60:	6823      	ldr	r3, [r4, #0]
1000fe62:	2b00      	cmp	r3, #0
1000fe64:	d0f6      	beq.n	1000fe54 <at_ble_event_get+0x4c>
1000fe66:	9b02      	ldr	r3, [sp, #8]
1000fe68:	2bd0      	cmp	r3, #208	; 0xd0
1000fe6a:	d100      	bne.n	1000fe6e <at_ble_event_get+0x66>
1000fe6c:	e2c6      	b.n	100103fc <at_ble_event_get+0x5f4>
1000fe6e:	9b02      	ldr	r3, [sp, #8]
1000fe70:	3b03      	subs	r3, #3
1000fe72:	1e5a      	subs	r2, r3, #1
1000fe74:	4193      	sbcs	r3, r2
1000fe76:	9a02      	ldr	r2, [sp, #8]
1000fe78:	425b      	negs	r3, r3
1000fe7a:	401a      	ands	r2, r3
1000fe7c:	6823      	ldr	r3, [r4, #0]
1000fe7e:	9202      	str	r2, [sp, #8]
1000fe80:	2b00      	cmp	r3, #0
1000fe82:	d100      	bne.n	1000fe86 <at_ble_event_get+0x7e>
1000fe84:	e2c2      	b.n	1001040c <at_ble_event_get+0x604>
1000fe86:	681a      	ldr	r2, [r3, #0]
1000fe88:	68de      	ldr	r6, [r3, #12]
1000fe8a:	6022      	str	r2, [r4, #0]
1000fe8c:	88da      	ldrh	r2, [r3, #6]
1000fe8e:	9201      	str	r2, [sp, #4]
1000fe90:	4a95      	ldr	r2, [pc, #596]	; (100100e8 <at_ble_event_get+0x2e0>)
1000fe92:	889c      	ldrh	r4, [r3, #4]
1000fe94:	6811      	ldr	r1, [r2, #0]
1000fe96:	6013      	str	r3, [r2, #0]
1000fe98:	6019      	str	r1, [r3, #0]
1000fe9a:	4b94      	ldr	r3, [pc, #592]	; (100100ec <at_ble_event_get+0x2e4>)
1000fe9c:	781b      	ldrb	r3, [r3, #0]
1000fe9e:	2b01      	cmp	r3, #1
1000fea0:	d10f      	bne.n	1000fec2 <at_ble_event_get+0xba>
1000fea2:	4b93      	ldr	r3, [pc, #588]	; (100100f0 <at_ble_event_get+0x2e8>)
1000fea4:	4a92      	ldr	r2, [pc, #584]	; (100100f0 <at_ble_event_get+0x2e8>)
1000fea6:	8898      	ldrh	r0, [r3, #4]
1000fea8:	88d9      	ldrh	r1, [r3, #6]
1000feaa:	68d2      	ldr	r2, [r2, #12]
1000feac:	891b      	ldrh	r3, [r3, #8]
1000feae:	4f91      	ldr	r7, [pc, #580]	; (100100f4 <at_ble_event_get+0x2ec>)
1000feb0:	47b8      	blx	r7
1000feb2:	2210      	movs	r2, #16
1000feb4:	4b90      	ldr	r3, [pc, #576]	; (100100f8 <at_ble_event_get+0x2f0>)
1000feb6:	488e      	ldr	r0, [pc, #568]	; (100100f0 <at_ble_event_get+0x2e8>)
1000feb8:	2100      	movs	r1, #0
1000feba:	4798      	blx	r3
1000febc:	2300      	movs	r3, #0
1000febe:	4a8b      	ldr	r2, [pc, #556]	; (100100ec <at_ble_event_get+0x2e4>)
1000fec0:	7013      	strb	r3, [r2, #0]
1000fec2:	9b02      	ldr	r3, [sp, #8]
1000fec4:	2b00      	cmp	r3, #0
1000fec6:	d114      	bne.n	1000fef2 <at_ble_event_get+0xea>
1000fec8:	4b8c      	ldr	r3, [pc, #560]	; (100100fc <at_ble_event_get+0x2f4>)
1000feca:	429c      	cmp	r4, r3
1000fecc:	d009      	beq.n	1000fee2 <at_ble_event_get+0xda>
1000fece:	4b8c      	ldr	r3, [pc, #560]	; (10010100 <at_ble_event_get+0x2f8>)
1000fed0:	429c      	cmp	r4, r3
1000fed2:	d127      	bne.n	1000ff24 <at_ble_event_get+0x11c>
1000fed4:	233a      	movs	r3, #58	; 0x3a
1000fed6:	9a03      	ldr	r2, [sp, #12]
1000fed8:	7013      	strb	r3, [r2, #0]
1000feda:	2300      	movs	r3, #0
1000fedc:	9302      	str	r3, [sp, #8]
1000fede:	1c1d      	adds	r5, r3, #0
1000fee0:	e007      	b.n	1000fef2 <at_ble_event_get+0xea>
1000fee2:	9b01      	ldr	r3, [sp, #4]
1000fee4:	42a3      	cmp	r3, r4
1000fee6:	d000      	beq.n	1000feea <at_ble_event_get+0xe2>
1000fee8:	e28a      	b.n	10010400 <at_ble_event_get+0x5f8>
1000feea:	2338      	movs	r3, #56	; 0x38
1000feec:	9a03      	ldr	r2, [sp, #12]
1000feee:	7013      	strb	r3, [r2, #0]
1000fef0:	602e      	str	r6, [r5, #0]
1000fef2:	9b03      	ldr	r3, [sp, #12]
1000fef4:	781b      	ldrb	r3, [r3, #0]
1000fef6:	2b3b      	cmp	r3, #59	; 0x3b
1000fef8:	d101      	bne.n	1000fefe <at_ble_event_get+0xf6>
1000fefa:	4b82      	ldr	r3, [pc, #520]	; (10010104 <at_ble_event_get+0x2fc>)
1000fefc:	4798      	blx	r3
1000fefe:	9b03      	ldr	r3, [sp, #12]
1000ff00:	781b      	ldrb	r3, [r3, #0]
1000ff02:	2b3b      	cmp	r3, #59	; 0x3b
1000ff04:	d003      	beq.n	1000ff0e <at_ble_event_get+0x106>
1000ff06:	9b05      	ldr	r3, [sp, #20]
1000ff08:	3303      	adds	r3, #3
1000ff0a:	d904      	bls.n	1000ff16 <at_ble_event_get+0x10e>
1000ff0c:	e283      	b.n	10010416 <at_ble_event_get+0x60e>
1000ff0e:	9b02      	ldr	r3, [sp, #8]
1000ff10:	2b00      	cmp	r3, #0
1000ff12:	d088      	beq.n	1000fe26 <at_ble_event_get+0x1e>
1000ff14:	e7f7      	b.n	1000ff06 <at_ble_event_get+0xfe>
1000ff16:	9b02      	ldr	r3, [sp, #8]
1000ff18:	2bd0      	cmp	r3, #208	; 0xd0
1000ff1a:	d100      	bne.n	1000ff1e <at_ble_event_get+0x116>
1000ff1c:	e27b      	b.n	10010416 <at_ble_event_get+0x60e>
1000ff1e:	4b7a      	ldr	r3, [pc, #488]	; (10010108 <at_ble_event_get+0x300>)
1000ff20:	4798      	blx	r3
1000ff22:	e278      	b.n	10010416 <at_ble_event_get+0x60e>
1000ff24:	9b01      	ldr	r3, [sp, #4]
1000ff26:	2bbb      	cmp	r3, #187	; 0xbb
1000ff28:	d125      	bne.n	1000ff76 <at_ble_event_get+0x16e>
1000ff2a:	2cbb      	cmp	r4, #187	; 0xbb
1000ff2c:	d123      	bne.n	1000ff76 <at_ble_event_get+0x16e>
1000ff2e:	466b      	mov	r3, sp
1000ff30:	891b      	ldrh	r3, [r3, #8]
1000ff32:	80ab      	strh	r3, [r5, #4]
1000ff34:	78b3      	ldrb	r3, [r6, #2]
1000ff36:	7872      	ldrb	r2, [r6, #1]
1000ff38:	78f0      	ldrb	r0, [r6, #3]
1000ff3a:	021b      	lsls	r3, r3, #8
1000ff3c:	4313      	orrs	r3, r2
1000ff3e:	7971      	ldrb	r1, [r6, #5]
1000ff40:	7932      	ldrb	r2, [r6, #4]
1000ff42:	70a8      	strb	r0, [r5, #2]
1000ff44:	4871      	ldr	r0, [pc, #452]	; (1001010c <at_ble_event_get+0x304>)
1000ff46:	802b      	strh	r3, [r5, #0]
1000ff48:	4283      	cmp	r3, r0
1000ff4a:	d806      	bhi.n	1000ff5a <at_ble_event_get+0x152>
1000ff4c:	4a70      	ldr	r2, [pc, #448]	; (10010110 <at_ble_event_get+0x308>)
1000ff4e:	4293      	cmp	r3, r2
1000ff50:	d20b      	bcs.n	1000ff6a <at_ble_event_get+0x162>
1000ff52:	4a70      	ldr	r2, [pc, #448]	; (10010114 <at_ble_event_get+0x30c>)
1000ff54:	4293      	cmp	r3, r2
1000ff56:	d008      	beq.n	1000ff6a <at_ble_event_get+0x162>
1000ff58:	e009      	b.n	1000ff6e <at_ble_event_get+0x166>
1000ff5a:	486f      	ldr	r0, [pc, #444]	; (10010118 <at_ble_event_get+0x310>)
1000ff5c:	4283      	cmp	r3, r0
1000ff5e:	d106      	bne.n	1000ff6e <at_ble_event_get+0x166>
1000ff60:	020b      	lsls	r3, r1, #8
1000ff62:	4313      	orrs	r3, r2
1000ff64:	80ab      	strh	r3, [r5, #4]
1000ff66:	2337      	movs	r3, #55	; 0x37
1000ff68:	e002      	b.n	1000ff70 <at_ble_event_get+0x168>
1000ff6a:	2336      	movs	r3, #54	; 0x36
1000ff6c:	e000      	b.n	1000ff70 <at_ble_event_get+0x168>
1000ff6e:	2300      	movs	r3, #0
1000ff70:	9a03      	ldr	r2, [sp, #12]
1000ff72:	7013      	strb	r3, [r2, #0]
1000ff74:	e7bd      	b.n	1000fef2 <at_ble_event_get+0xea>
1000ff76:	4b69      	ldr	r3, [pc, #420]	; (1001011c <at_ble_event_get+0x314>)
1000ff78:	429c      	cmp	r4, r3
1000ff7a:	d100      	bne.n	1000ff7e <at_ble_event_get+0x176>
1000ff7c:	e144      	b.n	10010208 <at_ble_event_get+0x400>
1000ff7e:	d865      	bhi.n	1001004c <at_ble_event_get+0x244>
1000ff80:	4b67      	ldr	r3, [pc, #412]	; (10010120 <at_ble_event_get+0x318>)
1000ff82:	429c      	cmp	r4, r3
1000ff84:	d100      	bne.n	1000ff88 <at_ble_event_get+0x180>
1000ff86:	e1d5      	b.n	10010334 <at_ble_event_get+0x52c>
1000ff88:	d82f      	bhi.n	1000ffea <at_ble_event_get+0x1e2>
1000ff8a:	4b66      	ldr	r3, [pc, #408]	; (10010124 <at_ble_event_get+0x31c>)
1000ff8c:	429c      	cmp	r4, r3
1000ff8e:	d100      	bne.n	1000ff92 <at_ble_event_get+0x18a>
1000ff90:	e1e0      	b.n	10010354 <at_ble_event_get+0x54c>
1000ff92:	d813      	bhi.n	1000ffbc <at_ble_event_get+0x1b4>
1000ff94:	4b64      	ldr	r3, [pc, #400]	; (10010128 <at_ble_event_get+0x320>)
1000ff96:	429c      	cmp	r4, r3
1000ff98:	d100      	bne.n	1000ff9c <at_ble_event_get+0x194>
1000ff9a:	e1a3      	b.n	100102e4 <at_ble_event_get+0x4dc>
1000ff9c:	d804      	bhi.n	1000ffa8 <at_ble_event_get+0x1a0>
1000ff9e:	2638      	movs	r6, #56	; 0x38
1000ffa0:	42b4      	cmp	r4, r6
1000ffa2:	d100      	bne.n	1000ffa6 <at_ble_event_get+0x19e>
1000ffa4:	e225      	b.n	100103f2 <at_ble_event_get+0x5ea>
1000ffa6:	e117      	b.n	100101d8 <at_ble_event_get+0x3d0>
1000ffa8:	4b60      	ldr	r3, [pc, #384]	; (1001012c <at_ble_event_get+0x324>)
1000ffaa:	429c      	cmp	r4, r3
1000ffac:	d100      	bne.n	1000ffb0 <at_ble_event_get+0x1a8>
1000ffae:	e19f      	b.n	100102f0 <at_ble_event_get+0x4e8>
1000ffb0:	33fe      	adds	r3, #254	; 0xfe
1000ffb2:	33ff      	adds	r3, #255	; 0xff
1000ffb4:	429c      	cmp	r4, r3
1000ffb6:	d100      	bne.n	1000ffba <at_ble_event_get+0x1b2>
1000ffb8:	e1d3      	b.n	10010362 <at_ble_event_get+0x55a>
1000ffba:	e10d      	b.n	100101d8 <at_ble_event_get+0x3d0>
1000ffbc:	4b5c      	ldr	r3, [pc, #368]	; (10010130 <at_ble_event_get+0x328>)
1000ffbe:	429c      	cmp	r4, r3
1000ffc0:	d100      	bne.n	1000ffc4 <at_ble_event_get+0x1bc>
1000ffc2:	e1a9      	b.n	10010318 <at_ble_event_get+0x510>
1000ffc4:	d808      	bhi.n	1000ffd8 <at_ble_event_get+0x1d0>
1000ffc6:	4b5b      	ldr	r3, [pc, #364]	; (10010134 <at_ble_event_get+0x32c>)
1000ffc8:	429c      	cmp	r4, r3
1000ffca:	d100      	bne.n	1000ffce <at_ble_event_get+0x1c6>
1000ffcc:	e196      	b.n	100102fc <at_ble_event_get+0x4f4>
1000ffce:	4b5a      	ldr	r3, [pc, #360]	; (10010138 <at_ble_event_get+0x330>)
1000ffd0:	429c      	cmp	r4, r3
1000ffd2:	d100      	bne.n	1000ffd6 <at_ble_event_get+0x1ce>
1000ffd4:	e199      	b.n	1001030a <at_ble_event_get+0x502>
1000ffd6:	e0ff      	b.n	100101d8 <at_ble_event_get+0x3d0>
1000ffd8:	4b58      	ldr	r3, [pc, #352]	; (1001013c <at_ble_event_get+0x334>)
1000ffda:	429c      	cmp	r4, r3
1000ffdc:	d100      	bne.n	1000ffe0 <at_ble_event_get+0x1d8>
1000ffde:	e1a2      	b.n	10010326 <at_ble_event_get+0x51e>
1000ffe0:	4b57      	ldr	r3, [pc, #348]	; (10010140 <at_ble_event_get+0x338>)
1000ffe2:	429c      	cmp	r4, r3
1000ffe4:	d100      	bne.n	1000ffe8 <at_ble_event_get+0x1e0>
1000ffe6:	e1d4      	b.n	10010392 <at_ble_event_get+0x58a>
1000ffe8:	e0f6      	b.n	100101d8 <at_ble_event_get+0x3d0>
1000ffea:	4b56      	ldr	r3, [pc, #344]	; (10010144 <at_ble_event_get+0x33c>)
1000ffec:	429c      	cmp	r4, r3
1000ffee:	d100      	bne.n	1000fff2 <at_ble_event_get+0x1ea>
1000fff0:	e1c8      	b.n	10010384 <at_ble_event_get+0x57c>
1000fff2:	d812      	bhi.n	1001001a <at_ble_event_get+0x212>
1000fff4:	4b54      	ldr	r3, [pc, #336]	; (10010148 <at_ble_event_get+0x340>)
1000fff6:	429c      	cmp	r4, r3
1000fff8:	d100      	bne.n	1000fffc <at_ble_event_get+0x1f4>
1000fffa:	e1d1      	b.n	100103a0 <at_ble_event_get+0x598>
1000fffc:	d804      	bhi.n	10010008 <at_ble_event_get+0x200>
1000fffe:	4b53      	ldr	r3, [pc, #332]	; (1001014c <at_ble_event_get+0x344>)
10010000:	429c      	cmp	r4, r3
10010002:	d100      	bne.n	10010006 <at_ble_event_get+0x1fe>
10010004:	e19b      	b.n	1001033e <at_ble_event_get+0x536>
10010006:	e0e7      	b.n	100101d8 <at_ble_event_get+0x3d0>
10010008:	4b51      	ldr	r3, [pc, #324]	; (10010150 <at_ble_event_get+0x348>)
1001000a:	429c      	cmp	r4, r3
1001000c:	d100      	bne.n	10010010 <at_ble_event_get+0x208>
1001000e:	e1ad      	b.n	1001036c <at_ble_event_get+0x564>
10010010:	4b50      	ldr	r3, [pc, #320]	; (10010154 <at_ble_event_get+0x34c>)
10010012:	429c      	cmp	r4, r3
10010014:	d100      	bne.n	10010018 <at_ble_event_get+0x210>
10010016:	e1b0      	b.n	1001037a <at_ble_event_get+0x572>
10010018:	e0de      	b.n	100101d8 <at_ble_event_get+0x3d0>
1001001a:	4b4f      	ldr	r3, [pc, #316]	; (10010158 <at_ble_event_get+0x350>)
1001001c:	429c      	cmp	r4, r3
1001001e:	d100      	bne.n	10010022 <at_ble_event_get+0x21a>
10010020:	e0e0      	b.n	100101e4 <at_ble_event_get+0x3dc>
10010022:	d809      	bhi.n	10010038 <at_ble_event_get+0x230>
10010024:	3b08      	subs	r3, #8
10010026:	429c      	cmp	r4, r3
10010028:	d100      	bne.n	1001002c <at_ble_event_get+0x224>
1001002a:	e0d7      	b.n	100101dc <at_ble_event_get+0x3d4>
1001002c:	4b4b      	ldr	r3, [pc, #300]	; (1001015c <at_ble_event_get+0x354>)
1001002e:	2639      	movs	r6, #57	; 0x39
10010030:	429c      	cmp	r4, r3
10010032:	d100      	bne.n	10010036 <at_ble_event_get+0x22e>
10010034:	e1dd      	b.n	100103f2 <at_ble_event_get+0x5ea>
10010036:	e0cf      	b.n	100101d8 <at_ble_event_get+0x3d0>
10010038:	23d1      	movs	r3, #209	; 0xd1
1001003a:	011b      	lsls	r3, r3, #4
1001003c:	429c      	cmp	r4, r3
1001003e:	d100      	bne.n	10010042 <at_ble_event_get+0x23a>
10010040:	e0d6      	b.n	100101f0 <at_ble_event_get+0x3e8>
10010042:	4b47      	ldr	r3, [pc, #284]	; (10010160 <at_ble_event_get+0x358>)
10010044:	429c      	cmp	r4, r3
10010046:	d100      	bne.n	1001004a <at_ble_event_get+0x242>
10010048:	e0d8      	b.n	100101fc <at_ble_event_get+0x3f4>
1001004a:	e0c5      	b.n	100101d8 <at_ble_event_get+0x3d0>
1001004c:	4b45      	ldr	r3, [pc, #276]	; (10010164 <at_ble_event_get+0x35c>)
1001004e:	429c      	cmp	r4, r3
10010050:	d100      	bne.n	10010054 <at_ble_event_get+0x24c>
10010052:	e117      	b.n	10010284 <at_ble_event_get+0x47c>
10010054:	d82e      	bhi.n	100100b4 <at_ble_event_get+0x2ac>
10010056:	4b44      	ldr	r3, [pc, #272]	; (10010168 <at_ble_event_get+0x360>)
10010058:	429c      	cmp	r4, r3
1001005a:	d100      	bne.n	1001005e <at_ble_event_get+0x256>
1001005c:	e13d      	b.n	100102da <at_ble_event_get+0x4d2>
1001005e:	d812      	bhi.n	10010086 <at_ble_event_get+0x27e>
10010060:	4b42      	ldr	r3, [pc, #264]	; (1001016c <at_ble_event_get+0x364>)
10010062:	429c      	cmp	r4, r3
10010064:	d100      	bne.n	10010068 <at_ble_event_get+0x260>
10010066:	e0e8      	b.n	1001023a <at_ble_event_get+0x432>
10010068:	d804      	bhi.n	10010074 <at_ble_event_get+0x26c>
1001006a:	3b03      	subs	r3, #3
1001006c:	429c      	cmp	r4, r3
1001006e:	d100      	bne.n	10010072 <at_ble_event_get+0x26a>
10010070:	e0d0      	b.n	10010214 <at_ble_event_get+0x40c>
10010072:	e0b1      	b.n	100101d8 <at_ble_event_get+0x3d0>
10010074:	4b3e      	ldr	r3, [pc, #248]	; (10010170 <at_ble_event_get+0x368>)
10010076:	429c      	cmp	r4, r3
10010078:	d100      	bne.n	1001007c <at_ble_event_get+0x274>
1001007a:	e0d0      	b.n	1001021e <at_ble_event_get+0x416>
1001007c:	4b3d      	ldr	r3, [pc, #244]	; (10010174 <at_ble_event_get+0x36c>)
1001007e:	429c      	cmp	r4, r3
10010080:	d100      	bne.n	10010084 <at_ble_event_get+0x27c>
10010082:	e0f9      	b.n	10010278 <at_ble_event_get+0x470>
10010084:	e0a8      	b.n	100101d8 <at_ble_event_get+0x3d0>
10010086:	4b3c      	ldr	r3, [pc, #240]	; (10010178 <at_ble_event_get+0x370>)
10010088:	429c      	cmp	r4, r3
1001008a:	d100      	bne.n	1001008e <at_ble_event_get+0x286>
1001008c:	e0db      	b.n	10010246 <at_ble_event_get+0x43e>
1001008e:	d808      	bhi.n	100100a2 <at_ble_event_get+0x29a>
10010090:	4b3a      	ldr	r3, [pc, #232]	; (1001017c <at_ble_event_get+0x374>)
10010092:	429c      	cmp	r4, r3
10010094:	d100      	bne.n	10010098 <at_ble_event_get+0x290>
10010096:	e11b      	b.n	100102d0 <at_ble_event_get+0x4c8>
10010098:	4b39      	ldr	r3, [pc, #228]	; (10010180 <at_ble_event_get+0x378>)
1001009a:	429c      	cmp	r4, r3
1001009c:	d100      	bne.n	100100a0 <at_ble_event_get+0x298>
1001009e:	e0d8      	b.n	10010252 <at_ble_event_get+0x44a>
100100a0:	e09a      	b.n	100101d8 <at_ble_event_get+0x3d0>
100100a2:	4b38      	ldr	r3, [pc, #224]	; (10010184 <at_ble_event_get+0x37c>)
100100a4:	429c      	cmp	r4, r3
100100a6:	d100      	bne.n	100100aa <at_ble_event_get+0x2a2>
100100a8:	e0d8      	b.n	1001025c <at_ble_event_get+0x454>
100100aa:	4b37      	ldr	r3, [pc, #220]	; (10010188 <at_ble_event_get+0x380>)
100100ac:	429c      	cmp	r4, r3
100100ae:	d100      	bne.n	100100b2 <at_ble_event_get+0x2aa>
100100b0:	e0db      	b.n	1001026a <at_ble_event_get+0x462>
100100b2:	e091      	b.n	100101d8 <at_ble_event_get+0x3d0>
100100b4:	4b35      	ldr	r3, [pc, #212]	; (1001018c <at_ble_event_get+0x384>)
100100b6:	429c      	cmp	r4, r3
100100b8:	d100      	bne.n	100100bc <at_ble_event_get+0x2b4>
100100ba:	e0f7      	b.n	100102ac <at_ble_event_get+0x4a4>
100100bc:	d876      	bhi.n	100101ac <at_ble_event_get+0x3a4>
100100be:	4b34      	ldr	r3, [pc, #208]	; (10010190 <at_ble_event_get+0x388>)
100100c0:	429c      	cmp	r4, r3
100100c2:	d100      	bne.n	100100c6 <at_ble_event_get+0x2be>
100100c4:	e0f8      	b.n	100102b8 <at_ble_event_get+0x4b0>
100100c6:	d869      	bhi.n	1001019c <at_ble_event_get+0x394>
100100c8:	4b32      	ldr	r3, [pc, #200]	; (10010194 <at_ble_event_get+0x38c>)
100100ca:	429c      	cmp	r4, r3
100100cc:	d100      	bne.n	100100d0 <at_ble_event_get+0x2c8>
100100ce:	e0e0      	b.n	10010292 <at_ble_event_get+0x48a>
100100d0:	4b31      	ldr	r3, [pc, #196]	; (10010198 <at_ble_event_get+0x390>)
100100d2:	429c      	cmp	r4, r3
100100d4:	d100      	bne.n	100100d8 <at_ble_event_get+0x2d0>
100100d6:	e0a9      	b.n	1001022c <at_ble_event_get+0x424>
100100d8:	e07e      	b.n	100101d8 <at_ble_event_get+0x3d0>
100100da:	46c0      	nop			; (mov r8, r8)
100100dc:	1001180d 	.word	0x1001180d
100100e0:	10019470 	.word	0x10019470
100100e4:	1000f4ad 	.word	0x1000f4ad
100100e8:	10019474 	.word	0x10019474
100100ec:	1001946c 	.word	0x1001946c
100100f0:	1001945c 	.word	0x1001945c
100100f4:	1000fcf1 	.word	0x1000fcf1
100100f8:	10015225 	.word	0x10015225
100100fc:	0000ffff 	.word	0x0000ffff
10010100:	0000fffe 	.word	0x0000fffe
10010104:	1000f725 	.word	0x1000f725
10010108:	1001180f 	.word	0x1001180f
1001010c:	0000201e 	.word	0x0000201e
10010110:	0000201d 	.word	0x0000201d
10010114:	00000c03 	.word	0x00000c03
10010118:	0000201f 	.word	0x0000201f
1001011c:	00000d1c 	.word	0x00000d1c
10010120:	00000c0c 	.word	0x00000c0c
10010124:	00000c02 	.word	0x00000c02
10010128:	00000a02 	.word	0x00000a02
1001012c:	00000a03 	.word	0x00000a03
10010130:	00000c06 	.word	0x00000c06
10010134:	00000c04 	.word	0x00000c04
10010138:	00000c05 	.word	0x00000c05
1001013c:	00000c07 	.word	0x00000c07
10010140:	00000c09 	.word	0x00000c09
10010144:	00000c17 	.word	0x00000c17
10010148:	00000c12 	.word	0x00000c12
1001014c:	00000c0d 	.word	0x00000c0d
10010150:	00000c13 	.word	0x00000c13
10010154:	00000c15 	.word	0x00000c15
10010158:	00000d08 	.word	0x00000d08
1001015c:	00000d01 	.word	0x00000d01
10010160:	00000d15 	.word	0x00000d15
10010164:	00000e1b 	.word	0x00000e1b
10010168:	00000e0f 	.word	0x00000e0f
1001016c:	00000e03 	.word	0x00000e03
10010170:	00000e06 	.word	0x00000e06
10010174:	00000e0a 	.word	0x00000e0a
10010178:	00000e15 	.word	0x00000e15
1001017c:	00000e11 	.word	0x00000e11
10010180:	00000e13 	.word	0x00000e13
10010184:	00000e17 	.word	0x00000e17
10010188:	00000e19 	.word	0x00000e19
1001018c:	00000e27 	.word	0x00000e27
10010190:	00000e21 	.word	0x00000e21
10010194:	00000e1c 	.word	0x00000e1c
10010198:	00000e1d 	.word	0x00000e1d
1001019c:	4b9f      	ldr	r3, [pc, #636]	; (1001041c <at_ble_event_get+0x614>)
1001019e:	429c      	cmp	r4, r3
100101a0:	d07e      	beq.n	100102a0 <at_ble_event_get+0x498>
100101a2:	4b9f      	ldr	r3, [pc, #636]	; (10010420 <at_ble_event_get+0x618>)
100101a4:	429c      	cmp	r4, r3
100101a6:	d100      	bne.n	100101aa <at_ble_event_get+0x3a2>
100101a8:	e08c      	b.n	100102c4 <at_ble_event_get+0x4bc>
100101aa:	e015      	b.n	100101d8 <at_ble_event_get+0x3d0>
100101ac:	4b9d      	ldr	r3, [pc, #628]	; (10010424 <at_ble_event_get+0x61c>)
100101ae:	429c      	cmp	r4, r3
100101b0:	d100      	bne.n	100101b4 <at_ble_event_get+0x3ac>
100101b2:	e10a      	b.n	100103ca <at_ble_event_get+0x5c2>
100101b4:	d808      	bhi.n	100101c8 <at_ble_event_get+0x3c0>
100101b6:	4b9c      	ldr	r3, [pc, #624]	; (10010428 <at_ble_event_get+0x620>)
100101b8:	429c      	cmp	r4, r3
100101ba:	d100      	bne.n	100101be <at_ble_event_get+0x3b6>
100101bc:	e0f7      	b.n	100103ae <at_ble_event_get+0x5a6>
100101be:	4b9b      	ldr	r3, [pc, #620]	; (1001042c <at_ble_event_get+0x624>)
100101c0:	429c      	cmp	r4, r3
100101c2:	d100      	bne.n	100101c6 <at_ble_event_get+0x3be>
100101c4:	e0fa      	b.n	100103bc <at_ble_event_get+0x5b4>
100101c6:	e007      	b.n	100101d8 <at_ble_event_get+0x3d0>
100101c8:	4b99      	ldr	r3, [pc, #612]	; (10010430 <at_ble_event_get+0x628>)
100101ca:	429c      	cmp	r4, r3
100101cc:	d100      	bne.n	100101d0 <at_ble_event_get+0x3c8>
100101ce:	e103      	b.n	100103d8 <at_ble_event_get+0x5d0>
100101d0:	4b98      	ldr	r3, [pc, #608]	; (10010434 <at_ble_event_get+0x62c>)
100101d2:	429c      	cmp	r4, r3
100101d4:	d100      	bne.n	100101d8 <at_ble_event_get+0x3d0>
100101d6:	e106      	b.n	100103e6 <at_ble_event_get+0x5de>
100101d8:	2600      	movs	r6, #0
100101da:	e10a      	b.n	100103f2 <at_ble_event_get+0x5ea>
100101dc:	1c30      	adds	r0, r6, #0
100101de:	1c29      	adds	r1, r5, #0
100101e0:	4b95      	ldr	r3, [pc, #596]	; (10010438 <at_ble_event_get+0x630>)
100101e2:	e014      	b.n	1001020e <at_ble_event_get+0x406>
100101e4:	1c30      	adds	r0, r6, #0
100101e6:	1c29      	adds	r1, r5, #0
100101e8:	4b94      	ldr	r3, [pc, #592]	; (1001043c <at_ble_event_get+0x634>)
100101ea:	4798      	blx	r3
100101ec:	2604      	movs	r6, #4
100101ee:	e100      	b.n	100103f2 <at_ble_event_get+0x5ea>
100101f0:	1c30      	adds	r0, r6, #0
100101f2:	1c29      	adds	r1, r5, #0
100101f4:	4b92      	ldr	r3, [pc, #584]	; (10010440 <at_ble_event_get+0x638>)
100101f6:	4798      	blx	r3
100101f8:	2601      	movs	r6, #1
100101fa:	e0fa      	b.n	100103f2 <at_ble_event_get+0x5ea>
100101fc:	1c30      	adds	r0, r6, #0
100101fe:	1c29      	adds	r1, r5, #0
10010200:	4b90      	ldr	r3, [pc, #576]	; (10010444 <at_ble_event_get+0x63c>)
10010202:	4798      	blx	r3
10010204:	260f      	movs	r6, #15
10010206:	e0f4      	b.n	100103f2 <at_ble_event_get+0x5ea>
10010208:	1c30      	adds	r0, r6, #0
1001020a:	1c29      	adds	r1, r5, #0
1001020c:	4b8e      	ldr	r3, [pc, #568]	; (10010448 <at_ble_event_get+0x640>)
1001020e:	4798      	blx	r3
10010210:	1c06      	adds	r6, r0, #0
10010212:	e0ee      	b.n	100103f2 <at_ble_event_get+0x5ea>
10010214:	9801      	ldr	r0, [sp, #4]
10010216:	1c31      	adds	r1, r6, #0
10010218:	1c2a      	adds	r2, r5, #0
1001021a:	4b8c      	ldr	r3, [pc, #560]	; (1001044c <at_ble_event_get+0x644>)
1001021c:	e017      	b.n	1001024e <at_ble_event_get+0x446>
1001021e:	1c31      	adds	r1, r6, #0
10010220:	9801      	ldr	r0, [sp, #4]
10010222:	1c2a      	adds	r2, r5, #0
10010224:	4b8a      	ldr	r3, [pc, #552]	; (10010450 <at_ble_event_get+0x648>)
10010226:	4798      	blx	r3
10010228:	2611      	movs	r6, #17
1001022a:	e0e2      	b.n	100103f2 <at_ble_event_get+0x5ea>
1001022c:	1c31      	adds	r1, r6, #0
1001022e:	9801      	ldr	r0, [sp, #4]
10010230:	1c2a      	adds	r2, r5, #0
10010232:	4b88      	ldr	r3, [pc, #544]	; (10010454 <at_ble_event_get+0x64c>)
10010234:	4798      	blx	r3
10010236:	2612      	movs	r6, #18
10010238:	e0db      	b.n	100103f2 <at_ble_event_get+0x5ea>
1001023a:	1c30      	adds	r0, r6, #0
1001023c:	1c29      	adds	r1, r5, #0
1001023e:	4b86      	ldr	r3, [pc, #536]	; (10010458 <at_ble_event_get+0x650>)
10010240:	4798      	blx	r3
10010242:	2606      	movs	r6, #6
10010244:	e0d5      	b.n	100103f2 <at_ble_event_get+0x5ea>
10010246:	1c31      	adds	r1, r6, #0
10010248:	1c2a      	adds	r2, r5, #0
1001024a:	9801      	ldr	r0, [sp, #4]
1001024c:	4b83      	ldr	r3, [pc, #524]	; (1001045c <at_ble_event_get+0x654>)
1001024e:	4798      	blx	r3
10010250:	e7de      	b.n	10010210 <at_ble_event_get+0x408>
10010252:	9801      	ldr	r0, [sp, #4]
10010254:	1c31      	adds	r1, r6, #0
10010256:	1c2a      	adds	r2, r5, #0
10010258:	4b81      	ldr	r3, [pc, #516]	; (10010460 <at_ble_event_get+0x658>)
1001025a:	e7f8      	b.n	1001024e <at_ble_event_get+0x446>
1001025c:	1c31      	adds	r1, r6, #0
1001025e:	9801      	ldr	r0, [sp, #4]
10010260:	1c2a      	adds	r2, r5, #0
10010262:	4b80      	ldr	r3, [pc, #512]	; (10010464 <at_ble_event_get+0x65c>)
10010264:	4798      	blx	r3
10010266:	260d      	movs	r6, #13
10010268:	e0c3      	b.n	100103f2 <at_ble_event_get+0x5ea>
1001026a:	1c31      	adds	r1, r6, #0
1001026c:	9801      	ldr	r0, [sp, #4]
1001026e:	1c2a      	adds	r2, r5, #0
10010270:	4b7d      	ldr	r3, [pc, #500]	; (10010468 <at_ble_event_get+0x660>)
10010272:	4798      	blx	r3
10010274:	260e      	movs	r6, #14
10010276:	e0bc      	b.n	100103f2 <at_ble_event_get+0x5ea>
10010278:	9801      	ldr	r0, [sp, #4]
1001027a:	1c31      	adds	r1, r6, #0
1001027c:	1c2a      	adds	r2, r5, #0
1001027e:	4b7b      	ldr	r3, [pc, #492]	; (1001046c <at_ble_event_get+0x664>)
10010280:	4798      	blx	r3
10010282:	e084      	b.n	1001038e <at_ble_event_get+0x586>
10010284:	1c31      	adds	r1, r6, #0
10010286:	9801      	ldr	r0, [sp, #4]
10010288:	1c2a      	adds	r2, r5, #0
1001028a:	4b79      	ldr	r3, [pc, #484]	; (10010470 <at_ble_event_get+0x668>)
1001028c:	4798      	blx	r3
1001028e:	260b      	movs	r6, #11
10010290:	e0af      	b.n	100103f2 <at_ble_event_get+0x5ea>
10010292:	1c31      	adds	r1, r6, #0
10010294:	9801      	ldr	r0, [sp, #4]
10010296:	1c2a      	adds	r2, r5, #0
10010298:	4b76      	ldr	r3, [pc, #472]	; (10010474 <at_ble_event_get+0x66c>)
1001029a:	4798      	blx	r3
1001029c:	2610      	movs	r6, #16
1001029e:	e0a8      	b.n	100103f2 <at_ble_event_get+0x5ea>
100102a0:	1c30      	adds	r0, r6, #0
100102a2:	1c29      	adds	r1, r5, #0
100102a4:	4b74      	ldr	r3, [pc, #464]	; (10010478 <at_ble_event_get+0x670>)
100102a6:	4798      	blx	r3
100102a8:	2628      	movs	r6, #40	; 0x28
100102aa:	e0a2      	b.n	100103f2 <at_ble_event_get+0x5ea>
100102ac:	1c30      	adds	r0, r6, #0
100102ae:	1c29      	adds	r1, r5, #0
100102b0:	4b72      	ldr	r3, [pc, #456]	; (1001047c <at_ble_event_get+0x674>)
100102b2:	4798      	blx	r3
100102b4:	2629      	movs	r6, #41	; 0x29
100102b6:	e09c      	b.n	100103f2 <at_ble_event_get+0x5ea>
100102b8:	1c30      	adds	r0, r6, #0
100102ba:	1c29      	adds	r1, r5, #0
100102bc:	4b70      	ldr	r3, [pc, #448]	; (10010480 <at_ble_event_get+0x678>)
100102be:	4798      	blx	r3
100102c0:	2627      	movs	r6, #39	; 0x27
100102c2:	e096      	b.n	100103f2 <at_ble_event_get+0x5ea>
100102c4:	1c30      	adds	r0, r6, #0
100102c6:	1c29      	adds	r1, r5, #0
100102c8:	4b6e      	ldr	r3, [pc, #440]	; (10010484 <at_ble_event_get+0x67c>)
100102ca:	4798      	blx	r3
100102cc:	262a      	movs	r6, #42	; 0x2a
100102ce:	e090      	b.n	100103f2 <at_ble_event_get+0x5ea>
100102d0:	9801      	ldr	r0, [sp, #4]
100102d2:	1c31      	adds	r1, r6, #0
100102d4:	1c2a      	adds	r2, r5, #0
100102d6:	4b6c      	ldr	r3, [pc, #432]	; (10010488 <at_ble_event_get+0x680>)
100102d8:	e7b9      	b.n	1001024e <at_ble_event_get+0x446>
100102da:	9801      	ldr	r0, [sp, #4]
100102dc:	1c31      	adds	r1, r6, #0
100102de:	1c2a      	adds	r2, r5, #0
100102e0:	4b6a      	ldr	r3, [pc, #424]	; (1001048c <at_ble_event_get+0x684>)
100102e2:	e7b4      	b.n	1001024e <at_ble_event_get+0x446>
100102e4:	1c30      	adds	r0, r6, #0
100102e6:	1c29      	adds	r1, r5, #0
100102e8:	4b69      	ldr	r3, [pc, #420]	; (10010490 <at_ble_event_get+0x688>)
100102ea:	4798      	blx	r3
100102ec:	262b      	movs	r6, #43	; 0x2b
100102ee:	e080      	b.n	100103f2 <at_ble_event_get+0x5ea>
100102f0:	1c30      	adds	r0, r6, #0
100102f2:	1c29      	adds	r1, r5, #0
100102f4:	4b67      	ldr	r3, [pc, #412]	; (10010494 <at_ble_event_get+0x68c>)
100102f6:	4798      	blx	r3
100102f8:	262c      	movs	r6, #44	; 0x2c
100102fa:	e07a      	b.n	100103f2 <at_ble_event_get+0x5ea>
100102fc:	1c31      	adds	r1, r6, #0
100102fe:	9801      	ldr	r0, [sp, #4]
10010300:	1c2a      	adds	r2, r5, #0
10010302:	4b65      	ldr	r3, [pc, #404]	; (10010498 <at_ble_event_get+0x690>)
10010304:	4798      	blx	r3
10010306:	2613      	movs	r6, #19
10010308:	e073      	b.n	100103f2 <at_ble_event_get+0x5ea>
1001030a:	1c31      	adds	r1, r6, #0
1001030c:	9801      	ldr	r0, [sp, #4]
1001030e:	1c2a      	adds	r2, r5, #0
10010310:	4b62      	ldr	r3, [pc, #392]	; (1001049c <at_ble_event_get+0x694>)
10010312:	4798      	blx	r3
10010314:	2614      	movs	r6, #20
10010316:	e06c      	b.n	100103f2 <at_ble_event_get+0x5ea>
10010318:	1c31      	adds	r1, r6, #0
1001031a:	9801      	ldr	r0, [sp, #4]
1001031c:	1c2a      	adds	r2, r5, #0
1001031e:	4b60      	ldr	r3, [pc, #384]	; (100104a0 <at_ble_event_get+0x698>)
10010320:	4798      	blx	r3
10010322:	2615      	movs	r6, #21
10010324:	e065      	b.n	100103f2 <at_ble_event_get+0x5ea>
10010326:	1c31      	adds	r1, r6, #0
10010328:	9801      	ldr	r0, [sp, #4]
1001032a:	1c2a      	adds	r2, r5, #0
1001032c:	4b5d      	ldr	r3, [pc, #372]	; (100104a4 <at_ble_event_get+0x69c>)
1001032e:	4798      	blx	r3
10010330:	2616      	movs	r6, #22
10010332:	e05e      	b.n	100103f2 <at_ble_event_get+0x5ea>
10010334:	9801      	ldr	r0, [sp, #4]
10010336:	1c31      	adds	r1, r6, #0
10010338:	1c2a      	adds	r2, r5, #0
1001033a:	4b5b      	ldr	r3, [pc, #364]	; (100104a8 <at_ble_event_get+0x6a0>)
1001033c:	e787      	b.n	1001024e <at_ble_event_get+0x446>
1001033e:	1c31      	adds	r1, r6, #0
10010340:	9801      	ldr	r0, [sp, #4]
10010342:	1c2a      	adds	r2, r5, #0
10010344:	4b58      	ldr	r3, [pc, #352]	; (100104a8 <at_ble_event_get+0x6a0>)
10010346:	4798      	blx	r3
10010348:	88a9      	ldrh	r1, [r5, #4]
1001034a:	1c06      	adds	r6, r0, #0
1001034c:	4b57      	ldr	r3, [pc, #348]	; (100104ac <at_ble_event_get+0x6a4>)
1001034e:	8828      	ldrh	r0, [r5, #0]
10010350:	4798      	blx	r3
10010352:	e04e      	b.n	100103f2 <at_ble_event_get+0x5ea>
10010354:	1c31      	adds	r1, r6, #0
10010356:	9801      	ldr	r0, [sp, #4]
10010358:	1c2a      	adds	r2, r5, #0
1001035a:	4b55      	ldr	r3, [pc, #340]	; (100104b0 <at_ble_event_get+0x6a8>)
1001035c:	4798      	blx	r3
1001035e:	2623      	movs	r6, #35	; 0x23
10010360:	e047      	b.n	100103f2 <at_ble_event_get+0x5ea>
10010362:	9801      	ldr	r0, [sp, #4]
10010364:	1c31      	adds	r1, r6, #0
10010366:	1c2a      	adds	r2, r5, #0
10010368:	4b52      	ldr	r3, [pc, #328]	; (100104b4 <at_ble_event_get+0x6ac>)
1001036a:	e770      	b.n	1001024e <at_ble_event_get+0x446>
1001036c:	9b01      	ldr	r3, [sp, #4]
1001036e:	1c30      	adds	r0, r6, #0
10010370:	0a1f      	lsrs	r7, r3, #8
10010372:	802f      	strh	r7, [r5, #0]
10010374:	1c29      	adds	r1, r5, #0
10010376:	4b50      	ldr	r3, [pc, #320]	; (100104b8 <at_ble_event_get+0x6b0>)
10010378:	e749      	b.n	1001020e <at_ble_event_get+0x406>
1001037a:	9801      	ldr	r0, [sp, #4]
1001037c:	1c31      	adds	r1, r6, #0
1001037e:	1c2a      	adds	r2, r5, #0
10010380:	4b4e      	ldr	r3, [pc, #312]	; (100104bc <at_ble_event_get+0x6b4>)
10010382:	e764      	b.n	1001024e <at_ble_event_get+0x446>
10010384:	1c30      	adds	r0, r6, #0
10010386:	1c29      	adds	r1, r5, #0
10010388:	9a01      	ldr	r2, [sp, #4]
1001038a:	4b4d      	ldr	r3, [pc, #308]	; (100104c0 <at_ble_event_get+0x6b8>)
1001038c:	4798      	blx	r3
1001038e:	263b      	movs	r6, #59	; 0x3b
10010390:	e02f      	b.n	100103f2 <at_ble_event_get+0x5ea>
10010392:	1c31      	adds	r1, r6, #0
10010394:	9801      	ldr	r0, [sp, #4]
10010396:	1c2a      	adds	r2, r5, #0
10010398:	4b4a      	ldr	r3, [pc, #296]	; (100104c4 <at_ble_event_get+0x6bc>)
1001039a:	4798      	blx	r3
1001039c:	2618      	movs	r6, #24
1001039e:	e028      	b.n	100103f2 <at_ble_event_get+0x5ea>
100103a0:	1c31      	adds	r1, r6, #0
100103a2:	9801      	ldr	r0, [sp, #4]
100103a4:	1c2a      	adds	r2, r5, #0
100103a6:	4b48      	ldr	r3, [pc, #288]	; (100104c8 <at_ble_event_get+0x6c0>)
100103a8:	4798      	blx	r3
100103aa:	2620      	movs	r6, #32
100103ac:	e021      	b.n	100103f2 <at_ble_event_get+0x5ea>
100103ae:	1c31      	adds	r1, r6, #0
100103b0:	9801      	ldr	r0, [sp, #4]
100103b2:	1c2a      	adds	r2, r5, #0
100103b4:	4b45      	ldr	r3, [pc, #276]	; (100104cc <at_ble_event_get+0x6c4>)
100103b6:	4798      	blx	r3
100103b8:	2633      	movs	r6, #51	; 0x33
100103ba:	e01a      	b.n	100103f2 <at_ble_event_get+0x5ea>
100103bc:	1c31      	adds	r1, r6, #0
100103be:	9801      	ldr	r0, [sp, #4]
100103c0:	1c2a      	adds	r2, r5, #0
100103c2:	4b43      	ldr	r3, [pc, #268]	; (100104d0 <at_ble_event_get+0x6c8>)
100103c4:	4798      	blx	r3
100103c6:	2630      	movs	r6, #48	; 0x30
100103c8:	e013      	b.n	100103f2 <at_ble_event_get+0x5ea>
100103ca:	1c31      	adds	r1, r6, #0
100103cc:	9801      	ldr	r0, [sp, #4]
100103ce:	1c2a      	adds	r2, r5, #0
100103d0:	4b40      	ldr	r3, [pc, #256]	; (100104d4 <at_ble_event_get+0x6cc>)
100103d2:	4798      	blx	r3
100103d4:	2634      	movs	r6, #52	; 0x34
100103d6:	e00c      	b.n	100103f2 <at_ble_event_get+0x5ea>
100103d8:	1c31      	adds	r1, r6, #0
100103da:	9801      	ldr	r0, [sp, #4]
100103dc:	1c2a      	adds	r2, r5, #0
100103de:	4b3e      	ldr	r3, [pc, #248]	; (100104d8 <at_ble_event_get+0x6d0>)
100103e0:	4798      	blx	r3
100103e2:	2635      	movs	r6, #53	; 0x35
100103e4:	e005      	b.n	100103f2 <at_ble_event_get+0x5ea>
100103e6:	1c31      	adds	r1, r6, #0
100103e8:	9801      	ldr	r0, [sp, #4]
100103ea:	1c2a      	adds	r2, r5, #0
100103ec:	4b3b      	ldr	r3, [pc, #236]	; (100104dc <at_ble_event_get+0x6d4>)
100103ee:	4798      	blx	r3
100103f0:	2632      	movs	r6, #50	; 0x32
100103f2:	9b03      	ldr	r3, [sp, #12]
100103f4:	701e      	strb	r6, [r3, #0]
100103f6:	2300      	movs	r3, #0
100103f8:	9302      	str	r3, [sp, #8]
100103fa:	e57a      	b.n	1000fef2 <at_ble_event_get+0xea>
100103fc:	23d0      	movs	r3, #208	; 0xd0
100103fe:	e7fb      	b.n	100103f8 <at_ble_event_get+0x5f0>
10010400:	9b01      	ldr	r3, [sp, #4]
10010402:	9e02      	ldr	r6, [sp, #8]
10010404:	2bbb      	cmp	r3, #187	; 0xbb
10010406:	d000      	beq.n	1001040a <at_ble_event_get+0x602>
10010408:	e6e6      	b.n	100101d8 <at_ble_event_get+0x3d0>
1001040a:	e7f2      	b.n	100103f2 <at_ble_event_get+0x5ea>
1001040c:	9b02      	ldr	r3, [sp, #8]
1001040e:	2b00      	cmp	r3, #0
10010410:	d000      	beq.n	10010414 <at_ble_event_get+0x60c>
10010412:	e56e      	b.n	1000fef2 <at_ble_event_get+0xea>
10010414:	e6e0      	b.n	100101d8 <at_ble_event_get+0x3d0>
10010416:	9802      	ldr	r0, [sp, #8]
10010418:	b007      	add	sp, #28
1001041a:	bdf0      	pop	{r4, r5, r6, r7, pc}
1001041c:	00000e22 	.word	0x00000e22
10010420:	00000e25 	.word	0x00000e25
10010424:	00001b05 	.word	0x00001b05
10010428:	00001b01 	.word	0x00001b01
1001042c:	00001b03 	.word	0x00001b03
10010430:	00001b06 	.word	0x00001b06
10010434:	00001b08 	.word	0x00001b08
10010438:	10012639 	.word	0x10012639
1001043c:	1001261d 	.word	0x1001261d
10010440:	100128b9 	.word	0x100128b9
10010444:	100129a9 	.word	0x100129a9
10010448:	100129cd 	.word	0x100129cd
1001044c:	100119b1 	.word	0x100119b1
10010450:	10012231 	.word	0x10012231
10010454:	100122ad 	.word	0x100122ad
10010458:	10011c69 	.word	0x10011c69
1001045c:	10011d05 	.word	0x10011d05
10010460:	10011ddd 	.word	0x10011ddd
10010464:	10012065 	.word	0x10012065
10010468:	10012105 	.word	0x10012105
1001046c:	100121bd 	.word	0x100121bd
10010470:	100121e5 	.word	0x100121e5
10010474:	100121fb 	.word	0x100121fb
10010478:	100122c5 	.word	0x100122c5
1001047c:	100122f3 	.word	0x100122f3
10010480:	10012309 	.word	0x10012309
10010484:	10012333 	.word	0x10012333
10010488:	10012161 	.word	0x10012161
1001048c:	1001218b 	.word	0x1001218b
10010490:	100113f1 	.word	0x100113f1
10010494:	1001141d 	.word	0x1001141d
10010498:	10012bed 	.word	0x10012bed
1001049c:	10012c29 	.word	0x10012c29
100104a0:	10012c71 	.word	0x10012c71
100104a4:	10012cb5 	.word	0x10012cb5
100104a8:	10012ce9 	.word	0x10012ce9
100104ac:	10012bad 	.word	0x10012bad
100104b0:	10012db5 	.word	0x10012db5
100104b4:	10012d3d 	.word	0x10012d3d
100104b8:	100112d5 	.word	0x100112d5
100104bc:	10011341 	.word	0x10011341
100104c0:	10011305 	.word	0x10011305
100104c4:	10012dc5 	.word	0x10012dc5
100104c8:	10012e05 	.word	0x10012e05
100104cc:	100130cd 	.word	0x100130cd
100104d0:	100130d7 	.word	0x100130d7
100104d4:	100130dd 	.word	0x100130dd
100104d8:	100130e3 	.word	0x100130e3
100104dc:	100130ef 	.word	0x100130ef

100104e0 <internal_event_flush>:
100104e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
100104e2:	490e      	ldr	r1, [pc, #56]	; (1001051c <internal_event_flush+0x3c>)
100104e4:	2400      	movs	r4, #0
100104e6:	680b      	ldr	r3, [r1, #0]
100104e8:	1c0f      	adds	r7, r1, #0
100104ea:	1c1e      	adds	r6, r3, #0
100104ec:	4a0c      	ldr	r2, [pc, #48]	; (10010520 <internal_event_flush+0x40>)
100104ee:	6815      	ldr	r5, [r2, #0]
100104f0:	9201      	str	r2, [sp, #4]
100104f2:	2b00      	cmp	r3, #0
100104f4:	d00e      	beq.n	10010514 <internal_event_flush+0x34>
100104f6:	889a      	ldrh	r2, [r3, #4]
100104f8:	6819      	ldr	r1, [r3, #0]
100104fa:	4282      	cmp	r2, r0
100104fc:	d107      	bne.n	1001050e <internal_event_flush+0x2e>
100104fe:	2c00      	cmp	r4, #0
10010500:	d001      	beq.n	10010506 <internal_event_flush+0x26>
10010502:	6021      	str	r1, [r4, #0]
10010504:	e000      	b.n	10010508 <internal_event_flush+0x28>
10010506:	1c0e      	adds	r6, r1, #0
10010508:	601d      	str	r5, [r3, #0]
1001050a:	1c1d      	adds	r5, r3, #0
1001050c:	1c23      	adds	r3, r4, #0
1001050e:	1c1c      	adds	r4, r3, #0
10010510:	1c0b      	adds	r3, r1, #0
10010512:	e7ee      	b.n	100104f2 <internal_event_flush+0x12>
10010514:	9b01      	ldr	r3, [sp, #4]
10010516:	603e      	str	r6, [r7, #0]
10010518:	601d      	str	r5, [r3, #0]
1001051a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
1001051c:	10019470 	.word	0x10019470
10010520:	10019474 	.word	0x10019474

10010524 <internal_conn_flush>:
10010524:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10010526:	4a12      	ldr	r2, [pc, #72]	; (10010570 <internal_conn_flush+0x4c>)
10010528:	9000      	str	r0, [sp, #0]
1001052a:	6813      	ldr	r3, [r2, #0]
1001052c:	4811      	ldr	r0, [pc, #68]	; (10010574 <internal_conn_flush+0x50>)
1001052e:	1c1f      	adds	r7, r3, #0
10010530:	2100      	movs	r1, #0
10010532:	4684      	mov	ip, r0
10010534:	6804      	ldr	r4, [r0, #0]
10010536:	9201      	str	r2, [sp, #4]
10010538:	2b00      	cmp	r3, #0
1001053a:	d014      	beq.n	10010566 <internal_conn_flush+0x42>
1001053c:	88d8      	ldrh	r0, [r3, #6]
1001053e:	9a00      	ldr	r2, [sp, #0]
10010540:	681d      	ldr	r5, [r3, #0]
10010542:	0a06      	lsrs	r6, r0, #8
10010544:	4296      	cmp	r6, r2
10010546:	d10b      	bne.n	10010560 <internal_conn_flush+0x3c>
10010548:	26fd      	movs	r6, #253	; 0xfd
1001054a:	4006      	ands	r6, r0
1001054c:	2e0c      	cmp	r6, #12
1001054e:	d107      	bne.n	10010560 <internal_conn_flush+0x3c>
10010550:	2900      	cmp	r1, #0
10010552:	d001      	beq.n	10010558 <internal_conn_flush+0x34>
10010554:	600d      	str	r5, [r1, #0]
10010556:	e000      	b.n	1001055a <internal_conn_flush+0x36>
10010558:	1c2f      	adds	r7, r5, #0
1001055a:	601c      	str	r4, [r3, #0]
1001055c:	1c1c      	adds	r4, r3, #0
1001055e:	1c0b      	adds	r3, r1, #0
10010560:	1c19      	adds	r1, r3, #0
10010562:	1c2b      	adds	r3, r5, #0
10010564:	e7e8      	b.n	10010538 <internal_conn_flush+0x14>
10010566:	9b01      	ldr	r3, [sp, #4]
10010568:	601f      	str	r7, [r3, #0]
1001056a:	4663      	mov	r3, ip
1001056c:	601c      	str	r4, [r3, #0]
1001056e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
10010570:	10019470 	.word	0x10019470
10010574:	10019474 	.word	0x10019474

10010578 <at_ble_device_name_set>:
10010578:	b530      	push	{r4, r5, lr}
1001057a:	23cf      	movs	r3, #207	; 0xcf
1001057c:	2800      	cmp	r0, #0
1001057e:	d010      	beq.n	100105a2 <at_ble_device_name_set+0x2a>
10010580:	1e4a      	subs	r2, r1, #1
10010582:	2a1f      	cmp	r2, #31
10010584:	d80d      	bhi.n	100105a2 <at_ble_device_name_set+0x2a>
10010586:	4a08      	ldr	r2, [pc, #32]	; (100105a8 <at_ble_device_name_set+0x30>)
10010588:	1c13      	adds	r3, r2, #0
1001058a:	33aa      	adds	r3, #170	; 0xaa
1001058c:	8019      	strh	r1, [r3, #0]
1001058e:	2300      	movs	r3, #0
10010590:	1c1c      	adds	r4, r3, #0
10010592:	5cc5      	ldrb	r5, [r0, r3]
10010594:	34ac      	adds	r4, #172	; 0xac
10010596:	3301      	adds	r3, #1
10010598:	5515      	strb	r5, [r2, r4]
1001059a:	b2dc      	uxtb	r4, r3
1001059c:	428c      	cmp	r4, r1
1001059e:	d3f7      	bcc.n	10010590 <at_ble_device_name_set+0x18>
100105a0:	2300      	movs	r3, #0
100105a2:	1c18      	adds	r0, r3, #0
100105a4:	bd30      	pop	{r4, r5, pc}
100105a6:	46c0      	nop			; (mov r8, r8)
100105a8:	1001a466 	.word	0x1001a466

100105ac <at_ble_addr_get>:
100105ac:	b510      	push	{r4, lr}
100105ae:	1c04      	adds	r4, r0, #0
100105b0:	20cf      	movs	r0, #207	; 0xcf
100105b2:	2c00      	cmp	r4, #0
100105b4:	d006      	beq.n	100105c4 <at_ble_addr_get+0x18>
100105b6:	4b04      	ldr	r3, [pc, #16]	; (100105c8 <at_ble_addr_get+0x1c>)
100105b8:	38ce      	subs	r0, #206	; 0xce
100105ba:	1c21      	adds	r1, r4, #0
100105bc:	4798      	blx	r3
100105be:	4b03      	ldr	r3, [pc, #12]	; (100105cc <at_ble_addr_get+0x20>)
100105c0:	791b      	ldrb	r3, [r3, #4]
100105c2:	7023      	strb	r3, [r4, #0]
100105c4:	bd10      	pop	{r4, pc}
100105c6:	46c0      	nop			; (mov r8, r8)
100105c8:	100124cd 	.word	0x100124cd
100105cc:	1001a466 	.word	0x1001a466

100105d0 <at_ble_set_dev_config>:
100105d0:	b5f0      	push	{r4, r5, r6, r7, lr}
100105d2:	7906      	ldrb	r6, [r0, #4]
100105d4:	b089      	sub	sp, #36	; 0x24
100105d6:	25cf      	movs	r5, #207	; 0xcf
100105d8:	2e03      	cmp	r6, #3
100105da:	d838      	bhi.n	1001064e <at_ble_set_dev_config+0x7e>
100105dc:	7803      	ldrb	r3, [r0, #0]
100105de:	3511      	adds	r5, #17
100105e0:	2b0f      	cmp	r3, #15
100105e2:	d834      	bhi.n	1001064e <at_ble_set_dev_config+0x7e>
100105e4:	2380      	movs	r3, #128	; 0x80
100105e6:	8c87      	ldrh	r7, [r0, #36]	; 0x24
100105e8:	3d11      	subs	r5, #17
100105ea:	009b      	lsls	r3, r3, #2
100105ec:	429f      	cmp	r7, r3
100105ee:	d82e      	bhi.n	1001064e <at_ble_set_dev_config+0x7e>
100105f0:	7fc5      	ldrb	r5, [r0, #31]
100105f2:	7f83      	ldrb	r3, [r0, #30]
100105f4:	01ad      	lsls	r5, r5, #6
100105f6:	015b      	lsls	r3, r3, #5
100105f8:	431d      	orrs	r5, r3
100105fa:	7ec3      	ldrb	r3, [r0, #27]
100105fc:	431d      	orrs	r5, r3
100105fe:	7f43      	ldrb	r3, [r0, #29]
10010600:	011b      	lsls	r3, r3, #4
10010602:	431d      	orrs	r5, r3
10010604:	7f03      	ldrb	r3, [r0, #28]
10010606:	009b      	lsls	r3, r3, #2
10010608:	431d      	orrs	r5, r3
1001060a:	4b12      	ldr	r3, [pc, #72]	; (10010654 <at_ble_set_dev_config+0x84>)
1001060c:	b2ed      	uxtb	r5, r5
1001060e:	711e      	strb	r6, [r3, #4]
10010610:	7903      	ldrb	r3, [r0, #4]
10010612:	3b02      	subs	r3, #2
10010614:	2b01      	cmp	r3, #1
10010616:	d801      	bhi.n	1001061c <at_ble_set_dev_config+0x4c>
10010618:	2302      	movs	r3, #2
1001061a:	7103      	strb	r3, [r0, #4]
1001061c:	1c04      	adds	r4, r0, #0
1001061e:	1c23      	adds	r3, r4, #0
10010620:	330b      	adds	r3, #11
10010622:	8861      	ldrh	r1, [r4, #2]
10010624:	9307      	str	r3, [sp, #28]
10010626:	7923      	ldrb	r3, [r4, #4]
10010628:	7800      	ldrb	r0, [r0, #0]
1001062a:	9300      	str	r3, [sp, #0]
1001062c:	9501      	str	r5, [sp, #4]
1001062e:	8c25      	ldrh	r5, [r4, #32]
10010630:	1d62      	adds	r2, r4, #5
10010632:	9502      	str	r5, [sp, #8]
10010634:	8c65      	ldrh	r5, [r4, #34]	; 0x22
10010636:	9b07      	ldr	r3, [sp, #28]
10010638:	9503      	str	r5, [sp, #12]
1001063a:	9704      	str	r7, [sp, #16]
1001063c:	4d06      	ldr	r5, [pc, #24]	; (10010658 <at_ble_set_dev_config+0x88>)
1001063e:	47a8      	blx	r5
10010640:	7126      	strb	r6, [r4, #4]
10010642:	1c05      	adds	r5, r0, #0
10010644:	1c21      	adds	r1, r4, #0
10010646:	4803      	ldr	r0, [pc, #12]	; (10010654 <at_ble_set_dev_config+0x84>)
10010648:	2226      	movs	r2, #38	; 0x26
1001064a:	4b04      	ldr	r3, [pc, #16]	; (1001065c <at_ble_set_dev_config+0x8c>)
1001064c:	4798      	blx	r3
1001064e:	1c28      	adds	r0, r5, #0
10010650:	b009      	add	sp, #36	; 0x24
10010652:	bdf0      	pop	{r4, r5, r6, r7, pc}
10010654:	1001a466 	.word	0x1001a466
10010658:	100123c5 	.word	0x100123c5
1001065c:	10015213 	.word	0x10015213

10010660 <at_ble_init>:
10010660:	b5f0      	push	{r4, r5, r6, r7, lr}
10010662:	b087      	sub	sp, #28
10010664:	af03      	add	r7, sp, #12
10010666:	4954      	ldr	r1, [pc, #336]	; (100107b8 <at_ble_init+0x158>)
10010668:	220b      	movs	r2, #11
1001066a:	4b54      	ldr	r3, [pc, #336]	; (100107bc <at_ble_init+0x15c>)
1001066c:	1c04      	adds	r4, r0, #0
1001066e:	1c38      	adds	r0, r7, #0
10010670:	4798      	blx	r3
10010672:	2205      	movs	r2, #5
10010674:	4b52      	ldr	r3, [pc, #328]	; (100107c0 <at_ble_init+0x160>)
10010676:	2640      	movs	r6, #64	; 0x40
10010678:	801a      	strh	r2, [r3, #0]
1001067a:	2300      	movs	r3, #0
1001067c:	4a51      	ldr	r2, [pc, #324]	; (100107c4 <at_ble_init+0x164>)
1001067e:	6013      	str	r3, [r2, #0]
10010680:	4a51      	ldr	r2, [pc, #324]	; (100107c8 <at_ble_init+0x168>)
10010682:	7013      	strb	r3, [r2, #0]
10010684:	4a51      	ldr	r2, [pc, #324]	; (100107cc <at_ble_init+0x16c>)
10010686:	7013      	strb	r3, [r2, #0]
10010688:	4b51      	ldr	r3, [pc, #324]	; (100107d0 <at_ble_init+0x170>)
1001068a:	4798      	blx	r3
1001068c:	4b51      	ldr	r3, [pc, #324]	; (100107d4 <at_ble_init+0x174>)
1001068e:	4798      	blx	r3
10010690:	4b51      	ldr	r3, [pc, #324]	; (100107d8 <at_ble_init+0x178>)
10010692:	4798      	blx	r3
10010694:	4b51      	ldr	r3, [pc, #324]	; (100107dc <at_ble_init+0x17c>)
10010696:	4798      	blx	r3
10010698:	2c00      	cmp	r4, #0
1001069a:	d100      	bne.n	1001069e <at_ble_init+0x3e>
1001069c:	e089      	b.n	100107b2 <at_ble_init+0x152>
1001069e:	68a3      	ldr	r3, [r4, #8]
100106a0:	2b00      	cmp	r3, #0
100106a2:	d100      	bne.n	100106a6 <at_ble_init+0x46>
100106a4:	e085      	b.n	100107b2 <at_ble_init+0x152>
100106a6:	6923      	ldr	r3, [r4, #16]
100106a8:	2b00      	cmp	r3, #0
100106aa:	d100      	bne.n	100106ae <at_ble_init+0x4e>
100106ac:	e081      	b.n	100107b2 <at_ble_init+0x152>
100106ae:	6820      	ldr	r0, [r4, #0]
100106b0:	2800      	cmp	r0, #0
100106b2:	d102      	bne.n	100106ba <at_ble_init+0x5a>
100106b4:	6863      	ldr	r3, [r4, #4]
100106b6:	2b00      	cmp	r3, #0
100106b8:	d17b      	bne.n	100107b2 <at_ble_init+0x152>
100106ba:	4b49      	ldr	r3, [pc, #292]	; (100107e0 <at_ble_init+0x180>)
100106bc:	6861      	ldr	r1, [r4, #4]
100106be:	4798      	blx	r3
100106c0:	4b48      	ldr	r3, [pc, #288]	; (100107e4 <at_ble_init+0x184>)
100106c2:	4798      	blx	r3
100106c4:	2801      	cmp	r0, #1
100106c6:	d901      	bls.n	100106cc <at_ble_init+0x6c>
100106c8:	26e2      	movs	r6, #226	; 0xe2
100106ca:	e072      	b.n	100107b2 <at_ble_init+0x152>
100106cc:	4846      	ldr	r0, [pc, #280]	; (100107e8 <at_ble_init+0x188>)
100106ce:	4b47      	ldr	r3, [pc, #284]	; (100107ec <at_ble_init+0x18c>)
100106d0:	4798      	blx	r3
100106d2:	2800      	cmp	r0, #0
100106d4:	d1f8      	bne.n	100106c8 <at_ble_init+0x68>
100106d6:	1c20      	adds	r0, r4, #0
100106d8:	4b45      	ldr	r3, [pc, #276]	; (100107f0 <at_ble_init+0x190>)
100106da:	4798      	blx	r3
100106dc:	68e0      	ldr	r0, [r4, #12]
100106de:	68a1      	ldr	r1, [r4, #8]
100106e0:	4b44      	ldr	r3, [pc, #272]	; (100107f4 <at_ble_init+0x194>)
100106e2:	4798      	blx	r3
100106e4:	466b      	mov	r3, sp
100106e6:	2201      	movs	r2, #1
100106e8:	1cdc      	adds	r4, r3, #3
100106ea:	1c20      	adds	r0, r4, #0
100106ec:	a901      	add	r1, sp, #4
100106ee:	4252      	negs	r2, r2
100106f0:	4b41      	ldr	r3, [pc, #260]	; (100107f8 <at_ble_init+0x198>)
100106f2:	4798      	blx	r3
100106f4:	2800      	cmp	r0, #0
100106f6:	d102      	bne.n	100106fe <at_ble_init+0x9e>
100106f8:	7823      	ldrb	r3, [r4, #0]
100106fa:	2b39      	cmp	r3, #57	; 0x39
100106fc:	d1f2      	bne.n	100106e4 <at_ble_init+0x84>
100106fe:	4b3f      	ldr	r3, [pc, #252]	; (100107fc <at_ble_init+0x19c>)
10010700:	4798      	blx	r3
10010702:	1e06      	subs	r6, r0, #0
10010704:	d155      	bne.n	100107b2 <at_ble_init+0x152>
10010706:	1c03      	adds	r3, r0, #0
10010708:	2101      	movs	r1, #1
1001070a:	4a3d      	ldr	r2, [pc, #244]	; (10010800 <at_ble_init+0x1a0>)
1001070c:	4249      	negs	r1, r1
1001070e:	189a      	adds	r2, r3, r2
10010710:	3312      	adds	r3, #18
10010712:	8151      	strh	r1, [r2, #10]
10010714:	2b90      	cmp	r3, #144	; 0x90
10010716:	d1f7      	bne.n	10010708 <at_ble_init+0xa8>
10010718:	4c3a      	ldr	r4, [pc, #232]	; (10010804 <at_ble_init+0x1a4>)
1001071a:	3b81      	subs	r3, #129	; 0x81
1001071c:	7023      	strb	r3, [r4, #0]
1001071e:	4b3a      	ldr	r3, [pc, #232]	; (10010808 <at_ble_init+0x1a8>)
10010720:	4a3a      	ldr	r2, [pc, #232]	; (1001080c <at_ble_init+0x1ac>)
10010722:	8063      	strh	r3, [r4, #2]
10010724:	2300      	movs	r3, #0
10010726:	7123      	strb	r3, [r4, #4]
10010728:	3301      	adds	r3, #1
1001072a:	1e58      	subs	r0, r3, #1
1001072c:	0119      	lsls	r1, r3, #4
1001072e:	4301      	orrs	r1, r0
10010730:	3302      	adds	r3, #2
10010732:	7011      	strb	r1, [r2, #0]
10010734:	3201      	adds	r2, #1
10010736:	2b21      	cmp	r3, #33	; 0x21
10010738:	d1f7      	bne.n	1001072a <at_ble_init+0xca>
1001073a:	33e0      	adds	r3, #224	; 0xe0
1001073c:	33ff      	adds	r3, #255	; 0xff
1001073e:	84a3      	strh	r3, [r4, #36]	; 0x24
10010740:	1c23      	adds	r3, r4, #0
10010742:	2500      	movs	r5, #0
10010744:	3373      	adds	r3, #115	; 0x73
10010746:	701d      	strb	r5, [r3, #0]
10010748:	1c23      	adds	r3, r4, #0
1001074a:	3372      	adds	r3, #114	; 0x72
1001074c:	701d      	strb	r5, [r3, #0]
1001074e:	1c23      	adds	r3, r4, #0
10010750:	3376      	adds	r3, #118	; 0x76
10010752:	701d      	strb	r5, [r3, #0]
10010754:	1c23      	adds	r3, r4, #0
10010756:	33cc      	adds	r3, #204	; 0xcc
10010758:	801d      	strh	r5, [r3, #0]
1001075a:	1c22      	adds	r2, r4, #0
1001075c:	23a0      	movs	r3, #160	; 0xa0
1001075e:	32d0      	adds	r2, #208	; 0xd0
10010760:	005b      	lsls	r3, r3, #1
10010762:	8013      	strh	r3, [r2, #0]
10010764:	1c22      	adds	r2, r4, #0
10010766:	32ce      	adds	r2, #206	; 0xce
10010768:	8013      	strh	r3, [r2, #0]
1001076a:	1c23      	adds	r3, r4, #0
1001076c:	33d2      	adds	r3, #210	; 0xd2
1001076e:	801d      	strh	r5, [r3, #0]
10010770:	22fa      	movs	r2, #250	; 0xfa
10010772:	1c23      	adds	r3, r4, #0
10010774:	0052      	lsls	r2, r2, #1
10010776:	33d4      	adds	r3, #212	; 0xd4
10010778:	801a      	strh	r2, [r3, #0]
1001077a:	1c23      	adds	r3, r4, #0
1001077c:	33d6      	adds	r3, #214	; 0xd6
1001077e:	701d      	strb	r5, [r3, #0]
10010780:	1c20      	adds	r0, r4, #0
10010782:	4b23      	ldr	r3, [pc, #140]	; (10010810 <at_ble_init+0x1b0>)
10010784:	76e5      	strb	r5, [r4, #27]
10010786:	7725      	strb	r5, [r4, #28]
10010788:	7765      	strb	r5, [r4, #29]
1001078a:	77a5      	strb	r5, [r4, #30]
1001078c:	77e5      	strb	r5, [r4, #31]
1001078e:	8425      	strh	r5, [r4, #32]
10010790:	8465      	strh	r5, [r4, #34]	; 0x22
10010792:	4798      	blx	r3
10010794:	1c23      	adds	r3, r4, #0
10010796:	2207      	movs	r2, #7
10010798:	3374      	adds	r3, #116	; 0x74
1001079a:	701a      	strb	r2, [r3, #0]
1001079c:	1c23      	adds	r3, r4, #0
1001079e:	3204      	adds	r2, #4
100107a0:	33aa      	adds	r3, #170	; 0xaa
100107a2:	801a      	strh	r2, [r3, #0]
100107a4:	1c2b      	adds	r3, r5, #0
100107a6:	5d7a      	ldrb	r2, [r7, r5]
100107a8:	33ac      	adds	r3, #172	; 0xac
100107aa:	3501      	adds	r5, #1
100107ac:	54e2      	strb	r2, [r4, r3]
100107ae:	2d0b      	cmp	r5, #11
100107b0:	d1f8      	bne.n	100107a4 <at_ble_init+0x144>
100107b2:	1c30      	adds	r0, r6, #0
100107b4:	b007      	add	sp, #28
100107b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
100107b8:	100177c0 	.word	0x100177c0
100107bc:	10015213 	.word	0x10015213
100107c0:	1001a3d4 	.word	0x1001a3d4
100107c4:	10019520 	.word	0x10019520
100107c8:	10019480 	.word	0x10019480
100107cc:	100179e8 	.word	0x100179e8
100107d0:	10012e15 	.word	0x10012e15
100107d4:	10010ad1 	.word	0x10010ad1
100107d8:	10011131 	.word	0x10011131
100107dc:	100113e5 	.word	0x100113e5
100107e0:	1001116d 	.word	0x1001116d
100107e4:	1000f1bd 	.word	0x1000f1bd
100107e8:	100116e5 	.word	0x100116e5
100107ec:	1000f401 	.word	0x1000f401
100107f0:	1001178d 	.word	0x1001178d
100107f4:	1000fd4d 	.word	0x1000fd4d
100107f8:	1000fe09 	.word	0x1000fe09
100107fc:	10012355 	.word	0x10012355
10010800:	1001a3d6 	.word	0x1001a3d6
10010804:	1001a466 	.word	0x1001a466
10010808:	00003a98 	.word	0x00003a98
1001080c:	1001a471 	.word	0x1001a471
10010810:	100105d1 	.word	0x100105d1

10010814 <at_ble_addr_set>:
10010814:	b538      	push	{r3, r4, r5, lr}
10010816:	1c45      	adds	r5, r0, #1
10010818:	1c03      	adds	r3, r0, #0
1001081a:	20cf      	movs	r0, #207	; 0xcf
1001081c:	2d00      	cmp	r5, #0
1001081e:	d018      	beq.n	10010852 <at_ble_addr_set+0x3e>
10010820:	781a      	ldrb	r2, [r3, #0]
10010822:	2a03      	cmp	r2, #3
10010824:	d815      	bhi.n	10010852 <at_ble_addr_set+0x3e>
10010826:	2a01      	cmp	r2, #1
10010828:	d102      	bne.n	10010830 <at_ble_addr_set+0x1c>
1001082a:	785a      	ldrb	r2, [r3, #1]
1001082c:	2a00      	cmp	r2, #0
1001082e:	d010      	beq.n	10010852 <at_ble_addr_set+0x3e>
10010830:	1c1c      	adds	r4, r3, #0
10010832:	1c29      	adds	r1, r5, #0
10010834:	2206      	movs	r2, #6
10010836:	4b07      	ldr	r3, [pc, #28]	; (10010854 <at_ble_addr_set+0x40>)
10010838:	4807      	ldr	r0, [pc, #28]	; (10010858 <at_ble_addr_set+0x44>)
1001083a:	4798      	blx	r3
1001083c:	7823      	ldrb	r3, [r4, #0]
1001083e:	4807      	ldr	r0, [pc, #28]	; (1001085c <at_ble_addr_set+0x48>)
10010840:	7103      	strb	r3, [r0, #4]
10010842:	4b07      	ldr	r3, [pc, #28]	; (10010860 <at_ble_addr_set+0x4c>)
10010844:	4798      	blx	r3
10010846:	7823      	ldrb	r3, [r4, #0]
10010848:	2b00      	cmp	r3, #0
1001084a:	d102      	bne.n	10010852 <at_ble_addr_set+0x3e>
1001084c:	1c28      	adds	r0, r5, #0
1001084e:	4b05      	ldr	r3, [pc, #20]	; (10010864 <at_ble_addr_set+0x50>)
10010850:	4798      	blx	r3
10010852:	bd38      	pop	{r3, r4, r5, pc}
10010854:	10015213 	.word	0x10015213
10010858:	1001a46b 	.word	0x1001a46b
1001085c:	1001a466 	.word	0x1001a466
10010860:	100105d1 	.word	0x100105d1
10010864:	10011811 	.word	0x10011811

10010868 <at_ble_adv_data_set>:
10010868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1001086a:	4684      	mov	ip, r0
1001086c:	1c0f      	adds	r7, r1, #0
1001086e:	1c16      	adds	r6, r2, #0
10010870:	1c1c      	adds	r4, r3, #0
10010872:	2800      	cmp	r0, #0
10010874:	d102      	bne.n	1001087c <at_ble_adv_data_set+0x14>
10010876:	20e2      	movs	r0, #226	; 0xe2
10010878:	2a00      	cmp	r2, #0
1001087a:	d02b      	beq.n	100108d4 <at_ble_adv_data_set+0x6c>
1001087c:	20cf      	movs	r0, #207	; 0xcf
1001087e:	2f1f      	cmp	r7, #31
10010880:	d828      	bhi.n	100108d4 <at_ble_adv_data_set+0x6c>
10010882:	2c1f      	cmp	r4, #31
10010884:	d826      	bhi.n	100108d4 <at_ble_adv_data_set+0x6c>
10010886:	4663      	mov	r3, ip
10010888:	2b00      	cmp	r3, #0
1001088a:	d00e      	beq.n	100108aa <at_ble_adv_data_set+0x42>
1001088c:	4812      	ldr	r0, [pc, #72]	; (100108d8 <at_ble_adv_data_set+0x70>)
1001088e:	4d13      	ldr	r5, [pc, #76]	; (100108dc <at_ble_adv_data_set+0x74>)
10010890:	2f00      	cmp	r7, #0
10010892:	d104      	bne.n	1001089e <at_ble_adv_data_set+0x36>
10010894:	1c39      	adds	r1, r7, #0
10010896:	221f      	movs	r2, #31
10010898:	4b11      	ldr	r3, [pc, #68]	; (100108e0 <at_ble_adv_data_set+0x78>)
1001089a:	4798      	blx	r3
1001089c:	e003      	b.n	100108a6 <at_ble_adv_data_set+0x3e>
1001089e:	4661      	mov	r1, ip
100108a0:	1c3a      	adds	r2, r7, #0
100108a2:	4b10      	ldr	r3, [pc, #64]	; (100108e4 <at_ble_adv_data_set+0x7c>)
100108a4:	4798      	blx	r3
100108a6:	3572      	adds	r5, #114	; 0x72
100108a8:	702f      	strb	r7, [r5, #0]
100108aa:	1e30      	subs	r0, r6, #0
100108ac:	d012      	beq.n	100108d4 <at_ble_adv_data_set+0x6c>
100108ae:	4d0b      	ldr	r5, [pc, #44]	; (100108dc <at_ble_adv_data_set+0x74>)
100108b0:	480d      	ldr	r0, [pc, #52]	; (100108e8 <at_ble_adv_data_set+0x80>)
100108b2:	2c00      	cmp	r4, #0
100108b4:	d107      	bne.n	100108c6 <at_ble_adv_data_set+0x5e>
100108b6:	1c21      	adds	r1, r4, #0
100108b8:	221f      	movs	r2, #31
100108ba:	4b09      	ldr	r3, [pc, #36]	; (100108e0 <at_ble_adv_data_set+0x78>)
100108bc:	3573      	adds	r5, #115	; 0x73
100108be:	4798      	blx	r3
100108c0:	702c      	strb	r4, [r5, #0]
100108c2:	1c20      	adds	r0, r4, #0
100108c4:	e006      	b.n	100108d4 <at_ble_adv_data_set+0x6c>
100108c6:	1c31      	adds	r1, r6, #0
100108c8:	1c22      	adds	r2, r4, #0
100108ca:	4b06      	ldr	r3, [pc, #24]	; (100108e4 <at_ble_adv_data_set+0x7c>)
100108cc:	4798      	blx	r3
100108ce:	2000      	movs	r0, #0
100108d0:	3573      	adds	r5, #115	; 0x73
100108d2:	702c      	strb	r4, [r5, #0]
100108d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
100108d6:	46c0      	nop			; (mov r8, r8)
100108d8:	1001a49a 	.word	0x1001a49a
100108dc:	1001a466 	.word	0x1001a466
100108e0:	10015225 	.word	0x10015225
100108e4:	10015213 	.word	0x10015213
100108e8:	1001a4b9 	.word	0x1001a4b9

100108ec <at_ble_adv_start>:
100108ec:	b5f0      	push	{r4, r5, r6, r7, lr}
100108ee:	b091      	sub	sp, #68	; 0x44
100108f0:	1c1f      	adds	r7, r3, #0
100108f2:	ab16      	add	r3, sp, #88	; 0x58
100108f4:	881d      	ldrh	r5, [r3, #0]
100108f6:	ab17      	add	r3, sp, #92	; 0x5c
100108f8:	881b      	ldrh	r3, [r3, #0]
100108fa:	910d      	str	r1, [sp, #52]	; 0x34
100108fc:	930e      	str	r3, [sp, #56]	; 0x38
100108fe:	ab18      	add	r3, sp, #96	; 0x60
10010900:	781b      	ldrb	r3, [r3, #0]
10010902:	1c04      	adds	r4, r0, #0
10010904:	930f      	str	r3, [sp, #60]	; 0x3c
10010906:	4b42      	ldr	r3, [pc, #264]	; (10010a10 <at_ble_adv_start+0x124>)
10010908:	1c16      	adds	r6, r2, #0
1001090a:	3373      	adds	r3, #115	; 0x73
1001090c:	781b      	ldrb	r3, [r3, #0]
1001090e:	20cf      	movs	r0, #207	; 0xcf
10010910:	930c      	str	r3, [sp, #48]	; 0x30
10010912:	2c01      	cmp	r4, #1
10010914:	d103      	bne.n	1001091e <at_ble_adv_start+0x32>
10010916:	9b0e      	ldr	r3, [sp, #56]	; 0x38
10010918:	2b00      	cmp	r3, #0
1001091a:	d176      	bne.n	10010a0a <at_ble_adv_start+0x11e>
1001091c:	e024      	b.n	10010968 <at_ble_adv_start+0x7c>
1001091e:	2c04      	cmp	r4, #4
10010920:	d873      	bhi.n	10010a0a <at_ble_adv_start+0x11e>
10010922:	2380      	movs	r3, #128	; 0x80
10010924:	01db      	lsls	r3, r3, #7
10010926:	429d      	cmp	r5, r3
10010928:	d86f      	bhi.n	10010a0a <at_ble_adv_start+0x11e>
1001092a:	2c00      	cmp	r4, #0
1001092c:	d102      	bne.n	10010934 <at_ble_adv_start+0x48>
1001092e:	2d1f      	cmp	r5, #31
10010930:	d96b      	bls.n	10010a0a <at_ble_adv_start+0x11e>
10010932:	e003      	b.n	1001093c <at_ble_adv_start+0x50>
10010934:	2d9f      	cmp	r5, #159	; 0x9f
10010936:	d801      	bhi.n	1001093c <at_ble_adv_start+0x50>
10010938:	2c01      	cmp	r4, #1
1001093a:	d166      	bne.n	10010a0a <at_ble_adv_start+0x11e>
1001093c:	2f00      	cmp	r7, #0
1001093e:	d009      	beq.n	10010954 <at_ble_adv_start+0x68>
10010940:	9b0d      	ldr	r3, [sp, #52]	; 0x34
10010942:	20cf      	movs	r0, #207	; 0xcf
10010944:	3b01      	subs	r3, #1
10010946:	2b01      	cmp	r3, #1
10010948:	d95f      	bls.n	10010a0a <at_ble_adv_start+0x11e>
1001094a:	2c01      	cmp	r4, #1
1001094c:	d102      	bne.n	10010954 <at_ble_adv_start+0x68>
1001094e:	2d00      	cmp	r5, #0
10010950:	d100      	bne.n	10010954 <at_ble_adv_start+0x68>
10010952:	3520      	adds	r5, #32
10010954:	4b2f      	ldr	r3, [pc, #188]	; (10010a14 <at_ble_adv_start+0x128>)
10010956:	4798      	blx	r3
10010958:	1c01      	adds	r1, r0, #0
1001095a:	2e00      	cmp	r6, #0
1001095c:	d043      	beq.n	100109e6 <at_ble_adv_start+0xfa>
1001095e:	7833      	ldrb	r3, [r6, #0]
10010960:	1e60      	subs	r0, r4, #1
10010962:	2b00      	cmp	r3, #0
10010964:	d109      	bne.n	1001097a <at_ble_adv_start+0x8e>
10010966:	e03b      	b.n	100109e0 <at_ble_adv_start+0xf4>
10010968:	2380      	movs	r3, #128	; 0x80
1001096a:	01db      	lsls	r3, r3, #7
1001096c:	429d      	cmp	r5, r3
1001096e:	d84c      	bhi.n	10010a0a <at_ble_adv_start+0x11e>
10010970:	2e00      	cmp	r6, #0
10010972:	d04a      	beq.n	10010a0a <at_ble_adv_start+0x11e>
10010974:	2f00      	cmp	r7, #0
10010976:	d1e3      	bne.n	10010940 <at_ble_adv_start+0x54>
10010978:	e02b      	b.n	100109d2 <at_ble_adv_start+0xe6>
1001097a:	2301      	movs	r3, #1
1001097c:	2803      	cmp	r0, #3
1001097e:	d93a      	bls.n	100109f6 <at_ble_adv_start+0x10a>
10010980:	200d      	movs	r0, #13
10010982:	1c72      	adds	r2, r6, #1
10010984:	e002      	b.n	1001098c <at_ble_adv_start+0xa0>
10010986:	200e      	movs	r0, #14
10010988:	1e32      	subs	r2, r6, #0
1001098a:	d1fa      	bne.n	10010982 <at_ble_adv_start+0x96>
1001098c:	4c20      	ldr	r4, [pc, #128]	; (10010a10 <at_ble_adv_start+0x124>)
1001098e:	3474      	adds	r4, #116	; 0x74
10010990:	7826      	ldrb	r6, [r4, #0]
10010992:	2407      	movs	r4, #7
10010994:	2e00      	cmp	r6, #0
10010996:	d000      	beq.n	1001099a <at_ble_adv_start+0xae>
10010998:	1c34      	adds	r4, r6, #0
1001099a:	9200      	str	r2, [sp, #0]
1001099c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
1001099e:	9403      	str	r4, [sp, #12]
100109a0:	9204      	str	r2, [sp, #16]
100109a2:	4a1b      	ldr	r2, [pc, #108]	; (10010a10 <at_ble_adv_start+0x124>)
100109a4:	9501      	str	r5, [sp, #4]
100109a6:	9502      	str	r5, [sp, #8]
100109a8:	9705      	str	r7, [sp, #20]
100109aa:	3272      	adds	r2, #114	; 0x72
100109ac:	7812      	ldrb	r2, [r2, #0]
100109ae:	9c0e      	ldr	r4, [sp, #56]	; 0x38
100109b0:	9206      	str	r2, [sp, #24]
100109b2:	4a19      	ldr	r2, [pc, #100]	; (10010a18 <at_ble_adv_start+0x12c>)
100109b4:	9207      	str	r2, [sp, #28]
100109b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
100109b8:	9208      	str	r2, [sp, #32]
100109ba:	4a18      	ldr	r2, [pc, #96]	; (10010a1c <at_ble_adv_start+0x130>)
100109bc:	9209      	str	r2, [sp, #36]	; 0x24
100109be:	2264      	movs	r2, #100	; 0x64
100109c0:	4362      	muls	r2, r4
100109c2:	b292      	uxth	r2, r2
100109c4:	920a      	str	r2, [sp, #40]	; 0x28
100109c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
100109c8:	4c15      	ldr	r4, [pc, #84]	; (10010a20 <at_ble_adv_start+0x134>)
100109ca:	920b      	str	r2, [sp, #44]	; 0x2c
100109cc:	4a15      	ldr	r2, [pc, #84]	; (10010a24 <at_ble_adv_start+0x138>)
100109ce:	47a0      	blx	r4
100109d0:	e01b      	b.n	10010a0a <at_ble_adv_start+0x11e>
100109d2:	2d00      	cmp	r5, #0
100109d4:	d1be      	bne.n	10010954 <at_ble_adv_start+0x68>
100109d6:	4b0f      	ldr	r3, [pc, #60]	; (10010a14 <at_ble_adv_start+0x128>)
100109d8:	4798      	blx	r3
100109da:	2520      	movs	r5, #32
100109dc:	1c01      	adds	r1, r0, #0
100109de:	e7be      	b.n	1001095e <at_ble_adv_start+0x72>
100109e0:	2803      	cmp	r0, #3
100109e2:	d8cd      	bhi.n	10010980 <at_ble_adv_start+0x94>
100109e4:	e006      	b.n	100109f4 <at_ble_adv_start+0x108>
100109e6:	1e60      	subs	r0, r4, #1
100109e8:	2803      	cmp	r0, #3
100109ea:	d903      	bls.n	100109f4 <at_ble_adv_start+0x108>
100109ec:	1c33      	adds	r3, r6, #0
100109ee:	200d      	movs	r0, #13
100109f0:	1c32      	adds	r2, r6, #0
100109f2:	e7cb      	b.n	1001098c <at_ble_adv_start+0xa0>
100109f4:	2300      	movs	r3, #0
100109f6:	f002 fb7f 	bl	100130f8 <__gnu_thumb1_case_sqi>
100109fa:	06c6      	.short	0x06c6
100109fc:	0204      	.short	0x0204
100109fe:	200f      	movs	r0, #15
10010a00:	e7c2      	b.n	10010988 <at_ble_adv_start+0x9c>
10010a02:	2200      	movs	r2, #0
10010a04:	920c      	str	r2, [sp, #48]	; 0x30
10010a06:	200c      	movs	r0, #12
10010a08:	e7be      	b.n	10010988 <at_ble_adv_start+0x9c>
10010a0a:	b011      	add	sp, #68	; 0x44
10010a0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
10010a0e:	46c0      	nop			; (mov r8, r8)
10010a10:	1001a466 	.word	0x1001a466
10010a14:	100128a1 	.word	0x100128a1
10010a18:	1001a49a 	.word	0x1001a49a
10010a1c:	1001a4b9 	.word	0x1001a4b9
10010a20:	10012781 	.word	0x10012781
10010a24:	00003a98 	.word	0x00003a98

10010a28 <at_ble_adv_stop>:
10010a28:	b508      	push	{r3, lr}
10010a2a:	4b01      	ldr	r3, [pc, #4]	; (10010a30 <at_ble_adv_stop+0x8>)
10010a2c:	4798      	blx	r3
10010a2e:	bd08      	pop	{r3, pc}
10010a30:	100125ad 	.word	0x100125ad

10010a34 <at_ble_scan_stop>:
10010a34:	b510      	push	{r4, lr}
10010a36:	4b05      	ldr	r3, [pc, #20]	; (10010a4c <at_ble_scan_stop+0x18>)
10010a38:	4798      	blx	r3
10010a3a:	1e04      	subs	r4, r0, #0
10010a3c:	d103      	bne.n	10010a46 <at_ble_scan_stop+0x12>
10010a3e:	20d1      	movs	r0, #209	; 0xd1
10010a40:	4b03      	ldr	r3, [pc, #12]	; (10010a50 <at_ble_scan_stop+0x1c>)
10010a42:	0100      	lsls	r0, r0, #4
10010a44:	4798      	blx	r3
10010a46:	1c20      	adds	r0, r4, #0
10010a48:	bd10      	pop	{r4, pc}
10010a4a:	46c0      	nop			; (mov r8, r8)
10010a4c:	100125ad 	.word	0x100125ad
10010a50:	100104e1 	.word	0x100104e1

10010a54 <at_ble_disconnect>:
10010a54:	b538      	push	{r3, r4, r5, lr}
10010a56:	1c04      	adds	r4, r0, #0
10010a58:	4b04      	ldr	r3, [pc, #16]	; (10010a6c <at_ble_disconnect+0x18>)
10010a5a:	1c08      	adds	r0, r1, #0
10010a5c:	1c21      	adds	r1, r4, #0
10010a5e:	4798      	blx	r3
10010a60:	1c05      	adds	r5, r0, #0
10010a62:	4b03      	ldr	r3, [pc, #12]	; (10010a70 <at_ble_disconnect+0x1c>)
10010a64:	1c20      	adds	r0, r4, #0
10010a66:	4798      	blx	r3
10010a68:	1c28      	adds	r0, r5, #0
10010a6a:	bd38      	pop	{r3, r4, r5, pc}
10010a6c:	10011c25 	.word	0x10011c25
10010a70:	10010525 	.word	0x10010525

10010a74 <at_ble_conn_update_reply>:
10010a74:	b510      	push	{r4, lr}
10010a76:	4c01      	ldr	r4, [pc, #4]	; (10010a7c <at_ble_conn_update_reply+0x8>)
10010a78:	47a0      	blx	r4
10010a7a:	bd10      	pop	{r4, pc}
10010a7c:	10012115 	.word	0x10012115

10010a80 <at_ble_random_address_resolve>:
10010a80:	b510      	push	{r4, lr}
10010a82:	23cf      	movs	r3, #207	; 0xcf
10010a84:	2800      	cmp	r0, #0
10010a86:	d00a      	beq.n	10010a9e <at_ble_random_address_resolve+0x1e>
10010a88:	2900      	cmp	r1, #0
10010a8a:	d008      	beq.n	10010a9e <at_ble_random_address_resolve+0x1e>
10010a8c:	2a00      	cmp	r2, #0
10010a8e:	d006      	beq.n	10010a9e <at_ble_random_address_resolve+0x1e>
10010a90:	780c      	ldrb	r4, [r1, #0]
10010a92:	2c02      	cmp	r4, #2
10010a94:	d103      	bne.n	10010a9e <at_ble_random_address_resolve+0x1e>
10010a96:	4b03      	ldr	r3, [pc, #12]	; (10010aa4 <at_ble_random_address_resolve+0x24>)
10010a98:	3101      	adds	r1, #1
10010a9a:	4798      	blx	r3
10010a9c:	2300      	movs	r3, #0
10010a9e:	1c18      	adds	r0, r3, #0
10010aa0:	bd10      	pop	{r4, pc}
10010aa2:	46c0      	nop			; (mov r8, r8)
10010aa4:	10012941 	.word	0x10012941

10010aa8 <at_ble_uuid_type2len>:
10010aa8:	23cf      	movs	r3, #207	; 0xcf
10010aaa:	2802      	cmp	r0, #2
10010aac:	d801      	bhi.n	10010ab2 <at_ble_uuid_type2len+0xa>
10010aae:	4b02      	ldr	r3, [pc, #8]	; (10010ab8 <at_ble_uuid_type2len+0x10>)
10010ab0:	5c1b      	ldrb	r3, [r3, r0]
10010ab2:	1c18      	adds	r0, r3, #0
10010ab4:	4770      	bx	lr
10010ab6:	46c0      	nop			; (mov r8, r8)
10010ab8:	100177cb 	.word	0x100177cb

10010abc <at_ble_uuid_len2type>:
10010abc:	1e83      	subs	r3, r0, #2
10010abe:	b2db      	uxtb	r3, r3
10010ac0:	2003      	movs	r0, #3
10010ac2:	2b0e      	cmp	r3, #14
10010ac4:	d801      	bhi.n	10010aca <at_ble_uuid_len2type+0xe>
10010ac6:	4a01      	ldr	r2, [pc, #4]	; (10010acc <at_ble_uuid_len2type+0x10>)
10010ac8:	5cd0      	ldrb	r0, [r2, r3]
10010aca:	4770      	bx	lr
10010acc:	100177ce 	.word	0x100177ce

10010ad0 <init_gatt_client_module>:
10010ad0:	2200      	movs	r2, #0
10010ad2:	4b01      	ldr	r3, [pc, #4]	; (10010ad8 <init_gatt_client_module+0x8>)
10010ad4:	801a      	strh	r2, [r3, #0]
10010ad6:	4770      	bx	lr
10010ad8:	10019478 	.word	0x10019478

10010adc <db_searchATT>:
10010adc:	b570      	push	{r4, r5, r6, lr}
10010ade:	1c05      	adds	r5, r0, #0
10010ae0:	2400      	movs	r4, #0
10010ae2:	4b0c      	ldr	r3, [pc, #48]	; (10010b14 <db_searchATT+0x38>)
10010ae4:	6819      	ldr	r1, [r3, #0]
10010ae6:	4b0c      	ldr	r3, [pc, #48]	; (10010b18 <db_searchATT+0x3c>)
10010ae8:	681e      	ldr	r6, [r3, #0]
10010aea:	428c      	cmp	r4, r1
10010aec:	dc10      	bgt.n	10010b10 <db_searchATT+0x34>
10010aee:	200c      	movs	r0, #12
10010af0:	1863      	adds	r3, r4, r1
10010af2:	0fda      	lsrs	r2, r3, #31
10010af4:	18d3      	adds	r3, r2, r3
10010af6:	1c02      	adds	r2, r0, #0
10010af8:	105b      	asrs	r3, r3, #1
10010afa:	435a      	muls	r2, r3
10010afc:	18b0      	adds	r0, r6, r2
10010afe:	8802      	ldrh	r2, [r0, #0]
10010b00:	42aa      	cmp	r2, r5
10010b02:	d201      	bcs.n	10010b08 <db_searchATT+0x2c>
10010b04:	1e59      	subs	r1, r3, #1
10010b06:	e7f0      	b.n	10010aea <db_searchATT+0xe>
10010b08:	42aa      	cmp	r2, r5
10010b0a:	d902      	bls.n	10010b12 <db_searchATT+0x36>
10010b0c:	1c5c      	adds	r4, r3, #1
10010b0e:	e7ec      	b.n	10010aea <db_searchATT+0xe>
10010b10:	2000      	movs	r0, #0
10010b12:	bd70      	pop	{r4, r5, r6, pc}
10010b14:	1001948c 	.word	0x1001948c
10010b18:	10019484 	.word	0x10019484

10010b1c <att_permissions>:
10010b1c:	b530      	push	{r4, r5, lr}
10010b1e:	2403      	movs	r4, #3
10010b20:	1c05      	adds	r5, r0, #0
10010b22:	2301      	movs	r3, #1
10010b24:	4025      	ands	r5, r4
10010b26:	42a5      	cmp	r5, r4
10010b28:	d009      	beq.n	10010b3e <att_permissions+0x22>
10010b2a:	1c23      	adds	r3, r4, #0
10010b2c:	1924      	adds	r4, r4, r4
10010b2e:	4220      	tst	r0, r4
10010b30:	d105      	bne.n	10010b3e <att_permissions+0x22>
10010b32:	3b02      	subs	r3, #2
10010b34:	4218      	tst	r0, r3
10010b36:	d102      	bne.n	10010b3e <att_permissions+0x22>
10010b38:	1e4b      	subs	r3, r1, #1
10010b3a:	4199      	sbcs	r1, r3
10010b3c:	b28b      	uxth	r3, r1
10010b3e:	2130      	movs	r1, #48	; 0x30
10010b40:	4001      	ands	r1, r0
10010b42:	2930      	cmp	r1, #48	; 0x30
10010b44:	d007      	beq.n	10010b56 <att_permissions+0x3a>
10010b46:	0641      	lsls	r1, r0, #25
10010b48:	d401      	bmi.n	10010b4e <att_permissions+0x32>
10010b4a:	0681      	lsls	r1, r0, #26
10010b4c:	d501      	bpl.n	10010b52 <att_permissions+0x36>
10010b4e:	4807      	ldr	r0, [pc, #28]	; (10010b6c <att_permissions+0x50>)
10010b50:	e009      	b.n	10010b66 <att_permissions+0x4a>
10010b52:	06c1      	lsls	r1, r0, #27
10010b54:	d501      	bpl.n	10010b5a <att_permissions+0x3e>
10010b56:	4806      	ldr	r0, [pc, #24]	; (10010b70 <att_permissions+0x54>)
10010b58:	e005      	b.n	10010b66 <att_permissions+0x4a>
10010b5a:	2a00      	cmp	r2, #0
10010b5c:	d001      	beq.n	10010b62 <att_permissions+0x46>
10010b5e:	2204      	movs	r2, #4
10010b60:	4313      	orrs	r3, r2
10010b62:	2080      	movs	r0, #128	; 0x80
10010b64:	0180      	lsls	r0, r0, #6
10010b66:	4318      	orrs	r0, r3
10010b68:	bd30      	pop	{r4, r5, pc}
10010b6a:	46c0      	nop			; (mov r8, r8)
10010b6c:	0000200c 	.word	0x0000200c
10010b70:	00002004 	.word	0x00002004

10010b74 <char_permissions>:
10010b74:	b530      	push	{r4, r5, lr}
10010b76:	2300      	movs	r3, #0
10010b78:	0784      	lsls	r4, r0, #30
10010b7a:	d503      	bpl.n	10010b84 <char_permissions+0x10>
10010b7c:	3301      	adds	r3, #1
10010b7e:	4219      	tst	r1, r3
10010b80:	d100      	bne.n	10010b84 <char_permissions+0x10>
10010b82:	3302      	adds	r3, #2
10010b84:	0704      	lsls	r4, r0, #28
10010b86:	d508      	bpl.n	10010b9a <char_permissions+0x26>
10010b88:	06cc      	lsls	r4, r1, #27
10010b8a:	d501      	bpl.n	10010b90 <char_permissions+0x1c>
10010b8c:	2404      	movs	r4, #4
10010b8e:	e000      	b.n	10010b92 <char_permissions+0x1e>
10010b90:	240c      	movs	r4, #12
10010b92:	4323      	orrs	r3, r4
10010b94:	2480      	movs	r4, #128	; 0x80
10010b96:	01a4      	lsls	r4, r4, #6
10010b98:	4323      	orrs	r3, r4
10010b9a:	0684      	lsls	r4, r0, #26
10010b9c:	d506      	bpl.n	10010bac <char_permissions+0x38>
10010b9e:	2406      	movs	r4, #6
10010ba0:	4221      	tst	r1, r4
10010ba2:	d101      	bne.n	10010ba8 <char_permissions+0x34>
10010ba4:	340a      	adds	r4, #10
10010ba6:	e000      	b.n	10010baa <char_permissions+0x36>
10010ba8:	2430      	movs	r4, #48	; 0x30
10010baa:	4323      	orrs	r3, r4
10010bac:	06c4      	lsls	r4, r0, #27
10010bae:	d506      	bpl.n	10010bbe <char_permissions+0x4a>
10010bb0:	2406      	movs	r4, #6
10010bb2:	4221      	tst	r1, r4
10010bb4:	d101      	bne.n	10010bba <char_permissions+0x46>
10010bb6:	343a      	adds	r4, #58	; 0x3a
10010bb8:	e000      	b.n	10010bbc <char_permissions+0x48>
10010bba:	24c0      	movs	r4, #192	; 0xc0
10010bbc:	4323      	orrs	r3, r4
10010bbe:	2480      	movs	r4, #128	; 0x80
10010bc0:	0064      	lsls	r4, r4, #1
10010bc2:	4220      	tst	r0, r4
10010bc4:	d000      	beq.n	10010bc8 <char_permissions+0x54>
10010bc6:	4323      	orrs	r3, r4
10010bc8:	07c4      	lsls	r4, r0, #31
10010bca:	d502      	bpl.n	10010bd2 <char_permissions+0x5e>
10010bcc:	2480      	movs	r4, #128	; 0x80
10010bce:	00a4      	lsls	r4, r4, #2
10010bd0:	4323      	orrs	r3, r4
10010bd2:	2404      	movs	r4, #4
10010bd4:	4220      	tst	r0, r4
10010bd6:	d006      	beq.n	10010be6 <char_permissions+0x72>
10010bd8:	06cd      	lsls	r5, r1, #27
10010bda:	d400      	bmi.n	10010bde <char_permissions+0x6a>
10010bdc:	240c      	movs	r4, #12
10010bde:	4323      	orrs	r3, r4
10010be0:	2480      	movs	r4, #128	; 0x80
10010be2:	0124      	lsls	r4, r4, #4
10010be4:	4323      	orrs	r3, r4
10010be6:	0644      	lsls	r4, r0, #25
10010be8:	d501      	bpl.n	10010bee <char_permissions+0x7a>
10010bea:	4c08      	ldr	r4, [pc, #32]	; (10010c0c <char_permissions+0x98>)
10010bec:	4323      	orrs	r3, r4
10010bee:	0600      	lsls	r0, r0, #24
10010bf0:	d507      	bpl.n	10010c02 <char_permissions+0x8e>
10010bf2:	2004      	movs	r0, #4
10010bf4:	06c9      	lsls	r1, r1, #27
10010bf6:	d400      	bmi.n	10010bfa <char_permissions+0x86>
10010bf8:	200c      	movs	r0, #12
10010bfa:	4303      	orrs	r3, r0
10010bfc:	2084      	movs	r0, #132	; 0x84
10010bfe:	0180      	lsls	r0, r0, #6
10010c00:	4303      	orrs	r3, r0
10010c02:	0390      	lsls	r0, r2, #14
10010c04:	4303      	orrs	r3, r0
10010c06:	b298      	uxth	r0, r3
10010c08:	bd30      	pop	{r4, r5, pc}
10010c0a:	46c0      	nop			; (mov r8, r8)
10010c0c:	00001004 	.word	0x00001004

10010c10 <presentation_format_define>:
10010c10:	b507      	push	{r0, r1, r2, lr}
10010c12:	466a      	mov	r2, sp
10010c14:	780b      	ldrb	r3, [r1, #0]
10010c16:	7013      	strb	r3, [r2, #0]
10010c18:	784b      	ldrb	r3, [r1, #1]
10010c1a:	7053      	strb	r3, [r2, #1]
10010c1c:	884b      	ldrh	r3, [r1, #2]
10010c1e:	7093      	strb	r3, [r2, #2]
10010c20:	0a1b      	lsrs	r3, r3, #8
10010c22:	70d3      	strb	r3, [r2, #3]
10010c24:	790b      	ldrb	r3, [r1, #4]
10010c26:	7113      	strb	r3, [r2, #4]
10010c28:	88cb      	ldrh	r3, [r1, #6]
10010c2a:	2107      	movs	r1, #7
10010c2c:	7153      	strb	r3, [r2, #5]
10010c2e:	0a1b      	lsrs	r3, r3, #8
10010c30:	7193      	strb	r3, [r2, #6]
10010c32:	4b01      	ldr	r3, [pc, #4]	; (10010c38 <presentation_format_define+0x28>)
10010c34:	4798      	blx	r3
10010c36:	bd0e      	pop	{r1, r2, r3, pc}
10010c38:	10012fa5 	.word	0x10012fa5

10010c3c <db_addATT>:
10010c3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10010c3e:	4c29      	ldr	r4, [pc, #164]	; (10010ce4 <db_addATT+0xa8>)
10010c40:	1c1d      	adds	r5, r3, #0
10010c42:	6823      	ldr	r3, [r4, #0]
10010c44:	9001      	str	r0, [sp, #4]
10010c46:	26d3      	movs	r6, #211	; 0xd3
10010c48:	2b00      	cmp	r3, #0
10010c4a:	d048      	beq.n	10010cde <db_addATT+0xa2>
10010c4c:	1c1e      	adds	r6, r3, #0
10010c4e:	3e0c      	subs	r6, #12
10010c50:	6026      	str	r6, [r4, #0]
10010c52:	2900      	cmp	r1, #0
10010c54:	d005      	beq.n	10010c62 <db_addATT+0x26>
10010c56:	4f24      	ldr	r7, [pc, #144]	; (10010ce8 <db_addATT+0xac>)
10010c58:	46bc      	mov	ip, r7
10010c5a:	4660      	mov	r0, ip
10010c5c:	683f      	ldr	r7, [r7, #0]
10010c5e:	18bf      	adds	r7, r7, r2
10010c60:	6007      	str	r7, [r0, #0]
10010c62:	4821      	ldr	r0, [pc, #132]	; (10010ce8 <db_addATT+0xac>)
10010c64:	6807      	ldr	r7, [r0, #0]
10010c66:	4684      	mov	ip, r0
10010c68:	42be      	cmp	r6, r7
10010c6a:	d932      	bls.n	10010cd2 <db_addATT+0x96>
10010c6c:	4668      	mov	r0, sp
10010c6e:	8880      	ldrh	r0, [r0, #4]
10010c70:	3b0c      	subs	r3, #12
10010c72:	8018      	strh	r0, [r3, #0]
10010c74:	6823      	ldr	r3, [r4, #0]
10010c76:	2900      	cmp	r1, #0
10010c78:	d009      	beq.n	10010c8e <db_addATT+0x52>
10010c7a:	2a00      	cmp	r2, #0
10010c7c:	d007      	beq.n	10010c8e <db_addATT+0x52>
10010c7e:	4660      	mov	r0, ip
10010c80:	6800      	ldr	r0, [r0, #0]
10010c82:	809a      	strh	r2, [r3, #4]
10010c84:	1a80      	subs	r0, r0, r2
10010c86:	6098      	str	r0, [r3, #8]
10010c88:	4b18      	ldr	r3, [pc, #96]	; (10010cec <db_addATT+0xb0>)
10010c8a:	4798      	blx	r3
10010c8c:	e002      	b.n	10010c94 <db_addATT+0x58>
10010c8e:	2100      	movs	r1, #0
10010c90:	809a      	strh	r2, [r3, #4]
10010c92:	6099      	str	r1, [r3, #8]
10010c94:	2300      	movs	r3, #0
10010c96:	6822      	ldr	r2, [r4, #0]
10010c98:	7093      	strb	r3, [r2, #2]
10010c9a:	3303      	adds	r3, #3
10010c9c:	402b      	ands	r3, r5
10010c9e:	2b03      	cmp	r3, #3
10010ca0:	d001      	beq.n	10010ca6 <db_addATT+0x6a>
10010ca2:	076b      	lsls	r3, r5, #29
10010ca4:	d504      	bpl.n	10010cb0 <db_addATT+0x74>
10010ca6:	2101      	movs	r1, #1
10010ca8:	6822      	ldr	r2, [r4, #0]
10010caa:	7893      	ldrb	r3, [r2, #2]
10010cac:	430b      	orrs	r3, r1
10010cae:	7093      	strb	r3, [r2, #2]
10010cb0:	2330      	movs	r3, #48	; 0x30
10010cb2:	402b      	ands	r3, r5
10010cb4:	2b30      	cmp	r3, #48	; 0x30
10010cb6:	d001      	beq.n	10010cbc <db_addATT+0x80>
10010cb8:	066b      	lsls	r3, r5, #25
10010cba:	d504      	bpl.n	10010cc6 <db_addATT+0x8a>
10010cbc:	2102      	movs	r1, #2
10010cbe:	6822      	ldr	r2, [r4, #0]
10010cc0:	7893      	ldrb	r3, [r2, #2]
10010cc2:	430b      	orrs	r3, r1
10010cc4:	7093      	strb	r3, [r2, #2]
10010cc6:	4a0a      	ldr	r2, [pc, #40]	; (10010cf0 <db_addATT+0xb4>)
10010cc8:	2600      	movs	r6, #0
10010cca:	6813      	ldr	r3, [r2, #0]
10010ccc:	3301      	adds	r3, #1
10010cce:	6013      	str	r3, [r2, #0]
10010cd0:	e005      	b.n	10010cde <db_addATT+0xa2>
10010cd2:	6023      	str	r3, [r4, #0]
10010cd4:	2611      	movs	r6, #17
10010cd6:	2900      	cmp	r1, #0
10010cd8:	d001      	beq.n	10010cde <db_addATT+0xa2>
10010cda:	1aba      	subs	r2, r7, r2
10010cdc:	6002      	str	r2, [r0, #0]
10010cde:	1c30      	adds	r0, r6, #0
10010ce0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
10010ce2:	46c0      	nop			; (mov r8, r8)
10010ce4:	10019484 	.word	0x10019484
10010ce8:	10019488 	.word	0x10019488
10010cec:	10015213 	.word	0x10015213
10010cf0:	1001948c 	.word	0x1001948c

10010cf4 <user_description_define>:
10010cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10010cf6:	1c05      	adds	r5, r0, #0
10010cf8:	20cf      	movs	r0, #207	; 0xcf
10010cfa:	2a00      	cmp	r2, #0
10010cfc:	d01c      	beq.n	10010d38 <user_description_define+0x44>
10010cfe:	1c14      	adds	r4, r2, #0
10010d00:	2203      	movs	r2, #3
10010d02:	1c1e      	adds	r6, r3, #0
10010d04:	400a      	ands	r2, r1
10010d06:	1c0b      	adds	r3, r1, #0
10010d08:	3a03      	subs	r2, #3
10010d0a:	4251      	negs	r1, r2
10010d0c:	4151      	adcs	r1, r2
10010d0e:	075a      	lsls	r2, r3, #29
10010d10:	0fd2      	lsrs	r2, r2, #31
10010d12:	430a      	orrs	r2, r1
10010d14:	03d2      	lsls	r2, r2, #15
10010d16:	4f09      	ldr	r7, [pc, #36]	; (10010d3c <user_description_define+0x48>)
10010d18:	1c28      	adds	r0, r5, #0
10010d1a:	2a00      	cmp	r2, #0
10010d1c:	d003      	beq.n	10010d26 <user_description_define+0x32>
10010d1e:	1c21      	adds	r1, r4, #0
10010d20:	1c32      	adds	r2, r6, #0
10010d22:	47b8      	blx	r7
10010d24:	e008      	b.n	10010d38 <user_description_define+0x44>
10010d26:	1c11      	adds	r1, r2, #0
10010d28:	47b8      	blx	r7
10010d2a:	2800      	cmp	r0, #0
10010d2c:	d104      	bne.n	10010d38 <user_description_define+0x44>
10010d2e:	1c28      	adds	r0, r5, #0
10010d30:	1c31      	adds	r1, r6, #0
10010d32:	1c22      	adds	r2, r4, #0
10010d34:	4b02      	ldr	r3, [pc, #8]	; (10010d40 <user_description_define+0x4c>)
10010d36:	4798      	blx	r3
10010d38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10010d3a:	46c0      	nop			; (mov r8, r8)
10010d3c:	10010c3d 	.word	0x10010c3d
10010d40:	10012fa5 	.word	0x10012fa5

10010d44 <at_ble_read_authorize_reply.part.1>:
10010d44:	b537      	push	{r0, r1, r2, r4, r5, lr}
10010d46:	4b09      	ldr	r3, [pc, #36]	; (10010d6c <at_ble_read_authorize_reply.part.1+0x28>)
10010d48:	1c05      	adds	r5, r0, #0
10010d4a:	1c08      	adds	r0, r1, #0
10010d4c:	1c0c      	adds	r4, r1, #0
10010d4e:	4798      	blx	r3
10010d50:	2800      	cmp	r0, #0
10010d52:	d009      	beq.n	10010d68 <at_ble_read_authorize_reply.part.1+0x24>
10010d54:	6882      	ldr	r2, [r0, #8]
10010d56:	2a00      	cmp	r2, #0
10010d58:	d006      	beq.n	10010d68 <at_ble_read_authorize_reply.part.1+0x24>
10010d5a:	8883      	ldrh	r3, [r0, #4]
10010d5c:	1c29      	adds	r1, r5, #0
10010d5e:	9200      	str	r2, [sp, #0]
10010d60:	1c20      	adds	r0, r4, #0
10010d62:	2200      	movs	r2, #0
10010d64:	4c02      	ldr	r4, [pc, #8]	; (10010d70 <at_ble_read_authorize_reply.part.1+0x2c>)
10010d66:	47a0      	blx	r4
10010d68:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
10010d6a:	46c0      	nop			; (mov r8, r8)
10010d6c:	10010add 	.word	0x10010add
10010d70:	10012a3d 	.word	0x10012a3d

10010d74 <internal_at_ble_service_define>:
10010d74:	b5f0      	push	{r4, r5, r6, r7, lr}
10010d76:	b08b      	sub	sp, #44	; 0x2c
10010d78:	9306      	str	r3, [sp, #24]
10010d7a:	ab10      	add	r3, sp, #64	; 0x40
10010d7c:	9202      	str	r2, [sp, #8]
10010d7e:	cb04      	ldmia	r3!, {r2}
10010d80:	1c05      	adds	r5, r0, #0
10010d82:	881b      	ldrh	r3, [r3, #0]
10010d84:	9105      	str	r1, [sp, #20]
10010d86:	9303      	str	r3, [sp, #12]
10010d88:	ab12      	add	r3, sp, #72	; 0x48
10010d8a:	781b      	ldrb	r3, [r3, #0]
10010d8c:	20cf      	movs	r0, #207	; 0xcf
10010d8e:	9304      	str	r3, [sp, #16]
10010d90:	2d00      	cmp	r5, #0
10010d92:	d100      	bne.n	10010d96 <internal_at_ble_service_define+0x22>
10010d94:	e1ca      	b.n	1001112c <internal_at_ble_service_define+0x3b8>
10010d96:	2900      	cmp	r1, #0
10010d98:	d100      	bne.n	10010d9c <internal_at_ble_service_define+0x28>
10010d9a:	e1c7      	b.n	1001112c <internal_at_ble_service_define+0x3b8>
10010d9c:	2a00      	cmp	r2, #0
10010d9e:	d100      	bne.n	10010da2 <internal_at_ble_service_define+0x2e>
10010da0:	e1c4      	b.n	1001112c <internal_at_ble_service_define+0x3b8>
10010da2:	9b03      	ldr	r3, [sp, #12]
10010da4:	2b00      	cmp	r3, #0
10010da6:	d100      	bne.n	10010daa <internal_at_ble_service_define+0x36>
10010da8:	e1c0      	b.n	1001112c <internal_at_ble_service_define+0x3b8>
10010daa:	4bc9      	ldr	r3, [pc, #804]	; (100110d0 <internal_at_ble_service_define+0x35c>)
10010dac:	3004      	adds	r0, #4
10010dae:	681e      	ldr	r6, [r3, #0]
10010db0:	2e00      	cmp	r6, #0
10010db2:	d100      	bne.n	10010db6 <internal_at_ble_service_define+0x42>
10010db4:	e1ba      	b.n	1001112c <internal_at_ble_service_define+0x3b8>
10010db6:	2400      	movs	r4, #0
10010db8:	4bc6      	ldr	r3, [pc, #792]	; (100110d4 <internal_at_ble_service_define+0x360>)
10010dba:	8034      	strh	r4, [r6, #0]
10010dbc:	881b      	ldrh	r3, [r3, #0]
10010dbe:	1db7      	adds	r7, r6, #6
10010dc0:	1c21      	adds	r1, r4, #0
10010dc2:	2210      	movs	r2, #16
10010dc4:	8073      	strh	r3, [r6, #2]
10010dc6:	1c38      	adds	r0, r7, #0
10010dc8:	4bc3      	ldr	r3, [pc, #780]	; (100110d8 <internal_at_ble_service_define+0x364>)
10010dca:	4798      	blx	r3
10010dcc:	7828      	ldrb	r0, [r5, #0]
10010dce:	4bc3      	ldr	r3, [pc, #780]	; (100110dc <internal_at_ble_service_define+0x368>)
10010dd0:	4798      	blx	r3
10010dd2:	1c69      	adds	r1, r5, #1
10010dd4:	1c02      	adds	r2, r0, #0
10010dd6:	4bc2      	ldr	r3, [pc, #776]	; (100110e0 <internal_at_ble_service_define+0x36c>)
10010dd8:	1c38      	adds	r0, r7, #0
10010dda:	4798      	blx	r3
10010ddc:	2204      	movs	r2, #4
10010dde:	782b      	ldrb	r3, [r5, #0]
10010de0:	9d02      	ldr	r5, [sp, #8]
10010de2:	011b      	lsls	r3, r3, #4
10010de4:	4313      	orrs	r3, r2
10010de6:	9a04      	ldr	r2, [sp, #16]
10010de8:	7174      	strb	r4, [r6, #5]
10010dea:	0192      	lsls	r2, r2, #6
10010dec:	4313      	orrs	r3, r2
10010dee:	7133      	strb	r3, [r6, #4]
10010df0:	2316      	movs	r3, #22
10010df2:	9a06      	ldr	r2, [sp, #24]
10010df4:	3512      	adds	r5, #18
10010df6:	4353      	muls	r3, r2
10010df8:	9a02      	ldr	r2, [sp, #8]
10010dfa:	3312      	adds	r3, #18
10010dfc:	18d7      	adds	r7, r2, r3
10010dfe:	42bd      	cmp	r5, r7
10010e00:	d00f      	beq.n	10010e22 <internal_at_ble_service_define+0xae>
10010e02:	4bb8      	ldr	r3, [pc, #736]	; (100110e4 <internal_at_ble_service_define+0x370>)
10010e04:	8829      	ldrh	r1, [r5, #0]
10010e06:	9300      	str	r3, [sp, #0]
10010e08:	230e      	movs	r3, #14
10010e0a:	aa06      	add	r2, sp, #24
10010e0c:	189b      	adds	r3, r3, r2
10010e0e:	9301      	str	r3, [sp, #4]
10010e10:	4cb5      	ldr	r4, [pc, #724]	; (100110e8 <internal_at_ble_service_define+0x374>)
10010e12:	1c30      	adds	r0, r6, #0
10010e14:	2201      	movs	r2, #1
10010e16:	2302      	movs	r3, #2
10010e18:	47a0      	blx	r4
10010e1a:	3516      	adds	r5, #22
10010e1c:	1e04      	subs	r4, r0, #0
10010e1e:	d0ee      	beq.n	10010dfe <internal_at_ble_service_define+0x8a>
10010e20:	e183      	b.n	1001112a <internal_at_ble_service_define+0x3b6>
10010e22:	9f10      	ldr	r7, [sp, #64]	; 0x40
10010e24:	2300      	movs	r3, #0
10010e26:	3714      	adds	r7, #20
10010e28:	1c3d      	adds	r5, r7, #0
10010e2a:	9302      	str	r3, [sp, #8]
10010e2c:	9b02      	ldr	r3, [sp, #8]
10010e2e:	9a03      	ldr	r2, [sp, #12]
10010e30:	4293      	cmp	r3, r2
10010e32:	db00      	blt.n	10010e36 <internal_at_ble_service_define+0xc2>
10010e34:	e0bf      	b.n	10010fb6 <internal_at_ble_service_define+0x242>
10010e36:	4bad      	ldr	r3, [pc, #692]	; (100110ec <internal_at_ble_service_define+0x378>)
10010e38:	aa06      	add	r2, sp, #24
10010e3a:	9300      	str	r3, [sp, #0]
10010e3c:	230e      	movs	r3, #14
10010e3e:	189b      	adds	r3, r3, r2
10010e40:	9301      	str	r3, [sp, #4]
10010e42:	4ca9      	ldr	r4, [pc, #676]	; (100110e8 <internal_at_ble_service_define+0x374>)
10010e44:	1c30      	adds	r0, r6, #0
10010e46:	2104      	movs	r1, #4
10010e48:	2201      	movs	r2, #1
10010e4a:	2302      	movs	r3, #2
10010e4c:	47a0      	blx	r4
10010e4e:	1e04      	subs	r4, r0, #0
10010e50:	d000      	beq.n	10010e54 <internal_at_ble_service_define+0xe0>
10010e52:	e16a      	b.n	1001112a <internal_at_ble_service_define+0x3b6>
10010e54:	1c2b      	adds	r3, r5, #0
10010e56:	3b12      	subs	r3, #18
10010e58:	7b2c      	ldrb	r4, [r5, #12]
10010e5a:	781b      	ldrb	r3, [r3, #0]
10010e5c:	1c21      	adds	r1, r4, #0
10010e5e:	1c1a      	adds	r2, r3, #0
10010e60:	9304      	str	r3, [sp, #16]
10010e62:	8828      	ldrh	r0, [r5, #0]
10010e64:	4ba2      	ldr	r3, [pc, #648]	; (100110f0 <internal_at_ble_service_define+0x37c>)
10010e66:	4798      	blx	r3
10010e68:	2303      	movs	r3, #3
10010e6a:	4023      	ands	r3, r4
10010e6c:	3b03      	subs	r3, #3
10010e6e:	4259      	negs	r1, r3
10010e70:	4159      	adcs	r1, r3
10010e72:	2301      	movs	r3, #1
10010e74:	08a4      	lsrs	r4, r4, #2
10010e76:	401c      	ands	r4, r3
10010e78:	430c      	orrs	r4, r1
10010e7a:	896b      	ldrh	r3, [r5, #10]
10010e7c:	03e4      	lsls	r4, r4, #15
10010e7e:	431c      	orrs	r4, r3
10010e80:	9007      	str	r0, [sp, #28]
10010e82:	4b96      	ldr	r3, [pc, #600]	; (100110dc <internal_at_ble_service_define+0x368>)
10010e84:	9804      	ldr	r0, [sp, #16]
10010e86:	4798      	blx	r3
10010e88:	1c2a      	adds	r2, r5, #0
10010e8a:	3a11      	subs	r2, #17
10010e8c:	9200      	str	r2, [sp, #0]
10010e8e:	3a03      	subs	r2, #3
10010e90:	1c03      	adds	r3, r0, #0
10010e92:	9201      	str	r2, [sp, #4]
10010e94:	1c21      	adds	r1, r4, #0
10010e96:	1c30      	adds	r0, r6, #0
10010e98:	4c93      	ldr	r4, [pc, #588]	; (100110e8 <internal_at_ble_service_define+0x374>)
10010e9a:	9a07      	ldr	r2, [sp, #28]
10010e9c:	47a0      	blx	r4
10010e9e:	1e04      	subs	r4, r0, #0
10010ea0:	d000      	beq.n	10010ea4 <internal_at_ble_service_define+0x130>
10010ea2:	e142      	b.n	1001112a <internal_at_ble_service_define+0x3b6>
10010ea4:	22c0      	movs	r2, #192	; 0xc0
10010ea6:	882b      	ldrh	r3, [r5, #0]
10010ea8:	0052      	lsls	r2, r2, #1
10010eaa:	4213      	tst	r3, r2
10010eac:	d104      	bne.n	10010eb8 <internal_at_ble_service_define+0x144>
10010eae:	8aab      	ldrh	r3, [r5, #20]
10010eb0:	9304      	str	r3, [sp, #16]
10010eb2:	2b00      	cmp	r3, #0
10010eb4:	d116      	bne.n	10010ee4 <internal_at_ble_service_define+0x170>
10010eb6:	e03a      	b.n	10010f2e <internal_at_ble_service_define+0x1ba>
10010eb8:	2201      	movs	r2, #1
10010eba:	09d9      	lsrs	r1, r3, #7
10010ebc:	4011      	ands	r1, r2
10010ebe:	05db      	lsls	r3, r3, #23
10010ec0:	d501      	bpl.n	10010ec6 <internal_at_ble_service_define+0x152>
10010ec2:	2302      	movs	r3, #2
10010ec4:	4319      	orrs	r1, r3
10010ec6:	4b8b      	ldr	r3, [pc, #556]	; (100110f4 <internal_at_ble_service_define+0x380>)
10010ec8:	aa06      	add	r2, sp, #24
10010eca:	9300      	str	r3, [sp, #0]
10010ecc:	230e      	movs	r3, #14
10010ece:	189b      	adds	r3, r3, r2
10010ed0:	9301      	str	r3, [sp, #4]
10010ed2:	4c85      	ldr	r4, [pc, #532]	; (100110e8 <internal_at_ble_service_define+0x374>)
10010ed4:	0209      	lsls	r1, r1, #8
10010ed6:	1c30      	adds	r0, r6, #0
10010ed8:	2201      	movs	r2, #1
10010eda:	2302      	movs	r3, #2
10010edc:	47a0      	blx	r4
10010ede:	1e04      	subs	r4, r0, #0
10010ee0:	d0e5      	beq.n	10010eae <internal_at_ble_service_define+0x13a>
10010ee2:	e122      	b.n	1001112a <internal_at_ble_service_define+0x3b6>
10010ee4:	2380      	movs	r3, #128	; 0x80
10010ee6:	882a      	ldrh	r2, [r5, #0]
10010ee8:	7f2c      	ldrb	r4, [r5, #28]
10010eea:	005b      	lsls	r3, r3, #1
10010eec:	401a      	ands	r2, r3
10010eee:	1c20      	adds	r0, r4, #0
10010ef0:	2101      	movs	r1, #1
10010ef2:	2a00      	cmp	r2, #0
10010ef4:	d000      	beq.n	10010ef8 <internal_at_ble_service_define+0x184>
10010ef6:	1c0a      	adds	r2, r1, #0
10010ef8:	4b7f      	ldr	r3, [pc, #508]	; (100110f8 <internal_at_ble_service_define+0x384>)
10010efa:	4798      	blx	r3
10010efc:	2203      	movs	r2, #3
10010efe:	4022      	ands	r2, r4
10010f00:	3a03      	subs	r2, #3
10010f02:	4251      	negs	r1, r2
10010f04:	4151      	adcs	r1, r2
10010f06:	4b7d      	ldr	r3, [pc, #500]	; (100110fc <internal_at_ble_service_define+0x388>)
10010f08:	1c0a      	adds	r2, r1, #0
10010f0a:	9300      	str	r3, [sp, #0]
10010f0c:	1c2b      	adds	r3, r5, #0
10010f0e:	0764      	lsls	r4, r4, #29
10010f10:	0fe4      	lsrs	r4, r4, #31
10010f12:	4322      	orrs	r2, r4
10010f14:	03d2      	lsls	r2, r2, #15
10010f16:	4310      	orrs	r0, r2
10010f18:	3320      	adds	r3, #32
10010f1a:	b282      	uxth	r2, r0
10010f1c:	9301      	str	r3, [sp, #4]
10010f1e:	4c72      	ldr	r4, [pc, #456]	; (100110e8 <internal_at_ble_service_define+0x374>)
10010f20:	1c30      	adds	r0, r6, #0
10010f22:	9904      	ldr	r1, [sp, #16]
10010f24:	2302      	movs	r3, #2
10010f26:	47a0      	blx	r4
10010f28:	1e04      	subs	r4, r0, #0
10010f2a:	d000      	beq.n	10010f2e <internal_at_ble_service_define+0x1ba>
10010f2c:	e0fd      	b.n	1001112a <internal_at_ble_service_define+0x3b6>
10010f2e:	2101      	movs	r1, #1
10010f30:	882b      	ldrh	r3, [r5, #0]
10010f32:	420b      	tst	r3, r1
10010f34:	d011      	beq.n	10010f5a <internal_at_ble_service_define+0x1e6>
10010f36:	7fa8      	ldrb	r0, [r5, #30]
10010f38:	4b6f      	ldr	r3, [pc, #444]	; (100110f8 <internal_at_ble_service_define+0x384>)
10010f3a:	2200      	movs	r2, #0
10010f3c:	4798      	blx	r3
10010f3e:	4b70      	ldr	r3, [pc, #448]	; (10011100 <internal_at_ble_service_define+0x38c>)
10010f40:	1c02      	adds	r2, r0, #0
10010f42:	9300      	str	r3, [sp, #0]
10010f44:	1c2b      	adds	r3, r5, #0
10010f46:	3324      	adds	r3, #36	; 0x24
10010f48:	9301      	str	r3, [sp, #4]
10010f4a:	4c67      	ldr	r4, [pc, #412]	; (100110e8 <internal_at_ble_service_define+0x374>)
10010f4c:	1c30      	adds	r0, r6, #0
10010f4e:	496d      	ldr	r1, [pc, #436]	; (10011104 <internal_at_ble_service_define+0x390>)
10010f50:	2302      	movs	r3, #2
10010f52:	47a0      	blx	r4
10010f54:	1e04      	subs	r4, r0, #0
10010f56:	d000      	beq.n	10010f5a <internal_at_ble_service_define+0x1e6>
10010f58:	e0e7      	b.n	1001112a <internal_at_ble_service_define+0x3b6>
10010f5a:	2330      	movs	r3, #48	; 0x30
10010f5c:	882a      	ldrh	r2, [r5, #0]
10010f5e:	421a      	tst	r2, r3
10010f60:	d012      	beq.n	10010f88 <internal_at_ble_service_define+0x214>
10010f62:	2101      	movs	r1, #1
10010f64:	7f68      	ldrb	r0, [r5, #29]
10010f66:	1c0a      	adds	r2, r1, #0
10010f68:	4b63      	ldr	r3, [pc, #396]	; (100110f8 <internal_at_ble_service_define+0x384>)
10010f6a:	4798      	blx	r3
10010f6c:	4b66      	ldr	r3, [pc, #408]	; (10011108 <internal_at_ble_service_define+0x394>)
10010f6e:	1c02      	adds	r2, r0, #0
10010f70:	9300      	str	r3, [sp, #0]
10010f72:	1c2b      	adds	r3, r5, #0
10010f74:	3322      	adds	r3, #34	; 0x22
10010f76:	9301      	str	r3, [sp, #4]
10010f78:	4c5b      	ldr	r4, [pc, #364]	; (100110e8 <internal_at_ble_service_define+0x374>)
10010f7a:	1c30      	adds	r0, r6, #0
10010f7c:	4961      	ldr	r1, [pc, #388]	; (10011104 <internal_at_ble_service_define+0x390>)
10010f7e:	2302      	movs	r3, #2
10010f80:	47a0      	blx	r4
10010f82:	1e04      	subs	r4, r0, #0
10010f84:	d000      	beq.n	10010f88 <internal_at_ble_service_define+0x214>
10010f86:	e0d0      	b.n	1001112a <internal_at_ble_service_define+0x3b6>
10010f88:	69ab      	ldr	r3, [r5, #24]
10010f8a:	2b00      	cmp	r3, #0
10010f8c:	d00e      	beq.n	10010fac <internal_at_ble_service_define+0x238>
10010f8e:	4b5f      	ldr	r3, [pc, #380]	; (1001110c <internal_at_ble_service_define+0x398>)
10010f90:	aa06      	add	r2, sp, #24
10010f92:	9300      	str	r3, [sp, #0]
10010f94:	230e      	movs	r3, #14
10010f96:	189b      	adds	r3, r3, r2
10010f98:	9301      	str	r3, [sp, #4]
10010f9a:	4c53      	ldr	r4, [pc, #332]	; (100110e8 <internal_at_ble_service_define+0x374>)
10010f9c:	1c30      	adds	r0, r6, #0
10010f9e:	2107      	movs	r1, #7
10010fa0:	2201      	movs	r2, #1
10010fa2:	2302      	movs	r3, #2
10010fa4:	47a0      	blx	r4
10010fa6:	1e04      	subs	r4, r0, #0
10010fa8:	d000      	beq.n	10010fac <internal_at_ble_service_define+0x238>
10010faa:	e0be      	b.n	1001112a <internal_at_ble_service_define+0x3b6>
10010fac:	9b02      	ldr	r3, [sp, #8]
10010fae:	353c      	adds	r5, #60	; 0x3c
10010fb0:	3301      	adds	r3, #1
10010fb2:	9302      	str	r3, [sp, #8]
10010fb4:	e73a      	b.n	10010e2c <internal_at_ble_service_define+0xb8>
10010fb6:	1c30      	adds	r0, r6, #0
10010fb8:	4b55      	ldr	r3, [pc, #340]	; (10011110 <internal_at_ble_service_define+0x39c>)
10010fba:	4798      	blx	r3
10010fbc:	1e04      	subs	r4, r0, #0
10010fbe:	d000      	beq.n	10010fc2 <internal_at_ble_service_define+0x24e>
10010fc0:	e0b3      	b.n	1001112a <internal_at_ble_service_define+0x3b6>
10010fc2:	8833      	ldrh	r3, [r6, #0]
10010fc4:	9a05      	ldr	r2, [sp, #20]
10010fc6:	8013      	strh	r3, [r2, #0]
10010fc8:	8836      	ldrh	r6, [r6, #0]
10010fca:	9b06      	ldr	r3, [sp, #24]
10010fcc:	9a03      	ldr	r2, [sp, #12]
10010fce:	18f6      	adds	r6, r6, r3
10010fd0:	b2b3      	uxth	r3, r6
10010fd2:	9302      	str	r3, [sp, #8]
10010fd4:	233c      	movs	r3, #60	; 0x3c
10010fd6:	4353      	muls	r3, r2
10010fd8:	9a10      	ldr	r2, [sp, #64]	; 0x40
10010fda:	3314      	adds	r3, #20
10010fdc:	18d3      	adds	r3, r2, r3
10010fde:	9304      	str	r3, [sp, #16]
10010fe0:	9b04      	ldr	r3, [sp, #16]
10010fe2:	429f      	cmp	r7, r3
10010fe4:	d100      	bne.n	10010fe8 <internal_at_ble_service_define+0x274>
10010fe6:	e0a0      	b.n	1001112a <internal_at_ble_service_define+0x3b6>
10010fe8:	9b02      	ldr	r3, [sp, #8]
10010fea:	1c9d      	adds	r5, r3, #2
10010fec:	1c3b      	adds	r3, r7, #0
10010fee:	b2ad      	uxth	r5, r5
10010ff0:	3b14      	subs	r3, #20
10010ff2:	801d      	strh	r5, [r3, #0]
10010ff4:	9303      	str	r3, [sp, #12]
10010ff6:	893b      	ldrh	r3, [r7, #8]
10010ff8:	2b00      	cmp	r3, #0
10010ffa:	d108      	bne.n	1001100e <internal_at_ble_service_define+0x29a>
10010ffc:	23c0      	movs	r3, #192	; 0xc0
10010ffe:	883a      	ldrh	r2, [r7, #0]
10011000:	005b      	lsls	r3, r3, #1
10011002:	421a      	tst	r2, r3
10011004:	d026      	beq.n	10011054 <internal_at_ble_service_define+0x2e0>
10011006:	9e02      	ldr	r6, [sp, #8]
10011008:	3603      	adds	r6, #3
1001100a:	b2b5      	uxth	r5, r6
1001100c:	e022      	b.n	10011054 <internal_at_ble_service_define+0x2e0>
1001100e:	2103      	movs	r1, #3
10011010:	7b3b      	ldrb	r3, [r7, #12]
10011012:	4019      	ands	r1, r3
10011014:	3903      	subs	r1, #3
10011016:	424a      	negs	r2, r1
10011018:	414a      	adcs	r2, r1
1001101a:	0759      	lsls	r1, r3, #29
1001101c:	0fc9      	lsrs	r1, r1, #31
1001101e:	4311      	orrs	r1, r2
10011020:	03c9      	lsls	r1, r1, #15
10011022:	897a      	ldrh	r2, [r7, #10]
10011024:	2900      	cmp	r1, #0
10011026:	d007      	beq.n	10011038 <internal_at_ble_service_define+0x2c4>
10011028:	6879      	ldr	r1, [r7, #4]
1001102a:	2900      	cmp	r1, #0
1001102c:	d100      	bne.n	10011030 <internal_at_ble_service_define+0x2bc>
1001102e:	4939      	ldr	r1, [pc, #228]	; (10011114 <internal_at_ble_service_define+0x3a0>)
10011030:	1c28      	adds	r0, r5, #0
10011032:	4e39      	ldr	r6, [pc, #228]	; (10011118 <internal_at_ble_service_define+0x3a4>)
10011034:	47b0      	blx	r6
10011036:	e00a      	b.n	1001104e <internal_at_ble_service_define+0x2da>
10011038:	1c28      	adds	r0, r5, #0
1001103a:	4e37      	ldr	r6, [pc, #220]	; (10011118 <internal_at_ble_service_define+0x3a4>)
1001103c:	47b0      	blx	r6
1001103e:	2800      	cmp	r0, #0
10011040:	d172      	bne.n	10011128 <internal_at_ble_service_define+0x3b4>
10011042:	9b03      	ldr	r3, [sp, #12]
10011044:	8939      	ldrh	r1, [r7, #8]
10011046:	8818      	ldrh	r0, [r3, #0]
10011048:	687a      	ldr	r2, [r7, #4]
1001104a:	4b34      	ldr	r3, [pc, #208]	; (1001111c <internal_at_ble_service_define+0x3a8>)
1001104c:	4798      	blx	r3
1001104e:	2800      	cmp	r0, #0
10011050:	d0d4      	beq.n	10010ffc <internal_at_ble_service_define+0x288>
10011052:	e069      	b.n	10011128 <internal_at_ble_service_define+0x3b4>
10011054:	8abb      	ldrh	r3, [r7, #20]
10011056:	2b00      	cmp	r3, #0
10011058:	d00a      	beq.n	10011070 <internal_at_ble_service_define+0x2fc>
1001105a:	3501      	adds	r5, #1
1001105c:	b2ad      	uxth	r5, r5
1001105e:	843d      	strh	r5, [r7, #32]
10011060:	7f39      	ldrb	r1, [r7, #28]
10011062:	8afb      	ldrh	r3, [r7, #22]
10011064:	1c28      	adds	r0, r5, #0
10011066:	693a      	ldr	r2, [r7, #16]
10011068:	4e2d      	ldr	r6, [pc, #180]	; (10011120 <internal_at_ble_service_define+0x3ac>)
1001106a:	47b0      	blx	r6
1001106c:	2800      	cmp	r0, #0
1001106e:	d15b      	bne.n	10011128 <internal_at_ble_service_define+0x3b4>
10011070:	883b      	ldrh	r3, [r7, #0]
10011072:	07db      	lsls	r3, r3, #31
10011074:	d50d      	bpl.n	10011092 <internal_at_ble_service_define+0x31e>
10011076:	2200      	movs	r2, #0
10011078:	3501      	adds	r5, #1
1001107a:	b2ad      	uxth	r5, r5
1001107c:	a909      	add	r1, sp, #36	; 0x24
1001107e:	84bd      	strh	r5, [r7, #36]	; 0x24
10011080:	7fbb      	ldrb	r3, [r7, #30]
10011082:	1c28      	adds	r0, r5, #0
10011084:	700a      	strb	r2, [r1, #0]
10011086:	704a      	strb	r2, [r1, #1]
10011088:	4e23      	ldr	r6, [pc, #140]	; (10011118 <internal_at_ble_service_define+0x3a4>)
1001108a:	3202      	adds	r2, #2
1001108c:	47b0      	blx	r6
1001108e:	2800      	cmp	r0, #0
10011090:	d14a      	bne.n	10011128 <internal_at_ble_service_define+0x3b4>
10011092:	2330      	movs	r3, #48	; 0x30
10011094:	883a      	ldrh	r2, [r7, #0]
10011096:	421a      	tst	r2, r3
10011098:	d00d      	beq.n	100110b6 <internal_at_ble_service_define+0x342>
1001109a:	2200      	movs	r2, #0
1001109c:	3501      	adds	r5, #1
1001109e:	b2ad      	uxth	r5, r5
100110a0:	a909      	add	r1, sp, #36	; 0x24
100110a2:	847d      	strh	r5, [r7, #34]	; 0x22
100110a4:	7f7b      	ldrb	r3, [r7, #29]
100110a6:	1c28      	adds	r0, r5, #0
100110a8:	700a      	strb	r2, [r1, #0]
100110aa:	704a      	strb	r2, [r1, #1]
100110ac:	4e1a      	ldr	r6, [pc, #104]	; (10011118 <internal_at_ble_service_define+0x3a4>)
100110ae:	3202      	adds	r2, #2
100110b0:	47b0      	blx	r6
100110b2:	2800      	cmp	r0, #0
100110b4:	d138      	bne.n	10011128 <internal_at_ble_service_define+0x3b4>
100110b6:	69b9      	ldr	r1, [r7, #24]
100110b8:	2900      	cmp	r1, #0
100110ba:	d006      	beq.n	100110ca <internal_at_ble_service_define+0x356>
100110bc:	3501      	adds	r5, #1
100110be:	b2ad      	uxth	r5, r5
100110c0:	1c28      	adds	r0, r5, #0
100110c2:	4b18      	ldr	r3, [pc, #96]	; (10011124 <internal_at_ble_service_define+0x3b0>)
100110c4:	4798      	blx	r3
100110c6:	2800      	cmp	r0, #0
100110c8:	d12e      	bne.n	10011128 <internal_at_ble_service_define+0x3b4>
100110ca:	373c      	adds	r7, #60	; 0x3c
100110cc:	9502      	str	r5, [sp, #8]
100110ce:	e787      	b.n	10010fe0 <internal_at_ble_service_define+0x26c>
100110d0:	10019494 	.word	0x10019494
100110d4:	1001a3d4 	.word	0x1001a3d4
100110d8:	10015225 	.word	0x10015225
100110dc:	10010aa9 	.word	0x10010aa9
100110e0:	10015213 	.word	0x10015213
100110e4:	100177e7 	.word	0x100177e7
100110e8:	10012f35 	.word	0x10012f35
100110ec:	100177e9 	.word	0x100177e9
100110f0:	10010b75 	.word	0x10010b75
100110f4:	100177e5 	.word	0x100177e5
100110f8:	10010b1d 	.word	0x10010b1d
100110fc:	100177e1 	.word	0x100177e1
10011100:	100177e3 	.word	0x100177e3
10011104:	00008002 	.word	0x00008002
10011108:	100177dd 	.word	0x100177dd
1001110c:	100177df 	.word	0x100177df
10011110:	10012e29 	.word	0x10012e29
10011114:	10019480 	.word	0x10019480
10011118:	10010c3d 	.word	0x10010c3d
1001111c:	10012fa5 	.word	0x10012fa5
10011120:	10010cf5 	.word	0x10010cf5
10011124:	10010c11 	.word	0x10010c11
10011128:	1c04      	adds	r4, r0, #0
1001112a:	1c20      	adds	r0, r4, #0
1001112c:	b00b      	add	sp, #44	; 0x2c
1001112e:	bdf0      	pop	{r4, r5, r6, r7, pc}

10011130 <initi_gatt_server_module>:
10011130:	2300      	movs	r3, #0
10011132:	4a07      	ldr	r2, [pc, #28]	; (10011150 <initi_gatt_server_module+0x20>)
10011134:	7013      	strb	r3, [r2, #0]
10011136:	4a07      	ldr	r2, [pc, #28]	; (10011154 <initi_gatt_server_module+0x24>)
10011138:	6013      	str	r3, [r2, #0]
1001113a:	4a07      	ldr	r2, [pc, #28]	; (10011158 <initi_gatt_server_module+0x28>)
1001113c:	6013      	str	r3, [r2, #0]
1001113e:	4a07      	ldr	r2, [pc, #28]	; (1001115c <initi_gatt_server_module+0x2c>)
10011140:	6013      	str	r3, [r2, #0]
10011142:	4a07      	ldr	r2, [pc, #28]	; (10011160 <initi_gatt_server_module+0x30>)
10011144:	6013      	str	r3, [r2, #0]
10011146:	4a07      	ldr	r2, [pc, #28]	; (10011164 <initi_gatt_server_module+0x34>)
10011148:	6013      	str	r3, [r2, #0]
1001114a:	4a07      	ldr	r2, [pc, #28]	; (10011168 <initi_gatt_server_module+0x38>)
1001114c:	6013      	str	r3, [r2, #0]
1001114e:	4770      	bx	lr
10011150:	10019480 	.word	0x10019480
10011154:	10019490 	.word	0x10019490
10011158:	1001948c 	.word	0x1001948c
1001115c:	1001947c 	.word	0x1001947c
10011160:	10019488 	.word	0x10019488
10011164:	10019484 	.word	0x10019484
10011168:	10019494 	.word	0x10019494

1001116c <db_init>:
1001116c:	4b0a      	ldr	r3, [pc, #40]	; (10011198 <db_init+0x2c>)
1001116e:	4a0b      	ldr	r2, [pc, #44]	; (1001119c <db_init+0x30>)
10011170:	6018      	str	r0, [r3, #0]
10011172:	084b      	lsrs	r3, r1, #1
10011174:	6013      	str	r3, [r2, #0]
10011176:	4a0a      	ldr	r2, [pc, #40]	; (100111a0 <db_init+0x34>)
10011178:	18c3      	adds	r3, r0, r3
1001117a:	6013      	str	r3, [r2, #0]
1001117c:	4a09      	ldr	r2, [pc, #36]	; (100111a4 <db_init+0x38>)
1001117e:	1841      	adds	r1, r0, r1
10011180:	6013      	str	r3, [r2, #0]
10011182:	2303      	movs	r3, #3
10011184:	2200      	movs	r2, #0
10011186:	3103      	adds	r1, #3
10011188:	4399      	bics	r1, r3
1001118a:	4b07      	ldr	r3, [pc, #28]	; (100111a8 <db_init+0x3c>)
1001118c:	3904      	subs	r1, #4
1001118e:	6019      	str	r1, [r3, #0]
10011190:	4b06      	ldr	r3, [pc, #24]	; (100111ac <db_init+0x40>)
10011192:	601a      	str	r2, [r3, #0]
10011194:	4770      	bx	lr
10011196:	46c0      	nop			; (mov r8, r8)
10011198:	10019494 	.word	0x10019494
1001119c:	10019490 	.word	0x10019490
100111a0:	1001947c 	.word	0x1001947c
100111a4:	10019488 	.word	0x10019488
100111a8:	10019484 	.word	0x10019484
100111ac:	1001948c 	.word	0x1001948c

100111b0 <at_ble_primary_service_define>:
100111b0:	b530      	push	{r4, r5, lr}
100111b2:	b085      	sub	sp, #20
100111b4:	ac08      	add	r4, sp, #32
100111b6:	cc20      	ldmia	r4!, {r5}
100111b8:	8824      	ldrh	r4, [r4, #0]
100111ba:	9500      	str	r5, [sp, #0]
100111bc:	9401      	str	r4, [sp, #4]
100111be:	2401      	movs	r4, #1
100111c0:	9402      	str	r4, [sp, #8]
100111c2:	4c02      	ldr	r4, [pc, #8]	; (100111cc <at_ble_primary_service_define+0x1c>)
100111c4:	47a0      	blx	r4
100111c6:	b005      	add	sp, #20
100111c8:	bd30      	pop	{r4, r5, pc}
100111ca:	46c0      	nop			; (mov r8, r8)
100111cc:	10010d75 	.word	0x10010d75

100111d0 <at_ble_characteristic_value_set>:
100111d0:	b570      	push	{r4, r5, r6, lr}
100111d2:	4b0b      	ldr	r3, [pc, #44]	; (10011200 <at_ble_characteristic_value_set+0x30>)
100111d4:	1c06      	adds	r6, r0, #0
100111d6:	1c0c      	adds	r4, r1, #0
100111d8:	1c15      	adds	r5, r2, #0
100111da:	4798      	blx	r3
100111dc:	2800      	cmp	r0, #0
100111de:	d008      	beq.n	100111f2 <at_ble_characteristic_value_set+0x22>
100111e0:	6880      	ldr	r0, [r0, #8]
100111e2:	2800      	cmp	r0, #0
100111e4:	d005      	beq.n	100111f2 <at_ble_characteristic_value_set+0x22>
100111e6:	1c21      	adds	r1, r4, #0
100111e8:	1c2a      	adds	r2, r5, #0
100111ea:	4b06      	ldr	r3, [pc, #24]	; (10011204 <at_ble_characteristic_value_set+0x34>)
100111ec:	4798      	blx	r3
100111ee:	2000      	movs	r0, #0
100111f0:	e004      	b.n	100111fc <at_ble_characteristic_value_set+0x2c>
100111f2:	1c30      	adds	r0, r6, #0
100111f4:	1c29      	adds	r1, r5, #0
100111f6:	1c22      	adds	r2, r4, #0
100111f8:	4b03      	ldr	r3, [pc, #12]	; (10011208 <at_ble_characteristic_value_set+0x38>)
100111fa:	4798      	blx	r3
100111fc:	bd70      	pop	{r4, r5, r6, pc}
100111fe:	46c0      	nop			; (mov r8, r8)
10011200:	10010add 	.word	0x10010add
10011204:	10015213 	.word	0x10015213
10011208:	10012fa5 	.word	0x10012fa5

1001120c <at_ble_characteristic_value_get>:
1001120c:	b570      	push	{r4, r5, r6, lr}
1001120e:	4b0c      	ldr	r3, [pc, #48]	; (10011240 <at_ble_characteristic_value_get+0x34>)
10011210:	1c06      	adds	r6, r0, #0
10011212:	1c0c      	adds	r4, r1, #0
10011214:	1c15      	adds	r5, r2, #0
10011216:	4798      	blx	r3
10011218:	2800      	cmp	r0, #0
1001121a:	d00b      	beq.n	10011234 <at_ble_characteristic_value_get+0x28>
1001121c:	6883      	ldr	r3, [r0, #8]
1001121e:	2b00      	cmp	r3, #0
10011220:	d008      	beq.n	10011234 <at_ble_characteristic_value_get+0x28>
10011222:	8883      	ldrh	r3, [r0, #4]
10011224:	802b      	strh	r3, [r5, #0]
10011226:	8882      	ldrh	r2, [r0, #4]
10011228:	6881      	ldr	r1, [r0, #8]
1001122a:	4b06      	ldr	r3, [pc, #24]	; (10011244 <at_ble_characteristic_value_get+0x38>)
1001122c:	1c20      	adds	r0, r4, #0
1001122e:	4798      	blx	r3
10011230:	2000      	movs	r0, #0
10011232:	e004      	b.n	1001123e <at_ble_characteristic_value_get+0x32>
10011234:	1c30      	adds	r0, r6, #0
10011236:	1c29      	adds	r1, r5, #0
10011238:	1c22      	adds	r2, r4, #0
1001123a:	4b03      	ldr	r3, [pc, #12]	; (10011248 <at_ble_characteristic_value_get+0x3c>)
1001123c:	4798      	blx	r3
1001123e:	bd70      	pop	{r4, r5, r6, pc}
10011240:	10010add 	.word	0x10010add
10011244:	10015213 	.word	0x10015213
10011248:	10013031 	.word	0x10013031

1001124c <at_ble_write_authorize_reply>:
1001124c:	b5f0      	push	{r4, r5, r6, r7, lr}
1001124e:	b085      	sub	sp, #20
10011250:	1c04      	adds	r4, r0, #0
10011252:	9101      	str	r1, [sp, #4]
10011254:	2900      	cmp	r1, #0
10011256:	d128      	bne.n	100112aa <at_ble_write_authorize_reply+0x5e>
10011258:	8843      	ldrh	r3, [r0, #2]
1001125a:	1c27      	adds	r7, r4, #0
1001125c:	9300      	str	r3, [sp, #0]
1001125e:	1c18      	adds	r0, r3, #0
10011260:	4b16      	ldr	r3, [pc, #88]	; (100112bc <at_ble_write_authorize_reply+0x70>)
10011262:	4798      	blx	r3
10011264:	3708      	adds	r7, #8
10011266:	2800      	cmp	r0, #0
10011268:	d009      	beq.n	1001127e <at_ble_write_authorize_reply+0x32>
1001126a:	6880      	ldr	r0, [r0, #8]
1001126c:	2800      	cmp	r0, #0
1001126e:	d006      	beq.n	1001127e <at_ble_write_authorize_reply+0x32>
10011270:	88a3      	ldrh	r3, [r4, #4]
10011272:	88e2      	ldrh	r2, [r4, #6]
10011274:	18c0      	adds	r0, r0, r3
10011276:	1c39      	adds	r1, r7, #0
10011278:	4b11      	ldr	r3, [pc, #68]	; (100112c0 <at_ble_write_authorize_reply+0x74>)
1001127a:	4798      	blx	r3
1001127c:	e015      	b.n	100112aa <at_ble_write_authorize_reply+0x5e>
1001127e:	ab02      	add	r3, sp, #8
10011280:	1d9e      	adds	r6, r3, #6
10011282:	2300      	movs	r3, #0
10011284:	4d0f      	ldr	r5, [pc, #60]	; (100112c4 <at_ble_write_authorize_reply+0x78>)
10011286:	8033      	strh	r3, [r6, #0]
10011288:	6829      	ldr	r1, [r5, #0]
1001128a:	1c32      	adds	r2, r6, #0
1001128c:	4b0e      	ldr	r3, [pc, #56]	; (100112c8 <at_ble_write_authorize_reply+0x7c>)
1001128e:	9800      	ldr	r0, [sp, #0]
10011290:	4798      	blx	r3
10011292:	682b      	ldr	r3, [r5, #0]
10011294:	88a0      	ldrh	r0, [r4, #4]
10011296:	88e2      	ldrh	r2, [r4, #6]
10011298:	1818      	adds	r0, r3, r0
1001129a:	1c39      	adds	r1, r7, #0
1001129c:	4b08      	ldr	r3, [pc, #32]	; (100112c0 <at_ble_write_authorize_reply+0x74>)
1001129e:	4798      	blx	r3
100112a0:	8860      	ldrh	r0, [r4, #2]
100112a2:	8832      	ldrh	r2, [r6, #0]
100112a4:	6829      	ldr	r1, [r5, #0]
100112a6:	4b09      	ldr	r3, [pc, #36]	; (100112cc <at_ble_write_authorize_reply+0x80>)
100112a8:	4798      	blx	r3
100112aa:	8860      	ldrh	r0, [r4, #2]
100112ac:	8821      	ldrh	r1, [r4, #0]
100112ae:	9a01      	ldr	r2, [sp, #4]
100112b0:	4b07      	ldr	r3, [pc, #28]	; (100112d0 <at_ble_write_authorize_reply+0x84>)
100112b2:	4798      	blx	r3
100112b4:	2000      	movs	r0, #0
100112b6:	b005      	add	sp, #20
100112b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
100112ba:	46c0      	nop			; (mov r8, r8)
100112bc:	10010add 	.word	0x10010add
100112c0:	10015213 	.word	0x10015213
100112c4:	100179ec 	.word	0x100179ec
100112c8:	1001120d 	.word	0x1001120d
100112cc:	100111d1 	.word	0x100111d1
100112d0:	10012aa9 	.word	0x10012aa9

100112d4 <gatts_handle_read_req>:
100112d4:	b538      	push	{r3, r4, r5, lr}
100112d6:	1c0c      	adds	r4, r1, #0
100112d8:	4b07      	ldr	r3, [pc, #28]	; (100112f8 <gatts_handle_read_req+0x24>)
100112da:	4798      	blx	r3
100112dc:	8865      	ldrh	r5, [r4, #2]
100112de:	4b07      	ldr	r3, [pc, #28]	; (100112fc <gatts_handle_read_req+0x28>)
100112e0:	1c28      	adds	r0, r5, #0
100112e2:	4798      	blx	r3
100112e4:	7883      	ldrb	r3, [r0, #2]
100112e6:	2026      	movs	r0, #38	; 0x26
100112e8:	07db      	lsls	r3, r3, #31
100112ea:	d404      	bmi.n	100112f6 <gatts_handle_read_req+0x22>
100112ec:	8820      	ldrh	r0, [r4, #0]
100112ee:	1c29      	adds	r1, r5, #0
100112f0:	4b03      	ldr	r3, [pc, #12]	; (10011300 <gatts_handle_read_req+0x2c>)
100112f2:	4798      	blx	r3
100112f4:	203b      	movs	r0, #59	; 0x3b
100112f6:	bd38      	pop	{r3, r4, r5, pc}
100112f8:	100129ed 	.word	0x100129ed
100112fc:	10010add 	.word	0x10010add
10011300:	10010d45 	.word	0x10010d45

10011304 <gatts_handle_att_info_req>:
10011304:	b538      	push	{r3, r4, r5, lr}
10011306:	1c0d      	adds	r5, r1, #0
10011308:	4b0a      	ldr	r3, [pc, #40]	; (10011334 <gatts_handle_att_info_req+0x30>)
1001130a:	1c14      	adds	r4, r2, #0
1001130c:	4798      	blx	r3
1001130e:	882d      	ldrh	r5, [r5, #0]
10011310:	4b09      	ldr	r3, [pc, #36]	; (10011338 <gatts_handle_att_info_req+0x34>)
10011312:	1c28      	adds	r0, r5, #0
10011314:	4798      	blx	r3
10011316:	0a22      	lsrs	r2, r4, #8
10011318:	1c03      	adds	r3, r0, #0
1001131a:	4c08      	ldr	r4, [pc, #32]	; (1001133c <gatts_handle_att_info_req+0x38>)
1001131c:	b291      	uxth	r1, r2
1001131e:	2800      	cmp	r0, #0
10011320:	d003      	beq.n	1001132a <gatts_handle_att_info_req+0x26>
10011322:	8882      	ldrh	r2, [r0, #4]
10011324:	2300      	movs	r3, #0
10011326:	1c28      	adds	r0, r5, #0
10011328:	e001      	b.n	1001132e <gatts_handle_att_info_req+0x2a>
1001132a:	1c28      	adds	r0, r5, #0
1001132c:	2201      	movs	r2, #1
1001132e:	47a0      	blx	r4
10011330:	203b      	movs	r0, #59	; 0x3b
10011332:	bd38      	pop	{r3, r4, r5, pc}
10011334:	10012a31 	.word	0x10012a31
10011338:	10010add 	.word	0x10010add
1001133c:	10012aed 	.word	0x10012aed

10011340 <gatts_handle_write_req>:
10011340:	b510      	push	{r4, lr}
10011342:	1c14      	adds	r4, r2, #0
10011344:	4b07      	ldr	r3, [pc, #28]	; (10011364 <gatts_handle_write_req+0x24>)
10011346:	4798      	blx	r3
10011348:	4b07      	ldr	r3, [pc, #28]	; (10011368 <gatts_handle_write_req+0x28>)
1001134a:	8860      	ldrh	r0, [r4, #2]
1001134c:	4798      	blx	r3
1001134e:	2302      	movs	r3, #2
10011350:	7881      	ldrb	r1, [r0, #2]
10011352:	2022      	movs	r0, #34	; 0x22
10011354:	4019      	ands	r1, r3
10011356:	d103      	bne.n	10011360 <gatts_handle_write_req+0x20>
10011358:	1c20      	adds	r0, r4, #0
1001135a:	4b04      	ldr	r3, [pc, #16]	; (1001136c <gatts_handle_write_req+0x2c>)
1001135c:	4798      	blx	r3
1001135e:	201f      	movs	r0, #31
10011360:	bd10      	pop	{r4, pc}
10011362:	46c0      	nop			; (mov r8, r8)
10011364:	100129f9 	.word	0x100129f9
10011368:	10010add 	.word	0x10010add
1001136c:	1001124d 	.word	0x1001124d

10011370 <at_ble_notification_send>:
10011370:	b5f0      	push	{r4, r5, r6, r7, lr}
10011372:	4d17      	ldr	r5, [pc, #92]	; (100113d0 <at_ble_notification_send+0x60>)
10011374:	4c17      	ldr	r4, [pc, #92]	; (100113d4 <at_ble_notification_send+0x64>)
10011376:	682a      	ldr	r2, [r5, #0]
10011378:	44a5      	add	sp, r4
1001137a:	23d2      	movs	r3, #210	; 0xd2
1001137c:	2a04      	cmp	r2, #4
1001137e:	d822      	bhi.n	100113c6 <at_ble_notification_send+0x56>
10011380:	1c06      	adds	r6, r0, #0
10011382:	4b15      	ldr	r3, [pc, #84]	; (100113d8 <at_ble_notification_send+0x68>)
10011384:	1c08      	adds	r0, r1, #0
10011386:	1c0c      	adds	r4, r1, #0
10011388:	4798      	blx	r3
1001138a:	2800      	cmp	r0, #0
1001138c:	d008      	beq.n	100113a0 <at_ble_notification_send+0x30>
1001138e:	6883      	ldr	r3, [r0, #8]
10011390:	2b00      	cmp	r3, #0
10011392:	d005      	beq.n	100113a0 <at_ble_notification_send+0x30>
10011394:	8882      	ldrh	r2, [r0, #4]
10011396:	1c21      	adds	r1, r4, #0
10011398:	9200      	str	r2, [sp, #0]
1001139a:	2012      	movs	r0, #18
1001139c:	1c32      	adds	r2, r6, #0
1001139e:	e00c      	b.n	100113ba <at_ble_notification_send+0x4a>
100113a0:	270e      	movs	r7, #14
100113a2:	446f      	add	r7, sp
100113a4:	1c39      	adds	r1, r7, #0
100113a6:	aa04      	add	r2, sp, #16
100113a8:	4b0c      	ldr	r3, [pc, #48]	; (100113dc <at_ble_notification_send+0x6c>)
100113aa:	1c20      	adds	r0, r4, #0
100113ac:	4798      	blx	r3
100113ae:	2012      	movs	r0, #18
100113b0:	1c21      	adds	r1, r4, #0
100113b2:	1c32      	adds	r2, r6, #0
100113b4:	883b      	ldrh	r3, [r7, #0]
100113b6:	9300      	str	r3, [sp, #0]
100113b8:	ab04      	add	r3, sp, #16
100113ba:	4c09      	ldr	r4, [pc, #36]	; (100113e0 <at_ble_notification_send+0x70>)
100113bc:	47a0      	blx	r4
100113be:	682b      	ldr	r3, [r5, #0]
100113c0:	3301      	adds	r3, #1
100113c2:	602b      	str	r3, [r5, #0]
100113c4:	2300      	movs	r3, #0
100113c6:	1c18      	adds	r0, r3, #0
100113c8:	2385      	movs	r3, #133	; 0x85
100113ca:	009b      	lsls	r3, r3, #2
100113cc:	449d      	add	sp, r3
100113ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
100113d0:	10019520 	.word	0x10019520
100113d4:	fffffdec 	.word	0xfffffdec
100113d8:	10010add 	.word	0x10010add
100113dc:	10013031 	.word	0x10013031
100113e0:	10012b35 	.word	0x10012b35

100113e4 <init_l2cc_task_module>:
100113e4:	220a      	movs	r2, #10
100113e6:	4b01      	ldr	r3, [pc, #4]	; (100113ec <init_l2cc_task_module+0x8>)
100113e8:	701a      	strb	r2, [r3, #0]
100113ea:	4770      	bx	lr
100113ec:	100179e8 	.word	0x100179e8

100113f0 <l2cc_data_send_rsp_handler>:
100113f0:	b510      	push	{r4, lr}
100113f2:	7802      	ldrb	r2, [r0, #0]
100113f4:	700a      	strb	r2, [r1, #0]
100113f6:	7883      	ldrb	r3, [r0, #2]
100113f8:	7844      	ldrb	r4, [r0, #1]
100113fa:	021b      	lsls	r3, r3, #8
100113fc:	4323      	orrs	r3, r4
100113fe:	804b      	strh	r3, [r1, #2]
10011400:	7903      	ldrb	r3, [r0, #4]
10011402:	78c0      	ldrb	r0, [r0, #3]
10011404:	021b      	lsls	r3, r3, #8
10011406:	4303      	orrs	r3, r0
10011408:	808b      	strh	r3, [r1, #4]
1001140a:	2a00      	cmp	r2, #0
1001140c:	d103      	bne.n	10011416 <l2cc_data_send_rsp_handler+0x26>
1001140e:	4a02      	ldr	r2, [pc, #8]	; (10011418 <l2cc_data_send_rsp_handler+0x28>)
10011410:	7813      	ldrb	r3, [r2, #0]
10011412:	3301      	adds	r3, #1
10011414:	7013      	strb	r3, [r2, #0]
10011416:	bd10      	pop	{r4, pc}
10011418:	100179e8 	.word	0x100179e8

1001141c <l2cc_data_received_handler>:
1001141c:	b508      	push	{r3, lr}
1001141e:	1c03      	adds	r3, r0, #0
10011420:	7842      	ldrb	r2, [r0, #1]
10011422:	7800      	ldrb	r0, [r0, #0]
10011424:	0212      	lsls	r2, r2, #8
10011426:	4302      	orrs	r2, r0
10011428:	800a      	strh	r2, [r1, #0]
1001142a:	78da      	ldrb	r2, [r3, #3]
1001142c:	7898      	ldrb	r0, [r3, #2]
1001142e:	0212      	lsls	r2, r2, #8
10011430:	4302      	orrs	r2, r0
10011432:	804a      	strh	r2, [r1, #2]
10011434:	795a      	ldrb	r2, [r3, #5]
10011436:	7918      	ldrb	r0, [r3, #4]
10011438:	0212      	lsls	r2, r2, #8
1001143a:	4302      	orrs	r2, r0
1001143c:	808a      	strh	r2, [r1, #4]
1001143e:	1d88      	adds	r0, r1, #6
10011440:	1d99      	adds	r1, r3, #6
10011442:	4b01      	ldr	r3, [pc, #4]	; (10011448 <l2cc_data_received_handler+0x2c>)
10011444:	4798      	blx	r3
10011446:	bd08      	pop	{r3, pc}
10011448:	10015213 	.word	0x10015213

1001144c <at_ble_authenticate>:
1001144c:	b5f0      	push	{r4, r5, r6, r7, lr}
1001144e:	1c0c      	adds	r4, r1, #0
10011450:	211f      	movs	r1, #31
10011452:	b08b      	sub	sp, #44	; 0x2c
10011454:	9307      	str	r3, [sp, #28]
10011456:	ab02      	add	r3, sp, #8
10011458:	18c9      	adds	r1, r1, r3
1001145a:	230f      	movs	r3, #15
1001145c:	700b      	strb	r3, [r1, #0]
1001145e:	4b40      	ldr	r3, [pc, #256]	; (10011560 <at_ble_authenticate+0x114>)
10011460:	1c05      	adds	r5, r0, #0
10011462:	1c16      	adds	r6, r2, #0
10011464:	4798      	blx	r3
10011466:	1c07      	adds	r7, r0, #0
10011468:	2001      	movs	r0, #1
1001146a:	2f07      	cmp	r7, #7
1001146c:	d875      	bhi.n	1001155a <at_ble_authenticate+0x10e>
1001146e:	2c00      	cmp	r4, #0
10011470:	d113      	bne.n	1001149a <at_ble_authenticate+0x4e>
10011472:	2312      	movs	r3, #18
10011474:	435f      	muls	r7, r3
10011476:	4b3b      	ldr	r3, [pc, #236]	; (10011564 <at_ble_authenticate+0x118>)
10011478:	5cfb      	ldrb	r3, [r7, r3]
1001147a:	4283      	cmp	r3, r0
1001147c:	d001      	beq.n	10011482 <at_ble_authenticate+0x36>
1001147e:	20cf      	movs	r0, #207	; 0xcf
10011480:	e06b      	b.n	1001155a <at_ble_authenticate+0x10e>
10011482:	9504      	str	r5, [sp, #16]
10011484:	9400      	str	r4, [sp, #0]
10011486:	9401      	str	r4, [sp, #4]
10011488:	9402      	str	r4, [sp, #8]
1001148a:	9403      	str	r4, [sp, #12]
1001148c:	1c20      	adds	r0, r4, #0
1001148e:	1c21      	adds	r1, r4, #0
10011490:	1c22      	adds	r2, r4, #0
10011492:	1c23      	adds	r3, r4, #0
10011494:	4d34      	ldr	r5, [pc, #208]	; (10011568 <at_ble_authenticate+0x11c>)
10011496:	47a8      	blx	r5
10011498:	e05e      	b.n	10011558 <at_ble_authenticate+0x10c>
1001149a:	7922      	ldrb	r2, [r4, #4]
1001149c:	2a06      	cmp	r2, #6
1001149e:	d9ee      	bls.n	1001147e <at_ble_authenticate+0x32>
100114a0:	7963      	ldrb	r3, [r4, #5]
100114a2:	2b10      	cmp	r3, #16
100114a4:	d8eb      	bhi.n	1001147e <at_ble_authenticate+0x32>
100114a6:	429a      	cmp	r2, r3
100114a8:	d8e9      	bhi.n	1001147e <at_ble_authenticate+0x32>
100114aa:	7a23      	ldrb	r3, [r4, #8]
100114ac:	2b04      	cmp	r3, #4
100114ae:	d8e6      	bhi.n	1001147e <at_ble_authenticate+0x32>
100114b0:	79a3      	ldrb	r3, [r4, #6]
100114b2:	2b07      	cmp	r3, #7
100114b4:	d8e3      	bhi.n	1001147e <at_ble_authenticate+0x32>
100114b6:	79e3      	ldrb	r3, [r4, #7]
100114b8:	2b07      	cmp	r3, #7
100114ba:	d8e0      	bhi.n	1001147e <at_ble_authenticate+0x32>
100114bc:	78a3      	ldrb	r3, [r4, #2]
100114be:	2b00      	cmp	r3, #0
100114c0:	d006      	beq.n	100114d0 <at_ble_authenticate+0x84>
100114c2:	2e00      	cmp	r6, #0
100114c4:	d0db      	beq.n	1001147e <at_ble_authenticate+0x32>
100114c6:	4829      	ldr	r0, [pc, #164]	; (1001156c <at_ble_authenticate+0x120>)
100114c8:	1c31      	adds	r1, r6, #0
100114ca:	221c      	movs	r2, #28
100114cc:	4b28      	ldr	r3, [pc, #160]	; (10011570 <at_ble_authenticate+0x124>)
100114ce:	4798      	blx	r3
100114d0:	9b07      	ldr	r3, [sp, #28]
100114d2:	2b00      	cmp	r3, #0
100114d4:	d005      	beq.n	100114e2 <at_ble_authenticate+0x96>
100114d6:	4827      	ldr	r0, [pc, #156]	; (10011574 <at_ble_authenticate+0x128>)
100114d8:	1c19      	adds	r1, r3, #0
100114da:	309a      	adds	r0, #154	; 0x9a
100114dc:	2210      	movs	r2, #16
100114de:	4b24      	ldr	r3, [pc, #144]	; (10011570 <at_ble_authenticate+0x124>)
100114e0:	4798      	blx	r3
100114e2:	7863      	ldrb	r3, [r4, #1]
100114e4:	78a2      	ldrb	r2, [r4, #2]
100114e6:	009b      	lsls	r3, r3, #2
100114e8:	4313      	orrs	r3, r2
100114ea:	2212      	movs	r2, #18
100114ec:	4357      	muls	r7, r2
100114ee:	4a1d      	ldr	r2, [pc, #116]	; (10011564 <at_ble_authenticate+0x118>)
100114f0:	b2db      	uxtb	r3, r3
100114f2:	5cba      	ldrb	r2, [r7, r2]
100114f4:	2a00      	cmp	r2, #0
100114f6:	d116      	bne.n	10011526 <at_ble_authenticate+0xda>
100114f8:	79a0      	ldrb	r0, [r4, #6]
100114fa:	0742      	lsls	r2, r0, #29
100114fc:	d502      	bpl.n	10011504 <at_ble_authenticate+0xb8>
100114fe:	9a07      	ldr	r2, [sp, #28]
10011500:	2a00      	cmp	r2, #0
10011502:	d0bc      	beq.n	1001147e <at_ble_authenticate+0x32>
10011504:	07c2      	lsls	r2, r0, #31
10011506:	d501      	bpl.n	1001150c <at_ble_authenticate+0xc0>
10011508:	2e00      	cmp	r6, #0
1001150a:	d0b8      	beq.n	1001147e <at_ble_authenticate+0x32>
1001150c:	7966      	ldrb	r6, [r4, #5]
1001150e:	7821      	ldrb	r1, [r4, #0]
10011510:	78e2      	ldrb	r2, [r4, #3]
10011512:	9600      	str	r6, [sp, #0]
10011514:	9001      	str	r0, [sp, #4]
10011516:	79e0      	ldrb	r0, [r4, #7]
10011518:	9002      	str	r0, [sp, #8]
1001151a:	7a20      	ldrb	r0, [r4, #8]
1001151c:	4c16      	ldr	r4, [pc, #88]	; (10011578 <at_ble_authenticate+0x12c>)
1001151e:	9003      	str	r0, [sp, #12]
10011520:	1c28      	adds	r0, r5, #0
10011522:	47a0      	blx	r4
10011524:	e018      	b.n	10011558 <at_ble_authenticate+0x10c>
10011526:	2a01      	cmp	r2, #1
10011528:	d1a9      	bne.n	1001147e <at_ble_authenticate+0x32>
1001152a:	79e0      	ldrb	r0, [r4, #7]
1001152c:	0742      	lsls	r2, r0, #29
1001152e:	d502      	bpl.n	10011536 <at_ble_authenticate+0xea>
10011530:	9a07      	ldr	r2, [sp, #28]
10011532:	2a00      	cmp	r2, #0
10011534:	d0a3      	beq.n	1001147e <at_ble_authenticate+0x32>
10011536:	07c2      	lsls	r2, r0, #31
10011538:	d501      	bpl.n	1001153e <at_ble_authenticate+0xf2>
1001153a:	2e00      	cmp	r6, #0
1001153c:	d09f      	beq.n	1001147e <at_ble_authenticate+0x32>
1001153e:	7966      	ldrb	r6, [r4, #5]
10011540:	7821      	ldrb	r1, [r4, #0]
10011542:	78e2      	ldrb	r2, [r4, #3]
10011544:	9600      	str	r6, [sp, #0]
10011546:	79a6      	ldrb	r6, [r4, #6]
10011548:	9002      	str	r0, [sp, #8]
1001154a:	9601      	str	r6, [sp, #4]
1001154c:	7a20      	ldrb	r0, [r4, #8]
1001154e:	9504      	str	r5, [sp, #16]
10011550:	9003      	str	r0, [sp, #12]
10011552:	4c05      	ldr	r4, [pc, #20]	; (10011568 <at_ble_authenticate+0x11c>)
10011554:	2001      	movs	r0, #1
10011556:	47a0      	blx	r4
10011558:	2000      	movs	r0, #0
1001155a:	b00b      	add	sp, #44	; 0x2c
1001155c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1001155e:	46c0      	nop			; (mov r8, r8)
10011560:	1001194d 	.word	0x1001194d
10011564:	1001a3d6 	.word	0x1001a3d6
10011568:	10011ebd 	.word	0x10011ebd
1001156c:	1001a4e4 	.word	0x1001a4e4
10011570:	10015213 	.word	0x10015213
10011574:	1001a466 	.word	0x1001a466
10011578:	10011c9d 	.word	0x10011c9d

1001157c <at_ble_pair_key_reply>:
1001157c:	b5f0      	push	{r4, r5, r6, r7, lr}
1001157e:	b085      	sub	sp, #20
10011580:	1c05      	adds	r5, r0, #0
10011582:	1c0c      	adds	r4, r1, #0
10011584:	1c16      	adds	r6, r2, #0
10011586:	2100      	movs	r1, #0
10011588:	4668      	mov	r0, sp
1001158a:	2210      	movs	r2, #16
1001158c:	4b18      	ldr	r3, [pc, #96]	; (100115f0 <at_ble_pair_key_reply+0x74>)
1001158e:	4798      	blx	r3
10011590:	2101      	movs	r1, #1
10011592:	2e00      	cmp	r6, #0
10011594:	d101      	bne.n	1001159a <at_ble_pair_key_reply+0x1e>
10011596:	1c31      	adds	r1, r6, #0
10011598:	466e      	mov	r6, sp
1001159a:	2c00      	cmp	r4, #0
1001159c:	d116      	bne.n	100115cc <at_ble_pair_key_reply+0x50>
1001159e:	2701      	movs	r7, #1
100115a0:	1c23      	adds	r3, r4, #0
100115a2:	1d70      	adds	r0, r6, #5
100115a4:	3e01      	subs	r6, #1
100115a6:	7802      	ldrb	r2, [r0, #0]
100115a8:	3801      	subs	r0, #1
100115aa:	3a30      	subs	r2, #48	; 0x30
100115ac:	437a      	muls	r2, r7
100115ae:	189b      	adds	r3, r3, r2
100115b0:	220a      	movs	r2, #10
100115b2:	4357      	muls	r7, r2
100115b4:	42b0      	cmp	r0, r6
100115b6:	d1f6      	bne.n	100115a6 <at_ble_pair_key_reply+0x2a>
100115b8:	466a      	mov	r2, sp
100115ba:	4668      	mov	r0, sp
100115bc:	7013      	strb	r3, [r2, #0]
100115be:	0a1a      	lsrs	r2, r3, #8
100115c0:	7042      	strb	r2, [r0, #1]
100115c2:	0c1a      	lsrs	r2, r3, #16
100115c4:	0e1b      	lsrs	r3, r3, #24
100115c6:	7082      	strb	r2, [r0, #2]
100115c8:	70c3      	strb	r3, [r0, #3]
100115ca:	e009      	b.n	100115e0 <at_ble_pair_key_reply+0x64>
100115cc:	20cf      	movs	r0, #207	; 0xcf
100115ce:	2c01      	cmp	r4, #1
100115d0:	d10c      	bne.n	100115ec <at_ble_pair_key_reply+0x70>
100115d2:	2300      	movs	r3, #0
100115d4:	4668      	mov	r0, sp
100115d6:	5cf2      	ldrb	r2, [r6, r3]
100115d8:	54c2      	strb	r2, [r0, r3]
100115da:	3301      	adds	r3, #1
100115dc:	2b10      	cmp	r3, #16
100115de:	d1f9      	bne.n	100115d4 <at_ble_pair_key_reply+0x58>
100115e0:	2004      	movs	r0, #4
100115e2:	466a      	mov	r2, sp
100115e4:	1c2b      	adds	r3, r5, #0
100115e6:	4c03      	ldr	r4, [pc, #12]	; (100115f4 <at_ble_pair_key_reply+0x78>)
100115e8:	47a0      	blx	r4
100115ea:	2000      	movs	r0, #0
100115ec:	b005      	add	sp, #20
100115ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
100115f0:	10015225 	.word	0x10015225
100115f4:	10011f39 	.word	0x10011f39

100115f8 <at_ble_send_slave_sec_request>:
100115f8:	b570      	push	{r4, r5, r6, lr}
100115fa:	4b0c      	ldr	r3, [pc, #48]	; (1001162c <at_ble_send_slave_sec_request+0x34>)
100115fc:	1c0e      	adds	r6, r1, #0
100115fe:	2100      	movs	r1, #0
10011600:	1c05      	adds	r5, r0, #0
10011602:	1c14      	adds	r4, r2, #0
10011604:	4798      	blx	r3
10011606:	2301      	movs	r3, #1
10011608:	2807      	cmp	r0, #7
1001160a:	d80d      	bhi.n	10011628 <at_ble_send_slave_sec_request+0x30>
1001160c:	3311      	adds	r3, #17
1001160e:	4358      	muls	r0, r3
10011610:	4b07      	ldr	r3, [pc, #28]	; (10011630 <at_ble_send_slave_sec_request+0x38>)
10011612:	5cc2      	ldrb	r2, [r0, r3]
10011614:	23e0      	movs	r3, #224	; 0xe0
10011616:	2a01      	cmp	r2, #1
10011618:	d106      	bne.n	10011628 <at_ble_send_slave_sec_request+0x30>
1001161a:	00b1      	lsls	r1, r6, #2
1001161c:	430c      	orrs	r4, r1
1001161e:	4b05      	ldr	r3, [pc, #20]	; (10011634 <at_ble_send_slave_sec_request+0x3c>)
10011620:	b2e1      	uxtb	r1, r4
10011622:	1c28      	adds	r0, r5, #0
10011624:	4798      	blx	r3
10011626:	2300      	movs	r3, #0
10011628:	1c18      	adds	r0, r3, #0
1001162a:	bd70      	pop	{r4, r5, r6, pc}
1001162c:	1001194d 	.word	0x1001194d
10011630:	1001a3d6 	.word	0x1001a3d6
10011634:	10011f89 	.word	0x10011f89

10011638 <at_ble_encryption_start>:
10011638:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1001163a:	23cf      	movs	r3, #207	; 0xcf
1001163c:	2900      	cmp	r1, #0
1001163e:	d02b      	beq.n	10011698 <at_ble_encryption_start+0x60>
10011640:	2a05      	cmp	r2, #5
10011642:	d829      	bhi.n	10011698 <at_ble_encryption_start+0x60>
10011644:	2701      	movs	r7, #1
10011646:	1c3d      	adds	r5, r7, #0
10011648:	2433      	movs	r4, #51	; 0x33
1001164a:	4095      	lsls	r5, r2
1001164c:	4225      	tst	r5, r4
1001164e:	d023      	beq.n	10011698 <at_ble_encryption_start+0x60>
10011650:	7e8c      	ldrb	r4, [r1, #26]
10011652:	3c07      	subs	r4, #7
10011654:	2c09      	cmp	r4, #9
10011656:	d81f      	bhi.n	10011698 <at_ble_encryption_start+0x60>
10011658:	4b10      	ldr	r3, [pc, #64]	; (1001169c <at_ble_encryption_start+0x64>)
1001165a:	1c0c      	adds	r4, r1, #0
1001165c:	2100      	movs	r1, #0
1001165e:	1c15      	adds	r5, r2, #0
10011660:	1c06      	adds	r6, r0, #0
10011662:	4798      	blx	r3
10011664:	1c3b      	adds	r3, r7, #0
10011666:	2807      	cmp	r0, #7
10011668:	d816      	bhi.n	10011698 <at_ble_encryption_start+0x60>
1001166a:	2312      	movs	r3, #18
1001166c:	4358      	muls	r0, r3
1001166e:	4b0c      	ldr	r3, [pc, #48]	; (100116a0 <at_ble_encryption_start+0x68>)
10011670:	5cc7      	ldrb	r7, [r0, r3]
10011672:	23e0      	movs	r3, #224	; 0xe0
10011674:	2f00      	cmp	r7, #0
10011676:	d10f      	bne.n	10011698 <at_ble_encryption_start+0x60>
10011678:	1c21      	adds	r1, r4, #0
1001167a:	221c      	movs	r2, #28
1001167c:	4b09      	ldr	r3, [pc, #36]	; (100116a4 <at_ble_encryption_start+0x6c>)
1001167e:	480a      	ldr	r0, [pc, #40]	; (100116a8 <at_ble_encryption_start+0x70>)
10011680:	4798      	blx	r3
10011682:	1c23      	adds	r3, r4, #0
10011684:	7ea1      	ldrb	r1, [r4, #26]
10011686:	8a22      	ldrh	r2, [r4, #16]
10011688:	3312      	adds	r3, #18
1001168a:	9100      	str	r1, [sp, #0]
1001168c:	9501      	str	r5, [sp, #4]
1001168e:	1c21      	adds	r1, r4, #0
10011690:	1c30      	adds	r0, r6, #0
10011692:	4c06      	ldr	r4, [pc, #24]	; (100116ac <at_ble_encryption_start+0x74>)
10011694:	47a0      	blx	r4
10011696:	1c3b      	adds	r3, r7, #0
10011698:	1c18      	adds	r0, r3, #0
1001169a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
1001169c:	1001194d 	.word	0x1001194d
100116a0:	1001a3d6 	.word	0x1001a3d6
100116a4:	10015213 	.word	0x10015213
100116a8:	1001a4e4 	.word	0x1001a4e4
100116ac:	10011fc9 	.word	0x10011fc9

100116b0 <at_ble_encryption_request_reply>:
100116b0:	b573      	push	{r0, r1, r4, r5, r6, lr}
100116b2:	24cf      	movs	r4, #207	; 0xcf
100116b4:	2b00      	cmp	r3, #0
100116b6:	d011      	beq.n	100116dc <at_ble_encryption_request_reply+0x2c>
100116b8:	2a00      	cmp	r2, #0
100116ba:	d00a      	beq.n	100116d2 <at_ble_encryption_request_reply+0x22>
100116bc:	2905      	cmp	r1, #5
100116be:	d80d      	bhi.n	100116dc <at_ble_encryption_request_reply+0x2c>
100116c0:	2501      	movs	r5, #1
100116c2:	2633      	movs	r6, #51	; 0x33
100116c4:	408d      	lsls	r5, r1
100116c6:	4235      	tst	r5, r6
100116c8:	d008      	beq.n	100116dc <at_ble_encryption_request_reply+0x2c>
100116ca:	7e9d      	ldrb	r5, [r3, #26]
100116cc:	3d07      	subs	r5, #7
100116ce:	2d09      	cmp	r5, #9
100116d0:	d804      	bhi.n	100116dc <at_ble_encryption_request_reply+0x2c>
100116d2:	7e9c      	ldrb	r4, [r3, #26]
100116d4:	9400      	str	r4, [sp, #0]
100116d6:	4c02      	ldr	r4, [pc, #8]	; (100116e0 <at_ble_encryption_request_reply+0x30>)
100116d8:	47a0      	blx	r4
100116da:	2400      	movs	r4, #0
100116dc:	1c20      	adds	r0, r4, #0
100116de:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
100116e0:	10012085 	.word	0x10012085

100116e4 <rx_callback>:
100116e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
100116e6:	8883      	ldrh	r3, [r0, #4]
100116e8:	1c01      	adds	r1, r0, #0
100116ea:	9301      	str	r3, [sp, #4]
100116ec:	88c5      	ldrh	r5, [r0, #6]
100116ee:	8806      	ldrh	r6, [r0, #0]
100116f0:	2d00      	cmp	r5, #0
100116f2:	d10f      	bne.n	10011714 <rx_callback+0x30>
100116f4:	1c19      	adds	r1, r3, #0
100116f6:	1c30      	adds	r0, r6, #0
100116f8:	4b19      	ldr	r3, [pc, #100]	; (10011760 <rx_callback+0x7c>)
100116fa:	1c2a      	adds	r2, r5, #0
100116fc:	4798      	blx	r3
100116fe:	1e03      	subs	r3, r0, #0
10011700:	d105      	bne.n	1001170e <rx_callback+0x2a>
10011702:	1c30      	adds	r0, r6, #0
10011704:	9901      	ldr	r1, [sp, #4]
10011706:	1c1a      	adds	r2, r3, #0
10011708:	4c16      	ldr	r4, [pc, #88]	; (10011764 <rx_callback+0x80>)
1001170a:	47a0      	blx	r4
1001170c:	e027      	b.n	1001175e <rx_callback+0x7a>
1001170e:	4b16      	ldr	r3, [pc, #88]	; (10011768 <rx_callback+0x84>)
10011710:	4798      	blx	r3
10011712:	e024      	b.n	1001175e <rx_callback+0x7a>
10011714:	4c15      	ldr	r4, [pc, #84]	; (1001176c <rx_callback+0x88>)
10011716:	4a16      	ldr	r2, [pc, #88]	; (10011770 <rx_callback+0x8c>)
10011718:	6823      	ldr	r3, [r4, #0]
1001171a:	6812      	ldr	r2, [r2, #0]
1001171c:	18eb      	adds	r3, r5, r3
1001171e:	4293      	cmp	r3, r2
10011720:	d901      	bls.n	10011726 <rx_callback+0x42>
10011722:	2300      	movs	r3, #0
10011724:	6023      	str	r3, [r4, #0]
10011726:	4f13      	ldr	r7, [pc, #76]	; (10011774 <rx_callback+0x90>)
10011728:	6822      	ldr	r2, [r4, #0]
1001172a:	683b      	ldr	r3, [r7, #0]
1001172c:	3108      	adds	r1, #8
1001172e:	1898      	adds	r0, r3, r2
10011730:	1c2a      	adds	r2, r5, #0
10011732:	4b11      	ldr	r3, [pc, #68]	; (10011778 <rx_callback+0x94>)
10011734:	4798      	blx	r3
10011736:	683b      	ldr	r3, [r7, #0]
10011738:	6822      	ldr	r2, [r4, #0]
1001173a:	1c30      	adds	r0, r6, #0
1001173c:	189a      	adds	r2, r3, r2
1001173e:	9901      	ldr	r1, [sp, #4]
10011740:	4b07      	ldr	r3, [pc, #28]	; (10011760 <rx_callback+0x7c>)
10011742:	4798      	blx	r3
10011744:	2800      	cmp	r0, #0
10011746:	d1e2      	bne.n	1001170e <rx_callback+0x2a>
10011748:	6823      	ldr	r3, [r4, #0]
1001174a:	683a      	ldr	r2, [r7, #0]
1001174c:	1c30      	adds	r0, r6, #0
1001174e:	18d2      	adds	r2, r2, r3
10011750:	9901      	ldr	r1, [sp, #4]
10011752:	1c2b      	adds	r3, r5, #0
10011754:	4e03      	ldr	r6, [pc, #12]	; (10011764 <rx_callback+0x80>)
10011756:	47b0      	blx	r6
10011758:	6823      	ldr	r3, [r4, #0]
1001175a:	18ed      	adds	r5, r5, r3
1001175c:	6025      	str	r5, [r4, #0]
1001175e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
10011760:	1000fd79 	.word	0x1000fd79
10011764:	1000fcf1 	.word	0x1000fcf1
10011768:	1000f725 	.word	0x1000f725
1001176c:	1001a540 	.word	0x1001a540
10011770:	1001949c 	.word	0x1001949c
10011774:	10019498 	.word	0x10019498
10011778:	10015213 	.word	0x10015213

1001177c <interface_send>:
1001177c:	b508      	push	{r3, lr}
1001177e:	4b02      	ldr	r3, [pc, #8]	; (10011788 <interface_send+0xc>)
10011780:	4798      	blx	r3
10011782:	2000      	movs	r0, #0
10011784:	bd08      	pop	{r3, pc}
10011786:	46c0      	nop			; (mov r8, r8)
10011788:	1000f41d 	.word	0x1000f41d

1001178c <interface_init>:
1001178c:	2280      	movs	r2, #128	; 0x80
1001178e:	b510      	push	{r4, lr}
10011790:	2100      	movs	r1, #0
10011792:	1c04      	adds	r4, r0, #0
10011794:	0092      	lsls	r2, r2, #2
10011796:	4b08      	ldr	r3, [pc, #32]	; (100117b8 <interface_init+0x2c>)
10011798:	4808      	ldr	r0, [pc, #32]	; (100117bc <interface_init+0x30>)
1001179a:	4798      	blx	r3
1001179c:	2200      	movs	r2, #0
1001179e:	4b08      	ldr	r3, [pc, #32]	; (100117c0 <interface_init+0x34>)
100117a0:	601a      	str	r2, [r3, #0]
100117a2:	4a08      	ldr	r2, [pc, #32]	; (100117c4 <interface_init+0x38>)
100117a4:	4b08      	ldr	r3, [pc, #32]	; (100117c8 <interface_init+0x3c>)
100117a6:	601a      	str	r2, [r3, #0]
100117a8:	4b08      	ldr	r3, [pc, #32]	; (100117cc <interface_init+0x40>)
100117aa:	6922      	ldr	r2, [r4, #16]
100117ac:	601a      	str	r2, [r3, #0]
100117ae:	6962      	ldr	r2, [r4, #20]
100117b0:	4b07      	ldr	r3, [pc, #28]	; (100117d0 <interface_init+0x44>)
100117b2:	601a      	str	r2, [r3, #0]
100117b4:	bd10      	pop	{r4, pc}
100117b6:	46c0      	nop			; (mov r8, r8)
100117b8:	10015225 	.word	0x10015225
100117bc:	1001a744 	.word	0x1001a744
100117c0:	1001a540 	.word	0x1001a540
100117c4:	1001a544 	.word	0x1001a544
100117c8:	100179ec 	.word	0x100179ec
100117cc:	10019498 	.word	0x10019498
100117d0:	1001949c 	.word	0x1001949c

100117d4 <platform_cmd_cmpl_signal>:
100117d4:	2201      	movs	r2, #1
100117d6:	4b01      	ldr	r3, [pc, #4]	; (100117dc <platform_cmd_cmpl_signal+0x8>)
100117d8:	601a      	str	r2, [r3, #0]
100117da:	4770      	bx	lr
100117dc:	100194a0 	.word	0x100194a0

100117e0 <platform_cmd_cmpl_wait>:
100117e0:	b510      	push	{r4, lr}
100117e2:	1c04      	adds	r4, r0, #0
100117e4:	4b07      	ldr	r3, [pc, #28]	; (10011804 <platform_cmd_cmpl_wait+0x24>)
100117e6:	681a      	ldr	r2, [r3, #0]
100117e8:	2a01      	cmp	r2, #1
100117ea:	d003      	beq.n	100117f4 <platform_cmd_cmpl_wait+0x14>
100117ec:	4b06      	ldr	r3, [pc, #24]	; (10011808 <platform_cmd_cmpl_wait+0x28>)
100117ee:	2000      	movs	r0, #0
100117f0:	4798      	blx	r3
100117f2:	e7f7      	b.n	100117e4 <platform_cmd_cmpl_wait+0x4>
100117f4:	6819      	ldr	r1, [r3, #0]
100117f6:	2901      	cmp	r1, #1
100117f8:	d102      	bne.n	10011800 <platform_cmd_cmpl_wait+0x20>
100117fa:	2200      	movs	r2, #0
100117fc:	601a      	str	r2, [r3, #0]
100117fe:	e000      	b.n	10011802 <platform_cmd_cmpl_wait+0x22>
10011800:	7022      	strb	r2, [r4, #0]
10011802:	bd10      	pop	{r4, pc}
10011804:	100194a0 	.word	0x100194a0
10011808:	1000f4ad 	.word	0x1000f4ad

1001180c <start_timer>:
1001180c:	4770      	bx	lr

1001180e <stop_timer>:
1001180e:	4770      	bx	lr

10011810 <dbg_le_set_bd_addr_req_handler>:
10011810:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10011812:	466b      	mov	r3, sp
10011814:	1dde      	adds	r6, r3, #7
10011816:	2300      	movs	r3, #0
10011818:	7033      	strb	r3, [r6, #0]
1001181a:	230f      	movs	r3, #15
1001181c:	4c13      	ldr	r4, [pc, #76]	; (1001186c <dbg_le_set_bd_addr_req_handler+0x5c>)
1001181e:	2703      	movs	r7, #3
10011820:	7023      	strb	r3, [r4, #0]
10011822:	2300      	movs	r3, #0
10011824:	70e3      	strb	r3, [r4, #3]
10011826:	4b12      	ldr	r3, [pc, #72]	; (10011870 <dbg_le_set_bd_addr_req_handler+0x60>)
10011828:	1c01      	adds	r1, r0, #0
1001182a:	881a      	ldrh	r2, [r3, #0]
1001182c:	881b      	ldrh	r3, [r3, #0]
1001182e:	7122      	strb	r2, [r4, #4]
10011830:	0a1b      	lsrs	r3, r3, #8
10011832:	2206      	movs	r2, #6
10011834:	7163      	strb	r3, [r4, #5]
10011836:	480f      	ldr	r0, [pc, #60]	; (10011874 <dbg_le_set_bd_addr_req_handler+0x64>)
10011838:	4b0f      	ldr	r3, [pc, #60]	; (10011878 <dbg_le_set_bd_addr_req_handler+0x68>)
1001183a:	7067      	strb	r7, [r4, #1]
1001183c:	70a7      	strb	r7, [r4, #2]
1001183e:	4798      	blx	r3
10011840:	4d0e      	ldr	r5, [pc, #56]	; (1001187c <dbg_le_set_bd_addr_req_handler+0x6c>)
10011842:	4b0f      	ldr	r3, [pc, #60]	; (10011880 <dbg_le_set_bd_addr_req_handler+0x70>)
10011844:	210e      	movs	r1, #14
10011846:	802b      	strh	r3, [r5, #0]
10011848:	2306      	movs	r3, #6
1001184a:	71a3      	strb	r3, [r4, #6]
1001184c:	2300      	movs	r3, #0
1001184e:	1c20      	adds	r0, r4, #0
10011850:	71e3      	strb	r3, [r4, #7]
10011852:	4b0c      	ldr	r3, [pc, #48]	; (10011884 <dbg_le_set_bd_addr_req_handler+0x74>)
10011854:	80af      	strh	r7, [r5, #4]
10011856:	4798      	blx	r3
10011858:	1c30      	adds	r0, r6, #0
1001185a:	4b0b      	ldr	r3, [pc, #44]	; (10011888 <dbg_le_set_bd_addr_req_handler+0x78>)
1001185c:	4798      	blx	r3
1001185e:	7833      	ldrb	r3, [r6, #0]
10011860:	20e2      	movs	r0, #226	; 0xe2
10011862:	2b00      	cmp	r3, #0
10011864:	d101      	bne.n	1001186a <dbg_le_set_bd_addr_req_handler+0x5a>
10011866:	68ab      	ldr	r3, [r5, #8]
10011868:	7818      	ldrb	r0, [r3, #0]
1001186a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
1001186c:	1001a744 	.word	0x1001a744
10011870:	1001a3d4 	.word	0x1001a3d4
10011874:	1001a74c 	.word	0x1001a74c
10011878:	10015213 	.word	0x10015213
1001187c:	1001a3c8 	.word	0x1001a3c8
10011880:	00000329 	.word	0x00000329
10011884:	1001177d 	.word	0x1001177d
10011888:	100117e1 	.word	0x100117e1

1001188c <gapc_get_dev_info_cfm.constprop.1>:
1001188c:	b538      	push	{r3, r4, r5, lr}
1001188e:	230b      	movs	r3, #11
10011890:	4c27      	ldr	r4, [pc, #156]	; (10011930 <gapc_get_dev_info_cfm.constprop.1+0xa4>)
10011892:	7023      	strb	r3, [r4, #0]
10011894:	3303      	adds	r3, #3
10011896:	7063      	strb	r3, [r4, #1]
10011898:	3329      	adds	r3, #41	; 0x29
1001189a:	70a3      	strb	r3, [r4, #2]
1001189c:	4b25      	ldr	r3, [pc, #148]	; (10011934 <gapc_get_dev_info_cfm.constprop.1+0xa8>)
1001189e:	70e1      	strb	r1, [r4, #3]
100118a0:	881a      	ldrh	r2, [r3, #0]
100118a2:	881b      	ldrh	r3, [r3, #0]
100118a4:	7122      	strb	r2, [r4, #4]
100118a6:	0a1b      	lsrs	r3, r3, #8
100118a8:	7163      	strb	r3, [r4, #5]
100118aa:	2300      	movs	r3, #0
100118ac:	7220      	strb	r0, [r4, #8]
100118ae:	7263      	strb	r3, [r4, #9]
100118b0:	2801      	cmp	r0, #1
100118b2:	d02b      	beq.n	1001190c <gapc_get_dev_info_cfm.constprop.1+0x80>
100118b4:	4298      	cmp	r0, r3
100118b6:	d01b      	beq.n	100118f0 <gapc_get_dev_info_cfm.constprop.1+0x64>
100118b8:	2802      	cmp	r0, #2
100118ba:	d12f      	bne.n	1001191c <gapc_get_dev_info_cfm.constprop.1+0x90>
100118bc:	4b1e      	ldr	r3, [pc, #120]	; (10011938 <gapc_get_dev_info_cfm.constprop.1+0xac>)
100118be:	2112      	movs	r1, #18
100118c0:	1c1a      	adds	r2, r3, #0
100118c2:	32ce      	adds	r2, #206	; 0xce
100118c4:	8812      	ldrh	r2, [r2, #0]
100118c6:	72a2      	strb	r2, [r4, #10]
100118c8:	0a12      	lsrs	r2, r2, #8
100118ca:	72e2      	strb	r2, [r4, #11]
100118cc:	1c1a      	adds	r2, r3, #0
100118ce:	32d0      	adds	r2, #208	; 0xd0
100118d0:	8812      	ldrh	r2, [r2, #0]
100118d2:	7322      	strb	r2, [r4, #12]
100118d4:	0a12      	lsrs	r2, r2, #8
100118d6:	7362      	strb	r2, [r4, #13]
100118d8:	1c1a      	adds	r2, r3, #0
100118da:	32d2      	adds	r2, #210	; 0xd2
100118dc:	8812      	ldrh	r2, [r2, #0]
100118de:	33d4      	adds	r3, #212	; 0xd4
100118e0:	73a2      	strb	r2, [r4, #14]
100118e2:	0a12      	lsrs	r2, r2, #8
100118e4:	73e2      	strb	r2, [r4, #15]
100118e6:	881b      	ldrh	r3, [r3, #0]
100118e8:	7423      	strb	r3, [r4, #16]
100118ea:	0a1b      	lsrs	r3, r3, #8
100118ec:	7463      	strb	r3, [r4, #17]
100118ee:	e016      	b.n	1001191e <gapc_get_dev_info_cfm.constprop.1+0x92>
100118f0:	4b11      	ldr	r3, [pc, #68]	; (10011938 <gapc_get_dev_info_cfm.constprop.1+0xac>)
100118f2:	4912      	ldr	r1, [pc, #72]	; (1001193c <gapc_get_dev_info_cfm.constprop.1+0xb0>)
100118f4:	33aa      	adds	r3, #170	; 0xaa
100118f6:	881d      	ldrh	r5, [r3, #0]
100118f8:	4811      	ldr	r0, [pc, #68]	; (10011940 <gapc_get_dev_info_cfm.constprop.1+0xb4>)
100118fa:	0a2b      	lsrs	r3, r5, #8
100118fc:	72a5      	strb	r5, [r4, #10]
100118fe:	72e3      	strb	r3, [r4, #11]
10011900:	1c2a      	adds	r2, r5, #0
10011902:	4b10      	ldr	r3, [pc, #64]	; (10011944 <gapc_get_dev_info_cfm.constprop.1+0xb8>)
10011904:	350c      	adds	r5, #12
10011906:	4798      	blx	r3
10011908:	b2a9      	uxth	r1, r5
1001190a:	e008      	b.n	1001191e <gapc_get_dev_info_cfm.constprop.1+0x92>
1001190c:	4b0a      	ldr	r3, [pc, #40]	; (10011938 <gapc_get_dev_info_cfm.constprop.1+0xac>)
1001190e:	210c      	movs	r1, #12
10011910:	33cc      	adds	r3, #204	; 0xcc
10011912:	881b      	ldrh	r3, [r3, #0]
10011914:	72a3      	strb	r3, [r4, #10]
10011916:	0a1b      	lsrs	r3, r3, #8
10011918:	72e3      	strb	r3, [r4, #11]
1001191a:	e000      	b.n	1001191e <gapc_get_dev_info_cfm.constprop.1+0x92>
1001191c:	210a      	movs	r1, #10
1001191e:	1c0b      	adds	r3, r1, #0
10011920:	3b08      	subs	r3, #8
10011922:	71a3      	strb	r3, [r4, #6]
10011924:	121b      	asrs	r3, r3, #8
10011926:	71e3      	strb	r3, [r4, #7]
10011928:	1c20      	adds	r0, r4, #0
1001192a:	4b07      	ldr	r3, [pc, #28]	; (10011948 <gapc_get_dev_info_cfm.constprop.1+0xbc>)
1001192c:	4798      	blx	r3
1001192e:	bd38      	pop	{r3, r4, r5, pc}
10011930:	1001a744 	.word	0x1001a744
10011934:	1001a3d4 	.word	0x1001a3d4
10011938:	1001a466 	.word	0x1001a466
1001193c:	1001a512 	.word	0x1001a512
10011940:	1001a750 	.word	0x1001a750
10011944:	10015213 	.word	0x10015213
10011948:	1001177d 	.word	0x1001177d

1001194c <check_ConnData_idx_role>:
1001194c:	4b0c      	ldr	r3, [pc, #48]	; (10011980 <check_ConnData_idx_role+0x34>)
1001194e:	b570      	push	{r4, r5, r6, lr}
10011950:	1c04      	adds	r4, r0, #0
10011952:	2008      	movs	r0, #8
10011954:	429c      	cmp	r4, r3
10011956:	d011      	beq.n	1001197c <check_ConnData_idx_role+0x30>
10011958:	2300      	movs	r3, #0
1001195a:	2212      	movs	r2, #18
1001195c:	435a      	muls	r2, r3
1001195e:	4d09      	ldr	r5, [pc, #36]	; (10011984 <check_ConnData_idx_role+0x38>)
10011960:	b2d8      	uxtb	r0, r3
10011962:	1956      	adds	r6, r2, r5
10011964:	8976      	ldrh	r6, [r6, #10]
10011966:	42a6      	cmp	r6, r4
10011968:	d104      	bne.n	10011974 <check_ConnData_idx_role+0x28>
1001196a:	2900      	cmp	r1, #0
1001196c:	d006      	beq.n	1001197c <check_ConnData_idx_role+0x30>
1001196e:	5d53      	ldrb	r3, [r2, r5]
10011970:	700b      	strb	r3, [r1, #0]
10011972:	e003      	b.n	1001197c <check_ConnData_idx_role+0x30>
10011974:	3301      	adds	r3, #1
10011976:	2b08      	cmp	r3, #8
10011978:	d1ef      	bne.n	1001195a <check_ConnData_idx_role+0xe>
1001197a:	1c18      	adds	r0, r3, #0
1001197c:	bd70      	pop	{r4, r5, r6, pc}
1001197e:	46c0      	nop			; (mov r8, r8)
10011980:	0000ffff 	.word	0x0000ffff
10011984:	1001a3d6 	.word	0x1001a3d6

10011988 <check_ConnData_emptyEntry>:
10011988:	2300      	movs	r3, #0
1001198a:	2212      	movs	r2, #18
1001198c:	435a      	muls	r2, r3
1001198e:	4906      	ldr	r1, [pc, #24]	; (100119a8 <check_ConnData_emptyEntry+0x20>)
10011990:	b2d8      	uxtb	r0, r3
10011992:	1852      	adds	r2, r2, r1
10011994:	8951      	ldrh	r1, [r2, #10]
10011996:	4a05      	ldr	r2, [pc, #20]	; (100119ac <check_ConnData_emptyEntry+0x24>)
10011998:	4291      	cmp	r1, r2
1001199a:	d003      	beq.n	100119a4 <check_ConnData_emptyEntry+0x1c>
1001199c:	3301      	adds	r3, #1
1001199e:	2b08      	cmp	r3, #8
100119a0:	d1f3      	bne.n	1001198a <check_ConnData_emptyEntry+0x2>
100119a2:	1c18      	adds	r0, r3, #0
100119a4:	4770      	bx	lr
100119a6:	46c0      	nop			; (mov r8, r8)
100119a8:	1001a3d6 	.word	0x1001a3d6
100119ac:	0000ffff 	.word	0x0000ffff

100119b0 <gapc_cmp_evt>:
100119b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
100119b2:	780b      	ldrb	r3, [r1, #0]
100119b4:	1c05      	adds	r5, r0, #0
100119b6:	1e58      	subs	r0, r3, #1
100119b8:	784e      	ldrb	r6, [r1, #1]
100119ba:	280f      	cmp	r0, #15
100119bc:	d85a      	bhi.n	10011a74 <gapc_cmp_evt+0xc4>
100119be:	1c14      	adds	r4, r2, #0
100119c0:	f001 fba4 	bl	1001310c <__gnu_thumb1_case_uqi>
100119c4:	5858440a 	.word	0x5858440a
100119c8:	4b584444 	.word	0x4b584444
100119cc:	0825122d 	.word	0x0825122d
100119d0:	3e395858 	.word	0x3e395858
100119d4:	203b      	movs	r0, #59	; 0x3b
100119d6:	e04e      	b.n	10011a76 <gapc_cmp_evt+0xc6>
100119d8:	203b      	movs	r0, #59	; 0x3b
100119da:	2e00      	cmp	r6, #0
100119dc:	d04b      	beq.n	10011a76 <gapc_cmp_evt+0xc6>
100119de:	0a2d      	lsrs	r5, r5, #8
100119e0:	8015      	strh	r5, [r2, #0]
100119e2:	7096      	strb	r6, [r2, #2]
100119e4:	3835      	subs	r0, #53	; 0x35
100119e6:	e046      	b.n	10011a76 <gapc_cmp_evt+0xc6>
100119e8:	466b      	mov	r3, sp
100119ea:	1ddf      	adds	r7, r3, #7
100119ec:	2301      	movs	r3, #1
100119ee:	0a2d      	lsrs	r5, r5, #8
100119f0:	703b      	strb	r3, [r7, #0]
100119f2:	1c28      	adds	r0, r5, #0
100119f4:	1c39      	adds	r1, r7, #0
100119f6:	4b20      	ldr	r3, [pc, #128]	; (10011a78 <gapc_cmp_evt+0xc8>)
100119f8:	4798      	blx	r3
100119fa:	2807      	cmp	r0, #7
100119fc:	d803      	bhi.n	10011a06 <gapc_cmp_evt+0x56>
100119fe:	783b      	ldrb	r3, [r7, #0]
10011a00:	203b      	movs	r0, #59	; 0x3b
10011a02:	2b00      	cmp	r3, #0
10011a04:	d037      	beq.n	10011a76 <gapc_cmp_evt+0xc6>
10011a06:	8065      	strh	r5, [r4, #2]
10011a08:	7126      	strb	r6, [r4, #4]
10011a0a:	2009      	movs	r0, #9
10011a0c:	e033      	b.n	10011a76 <gapc_cmp_evt+0xc6>
10011a0e:	203b      	movs	r0, #59	; 0x3b
10011a10:	2e00      	cmp	r6, #0
10011a12:	d030      	beq.n	10011a76 <gapc_cmp_evt+0xc6>
10011a14:	0a2d      	lsrs	r5, r5, #8
10011a16:	8015      	strh	r5, [r2, #0]
10011a18:	7096      	strb	r6, [r2, #2]
10011a1a:	382d      	subs	r0, #45	; 0x2d
10011a1c:	e02b      	b.n	10011a76 <gapc_cmp_evt+0xc6>
10011a1e:	203b      	movs	r0, #59	; 0x3b
10011a20:	2e00      	cmp	r6, #0
10011a22:	d028      	beq.n	10011a76 <gapc_cmp_evt+0xc6>
10011a24:	2300      	movs	r3, #0
10011a26:	0a2d      	lsrs	r5, r5, #8
10011a28:	8015      	strh	r5, [r2, #0]
10011a2a:	7096      	strb	r6, [r2, #2]
10011a2c:	8093      	strh	r3, [r2, #4]
10011a2e:	80d3      	strh	r3, [r2, #6]
10011a30:	8113      	strh	r3, [r2, #8]
10011a32:	3834      	subs	r0, #52	; 0x34
10011a34:	e01f      	b.n	10011a76 <gapc_cmp_evt+0xc6>
10011a36:	203b      	movs	r0, #59	; 0x3b
10011a38:	2e00      	cmp	r6, #0
10011a3a:	d01c      	beq.n	10011a76 <gapc_cmp_evt+0xc6>
10011a3c:	7216      	strb	r6, [r2, #8]
10011a3e:	e003      	b.n	10011a48 <gapc_cmp_evt+0x98>
10011a40:	203b      	movs	r0, #59	; 0x3b
10011a42:	2e00      	cmp	r6, #0
10011a44:	d017      	beq.n	10011a76 <gapc_cmp_evt+0xc6>
10011a46:	7116      	strb	r6, [r2, #4]
10011a48:	3812      	subs	r0, #18
10011a4a:	e014      	b.n	10011a76 <gapc_cmp_evt+0xc6>
10011a4c:	203b      	movs	r0, #59	; 0x3b
10011a4e:	2e00      	cmp	r6, #0
10011a50:	d011      	beq.n	10011a76 <gapc_cmp_evt+0xc6>
10011a52:	7093      	strb	r3, [r2, #2]
10011a54:	70d6      	strb	r6, [r2, #3]
10011a56:	382a      	subs	r0, #42	; 0x2a
10011a58:	e00d      	b.n	10011a76 <gapc_cmp_evt+0xc6>
10011a5a:	203b      	movs	r0, #59	; 0x3b
10011a5c:	2e00      	cmp	r6, #0
10011a5e:	d00a      	beq.n	10011a76 <gapc_cmp_evt+0xc6>
10011a60:	0a2d      	lsrs	r5, r5, #8
10011a62:	7016      	strb	r6, [r2, #0]
10011a64:	8055      	strh	r5, [r2, #2]
10011a66:	1d10      	adds	r0, r2, #4
10011a68:	2100      	movs	r1, #0
10011a6a:	2205      	movs	r2, #5
10011a6c:	4b03      	ldr	r3, [pc, #12]	; (10011a7c <gapc_cmp_evt+0xcc>)
10011a6e:	4798      	blx	r3
10011a70:	2012      	movs	r0, #18
10011a72:	e000      	b.n	10011a76 <gapc_cmp_evt+0xc6>
10011a74:	2000      	movs	r0, #0
10011a76:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
10011a78:	1001194d 	.word	0x1001194d
10011a7c:	10015225 	.word	0x10015225

10011a80 <gapc_connection_cfm_handler>:
10011a80:	b5f0      	push	{r4, r5, r6, r7, lr}
10011a82:	b085      	sub	sp, #20
10011a84:	1c1d      	adds	r5, r3, #0
10011a86:	ab0a      	add	r3, sp, #40	; 0x28
10011a88:	781b      	ldrb	r3, [r3, #0]
10011a8a:	9201      	str	r2, [sp, #4]
10011a8c:	9302      	str	r3, [sp, #8]
10011a8e:	ab0b      	add	r3, sp, #44	; 0x2c
10011a90:	781b      	ldrb	r3, [r3, #0]
10011a92:	1c07      	adds	r7, r0, #0
10011a94:	9303      	str	r3, [sp, #12]
10011a96:	ab0c      	add	r3, sp, #48	; 0x30
10011a98:	881a      	ldrh	r2, [r3, #0]
10011a9a:	2302      	movs	r3, #2
10011a9c:	1c0e      	adds	r6, r1, #0
10011a9e:	4c23      	ldr	r4, [pc, #140]	; (10011b2c <gapc_connection_cfm_handler+0xac>)
10011aa0:	1c39      	adds	r1, r7, #0
10011aa2:	7023      	strb	r3, [r4, #0]
10011aa4:	330c      	adds	r3, #12
10011aa6:	7063      	strb	r3, [r4, #1]
10011aa8:	70a3      	strb	r3, [r4, #2]
10011aaa:	4b21      	ldr	r3, [pc, #132]	; (10011b30 <gapc_connection_cfm_handler+0xb0>)
10011aac:	70e2      	strb	r2, [r4, #3]
10011aae:	881a      	ldrh	r2, [r3, #0]
10011ab0:	881b      	ldrh	r3, [r3, #0]
10011ab2:	7122      	strb	r2, [r4, #4]
10011ab4:	0a1b      	lsrs	r3, r3, #8
10011ab6:	4f1f      	ldr	r7, [pc, #124]	; (10011b34 <gapc_connection_cfm_handler+0xb4>)
10011ab8:	2210      	movs	r2, #16
10011aba:	481f      	ldr	r0, [pc, #124]	; (10011b38 <gapc_connection_cfm_handler+0xb8>)
10011abc:	7163      	strb	r3, [r4, #5]
10011abe:	47b8      	blx	r7
10011ac0:	0a33      	lsrs	r3, r6, #8
10011ac2:	7626      	strb	r6, [r4, #24]
10011ac4:	7663      	strb	r3, [r4, #25]
10011ac6:	9901      	ldr	r1, [sp, #4]
10011ac8:	0c33      	lsrs	r3, r6, #16
10011aca:	2210      	movs	r2, #16
10011acc:	0e36      	lsrs	r6, r6, #24
10011ace:	481b      	ldr	r0, [pc, #108]	; (10011b3c <gapc_connection_cfm_handler+0xbc>)
10011ad0:	76a3      	strb	r3, [r4, #26]
10011ad2:	76e6      	strb	r6, [r4, #27]
10011ad4:	47b8      	blx	r7
10011ad6:	1c23      	adds	r3, r4, #0
10011ad8:	332c      	adds	r3, #44	; 0x2c
10011ada:	701d      	strb	r5, [r3, #0]
10011adc:	1c23      	adds	r3, r4, #0
10011ade:	0a2a      	lsrs	r2, r5, #8
10011ae0:	332d      	adds	r3, #45	; 0x2d
10011ae2:	701a      	strb	r2, [r3, #0]
10011ae4:	1c23      	adds	r3, r4, #0
10011ae6:	0c2a      	lsrs	r2, r5, #16
10011ae8:	332e      	adds	r3, #46	; 0x2e
10011aea:	701a      	strb	r2, [r3, #0]
10011aec:	1c23      	adds	r3, r4, #0
10011aee:	0e2d      	lsrs	r5, r5, #24
10011af0:	332f      	adds	r3, #47	; 0x2f
10011af2:	466a      	mov	r2, sp
10011af4:	701d      	strb	r5, [r3, #0]
10011af6:	1c23      	adds	r3, r4, #0
10011af8:	7a12      	ldrb	r2, [r2, #8]
10011afa:	3330      	adds	r3, #48	; 0x30
10011afc:	701a      	strb	r2, [r3, #0]
10011afe:	1c23      	adds	r3, r4, #0
10011b00:	2500      	movs	r5, #0
10011b02:	3331      	adds	r3, #49	; 0x31
10011b04:	466a      	mov	r2, sp
10011b06:	701d      	strb	r5, [r3, #0]
10011b08:	1c23      	adds	r3, r4, #0
10011b0a:	7b12      	ldrb	r2, [r2, #12]
10011b0c:	3332      	adds	r3, #50	; 0x32
10011b0e:	701a      	strb	r2, [r3, #0]
10011b10:	1c23      	adds	r3, r4, #0
10011b12:	3333      	adds	r3, #51	; 0x33
10011b14:	701d      	strb	r5, [r3, #0]
10011b16:	232c      	movs	r3, #44	; 0x2c
10011b18:	1c20      	adds	r0, r4, #0
10011b1a:	71a3      	strb	r3, [r4, #6]
10011b1c:	2134      	movs	r1, #52	; 0x34
10011b1e:	4b08      	ldr	r3, [pc, #32]	; (10011b40 <gapc_connection_cfm_handler+0xc0>)
10011b20:	71e5      	strb	r5, [r4, #7]
10011b22:	4798      	blx	r3
10011b24:	1c28      	adds	r0, r5, #0
10011b26:	b005      	add	sp, #20
10011b28:	bdf0      	pop	{r4, r5, r6, r7, pc}
10011b2a:	46c0      	nop			; (mov r8, r8)
10011b2c:	1001a744 	.word	0x1001a744
10011b30:	1001a3d4 	.word	0x1001a3d4
10011b34:	10015213 	.word	0x10015213
10011b38:	1001a74c 	.word	0x1001a74c
10011b3c:	1001a760 	.word	0x1001a760
10011b40:	1001177d 	.word	0x1001177d

10011b44 <gapc_con_req_ind>:
10011b44:	b5f0      	push	{r4, r5, r6, r7, lr}
10011b46:	7845      	ldrb	r5, [r0, #1]
10011b48:	7803      	ldrb	r3, [r0, #0]
10011b4a:	4c30      	ldr	r4, [pc, #192]	; (10011c0c <gapc_con_req_ind+0xc8>)
10011b4c:	022d      	lsls	r5, r5, #8
10011b4e:	431d      	orrs	r5, r3
10011b50:	85a5      	strh	r5, [r4, #44]	; 0x2c
10011b52:	78c3      	ldrb	r3, [r0, #3]
10011b54:	7882      	ldrb	r2, [r0, #2]
10011b56:	b08b      	sub	sp, #44	; 0x2c
10011b58:	021b      	lsls	r3, r3, #8
10011b5a:	431a      	orrs	r2, r3
10011b5c:	466b      	mov	r3, sp
10011b5e:	9205      	str	r2, [sp, #20]
10011b60:	8a9b      	ldrh	r3, [r3, #20]
10011b62:	2120      	movs	r1, #32
10011b64:	85e3      	strh	r3, [r4, #46]	; 0x2e
10011b66:	7943      	ldrb	r3, [r0, #5]
10011b68:	7902      	ldrb	r2, [r0, #4]
10011b6a:	021b      	lsls	r3, r3, #8
10011b6c:	431a      	orrs	r2, r3
10011b6e:	466b      	mov	r3, sp
10011b70:	9206      	str	r2, [sp, #24]
10011b72:	8b1b      	ldrh	r3, [r3, #24]
10011b74:	1c06      	adds	r6, r0, #0
10011b76:	8623      	strh	r3, [r4, #48]	; 0x30
10011b78:	79c3      	ldrb	r3, [r0, #7]
10011b7a:	7982      	ldrb	r2, [r0, #6]
10011b7c:	021b      	lsls	r3, r3, #8
10011b7e:	431a      	orrs	r2, r3
10011b80:	466b      	mov	r3, sp
10011b82:	9207      	str	r2, [sp, #28]
10011b84:	466a      	mov	r2, sp
10011b86:	8b9b      	ldrh	r3, [r3, #28]
10011b88:	1852      	adds	r2, r2, r1
10011b8a:	8663      	strh	r3, [r4, #50]	; 0x32
10011b8c:	7a43      	ldrb	r3, [r0, #9]
10011b8e:	1c01      	adds	r1, r0, #0
10011b90:	9308      	str	r3, [sp, #32]
10011b92:	1c23      	adds	r3, r4, #0
10011b94:	7812      	ldrb	r2, [r2, #0]
10011b96:	3377      	adds	r3, #119	; 0x77
10011b98:	3478      	adds	r4, #120	; 0x78
10011b9a:	701a      	strb	r2, [r3, #0]
10011b9c:	310a      	adds	r1, #10
10011b9e:	2206      	movs	r2, #6
10011ba0:	4b1b      	ldr	r3, [pc, #108]	; (10011c10 <gapc_con_req_ind+0xcc>)
10011ba2:	1c20      	adds	r0, r4, #0
10011ba4:	4798      	blx	r3
10011ba6:	7c33      	ldrb	r3, [r6, #16]
10011ba8:	9309      	str	r3, [sp, #36]	; 0x24
10011baa:	4b1a      	ldr	r3, [pc, #104]	; (10011c14 <gapc_con_req_ind+0xd0>)
10011bac:	4798      	blx	r3
10011bae:	4e1a      	ldr	r6, [pc, #104]	; (10011c18 <gapc_con_req_ind+0xd4>)
10011bb0:	1e07      	subs	r7, r0, #0
10011bb2:	2f07      	cmp	r7, #7
10011bb4:	d81b      	bhi.n	10011bee <gapc_con_req_ind+0xaa>
10011bb6:	2312      	movs	r3, #18
10011bb8:	4343      	muls	r3, r0
10011bba:	18f0      	adds	r0, r6, r3
10011bbc:	8145      	strh	r5, [r0, #10]
10011bbe:	4669      	mov	r1, sp
10011bc0:	2524      	movs	r5, #36	; 0x24
10011bc2:	1949      	adds	r1, r1, r5
10011bc4:	7809      	ldrb	r1, [r1, #0]
10011bc6:	2206      	movs	r2, #6
10011bc8:	54f1      	strb	r1, [r6, r3]
10011bca:	2120      	movs	r1, #32
10011bcc:	466b      	mov	r3, sp
10011bce:	185b      	adds	r3, r3, r1
10011bd0:	781b      	ldrb	r3, [r3, #0]
10011bd2:	1c21      	adds	r1, r4, #0
10011bd4:	7043      	strb	r3, [r0, #1]
10011bd6:	466b      	mov	r3, sp
10011bd8:	8a9b      	ldrh	r3, [r3, #20]
10011bda:	3002      	adds	r0, #2
10011bdc:	8143      	strh	r3, [r0, #10]
10011bde:	466b      	mov	r3, sp
10011be0:	8b1b      	ldrh	r3, [r3, #24]
10011be2:	8183      	strh	r3, [r0, #12]
10011be4:	466b      	mov	r3, sp
10011be6:	8b9b      	ldrh	r3, [r3, #28]
10011be8:	81c3      	strh	r3, [r0, #14]
10011bea:	4b09      	ldr	r3, [pc, #36]	; (10011c10 <gapc_con_req_ind+0xcc>)
10011bec:	4798      	blx	r3
10011bee:	2112      	movs	r1, #18
10011bf0:	2300      	movs	r3, #0
10011bf2:	434f      	muls	r7, r1
10011bf4:	9300      	str	r3, [sp, #0]
10011bf6:	9301      	str	r3, [sp, #4]
10011bf8:	19f6      	adds	r6, r6, r7
10011bfa:	8971      	ldrh	r1, [r6, #10]
10011bfc:	4a07      	ldr	r2, [pc, #28]	; (10011c1c <gapc_con_req_ind+0xd8>)
10011bfe:	9102      	str	r1, [sp, #8]
10011c00:	1c10      	adds	r0, r2, #0
10011c02:	1c19      	adds	r1, r3, #0
10011c04:	4c06      	ldr	r4, [pc, #24]	; (10011c20 <gapc_con_req_ind+0xdc>)
10011c06:	47a0      	blx	r4
10011c08:	b00b      	add	sp, #44	; 0x2c
10011c0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
10011c0c:	1001a466 	.word	0x1001a466
10011c10:	10015213 	.word	0x10015213
10011c14:	10011989 	.word	0x10011989
10011c18:	1001a3d6 	.word	0x1001a3d6
10011c1c:	100194a4 	.word	0x100194a4
10011c20:	10011a81 	.word	0x10011a81

10011c24 <gapc_disconnect_cmd_handler>:
10011c24:	2204      	movs	r2, #4
10011c26:	b510      	push	{r4, lr}
10011c28:	4b0c      	ldr	r3, [pc, #48]	; (10011c5c <gapc_disconnect_cmd_handler+0x38>)
10011c2a:	2400      	movs	r4, #0
10011c2c:	701a      	strb	r2, [r3, #0]
10011c2e:	320a      	adds	r2, #10
10011c30:	705a      	strb	r2, [r3, #1]
10011c32:	709a      	strb	r2, [r3, #2]
10011c34:	4a0a      	ldr	r2, [pc, #40]	; (10011c60 <gapc_disconnect_cmd_handler+0x3c>)
10011c36:	70d9      	strb	r1, [r3, #3]
10011c38:	8811      	ldrh	r1, [r2, #0]
10011c3a:	8812      	ldrh	r2, [r2, #0]
10011c3c:	7119      	strb	r1, [r3, #4]
10011c3e:	0a12      	lsrs	r2, r2, #8
10011c40:	715a      	strb	r2, [r3, #5]
10011c42:	2201      	movs	r2, #1
10011c44:	721a      	strb	r2, [r3, #8]
10011c46:	1892      	adds	r2, r2, r2
10011c48:	7258      	strb	r0, [r3, #9]
10011c4a:	719a      	strb	r2, [r3, #6]
10011c4c:	71dc      	strb	r4, [r3, #7]
10011c4e:	1c18      	adds	r0, r3, #0
10011c50:	210a      	movs	r1, #10
10011c52:	4b04      	ldr	r3, [pc, #16]	; (10011c64 <gapc_disconnect_cmd_handler+0x40>)
10011c54:	4798      	blx	r3
10011c56:	1c20      	adds	r0, r4, #0
10011c58:	bd10      	pop	{r4, pc}
10011c5a:	46c0      	nop			; (mov r8, r8)
10011c5c:	1001a744 	.word	0x1001a744
10011c60:	1001a3d4 	.word	0x1001a3d4
10011c64:	1001177d 	.word	0x1001177d

10011c68 <gapc_disconnect_ind>:
10011c68:	1c02      	adds	r2, r0, #0
10011c6a:	b508      	push	{r3, lr}
10011c6c:	7843      	ldrb	r3, [r0, #1]
10011c6e:	7800      	ldrb	r0, [r0, #0]
10011c70:	021b      	lsls	r3, r3, #8
10011c72:	4318      	orrs	r0, r3
10011c74:	8008      	strh	r0, [r1, #0]
10011c76:	7893      	ldrb	r3, [r2, #2]
10011c78:	708b      	strb	r3, [r1, #2]
10011c7a:	2100      	movs	r1, #0
10011c7c:	4b05      	ldr	r3, [pc, #20]	; (10011c94 <gapc_disconnect_ind+0x2c>)
10011c7e:	4798      	blx	r3
10011c80:	2807      	cmp	r0, #7
10011c82:	d806      	bhi.n	10011c92 <gapc_disconnect_ind+0x2a>
10011c84:	2312      	movs	r3, #18
10011c86:	4358      	muls	r0, r3
10011c88:	4b03      	ldr	r3, [pc, #12]	; (10011c98 <gapc_disconnect_ind+0x30>)
10011c8a:	1818      	adds	r0, r3, r0
10011c8c:	2301      	movs	r3, #1
10011c8e:	425b      	negs	r3, r3
10011c90:	8143      	strh	r3, [r0, #10]
10011c92:	bd08      	pop	{r3, pc}
10011c94:	1001194d 	.word	0x1001194d
10011c98:	1001a3d6 	.word	0x1001a3d6

10011c9c <gapc_bond_cmd_handler>:
10011c9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10011c9e:	9300      	str	r3, [sp, #0]
10011ca0:	2312      	movs	r3, #18
10011ca2:	1c04      	adds	r4, r0, #0
10011ca4:	a808      	add	r0, sp, #32
10011ca6:	7807      	ldrb	r7, [r0, #0]
10011ca8:	a809      	add	r0, sp, #36	; 0x24
10011caa:	7806      	ldrb	r6, [r0, #0]
10011cac:	a80a      	add	r0, sp, #40	; 0x28
10011cae:	7805      	ldrb	r5, [r0, #0]
10011cb0:	a80b      	add	r0, sp, #44	; 0x2c
10011cb2:	7800      	ldrb	r0, [r0, #0]
10011cb4:	9001      	str	r0, [sp, #4]
10011cb6:	4810      	ldr	r0, [pc, #64]	; (10011cf8 <gapc_bond_cmd_handler+0x5c>)
10011cb8:	7003      	strb	r3, [r0, #0]
10011cba:	230e      	movs	r3, #14
10011cbc:	70c4      	strb	r4, [r0, #3]
10011cbe:	4c0f      	ldr	r4, [pc, #60]	; (10011cfc <gapc_bond_cmd_handler+0x60>)
10011cc0:	7043      	strb	r3, [r0, #1]
10011cc2:	7083      	strb	r3, [r0, #2]
10011cc4:	8823      	ldrh	r3, [r4, #0]
10011cc6:	8824      	ldrh	r4, [r4, #0]
10011cc8:	7103      	strb	r3, [r0, #4]
10011cca:	466b      	mov	r3, sp
10011ccc:	781b      	ldrb	r3, [r3, #0]
10011cce:	0a24      	lsrs	r4, r4, #8
10011cd0:	72c3      	strb	r3, [r0, #11]
10011cd2:	466b      	mov	r3, sp
10011cd4:	791b      	ldrb	r3, [r3, #4]
10011cd6:	7144      	strb	r4, [r0, #5]
10011cd8:	73c3      	strb	r3, [r0, #15]
10011cda:	2308      	movs	r3, #8
10011cdc:	7183      	strb	r3, [r0, #6]
10011cde:	2300      	movs	r3, #0
10011ce0:	240a      	movs	r4, #10
10011ce2:	7241      	strb	r1, [r0, #9]
10011ce4:	71c3      	strb	r3, [r0, #7]
10011ce6:	2110      	movs	r1, #16
10011ce8:	4b05      	ldr	r3, [pc, #20]	; (10011d00 <gapc_bond_cmd_handler+0x64>)
10011cea:	7307      	strb	r7, [r0, #12]
10011cec:	7346      	strb	r6, [r0, #13]
10011cee:	7385      	strb	r5, [r0, #14]
10011cf0:	7204      	strb	r4, [r0, #8]
10011cf2:	7282      	strb	r2, [r0, #10]
10011cf4:	4798      	blx	r3
10011cf6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
10011cf8:	1001a744 	.word	0x1001a744
10011cfc:	1001a3d4 	.word	0x1001a3d4
10011d00:	1001177d 	.word	0x1001177d

10011d04 <gapc_bond_ind>:
10011d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10011d06:	780e      	ldrb	r6, [r1, #0]
10011d08:	1c03      	adds	r3, r0, #0
10011d0a:	1eb0      	subs	r0, r6, #2
10011d0c:	2805      	cmp	r0, #5
10011d0e:	d85d      	bhi.n	10011dcc <gapc_bond_ind+0xc8>
10011d10:	1c15      	adds	r5, r2, #0
10011d12:	1c0c      	adds	r4, r1, #0
10011d14:	f001 f9fa 	bl	1001310c <__gnu_thumb1_case_uqi>
10011d18:	2f5a030d 	.word	0x2f5a030d
10011d1c:	4740      	.short	0x4740
10011d1e:	2009      	movs	r0, #9
10011d20:	2a00      	cmp	r2, #0
10011d22:	d054      	beq.n	10011dce <gapc_bond_ind+0xca>
10011d24:	0a1b      	lsrs	r3, r3, #8
10011d26:	8053      	strh	r3, [r2, #2]
10011d28:	788b      	ldrb	r3, [r1, #2]
10011d2a:	4829      	ldr	r0, [pc, #164]	; (10011dd0 <gapc_bond_ind+0xcc>)
10011d2c:	7113      	strb	r3, [r2, #4]
10011d2e:	2100      	movs	r1, #0
10011d30:	e01c      	b.n	10011d6c <gapc_bond_ind+0x68>
10011d32:	2009      	movs	r0, #9
10011d34:	2a00      	cmp	r2, #0
10011d36:	d04a      	beq.n	10011dce <gapc_bond_ind+0xca>
10011d38:	4c25      	ldr	r4, [pc, #148]	; (10011dd0 <gapc_bond_ind+0xcc>)
10011d3a:	0a1b      	lsrs	r3, r3, #8
10011d3c:	8053      	strh	r3, [r2, #2]
10011d3e:	788b      	ldrb	r3, [r1, #2]
10011d40:	2700      	movs	r7, #0
10011d42:	1c10      	adds	r0, r2, #0
10011d44:	1c21      	adds	r1, r4, #0
10011d46:	7013      	strb	r3, [r2, #0]
10011d48:	4e22      	ldr	r6, [pc, #136]	; (10011dd4 <gapc_bond_ind+0xd0>)
10011d4a:	7117      	strb	r7, [r2, #4]
10011d4c:	312e      	adds	r1, #46	; 0x2e
10011d4e:	2217      	movs	r2, #23
10011d50:	3032      	adds	r0, #50	; 0x32
10011d52:	47b0      	blx	r6
10011d54:	1c28      	adds	r0, r5, #0
10011d56:	1c21      	adds	r1, r4, #0
10011d58:	2210      	movs	r2, #16
10011d5a:	311e      	adds	r1, #30
10011d5c:	3022      	adds	r0, #34	; 0x22
10011d5e:	47b0      	blx	r6
10011d60:	1ca1      	adds	r1, r4, #2
10011d62:	1da8      	adds	r0, r5, #6
10011d64:	221c      	movs	r2, #28
10011d66:	47b0      	blx	r6
10011d68:	1c20      	adds	r0, r4, #0
10011d6a:	1c39      	adds	r1, r7, #0
10011d6c:	2246      	movs	r2, #70	; 0x46
10011d6e:	4b1a      	ldr	r3, [pc, #104]	; (10011dd8 <gapc_bond_ind+0xd4>)
10011d70:	4798      	blx	r3
10011d72:	2009      	movs	r0, #9
10011d74:	e02b      	b.n	10011dce <gapc_bond_ind+0xca>
10011d76:	4d16      	ldr	r5, [pc, #88]	; (10011dd0 <gapc_bond_ind+0xcc>)
10011d78:	3102      	adds	r1, #2
10011d7a:	1c28      	adds	r0, r5, #0
10011d7c:	2210      	movs	r2, #16
10011d7e:	4e15      	ldr	r6, [pc, #84]	; (10011dd4 <gapc_bond_ind+0xd0>)
10011d80:	302e      	adds	r0, #46	; 0x2e
10011d82:	47b0      	blx	r6
10011d84:	1c28      	adds	r0, r5, #0
10011d86:	1c21      	adds	r1, r4, #0
10011d88:	303f      	adds	r0, #63	; 0x3f
10011d8a:	3112      	adds	r1, #18
10011d8c:	2206      	movs	r2, #6
10011d8e:	47b0      	blx	r6
10011d90:	7e23      	ldrb	r3, [r4, #24]
10011d92:	353e      	adds	r5, #62	; 0x3e
10011d94:	702b      	strb	r3, [r5, #0]
10011d96:	e019      	b.n	10011dcc <gapc_bond_ind+0xc8>
10011d98:	480d      	ldr	r0, [pc, #52]	; (10011dd0 <gapc_bond_ind+0xcc>)
10011d9a:	3102      	adds	r1, #2
10011d9c:	2210      	movs	r2, #16
10011d9e:	4b0d      	ldr	r3, [pc, #52]	; (10011dd4 <gapc_bond_ind+0xd0>)
10011da0:	301e      	adds	r0, #30
10011da2:	4798      	blx	r3
10011da4:	e012      	b.n	10011dcc <gapc_bond_ind+0xc8>
10011da6:	4d0a      	ldr	r5, [pc, #40]	; (10011dd0 <gapc_bond_ind+0xcc>)
10011da8:	3102      	adds	r1, #2
10011daa:	2210      	movs	r2, #16
10011dac:	4e09      	ldr	r6, [pc, #36]	; (10011dd4 <gapc_bond_ind+0xd0>)
10011dae:	1ca8      	adds	r0, r5, #2
10011db0:	47b0      	blx	r6
10011db2:	1c28      	adds	r0, r5, #0
10011db4:	1c21      	adds	r1, r4, #0
10011db6:	7ce3      	ldrb	r3, [r4, #19]
10011db8:	7ca2      	ldrb	r2, [r4, #18]
10011dba:	021b      	lsls	r3, r3, #8
10011dbc:	4313      	orrs	r3, r2
10011dbe:	3014      	adds	r0, #20
10011dc0:	3114      	adds	r1, #20
10011dc2:	2208      	movs	r2, #8
10011dc4:	826b      	strh	r3, [r5, #18]
10011dc6:	47b0      	blx	r6
10011dc8:	7f23      	ldrb	r3, [r4, #28]
10011dca:	772b      	strb	r3, [r5, #28]
10011dcc:	2000      	movs	r0, #0
10011dce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10011dd0:	100194d4 	.word	0x100194d4
10011dd4:	10015213 	.word	0x10015213
10011dd8:	10015225 	.word	0x10015225

10011ddc <gapc_bond_req_ind>:
10011ddc:	b570      	push	{r4, r5, r6, lr}
10011dde:	780c      	ldrb	r4, [r1, #0]
10011de0:	1c03      	adds	r3, r0, #0
10011de2:	7849      	ldrb	r1, [r1, #1]
10011de4:	2c07      	cmp	r4, #7
10011de6:	d85c      	bhi.n	10011ea2 <gapc_bond_req_ind+0xc6>
10011de8:	1c20      	adds	r0, r4, #0
10011dea:	f001 f98f 	bl	1001310c <__gnu_thumb1_case_uqi>
10011dee:	5a04      	.short	0x5a04
10011df0:	5a0b5a5a 	.word	0x5a0b5a5a
10011df4:	1f1f      	.short	0x1f1f
10011df6:	200a      	movs	r0, #10
10011df8:	2a00      	cmp	r2, #0
10011dfa:	d053      	beq.n	10011ea4 <gapc_bond_req_ind+0xc8>
10011dfc:	0a1b      	lsrs	r3, r3, #8
10011dfe:	8013      	strh	r3, [r2, #0]
10011e00:	7091      	strb	r1, [r2, #2]
10011e02:	e04f      	b.n	10011ea4 <gapc_bond_req_ind+0xc8>
10011e04:	2a00      	cmp	r2, #0
10011e06:	d00b      	beq.n	10011e20 <gapc_bond_req_ind+0x44>
10011e08:	0a1b      	lsrs	r3, r3, #8
10011e0a:	8013      	strh	r3, [r2, #0]
10011e0c:	2900      	cmp	r1, #0
10011e0e:	d102      	bne.n	10011e16 <gapc_bond_req_ind+0x3a>
10011e10:	2301      	movs	r3, #1
10011e12:	7093      	strb	r3, [r2, #2]
10011e14:	e004      	b.n	10011e20 <gapc_bond_req_ind+0x44>
10011e16:	2300      	movs	r3, #0
10011e18:	7093      	strb	r3, [r2, #2]
10011e1a:	2902      	cmp	r1, #2
10011e1c:	d102      	bne.n	10011e24 <gapc_bond_req_ind+0x48>
10011e1e:	70d3      	strb	r3, [r2, #3]
10011e20:	200c      	movs	r0, #12
10011e22:	e03f      	b.n	10011ea4 <gapc_bond_req_ind+0xc8>
10011e24:	2901      	cmp	r1, #1
10011e26:	d1fb      	bne.n	10011e20 <gapc_bond_req_ind+0x44>
10011e28:	70d1      	strb	r1, [r2, #3]
10011e2a:	e7f9      	b.n	10011e20 <gapc_bond_req_ind+0x44>
10011e2c:	2214      	movs	r2, #20
10011e2e:	481e      	ldr	r0, [pc, #120]	; (10011ea8 <gapc_bond_req_ind+0xcc>)
10011e30:	0a1b      	lsrs	r3, r3, #8
10011e32:	70c3      	strb	r3, [r0, #3]
10011e34:	4b1d      	ldr	r3, [pc, #116]	; (10011eac <gapc_bond_req_ind+0xd0>)
10011e36:	7002      	strb	r2, [r0, #0]
10011e38:	3a06      	subs	r2, #6
10011e3a:	7042      	strb	r2, [r0, #1]
10011e3c:	7082      	strb	r2, [r0, #2]
10011e3e:	881a      	ldrh	r2, [r3, #0]
10011e40:	881b      	ldrh	r3, [r3, #0]
10011e42:	4e1b      	ldr	r6, [pc, #108]	; (10011eb0 <gapc_bond_req_ind+0xd4>)
10011e44:	0a1b      	lsrs	r3, r3, #8
10011e46:	7143      	strb	r3, [r0, #5]
10011e48:	2301      	movs	r3, #1
10011e4a:	7102      	strb	r2, [r0, #4]
10011e4c:	7204      	strb	r4, [r0, #8]
10011e4e:	7243      	strb	r3, [r0, #9]
10011e50:	1c05      	adds	r5, r0, #0
10011e52:	1c31      	adds	r1, r6, #0
10011e54:	300a      	adds	r0, #10
10011e56:	2c07      	cmp	r4, #7
10011e58:	d116      	bne.n	10011e88 <gapc_bond_req_ind+0xac>
10011e5a:	317e      	adds	r1, #126	; 0x7e
10011e5c:	2210      	movs	r2, #16
10011e5e:	4c15      	ldr	r4, [pc, #84]	; (10011eb4 <gapc_bond_req_ind+0xd8>)
10011e60:	47a0      	blx	r4
10011e62:	1c33      	adds	r3, r6, #0
10011e64:	1c31      	adds	r1, r6, #0
10011e66:	1c28      	adds	r0, r5, #0
10011e68:	338e      	adds	r3, #142	; 0x8e
10011e6a:	881b      	ldrh	r3, [r3, #0]
10011e6c:	3190      	adds	r1, #144	; 0x90
10011e6e:	76ab      	strb	r3, [r5, #26]
10011e70:	2208      	movs	r2, #8
10011e72:	0a1b      	lsrs	r3, r3, #8
10011e74:	301c      	adds	r0, #28
10011e76:	76eb      	strb	r3, [r5, #27]
10011e78:	47a0      	blx	r4
10011e7a:	1c31      	adds	r1, r6, #0
10011e7c:	3198      	adds	r1, #152	; 0x98
10011e7e:	780a      	ldrb	r2, [r1, #0]
10011e80:	1d6b      	adds	r3, r5, #5
10011e82:	77da      	strb	r2, [r3, #31]
10011e84:	2125      	movs	r1, #37	; 0x25
10011e86:	e004      	b.n	10011e92 <gapc_bond_req_ind+0xb6>
10011e88:	319a      	adds	r1, #154	; 0x9a
10011e8a:	2210      	movs	r2, #16
10011e8c:	4b09      	ldr	r3, [pc, #36]	; (10011eb4 <gapc_bond_req_ind+0xd8>)
10011e8e:	4798      	blx	r3
10011e90:	211a      	movs	r1, #26
10011e92:	1c0b      	adds	r3, r1, #0
10011e94:	2400      	movs	r4, #0
10011e96:	3b08      	subs	r3, #8
10011e98:	71ab      	strb	r3, [r5, #6]
10011e9a:	1c28      	adds	r0, r5, #0
10011e9c:	4b06      	ldr	r3, [pc, #24]	; (10011eb8 <gapc_bond_req_ind+0xdc>)
10011e9e:	71ec      	strb	r4, [r5, #7]
10011ea0:	4798      	blx	r3
10011ea2:	2000      	movs	r0, #0
10011ea4:	bd70      	pop	{r4, r5, r6, pc}
10011ea6:	46c0      	nop			; (mov r8, r8)
10011ea8:	1001a744 	.word	0x1001a744
10011eac:	1001a3d4 	.word	0x1001a3d4
10011eb0:	1001a466 	.word	0x1001a466
10011eb4:	10015213 	.word	0x10015213
10011eb8:	1001177d 	.word	0x1001177d

10011ebc <gapc_bond_cfm_handler_pair_resp>:
10011ebc:	b5f0      	push	{r4, r5, r6, r7, lr}
10011ebe:	b085      	sub	sp, #20
10011ec0:	1c07      	adds	r7, r0, #0
10011ec2:	a80a      	add	r0, sp, #40	; 0x28
10011ec4:	7806      	ldrb	r6, [r0, #0]
10011ec6:	a80b      	add	r0, sp, #44	; 0x2c
10011ec8:	7805      	ldrb	r5, [r0, #0]
10011eca:	a80c      	add	r0, sp, #48	; 0x30
10011ecc:	7800      	ldrb	r0, [r0, #0]
10011ece:	2414      	movs	r4, #20
10011ed0:	9002      	str	r0, [sp, #8]
10011ed2:	a80d      	add	r0, sp, #52	; 0x34
10011ed4:	7800      	ldrb	r0, [r0, #0]
10011ed6:	9301      	str	r3, [sp, #4]
10011ed8:	9003      	str	r0, [sp, #12]
10011eda:	a80e      	add	r0, sp, #56	; 0x38
10011edc:	8800      	ldrh	r0, [r0, #0]
10011ede:	4684      	mov	ip, r0
10011ee0:	4812      	ldr	r0, [pc, #72]	; (10011f2c <gapc_bond_cfm_handler_pair_resp+0x70>)
10011ee2:	7004      	strb	r4, [r0, #0]
10011ee4:	3c06      	subs	r4, #6
10011ee6:	7044      	strb	r4, [r0, #1]
10011ee8:	7084      	strb	r4, [r0, #2]
10011eea:	4664      	mov	r4, ip
10011eec:	70c4      	strb	r4, [r0, #3]
10011eee:	4c10      	ldr	r4, [pc, #64]	; (10011f30 <gapc_bond_cfm_handler_pair_resp+0x74>)
10011ef0:	7247      	strb	r7, [r0, #9]
10011ef2:	8823      	ldrh	r3, [r4, #0]
10011ef4:	8824      	ldrh	r4, [r4, #0]
10011ef6:	7103      	strb	r3, [r0, #4]
10011ef8:	466b      	mov	r3, sp
10011efa:	791b      	ldrb	r3, [r3, #4]
10011efc:	0a24      	lsrs	r4, r4, #8
10011efe:	7303      	strb	r3, [r0, #12]
10011f00:	466b      	mov	r3, sp
10011f02:	7a1b      	ldrb	r3, [r3, #8]
10011f04:	7144      	strb	r4, [r0, #5]
10011f06:	73c3      	strb	r3, [r0, #15]
10011f08:	466b      	mov	r3, sp
10011f0a:	7b1b      	ldrb	r3, [r3, #12]
10011f0c:	2401      	movs	r4, #1
10011f0e:	7403      	strb	r3, [r0, #16]
10011f10:	2309      	movs	r3, #9
10011f12:	7183      	strb	r3, [r0, #6]
10011f14:	2300      	movs	r3, #0
10011f16:	7204      	strb	r4, [r0, #8]
10011f18:	7281      	strb	r1, [r0, #10]
10011f1a:	72c2      	strb	r2, [r0, #11]
10011f1c:	7346      	strb	r6, [r0, #13]
10011f1e:	7385      	strb	r5, [r0, #14]
10011f20:	71c3      	strb	r3, [r0, #7]
10011f22:	2111      	movs	r1, #17
10011f24:	4b03      	ldr	r3, [pc, #12]	; (10011f34 <gapc_bond_cfm_handler_pair_resp+0x78>)
10011f26:	4798      	blx	r3
10011f28:	b005      	add	sp, #20
10011f2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
10011f2c:	1001a744 	.word	0x1001a744
10011f30:	1001a3d4 	.word	0x1001a3d4
10011f34:	1001177d 	.word	0x1001177d

10011f38 <gapc_bond_cfm_handler_key_exch>:
10011f38:	b538      	push	{r3, r4, r5, lr}
10011f3a:	2514      	movs	r5, #20
10011f3c:	4c0d      	ldr	r4, [pc, #52]	; (10011f74 <gapc_bond_cfm_handler_key_exch+0x3c>)
10011f3e:	70e3      	strb	r3, [r4, #3]
10011f40:	4b0d      	ldr	r3, [pc, #52]	; (10011f78 <gapc_bond_cfm_handler_key_exch+0x40>)
10011f42:	7025      	strb	r5, [r4, #0]
10011f44:	3d06      	subs	r5, #6
10011f46:	7065      	strb	r5, [r4, #1]
10011f48:	70a5      	strb	r5, [r4, #2]
10011f4a:	881d      	ldrh	r5, [r3, #0]
10011f4c:	881b      	ldrh	r3, [r3, #0]
10011f4e:	7220      	strb	r0, [r4, #8]
10011f50:	0a1b      	lsrs	r3, r3, #8
10011f52:	7163      	strb	r3, [r4, #5]
10011f54:	7261      	strb	r1, [r4, #9]
10011f56:	4b09      	ldr	r3, [pc, #36]	; (10011f7c <gapc_bond_cfm_handler_key_exch+0x44>)
10011f58:	1c11      	adds	r1, r2, #0
10011f5a:	4809      	ldr	r0, [pc, #36]	; (10011f80 <gapc_bond_cfm_handler_key_exch+0x48>)
10011f5c:	2210      	movs	r2, #16
10011f5e:	7125      	strb	r5, [r4, #4]
10011f60:	4798      	blx	r3
10011f62:	2312      	movs	r3, #18
10011f64:	71a3      	strb	r3, [r4, #6]
10011f66:	2300      	movs	r3, #0
10011f68:	1c20      	adds	r0, r4, #0
10011f6a:	71e3      	strb	r3, [r4, #7]
10011f6c:	211a      	movs	r1, #26
10011f6e:	4b05      	ldr	r3, [pc, #20]	; (10011f84 <gapc_bond_cfm_handler_key_exch+0x4c>)
10011f70:	4798      	blx	r3
10011f72:	bd38      	pop	{r3, r4, r5, pc}
10011f74:	1001a744 	.word	0x1001a744
10011f78:	1001a3d4 	.word	0x1001a3d4
10011f7c:	10015213 	.word	0x10015213
10011f80:	1001a74e 	.word	0x1001a74e
10011f84:	1001177d 	.word	0x1001177d

10011f88 <gapc_security_cmd_handler>:
10011f88:	221a      	movs	r2, #26
10011f8a:	b508      	push	{r3, lr}
10011f8c:	4b0b      	ldr	r3, [pc, #44]	; (10011fbc <gapc_security_cmd_handler+0x34>)
10011f8e:	701a      	strb	r2, [r3, #0]
10011f90:	3a0c      	subs	r2, #12
10011f92:	705a      	strb	r2, [r3, #1]
10011f94:	709a      	strb	r2, [r3, #2]
10011f96:	4a0a      	ldr	r2, [pc, #40]	; (10011fc0 <gapc_security_cmd_handler+0x38>)
10011f98:	70d8      	strb	r0, [r3, #3]
10011f9a:	8810      	ldrh	r0, [r2, #0]
10011f9c:	8812      	ldrh	r2, [r2, #0]
10011f9e:	7118      	strb	r0, [r3, #4]
10011fa0:	0a12      	lsrs	r2, r2, #8
10011fa2:	715a      	strb	r2, [r3, #5]
10011fa4:	220c      	movs	r2, #12
10011fa6:	721a      	strb	r2, [r3, #8]
10011fa8:	3a0a      	subs	r2, #10
10011faa:	719a      	strb	r2, [r3, #6]
10011fac:	2200      	movs	r2, #0
10011fae:	7259      	strb	r1, [r3, #9]
10011fb0:	71da      	strb	r2, [r3, #7]
10011fb2:	1c18      	adds	r0, r3, #0
10011fb4:	210a      	movs	r1, #10
10011fb6:	4b03      	ldr	r3, [pc, #12]	; (10011fc4 <gapc_security_cmd_handler+0x3c>)
10011fb8:	4798      	blx	r3
10011fba:	bd08      	pop	{r3, pc}
10011fbc:	1001a744 	.word	0x1001a744
10011fc0:	1001a3d4 	.word	0x1001a3d4
10011fc4:	1001177d 	.word	0x1001177d

10011fc8 <gapc_encrypt_cmd_handler>:
10011fc8:	b5f0      	push	{r4, r5, r6, r7, lr}
10011fca:	2500      	movs	r5, #0
10011fcc:	b089      	sub	sp, #36	; 0x24
10011fce:	9306      	str	r3, [sp, #24]
10011fd0:	ab0e      	add	r3, sp, #56	; 0x38
10011fd2:	781b      	ldrb	r3, [r3, #0]
10011fd4:	1c17      	adds	r7, r2, #0
10011fd6:	9307      	str	r3, [sp, #28]
10011fd8:	ab0f      	add	r3, sp, #60	; 0x3c
10011fda:	781b      	ldrb	r3, [r3, #0]
10011fdc:	4a19      	ldr	r2, [pc, #100]	; (10012044 <gapc_encrypt_cmd_handler+0x7c>)
10011fde:	1c06      	adds	r6, r0, #0
10011fe0:	9105      	str	r1, [sp, #20]
10011fe2:	9300      	str	r3, [sp, #0]
10011fe4:	9002      	str	r0, [sp, #8]
10011fe6:	1c29      	adds	r1, r5, #0
10011fe8:	1c2b      	adds	r3, r5, #0
10011fea:	9501      	str	r5, [sp, #4]
10011fec:	1c10      	adds	r0, r2, #0
10011fee:	4c16      	ldr	r4, [pc, #88]	; (10012048 <gapc_encrypt_cmd_handler+0x80>)
10011ff0:	47a0      	blx	r4
10011ff2:	2316      	movs	r3, #22
10011ff4:	4c15      	ldr	r4, [pc, #84]	; (1001204c <gapc_encrypt_cmd_handler+0x84>)
10011ff6:	9905      	ldr	r1, [sp, #20]
10011ff8:	7023      	strb	r3, [r4, #0]
10011ffa:	3b08      	subs	r3, #8
10011ffc:	7063      	strb	r3, [r4, #1]
10011ffe:	70a3      	strb	r3, [r4, #2]
10012000:	4b13      	ldr	r3, [pc, #76]	; (10012050 <gapc_encrypt_cmd_handler+0x88>)
10012002:	70e6      	strb	r6, [r4, #3]
10012004:	881a      	ldrh	r2, [r3, #0]
10012006:	881b      	ldrh	r3, [r3, #0]
10012008:	7122      	strb	r2, [r4, #4]
1001200a:	0a1b      	lsrs	r3, r3, #8
1001200c:	7163      	strb	r3, [r4, #5]
1001200e:	230b      	movs	r3, #11
10012010:	4e10      	ldr	r6, [pc, #64]	; (10012054 <gapc_encrypt_cmd_handler+0x8c>)
10012012:	2210      	movs	r2, #16
10012014:	4810      	ldr	r0, [pc, #64]	; (10012058 <gapc_encrypt_cmd_handler+0x90>)
10012016:	7223      	strb	r3, [r4, #8]
10012018:	7265      	strb	r5, [r4, #9]
1001201a:	47b0      	blx	r6
1001201c:	0a3b      	lsrs	r3, r7, #8
1001201e:	9906      	ldr	r1, [sp, #24]
10012020:	2208      	movs	r2, #8
10012022:	480e      	ldr	r0, [pc, #56]	; (1001205c <gapc_encrypt_cmd_handler+0x94>)
10012024:	76e3      	strb	r3, [r4, #27]
10012026:	76a7      	strb	r7, [r4, #26]
10012028:	47b0      	blx	r6
1001202a:	466a      	mov	r2, sp
1001202c:	7f12      	ldrb	r2, [r2, #28]
1001202e:	1d63      	adds	r3, r4, #5
10012030:	77da      	strb	r2, [r3, #31]
10012032:	231d      	movs	r3, #29
10012034:	1c20      	adds	r0, r4, #0
10012036:	71a3      	strb	r3, [r4, #6]
10012038:	2125      	movs	r1, #37	; 0x25
1001203a:	4b09      	ldr	r3, [pc, #36]	; (10012060 <gapc_encrypt_cmd_handler+0x98>)
1001203c:	71e5      	strb	r5, [r4, #7]
1001203e:	4798      	blx	r3
10012040:	b009      	add	sp, #36	; 0x24
10012042:	bdf0      	pop	{r4, r5, r6, r7, pc}
10012044:	100194b4 	.word	0x100194b4
10012048:	10011a81 	.word	0x10011a81
1001204c:	1001a744 	.word	0x1001a744
10012050:	1001a3d4 	.word	0x1001a3d4
10012054:	10015213 	.word	0x10015213
10012058:	1001a74e 	.word	0x1001a74e
1001205c:	1001a760 	.word	0x1001a760
10012060:	1001177d 	.word	0x1001177d

10012064 <gapc_encrypt_req_ind>:
10012064:	b508      	push	{r3, lr}
10012066:	0a00      	lsrs	r0, r0, #8
10012068:	8010      	strh	r0, [r2, #0]
1001206a:	784b      	ldrb	r3, [r1, #1]
1001206c:	7808      	ldrb	r0, [r1, #0]
1001206e:	021b      	lsls	r3, r3, #8
10012070:	4303      	orrs	r3, r0
10012072:	8053      	strh	r3, [r2, #2]
10012074:	1d10      	adds	r0, r2, #4
10012076:	3102      	adds	r1, #2
10012078:	2208      	movs	r2, #8
1001207a:	4b01      	ldr	r3, [pc, #4]	; (10012080 <gapc_encrypt_req_ind+0x1c>)
1001207c:	4798      	blx	r3
1001207e:	bd08      	pop	{r3, pc}
10012080:	10015213 	.word	0x10015213

10012084 <gapc_encrypt_cfm_handler>:
10012084:	b5f0      	push	{r4, r5, r6, r7, lr}
10012086:	2500      	movs	r5, #0
10012088:	b087      	sub	sp, #28
1001208a:	9304      	str	r3, [sp, #16]
1001208c:	ab0c      	add	r3, sp, #48	; 0x30
1001208e:	781b      	ldrb	r3, [r3, #0]
10012090:	1c17      	adds	r7, r2, #0
10012092:	4a15      	ldr	r2, [pc, #84]	; (100120e8 <gapc_encrypt_cfm_handler+0x64>)
10012094:	1c06      	adds	r6, r0, #0
10012096:	9305      	str	r3, [sp, #20]
10012098:	9100      	str	r1, [sp, #0]
1001209a:	9002      	str	r0, [sp, #8]
1001209c:	1c29      	adds	r1, r5, #0
1001209e:	1c2b      	adds	r3, r5, #0
100120a0:	9501      	str	r5, [sp, #4]
100120a2:	1c10      	adds	r0, r2, #0
100120a4:	4c11      	ldr	r4, [pc, #68]	; (100120ec <gapc_encrypt_cfm_handler+0x68>)
100120a6:	47a0      	blx	r4
100120a8:	2318      	movs	r3, #24
100120aa:	4c11      	ldr	r4, [pc, #68]	; (100120f0 <gapc_encrypt_cfm_handler+0x6c>)
100120ac:	9904      	ldr	r1, [sp, #16]
100120ae:	7023      	strb	r3, [r4, #0]
100120b0:	3b0a      	subs	r3, #10
100120b2:	7063      	strb	r3, [r4, #1]
100120b4:	70a3      	strb	r3, [r4, #2]
100120b6:	4b0f      	ldr	r3, [pc, #60]	; (100120f4 <gapc_encrypt_cfm_handler+0x70>)
100120b8:	480f      	ldr	r0, [pc, #60]	; (100120f8 <gapc_encrypt_cfm_handler+0x74>)
100120ba:	881a      	ldrh	r2, [r3, #0]
100120bc:	881b      	ldrh	r3, [r3, #0]
100120be:	7122      	strb	r2, [r4, #4]
100120c0:	0a1b      	lsrs	r3, r3, #8
100120c2:	7163      	strb	r3, [r4, #5]
100120c4:	2210      	movs	r2, #16
100120c6:	4b0d      	ldr	r3, [pc, #52]	; (100120fc <gapc_encrypt_cfm_handler+0x78>)
100120c8:	70e6      	strb	r6, [r4, #3]
100120ca:	7227      	strb	r7, [r4, #8]
100120cc:	4798      	blx	r3
100120ce:	466b      	mov	r3, sp
100120d0:	7d1b      	ldrb	r3, [r3, #20]
100120d2:	1c20      	adds	r0, r4, #0
100120d4:	7663      	strb	r3, [r4, #25]
100120d6:	2312      	movs	r3, #18
100120d8:	211a      	movs	r1, #26
100120da:	71a3      	strb	r3, [r4, #6]
100120dc:	4b08      	ldr	r3, [pc, #32]	; (10012100 <gapc_encrypt_cfm_handler+0x7c>)
100120de:	71e5      	strb	r5, [r4, #7]
100120e0:	4798      	blx	r3
100120e2:	b007      	add	sp, #28
100120e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
100120e6:	46c0      	nop			; (mov r8, r8)
100120e8:	100194c4 	.word	0x100194c4
100120ec:	10011a81 	.word	0x10011a81
100120f0:	1001a744 	.word	0x1001a744
100120f4:	1001a3d4 	.word	0x1001a3d4
100120f8:	1001a74d 	.word	0x1001a74d
100120fc:	10015213 	.word	0x10015213
10012100:	1001177d 	.word	0x1001177d

10012104 <gapc_encrypt_ind>:
10012104:	780b      	ldrb	r3, [r1, #0]
10012106:	0a00      	lsrs	r0, r0, #8
10012108:	70d3      	strb	r3, [r2, #3]
1001210a:	2300      	movs	r3, #0
1001210c:	8010      	strh	r0, [r2, #0]
1001210e:	7093      	strb	r3, [r2, #2]
10012110:	4770      	bx	lr
	...

10012114 <gapc_param_update_cfm_handler>:
10012114:	b538      	push	{r3, r4, r5, lr}
10012116:	2410      	movs	r4, #16
10012118:	1c05      	adds	r5, r0, #0
1001211a:	480e      	ldr	r0, [pc, #56]	; (10012154 <gapc_param_update_cfm_handler+0x40>)
1001211c:	7004      	strb	r4, [r0, #0]
1001211e:	3c02      	subs	r4, #2
10012120:	7044      	strb	r4, [r0, #1]
10012122:	7084      	strb	r4, [r0, #2]
10012124:	4c0c      	ldr	r4, [pc, #48]	; (10012158 <gapc_param_update_cfm_handler+0x44>)
10012126:	70c5      	strb	r5, [r0, #3]
10012128:	8825      	ldrh	r5, [r4, #0]
1001212a:	8824      	ldrh	r4, [r4, #0]
1001212c:	72c3      	strb	r3, [r0, #11]
1001212e:	0a1b      	lsrs	r3, r3, #8
10012130:	0a24      	lsrs	r4, r4, #8
10012132:	7303      	strb	r3, [r0, #12]
10012134:	2305      	movs	r3, #5
10012136:	7144      	strb	r4, [r0, #5]
10012138:	2400      	movs	r4, #0
1001213a:	7201      	strb	r1, [r0, #8]
1001213c:	7242      	strb	r2, [r0, #9]
1001213e:	7183      	strb	r3, [r0, #6]
10012140:	0a12      	lsrs	r2, r2, #8
10012142:	210d      	movs	r1, #13
10012144:	4b05      	ldr	r3, [pc, #20]	; (1001215c <gapc_param_update_cfm_handler+0x48>)
10012146:	7105      	strb	r5, [r0, #4]
10012148:	7282      	strb	r2, [r0, #10]
1001214a:	71c4      	strb	r4, [r0, #7]
1001214c:	4798      	blx	r3
1001214e:	1c20      	adds	r0, r4, #0
10012150:	bd38      	pop	{r3, r4, r5, pc}
10012152:	46c0      	nop			; (mov r8, r8)
10012154:	1001a744 	.word	0x1001a744
10012158:	1001a3d4 	.word	0x1001a3d4
1001215c:	1001177d 	.word	0x1001177d

10012160 <gapc_param_updated_ind>:
10012160:	2300      	movs	r3, #0
10012162:	0a00      	lsrs	r0, r0, #8
10012164:	8010      	strh	r0, [r2, #0]
10012166:	7093      	strb	r3, [r2, #2]
10012168:	784b      	ldrb	r3, [r1, #1]
1001216a:	7808      	ldrb	r0, [r1, #0]
1001216c:	021b      	lsls	r3, r3, #8
1001216e:	4303      	orrs	r3, r0
10012170:	8093      	strh	r3, [r2, #4]
10012172:	78cb      	ldrb	r3, [r1, #3]
10012174:	7888      	ldrb	r0, [r1, #2]
10012176:	021b      	lsls	r3, r3, #8
10012178:	4303      	orrs	r3, r0
1001217a:	80d3      	strh	r3, [r2, #6]
1001217c:	794b      	ldrb	r3, [r1, #5]
1001217e:	7909      	ldrb	r1, [r1, #4]
10012180:	021b      	lsls	r3, r3, #8
10012182:	430b      	orrs	r3, r1
10012184:	2007      	movs	r0, #7
10012186:	8113      	strh	r3, [r2, #8]
10012188:	4770      	bx	lr

1001218a <gapc_param_updated_req_ind>:
1001218a:	0a00      	lsrs	r0, r0, #8
1001218c:	8010      	strh	r0, [r2, #0]
1001218e:	784b      	ldrb	r3, [r1, #1]
10012190:	7808      	ldrb	r0, [r1, #0]
10012192:	021b      	lsls	r3, r3, #8
10012194:	4303      	orrs	r3, r0
10012196:	8053      	strh	r3, [r2, #2]
10012198:	78cb      	ldrb	r3, [r1, #3]
1001219a:	7888      	ldrb	r0, [r1, #2]
1001219c:	021b      	lsls	r3, r3, #8
1001219e:	4303      	orrs	r3, r0
100121a0:	8093      	strh	r3, [r2, #4]
100121a2:	794b      	ldrb	r3, [r1, #5]
100121a4:	7908      	ldrb	r0, [r1, #4]
100121a6:	021b      	lsls	r3, r3, #8
100121a8:	4303      	orrs	r3, r0
100121aa:	80d3      	strh	r3, [r2, #6]
100121ac:	79cb      	ldrb	r3, [r1, #7]
100121ae:	7989      	ldrb	r1, [r1, #6]
100121b0:	021b      	lsls	r3, r3, #8
100121b2:	430b      	orrs	r3, r1
100121b4:	2008      	movs	r0, #8
100121b6:	8113      	strh	r3, [r2, #8]
100121b8:	4770      	bx	lr
	...

100121bc <gapc_dev_info_req_ind_handler>:
100121bc:	b508      	push	{r3, lr}
100121be:	1c0b      	adds	r3, r1, #0
100121c0:	0a01      	lsrs	r1, r0, #8
100121c2:	8011      	strh	r1, [r2, #0]
100121c4:	7818      	ldrb	r0, [r3, #0]
100121c6:	7090      	strb	r0, [r2, #2]
100121c8:	2800      	cmp	r0, #0
100121ca:	d104      	bne.n	100121d6 <gapc_dev_info_req_ind_handler+0x1a>
100121cc:	4b03      	ldr	r3, [pc, #12]	; (100121dc <gapc_dev_info_req_ind_handler+0x20>)
100121ce:	33aa      	adds	r3, #170	; 0xaa
100121d0:	881b      	ldrh	r3, [r3, #0]
100121d2:	2b00      	cmp	r3, #0
100121d4:	d001      	beq.n	100121da <gapc_dev_info_req_ind_handler+0x1e>
100121d6:	4b02      	ldr	r3, [pc, #8]	; (100121e0 <gapc_dev_info_req_ind_handler+0x24>)
100121d8:	4798      	blx	r3
100121da:	bd08      	pop	{r3, pc}
100121dc:	1001a466 	.word	0x1001a466
100121e0:	1001188d 	.word	0x1001188d

100121e4 <gapc_sec_req_ind>:
100121e4:	0a00      	lsrs	r0, r0, #8
100121e6:	8010      	strh	r0, [r2, #0]
100121e8:	7809      	ldrb	r1, [r1, #0]
100121ea:	2301      	movs	r3, #1
100121ec:	1c08      	adds	r0, r1, #0
100121ee:	0889      	lsrs	r1, r1, #2
100121f0:	4018      	ands	r0, r3
100121f2:	400b      	ands	r3, r1
100121f4:	70d0      	strb	r0, [r2, #3]
100121f6:	7113      	strb	r3, [r2, #4]
100121f8:	4770      	bx	lr

100121fa <gapc_sign_counter_ind_handler>:
100121fa:	0a00      	lsrs	r0, r0, #8
100121fc:	8010      	strh	r0, [r2, #0]
100121fe:	784b      	ldrb	r3, [r1, #1]
10012200:	0218      	lsls	r0, r3, #8
10012202:	788b      	ldrb	r3, [r1, #2]
10012204:	041b      	lsls	r3, r3, #16
10012206:	4303      	orrs	r3, r0
10012208:	7808      	ldrb	r0, [r1, #0]
1001220a:	4303      	orrs	r3, r0
1001220c:	78c8      	ldrb	r0, [r1, #3]
1001220e:	0600      	lsls	r0, r0, #24
10012210:	4303      	orrs	r3, r0
10012212:	6053      	str	r3, [r2, #4]
10012214:	794b      	ldrb	r3, [r1, #5]
10012216:	0218      	lsls	r0, r3, #8
10012218:	798b      	ldrb	r3, [r1, #6]
1001221a:	041b      	lsls	r3, r3, #16
1001221c:	4303      	orrs	r3, r0
1001221e:	7908      	ldrb	r0, [r1, #4]
10012220:	79c9      	ldrb	r1, [r1, #7]
10012222:	4303      	orrs	r3, r0
10012224:	0609      	lsls	r1, r1, #24
10012226:	430b      	orrs	r3, r1
10012228:	2000      	movs	r0, #0
1001222a:	6093      	str	r3, [r2, #8]
1001222c:	4770      	bx	lr
	...

10012230 <gapc_peer_att_info_ind_handler>:
10012230:	b510      	push	{r4, lr}
10012232:	0a00      	lsrs	r0, r0, #8
10012234:	8010      	strh	r0, [r2, #0]
10012236:	7808      	ldrb	r0, [r1, #0]
10012238:	7090      	strb	r0, [r2, #2]
1001223a:	788b      	ldrb	r3, [r1, #2]
1001223c:	784c      	ldrb	r4, [r1, #1]
1001223e:	021b      	lsls	r3, r3, #8
10012240:	4323      	orrs	r3, r4
10012242:	8093      	strh	r3, [r2, #4]
10012244:	2801      	cmp	r0, #1
10012246:	d027      	beq.n	10012298 <gapc_peer_att_info_ind_handler+0x68>
10012248:	2800      	cmp	r0, #0
1001224a:	d017      	beq.n	1001227c <gapc_peer_att_info_ind_handler+0x4c>
1001224c:	2802      	cmp	r0, #2
1001224e:	d12a      	bne.n	100122a6 <gapc_peer_att_info_ind_handler+0x76>
10012250:	790b      	ldrb	r3, [r1, #4]
10012252:	78c8      	ldrb	r0, [r1, #3]
10012254:	021b      	lsls	r3, r3, #8
10012256:	4303      	orrs	r3, r0
10012258:	8113      	strh	r3, [r2, #8]
1001225a:	798b      	ldrb	r3, [r1, #6]
1001225c:	7948      	ldrb	r0, [r1, #5]
1001225e:	021b      	lsls	r3, r3, #8
10012260:	4303      	orrs	r3, r0
10012262:	80d3      	strh	r3, [r2, #6]
10012264:	7a0b      	ldrb	r3, [r1, #8]
10012266:	79c8      	ldrb	r0, [r1, #7]
10012268:	021b      	lsls	r3, r3, #8
1001226a:	4303      	orrs	r3, r0
1001226c:	8193      	strh	r3, [r2, #12]
1001226e:	7a8b      	ldrb	r3, [r1, #10]
10012270:	7a49      	ldrb	r1, [r1, #9]
10012272:	021b      	lsls	r3, r3, #8
10012274:	430b      	orrs	r3, r1
10012276:	8153      	strh	r3, [r2, #10]
10012278:	2306      	movs	r3, #6
1001227a:	e013      	b.n	100122a4 <gapc_peer_att_info_ind_handler+0x74>
1001227c:	1c14      	adds	r4, r2, #0
1001227e:	1c20      	adds	r0, r4, #0
10012280:	790a      	ldrb	r2, [r1, #4]
10012282:	78cb      	ldrb	r3, [r1, #3]
10012284:	0212      	lsls	r2, r2, #8
10012286:	431a      	orrs	r2, r3
10012288:	80e2      	strh	r2, [r4, #6]
1001228a:	4b07      	ldr	r3, [pc, #28]	; (100122a8 <gapc_peer_att_info_ind_handler+0x78>)
1001228c:	3008      	adds	r0, #8
1001228e:	3105      	adds	r1, #5
10012290:	4798      	blx	r3
10012292:	2302      	movs	r3, #2
10012294:	70a3      	strb	r3, [r4, #2]
10012296:	e006      	b.n	100122a6 <gapc_peer_att_info_ind_handler+0x76>
10012298:	790b      	ldrb	r3, [r1, #4]
1001229a:	78c9      	ldrb	r1, [r1, #3]
1001229c:	021b      	lsls	r3, r3, #8
1001229e:	430b      	orrs	r3, r1
100122a0:	80d3      	strh	r3, [r2, #6]
100122a2:	2305      	movs	r3, #5
100122a4:	7093      	strb	r3, [r2, #2]
100122a6:	bd10      	pop	{r4, pc}
100122a8:	10015213 	.word	0x10015213

100122ac <gapc_con_channel_map_ind_handler>:
100122ac:	b508      	push	{r3, lr}
100122ae:	2300      	movs	r3, #0
100122b0:	0a00      	lsrs	r0, r0, #8
100122b2:	7013      	strb	r3, [r2, #0]
100122b4:	8050      	strh	r0, [r2, #2]
100122b6:	4b02      	ldr	r3, [pc, #8]	; (100122c0 <gapc_con_channel_map_ind_handler+0x14>)
100122b8:	1d10      	adds	r0, r2, #4
100122ba:	2205      	movs	r2, #5
100122bc:	4798      	blx	r3
100122be:	bd08      	pop	{r3, pc}
100122c0:	10015213 	.word	0x10015213

100122c4 <gapc_lecb_connected>:
100122c4:	7843      	ldrb	r3, [r0, #1]
100122c6:	7802      	ldrb	r2, [r0, #0]
100122c8:	021b      	lsls	r3, r3, #8
100122ca:	4313      	orrs	r3, r2
100122cc:	800b      	strh	r3, [r1, #0]
100122ce:	78c3      	ldrb	r3, [r0, #3]
100122d0:	7882      	ldrb	r2, [r0, #2]
100122d2:	021b      	lsls	r3, r3, #8
100122d4:	4313      	orrs	r3, r2
100122d6:	804b      	strh	r3, [r1, #2]
100122d8:	7943      	ldrb	r3, [r0, #5]
100122da:	7902      	ldrb	r2, [r0, #4]
100122dc:	021b      	lsls	r3, r3, #8
100122de:	4313      	orrs	r3, r2
100122e0:	808b      	strh	r3, [r1, #4]
100122e2:	79c3      	ldrb	r3, [r0, #7]
100122e4:	7982      	ldrb	r2, [r0, #6]
100122e6:	021b      	lsls	r3, r3, #8
100122e8:	4313      	orrs	r3, r2
100122ea:	80cb      	strh	r3, [r1, #6]
100122ec:	2300      	movs	r3, #0
100122ee:	720b      	strb	r3, [r1, #8]
100122f0:	4770      	bx	lr

100122f2 <gapc_lecb_disconnected>:
100122f2:	7843      	ldrb	r3, [r0, #1]
100122f4:	7802      	ldrb	r2, [r0, #0]
100122f6:	021b      	lsls	r3, r3, #8
100122f8:	4313      	orrs	r3, r2
100122fa:	800b      	strh	r3, [r1, #0]
100122fc:	78c3      	ldrb	r3, [r0, #3]
100122fe:	7882      	ldrb	r2, [r0, #2]
10012300:	021b      	lsls	r3, r3, #8
10012302:	4313      	orrs	r3, r2
10012304:	804b      	strh	r3, [r1, #2]
10012306:	4770      	bx	lr

10012308 <gapc_lecb_connect_req_ind>:
10012308:	7843      	ldrb	r3, [r0, #1]
1001230a:	7802      	ldrb	r2, [r0, #0]
1001230c:	021b      	lsls	r3, r3, #8
1001230e:	4313      	orrs	r3, r2
10012310:	800b      	strh	r3, [r1, #0]
10012312:	78c3      	ldrb	r3, [r0, #3]
10012314:	7882      	ldrb	r2, [r0, #2]
10012316:	021b      	lsls	r3, r3, #8
10012318:	4313      	orrs	r3, r2
1001231a:	804b      	strh	r3, [r1, #2]
1001231c:	7943      	ldrb	r3, [r0, #5]
1001231e:	7902      	ldrb	r2, [r0, #4]
10012320:	021b      	lsls	r3, r3, #8
10012322:	4313      	orrs	r3, r2
10012324:	808b      	strh	r3, [r1, #4]
10012326:	79c3      	ldrb	r3, [r0, #7]
10012328:	7982      	ldrb	r2, [r0, #6]
1001232a:	021b      	lsls	r3, r3, #8
1001232c:	4313      	orrs	r3, r2
1001232e:	80cb      	strh	r3, [r1, #6]
10012330:	4770      	bx	lr

10012332 <gapc_lecb_add_credit_resp_handler>:
10012332:	7843      	ldrb	r3, [r0, #1]
10012334:	7802      	ldrb	r2, [r0, #0]
10012336:	021b      	lsls	r3, r3, #8
10012338:	4313      	orrs	r3, r2
1001233a:	800b      	strh	r3, [r1, #0]
1001233c:	78c3      	ldrb	r3, [r0, #3]
1001233e:	7882      	ldrb	r2, [r0, #2]
10012340:	021b      	lsls	r3, r3, #8
10012342:	4313      	orrs	r3, r2
10012344:	804b      	strh	r3, [r1, #2]
10012346:	7943      	ldrb	r3, [r0, #5]
10012348:	7902      	ldrb	r2, [r0, #4]
1001234a:	021b      	lsls	r3, r3, #8
1001234c:	4313      	orrs	r3, r2
1001234e:	808b      	strh	r3, [r1, #4]
10012350:	4770      	bx	lr
	...

10012354 <gapm_reset_req_handler>:
10012354:	b573      	push	{r0, r1, r4, r5, r6, lr}
10012356:	466b      	mov	r3, sp
10012358:	4915      	ldr	r1, [pc, #84]	; (100123b0 <gapm_reset_req_handler+0x5c>)
1001235a:	4816      	ldr	r0, [pc, #88]	; (100123b4 <gapm_reset_req_handler+0x60>)
1001235c:	880c      	ldrh	r4, [r1, #0]
1001235e:	8809      	ldrh	r1, [r1, #0]
10012360:	1ddd      	adds	r5, r3, #7
10012362:	0a09      	lsrs	r1, r1, #8
10012364:	2300      	movs	r3, #0
10012366:	2202      	movs	r2, #2
10012368:	7141      	strb	r1, [r0, #5]
1001236a:	26d0      	movs	r6, #208	; 0xd0
1001236c:	2101      	movs	r1, #1
1001236e:	7104      	strb	r4, [r0, #4]
10012370:	4c11      	ldr	r4, [pc, #68]	; (100123b8 <gapm_reset_req_handler+0x64>)
10012372:	702b      	strb	r3, [r5, #0]
10012374:	7002      	strb	r2, [r0, #0]
10012376:	70c3      	strb	r3, [r0, #3]
10012378:	320b      	adds	r2, #11
1001237a:	7201      	strb	r1, [r0, #8]
1001237c:	7181      	strb	r1, [r0, #6]
1001237e:	71c3      	strb	r3, [r0, #7]
10012380:	3108      	adds	r1, #8
10012382:	4b0e      	ldr	r3, [pc, #56]	; (100123bc <gapm_reset_req_handler+0x68>)
10012384:	0136      	lsls	r6, r6, #4
10012386:	7042      	strb	r2, [r0, #1]
10012388:	7082      	strb	r2, [r0, #2]
1001238a:	80a2      	strh	r2, [r4, #4]
1001238c:	8026      	strh	r6, [r4, #0]
1001238e:	4798      	blx	r3
10012390:	1c28      	adds	r0, r5, #0
10012392:	4b0b      	ldr	r3, [pc, #44]	; (100123c0 <gapm_reset_req_handler+0x6c>)
10012394:	4798      	blx	r3
10012396:	782b      	ldrb	r3, [r5, #0]
10012398:	20e2      	movs	r0, #226	; 0xe2
1001239a:	2b00      	cmp	r3, #0
1001239c:	d106      	bne.n	100123ac <gapm_reset_req_handler+0x58>
1001239e:	68a3      	ldr	r3, [r4, #8]
100123a0:	20e2      	movs	r0, #226	; 0xe2
100123a2:	781a      	ldrb	r2, [r3, #0]
100123a4:	785b      	ldrb	r3, [r3, #1]
100123a6:	2a01      	cmp	r2, #1
100123a8:	d100      	bne.n	100123ac <gapm_reset_req_handler+0x58>
100123aa:	1c18      	adds	r0, r3, #0
100123ac:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
100123ae:	46c0      	nop			; (mov r8, r8)
100123b0:	1001a3d4 	.word	0x1001a3d4
100123b4:	1001a744 	.word	0x1001a744
100123b8:	1001a3c8 	.word	0x1001a3c8
100123bc:	1001177d 	.word	0x1001177d
100123c0:	100117e1 	.word	0x100117e1

100123c4 <gapm_set_dev_config_cmd_handler>:
100123c4:	b5f0      	push	{r4, r5, r6, r7, lr}
100123c6:	b089      	sub	sp, #36	; 0x24
100123c8:	9303      	str	r3, [sp, #12]
100123ca:	ab0e      	add	r3, sp, #56	; 0x38
100123cc:	781b      	ldrb	r3, [r3, #0]
100123ce:	4c37      	ldr	r4, [pc, #220]	; (100124ac <gapm_set_dev_config_cmd_handler+0xe8>)
100123d0:	9304      	str	r3, [sp, #16]
100123d2:	ab0f      	add	r3, sp, #60	; 0x3c
100123d4:	781b      	ldrb	r3, [r3, #0]
100123d6:	270d      	movs	r7, #13
100123d8:	9305      	str	r3, [sp, #20]
100123da:	ab10      	add	r3, sp, #64	; 0x40
100123dc:	881b      	ldrh	r3, [r3, #0]
100123de:	72a1      	strb	r1, [r4, #10]
100123e0:	9300      	str	r3, [sp, #0]
100123e2:	ab11      	add	r3, sp, #68	; 0x44
100123e4:	881b      	ldrh	r3, [r3, #0]
100123e6:	0a09      	lsrs	r1, r1, #8
100123e8:	9301      	str	r3, [sp, #4]
100123ea:	ab12      	add	r3, sp, #72	; 0x48
100123ec:	881b      	ldrh	r3, [r3, #0]
100123ee:	7260      	strb	r0, [r4, #9]
100123f0:	9302      	str	r3, [sp, #8]
100123f2:	ab06      	add	r3, sp, #24
100123f4:	1dde      	adds	r6, r3, #7
100123f6:	2300      	movs	r3, #0
100123f8:	7033      	strb	r3, [r6, #0]
100123fa:	2304      	movs	r3, #4
100123fc:	7023      	strb	r3, [r4, #0]
100123fe:	2300      	movs	r3, #0
10012400:	70e3      	strb	r3, [r4, #3]
10012402:	4b2b      	ldr	r3, [pc, #172]	; (100124b0 <gapm_set_dev_config_cmd_handler+0xec>)
10012404:	72e1      	strb	r1, [r4, #11]
10012406:	881d      	ldrh	r5, [r3, #0]
10012408:	881b      	ldrh	r3, [r3, #0]
1001240a:	1c11      	adds	r1, r2, #0
1001240c:	0a1b      	lsrs	r3, r3, #8
1001240e:	7163      	strb	r3, [r4, #5]
10012410:	2303      	movs	r3, #3
10012412:	7125      	strb	r5, [r4, #4]
10012414:	2206      	movs	r2, #6
10012416:	4d27      	ldr	r5, [pc, #156]	; (100124b4 <gapm_set_dev_config_cmd_handler+0xf0>)
10012418:	4827      	ldr	r0, [pc, #156]	; (100124b8 <gapm_set_dev_config_cmd_handler+0xf4>)
1001241a:	7223      	strb	r3, [r4, #8]
1001241c:	7067      	strb	r7, [r4, #1]
1001241e:	70a7      	strb	r7, [r4, #2]
10012420:	47a8      	blx	r5
10012422:	9903      	ldr	r1, [sp, #12]
10012424:	2210      	movs	r2, #16
10012426:	4825      	ldr	r0, [pc, #148]	; (100124bc <gapm_set_dev_config_cmd_handler+0xf8>)
10012428:	47a8      	blx	r5
1001242a:	466a      	mov	r2, sp
1001242c:	7c12      	ldrb	r2, [r2, #16]
1001242e:	1ce3      	adds	r3, r4, #3
10012430:	77da      	strb	r2, [r3, #31]
10012432:	466a      	mov	r2, sp
10012434:	7d12      	ldrb	r2, [r2, #20]
10012436:	1d23      	adds	r3, r4, #4
10012438:	77da      	strb	r2, [r3, #31]
1001243a:	466a      	mov	r2, sp
1001243c:	7812      	ldrb	r2, [r2, #0]
1001243e:	1d63      	adds	r3, r4, #5
10012440:	77da      	strb	r2, [r3, #31]
10012442:	9b00      	ldr	r3, [sp, #0]
10012444:	1da2      	adds	r2, r4, #6
10012446:	0a1b      	lsrs	r3, r3, #8
10012448:	77d3      	strb	r3, [r2, #31]
1001244a:	466a      	mov	r2, sp
1001244c:	7912      	ldrb	r2, [r2, #4]
1001244e:	1de3      	adds	r3, r4, #7
10012450:	77da      	strb	r2, [r3, #31]
10012452:	1c22      	adds	r2, r4, #0
10012454:	9b01      	ldr	r3, [sp, #4]
10012456:	3208      	adds	r2, #8
10012458:	0a1b      	lsrs	r3, r3, #8
1001245a:	77d3      	strb	r3, [r2, #31]
1001245c:	466a      	mov	r2, sp
1001245e:	1c23      	adds	r3, r4, #0
10012460:	7a12      	ldrb	r2, [r2, #8]
10012462:	3328      	adds	r3, #40	; 0x28
10012464:	701a      	strb	r2, [r3, #0]
10012466:	1c22      	adds	r2, r4, #0
10012468:	9b02      	ldr	r3, [sp, #8]
1001246a:	3229      	adds	r2, #41	; 0x29
1001246c:	0a1b      	lsrs	r3, r3, #8
1001246e:	7013      	strb	r3, [r2, #0]
10012470:	23d0      	movs	r3, #208	; 0xd0
10012472:	4d13      	ldr	r5, [pc, #76]	; (100124c0 <gapm_set_dev_config_cmd_handler+0xfc>)
10012474:	011b      	lsls	r3, r3, #4
10012476:	802b      	strh	r3, [r5, #0]
10012478:	2322      	movs	r3, #34	; 0x22
1001247a:	71a3      	strb	r3, [r4, #6]
1001247c:	2300      	movs	r3, #0
1001247e:	212a      	movs	r1, #42	; 0x2a
10012480:	71e3      	strb	r3, [r4, #7]
10012482:	1c20      	adds	r0, r4, #0
10012484:	4b0f      	ldr	r3, [pc, #60]	; (100124c4 <gapm_set_dev_config_cmd_handler+0x100>)
10012486:	80af      	strh	r7, [r5, #4]
10012488:	4798      	blx	r3
1001248a:	1c30      	adds	r0, r6, #0
1001248c:	4b0e      	ldr	r3, [pc, #56]	; (100124c8 <gapm_set_dev_config_cmd_handler+0x104>)
1001248e:	4798      	blx	r3
10012490:	7833      	ldrb	r3, [r6, #0]
10012492:	20e2      	movs	r0, #226	; 0xe2
10012494:	2b00      	cmp	r3, #0
10012496:	d106      	bne.n	100124a6 <gapm_set_dev_config_cmd_handler+0xe2>
10012498:	68ab      	ldr	r3, [r5, #8]
1001249a:	20e2      	movs	r0, #226	; 0xe2
1001249c:	781a      	ldrb	r2, [r3, #0]
1001249e:	785b      	ldrb	r3, [r3, #1]
100124a0:	2a03      	cmp	r2, #3
100124a2:	d100      	bne.n	100124a6 <gapm_set_dev_config_cmd_handler+0xe2>
100124a4:	1c18      	adds	r0, r3, #0
100124a6:	b009      	add	sp, #36	; 0x24
100124a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
100124aa:	46c0      	nop			; (mov r8, r8)
100124ac:	1001a744 	.word	0x1001a744
100124b0:	1001a3d4 	.word	0x1001a3d4
100124b4:	10015213 	.word	0x10015213
100124b8:	1001a750 	.word	0x1001a750
100124bc:	1001a756 	.word	0x1001a756
100124c0:	1001a3c8 	.word	0x1001a3c8
100124c4:	1001177d 	.word	0x1001177d
100124c8:	100117e1 	.word	0x100117e1

100124cc <gapm_get_dev_config_cmd_handler>:
100124cc:	4684      	mov	ip, r0
100124ce:	4663      	mov	r3, ip
100124d0:	b5f0      	push	{r4, r5, r6, r7, lr}
100124d2:	b085      	sub	sp, #20
100124d4:	9100      	str	r1, [sp, #0]
100124d6:	20cf      	movs	r0, #207	; 0xcf
100124d8:	2b01      	cmp	r3, #1
100124da:	d854      	bhi.n	10012586 <gapm_get_dev_config_cmd_handler+0xba>
100124dc:	2900      	cmp	r1, #0
100124de:	d052      	beq.n	10012586 <gapm_get_dev_config_cmd_handler+0xba>
100124e0:	2200      	movs	r2, #0
100124e2:	492a      	ldr	r1, [pc, #168]	; (1001258c <gapm_get_dev_config_cmd_handler+0xc0>)
100124e4:	ab02      	add	r3, sp, #8
100124e6:	880c      	ldrh	r4, [r1, #0]
100124e8:	8809      	ldrh	r1, [r1, #0]
100124ea:	1d9f      	adds	r7, r3, #6
100124ec:	719a      	strb	r2, [r3, #6]
100124ee:	4b28      	ldr	r3, [pc, #160]	; (10012590 <gapm_get_dev_config_cmd_handler+0xc4>)
100124f0:	0a09      	lsrs	r1, r1, #8
100124f2:	250d      	movs	r5, #13
100124f4:	2606      	movs	r6, #6
100124f6:	7159      	strb	r1, [r3, #5]
100124f8:	4661      	mov	r1, ip
100124fa:	701e      	strb	r6, [r3, #0]
100124fc:	705d      	strb	r5, [r3, #1]
100124fe:	709d      	strb	r5, [r3, #2]
10012500:	70da      	strb	r2, [r3, #3]
10012502:	711c      	strb	r4, [r3, #4]
10012504:	2901      	cmp	r1, #1
10012506:	d13e      	bne.n	10012586 <gapm_get_dev_config_cmd_handler+0xba>
10012508:	21d0      	movs	r1, #208	; 0xd0
1001250a:	4c22      	ldr	r4, [pc, #136]	; (10012594 <gapm_get_dev_config_cmd_handler+0xc8>)
1001250c:	0109      	lsls	r1, r1, #4
1001250e:	8061      	strh	r1, [r4, #2]
10012510:	4921      	ldr	r1, [pc, #132]	; (10012598 <gapm_get_dev_config_cmd_handler+0xcc>)
10012512:	71da      	strb	r2, [r3, #7]
10012514:	8021      	strh	r1, [r4, #0]
10012516:	4661      	mov	r1, ip
10012518:	721e      	strb	r6, [r3, #8]
1001251a:	7199      	strb	r1, [r3, #6]
1001251c:	1c18      	adds	r0, r3, #0
1001251e:	2109      	movs	r1, #9
10012520:	4b1e      	ldr	r3, [pc, #120]	; (1001259c <gapm_get_dev_config_cmd_handler+0xd0>)
10012522:	80a5      	strh	r5, [r4, #4]
10012524:	4798      	blx	r3
10012526:	1c38      	adds	r0, r7, #0
10012528:	4b1d      	ldr	r3, [pc, #116]	; (100125a0 <gapm_get_dev_config_cmd_handler+0xd4>)
1001252a:	4798      	blx	r3
1001252c:	783b      	ldrb	r3, [r7, #0]
1001252e:	20e2      	movs	r0, #226	; 0xe2
10012530:	9301      	str	r3, [sp, #4]
10012532:	2b00      	cmp	r3, #0
10012534:	d127      	bne.n	10012586 <gapm_get_dev_config_cmd_handler+0xba>
10012536:	8821      	ldrh	r1, [r4, #0]
10012538:	4a1a      	ldr	r2, [pc, #104]	; (100125a4 <gapm_get_dev_config_cmd_handler+0xd8>)
1001253a:	68a7      	ldr	r7, [r4, #8]
1001253c:	3b01      	subs	r3, #1
1001253e:	4291      	cmp	r1, r2
10012540:	d001      	beq.n	10012546 <gapm_get_dev_config_cmd_handler+0x7a>
10012542:	8023      	strh	r3, [r4, #0]
10012544:	e01a      	b.n	1001257c <gapm_get_dev_config_cmd_handler+0xb0>
10012546:	8063      	strh	r3, [r4, #2]
10012548:	9b00      	ldr	r3, [sp, #0]
1001254a:	1c39      	adds	r1, r7, #0
1001254c:	1c58      	adds	r0, r3, #1
1001254e:	1c32      	adds	r2, r6, #0
10012550:	4b15      	ldr	r3, [pc, #84]	; (100125a8 <gapm_get_dev_config_cmd_handler+0xdc>)
10012552:	4798      	blx	r3
10012554:	79bb      	ldrb	r3, [r7, #6]
10012556:	9a00      	ldr	r2, [sp, #0]
10012558:	7013      	strb	r3, [r2, #0]
1001255a:	23d0      	movs	r3, #208	; 0xd0
1001255c:	011b      	lsls	r3, r3, #4
1001255e:	8023      	strh	r3, [r4, #0]
10012560:	ab02      	add	r3, sp, #8
10012562:	80a5      	strh	r5, [r4, #4]
10012564:	1ddd      	adds	r5, r3, #7
10012566:	466b      	mov	r3, sp
10012568:	791b      	ldrb	r3, [r3, #4]
1001256a:	1c28      	adds	r0, r5, #0
1001256c:	702b      	strb	r3, [r5, #0]
1001256e:	4b0c      	ldr	r3, [pc, #48]	; (100125a0 <gapm_get_dev_config_cmd_handler+0xd4>)
10012570:	4798      	blx	r3
10012572:	782b      	ldrb	r3, [r5, #0]
10012574:	20d0      	movs	r0, #208	; 0xd0
10012576:	2b00      	cmp	r3, #0
10012578:	d105      	bne.n	10012586 <gapm_get_dev_config_cmd_handler+0xba>
1001257a:	68a7      	ldr	r7, [r4, #8]
1001257c:	783b      	ldrb	r3, [r7, #0]
1001257e:	7878      	ldrb	r0, [r7, #1]
10012580:	2b06      	cmp	r3, #6
10012582:	d000      	beq.n	10012586 <gapm_get_dev_config_cmd_handler+0xba>
10012584:	20e2      	movs	r0, #226	; 0xe2
10012586:	b005      	add	sp, #20
10012588:	bdf0      	pop	{r4, r5, r6, r7, pc}
1001258a:	46c0      	nop			; (mov r8, r8)
1001258c:	1001a3d4 	.word	0x1001a3d4
10012590:	1001a744 	.word	0x1001a744
10012594:	1001a3c8 	.word	0x1001a3c8
10012598:	00000d08 	.word	0x00000d08
1001259c:	1001177d 	.word	0x1001177d
100125a0:	100117e1 	.word	0x100117e1
100125a4:	0000ffff 	.word	0x0000ffff
100125a8:	10015213 	.word	0x10015213

100125ac <gapm_cancel_cmd_handler>:
100125ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
100125ae:	4916      	ldr	r1, [pc, #88]	; (10012608 <gapm_cancel_cmd_handler+0x5c>)
100125b0:	4816      	ldr	r0, [pc, #88]	; (1001260c <gapm_cancel_cmd_handler+0x60>)
100125b2:	880c      	ldrh	r4, [r1, #0]
100125b4:	8809      	ldrh	r1, [r1, #0]
100125b6:	466b      	mov	r3, sp
100125b8:	0a09      	lsrs	r1, r1, #8
100125ba:	7141      	strb	r1, [r0, #5]
100125bc:	2102      	movs	r1, #2
100125be:	2203      	movs	r2, #3
100125c0:	7201      	strb	r1, [r0, #8]
100125c2:	21d0      	movs	r1, #208	; 0xd0
100125c4:	1ddd      	adds	r5, r3, #7
100125c6:	2300      	movs	r3, #0
100125c8:	7104      	strb	r4, [r0, #4]
100125ca:	4c11      	ldr	r4, [pc, #68]	; (10012610 <gapm_cancel_cmd_handler+0x64>)
100125cc:	7002      	strb	r2, [r0, #0]
100125ce:	0109      	lsls	r1, r1, #4
100125d0:	320a      	adds	r2, #10
100125d2:	702b      	strb	r3, [r5, #0]
100125d4:	7042      	strb	r2, [r0, #1]
100125d6:	7082      	strb	r2, [r0, #2]
100125d8:	70c3      	strb	r3, [r0, #3]
100125da:	8021      	strh	r1, [r4, #0]
100125dc:	80a2      	strh	r2, [r4, #4]
100125de:	71c3      	strb	r3, [r0, #7]
100125e0:	3a0c      	subs	r2, #12
100125e2:	2109      	movs	r1, #9
100125e4:	4b0b      	ldr	r3, [pc, #44]	; (10012614 <gapm_cancel_cmd_handler+0x68>)
100125e6:	7182      	strb	r2, [r0, #6]
100125e8:	4798      	blx	r3
100125ea:	1c28      	adds	r0, r5, #0
100125ec:	4b0a      	ldr	r3, [pc, #40]	; (10012618 <gapm_cancel_cmd_handler+0x6c>)
100125ee:	4798      	blx	r3
100125f0:	7828      	ldrb	r0, [r5, #0]
100125f2:	2800      	cmp	r0, #0
100125f4:	d001      	beq.n	100125fa <gapm_cancel_cmd_handler+0x4e>
100125f6:	20e2      	movs	r0, #226	; 0xe2
100125f8:	e004      	b.n	10012604 <gapm_cancel_cmd_handler+0x58>
100125fa:	68a3      	ldr	r3, [r4, #8]
100125fc:	785b      	ldrb	r3, [r3, #1]
100125fe:	2b44      	cmp	r3, #68	; 0x44
10012600:	d000      	beq.n	10012604 <gapm_cancel_cmd_handler+0x58>
10012602:	1c18      	adds	r0, r3, #0
10012604:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
10012606:	46c0      	nop			; (mov r8, r8)
10012608:	1001a3d4 	.word	0x1001a3d4
1001260c:	1001a744 	.word	0x1001a744
10012610:	1001a3c8 	.word	0x1001a3c8
10012614:	1001177d 	.word	0x1001177d
10012618:	100117e1 	.word	0x100117e1

1001261c <gapm_dev_bdaddr_ind_handler>:
1001261c:	b538      	push	{r3, r4, r5, lr}
1001261e:	1c05      	adds	r5, r0, #0
10012620:	1c0c      	adds	r4, r1, #0
10012622:	1c48      	adds	r0, r1, #1
10012624:	2206      	movs	r2, #6
10012626:	1c29      	adds	r1, r5, #0
10012628:	4b02      	ldr	r3, [pc, #8]	; (10012634 <gapm_dev_bdaddr_ind_handler+0x18>)
1001262a:	4798      	blx	r3
1001262c:	79ab      	ldrb	r3, [r5, #6]
1001262e:	2000      	movs	r0, #0
10012630:	7023      	strb	r3, [r4, #0]
10012632:	bd38      	pop	{r3, r4, r5, pc}
10012634:	10015213 	.word	0x10015213

10012638 <gapm_cmp_evt>:
10012638:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1001263a:	7803      	ldrb	r3, [r0, #0]
1001263c:	7845      	ldrb	r5, [r0, #1]
1001263e:	3b0c      	subs	r3, #12
10012640:	1e18      	subs	r0, r3, #0
10012642:	280b      	cmp	r0, #11
10012644:	d900      	bls.n	10012648 <gapm_cmp_evt+0x10>
10012646:	e08d      	b.n	10012764 <gapm_cmp_evt+0x12c>
10012648:	1c0c      	adds	r4, r1, #0
1001264a:	f000 fd5f 	bl	1001310c <__gnu_thumb1_case_uqi>
1001264e:	1952      	.short	0x1952
10012650:	068b1919 	.word	0x068b1919
10012654:	8b595906 	.word	0x8b595906
10012658:	0d8b      	.short	0x0d8b
1001265a:	2300      	movs	r3, #0
1001265c:	2d45      	cmp	r5, #69	; 0x45
1001265e:	d000      	beq.n	10012662 <gapm_cmp_evt+0x2a>
10012660:	1c2b      	adds	r3, r5, #0
10012662:	7023      	strb	r3, [r4, #0]
10012664:	2002      	movs	r0, #2
10012666:	e07e      	b.n	10012766 <gapm_cmp_evt+0x12e>
10012668:	203b      	movs	r0, #59	; 0x3b
1001266a:	2d00      	cmp	r5, #0
1001266c:	d100      	bne.n	10012670 <gapm_cmp_evt+0x38>
1001266e:	e07a      	b.n	10012766 <gapm_cmp_evt+0x12e>
10012670:	700d      	strb	r5, [r1, #0]
10012672:	1c48      	adds	r0, r1, #1
10012674:	2210      	movs	r2, #16
10012676:	2100      	movs	r1, #0
10012678:	4b3b      	ldr	r3, [pc, #236]	; (10012768 <gapm_cmp_evt+0x130>)
1001267a:	4798      	blx	r3
1001267c:	200f      	movs	r0, #15
1001267e:	e072      	b.n	10012766 <gapm_cmp_evt+0x12e>
10012680:	2d00      	cmp	r5, #0
10012682:	d134      	bne.n	100126ee <gapm_cmp_evt+0xb6>
10012684:	4b39      	ldr	r3, [pc, #228]	; (1001276c <gapm_cmp_evt+0x134>)
10012686:	4798      	blx	r3
10012688:	1e43      	subs	r3, r0, #1
1001268a:	b2db      	uxtb	r3, r3
1001268c:	1c28      	adds	r0, r5, #0
1001268e:	2b06      	cmp	r3, #6
10012690:	d869      	bhi.n	10012766 <gapm_cmp_evt+0x12e>
10012692:	466b      	mov	r3, sp
10012694:	4e36      	ldr	r6, [pc, #216]	; (10012770 <gapm_cmp_evt+0x138>)
10012696:	1dd9      	adds	r1, r3, #7
10012698:	8db0      	ldrh	r0, [r6, #44]	; 0x2c
1001269a:	4b36      	ldr	r3, [pc, #216]	; (10012774 <gapm_cmp_evt+0x13c>)
1001269c:	4798      	blx	r3
1001269e:	2312      	movs	r3, #18
100126a0:	4358      	muls	r0, r3
100126a2:	4935      	ldr	r1, [pc, #212]	; (10012778 <gapm_cmp_evt+0x140>)
100126a4:	1809      	adds	r1, r1, r0
100126a6:	1c0b      	adds	r3, r1, #0
100126a8:	894a      	ldrh	r2, [r1, #10]
100126aa:	3308      	adds	r3, #8
100126ac:	8122      	strh	r2, [r4, #8]
100126ae:	784f      	ldrb	r7, [r1, #1]
100126b0:	72a5      	strb	r5, [r4, #10]
100126b2:	7027      	strb	r7, [r4, #0]
100126b4:	898a      	ldrh	r2, [r1, #12]
100126b6:	1c60      	adds	r0, r4, #1
100126b8:	81a2      	strh	r2, [r4, #12]
100126ba:	88db      	ldrh	r3, [r3, #6]
100126bc:	3102      	adds	r1, #2
100126be:	81e3      	strh	r3, [r4, #14]
100126c0:	89cb      	ldrh	r3, [r1, #14]
100126c2:	2206      	movs	r2, #6
100126c4:	8223      	strh	r3, [r4, #16]
100126c6:	4b2d      	ldr	r3, [pc, #180]	; (1001277c <gapm_cmp_evt+0x144>)
100126c8:	4798      	blx	r3
100126ca:	2f00      	cmp	r7, #0
100126cc:	d00a      	beq.n	100126e4 <gapm_cmp_evt+0xac>
100126ce:	79a3      	ldrb	r3, [r4, #6]
100126d0:	223f      	movs	r2, #63	; 0x3f
100126d2:	1c19      	adds	r1, r3, #0
100126d4:	3501      	adds	r5, #1
100126d6:	4391      	bics	r1, r2
100126d8:	29c0      	cmp	r1, #192	; 0xc0
100126da:	d003      	beq.n	100126e4 <gapm_cmp_evt+0xac>
100126dc:	065b      	lsls	r3, r3, #25
100126de:	0fdb      	lsrs	r3, r3, #31
100126e0:	3502      	adds	r5, #2
100126e2:	1aed      	subs	r5, r5, r3
100126e4:	2301      	movs	r3, #1
100126e6:	425b      	negs	r3, r3
100126e8:	7025      	strb	r5, [r4, #0]
100126ea:	85b3      	strh	r3, [r6, #44]	; 0x2c
100126ec:	e038      	b.n	10012760 <gapm_cmp_evt+0x128>
100126ee:	700d      	strb	r5, [r1, #0]
100126f0:	e004      	b.n	100126fc <gapm_cmp_evt+0xc4>
100126f2:	2300      	movs	r3, #0
100126f4:	2d45      	cmp	r5, #69	; 0x45
100126f6:	d000      	beq.n	100126fa <gapm_cmp_evt+0xc2>
100126f8:	1c2b      	adds	r3, r5, #0
100126fa:	7023      	strb	r3, [r4, #0]
100126fc:	2003      	movs	r0, #3
100126fe:	e032      	b.n	10012766 <gapm_cmp_evt+0x12e>
10012700:	4e1b      	ldr	r6, [pc, #108]	; (10012770 <gapm_cmp_evt+0x138>)
10012702:	2100      	movs	r1, #0
10012704:	8db0      	ldrh	r0, [r6, #44]	; 0x2c
10012706:	4b1b      	ldr	r3, [pc, #108]	; (10012774 <gapm_cmp_evt+0x13c>)
10012708:	4798      	blx	r3
1001270a:	2807      	cmp	r0, #7
1001270c:	d818      	bhi.n	10012740 <gapm_cmp_evt+0x108>
1001270e:	2301      	movs	r3, #1
10012710:	425b      	negs	r3, r3
10012712:	85b3      	strh	r3, [r6, #44]	; 0x2c
10012714:	3313      	adds	r3, #19
10012716:	4358      	muls	r0, r3
10012718:	4917      	ldr	r1, [pc, #92]	; (10012778 <gapm_cmp_evt+0x140>)
1001271a:	1809      	adds	r1, r1, r0
1001271c:	1c0b      	adds	r3, r1, #0
1001271e:	894a      	ldrh	r2, [r1, #10]
10012720:	3308      	adds	r3, #8
10012722:	8122      	strh	r2, [r4, #8]
10012724:	784a      	ldrb	r2, [r1, #1]
10012726:	72a5      	strb	r5, [r4, #10]
10012728:	7022      	strb	r2, [r4, #0]
1001272a:	898a      	ldrh	r2, [r1, #12]
1001272c:	1c60      	adds	r0, r4, #1
1001272e:	81a2      	strh	r2, [r4, #12]
10012730:	88db      	ldrh	r3, [r3, #6]
10012732:	3102      	adds	r1, #2
10012734:	81e3      	strh	r3, [r4, #14]
10012736:	89cb      	ldrh	r3, [r1, #14]
10012738:	2206      	movs	r2, #6
1001273a:	8223      	strh	r3, [r4, #16]
1001273c:	4b0f      	ldr	r3, [pc, #60]	; (1001277c <gapm_cmp_evt+0x144>)
1001273e:	4798      	blx	r3
10012740:	2200      	movs	r2, #0
10012742:	7823      	ldrb	r3, [r4, #0]
10012744:	4293      	cmp	r3, r2
10012746:	d00a      	beq.n	1001275e <gapm_cmp_evt+0x126>
10012748:	79a3      	ldrb	r3, [r4, #6]
1001274a:	323f      	adds	r2, #63	; 0x3f
1001274c:	1c19      	adds	r1, r3, #0
1001274e:	4391      	bics	r1, r2
10012750:	3a3e      	subs	r2, #62	; 0x3e
10012752:	29c0      	cmp	r1, #192	; 0xc0
10012754:	d003      	beq.n	1001275e <gapm_cmp_evt+0x126>
10012756:	065b      	lsls	r3, r3, #25
10012758:	0fdb      	lsrs	r3, r3, #31
1001275a:	3202      	adds	r2, #2
1001275c:	1ad2      	subs	r2, r2, r3
1001275e:	7022      	strb	r2, [r4, #0]
10012760:	2005      	movs	r0, #5
10012762:	e000      	b.n	10012766 <gapm_cmp_evt+0x12e>
10012764:	2000      	movs	r0, #0
10012766:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
10012768:	10015225 	.word	0x10015225
1001276c:	10011989 	.word	0x10011989
10012770:	1001a466 	.word	0x1001a466
10012774:	1001194d 	.word	0x1001194d
10012778:	1001a3d6 	.word	0x1001a3d6
1001277c:	10015213 	.word	0x10015213

10012780 <gapm_start_adv_cmd_handler>:
10012780:	b5f0      	push	{r4, r5, r6, r7, lr}
10012782:	b089      	sub	sp, #36	; 0x24
10012784:	9303      	str	r3, [sp, #12]
10012786:	ab0e      	add	r3, sp, #56	; 0x38
10012788:	9102      	str	r1, [sp, #8]
1001278a:	cb02      	ldmia	r3!, {r1}
1001278c:	aa08      	add	r2, sp, #32
1001278e:	881b      	ldrh	r3, [r3, #0]
10012790:	4e3c      	ldr	r6, [pc, #240]	; (10012884 <gapm_start_adv_cmd_handler+0x104>)
10012792:	9300      	str	r3, [sp, #0]
10012794:	ab10      	add	r3, sp, #64	; 0x40
10012796:	881b      	ldrh	r3, [r3, #0]
10012798:	240d      	movs	r4, #13
1001279a:	469c      	mov	ip, r3
1001279c:	ab11      	add	r3, sp, #68	; 0x44
1001279e:	781b      	ldrb	r3, [r3, #0]
100127a0:	9304      	str	r3, [sp, #16]
100127a2:	ab12      	add	r3, sp, #72	; 0x48
100127a4:	781b      	ldrb	r3, [r3, #0]
100127a6:	9305      	str	r3, [sp, #20]
100127a8:	ab13      	add	r3, sp, #76	; 0x4c
100127aa:	781b      	ldrb	r3, [r3, #0]
100127ac:	9306      	str	r3, [sp, #24]
100127ae:	ab14      	add	r3, sp, #80	; 0x50
100127b0:	781b      	ldrb	r3, [r3, #0]
100127b2:	9301      	str	r3, [sp, #4]
100127b4:	2319      	movs	r3, #25
100127b6:	189b      	adds	r3, r3, r2
100127b8:	7fdd      	ldrb	r5, [r3, #31]
100127ba:	ab18      	add	r3, sp, #96	; 0x60
100127bc:	881f      	ldrh	r7, [r3, #0]
100127be:	ab19      	add	r3, sp, #100	; 0x64
100127c0:	781b      	ldrb	r3, [r3, #0]
100127c2:	8832      	ldrh	r2, [r6, #0]
100127c4:	9307      	str	r3, [sp, #28]
100127c6:	4b30      	ldr	r3, [pc, #192]	; (10012888 <gapm_start_adv_cmd_handler+0x108>)
100127c8:	8836      	ldrh	r6, [r6, #0]
100127ca:	711a      	strb	r2, [r3, #4]
100127cc:	466a      	mov	r2, sp
100127ce:	7a12      	ldrb	r2, [r2, #8]
100127d0:	701c      	strb	r4, [r3, #0]
100127d2:	705c      	strb	r4, [r3, #1]
100127d4:	709c      	strb	r4, [r3, #2]
100127d6:	725a      	strb	r2, [r3, #9]
100127d8:	2400      	movs	r4, #0
100127da:	466a      	mov	r2, sp
100127dc:	0a36      	lsrs	r6, r6, #8
100127de:	70dc      	strb	r4, [r3, #3]
100127e0:	7218      	strb	r0, [r3, #8]
100127e2:	729c      	strb	r4, [r3, #10]
100127e4:	715e      	strb	r6, [r3, #5]
100127e6:	72dc      	strb	r4, [r3, #11]
100127e8:	7812      	ldrb	r2, [r2, #0]
100127ea:	380e      	subs	r0, #14
100127ec:	731a      	strb	r2, [r3, #12]
100127ee:	9a00      	ldr	r2, [sp, #0]
100127f0:	0a14      	lsrs	r4, r2, #8
100127f2:	4662      	mov	r2, ip
100127f4:	739a      	strb	r2, [r3, #14]
100127f6:	4662      	mov	r2, ip
100127f8:	735c      	strb	r4, [r3, #13]
100127fa:	0a14      	lsrs	r4, r2, #8
100127fc:	466a      	mov	r2, sp
100127fe:	7c12      	ldrb	r2, [r2, #16]
10012800:	73dc      	strb	r4, [r3, #15]
10012802:	741a      	strb	r2, [r3, #16]
10012804:	1c1c      	adds	r4, r3, #0
10012806:	2801      	cmp	r0, #1
10012808:	d809      	bhi.n	1001281e <gapm_start_adv_cmd_handler+0x9e>
1001280a:	2900      	cmp	r1, #0
1001280c:	d003      	beq.n	10012816 <gapm_start_adv_cmd_handler+0x96>
1001280e:	481f      	ldr	r0, [pc, #124]	; (1001288c <gapm_start_adv_cmd_handler+0x10c>)
10012810:	2206      	movs	r2, #6
10012812:	4b1f      	ldr	r3, [pc, #124]	; (10012890 <gapm_start_adv_cmd_handler+0x110>)
10012814:	4798      	blx	r3
10012816:	466b      	mov	r3, sp
10012818:	7b1b      	ldrb	r3, [r3, #12]
1001281a:	75e3      	strb	r3, [r4, #23]
1001281c:	e014      	b.n	10012848 <gapm_start_adv_cmd_handler+0xc8>
1001281e:	466b      	mov	r3, sp
10012820:	7d1b      	ldrb	r3, [r3, #20]
10012822:	9915      	ldr	r1, [sp, #84]	; 0x54
10012824:	7463      	strb	r3, [r4, #17]
10012826:	466b      	mov	r3, sp
10012828:	7e1b      	ldrb	r3, [r3, #24]
1001282a:	9a01      	ldr	r2, [sp, #4]
1001282c:	74a3      	strb	r3, [r4, #18]
1001282e:	466b      	mov	r3, sp
10012830:	791b      	ldrb	r3, [r3, #4]
10012832:	4818      	ldr	r0, [pc, #96]	; (10012894 <gapm_start_adv_cmd_handler+0x114>)
10012834:	4e16      	ldr	r6, [pc, #88]	; (10012890 <gapm_start_adv_cmd_handler+0x110>)
10012836:	74e3      	strb	r3, [r4, #19]
10012838:	47b0      	blx	r6
1001283a:	1c23      	adds	r3, r4, #0
1001283c:	4816      	ldr	r0, [pc, #88]	; (10012898 <gapm_start_adv_cmd_handler+0x118>)
1001283e:	3330      	adds	r3, #48	; 0x30
10012840:	9917      	ldr	r1, [sp, #92]	; 0x5c
10012842:	1c2a      	adds	r2, r5, #0
10012844:	701d      	strb	r5, [r3, #0]
10012846:	47b0      	blx	r6
10012848:	1c22      	adds	r2, r4, #0
1001284a:	23a5      	movs	r3, #165	; 0xa5
1001284c:	3250      	adds	r2, #80	; 0x50
1001284e:	7013      	strb	r3, [r2, #0]
10012850:	1c22      	adds	r2, r4, #0
10012852:	3251      	adds	r2, #81	; 0x51
10012854:	7013      	strb	r3, [r2, #0]
10012856:	1c23      	adds	r3, r4, #0
10012858:	1c22      	adds	r2, r4, #0
1001285a:	3352      	adds	r3, #82	; 0x52
1001285c:	701f      	strb	r7, [r3, #0]
1001285e:	3253      	adds	r2, #83	; 0x53
10012860:	0a3b      	lsrs	r3, r7, #8
10012862:	7013      	strb	r3, [r2, #0]
10012864:	466a      	mov	r2, sp
10012866:	1c23      	adds	r3, r4, #0
10012868:	7f12      	ldrb	r2, [r2, #28]
1001286a:	3354      	adds	r3, #84	; 0x54
1001286c:	701a      	strb	r2, [r3, #0]
1001286e:	234d      	movs	r3, #77	; 0x4d
10012870:	2500      	movs	r5, #0
10012872:	71a3      	strb	r3, [r4, #6]
10012874:	1c20      	adds	r0, r4, #0
10012876:	2155      	movs	r1, #85	; 0x55
10012878:	4b08      	ldr	r3, [pc, #32]	; (1001289c <gapm_start_adv_cmd_handler+0x11c>)
1001287a:	71e5      	strb	r5, [r4, #7]
1001287c:	4798      	blx	r3
1001287e:	1c28      	adds	r0, r5, #0
10012880:	b009      	add	sp, #36	; 0x24
10012882:	bdf0      	pop	{r4, r5, r6, r7, pc}
10012884:	1001a3d4 	.word	0x1001a3d4
10012888:	1001a744 	.word	0x1001a744
1001288c:	1001a755 	.word	0x1001a755
10012890:	10015213 	.word	0x10015213
10012894:	1001a758 	.word	0x1001a758
10012898:	1001a775 	.word	0x1001a775
1001289c:	1001177d 	.word	0x1001177d

100128a0 <get_gap_local_addr_type>:
100128a0:	4b04      	ldr	r3, [pc, #16]	; (100128b4 <get_gap_local_addr_type+0x14>)
100128a2:	2001      	movs	r0, #1
100128a4:	791b      	ldrb	r3, [r3, #4]
100128a6:	2b02      	cmp	r3, #2
100128a8:	d003      	beq.n	100128b2 <get_gap_local_addr_type+0x12>
100128aa:	3b03      	subs	r3, #3
100128ac:	4258      	negs	r0, r3
100128ae:	4158      	adcs	r0, r3
100128b0:	0040      	lsls	r0, r0, #1
100128b2:	4770      	bx	lr
100128b4:	1001a466 	.word	0x1001a466

100128b8 <gapm_adv_report_evt_handler>:
100128b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
100128ba:	7843      	ldrb	r3, [r0, #1]
100128bc:	1c05      	adds	r5, r0, #0
100128be:	9301      	str	r3, [sp, #4]
100128c0:	466b      	mov	r3, sp
100128c2:	1c0c      	adds	r4, r1, #0
100128c4:	791b      	ldrb	r3, [r3, #4]
100128c6:	7806      	ldrb	r6, [r0, #0]
100128c8:	2206      	movs	r2, #6
100128ca:	704b      	strb	r3, [r1, #1]
100128cc:	1c88      	adds	r0, r1, #2
100128ce:	4f1b      	ldr	r7, [pc, #108]	; (1001293c <gapm_adv_report_evt_handler+0x84>)
100128d0:	1ca9      	adds	r1, r5, #2
100128d2:	47b8      	blx	r7
100128d4:	1c20      	adds	r0, r4, #0
100128d6:	1c29      	adds	r1, r5, #0
100128d8:	7a2a      	ldrb	r2, [r5, #8]
100128da:	3008      	adds	r0, #8
100128dc:	77c2      	strb	r2, [r0, #31]
100128de:	3109      	adds	r1, #9
100128e0:	3528      	adds	r5, #40	; 0x28
100128e2:	47b8      	blx	r7
100128e4:	782b      	ldrb	r3, [r5, #0]
100128e6:	b25a      	sxtb	r2, r3
100128e8:	2a00      	cmp	r2, #0
100128ea:	da01      	bge.n	100128f0 <gapm_adv_report_evt_handler+0x38>
100128ec:	3301      	adds	r3, #1
100128ee:	b2db      	uxtb	r3, r3
100128f0:	1c22      	adds	r2, r4, #0
100128f2:	3228      	adds	r2, #40	; 0x28
100128f4:	7013      	strb	r3, [r2, #0]
100128f6:	2200      	movs	r2, #0
100128f8:	9b01      	ldr	r3, [sp, #4]
100128fa:	4293      	cmp	r3, r2
100128fc:	d00a      	beq.n	10012914 <gapm_adv_report_evt_handler+0x5c>
100128fe:	79e3      	ldrb	r3, [r4, #7]
10012900:	323f      	adds	r2, #63	; 0x3f
10012902:	1c19      	adds	r1, r3, #0
10012904:	4391      	bics	r1, r2
10012906:	3a3e      	subs	r2, #62	; 0x3e
10012908:	29c0      	cmp	r1, #192	; 0xc0
1001290a:	d003      	beq.n	10012914 <gapm_adv_report_evt_handler+0x5c>
1001290c:	065b      	lsls	r3, r3, #25
1001290e:	0fdb      	lsrs	r3, r3, #31
10012910:	3202      	adds	r2, #2
10012912:	1ad2      	subs	r2, r2, r3
10012914:	7062      	strb	r2, [r4, #1]
10012916:	2e04      	cmp	r6, #4
10012918:	d80f      	bhi.n	1001293a <gapm_adv_report_evt_handler+0x82>
1001291a:	1c30      	adds	r0, r6, #0
1001291c:	f000 fbf6 	bl	1001310c <__gnu_thumb1_case_uqi>
10012920:	09070503 	.word	0x09070503
10012924:	0b          	.byte	0x0b
10012925:	00          	.byte	0x00
10012926:	2300      	movs	r3, #0
10012928:	e006      	b.n	10012938 <gapm_adv_report_evt_handler+0x80>
1001292a:	2301      	movs	r3, #1
1001292c:	e004      	b.n	10012938 <gapm_adv_report_evt_handler+0x80>
1001292e:	2302      	movs	r3, #2
10012930:	e002      	b.n	10012938 <gapm_adv_report_evt_handler+0x80>
10012932:	2303      	movs	r3, #3
10012934:	e000      	b.n	10012938 <gapm_adv_report_evt_handler+0x80>
10012936:	2305      	movs	r3, #5
10012938:	7023      	strb	r3, [r4, #0]
1001293a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
1001293c:	10015213 	.word	0x10015213

10012940 <gapm_resolv_addr_cmd_handler>:
10012940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10012942:	2314      	movs	r3, #20
10012944:	4c12      	ldr	r4, [pc, #72]	; (10012990 <gapm_resolv_addr_cmd_handler+0x50>)
10012946:	1c17      	adds	r7, r2, #0
10012948:	7023      	strb	r3, [r4, #0]
1001294a:	3b07      	subs	r3, #7
1001294c:	7063      	strb	r3, [r4, #1]
1001294e:	70a3      	strb	r3, [r4, #2]
10012950:	2300      	movs	r3, #0
10012952:	70e3      	strb	r3, [r4, #3]
10012954:	4b0f      	ldr	r3, [pc, #60]	; (10012994 <gapm_resolv_addr_cmd_handler+0x54>)
10012956:	1c05      	adds	r5, r0, #0
10012958:	881a      	ldrh	r2, [r3, #0]
1001295a:	881b      	ldrh	r3, [r3, #0]
1001295c:	4e0e      	ldr	r6, [pc, #56]	; (10012998 <gapm_resolv_addr_cmd_handler+0x58>)
1001295e:	0a1b      	lsrs	r3, r3, #8
10012960:	7163      	strb	r3, [r4, #5]
10012962:	2317      	movs	r3, #23
10012964:	012d      	lsls	r5, r5, #4
10012966:	7122      	strb	r2, [r4, #4]
10012968:	7260      	strb	r0, [r4, #9]
1001296a:	2206      	movs	r2, #6
1001296c:	480b      	ldr	r0, [pc, #44]	; (1001299c <gapm_resolv_addr_cmd_handler+0x5c>)
1001296e:	7223      	strb	r3, [r4, #8]
10012970:	47b0      	blx	r6
10012972:	1c39      	adds	r1, r7, #0
10012974:	1c2a      	adds	r2, r5, #0
10012976:	480a      	ldr	r0, [pc, #40]	; (100129a0 <gapm_resolv_addr_cmd_handler+0x60>)
10012978:	47b0      	blx	r6
1001297a:	1c29      	adds	r1, r5, #0
1001297c:	3110      	adds	r1, #16
1001297e:	1c0b      	adds	r3, r1, #0
10012980:	3b08      	subs	r3, #8
10012982:	71a3      	strb	r3, [r4, #6]
10012984:	121b      	asrs	r3, r3, #8
10012986:	71e3      	strb	r3, [r4, #7]
10012988:	1c20      	adds	r0, r4, #0
1001298a:	4b06      	ldr	r3, [pc, #24]	; (100129a4 <gapm_resolv_addr_cmd_handler+0x64>)
1001298c:	4798      	blx	r3
1001298e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10012990:	1001a744 	.word	0x1001a744
10012994:	1001a3d4 	.word	0x1001a3d4
10012998:	10015213 	.word	0x10015213
1001299c:	1001a74e 	.word	0x1001a74e
100129a0:	1001a754 	.word	0x1001a754
100129a4:	1001177d 	.word	0x1001177d

100129a8 <gapm_addr_solved_ind_handler>:
100129a8:	b570      	push	{r4, r5, r6, lr}
100129aa:	1c04      	adds	r4, r0, #0
100129ac:	1c08      	adds	r0, r1, #0
100129ae:	1c0d      	adds	r5, r1, #0
100129b0:	4e05      	ldr	r6, [pc, #20]	; (100129c8 <gapm_addr_solved_ind_handler+0x20>)
100129b2:	1c21      	adds	r1, r4, #0
100129b4:	2206      	movs	r2, #6
100129b6:	3011      	adds	r0, #17
100129b8:	47b0      	blx	r6
100129ba:	1c68      	adds	r0, r5, #1
100129bc:	1da1      	adds	r1, r4, #6
100129be:	2210      	movs	r2, #16
100129c0:	47b0      	blx	r6
100129c2:	2300      	movs	r3, #0
100129c4:	702b      	strb	r3, [r5, #0]
100129c6:	bd70      	pop	{r4, r5, r6, pc}
100129c8:	10015213 	.word	0x10015213

100129cc <gapm_profile_added_ind_handler>:
100129cc:	b510      	push	{r4, lr}
100129ce:	7843      	ldrb	r3, [r0, #1]
100129d0:	7902      	ldrb	r2, [r0, #4]
100129d2:	7944      	ldrb	r4, [r0, #5]
100129d4:	7800      	ldrb	r0, [r0, #0]
100129d6:	021b      	lsls	r3, r3, #8
100129d8:	4303      	orrs	r3, r0
100129da:	2b1b      	cmp	r3, #27
100129dc:	d104      	bne.n	100129e8 <gapm_profile_added_ind_handler+0x1c>
100129de:	2300      	movs	r3, #0
100129e0:	700b      	strb	r3, [r1, #0]
100129e2:	0223      	lsls	r3, r4, #8
100129e4:	4313      	orrs	r3, r2
100129e6:	804b      	strh	r3, [r1, #2]
100129e8:	203b      	movs	r0, #59	; 0x3b
100129ea:	bd10      	pop	{r4, pc}

100129ec <gattc_read_req_ind_parser>:
100129ec:	7843      	ldrb	r3, [r0, #1]
100129ee:	7802      	ldrb	r2, [r0, #0]
100129f0:	021b      	lsls	r3, r3, #8
100129f2:	4313      	orrs	r3, r2
100129f4:	804b      	strh	r3, [r1, #2]
100129f6:	4770      	bx	lr

100129f8 <gattc_write_req_ind_parser>:
100129f8:	b508      	push	{r3, lr}
100129fa:	1c13      	adds	r3, r2, #0
100129fc:	0a00      	lsrs	r0, r0, #8
100129fe:	8010      	strh	r0, [r2, #0]
10012a00:	784a      	ldrb	r2, [r1, #1]
10012a02:	7808      	ldrb	r0, [r1, #0]
10012a04:	0212      	lsls	r2, r2, #8
10012a06:	4302      	orrs	r2, r0
10012a08:	805a      	strh	r2, [r3, #2]
10012a0a:	78ca      	ldrb	r2, [r1, #3]
10012a0c:	7888      	ldrb	r0, [r1, #2]
10012a0e:	0212      	lsls	r2, r2, #8
10012a10:	4302      	orrs	r2, r0
10012a12:	809a      	strh	r2, [r3, #4]
10012a14:	794a      	ldrb	r2, [r1, #5]
10012a16:	7908      	ldrb	r0, [r1, #4]
10012a18:	0212      	lsls	r2, r2, #8
10012a1a:	4302      	orrs	r2, r0
10012a1c:	80da      	strh	r2, [r3, #6]
10012a1e:	3308      	adds	r3, #8
10012a20:	1c18      	adds	r0, r3, #0
10012a22:	3106      	adds	r1, #6
10012a24:	4b01      	ldr	r3, [pc, #4]	; (10012a2c <gattc_write_req_ind_parser+0x34>)
10012a26:	4798      	blx	r3
10012a28:	bd08      	pop	{r3, pc}
10012a2a:	46c0      	nop			; (mov r8, r8)
10012a2c:	10015213 	.word	0x10015213

10012a30 <gattc_att_info_req_parser>:
10012a30:	7843      	ldrb	r3, [r0, #1]
10012a32:	7802      	ldrb	r2, [r0, #0]
10012a34:	021b      	lsls	r3, r3, #8
10012a36:	4313      	orrs	r3, r2
10012a38:	800b      	strh	r3, [r1, #0]
10012a3a:	4770      	bx	lr

10012a3c <gattc_read_cfm>:
10012a3c:	b538      	push	{r3, r4, r5, lr}
10012a3e:	2514      	movs	r5, #20
10012a40:	1c1c      	adds	r4, r3, #0
10012a42:	4b14      	ldr	r3, [pc, #80]	; (10012a94 <gattc_read_cfm+0x58>)
10012a44:	70d9      	strb	r1, [r3, #3]
10012a46:	4914      	ldr	r1, [pc, #80]	; (10012a98 <gattc_read_cfm+0x5c>)
10012a48:	701d      	strb	r5, [r3, #0]
10012a4a:	3d08      	subs	r5, #8
10012a4c:	705d      	strb	r5, [r3, #1]
10012a4e:	709d      	strb	r5, [r3, #2]
10012a50:	880d      	ldrh	r5, [r1, #0]
10012a52:	8809      	ldrh	r1, [r1, #0]
10012a54:	7218      	strb	r0, [r3, #8]
10012a56:	0a09      	lsrs	r1, r1, #8
10012a58:	7159      	strb	r1, [r3, #5]
10012a5a:	0a00      	lsrs	r0, r0, #8
10012a5c:	0a21      	lsrs	r1, r4, #8
10012a5e:	711d      	strb	r5, [r3, #4]
10012a60:	7258      	strb	r0, [r3, #9]
10012a62:	729c      	strb	r4, [r3, #10]
10012a64:	72d9      	strb	r1, [r3, #11]
10012a66:	731a      	strb	r2, [r3, #12]
10012a68:	1c1d      	adds	r5, r3, #0
10012a6a:	2c00      	cmp	r4, #0
10012a6c:	d007      	beq.n	10012a7e <gattc_read_cfm+0x42>
10012a6e:	9904      	ldr	r1, [sp, #16]
10012a70:	1c22      	adds	r2, r4, #0
10012a72:	480a      	ldr	r0, [pc, #40]	; (10012a9c <gattc_read_cfm+0x60>)
10012a74:	4b0a      	ldr	r3, [pc, #40]	; (10012aa0 <gattc_read_cfm+0x64>)
10012a76:	340d      	adds	r4, #13
10012a78:	4798      	blx	r3
10012a7a:	b2a1      	uxth	r1, r4
10012a7c:	e001      	b.n	10012a82 <gattc_read_cfm+0x46>
10012a7e:	210e      	movs	r1, #14
10012a80:	735c      	strb	r4, [r3, #13]
10012a82:	1c0b      	adds	r3, r1, #0
10012a84:	3b08      	subs	r3, #8
10012a86:	71ab      	strb	r3, [r5, #6]
10012a88:	121b      	asrs	r3, r3, #8
10012a8a:	71eb      	strb	r3, [r5, #7]
10012a8c:	1c28      	adds	r0, r5, #0
10012a8e:	4b05      	ldr	r3, [pc, #20]	; (10012aa4 <gattc_read_cfm+0x68>)
10012a90:	4798      	blx	r3
10012a92:	bd38      	pop	{r3, r4, r5, pc}
10012a94:	1001a744 	.word	0x1001a744
10012a98:	1001a3d4 	.word	0x1001a3d4
10012a9c:	1001a751 	.word	0x1001a751
10012aa0:	10015213 	.word	0x10015213
10012aa4:	1001177d 	.word	0x1001177d

10012aa8 <gattc_write_cfm>:
10012aa8:	4b0d      	ldr	r3, [pc, #52]	; (10012ae0 <gattc_write_cfm+0x38>)
10012aaa:	b510      	push	{r4, lr}
10012aac:	729a      	strb	r2, [r3, #10]
10012aae:	2203      	movs	r2, #3
10012ab0:	2416      	movs	r4, #22
10012ab2:	719a      	strb	r2, [r3, #6]
10012ab4:	2200      	movs	r2, #0
10012ab6:	70d9      	strb	r1, [r3, #3]
10012ab8:	490a      	ldr	r1, [pc, #40]	; (10012ae4 <gattc_write_cfm+0x3c>)
10012aba:	701c      	strb	r4, [r3, #0]
10012abc:	3c0a      	subs	r4, #10
10012abe:	705c      	strb	r4, [r3, #1]
10012ac0:	709c      	strb	r4, [r3, #2]
10012ac2:	880c      	ldrh	r4, [r1, #0]
10012ac4:	8809      	ldrh	r1, [r1, #0]
10012ac6:	7218      	strb	r0, [r3, #8]
10012ac8:	0a09      	lsrs	r1, r1, #8
10012aca:	0a00      	lsrs	r0, r0, #8
10012acc:	711c      	strb	r4, [r3, #4]
10012ace:	7159      	strb	r1, [r3, #5]
10012ad0:	7258      	strb	r0, [r3, #9]
10012ad2:	71da      	strb	r2, [r3, #7]
10012ad4:	1c18      	adds	r0, r3, #0
10012ad6:	210b      	movs	r1, #11
10012ad8:	4b03      	ldr	r3, [pc, #12]	; (10012ae8 <gattc_write_cfm+0x40>)
10012ada:	4798      	blx	r3
10012adc:	bd10      	pop	{r4, pc}
10012ade:	46c0      	nop			; (mov r8, r8)
10012ae0:	1001a744 	.word	0x1001a744
10012ae4:	1001a3d4 	.word	0x1001a3d4
10012ae8:	1001177d 	.word	0x1001177d

10012aec <gattc_att_info_cfm>:
10012aec:	b538      	push	{r3, r4, r5, lr}
10012aee:	4c0e      	ldr	r4, [pc, #56]	; (10012b28 <gattc_att_info_cfm+0x3c>)
10012af0:	2518      	movs	r5, #24
10012af2:	7323      	strb	r3, [r4, #12]
10012af4:	2305      	movs	r3, #5
10012af6:	71a3      	strb	r3, [r4, #6]
10012af8:	2300      	movs	r3, #0
10012afa:	70e1      	strb	r1, [r4, #3]
10012afc:	490b      	ldr	r1, [pc, #44]	; (10012b2c <gattc_att_info_cfm+0x40>)
10012afe:	7025      	strb	r5, [r4, #0]
10012b00:	3d0c      	subs	r5, #12
10012b02:	7065      	strb	r5, [r4, #1]
10012b04:	70a5      	strb	r5, [r4, #2]
10012b06:	880d      	ldrh	r5, [r1, #0]
10012b08:	8809      	ldrh	r1, [r1, #0]
10012b0a:	7220      	strb	r0, [r4, #8]
10012b0c:	0a09      	lsrs	r1, r1, #8
10012b0e:	0a00      	lsrs	r0, r0, #8
10012b10:	7161      	strb	r1, [r4, #5]
10012b12:	7260      	strb	r0, [r4, #9]
10012b14:	72a2      	strb	r2, [r4, #10]
10012b16:	71e3      	strb	r3, [r4, #7]
10012b18:	0a12      	lsrs	r2, r2, #8
10012b1a:	1c20      	adds	r0, r4, #0
10012b1c:	210d      	movs	r1, #13
10012b1e:	4b04      	ldr	r3, [pc, #16]	; (10012b30 <gattc_att_info_cfm+0x44>)
10012b20:	7125      	strb	r5, [r4, #4]
10012b22:	72e2      	strb	r2, [r4, #11]
10012b24:	4798      	blx	r3
10012b26:	bd38      	pop	{r3, r4, r5, pc}
10012b28:	1001a744 	.word	0x1001a744
10012b2c:	1001a3d4 	.word	0x1001a3d4
10012b30:	1001177d 	.word	0x1001177d

10012b34 <gattc_send_evt_cmd_handler>:
10012b34:	b570      	push	{r4, r5, r6, lr}
10012b36:	2610      	movs	r6, #16
10012b38:	ac04      	add	r4, sp, #16
10012b3a:	8825      	ldrh	r5, [r4, #0]
10012b3c:	4c15      	ldr	r4, [pc, #84]	; (10012b94 <gattc_send_evt_cmd_handler+0x60>)
10012b3e:	70e2      	strb	r2, [r4, #3]
10012b40:	4a15      	ldr	r2, [pc, #84]	; (10012b98 <gattc_send_evt_cmd_handler+0x64>)
10012b42:	7026      	strb	r6, [r4, #0]
10012b44:	3e04      	subs	r6, #4
10012b46:	7066      	strb	r6, [r4, #1]
10012b48:	70a6      	strb	r6, [r4, #2]
10012b4a:	8816      	ldrh	r6, [r2, #0]
10012b4c:	8812      	ldrh	r2, [r2, #0]
10012b4e:	7220      	strb	r0, [r4, #8]
10012b50:	0a12      	lsrs	r2, r2, #8
10012b52:	7162      	strb	r2, [r4, #5]
10012b54:	4a11      	ldr	r2, [pc, #68]	; (10012b9c <gattc_send_evt_cmd_handler+0x68>)
10012b56:	7321      	strb	r1, [r4, #12]
10012b58:	8812      	ldrh	r2, [r2, #0]
10012b5a:	73a5      	strb	r5, [r4, #14]
10012b5c:	3201      	adds	r2, #1
10012b5e:	7262      	strb	r2, [r4, #9]
10012b60:	1212      	asrs	r2, r2, #8
10012b62:	72a2      	strb	r2, [r4, #10]
10012b64:	2200      	movs	r2, #0
10012b66:	72e2      	strb	r2, [r4, #11]
10012b68:	0a0a      	lsrs	r2, r1, #8
10012b6a:	7362      	strb	r2, [r4, #13]
10012b6c:	0a2a      	lsrs	r2, r5, #8
10012b6e:	73e2      	strb	r2, [r4, #15]
10012b70:	1c19      	adds	r1, r3, #0
10012b72:	1c2a      	adds	r2, r5, #0
10012b74:	4b0a      	ldr	r3, [pc, #40]	; (10012ba0 <gattc_send_evt_cmd_handler+0x6c>)
10012b76:	3510      	adds	r5, #16
10012b78:	480a      	ldr	r0, [pc, #40]	; (10012ba4 <gattc_send_evt_cmd_handler+0x70>)
10012b7a:	7126      	strb	r6, [r4, #4]
10012b7c:	4798      	blx	r3
10012b7e:	b2a9      	uxth	r1, r5
10012b80:	1c0b      	adds	r3, r1, #0
10012b82:	3b08      	subs	r3, #8
10012b84:	71a3      	strb	r3, [r4, #6]
10012b86:	121b      	asrs	r3, r3, #8
10012b88:	71e3      	strb	r3, [r4, #7]
10012b8a:	1c20      	adds	r0, r4, #0
10012b8c:	4b06      	ldr	r3, [pc, #24]	; (10012ba8 <gattc_send_evt_cmd_handler+0x74>)
10012b8e:	4798      	blx	r3
10012b90:	bd70      	pop	{r4, r5, r6, pc}
10012b92:	46c0      	nop			; (mov r8, r8)
10012b94:	1001a744 	.word	0x1001a744
10012b98:	1001a3d4 	.word	0x1001a3d4
10012b9c:	1001951c 	.word	0x1001951c
10012ba0:	10015213 	.word	0x10015213
10012ba4:	1001a754 	.word	0x1001a754
10012ba8:	1001177d 	.word	0x1001177d

10012bac <gattc_event_cfm_handler>:
10012bac:	220e      	movs	r2, #14
10012bae:	b508      	push	{r3, lr}
10012bb0:	4b0b      	ldr	r3, [pc, #44]	; (10012be0 <gattc_event_cfm_handler+0x34>)
10012bb2:	701a      	strb	r2, [r3, #0]
10012bb4:	3a02      	subs	r2, #2
10012bb6:	705a      	strb	r2, [r3, #1]
10012bb8:	709a      	strb	r2, [r3, #2]
10012bba:	4a0a      	ldr	r2, [pc, #40]	; (10012be4 <gattc_event_cfm_handler+0x38>)
10012bbc:	70d8      	strb	r0, [r3, #3]
10012bbe:	8810      	ldrh	r0, [r2, #0]
10012bc0:	8812      	ldrh	r2, [r2, #0]
10012bc2:	7219      	strb	r1, [r3, #8]
10012bc4:	0a12      	lsrs	r2, r2, #8
10012bc6:	715a      	strb	r2, [r3, #5]
10012bc8:	2202      	movs	r2, #2
10012bca:	719a      	strb	r2, [r3, #6]
10012bcc:	2200      	movs	r2, #0
10012bce:	0a09      	lsrs	r1, r1, #8
10012bd0:	7118      	strb	r0, [r3, #4]
10012bd2:	7259      	strb	r1, [r3, #9]
10012bd4:	71da      	strb	r2, [r3, #7]
10012bd6:	1c18      	adds	r0, r3, #0
10012bd8:	210a      	movs	r1, #10
10012bda:	4b03      	ldr	r3, [pc, #12]	; (10012be8 <gattc_event_cfm_handler+0x3c>)
10012bdc:	4798      	blx	r3
10012bde:	bd08      	pop	{r3, pc}
10012be0:	1001a744 	.word	0x1001a744
10012be4:	1001a3d4 	.word	0x1001a3d4
10012be8:	1001177d 	.word	0x1001177d

10012bec <gattc_disc_svc_ind_parser>:
10012bec:	b570      	push	{r4, r5, r6, lr}
10012bee:	1c15      	adds	r5, r2, #0
10012bf0:	0a00      	lsrs	r0, r0, #8
10012bf2:	8010      	strh	r0, [r2, #0]
10012bf4:	784b      	ldrb	r3, [r1, #1]
10012bf6:	780a      	ldrb	r2, [r1, #0]
10012bf8:	021b      	lsls	r3, r3, #8
10012bfa:	4313      	orrs	r3, r2
10012bfc:	806b      	strh	r3, [r5, #2]
10012bfe:	78cb      	ldrb	r3, [r1, #3]
10012c00:	788a      	ldrb	r2, [r1, #2]
10012c02:	021b      	lsls	r3, r3, #8
10012c04:	4313      	orrs	r3, r2
10012c06:	80ab      	strh	r3, [r5, #4]
10012c08:	790e      	ldrb	r6, [r1, #4]
10012c0a:	4b05      	ldr	r3, [pc, #20]	; (10012c20 <gattc_disc_svc_ind_parser+0x34>)
10012c0c:	1c30      	adds	r0, r6, #0
10012c0e:	1c0c      	adds	r4, r1, #0
10012c10:	4798      	blx	r3
10012c12:	1c32      	adds	r2, r6, #0
10012c14:	71a8      	strb	r0, [r5, #6]
10012c16:	1d61      	adds	r1, r4, #5
10012c18:	1de8      	adds	r0, r5, #7
10012c1a:	4b02      	ldr	r3, [pc, #8]	; (10012c24 <gattc_disc_svc_ind_parser+0x38>)
10012c1c:	4798      	blx	r3
10012c1e:	bd70      	pop	{r4, r5, r6, pc}
10012c20:	10010abd 	.word	0x10010abd
10012c24:	10015213 	.word	0x10015213

10012c28 <gattc_disc_svc_incl_ind_parser>:
10012c28:	b570      	push	{r4, r5, r6, lr}
10012c2a:	1c15      	adds	r5, r2, #0
10012c2c:	0a00      	lsrs	r0, r0, #8
10012c2e:	8010      	strh	r0, [r2, #0]
10012c30:	784b      	ldrb	r3, [r1, #1]
10012c32:	780a      	ldrb	r2, [r1, #0]
10012c34:	021b      	lsls	r3, r3, #8
10012c36:	4313      	orrs	r3, r2
10012c38:	806b      	strh	r3, [r5, #2]
10012c3a:	78cb      	ldrb	r3, [r1, #3]
10012c3c:	788a      	ldrb	r2, [r1, #2]
10012c3e:	021b      	lsls	r3, r3, #8
10012c40:	4313      	orrs	r3, r2
10012c42:	80ab      	strh	r3, [r5, #4]
10012c44:	794b      	ldrb	r3, [r1, #5]
10012c46:	790a      	ldrb	r2, [r1, #4]
10012c48:	021b      	lsls	r3, r3, #8
10012c4a:	4313      	orrs	r3, r2
10012c4c:	80eb      	strh	r3, [r5, #6]
10012c4e:	798e      	ldrb	r6, [r1, #6]
10012c50:	4b05      	ldr	r3, [pc, #20]	; (10012c68 <gattc_disc_svc_incl_ind_parser+0x40>)
10012c52:	1c30      	adds	r0, r6, #0
10012c54:	1c0c      	adds	r4, r1, #0
10012c56:	4798      	blx	r3
10012c58:	7228      	strb	r0, [r5, #8]
10012c5a:	1c28      	adds	r0, r5, #0
10012c5c:	1c32      	adds	r2, r6, #0
10012c5e:	1de1      	adds	r1, r4, #7
10012c60:	4b02      	ldr	r3, [pc, #8]	; (10012c6c <gattc_disc_svc_incl_ind_parser+0x44>)
10012c62:	3009      	adds	r0, #9
10012c64:	4798      	blx	r3
10012c66:	bd70      	pop	{r4, r5, r6, pc}
10012c68:	10010abd 	.word	0x10010abd
10012c6c:	10015213 	.word	0x10015213

10012c70 <gattc_disc_char_ind_parser>:
10012c70:	b570      	push	{r4, r5, r6, lr}
10012c72:	1c15      	adds	r5, r2, #0
10012c74:	0a00      	lsrs	r0, r0, #8
10012c76:	8010      	strh	r0, [r2, #0]
10012c78:	784b      	ldrb	r3, [r1, #1]
10012c7a:	780a      	ldrb	r2, [r1, #0]
10012c7c:	021b      	lsls	r3, r3, #8
10012c7e:	4313      	orrs	r3, r2
10012c80:	806b      	strh	r3, [r5, #2]
10012c82:	78cb      	ldrb	r3, [r1, #3]
10012c84:	788a      	ldrb	r2, [r1, #2]
10012c86:	021b      	lsls	r3, r3, #8
10012c88:	4313      	orrs	r3, r2
10012c8a:	80ab      	strh	r3, [r5, #4]
10012c8c:	790b      	ldrb	r3, [r1, #4]
10012c8e:	1c0c      	adds	r4, r1, #0
10012c90:	71ab      	strb	r3, [r5, #6]
10012c92:	794e      	ldrb	r6, [r1, #5]
10012c94:	4b05      	ldr	r3, [pc, #20]	; (10012cac <gattc_disc_char_ind_parser+0x3c>)
10012c96:	1c30      	adds	r0, r6, #0
10012c98:	4798      	blx	r3
10012c9a:	71e8      	strb	r0, [r5, #7]
10012c9c:	1c28      	adds	r0, r5, #0
10012c9e:	1c32      	adds	r2, r6, #0
10012ca0:	1da1      	adds	r1, r4, #6
10012ca2:	4b03      	ldr	r3, [pc, #12]	; (10012cb0 <gattc_disc_char_ind_parser+0x40>)
10012ca4:	3008      	adds	r0, #8
10012ca6:	4798      	blx	r3
10012ca8:	bd70      	pop	{r4, r5, r6, pc}
10012caa:	46c0      	nop			; (mov r8, r8)
10012cac:	10010abd 	.word	0x10010abd
10012cb0:	10015213 	.word	0x10015213

10012cb4 <gattc_disc_char_desc_ind_parser>:
10012cb4:	b570      	push	{r4, r5, r6, lr}
10012cb6:	1c15      	adds	r5, r2, #0
10012cb8:	0a00      	lsrs	r0, r0, #8
10012cba:	8010      	strh	r0, [r2, #0]
10012cbc:	784b      	ldrb	r3, [r1, #1]
10012cbe:	780a      	ldrb	r2, [r1, #0]
10012cc0:	021b      	lsls	r3, r3, #8
10012cc2:	4313      	orrs	r3, r2
10012cc4:	806b      	strh	r3, [r5, #2]
10012cc6:	788e      	ldrb	r6, [r1, #2]
10012cc8:	4b05      	ldr	r3, [pc, #20]	; (10012ce0 <gattc_disc_char_desc_ind_parser+0x2c>)
10012cca:	1c30      	adds	r0, r6, #0
10012ccc:	1c0c      	adds	r4, r1, #0
10012cce:	4798      	blx	r3
10012cd0:	1c32      	adds	r2, r6, #0
10012cd2:	7128      	strb	r0, [r5, #4]
10012cd4:	1ce1      	adds	r1, r4, #3
10012cd6:	1d68      	adds	r0, r5, #5
10012cd8:	4b02      	ldr	r3, [pc, #8]	; (10012ce4 <gattc_disc_char_desc_ind_parser+0x30>)
10012cda:	4798      	blx	r3
10012cdc:	bd70      	pop	{r4, r5, r6, pc}
10012cde:	46c0      	nop			; (mov r8, r8)
10012ce0:	10010abd 	.word	0x10010abd
10012ce4:	10015213 	.word	0x10015213

10012ce8 <gattc_event_ind_and_notification_parser>:
10012ce8:	b510      	push	{r4, lr}
10012cea:	780c      	ldrb	r4, [r1, #0]
10012cec:	1c13      	adds	r3, r2, #0
10012cee:	2c12      	cmp	r4, #18
10012cf0:	d10e      	bne.n	10012d10 <gattc_event_ind_and_notification_parser+0x28>
10012cf2:	0a00      	lsrs	r0, r0, #8
10012cf4:	8010      	strh	r0, [r2, #0]
10012cf6:	788a      	ldrb	r2, [r1, #2]
10012cf8:	709a      	strb	r2, [r3, #2]
10012cfa:	7948      	ldrb	r0, [r1, #5]
10012cfc:	790c      	ldrb	r4, [r1, #4]
10012cfe:	0200      	lsls	r0, r0, #8
10012d00:	4320      	orrs	r0, r4
10012d02:	8098      	strh	r0, [r3, #4]
10012d04:	3106      	adds	r1, #6
10012d06:	1d98      	adds	r0, r3, #6
10012d08:	4b0b      	ldr	r3, [pc, #44]	; (10012d38 <gattc_event_ind_and_notification_parser+0x50>)
10012d0a:	4798      	blx	r3
10012d0c:	221b      	movs	r2, #27
10012d0e:	e010      	b.n	10012d32 <gattc_event_ind_and_notification_parser+0x4a>
10012d10:	2200      	movs	r2, #0
10012d12:	2c13      	cmp	r4, #19
10012d14:	d10d      	bne.n	10012d32 <gattc_event_ind_and_notification_parser+0x4a>
10012d16:	0a00      	lsrs	r0, r0, #8
10012d18:	8018      	strh	r0, [r3, #0]
10012d1a:	788a      	ldrb	r2, [r1, #2]
10012d1c:	709a      	strb	r2, [r3, #2]
10012d1e:	7908      	ldrb	r0, [r1, #4]
10012d20:	78cc      	ldrb	r4, [r1, #3]
10012d22:	0200      	lsls	r0, r0, #8
10012d24:	4320      	orrs	r0, r4
10012d26:	8098      	strh	r0, [r3, #4]
10012d28:	3106      	adds	r1, #6
10012d2a:	1d98      	adds	r0, r3, #6
10012d2c:	4b02      	ldr	r3, [pc, #8]	; (10012d38 <gattc_event_ind_and_notification_parser+0x50>)
10012d2e:	4798      	blx	r3
10012d30:	221c      	movs	r2, #28
10012d32:	1c10      	adds	r0, r2, #0
10012d34:	bd10      	pop	{r4, pc}
10012d36:	46c0      	nop			; (mov r8, r8)
10012d38:	10015213 	.word	0x10015213

10012d3c <gattc_complete_evt_handler>:
10012d3c:	b500      	push	{lr}
10012d3e:	0a00      	lsrs	r0, r0, #8
10012d40:	8010      	strh	r0, [r2, #0]
10012d42:	7808      	ldrb	r0, [r1, #0]
10012d44:	7090      	strb	r0, [r2, #2]
10012d46:	784b      	ldrb	r3, [r1, #1]
10012d48:	3801      	subs	r0, #1
10012d4a:	70d3      	strb	r3, [r2, #3]
10012d4c:	2813      	cmp	r0, #19
10012d4e:	d82c      	bhi.n	10012daa <gattc_complete_evt_handler+0x6e>
10012d50:	f000 f9dc 	bl	1001310c <__gnu_thumb1_case_uqi>
10012d54:	0a0a0a0c 	.word	0x0a0a0a0c
10012d58:	210a0a0a 	.word	0x210a0a0a
10012d5c:	111f2121 	.word	0x111f2121
10012d60:	2b111111 	.word	0x2b111111
10012d64:	2919132b 	.word	0x2919132b
10012d68:	2017      	movs	r0, #23
10012d6a:	e01f      	b.n	10012dac <gattc_complete_evt_handler+0x70>
10012d6c:	2024      	movs	r0, #36	; 0x24
10012d6e:	2b00      	cmp	r3, #0
10012d70:	d11c      	bne.n	10012dac <gattc_complete_evt_handler+0x70>
10012d72:	3017      	adds	r0, #23
10012d74:	e01a      	b.n	10012dac <gattc_complete_evt_handler+0x70>
10012d76:	2025      	movs	r0, #37	; 0x25
10012d78:	e018      	b.n	10012dac <gattc_complete_evt_handler+0x70>
10012d7a:	4a0d      	ldr	r2, [pc, #52]	; (10012db0 <gattc_complete_evt_handler+0x74>)
10012d7c:	201d      	movs	r0, #29
10012d7e:	6813      	ldr	r3, [r2, #0]
10012d80:	3b01      	subs	r3, #1
10012d82:	6013      	str	r3, [r2, #0]
10012d84:	e012      	b.n	10012dac <gattc_complete_evt_handler+0x70>
10012d86:	4a0a      	ldr	r2, [pc, #40]	; (10012db0 <gattc_complete_evt_handler+0x74>)
10012d88:	201e      	movs	r0, #30
10012d8a:	6813      	ldr	r3, [r2, #0]
10012d8c:	3b01      	subs	r3, #1
10012d8e:	6013      	str	r3, [r2, #0]
10012d90:	e00c      	b.n	10012dac <gattc_complete_evt_handler+0x70>
10012d92:	2019      	movs	r0, #25
10012d94:	e00a      	b.n	10012dac <gattc_complete_evt_handler+0x70>
10012d96:	203b      	movs	r0, #59	; 0x3b
10012d98:	2b00      	cmp	r3, #0
10012d9a:	d007      	beq.n	10012dac <gattc_complete_evt_handler+0x70>
10012d9c:	2182      	movs	r1, #130	; 0x82
10012d9e:	0089      	lsls	r1, r1, #2
10012da0:	5453      	strb	r3, [r2, r1]
10012da2:	3823      	subs	r0, #35	; 0x23
10012da4:	e002      	b.n	10012dac <gattc_complete_evt_handler+0x70>
10012da6:	2021      	movs	r0, #33	; 0x21
10012da8:	e000      	b.n	10012dac <gattc_complete_evt_handler+0x70>
10012daa:	2000      	movs	r0, #0
10012dac:	bd00      	pop	{pc}
10012dae:	46c0      	nop			; (mov r8, r8)
10012db0:	10019520 	.word	0x10019520

10012db4 <gattc_event_mtu_changed_ind_parser>:
10012db4:	0a00      	lsrs	r0, r0, #8
10012db6:	8010      	strh	r0, [r2, #0]
10012db8:	784b      	ldrb	r3, [r1, #1]
10012dba:	7809      	ldrb	r1, [r1, #0]
10012dbc:	021b      	lsls	r3, r3, #8
10012dbe:	430b      	orrs	r3, r1
10012dc0:	8053      	strh	r3, [r2, #2]
10012dc2:	4770      	bx	lr

10012dc4 <gattc_read_ind_parser>:
10012dc4:	0a00      	lsrs	r0, r0, #8
10012dc6:	b508      	push	{r3, lr}
10012dc8:	8010      	strh	r0, [r2, #0]
10012dca:	1c13      	adds	r3, r2, #0
10012dcc:	2282      	movs	r2, #130	; 0x82
10012dce:	2000      	movs	r0, #0
10012dd0:	0092      	lsls	r2, r2, #2
10012dd2:	5498      	strb	r0, [r3, r2]
10012dd4:	784a      	ldrb	r2, [r1, #1]
10012dd6:	7808      	ldrb	r0, [r1, #0]
10012dd8:	0212      	lsls	r2, r2, #8
10012dda:	4302      	orrs	r2, r0
10012ddc:	805a      	strh	r2, [r3, #2]
10012dde:	78ca      	ldrb	r2, [r1, #3]
10012de0:	7888      	ldrb	r0, [r1, #2]
10012de2:	0212      	lsls	r2, r2, #8
10012de4:	4302      	orrs	r2, r0
10012de6:	80da      	strh	r2, [r3, #6]
10012de8:	794a      	ldrb	r2, [r1, #5]
10012dea:	7908      	ldrb	r0, [r1, #4]
10012dec:	0212      	lsls	r2, r2, #8
10012dee:	4302      	orrs	r2, r0
10012df0:	809a      	strh	r2, [r3, #4]
10012df2:	3308      	adds	r3, #8
10012df4:	1c18      	adds	r0, r3, #0
10012df6:	3106      	adds	r1, #6
10012df8:	4b01      	ldr	r3, [pc, #4]	; (10012e00 <gattc_read_ind_parser+0x3c>)
10012dfa:	4798      	blx	r3
10012dfc:	bd08      	pop	{r3, pc}
10012dfe:	46c0      	nop			; (mov r8, r8)
10012e00:	10015213 	.word	0x10015213

10012e04 <gattc_svc_changed_cfg_ind_parser>:
10012e04:	0a00      	lsrs	r0, r0, #8
10012e06:	8010      	strh	r0, [r2, #0]
10012e08:	784b      	ldrb	r3, [r1, #1]
10012e0a:	7809      	ldrb	r1, [r1, #0]
10012e0c:	021b      	lsls	r3, r3, #8
10012e0e:	430b      	orrs	r3, r1
10012e10:	8053      	strh	r3, [r2, #2]
10012e12:	4770      	bx	lr

10012e14 <init_gattc_task_module>:
10012e14:	2300      	movs	r3, #0
10012e16:	4a02      	ldr	r2, [pc, #8]	; (10012e20 <init_gattc_task_module+0xc>)
10012e18:	8013      	strh	r3, [r2, #0]
10012e1a:	4a02      	ldr	r2, [pc, #8]	; (10012e24 <init_gattc_task_module+0x10>)
10012e1c:	8013      	strh	r3, [r2, #0]
10012e1e:	4770      	bx	lr
10012e20:	1001951a 	.word	0x1001951a
10012e24:	1001951c 	.word	0x1001951c

10012e28 <gattm_add_svc_req_handler>:
10012e28:	2200      	movs	r2, #0
10012e2a:	210b      	movs	r1, #11
10012e2c:	b5f0      	push	{r4, r5, r6, r7, lr}
10012e2e:	1c04      	adds	r4, r0, #0
10012e30:	7943      	ldrb	r3, [r0, #5]
10012e32:	b085      	sub	sp, #20
10012e34:	9301      	str	r3, [sp, #4]
10012e36:	ab02      	add	r3, sp, #8
10012e38:	71da      	strb	r2, [r3, #7]
10012e3a:	4b37      	ldr	r3, [pc, #220]	; (10012f18 <gattm_add_svc_req_handler+0xf0>)
10012e3c:	7059      	strb	r1, [r3, #1]
10012e3e:	7099      	strb	r1, [r3, #2]
10012e40:	4936      	ldr	r1, [pc, #216]	; (10012f1c <gattm_add_svc_req_handler+0xf4>)
10012e42:	701a      	strb	r2, [r3, #0]
10012e44:	8808      	ldrh	r0, [r1, #0]
10012e46:	8809      	ldrh	r1, [r1, #0]
10012e48:	70da      	strb	r2, [r3, #3]
10012e4a:	0a09      	lsrs	r1, r1, #8
10012e4c:	7118      	strb	r0, [r3, #4]
10012e4e:	7159      	strb	r1, [r3, #5]
10012e50:	8821      	ldrh	r1, [r4, #0]
10012e52:	7219      	strb	r1, [r3, #8]
10012e54:	8821      	ldrh	r1, [r4, #0]
10012e56:	0a09      	lsrs	r1, r1, #8
10012e58:	7259      	strb	r1, [r3, #9]
10012e5a:	8861      	ldrh	r1, [r4, #2]
10012e5c:	7299      	strb	r1, [r3, #10]
10012e5e:	8861      	ldrh	r1, [r4, #2]
10012e60:	0a09      	lsrs	r1, r1, #8
10012e62:	72d9      	strb	r1, [r3, #11]
10012e64:	7921      	ldrb	r1, [r4, #4]
10012e66:	7319      	strb	r1, [r3, #12]
10012e68:	4669      	mov	r1, sp
10012e6a:	7909      	ldrb	r1, [r1, #4]
10012e6c:	7359      	strb	r1, [r3, #13]
10012e6e:	18a1      	adds	r1, r4, r2
10012e70:	7988      	ldrb	r0, [r1, #6]
10012e72:	1899      	adds	r1, r3, r2
10012e74:	3201      	adds	r2, #1
10012e76:	7388      	strb	r0, [r1, #14]
10012e78:	2a10      	cmp	r2, #16
10012e7a:	d1f8      	bne.n	10012e6e <gattm_add_svc_req_handler+0x46>
10012e7c:	1c27      	adds	r7, r4, #0
10012e7e:	2300      	movs	r3, #0
10012e80:	251e      	movs	r5, #30
10012e82:	3716      	adds	r7, #22
10012e84:	9300      	str	r3, [sp, #0]
10012e86:	9b00      	ldr	r3, [sp, #0]
10012e88:	9a01      	ldr	r2, [sp, #4]
10012e8a:	4e23      	ldr	r6, [pc, #140]	; (10012f18 <gattm_add_svc_req_handler+0xf0>)
10012e8c:	4293      	cmp	r3, r2
10012e8e:	da21      	bge.n	10012ed4 <gattm_add_svc_req_handler+0xac>
10012e90:	1c39      	adds	r1, r7, #0
10012e92:	1970      	adds	r0, r6, r5
10012e94:	2210      	movs	r2, #16
10012e96:	4b22      	ldr	r3, [pc, #136]	; (10012f20 <gattm_add_svc_req_handler+0xf8>)
10012e98:	4798      	blx	r3
10012e9a:	1c2b      	adds	r3, r5, #0
10012e9c:	8a3a      	ldrh	r2, [r7, #16]
10012e9e:	3310      	adds	r3, #16
10012ea0:	b29b      	uxth	r3, r3
10012ea2:	54f2      	strb	r2, [r6, r3]
10012ea4:	1c2b      	adds	r3, r5, #0
10012ea6:	8a3a      	ldrh	r2, [r7, #16]
10012ea8:	3311      	adds	r3, #17
10012eaa:	b29b      	uxth	r3, r3
10012eac:	0a12      	lsrs	r2, r2, #8
10012eae:	54f2      	strb	r2, [r6, r3]
10012eb0:	1c2a      	adds	r2, r5, #0
10012eb2:	1c2b      	adds	r3, r5, #0
10012eb4:	8a79      	ldrh	r1, [r7, #18]
10012eb6:	3212      	adds	r2, #18
10012eb8:	b292      	uxth	r2, r2
10012eba:	54b1      	strb	r1, [r6, r2]
10012ebc:	8a7a      	ldrh	r2, [r7, #18]
10012ebe:	3313      	adds	r3, #19
10012ec0:	b29b      	uxth	r3, r3
10012ec2:	0a12      	lsrs	r2, r2, #8
10012ec4:	54f2      	strb	r2, [r6, r3]
10012ec6:	9b00      	ldr	r3, [sp, #0]
10012ec8:	3514      	adds	r5, #20
10012eca:	3301      	adds	r3, #1
10012ecc:	b2ad      	uxth	r5, r5
10012ece:	9300      	str	r3, [sp, #0]
10012ed0:	3714      	adds	r7, #20
10012ed2:	e7d8      	b.n	10012e86 <gattm_add_svc_req_handler+0x5e>
10012ed4:	2114      	movs	r1, #20
10012ed6:	4d13      	ldr	r5, [pc, #76]	; (10012f24 <gattm_add_svc_req_handler+0xfc>)
10012ed8:	4b13      	ldr	r3, [pc, #76]	; (10012f28 <gattm_add_svc_req_handler+0x100>)
10012eda:	4351      	muls	r1, r2
10012edc:	802b      	strh	r3, [r5, #0]
10012ede:	230b      	movs	r3, #11
10012ee0:	311e      	adds	r1, #30
10012ee2:	80ab      	strh	r3, [r5, #4]
10012ee4:	1c0b      	adds	r3, r1, #0
10012ee6:	3b08      	subs	r3, #8
10012ee8:	71b3      	strb	r3, [r6, #6]
10012eea:	121b      	asrs	r3, r3, #8
10012eec:	71f3      	strb	r3, [r6, #7]
10012eee:	1c30      	adds	r0, r6, #0
10012ef0:	4b0e      	ldr	r3, [pc, #56]	; (10012f2c <gattm_add_svc_req_handler+0x104>)
10012ef2:	4798      	blx	r3
10012ef4:	ab02      	add	r3, sp, #8
10012ef6:	1dde      	adds	r6, r3, #7
10012ef8:	1c30      	adds	r0, r6, #0
10012efa:	4b0d      	ldr	r3, [pc, #52]	; (10012f30 <gattm_add_svc_req_handler+0x108>)
10012efc:	4798      	blx	r3
10012efe:	7833      	ldrb	r3, [r6, #0]
10012f00:	20e2      	movs	r0, #226	; 0xe2
10012f02:	2b00      	cmp	r3, #0
10012f04:	d106      	bne.n	10012f14 <gattm_add_svc_req_handler+0xec>
10012f06:	68aa      	ldr	r2, [r5, #8]
10012f08:	7853      	ldrb	r3, [r2, #1]
10012f0a:	7811      	ldrb	r1, [r2, #0]
10012f0c:	021b      	lsls	r3, r3, #8
10012f0e:	430b      	orrs	r3, r1
10012f10:	8023      	strh	r3, [r4, #0]
10012f12:	7890      	ldrb	r0, [r2, #2]
10012f14:	b005      	add	sp, #20
10012f16:	bdf0      	pop	{r4, r5, r6, r7, pc}
10012f18:	1001a744 	.word	0x1001a744
10012f1c:	1001a3d4 	.word	0x1001a3d4
10012f20:	10015213 	.word	0x10015213
10012f24:	1001a3c8 	.word	0x1001a3c8
10012f28:	00000b01 	.word	0x00000b01
10012f2c:	1001177d 	.word	0x1001177d
10012f30:	100117e1 	.word	0x100117e1

10012f34 <gattm_add_attribute_req_handler>:
10012f34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10012f36:	1c1f      	adds	r7, r3, #0
10012f38:	4b16      	ldr	r3, [pc, #88]	; (10012f94 <gattm_add_attribute_req_handler+0x60>)
10012f3a:	9100      	str	r1, [sp, #0]
10012f3c:	9201      	str	r2, [sp, #4]
10012f3e:	1c05      	adds	r5, r0, #0
10012f40:	7946      	ldrb	r6, [r0, #5]
10012f42:	6818      	ldr	r0, [r3, #0]
10012f44:	2114      	movs	r1, #20
10012f46:	4b14      	ldr	r3, [pc, #80]	; (10012f98 <gattm_add_attribute_req_handler+0x64>)
10012f48:	382a      	subs	r0, #42	; 0x2a
10012f4a:	4798      	blx	r3
10012f4c:	2311      	movs	r3, #17
10012f4e:	4286      	cmp	r6, r0
10012f50:	d21e      	bcs.n	10012f90 <gattm_add_attribute_req_handler+0x5c>
10012f52:	2414      	movs	r4, #20
10012f54:	4366      	muls	r6, r4
10012f56:	19a8      	adds	r0, r5, r6
10012f58:	2100      	movs	r1, #0
10012f5a:	2210      	movs	r2, #16
10012f5c:	4b0f      	ldr	r3, [pc, #60]	; (10012f9c <gattm_add_attribute_req_handler+0x68>)
10012f5e:	3016      	adds	r0, #22
10012f60:	4798      	blx	r3
10012f62:	7968      	ldrb	r0, [r5, #5]
10012f64:	1c3a      	adds	r2, r7, #0
10012f66:	4360      	muls	r0, r4
10012f68:	1828      	adds	r0, r5, r0
10012f6a:	4b0d      	ldr	r3, [pc, #52]	; (10012fa0 <gattm_add_attribute_req_handler+0x6c>)
10012f6c:	3016      	adds	r0, #22
10012f6e:	9908      	ldr	r1, [sp, #32]
10012f70:	4798      	blx	r3
10012f72:	466a      	mov	r2, sp
10012f74:	796b      	ldrb	r3, [r5, #5]
10012f76:	8812      	ldrh	r2, [r2, #0]
10012f78:	435c      	muls	r4, r3
10012f7a:	192c      	adds	r4, r5, r4
10012f7c:	8522      	strh	r2, [r4, #40]	; 0x28
10012f7e:	466a      	mov	r2, sp
10012f80:	8892      	ldrh	r2, [r2, #4]
10012f82:	84e2      	strh	r2, [r4, #38]	; 0x26
10012f84:	9a09      	ldr	r2, [sp, #36]	; 0x24
10012f86:	8013      	strh	r3, [r2, #0]
10012f88:	796b      	ldrb	r3, [r5, #5]
10012f8a:	3301      	adds	r3, #1
10012f8c:	716b      	strb	r3, [r5, #5]
10012f8e:	2300      	movs	r3, #0
10012f90:	1c18      	adds	r0, r3, #0
10012f92:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
10012f94:	10019490 	.word	0x10019490
10012f98:	10013121 	.word	0x10013121
10012f9c:	10015225 	.word	0x10015225
10012fa0:	10015213 	.word	0x10015213

10012fa4 <gattm_att_set_value_req_handler>:
10012fa4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10012fa6:	466b      	mov	r3, sp
10012fa8:	1dde      	adds	r6, r3, #7
10012faa:	2300      	movs	r3, #0
10012fac:	1c0d      	adds	r5, r1, #0
10012fae:	210c      	movs	r1, #12
10012fb0:	270b      	movs	r7, #11
10012fb2:	4c17      	ldr	r4, [pc, #92]	; (10013010 <gattm_att_set_value_req_handler+0x6c>)
10012fb4:	7033      	strb	r3, [r6, #0]
10012fb6:	70e3      	strb	r3, [r4, #3]
10012fb8:	4b16      	ldr	r3, [pc, #88]	; (10013014 <gattm_att_set_value_req_handler+0x70>)
10012fba:	7021      	strb	r1, [r4, #0]
10012fbc:	8819      	ldrh	r1, [r3, #0]
10012fbe:	881b      	ldrh	r3, [r3, #0]
10012fc0:	7220      	strb	r0, [r4, #8]
10012fc2:	0a1b      	lsrs	r3, r3, #8
10012fc4:	7163      	strb	r3, [r4, #5]
10012fc6:	0a00      	lsrs	r0, r0, #8
10012fc8:	0a2b      	lsrs	r3, r5, #8
10012fca:	7121      	strb	r1, [r4, #4]
10012fcc:	7260      	strb	r0, [r4, #9]
10012fce:	1c11      	adds	r1, r2, #0
10012fd0:	72a5      	strb	r5, [r4, #10]
10012fd2:	1c2a      	adds	r2, r5, #0
10012fd4:	72e3      	strb	r3, [r4, #11]
10012fd6:	350c      	adds	r5, #12
10012fd8:	4b0f      	ldr	r3, [pc, #60]	; (10013018 <gattm_att_set_value_req_handler+0x74>)
10012fda:	4810      	ldr	r0, [pc, #64]	; (1001301c <gattm_att_set_value_req_handler+0x78>)
10012fdc:	7067      	strb	r7, [r4, #1]
10012fde:	70a7      	strb	r7, [r4, #2]
10012fe0:	4798      	blx	r3
10012fe2:	b2a9      	uxth	r1, r5
10012fe4:	4b0e      	ldr	r3, [pc, #56]	; (10013020 <gattm_att_set_value_req_handler+0x7c>)
10012fe6:	4d0f      	ldr	r5, [pc, #60]	; (10013024 <gattm_att_set_value_req_handler+0x80>)
10012fe8:	1c20      	adds	r0, r4, #0
10012fea:	802b      	strh	r3, [r5, #0]
10012fec:	1c0b      	adds	r3, r1, #0
10012fee:	3b08      	subs	r3, #8
10012ff0:	71a3      	strb	r3, [r4, #6]
10012ff2:	121b      	asrs	r3, r3, #8
10012ff4:	71e3      	strb	r3, [r4, #7]
10012ff6:	4b0c      	ldr	r3, [pc, #48]	; (10013028 <gattm_att_set_value_req_handler+0x84>)
10012ff8:	80af      	strh	r7, [r5, #4]
10012ffa:	4798      	blx	r3
10012ffc:	1c30      	adds	r0, r6, #0
10012ffe:	4b0b      	ldr	r3, [pc, #44]	; (1001302c <gattm_att_set_value_req_handler+0x88>)
10013000:	4798      	blx	r3
10013002:	7833      	ldrb	r3, [r6, #0]
10013004:	20e2      	movs	r0, #226	; 0xe2
10013006:	2b00      	cmp	r3, #0
10013008:	d101      	bne.n	1001300e <gattm_att_set_value_req_handler+0x6a>
1001300a:	68ab      	ldr	r3, [r5, #8]
1001300c:	7898      	ldrb	r0, [r3, #2]
1001300e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
10013010:	1001a744 	.word	0x1001a744
10013014:	1001a3d4 	.word	0x1001a3d4
10013018:	10015213 	.word	0x10015213
1001301c:	1001a750 	.word	0x1001a750
10013020:	00000b0d 	.word	0x00000b0d
10013024:	1001a3c8 	.word	0x1001a3c8
10013028:	1001177d 	.word	0x1001177d
1001302c:	100117e1 	.word	0x100117e1

10013030 <gattm_att_get_value_req_handler>:
10013030:	b5f0      	push	{r4, r5, r6, r7, lr}
10013032:	b085      	sub	sp, #20
10013034:	9201      	str	r2, [sp, #4]
10013036:	220a      	movs	r2, #10
10013038:	1c04      	adds	r4, r0, #0
1001303a:	481d      	ldr	r0, [pc, #116]	; (100130b0 <gattm_att_get_value_req_handler+0x80>)
1001303c:	ab02      	add	r3, sp, #8
1001303e:	1dde      	adds	r6, r3, #7
10013040:	7002      	strb	r2, [r0, #0]
10013042:	2300      	movs	r3, #0
10013044:	220b      	movs	r2, #11
10013046:	4d1b      	ldr	r5, [pc, #108]	; (100130b4 <gattm_att_get_value_req_handler+0x84>)
10013048:	1c0f      	adds	r7, r1, #0
1001304a:	8829      	ldrh	r1, [r5, #0]
1001304c:	882d      	ldrh	r5, [r5, #0]
1001304e:	7101      	strb	r1, [r0, #4]
10013050:	0a2d      	lsrs	r5, r5, #8
10013052:	7145      	strb	r5, [r0, #5]
10013054:	0a25      	lsrs	r5, r4, #8
10013056:	7245      	strb	r5, [r0, #9]
10013058:	4917      	ldr	r1, [pc, #92]	; (100130b8 <gattm_att_get_value_req_handler+0x88>)
1001305a:	4d18      	ldr	r5, [pc, #96]	; (100130bc <gattm_att_get_value_req_handler+0x8c>)
1001305c:	7033      	strb	r3, [r6, #0]
1001305e:	7042      	strb	r2, [r0, #1]
10013060:	7082      	strb	r2, [r0, #2]
10013062:	70c3      	strb	r3, [r0, #3]
10013064:	8029      	strh	r1, [r5, #0]
10013066:	80aa      	strh	r2, [r5, #4]
10013068:	71c3      	strb	r3, [r0, #7]
1001306a:	3a09      	subs	r2, #9
1001306c:	210a      	movs	r1, #10
1001306e:	4b14      	ldr	r3, [pc, #80]	; (100130c0 <gattm_att_get_value_req_handler+0x90>)
10013070:	7182      	strb	r2, [r0, #6]
10013072:	7204      	strb	r4, [r0, #8]
10013074:	4798      	blx	r3
10013076:	1c30      	adds	r0, r6, #0
10013078:	4b12      	ldr	r3, [pc, #72]	; (100130c4 <gattm_att_get_value_req_handler+0x94>)
1001307a:	4798      	blx	r3
1001307c:	7833      	ldrb	r3, [r6, #0]
1001307e:	20e2      	movs	r0, #226	; 0xe2
10013080:	2b00      	cmp	r3, #0
10013082:	d112      	bne.n	100130aa <gattm_att_get_value_req_handler+0x7a>
10013084:	68a9      	ldr	r1, [r5, #8]
10013086:	9801      	ldr	r0, [sp, #4]
10013088:	784d      	ldrb	r5, [r1, #1]
1001308a:	780b      	ldrb	r3, [r1, #0]
1001308c:	78ca      	ldrb	r2, [r1, #3]
1001308e:	022d      	lsls	r5, r5, #8
10013090:	431d      	orrs	r5, r3
10013092:	788b      	ldrb	r3, [r1, #2]
10013094:	0212      	lsls	r2, r2, #8
10013096:	431a      	orrs	r2, r3
10013098:	803a      	strh	r2, [r7, #0]
1001309a:	790e      	ldrb	r6, [r1, #4]
1001309c:	4b0a      	ldr	r3, [pc, #40]	; (100130c8 <gattm_att_get_value_req_handler+0x98>)
1001309e:	3105      	adds	r1, #5
100130a0:	4798      	blx	r3
100130a2:	20e2      	movs	r0, #226	; 0xe2
100130a4:	42ac      	cmp	r4, r5
100130a6:	d100      	bne.n	100130aa <gattm_att_get_value_req_handler+0x7a>
100130a8:	1c30      	adds	r0, r6, #0
100130aa:	b005      	add	sp, #20
100130ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
100130ae:	46c0      	nop			; (mov r8, r8)
100130b0:	1001a744 	.word	0x1001a744
100130b4:	1001a3d4 	.word	0x1001a3d4
100130b8:	00000b0b 	.word	0x00000b0b
100130bc:	1001a3c8 	.word	0x1001a3c8
100130c0:	1001177d 	.word	0x1001177d
100130c4:	100117e1 	.word	0x100117e1
100130c8:	10015213 	.word	0x10015213

100130cc <htpt_enable_rsp_handler>:
100130cc:	780b      	ldrb	r3, [r1, #0]
100130ce:	7013      	strb	r3, [r2, #0]
100130d0:	784b      	ldrb	r3, [r1, #1]
100130d2:	7053      	strb	r3, [r2, #1]
100130d4:	4770      	bx	lr

100130d6 <htpt_temp_send_rsp_handler>:
100130d6:	780b      	ldrb	r3, [r1, #0]
100130d8:	7013      	strb	r3, [r2, #0]
100130da:	4770      	bx	lr

100130dc <htpt_meas_intv_upd_rsp_handler>:
100130dc:	780b      	ldrb	r3, [r1, #0]
100130de:	7013      	strb	r3, [r2, #0]
100130e0:	4770      	bx	lr

100130e2 <htpt_meas_intv_chg_req_ind_handler>:
100130e2:	78cb      	ldrb	r3, [r1, #3]
100130e4:	7889      	ldrb	r1, [r1, #2]
100130e6:	021b      	lsls	r3, r3, #8
100130e8:	430b      	orrs	r3, r1
100130ea:	8013      	strh	r3, [r2, #0]
100130ec:	4770      	bx	lr

100130ee <htpt_cfg_indntf_ind_handler>:
100130ee:	780b      	ldrb	r3, [r1, #0]
100130f0:	7013      	strb	r3, [r2, #0]
100130f2:	784b      	ldrb	r3, [r1, #1]
100130f4:	7053      	strb	r3, [r2, #1]
100130f6:	4770      	bx	lr

100130f8 <__gnu_thumb1_case_sqi>:
100130f8:	b402      	push	{r1}
100130fa:	4671      	mov	r1, lr
100130fc:	0849      	lsrs	r1, r1, #1
100130fe:	0049      	lsls	r1, r1, #1
10013100:	5609      	ldrsb	r1, [r1, r0]
10013102:	0049      	lsls	r1, r1, #1
10013104:	448e      	add	lr, r1
10013106:	bc02      	pop	{r1}
10013108:	4770      	bx	lr
1001310a:	46c0      	nop			; (mov r8, r8)

1001310c <__gnu_thumb1_case_uqi>:
1001310c:	b402      	push	{r1}
1001310e:	4671      	mov	r1, lr
10013110:	0849      	lsrs	r1, r1, #1
10013112:	0049      	lsls	r1, r1, #1
10013114:	5c09      	ldrb	r1, [r1, r0]
10013116:	0049      	lsls	r1, r1, #1
10013118:	448e      	add	lr, r1
1001311a:	bc02      	pop	{r1}
1001311c:	4770      	bx	lr
1001311e:	46c0      	nop			; (mov r8, r8)

10013120 <__aeabi_uidiv>:
10013120:	2200      	movs	r2, #0
10013122:	0843      	lsrs	r3, r0, #1
10013124:	428b      	cmp	r3, r1
10013126:	d374      	bcc.n	10013212 <__aeabi_uidiv+0xf2>
10013128:	0903      	lsrs	r3, r0, #4
1001312a:	428b      	cmp	r3, r1
1001312c:	d35f      	bcc.n	100131ee <__aeabi_uidiv+0xce>
1001312e:	0a03      	lsrs	r3, r0, #8
10013130:	428b      	cmp	r3, r1
10013132:	d344      	bcc.n	100131be <__aeabi_uidiv+0x9e>
10013134:	0b03      	lsrs	r3, r0, #12
10013136:	428b      	cmp	r3, r1
10013138:	d328      	bcc.n	1001318c <__aeabi_uidiv+0x6c>
1001313a:	0c03      	lsrs	r3, r0, #16
1001313c:	428b      	cmp	r3, r1
1001313e:	d30d      	bcc.n	1001315c <__aeabi_uidiv+0x3c>
10013140:	22ff      	movs	r2, #255	; 0xff
10013142:	0209      	lsls	r1, r1, #8
10013144:	ba12      	rev	r2, r2
10013146:	0c03      	lsrs	r3, r0, #16
10013148:	428b      	cmp	r3, r1
1001314a:	d302      	bcc.n	10013152 <__aeabi_uidiv+0x32>
1001314c:	1212      	asrs	r2, r2, #8
1001314e:	0209      	lsls	r1, r1, #8
10013150:	d065      	beq.n	1001321e <__aeabi_uidiv+0xfe>
10013152:	0b03      	lsrs	r3, r0, #12
10013154:	428b      	cmp	r3, r1
10013156:	d319      	bcc.n	1001318c <__aeabi_uidiv+0x6c>
10013158:	e000      	b.n	1001315c <__aeabi_uidiv+0x3c>
1001315a:	0a09      	lsrs	r1, r1, #8
1001315c:	0bc3      	lsrs	r3, r0, #15
1001315e:	428b      	cmp	r3, r1
10013160:	d301      	bcc.n	10013166 <__aeabi_uidiv+0x46>
10013162:	03cb      	lsls	r3, r1, #15
10013164:	1ac0      	subs	r0, r0, r3
10013166:	4152      	adcs	r2, r2
10013168:	0b83      	lsrs	r3, r0, #14
1001316a:	428b      	cmp	r3, r1
1001316c:	d301      	bcc.n	10013172 <__aeabi_uidiv+0x52>
1001316e:	038b      	lsls	r3, r1, #14
10013170:	1ac0      	subs	r0, r0, r3
10013172:	4152      	adcs	r2, r2
10013174:	0b43      	lsrs	r3, r0, #13
10013176:	428b      	cmp	r3, r1
10013178:	d301      	bcc.n	1001317e <__aeabi_uidiv+0x5e>
1001317a:	034b      	lsls	r3, r1, #13
1001317c:	1ac0      	subs	r0, r0, r3
1001317e:	4152      	adcs	r2, r2
10013180:	0b03      	lsrs	r3, r0, #12
10013182:	428b      	cmp	r3, r1
10013184:	d301      	bcc.n	1001318a <__aeabi_uidiv+0x6a>
10013186:	030b      	lsls	r3, r1, #12
10013188:	1ac0      	subs	r0, r0, r3
1001318a:	4152      	adcs	r2, r2
1001318c:	0ac3      	lsrs	r3, r0, #11
1001318e:	428b      	cmp	r3, r1
10013190:	d301      	bcc.n	10013196 <__aeabi_uidiv+0x76>
10013192:	02cb      	lsls	r3, r1, #11
10013194:	1ac0      	subs	r0, r0, r3
10013196:	4152      	adcs	r2, r2
10013198:	0a83      	lsrs	r3, r0, #10
1001319a:	428b      	cmp	r3, r1
1001319c:	d301      	bcc.n	100131a2 <__aeabi_uidiv+0x82>
1001319e:	028b      	lsls	r3, r1, #10
100131a0:	1ac0      	subs	r0, r0, r3
100131a2:	4152      	adcs	r2, r2
100131a4:	0a43      	lsrs	r3, r0, #9
100131a6:	428b      	cmp	r3, r1
100131a8:	d301      	bcc.n	100131ae <__aeabi_uidiv+0x8e>
100131aa:	024b      	lsls	r3, r1, #9
100131ac:	1ac0      	subs	r0, r0, r3
100131ae:	4152      	adcs	r2, r2
100131b0:	0a03      	lsrs	r3, r0, #8
100131b2:	428b      	cmp	r3, r1
100131b4:	d301      	bcc.n	100131ba <__aeabi_uidiv+0x9a>
100131b6:	020b      	lsls	r3, r1, #8
100131b8:	1ac0      	subs	r0, r0, r3
100131ba:	4152      	adcs	r2, r2
100131bc:	d2cd      	bcs.n	1001315a <__aeabi_uidiv+0x3a>
100131be:	09c3      	lsrs	r3, r0, #7
100131c0:	428b      	cmp	r3, r1
100131c2:	d301      	bcc.n	100131c8 <__aeabi_uidiv+0xa8>
100131c4:	01cb      	lsls	r3, r1, #7
100131c6:	1ac0      	subs	r0, r0, r3
100131c8:	4152      	adcs	r2, r2
100131ca:	0983      	lsrs	r3, r0, #6
100131cc:	428b      	cmp	r3, r1
100131ce:	d301      	bcc.n	100131d4 <__aeabi_uidiv+0xb4>
100131d0:	018b      	lsls	r3, r1, #6
100131d2:	1ac0      	subs	r0, r0, r3
100131d4:	4152      	adcs	r2, r2
100131d6:	0943      	lsrs	r3, r0, #5
100131d8:	428b      	cmp	r3, r1
100131da:	d301      	bcc.n	100131e0 <__aeabi_uidiv+0xc0>
100131dc:	014b      	lsls	r3, r1, #5
100131de:	1ac0      	subs	r0, r0, r3
100131e0:	4152      	adcs	r2, r2
100131e2:	0903      	lsrs	r3, r0, #4
100131e4:	428b      	cmp	r3, r1
100131e6:	d301      	bcc.n	100131ec <__aeabi_uidiv+0xcc>
100131e8:	010b      	lsls	r3, r1, #4
100131ea:	1ac0      	subs	r0, r0, r3
100131ec:	4152      	adcs	r2, r2
100131ee:	08c3      	lsrs	r3, r0, #3
100131f0:	428b      	cmp	r3, r1
100131f2:	d301      	bcc.n	100131f8 <__aeabi_uidiv+0xd8>
100131f4:	00cb      	lsls	r3, r1, #3
100131f6:	1ac0      	subs	r0, r0, r3
100131f8:	4152      	adcs	r2, r2
100131fa:	0883      	lsrs	r3, r0, #2
100131fc:	428b      	cmp	r3, r1
100131fe:	d301      	bcc.n	10013204 <__aeabi_uidiv+0xe4>
10013200:	008b      	lsls	r3, r1, #2
10013202:	1ac0      	subs	r0, r0, r3
10013204:	4152      	adcs	r2, r2
10013206:	0843      	lsrs	r3, r0, #1
10013208:	428b      	cmp	r3, r1
1001320a:	d301      	bcc.n	10013210 <__aeabi_uidiv+0xf0>
1001320c:	004b      	lsls	r3, r1, #1
1001320e:	1ac0      	subs	r0, r0, r3
10013210:	4152      	adcs	r2, r2
10013212:	1a41      	subs	r1, r0, r1
10013214:	d200      	bcs.n	10013218 <__aeabi_uidiv+0xf8>
10013216:	4601      	mov	r1, r0
10013218:	4152      	adcs	r2, r2
1001321a:	4610      	mov	r0, r2
1001321c:	4770      	bx	lr
1001321e:	e7ff      	b.n	10013220 <__aeabi_uidiv+0x100>
10013220:	b501      	push	{r0, lr}
10013222:	2000      	movs	r0, #0
10013224:	f000 f8f0 	bl	10013408 <__aeabi_idiv0>
10013228:	bd02      	pop	{r1, pc}
1001322a:	46c0      	nop			; (mov r8, r8)

1001322c <__aeabi_uidivmod>:
1001322c:	2900      	cmp	r1, #0
1001322e:	d0f7      	beq.n	10013220 <__aeabi_uidiv+0x100>
10013230:	e776      	b.n	10013120 <__aeabi_uidiv>
10013232:	4770      	bx	lr

10013234 <__aeabi_idiv>:
10013234:	4603      	mov	r3, r0
10013236:	430b      	orrs	r3, r1
10013238:	d47f      	bmi.n	1001333a <__aeabi_idiv+0x106>
1001323a:	2200      	movs	r2, #0
1001323c:	0843      	lsrs	r3, r0, #1
1001323e:	428b      	cmp	r3, r1
10013240:	d374      	bcc.n	1001332c <__aeabi_idiv+0xf8>
10013242:	0903      	lsrs	r3, r0, #4
10013244:	428b      	cmp	r3, r1
10013246:	d35f      	bcc.n	10013308 <__aeabi_idiv+0xd4>
10013248:	0a03      	lsrs	r3, r0, #8
1001324a:	428b      	cmp	r3, r1
1001324c:	d344      	bcc.n	100132d8 <__aeabi_idiv+0xa4>
1001324e:	0b03      	lsrs	r3, r0, #12
10013250:	428b      	cmp	r3, r1
10013252:	d328      	bcc.n	100132a6 <__aeabi_idiv+0x72>
10013254:	0c03      	lsrs	r3, r0, #16
10013256:	428b      	cmp	r3, r1
10013258:	d30d      	bcc.n	10013276 <__aeabi_idiv+0x42>
1001325a:	22ff      	movs	r2, #255	; 0xff
1001325c:	0209      	lsls	r1, r1, #8
1001325e:	ba12      	rev	r2, r2
10013260:	0c03      	lsrs	r3, r0, #16
10013262:	428b      	cmp	r3, r1
10013264:	d302      	bcc.n	1001326c <__aeabi_idiv+0x38>
10013266:	1212      	asrs	r2, r2, #8
10013268:	0209      	lsls	r1, r1, #8
1001326a:	d065      	beq.n	10013338 <__aeabi_idiv+0x104>
1001326c:	0b03      	lsrs	r3, r0, #12
1001326e:	428b      	cmp	r3, r1
10013270:	d319      	bcc.n	100132a6 <__aeabi_idiv+0x72>
10013272:	e000      	b.n	10013276 <__aeabi_idiv+0x42>
10013274:	0a09      	lsrs	r1, r1, #8
10013276:	0bc3      	lsrs	r3, r0, #15
10013278:	428b      	cmp	r3, r1
1001327a:	d301      	bcc.n	10013280 <__aeabi_idiv+0x4c>
1001327c:	03cb      	lsls	r3, r1, #15
1001327e:	1ac0      	subs	r0, r0, r3
10013280:	4152      	adcs	r2, r2
10013282:	0b83      	lsrs	r3, r0, #14
10013284:	428b      	cmp	r3, r1
10013286:	d301      	bcc.n	1001328c <__aeabi_idiv+0x58>
10013288:	038b      	lsls	r3, r1, #14
1001328a:	1ac0      	subs	r0, r0, r3
1001328c:	4152      	adcs	r2, r2
1001328e:	0b43      	lsrs	r3, r0, #13
10013290:	428b      	cmp	r3, r1
10013292:	d301      	bcc.n	10013298 <__aeabi_idiv+0x64>
10013294:	034b      	lsls	r3, r1, #13
10013296:	1ac0      	subs	r0, r0, r3
10013298:	4152      	adcs	r2, r2
1001329a:	0b03      	lsrs	r3, r0, #12
1001329c:	428b      	cmp	r3, r1
1001329e:	d301      	bcc.n	100132a4 <__aeabi_idiv+0x70>
100132a0:	030b      	lsls	r3, r1, #12
100132a2:	1ac0      	subs	r0, r0, r3
100132a4:	4152      	adcs	r2, r2
100132a6:	0ac3      	lsrs	r3, r0, #11
100132a8:	428b      	cmp	r3, r1
100132aa:	d301      	bcc.n	100132b0 <__aeabi_idiv+0x7c>
100132ac:	02cb      	lsls	r3, r1, #11
100132ae:	1ac0      	subs	r0, r0, r3
100132b0:	4152      	adcs	r2, r2
100132b2:	0a83      	lsrs	r3, r0, #10
100132b4:	428b      	cmp	r3, r1
100132b6:	d301      	bcc.n	100132bc <__aeabi_idiv+0x88>
100132b8:	028b      	lsls	r3, r1, #10
100132ba:	1ac0      	subs	r0, r0, r3
100132bc:	4152      	adcs	r2, r2
100132be:	0a43      	lsrs	r3, r0, #9
100132c0:	428b      	cmp	r3, r1
100132c2:	d301      	bcc.n	100132c8 <__aeabi_idiv+0x94>
100132c4:	024b      	lsls	r3, r1, #9
100132c6:	1ac0      	subs	r0, r0, r3
100132c8:	4152      	adcs	r2, r2
100132ca:	0a03      	lsrs	r3, r0, #8
100132cc:	428b      	cmp	r3, r1
100132ce:	d301      	bcc.n	100132d4 <__aeabi_idiv+0xa0>
100132d0:	020b      	lsls	r3, r1, #8
100132d2:	1ac0      	subs	r0, r0, r3
100132d4:	4152      	adcs	r2, r2
100132d6:	d2cd      	bcs.n	10013274 <__aeabi_idiv+0x40>
100132d8:	09c3      	lsrs	r3, r0, #7
100132da:	428b      	cmp	r3, r1
100132dc:	d301      	bcc.n	100132e2 <__aeabi_idiv+0xae>
100132de:	01cb      	lsls	r3, r1, #7
100132e0:	1ac0      	subs	r0, r0, r3
100132e2:	4152      	adcs	r2, r2
100132e4:	0983      	lsrs	r3, r0, #6
100132e6:	428b      	cmp	r3, r1
100132e8:	d301      	bcc.n	100132ee <__aeabi_idiv+0xba>
100132ea:	018b      	lsls	r3, r1, #6
100132ec:	1ac0      	subs	r0, r0, r3
100132ee:	4152      	adcs	r2, r2
100132f0:	0943      	lsrs	r3, r0, #5
100132f2:	428b      	cmp	r3, r1
100132f4:	d301      	bcc.n	100132fa <__aeabi_idiv+0xc6>
100132f6:	014b      	lsls	r3, r1, #5
100132f8:	1ac0      	subs	r0, r0, r3
100132fa:	4152      	adcs	r2, r2
100132fc:	0903      	lsrs	r3, r0, #4
100132fe:	428b      	cmp	r3, r1
10013300:	d301      	bcc.n	10013306 <__aeabi_idiv+0xd2>
10013302:	010b      	lsls	r3, r1, #4
10013304:	1ac0      	subs	r0, r0, r3
10013306:	4152      	adcs	r2, r2
10013308:	08c3      	lsrs	r3, r0, #3
1001330a:	428b      	cmp	r3, r1
1001330c:	d301      	bcc.n	10013312 <__aeabi_idiv+0xde>
1001330e:	00cb      	lsls	r3, r1, #3
10013310:	1ac0      	subs	r0, r0, r3
10013312:	4152      	adcs	r2, r2
10013314:	0883      	lsrs	r3, r0, #2
10013316:	428b      	cmp	r3, r1
10013318:	d301      	bcc.n	1001331e <__aeabi_idiv+0xea>
1001331a:	008b      	lsls	r3, r1, #2
1001331c:	1ac0      	subs	r0, r0, r3
1001331e:	4152      	adcs	r2, r2
10013320:	0843      	lsrs	r3, r0, #1
10013322:	428b      	cmp	r3, r1
10013324:	d301      	bcc.n	1001332a <__aeabi_idiv+0xf6>
10013326:	004b      	lsls	r3, r1, #1
10013328:	1ac0      	subs	r0, r0, r3
1001332a:	4152      	adcs	r2, r2
1001332c:	1a41      	subs	r1, r0, r1
1001332e:	d200      	bcs.n	10013332 <__aeabi_idiv+0xfe>
10013330:	4601      	mov	r1, r0
10013332:	4152      	adcs	r2, r2
10013334:	4610      	mov	r0, r2
10013336:	4770      	bx	lr
10013338:	e05d      	b.n	100133f6 <__aeabi_idiv+0x1c2>
1001333a:	0fca      	lsrs	r2, r1, #31
1001333c:	d000      	beq.n	10013340 <__aeabi_idiv+0x10c>
1001333e:	4249      	negs	r1, r1
10013340:	1003      	asrs	r3, r0, #32
10013342:	d300      	bcc.n	10013346 <__aeabi_idiv+0x112>
10013344:	4240      	negs	r0, r0
10013346:	4053      	eors	r3, r2
10013348:	2200      	movs	r2, #0
1001334a:	469c      	mov	ip, r3
1001334c:	0903      	lsrs	r3, r0, #4
1001334e:	428b      	cmp	r3, r1
10013350:	d32d      	bcc.n	100133ae <__aeabi_idiv+0x17a>
10013352:	0a03      	lsrs	r3, r0, #8
10013354:	428b      	cmp	r3, r1
10013356:	d312      	bcc.n	1001337e <__aeabi_idiv+0x14a>
10013358:	22fc      	movs	r2, #252	; 0xfc
1001335a:	0189      	lsls	r1, r1, #6
1001335c:	ba12      	rev	r2, r2
1001335e:	0a03      	lsrs	r3, r0, #8
10013360:	428b      	cmp	r3, r1
10013362:	d30c      	bcc.n	1001337e <__aeabi_idiv+0x14a>
10013364:	0189      	lsls	r1, r1, #6
10013366:	1192      	asrs	r2, r2, #6
10013368:	428b      	cmp	r3, r1
1001336a:	d308      	bcc.n	1001337e <__aeabi_idiv+0x14a>
1001336c:	0189      	lsls	r1, r1, #6
1001336e:	1192      	asrs	r2, r2, #6
10013370:	428b      	cmp	r3, r1
10013372:	d304      	bcc.n	1001337e <__aeabi_idiv+0x14a>
10013374:	0189      	lsls	r1, r1, #6
10013376:	d03a      	beq.n	100133ee <__aeabi_idiv+0x1ba>
10013378:	1192      	asrs	r2, r2, #6
1001337a:	e000      	b.n	1001337e <__aeabi_idiv+0x14a>
1001337c:	0989      	lsrs	r1, r1, #6
1001337e:	09c3      	lsrs	r3, r0, #7
10013380:	428b      	cmp	r3, r1
10013382:	d301      	bcc.n	10013388 <__aeabi_idiv+0x154>
10013384:	01cb      	lsls	r3, r1, #7
10013386:	1ac0      	subs	r0, r0, r3
10013388:	4152      	adcs	r2, r2
1001338a:	0983      	lsrs	r3, r0, #6
1001338c:	428b      	cmp	r3, r1
1001338e:	d301      	bcc.n	10013394 <__aeabi_idiv+0x160>
10013390:	018b      	lsls	r3, r1, #6
10013392:	1ac0      	subs	r0, r0, r3
10013394:	4152      	adcs	r2, r2
10013396:	0943      	lsrs	r3, r0, #5
10013398:	428b      	cmp	r3, r1
1001339a:	d301      	bcc.n	100133a0 <__aeabi_idiv+0x16c>
1001339c:	014b      	lsls	r3, r1, #5
1001339e:	1ac0      	subs	r0, r0, r3
100133a0:	4152      	adcs	r2, r2
100133a2:	0903      	lsrs	r3, r0, #4
100133a4:	428b      	cmp	r3, r1
100133a6:	d301      	bcc.n	100133ac <__aeabi_idiv+0x178>
100133a8:	010b      	lsls	r3, r1, #4
100133aa:	1ac0      	subs	r0, r0, r3
100133ac:	4152      	adcs	r2, r2
100133ae:	08c3      	lsrs	r3, r0, #3
100133b0:	428b      	cmp	r3, r1
100133b2:	d301      	bcc.n	100133b8 <__aeabi_idiv+0x184>
100133b4:	00cb      	lsls	r3, r1, #3
100133b6:	1ac0      	subs	r0, r0, r3
100133b8:	4152      	adcs	r2, r2
100133ba:	0883      	lsrs	r3, r0, #2
100133bc:	428b      	cmp	r3, r1
100133be:	d301      	bcc.n	100133c4 <__aeabi_idiv+0x190>
100133c0:	008b      	lsls	r3, r1, #2
100133c2:	1ac0      	subs	r0, r0, r3
100133c4:	4152      	adcs	r2, r2
100133c6:	d2d9      	bcs.n	1001337c <__aeabi_idiv+0x148>
100133c8:	0843      	lsrs	r3, r0, #1
100133ca:	428b      	cmp	r3, r1
100133cc:	d301      	bcc.n	100133d2 <__aeabi_idiv+0x19e>
100133ce:	004b      	lsls	r3, r1, #1
100133d0:	1ac0      	subs	r0, r0, r3
100133d2:	4152      	adcs	r2, r2
100133d4:	1a41      	subs	r1, r0, r1
100133d6:	d200      	bcs.n	100133da <__aeabi_idiv+0x1a6>
100133d8:	4601      	mov	r1, r0
100133da:	4663      	mov	r3, ip
100133dc:	4152      	adcs	r2, r2
100133de:	105b      	asrs	r3, r3, #1
100133e0:	4610      	mov	r0, r2
100133e2:	d301      	bcc.n	100133e8 <__aeabi_idiv+0x1b4>
100133e4:	4240      	negs	r0, r0
100133e6:	2b00      	cmp	r3, #0
100133e8:	d500      	bpl.n	100133ec <__aeabi_idiv+0x1b8>
100133ea:	4249      	negs	r1, r1
100133ec:	4770      	bx	lr
100133ee:	4663      	mov	r3, ip
100133f0:	105b      	asrs	r3, r3, #1
100133f2:	d300      	bcc.n	100133f6 <__aeabi_idiv+0x1c2>
100133f4:	4240      	negs	r0, r0
100133f6:	b501      	push	{r0, lr}
100133f8:	2000      	movs	r0, #0
100133fa:	f000 f805 	bl	10013408 <__aeabi_idiv0>
100133fe:	bd02      	pop	{r1, pc}

10013400 <__aeabi_idivmod>:
10013400:	2900      	cmp	r1, #0
10013402:	d0f8      	beq.n	100133f6 <__aeabi_idiv+0x1c2>
10013404:	e716      	b.n	10013234 <__aeabi_idiv>
10013406:	4770      	bx	lr

10013408 <__aeabi_idiv0>:
10013408:	4770      	bx	lr
1001340a:	46c0      	nop			; (mov r8, r8)

1001340c <__aeabi_cdrcmple>:
1001340c:	4684      	mov	ip, r0
1001340e:	1c10      	adds	r0, r2, #0
10013410:	4662      	mov	r2, ip
10013412:	468c      	mov	ip, r1
10013414:	1c19      	adds	r1, r3, #0
10013416:	4663      	mov	r3, ip
10013418:	e000      	b.n	1001341c <__aeabi_cdcmpeq>
1001341a:	46c0      	nop			; (mov r8, r8)

1001341c <__aeabi_cdcmpeq>:
1001341c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
1001341e:	f000 fff5 	bl	1001440c <__ledf2>
10013422:	2800      	cmp	r0, #0
10013424:	d401      	bmi.n	1001342a <__aeabi_cdcmpeq+0xe>
10013426:	2100      	movs	r1, #0
10013428:	42c8      	cmn	r0, r1
1001342a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

1001342c <__aeabi_dcmpeq>:
1001342c:	b510      	push	{r4, lr}
1001342e:	f000 ff49 	bl	100142c4 <__eqdf2>
10013432:	4240      	negs	r0, r0
10013434:	3001      	adds	r0, #1
10013436:	bd10      	pop	{r4, pc}

10013438 <__aeabi_dcmplt>:
10013438:	b510      	push	{r4, lr}
1001343a:	f000 ffe7 	bl	1001440c <__ledf2>
1001343e:	2800      	cmp	r0, #0
10013440:	db01      	blt.n	10013446 <__aeabi_dcmplt+0xe>
10013442:	2000      	movs	r0, #0
10013444:	bd10      	pop	{r4, pc}
10013446:	2001      	movs	r0, #1
10013448:	bd10      	pop	{r4, pc}
1001344a:	46c0      	nop			; (mov r8, r8)

1001344c <__aeabi_dcmple>:
1001344c:	b510      	push	{r4, lr}
1001344e:	f000 ffdd 	bl	1001440c <__ledf2>
10013452:	2800      	cmp	r0, #0
10013454:	dd01      	ble.n	1001345a <__aeabi_dcmple+0xe>
10013456:	2000      	movs	r0, #0
10013458:	bd10      	pop	{r4, pc}
1001345a:	2001      	movs	r0, #1
1001345c:	bd10      	pop	{r4, pc}
1001345e:	46c0      	nop			; (mov r8, r8)

10013460 <__aeabi_dcmpgt>:
10013460:	b510      	push	{r4, lr}
10013462:	f000 ff6f 	bl	10014344 <__gedf2>
10013466:	2800      	cmp	r0, #0
10013468:	dc01      	bgt.n	1001346e <__aeabi_dcmpgt+0xe>
1001346a:	2000      	movs	r0, #0
1001346c:	bd10      	pop	{r4, pc}
1001346e:	2001      	movs	r0, #1
10013470:	bd10      	pop	{r4, pc}
10013472:	46c0      	nop			; (mov r8, r8)

10013474 <__aeabi_dcmpge>:
10013474:	b510      	push	{r4, lr}
10013476:	f000 ff65 	bl	10014344 <__gedf2>
1001347a:	2800      	cmp	r0, #0
1001347c:	da01      	bge.n	10013482 <__aeabi_dcmpge+0xe>
1001347e:	2000      	movs	r0, #0
10013480:	bd10      	pop	{r4, pc}
10013482:	2001      	movs	r0, #1
10013484:	bd10      	pop	{r4, pc}
10013486:	46c0      	nop			; (mov r8, r8)

10013488 <__aeabi_cfrcmple>:
10013488:	4684      	mov	ip, r0
1001348a:	1c08      	adds	r0, r1, #0
1001348c:	4661      	mov	r1, ip
1001348e:	e7ff      	b.n	10013490 <__aeabi_cfcmpeq>

10013490 <__aeabi_cfcmpeq>:
10013490:	b51f      	push	{r0, r1, r2, r3, r4, lr}
10013492:	f000 fb91 	bl	10013bb8 <__lesf2>
10013496:	2800      	cmp	r0, #0
10013498:	d401      	bmi.n	1001349e <__aeabi_cfcmpeq+0xe>
1001349a:	2100      	movs	r1, #0
1001349c:	42c8      	cmn	r0, r1
1001349e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

100134a0 <__aeabi_fcmpeq>:
100134a0:	b510      	push	{r4, lr}
100134a2:	f000 fb1d 	bl	10013ae0 <__eqsf2>
100134a6:	4240      	negs	r0, r0
100134a8:	3001      	adds	r0, #1
100134aa:	bd10      	pop	{r4, pc}

100134ac <__aeabi_fcmplt>:
100134ac:	b510      	push	{r4, lr}
100134ae:	f000 fb83 	bl	10013bb8 <__lesf2>
100134b2:	2800      	cmp	r0, #0
100134b4:	db01      	blt.n	100134ba <__aeabi_fcmplt+0xe>
100134b6:	2000      	movs	r0, #0
100134b8:	bd10      	pop	{r4, pc}
100134ba:	2001      	movs	r0, #1
100134bc:	bd10      	pop	{r4, pc}
100134be:	46c0      	nop			; (mov r8, r8)

100134c0 <__aeabi_fcmple>:
100134c0:	b510      	push	{r4, lr}
100134c2:	f000 fb79 	bl	10013bb8 <__lesf2>
100134c6:	2800      	cmp	r0, #0
100134c8:	dd01      	ble.n	100134ce <__aeabi_fcmple+0xe>
100134ca:	2000      	movs	r0, #0
100134cc:	bd10      	pop	{r4, pc}
100134ce:	2001      	movs	r0, #1
100134d0:	bd10      	pop	{r4, pc}
100134d2:	46c0      	nop			; (mov r8, r8)

100134d4 <__aeabi_fcmpgt>:
100134d4:	b510      	push	{r4, lr}
100134d6:	f000 fb2b 	bl	10013b30 <__gesf2>
100134da:	2800      	cmp	r0, #0
100134dc:	dc01      	bgt.n	100134e2 <__aeabi_fcmpgt+0xe>
100134de:	2000      	movs	r0, #0
100134e0:	bd10      	pop	{r4, pc}
100134e2:	2001      	movs	r0, #1
100134e4:	bd10      	pop	{r4, pc}
100134e6:	46c0      	nop			; (mov r8, r8)

100134e8 <__aeabi_fcmpge>:
100134e8:	b510      	push	{r4, lr}
100134ea:	f000 fb21 	bl	10013b30 <__gesf2>
100134ee:	2800      	cmp	r0, #0
100134f0:	da01      	bge.n	100134f6 <__aeabi_fcmpge+0xe>
100134f2:	2000      	movs	r0, #0
100134f4:	bd10      	pop	{r4, pc}
100134f6:	2001      	movs	r0, #1
100134f8:	bd10      	pop	{r4, pc}
100134fa:	46c0      	nop			; (mov r8, r8)

100134fc <__aeabi_lmul>:
100134fc:	b5f0      	push	{r4, r5, r6, r7, lr}
100134fe:	464f      	mov	r7, r9
10013500:	4646      	mov	r6, r8
10013502:	b4c0      	push	{r6, r7}
10013504:	0416      	lsls	r6, r2, #16
10013506:	0c36      	lsrs	r6, r6, #16
10013508:	4699      	mov	r9, r3
1001350a:	0033      	movs	r3, r6
1001350c:	0405      	lsls	r5, r0, #16
1001350e:	0c2c      	lsrs	r4, r5, #16
10013510:	0c07      	lsrs	r7, r0, #16
10013512:	0c15      	lsrs	r5, r2, #16
10013514:	4363      	muls	r3, r4
10013516:	437e      	muls	r6, r7
10013518:	436f      	muls	r7, r5
1001351a:	4365      	muls	r5, r4
1001351c:	0c1c      	lsrs	r4, r3, #16
1001351e:	19ad      	adds	r5, r5, r6
10013520:	1964      	adds	r4, r4, r5
10013522:	469c      	mov	ip, r3
10013524:	42a6      	cmp	r6, r4
10013526:	d903      	bls.n	10013530 <__aeabi_lmul+0x34>
10013528:	2380      	movs	r3, #128	; 0x80
1001352a:	025b      	lsls	r3, r3, #9
1001352c:	4698      	mov	r8, r3
1001352e:	4447      	add	r7, r8
10013530:	4663      	mov	r3, ip
10013532:	0c25      	lsrs	r5, r4, #16
10013534:	19ef      	adds	r7, r5, r7
10013536:	041d      	lsls	r5, r3, #16
10013538:	464b      	mov	r3, r9
1001353a:	434a      	muls	r2, r1
1001353c:	4343      	muls	r3, r0
1001353e:	0c2d      	lsrs	r5, r5, #16
10013540:	0424      	lsls	r4, r4, #16
10013542:	1964      	adds	r4, r4, r5
10013544:	1899      	adds	r1, r3, r2
10013546:	19c9      	adds	r1, r1, r7
10013548:	0020      	movs	r0, r4
1001354a:	bc0c      	pop	{r2, r3}
1001354c:	4690      	mov	r8, r2
1001354e:	4699      	mov	r9, r3
10013550:	bdf0      	pop	{r4, r5, r6, r7, pc}
10013552:	46c0      	nop			; (mov r8, r8)

10013554 <__aeabi_f2uiz>:
10013554:	219e      	movs	r1, #158	; 0x9e
10013556:	b510      	push	{r4, lr}
10013558:	05c9      	lsls	r1, r1, #23
1001355a:	1c04      	adds	r4, r0, #0
1001355c:	f7ff ffc4 	bl	100134e8 <__aeabi_fcmpge>
10013560:	2800      	cmp	r0, #0
10013562:	d103      	bne.n	1001356c <__aeabi_f2uiz+0x18>
10013564:	1c20      	adds	r0, r4, #0
10013566:	f000 fe05 	bl	10014174 <__aeabi_f2iz>
1001356a:	bd10      	pop	{r4, pc}
1001356c:	219e      	movs	r1, #158	; 0x9e
1001356e:	1c20      	adds	r0, r4, #0
10013570:	05c9      	lsls	r1, r1, #23
10013572:	f000 fc79 	bl	10013e68 <__aeabi_fsub>
10013576:	f000 fdfd 	bl	10014174 <__aeabi_f2iz>
1001357a:	2380      	movs	r3, #128	; 0x80
1001357c:	061b      	lsls	r3, r3, #24
1001357e:	469c      	mov	ip, r3
10013580:	4460      	add	r0, ip
10013582:	e7f2      	b.n	1001356a <__aeabi_f2uiz+0x16>

10013584 <__aeabi_d2uiz>:
10013584:	b570      	push	{r4, r5, r6, lr}
10013586:	2200      	movs	r2, #0
10013588:	4b0c      	ldr	r3, [pc, #48]	; (100135bc <__aeabi_d2uiz+0x38>)
1001358a:	0004      	movs	r4, r0
1001358c:	000d      	movs	r5, r1
1001358e:	f7ff ff71 	bl	10013474 <__aeabi_dcmpge>
10013592:	2800      	cmp	r0, #0
10013594:	d104      	bne.n	100135a0 <__aeabi_d2uiz+0x1c>
10013596:	0020      	movs	r0, r4
10013598:	0029      	movs	r1, r5
1001359a:	f001 fd6f 	bl	1001507c <__aeabi_d2iz>
1001359e:	bd70      	pop	{r4, r5, r6, pc}
100135a0:	4b06      	ldr	r3, [pc, #24]	; (100135bc <__aeabi_d2uiz+0x38>)
100135a2:	2200      	movs	r2, #0
100135a4:	0020      	movs	r0, r4
100135a6:	0029      	movs	r1, r5
100135a8:	f001 fa14 	bl	100149d4 <__aeabi_dsub>
100135ac:	f001 fd66 	bl	1001507c <__aeabi_d2iz>
100135b0:	2380      	movs	r3, #128	; 0x80
100135b2:	061b      	lsls	r3, r3, #24
100135b4:	469c      	mov	ip, r3
100135b6:	4460      	add	r0, ip
100135b8:	e7f1      	b.n	1001359e <__aeabi_d2uiz+0x1a>
100135ba:	46c0      	nop			; (mov r8, r8)
100135bc:	41e00000 	.word	0x41e00000

100135c0 <__aeabi_fadd>:
100135c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100135c2:	024a      	lsls	r2, r1, #9
100135c4:	0243      	lsls	r3, r0, #9
100135c6:	0044      	lsls	r4, r0, #1
100135c8:	004e      	lsls	r6, r1, #1
100135ca:	0fc5      	lsrs	r5, r0, #31
100135cc:	0e24      	lsrs	r4, r4, #24
100135ce:	0028      	movs	r0, r5
100135d0:	099b      	lsrs	r3, r3, #6
100135d2:	0e36      	lsrs	r6, r6, #24
100135d4:	0fc9      	lsrs	r1, r1, #31
100135d6:	0992      	lsrs	r2, r2, #6
100135d8:	428d      	cmp	r5, r1
100135da:	d059      	beq.n	10013690 <__aeabi_fadd+0xd0>
100135dc:	1ba0      	subs	r0, r4, r6
100135de:	2800      	cmp	r0, #0
100135e0:	dc00      	bgt.n	100135e4 <__aeabi_fadd+0x24>
100135e2:	e08d      	b.n	10013700 <__aeabi_fadd+0x140>
100135e4:	2e00      	cmp	r6, #0
100135e6:	d11a      	bne.n	1001361e <__aeabi_fadd+0x5e>
100135e8:	2a00      	cmp	r2, #0
100135ea:	d000      	beq.n	100135ee <__aeabi_fadd+0x2e>
100135ec:	e079      	b.n	100136e2 <__aeabi_fadd+0x122>
100135ee:	075a      	lsls	r2, r3, #29
100135f0:	d004      	beq.n	100135fc <__aeabi_fadd+0x3c>
100135f2:	220f      	movs	r2, #15
100135f4:	401a      	ands	r2, r3
100135f6:	2a04      	cmp	r2, #4
100135f8:	d000      	beq.n	100135fc <__aeabi_fadd+0x3c>
100135fa:	3304      	adds	r3, #4
100135fc:	015a      	lsls	r2, r3, #5
100135fe:	d538      	bpl.n	10013672 <__aeabi_fadd+0xb2>
10013600:	3401      	adds	r4, #1
10013602:	2cff      	cmp	r4, #255	; 0xff
10013604:	d100      	bne.n	10013608 <__aeabi_fadd+0x48>
10013606:	e089      	b.n	1001371c <__aeabi_fadd+0x15c>
10013608:	0028      	movs	r0, r5
1001360a:	019b      	lsls	r3, r3, #6
1001360c:	0a5b      	lsrs	r3, r3, #9
1001360e:	b2e4      	uxtb	r4, r4
10013610:	025b      	lsls	r3, r3, #9
10013612:	05e4      	lsls	r4, r4, #23
10013614:	0a5b      	lsrs	r3, r3, #9
10013616:	4323      	orrs	r3, r4
10013618:	07c0      	lsls	r0, r0, #31
1001361a:	4318      	orrs	r0, r3
1001361c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1001361e:	2cff      	cmp	r4, #255	; 0xff
10013620:	d0e5      	beq.n	100135ee <__aeabi_fadd+0x2e>
10013622:	2180      	movs	r1, #128	; 0x80
10013624:	04c9      	lsls	r1, r1, #19
10013626:	430a      	orrs	r2, r1
10013628:	281b      	cmp	r0, #27
1001362a:	dd00      	ble.n	1001362e <__aeabi_fadd+0x6e>
1001362c:	e089      	b.n	10013742 <__aeabi_fadd+0x182>
1001362e:	0016      	movs	r6, r2
10013630:	2120      	movs	r1, #32
10013632:	40c6      	lsrs	r6, r0
10013634:	1a08      	subs	r0, r1, r0
10013636:	4082      	lsls	r2, r0
10013638:	1e51      	subs	r1, r2, #1
1001363a:	418a      	sbcs	r2, r1
1001363c:	4332      	orrs	r2, r6
1001363e:	1a9b      	subs	r3, r3, r2
10013640:	015a      	lsls	r2, r3, #5
10013642:	d514      	bpl.n	1001366e <__aeabi_fadd+0xae>
10013644:	019b      	lsls	r3, r3, #6
10013646:	099e      	lsrs	r6, r3, #6
10013648:	0030      	movs	r0, r6
1001364a:	f001 fd85 	bl	10015158 <__clzsi2>
1001364e:	3805      	subs	r0, #5
10013650:	4086      	lsls	r6, r0
10013652:	4284      	cmp	r4, r0
10013654:	dc65      	bgt.n	10013722 <__aeabi_fadd+0x162>
10013656:	1b04      	subs	r4, r0, r4
10013658:	0033      	movs	r3, r6
1001365a:	2020      	movs	r0, #32
1001365c:	3401      	adds	r4, #1
1001365e:	40e3      	lsrs	r3, r4
10013660:	1b04      	subs	r4, r0, r4
10013662:	40a6      	lsls	r6, r4
10013664:	1e72      	subs	r2, r6, #1
10013666:	4196      	sbcs	r6, r2
10013668:	2400      	movs	r4, #0
1001366a:	4333      	orrs	r3, r6
1001366c:	e7bf      	b.n	100135ee <__aeabi_fadd+0x2e>
1001366e:	075a      	lsls	r2, r3, #29
10013670:	d1bf      	bne.n	100135f2 <__aeabi_fadd+0x32>
10013672:	08df      	lsrs	r7, r3, #3
10013674:	0028      	movs	r0, r5
10013676:	2cff      	cmp	r4, #255	; 0xff
10013678:	d12f      	bne.n	100136da <__aeabi_fadd+0x11a>
1001367a:	2f00      	cmp	r7, #0
1001367c:	d100      	bne.n	10013680 <__aeabi_fadd+0xc0>
1001367e:	e087      	b.n	10013790 <__aeabi_fadd+0x1d0>
10013680:	2280      	movs	r2, #128	; 0x80
10013682:	03d2      	lsls	r2, r2, #15
10013684:	0013      	movs	r3, r2
10013686:	433b      	orrs	r3, r7
10013688:	025b      	lsls	r3, r3, #9
1001368a:	0a5b      	lsrs	r3, r3, #9
1001368c:	24ff      	movs	r4, #255	; 0xff
1001368e:	e7bf      	b.n	10013610 <__aeabi_fadd+0x50>
10013690:	1ba1      	subs	r1, r4, r6
10013692:	2900      	cmp	r1, #0
10013694:	dd49      	ble.n	1001372a <__aeabi_fadd+0x16a>
10013696:	2e00      	cmp	r6, #0
10013698:	d029      	beq.n	100136ee <__aeabi_fadd+0x12e>
1001369a:	2cff      	cmp	r4, #255	; 0xff
1001369c:	d0a7      	beq.n	100135ee <__aeabi_fadd+0x2e>
1001369e:	2680      	movs	r6, #128	; 0x80
100136a0:	04f6      	lsls	r6, r6, #19
100136a2:	4332      	orrs	r2, r6
100136a4:	291b      	cmp	r1, #27
100136a6:	dd00      	ble.n	100136aa <__aeabi_fadd+0xea>
100136a8:	e08d      	b.n	100137c6 <__aeabi_fadd+0x206>
100136aa:	0017      	movs	r7, r2
100136ac:	2620      	movs	r6, #32
100136ae:	40cf      	lsrs	r7, r1
100136b0:	1a71      	subs	r1, r6, r1
100136b2:	408a      	lsls	r2, r1
100136b4:	1e51      	subs	r1, r2, #1
100136b6:	418a      	sbcs	r2, r1
100136b8:	433a      	orrs	r2, r7
100136ba:	189b      	adds	r3, r3, r2
100136bc:	015a      	lsls	r2, r3, #5
100136be:	d5d6      	bpl.n	1001366e <__aeabi_fadd+0xae>
100136c0:	3401      	adds	r4, #1
100136c2:	2cff      	cmp	r4, #255	; 0xff
100136c4:	d064      	beq.n	10013790 <__aeabi_fadd+0x1d0>
100136c6:	2201      	movs	r2, #1
100136c8:	4976      	ldr	r1, [pc, #472]	; (100138a4 <__aeabi_fadd+0x2e4>)
100136ca:	401a      	ands	r2, r3
100136cc:	085b      	lsrs	r3, r3, #1
100136ce:	400b      	ands	r3, r1
100136d0:	4313      	orrs	r3, r2
100136d2:	e78c      	b.n	100135ee <__aeabi_fadd+0x2e>
100136d4:	1e03      	subs	r3, r0, #0
100136d6:	d1ca      	bne.n	1001366e <__aeabi_fadd+0xae>
100136d8:	2000      	movs	r0, #0
100136da:	027b      	lsls	r3, r7, #9
100136dc:	0a5b      	lsrs	r3, r3, #9
100136de:	b2e4      	uxtb	r4, r4
100136e0:	e796      	b.n	10013610 <__aeabi_fadd+0x50>
100136e2:	3801      	subs	r0, #1
100136e4:	2800      	cmp	r0, #0
100136e6:	d0aa      	beq.n	1001363e <__aeabi_fadd+0x7e>
100136e8:	2cff      	cmp	r4, #255	; 0xff
100136ea:	d19d      	bne.n	10013628 <__aeabi_fadd+0x68>
100136ec:	e77f      	b.n	100135ee <__aeabi_fadd+0x2e>
100136ee:	2a00      	cmp	r2, #0
100136f0:	d100      	bne.n	100136f4 <__aeabi_fadd+0x134>
100136f2:	e77c      	b.n	100135ee <__aeabi_fadd+0x2e>
100136f4:	3901      	subs	r1, #1
100136f6:	2900      	cmp	r1, #0
100136f8:	d0df      	beq.n	100136ba <__aeabi_fadd+0xfa>
100136fa:	2cff      	cmp	r4, #255	; 0xff
100136fc:	d1d2      	bne.n	100136a4 <__aeabi_fadd+0xe4>
100136fe:	e776      	b.n	100135ee <__aeabi_fadd+0x2e>
10013700:	2800      	cmp	r0, #0
10013702:	d120      	bne.n	10013746 <__aeabi_fadd+0x186>
10013704:	1c60      	adds	r0, r4, #1
10013706:	b2c0      	uxtb	r0, r0
10013708:	2801      	cmp	r0, #1
1001370a:	dd53      	ble.n	100137b4 <__aeabi_fadd+0x1f4>
1001370c:	2780      	movs	r7, #128	; 0x80
1001370e:	1a9e      	subs	r6, r3, r2
10013710:	04ff      	lsls	r7, r7, #19
10013712:	4037      	ands	r7, r6
10013714:	d02f      	beq.n	10013776 <__aeabi_fadd+0x1b6>
10013716:	1ad6      	subs	r6, r2, r3
10013718:	000d      	movs	r5, r1
1001371a:	e795      	b.n	10013648 <__aeabi_fadd+0x88>
1001371c:	0028      	movs	r0, r5
1001371e:	2300      	movs	r3, #0
10013720:	e776      	b.n	10013610 <__aeabi_fadd+0x50>
10013722:	4b61      	ldr	r3, [pc, #388]	; (100138a8 <__aeabi_fadd+0x2e8>)
10013724:	1a24      	subs	r4, r4, r0
10013726:	4033      	ands	r3, r6
10013728:	e761      	b.n	100135ee <__aeabi_fadd+0x2e>
1001372a:	2900      	cmp	r1, #0
1001372c:	d14d      	bne.n	100137ca <__aeabi_fadd+0x20a>
1001372e:	1c61      	adds	r1, r4, #1
10013730:	b2ce      	uxtb	r6, r1
10013732:	2e01      	cmp	r6, #1
10013734:	dd2f      	ble.n	10013796 <__aeabi_fadd+0x1d6>
10013736:	29ff      	cmp	r1, #255	; 0xff
10013738:	d02a      	beq.n	10013790 <__aeabi_fadd+0x1d0>
1001373a:	189b      	adds	r3, r3, r2
1001373c:	085b      	lsrs	r3, r3, #1
1001373e:	000c      	movs	r4, r1
10013740:	e755      	b.n	100135ee <__aeabi_fadd+0x2e>
10013742:	2201      	movs	r2, #1
10013744:	e77b      	b.n	1001363e <__aeabi_fadd+0x7e>
10013746:	2c00      	cmp	r4, #0
10013748:	d11b      	bne.n	10013782 <__aeabi_fadd+0x1c2>
1001374a:	2b00      	cmp	r3, #0
1001374c:	d05b      	beq.n	10013806 <__aeabi_fadd+0x246>
1001374e:	43c0      	mvns	r0, r0
10013750:	2800      	cmp	r0, #0
10013752:	d00c      	beq.n	1001376e <__aeabi_fadd+0x1ae>
10013754:	2eff      	cmp	r6, #255	; 0xff
10013756:	d07e      	beq.n	10013856 <__aeabi_fadd+0x296>
10013758:	281b      	cmp	r0, #27
1001375a:	dd00      	ble.n	1001375e <__aeabi_fadd+0x19e>
1001375c:	e092      	b.n	10013884 <__aeabi_fadd+0x2c4>
1001375e:	001d      	movs	r5, r3
10013760:	2420      	movs	r4, #32
10013762:	40c5      	lsrs	r5, r0
10013764:	1a20      	subs	r0, r4, r0
10013766:	4083      	lsls	r3, r0
10013768:	1e58      	subs	r0, r3, #1
1001376a:	4183      	sbcs	r3, r0
1001376c:	432b      	orrs	r3, r5
1001376e:	1ad3      	subs	r3, r2, r3
10013770:	0034      	movs	r4, r6
10013772:	000d      	movs	r5, r1
10013774:	e764      	b.n	10013640 <__aeabi_fadd+0x80>
10013776:	2e00      	cmp	r6, #0
10013778:	d000      	beq.n	1001377c <__aeabi_fadd+0x1bc>
1001377a:	e765      	b.n	10013648 <__aeabi_fadd+0x88>
1001377c:	2000      	movs	r0, #0
1001377e:	2400      	movs	r4, #0
10013780:	e7ab      	b.n	100136da <__aeabi_fadd+0x11a>
10013782:	2eff      	cmp	r6, #255	; 0xff
10013784:	d067      	beq.n	10013856 <__aeabi_fadd+0x296>
10013786:	2480      	movs	r4, #128	; 0x80
10013788:	04e4      	lsls	r4, r4, #19
1001378a:	4240      	negs	r0, r0
1001378c:	4323      	orrs	r3, r4
1001378e:	e7e3      	b.n	10013758 <__aeabi_fadd+0x198>
10013790:	24ff      	movs	r4, #255	; 0xff
10013792:	2300      	movs	r3, #0
10013794:	e73c      	b.n	10013610 <__aeabi_fadd+0x50>
10013796:	2c00      	cmp	r4, #0
10013798:	d161      	bne.n	1001385e <__aeabi_fadd+0x29e>
1001379a:	2b00      	cmp	r3, #0
1001379c:	d07e      	beq.n	1001389c <__aeabi_fadd+0x2dc>
1001379e:	2a00      	cmp	r2, #0
100137a0:	d100      	bne.n	100137a4 <__aeabi_fadd+0x1e4>
100137a2:	e724      	b.n	100135ee <__aeabi_fadd+0x2e>
100137a4:	189b      	adds	r3, r3, r2
100137a6:	015a      	lsls	r2, r3, #5
100137a8:	d400      	bmi.n	100137ac <__aeabi_fadd+0x1ec>
100137aa:	e760      	b.n	1001366e <__aeabi_fadd+0xae>
100137ac:	4a3e      	ldr	r2, [pc, #248]	; (100138a8 <__aeabi_fadd+0x2e8>)
100137ae:	000c      	movs	r4, r1
100137b0:	4013      	ands	r3, r2
100137b2:	e71c      	b.n	100135ee <__aeabi_fadd+0x2e>
100137b4:	2c00      	cmp	r4, #0
100137b6:	d11e      	bne.n	100137f6 <__aeabi_fadd+0x236>
100137b8:	2b00      	cmp	r3, #0
100137ba:	d12f      	bne.n	1001381c <__aeabi_fadd+0x25c>
100137bc:	2a00      	cmp	r2, #0
100137be:	d066      	beq.n	1001388e <__aeabi_fadd+0x2ce>
100137c0:	0013      	movs	r3, r2
100137c2:	000d      	movs	r5, r1
100137c4:	e713      	b.n	100135ee <__aeabi_fadd+0x2e>
100137c6:	2201      	movs	r2, #1
100137c8:	e777      	b.n	100136ba <__aeabi_fadd+0xfa>
100137ca:	2c00      	cmp	r4, #0
100137cc:	d11f      	bne.n	1001380e <__aeabi_fadd+0x24e>
100137ce:	2b00      	cmp	r3, #0
100137d0:	d05a      	beq.n	10013888 <__aeabi_fadd+0x2c8>
100137d2:	43c9      	mvns	r1, r1
100137d4:	2900      	cmp	r1, #0
100137d6:	d00b      	beq.n	100137f0 <__aeabi_fadd+0x230>
100137d8:	2eff      	cmp	r6, #255	; 0xff
100137da:	d050      	beq.n	1001387e <__aeabi_fadd+0x2be>
100137dc:	291b      	cmp	r1, #27
100137de:	dc5f      	bgt.n	100138a0 <__aeabi_fadd+0x2e0>
100137e0:	001f      	movs	r7, r3
100137e2:	2420      	movs	r4, #32
100137e4:	40cf      	lsrs	r7, r1
100137e6:	1a61      	subs	r1, r4, r1
100137e8:	408b      	lsls	r3, r1
100137ea:	1e59      	subs	r1, r3, #1
100137ec:	418b      	sbcs	r3, r1
100137ee:	433b      	orrs	r3, r7
100137f0:	189b      	adds	r3, r3, r2
100137f2:	0034      	movs	r4, r6
100137f4:	e762      	b.n	100136bc <__aeabi_fadd+0xfc>
100137f6:	2b00      	cmp	r3, #0
100137f8:	d11c      	bne.n	10013834 <__aeabi_fadd+0x274>
100137fa:	2a00      	cmp	r2, #0
100137fc:	d04a      	beq.n	10013894 <__aeabi_fadd+0x2d4>
100137fe:	0013      	movs	r3, r2
10013800:	000d      	movs	r5, r1
10013802:	24ff      	movs	r4, #255	; 0xff
10013804:	e6f3      	b.n	100135ee <__aeabi_fadd+0x2e>
10013806:	0013      	movs	r3, r2
10013808:	0034      	movs	r4, r6
1001380a:	000d      	movs	r5, r1
1001380c:	e6ef      	b.n	100135ee <__aeabi_fadd+0x2e>
1001380e:	2eff      	cmp	r6, #255	; 0xff
10013810:	d035      	beq.n	1001387e <__aeabi_fadd+0x2be>
10013812:	2480      	movs	r4, #128	; 0x80
10013814:	04e4      	lsls	r4, r4, #19
10013816:	4249      	negs	r1, r1
10013818:	4323      	orrs	r3, r4
1001381a:	e7df      	b.n	100137dc <__aeabi_fadd+0x21c>
1001381c:	2a00      	cmp	r2, #0
1001381e:	d100      	bne.n	10013822 <__aeabi_fadd+0x262>
10013820:	e6e5      	b.n	100135ee <__aeabi_fadd+0x2e>
10013822:	2780      	movs	r7, #128	; 0x80
10013824:	1a98      	subs	r0, r3, r2
10013826:	04ff      	lsls	r7, r7, #19
10013828:	4007      	ands	r7, r0
1001382a:	d100      	bne.n	1001382e <__aeabi_fadd+0x26e>
1001382c:	e752      	b.n	100136d4 <__aeabi_fadd+0x114>
1001382e:	1ad3      	subs	r3, r2, r3
10013830:	000d      	movs	r5, r1
10013832:	e6dc      	b.n	100135ee <__aeabi_fadd+0x2e>
10013834:	24ff      	movs	r4, #255	; 0xff
10013836:	2a00      	cmp	r2, #0
10013838:	d100      	bne.n	1001383c <__aeabi_fadd+0x27c>
1001383a:	e6d8      	b.n	100135ee <__aeabi_fadd+0x2e>
1001383c:	2080      	movs	r0, #128	; 0x80
1001383e:	08db      	lsrs	r3, r3, #3
10013840:	03c0      	lsls	r0, r0, #15
10013842:	4203      	tst	r3, r0
10013844:	d004      	beq.n	10013850 <__aeabi_fadd+0x290>
10013846:	08d2      	lsrs	r2, r2, #3
10013848:	4202      	tst	r2, r0
1001384a:	d101      	bne.n	10013850 <__aeabi_fadd+0x290>
1001384c:	0013      	movs	r3, r2
1001384e:	000d      	movs	r5, r1
10013850:	00db      	lsls	r3, r3, #3
10013852:	24ff      	movs	r4, #255	; 0xff
10013854:	e6cb      	b.n	100135ee <__aeabi_fadd+0x2e>
10013856:	0013      	movs	r3, r2
10013858:	24ff      	movs	r4, #255	; 0xff
1001385a:	000d      	movs	r5, r1
1001385c:	e6c7      	b.n	100135ee <__aeabi_fadd+0x2e>
1001385e:	2b00      	cmp	r3, #0
10013860:	d00d      	beq.n	1001387e <__aeabi_fadd+0x2be>
10013862:	24ff      	movs	r4, #255	; 0xff
10013864:	2a00      	cmp	r2, #0
10013866:	d100      	bne.n	1001386a <__aeabi_fadd+0x2aa>
10013868:	e6c1      	b.n	100135ee <__aeabi_fadd+0x2e>
1001386a:	2180      	movs	r1, #128	; 0x80
1001386c:	08db      	lsrs	r3, r3, #3
1001386e:	03c9      	lsls	r1, r1, #15
10013870:	420b      	tst	r3, r1
10013872:	d0ed      	beq.n	10013850 <__aeabi_fadd+0x290>
10013874:	08d2      	lsrs	r2, r2, #3
10013876:	420a      	tst	r2, r1
10013878:	d1ea      	bne.n	10013850 <__aeabi_fadd+0x290>
1001387a:	0013      	movs	r3, r2
1001387c:	e7e8      	b.n	10013850 <__aeabi_fadd+0x290>
1001387e:	0013      	movs	r3, r2
10013880:	24ff      	movs	r4, #255	; 0xff
10013882:	e6b4      	b.n	100135ee <__aeabi_fadd+0x2e>
10013884:	2301      	movs	r3, #1
10013886:	e772      	b.n	1001376e <__aeabi_fadd+0x1ae>
10013888:	0013      	movs	r3, r2
1001388a:	0034      	movs	r4, r6
1001388c:	e6af      	b.n	100135ee <__aeabi_fadd+0x2e>
1001388e:	2700      	movs	r7, #0
10013890:	2000      	movs	r0, #0
10013892:	e722      	b.n	100136da <__aeabi_fadd+0x11a>
10013894:	2780      	movs	r7, #128	; 0x80
10013896:	2000      	movs	r0, #0
10013898:	03ff      	lsls	r7, r7, #15
1001389a:	e6f1      	b.n	10013680 <__aeabi_fadd+0xc0>
1001389c:	0013      	movs	r3, r2
1001389e:	e6a6      	b.n	100135ee <__aeabi_fadd+0x2e>
100138a0:	2301      	movs	r3, #1
100138a2:	e7a5      	b.n	100137f0 <__aeabi_fadd+0x230>
100138a4:	7dffffff 	.word	0x7dffffff
100138a8:	fbffffff 	.word	0xfbffffff

100138ac <__aeabi_fdiv>:
100138ac:	b5f0      	push	{r4, r5, r6, r7, lr}
100138ae:	4656      	mov	r6, sl
100138b0:	4644      	mov	r4, r8
100138b2:	465f      	mov	r7, fp
100138b4:	464d      	mov	r5, r9
100138b6:	b4f0      	push	{r4, r5, r6, r7}
100138b8:	0244      	lsls	r4, r0, #9
100138ba:	0046      	lsls	r6, r0, #1
100138bc:	0fc7      	lsrs	r7, r0, #31
100138be:	b083      	sub	sp, #12
100138c0:	4688      	mov	r8, r1
100138c2:	0a65      	lsrs	r5, r4, #9
100138c4:	0e36      	lsrs	r6, r6, #24
100138c6:	46ba      	mov	sl, r7
100138c8:	d03d      	beq.n	10013946 <__aeabi_fdiv+0x9a>
100138ca:	2eff      	cmp	r6, #255	; 0xff
100138cc:	d022      	beq.n	10013914 <__aeabi_fdiv+0x68>
100138ce:	2300      	movs	r3, #0
100138d0:	00ec      	lsls	r4, r5, #3
100138d2:	2580      	movs	r5, #128	; 0x80
100138d4:	4699      	mov	r9, r3
100138d6:	469b      	mov	fp, r3
100138d8:	04ed      	lsls	r5, r5, #19
100138da:	4325      	orrs	r5, r4
100138dc:	3e7f      	subs	r6, #127	; 0x7f
100138de:	4643      	mov	r3, r8
100138e0:	025c      	lsls	r4, r3, #9
100138e2:	0058      	lsls	r0, r3, #1
100138e4:	0fdb      	lsrs	r3, r3, #31
100138e6:	0a64      	lsrs	r4, r4, #9
100138e8:	0e00      	lsrs	r0, r0, #24
100138ea:	4698      	mov	r8, r3
100138ec:	d036      	beq.n	1001395c <__aeabi_fdiv+0xb0>
100138ee:	28ff      	cmp	r0, #255	; 0xff
100138f0:	d030      	beq.n	10013954 <__aeabi_fdiv+0xa8>
100138f2:	2380      	movs	r3, #128	; 0x80
100138f4:	2100      	movs	r1, #0
100138f6:	00e4      	lsls	r4, r4, #3
100138f8:	04db      	lsls	r3, r3, #19
100138fa:	431c      	orrs	r4, r3
100138fc:	387f      	subs	r0, #127	; 0x7f
100138fe:	1a30      	subs	r0, r6, r0
10013900:	9001      	str	r0, [sp, #4]
10013902:	4648      	mov	r0, r9
10013904:	4642      	mov	r2, r8
10013906:	4308      	orrs	r0, r1
10013908:	4e72      	ldr	r6, [pc, #456]	; (10013ad4 <__aeabi_fdiv+0x228>)
1001390a:	0080      	lsls	r0, r0, #2
1001390c:	5830      	ldr	r0, [r6, r0]
1001390e:	407a      	eors	r2, r7
10013910:	0013      	movs	r3, r2
10013912:	4687      	mov	pc, r0
10013914:	2d00      	cmp	r5, #0
10013916:	d144      	bne.n	100139a2 <__aeabi_fdiv+0xf6>
10013918:	2308      	movs	r3, #8
1001391a:	4699      	mov	r9, r3
1001391c:	3b06      	subs	r3, #6
1001391e:	469b      	mov	fp, r3
10013920:	e7dd      	b.n	100138de <__aeabi_fdiv+0x32>
10013922:	2201      	movs	r2, #1
10013924:	20ff      	movs	r0, #255	; 0xff
10013926:	2400      	movs	r4, #0
10013928:	401a      	ands	r2, r3
1001392a:	0264      	lsls	r4, r4, #9
1001392c:	05c3      	lsls	r3, r0, #23
1001392e:	0a64      	lsrs	r4, r4, #9
10013930:	07d2      	lsls	r2, r2, #31
10013932:	431c      	orrs	r4, r3
10013934:	4314      	orrs	r4, r2
10013936:	0020      	movs	r0, r4
10013938:	b003      	add	sp, #12
1001393a:	bc3c      	pop	{r2, r3, r4, r5}
1001393c:	4690      	mov	r8, r2
1001393e:	4699      	mov	r9, r3
10013940:	46a2      	mov	sl, r4
10013942:	46ab      	mov	fp, r5
10013944:	bdf0      	pop	{r4, r5, r6, r7, pc}
10013946:	2d00      	cmp	r5, #0
10013948:	d120      	bne.n	1001398c <__aeabi_fdiv+0xe0>
1001394a:	2304      	movs	r3, #4
1001394c:	4699      	mov	r9, r3
1001394e:	3b03      	subs	r3, #3
10013950:	469b      	mov	fp, r3
10013952:	e7c4      	b.n	100138de <__aeabi_fdiv+0x32>
10013954:	2c00      	cmp	r4, #0
10013956:	d117      	bne.n	10013988 <__aeabi_fdiv+0xdc>
10013958:	2102      	movs	r1, #2
1001395a:	e002      	b.n	10013962 <__aeabi_fdiv+0xb6>
1001395c:	2c00      	cmp	r4, #0
1001395e:	d10a      	bne.n	10013976 <__aeabi_fdiv+0xca>
10013960:	2101      	movs	r1, #1
10013962:	1a32      	subs	r2, r6, r0
10013964:	9201      	str	r2, [sp, #4]
10013966:	464a      	mov	r2, r9
10013968:	4643      	mov	r3, r8
1001396a:	430a      	orrs	r2, r1
1001396c:	485a      	ldr	r0, [pc, #360]	; (10013ad8 <__aeabi_fdiv+0x22c>)
1001396e:	0092      	lsls	r2, r2, #2
10013970:	5882      	ldr	r2, [r0, r2]
10013972:	407b      	eors	r3, r7
10013974:	4697      	mov	pc, r2
10013976:	0020      	movs	r0, r4
10013978:	f001 fbee 	bl	10015158 <__clzsi2>
1001397c:	1f43      	subs	r3, r0, #5
1001397e:	3076      	adds	r0, #118	; 0x76
10013980:	409c      	lsls	r4, r3
10013982:	4240      	negs	r0, r0
10013984:	2100      	movs	r1, #0
10013986:	e7ba      	b.n	100138fe <__aeabi_fdiv+0x52>
10013988:	2103      	movs	r1, #3
1001398a:	e7b8      	b.n	100138fe <__aeabi_fdiv+0x52>
1001398c:	0028      	movs	r0, r5
1001398e:	f001 fbe3 	bl	10015158 <__clzsi2>
10013992:	1f43      	subs	r3, r0, #5
10013994:	409d      	lsls	r5, r3
10013996:	2300      	movs	r3, #0
10013998:	3076      	adds	r0, #118	; 0x76
1001399a:	4246      	negs	r6, r0
1001399c:	4699      	mov	r9, r3
1001399e:	469b      	mov	fp, r3
100139a0:	e79d      	b.n	100138de <__aeabi_fdiv+0x32>
100139a2:	230c      	movs	r3, #12
100139a4:	4699      	mov	r9, r3
100139a6:	3b09      	subs	r3, #9
100139a8:	469b      	mov	fp, r3
100139aa:	e798      	b.n	100138de <__aeabi_fdiv+0x32>
100139ac:	2480      	movs	r4, #128	; 0x80
100139ae:	2200      	movs	r2, #0
100139b0:	03e4      	lsls	r4, r4, #15
100139b2:	20ff      	movs	r0, #255	; 0xff
100139b4:	e7b9      	b.n	1001392a <__aeabi_fdiv+0x7e>
100139b6:	2400      	movs	r4, #0
100139b8:	46c2      	mov	sl, r8
100139ba:	468b      	mov	fp, r1
100139bc:	465a      	mov	r2, fp
100139be:	4653      	mov	r3, sl
100139c0:	2a02      	cmp	r2, #2
100139c2:	d0ae      	beq.n	10013922 <__aeabi_fdiv+0x76>
100139c4:	2a03      	cmp	r2, #3
100139c6:	d07d      	beq.n	10013ac4 <__aeabi_fdiv+0x218>
100139c8:	2a01      	cmp	r2, #1
100139ca:	d131      	bne.n	10013a30 <__aeabi_fdiv+0x184>
100139cc:	2201      	movs	r2, #1
100139ce:	2000      	movs	r0, #0
100139d0:	401a      	ands	r2, r3
100139d2:	2400      	movs	r4, #0
100139d4:	e7a9      	b.n	1001392a <__aeabi_fdiv+0x7e>
100139d6:	2201      	movs	r2, #1
100139d8:	1a10      	subs	r0, r2, r0
100139da:	281b      	cmp	r0, #27
100139dc:	dd56      	ble.n	10013a8c <__aeabi_fdiv+0x1e0>
100139de:	401a      	ands	r2, r3
100139e0:	2000      	movs	r0, #0
100139e2:	2400      	movs	r4, #0
100139e4:	e7a1      	b.n	1001392a <__aeabi_fdiv+0x7e>
100139e6:	2380      	movs	r3, #128	; 0x80
100139e8:	03db      	lsls	r3, r3, #15
100139ea:	421d      	tst	r5, r3
100139ec:	d14b      	bne.n	10013a86 <__aeabi_fdiv+0x1da>
100139ee:	2380      	movs	r3, #128	; 0x80
100139f0:	03db      	lsls	r3, r3, #15
100139f2:	432b      	orrs	r3, r5
100139f4:	025c      	lsls	r4, r3, #9
100139f6:	0a64      	lsrs	r4, r4, #9
100139f8:	003a      	movs	r2, r7
100139fa:	20ff      	movs	r0, #255	; 0xff
100139fc:	e795      	b.n	1001392a <__aeabi_fdiv+0x7e>
100139fe:	016d      	lsls	r5, r5, #5
10013a00:	0160      	lsls	r0, r4, #5
10013a02:	4285      	cmp	r5, r0
10013a04:	d230      	bcs.n	10013a68 <__aeabi_fdiv+0x1bc>
10013a06:	9a01      	ldr	r2, [sp, #4]
10013a08:	2400      	movs	r4, #0
10013a0a:	3a01      	subs	r2, #1
10013a0c:	9201      	str	r2, [sp, #4]
10013a0e:	221b      	movs	r2, #27
10013a10:	2701      	movs	r7, #1
10013a12:	0029      	movs	r1, r5
10013a14:	0064      	lsls	r4, r4, #1
10013a16:	006d      	lsls	r5, r5, #1
10013a18:	2900      	cmp	r1, #0
10013a1a:	db01      	blt.n	10013a20 <__aeabi_fdiv+0x174>
10013a1c:	42a8      	cmp	r0, r5
10013a1e:	d801      	bhi.n	10013a24 <__aeabi_fdiv+0x178>
10013a20:	1a2d      	subs	r5, r5, r0
10013a22:	433c      	orrs	r4, r7
10013a24:	3a01      	subs	r2, #1
10013a26:	2a00      	cmp	r2, #0
10013a28:	d1f3      	bne.n	10013a12 <__aeabi_fdiv+0x166>
10013a2a:	1e6a      	subs	r2, r5, #1
10013a2c:	4195      	sbcs	r5, r2
10013a2e:	432c      	orrs	r4, r5
10013a30:	9801      	ldr	r0, [sp, #4]
10013a32:	307f      	adds	r0, #127	; 0x7f
10013a34:	2800      	cmp	r0, #0
10013a36:	ddce      	ble.n	100139d6 <__aeabi_fdiv+0x12a>
10013a38:	0762      	lsls	r2, r4, #29
10013a3a:	d004      	beq.n	10013a46 <__aeabi_fdiv+0x19a>
10013a3c:	220f      	movs	r2, #15
10013a3e:	4022      	ands	r2, r4
10013a40:	2a04      	cmp	r2, #4
10013a42:	d000      	beq.n	10013a46 <__aeabi_fdiv+0x19a>
10013a44:	3404      	adds	r4, #4
10013a46:	0122      	lsls	r2, r4, #4
10013a48:	d503      	bpl.n	10013a52 <__aeabi_fdiv+0x1a6>
10013a4a:	4a24      	ldr	r2, [pc, #144]	; (10013adc <__aeabi_fdiv+0x230>)
10013a4c:	9801      	ldr	r0, [sp, #4]
10013a4e:	4014      	ands	r4, r2
10013a50:	3080      	adds	r0, #128	; 0x80
10013a52:	28fe      	cmp	r0, #254	; 0xfe
10013a54:	dd00      	ble.n	10013a58 <__aeabi_fdiv+0x1ac>
10013a56:	e764      	b.n	10013922 <__aeabi_fdiv+0x76>
10013a58:	2201      	movs	r2, #1
10013a5a:	01a4      	lsls	r4, r4, #6
10013a5c:	0a64      	lsrs	r4, r4, #9
10013a5e:	b2c0      	uxtb	r0, r0
10013a60:	401a      	ands	r2, r3
10013a62:	e762      	b.n	1001392a <__aeabi_fdiv+0x7e>
10013a64:	002c      	movs	r4, r5
10013a66:	e7a9      	b.n	100139bc <__aeabi_fdiv+0x110>
10013a68:	1a2d      	subs	r5, r5, r0
10013a6a:	221a      	movs	r2, #26
10013a6c:	2401      	movs	r4, #1
10013a6e:	e7cf      	b.n	10013a10 <__aeabi_fdiv+0x164>
10013a70:	026b      	lsls	r3, r5, #9
10013a72:	d5bc      	bpl.n	100139ee <__aeabi_fdiv+0x142>
10013a74:	2400      	movs	r4, #0
10013a76:	2380      	movs	r3, #128	; 0x80
10013a78:	03db      	lsls	r3, r3, #15
10013a7a:	431c      	orrs	r4, r3
10013a7c:	0264      	lsls	r4, r4, #9
10013a7e:	0a64      	lsrs	r4, r4, #9
10013a80:	4642      	mov	r2, r8
10013a82:	20ff      	movs	r0, #255	; 0xff
10013a84:	e751      	b.n	1001392a <__aeabi_fdiv+0x7e>
10013a86:	421c      	tst	r4, r3
10013a88:	d1b3      	bne.n	100139f2 <__aeabi_fdiv+0x146>
10013a8a:	e7f4      	b.n	10013a76 <__aeabi_fdiv+0x1ca>
10013a8c:	0021      	movs	r1, r4
10013a8e:	2220      	movs	r2, #32
10013a90:	40c1      	lsrs	r1, r0
10013a92:	1a10      	subs	r0, r2, r0
10013a94:	4084      	lsls	r4, r0
10013a96:	1e62      	subs	r2, r4, #1
10013a98:	4194      	sbcs	r4, r2
10013a9a:	430c      	orrs	r4, r1
10013a9c:	0762      	lsls	r2, r4, #29
10013a9e:	d004      	beq.n	10013aaa <__aeabi_fdiv+0x1fe>
10013aa0:	220f      	movs	r2, #15
10013aa2:	4022      	ands	r2, r4
10013aa4:	2a04      	cmp	r2, #4
10013aa6:	d000      	beq.n	10013aaa <__aeabi_fdiv+0x1fe>
10013aa8:	3404      	adds	r4, #4
10013aaa:	0162      	lsls	r2, r4, #5
10013aac:	d504      	bpl.n	10013ab8 <__aeabi_fdiv+0x20c>
10013aae:	2201      	movs	r2, #1
10013ab0:	2001      	movs	r0, #1
10013ab2:	401a      	ands	r2, r3
10013ab4:	2400      	movs	r4, #0
10013ab6:	e738      	b.n	1001392a <__aeabi_fdiv+0x7e>
10013ab8:	2201      	movs	r2, #1
10013aba:	01a4      	lsls	r4, r4, #6
10013abc:	0a64      	lsrs	r4, r4, #9
10013abe:	401a      	ands	r2, r3
10013ac0:	2000      	movs	r0, #0
10013ac2:	e732      	b.n	1001392a <__aeabi_fdiv+0x7e>
10013ac4:	2380      	movs	r3, #128	; 0x80
10013ac6:	03db      	lsls	r3, r3, #15
10013ac8:	431c      	orrs	r4, r3
10013aca:	0264      	lsls	r4, r4, #9
10013acc:	0a64      	lsrs	r4, r4, #9
10013ace:	4652      	mov	r2, sl
10013ad0:	20ff      	movs	r0, #255	; 0xff
10013ad2:	e72a      	b.n	1001392a <__aeabi_fdiv+0x7e>
10013ad4:	100177ec 	.word	0x100177ec
10013ad8:	1001782c 	.word	0x1001782c
10013adc:	f7ffffff 	.word	0xf7ffffff

10013ae0 <__eqsf2>:
10013ae0:	0243      	lsls	r3, r0, #9
10013ae2:	b570      	push	{r4, r5, r6, lr}
10013ae4:	0042      	lsls	r2, r0, #1
10013ae6:	004c      	lsls	r4, r1, #1
10013ae8:	0a5d      	lsrs	r5, r3, #9
10013aea:	0fc3      	lsrs	r3, r0, #31
10013aec:	0248      	lsls	r0, r1, #9
10013aee:	0e12      	lsrs	r2, r2, #24
10013af0:	0a46      	lsrs	r6, r0, #9
10013af2:	0e24      	lsrs	r4, r4, #24
10013af4:	0fc9      	lsrs	r1, r1, #31
10013af6:	2aff      	cmp	r2, #255	; 0xff
10013af8:	d00f      	beq.n	10013b1a <__eqsf2+0x3a>
10013afa:	2cff      	cmp	r4, #255	; 0xff
10013afc:	d011      	beq.n	10013b22 <__eqsf2+0x42>
10013afe:	2001      	movs	r0, #1
10013b00:	42a2      	cmp	r2, r4
10013b02:	d000      	beq.n	10013b06 <__eqsf2+0x26>
10013b04:	bd70      	pop	{r4, r5, r6, pc}
10013b06:	42b5      	cmp	r5, r6
10013b08:	d1fc      	bne.n	10013b04 <__eqsf2+0x24>
10013b0a:	428b      	cmp	r3, r1
10013b0c:	d00d      	beq.n	10013b2a <__eqsf2+0x4a>
10013b0e:	2a00      	cmp	r2, #0
10013b10:	d1f8      	bne.n	10013b04 <__eqsf2+0x24>
10013b12:	0028      	movs	r0, r5
10013b14:	1e43      	subs	r3, r0, #1
10013b16:	4198      	sbcs	r0, r3
10013b18:	e7f4      	b.n	10013b04 <__eqsf2+0x24>
10013b1a:	2001      	movs	r0, #1
10013b1c:	2d00      	cmp	r5, #0
10013b1e:	d1f1      	bne.n	10013b04 <__eqsf2+0x24>
10013b20:	e7eb      	b.n	10013afa <__eqsf2+0x1a>
10013b22:	2001      	movs	r0, #1
10013b24:	2e00      	cmp	r6, #0
10013b26:	d1ed      	bne.n	10013b04 <__eqsf2+0x24>
10013b28:	e7e9      	b.n	10013afe <__eqsf2+0x1e>
10013b2a:	2000      	movs	r0, #0
10013b2c:	e7ea      	b.n	10013b04 <__eqsf2+0x24>
10013b2e:	46c0      	nop			; (mov r8, r8)

10013b30 <__gesf2>:
10013b30:	0243      	lsls	r3, r0, #9
10013b32:	b5f0      	push	{r4, r5, r6, r7, lr}
10013b34:	0042      	lsls	r2, r0, #1
10013b36:	0a5d      	lsrs	r5, r3, #9
10013b38:	0fc3      	lsrs	r3, r0, #31
10013b3a:	0248      	lsls	r0, r1, #9
10013b3c:	0a44      	lsrs	r4, r0, #9
10013b3e:	0048      	lsls	r0, r1, #1
10013b40:	0e12      	lsrs	r2, r2, #24
10013b42:	0e00      	lsrs	r0, r0, #24
10013b44:	0fc9      	lsrs	r1, r1, #31
10013b46:	2aff      	cmp	r2, #255	; 0xff
10013b48:	d01f      	beq.n	10013b8a <__gesf2+0x5a>
10013b4a:	28ff      	cmp	r0, #255	; 0xff
10013b4c:	d022      	beq.n	10013b94 <__gesf2+0x64>
10013b4e:	2a00      	cmp	r2, #0
10013b50:	d109      	bne.n	10013b66 <__gesf2+0x36>
10013b52:	426e      	negs	r6, r5
10013b54:	416e      	adcs	r6, r5
10013b56:	2800      	cmp	r0, #0
10013b58:	d10f      	bne.n	10013b7a <__gesf2+0x4a>
10013b5a:	2c00      	cmp	r4, #0
10013b5c:	d10d      	bne.n	10013b7a <__gesf2+0x4a>
10013b5e:	2000      	movs	r0, #0
10013b60:	2d00      	cmp	r5, #0
10013b62:	d009      	beq.n	10013b78 <__gesf2+0x48>
10013b64:	e005      	b.n	10013b72 <__gesf2+0x42>
10013b66:	2800      	cmp	r0, #0
10013b68:	d101      	bne.n	10013b6e <__gesf2+0x3e>
10013b6a:	2c00      	cmp	r4, #0
10013b6c:	d001      	beq.n	10013b72 <__gesf2+0x42>
10013b6e:	428b      	cmp	r3, r1
10013b70:	d013      	beq.n	10013b9a <__gesf2+0x6a>
10013b72:	4258      	negs	r0, r3
10013b74:	2301      	movs	r3, #1
10013b76:	4318      	orrs	r0, r3
10013b78:	bdf0      	pop	{r4, r5, r6, r7, pc}
10013b7a:	2e00      	cmp	r6, #0
10013b7c:	d0f7      	beq.n	10013b6e <__gesf2+0x3e>
10013b7e:	4248      	negs	r0, r1
10013b80:	4141      	adcs	r1, r0
10013b82:	2001      	movs	r0, #1
10013b84:	4249      	negs	r1, r1
10013b86:	4308      	orrs	r0, r1
10013b88:	e7f6      	b.n	10013b78 <__gesf2+0x48>
10013b8a:	2d00      	cmp	r5, #0
10013b8c:	d0dd      	beq.n	10013b4a <__gesf2+0x1a>
10013b8e:	2002      	movs	r0, #2
10013b90:	4240      	negs	r0, r0
10013b92:	e7f1      	b.n	10013b78 <__gesf2+0x48>
10013b94:	2c00      	cmp	r4, #0
10013b96:	d0da      	beq.n	10013b4e <__gesf2+0x1e>
10013b98:	e7f9      	b.n	10013b8e <__gesf2+0x5e>
10013b9a:	4282      	cmp	r2, r0
10013b9c:	dce9      	bgt.n	10013b72 <__gesf2+0x42>
10013b9e:	db04      	blt.n	10013baa <__gesf2+0x7a>
10013ba0:	42a5      	cmp	r5, r4
10013ba2:	d8e6      	bhi.n	10013b72 <__gesf2+0x42>
10013ba4:	2000      	movs	r0, #0
10013ba6:	42a5      	cmp	r5, r4
10013ba8:	d2e6      	bcs.n	10013b78 <__gesf2+0x48>
10013baa:	4258      	negs	r0, r3
10013bac:	4143      	adcs	r3, r0
10013bae:	2001      	movs	r0, #1
10013bb0:	425b      	negs	r3, r3
10013bb2:	4318      	orrs	r0, r3
10013bb4:	e7e0      	b.n	10013b78 <__gesf2+0x48>
10013bb6:	46c0      	nop			; (mov r8, r8)

10013bb8 <__lesf2>:
10013bb8:	0243      	lsls	r3, r0, #9
10013bba:	b5f0      	push	{r4, r5, r6, r7, lr}
10013bbc:	0042      	lsls	r2, r0, #1
10013bbe:	004c      	lsls	r4, r1, #1
10013bc0:	0a5e      	lsrs	r6, r3, #9
10013bc2:	0fc3      	lsrs	r3, r0, #31
10013bc4:	0248      	lsls	r0, r1, #9
10013bc6:	0e12      	lsrs	r2, r2, #24
10013bc8:	0a45      	lsrs	r5, r0, #9
10013bca:	0e24      	lsrs	r4, r4, #24
10013bcc:	0fc9      	lsrs	r1, r1, #31
10013bce:	2aff      	cmp	r2, #255	; 0xff
10013bd0:	d017      	beq.n	10013c02 <__lesf2+0x4a>
10013bd2:	2cff      	cmp	r4, #255	; 0xff
10013bd4:	d019      	beq.n	10013c0a <__lesf2+0x52>
10013bd6:	2a00      	cmp	r2, #0
10013bd8:	d10b      	bne.n	10013bf2 <__lesf2+0x3a>
10013bda:	4270      	negs	r0, r6
10013bdc:	4170      	adcs	r0, r6
10013bde:	2c00      	cmp	r4, #0
10013be0:	d017      	beq.n	10013c12 <__lesf2+0x5a>
10013be2:	2800      	cmp	r0, #0
10013be4:	d007      	beq.n	10013bf6 <__lesf2+0x3e>
10013be6:	4248      	negs	r0, r1
10013be8:	4141      	adcs	r1, r0
10013bea:	2001      	movs	r0, #1
10013bec:	4249      	negs	r1, r1
10013bee:	4308      	orrs	r0, r1
10013bf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
10013bf2:	2c00      	cmp	r4, #0
10013bf4:	d013      	beq.n	10013c1e <__lesf2+0x66>
10013bf6:	428b      	cmp	r3, r1
10013bf8:	d014      	beq.n	10013c24 <__lesf2+0x6c>
10013bfa:	4258      	negs	r0, r3
10013bfc:	2301      	movs	r3, #1
10013bfe:	4318      	orrs	r0, r3
10013c00:	e7f6      	b.n	10013bf0 <__lesf2+0x38>
10013c02:	2002      	movs	r0, #2
10013c04:	2e00      	cmp	r6, #0
10013c06:	d1f3      	bne.n	10013bf0 <__lesf2+0x38>
10013c08:	e7e3      	b.n	10013bd2 <__lesf2+0x1a>
10013c0a:	2002      	movs	r0, #2
10013c0c:	2d00      	cmp	r5, #0
10013c0e:	d1ef      	bne.n	10013bf0 <__lesf2+0x38>
10013c10:	e7e1      	b.n	10013bd6 <__lesf2+0x1e>
10013c12:	2d00      	cmp	r5, #0
10013c14:	d1e5      	bne.n	10013be2 <__lesf2+0x2a>
10013c16:	2000      	movs	r0, #0
10013c18:	2e00      	cmp	r6, #0
10013c1a:	d0e9      	beq.n	10013bf0 <__lesf2+0x38>
10013c1c:	e7ed      	b.n	10013bfa <__lesf2+0x42>
10013c1e:	2d00      	cmp	r5, #0
10013c20:	d1e9      	bne.n	10013bf6 <__lesf2+0x3e>
10013c22:	e7ea      	b.n	10013bfa <__lesf2+0x42>
10013c24:	42a2      	cmp	r2, r4
10013c26:	dce8      	bgt.n	10013bfa <__lesf2+0x42>
10013c28:	db04      	blt.n	10013c34 <__lesf2+0x7c>
10013c2a:	42ae      	cmp	r6, r5
10013c2c:	d8e5      	bhi.n	10013bfa <__lesf2+0x42>
10013c2e:	2000      	movs	r0, #0
10013c30:	42ae      	cmp	r6, r5
10013c32:	d2dd      	bcs.n	10013bf0 <__lesf2+0x38>
10013c34:	4258      	negs	r0, r3
10013c36:	4143      	adcs	r3, r0
10013c38:	2001      	movs	r0, #1
10013c3a:	425b      	negs	r3, r3
10013c3c:	4318      	orrs	r0, r3
10013c3e:	e7d7      	b.n	10013bf0 <__lesf2+0x38>

10013c40 <__aeabi_fmul>:
10013c40:	b5f0      	push	{r4, r5, r6, r7, lr}
10013c42:	4657      	mov	r7, sl
10013c44:	464e      	mov	r6, r9
10013c46:	4645      	mov	r5, r8
10013c48:	0043      	lsls	r3, r0, #1
10013c4a:	b4e0      	push	{r5, r6, r7}
10013c4c:	0246      	lsls	r6, r0, #9
10013c4e:	4688      	mov	r8, r1
10013c50:	0a76      	lsrs	r6, r6, #9
10013c52:	0e1f      	lsrs	r7, r3, #24
10013c54:	0fc4      	lsrs	r4, r0, #31
10013c56:	2f00      	cmp	r7, #0
10013c58:	d047      	beq.n	10013cea <__aeabi_fmul+0xaa>
10013c5a:	2fff      	cmp	r7, #255	; 0xff
10013c5c:	d025      	beq.n	10013caa <__aeabi_fmul+0x6a>
10013c5e:	2300      	movs	r3, #0
10013c60:	2580      	movs	r5, #128	; 0x80
10013c62:	469a      	mov	sl, r3
10013c64:	4699      	mov	r9, r3
10013c66:	00f6      	lsls	r6, r6, #3
10013c68:	04ed      	lsls	r5, r5, #19
10013c6a:	432e      	orrs	r6, r5
10013c6c:	3f7f      	subs	r7, #127	; 0x7f
10013c6e:	4643      	mov	r3, r8
10013c70:	4642      	mov	r2, r8
10013c72:	025d      	lsls	r5, r3, #9
10013c74:	0fd2      	lsrs	r2, r2, #31
10013c76:	005b      	lsls	r3, r3, #1
10013c78:	0a6d      	lsrs	r5, r5, #9
10013c7a:	0e1b      	lsrs	r3, r3, #24
10013c7c:	4690      	mov	r8, r2
10013c7e:	d040      	beq.n	10013d02 <__aeabi_fmul+0xc2>
10013c80:	2bff      	cmp	r3, #255	; 0xff
10013c82:	d039      	beq.n	10013cf8 <__aeabi_fmul+0xb8>
10013c84:	2280      	movs	r2, #128	; 0x80
10013c86:	2000      	movs	r0, #0
10013c88:	00ed      	lsls	r5, r5, #3
10013c8a:	04d2      	lsls	r2, r2, #19
10013c8c:	4315      	orrs	r5, r2
10013c8e:	3b7f      	subs	r3, #127	; 0x7f
10013c90:	18fb      	adds	r3, r7, r3
10013c92:	4642      	mov	r2, r8
10013c94:	4657      	mov	r7, sl
10013c96:	1c59      	adds	r1, r3, #1
10013c98:	4062      	eors	r2, r4
10013c9a:	468c      	mov	ip, r1
10013c9c:	4307      	orrs	r7, r0
10013c9e:	2f0f      	cmp	r7, #15
10013ca0:	d85c      	bhi.n	10013d5c <__aeabi_fmul+0x11c>
10013ca2:	496f      	ldr	r1, [pc, #444]	; (10013e60 <__aeabi_fmul+0x220>)
10013ca4:	00bf      	lsls	r7, r7, #2
10013ca6:	59c9      	ldr	r1, [r1, r7]
10013ca8:	468f      	mov	pc, r1
10013caa:	2e00      	cmp	r6, #0
10013cac:	d145      	bne.n	10013d3a <__aeabi_fmul+0xfa>
10013cae:	2308      	movs	r3, #8
10013cb0:	469a      	mov	sl, r3
10013cb2:	3b06      	subs	r3, #6
10013cb4:	4699      	mov	r9, r3
10013cb6:	e7da      	b.n	10013c6e <__aeabi_fmul+0x2e>
10013cb8:	4642      	mov	r2, r8
10013cba:	2802      	cmp	r0, #2
10013cbc:	d02d      	beq.n	10013d1a <__aeabi_fmul+0xda>
10013cbe:	2803      	cmp	r0, #3
10013cc0:	d100      	bne.n	10013cc4 <__aeabi_fmul+0x84>
10013cc2:	e0c3      	b.n	10013e4c <__aeabi_fmul+0x20c>
10013cc4:	2801      	cmp	r0, #1
10013cc6:	d000      	beq.n	10013cca <__aeabi_fmul+0x8a>
10013cc8:	e0a2      	b.n	10013e10 <__aeabi_fmul+0x1d0>
10013cca:	2500      	movs	r5, #0
10013ccc:	2600      	movs	r6, #0
10013cce:	4002      	ands	r2, r0
10013cd0:	b2d4      	uxtb	r4, r2
10013cd2:	0276      	lsls	r6, r6, #9
10013cd4:	05ed      	lsls	r5, r5, #23
10013cd6:	0a76      	lsrs	r6, r6, #9
10013cd8:	432e      	orrs	r6, r5
10013cda:	07e4      	lsls	r4, r4, #31
10013cdc:	4326      	orrs	r6, r4
10013cde:	0030      	movs	r0, r6
10013ce0:	bc1c      	pop	{r2, r3, r4}
10013ce2:	4690      	mov	r8, r2
10013ce4:	4699      	mov	r9, r3
10013ce6:	46a2      	mov	sl, r4
10013ce8:	bdf0      	pop	{r4, r5, r6, r7, pc}
10013cea:	2e00      	cmp	r6, #0
10013cec:	d11a      	bne.n	10013d24 <__aeabi_fmul+0xe4>
10013cee:	2304      	movs	r3, #4
10013cf0:	469a      	mov	sl, r3
10013cf2:	3b03      	subs	r3, #3
10013cf4:	4699      	mov	r9, r3
10013cf6:	e7ba      	b.n	10013c6e <__aeabi_fmul+0x2e>
10013cf8:	002a      	movs	r2, r5
10013cfa:	1e51      	subs	r1, r2, #1
10013cfc:	418a      	sbcs	r2, r1
10013cfe:	1c90      	adds	r0, r2, #2
10013d00:	e7c6      	b.n	10013c90 <__aeabi_fmul+0x50>
10013d02:	2001      	movs	r0, #1
10013d04:	2d00      	cmp	r5, #0
10013d06:	d0c3      	beq.n	10013c90 <__aeabi_fmul+0x50>
10013d08:	0028      	movs	r0, r5
10013d0a:	f001 fa25 	bl	10015158 <__clzsi2>
10013d0e:	1f43      	subs	r3, r0, #5
10013d10:	3076      	adds	r0, #118	; 0x76
10013d12:	409d      	lsls	r5, r3
10013d14:	4243      	negs	r3, r0
10013d16:	2000      	movs	r0, #0
10013d18:	e7ba      	b.n	10013c90 <__aeabi_fmul+0x50>
10013d1a:	2401      	movs	r4, #1
10013d1c:	25ff      	movs	r5, #255	; 0xff
10013d1e:	4014      	ands	r4, r2
10013d20:	2600      	movs	r6, #0
10013d22:	e7d6      	b.n	10013cd2 <__aeabi_fmul+0x92>
10013d24:	0030      	movs	r0, r6
10013d26:	f001 fa17 	bl	10015158 <__clzsi2>
10013d2a:	1f43      	subs	r3, r0, #5
10013d2c:	409e      	lsls	r6, r3
10013d2e:	2300      	movs	r3, #0
10013d30:	3076      	adds	r0, #118	; 0x76
10013d32:	4247      	negs	r7, r0
10013d34:	469a      	mov	sl, r3
10013d36:	4699      	mov	r9, r3
10013d38:	e799      	b.n	10013c6e <__aeabi_fmul+0x2e>
10013d3a:	230c      	movs	r3, #12
10013d3c:	469a      	mov	sl, r3
10013d3e:	3b09      	subs	r3, #9
10013d40:	4699      	mov	r9, r3
10013d42:	e794      	b.n	10013c6e <__aeabi_fmul+0x2e>
10013d44:	2680      	movs	r6, #128	; 0x80
10013d46:	2400      	movs	r4, #0
10013d48:	03f6      	lsls	r6, r6, #15
10013d4a:	25ff      	movs	r5, #255	; 0xff
10013d4c:	e7c1      	b.n	10013cd2 <__aeabi_fmul+0x92>
10013d4e:	0035      	movs	r5, r6
10013d50:	4648      	mov	r0, r9
10013d52:	e7b2      	b.n	10013cba <__aeabi_fmul+0x7a>
10013d54:	0035      	movs	r5, r6
10013d56:	0022      	movs	r2, r4
10013d58:	4648      	mov	r0, r9
10013d5a:	e7ae      	b.n	10013cba <__aeabi_fmul+0x7a>
10013d5c:	0429      	lsls	r1, r5, #16
10013d5e:	0c09      	lsrs	r1, r1, #16
10013d60:	0008      	movs	r0, r1
10013d62:	0c37      	lsrs	r7, r6, #16
10013d64:	0436      	lsls	r6, r6, #16
10013d66:	0c36      	lsrs	r6, r6, #16
10013d68:	0c2c      	lsrs	r4, r5, #16
10013d6a:	4379      	muls	r1, r7
10013d6c:	4370      	muls	r0, r6
10013d6e:	4367      	muls	r7, r4
10013d70:	4374      	muls	r4, r6
10013d72:	0c06      	lsrs	r6, r0, #16
10013d74:	1864      	adds	r4, r4, r1
10013d76:	1936      	adds	r6, r6, r4
10013d78:	42b1      	cmp	r1, r6
10013d7a:	d903      	bls.n	10013d84 <__aeabi_fmul+0x144>
10013d7c:	2180      	movs	r1, #128	; 0x80
10013d7e:	0249      	lsls	r1, r1, #9
10013d80:	4688      	mov	r8, r1
10013d82:	4447      	add	r7, r8
10013d84:	0400      	lsls	r0, r0, #16
10013d86:	0c00      	lsrs	r0, r0, #16
10013d88:	0431      	lsls	r1, r6, #16
10013d8a:	1809      	adds	r1, r1, r0
10013d8c:	018d      	lsls	r5, r1, #6
10013d8e:	1e68      	subs	r0, r5, #1
10013d90:	4185      	sbcs	r5, r0
10013d92:	0e89      	lsrs	r1, r1, #26
10013d94:	4329      	orrs	r1, r5
10013d96:	0c35      	lsrs	r5, r6, #16
10013d98:	19ed      	adds	r5, r5, r7
10013d9a:	01ad      	lsls	r5, r5, #6
10013d9c:	430d      	orrs	r5, r1
10013d9e:	0129      	lsls	r1, r5, #4
10013da0:	d504      	bpl.n	10013dac <__aeabi_fmul+0x16c>
10013da2:	2301      	movs	r3, #1
10013da4:	0869      	lsrs	r1, r5, #1
10013da6:	401d      	ands	r5, r3
10013da8:	4663      	mov	r3, ip
10013daa:	430d      	orrs	r5, r1
10013dac:	0019      	movs	r1, r3
10013dae:	317f      	adds	r1, #127	; 0x7f
10013db0:	2900      	cmp	r1, #0
10013db2:	dd25      	ble.n	10013e00 <__aeabi_fmul+0x1c0>
10013db4:	0768      	lsls	r0, r5, #29
10013db6:	d004      	beq.n	10013dc2 <__aeabi_fmul+0x182>
10013db8:	200f      	movs	r0, #15
10013dba:	4028      	ands	r0, r5
10013dbc:	2804      	cmp	r0, #4
10013dbe:	d000      	beq.n	10013dc2 <__aeabi_fmul+0x182>
10013dc0:	3504      	adds	r5, #4
10013dc2:	0128      	lsls	r0, r5, #4
10013dc4:	d503      	bpl.n	10013dce <__aeabi_fmul+0x18e>
10013dc6:	4927      	ldr	r1, [pc, #156]	; (10013e64 <__aeabi_fmul+0x224>)
10013dc8:	3380      	adds	r3, #128	; 0x80
10013dca:	400d      	ands	r5, r1
10013dcc:	0019      	movs	r1, r3
10013dce:	29fe      	cmp	r1, #254	; 0xfe
10013dd0:	dca3      	bgt.n	10013d1a <__aeabi_fmul+0xda>
10013dd2:	2401      	movs	r4, #1
10013dd4:	01ad      	lsls	r5, r5, #6
10013dd6:	0a6e      	lsrs	r6, r5, #9
10013dd8:	4014      	ands	r4, r2
10013dda:	b2cd      	uxtb	r5, r1
10013ddc:	e779      	b.n	10013cd2 <__aeabi_fmul+0x92>
10013dde:	2080      	movs	r0, #128	; 0x80
10013de0:	03c0      	lsls	r0, r0, #15
10013de2:	4206      	tst	r6, r0
10013de4:	d007      	beq.n	10013df6 <__aeabi_fmul+0x1b6>
10013de6:	4205      	tst	r5, r0
10013de8:	d105      	bne.n	10013df6 <__aeabi_fmul+0x1b6>
10013dea:	4328      	orrs	r0, r5
10013dec:	0246      	lsls	r6, r0, #9
10013dee:	0a76      	lsrs	r6, r6, #9
10013df0:	4644      	mov	r4, r8
10013df2:	25ff      	movs	r5, #255	; 0xff
10013df4:	e76d      	b.n	10013cd2 <__aeabi_fmul+0x92>
10013df6:	4306      	orrs	r6, r0
10013df8:	0276      	lsls	r6, r6, #9
10013dfa:	0a76      	lsrs	r6, r6, #9
10013dfc:	25ff      	movs	r5, #255	; 0xff
10013dfe:	e768      	b.n	10013cd2 <__aeabi_fmul+0x92>
10013e00:	2401      	movs	r4, #1
10013e02:	1a61      	subs	r1, r4, r1
10013e04:	291b      	cmp	r1, #27
10013e06:	dd05      	ble.n	10013e14 <__aeabi_fmul+0x1d4>
10013e08:	4014      	ands	r4, r2
10013e0a:	2500      	movs	r5, #0
10013e0c:	2600      	movs	r6, #0
10013e0e:	e760      	b.n	10013cd2 <__aeabi_fmul+0x92>
10013e10:	4663      	mov	r3, ip
10013e12:	e7cb      	b.n	10013dac <__aeabi_fmul+0x16c>
10013e14:	002e      	movs	r6, r5
10013e16:	2320      	movs	r3, #32
10013e18:	40ce      	lsrs	r6, r1
10013e1a:	1a59      	subs	r1, r3, r1
10013e1c:	408d      	lsls	r5, r1
10013e1e:	1e6b      	subs	r3, r5, #1
10013e20:	419d      	sbcs	r5, r3
10013e22:	432e      	orrs	r6, r5
10013e24:	0773      	lsls	r3, r6, #29
10013e26:	d004      	beq.n	10013e32 <__aeabi_fmul+0x1f2>
10013e28:	230f      	movs	r3, #15
10013e2a:	4033      	ands	r3, r6
10013e2c:	2b04      	cmp	r3, #4
10013e2e:	d000      	beq.n	10013e32 <__aeabi_fmul+0x1f2>
10013e30:	3604      	adds	r6, #4
10013e32:	0173      	lsls	r3, r6, #5
10013e34:	d504      	bpl.n	10013e40 <__aeabi_fmul+0x200>
10013e36:	2401      	movs	r4, #1
10013e38:	2501      	movs	r5, #1
10013e3a:	4014      	ands	r4, r2
10013e3c:	2600      	movs	r6, #0
10013e3e:	e748      	b.n	10013cd2 <__aeabi_fmul+0x92>
10013e40:	2401      	movs	r4, #1
10013e42:	01b6      	lsls	r6, r6, #6
10013e44:	0a76      	lsrs	r6, r6, #9
10013e46:	4014      	ands	r4, r2
10013e48:	2500      	movs	r5, #0
10013e4a:	e742      	b.n	10013cd2 <__aeabi_fmul+0x92>
10013e4c:	2680      	movs	r6, #128	; 0x80
10013e4e:	2401      	movs	r4, #1
10013e50:	03f6      	lsls	r6, r6, #15
10013e52:	432e      	orrs	r6, r5
10013e54:	0276      	lsls	r6, r6, #9
10013e56:	0a76      	lsrs	r6, r6, #9
10013e58:	4014      	ands	r4, r2
10013e5a:	25ff      	movs	r5, #255	; 0xff
10013e5c:	e739      	b.n	10013cd2 <__aeabi_fmul+0x92>
10013e5e:	46c0      	nop			; (mov r8, r8)
10013e60:	1001786c 	.word	0x1001786c
10013e64:	f7ffffff 	.word	0xf7ffffff

10013e68 <__aeabi_fsub>:
10013e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10013e6a:	024a      	lsls	r2, r1, #9
10013e6c:	004e      	lsls	r6, r1, #1
10013e6e:	0243      	lsls	r3, r0, #9
10013e70:	0044      	lsls	r4, r0, #1
10013e72:	0e24      	lsrs	r4, r4, #24
10013e74:	0fc5      	lsrs	r5, r0, #31
10013e76:	099b      	lsrs	r3, r3, #6
10013e78:	0e36      	lsrs	r6, r6, #24
10013e7a:	0fc9      	lsrs	r1, r1, #31
10013e7c:	0992      	lsrs	r2, r2, #6
10013e7e:	2eff      	cmp	r6, #255	; 0xff
10013e80:	d100      	bne.n	10013e84 <__aeabi_fsub+0x1c>
10013e82:	e083      	b.n	10013f8c <__aeabi_fsub+0x124>
10013e84:	2001      	movs	r0, #1
10013e86:	4041      	eors	r1, r0
10013e88:	1ba0      	subs	r0, r4, r6
10013e8a:	42a9      	cmp	r1, r5
10013e8c:	d05c      	beq.n	10013f48 <__aeabi_fsub+0xe0>
10013e8e:	2800      	cmp	r0, #0
10013e90:	dc00      	bgt.n	10013e94 <__aeabi_fsub+0x2c>
10013e92:	e095      	b.n	10013fc0 <__aeabi_fsub+0x158>
10013e94:	2e00      	cmp	r6, #0
10013e96:	d11c      	bne.n	10013ed2 <__aeabi_fsub+0x6a>
10013e98:	2a00      	cmp	r2, #0
10013e9a:	d000      	beq.n	10013e9e <__aeabi_fsub+0x36>
10013e9c:	e081      	b.n	10013fa2 <__aeabi_fsub+0x13a>
10013e9e:	075a      	lsls	r2, r3, #29
10013ea0:	d004      	beq.n	10013eac <__aeabi_fsub+0x44>
10013ea2:	220f      	movs	r2, #15
10013ea4:	401a      	ands	r2, r3
10013ea6:	2a04      	cmp	r2, #4
10013ea8:	d000      	beq.n	10013eac <__aeabi_fsub+0x44>
10013eaa:	3304      	adds	r3, #4
10013eac:	015a      	lsls	r2, r3, #5
10013eae:	d53b      	bpl.n	10013f28 <__aeabi_fsub+0xc0>
10013eb0:	3401      	adds	r4, #1
10013eb2:	2cff      	cmp	r4, #255	; 0xff
10013eb4:	d100      	bne.n	10013eb8 <__aeabi_fsub+0x50>
10013eb6:	e091      	b.n	10013fdc <__aeabi_fsub+0x174>
10013eb8:	2001      	movs	r0, #1
10013eba:	019b      	lsls	r3, r3, #6
10013ebc:	0a5b      	lsrs	r3, r3, #9
10013ebe:	b2e4      	uxtb	r4, r4
10013ec0:	4005      	ands	r5, r0
10013ec2:	025b      	lsls	r3, r3, #9
10013ec4:	05e4      	lsls	r4, r4, #23
10013ec6:	0a5b      	lsrs	r3, r3, #9
10013ec8:	07ed      	lsls	r5, r5, #31
10013eca:	4323      	orrs	r3, r4
10013ecc:	432b      	orrs	r3, r5
10013ece:	0018      	movs	r0, r3
10013ed0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10013ed2:	2cff      	cmp	r4, #255	; 0xff
10013ed4:	d0e3      	beq.n	10013e9e <__aeabi_fsub+0x36>
10013ed6:	2180      	movs	r1, #128	; 0x80
10013ed8:	04c9      	lsls	r1, r1, #19
10013eda:	430a      	orrs	r2, r1
10013edc:	281b      	cmp	r0, #27
10013ede:	dd00      	ble.n	10013ee2 <__aeabi_fsub+0x7a>
10013ee0:	e090      	b.n	10014004 <__aeabi_fsub+0x19c>
10013ee2:	0016      	movs	r6, r2
10013ee4:	2120      	movs	r1, #32
10013ee6:	40c6      	lsrs	r6, r0
10013ee8:	1a08      	subs	r0, r1, r0
10013eea:	4082      	lsls	r2, r0
10013eec:	1e51      	subs	r1, r2, #1
10013eee:	418a      	sbcs	r2, r1
10013ef0:	4332      	orrs	r2, r6
10013ef2:	1a9b      	subs	r3, r3, r2
10013ef4:	015a      	lsls	r2, r3, #5
10013ef6:	d515      	bpl.n	10013f24 <__aeabi_fsub+0xbc>
10013ef8:	019b      	lsls	r3, r3, #6
10013efa:	099e      	lsrs	r6, r3, #6
10013efc:	0030      	movs	r0, r6
10013efe:	f001 f92b 	bl	10015158 <__clzsi2>
10013f02:	3805      	subs	r0, #5
10013f04:	4086      	lsls	r6, r0
10013f06:	4284      	cmp	r4, r0
10013f08:	dc6c      	bgt.n	10013fe4 <__aeabi_fsub+0x17c>
10013f0a:	1b04      	subs	r4, r0, r4
10013f0c:	0033      	movs	r3, r6
10013f0e:	2020      	movs	r0, #32
10013f10:	3401      	adds	r4, #1
10013f12:	40e3      	lsrs	r3, r4
10013f14:	1b04      	subs	r4, r0, r4
10013f16:	40a6      	lsls	r6, r4
10013f18:	1e72      	subs	r2, r6, #1
10013f1a:	4196      	sbcs	r6, r2
10013f1c:	2400      	movs	r4, #0
10013f1e:	4333      	orrs	r3, r6
10013f20:	e7bd      	b.n	10013e9e <__aeabi_fsub+0x36>
10013f22:	000d      	movs	r5, r1
10013f24:	075a      	lsls	r2, r3, #29
10013f26:	d1bc      	bne.n	10013ea2 <__aeabi_fsub+0x3a>
10013f28:	08df      	lsrs	r7, r3, #3
10013f2a:	2301      	movs	r3, #1
10013f2c:	401d      	ands	r5, r3
10013f2e:	2cff      	cmp	r4, #255	; 0xff
10013f30:	d133      	bne.n	10013f9a <__aeabi_fsub+0x132>
10013f32:	2f00      	cmp	r7, #0
10013f34:	d100      	bne.n	10013f38 <__aeabi_fsub+0xd0>
10013f36:	e090      	b.n	1001405a <__aeabi_fsub+0x1f2>
10013f38:	2280      	movs	r2, #128	; 0x80
10013f3a:	03d2      	lsls	r2, r2, #15
10013f3c:	0013      	movs	r3, r2
10013f3e:	433b      	orrs	r3, r7
10013f40:	025b      	lsls	r3, r3, #9
10013f42:	0a5b      	lsrs	r3, r3, #9
10013f44:	24ff      	movs	r4, #255	; 0xff
10013f46:	e7bc      	b.n	10013ec2 <__aeabi_fsub+0x5a>
10013f48:	2800      	cmp	r0, #0
10013f4a:	dd4f      	ble.n	10013fec <__aeabi_fsub+0x184>
10013f4c:	2e00      	cmp	r6, #0
10013f4e:	d02e      	beq.n	10013fae <__aeabi_fsub+0x146>
10013f50:	2cff      	cmp	r4, #255	; 0xff
10013f52:	d0a4      	beq.n	10013e9e <__aeabi_fsub+0x36>
10013f54:	2580      	movs	r5, #128	; 0x80
10013f56:	04ed      	lsls	r5, r5, #19
10013f58:	432a      	orrs	r2, r5
10013f5a:	281b      	cmp	r0, #27
10013f5c:	dd00      	ble.n	10013f60 <__aeabi_fsub+0xf8>
10013f5e:	e097      	b.n	10014090 <__aeabi_fsub+0x228>
10013f60:	0016      	movs	r6, r2
10013f62:	2520      	movs	r5, #32
10013f64:	40c6      	lsrs	r6, r0
10013f66:	1a28      	subs	r0, r5, r0
10013f68:	4082      	lsls	r2, r0
10013f6a:	1e50      	subs	r0, r2, #1
10013f6c:	4182      	sbcs	r2, r0
10013f6e:	4332      	orrs	r2, r6
10013f70:	189b      	adds	r3, r3, r2
10013f72:	015a      	lsls	r2, r3, #5
10013f74:	d5d5      	bpl.n	10013f22 <__aeabi_fsub+0xba>
10013f76:	3401      	adds	r4, #1
10013f78:	2cff      	cmp	r4, #255	; 0xff
10013f7a:	d06d      	beq.n	10014058 <__aeabi_fsub+0x1f0>
10013f7c:	2201      	movs	r2, #1
10013f7e:	487b      	ldr	r0, [pc, #492]	; (1001416c <__aeabi_fsub+0x304>)
10013f80:	401a      	ands	r2, r3
10013f82:	085b      	lsrs	r3, r3, #1
10013f84:	4003      	ands	r3, r0
10013f86:	4313      	orrs	r3, r2
10013f88:	000d      	movs	r5, r1
10013f8a:	e788      	b.n	10013e9e <__aeabi_fsub+0x36>
10013f8c:	2a00      	cmp	r2, #0
10013f8e:	d000      	beq.n	10013f92 <__aeabi_fsub+0x12a>
10013f90:	e77a      	b.n	10013e88 <__aeabi_fsub+0x20>
10013f92:	e777      	b.n	10013e84 <__aeabi_fsub+0x1c>
10013f94:	1e03      	subs	r3, r0, #0
10013f96:	d1c5      	bne.n	10013f24 <__aeabi_fsub+0xbc>
10013f98:	2500      	movs	r5, #0
10013f9a:	027b      	lsls	r3, r7, #9
10013f9c:	0a5b      	lsrs	r3, r3, #9
10013f9e:	b2e4      	uxtb	r4, r4
10013fa0:	e78f      	b.n	10013ec2 <__aeabi_fsub+0x5a>
10013fa2:	3801      	subs	r0, #1
10013fa4:	2800      	cmp	r0, #0
10013fa6:	d0a4      	beq.n	10013ef2 <__aeabi_fsub+0x8a>
10013fa8:	2cff      	cmp	r4, #255	; 0xff
10013faa:	d197      	bne.n	10013edc <__aeabi_fsub+0x74>
10013fac:	e777      	b.n	10013e9e <__aeabi_fsub+0x36>
10013fae:	2a00      	cmp	r2, #0
10013fb0:	d100      	bne.n	10013fb4 <__aeabi_fsub+0x14c>
10013fb2:	e774      	b.n	10013e9e <__aeabi_fsub+0x36>
10013fb4:	3801      	subs	r0, #1
10013fb6:	2800      	cmp	r0, #0
10013fb8:	d0da      	beq.n	10013f70 <__aeabi_fsub+0x108>
10013fba:	2cff      	cmp	r4, #255	; 0xff
10013fbc:	d1cd      	bne.n	10013f5a <__aeabi_fsub+0xf2>
10013fbe:	e76e      	b.n	10013e9e <__aeabi_fsub+0x36>
10013fc0:	2800      	cmp	r0, #0
10013fc2:	d121      	bne.n	10014008 <__aeabi_fsub+0x1a0>
10013fc4:	1c60      	adds	r0, r4, #1
10013fc6:	b2c0      	uxtb	r0, r0
10013fc8:	2801      	cmp	r0, #1
10013fca:	dd58      	ble.n	1001407e <__aeabi_fsub+0x216>
10013fcc:	2780      	movs	r7, #128	; 0x80
10013fce:	1a9e      	subs	r6, r3, r2
10013fd0:	04ff      	lsls	r7, r7, #19
10013fd2:	4037      	ands	r7, r6
10013fd4:	d02f      	beq.n	10014036 <__aeabi_fsub+0x1ce>
10013fd6:	1ad6      	subs	r6, r2, r3
10013fd8:	000d      	movs	r5, r1
10013fda:	e78f      	b.n	10013efc <__aeabi_fsub+0x94>
10013fdc:	2301      	movs	r3, #1
10013fde:	401d      	ands	r5, r3
10013fe0:	2300      	movs	r3, #0
10013fe2:	e76e      	b.n	10013ec2 <__aeabi_fsub+0x5a>
10013fe4:	4b62      	ldr	r3, [pc, #392]	; (10014170 <__aeabi_fsub+0x308>)
10013fe6:	1a24      	subs	r4, r4, r0
10013fe8:	4033      	ands	r3, r6
10013fea:	e758      	b.n	10013e9e <__aeabi_fsub+0x36>
10013fec:	2800      	cmp	r0, #0
10013fee:	d151      	bne.n	10014094 <__aeabi_fsub+0x22c>
10013ff0:	1c60      	adds	r0, r4, #1
10013ff2:	b2c6      	uxtb	r6, r0
10013ff4:	2e01      	cmp	r6, #1
10013ff6:	dd33      	ble.n	10014060 <__aeabi_fsub+0x1f8>
10013ff8:	28ff      	cmp	r0, #255	; 0xff
10013ffa:	d02d      	beq.n	10014058 <__aeabi_fsub+0x1f0>
10013ffc:	189b      	adds	r3, r3, r2
10013ffe:	085b      	lsrs	r3, r3, #1
10014000:	0004      	movs	r4, r0
10014002:	e74c      	b.n	10013e9e <__aeabi_fsub+0x36>
10014004:	2201      	movs	r2, #1
10014006:	e774      	b.n	10013ef2 <__aeabi_fsub+0x8a>
10014008:	2c00      	cmp	r4, #0
1001400a:	d01a      	beq.n	10014042 <__aeabi_fsub+0x1da>
1001400c:	2eff      	cmp	r6, #255	; 0xff
1001400e:	d01f      	beq.n	10014050 <__aeabi_fsub+0x1e8>
10014010:	2480      	movs	r4, #128	; 0x80
10014012:	04e4      	lsls	r4, r4, #19
10014014:	4240      	negs	r0, r0
10014016:	4323      	orrs	r3, r4
10014018:	281b      	cmp	r0, #27
1001401a:	dd00      	ble.n	1001401e <__aeabi_fsub+0x1b6>
1001401c:	e096      	b.n	1001414c <__aeabi_fsub+0x2e4>
1001401e:	001d      	movs	r5, r3
10014020:	2420      	movs	r4, #32
10014022:	40c5      	lsrs	r5, r0
10014024:	1a20      	subs	r0, r4, r0
10014026:	4083      	lsls	r3, r0
10014028:	1e58      	subs	r0, r3, #1
1001402a:	4183      	sbcs	r3, r0
1001402c:	432b      	orrs	r3, r5
1001402e:	1ad3      	subs	r3, r2, r3
10014030:	0034      	movs	r4, r6
10014032:	000d      	movs	r5, r1
10014034:	e75e      	b.n	10013ef4 <__aeabi_fsub+0x8c>
10014036:	2e00      	cmp	r6, #0
10014038:	d000      	beq.n	1001403c <__aeabi_fsub+0x1d4>
1001403a:	e75f      	b.n	10013efc <__aeabi_fsub+0x94>
1001403c:	2500      	movs	r5, #0
1001403e:	2400      	movs	r4, #0
10014040:	e7ab      	b.n	10013f9a <__aeabi_fsub+0x132>
10014042:	2b00      	cmp	r3, #0
10014044:	d044      	beq.n	100140d0 <__aeabi_fsub+0x268>
10014046:	43c0      	mvns	r0, r0
10014048:	2800      	cmp	r0, #0
1001404a:	d0f0      	beq.n	1001402e <__aeabi_fsub+0x1c6>
1001404c:	2eff      	cmp	r6, #255	; 0xff
1001404e:	d1e3      	bne.n	10014018 <__aeabi_fsub+0x1b0>
10014050:	0013      	movs	r3, r2
10014052:	24ff      	movs	r4, #255	; 0xff
10014054:	000d      	movs	r5, r1
10014056:	e722      	b.n	10013e9e <__aeabi_fsub+0x36>
10014058:	000d      	movs	r5, r1
1001405a:	24ff      	movs	r4, #255	; 0xff
1001405c:	2300      	movs	r3, #0
1001405e:	e730      	b.n	10013ec2 <__aeabi_fsub+0x5a>
10014060:	2c00      	cmp	r4, #0
10014062:	d15d      	bne.n	10014120 <__aeabi_fsub+0x2b8>
10014064:	2b00      	cmp	r3, #0
10014066:	d07d      	beq.n	10014164 <__aeabi_fsub+0x2fc>
10014068:	2a00      	cmp	r2, #0
1001406a:	d100      	bne.n	1001406e <__aeabi_fsub+0x206>
1001406c:	e717      	b.n	10013e9e <__aeabi_fsub+0x36>
1001406e:	189b      	adds	r3, r3, r2
10014070:	015a      	lsls	r2, r3, #5
10014072:	d400      	bmi.n	10014076 <__aeabi_fsub+0x20e>
10014074:	e756      	b.n	10013f24 <__aeabi_fsub+0xbc>
10014076:	4a3e      	ldr	r2, [pc, #248]	; (10014170 <__aeabi_fsub+0x308>)
10014078:	0004      	movs	r4, r0
1001407a:	4013      	ands	r3, r2
1001407c:	e70f      	b.n	10013e9e <__aeabi_fsub+0x36>
1001407e:	2c00      	cmp	r4, #0
10014080:	d11e      	bne.n	100140c0 <__aeabi_fsub+0x258>
10014082:	2b00      	cmp	r3, #0
10014084:	d12f      	bne.n	100140e6 <__aeabi_fsub+0x27e>
10014086:	2a00      	cmp	r2, #0
10014088:	d065      	beq.n	10014156 <__aeabi_fsub+0x2ee>
1001408a:	0013      	movs	r3, r2
1001408c:	000d      	movs	r5, r1
1001408e:	e706      	b.n	10013e9e <__aeabi_fsub+0x36>
10014090:	2201      	movs	r2, #1
10014092:	e76d      	b.n	10013f70 <__aeabi_fsub+0x108>
10014094:	2c00      	cmp	r4, #0
10014096:	d11f      	bne.n	100140d8 <__aeabi_fsub+0x270>
10014098:	2b00      	cmp	r3, #0
1001409a:	d059      	beq.n	10014150 <__aeabi_fsub+0x2e8>
1001409c:	43c0      	mvns	r0, r0
1001409e:	2800      	cmp	r0, #0
100140a0:	d00b      	beq.n	100140ba <__aeabi_fsub+0x252>
100140a2:	2eff      	cmp	r6, #255	; 0xff
100140a4:	d04f      	beq.n	10014146 <__aeabi_fsub+0x2de>
100140a6:	281b      	cmp	r0, #27
100140a8:	dc5e      	bgt.n	10014168 <__aeabi_fsub+0x300>
100140aa:	001d      	movs	r5, r3
100140ac:	2420      	movs	r4, #32
100140ae:	40c5      	lsrs	r5, r0
100140b0:	1a20      	subs	r0, r4, r0
100140b2:	4083      	lsls	r3, r0
100140b4:	1e58      	subs	r0, r3, #1
100140b6:	4183      	sbcs	r3, r0
100140b8:	432b      	orrs	r3, r5
100140ba:	189b      	adds	r3, r3, r2
100140bc:	0034      	movs	r4, r6
100140be:	e758      	b.n	10013f72 <__aeabi_fsub+0x10a>
100140c0:	2b00      	cmp	r3, #0
100140c2:	d11c      	bne.n	100140fe <__aeabi_fsub+0x296>
100140c4:	2a00      	cmp	r2, #0
100140c6:	d049      	beq.n	1001415c <__aeabi_fsub+0x2f4>
100140c8:	0013      	movs	r3, r2
100140ca:	000d      	movs	r5, r1
100140cc:	24ff      	movs	r4, #255	; 0xff
100140ce:	e6e6      	b.n	10013e9e <__aeabi_fsub+0x36>
100140d0:	0013      	movs	r3, r2
100140d2:	0034      	movs	r4, r6
100140d4:	000d      	movs	r5, r1
100140d6:	e6e2      	b.n	10013e9e <__aeabi_fsub+0x36>
100140d8:	2eff      	cmp	r6, #255	; 0xff
100140da:	d034      	beq.n	10014146 <__aeabi_fsub+0x2de>
100140dc:	2480      	movs	r4, #128	; 0x80
100140de:	04e4      	lsls	r4, r4, #19
100140e0:	4240      	negs	r0, r0
100140e2:	4323      	orrs	r3, r4
100140e4:	e7df      	b.n	100140a6 <__aeabi_fsub+0x23e>
100140e6:	2a00      	cmp	r2, #0
100140e8:	d100      	bne.n	100140ec <__aeabi_fsub+0x284>
100140ea:	e6d8      	b.n	10013e9e <__aeabi_fsub+0x36>
100140ec:	2780      	movs	r7, #128	; 0x80
100140ee:	1a98      	subs	r0, r3, r2
100140f0:	04ff      	lsls	r7, r7, #19
100140f2:	4007      	ands	r7, r0
100140f4:	d100      	bne.n	100140f8 <__aeabi_fsub+0x290>
100140f6:	e74d      	b.n	10013f94 <__aeabi_fsub+0x12c>
100140f8:	1ad3      	subs	r3, r2, r3
100140fa:	000d      	movs	r5, r1
100140fc:	e6cf      	b.n	10013e9e <__aeabi_fsub+0x36>
100140fe:	24ff      	movs	r4, #255	; 0xff
10014100:	2a00      	cmp	r2, #0
10014102:	d100      	bne.n	10014106 <__aeabi_fsub+0x29e>
10014104:	e6cb      	b.n	10013e9e <__aeabi_fsub+0x36>
10014106:	2080      	movs	r0, #128	; 0x80
10014108:	08db      	lsrs	r3, r3, #3
1001410a:	03c0      	lsls	r0, r0, #15
1001410c:	4203      	tst	r3, r0
1001410e:	d004      	beq.n	1001411a <__aeabi_fsub+0x2b2>
10014110:	08d2      	lsrs	r2, r2, #3
10014112:	4202      	tst	r2, r0
10014114:	d101      	bne.n	1001411a <__aeabi_fsub+0x2b2>
10014116:	0013      	movs	r3, r2
10014118:	000d      	movs	r5, r1
1001411a:	00db      	lsls	r3, r3, #3
1001411c:	24ff      	movs	r4, #255	; 0xff
1001411e:	e6be      	b.n	10013e9e <__aeabi_fsub+0x36>
10014120:	2b00      	cmp	r3, #0
10014122:	d010      	beq.n	10014146 <__aeabi_fsub+0x2de>
10014124:	24ff      	movs	r4, #255	; 0xff
10014126:	2a00      	cmp	r2, #0
10014128:	d100      	bne.n	1001412c <__aeabi_fsub+0x2c4>
1001412a:	e6b8      	b.n	10013e9e <__aeabi_fsub+0x36>
1001412c:	2080      	movs	r0, #128	; 0x80
1001412e:	08db      	lsrs	r3, r3, #3
10014130:	03c0      	lsls	r0, r0, #15
10014132:	4203      	tst	r3, r0
10014134:	d003      	beq.n	1001413e <__aeabi_fsub+0x2d6>
10014136:	08d2      	lsrs	r2, r2, #3
10014138:	4202      	tst	r2, r0
1001413a:	d100      	bne.n	1001413e <__aeabi_fsub+0x2d6>
1001413c:	0013      	movs	r3, r2
1001413e:	00db      	lsls	r3, r3, #3
10014140:	000d      	movs	r5, r1
10014142:	24ff      	movs	r4, #255	; 0xff
10014144:	e6ab      	b.n	10013e9e <__aeabi_fsub+0x36>
10014146:	0013      	movs	r3, r2
10014148:	24ff      	movs	r4, #255	; 0xff
1001414a:	e6a8      	b.n	10013e9e <__aeabi_fsub+0x36>
1001414c:	2301      	movs	r3, #1
1001414e:	e76e      	b.n	1001402e <__aeabi_fsub+0x1c6>
10014150:	0013      	movs	r3, r2
10014152:	0034      	movs	r4, r6
10014154:	e6a3      	b.n	10013e9e <__aeabi_fsub+0x36>
10014156:	2700      	movs	r7, #0
10014158:	2500      	movs	r5, #0
1001415a:	e71e      	b.n	10013f9a <__aeabi_fsub+0x132>
1001415c:	2780      	movs	r7, #128	; 0x80
1001415e:	2500      	movs	r5, #0
10014160:	03ff      	lsls	r7, r7, #15
10014162:	e6e9      	b.n	10013f38 <__aeabi_fsub+0xd0>
10014164:	0013      	movs	r3, r2
10014166:	e69a      	b.n	10013e9e <__aeabi_fsub+0x36>
10014168:	2301      	movs	r3, #1
1001416a:	e7a6      	b.n	100140ba <__aeabi_fsub+0x252>
1001416c:	7dffffff 	.word	0x7dffffff
10014170:	fbffffff 	.word	0xfbffffff

10014174 <__aeabi_f2iz>:
10014174:	0243      	lsls	r3, r0, #9
10014176:	0a59      	lsrs	r1, r3, #9
10014178:	0043      	lsls	r3, r0, #1
1001417a:	0fc2      	lsrs	r2, r0, #31
1001417c:	0e1b      	lsrs	r3, r3, #24
1001417e:	2000      	movs	r0, #0
10014180:	2b7e      	cmp	r3, #126	; 0x7e
10014182:	dd0e      	ble.n	100141a2 <__aeabi_f2iz+0x2e>
10014184:	2b9d      	cmp	r3, #157	; 0x9d
10014186:	dc0d      	bgt.n	100141a4 <__aeabi_f2iz+0x30>
10014188:	2080      	movs	r0, #128	; 0x80
1001418a:	0400      	lsls	r0, r0, #16
1001418c:	4301      	orrs	r1, r0
1001418e:	2b95      	cmp	r3, #149	; 0x95
10014190:	dc0b      	bgt.n	100141aa <__aeabi_f2iz+0x36>
10014192:	2096      	movs	r0, #150	; 0x96
10014194:	1ac3      	subs	r3, r0, r3
10014196:	40d9      	lsrs	r1, r3
10014198:	000b      	movs	r3, r1
1001419a:	4258      	negs	r0, r3
1001419c:	2a00      	cmp	r2, #0
1001419e:	d100      	bne.n	100141a2 <__aeabi_f2iz+0x2e>
100141a0:	0018      	movs	r0, r3
100141a2:	4770      	bx	lr
100141a4:	4b03      	ldr	r3, [pc, #12]	; (100141b4 <__aeabi_f2iz+0x40>)
100141a6:	18d0      	adds	r0, r2, r3
100141a8:	e7fb      	b.n	100141a2 <__aeabi_f2iz+0x2e>
100141aa:	3b96      	subs	r3, #150	; 0x96
100141ac:	4099      	lsls	r1, r3
100141ae:	000b      	movs	r3, r1
100141b0:	e7f3      	b.n	1001419a <__aeabi_f2iz+0x26>
100141b2:	46c0      	nop			; (mov r8, r8)
100141b4:	7fffffff 	.word	0x7fffffff

100141b8 <__aeabi_i2f>:
100141b8:	b570      	push	{r4, r5, r6, lr}
100141ba:	2800      	cmp	r0, #0
100141bc:	d030      	beq.n	10014220 <__aeabi_i2f+0x68>
100141be:	17c3      	asrs	r3, r0, #31
100141c0:	18c5      	adds	r5, r0, r3
100141c2:	405d      	eors	r5, r3
100141c4:	0fc4      	lsrs	r4, r0, #31
100141c6:	0028      	movs	r0, r5
100141c8:	f000 ffc6 	bl	10015158 <__clzsi2>
100141cc:	239e      	movs	r3, #158	; 0x9e
100141ce:	1a1b      	subs	r3, r3, r0
100141d0:	2b96      	cmp	r3, #150	; 0x96
100141d2:	dc0d      	bgt.n	100141f0 <__aeabi_i2f+0x38>
100141d4:	2296      	movs	r2, #150	; 0x96
100141d6:	1ad2      	subs	r2, r2, r3
100141d8:	4095      	lsls	r5, r2
100141da:	026a      	lsls	r2, r5, #9
100141dc:	0a52      	lsrs	r2, r2, #9
100141de:	b2d8      	uxtb	r0, r3
100141e0:	0252      	lsls	r2, r2, #9
100141e2:	05c0      	lsls	r0, r0, #23
100141e4:	0a52      	lsrs	r2, r2, #9
100141e6:	07e4      	lsls	r4, r4, #31
100141e8:	4302      	orrs	r2, r0
100141ea:	4322      	orrs	r2, r4
100141ec:	0010      	movs	r0, r2
100141ee:	bd70      	pop	{r4, r5, r6, pc}
100141f0:	2b99      	cmp	r3, #153	; 0x99
100141f2:	dc19      	bgt.n	10014228 <__aeabi_i2f+0x70>
100141f4:	2299      	movs	r2, #153	; 0x99
100141f6:	1ad2      	subs	r2, r2, r3
100141f8:	4095      	lsls	r5, r2
100141fa:	4a12      	ldr	r2, [pc, #72]	; (10014244 <__aeabi_i2f+0x8c>)
100141fc:	402a      	ands	r2, r5
100141fe:	0769      	lsls	r1, r5, #29
10014200:	d004      	beq.n	1001420c <__aeabi_i2f+0x54>
10014202:	210f      	movs	r1, #15
10014204:	400d      	ands	r5, r1
10014206:	2d04      	cmp	r5, #4
10014208:	d000      	beq.n	1001420c <__aeabi_i2f+0x54>
1001420a:	3204      	adds	r2, #4
1001420c:	0151      	lsls	r1, r2, #5
1001420e:	d503      	bpl.n	10014218 <__aeabi_i2f+0x60>
10014210:	4b0c      	ldr	r3, [pc, #48]	; (10014244 <__aeabi_i2f+0x8c>)
10014212:	401a      	ands	r2, r3
10014214:	239f      	movs	r3, #159	; 0x9f
10014216:	1a1b      	subs	r3, r3, r0
10014218:	0192      	lsls	r2, r2, #6
1001421a:	0a52      	lsrs	r2, r2, #9
1001421c:	b2d8      	uxtb	r0, r3
1001421e:	e7df      	b.n	100141e0 <__aeabi_i2f+0x28>
10014220:	2400      	movs	r4, #0
10014222:	2000      	movs	r0, #0
10014224:	2200      	movs	r2, #0
10014226:	e7db      	b.n	100141e0 <__aeabi_i2f+0x28>
10014228:	2205      	movs	r2, #5
1001422a:	002e      	movs	r6, r5
1001422c:	1a12      	subs	r2, r2, r0
1001422e:	21b9      	movs	r1, #185	; 0xb9
10014230:	40d6      	lsrs	r6, r2
10014232:	002a      	movs	r2, r5
10014234:	1ac9      	subs	r1, r1, r3
10014236:	408a      	lsls	r2, r1
10014238:	1e55      	subs	r5, r2, #1
1001423a:	41aa      	sbcs	r2, r5
1001423c:	0035      	movs	r5, r6
1001423e:	4315      	orrs	r5, r2
10014240:	e7db      	b.n	100141fa <__aeabi_i2f+0x42>
10014242:	46c0      	nop			; (mov r8, r8)
10014244:	fbffffff 	.word	0xfbffffff

10014248 <__aeabi_ui2f>:
10014248:	b570      	push	{r4, r5, r6, lr}
1001424a:	1e04      	subs	r4, r0, #0
1001424c:	d028      	beq.n	100142a0 <__aeabi_ui2f+0x58>
1001424e:	f000 ff83 	bl	10015158 <__clzsi2>
10014252:	239e      	movs	r3, #158	; 0x9e
10014254:	1a1b      	subs	r3, r3, r0
10014256:	2b96      	cmp	r3, #150	; 0x96
10014258:	dc0a      	bgt.n	10014270 <__aeabi_ui2f+0x28>
1001425a:	2296      	movs	r2, #150	; 0x96
1001425c:	1ad2      	subs	r2, r2, r3
1001425e:	4094      	lsls	r4, r2
10014260:	0262      	lsls	r2, r4, #9
10014262:	0a52      	lsrs	r2, r2, #9
10014264:	b2d8      	uxtb	r0, r3
10014266:	0252      	lsls	r2, r2, #9
10014268:	0a52      	lsrs	r2, r2, #9
1001426a:	05c0      	lsls	r0, r0, #23
1001426c:	4310      	orrs	r0, r2
1001426e:	bd70      	pop	{r4, r5, r6, pc}
10014270:	2b99      	cmp	r3, #153	; 0x99
10014272:	dc18      	bgt.n	100142a6 <__aeabi_ui2f+0x5e>
10014274:	2299      	movs	r2, #153	; 0x99
10014276:	1ad2      	subs	r2, r2, r3
10014278:	4094      	lsls	r4, r2
1001427a:	4a11      	ldr	r2, [pc, #68]	; (100142c0 <__aeabi_ui2f+0x78>)
1001427c:	4022      	ands	r2, r4
1001427e:	0761      	lsls	r1, r4, #29
10014280:	d004      	beq.n	1001428c <__aeabi_ui2f+0x44>
10014282:	210f      	movs	r1, #15
10014284:	400c      	ands	r4, r1
10014286:	2c04      	cmp	r4, #4
10014288:	d000      	beq.n	1001428c <__aeabi_ui2f+0x44>
1001428a:	3204      	adds	r2, #4
1001428c:	0151      	lsls	r1, r2, #5
1001428e:	d503      	bpl.n	10014298 <__aeabi_ui2f+0x50>
10014290:	4b0b      	ldr	r3, [pc, #44]	; (100142c0 <__aeabi_ui2f+0x78>)
10014292:	401a      	ands	r2, r3
10014294:	239f      	movs	r3, #159	; 0x9f
10014296:	1a1b      	subs	r3, r3, r0
10014298:	0192      	lsls	r2, r2, #6
1001429a:	0a52      	lsrs	r2, r2, #9
1001429c:	b2d8      	uxtb	r0, r3
1001429e:	e7e2      	b.n	10014266 <__aeabi_ui2f+0x1e>
100142a0:	2000      	movs	r0, #0
100142a2:	2200      	movs	r2, #0
100142a4:	e7df      	b.n	10014266 <__aeabi_ui2f+0x1e>
100142a6:	2205      	movs	r2, #5
100142a8:	0025      	movs	r5, r4
100142aa:	1a12      	subs	r2, r2, r0
100142ac:	21b9      	movs	r1, #185	; 0xb9
100142ae:	40d5      	lsrs	r5, r2
100142b0:	0022      	movs	r2, r4
100142b2:	1ac9      	subs	r1, r1, r3
100142b4:	408a      	lsls	r2, r1
100142b6:	1e54      	subs	r4, r2, #1
100142b8:	41a2      	sbcs	r2, r4
100142ba:	002c      	movs	r4, r5
100142bc:	4314      	orrs	r4, r2
100142be:	e7dc      	b.n	1001427a <__aeabi_ui2f+0x32>
100142c0:	fbffffff 	.word	0xfbffffff

100142c4 <__eqdf2>:
100142c4:	b5f0      	push	{r4, r5, r6, r7, lr}
100142c6:	465f      	mov	r7, fp
100142c8:	4656      	mov	r6, sl
100142ca:	464d      	mov	r5, r9
100142cc:	4644      	mov	r4, r8
100142ce:	b4f0      	push	{r4, r5, r6, r7}
100142d0:	031f      	lsls	r7, r3, #12
100142d2:	005c      	lsls	r4, r3, #1
100142d4:	0fdb      	lsrs	r3, r3, #31
100142d6:	469a      	mov	sl, r3
100142d8:	4b19      	ldr	r3, [pc, #100]	; (10014340 <__eqdf2+0x7c>)
100142da:	030e      	lsls	r6, r1, #12
100142dc:	004d      	lsls	r5, r1, #1
100142de:	0fc9      	lsrs	r1, r1, #31
100142e0:	4680      	mov	r8, r0
100142e2:	0b36      	lsrs	r6, r6, #12
100142e4:	0d6d      	lsrs	r5, r5, #21
100142e6:	468b      	mov	fp, r1
100142e8:	4691      	mov	r9, r2
100142ea:	0b3f      	lsrs	r7, r7, #12
100142ec:	0d64      	lsrs	r4, r4, #21
100142ee:	429d      	cmp	r5, r3
100142f0:	d019      	beq.n	10014326 <__eqdf2+0x62>
100142f2:	4b13      	ldr	r3, [pc, #76]	; (10014340 <__eqdf2+0x7c>)
100142f4:	429c      	cmp	r4, r3
100142f6:	d01b      	beq.n	10014330 <__eqdf2+0x6c>
100142f8:	2301      	movs	r3, #1
100142fa:	42a5      	cmp	r5, r4
100142fc:	d006      	beq.n	1001430c <__eqdf2+0x48>
100142fe:	0018      	movs	r0, r3
10014300:	bc3c      	pop	{r2, r3, r4, r5}
10014302:	4690      	mov	r8, r2
10014304:	4699      	mov	r9, r3
10014306:	46a2      	mov	sl, r4
10014308:	46ab      	mov	fp, r5
1001430a:	bdf0      	pop	{r4, r5, r6, r7, pc}
1001430c:	42be      	cmp	r6, r7
1001430e:	d1f6      	bne.n	100142fe <__eqdf2+0x3a>
10014310:	45c8      	cmp	r8, r9
10014312:	d1f4      	bne.n	100142fe <__eqdf2+0x3a>
10014314:	45d3      	cmp	fp, sl
10014316:	d010      	beq.n	1001433a <__eqdf2+0x76>
10014318:	2d00      	cmp	r5, #0
1001431a:	d1f0      	bne.n	100142fe <__eqdf2+0x3a>
1001431c:	4330      	orrs	r0, r6
1001431e:	0003      	movs	r3, r0
10014320:	1e5a      	subs	r2, r3, #1
10014322:	4193      	sbcs	r3, r2
10014324:	e7eb      	b.n	100142fe <__eqdf2+0x3a>
10014326:	0031      	movs	r1, r6
10014328:	2301      	movs	r3, #1
1001432a:	4301      	orrs	r1, r0
1001432c:	d1e7      	bne.n	100142fe <__eqdf2+0x3a>
1001432e:	e7e0      	b.n	100142f2 <__eqdf2+0x2e>
10014330:	433a      	orrs	r2, r7
10014332:	2301      	movs	r3, #1
10014334:	2a00      	cmp	r2, #0
10014336:	d1e2      	bne.n	100142fe <__eqdf2+0x3a>
10014338:	e7de      	b.n	100142f8 <__eqdf2+0x34>
1001433a:	2300      	movs	r3, #0
1001433c:	e7df      	b.n	100142fe <__eqdf2+0x3a>
1001433e:	46c0      	nop			; (mov r8, r8)
10014340:	000007ff 	.word	0x000007ff

10014344 <__gedf2>:
10014344:	b5f0      	push	{r4, r5, r6, r7, lr}
10014346:	465f      	mov	r7, fp
10014348:	4644      	mov	r4, r8
1001434a:	4656      	mov	r6, sl
1001434c:	464d      	mov	r5, r9
1001434e:	b4f0      	push	{r4, r5, r6, r7}
10014350:	031f      	lsls	r7, r3, #12
10014352:	0b3c      	lsrs	r4, r7, #12
10014354:	4f2c      	ldr	r7, [pc, #176]	; (10014408 <__gedf2+0xc4>)
10014356:	030e      	lsls	r6, r1, #12
10014358:	004d      	lsls	r5, r1, #1
1001435a:	46a3      	mov	fp, r4
1001435c:	005c      	lsls	r4, r3, #1
1001435e:	4684      	mov	ip, r0
10014360:	0b36      	lsrs	r6, r6, #12
10014362:	0d6d      	lsrs	r5, r5, #21
10014364:	0fc9      	lsrs	r1, r1, #31
10014366:	4690      	mov	r8, r2
10014368:	0d64      	lsrs	r4, r4, #21
1001436a:	0fdb      	lsrs	r3, r3, #31
1001436c:	42bd      	cmp	r5, r7
1001436e:	d02b      	beq.n	100143c8 <__gedf2+0x84>
10014370:	4f25      	ldr	r7, [pc, #148]	; (10014408 <__gedf2+0xc4>)
10014372:	42bc      	cmp	r4, r7
10014374:	d02e      	beq.n	100143d4 <__gedf2+0x90>
10014376:	2d00      	cmp	r5, #0
10014378:	d10e      	bne.n	10014398 <__gedf2+0x54>
1001437a:	4330      	orrs	r0, r6
1001437c:	0007      	movs	r7, r0
1001437e:	4681      	mov	r9, r0
10014380:	4278      	negs	r0, r7
10014382:	4178      	adcs	r0, r7
10014384:	2c00      	cmp	r4, #0
10014386:	d117      	bne.n	100143b8 <__gedf2+0x74>
10014388:	465f      	mov	r7, fp
1001438a:	433a      	orrs	r2, r7
1001438c:	d114      	bne.n	100143b8 <__gedf2+0x74>
1001438e:	464b      	mov	r3, r9
10014390:	2000      	movs	r0, #0
10014392:	2b00      	cmp	r3, #0
10014394:	d00a      	beq.n	100143ac <__gedf2+0x68>
10014396:	e006      	b.n	100143a6 <__gedf2+0x62>
10014398:	2c00      	cmp	r4, #0
1001439a:	d102      	bne.n	100143a2 <__gedf2+0x5e>
1001439c:	4658      	mov	r0, fp
1001439e:	4302      	orrs	r2, r0
100143a0:	d001      	beq.n	100143a6 <__gedf2+0x62>
100143a2:	4299      	cmp	r1, r3
100143a4:	d01a      	beq.n	100143dc <__gedf2+0x98>
100143a6:	2301      	movs	r3, #1
100143a8:	4248      	negs	r0, r1
100143aa:	4318      	orrs	r0, r3
100143ac:	bc3c      	pop	{r2, r3, r4, r5}
100143ae:	4690      	mov	r8, r2
100143b0:	4699      	mov	r9, r3
100143b2:	46a2      	mov	sl, r4
100143b4:	46ab      	mov	fp, r5
100143b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
100143b8:	2800      	cmp	r0, #0
100143ba:	d0f2      	beq.n	100143a2 <__gedf2+0x5e>
100143bc:	4258      	negs	r0, r3
100143be:	4158      	adcs	r0, r3
100143c0:	2201      	movs	r2, #1
100143c2:	4240      	negs	r0, r0
100143c4:	4310      	orrs	r0, r2
100143c6:	e7f1      	b.n	100143ac <__gedf2+0x68>
100143c8:	0037      	movs	r7, r6
100143ca:	4307      	orrs	r7, r0
100143cc:	d0d0      	beq.n	10014370 <__gedf2+0x2c>
100143ce:	2002      	movs	r0, #2
100143d0:	4240      	negs	r0, r0
100143d2:	e7eb      	b.n	100143ac <__gedf2+0x68>
100143d4:	465f      	mov	r7, fp
100143d6:	4317      	orrs	r7, r2
100143d8:	d0cd      	beq.n	10014376 <__gedf2+0x32>
100143da:	e7f8      	b.n	100143ce <__gedf2+0x8a>
100143dc:	42a5      	cmp	r5, r4
100143de:	dce2      	bgt.n	100143a6 <__gedf2+0x62>
100143e0:	db05      	blt.n	100143ee <__gedf2+0xaa>
100143e2:	455e      	cmp	r6, fp
100143e4:	d8df      	bhi.n	100143a6 <__gedf2+0x62>
100143e6:	d008      	beq.n	100143fa <__gedf2+0xb6>
100143e8:	2000      	movs	r0, #0
100143ea:	455e      	cmp	r6, fp
100143ec:	d2de      	bcs.n	100143ac <__gedf2+0x68>
100143ee:	4248      	negs	r0, r1
100143f0:	4148      	adcs	r0, r1
100143f2:	2301      	movs	r3, #1
100143f4:	4240      	negs	r0, r0
100143f6:	4318      	orrs	r0, r3
100143f8:	e7d8      	b.n	100143ac <__gedf2+0x68>
100143fa:	45c4      	cmp	ip, r8
100143fc:	d8d3      	bhi.n	100143a6 <__gedf2+0x62>
100143fe:	2000      	movs	r0, #0
10014400:	45c4      	cmp	ip, r8
10014402:	d3f4      	bcc.n	100143ee <__gedf2+0xaa>
10014404:	e7d2      	b.n	100143ac <__gedf2+0x68>
10014406:	46c0      	nop			; (mov r8, r8)
10014408:	000007ff 	.word	0x000007ff

1001440c <__ledf2>:
1001440c:	b5f0      	push	{r4, r5, r6, r7, lr}
1001440e:	465f      	mov	r7, fp
10014410:	464d      	mov	r5, r9
10014412:	4644      	mov	r4, r8
10014414:	4656      	mov	r6, sl
10014416:	b4f0      	push	{r4, r5, r6, r7}
10014418:	031c      	lsls	r4, r3, #12
1001441a:	0b24      	lsrs	r4, r4, #12
1001441c:	46a4      	mov	ip, r4
1001441e:	4c2f      	ldr	r4, [pc, #188]	; (100144dc <__ledf2+0xd0>)
10014420:	030f      	lsls	r7, r1, #12
10014422:	004d      	lsls	r5, r1, #1
10014424:	005e      	lsls	r6, r3, #1
10014426:	0fc9      	lsrs	r1, r1, #31
10014428:	4680      	mov	r8, r0
1001442a:	0b3f      	lsrs	r7, r7, #12
1001442c:	0d6d      	lsrs	r5, r5, #21
1001442e:	468b      	mov	fp, r1
10014430:	4691      	mov	r9, r2
10014432:	0d76      	lsrs	r6, r6, #21
10014434:	0fdb      	lsrs	r3, r3, #31
10014436:	42a5      	cmp	r5, r4
10014438:	d020      	beq.n	1001447c <__ledf2+0x70>
1001443a:	4c28      	ldr	r4, [pc, #160]	; (100144dc <__ledf2+0xd0>)
1001443c:	42a6      	cmp	r6, r4
1001443e:	d022      	beq.n	10014486 <__ledf2+0x7a>
10014440:	2d00      	cmp	r5, #0
10014442:	d112      	bne.n	1001446a <__ledf2+0x5e>
10014444:	4338      	orrs	r0, r7
10014446:	4244      	negs	r4, r0
10014448:	4144      	adcs	r4, r0
1001444a:	2e00      	cmp	r6, #0
1001444c:	d020      	beq.n	10014490 <__ledf2+0x84>
1001444e:	2c00      	cmp	r4, #0
10014450:	d00d      	beq.n	1001446e <__ledf2+0x62>
10014452:	425c      	negs	r4, r3
10014454:	4163      	adcs	r3, r4
10014456:	2401      	movs	r4, #1
10014458:	425b      	negs	r3, r3
1001445a:	431c      	orrs	r4, r3
1001445c:	0020      	movs	r0, r4
1001445e:	bc3c      	pop	{r2, r3, r4, r5}
10014460:	4690      	mov	r8, r2
10014462:	4699      	mov	r9, r3
10014464:	46a2      	mov	sl, r4
10014466:	46ab      	mov	fp, r5
10014468:	bdf0      	pop	{r4, r5, r6, r7, pc}
1001446a:	2e00      	cmp	r6, #0
1001446c:	d017      	beq.n	1001449e <__ledf2+0x92>
1001446e:	455b      	cmp	r3, fp
10014470:	d019      	beq.n	100144a6 <__ledf2+0x9a>
10014472:	465b      	mov	r3, fp
10014474:	425c      	negs	r4, r3
10014476:	2301      	movs	r3, #1
10014478:	431c      	orrs	r4, r3
1001447a:	e7ef      	b.n	1001445c <__ledf2+0x50>
1001447c:	0039      	movs	r1, r7
1001447e:	2402      	movs	r4, #2
10014480:	4301      	orrs	r1, r0
10014482:	d1eb      	bne.n	1001445c <__ledf2+0x50>
10014484:	e7d9      	b.n	1001443a <__ledf2+0x2e>
10014486:	4661      	mov	r1, ip
10014488:	2402      	movs	r4, #2
1001448a:	4311      	orrs	r1, r2
1001448c:	d1e6      	bne.n	1001445c <__ledf2+0x50>
1001448e:	e7d7      	b.n	10014440 <__ledf2+0x34>
10014490:	4661      	mov	r1, ip
10014492:	430a      	orrs	r2, r1
10014494:	d1db      	bne.n	1001444e <__ledf2+0x42>
10014496:	2400      	movs	r4, #0
10014498:	2800      	cmp	r0, #0
1001449a:	d0df      	beq.n	1001445c <__ledf2+0x50>
1001449c:	e7e9      	b.n	10014472 <__ledf2+0x66>
1001449e:	4661      	mov	r1, ip
100144a0:	430a      	orrs	r2, r1
100144a2:	d1e4      	bne.n	1001446e <__ledf2+0x62>
100144a4:	e7e5      	b.n	10014472 <__ledf2+0x66>
100144a6:	42b5      	cmp	r5, r6
100144a8:	dd03      	ble.n	100144b2 <__ledf2+0xa6>
100144aa:	2201      	movs	r2, #1
100144ac:	425c      	negs	r4, r3
100144ae:	4314      	orrs	r4, r2
100144b0:	e7d4      	b.n	1001445c <__ledf2+0x50>
100144b2:	42b5      	cmp	r5, r6
100144b4:	dbcd      	blt.n	10014452 <__ledf2+0x46>
100144b6:	4567      	cmp	r7, ip
100144b8:	d8db      	bhi.n	10014472 <__ledf2+0x66>
100144ba:	d009      	beq.n	100144d0 <__ledf2+0xc4>
100144bc:	2400      	movs	r4, #0
100144be:	4567      	cmp	r7, ip
100144c0:	d2cc      	bcs.n	1001445c <__ledf2+0x50>
100144c2:	4659      	mov	r1, fp
100144c4:	424c      	negs	r4, r1
100144c6:	4161      	adcs	r1, r4
100144c8:	2401      	movs	r4, #1
100144ca:	4249      	negs	r1, r1
100144cc:	430c      	orrs	r4, r1
100144ce:	e7c5      	b.n	1001445c <__ledf2+0x50>
100144d0:	45c8      	cmp	r8, r9
100144d2:	d8ce      	bhi.n	10014472 <__ledf2+0x66>
100144d4:	2400      	movs	r4, #0
100144d6:	45c8      	cmp	r8, r9
100144d8:	d3f3      	bcc.n	100144c2 <__ledf2+0xb6>
100144da:	e7bf      	b.n	1001445c <__ledf2+0x50>
100144dc:	000007ff 	.word	0x000007ff

100144e0 <__aeabi_dmul>:
100144e0:	b5f0      	push	{r4, r5, r6, r7, lr}
100144e2:	465f      	mov	r7, fp
100144e4:	4656      	mov	r6, sl
100144e6:	464d      	mov	r5, r9
100144e8:	4644      	mov	r4, r8
100144ea:	b4f0      	push	{r4, r5, r6, r7}
100144ec:	030d      	lsls	r5, r1, #12
100144ee:	4699      	mov	r9, r3
100144f0:	004e      	lsls	r6, r1, #1
100144f2:	0b2b      	lsrs	r3, r5, #12
100144f4:	b087      	sub	sp, #28
100144f6:	0007      	movs	r7, r0
100144f8:	4692      	mov	sl, r2
100144fa:	4680      	mov	r8, r0
100144fc:	469b      	mov	fp, r3
100144fe:	0d76      	lsrs	r6, r6, #21
10014500:	0fcc      	lsrs	r4, r1, #31
10014502:	2e00      	cmp	r6, #0
10014504:	d069      	beq.n	100145da <__aeabi_dmul+0xfa>
10014506:	4b6d      	ldr	r3, [pc, #436]	; (100146bc <__aeabi_dmul+0x1dc>)
10014508:	429e      	cmp	r6, r3
1001450a:	d035      	beq.n	10014578 <__aeabi_dmul+0x98>
1001450c:	465b      	mov	r3, fp
1001450e:	2280      	movs	r2, #128	; 0x80
10014510:	00dd      	lsls	r5, r3, #3
10014512:	0412      	lsls	r2, r2, #16
10014514:	0f43      	lsrs	r3, r0, #29
10014516:	4313      	orrs	r3, r2
10014518:	432b      	orrs	r3, r5
1001451a:	469b      	mov	fp, r3
1001451c:	00c3      	lsls	r3, r0, #3
1001451e:	4698      	mov	r8, r3
10014520:	4b67      	ldr	r3, [pc, #412]	; (100146c0 <__aeabi_dmul+0x1e0>)
10014522:	2700      	movs	r7, #0
10014524:	469c      	mov	ip, r3
10014526:	2300      	movs	r3, #0
10014528:	4466      	add	r6, ip
1001452a:	9301      	str	r3, [sp, #4]
1001452c:	464a      	mov	r2, r9
1001452e:	0315      	lsls	r5, r2, #12
10014530:	0050      	lsls	r0, r2, #1
10014532:	0fd2      	lsrs	r2, r2, #31
10014534:	4653      	mov	r3, sl
10014536:	0b2d      	lsrs	r5, r5, #12
10014538:	0d40      	lsrs	r0, r0, #21
1001453a:	4691      	mov	r9, r2
1001453c:	d100      	bne.n	10014540 <__aeabi_dmul+0x60>
1001453e:	e076      	b.n	1001462e <__aeabi_dmul+0x14e>
10014540:	4a5e      	ldr	r2, [pc, #376]	; (100146bc <__aeabi_dmul+0x1dc>)
10014542:	4290      	cmp	r0, r2
10014544:	d06c      	beq.n	10014620 <__aeabi_dmul+0x140>
10014546:	2280      	movs	r2, #128	; 0x80
10014548:	0f5b      	lsrs	r3, r3, #29
1001454a:	0412      	lsls	r2, r2, #16
1001454c:	4313      	orrs	r3, r2
1001454e:	4a5c      	ldr	r2, [pc, #368]	; (100146c0 <__aeabi_dmul+0x1e0>)
10014550:	00ed      	lsls	r5, r5, #3
10014552:	4694      	mov	ip, r2
10014554:	431d      	orrs	r5, r3
10014556:	4653      	mov	r3, sl
10014558:	2200      	movs	r2, #0
1001455a:	00db      	lsls	r3, r3, #3
1001455c:	4460      	add	r0, ip
1001455e:	4649      	mov	r1, r9
10014560:	1836      	adds	r6, r6, r0
10014562:	1c70      	adds	r0, r6, #1
10014564:	4061      	eors	r1, r4
10014566:	9002      	str	r0, [sp, #8]
10014568:	4317      	orrs	r7, r2
1001456a:	2f0f      	cmp	r7, #15
1001456c:	d900      	bls.n	10014570 <__aeabi_dmul+0x90>
1001456e:	e0af      	b.n	100146d0 <__aeabi_dmul+0x1f0>
10014570:	4854      	ldr	r0, [pc, #336]	; (100146c4 <__aeabi_dmul+0x1e4>)
10014572:	00bf      	lsls	r7, r7, #2
10014574:	59c7      	ldr	r7, [r0, r7]
10014576:	46bf      	mov	pc, r7
10014578:	465b      	mov	r3, fp
1001457a:	431f      	orrs	r7, r3
1001457c:	d000      	beq.n	10014580 <__aeabi_dmul+0xa0>
1001457e:	e088      	b.n	10014692 <__aeabi_dmul+0x1b2>
10014580:	2300      	movs	r3, #0
10014582:	469b      	mov	fp, r3
10014584:	4698      	mov	r8, r3
10014586:	3302      	adds	r3, #2
10014588:	2708      	movs	r7, #8
1001458a:	9301      	str	r3, [sp, #4]
1001458c:	e7ce      	b.n	1001452c <__aeabi_dmul+0x4c>
1001458e:	4649      	mov	r1, r9
10014590:	2a02      	cmp	r2, #2
10014592:	d06a      	beq.n	1001466a <__aeabi_dmul+0x18a>
10014594:	2a03      	cmp	r2, #3
10014596:	d100      	bne.n	1001459a <__aeabi_dmul+0xba>
10014598:	e209      	b.n	100149ae <__aeabi_dmul+0x4ce>
1001459a:	2a01      	cmp	r2, #1
1001459c:	d000      	beq.n	100145a0 <__aeabi_dmul+0xc0>
1001459e:	e1bb      	b.n	10014918 <__aeabi_dmul+0x438>
100145a0:	4011      	ands	r1, r2
100145a2:	2200      	movs	r2, #0
100145a4:	2300      	movs	r3, #0
100145a6:	2500      	movs	r5, #0
100145a8:	4690      	mov	r8, r2
100145aa:	b2cc      	uxtb	r4, r1
100145ac:	2100      	movs	r1, #0
100145ae:	032d      	lsls	r5, r5, #12
100145b0:	0d0a      	lsrs	r2, r1, #20
100145b2:	0512      	lsls	r2, r2, #20
100145b4:	0b2d      	lsrs	r5, r5, #12
100145b6:	4315      	orrs	r5, r2
100145b8:	4a43      	ldr	r2, [pc, #268]	; (100146c8 <__aeabi_dmul+0x1e8>)
100145ba:	051b      	lsls	r3, r3, #20
100145bc:	4015      	ands	r5, r2
100145be:	431d      	orrs	r5, r3
100145c0:	006d      	lsls	r5, r5, #1
100145c2:	07e4      	lsls	r4, r4, #31
100145c4:	086d      	lsrs	r5, r5, #1
100145c6:	4325      	orrs	r5, r4
100145c8:	4640      	mov	r0, r8
100145ca:	0029      	movs	r1, r5
100145cc:	b007      	add	sp, #28
100145ce:	bc3c      	pop	{r2, r3, r4, r5}
100145d0:	4690      	mov	r8, r2
100145d2:	4699      	mov	r9, r3
100145d4:	46a2      	mov	sl, r4
100145d6:	46ab      	mov	fp, r5
100145d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
100145da:	4303      	orrs	r3, r0
100145dc:	d052      	beq.n	10014684 <__aeabi_dmul+0x1a4>
100145de:	465b      	mov	r3, fp
100145e0:	2b00      	cmp	r3, #0
100145e2:	d100      	bne.n	100145e6 <__aeabi_dmul+0x106>
100145e4:	e18a      	b.n	100148fc <__aeabi_dmul+0x41c>
100145e6:	4658      	mov	r0, fp
100145e8:	f000 fdb6 	bl	10015158 <__clzsi2>
100145ec:	0003      	movs	r3, r0
100145ee:	3b0b      	subs	r3, #11
100145f0:	2b1c      	cmp	r3, #28
100145f2:	dd00      	ble.n	100145f6 <__aeabi_dmul+0x116>
100145f4:	e17b      	b.n	100148ee <__aeabi_dmul+0x40e>
100145f6:	221d      	movs	r2, #29
100145f8:	1ad3      	subs	r3, r2, r3
100145fa:	003a      	movs	r2, r7
100145fc:	0001      	movs	r1, r0
100145fe:	465d      	mov	r5, fp
10014600:	40da      	lsrs	r2, r3
10014602:	3908      	subs	r1, #8
10014604:	408d      	lsls	r5, r1
10014606:	0013      	movs	r3, r2
10014608:	408f      	lsls	r7, r1
1001460a:	432b      	orrs	r3, r5
1001460c:	469b      	mov	fp, r3
1001460e:	46b8      	mov	r8, r7
10014610:	4b2e      	ldr	r3, [pc, #184]	; (100146cc <__aeabi_dmul+0x1ec>)
10014612:	2700      	movs	r7, #0
10014614:	469c      	mov	ip, r3
10014616:	2300      	movs	r3, #0
10014618:	4460      	add	r0, ip
1001461a:	4246      	negs	r6, r0
1001461c:	9301      	str	r3, [sp, #4]
1001461e:	e785      	b.n	1001452c <__aeabi_dmul+0x4c>
10014620:	4652      	mov	r2, sl
10014622:	432a      	orrs	r2, r5
10014624:	d12c      	bne.n	10014680 <__aeabi_dmul+0x1a0>
10014626:	2500      	movs	r5, #0
10014628:	2300      	movs	r3, #0
1001462a:	2202      	movs	r2, #2
1001462c:	e797      	b.n	1001455e <__aeabi_dmul+0x7e>
1001462e:	4652      	mov	r2, sl
10014630:	432a      	orrs	r2, r5
10014632:	d021      	beq.n	10014678 <__aeabi_dmul+0x198>
10014634:	2d00      	cmp	r5, #0
10014636:	d100      	bne.n	1001463a <__aeabi_dmul+0x15a>
10014638:	e154      	b.n	100148e4 <__aeabi_dmul+0x404>
1001463a:	0028      	movs	r0, r5
1001463c:	f000 fd8c 	bl	10015158 <__clzsi2>
10014640:	0003      	movs	r3, r0
10014642:	3b0b      	subs	r3, #11
10014644:	2b1c      	cmp	r3, #28
10014646:	dd00      	ble.n	1001464a <__aeabi_dmul+0x16a>
10014648:	e146      	b.n	100148d8 <__aeabi_dmul+0x3f8>
1001464a:	211d      	movs	r1, #29
1001464c:	1acb      	subs	r3, r1, r3
1001464e:	4651      	mov	r1, sl
10014650:	0002      	movs	r2, r0
10014652:	40d9      	lsrs	r1, r3
10014654:	4653      	mov	r3, sl
10014656:	3a08      	subs	r2, #8
10014658:	4095      	lsls	r5, r2
1001465a:	4093      	lsls	r3, r2
1001465c:	430d      	orrs	r5, r1
1001465e:	4a1b      	ldr	r2, [pc, #108]	; (100146cc <__aeabi_dmul+0x1ec>)
10014660:	4694      	mov	ip, r2
10014662:	4460      	add	r0, ip
10014664:	4240      	negs	r0, r0
10014666:	2200      	movs	r2, #0
10014668:	e779      	b.n	1001455e <__aeabi_dmul+0x7e>
1001466a:	2401      	movs	r4, #1
1001466c:	2200      	movs	r2, #0
1001466e:	400c      	ands	r4, r1
10014670:	4b12      	ldr	r3, [pc, #72]	; (100146bc <__aeabi_dmul+0x1dc>)
10014672:	2500      	movs	r5, #0
10014674:	4690      	mov	r8, r2
10014676:	e799      	b.n	100145ac <__aeabi_dmul+0xcc>
10014678:	2500      	movs	r5, #0
1001467a:	2300      	movs	r3, #0
1001467c:	2201      	movs	r2, #1
1001467e:	e76e      	b.n	1001455e <__aeabi_dmul+0x7e>
10014680:	2203      	movs	r2, #3
10014682:	e76c      	b.n	1001455e <__aeabi_dmul+0x7e>
10014684:	2300      	movs	r3, #0
10014686:	469b      	mov	fp, r3
10014688:	4698      	mov	r8, r3
1001468a:	3301      	adds	r3, #1
1001468c:	2704      	movs	r7, #4
1001468e:	9301      	str	r3, [sp, #4]
10014690:	e74c      	b.n	1001452c <__aeabi_dmul+0x4c>
10014692:	2303      	movs	r3, #3
10014694:	270c      	movs	r7, #12
10014696:	9301      	str	r3, [sp, #4]
10014698:	e748      	b.n	1001452c <__aeabi_dmul+0x4c>
1001469a:	2300      	movs	r3, #0
1001469c:	2580      	movs	r5, #128	; 0x80
1001469e:	4698      	mov	r8, r3
100146a0:	2400      	movs	r4, #0
100146a2:	032d      	lsls	r5, r5, #12
100146a4:	4b05      	ldr	r3, [pc, #20]	; (100146bc <__aeabi_dmul+0x1dc>)
100146a6:	e781      	b.n	100145ac <__aeabi_dmul+0xcc>
100146a8:	465d      	mov	r5, fp
100146aa:	4643      	mov	r3, r8
100146ac:	9a01      	ldr	r2, [sp, #4]
100146ae:	e76f      	b.n	10014590 <__aeabi_dmul+0xb0>
100146b0:	465d      	mov	r5, fp
100146b2:	4643      	mov	r3, r8
100146b4:	0021      	movs	r1, r4
100146b6:	9a01      	ldr	r2, [sp, #4]
100146b8:	e76a      	b.n	10014590 <__aeabi_dmul+0xb0>
100146ba:	46c0      	nop			; (mov r8, r8)
100146bc:	000007ff 	.word	0x000007ff
100146c0:	fffffc01 	.word	0xfffffc01
100146c4:	100178ac 	.word	0x100178ac
100146c8:	800fffff 	.word	0x800fffff
100146cc:	000003f3 	.word	0x000003f3
100146d0:	4642      	mov	r2, r8
100146d2:	0c12      	lsrs	r2, r2, #16
100146d4:	4691      	mov	r9, r2
100146d6:	0c1a      	lsrs	r2, r3, #16
100146d8:	4694      	mov	ip, r2
100146da:	4642      	mov	r2, r8
100146dc:	0417      	lsls	r7, r2, #16
100146de:	464a      	mov	r2, r9
100146e0:	041b      	lsls	r3, r3, #16
100146e2:	0c1b      	lsrs	r3, r3, #16
100146e4:	435a      	muls	r2, r3
100146e6:	4660      	mov	r0, ip
100146e8:	4690      	mov	r8, r2
100146ea:	464a      	mov	r2, r9
100146ec:	4342      	muls	r2, r0
100146ee:	0010      	movs	r0, r2
100146f0:	9203      	str	r2, [sp, #12]
100146f2:	4662      	mov	r2, ip
100146f4:	001c      	movs	r4, r3
100146f6:	0c3f      	lsrs	r7, r7, #16
100146f8:	437a      	muls	r2, r7
100146fa:	437c      	muls	r4, r7
100146fc:	4442      	add	r2, r8
100146fe:	9201      	str	r2, [sp, #4]
10014700:	0c22      	lsrs	r2, r4, #16
10014702:	4692      	mov	sl, r2
10014704:	9a01      	ldr	r2, [sp, #4]
10014706:	4452      	add	r2, sl
10014708:	4590      	cmp	r8, r2
1001470a:	d906      	bls.n	1001471a <__aeabi_dmul+0x23a>
1001470c:	4682      	mov	sl, r0
1001470e:	2080      	movs	r0, #128	; 0x80
10014710:	0240      	lsls	r0, r0, #9
10014712:	4680      	mov	r8, r0
10014714:	44c2      	add	sl, r8
10014716:	4650      	mov	r0, sl
10014718:	9003      	str	r0, [sp, #12]
1001471a:	0c10      	lsrs	r0, r2, #16
1001471c:	9004      	str	r0, [sp, #16]
1001471e:	4648      	mov	r0, r9
10014720:	0424      	lsls	r4, r4, #16
10014722:	0c24      	lsrs	r4, r4, #16
10014724:	0412      	lsls	r2, r2, #16
10014726:	1912      	adds	r2, r2, r4
10014728:	9205      	str	r2, [sp, #20]
1001472a:	0c2a      	lsrs	r2, r5, #16
1001472c:	042d      	lsls	r5, r5, #16
1001472e:	0c2d      	lsrs	r5, r5, #16
10014730:	4368      	muls	r0, r5
10014732:	002c      	movs	r4, r5
10014734:	4682      	mov	sl, r0
10014736:	4648      	mov	r0, r9
10014738:	437c      	muls	r4, r7
1001473a:	4350      	muls	r0, r2
1001473c:	4681      	mov	r9, r0
1001473e:	0c20      	lsrs	r0, r4, #16
10014740:	4680      	mov	r8, r0
10014742:	4357      	muls	r7, r2
10014744:	4457      	add	r7, sl
10014746:	4447      	add	r7, r8
10014748:	45ba      	cmp	sl, r7
1001474a:	d903      	bls.n	10014754 <__aeabi_dmul+0x274>
1001474c:	2080      	movs	r0, #128	; 0x80
1001474e:	0240      	lsls	r0, r0, #9
10014750:	4680      	mov	r8, r0
10014752:	44c1      	add	r9, r8
10014754:	0c38      	lsrs	r0, r7, #16
10014756:	043f      	lsls	r7, r7, #16
10014758:	46b8      	mov	r8, r7
1001475a:	4448      	add	r0, r9
1001475c:	0424      	lsls	r4, r4, #16
1001475e:	0c24      	lsrs	r4, r4, #16
10014760:	9001      	str	r0, [sp, #4]
10014762:	9804      	ldr	r0, [sp, #16]
10014764:	44a0      	add	r8, r4
10014766:	4440      	add	r0, r8
10014768:	9004      	str	r0, [sp, #16]
1001476a:	4658      	mov	r0, fp
1001476c:	0c00      	lsrs	r0, r0, #16
1001476e:	4681      	mov	r9, r0
10014770:	4658      	mov	r0, fp
10014772:	0404      	lsls	r4, r0, #16
10014774:	0c20      	lsrs	r0, r4, #16
10014776:	4682      	mov	sl, r0
10014778:	0007      	movs	r7, r0
1001477a:	4648      	mov	r0, r9
1001477c:	435f      	muls	r7, r3
1001477e:	464c      	mov	r4, r9
10014780:	4343      	muls	r3, r0
10014782:	4660      	mov	r0, ip
10014784:	4360      	muls	r0, r4
10014786:	4664      	mov	r4, ip
10014788:	4683      	mov	fp, r0
1001478a:	4650      	mov	r0, sl
1001478c:	4344      	muls	r4, r0
1001478e:	0c38      	lsrs	r0, r7, #16
10014790:	4684      	mov	ip, r0
10014792:	18e4      	adds	r4, r4, r3
10014794:	4464      	add	r4, ip
10014796:	42a3      	cmp	r3, r4
10014798:	d903      	bls.n	100147a2 <__aeabi_dmul+0x2c2>
1001479a:	2380      	movs	r3, #128	; 0x80
1001479c:	025b      	lsls	r3, r3, #9
1001479e:	469c      	mov	ip, r3
100147a0:	44e3      	add	fp, ip
100147a2:	4648      	mov	r0, r9
100147a4:	043f      	lsls	r7, r7, #16
100147a6:	0c23      	lsrs	r3, r4, #16
100147a8:	0c3f      	lsrs	r7, r7, #16
100147aa:	0424      	lsls	r4, r4, #16
100147ac:	19e4      	adds	r4, r4, r7
100147ae:	4657      	mov	r7, sl
100147b0:	4368      	muls	r0, r5
100147b2:	436f      	muls	r7, r5
100147b4:	4684      	mov	ip, r0
100147b6:	464d      	mov	r5, r9
100147b8:	4650      	mov	r0, sl
100147ba:	4355      	muls	r5, r2
100147bc:	4342      	muls	r2, r0
100147be:	0c38      	lsrs	r0, r7, #16
100147c0:	4681      	mov	r9, r0
100147c2:	4462      	add	r2, ip
100147c4:	444a      	add	r2, r9
100147c6:	445b      	add	r3, fp
100147c8:	4594      	cmp	ip, r2
100147ca:	d903      	bls.n	100147d4 <__aeabi_dmul+0x2f4>
100147cc:	2080      	movs	r0, #128	; 0x80
100147ce:	0240      	lsls	r0, r0, #9
100147d0:	4684      	mov	ip, r0
100147d2:	4465      	add	r5, ip
100147d4:	9803      	ldr	r0, [sp, #12]
100147d6:	043f      	lsls	r7, r7, #16
100147d8:	4683      	mov	fp, r0
100147da:	9804      	ldr	r0, [sp, #16]
100147dc:	0c3f      	lsrs	r7, r7, #16
100147de:	4684      	mov	ip, r0
100147e0:	44e3      	add	fp, ip
100147e2:	45c3      	cmp	fp, r8
100147e4:	4180      	sbcs	r0, r0
100147e6:	4240      	negs	r0, r0
100147e8:	4682      	mov	sl, r0
100147ea:	0410      	lsls	r0, r2, #16
100147ec:	4684      	mov	ip, r0
100147ee:	9801      	ldr	r0, [sp, #4]
100147f0:	4467      	add	r7, ip
100147f2:	4684      	mov	ip, r0
100147f4:	4467      	add	r7, ip
100147f6:	44a3      	add	fp, r4
100147f8:	46bc      	mov	ip, r7
100147fa:	45a3      	cmp	fp, r4
100147fc:	41a4      	sbcs	r4, r4
100147fe:	4699      	mov	r9, r3
10014800:	44d4      	add	ip, sl
10014802:	4264      	negs	r4, r4
10014804:	4287      	cmp	r7, r0
10014806:	41bf      	sbcs	r7, r7
10014808:	45d4      	cmp	ip, sl
1001480a:	4180      	sbcs	r0, r0
1001480c:	44e1      	add	r9, ip
1001480e:	46a0      	mov	r8, r4
10014810:	4599      	cmp	r9, r3
10014812:	419b      	sbcs	r3, r3
10014814:	427f      	negs	r7, r7
10014816:	4240      	negs	r0, r0
10014818:	44c8      	add	r8, r9
1001481a:	4307      	orrs	r7, r0
1001481c:	0c12      	lsrs	r2, r2, #16
1001481e:	18ba      	adds	r2, r7, r2
10014820:	45a0      	cmp	r8, r4
10014822:	41a4      	sbcs	r4, r4
10014824:	425f      	negs	r7, r3
10014826:	003b      	movs	r3, r7
10014828:	4264      	negs	r4, r4
1001482a:	4323      	orrs	r3, r4
1001482c:	18d7      	adds	r7, r2, r3
1001482e:	4643      	mov	r3, r8
10014830:	197d      	adds	r5, r7, r5
10014832:	0ddb      	lsrs	r3, r3, #23
10014834:	026d      	lsls	r5, r5, #9
10014836:	431d      	orrs	r5, r3
10014838:	465b      	mov	r3, fp
1001483a:	025a      	lsls	r2, r3, #9
1001483c:	9b05      	ldr	r3, [sp, #20]
1001483e:	431a      	orrs	r2, r3
10014840:	1e53      	subs	r3, r2, #1
10014842:	419a      	sbcs	r2, r3
10014844:	465b      	mov	r3, fp
10014846:	0ddb      	lsrs	r3, r3, #23
10014848:	431a      	orrs	r2, r3
1001484a:	4643      	mov	r3, r8
1001484c:	025b      	lsls	r3, r3, #9
1001484e:	4313      	orrs	r3, r2
10014850:	01ea      	lsls	r2, r5, #7
10014852:	d507      	bpl.n	10014864 <__aeabi_dmul+0x384>
10014854:	2201      	movs	r2, #1
10014856:	085c      	lsrs	r4, r3, #1
10014858:	4013      	ands	r3, r2
1001485a:	4323      	orrs	r3, r4
1001485c:	07ea      	lsls	r2, r5, #31
1001485e:	9e02      	ldr	r6, [sp, #8]
10014860:	4313      	orrs	r3, r2
10014862:	086d      	lsrs	r5, r5, #1
10014864:	4a57      	ldr	r2, [pc, #348]	; (100149c4 <__aeabi_dmul+0x4e4>)
10014866:	18b2      	adds	r2, r6, r2
10014868:	2a00      	cmp	r2, #0
1001486a:	dd4b      	ble.n	10014904 <__aeabi_dmul+0x424>
1001486c:	0758      	lsls	r0, r3, #29
1001486e:	d009      	beq.n	10014884 <__aeabi_dmul+0x3a4>
10014870:	200f      	movs	r0, #15
10014872:	4018      	ands	r0, r3
10014874:	2804      	cmp	r0, #4
10014876:	d005      	beq.n	10014884 <__aeabi_dmul+0x3a4>
10014878:	1d18      	adds	r0, r3, #4
1001487a:	4298      	cmp	r0, r3
1001487c:	419b      	sbcs	r3, r3
1001487e:	425b      	negs	r3, r3
10014880:	18ed      	adds	r5, r5, r3
10014882:	0003      	movs	r3, r0
10014884:	01e8      	lsls	r0, r5, #7
10014886:	d504      	bpl.n	10014892 <__aeabi_dmul+0x3b2>
10014888:	4a4f      	ldr	r2, [pc, #316]	; (100149c8 <__aeabi_dmul+0x4e8>)
1001488a:	4015      	ands	r5, r2
1001488c:	2280      	movs	r2, #128	; 0x80
1001488e:	00d2      	lsls	r2, r2, #3
10014890:	18b2      	adds	r2, r6, r2
10014892:	484e      	ldr	r0, [pc, #312]	; (100149cc <__aeabi_dmul+0x4ec>)
10014894:	4282      	cmp	r2, r0
10014896:	dd00      	ble.n	1001489a <__aeabi_dmul+0x3ba>
10014898:	e6e7      	b.n	1001466a <__aeabi_dmul+0x18a>
1001489a:	2401      	movs	r4, #1
1001489c:	08db      	lsrs	r3, r3, #3
1001489e:	0768      	lsls	r0, r5, #29
100148a0:	4318      	orrs	r0, r3
100148a2:	026d      	lsls	r5, r5, #9
100148a4:	0553      	lsls	r3, r2, #21
100148a6:	4680      	mov	r8, r0
100148a8:	0b2d      	lsrs	r5, r5, #12
100148aa:	0d5b      	lsrs	r3, r3, #21
100148ac:	400c      	ands	r4, r1
100148ae:	e67d      	b.n	100145ac <__aeabi_dmul+0xcc>
100148b0:	2280      	movs	r2, #128	; 0x80
100148b2:	4659      	mov	r1, fp
100148b4:	0312      	lsls	r2, r2, #12
100148b6:	4211      	tst	r1, r2
100148b8:	d008      	beq.n	100148cc <__aeabi_dmul+0x3ec>
100148ba:	4215      	tst	r5, r2
100148bc:	d106      	bne.n	100148cc <__aeabi_dmul+0x3ec>
100148be:	4315      	orrs	r5, r2
100148c0:	032d      	lsls	r5, r5, #12
100148c2:	4698      	mov	r8, r3
100148c4:	0b2d      	lsrs	r5, r5, #12
100148c6:	464c      	mov	r4, r9
100148c8:	4b41      	ldr	r3, [pc, #260]	; (100149d0 <__aeabi_dmul+0x4f0>)
100148ca:	e66f      	b.n	100145ac <__aeabi_dmul+0xcc>
100148cc:	465d      	mov	r5, fp
100148ce:	4315      	orrs	r5, r2
100148d0:	032d      	lsls	r5, r5, #12
100148d2:	0b2d      	lsrs	r5, r5, #12
100148d4:	4b3e      	ldr	r3, [pc, #248]	; (100149d0 <__aeabi_dmul+0x4f0>)
100148d6:	e669      	b.n	100145ac <__aeabi_dmul+0xcc>
100148d8:	0003      	movs	r3, r0
100148da:	4655      	mov	r5, sl
100148dc:	3b28      	subs	r3, #40	; 0x28
100148de:	409d      	lsls	r5, r3
100148e0:	2300      	movs	r3, #0
100148e2:	e6bc      	b.n	1001465e <__aeabi_dmul+0x17e>
100148e4:	4650      	mov	r0, sl
100148e6:	f000 fc37 	bl	10015158 <__clzsi2>
100148ea:	3020      	adds	r0, #32
100148ec:	e6a8      	b.n	10014640 <__aeabi_dmul+0x160>
100148ee:	0003      	movs	r3, r0
100148f0:	3b28      	subs	r3, #40	; 0x28
100148f2:	409f      	lsls	r7, r3
100148f4:	2300      	movs	r3, #0
100148f6:	46bb      	mov	fp, r7
100148f8:	4698      	mov	r8, r3
100148fa:	e689      	b.n	10014610 <__aeabi_dmul+0x130>
100148fc:	f000 fc2c 	bl	10015158 <__clzsi2>
10014900:	3020      	adds	r0, #32
10014902:	e673      	b.n	100145ec <__aeabi_dmul+0x10c>
10014904:	2401      	movs	r4, #1
10014906:	1aa6      	subs	r6, r4, r2
10014908:	2e38      	cmp	r6, #56	; 0x38
1001490a:	dd07      	ble.n	1001491c <__aeabi_dmul+0x43c>
1001490c:	2200      	movs	r2, #0
1001490e:	400c      	ands	r4, r1
10014910:	2300      	movs	r3, #0
10014912:	2500      	movs	r5, #0
10014914:	4690      	mov	r8, r2
10014916:	e649      	b.n	100145ac <__aeabi_dmul+0xcc>
10014918:	9e02      	ldr	r6, [sp, #8]
1001491a:	e7a3      	b.n	10014864 <__aeabi_dmul+0x384>
1001491c:	2e1f      	cmp	r6, #31
1001491e:	dc20      	bgt.n	10014962 <__aeabi_dmul+0x482>
10014920:	2220      	movs	r2, #32
10014922:	002c      	movs	r4, r5
10014924:	0018      	movs	r0, r3
10014926:	1b92      	subs	r2, r2, r6
10014928:	40f0      	lsrs	r0, r6
1001492a:	4094      	lsls	r4, r2
1001492c:	4093      	lsls	r3, r2
1001492e:	4304      	orrs	r4, r0
10014930:	1e58      	subs	r0, r3, #1
10014932:	4183      	sbcs	r3, r0
10014934:	431c      	orrs	r4, r3
10014936:	40f5      	lsrs	r5, r6
10014938:	0763      	lsls	r3, r4, #29
1001493a:	d009      	beq.n	10014950 <__aeabi_dmul+0x470>
1001493c:	230f      	movs	r3, #15
1001493e:	4023      	ands	r3, r4
10014940:	2b04      	cmp	r3, #4
10014942:	d005      	beq.n	10014950 <__aeabi_dmul+0x470>
10014944:	0023      	movs	r3, r4
10014946:	1d1c      	adds	r4, r3, #4
10014948:	429c      	cmp	r4, r3
1001494a:	4192      	sbcs	r2, r2
1001494c:	4252      	negs	r2, r2
1001494e:	18ad      	adds	r5, r5, r2
10014950:	022b      	lsls	r3, r5, #8
10014952:	d51f      	bpl.n	10014994 <__aeabi_dmul+0x4b4>
10014954:	2401      	movs	r4, #1
10014956:	2200      	movs	r2, #0
10014958:	400c      	ands	r4, r1
1001495a:	2301      	movs	r3, #1
1001495c:	2500      	movs	r5, #0
1001495e:	4690      	mov	r8, r2
10014960:	e624      	b.n	100145ac <__aeabi_dmul+0xcc>
10014962:	201f      	movs	r0, #31
10014964:	002c      	movs	r4, r5
10014966:	4240      	negs	r0, r0
10014968:	1a82      	subs	r2, r0, r2
1001496a:	40d4      	lsrs	r4, r2
1001496c:	2e20      	cmp	r6, #32
1001496e:	d01c      	beq.n	100149aa <__aeabi_dmul+0x4ca>
10014970:	2240      	movs	r2, #64	; 0x40
10014972:	1b96      	subs	r6, r2, r6
10014974:	40b5      	lsls	r5, r6
10014976:	432b      	orrs	r3, r5
10014978:	1e58      	subs	r0, r3, #1
1001497a:	4183      	sbcs	r3, r0
1001497c:	2007      	movs	r0, #7
1001497e:	4323      	orrs	r3, r4
10014980:	4018      	ands	r0, r3
10014982:	2500      	movs	r5, #0
10014984:	2800      	cmp	r0, #0
10014986:	d009      	beq.n	1001499c <__aeabi_dmul+0x4bc>
10014988:	220f      	movs	r2, #15
1001498a:	2500      	movs	r5, #0
1001498c:	401a      	ands	r2, r3
1001498e:	001c      	movs	r4, r3
10014990:	2a04      	cmp	r2, #4
10014992:	d1d8      	bne.n	10014946 <__aeabi_dmul+0x466>
10014994:	0023      	movs	r3, r4
10014996:	0768      	lsls	r0, r5, #29
10014998:	026d      	lsls	r5, r5, #9
1001499a:	0b2d      	lsrs	r5, r5, #12
1001499c:	2401      	movs	r4, #1
1001499e:	08db      	lsrs	r3, r3, #3
100149a0:	4303      	orrs	r3, r0
100149a2:	4698      	mov	r8, r3
100149a4:	400c      	ands	r4, r1
100149a6:	2300      	movs	r3, #0
100149a8:	e600      	b.n	100145ac <__aeabi_dmul+0xcc>
100149aa:	2500      	movs	r5, #0
100149ac:	e7e3      	b.n	10014976 <__aeabi_dmul+0x496>
100149ae:	2280      	movs	r2, #128	; 0x80
100149b0:	2401      	movs	r4, #1
100149b2:	0312      	lsls	r2, r2, #12
100149b4:	4315      	orrs	r5, r2
100149b6:	032d      	lsls	r5, r5, #12
100149b8:	4698      	mov	r8, r3
100149ba:	0b2d      	lsrs	r5, r5, #12
100149bc:	400c      	ands	r4, r1
100149be:	4b04      	ldr	r3, [pc, #16]	; (100149d0 <__aeabi_dmul+0x4f0>)
100149c0:	e5f4      	b.n	100145ac <__aeabi_dmul+0xcc>
100149c2:	46c0      	nop			; (mov r8, r8)
100149c4:	000003ff 	.word	0x000003ff
100149c8:	feffffff 	.word	0xfeffffff
100149cc:	000007fe 	.word	0x000007fe
100149d0:	000007ff 	.word	0x000007ff

100149d4 <__aeabi_dsub>:
100149d4:	b5f0      	push	{r4, r5, r6, r7, lr}
100149d6:	4657      	mov	r7, sl
100149d8:	464e      	mov	r6, r9
100149da:	4645      	mov	r5, r8
100149dc:	b4e0      	push	{r5, r6, r7}
100149de:	000e      	movs	r6, r1
100149e0:	0011      	movs	r1, r2
100149e2:	0ff2      	lsrs	r2, r6, #31
100149e4:	4692      	mov	sl, r2
100149e6:	00c5      	lsls	r5, r0, #3
100149e8:	0f42      	lsrs	r2, r0, #29
100149ea:	0318      	lsls	r0, r3, #12
100149ec:	0337      	lsls	r7, r6, #12
100149ee:	0074      	lsls	r4, r6, #1
100149f0:	0a40      	lsrs	r0, r0, #9
100149f2:	0f4e      	lsrs	r6, r1, #29
100149f4:	0a7f      	lsrs	r7, r7, #9
100149f6:	4330      	orrs	r0, r6
100149f8:	4ecf      	ldr	r6, [pc, #828]	; (10014d38 <__aeabi_dsub+0x364>)
100149fa:	4317      	orrs	r7, r2
100149fc:	005a      	lsls	r2, r3, #1
100149fe:	0d64      	lsrs	r4, r4, #21
10014a00:	0d52      	lsrs	r2, r2, #21
10014a02:	0fdb      	lsrs	r3, r3, #31
10014a04:	00c9      	lsls	r1, r1, #3
10014a06:	42b2      	cmp	r2, r6
10014a08:	d100      	bne.n	10014a0c <__aeabi_dsub+0x38>
10014a0a:	e0e5      	b.n	10014bd8 <__aeabi_dsub+0x204>
10014a0c:	2601      	movs	r6, #1
10014a0e:	4073      	eors	r3, r6
10014a10:	1aa6      	subs	r6, r4, r2
10014a12:	46b4      	mov	ip, r6
10014a14:	4553      	cmp	r3, sl
10014a16:	d100      	bne.n	10014a1a <__aeabi_dsub+0x46>
10014a18:	e0af      	b.n	10014b7a <__aeabi_dsub+0x1a6>
10014a1a:	2e00      	cmp	r6, #0
10014a1c:	dc00      	bgt.n	10014a20 <__aeabi_dsub+0x4c>
10014a1e:	e10d      	b.n	10014c3c <__aeabi_dsub+0x268>
10014a20:	2a00      	cmp	r2, #0
10014a22:	d13a      	bne.n	10014a9a <__aeabi_dsub+0xc6>
10014a24:	0003      	movs	r3, r0
10014a26:	430b      	orrs	r3, r1
10014a28:	d000      	beq.n	10014a2c <__aeabi_dsub+0x58>
10014a2a:	e0e4      	b.n	10014bf6 <__aeabi_dsub+0x222>
10014a2c:	076b      	lsls	r3, r5, #29
10014a2e:	d009      	beq.n	10014a44 <__aeabi_dsub+0x70>
10014a30:	230f      	movs	r3, #15
10014a32:	402b      	ands	r3, r5
10014a34:	2b04      	cmp	r3, #4
10014a36:	d005      	beq.n	10014a44 <__aeabi_dsub+0x70>
10014a38:	1d2b      	adds	r3, r5, #4
10014a3a:	42ab      	cmp	r3, r5
10014a3c:	41ad      	sbcs	r5, r5
10014a3e:	426d      	negs	r5, r5
10014a40:	197f      	adds	r7, r7, r5
10014a42:	001d      	movs	r5, r3
10014a44:	023b      	lsls	r3, r7, #8
10014a46:	d400      	bmi.n	10014a4a <__aeabi_dsub+0x76>
10014a48:	e088      	b.n	10014b5c <__aeabi_dsub+0x188>
10014a4a:	4bbb      	ldr	r3, [pc, #748]	; (10014d38 <__aeabi_dsub+0x364>)
10014a4c:	3401      	adds	r4, #1
10014a4e:	429c      	cmp	r4, r3
10014a50:	d100      	bne.n	10014a54 <__aeabi_dsub+0x80>
10014a52:	e110      	b.n	10014c76 <__aeabi_dsub+0x2a2>
10014a54:	003a      	movs	r2, r7
10014a56:	4bb9      	ldr	r3, [pc, #740]	; (10014d3c <__aeabi_dsub+0x368>)
10014a58:	4651      	mov	r1, sl
10014a5a:	401a      	ands	r2, r3
10014a5c:	2301      	movs	r3, #1
10014a5e:	0750      	lsls	r0, r2, #29
10014a60:	08ed      	lsrs	r5, r5, #3
10014a62:	0252      	lsls	r2, r2, #9
10014a64:	0564      	lsls	r4, r4, #21
10014a66:	4305      	orrs	r5, r0
10014a68:	0b12      	lsrs	r2, r2, #12
10014a6a:	0d64      	lsrs	r4, r4, #21
10014a6c:	400b      	ands	r3, r1
10014a6e:	2100      	movs	r1, #0
10014a70:	0028      	movs	r0, r5
10014a72:	0312      	lsls	r2, r2, #12
10014a74:	0d0d      	lsrs	r5, r1, #20
10014a76:	0b12      	lsrs	r2, r2, #12
10014a78:	0564      	lsls	r4, r4, #21
10014a7a:	052d      	lsls	r5, r5, #20
10014a7c:	4315      	orrs	r5, r2
10014a7e:	0862      	lsrs	r2, r4, #1
10014a80:	4caf      	ldr	r4, [pc, #700]	; (10014d40 <__aeabi_dsub+0x36c>)
10014a82:	07db      	lsls	r3, r3, #31
10014a84:	402c      	ands	r4, r5
10014a86:	4314      	orrs	r4, r2
10014a88:	0064      	lsls	r4, r4, #1
10014a8a:	0864      	lsrs	r4, r4, #1
10014a8c:	431c      	orrs	r4, r3
10014a8e:	0021      	movs	r1, r4
10014a90:	bc1c      	pop	{r2, r3, r4}
10014a92:	4690      	mov	r8, r2
10014a94:	4699      	mov	r9, r3
10014a96:	46a2      	mov	sl, r4
10014a98:	bdf0      	pop	{r4, r5, r6, r7, pc}
10014a9a:	4ba7      	ldr	r3, [pc, #668]	; (10014d38 <__aeabi_dsub+0x364>)
10014a9c:	429c      	cmp	r4, r3
10014a9e:	d0c5      	beq.n	10014a2c <__aeabi_dsub+0x58>
10014aa0:	2380      	movs	r3, #128	; 0x80
10014aa2:	041b      	lsls	r3, r3, #16
10014aa4:	4318      	orrs	r0, r3
10014aa6:	4663      	mov	r3, ip
10014aa8:	2b38      	cmp	r3, #56	; 0x38
10014aaa:	dd00      	ble.n	10014aae <__aeabi_dsub+0xda>
10014aac:	e0fd      	b.n	10014caa <__aeabi_dsub+0x2d6>
10014aae:	2b1f      	cmp	r3, #31
10014ab0:	dd00      	ble.n	10014ab4 <__aeabi_dsub+0xe0>
10014ab2:	e130      	b.n	10014d16 <__aeabi_dsub+0x342>
10014ab4:	4662      	mov	r2, ip
10014ab6:	2320      	movs	r3, #32
10014ab8:	1a9b      	subs	r3, r3, r2
10014aba:	0002      	movs	r2, r0
10014abc:	409a      	lsls	r2, r3
10014abe:	4666      	mov	r6, ip
10014ac0:	4690      	mov	r8, r2
10014ac2:	000a      	movs	r2, r1
10014ac4:	4099      	lsls	r1, r3
10014ac6:	40f2      	lsrs	r2, r6
10014ac8:	4646      	mov	r6, r8
10014aca:	1e4b      	subs	r3, r1, #1
10014acc:	4199      	sbcs	r1, r3
10014ace:	4332      	orrs	r2, r6
10014ad0:	4311      	orrs	r1, r2
10014ad2:	4663      	mov	r3, ip
10014ad4:	0002      	movs	r2, r0
10014ad6:	40da      	lsrs	r2, r3
10014ad8:	1a69      	subs	r1, r5, r1
10014ada:	428d      	cmp	r5, r1
10014adc:	419b      	sbcs	r3, r3
10014ade:	000d      	movs	r5, r1
10014ae0:	1aba      	subs	r2, r7, r2
10014ae2:	425b      	negs	r3, r3
10014ae4:	1ad7      	subs	r7, r2, r3
10014ae6:	023b      	lsls	r3, r7, #8
10014ae8:	d535      	bpl.n	10014b56 <__aeabi_dsub+0x182>
10014aea:	027a      	lsls	r2, r7, #9
10014aec:	0a53      	lsrs	r3, r2, #9
10014aee:	4698      	mov	r8, r3
10014af0:	4643      	mov	r3, r8
10014af2:	2b00      	cmp	r3, #0
10014af4:	d100      	bne.n	10014af8 <__aeabi_dsub+0x124>
10014af6:	e0c4      	b.n	10014c82 <__aeabi_dsub+0x2ae>
10014af8:	4640      	mov	r0, r8
10014afa:	f000 fb2d 	bl	10015158 <__clzsi2>
10014afe:	0003      	movs	r3, r0
10014b00:	3b08      	subs	r3, #8
10014b02:	2b1f      	cmp	r3, #31
10014b04:	dd00      	ble.n	10014b08 <__aeabi_dsub+0x134>
10014b06:	e0c5      	b.n	10014c94 <__aeabi_dsub+0x2c0>
10014b08:	2220      	movs	r2, #32
10014b0a:	0029      	movs	r1, r5
10014b0c:	1ad2      	subs	r2, r2, r3
10014b0e:	4647      	mov	r7, r8
10014b10:	40d1      	lsrs	r1, r2
10014b12:	409f      	lsls	r7, r3
10014b14:	000a      	movs	r2, r1
10014b16:	409d      	lsls	r5, r3
10014b18:	433a      	orrs	r2, r7
10014b1a:	429c      	cmp	r4, r3
10014b1c:	dd00      	ble.n	10014b20 <__aeabi_dsub+0x14c>
10014b1e:	e0c0      	b.n	10014ca2 <__aeabi_dsub+0x2ce>
10014b20:	1b1c      	subs	r4, r3, r4
10014b22:	1c63      	adds	r3, r4, #1
10014b24:	2b1f      	cmp	r3, #31
10014b26:	dd00      	ble.n	10014b2a <__aeabi_dsub+0x156>
10014b28:	e0e4      	b.n	10014cf4 <__aeabi_dsub+0x320>
10014b2a:	2120      	movs	r1, #32
10014b2c:	0014      	movs	r4, r2
10014b2e:	0028      	movs	r0, r5
10014b30:	1ac9      	subs	r1, r1, r3
10014b32:	40d8      	lsrs	r0, r3
10014b34:	408c      	lsls	r4, r1
10014b36:	408d      	lsls	r5, r1
10014b38:	4304      	orrs	r4, r0
10014b3a:	40da      	lsrs	r2, r3
10014b3c:	1e68      	subs	r0, r5, #1
10014b3e:	4185      	sbcs	r5, r0
10014b40:	0017      	movs	r7, r2
10014b42:	4325      	orrs	r5, r4
10014b44:	2400      	movs	r4, #0
10014b46:	e771      	b.n	10014a2c <__aeabi_dsub+0x58>
10014b48:	4642      	mov	r2, r8
10014b4a:	4663      	mov	r3, ip
10014b4c:	431a      	orrs	r2, r3
10014b4e:	d100      	bne.n	10014b52 <__aeabi_dsub+0x17e>
10014b50:	e24c      	b.n	10014fec <__aeabi_dsub+0x618>
10014b52:	4667      	mov	r7, ip
10014b54:	4645      	mov	r5, r8
10014b56:	076b      	lsls	r3, r5, #29
10014b58:	d000      	beq.n	10014b5c <__aeabi_dsub+0x188>
10014b5a:	e769      	b.n	10014a30 <__aeabi_dsub+0x5c>
10014b5c:	2301      	movs	r3, #1
10014b5e:	4651      	mov	r1, sl
10014b60:	0778      	lsls	r0, r7, #29
10014b62:	08ed      	lsrs	r5, r5, #3
10014b64:	08fa      	lsrs	r2, r7, #3
10014b66:	400b      	ands	r3, r1
10014b68:	4305      	orrs	r5, r0
10014b6a:	4973      	ldr	r1, [pc, #460]	; (10014d38 <__aeabi_dsub+0x364>)
10014b6c:	428c      	cmp	r4, r1
10014b6e:	d038      	beq.n	10014be2 <__aeabi_dsub+0x20e>
10014b70:	0312      	lsls	r2, r2, #12
10014b72:	0564      	lsls	r4, r4, #21
10014b74:	0b12      	lsrs	r2, r2, #12
10014b76:	0d64      	lsrs	r4, r4, #21
10014b78:	e779      	b.n	10014a6e <__aeabi_dsub+0x9a>
10014b7a:	2e00      	cmp	r6, #0
10014b7c:	dc00      	bgt.n	10014b80 <__aeabi_dsub+0x1ac>
10014b7e:	e09a      	b.n	10014cb6 <__aeabi_dsub+0x2e2>
10014b80:	2a00      	cmp	r2, #0
10014b82:	d047      	beq.n	10014c14 <__aeabi_dsub+0x240>
10014b84:	4a6c      	ldr	r2, [pc, #432]	; (10014d38 <__aeabi_dsub+0x364>)
10014b86:	4294      	cmp	r4, r2
10014b88:	d100      	bne.n	10014b8c <__aeabi_dsub+0x1b8>
10014b8a:	e74f      	b.n	10014a2c <__aeabi_dsub+0x58>
10014b8c:	2280      	movs	r2, #128	; 0x80
10014b8e:	0412      	lsls	r2, r2, #16
10014b90:	4310      	orrs	r0, r2
10014b92:	4662      	mov	r2, ip
10014b94:	2a38      	cmp	r2, #56	; 0x38
10014b96:	dc00      	bgt.n	10014b9a <__aeabi_dsub+0x1c6>
10014b98:	e108      	b.n	10014dac <__aeabi_dsub+0x3d8>
10014b9a:	4301      	orrs	r1, r0
10014b9c:	1e48      	subs	r0, r1, #1
10014b9e:	4181      	sbcs	r1, r0
10014ba0:	2200      	movs	r2, #0
10014ba2:	b2c9      	uxtb	r1, r1
10014ba4:	1949      	adds	r1, r1, r5
10014ba6:	19d2      	adds	r2, r2, r7
10014ba8:	42a9      	cmp	r1, r5
10014baa:	41bf      	sbcs	r7, r7
10014bac:	000d      	movs	r5, r1
10014bae:	427f      	negs	r7, r7
10014bb0:	18bf      	adds	r7, r7, r2
10014bb2:	023a      	lsls	r2, r7, #8
10014bb4:	d400      	bmi.n	10014bb8 <__aeabi_dsub+0x1e4>
10014bb6:	e142      	b.n	10014e3e <__aeabi_dsub+0x46a>
10014bb8:	4a5f      	ldr	r2, [pc, #380]	; (10014d38 <__aeabi_dsub+0x364>)
10014bba:	3401      	adds	r4, #1
10014bbc:	4294      	cmp	r4, r2
10014bbe:	d100      	bne.n	10014bc2 <__aeabi_dsub+0x1ee>
10014bc0:	e14e      	b.n	10014e60 <__aeabi_dsub+0x48c>
10014bc2:	2001      	movs	r0, #1
10014bc4:	4a5d      	ldr	r2, [pc, #372]	; (10014d3c <__aeabi_dsub+0x368>)
10014bc6:	0869      	lsrs	r1, r5, #1
10014bc8:	403a      	ands	r2, r7
10014bca:	4028      	ands	r0, r5
10014bcc:	4308      	orrs	r0, r1
10014bce:	07d5      	lsls	r5, r2, #31
10014bd0:	4305      	orrs	r5, r0
10014bd2:	0857      	lsrs	r7, r2, #1
10014bd4:	469a      	mov	sl, r3
10014bd6:	e729      	b.n	10014a2c <__aeabi_dsub+0x58>
10014bd8:	0006      	movs	r6, r0
10014bda:	430e      	orrs	r6, r1
10014bdc:	d000      	beq.n	10014be0 <__aeabi_dsub+0x20c>
10014bde:	e717      	b.n	10014a10 <__aeabi_dsub+0x3c>
10014be0:	e714      	b.n	10014a0c <__aeabi_dsub+0x38>
10014be2:	0029      	movs	r1, r5
10014be4:	4311      	orrs	r1, r2
10014be6:	d100      	bne.n	10014bea <__aeabi_dsub+0x216>
10014be8:	e1f9      	b.n	10014fde <__aeabi_dsub+0x60a>
10014bea:	2180      	movs	r1, #128	; 0x80
10014bec:	0309      	lsls	r1, r1, #12
10014bee:	430a      	orrs	r2, r1
10014bf0:	0312      	lsls	r2, r2, #12
10014bf2:	0b12      	lsrs	r2, r2, #12
10014bf4:	e73b      	b.n	10014a6e <__aeabi_dsub+0x9a>
10014bf6:	2301      	movs	r3, #1
10014bf8:	425b      	negs	r3, r3
10014bfa:	4698      	mov	r8, r3
10014bfc:	44c4      	add	ip, r8
10014bfe:	4663      	mov	r3, ip
10014c00:	2b00      	cmp	r3, #0
10014c02:	d172      	bne.n	10014cea <__aeabi_dsub+0x316>
10014c04:	1a69      	subs	r1, r5, r1
10014c06:	428d      	cmp	r5, r1
10014c08:	419b      	sbcs	r3, r3
10014c0a:	1a3f      	subs	r7, r7, r0
10014c0c:	425b      	negs	r3, r3
10014c0e:	1aff      	subs	r7, r7, r3
10014c10:	000d      	movs	r5, r1
10014c12:	e768      	b.n	10014ae6 <__aeabi_dsub+0x112>
10014c14:	0002      	movs	r2, r0
10014c16:	430a      	orrs	r2, r1
10014c18:	d100      	bne.n	10014c1c <__aeabi_dsub+0x248>
10014c1a:	e707      	b.n	10014a2c <__aeabi_dsub+0x58>
10014c1c:	2201      	movs	r2, #1
10014c1e:	4252      	negs	r2, r2
10014c20:	4690      	mov	r8, r2
10014c22:	44c4      	add	ip, r8
10014c24:	4662      	mov	r2, ip
10014c26:	2a00      	cmp	r2, #0
10014c28:	d000      	beq.n	10014c2c <__aeabi_dsub+0x258>
10014c2a:	e0e6      	b.n	10014dfa <__aeabi_dsub+0x426>
10014c2c:	1869      	adds	r1, r5, r1
10014c2e:	42a9      	cmp	r1, r5
10014c30:	41b6      	sbcs	r6, r6
10014c32:	183f      	adds	r7, r7, r0
10014c34:	4276      	negs	r6, r6
10014c36:	19f7      	adds	r7, r6, r7
10014c38:	000d      	movs	r5, r1
10014c3a:	e7ba      	b.n	10014bb2 <__aeabi_dsub+0x1de>
10014c3c:	2e00      	cmp	r6, #0
10014c3e:	d000      	beq.n	10014c42 <__aeabi_dsub+0x26e>
10014c40:	e080      	b.n	10014d44 <__aeabi_dsub+0x370>
10014c42:	1c62      	adds	r2, r4, #1
10014c44:	0552      	lsls	r2, r2, #21
10014c46:	0d52      	lsrs	r2, r2, #21
10014c48:	2a01      	cmp	r2, #1
10014c4a:	dc00      	bgt.n	10014c4e <__aeabi_dsub+0x27a>
10014c4c:	e0f9      	b.n	10014e42 <__aeabi_dsub+0x46e>
10014c4e:	1a6a      	subs	r2, r5, r1
10014c50:	4691      	mov	r9, r2
10014c52:	454d      	cmp	r5, r9
10014c54:	41b6      	sbcs	r6, r6
10014c56:	1a3a      	subs	r2, r7, r0
10014c58:	4276      	negs	r6, r6
10014c5a:	1b92      	subs	r2, r2, r6
10014c5c:	4690      	mov	r8, r2
10014c5e:	0212      	lsls	r2, r2, #8
10014c60:	d400      	bmi.n	10014c64 <__aeabi_dsub+0x290>
10014c62:	e099      	b.n	10014d98 <__aeabi_dsub+0x3c4>
10014c64:	1b4d      	subs	r5, r1, r5
10014c66:	42a9      	cmp	r1, r5
10014c68:	4189      	sbcs	r1, r1
10014c6a:	1bc7      	subs	r7, r0, r7
10014c6c:	4249      	negs	r1, r1
10014c6e:	1a7a      	subs	r2, r7, r1
10014c70:	4690      	mov	r8, r2
10014c72:	469a      	mov	sl, r3
10014c74:	e73c      	b.n	10014af0 <__aeabi_dsub+0x11c>
10014c76:	4652      	mov	r2, sl
10014c78:	2301      	movs	r3, #1
10014c7a:	2500      	movs	r5, #0
10014c7c:	4013      	ands	r3, r2
10014c7e:	2200      	movs	r2, #0
10014c80:	e6f5      	b.n	10014a6e <__aeabi_dsub+0x9a>
10014c82:	0028      	movs	r0, r5
10014c84:	f000 fa68 	bl	10015158 <__clzsi2>
10014c88:	3020      	adds	r0, #32
10014c8a:	0003      	movs	r3, r0
10014c8c:	3b08      	subs	r3, #8
10014c8e:	2b1f      	cmp	r3, #31
10014c90:	dc00      	bgt.n	10014c94 <__aeabi_dsub+0x2c0>
10014c92:	e739      	b.n	10014b08 <__aeabi_dsub+0x134>
10014c94:	002a      	movs	r2, r5
10014c96:	3828      	subs	r0, #40	; 0x28
10014c98:	4082      	lsls	r2, r0
10014c9a:	2500      	movs	r5, #0
10014c9c:	429c      	cmp	r4, r3
10014c9e:	dc00      	bgt.n	10014ca2 <__aeabi_dsub+0x2ce>
10014ca0:	e73e      	b.n	10014b20 <__aeabi_dsub+0x14c>
10014ca2:	4f26      	ldr	r7, [pc, #152]	; (10014d3c <__aeabi_dsub+0x368>)
10014ca4:	1ae4      	subs	r4, r4, r3
10014ca6:	4017      	ands	r7, r2
10014ca8:	e6c0      	b.n	10014a2c <__aeabi_dsub+0x58>
10014caa:	4301      	orrs	r1, r0
10014cac:	1e48      	subs	r0, r1, #1
10014cae:	4181      	sbcs	r1, r0
10014cb0:	2200      	movs	r2, #0
10014cb2:	b2c9      	uxtb	r1, r1
10014cb4:	e710      	b.n	10014ad8 <__aeabi_dsub+0x104>
10014cb6:	2e00      	cmp	r6, #0
10014cb8:	d000      	beq.n	10014cbc <__aeabi_dsub+0x2e8>
10014cba:	e0f1      	b.n	10014ea0 <__aeabi_dsub+0x4cc>
10014cbc:	1c62      	adds	r2, r4, #1
10014cbe:	4694      	mov	ip, r2
10014cc0:	0552      	lsls	r2, r2, #21
10014cc2:	0d52      	lsrs	r2, r2, #21
10014cc4:	2a01      	cmp	r2, #1
10014cc6:	dc00      	bgt.n	10014cca <__aeabi_dsub+0x2f6>
10014cc8:	e0a0      	b.n	10014e0c <__aeabi_dsub+0x438>
10014cca:	4a1b      	ldr	r2, [pc, #108]	; (10014d38 <__aeabi_dsub+0x364>)
10014ccc:	4594      	cmp	ip, r2
10014cce:	d100      	bne.n	10014cd2 <__aeabi_dsub+0x2fe>
10014cd0:	e0c5      	b.n	10014e5e <__aeabi_dsub+0x48a>
10014cd2:	1869      	adds	r1, r5, r1
10014cd4:	42a9      	cmp	r1, r5
10014cd6:	4192      	sbcs	r2, r2
10014cd8:	183f      	adds	r7, r7, r0
10014cda:	4252      	negs	r2, r2
10014cdc:	19d2      	adds	r2, r2, r7
10014cde:	0849      	lsrs	r1, r1, #1
10014ce0:	07d5      	lsls	r5, r2, #31
10014ce2:	430d      	orrs	r5, r1
10014ce4:	0857      	lsrs	r7, r2, #1
10014ce6:	4664      	mov	r4, ip
10014ce8:	e6a0      	b.n	10014a2c <__aeabi_dsub+0x58>
10014cea:	4b13      	ldr	r3, [pc, #76]	; (10014d38 <__aeabi_dsub+0x364>)
10014cec:	429c      	cmp	r4, r3
10014cee:	d000      	beq.n	10014cf2 <__aeabi_dsub+0x31e>
10014cf0:	e6d9      	b.n	10014aa6 <__aeabi_dsub+0xd2>
10014cf2:	e69b      	b.n	10014a2c <__aeabi_dsub+0x58>
10014cf4:	0011      	movs	r1, r2
10014cf6:	3c1f      	subs	r4, #31
10014cf8:	40e1      	lsrs	r1, r4
10014cfa:	000c      	movs	r4, r1
10014cfc:	2b20      	cmp	r3, #32
10014cfe:	d100      	bne.n	10014d02 <__aeabi_dsub+0x32e>
10014d00:	e080      	b.n	10014e04 <__aeabi_dsub+0x430>
10014d02:	2140      	movs	r1, #64	; 0x40
10014d04:	1acb      	subs	r3, r1, r3
10014d06:	409a      	lsls	r2, r3
10014d08:	4315      	orrs	r5, r2
10014d0a:	1e6a      	subs	r2, r5, #1
10014d0c:	4195      	sbcs	r5, r2
10014d0e:	2700      	movs	r7, #0
10014d10:	4325      	orrs	r5, r4
10014d12:	2400      	movs	r4, #0
10014d14:	e71f      	b.n	10014b56 <__aeabi_dsub+0x182>
10014d16:	4663      	mov	r3, ip
10014d18:	0002      	movs	r2, r0
10014d1a:	3b20      	subs	r3, #32
10014d1c:	40da      	lsrs	r2, r3
10014d1e:	4663      	mov	r3, ip
10014d20:	2b20      	cmp	r3, #32
10014d22:	d071      	beq.n	10014e08 <__aeabi_dsub+0x434>
10014d24:	2340      	movs	r3, #64	; 0x40
10014d26:	4666      	mov	r6, ip
10014d28:	1b9b      	subs	r3, r3, r6
10014d2a:	4098      	lsls	r0, r3
10014d2c:	4301      	orrs	r1, r0
10014d2e:	1e48      	subs	r0, r1, #1
10014d30:	4181      	sbcs	r1, r0
10014d32:	4311      	orrs	r1, r2
10014d34:	2200      	movs	r2, #0
10014d36:	e6cf      	b.n	10014ad8 <__aeabi_dsub+0x104>
10014d38:	000007ff 	.word	0x000007ff
10014d3c:	ff7fffff 	.word	0xff7fffff
10014d40:	800fffff 	.word	0x800fffff
10014d44:	2c00      	cmp	r4, #0
10014d46:	d048      	beq.n	10014dda <__aeabi_dsub+0x406>
10014d48:	4cca      	ldr	r4, [pc, #808]	; (10015074 <__aeabi_dsub+0x6a0>)
10014d4a:	42a2      	cmp	r2, r4
10014d4c:	d100      	bne.n	10014d50 <__aeabi_dsub+0x37c>
10014d4e:	e0a2      	b.n	10014e96 <__aeabi_dsub+0x4c2>
10014d50:	4274      	negs	r4, r6
10014d52:	46a1      	mov	r9, r4
10014d54:	2480      	movs	r4, #128	; 0x80
10014d56:	0424      	lsls	r4, r4, #16
10014d58:	4327      	orrs	r7, r4
10014d5a:	464c      	mov	r4, r9
10014d5c:	2c38      	cmp	r4, #56	; 0x38
10014d5e:	dd00      	ble.n	10014d62 <__aeabi_dsub+0x38e>
10014d60:	e0db      	b.n	10014f1a <__aeabi_dsub+0x546>
10014d62:	2c1f      	cmp	r4, #31
10014d64:	dd00      	ble.n	10014d68 <__aeabi_dsub+0x394>
10014d66:	e144      	b.n	10014ff2 <__aeabi_dsub+0x61e>
10014d68:	464e      	mov	r6, r9
10014d6a:	2420      	movs	r4, #32
10014d6c:	1ba4      	subs	r4, r4, r6
10014d6e:	003e      	movs	r6, r7
10014d70:	40a6      	lsls	r6, r4
10014d72:	46a2      	mov	sl, r4
10014d74:	46b0      	mov	r8, r6
10014d76:	464c      	mov	r4, r9
10014d78:	002e      	movs	r6, r5
10014d7a:	40e6      	lsrs	r6, r4
10014d7c:	46b4      	mov	ip, r6
10014d7e:	4646      	mov	r6, r8
10014d80:	4664      	mov	r4, ip
10014d82:	4326      	orrs	r6, r4
10014d84:	4654      	mov	r4, sl
10014d86:	40a5      	lsls	r5, r4
10014d88:	1e6c      	subs	r4, r5, #1
10014d8a:	41a5      	sbcs	r5, r4
10014d8c:	0034      	movs	r4, r6
10014d8e:	432c      	orrs	r4, r5
10014d90:	464d      	mov	r5, r9
10014d92:	40ef      	lsrs	r7, r5
10014d94:	1b0d      	subs	r5, r1, r4
10014d96:	e028      	b.n	10014dea <__aeabi_dsub+0x416>
10014d98:	464a      	mov	r2, r9
10014d9a:	4643      	mov	r3, r8
10014d9c:	464d      	mov	r5, r9
10014d9e:	431a      	orrs	r2, r3
10014da0:	d000      	beq.n	10014da4 <__aeabi_dsub+0x3d0>
10014da2:	e6a5      	b.n	10014af0 <__aeabi_dsub+0x11c>
10014da4:	2300      	movs	r3, #0
10014da6:	2400      	movs	r4, #0
10014da8:	2500      	movs	r5, #0
10014daa:	e6de      	b.n	10014b6a <__aeabi_dsub+0x196>
10014dac:	2a1f      	cmp	r2, #31
10014dae:	dc5a      	bgt.n	10014e66 <__aeabi_dsub+0x492>
10014db0:	4666      	mov	r6, ip
10014db2:	2220      	movs	r2, #32
10014db4:	1b92      	subs	r2, r2, r6
10014db6:	0006      	movs	r6, r0
10014db8:	4096      	lsls	r6, r2
10014dba:	4691      	mov	r9, r2
10014dbc:	46b0      	mov	r8, r6
10014dbe:	4662      	mov	r2, ip
10014dc0:	000e      	movs	r6, r1
10014dc2:	40d6      	lsrs	r6, r2
10014dc4:	4642      	mov	r2, r8
10014dc6:	4316      	orrs	r6, r2
10014dc8:	464a      	mov	r2, r9
10014dca:	4091      	lsls	r1, r2
10014dcc:	1e4a      	subs	r2, r1, #1
10014dce:	4191      	sbcs	r1, r2
10014dd0:	0002      	movs	r2, r0
10014dd2:	4660      	mov	r0, ip
10014dd4:	4331      	orrs	r1, r6
10014dd6:	40c2      	lsrs	r2, r0
10014dd8:	e6e4      	b.n	10014ba4 <__aeabi_dsub+0x1d0>
10014dda:	003c      	movs	r4, r7
10014ddc:	432c      	orrs	r4, r5
10014dde:	d05a      	beq.n	10014e96 <__aeabi_dsub+0x4c2>
10014de0:	43f4      	mvns	r4, r6
10014de2:	46a1      	mov	r9, r4
10014de4:	2c00      	cmp	r4, #0
10014de6:	d152      	bne.n	10014e8e <__aeabi_dsub+0x4ba>
10014de8:	1b4d      	subs	r5, r1, r5
10014dea:	42a9      	cmp	r1, r5
10014dec:	4189      	sbcs	r1, r1
10014dee:	1bc7      	subs	r7, r0, r7
10014df0:	4249      	negs	r1, r1
10014df2:	1a7f      	subs	r7, r7, r1
10014df4:	0014      	movs	r4, r2
10014df6:	469a      	mov	sl, r3
10014df8:	e675      	b.n	10014ae6 <__aeabi_dsub+0x112>
10014dfa:	4a9e      	ldr	r2, [pc, #632]	; (10015074 <__aeabi_dsub+0x6a0>)
10014dfc:	4294      	cmp	r4, r2
10014dfe:	d000      	beq.n	10014e02 <__aeabi_dsub+0x42e>
10014e00:	e6c7      	b.n	10014b92 <__aeabi_dsub+0x1be>
10014e02:	e613      	b.n	10014a2c <__aeabi_dsub+0x58>
10014e04:	2200      	movs	r2, #0
10014e06:	e77f      	b.n	10014d08 <__aeabi_dsub+0x334>
10014e08:	2000      	movs	r0, #0
10014e0a:	e78f      	b.n	10014d2c <__aeabi_dsub+0x358>
10014e0c:	2c00      	cmp	r4, #0
10014e0e:	d000      	beq.n	10014e12 <__aeabi_dsub+0x43e>
10014e10:	e0c8      	b.n	10014fa4 <__aeabi_dsub+0x5d0>
10014e12:	003b      	movs	r3, r7
10014e14:	432b      	orrs	r3, r5
10014e16:	d100      	bne.n	10014e1a <__aeabi_dsub+0x446>
10014e18:	e10f      	b.n	1001503a <__aeabi_dsub+0x666>
10014e1a:	0003      	movs	r3, r0
10014e1c:	430b      	orrs	r3, r1
10014e1e:	d100      	bne.n	10014e22 <__aeabi_dsub+0x44e>
10014e20:	e604      	b.n	10014a2c <__aeabi_dsub+0x58>
10014e22:	1869      	adds	r1, r5, r1
10014e24:	42a9      	cmp	r1, r5
10014e26:	419b      	sbcs	r3, r3
10014e28:	183f      	adds	r7, r7, r0
10014e2a:	425b      	negs	r3, r3
10014e2c:	19df      	adds	r7, r3, r7
10014e2e:	023b      	lsls	r3, r7, #8
10014e30:	d400      	bmi.n	10014e34 <__aeabi_dsub+0x460>
10014e32:	e11a      	b.n	1001506a <__aeabi_dsub+0x696>
10014e34:	4b90      	ldr	r3, [pc, #576]	; (10015078 <__aeabi_dsub+0x6a4>)
10014e36:	000d      	movs	r5, r1
10014e38:	401f      	ands	r7, r3
10014e3a:	4664      	mov	r4, ip
10014e3c:	e5f6      	b.n	10014a2c <__aeabi_dsub+0x58>
10014e3e:	469a      	mov	sl, r3
10014e40:	e689      	b.n	10014b56 <__aeabi_dsub+0x182>
10014e42:	003a      	movs	r2, r7
10014e44:	432a      	orrs	r2, r5
10014e46:	2c00      	cmp	r4, #0
10014e48:	d15c      	bne.n	10014f04 <__aeabi_dsub+0x530>
10014e4a:	2a00      	cmp	r2, #0
10014e4c:	d175      	bne.n	10014f3a <__aeabi_dsub+0x566>
10014e4e:	0002      	movs	r2, r0
10014e50:	430a      	orrs	r2, r1
10014e52:	d100      	bne.n	10014e56 <__aeabi_dsub+0x482>
10014e54:	e0ca      	b.n	10014fec <__aeabi_dsub+0x618>
10014e56:	0007      	movs	r7, r0
10014e58:	000d      	movs	r5, r1
10014e5a:	469a      	mov	sl, r3
10014e5c:	e5e6      	b.n	10014a2c <__aeabi_dsub+0x58>
10014e5e:	4664      	mov	r4, ip
10014e60:	2200      	movs	r2, #0
10014e62:	2500      	movs	r5, #0
10014e64:	e681      	b.n	10014b6a <__aeabi_dsub+0x196>
10014e66:	4662      	mov	r2, ip
10014e68:	0006      	movs	r6, r0
10014e6a:	3a20      	subs	r2, #32
10014e6c:	40d6      	lsrs	r6, r2
10014e6e:	4662      	mov	r2, ip
10014e70:	46b0      	mov	r8, r6
10014e72:	2a20      	cmp	r2, #32
10014e74:	d100      	bne.n	10014e78 <__aeabi_dsub+0x4a4>
10014e76:	e0b7      	b.n	10014fe8 <__aeabi_dsub+0x614>
10014e78:	2240      	movs	r2, #64	; 0x40
10014e7a:	4666      	mov	r6, ip
10014e7c:	1b92      	subs	r2, r2, r6
10014e7e:	4090      	lsls	r0, r2
10014e80:	4301      	orrs	r1, r0
10014e82:	4642      	mov	r2, r8
10014e84:	1e48      	subs	r0, r1, #1
10014e86:	4181      	sbcs	r1, r0
10014e88:	4311      	orrs	r1, r2
10014e8a:	2200      	movs	r2, #0
10014e8c:	e68a      	b.n	10014ba4 <__aeabi_dsub+0x1d0>
10014e8e:	4c79      	ldr	r4, [pc, #484]	; (10015074 <__aeabi_dsub+0x6a0>)
10014e90:	42a2      	cmp	r2, r4
10014e92:	d000      	beq.n	10014e96 <__aeabi_dsub+0x4c2>
10014e94:	e761      	b.n	10014d5a <__aeabi_dsub+0x386>
10014e96:	0007      	movs	r7, r0
10014e98:	000d      	movs	r5, r1
10014e9a:	0014      	movs	r4, r2
10014e9c:	469a      	mov	sl, r3
10014e9e:	e5c5      	b.n	10014a2c <__aeabi_dsub+0x58>
10014ea0:	2c00      	cmp	r4, #0
10014ea2:	d141      	bne.n	10014f28 <__aeabi_dsub+0x554>
10014ea4:	003c      	movs	r4, r7
10014ea6:	432c      	orrs	r4, r5
10014ea8:	d078      	beq.n	10014f9c <__aeabi_dsub+0x5c8>
10014eaa:	43f4      	mvns	r4, r6
10014eac:	46a1      	mov	r9, r4
10014eae:	2c00      	cmp	r4, #0
10014eb0:	d020      	beq.n	10014ef4 <__aeabi_dsub+0x520>
10014eb2:	4c70      	ldr	r4, [pc, #448]	; (10015074 <__aeabi_dsub+0x6a0>)
10014eb4:	42a2      	cmp	r2, r4
10014eb6:	d071      	beq.n	10014f9c <__aeabi_dsub+0x5c8>
10014eb8:	464c      	mov	r4, r9
10014eba:	2c38      	cmp	r4, #56	; 0x38
10014ebc:	dd00      	ble.n	10014ec0 <__aeabi_dsub+0x4ec>
10014ebe:	e0b2      	b.n	10015026 <__aeabi_dsub+0x652>
10014ec0:	2c1f      	cmp	r4, #31
10014ec2:	dd00      	ble.n	10014ec6 <__aeabi_dsub+0x4f2>
10014ec4:	e0bc      	b.n	10015040 <__aeabi_dsub+0x66c>
10014ec6:	2620      	movs	r6, #32
10014ec8:	1b34      	subs	r4, r6, r4
10014eca:	46a2      	mov	sl, r4
10014ecc:	003c      	movs	r4, r7
10014ece:	4656      	mov	r6, sl
10014ed0:	40b4      	lsls	r4, r6
10014ed2:	464e      	mov	r6, r9
10014ed4:	46a0      	mov	r8, r4
10014ed6:	002c      	movs	r4, r5
10014ed8:	40f4      	lsrs	r4, r6
10014eda:	46a4      	mov	ip, r4
10014edc:	4644      	mov	r4, r8
10014ede:	4666      	mov	r6, ip
10014ee0:	4334      	orrs	r4, r6
10014ee2:	46a4      	mov	ip, r4
10014ee4:	4654      	mov	r4, sl
10014ee6:	40a5      	lsls	r5, r4
10014ee8:	4664      	mov	r4, ip
10014eea:	1e6e      	subs	r6, r5, #1
10014eec:	41b5      	sbcs	r5, r6
10014eee:	4325      	orrs	r5, r4
10014ef0:	464c      	mov	r4, r9
10014ef2:	40e7      	lsrs	r7, r4
10014ef4:	186d      	adds	r5, r5, r1
10014ef6:	428d      	cmp	r5, r1
10014ef8:	4189      	sbcs	r1, r1
10014efa:	183f      	adds	r7, r7, r0
10014efc:	4249      	negs	r1, r1
10014efe:	19cf      	adds	r7, r1, r7
10014f00:	0014      	movs	r4, r2
10014f02:	e656      	b.n	10014bb2 <__aeabi_dsub+0x1de>
10014f04:	2a00      	cmp	r2, #0
10014f06:	d12f      	bne.n	10014f68 <__aeabi_dsub+0x594>
10014f08:	0002      	movs	r2, r0
10014f0a:	430a      	orrs	r2, r1
10014f0c:	d100      	bne.n	10014f10 <__aeabi_dsub+0x53c>
10014f0e:	e084      	b.n	1001501a <__aeabi_dsub+0x646>
10014f10:	0007      	movs	r7, r0
10014f12:	000d      	movs	r5, r1
10014f14:	469a      	mov	sl, r3
10014f16:	4c57      	ldr	r4, [pc, #348]	; (10015074 <__aeabi_dsub+0x6a0>)
10014f18:	e588      	b.n	10014a2c <__aeabi_dsub+0x58>
10014f1a:	433d      	orrs	r5, r7
10014f1c:	1e6f      	subs	r7, r5, #1
10014f1e:	41bd      	sbcs	r5, r7
10014f20:	b2ec      	uxtb	r4, r5
10014f22:	2700      	movs	r7, #0
10014f24:	1b0d      	subs	r5, r1, r4
10014f26:	e760      	b.n	10014dea <__aeabi_dsub+0x416>
10014f28:	4c52      	ldr	r4, [pc, #328]	; (10015074 <__aeabi_dsub+0x6a0>)
10014f2a:	42a2      	cmp	r2, r4
10014f2c:	d036      	beq.n	10014f9c <__aeabi_dsub+0x5c8>
10014f2e:	4274      	negs	r4, r6
10014f30:	2680      	movs	r6, #128	; 0x80
10014f32:	0436      	lsls	r6, r6, #16
10014f34:	46a1      	mov	r9, r4
10014f36:	4337      	orrs	r7, r6
10014f38:	e7be      	b.n	10014eb8 <__aeabi_dsub+0x4e4>
10014f3a:	0002      	movs	r2, r0
10014f3c:	430a      	orrs	r2, r1
10014f3e:	d100      	bne.n	10014f42 <__aeabi_dsub+0x56e>
10014f40:	e574      	b.n	10014a2c <__aeabi_dsub+0x58>
10014f42:	1a6a      	subs	r2, r5, r1
10014f44:	4690      	mov	r8, r2
10014f46:	4545      	cmp	r5, r8
10014f48:	41b6      	sbcs	r6, r6
10014f4a:	1a3a      	subs	r2, r7, r0
10014f4c:	4276      	negs	r6, r6
10014f4e:	1b92      	subs	r2, r2, r6
10014f50:	4694      	mov	ip, r2
10014f52:	0212      	lsls	r2, r2, #8
10014f54:	d400      	bmi.n	10014f58 <__aeabi_dsub+0x584>
10014f56:	e5f7      	b.n	10014b48 <__aeabi_dsub+0x174>
10014f58:	1b4d      	subs	r5, r1, r5
10014f5a:	42a9      	cmp	r1, r5
10014f5c:	4189      	sbcs	r1, r1
10014f5e:	1bc7      	subs	r7, r0, r7
10014f60:	4249      	negs	r1, r1
10014f62:	1a7f      	subs	r7, r7, r1
10014f64:	469a      	mov	sl, r3
10014f66:	e561      	b.n	10014a2c <__aeabi_dsub+0x58>
10014f68:	0002      	movs	r2, r0
10014f6a:	430a      	orrs	r2, r1
10014f6c:	d03a      	beq.n	10014fe4 <__aeabi_dsub+0x610>
10014f6e:	08ed      	lsrs	r5, r5, #3
10014f70:	077c      	lsls	r4, r7, #29
10014f72:	432c      	orrs	r4, r5
10014f74:	2580      	movs	r5, #128	; 0x80
10014f76:	08fa      	lsrs	r2, r7, #3
10014f78:	032d      	lsls	r5, r5, #12
10014f7a:	422a      	tst	r2, r5
10014f7c:	d008      	beq.n	10014f90 <__aeabi_dsub+0x5bc>
10014f7e:	08c7      	lsrs	r7, r0, #3
10014f80:	422f      	tst	r7, r5
10014f82:	d105      	bne.n	10014f90 <__aeabi_dsub+0x5bc>
10014f84:	0745      	lsls	r5, r0, #29
10014f86:	002c      	movs	r4, r5
10014f88:	003a      	movs	r2, r7
10014f8a:	469a      	mov	sl, r3
10014f8c:	08c9      	lsrs	r1, r1, #3
10014f8e:	430c      	orrs	r4, r1
10014f90:	0f67      	lsrs	r7, r4, #29
10014f92:	00d2      	lsls	r2, r2, #3
10014f94:	00e5      	lsls	r5, r4, #3
10014f96:	4317      	orrs	r7, r2
10014f98:	4c36      	ldr	r4, [pc, #216]	; (10015074 <__aeabi_dsub+0x6a0>)
10014f9a:	e547      	b.n	10014a2c <__aeabi_dsub+0x58>
10014f9c:	0007      	movs	r7, r0
10014f9e:	000d      	movs	r5, r1
10014fa0:	0014      	movs	r4, r2
10014fa2:	e543      	b.n	10014a2c <__aeabi_dsub+0x58>
10014fa4:	003a      	movs	r2, r7
10014fa6:	432a      	orrs	r2, r5
10014fa8:	d043      	beq.n	10015032 <__aeabi_dsub+0x65e>
10014faa:	0002      	movs	r2, r0
10014fac:	430a      	orrs	r2, r1
10014fae:	d019      	beq.n	10014fe4 <__aeabi_dsub+0x610>
10014fb0:	08ed      	lsrs	r5, r5, #3
10014fb2:	077c      	lsls	r4, r7, #29
10014fb4:	432c      	orrs	r4, r5
10014fb6:	2580      	movs	r5, #128	; 0x80
10014fb8:	08fa      	lsrs	r2, r7, #3
10014fba:	032d      	lsls	r5, r5, #12
10014fbc:	422a      	tst	r2, r5
10014fbe:	d007      	beq.n	10014fd0 <__aeabi_dsub+0x5fc>
10014fc0:	08c6      	lsrs	r6, r0, #3
10014fc2:	422e      	tst	r6, r5
10014fc4:	d104      	bne.n	10014fd0 <__aeabi_dsub+0x5fc>
10014fc6:	0747      	lsls	r7, r0, #29
10014fc8:	003c      	movs	r4, r7
10014fca:	0032      	movs	r2, r6
10014fcc:	08c9      	lsrs	r1, r1, #3
10014fce:	430c      	orrs	r4, r1
10014fd0:	00d7      	lsls	r7, r2, #3
10014fd2:	0f62      	lsrs	r2, r4, #29
10014fd4:	00e5      	lsls	r5, r4, #3
10014fd6:	4317      	orrs	r7, r2
10014fd8:	469a      	mov	sl, r3
10014fda:	4c26      	ldr	r4, [pc, #152]	; (10015074 <__aeabi_dsub+0x6a0>)
10014fdc:	e526      	b.n	10014a2c <__aeabi_dsub+0x58>
10014fde:	2200      	movs	r2, #0
10014fe0:	2500      	movs	r5, #0
10014fe2:	e544      	b.n	10014a6e <__aeabi_dsub+0x9a>
10014fe4:	4c23      	ldr	r4, [pc, #140]	; (10015074 <__aeabi_dsub+0x6a0>)
10014fe6:	e521      	b.n	10014a2c <__aeabi_dsub+0x58>
10014fe8:	2000      	movs	r0, #0
10014fea:	e749      	b.n	10014e80 <__aeabi_dsub+0x4ac>
10014fec:	2300      	movs	r3, #0
10014fee:	2500      	movs	r5, #0
10014ff0:	e5bb      	b.n	10014b6a <__aeabi_dsub+0x196>
10014ff2:	464c      	mov	r4, r9
10014ff4:	003e      	movs	r6, r7
10014ff6:	3c20      	subs	r4, #32
10014ff8:	40e6      	lsrs	r6, r4
10014ffa:	464c      	mov	r4, r9
10014ffc:	46b4      	mov	ip, r6
10014ffe:	2c20      	cmp	r4, #32
10015000:	d031      	beq.n	10015066 <__aeabi_dsub+0x692>
10015002:	2440      	movs	r4, #64	; 0x40
10015004:	464e      	mov	r6, r9
10015006:	1ba6      	subs	r6, r4, r6
10015008:	40b7      	lsls	r7, r6
1001500a:	433d      	orrs	r5, r7
1001500c:	1e6c      	subs	r4, r5, #1
1001500e:	41a5      	sbcs	r5, r4
10015010:	4664      	mov	r4, ip
10015012:	432c      	orrs	r4, r5
10015014:	2700      	movs	r7, #0
10015016:	1b0d      	subs	r5, r1, r4
10015018:	e6e7      	b.n	10014dea <__aeabi_dsub+0x416>
1001501a:	2280      	movs	r2, #128	; 0x80
1001501c:	2300      	movs	r3, #0
1001501e:	0312      	lsls	r2, r2, #12
10015020:	4c14      	ldr	r4, [pc, #80]	; (10015074 <__aeabi_dsub+0x6a0>)
10015022:	2500      	movs	r5, #0
10015024:	e5a1      	b.n	10014b6a <__aeabi_dsub+0x196>
10015026:	433d      	orrs	r5, r7
10015028:	1e6f      	subs	r7, r5, #1
1001502a:	41bd      	sbcs	r5, r7
1001502c:	2700      	movs	r7, #0
1001502e:	b2ed      	uxtb	r5, r5
10015030:	e760      	b.n	10014ef4 <__aeabi_dsub+0x520>
10015032:	0007      	movs	r7, r0
10015034:	000d      	movs	r5, r1
10015036:	4c0f      	ldr	r4, [pc, #60]	; (10015074 <__aeabi_dsub+0x6a0>)
10015038:	e4f8      	b.n	10014a2c <__aeabi_dsub+0x58>
1001503a:	0007      	movs	r7, r0
1001503c:	000d      	movs	r5, r1
1001503e:	e4f5      	b.n	10014a2c <__aeabi_dsub+0x58>
10015040:	464e      	mov	r6, r9
10015042:	003c      	movs	r4, r7
10015044:	3e20      	subs	r6, #32
10015046:	40f4      	lsrs	r4, r6
10015048:	46a0      	mov	r8, r4
1001504a:	464c      	mov	r4, r9
1001504c:	2c20      	cmp	r4, #32
1001504e:	d00e      	beq.n	1001506e <__aeabi_dsub+0x69a>
10015050:	2440      	movs	r4, #64	; 0x40
10015052:	464e      	mov	r6, r9
10015054:	1ba4      	subs	r4, r4, r6
10015056:	40a7      	lsls	r7, r4
10015058:	433d      	orrs	r5, r7
1001505a:	1e6f      	subs	r7, r5, #1
1001505c:	41bd      	sbcs	r5, r7
1001505e:	4644      	mov	r4, r8
10015060:	2700      	movs	r7, #0
10015062:	4325      	orrs	r5, r4
10015064:	e746      	b.n	10014ef4 <__aeabi_dsub+0x520>
10015066:	2700      	movs	r7, #0
10015068:	e7cf      	b.n	1001500a <__aeabi_dsub+0x636>
1001506a:	000d      	movs	r5, r1
1001506c:	e573      	b.n	10014b56 <__aeabi_dsub+0x182>
1001506e:	2700      	movs	r7, #0
10015070:	e7f2      	b.n	10015058 <__aeabi_dsub+0x684>
10015072:	46c0      	nop			; (mov r8, r8)
10015074:	000007ff 	.word	0x000007ff
10015078:	ff7fffff 	.word	0xff7fffff

1001507c <__aeabi_d2iz>:
1001507c:	030b      	lsls	r3, r1, #12
1001507e:	b530      	push	{r4, r5, lr}
10015080:	4d13      	ldr	r5, [pc, #76]	; (100150d0 <__aeabi_d2iz+0x54>)
10015082:	0b1a      	lsrs	r2, r3, #12
10015084:	004b      	lsls	r3, r1, #1
10015086:	0d5b      	lsrs	r3, r3, #21
10015088:	0fc9      	lsrs	r1, r1, #31
1001508a:	2400      	movs	r4, #0
1001508c:	42ab      	cmp	r3, r5
1001508e:	dd11      	ble.n	100150b4 <__aeabi_d2iz+0x38>
10015090:	4c10      	ldr	r4, [pc, #64]	; (100150d4 <__aeabi_d2iz+0x58>)
10015092:	42a3      	cmp	r3, r4
10015094:	dc10      	bgt.n	100150b8 <__aeabi_d2iz+0x3c>
10015096:	2480      	movs	r4, #128	; 0x80
10015098:	0364      	lsls	r4, r4, #13
1001509a:	4322      	orrs	r2, r4
1001509c:	4c0e      	ldr	r4, [pc, #56]	; (100150d8 <__aeabi_d2iz+0x5c>)
1001509e:	1ae4      	subs	r4, r4, r3
100150a0:	2c1f      	cmp	r4, #31
100150a2:	dd0c      	ble.n	100150be <__aeabi_d2iz+0x42>
100150a4:	480d      	ldr	r0, [pc, #52]	; (100150dc <__aeabi_d2iz+0x60>)
100150a6:	1ac3      	subs	r3, r0, r3
100150a8:	40da      	lsrs	r2, r3
100150aa:	0013      	movs	r3, r2
100150ac:	425c      	negs	r4, r3
100150ae:	2900      	cmp	r1, #0
100150b0:	d100      	bne.n	100150b4 <__aeabi_d2iz+0x38>
100150b2:	001c      	movs	r4, r3
100150b4:	0020      	movs	r0, r4
100150b6:	bd30      	pop	{r4, r5, pc}
100150b8:	4b09      	ldr	r3, [pc, #36]	; (100150e0 <__aeabi_d2iz+0x64>)
100150ba:	18cc      	adds	r4, r1, r3
100150bc:	e7fa      	b.n	100150b4 <__aeabi_d2iz+0x38>
100150be:	40e0      	lsrs	r0, r4
100150c0:	4c08      	ldr	r4, [pc, #32]	; (100150e4 <__aeabi_d2iz+0x68>)
100150c2:	46a4      	mov	ip, r4
100150c4:	4463      	add	r3, ip
100150c6:	409a      	lsls	r2, r3
100150c8:	0013      	movs	r3, r2
100150ca:	4303      	orrs	r3, r0
100150cc:	e7ee      	b.n	100150ac <__aeabi_d2iz+0x30>
100150ce:	46c0      	nop			; (mov r8, r8)
100150d0:	000003fe 	.word	0x000003fe
100150d4:	0000041d 	.word	0x0000041d
100150d8:	00000433 	.word	0x00000433
100150dc:	00000413 	.word	0x00000413
100150e0:	7fffffff 	.word	0x7fffffff
100150e4:	fffffbed 	.word	0xfffffbed

100150e8 <__aeabi_ui2d>:
100150e8:	b570      	push	{r4, r5, r6, lr}
100150ea:	1e05      	subs	r5, r0, #0
100150ec:	d028      	beq.n	10015140 <__aeabi_ui2d+0x58>
100150ee:	f000 f833 	bl	10015158 <__clzsi2>
100150f2:	4b15      	ldr	r3, [pc, #84]	; (10015148 <__aeabi_ui2d+0x60>)
100150f4:	4a15      	ldr	r2, [pc, #84]	; (1001514c <__aeabi_ui2d+0x64>)
100150f6:	1a1b      	subs	r3, r3, r0
100150f8:	1ad2      	subs	r2, r2, r3
100150fa:	2a1f      	cmp	r2, #31
100150fc:	dd16      	ble.n	1001512c <__aeabi_ui2d+0x44>
100150fe:	002c      	movs	r4, r5
10015100:	4a13      	ldr	r2, [pc, #76]	; (10015150 <__aeabi_ui2d+0x68>)
10015102:	2500      	movs	r5, #0
10015104:	1ad2      	subs	r2, r2, r3
10015106:	4094      	lsls	r4, r2
10015108:	055a      	lsls	r2, r3, #21
1001510a:	0324      	lsls	r4, r4, #12
1001510c:	0b24      	lsrs	r4, r4, #12
1001510e:	0d52      	lsrs	r2, r2, #21
10015110:	2100      	movs	r1, #0
10015112:	0324      	lsls	r4, r4, #12
10015114:	0d0b      	lsrs	r3, r1, #20
10015116:	0b24      	lsrs	r4, r4, #12
10015118:	051b      	lsls	r3, r3, #20
1001511a:	4323      	orrs	r3, r4
1001511c:	4c0d      	ldr	r4, [pc, #52]	; (10015154 <__aeabi_ui2d+0x6c>)
1001511e:	0512      	lsls	r2, r2, #20
10015120:	4023      	ands	r3, r4
10015122:	4313      	orrs	r3, r2
10015124:	005b      	lsls	r3, r3, #1
10015126:	0028      	movs	r0, r5
10015128:	0859      	lsrs	r1, r3, #1
1001512a:	bd70      	pop	{r4, r5, r6, pc}
1001512c:	210b      	movs	r1, #11
1001512e:	002c      	movs	r4, r5
10015130:	1a08      	subs	r0, r1, r0
10015132:	40c4      	lsrs	r4, r0
10015134:	4095      	lsls	r5, r2
10015136:	0324      	lsls	r4, r4, #12
10015138:	055a      	lsls	r2, r3, #21
1001513a:	0b24      	lsrs	r4, r4, #12
1001513c:	0d52      	lsrs	r2, r2, #21
1001513e:	e7e7      	b.n	10015110 <__aeabi_ui2d+0x28>
10015140:	2200      	movs	r2, #0
10015142:	2400      	movs	r4, #0
10015144:	e7e4      	b.n	10015110 <__aeabi_ui2d+0x28>
10015146:	46c0      	nop			; (mov r8, r8)
10015148:	0000041e 	.word	0x0000041e
1001514c:	00000433 	.word	0x00000433
10015150:	00000413 	.word	0x00000413
10015154:	800fffff 	.word	0x800fffff

10015158 <__clzsi2>:
10015158:	211c      	movs	r1, #28
1001515a:	2301      	movs	r3, #1
1001515c:	041b      	lsls	r3, r3, #16
1001515e:	4298      	cmp	r0, r3
10015160:	d301      	bcc.n	10015166 <__clzsi2+0xe>
10015162:	0c00      	lsrs	r0, r0, #16
10015164:	3910      	subs	r1, #16
10015166:	0a1b      	lsrs	r3, r3, #8
10015168:	4298      	cmp	r0, r3
1001516a:	d301      	bcc.n	10015170 <__clzsi2+0x18>
1001516c:	0a00      	lsrs	r0, r0, #8
1001516e:	3908      	subs	r1, #8
10015170:	091b      	lsrs	r3, r3, #4
10015172:	4298      	cmp	r0, r3
10015174:	d301      	bcc.n	1001517a <__clzsi2+0x22>
10015176:	0900      	lsrs	r0, r0, #4
10015178:	3904      	subs	r1, #4
1001517a:	a202      	add	r2, pc, #8	; (adr r2, 10015184 <__clzsi2+0x2c>)
1001517c:	5c10      	ldrb	r0, [r2, r0]
1001517e:	1840      	adds	r0, r0, r1
10015180:	4770      	bx	lr
10015182:	46c0      	nop			; (mov r8, r8)
10015184:	02020304 	.word	0x02020304
10015188:	01010101 	.word	0x01010101
	...

10015194 <__libc_init_array>:
10015194:	4b0e      	ldr	r3, [pc, #56]	; (100151d0 <__libc_init_array+0x3c>)
10015196:	b570      	push	{r4, r5, r6, lr}
10015198:	2500      	movs	r5, #0
1001519a:	001e      	movs	r6, r3
1001519c:	4c0d      	ldr	r4, [pc, #52]	; (100151d4 <__libc_init_array+0x40>)
1001519e:	1ae4      	subs	r4, r4, r3
100151a0:	10a4      	asrs	r4, r4, #2
100151a2:	42a5      	cmp	r5, r4
100151a4:	d004      	beq.n	100151b0 <__libc_init_array+0x1c>
100151a6:	00ab      	lsls	r3, r5, #2
100151a8:	58f3      	ldr	r3, [r6, r3]
100151aa:	4798      	blx	r3
100151ac:	3501      	adds	r5, #1
100151ae:	e7f8      	b.n	100151a2 <__libc_init_array+0xe>
100151b0:	f002 fbea 	bl	10017988 <_init>
100151b4:	4b08      	ldr	r3, [pc, #32]	; (100151d8 <__libc_init_array+0x44>)
100151b6:	2500      	movs	r5, #0
100151b8:	001e      	movs	r6, r3
100151ba:	4c08      	ldr	r4, [pc, #32]	; (100151dc <__libc_init_array+0x48>)
100151bc:	1ae4      	subs	r4, r4, r3
100151be:	10a4      	asrs	r4, r4, #2
100151c0:	42a5      	cmp	r5, r4
100151c2:	d004      	beq.n	100151ce <__libc_init_array+0x3a>
100151c4:	00ab      	lsls	r3, r5, #2
100151c6:	58f3      	ldr	r3, [r6, r3]
100151c8:	4798      	blx	r3
100151ca:	3501      	adds	r5, #1
100151cc:	e7f8      	b.n	100151c0 <__libc_init_array+0x2c>
100151ce:	bd70      	pop	{r4, r5, r6, pc}
100151d0:	10017994 	.word	0x10017994
100151d4:	10017994 	.word	0x10017994
100151d8:	10017994 	.word	0x10017994
100151dc:	10017998 	.word	0x10017998

100151e0 <malloc>:
100151e0:	b510      	push	{r4, lr}
100151e2:	4b03      	ldr	r3, [pc, #12]	; (100151f0 <malloc+0x10>)
100151e4:	0001      	movs	r1, r0
100151e6:	6818      	ldr	r0, [r3, #0]
100151e8:	f000 f86a 	bl	100152c0 <_malloc_r>
100151ec:	bd10      	pop	{r4, pc}
100151ee:	46c0      	nop			; (mov r8, r8)
100151f0:	10017a50 	.word	0x10017a50

100151f4 <memcmp>:
100151f4:	b530      	push	{r4, r5, lr}
100151f6:	2400      	movs	r4, #0
100151f8:	42a2      	cmp	r2, r4
100151fa:	d008      	beq.n	1001520e <memcmp+0x1a>
100151fc:	5d03      	ldrb	r3, [r0, r4]
100151fe:	1c65      	adds	r5, r4, #1
10015200:	5d0c      	ldrb	r4, [r1, r4]
10015202:	42a3      	cmp	r3, r4
10015204:	d001      	beq.n	1001520a <memcmp+0x16>
10015206:	1b18      	subs	r0, r3, r4
10015208:	e002      	b.n	10015210 <memcmp+0x1c>
1001520a:	002c      	movs	r4, r5
1001520c:	e7f4      	b.n	100151f8 <memcmp+0x4>
1001520e:	2000      	movs	r0, #0
10015210:	bd30      	pop	{r4, r5, pc}

10015212 <memcpy>:
10015212:	2300      	movs	r3, #0
10015214:	b510      	push	{r4, lr}
10015216:	429a      	cmp	r2, r3
10015218:	d003      	beq.n	10015222 <memcpy+0x10>
1001521a:	5ccc      	ldrb	r4, [r1, r3]
1001521c:	54c4      	strb	r4, [r0, r3]
1001521e:	3301      	adds	r3, #1
10015220:	e7f9      	b.n	10015216 <memcpy+0x4>
10015222:	bd10      	pop	{r4, pc}

10015224 <memset>:
10015224:	0003      	movs	r3, r0
10015226:	1882      	adds	r2, r0, r2
10015228:	4293      	cmp	r3, r2
1001522a:	d002      	beq.n	10015232 <memset+0xe>
1001522c:	7019      	strb	r1, [r3, #0]
1001522e:	3301      	adds	r3, #1
10015230:	e7fa      	b.n	10015228 <memset+0x4>
10015232:	4770      	bx	lr

10015234 <_free_r>:
10015234:	b530      	push	{r4, r5, lr}
10015236:	2900      	cmp	r1, #0
10015238:	d03e      	beq.n	100152b8 <_free_r+0x84>
1001523a:	3904      	subs	r1, #4
1001523c:	680b      	ldr	r3, [r1, #0]
1001523e:	2b00      	cmp	r3, #0
10015240:	da00      	bge.n	10015244 <_free_r+0x10>
10015242:	18c9      	adds	r1, r1, r3
10015244:	4a1d      	ldr	r2, [pc, #116]	; (100152bc <_free_r+0x88>)
10015246:	6813      	ldr	r3, [r2, #0]
10015248:	0014      	movs	r4, r2
1001524a:	2b00      	cmp	r3, #0
1001524c:	d102      	bne.n	10015254 <_free_r+0x20>
1001524e:	604b      	str	r3, [r1, #4]
10015250:	6011      	str	r1, [r2, #0]
10015252:	e031      	b.n	100152b8 <_free_r+0x84>
10015254:	428b      	cmp	r3, r1
10015256:	d90d      	bls.n	10015274 <_free_r+0x40>
10015258:	680a      	ldr	r2, [r1, #0]
1001525a:	1888      	adds	r0, r1, r2
1001525c:	4283      	cmp	r3, r0
1001525e:	d103      	bne.n	10015268 <_free_r+0x34>
10015260:	6818      	ldr	r0, [r3, #0]
10015262:	685b      	ldr	r3, [r3, #4]
10015264:	1882      	adds	r2, r0, r2
10015266:	600a      	str	r2, [r1, #0]
10015268:	604b      	str	r3, [r1, #4]
1001526a:	6021      	str	r1, [r4, #0]
1001526c:	e024      	b.n	100152b8 <_free_r+0x84>
1001526e:	428a      	cmp	r2, r1
10015270:	d803      	bhi.n	1001527a <_free_r+0x46>
10015272:	0013      	movs	r3, r2
10015274:	685a      	ldr	r2, [r3, #4]
10015276:	2a00      	cmp	r2, #0
10015278:	d1f9      	bne.n	1001526e <_free_r+0x3a>
1001527a:	681d      	ldr	r5, [r3, #0]
1001527c:	195c      	adds	r4, r3, r5
1001527e:	428c      	cmp	r4, r1
10015280:	d10b      	bne.n	1001529a <_free_r+0x66>
10015282:	6809      	ldr	r1, [r1, #0]
10015284:	1869      	adds	r1, r5, r1
10015286:	1858      	adds	r0, r3, r1
10015288:	6019      	str	r1, [r3, #0]
1001528a:	4282      	cmp	r2, r0
1001528c:	d114      	bne.n	100152b8 <_free_r+0x84>
1001528e:	6810      	ldr	r0, [r2, #0]
10015290:	6852      	ldr	r2, [r2, #4]
10015292:	1841      	adds	r1, r0, r1
10015294:	6019      	str	r1, [r3, #0]
10015296:	605a      	str	r2, [r3, #4]
10015298:	e00e      	b.n	100152b8 <_free_r+0x84>
1001529a:	428c      	cmp	r4, r1
1001529c:	d902      	bls.n	100152a4 <_free_r+0x70>
1001529e:	230c      	movs	r3, #12
100152a0:	6003      	str	r3, [r0, #0]
100152a2:	e009      	b.n	100152b8 <_free_r+0x84>
100152a4:	6808      	ldr	r0, [r1, #0]
100152a6:	180c      	adds	r4, r1, r0
100152a8:	42a2      	cmp	r2, r4
100152aa:	d103      	bne.n	100152b4 <_free_r+0x80>
100152ac:	6814      	ldr	r4, [r2, #0]
100152ae:	6852      	ldr	r2, [r2, #4]
100152b0:	1820      	adds	r0, r4, r0
100152b2:	6008      	str	r0, [r1, #0]
100152b4:	604a      	str	r2, [r1, #4]
100152b6:	6059      	str	r1, [r3, #4]
100152b8:	bd30      	pop	{r4, r5, pc}
100152ba:	46c0      	nop			; (mov r8, r8)
100152bc:	10019528 	.word	0x10019528

100152c0 <_malloc_r>:
100152c0:	2303      	movs	r3, #3
100152c2:	b570      	push	{r4, r5, r6, lr}
100152c4:	1ccd      	adds	r5, r1, #3
100152c6:	439d      	bics	r5, r3
100152c8:	3508      	adds	r5, #8
100152ca:	0006      	movs	r6, r0
100152cc:	2d0c      	cmp	r5, #12
100152ce:	d201      	bcs.n	100152d4 <_malloc_r+0x14>
100152d0:	250c      	movs	r5, #12
100152d2:	e005      	b.n	100152e0 <_malloc_r+0x20>
100152d4:	2d00      	cmp	r5, #0
100152d6:	da03      	bge.n	100152e0 <_malloc_r+0x20>
100152d8:	230c      	movs	r3, #12
100152da:	2000      	movs	r0, #0
100152dc:	6033      	str	r3, [r6, #0]
100152de:	e040      	b.n	10015362 <_malloc_r+0xa2>
100152e0:	42a9      	cmp	r1, r5
100152e2:	d8f9      	bhi.n	100152d8 <_malloc_r+0x18>
100152e4:	4b1f      	ldr	r3, [pc, #124]	; (10015364 <_malloc_r+0xa4>)
100152e6:	681c      	ldr	r4, [r3, #0]
100152e8:	001a      	movs	r2, r3
100152ea:	0021      	movs	r1, r4
100152ec:	2900      	cmp	r1, #0
100152ee:	d013      	beq.n	10015318 <_malloc_r+0x58>
100152f0:	680b      	ldr	r3, [r1, #0]
100152f2:	1b5b      	subs	r3, r3, r5
100152f4:	d40d      	bmi.n	10015312 <_malloc_r+0x52>
100152f6:	2b0b      	cmp	r3, #11
100152f8:	d902      	bls.n	10015300 <_malloc_r+0x40>
100152fa:	600b      	str	r3, [r1, #0]
100152fc:	18cc      	adds	r4, r1, r3
100152fe:	e01e      	b.n	1001533e <_malloc_r+0x7e>
10015300:	428c      	cmp	r4, r1
10015302:	d102      	bne.n	1001530a <_malloc_r+0x4a>
10015304:	6863      	ldr	r3, [r4, #4]
10015306:	6013      	str	r3, [r2, #0]
10015308:	e01a      	b.n	10015340 <_malloc_r+0x80>
1001530a:	684b      	ldr	r3, [r1, #4]
1001530c:	6063      	str	r3, [r4, #4]
1001530e:	000c      	movs	r4, r1
10015310:	e016      	b.n	10015340 <_malloc_r+0x80>
10015312:	000c      	movs	r4, r1
10015314:	6849      	ldr	r1, [r1, #4]
10015316:	e7e9      	b.n	100152ec <_malloc_r+0x2c>
10015318:	4c13      	ldr	r4, [pc, #76]	; (10015368 <_malloc_r+0xa8>)
1001531a:	6823      	ldr	r3, [r4, #0]
1001531c:	2b00      	cmp	r3, #0
1001531e:	d103      	bne.n	10015328 <_malloc_r+0x68>
10015320:	0030      	movs	r0, r6
10015322:	f000 f8f9 	bl	10015518 <_sbrk_r>
10015326:	6020      	str	r0, [r4, #0]
10015328:	0029      	movs	r1, r5
1001532a:	0030      	movs	r0, r6
1001532c:	f000 f8f4 	bl	10015518 <_sbrk_r>
10015330:	1c43      	adds	r3, r0, #1
10015332:	d0d1      	beq.n	100152d8 <_malloc_r+0x18>
10015334:	2303      	movs	r3, #3
10015336:	1cc4      	adds	r4, r0, #3
10015338:	439c      	bics	r4, r3
1001533a:	42a0      	cmp	r0, r4
1001533c:	d10a      	bne.n	10015354 <_malloc_r+0x94>
1001533e:	6025      	str	r5, [r4, #0]
10015340:	0020      	movs	r0, r4
10015342:	2207      	movs	r2, #7
10015344:	300b      	adds	r0, #11
10015346:	1d23      	adds	r3, r4, #4
10015348:	4390      	bics	r0, r2
1001534a:	1ac3      	subs	r3, r0, r3
1001534c:	d009      	beq.n	10015362 <_malloc_r+0xa2>
1001534e:	425a      	negs	r2, r3
10015350:	50e2      	str	r2, [r4, r3]
10015352:	e006      	b.n	10015362 <_malloc_r+0xa2>
10015354:	1a21      	subs	r1, r4, r0
10015356:	0030      	movs	r0, r6
10015358:	f000 f8de 	bl	10015518 <_sbrk_r>
1001535c:	1c43      	adds	r3, r0, #1
1001535e:	d1ee      	bne.n	1001533e <_malloc_r+0x7e>
10015360:	e7ba      	b.n	100152d8 <_malloc_r+0x18>
10015362:	bd70      	pop	{r4, r5, r6, pc}
10015364:	10019528 	.word	0x10019528
10015368:	10019524 	.word	0x10019524

1001536c <iprintf>:
1001536c:	b40f      	push	{r0, r1, r2, r3}
1001536e:	4b0b      	ldr	r3, [pc, #44]	; (1001539c <iprintf+0x30>)
10015370:	b513      	push	{r0, r1, r4, lr}
10015372:	681c      	ldr	r4, [r3, #0]
10015374:	2c00      	cmp	r4, #0
10015376:	d005      	beq.n	10015384 <iprintf+0x18>
10015378:	69a3      	ldr	r3, [r4, #24]
1001537a:	2b00      	cmp	r3, #0
1001537c:	d102      	bne.n	10015384 <iprintf+0x18>
1001537e:	0020      	movs	r0, r4
10015380:	f000 fb58 	bl	10015a34 <__sinit>
10015384:	ab05      	add	r3, sp, #20
10015386:	9a04      	ldr	r2, [sp, #16]
10015388:	68a1      	ldr	r1, [r4, #8]
1001538a:	0020      	movs	r0, r4
1001538c:	9301      	str	r3, [sp, #4]
1001538e:	f000 fc71 	bl	10015c74 <_vfiprintf_r>
10015392:	bc16      	pop	{r1, r2, r4}
10015394:	bc08      	pop	{r3}
10015396:	b004      	add	sp, #16
10015398:	4718      	bx	r3
1001539a:	46c0      	nop			; (mov r8, r8)
1001539c:	10017a50 	.word	0x10017a50

100153a0 <putchar>:
100153a0:	4b08      	ldr	r3, [pc, #32]	; (100153c4 <putchar+0x24>)
100153a2:	b570      	push	{r4, r5, r6, lr}
100153a4:	681c      	ldr	r4, [r3, #0]
100153a6:	0005      	movs	r5, r0
100153a8:	2c00      	cmp	r4, #0
100153aa:	d005      	beq.n	100153b8 <putchar+0x18>
100153ac:	69a3      	ldr	r3, [r4, #24]
100153ae:	2b00      	cmp	r3, #0
100153b0:	d102      	bne.n	100153b8 <putchar+0x18>
100153b2:	0020      	movs	r0, r4
100153b4:	f000 fb3e 	bl	10015a34 <__sinit>
100153b8:	0029      	movs	r1, r5
100153ba:	68a2      	ldr	r2, [r4, #8]
100153bc:	0020      	movs	r0, r4
100153be:	f000 ff05 	bl	100161cc <_putc_r>
100153c2:	bd70      	pop	{r4, r5, r6, pc}
100153c4:	10017a50 	.word	0x10017a50

100153c8 <_puts_r>:
100153c8:	b570      	push	{r4, r5, r6, lr}
100153ca:	0005      	movs	r5, r0
100153cc:	000e      	movs	r6, r1
100153ce:	2800      	cmp	r0, #0
100153d0:	d004      	beq.n	100153dc <_puts_r+0x14>
100153d2:	6983      	ldr	r3, [r0, #24]
100153d4:	2b00      	cmp	r3, #0
100153d6:	d101      	bne.n	100153dc <_puts_r+0x14>
100153d8:	f000 fb2c 	bl	10015a34 <__sinit>
100153dc:	69ab      	ldr	r3, [r5, #24]
100153de:	68ac      	ldr	r4, [r5, #8]
100153e0:	2b00      	cmp	r3, #0
100153e2:	d102      	bne.n	100153ea <_puts_r+0x22>
100153e4:	0028      	movs	r0, r5
100153e6:	f000 fb25 	bl	10015a34 <__sinit>
100153ea:	4b25      	ldr	r3, [pc, #148]	; (10015480 <_puts_r+0xb8>)
100153ec:	429c      	cmp	r4, r3
100153ee:	d101      	bne.n	100153f4 <_puts_r+0x2c>
100153f0:	686c      	ldr	r4, [r5, #4]
100153f2:	e008      	b.n	10015406 <_puts_r+0x3e>
100153f4:	4b23      	ldr	r3, [pc, #140]	; (10015484 <_puts_r+0xbc>)
100153f6:	429c      	cmp	r4, r3
100153f8:	d101      	bne.n	100153fe <_puts_r+0x36>
100153fa:	68ac      	ldr	r4, [r5, #8]
100153fc:	e003      	b.n	10015406 <_puts_r+0x3e>
100153fe:	4b22      	ldr	r3, [pc, #136]	; (10015488 <_puts_r+0xc0>)
10015400:	429c      	cmp	r4, r3
10015402:	d100      	bne.n	10015406 <_puts_r+0x3e>
10015404:	68ec      	ldr	r4, [r5, #12]
10015406:	89a3      	ldrh	r3, [r4, #12]
10015408:	071b      	lsls	r3, r3, #28
1001540a:	d502      	bpl.n	10015412 <_puts_r+0x4a>
1001540c:	6923      	ldr	r3, [r4, #16]
1001540e:	2b00      	cmp	r3, #0
10015410:	d111      	bne.n	10015436 <_puts_r+0x6e>
10015412:	0021      	movs	r1, r4
10015414:	0028      	movs	r0, r5
10015416:	f000 f9a3 	bl	10015760 <__swsetup_r>
1001541a:	2800      	cmp	r0, #0
1001541c:	d00b      	beq.n	10015436 <_puts_r+0x6e>
1001541e:	2001      	movs	r0, #1
10015420:	4240      	negs	r0, r0
10015422:	e02b      	b.n	1001547c <_puts_r+0xb4>
10015424:	3b01      	subs	r3, #1
10015426:	3601      	adds	r6, #1
10015428:	60a3      	str	r3, [r4, #8]
1001542a:	2b00      	cmp	r3, #0
1001542c:	db08      	blt.n	10015440 <_puts_r+0x78>
1001542e:	6823      	ldr	r3, [r4, #0]
10015430:	1c5a      	adds	r2, r3, #1
10015432:	6022      	str	r2, [r4, #0]
10015434:	7019      	strb	r1, [r3, #0]
10015436:	7831      	ldrb	r1, [r6, #0]
10015438:	68a3      	ldr	r3, [r4, #8]
1001543a:	2900      	cmp	r1, #0
1001543c:	d1f2      	bne.n	10015424 <_puts_r+0x5c>
1001543e:	e00b      	b.n	10015458 <_puts_r+0x90>
10015440:	69a2      	ldr	r2, [r4, #24]
10015442:	4293      	cmp	r3, r2
10015444:	db01      	blt.n	1001544a <_puts_r+0x82>
10015446:	290a      	cmp	r1, #10
10015448:	d1f1      	bne.n	1001542e <_puts_r+0x66>
1001544a:	0022      	movs	r2, r4
1001544c:	0028      	movs	r0, r5
1001544e:	f000 f92f 	bl	100156b0 <__swbuf_r>
10015452:	1c43      	adds	r3, r0, #1
10015454:	d1ef      	bne.n	10015436 <_puts_r+0x6e>
10015456:	e7e2      	b.n	1001541e <_puts_r+0x56>
10015458:	3b01      	subs	r3, #1
1001545a:	60a3      	str	r3, [r4, #8]
1001545c:	2b00      	cmp	r3, #0
1001545e:	da08      	bge.n	10015472 <_puts_r+0xaa>
10015460:	0022      	movs	r2, r4
10015462:	310a      	adds	r1, #10
10015464:	0028      	movs	r0, r5
10015466:	f000 f923 	bl	100156b0 <__swbuf_r>
1001546a:	1c43      	adds	r3, r0, #1
1001546c:	d0d7      	beq.n	1001541e <_puts_r+0x56>
1001546e:	200a      	movs	r0, #10
10015470:	e004      	b.n	1001547c <_puts_r+0xb4>
10015472:	200a      	movs	r0, #10
10015474:	6823      	ldr	r3, [r4, #0]
10015476:	1c5a      	adds	r2, r3, #1
10015478:	6022      	str	r2, [r4, #0]
1001547a:	7018      	strb	r0, [r3, #0]
1001547c:	bd70      	pop	{r4, r5, r6, pc}
1001547e:	46c0      	nop			; (mov r8, r8)
10015480:	100178f4 	.word	0x100178f4
10015484:	10017914 	.word	0x10017914
10015488:	10017934 	.word	0x10017934

1001548c <puts>:
1001548c:	b510      	push	{r4, lr}
1001548e:	4b03      	ldr	r3, [pc, #12]	; (1001549c <puts+0x10>)
10015490:	0001      	movs	r1, r0
10015492:	6818      	ldr	r0, [r3, #0]
10015494:	f7ff ff98 	bl	100153c8 <_puts_r>
10015498:	bd10      	pop	{r4, pc}
1001549a:	46c0      	nop			; (mov r8, r8)
1001549c:	10017a50 	.word	0x10017a50

100154a0 <rand>:
100154a0:	4b15      	ldr	r3, [pc, #84]	; (100154f8 <rand+0x58>)
100154a2:	b510      	push	{r4, lr}
100154a4:	681c      	ldr	r4, [r3, #0]
100154a6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
100154a8:	2b00      	cmp	r3, #0
100154aa:	d115      	bne.n	100154d8 <rand+0x38>
100154ac:	2018      	movs	r0, #24
100154ae:	f7ff fe97 	bl	100151e0 <malloc>
100154b2:	4b12      	ldr	r3, [pc, #72]	; (100154fc <rand+0x5c>)
100154b4:	63a0      	str	r0, [r4, #56]	; 0x38
100154b6:	8003      	strh	r3, [r0, #0]
100154b8:	4b11      	ldr	r3, [pc, #68]	; (10015500 <rand+0x60>)
100154ba:	2201      	movs	r2, #1
100154bc:	8043      	strh	r3, [r0, #2]
100154be:	4b11      	ldr	r3, [pc, #68]	; (10015504 <rand+0x64>)
100154c0:	8083      	strh	r3, [r0, #4]
100154c2:	4b11      	ldr	r3, [pc, #68]	; (10015508 <rand+0x68>)
100154c4:	80c3      	strh	r3, [r0, #6]
100154c6:	4b11      	ldr	r3, [pc, #68]	; (1001550c <rand+0x6c>)
100154c8:	8103      	strh	r3, [r0, #8]
100154ca:	2305      	movs	r3, #5
100154cc:	8143      	strh	r3, [r0, #10]
100154ce:	3306      	adds	r3, #6
100154d0:	8183      	strh	r3, [r0, #12]
100154d2:	2300      	movs	r3, #0
100154d4:	6102      	str	r2, [r0, #16]
100154d6:	6143      	str	r3, [r0, #20]
100154d8:	6ba4      	ldr	r4, [r4, #56]	; 0x38
100154da:	4a0d      	ldr	r2, [pc, #52]	; (10015510 <rand+0x70>)
100154dc:	6920      	ldr	r0, [r4, #16]
100154de:	6961      	ldr	r1, [r4, #20]
100154e0:	4b0c      	ldr	r3, [pc, #48]	; (10015514 <rand+0x74>)
100154e2:	f7fe f80b 	bl	100134fc <__aeabi_lmul>
100154e6:	2201      	movs	r2, #1
100154e8:	2300      	movs	r3, #0
100154ea:	1880      	adds	r0, r0, r2
100154ec:	4159      	adcs	r1, r3
100154ee:	6120      	str	r0, [r4, #16]
100154f0:	6161      	str	r1, [r4, #20]
100154f2:	0048      	lsls	r0, r1, #1
100154f4:	0840      	lsrs	r0, r0, #1
100154f6:	bd10      	pop	{r4, pc}
100154f8:	10017a50 	.word	0x10017a50
100154fc:	0000330e 	.word	0x0000330e
10015500:	ffffabcd 	.word	0xffffabcd
10015504:	00001234 	.word	0x00001234
10015508:	ffffe66d 	.word	0xffffe66d
1001550c:	ffffdeec 	.word	0xffffdeec
10015510:	4c957f2d 	.word	0x4c957f2d
10015514:	5851f42d 	.word	0x5851f42d

10015518 <_sbrk_r>:
10015518:	2300      	movs	r3, #0
1001551a:	b570      	push	{r4, r5, r6, lr}
1001551c:	4c06      	ldr	r4, [pc, #24]	; (10015538 <_sbrk_r+0x20>)
1001551e:	0005      	movs	r5, r0
10015520:	0008      	movs	r0, r1
10015522:	6023      	str	r3, [r4, #0]
10015524:	f7f3 faee 	bl	10008b04 <_sbrk>
10015528:	1c43      	adds	r3, r0, #1
1001552a:	d103      	bne.n	10015534 <_sbrk_r+0x1c>
1001552c:	6823      	ldr	r3, [r4, #0]
1001552e:	2b00      	cmp	r3, #0
10015530:	d000      	beq.n	10015534 <_sbrk_r+0x1c>
10015532:	602b      	str	r3, [r5, #0]
10015534:	bd70      	pop	{r4, r5, r6, pc}
10015536:	46c0      	nop			; (mov r8, r8)
10015538:	1001a944 	.word	0x1001a944

1001553c <setbuf>:
1001553c:	424a      	negs	r2, r1
1001553e:	414a      	adcs	r2, r1
10015540:	2380      	movs	r3, #128	; 0x80
10015542:	b510      	push	{r4, lr}
10015544:	0052      	lsls	r2, r2, #1
10015546:	00db      	lsls	r3, r3, #3
10015548:	f000 f802 	bl	10015550 <setvbuf>
1001554c:	bd10      	pop	{r4, pc}
	...

10015550 <setvbuf>:
10015550:	b5f0      	push	{r4, r5, r6, r7, lr}
10015552:	001d      	movs	r5, r3
10015554:	4b51      	ldr	r3, [pc, #324]	; (1001569c <setvbuf+0x14c>)
10015556:	b085      	sub	sp, #20
10015558:	681e      	ldr	r6, [r3, #0]
1001555a:	0004      	movs	r4, r0
1001555c:	000f      	movs	r7, r1
1001555e:	9200      	str	r2, [sp, #0]
10015560:	2e00      	cmp	r6, #0
10015562:	d005      	beq.n	10015570 <setvbuf+0x20>
10015564:	69b3      	ldr	r3, [r6, #24]
10015566:	2b00      	cmp	r3, #0
10015568:	d102      	bne.n	10015570 <setvbuf+0x20>
1001556a:	0030      	movs	r0, r6
1001556c:	f000 fa62 	bl	10015a34 <__sinit>
10015570:	4b4b      	ldr	r3, [pc, #300]	; (100156a0 <setvbuf+0x150>)
10015572:	429c      	cmp	r4, r3
10015574:	d101      	bne.n	1001557a <setvbuf+0x2a>
10015576:	6874      	ldr	r4, [r6, #4]
10015578:	e008      	b.n	1001558c <setvbuf+0x3c>
1001557a:	4b4a      	ldr	r3, [pc, #296]	; (100156a4 <setvbuf+0x154>)
1001557c:	429c      	cmp	r4, r3
1001557e:	d101      	bne.n	10015584 <setvbuf+0x34>
10015580:	68b4      	ldr	r4, [r6, #8]
10015582:	e003      	b.n	1001558c <setvbuf+0x3c>
10015584:	4b48      	ldr	r3, [pc, #288]	; (100156a8 <setvbuf+0x158>)
10015586:	429c      	cmp	r4, r3
10015588:	d100      	bne.n	1001558c <setvbuf+0x3c>
1001558a:	68f4      	ldr	r4, [r6, #12]
1001558c:	9b00      	ldr	r3, [sp, #0]
1001558e:	2b02      	cmp	r3, #2
10015590:	d005      	beq.n	1001559e <setvbuf+0x4e>
10015592:	2b01      	cmp	r3, #1
10015594:	d900      	bls.n	10015598 <setvbuf+0x48>
10015596:	e07c      	b.n	10015692 <setvbuf+0x142>
10015598:	2d00      	cmp	r5, #0
1001559a:	da00      	bge.n	1001559e <setvbuf+0x4e>
1001559c:	e079      	b.n	10015692 <setvbuf+0x142>
1001559e:	0021      	movs	r1, r4
100155a0:	0030      	movs	r0, r6
100155a2:	f000 f9d9 	bl	10015958 <_fflush_r>
100155a6:	6b61      	ldr	r1, [r4, #52]	; 0x34
100155a8:	2900      	cmp	r1, #0
100155aa:	d008      	beq.n	100155be <setvbuf+0x6e>
100155ac:	0023      	movs	r3, r4
100155ae:	3344      	adds	r3, #68	; 0x44
100155b0:	4299      	cmp	r1, r3
100155b2:	d002      	beq.n	100155ba <setvbuf+0x6a>
100155b4:	0030      	movs	r0, r6
100155b6:	f7ff fe3d 	bl	10015234 <_free_r>
100155ba:	2300      	movs	r3, #0
100155bc:	6363      	str	r3, [r4, #52]	; 0x34
100155be:	2300      	movs	r3, #0
100155c0:	61a3      	str	r3, [r4, #24]
100155c2:	6063      	str	r3, [r4, #4]
100155c4:	89a3      	ldrh	r3, [r4, #12]
100155c6:	061b      	lsls	r3, r3, #24
100155c8:	d503      	bpl.n	100155d2 <setvbuf+0x82>
100155ca:	6921      	ldr	r1, [r4, #16]
100155cc:	0030      	movs	r0, r6
100155ce:	f7ff fe31 	bl	10015234 <_free_r>
100155d2:	89a2      	ldrh	r2, [r4, #12]
100155d4:	4b35      	ldr	r3, [pc, #212]	; (100156ac <setvbuf+0x15c>)
100155d6:	4013      	ands	r3, r2
100155d8:	81a3      	strh	r3, [r4, #12]
100155da:	9b00      	ldr	r3, [sp, #0]
100155dc:	2b02      	cmp	r3, #2
100155de:	d021      	beq.n	10015624 <setvbuf+0xd4>
100155e0:	ab03      	add	r3, sp, #12
100155e2:	aa02      	add	r2, sp, #8
100155e4:	0021      	movs	r1, r4
100155e6:	0030      	movs	r0, r6
100155e8:	f000 fab8 	bl	10015b5c <__swhatbuf_r>
100155ec:	89a3      	ldrh	r3, [r4, #12]
100155ee:	4318      	orrs	r0, r3
100155f0:	81a0      	strh	r0, [r4, #12]
100155f2:	2d00      	cmp	r5, #0
100155f4:	d101      	bne.n	100155fa <setvbuf+0xaa>
100155f6:	9d02      	ldr	r5, [sp, #8]
100155f8:	e001      	b.n	100155fe <setvbuf+0xae>
100155fa:	2f00      	cmp	r7, #0
100155fc:	d125      	bne.n	1001564a <setvbuf+0xfa>
100155fe:	0028      	movs	r0, r5
10015600:	f7ff fdee 	bl	100151e0 <malloc>
10015604:	9501      	str	r5, [sp, #4]
10015606:	1e07      	subs	r7, r0, #0
10015608:	d11a      	bne.n	10015640 <setvbuf+0xf0>
1001560a:	9b02      	ldr	r3, [sp, #8]
1001560c:	9301      	str	r3, [sp, #4]
1001560e:	42ab      	cmp	r3, r5
10015610:	d102      	bne.n	10015618 <setvbuf+0xc8>
10015612:	2001      	movs	r0, #1
10015614:	4240      	negs	r0, r0
10015616:	e006      	b.n	10015626 <setvbuf+0xd6>
10015618:	9801      	ldr	r0, [sp, #4]
1001561a:	f7ff fde1 	bl	100151e0 <malloc>
1001561e:	1e07      	subs	r7, r0, #0
10015620:	d10e      	bne.n	10015640 <setvbuf+0xf0>
10015622:	e7f6      	b.n	10015612 <setvbuf+0xc2>
10015624:	2000      	movs	r0, #0
10015626:	2202      	movs	r2, #2
10015628:	89a3      	ldrh	r3, [r4, #12]
1001562a:	4313      	orrs	r3, r2
1001562c:	81a3      	strh	r3, [r4, #12]
1001562e:	2300      	movs	r3, #0
10015630:	60a3      	str	r3, [r4, #8]
10015632:	0023      	movs	r3, r4
10015634:	3347      	adds	r3, #71	; 0x47
10015636:	6023      	str	r3, [r4, #0]
10015638:	6123      	str	r3, [r4, #16]
1001563a:	2301      	movs	r3, #1
1001563c:	6163      	str	r3, [r4, #20]
1001563e:	e02a      	b.n	10015696 <setvbuf+0x146>
10015640:	2280      	movs	r2, #128	; 0x80
10015642:	89a3      	ldrh	r3, [r4, #12]
10015644:	9d01      	ldr	r5, [sp, #4]
10015646:	4313      	orrs	r3, r2
10015648:	81a3      	strh	r3, [r4, #12]
1001564a:	69b3      	ldr	r3, [r6, #24]
1001564c:	2b00      	cmp	r3, #0
1001564e:	d102      	bne.n	10015656 <setvbuf+0x106>
10015650:	0030      	movs	r0, r6
10015652:	f000 f9ef 	bl	10015a34 <__sinit>
10015656:	9b00      	ldr	r3, [sp, #0]
10015658:	2b01      	cmp	r3, #1
1001565a:	d103      	bne.n	10015664 <setvbuf+0x114>
1001565c:	89a3      	ldrh	r3, [r4, #12]
1001565e:	9a00      	ldr	r2, [sp, #0]
10015660:	431a      	orrs	r2, r3
10015662:	81a2      	strh	r2, [r4, #12]
10015664:	2308      	movs	r3, #8
10015666:	89a2      	ldrh	r2, [r4, #12]
10015668:	6027      	str	r7, [r4, #0]
1001566a:	4013      	ands	r3, r2
1001566c:	6127      	str	r7, [r4, #16]
1001566e:	6165      	str	r5, [r4, #20]
10015670:	1e18      	subs	r0, r3, #0
10015672:	d00c      	beq.n	1001568e <setvbuf+0x13e>
10015674:	2301      	movs	r3, #1
10015676:	401a      	ands	r2, r3
10015678:	2300      	movs	r3, #0
1001567a:	1e10      	subs	r0, r2, #0
1001567c:	4298      	cmp	r0, r3
1001567e:	d004      	beq.n	1001568a <setvbuf+0x13a>
10015680:	426d      	negs	r5, r5
10015682:	60a3      	str	r3, [r4, #8]
10015684:	61a5      	str	r5, [r4, #24]
10015686:	0018      	movs	r0, r3
10015688:	e005      	b.n	10015696 <setvbuf+0x146>
1001568a:	60a5      	str	r5, [r4, #8]
1001568c:	e003      	b.n	10015696 <setvbuf+0x146>
1001568e:	60a3      	str	r3, [r4, #8]
10015690:	e001      	b.n	10015696 <setvbuf+0x146>
10015692:	2001      	movs	r0, #1
10015694:	4240      	negs	r0, r0
10015696:	b005      	add	sp, #20
10015698:	bdf0      	pop	{r4, r5, r6, r7, pc}
1001569a:	46c0      	nop			; (mov r8, r8)
1001569c:	10017a50 	.word	0x10017a50
100156a0:	100178f4 	.word	0x100178f4
100156a4:	10017914 	.word	0x10017914
100156a8:	10017934 	.word	0x10017934
100156ac:	fffff35c 	.word	0xfffff35c

100156b0 <__swbuf_r>:
100156b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100156b2:	0005      	movs	r5, r0
100156b4:	000f      	movs	r7, r1
100156b6:	0014      	movs	r4, r2
100156b8:	2800      	cmp	r0, #0
100156ba:	d004      	beq.n	100156c6 <__swbuf_r+0x16>
100156bc:	6983      	ldr	r3, [r0, #24]
100156be:	2b00      	cmp	r3, #0
100156c0:	d101      	bne.n	100156c6 <__swbuf_r+0x16>
100156c2:	f000 f9b7 	bl	10015a34 <__sinit>
100156c6:	4b23      	ldr	r3, [pc, #140]	; (10015754 <__swbuf_r+0xa4>)
100156c8:	429c      	cmp	r4, r3
100156ca:	d101      	bne.n	100156d0 <__swbuf_r+0x20>
100156cc:	686c      	ldr	r4, [r5, #4]
100156ce:	e008      	b.n	100156e2 <__swbuf_r+0x32>
100156d0:	4b21      	ldr	r3, [pc, #132]	; (10015758 <__swbuf_r+0xa8>)
100156d2:	429c      	cmp	r4, r3
100156d4:	d101      	bne.n	100156da <__swbuf_r+0x2a>
100156d6:	68ac      	ldr	r4, [r5, #8]
100156d8:	e003      	b.n	100156e2 <__swbuf_r+0x32>
100156da:	4b20      	ldr	r3, [pc, #128]	; (1001575c <__swbuf_r+0xac>)
100156dc:	429c      	cmp	r4, r3
100156de:	d100      	bne.n	100156e2 <__swbuf_r+0x32>
100156e0:	68ec      	ldr	r4, [r5, #12]
100156e2:	69a3      	ldr	r3, [r4, #24]
100156e4:	60a3      	str	r3, [r4, #8]
100156e6:	89a3      	ldrh	r3, [r4, #12]
100156e8:	071b      	lsls	r3, r3, #28
100156ea:	d50a      	bpl.n	10015702 <__swbuf_r+0x52>
100156ec:	6923      	ldr	r3, [r4, #16]
100156ee:	2b00      	cmp	r3, #0
100156f0:	d007      	beq.n	10015702 <__swbuf_r+0x52>
100156f2:	6823      	ldr	r3, [r4, #0]
100156f4:	6922      	ldr	r2, [r4, #16]
100156f6:	b2fe      	uxtb	r6, r7
100156f8:	1a98      	subs	r0, r3, r2
100156fa:	6963      	ldr	r3, [r4, #20]
100156fc:	4298      	cmp	r0, r3
100156fe:	db0f      	blt.n	10015720 <__swbuf_r+0x70>
10015700:	e008      	b.n	10015714 <__swbuf_r+0x64>
10015702:	0021      	movs	r1, r4
10015704:	0028      	movs	r0, r5
10015706:	f000 f82b 	bl	10015760 <__swsetup_r>
1001570a:	2800      	cmp	r0, #0
1001570c:	d0f1      	beq.n	100156f2 <__swbuf_r+0x42>
1001570e:	2001      	movs	r0, #1
10015710:	4240      	negs	r0, r0
10015712:	e01d      	b.n	10015750 <__swbuf_r+0xa0>
10015714:	0021      	movs	r1, r4
10015716:	0028      	movs	r0, r5
10015718:	f000 f91e 	bl	10015958 <_fflush_r>
1001571c:	2800      	cmp	r0, #0
1001571e:	d1f6      	bne.n	1001570e <__swbuf_r+0x5e>
10015720:	68a3      	ldr	r3, [r4, #8]
10015722:	3001      	adds	r0, #1
10015724:	3b01      	subs	r3, #1
10015726:	60a3      	str	r3, [r4, #8]
10015728:	6823      	ldr	r3, [r4, #0]
1001572a:	1c5a      	adds	r2, r3, #1
1001572c:	6022      	str	r2, [r4, #0]
1001572e:	701f      	strb	r7, [r3, #0]
10015730:	6963      	ldr	r3, [r4, #20]
10015732:	4298      	cmp	r0, r3
10015734:	d005      	beq.n	10015742 <__swbuf_r+0x92>
10015736:	89a3      	ldrh	r3, [r4, #12]
10015738:	0030      	movs	r0, r6
1001573a:	07db      	lsls	r3, r3, #31
1001573c:	d508      	bpl.n	10015750 <__swbuf_r+0xa0>
1001573e:	2e0a      	cmp	r6, #10
10015740:	d106      	bne.n	10015750 <__swbuf_r+0xa0>
10015742:	0021      	movs	r1, r4
10015744:	0028      	movs	r0, r5
10015746:	f000 f907 	bl	10015958 <_fflush_r>
1001574a:	2800      	cmp	r0, #0
1001574c:	d1df      	bne.n	1001570e <__swbuf_r+0x5e>
1001574e:	0030      	movs	r0, r6
10015750:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10015752:	46c0      	nop			; (mov r8, r8)
10015754:	100178f4 	.word	0x100178f4
10015758:	10017914 	.word	0x10017914
1001575c:	10017934 	.word	0x10017934

10015760 <__swsetup_r>:
10015760:	4b36      	ldr	r3, [pc, #216]	; (1001583c <__swsetup_r+0xdc>)
10015762:	b570      	push	{r4, r5, r6, lr}
10015764:	681d      	ldr	r5, [r3, #0]
10015766:	0006      	movs	r6, r0
10015768:	000c      	movs	r4, r1
1001576a:	2d00      	cmp	r5, #0
1001576c:	d005      	beq.n	1001577a <__swsetup_r+0x1a>
1001576e:	69ab      	ldr	r3, [r5, #24]
10015770:	2b00      	cmp	r3, #0
10015772:	d102      	bne.n	1001577a <__swsetup_r+0x1a>
10015774:	0028      	movs	r0, r5
10015776:	f000 f95d 	bl	10015a34 <__sinit>
1001577a:	4b31      	ldr	r3, [pc, #196]	; (10015840 <__swsetup_r+0xe0>)
1001577c:	429c      	cmp	r4, r3
1001577e:	d101      	bne.n	10015784 <__swsetup_r+0x24>
10015780:	686c      	ldr	r4, [r5, #4]
10015782:	e008      	b.n	10015796 <__swsetup_r+0x36>
10015784:	4b2f      	ldr	r3, [pc, #188]	; (10015844 <__swsetup_r+0xe4>)
10015786:	429c      	cmp	r4, r3
10015788:	d101      	bne.n	1001578e <__swsetup_r+0x2e>
1001578a:	68ac      	ldr	r4, [r5, #8]
1001578c:	e003      	b.n	10015796 <__swsetup_r+0x36>
1001578e:	4b2e      	ldr	r3, [pc, #184]	; (10015848 <__swsetup_r+0xe8>)
10015790:	429c      	cmp	r4, r3
10015792:	d100      	bne.n	10015796 <__swsetup_r+0x36>
10015794:	68ec      	ldr	r4, [r5, #12]
10015796:	220c      	movs	r2, #12
10015798:	5ea3      	ldrsh	r3, [r4, r2]
1001579a:	b29a      	uxth	r2, r3
1001579c:	0711      	lsls	r1, r2, #28
1001579e:	d423      	bmi.n	100157e8 <__swsetup_r+0x88>
100157a0:	06d1      	lsls	r1, r2, #27
100157a2:	d407      	bmi.n	100157b4 <__swsetup_r+0x54>
100157a4:	2209      	movs	r2, #9
100157a6:	2001      	movs	r0, #1
100157a8:	6032      	str	r2, [r6, #0]
100157aa:	3237      	adds	r2, #55	; 0x37
100157ac:	4313      	orrs	r3, r2
100157ae:	81a3      	strh	r3, [r4, #12]
100157b0:	4240      	negs	r0, r0
100157b2:	e042      	b.n	1001583a <__swsetup_r+0xda>
100157b4:	0753      	lsls	r3, r2, #29
100157b6:	d513      	bpl.n	100157e0 <__swsetup_r+0x80>
100157b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
100157ba:	2900      	cmp	r1, #0
100157bc:	d008      	beq.n	100157d0 <__swsetup_r+0x70>
100157be:	0023      	movs	r3, r4
100157c0:	3344      	adds	r3, #68	; 0x44
100157c2:	4299      	cmp	r1, r3
100157c4:	d002      	beq.n	100157cc <__swsetup_r+0x6c>
100157c6:	0030      	movs	r0, r6
100157c8:	f7ff fd34 	bl	10015234 <_free_r>
100157cc:	2300      	movs	r3, #0
100157ce:	6363      	str	r3, [r4, #52]	; 0x34
100157d0:	2224      	movs	r2, #36	; 0x24
100157d2:	89a3      	ldrh	r3, [r4, #12]
100157d4:	4393      	bics	r3, r2
100157d6:	81a3      	strh	r3, [r4, #12]
100157d8:	2300      	movs	r3, #0
100157da:	6063      	str	r3, [r4, #4]
100157dc:	6923      	ldr	r3, [r4, #16]
100157de:	6023      	str	r3, [r4, #0]
100157e0:	2208      	movs	r2, #8
100157e2:	89a3      	ldrh	r3, [r4, #12]
100157e4:	4313      	orrs	r3, r2
100157e6:	81a3      	strh	r3, [r4, #12]
100157e8:	6923      	ldr	r3, [r4, #16]
100157ea:	2b00      	cmp	r3, #0
100157ec:	d10b      	bne.n	10015806 <__swsetup_r+0xa6>
100157ee:	23a0      	movs	r3, #160	; 0xa0
100157f0:	89a2      	ldrh	r2, [r4, #12]
100157f2:	009b      	lsls	r3, r3, #2
100157f4:	4013      	ands	r3, r2
100157f6:	2280      	movs	r2, #128	; 0x80
100157f8:	0092      	lsls	r2, r2, #2
100157fa:	4293      	cmp	r3, r2
100157fc:	d003      	beq.n	10015806 <__swsetup_r+0xa6>
100157fe:	0021      	movs	r1, r4
10015800:	0030      	movs	r0, r6
10015802:	f000 f9d1 	bl	10015ba8 <__smakebuf_r>
10015806:	2301      	movs	r3, #1
10015808:	89a2      	ldrh	r2, [r4, #12]
1001580a:	4013      	ands	r3, r2
1001580c:	d005      	beq.n	1001581a <__swsetup_r+0xba>
1001580e:	2300      	movs	r3, #0
10015810:	60a3      	str	r3, [r4, #8]
10015812:	6963      	ldr	r3, [r4, #20]
10015814:	425b      	negs	r3, r3
10015816:	61a3      	str	r3, [r4, #24]
10015818:	e003      	b.n	10015822 <__swsetup_r+0xc2>
1001581a:	0792      	lsls	r2, r2, #30
1001581c:	d400      	bmi.n	10015820 <__swsetup_r+0xc0>
1001581e:	6963      	ldr	r3, [r4, #20]
10015820:	60a3      	str	r3, [r4, #8]
10015822:	2000      	movs	r0, #0
10015824:	6923      	ldr	r3, [r4, #16]
10015826:	4283      	cmp	r3, r0
10015828:	d107      	bne.n	1001583a <__swsetup_r+0xda>
1001582a:	220c      	movs	r2, #12
1001582c:	5ea3      	ldrsh	r3, [r4, r2]
1001582e:	061a      	lsls	r2, r3, #24
10015830:	d503      	bpl.n	1001583a <__swsetup_r+0xda>
10015832:	2240      	movs	r2, #64	; 0x40
10015834:	4313      	orrs	r3, r2
10015836:	81a3      	strh	r3, [r4, #12]
10015838:	3801      	subs	r0, #1
1001583a:	bd70      	pop	{r4, r5, r6, pc}
1001583c:	10017a50 	.word	0x10017a50
10015840:	100178f4 	.word	0x100178f4
10015844:	10017914 	.word	0x10017914
10015848:	10017934 	.word	0x10017934

1001584c <__sflush_r>:
1001584c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1001584e:	898a      	ldrh	r2, [r1, #12]
10015850:	0005      	movs	r5, r0
10015852:	000c      	movs	r4, r1
10015854:	0713      	lsls	r3, r2, #28
10015856:	d45a      	bmi.n	1001590e <__sflush_r+0xc2>
10015858:	684b      	ldr	r3, [r1, #4]
1001585a:	2b00      	cmp	r3, #0
1001585c:	dc02      	bgt.n	10015864 <__sflush_r+0x18>
1001585e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
10015860:	2b00      	cmp	r3, #0
10015862:	dd19      	ble.n	10015898 <__sflush_r+0x4c>
10015864:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
10015866:	2f00      	cmp	r7, #0
10015868:	d016      	beq.n	10015898 <__sflush_r+0x4c>
1001586a:	2300      	movs	r3, #0
1001586c:	682e      	ldr	r6, [r5, #0]
1001586e:	602b      	str	r3, [r5, #0]
10015870:	2380      	movs	r3, #128	; 0x80
10015872:	015b      	lsls	r3, r3, #5
10015874:	401a      	ands	r2, r3
10015876:	d001      	beq.n	1001587c <__sflush_r+0x30>
10015878:	6d60      	ldr	r0, [r4, #84]	; 0x54
1001587a:	e014      	b.n	100158a6 <__sflush_r+0x5a>
1001587c:	2301      	movs	r3, #1
1001587e:	6a21      	ldr	r1, [r4, #32]
10015880:	0028      	movs	r0, r5
10015882:	47b8      	blx	r7
10015884:	1c43      	adds	r3, r0, #1
10015886:	d10e      	bne.n	100158a6 <__sflush_r+0x5a>
10015888:	682b      	ldr	r3, [r5, #0]
1001588a:	2b00      	cmp	r3, #0
1001588c:	d00b      	beq.n	100158a6 <__sflush_r+0x5a>
1001588e:	2b1d      	cmp	r3, #29
10015890:	d001      	beq.n	10015896 <__sflush_r+0x4a>
10015892:	2b16      	cmp	r3, #22
10015894:	d102      	bne.n	1001589c <__sflush_r+0x50>
10015896:	602e      	str	r6, [r5, #0]
10015898:	2000      	movs	r0, #0
1001589a:	e05a      	b.n	10015952 <__sflush_r+0x106>
1001589c:	2240      	movs	r2, #64	; 0x40
1001589e:	89a3      	ldrh	r3, [r4, #12]
100158a0:	4313      	orrs	r3, r2
100158a2:	81a3      	strh	r3, [r4, #12]
100158a4:	e055      	b.n	10015952 <__sflush_r+0x106>
100158a6:	89a3      	ldrh	r3, [r4, #12]
100158a8:	075b      	lsls	r3, r3, #29
100158aa:	d506      	bpl.n	100158ba <__sflush_r+0x6e>
100158ac:	6863      	ldr	r3, [r4, #4]
100158ae:	1ac0      	subs	r0, r0, r3
100158b0:	6b63      	ldr	r3, [r4, #52]	; 0x34
100158b2:	2b00      	cmp	r3, #0
100158b4:	d001      	beq.n	100158ba <__sflush_r+0x6e>
100158b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
100158b8:	1ac0      	subs	r0, r0, r3
100158ba:	2300      	movs	r3, #0
100158bc:	0002      	movs	r2, r0
100158be:	6a21      	ldr	r1, [r4, #32]
100158c0:	0028      	movs	r0, r5
100158c2:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
100158c4:	47b8      	blx	r7
100158c6:	89a3      	ldrh	r3, [r4, #12]
100158c8:	1c42      	adds	r2, r0, #1
100158ca:	d106      	bne.n	100158da <__sflush_r+0x8e>
100158cc:	6829      	ldr	r1, [r5, #0]
100158ce:	291d      	cmp	r1, #29
100158d0:	d83a      	bhi.n	10015948 <__sflush_r+0xfc>
100158d2:	4a20      	ldr	r2, [pc, #128]	; (10015954 <__sflush_r+0x108>)
100158d4:	40ca      	lsrs	r2, r1
100158d6:	07d2      	lsls	r2, r2, #31
100158d8:	d536      	bpl.n	10015948 <__sflush_r+0xfc>
100158da:	2200      	movs	r2, #0
100158dc:	6062      	str	r2, [r4, #4]
100158de:	6922      	ldr	r2, [r4, #16]
100158e0:	6022      	str	r2, [r4, #0]
100158e2:	04db      	lsls	r3, r3, #19
100158e4:	d505      	bpl.n	100158f2 <__sflush_r+0xa6>
100158e6:	1c43      	adds	r3, r0, #1
100158e8:	d102      	bne.n	100158f0 <__sflush_r+0xa4>
100158ea:	682b      	ldr	r3, [r5, #0]
100158ec:	2b00      	cmp	r3, #0
100158ee:	d100      	bne.n	100158f2 <__sflush_r+0xa6>
100158f0:	6560      	str	r0, [r4, #84]	; 0x54
100158f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
100158f4:	602e      	str	r6, [r5, #0]
100158f6:	2900      	cmp	r1, #0
100158f8:	d0ce      	beq.n	10015898 <__sflush_r+0x4c>
100158fa:	0023      	movs	r3, r4
100158fc:	3344      	adds	r3, #68	; 0x44
100158fe:	4299      	cmp	r1, r3
10015900:	d002      	beq.n	10015908 <__sflush_r+0xbc>
10015902:	0028      	movs	r0, r5
10015904:	f7ff fc96 	bl	10015234 <_free_r>
10015908:	2000      	movs	r0, #0
1001590a:	6360      	str	r0, [r4, #52]	; 0x34
1001590c:	e021      	b.n	10015952 <__sflush_r+0x106>
1001590e:	690f      	ldr	r7, [r1, #16]
10015910:	2f00      	cmp	r7, #0
10015912:	d0c1      	beq.n	10015898 <__sflush_r+0x4c>
10015914:	680b      	ldr	r3, [r1, #0]
10015916:	600f      	str	r7, [r1, #0]
10015918:	1bdb      	subs	r3, r3, r7
1001591a:	9301      	str	r3, [sp, #4]
1001591c:	2300      	movs	r3, #0
1001591e:	0792      	lsls	r2, r2, #30
10015920:	d100      	bne.n	10015924 <__sflush_r+0xd8>
10015922:	694b      	ldr	r3, [r1, #20]
10015924:	60a3      	str	r3, [r4, #8]
10015926:	e003      	b.n	10015930 <__sflush_r+0xe4>
10015928:	9b01      	ldr	r3, [sp, #4]
1001592a:	183f      	adds	r7, r7, r0
1001592c:	1a1b      	subs	r3, r3, r0
1001592e:	9301      	str	r3, [sp, #4]
10015930:	9b01      	ldr	r3, [sp, #4]
10015932:	2b00      	cmp	r3, #0
10015934:	ddb0      	ble.n	10015898 <__sflush_r+0x4c>
10015936:	9b01      	ldr	r3, [sp, #4]
10015938:	003a      	movs	r2, r7
1001593a:	6a21      	ldr	r1, [r4, #32]
1001593c:	0028      	movs	r0, r5
1001593e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
10015940:	47b0      	blx	r6
10015942:	2800      	cmp	r0, #0
10015944:	dcf0      	bgt.n	10015928 <__sflush_r+0xdc>
10015946:	89a3      	ldrh	r3, [r4, #12]
10015948:	2240      	movs	r2, #64	; 0x40
1001594a:	2001      	movs	r0, #1
1001594c:	4313      	orrs	r3, r2
1001594e:	81a3      	strh	r3, [r4, #12]
10015950:	4240      	negs	r0, r0
10015952:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
10015954:	20400001 	.word	0x20400001

10015958 <_fflush_r>:
10015958:	690b      	ldr	r3, [r1, #16]
1001595a:	b570      	push	{r4, r5, r6, lr}
1001595c:	0005      	movs	r5, r0
1001595e:	000c      	movs	r4, r1
10015960:	2b00      	cmp	r3, #0
10015962:	d101      	bne.n	10015968 <_fflush_r+0x10>
10015964:	2000      	movs	r0, #0
10015966:	e01c      	b.n	100159a2 <_fflush_r+0x4a>
10015968:	2800      	cmp	r0, #0
1001596a:	d004      	beq.n	10015976 <_fflush_r+0x1e>
1001596c:	6983      	ldr	r3, [r0, #24]
1001596e:	2b00      	cmp	r3, #0
10015970:	d101      	bne.n	10015976 <_fflush_r+0x1e>
10015972:	f000 f85f 	bl	10015a34 <__sinit>
10015976:	4b0b      	ldr	r3, [pc, #44]	; (100159a4 <_fflush_r+0x4c>)
10015978:	429c      	cmp	r4, r3
1001597a:	d101      	bne.n	10015980 <_fflush_r+0x28>
1001597c:	686c      	ldr	r4, [r5, #4]
1001597e:	e008      	b.n	10015992 <_fflush_r+0x3a>
10015980:	4b09      	ldr	r3, [pc, #36]	; (100159a8 <_fflush_r+0x50>)
10015982:	429c      	cmp	r4, r3
10015984:	d101      	bne.n	1001598a <_fflush_r+0x32>
10015986:	68ac      	ldr	r4, [r5, #8]
10015988:	e003      	b.n	10015992 <_fflush_r+0x3a>
1001598a:	4b08      	ldr	r3, [pc, #32]	; (100159ac <_fflush_r+0x54>)
1001598c:	429c      	cmp	r4, r3
1001598e:	d100      	bne.n	10015992 <_fflush_r+0x3a>
10015990:	68ec      	ldr	r4, [r5, #12]
10015992:	220c      	movs	r2, #12
10015994:	5ea3      	ldrsh	r3, [r4, r2]
10015996:	2b00      	cmp	r3, #0
10015998:	d0e4      	beq.n	10015964 <_fflush_r+0xc>
1001599a:	0021      	movs	r1, r4
1001599c:	0028      	movs	r0, r5
1001599e:	f7ff ff55 	bl	1001584c <__sflush_r>
100159a2:	bd70      	pop	{r4, r5, r6, pc}
100159a4:	100178f4 	.word	0x100178f4
100159a8:	10017914 	.word	0x10017914
100159ac:	10017934 	.word	0x10017934

100159b0 <_cleanup_r>:
100159b0:	b510      	push	{r4, lr}
100159b2:	4902      	ldr	r1, [pc, #8]	; (100159bc <_cleanup_r+0xc>)
100159b4:	f000 f8b0 	bl	10015b18 <_fwalk_reent>
100159b8:	bd10      	pop	{r4, pc}
100159ba:	46c0      	nop			; (mov r8, r8)
100159bc:	10015959 	.word	0x10015959

100159c0 <std.isra.0>:
100159c0:	2300      	movs	r3, #0
100159c2:	b510      	push	{r4, lr}
100159c4:	0004      	movs	r4, r0
100159c6:	6003      	str	r3, [r0, #0]
100159c8:	6043      	str	r3, [r0, #4]
100159ca:	6083      	str	r3, [r0, #8]
100159cc:	8181      	strh	r1, [r0, #12]
100159ce:	6643      	str	r3, [r0, #100]	; 0x64
100159d0:	81c2      	strh	r2, [r0, #14]
100159d2:	6103      	str	r3, [r0, #16]
100159d4:	6143      	str	r3, [r0, #20]
100159d6:	6183      	str	r3, [r0, #24]
100159d8:	0019      	movs	r1, r3
100159da:	2208      	movs	r2, #8
100159dc:	305c      	adds	r0, #92	; 0x5c
100159de:	f7ff fc21 	bl	10015224 <memset>
100159e2:	4b05      	ldr	r3, [pc, #20]	; (100159f8 <std.isra.0+0x38>)
100159e4:	6224      	str	r4, [r4, #32]
100159e6:	6263      	str	r3, [r4, #36]	; 0x24
100159e8:	4b04      	ldr	r3, [pc, #16]	; (100159fc <std.isra.0+0x3c>)
100159ea:	62a3      	str	r3, [r4, #40]	; 0x28
100159ec:	4b04      	ldr	r3, [pc, #16]	; (10015a00 <std.isra.0+0x40>)
100159ee:	62e3      	str	r3, [r4, #44]	; 0x2c
100159f0:	4b04      	ldr	r3, [pc, #16]	; (10015a04 <std.isra.0+0x44>)
100159f2:	6323      	str	r3, [r4, #48]	; 0x30
100159f4:	bd10      	pop	{r4, pc}
100159f6:	46c0      	nop			; (mov r8, r8)
100159f8:	10016239 	.word	0x10016239
100159fc:	10016261 	.word	0x10016261
10015a00:	10016299 	.word	0x10016299
10015a04:	100162c5 	.word	0x100162c5

10015a08 <__sfmoreglue>:
10015a08:	b570      	push	{r4, r5, r6, lr}
10015a0a:	2568      	movs	r5, #104	; 0x68
10015a0c:	1e4b      	subs	r3, r1, #1
10015a0e:	435d      	muls	r5, r3
10015a10:	000e      	movs	r6, r1
10015a12:	0029      	movs	r1, r5
10015a14:	3174      	adds	r1, #116	; 0x74
10015a16:	f7ff fc53 	bl	100152c0 <_malloc_r>
10015a1a:	1e04      	subs	r4, r0, #0
10015a1c:	d008      	beq.n	10015a30 <__sfmoreglue+0x28>
10015a1e:	2100      	movs	r1, #0
10015a20:	002a      	movs	r2, r5
10015a22:	6001      	str	r1, [r0, #0]
10015a24:	6046      	str	r6, [r0, #4]
10015a26:	300c      	adds	r0, #12
10015a28:	60a0      	str	r0, [r4, #8]
10015a2a:	3268      	adds	r2, #104	; 0x68
10015a2c:	f7ff fbfa 	bl	10015224 <memset>
10015a30:	0020      	movs	r0, r4
10015a32:	bd70      	pop	{r4, r5, r6, pc}

10015a34 <__sinit>:
10015a34:	6983      	ldr	r3, [r0, #24]
10015a36:	b513      	push	{r0, r1, r4, lr}
10015a38:	0004      	movs	r4, r0
10015a3a:	2b00      	cmp	r3, #0
10015a3c:	d128      	bne.n	10015a90 <__sinit+0x5c>
10015a3e:	6483      	str	r3, [r0, #72]	; 0x48
10015a40:	64c3      	str	r3, [r0, #76]	; 0x4c
10015a42:	6503      	str	r3, [r0, #80]	; 0x50
10015a44:	4b13      	ldr	r3, [pc, #76]	; (10015a94 <__sinit+0x60>)
10015a46:	4a14      	ldr	r2, [pc, #80]	; (10015a98 <__sinit+0x64>)
10015a48:	681b      	ldr	r3, [r3, #0]
10015a4a:	6282      	str	r2, [r0, #40]	; 0x28
10015a4c:	9301      	str	r3, [sp, #4]
10015a4e:	4298      	cmp	r0, r3
10015a50:	d101      	bne.n	10015a56 <__sinit+0x22>
10015a52:	2301      	movs	r3, #1
10015a54:	6183      	str	r3, [r0, #24]
10015a56:	0020      	movs	r0, r4
10015a58:	f000 f820 	bl	10015a9c <__sfp>
10015a5c:	6060      	str	r0, [r4, #4]
10015a5e:	0020      	movs	r0, r4
10015a60:	f000 f81c 	bl	10015a9c <__sfp>
10015a64:	60a0      	str	r0, [r4, #8]
10015a66:	0020      	movs	r0, r4
10015a68:	f000 f818 	bl	10015a9c <__sfp>
10015a6c:	2200      	movs	r2, #0
10015a6e:	60e0      	str	r0, [r4, #12]
10015a70:	2104      	movs	r1, #4
10015a72:	6860      	ldr	r0, [r4, #4]
10015a74:	f7ff ffa4 	bl	100159c0 <std.isra.0>
10015a78:	2201      	movs	r2, #1
10015a7a:	2109      	movs	r1, #9
10015a7c:	68a0      	ldr	r0, [r4, #8]
10015a7e:	f7ff ff9f 	bl	100159c0 <std.isra.0>
10015a82:	2202      	movs	r2, #2
10015a84:	2112      	movs	r1, #18
10015a86:	68e0      	ldr	r0, [r4, #12]
10015a88:	f7ff ff9a 	bl	100159c0 <std.isra.0>
10015a8c:	2301      	movs	r3, #1
10015a8e:	61a3      	str	r3, [r4, #24]
10015a90:	bd13      	pop	{r0, r1, r4, pc}
10015a92:	46c0      	nop			; (mov r8, r8)
10015a94:	100178f0 	.word	0x100178f0
10015a98:	100159b1 	.word	0x100159b1

10015a9c <__sfp>:
10015a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10015a9e:	4b1d      	ldr	r3, [pc, #116]	; (10015b14 <__sfp+0x78>)
10015aa0:	0006      	movs	r6, r0
10015aa2:	681d      	ldr	r5, [r3, #0]
10015aa4:	69ab      	ldr	r3, [r5, #24]
10015aa6:	2b00      	cmp	r3, #0
10015aa8:	d102      	bne.n	10015ab0 <__sfp+0x14>
10015aaa:	0028      	movs	r0, r5
10015aac:	f7ff ffc2 	bl	10015a34 <__sinit>
10015ab0:	3548      	adds	r5, #72	; 0x48
10015ab2:	68ac      	ldr	r4, [r5, #8]
10015ab4:	686b      	ldr	r3, [r5, #4]
10015ab6:	3b01      	subs	r3, #1
10015ab8:	d405      	bmi.n	10015ac6 <__sfp+0x2a>
10015aba:	220c      	movs	r2, #12
10015abc:	5ea7      	ldrsh	r7, [r4, r2]
10015abe:	2f00      	cmp	r7, #0
10015ac0:	d010      	beq.n	10015ae4 <__sfp+0x48>
10015ac2:	3468      	adds	r4, #104	; 0x68
10015ac4:	e7f7      	b.n	10015ab6 <__sfp+0x1a>
10015ac6:	682b      	ldr	r3, [r5, #0]
10015ac8:	2b00      	cmp	r3, #0
10015aca:	d001      	beq.n	10015ad0 <__sfp+0x34>
10015acc:	682d      	ldr	r5, [r5, #0]
10015ace:	e7f0      	b.n	10015ab2 <__sfp+0x16>
10015ad0:	2104      	movs	r1, #4
10015ad2:	0030      	movs	r0, r6
10015ad4:	f7ff ff98 	bl	10015a08 <__sfmoreglue>
10015ad8:	6028      	str	r0, [r5, #0]
10015ada:	2800      	cmp	r0, #0
10015adc:	d1f6      	bne.n	10015acc <__sfp+0x30>
10015ade:	230c      	movs	r3, #12
10015ae0:	6033      	str	r3, [r6, #0]
10015ae2:	e016      	b.n	10015b12 <__sfp+0x76>
10015ae4:	2301      	movs	r3, #1
10015ae6:	0020      	movs	r0, r4
10015ae8:	425b      	negs	r3, r3
10015aea:	81e3      	strh	r3, [r4, #14]
10015aec:	3302      	adds	r3, #2
10015aee:	81a3      	strh	r3, [r4, #12]
10015af0:	6667      	str	r7, [r4, #100]	; 0x64
10015af2:	6027      	str	r7, [r4, #0]
10015af4:	60a7      	str	r7, [r4, #8]
10015af6:	6067      	str	r7, [r4, #4]
10015af8:	6127      	str	r7, [r4, #16]
10015afa:	6167      	str	r7, [r4, #20]
10015afc:	61a7      	str	r7, [r4, #24]
10015afe:	305c      	adds	r0, #92	; 0x5c
10015b00:	2208      	movs	r2, #8
10015b02:	0039      	movs	r1, r7
10015b04:	f7ff fb8e 	bl	10015224 <memset>
10015b08:	0020      	movs	r0, r4
10015b0a:	6367      	str	r7, [r4, #52]	; 0x34
10015b0c:	63a7      	str	r7, [r4, #56]	; 0x38
10015b0e:	64a7      	str	r7, [r4, #72]	; 0x48
10015b10:	64e7      	str	r7, [r4, #76]	; 0x4c
10015b12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10015b14:	100178f0 	.word	0x100178f0

10015b18 <_fwalk_reent>:
10015b18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10015b1a:	0004      	movs	r4, r0
10015b1c:	0007      	movs	r7, r0
10015b1e:	2600      	movs	r6, #0
10015b20:	9101      	str	r1, [sp, #4]
10015b22:	3448      	adds	r4, #72	; 0x48
10015b24:	2c00      	cmp	r4, #0
10015b26:	d016      	beq.n	10015b56 <_fwalk_reent+0x3e>
10015b28:	6863      	ldr	r3, [r4, #4]
10015b2a:	68a5      	ldr	r5, [r4, #8]
10015b2c:	9300      	str	r3, [sp, #0]
10015b2e:	9b00      	ldr	r3, [sp, #0]
10015b30:	3b01      	subs	r3, #1
10015b32:	9300      	str	r3, [sp, #0]
10015b34:	d40d      	bmi.n	10015b52 <_fwalk_reent+0x3a>
10015b36:	89ab      	ldrh	r3, [r5, #12]
10015b38:	2b01      	cmp	r3, #1
10015b3a:	d908      	bls.n	10015b4e <_fwalk_reent+0x36>
10015b3c:	220e      	movs	r2, #14
10015b3e:	5eab      	ldrsh	r3, [r5, r2]
10015b40:	3301      	adds	r3, #1
10015b42:	d004      	beq.n	10015b4e <_fwalk_reent+0x36>
10015b44:	0029      	movs	r1, r5
10015b46:	0038      	movs	r0, r7
10015b48:	9b01      	ldr	r3, [sp, #4]
10015b4a:	4798      	blx	r3
10015b4c:	4306      	orrs	r6, r0
10015b4e:	3568      	adds	r5, #104	; 0x68
10015b50:	e7ed      	b.n	10015b2e <_fwalk_reent+0x16>
10015b52:	6824      	ldr	r4, [r4, #0]
10015b54:	e7e6      	b.n	10015b24 <_fwalk_reent+0xc>
10015b56:	0030      	movs	r0, r6
10015b58:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

10015b5c <__swhatbuf_r>:
10015b5c:	b570      	push	{r4, r5, r6, lr}
10015b5e:	000e      	movs	r6, r1
10015b60:	001d      	movs	r5, r3
10015b62:	230e      	movs	r3, #14
10015b64:	5ec9      	ldrsh	r1, [r1, r3]
10015b66:	b090      	sub	sp, #64	; 0x40
10015b68:	0014      	movs	r4, r2
10015b6a:	2900      	cmp	r1, #0
10015b6c:	da06      	bge.n	10015b7c <__swhatbuf_r+0x20>
10015b6e:	2300      	movs	r3, #0
10015b70:	602b      	str	r3, [r5, #0]
10015b72:	89b3      	ldrh	r3, [r6, #12]
10015b74:	061b      	lsls	r3, r3, #24
10015b76:	d50f      	bpl.n	10015b98 <__swhatbuf_r+0x3c>
10015b78:	2340      	movs	r3, #64	; 0x40
10015b7a:	e00f      	b.n	10015b9c <__swhatbuf_r+0x40>
10015b7c:	aa01      	add	r2, sp, #4
10015b7e:	f000 fbcd 	bl	1001631c <_fstat_r>
10015b82:	2800      	cmp	r0, #0
10015b84:	dbf3      	blt.n	10015b6e <__swhatbuf_r+0x12>
10015b86:	23f0      	movs	r3, #240	; 0xf0
10015b88:	9a02      	ldr	r2, [sp, #8]
10015b8a:	021b      	lsls	r3, r3, #8
10015b8c:	4013      	ands	r3, r2
10015b8e:	4a05      	ldr	r2, [pc, #20]	; (10015ba4 <__swhatbuf_r+0x48>)
10015b90:	189b      	adds	r3, r3, r2
10015b92:	425a      	negs	r2, r3
10015b94:	4153      	adcs	r3, r2
10015b96:	602b      	str	r3, [r5, #0]
10015b98:	2380      	movs	r3, #128	; 0x80
10015b9a:	00db      	lsls	r3, r3, #3
10015b9c:	2000      	movs	r0, #0
10015b9e:	6023      	str	r3, [r4, #0]
10015ba0:	b010      	add	sp, #64	; 0x40
10015ba2:	bd70      	pop	{r4, r5, r6, pc}
10015ba4:	ffffe000 	.word	0xffffe000

10015ba8 <__smakebuf_r>:
10015ba8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10015baa:	2602      	movs	r6, #2
10015bac:	898b      	ldrh	r3, [r1, #12]
10015bae:	0005      	movs	r5, r0
10015bb0:	000c      	movs	r4, r1
10015bb2:	4233      	tst	r3, r6
10015bb4:	d110      	bne.n	10015bd8 <__smakebuf_r+0x30>
10015bb6:	ab01      	add	r3, sp, #4
10015bb8:	466a      	mov	r2, sp
10015bba:	f7ff ffcf 	bl	10015b5c <__swhatbuf_r>
10015bbe:	9900      	ldr	r1, [sp, #0]
10015bc0:	0007      	movs	r7, r0
10015bc2:	0028      	movs	r0, r5
10015bc4:	f7ff fb7c 	bl	100152c0 <_malloc_r>
10015bc8:	2800      	cmp	r0, #0
10015bca:	d10c      	bne.n	10015be6 <__smakebuf_r+0x3e>
10015bcc:	220c      	movs	r2, #12
10015bce:	5ea3      	ldrsh	r3, [r4, r2]
10015bd0:	059a      	lsls	r2, r3, #22
10015bd2:	d423      	bmi.n	10015c1c <__smakebuf_r+0x74>
10015bd4:	4333      	orrs	r3, r6
10015bd6:	81a3      	strh	r3, [r4, #12]
10015bd8:	0023      	movs	r3, r4
10015bda:	3347      	adds	r3, #71	; 0x47
10015bdc:	6023      	str	r3, [r4, #0]
10015bde:	6123      	str	r3, [r4, #16]
10015be0:	2301      	movs	r3, #1
10015be2:	6163      	str	r3, [r4, #20]
10015be4:	e01a      	b.n	10015c1c <__smakebuf_r+0x74>
10015be6:	2280      	movs	r2, #128	; 0x80
10015be8:	4b0d      	ldr	r3, [pc, #52]	; (10015c20 <__smakebuf_r+0x78>)
10015bea:	62ab      	str	r3, [r5, #40]	; 0x28
10015bec:	89a3      	ldrh	r3, [r4, #12]
10015bee:	6020      	str	r0, [r4, #0]
10015bf0:	4313      	orrs	r3, r2
10015bf2:	81a3      	strh	r3, [r4, #12]
10015bf4:	9b00      	ldr	r3, [sp, #0]
10015bf6:	6120      	str	r0, [r4, #16]
10015bf8:	6163      	str	r3, [r4, #20]
10015bfa:	9b01      	ldr	r3, [sp, #4]
10015bfc:	2b00      	cmp	r3, #0
10015bfe:	d00a      	beq.n	10015c16 <__smakebuf_r+0x6e>
10015c00:	230e      	movs	r3, #14
10015c02:	5ee1      	ldrsh	r1, [r4, r3]
10015c04:	0028      	movs	r0, r5
10015c06:	f000 fb9b 	bl	10016340 <_isatty_r>
10015c0a:	2800      	cmp	r0, #0
10015c0c:	d003      	beq.n	10015c16 <__smakebuf_r+0x6e>
10015c0e:	2201      	movs	r2, #1
10015c10:	89a3      	ldrh	r3, [r4, #12]
10015c12:	4313      	orrs	r3, r2
10015c14:	81a3      	strh	r3, [r4, #12]
10015c16:	89a3      	ldrh	r3, [r4, #12]
10015c18:	431f      	orrs	r7, r3
10015c1a:	81a7      	strh	r7, [r4, #12]
10015c1c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
10015c1e:	46c0      	nop			; (mov r8, r8)
10015c20:	100159b1 	.word	0x100159b1

10015c24 <__sfputc_r>:
10015c24:	6893      	ldr	r3, [r2, #8]
10015c26:	b510      	push	{r4, lr}
10015c28:	3b01      	subs	r3, #1
10015c2a:	6093      	str	r3, [r2, #8]
10015c2c:	2b00      	cmp	r3, #0
10015c2e:	da05      	bge.n	10015c3c <__sfputc_r+0x18>
10015c30:	6994      	ldr	r4, [r2, #24]
10015c32:	42a3      	cmp	r3, r4
10015c34:	db08      	blt.n	10015c48 <__sfputc_r+0x24>
10015c36:	b2cb      	uxtb	r3, r1
10015c38:	2b0a      	cmp	r3, #10
10015c3a:	d005      	beq.n	10015c48 <__sfputc_r+0x24>
10015c3c:	6813      	ldr	r3, [r2, #0]
10015c3e:	1c58      	adds	r0, r3, #1
10015c40:	6010      	str	r0, [r2, #0]
10015c42:	7019      	strb	r1, [r3, #0]
10015c44:	b2c8      	uxtb	r0, r1
10015c46:	e001      	b.n	10015c4c <__sfputc_r+0x28>
10015c48:	f7ff fd32 	bl	100156b0 <__swbuf_r>
10015c4c:	bd10      	pop	{r4, pc}

10015c4e <__sfputs_r>:
10015c4e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10015c50:	0006      	movs	r6, r0
10015c52:	000f      	movs	r7, r1
10015c54:	0014      	movs	r4, r2
10015c56:	18d5      	adds	r5, r2, r3
10015c58:	42ac      	cmp	r4, r5
10015c5a:	d008      	beq.n	10015c6e <__sfputs_r+0x20>
10015c5c:	7821      	ldrb	r1, [r4, #0]
10015c5e:	003a      	movs	r2, r7
10015c60:	0030      	movs	r0, r6
10015c62:	f7ff ffdf 	bl	10015c24 <__sfputc_r>
10015c66:	3401      	adds	r4, #1
10015c68:	1c43      	adds	r3, r0, #1
10015c6a:	d1f5      	bne.n	10015c58 <__sfputs_r+0xa>
10015c6c:	e000      	b.n	10015c70 <__sfputs_r+0x22>
10015c6e:	2000      	movs	r0, #0
10015c70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

10015c74 <_vfiprintf_r>:
10015c74:	b5f0      	push	{r4, r5, r6, r7, lr}
10015c76:	b09f      	sub	sp, #124	; 0x7c
10015c78:	0006      	movs	r6, r0
10015c7a:	000f      	movs	r7, r1
10015c7c:	9202      	str	r2, [sp, #8]
10015c7e:	9305      	str	r3, [sp, #20]
10015c80:	2800      	cmp	r0, #0
10015c82:	d004      	beq.n	10015c8e <_vfiprintf_r+0x1a>
10015c84:	6983      	ldr	r3, [r0, #24]
10015c86:	2b00      	cmp	r3, #0
10015c88:	d101      	bne.n	10015c8e <_vfiprintf_r+0x1a>
10015c8a:	f7ff fed3 	bl	10015a34 <__sinit>
10015c8e:	4b7f      	ldr	r3, [pc, #508]	; (10015e8c <_vfiprintf_r+0x218>)
10015c90:	429f      	cmp	r7, r3
10015c92:	d101      	bne.n	10015c98 <_vfiprintf_r+0x24>
10015c94:	6877      	ldr	r7, [r6, #4]
10015c96:	e008      	b.n	10015caa <_vfiprintf_r+0x36>
10015c98:	4b7d      	ldr	r3, [pc, #500]	; (10015e90 <_vfiprintf_r+0x21c>)
10015c9a:	429f      	cmp	r7, r3
10015c9c:	d101      	bne.n	10015ca2 <_vfiprintf_r+0x2e>
10015c9e:	68b7      	ldr	r7, [r6, #8]
10015ca0:	e003      	b.n	10015caa <_vfiprintf_r+0x36>
10015ca2:	4b7c      	ldr	r3, [pc, #496]	; (10015e94 <_vfiprintf_r+0x220>)
10015ca4:	429f      	cmp	r7, r3
10015ca6:	d100      	bne.n	10015caa <_vfiprintf_r+0x36>
10015ca8:	68f7      	ldr	r7, [r6, #12]
10015caa:	89bb      	ldrh	r3, [r7, #12]
10015cac:	071b      	lsls	r3, r3, #28
10015cae:	d50a      	bpl.n	10015cc6 <_vfiprintf_r+0x52>
10015cb0:	693b      	ldr	r3, [r7, #16]
10015cb2:	2b00      	cmp	r3, #0
10015cb4:	d007      	beq.n	10015cc6 <_vfiprintf_r+0x52>
10015cb6:	2300      	movs	r3, #0
10015cb8:	ad06      	add	r5, sp, #24
10015cba:	616b      	str	r3, [r5, #20]
10015cbc:	3320      	adds	r3, #32
10015cbe:	766b      	strb	r3, [r5, #25]
10015cc0:	3310      	adds	r3, #16
10015cc2:	76ab      	strb	r3, [r5, #26]
10015cc4:	e03d      	b.n	10015d42 <_vfiprintf_r+0xce>
10015cc6:	0039      	movs	r1, r7
10015cc8:	0030      	movs	r0, r6
10015cca:	f7ff fd49 	bl	10015760 <__swsetup_r>
10015cce:	2800      	cmp	r0, #0
10015cd0:	d0f1      	beq.n	10015cb6 <_vfiprintf_r+0x42>
10015cd2:	2001      	movs	r0, #1
10015cd4:	4240      	negs	r0, r0
10015cd6:	e0d6      	b.n	10015e86 <_vfiprintf_r+0x212>
10015cd8:	9a05      	ldr	r2, [sp, #20]
10015cda:	1d11      	adds	r1, r2, #4
10015cdc:	6812      	ldr	r2, [r2, #0]
10015cde:	9105      	str	r1, [sp, #20]
10015ce0:	2a00      	cmp	r2, #0
10015ce2:	da00      	bge.n	10015ce6 <_vfiprintf_r+0x72>
10015ce4:	e07f      	b.n	10015de6 <_vfiprintf_r+0x172>
10015ce6:	9209      	str	r2, [sp, #36]	; 0x24
10015ce8:	3401      	adds	r4, #1
10015cea:	7823      	ldrb	r3, [r4, #0]
10015cec:	2b2e      	cmp	r3, #46	; 0x2e
10015cee:	d100      	bne.n	10015cf2 <_vfiprintf_r+0x7e>
10015cf0:	e08d      	b.n	10015e0e <_vfiprintf_r+0x19a>
10015cf2:	7821      	ldrb	r1, [r4, #0]
10015cf4:	2203      	movs	r2, #3
10015cf6:	4868      	ldr	r0, [pc, #416]	; (10015e98 <_vfiprintf_r+0x224>)
10015cf8:	f000 fb48 	bl	1001638c <memchr>
10015cfc:	2800      	cmp	r0, #0
10015cfe:	d007      	beq.n	10015d10 <_vfiprintf_r+0x9c>
10015d00:	4b65      	ldr	r3, [pc, #404]	; (10015e98 <_vfiprintf_r+0x224>)
10015d02:	682a      	ldr	r2, [r5, #0]
10015d04:	1ac0      	subs	r0, r0, r3
10015d06:	2340      	movs	r3, #64	; 0x40
10015d08:	4083      	lsls	r3, r0
10015d0a:	4313      	orrs	r3, r2
10015d0c:	602b      	str	r3, [r5, #0]
10015d0e:	3401      	adds	r4, #1
10015d10:	7821      	ldrb	r1, [r4, #0]
10015d12:	1c63      	adds	r3, r4, #1
10015d14:	2206      	movs	r2, #6
10015d16:	4861      	ldr	r0, [pc, #388]	; (10015e9c <_vfiprintf_r+0x228>)
10015d18:	9302      	str	r3, [sp, #8]
10015d1a:	7629      	strb	r1, [r5, #24]
10015d1c:	f000 fb36 	bl	1001638c <memchr>
10015d20:	2800      	cmp	r0, #0
10015d22:	d100      	bne.n	10015d26 <_vfiprintf_r+0xb2>
10015d24:	e09d      	b.n	10015e62 <_vfiprintf_r+0x1ee>
10015d26:	4b5e      	ldr	r3, [pc, #376]	; (10015ea0 <_vfiprintf_r+0x22c>)
10015d28:	2b00      	cmp	r3, #0
10015d2a:	d000      	beq.n	10015d2e <_vfiprintf_r+0xba>
10015d2c:	e090      	b.n	10015e50 <_vfiprintf_r+0x1dc>
10015d2e:	2207      	movs	r2, #7
10015d30:	9b05      	ldr	r3, [sp, #20]
10015d32:	3307      	adds	r3, #7
10015d34:	4393      	bics	r3, r2
10015d36:	3308      	adds	r3, #8
10015d38:	9305      	str	r3, [sp, #20]
10015d3a:	696b      	ldr	r3, [r5, #20]
10015d3c:	9a03      	ldr	r2, [sp, #12]
10015d3e:	189b      	adds	r3, r3, r2
10015d40:	616b      	str	r3, [r5, #20]
10015d42:	9c02      	ldr	r4, [sp, #8]
10015d44:	7823      	ldrb	r3, [r4, #0]
10015d46:	2b00      	cmp	r3, #0
10015d48:	d104      	bne.n	10015d54 <_vfiprintf_r+0xe0>
10015d4a:	9b02      	ldr	r3, [sp, #8]
10015d4c:	1ae3      	subs	r3, r4, r3
10015d4e:	9304      	str	r3, [sp, #16]
10015d50:	d012      	beq.n	10015d78 <_vfiprintf_r+0x104>
10015d52:	e003      	b.n	10015d5c <_vfiprintf_r+0xe8>
10015d54:	2b25      	cmp	r3, #37	; 0x25
10015d56:	d0f8      	beq.n	10015d4a <_vfiprintf_r+0xd6>
10015d58:	3401      	adds	r4, #1
10015d5a:	e7f3      	b.n	10015d44 <_vfiprintf_r+0xd0>
10015d5c:	9b04      	ldr	r3, [sp, #16]
10015d5e:	9a02      	ldr	r2, [sp, #8]
10015d60:	0039      	movs	r1, r7
10015d62:	0030      	movs	r0, r6
10015d64:	f7ff ff73 	bl	10015c4e <__sfputs_r>
10015d68:	1c43      	adds	r3, r0, #1
10015d6a:	d100      	bne.n	10015d6e <_vfiprintf_r+0xfa>
10015d6c:	e086      	b.n	10015e7c <_vfiprintf_r+0x208>
10015d6e:	696a      	ldr	r2, [r5, #20]
10015d70:	9b04      	ldr	r3, [sp, #16]
10015d72:	4694      	mov	ip, r2
10015d74:	4463      	add	r3, ip
10015d76:	616b      	str	r3, [r5, #20]
10015d78:	7823      	ldrb	r3, [r4, #0]
10015d7a:	2b00      	cmp	r3, #0
10015d7c:	d07e      	beq.n	10015e7c <_vfiprintf_r+0x208>
10015d7e:	2201      	movs	r2, #1
10015d80:	2300      	movs	r3, #0
10015d82:	4252      	negs	r2, r2
10015d84:	606a      	str	r2, [r5, #4]
10015d86:	a902      	add	r1, sp, #8
10015d88:	3254      	adds	r2, #84	; 0x54
10015d8a:	1852      	adds	r2, r2, r1
10015d8c:	3401      	adds	r4, #1
10015d8e:	602b      	str	r3, [r5, #0]
10015d90:	60eb      	str	r3, [r5, #12]
10015d92:	60ab      	str	r3, [r5, #8]
10015d94:	7013      	strb	r3, [r2, #0]
10015d96:	65ab      	str	r3, [r5, #88]	; 0x58
10015d98:	7821      	ldrb	r1, [r4, #0]
10015d9a:	2205      	movs	r2, #5
10015d9c:	4841      	ldr	r0, [pc, #260]	; (10015ea4 <_vfiprintf_r+0x230>)
10015d9e:	f000 faf5 	bl	1001638c <memchr>
10015da2:	2800      	cmp	r0, #0
10015da4:	d008      	beq.n	10015db8 <_vfiprintf_r+0x144>
10015da6:	4b3f      	ldr	r3, [pc, #252]	; (10015ea4 <_vfiprintf_r+0x230>)
10015da8:	682a      	ldr	r2, [r5, #0]
10015daa:	1ac0      	subs	r0, r0, r3
10015dac:	2301      	movs	r3, #1
10015dae:	4083      	lsls	r3, r0
10015db0:	4313      	orrs	r3, r2
10015db2:	602b      	str	r3, [r5, #0]
10015db4:	3401      	adds	r4, #1
10015db6:	e7ef      	b.n	10015d98 <_vfiprintf_r+0x124>
10015db8:	682b      	ldr	r3, [r5, #0]
10015dba:	06da      	lsls	r2, r3, #27
10015dbc:	d504      	bpl.n	10015dc8 <_vfiprintf_r+0x154>
10015dbe:	2253      	movs	r2, #83	; 0x53
10015dc0:	2120      	movs	r1, #32
10015dc2:	a802      	add	r0, sp, #8
10015dc4:	1812      	adds	r2, r2, r0
10015dc6:	7011      	strb	r1, [r2, #0]
10015dc8:	071a      	lsls	r2, r3, #28
10015dca:	d504      	bpl.n	10015dd6 <_vfiprintf_r+0x162>
10015dcc:	2253      	movs	r2, #83	; 0x53
10015dce:	212b      	movs	r1, #43	; 0x2b
10015dd0:	a802      	add	r0, sp, #8
10015dd2:	1812      	adds	r2, r2, r0
10015dd4:	7011      	strb	r1, [r2, #0]
10015dd6:	7822      	ldrb	r2, [r4, #0]
10015dd8:	2a2a      	cmp	r2, #42	; 0x2a
10015dda:	d100      	bne.n	10015dde <_vfiprintf_r+0x16a>
10015ddc:	e77c      	b.n	10015cd8 <_vfiprintf_r+0x64>
10015dde:	9b09      	ldr	r3, [sp, #36]	; 0x24
10015de0:	2000      	movs	r0, #0
10015de2:	210a      	movs	r1, #10
10015de4:	e005      	b.n	10015df2 <_vfiprintf_r+0x17e>
10015de6:	4252      	negs	r2, r2
10015de8:	60ea      	str	r2, [r5, #12]
10015dea:	2202      	movs	r2, #2
10015dec:	4313      	orrs	r3, r2
10015dee:	602b      	str	r3, [r5, #0]
10015df0:	e77a      	b.n	10015ce8 <_vfiprintf_r+0x74>
10015df2:	7822      	ldrb	r2, [r4, #0]
10015df4:	3a30      	subs	r2, #48	; 0x30
10015df6:	2a09      	cmp	r2, #9
10015df8:	d804      	bhi.n	10015e04 <_vfiprintf_r+0x190>
10015dfa:	434b      	muls	r3, r1
10015dfc:	3401      	adds	r4, #1
10015dfe:	189b      	adds	r3, r3, r2
10015e00:	2001      	movs	r0, #1
10015e02:	e7f6      	b.n	10015df2 <_vfiprintf_r+0x17e>
10015e04:	2800      	cmp	r0, #0
10015e06:	d100      	bne.n	10015e0a <_vfiprintf_r+0x196>
10015e08:	e76f      	b.n	10015cea <_vfiprintf_r+0x76>
10015e0a:	9309      	str	r3, [sp, #36]	; 0x24
10015e0c:	e76d      	b.n	10015cea <_vfiprintf_r+0x76>
10015e0e:	7863      	ldrb	r3, [r4, #1]
10015e10:	2b2a      	cmp	r3, #42	; 0x2a
10015e12:	d10a      	bne.n	10015e2a <_vfiprintf_r+0x1b6>
10015e14:	9b05      	ldr	r3, [sp, #20]
10015e16:	3402      	adds	r4, #2
10015e18:	1d1a      	adds	r2, r3, #4
10015e1a:	681b      	ldr	r3, [r3, #0]
10015e1c:	9205      	str	r2, [sp, #20]
10015e1e:	2b00      	cmp	r3, #0
10015e20:	da01      	bge.n	10015e26 <_vfiprintf_r+0x1b2>
10015e22:	2301      	movs	r3, #1
10015e24:	425b      	negs	r3, r3
10015e26:	9307      	str	r3, [sp, #28]
10015e28:	e763      	b.n	10015cf2 <_vfiprintf_r+0x7e>
10015e2a:	2300      	movs	r3, #0
10015e2c:	200a      	movs	r0, #10
10015e2e:	001a      	movs	r2, r3
10015e30:	3401      	adds	r4, #1
10015e32:	606b      	str	r3, [r5, #4]
10015e34:	7821      	ldrb	r1, [r4, #0]
10015e36:	3930      	subs	r1, #48	; 0x30
10015e38:	2909      	cmp	r1, #9
10015e3a:	d804      	bhi.n	10015e46 <_vfiprintf_r+0x1d2>
10015e3c:	4342      	muls	r2, r0
10015e3e:	3401      	adds	r4, #1
10015e40:	1852      	adds	r2, r2, r1
10015e42:	2301      	movs	r3, #1
10015e44:	e7f6      	b.n	10015e34 <_vfiprintf_r+0x1c0>
10015e46:	2b00      	cmp	r3, #0
10015e48:	d100      	bne.n	10015e4c <_vfiprintf_r+0x1d8>
10015e4a:	e752      	b.n	10015cf2 <_vfiprintf_r+0x7e>
10015e4c:	9207      	str	r2, [sp, #28]
10015e4e:	e750      	b.n	10015cf2 <_vfiprintf_r+0x7e>
10015e50:	ab05      	add	r3, sp, #20
10015e52:	9300      	str	r3, [sp, #0]
10015e54:	003a      	movs	r2, r7
10015e56:	4b14      	ldr	r3, [pc, #80]	; (10015ea8 <_vfiprintf_r+0x234>)
10015e58:	0029      	movs	r1, r5
10015e5a:	0030      	movs	r0, r6
10015e5c:	e000      	b.n	10015e60 <_vfiprintf_r+0x1ec>
10015e5e:	bf00      	nop
10015e60:	e007      	b.n	10015e72 <_vfiprintf_r+0x1fe>
10015e62:	ab05      	add	r3, sp, #20
10015e64:	9300      	str	r3, [sp, #0]
10015e66:	003a      	movs	r2, r7
10015e68:	4b0f      	ldr	r3, [pc, #60]	; (10015ea8 <_vfiprintf_r+0x234>)
10015e6a:	0029      	movs	r1, r5
10015e6c:	0030      	movs	r0, r6
10015e6e:	f000 f88b 	bl	10015f88 <_printf_i>
10015e72:	9003      	str	r0, [sp, #12]
10015e74:	9b03      	ldr	r3, [sp, #12]
10015e76:	3301      	adds	r3, #1
10015e78:	d000      	beq.n	10015e7c <_vfiprintf_r+0x208>
10015e7a:	e75e      	b.n	10015d3a <_vfiprintf_r+0xc6>
10015e7c:	89bb      	ldrh	r3, [r7, #12]
10015e7e:	065b      	lsls	r3, r3, #25
10015e80:	d500      	bpl.n	10015e84 <_vfiprintf_r+0x210>
10015e82:	e726      	b.n	10015cd2 <_vfiprintf_r+0x5e>
10015e84:	980b      	ldr	r0, [sp, #44]	; 0x2c
10015e86:	b01f      	add	sp, #124	; 0x7c
10015e88:	bdf0      	pop	{r4, r5, r6, r7, pc}
10015e8a:	46c0      	nop			; (mov r8, r8)
10015e8c:	100178f4 	.word	0x100178f4
10015e90:	10017914 	.word	0x10017914
10015e94:	10017934 	.word	0x10017934
10015e98:	1001795a 	.word	0x1001795a
10015e9c:	1001795e 	.word	0x1001795e
10015ea0:	00000000 	.word	0x00000000
10015ea4:	10017954 	.word	0x10017954
10015ea8:	10015c4f 	.word	0x10015c4f

10015eac <_printf_common>:
10015eac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10015eae:	0017      	movs	r7, r2
10015eb0:	9301      	str	r3, [sp, #4]
10015eb2:	688a      	ldr	r2, [r1, #8]
10015eb4:	690b      	ldr	r3, [r1, #16]
10015eb6:	9000      	str	r0, [sp, #0]
10015eb8:	000c      	movs	r4, r1
10015eba:	4293      	cmp	r3, r2
10015ebc:	da00      	bge.n	10015ec0 <_printf_common+0x14>
10015ebe:	0013      	movs	r3, r2
10015ec0:	0022      	movs	r2, r4
10015ec2:	603b      	str	r3, [r7, #0]
10015ec4:	3243      	adds	r2, #67	; 0x43
10015ec6:	7812      	ldrb	r2, [r2, #0]
10015ec8:	2a00      	cmp	r2, #0
10015eca:	d001      	beq.n	10015ed0 <_printf_common+0x24>
10015ecc:	3301      	adds	r3, #1
10015ece:	603b      	str	r3, [r7, #0]
10015ed0:	6823      	ldr	r3, [r4, #0]
10015ed2:	069b      	lsls	r3, r3, #26
10015ed4:	d502      	bpl.n	10015edc <_printf_common+0x30>
10015ed6:	683b      	ldr	r3, [r7, #0]
10015ed8:	3302      	adds	r3, #2
10015eda:	603b      	str	r3, [r7, #0]
10015edc:	2506      	movs	r5, #6
10015ede:	6823      	ldr	r3, [r4, #0]
10015ee0:	401d      	ands	r5, r3
10015ee2:	d01e      	beq.n	10015f22 <_printf_common+0x76>
10015ee4:	0023      	movs	r3, r4
10015ee6:	3343      	adds	r3, #67	; 0x43
10015ee8:	781b      	ldrb	r3, [r3, #0]
10015eea:	1e5a      	subs	r2, r3, #1
10015eec:	4193      	sbcs	r3, r2
10015eee:	6822      	ldr	r2, [r4, #0]
10015ef0:	0692      	lsls	r2, r2, #26
10015ef2:	d51c      	bpl.n	10015f2e <_printf_common+0x82>
10015ef4:	2030      	movs	r0, #48	; 0x30
10015ef6:	18e1      	adds	r1, r4, r3
10015ef8:	3143      	adds	r1, #67	; 0x43
10015efa:	7008      	strb	r0, [r1, #0]
10015efc:	0021      	movs	r1, r4
10015efe:	1c5a      	adds	r2, r3, #1
10015f00:	3145      	adds	r1, #69	; 0x45
10015f02:	7809      	ldrb	r1, [r1, #0]
10015f04:	18a2      	adds	r2, r4, r2
10015f06:	3243      	adds	r2, #67	; 0x43
10015f08:	3302      	adds	r3, #2
10015f0a:	7011      	strb	r1, [r2, #0]
10015f0c:	e00f      	b.n	10015f2e <_printf_common+0x82>
10015f0e:	0022      	movs	r2, r4
10015f10:	2301      	movs	r3, #1
10015f12:	3219      	adds	r2, #25
10015f14:	9901      	ldr	r1, [sp, #4]
10015f16:	9800      	ldr	r0, [sp, #0]
10015f18:	9e08      	ldr	r6, [sp, #32]
10015f1a:	47b0      	blx	r6
10015f1c:	1c43      	adds	r3, r0, #1
10015f1e:	d00e      	beq.n	10015f3e <_printf_common+0x92>
10015f20:	3501      	adds	r5, #1
10015f22:	68e3      	ldr	r3, [r4, #12]
10015f24:	683a      	ldr	r2, [r7, #0]
10015f26:	1a9b      	subs	r3, r3, r2
10015f28:	429d      	cmp	r5, r3
10015f2a:	dbf0      	blt.n	10015f0e <_printf_common+0x62>
10015f2c:	e7da      	b.n	10015ee4 <_printf_common+0x38>
10015f2e:	0022      	movs	r2, r4
10015f30:	9901      	ldr	r1, [sp, #4]
10015f32:	3243      	adds	r2, #67	; 0x43
10015f34:	9800      	ldr	r0, [sp, #0]
10015f36:	9d08      	ldr	r5, [sp, #32]
10015f38:	47a8      	blx	r5
10015f3a:	1c43      	adds	r3, r0, #1
10015f3c:	d102      	bne.n	10015f44 <_printf_common+0x98>
10015f3e:	2001      	movs	r0, #1
10015f40:	4240      	negs	r0, r0
10015f42:	e020      	b.n	10015f86 <_printf_common+0xda>
10015f44:	2306      	movs	r3, #6
10015f46:	6820      	ldr	r0, [r4, #0]
10015f48:	68e1      	ldr	r1, [r4, #12]
10015f4a:	683a      	ldr	r2, [r7, #0]
10015f4c:	4003      	ands	r3, r0
10015f4e:	2500      	movs	r5, #0
10015f50:	2b04      	cmp	r3, #4
10015f52:	d103      	bne.n	10015f5c <_printf_common+0xb0>
10015f54:	1a8d      	subs	r5, r1, r2
10015f56:	43eb      	mvns	r3, r5
10015f58:	17db      	asrs	r3, r3, #31
10015f5a:	401d      	ands	r5, r3
10015f5c:	68a3      	ldr	r3, [r4, #8]
10015f5e:	6922      	ldr	r2, [r4, #16]
10015f60:	4293      	cmp	r3, r2
10015f62:	dd01      	ble.n	10015f68 <_printf_common+0xbc>
10015f64:	1a9b      	subs	r3, r3, r2
10015f66:	18ed      	adds	r5, r5, r3
10015f68:	2700      	movs	r7, #0
10015f6a:	42bd      	cmp	r5, r7
10015f6c:	d00a      	beq.n	10015f84 <_printf_common+0xd8>
10015f6e:	0022      	movs	r2, r4
10015f70:	2301      	movs	r3, #1
10015f72:	321a      	adds	r2, #26
10015f74:	9901      	ldr	r1, [sp, #4]
10015f76:	9800      	ldr	r0, [sp, #0]
10015f78:	9e08      	ldr	r6, [sp, #32]
10015f7a:	47b0      	blx	r6
10015f7c:	1c43      	adds	r3, r0, #1
10015f7e:	d0de      	beq.n	10015f3e <_printf_common+0x92>
10015f80:	3701      	adds	r7, #1
10015f82:	e7f2      	b.n	10015f6a <_printf_common+0xbe>
10015f84:	2000      	movs	r0, #0
10015f86:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

10015f88 <_printf_i>:
10015f88:	b5f0      	push	{r4, r5, r6, r7, lr}
10015f8a:	b08b      	sub	sp, #44	; 0x2c
10015f8c:	9206      	str	r2, [sp, #24]
10015f8e:	000a      	movs	r2, r1
10015f90:	3243      	adds	r2, #67	; 0x43
10015f92:	9307      	str	r3, [sp, #28]
10015f94:	9005      	str	r0, [sp, #20]
10015f96:	9204      	str	r2, [sp, #16]
10015f98:	7e0a      	ldrb	r2, [r1, #24]
10015f9a:	000c      	movs	r4, r1
10015f9c:	9b10      	ldr	r3, [sp, #64]	; 0x40
10015f9e:	2a6e      	cmp	r2, #110	; 0x6e
10015fa0:	d100      	bne.n	10015fa4 <_printf_i+0x1c>
10015fa2:	e0ab      	b.n	100160fc <_printf_i+0x174>
10015fa4:	d811      	bhi.n	10015fca <_printf_i+0x42>
10015fa6:	2a63      	cmp	r2, #99	; 0x63
10015fa8:	d022      	beq.n	10015ff0 <_printf_i+0x68>
10015faa:	d809      	bhi.n	10015fc0 <_printf_i+0x38>
10015fac:	2a00      	cmp	r2, #0
10015fae:	d100      	bne.n	10015fb2 <_printf_i+0x2a>
10015fb0:	e0b5      	b.n	1001611e <_printf_i+0x196>
10015fb2:	2a58      	cmp	r2, #88	; 0x58
10015fb4:	d000      	beq.n	10015fb8 <_printf_i+0x30>
10015fb6:	e0c5      	b.n	10016144 <_printf_i+0x1bc>
10015fb8:	3145      	adds	r1, #69	; 0x45
10015fba:	700a      	strb	r2, [r1, #0]
10015fbc:	4a81      	ldr	r2, [pc, #516]	; (100161c4 <_printf_i+0x23c>)
10015fbe:	e04f      	b.n	10016060 <_printf_i+0xd8>
10015fc0:	2a64      	cmp	r2, #100	; 0x64
10015fc2:	d01d      	beq.n	10016000 <_printf_i+0x78>
10015fc4:	2a69      	cmp	r2, #105	; 0x69
10015fc6:	d01b      	beq.n	10016000 <_printf_i+0x78>
10015fc8:	e0bc      	b.n	10016144 <_printf_i+0x1bc>
10015fca:	2a73      	cmp	r2, #115	; 0x73
10015fcc:	d100      	bne.n	10015fd0 <_printf_i+0x48>
10015fce:	e0aa      	b.n	10016126 <_printf_i+0x19e>
10015fd0:	d809      	bhi.n	10015fe6 <_printf_i+0x5e>
10015fd2:	2a6f      	cmp	r2, #111	; 0x6f
10015fd4:	d029      	beq.n	1001602a <_printf_i+0xa2>
10015fd6:	2a70      	cmp	r2, #112	; 0x70
10015fd8:	d000      	beq.n	10015fdc <_printf_i+0x54>
10015fda:	e0b3      	b.n	10016144 <_printf_i+0x1bc>
10015fdc:	2220      	movs	r2, #32
10015fde:	6809      	ldr	r1, [r1, #0]
10015fe0:	430a      	orrs	r2, r1
10015fe2:	6022      	str	r2, [r4, #0]
10015fe4:	e037      	b.n	10016056 <_printf_i+0xce>
10015fe6:	2a75      	cmp	r2, #117	; 0x75
10015fe8:	d01f      	beq.n	1001602a <_printf_i+0xa2>
10015fea:	2a78      	cmp	r2, #120	; 0x78
10015fec:	d033      	beq.n	10016056 <_printf_i+0xce>
10015fee:	e0a9      	b.n	10016144 <_printf_i+0x1bc>
10015ff0:	000e      	movs	r6, r1
10015ff2:	681a      	ldr	r2, [r3, #0]
10015ff4:	3642      	adds	r6, #66	; 0x42
10015ff6:	1d11      	adds	r1, r2, #4
10015ff8:	6019      	str	r1, [r3, #0]
10015ffa:	6813      	ldr	r3, [r2, #0]
10015ffc:	7033      	strb	r3, [r6, #0]
10015ffe:	e0a4      	b.n	1001614a <_printf_i+0x1c2>
10016000:	6821      	ldr	r1, [r4, #0]
10016002:	681a      	ldr	r2, [r3, #0]
10016004:	0608      	lsls	r0, r1, #24
10016006:	d406      	bmi.n	10016016 <_printf_i+0x8e>
10016008:	0649      	lsls	r1, r1, #25
1001600a:	d504      	bpl.n	10016016 <_printf_i+0x8e>
1001600c:	1d11      	adds	r1, r2, #4
1001600e:	6019      	str	r1, [r3, #0]
10016010:	2300      	movs	r3, #0
10016012:	5ed5      	ldrsh	r5, [r2, r3]
10016014:	e002      	b.n	1001601c <_printf_i+0x94>
10016016:	1d11      	adds	r1, r2, #4
10016018:	6019      	str	r1, [r3, #0]
1001601a:	6815      	ldr	r5, [r2, #0]
1001601c:	2d00      	cmp	r5, #0
1001601e:	da3b      	bge.n	10016098 <_printf_i+0x110>
10016020:	232d      	movs	r3, #45	; 0x2d
10016022:	9a04      	ldr	r2, [sp, #16]
10016024:	426d      	negs	r5, r5
10016026:	7013      	strb	r3, [r2, #0]
10016028:	e036      	b.n	10016098 <_printf_i+0x110>
1001602a:	6821      	ldr	r1, [r4, #0]
1001602c:	681a      	ldr	r2, [r3, #0]
1001602e:	0608      	lsls	r0, r1, #24
10016030:	d406      	bmi.n	10016040 <_printf_i+0xb8>
10016032:	0649      	lsls	r1, r1, #25
10016034:	d504      	bpl.n	10016040 <_printf_i+0xb8>
10016036:	6815      	ldr	r5, [r2, #0]
10016038:	1d11      	adds	r1, r2, #4
1001603a:	6019      	str	r1, [r3, #0]
1001603c:	b2ad      	uxth	r5, r5
1001603e:	e002      	b.n	10016046 <_printf_i+0xbe>
10016040:	1d11      	adds	r1, r2, #4
10016042:	6019      	str	r1, [r3, #0]
10016044:	6815      	ldr	r5, [r2, #0]
10016046:	4b5f      	ldr	r3, [pc, #380]	; (100161c4 <_printf_i+0x23c>)
10016048:	7e22      	ldrb	r2, [r4, #24]
1001604a:	9303      	str	r3, [sp, #12]
1001604c:	2708      	movs	r7, #8
1001604e:	2a6f      	cmp	r2, #111	; 0x6f
10016050:	d01d      	beq.n	1001608e <_printf_i+0x106>
10016052:	270a      	movs	r7, #10
10016054:	e01b      	b.n	1001608e <_printf_i+0x106>
10016056:	0022      	movs	r2, r4
10016058:	2178      	movs	r1, #120	; 0x78
1001605a:	3245      	adds	r2, #69	; 0x45
1001605c:	7011      	strb	r1, [r2, #0]
1001605e:	4a5a      	ldr	r2, [pc, #360]	; (100161c8 <_printf_i+0x240>)
10016060:	6819      	ldr	r1, [r3, #0]
10016062:	9203      	str	r2, [sp, #12]
10016064:	1d08      	adds	r0, r1, #4
10016066:	6822      	ldr	r2, [r4, #0]
10016068:	6018      	str	r0, [r3, #0]
1001606a:	680d      	ldr	r5, [r1, #0]
1001606c:	0610      	lsls	r0, r2, #24
1001606e:	d402      	bmi.n	10016076 <_printf_i+0xee>
10016070:	0650      	lsls	r0, r2, #25
10016072:	d500      	bpl.n	10016076 <_printf_i+0xee>
10016074:	b2ad      	uxth	r5, r5
10016076:	07d3      	lsls	r3, r2, #31
10016078:	d502      	bpl.n	10016080 <_printf_i+0xf8>
1001607a:	2320      	movs	r3, #32
1001607c:	431a      	orrs	r2, r3
1001607e:	6022      	str	r2, [r4, #0]
10016080:	2710      	movs	r7, #16
10016082:	2d00      	cmp	r5, #0
10016084:	d103      	bne.n	1001608e <_printf_i+0x106>
10016086:	2320      	movs	r3, #32
10016088:	6822      	ldr	r2, [r4, #0]
1001608a:	439a      	bics	r2, r3
1001608c:	6022      	str	r2, [r4, #0]
1001608e:	0023      	movs	r3, r4
10016090:	2200      	movs	r2, #0
10016092:	3343      	adds	r3, #67	; 0x43
10016094:	701a      	strb	r2, [r3, #0]
10016096:	e002      	b.n	1001609e <_printf_i+0x116>
10016098:	270a      	movs	r7, #10
1001609a:	4b4a      	ldr	r3, [pc, #296]	; (100161c4 <_printf_i+0x23c>)
1001609c:	9303      	str	r3, [sp, #12]
1001609e:	6863      	ldr	r3, [r4, #4]
100160a0:	60a3      	str	r3, [r4, #8]
100160a2:	2b00      	cmp	r3, #0
100160a4:	db09      	blt.n	100160ba <_printf_i+0x132>
100160a6:	2204      	movs	r2, #4
100160a8:	6821      	ldr	r1, [r4, #0]
100160aa:	4391      	bics	r1, r2
100160ac:	6021      	str	r1, [r4, #0]
100160ae:	2d00      	cmp	r5, #0
100160b0:	d105      	bne.n	100160be <_printf_i+0x136>
100160b2:	9e04      	ldr	r6, [sp, #16]
100160b4:	2b00      	cmp	r3, #0
100160b6:	d011      	beq.n	100160dc <_printf_i+0x154>
100160b8:	e07b      	b.n	100161b2 <_printf_i+0x22a>
100160ba:	2d00      	cmp	r5, #0
100160bc:	d079      	beq.n	100161b2 <_printf_i+0x22a>
100160be:	9e04      	ldr	r6, [sp, #16]
100160c0:	0028      	movs	r0, r5
100160c2:	0039      	movs	r1, r7
100160c4:	f7fd f8b2 	bl	1001322c <__aeabi_uidivmod>
100160c8:	9b03      	ldr	r3, [sp, #12]
100160ca:	3e01      	subs	r6, #1
100160cc:	5c5b      	ldrb	r3, [r3, r1]
100160ce:	0028      	movs	r0, r5
100160d0:	7033      	strb	r3, [r6, #0]
100160d2:	0039      	movs	r1, r7
100160d4:	f7fd f824 	bl	10013120 <__aeabi_uidiv>
100160d8:	1e05      	subs	r5, r0, #0
100160da:	d1f1      	bne.n	100160c0 <_printf_i+0x138>
100160dc:	2f08      	cmp	r7, #8
100160de:	d109      	bne.n	100160f4 <_printf_i+0x16c>
100160e0:	6823      	ldr	r3, [r4, #0]
100160e2:	07db      	lsls	r3, r3, #31
100160e4:	d506      	bpl.n	100160f4 <_printf_i+0x16c>
100160e6:	6863      	ldr	r3, [r4, #4]
100160e8:	6922      	ldr	r2, [r4, #16]
100160ea:	4293      	cmp	r3, r2
100160ec:	dc02      	bgt.n	100160f4 <_printf_i+0x16c>
100160ee:	2330      	movs	r3, #48	; 0x30
100160f0:	3e01      	subs	r6, #1
100160f2:	7033      	strb	r3, [r6, #0]
100160f4:	9b04      	ldr	r3, [sp, #16]
100160f6:	1b9b      	subs	r3, r3, r6
100160f8:	6123      	str	r3, [r4, #16]
100160fa:	e02b      	b.n	10016154 <_printf_i+0x1cc>
100160fc:	6809      	ldr	r1, [r1, #0]
100160fe:	681a      	ldr	r2, [r3, #0]
10016100:	0608      	lsls	r0, r1, #24
10016102:	d407      	bmi.n	10016114 <_printf_i+0x18c>
10016104:	0649      	lsls	r1, r1, #25
10016106:	d505      	bpl.n	10016114 <_printf_i+0x18c>
10016108:	1d11      	adds	r1, r2, #4
1001610a:	6019      	str	r1, [r3, #0]
1001610c:	6813      	ldr	r3, [r2, #0]
1001610e:	8aa2      	ldrh	r2, [r4, #20]
10016110:	801a      	strh	r2, [r3, #0]
10016112:	e004      	b.n	1001611e <_printf_i+0x196>
10016114:	1d11      	adds	r1, r2, #4
10016116:	6019      	str	r1, [r3, #0]
10016118:	6813      	ldr	r3, [r2, #0]
1001611a:	6962      	ldr	r2, [r4, #20]
1001611c:	601a      	str	r2, [r3, #0]
1001611e:	2300      	movs	r3, #0
10016120:	9e04      	ldr	r6, [sp, #16]
10016122:	6123      	str	r3, [r4, #16]
10016124:	e016      	b.n	10016154 <_printf_i+0x1cc>
10016126:	681a      	ldr	r2, [r3, #0]
10016128:	1d11      	adds	r1, r2, #4
1001612a:	6019      	str	r1, [r3, #0]
1001612c:	6816      	ldr	r6, [r2, #0]
1001612e:	2100      	movs	r1, #0
10016130:	6862      	ldr	r2, [r4, #4]
10016132:	0030      	movs	r0, r6
10016134:	f000 f92a 	bl	1001638c <memchr>
10016138:	2800      	cmp	r0, #0
1001613a:	d001      	beq.n	10016140 <_printf_i+0x1b8>
1001613c:	1b80      	subs	r0, r0, r6
1001613e:	6060      	str	r0, [r4, #4]
10016140:	6863      	ldr	r3, [r4, #4]
10016142:	e003      	b.n	1001614c <_printf_i+0x1c4>
10016144:	0026      	movs	r6, r4
10016146:	3642      	adds	r6, #66	; 0x42
10016148:	7032      	strb	r2, [r6, #0]
1001614a:	2301      	movs	r3, #1
1001614c:	6123      	str	r3, [r4, #16]
1001614e:	2300      	movs	r3, #0
10016150:	9a04      	ldr	r2, [sp, #16]
10016152:	7013      	strb	r3, [r2, #0]
10016154:	9b07      	ldr	r3, [sp, #28]
10016156:	aa09      	add	r2, sp, #36	; 0x24
10016158:	9300      	str	r3, [sp, #0]
1001615a:	0021      	movs	r1, r4
1001615c:	9b06      	ldr	r3, [sp, #24]
1001615e:	9805      	ldr	r0, [sp, #20]
10016160:	f7ff fea4 	bl	10015eac <_printf_common>
10016164:	1c43      	adds	r3, r0, #1
10016166:	d102      	bne.n	1001616e <_printf_i+0x1e6>
10016168:	2001      	movs	r0, #1
1001616a:	4240      	negs	r0, r0
1001616c:	e027      	b.n	100161be <_printf_i+0x236>
1001616e:	6923      	ldr	r3, [r4, #16]
10016170:	0032      	movs	r2, r6
10016172:	9906      	ldr	r1, [sp, #24]
10016174:	9805      	ldr	r0, [sp, #20]
10016176:	9d07      	ldr	r5, [sp, #28]
10016178:	47a8      	blx	r5
1001617a:	1c43      	adds	r3, r0, #1
1001617c:	d0f4      	beq.n	10016168 <_printf_i+0x1e0>
1001617e:	6823      	ldr	r3, [r4, #0]
10016180:	2500      	movs	r5, #0
10016182:	079b      	lsls	r3, r3, #30
10016184:	d40f      	bmi.n	100161a6 <_printf_i+0x21e>
10016186:	9b09      	ldr	r3, [sp, #36]	; 0x24
10016188:	68e0      	ldr	r0, [r4, #12]
1001618a:	4298      	cmp	r0, r3
1001618c:	da17      	bge.n	100161be <_printf_i+0x236>
1001618e:	0018      	movs	r0, r3
10016190:	e015      	b.n	100161be <_printf_i+0x236>
10016192:	0022      	movs	r2, r4
10016194:	2301      	movs	r3, #1
10016196:	3219      	adds	r2, #25
10016198:	9906      	ldr	r1, [sp, #24]
1001619a:	9805      	ldr	r0, [sp, #20]
1001619c:	9e07      	ldr	r6, [sp, #28]
1001619e:	47b0      	blx	r6
100161a0:	1c43      	adds	r3, r0, #1
100161a2:	d0e1      	beq.n	10016168 <_printf_i+0x1e0>
100161a4:	3501      	adds	r5, #1
100161a6:	68e3      	ldr	r3, [r4, #12]
100161a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
100161aa:	1a9b      	subs	r3, r3, r2
100161ac:	429d      	cmp	r5, r3
100161ae:	dbf0      	blt.n	10016192 <_printf_i+0x20a>
100161b0:	e7e9      	b.n	10016186 <_printf_i+0x1fe>
100161b2:	0026      	movs	r6, r4
100161b4:	9b03      	ldr	r3, [sp, #12]
100161b6:	3642      	adds	r6, #66	; 0x42
100161b8:	781b      	ldrb	r3, [r3, #0]
100161ba:	7033      	strb	r3, [r6, #0]
100161bc:	e78e      	b.n	100160dc <_printf_i+0x154>
100161be:	b00b      	add	sp, #44	; 0x2c
100161c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
100161c2:	46c0      	nop			; (mov r8, r8)
100161c4:	10017965 	.word	0x10017965
100161c8:	10017976 	.word	0x10017976

100161cc <_putc_r>:
100161cc:	b570      	push	{r4, r5, r6, lr}
100161ce:	0006      	movs	r6, r0
100161d0:	000d      	movs	r5, r1
100161d2:	0014      	movs	r4, r2
100161d4:	2800      	cmp	r0, #0
100161d6:	d004      	beq.n	100161e2 <_putc_r+0x16>
100161d8:	6983      	ldr	r3, [r0, #24]
100161da:	2b00      	cmp	r3, #0
100161dc:	d101      	bne.n	100161e2 <_putc_r+0x16>
100161de:	f7ff fc29 	bl	10015a34 <__sinit>
100161e2:	4b12      	ldr	r3, [pc, #72]	; (1001622c <_putc_r+0x60>)
100161e4:	429c      	cmp	r4, r3
100161e6:	d101      	bne.n	100161ec <_putc_r+0x20>
100161e8:	6874      	ldr	r4, [r6, #4]
100161ea:	e008      	b.n	100161fe <_putc_r+0x32>
100161ec:	4b10      	ldr	r3, [pc, #64]	; (10016230 <_putc_r+0x64>)
100161ee:	429c      	cmp	r4, r3
100161f0:	d101      	bne.n	100161f6 <_putc_r+0x2a>
100161f2:	68b4      	ldr	r4, [r6, #8]
100161f4:	e003      	b.n	100161fe <_putc_r+0x32>
100161f6:	4b0f      	ldr	r3, [pc, #60]	; (10016234 <_putc_r+0x68>)
100161f8:	429c      	cmp	r4, r3
100161fa:	d100      	bne.n	100161fe <_putc_r+0x32>
100161fc:	68f4      	ldr	r4, [r6, #12]
100161fe:	68a3      	ldr	r3, [r4, #8]
10016200:	3b01      	subs	r3, #1
10016202:	60a3      	str	r3, [r4, #8]
10016204:	2b00      	cmp	r3, #0
10016206:	da05      	bge.n	10016214 <_putc_r+0x48>
10016208:	69a2      	ldr	r2, [r4, #24]
1001620a:	4293      	cmp	r3, r2
1001620c:	db08      	blt.n	10016220 <_putc_r+0x54>
1001620e:	b2eb      	uxtb	r3, r5
10016210:	2b0a      	cmp	r3, #10
10016212:	d005      	beq.n	10016220 <_putc_r+0x54>
10016214:	6823      	ldr	r3, [r4, #0]
10016216:	b2e8      	uxtb	r0, r5
10016218:	1c5a      	adds	r2, r3, #1
1001621a:	6022      	str	r2, [r4, #0]
1001621c:	701d      	strb	r5, [r3, #0]
1001621e:	e004      	b.n	1001622a <_putc_r+0x5e>
10016220:	0022      	movs	r2, r4
10016222:	0029      	movs	r1, r5
10016224:	0030      	movs	r0, r6
10016226:	f7ff fa43 	bl	100156b0 <__swbuf_r>
1001622a:	bd70      	pop	{r4, r5, r6, pc}
1001622c:	100178f4 	.word	0x100178f4
10016230:	10017914 	.word	0x10017914
10016234:	10017934 	.word	0x10017934

10016238 <__sread>:
10016238:	b570      	push	{r4, r5, r6, lr}
1001623a:	000c      	movs	r4, r1
1001623c:	250e      	movs	r5, #14
1001623e:	5f49      	ldrsh	r1, [r1, r5]
10016240:	f000 f8b0 	bl	100163a4 <_read_r>
10016244:	2800      	cmp	r0, #0
10016246:	db03      	blt.n	10016250 <__sread+0x18>
10016248:	6d63      	ldr	r3, [r4, #84]	; 0x54
1001624a:	181b      	adds	r3, r3, r0
1001624c:	6563      	str	r3, [r4, #84]	; 0x54
1001624e:	e003      	b.n	10016258 <__sread+0x20>
10016250:	89a2      	ldrh	r2, [r4, #12]
10016252:	4b02      	ldr	r3, [pc, #8]	; (1001625c <__sread+0x24>)
10016254:	4013      	ands	r3, r2
10016256:	81a3      	strh	r3, [r4, #12]
10016258:	bd70      	pop	{r4, r5, r6, pc}
1001625a:	46c0      	nop			; (mov r8, r8)
1001625c:	ffffefff 	.word	0xffffefff

10016260 <__swrite>:
10016260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10016262:	001f      	movs	r7, r3
10016264:	898b      	ldrh	r3, [r1, #12]
10016266:	0005      	movs	r5, r0
10016268:	000c      	movs	r4, r1
1001626a:	0016      	movs	r6, r2
1001626c:	05db      	lsls	r3, r3, #23
1001626e:	d505      	bpl.n	1001627c <__swrite+0x1c>
10016270:	230e      	movs	r3, #14
10016272:	5ec9      	ldrsh	r1, [r1, r3]
10016274:	2200      	movs	r2, #0
10016276:	2302      	movs	r3, #2
10016278:	f000 f874 	bl	10016364 <_lseek_r>
1001627c:	89a2      	ldrh	r2, [r4, #12]
1001627e:	4b05      	ldr	r3, [pc, #20]	; (10016294 <__swrite+0x34>)
10016280:	0028      	movs	r0, r5
10016282:	4013      	ands	r3, r2
10016284:	81a3      	strh	r3, [r4, #12]
10016286:	0032      	movs	r2, r6
10016288:	230e      	movs	r3, #14
1001628a:	5ee1      	ldrsh	r1, [r4, r3]
1001628c:	003b      	movs	r3, r7
1001628e:	f000 f81f 	bl	100162d0 <_write_r>
10016292:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10016294:	ffffefff 	.word	0xffffefff

10016298 <__sseek>:
10016298:	b570      	push	{r4, r5, r6, lr}
1001629a:	000c      	movs	r4, r1
1001629c:	250e      	movs	r5, #14
1001629e:	5f49      	ldrsh	r1, [r1, r5]
100162a0:	f000 f860 	bl	10016364 <_lseek_r>
100162a4:	89a3      	ldrh	r3, [r4, #12]
100162a6:	1c42      	adds	r2, r0, #1
100162a8:	d103      	bne.n	100162b2 <__sseek+0x1a>
100162aa:	4a05      	ldr	r2, [pc, #20]	; (100162c0 <__sseek+0x28>)
100162ac:	4013      	ands	r3, r2
100162ae:	81a3      	strh	r3, [r4, #12]
100162b0:	e004      	b.n	100162bc <__sseek+0x24>
100162b2:	2280      	movs	r2, #128	; 0x80
100162b4:	0152      	lsls	r2, r2, #5
100162b6:	4313      	orrs	r3, r2
100162b8:	81a3      	strh	r3, [r4, #12]
100162ba:	6560      	str	r0, [r4, #84]	; 0x54
100162bc:	bd70      	pop	{r4, r5, r6, pc}
100162be:	46c0      	nop			; (mov r8, r8)
100162c0:	ffffefff 	.word	0xffffefff

100162c4 <__sclose>:
100162c4:	b510      	push	{r4, lr}
100162c6:	230e      	movs	r3, #14
100162c8:	5ec9      	ldrsh	r1, [r1, r3]
100162ca:	f000 f815 	bl	100162f8 <_close_r>
100162ce:	bd10      	pop	{r4, pc}

100162d0 <_write_r>:
100162d0:	b570      	push	{r4, r5, r6, lr}
100162d2:	0005      	movs	r5, r0
100162d4:	0008      	movs	r0, r1
100162d6:	0011      	movs	r1, r2
100162d8:	2200      	movs	r2, #0
100162da:	4c06      	ldr	r4, [pc, #24]	; (100162f4 <_write_r+0x24>)
100162dc:	6022      	str	r2, [r4, #0]
100162de:	001a      	movs	r2, r3
100162e0:	f7f7 fc98 	bl	1000dc14 <_write>
100162e4:	1c43      	adds	r3, r0, #1
100162e6:	d103      	bne.n	100162f0 <_write_r+0x20>
100162e8:	6823      	ldr	r3, [r4, #0]
100162ea:	2b00      	cmp	r3, #0
100162ec:	d000      	beq.n	100162f0 <_write_r+0x20>
100162ee:	602b      	str	r3, [r5, #0]
100162f0:	bd70      	pop	{r4, r5, r6, pc}
100162f2:	46c0      	nop			; (mov r8, r8)
100162f4:	1001a944 	.word	0x1001a944

100162f8 <_close_r>:
100162f8:	2300      	movs	r3, #0
100162fa:	b570      	push	{r4, r5, r6, lr}
100162fc:	4c06      	ldr	r4, [pc, #24]	; (10016318 <_close_r+0x20>)
100162fe:	0005      	movs	r5, r0
10016300:	0008      	movs	r0, r1
10016302:	6023      	str	r3, [r4, #0]
10016304:	f7f2 fc10 	bl	10008b28 <_close>
10016308:	1c43      	adds	r3, r0, #1
1001630a:	d103      	bne.n	10016314 <_close_r+0x1c>
1001630c:	6823      	ldr	r3, [r4, #0]
1001630e:	2b00      	cmp	r3, #0
10016310:	d000      	beq.n	10016314 <_close_r+0x1c>
10016312:	602b      	str	r3, [r5, #0]
10016314:	bd70      	pop	{r4, r5, r6, pc}
10016316:	46c0      	nop			; (mov r8, r8)
10016318:	1001a944 	.word	0x1001a944

1001631c <_fstat_r>:
1001631c:	2300      	movs	r3, #0
1001631e:	b570      	push	{r4, r5, r6, lr}
10016320:	4c06      	ldr	r4, [pc, #24]	; (1001633c <_fstat_r+0x20>)
10016322:	0005      	movs	r5, r0
10016324:	0008      	movs	r0, r1
10016326:	0011      	movs	r1, r2
10016328:	6023      	str	r3, [r4, #0]
1001632a:	f7f2 fc01 	bl	10008b30 <_fstat>
1001632e:	1c43      	adds	r3, r0, #1
10016330:	d103      	bne.n	1001633a <_fstat_r+0x1e>
10016332:	6823      	ldr	r3, [r4, #0]
10016334:	2b00      	cmp	r3, #0
10016336:	d000      	beq.n	1001633a <_fstat_r+0x1e>
10016338:	602b      	str	r3, [r5, #0]
1001633a:	bd70      	pop	{r4, r5, r6, pc}
1001633c:	1001a944 	.word	0x1001a944

10016340 <_isatty_r>:
10016340:	2300      	movs	r3, #0
10016342:	b570      	push	{r4, r5, r6, lr}
10016344:	4c06      	ldr	r4, [pc, #24]	; (10016360 <_isatty_r+0x20>)
10016346:	0005      	movs	r5, r0
10016348:	0008      	movs	r0, r1
1001634a:	6023      	str	r3, [r4, #0]
1001634c:	f7f2 fbf6 	bl	10008b3c <_isatty>
10016350:	1c43      	adds	r3, r0, #1
10016352:	d103      	bne.n	1001635c <_isatty_r+0x1c>
10016354:	6823      	ldr	r3, [r4, #0]
10016356:	2b00      	cmp	r3, #0
10016358:	d000      	beq.n	1001635c <_isatty_r+0x1c>
1001635a:	602b      	str	r3, [r5, #0]
1001635c:	bd70      	pop	{r4, r5, r6, pc}
1001635e:	46c0      	nop			; (mov r8, r8)
10016360:	1001a944 	.word	0x1001a944

10016364 <_lseek_r>:
10016364:	b570      	push	{r4, r5, r6, lr}
10016366:	0005      	movs	r5, r0
10016368:	0008      	movs	r0, r1
1001636a:	0011      	movs	r1, r2
1001636c:	2200      	movs	r2, #0
1001636e:	4c06      	ldr	r4, [pc, #24]	; (10016388 <_lseek_r+0x24>)
10016370:	6022      	str	r2, [r4, #0]
10016372:	001a      	movs	r2, r3
10016374:	f7f2 fbe4 	bl	10008b40 <_lseek>
10016378:	1c43      	adds	r3, r0, #1
1001637a:	d103      	bne.n	10016384 <_lseek_r+0x20>
1001637c:	6823      	ldr	r3, [r4, #0]
1001637e:	2b00      	cmp	r3, #0
10016380:	d000      	beq.n	10016384 <_lseek_r+0x20>
10016382:	602b      	str	r3, [r5, #0]
10016384:	bd70      	pop	{r4, r5, r6, pc}
10016386:	46c0      	nop			; (mov r8, r8)
10016388:	1001a944 	.word	0x1001a944

1001638c <memchr>:
1001638c:	b2c9      	uxtb	r1, r1
1001638e:	1882      	adds	r2, r0, r2
10016390:	4290      	cmp	r0, r2
10016392:	d004      	beq.n	1001639e <memchr+0x12>
10016394:	7803      	ldrb	r3, [r0, #0]
10016396:	428b      	cmp	r3, r1
10016398:	d002      	beq.n	100163a0 <memchr+0x14>
1001639a:	3001      	adds	r0, #1
1001639c:	e7f8      	b.n	10016390 <memchr+0x4>
1001639e:	2000      	movs	r0, #0
100163a0:	4770      	bx	lr
	...

100163a4 <_read_r>:
100163a4:	b570      	push	{r4, r5, r6, lr}
100163a6:	0005      	movs	r5, r0
100163a8:	0008      	movs	r0, r1
100163aa:	0011      	movs	r1, r2
100163ac:	2200      	movs	r2, #0
100163ae:	4c06      	ldr	r4, [pc, #24]	; (100163c8 <_read_r+0x24>)
100163b0:	6022      	str	r2, [r4, #0]
100163b2:	001a      	movs	r2, r3
100163b4:	f7f7 fc0e 	bl	1000dbd4 <_read>
100163b8:	1c43      	adds	r3, r0, #1
100163ba:	d103      	bne.n	100163c4 <_read_r+0x20>
100163bc:	6823      	ldr	r3, [r4, #0]
100163be:	2b00      	cmp	r3, #0
100163c0:	d000      	beq.n	100163c4 <_read_r+0x20>
100163c2:	602b      	str	r3, [r5, #0]
100163c4:	bd70      	pop	{r4, r5, r6, pc}
100163c6:	46c0      	nop			; (mov r8, r8)
100163c8:	1001a944 	.word	0x1001a944
100163cc:	00000d0a 	.word	0x00000d0a
100163d0:	000003e8 	.word	0x000003e8

100163d4 <test>:
100163d4:	00000083 00004000 00000200 00c800c8     .....@..........
100163e4:	41a00000 42700000 3f000000 3e666666     ...A..pB...?fff>
100163f4:	3f2ccccd 3f000000 3f000000 0000000a     ..,?...?...?....
10016404:	72617453 676e6974 61694220 6f4c2073     Starting Bias Lo
10016414:	5220706f 73646165 00000000 706d6153     op Reads....Samp
10016424:	3a73656c 0a642520 00000000 65636341     les: %d.....Acce
10016434:	666f206c 74657366 74616420 57482061     l offset data HW
10016444:	62205453 253d7469 25203a64 66342e37     ST bit=%d: %7.4f
10016454:	2e372520 25206634 66342e37 00000a0d      %7.4f %7.4f....
10016464:	6f727947 66666f20 20746573 61746164     Gyro offset data
10016474:	53574820 69622054 64253d74 3725203a      HWST bit=%d: %7
10016484:	2066342e 342e3725 37252066 0d66342e     .4f %7.4f %7.4f.
10016494:	0000000a 78352325 2325203a 0a0d7835     ....%#5x: %#5x..
100164a4:	00000000 706d6f43 20737361 20746f6e     ....Compass not 
100164b4:	6e756f66 00002e64 72617453 676e6974     found...Starting
100164c4:	55504d20 30303536 53574820 000d2154      MPU6500 HWST!..
100164d4:	72746552 69766569 4220676e 65736169     Retrieving Biase
100164e4:	00000d73 72746552 69766569 4220676e     s...Retrieving B
100164f4:	65736169 72452073 20726f72 6f70202d     iases Error - po
10016504:	62697373 4920656c 65204332 726f7272     ssible I2C error
10016514:	00000000 72746552 69766569 5320676e     ....Retrieving S
10016524:	69422054 73657361 00000000 72746552     T Biases....Retr
10016534:	69766569 5320676e 69422054 73657361     ieving ST Biases
10016544:	72724520 2d20726f 736f7020 6c626973      Error - possibl
10016554:	32492065 72652043 00726f72 64616552     e I2C error.Read
10016564:	20676e69 2050544f 69676552 72657473     ing OTP Register
10016574:	72724520 002e726f 65636341 544f206c      Error..Accel OT
10016584:	64253a50 6425202c 6425202c 0000000a     P:%d, %d, %d....
10016594:	45434341 52433a4c 52455449 41204149     ACCEL:CRITERIA A
100165a4:	00000000 73616942 6968535f 253d7466     ....Bias_Shift=%
100165b4:	66342e37 6942202c 525f7361 253d6765     7.4f, Bias_Reg=%
100165c4:	66342e37 6942202c 485f7361 3d545357     7.4f, Bias_HWST=
100165d4:	342e3725 000a0d66 2050544f 756c6176     %7.4f...OTP valu
100165e4:	25203a65 66342e37 00000a0d 69746172     e: %7.4f....rati
100165f4:	37253d6f 2c66342e 72687420 6f687365     o=%7.4f, thresho
10016604:	253d646c 66342e37 00000a0d 45434341     ld=%7.4f....ACCE
10016614:	6146204c 41206c69 20736978 6425203d     L Fail Axis = %d
10016624:	0000000a 45434341 52433a4c 52455449     ....ACCEL:CRITER
10016634:	42204149 0000000d 206e694d 203a474d     IA B....Min MG: 
10016644:	342e3725 000a0d66 2078614d 203a474d     %7.4f...Max MG: 
10016654:	342e3725 000a0d66 73616942 6968735f     %7.4f...Bias_shi
10016664:	253d7466 66342e37 7473202c 2e37253d     ft=%7.4f, st=%7.
10016674:	202c6634 3d676572 342e3725 00000a66     4f, reg=%7.4f...
10016684:	65636341 4146206c 61204c49 3a736978     Accel FAIL axis:
10016694:	3c206425 3232203d 20676d35 3e20726f     %d <= 225mg or >
100166a4:	3736203d 0a676d35 00000000 65636341     = 675mg.....Acce
100166b4:	52433a6c 52455449 43204149 6962203a     l:CRITERIA C: bi
100166c4:	6c207361 20737365 6e616874 2e372520     as less than %7.
100166d4:	000a6634 4c494146 203a4445 65636341     4f..FAILED: Acce
100166e4:	7861206c 253a7369 203d2064 20646c25     l axis:%d = %ld 
100166f4:	3035203e 0a676d30 00000000 65636341     > 500mg.....Acce
10016704:	6553206c 5420666c 20747365 75736552     l Self Test Resu
10016714:	3a73746c 0a642520 00000000 6f727947     lts: %d.....Gyro
10016724:	50544f20 2c64253a 2c642520 0d642520      OTP:%d, %d, %d.
10016734:	0000000a 4f525947 4952433a 49524554     ....GYRO:CRITERI
10016744:	00412041 6f727947 69614620 7841206c     A A.Gyro Fail Ax
10016754:	3d207369 0a642520 00000000 4f525947     is = %d.....GYRO
10016764:	4952433a 49524554 0d422041 00000000     :CRITERIA B.....
10016774:	2078614d 3a535044 2e372520 0a0d6634     Max DPS: %7.4f..
10016784:	00000000 4f525947 49414620 7861204c     ....GYRO FAIL ax
10016794:	253a7369 72672064 65746165 68742072     is:%d greater th
100167a4:	36206e61 73706430 0000000a 6f727947     an 60dps....Gyro
100167b4:	4952433a 49524554 3a432041 61696220     :CRITERIA C: bia
100167c4:	656c2073 74207373 206e6168 342e3725     s less than %7.4
100167d4:	00000a66 4c494146 203a4445 6f727947     f...FAILED: Gyro
100167e4:	69786120 64253a73 25203d20 3e20646c      axis:%d = %ld >
100167f4:	64303220 000a7370 6f727947 6c655320      20dps..Gyro Sel
10016804:	65542066 52207473 6c757365 203a7374     f Test Results: 
10016814:	000a6425 706d6f43 20737361 666c6553     %d..Compass Self
10016824:	73655420 65522074 746c7573 25203a73      Test Results: %
10016834:	00000a64 74697845 20676e69 54535748     d...Exiting HWST
10016844:	00000000                                ....

10016848 <hw>:
10016848:	04000069 01410080 01000000 00001333     i.....A.....3...

10016858 <reg>:
10016858:	0c1a1975 1c1b236a 201f1e1d 3b437472     u...j#..... rtC;
10016868:	3a393841 376c6b69 6d24776f 2625706e     A89:ikl7ow$mnp%&
10016878:	2a292827 67646334 00000049 006ccd4c     '()*4cdgI...L.l.
10016888:	002cc90c 00765636 00664626 c4abf2fe     ..,.6Vv.&Ff.....
10016898:	dfdff1aa dfdfafbb 8db3aab8 350d98b4     ...............5
100168a8:	0000005d aaaaaab8 c5c388b0 000000c7     ]...............
100168b8:	f3b9b1d8 b691a38b 00d9b409 f3b9b1da     ................
100168c8:	b691a38b 00dab4da 6e6f6420 00002165     ........ done!..
100168d8:	3a4f2f54 46464f20 00000000 736d735b     T/O: OFF....[sms
100168e8:	656c625f 776f705f 645f7265 5d6e776f     _ble_power_down]
100168f8:	00000000 3a4f2f54 30303520 736d2030     ....T/O: 5000 ms
10016908:	00000000 736d735b 656c625f 6961705f     ....[sms_ble_pai
10016918:	5f646572 005d6e66 736d735b 656c625f     red_fn].[sms_ble
10016928:	7664615f 69747265 095d6573 65766441     _advertise].Adve
10016938:	73697472 6e656d65 61642074 73206174     rtisement data s
10016948:	66207465 656c6961 00002164 736d735b     et failed!..[sms
10016958:	7265735f 65636976 7664615f 69747265     _service_adverti
10016968:	095d6573 20454c42 65766441 73697472     se].BLE Advertis
10016978:	6e656d65 74732074 20747261 6c696166     ement start fail
10016988:	203a6465 73616572 30206e6f 00782578     ed: reason 0x%x.
10016998:	20642520 454e4f47 0000203f 3a4f2f54      %d GONE? ..T/O:
100169a8:	6d303220 00000073 49544f4e 41434946      20ms...NOTIFICA
100169b8:	4e4f4954 52524520 2121524f 00000000     TION ERROR!!....

100169c8 <sms_ble_gap_cb>:
	...
100169d4:	1000a6b9 00000000 1000a6d1 1000a805     ................
	...
100169ec:	1000a725 1000a521 00000000 00000000     %...!...........
	...

10016a14 <sms_ble_gatt_server_cb>:
10016a14:	1000a53d 1000a5b1 00000000 00000000     =...............
	...
10016a3c:	736d735b 7475625f 5f6e6f74 666e6f63     [sms_button_conf
10016a4c:	72756769 50095d65 6c626f72 77206d65     igure].Problem w
10016a5c:	656c6968 74657320 676e6974 20707520     hile setting up 
10016a6c:	74747562 00316e6f 736d735b 7475625f     button1.[sms_but
10016a7c:	5f6e6f74 666e6f63 72756769 50095d65     ton_configure].P
10016a8c:	6c626f72 77206d65 656c6968 74657320     roblem while set
10016a9c:	676e6974 20707520 414c5058 44454e49     ting up XPLAINED
10016aac:	65737520 75622072 6e6f7474 00000000      user button....
10016abc:	736d735b 7475625f 5f6e6f74 2d5d6e66     [sms_button_fn]-
10016acc:	00000030 736d735b 7475625f 5f6e6f74     0...[sms_button_
10016adc:	2d5d6e66 00000031 736d735b 7475625f     fn]-1...[sms_but
10016aec:	5f6e6f74 69666564 735f656e 69767265     ton_define_servi
10016afc:	5d736563 72655309 65636976 65642073     ces].Services de
10016b0c:	696e6966 6620676e 656c6961 72202c64     fining failed, r
10016b1c:	6f736165 7830206e 00007825 626f7250     eason 0x%x..Prob
10016b2c:	206d656c 6c696877 65732065 6e697474     lem while settin
10016b3c:	70672067 70206f69 00006e69 736d735b     g gpio pin..[sms
10016b4c:	756d695f 6e6f635f 75676966 675f6572     _imu_configure_g
10016b5c:	5d6f6970 6f725009 6d656c62 69687720     pio].Problem whi
10016b6c:	7320656c 69747465 7520676e 4d492070     le setting up IM
10016b7c:	52442055 70205944 00006e69 736d735b     U DRDY pin..[sms
10016b8c:	75706d5f 6665645f 5f656e69 76726573     _mpu_define_serv
10016b9c:	73656369 6553095d 63697672 64207365     ices].Services d
10016bac:	6e696665 20676e69 6c696166 202c6465     efining failed, 
10016bbc:	73616572 30206e6f 00782578 736d735b     reason 0x%x.[sms
10016bcc:	6572705f 72757373 65645f65 656e6966     _pressure_define
10016bdc:	7265735f 65636976 53095d73 69767265     _services].Servi
10016bec:	20736563 69666564 676e696e 69616620     ces defining fai
10016bfc:	2c64656c 61657220 206e6f73 78257830     led, reason 0x%x
10016c0c:	00000000 736d735b 6175645f 6d69746c     ....[sms_dualtim
10016c1c:	5f317265 005d6e66 736d735b 6175645f     er1_fn].[sms_dua
10016c2c:	6d69746c 5f327265 005d6e66 1000cbf4     ltimer2_fn].....
10016c3c:	1000cc02 1000cc10 1000cc1e 1000cc2c     ............,...
10016c4c:	1000cc3a 1000cc48 1000cc58 1000cc68     :...H...X...h...
10016c5c:	1000cc78 1000cc88 1000cc98 1000cca8     x...............
10016c6c:	1000ccb8 1000ccc8 1000ccd8 1000cce8     ................
10016c7c:	1000ccf8 1000cd08 1000cd18 1000cd28     ............(...
10016c8c:	1000cd38 1000cd48 1000cd58 1000cd68     8...H...X...h...
10016c9c:	1000cd78 1000cd88 1000cd98 1000cda6     x...............
10016cac:	1000cdb4 1000cdc2 1000cdd0 1000cdde     ................
10016cbc:	1000cdec 1000cdfa 1000ce08 1000ce18     ................
10016ccc:	1000ce28 1000ce38 1000ce48 1000ce58     (...8...H...X...
10016cdc:	1000ce68 1000ce78 1000ce88 1000ce98     h...x...........
10016cec:	1000cea8 1000ceb8 1000cec8 1000ced8     ................
10016cfc:	1000cee8 1000cef8 1000cf08 1000cf16     ................
10016d0c:	1000cf24 1000cf50 1000cf5e 1000cf6c     $...P...^...l...
10016d1c:	1000cf7a 1000cf88 1000cf96 1000cfa4     z...............
10016d2c:	1000cfb2 1000cfc0 1000cfce 1000cfdc     ................
10016d3c:	1000cfea 1000cff8 1000d006 1000d014     ................
10016d4c:	1000d022 1000d030 1000d03e 1000d04c     "...0...>...L...
10016d5c:	1000d05a 1000d068 1000d076 1000d084     Z...h...v.......
10016d6c:	1000d092 1000d0a0 1000d0ae 1000d0bc     ................
10016d7c:	1000d0ca 1000d0d8 1000d0e6 1000d0f4     ................
10016d8c:	1000d102 1000d110 1000d11e 1000d12c     ............,...
10016d9c:	1000d13a 1000d148 1000d156 1000d164     :...H...V...d...
10016dac:	1000d172 1000d180 1000d18e 1000d19c     r...............
10016dbc:	1000d1aa 1000d1b8 1000d1c6 1000d1d4     ................
10016dcc:	1000d1e2 1000d1f0 1000d1fe 1000d20c     ................
10016ddc:	1000d21a 1000d228 1000d236 1000d2d0     ....(...6.......
10016dec:	1000d2f8 1000d320 1000d348 1000d588     .... ...H.......
10016dfc:	1000d378 1000d390 1000d408 1000d420     x........... ...
10016e0c:	1000d3a8 1000d3c0 1000d3d8 1000d3f0     ................
10016e1c:	1000d438 1000d6fc 1000d6fc 1000d6fc     8...............
10016e2c:	1000d6fc 1000d6fc 1000d6fc 1000d6fc     ................
10016e3c:	1000d6fc 1000d4e0 1000d4f8 1000d510     ................
10016e4c:	1000d59e 1000d468 1000d6fc 1000d6fc     ....h...........
10016e5c:	1000d6fc 1000d6fc 1000d6fc 1000d6fc     ................
10016e6c:	1000d528 1000d540 1000d558 1000d570     (...@...X...p...
10016e7c:	1000d6fc 1000d6b4 1000d6cc 1000d6fc     ................
10016e8c:	1000d6fc 1000d5ca 1000d5e0 1000d5f6     ................
10016e9c:	1000d60c 1000d6fc 1000d6fc 1000d6fc     ................
10016eac:	1000d6fc 1000d6fc 1000d6fc 1000d6fc     ................
10016ebc:	1000d6fc 1000d2bc 1000d2e4 1000d30c     ................
10016ecc:	1000d334 1000d360 1000d450 1000d480     4...`...P.......
10016edc:	1000d498 1000d4b0 1000d4c8 1000d5b4     ................
10016eec:	1000d622 1000d69c 1000d6e4 1000dd4c     "...........L...
10016efc:	1000dd4e 1000dd34 1000dd34 1000dd34     N...4...4...4...
10016f0c:	1000dd4c 1000dd34 1000dd34 1000e592     L...4...4.......
10016f1c:	1000e606 1000e57a 1000e60c 1000e580     ....z...........
10016f2c:	1000e586 1000e58c 1000ec2c 1000ec2c     ........,...,...
10016f3c:	1000ec2c 1000ec2c 1000ec2c 1000ec2c     ,...,...,...,...
10016f4c:	1000ec2c 1000ec2c 1000ec2c 1000ec2c     ,...,...,...,...
10016f5c:	1000ec2c 1000ec2c 1000ec2c 1000ec2c     ,...,...,...,...
10016f6c:	1000ec2c 1000ec2c 1000ec2c 1000ec2c     ,...,...,...,...
10016f7c:	1000ec2c 1000ec4a 1000ec4a 1000ec4a     ,...J...J...J...
10016f8c:	1000ec4a 1000ec4a 1000ec4a 1000ec4a     J...J...J...J...
10016f9c:	1000ec4a 1000ec4a 1000ec4a 1000ec6c     J...J...J...l...
10016fac:	1000ec6c 1000ec6c 1000ec6c 1000ec6c     l...l...l...l...
10016fbc:	1000ec6c 1000ec6c 1000ec6c 1000ec6c     l...l...l...l...
10016fcc:	1000ec6c 1000ec8e 1000ec8e 1000ec8e     l...............
10016fdc:	1000ec8e 1000ec8e 1000ec8e 1000eca8     ................
10016fec:	1000eca8 1000eca8 1000eca8 1000eca8     ................
10016ffc:	1000eca8 1000eca8 1000eca8 1000eca8     ................
1001700c:	1000ecc2 1000ecc2 1000ece4 1000ece4     ................
1001701c:	1000ecfe 1000ece4 34333231 00003635     ........123456..
1001702c:	efcdab00 00efcdab                       ........

10017034 <ble_mgr_gatt_server_handle>:
	...
1001704c:	1000dc69 1000dccd 1000dc6d 00000000     i.......m.......
1001705c:	6e616353 676e696e 61662020 64656c69     Scanning  failed
1001706c:	00000000 65766441 73697472 20676e69     ....Advertising 
1001707c:	6c696166 00006465 2055544d 6e616843     failed..MTU Chan
1001708c:	46206567 656c6961 43202c64 656e6e6f     ge Failed, Conne
1001709c:	6f697463 6148206e 656c646e 2c64253a     ction Handle:%d,
100170ac:	65704f20 69746172 253a6e6f 00000064      Operation:%d...
100170bc:	69766544 64206563 6f637369 63656e6e     Device disconnec
100170cc:	20646574 73616552 303a6e6f 32302578     ted Reason:0x%02
100170dc:	61482078 656c646e 2578303d 00000078     x Handle=0x%x...
100170ec:	72636e45 69747079 66206e6f 656c6961     Encryption faile
100170fc:	00000064 72636e45 69747079 63206e6f     d...Encryption c
1001710c:	6c706d6f 64657465 63757320 73736563     ompleted success
1001711c:	6c6c7566 00000079 20454c42 69766544     fully...BLE Devi
1001712c:	6e206563 6620746f 646e756f 636e6520     ce not found enc
1001713c:	74707972 206e6f69 6f666e69 00000000     ryption info....
1001714c:	6f666e49 78616d3a 6d756d69 2e6f6e20     Info:maximum no.
1001715c:	7320666f 206e6163 69766564 72206563     of scan device r
1001716c:	68636165 2e2e6465 6f74532e 6e697070     eached...Stoppin
1001717c:	63532067 00006e61 6c696146 74206465     g Scan..Failed t
1001718c:	7473206f 7320706f 6e6e6163 00676e69     o stop scanning.
1001719c:	72696150 20676e69 6c696166 2e2e6465     Pairing failed..
100171ac:	7369442e 6e6e6f63 69746365 0000676e     .Disconnecting..
100171bc:	63736944 656e6e6f 52207463 65757165     Disconnect Reque
100171cc:	46207473 656c6961 00000064 72696150     st Failed...Pair
100171dc:	20676e69 636f7270 72756465 6f632065     ing procedure co
100171ec:	656c706d 20646574 63637573 66737365     mpleted successf
100171fc:	796c6c75 00000000 20454c42 69766544     ully....BLE Devi
1001720c:	6e206563 6620746f 646e756f 206f7420     ce not found to 
1001721c:	726f7473 68742065 61702065 6e697269     store the pairin
1001722c:	6e692067 00006f66 72636e45 69747079     g info..Encrypti
1001723c:	4e206e6f 7320746f 74726174 00006465     on Not started..
1001724c:	76616c53 65532065 69727563 52207974     Slave Security R
1001725c:	2d207165 74754120 746e6568 74616369     eq - Authenticat
1001726c:	206e6f69 6c696146 00006465 72696150     ion Failed..Pair
1001727c:	71655220 74736575 41202d20 65687475      Request - Authe
1001728c:	6369746e 6f697461 6146206e 64656c69     ntication Failed
1001729c:	00000000 65746e45 68742072 61502065     ....Enter the Pa
100172ac:	656b7373 2d362879 69676944 69202974     sskey(6-Digit) i
100172bc:	6554206e 6e696d72 003a6c61 206e6950     n Terminal:.Pin 
100172cc:	656d6954 0074756f 63736944 656e6e6f     Timeout.Disconne
100172dc:	6e697463 2e2e2067 0000002e 61656c50     cting ......Plea
100172ec:	45206573 7265746e 65687420 6c6f6620     se Enter the fol
100172fc:	69776f6c 5020676e 2d737361 65646f63     lowing Pass-code
1001730c:	206e6f28 6568746f 65442072 65636976     (on other Device
1001731c:	00003a29 72696150 79656b2d 70657220     ):..Pair-key rep
1001732c:	6620796c 656c6961 00000064 20424f4f     ly failed...OOB 
1001733c:	74616546 20657275 20746f4e 70707573     Feature Not supp
1001734c:	6574726f 00000064 65746e45 20646572     orted...Entered 
1001735c:	73736150 646f632d 00003a65 72696150     Pass-code:..Pair
1001736c:	20676e69 6f666e69 74616d72 206e6f69     ing information 
1001737c:	7020666f 20726565 69766564 69206563     of peer device i
1001738c:	6f6e2073 76612074 616c6961 2e656c62     s not available.
1001739c:	00000000 61656c50 75206573 6961706e     ....Please unpai
100173ac:	68742072 65642065 65636976 6f726620     r the device fro
100173bc:	6570206d 64207265 63697665 6f6d2865     m peer device(mo
100173cc:	656c6962 65732029 6e697474 6d207367     bile) settings m
100173dc:	20756e65 20646e61 72617473 61702074     enu and start pa
100173ec:	6e697269 67612067 006e6961 72636e45     iring again.Encr
100173fc:	69747079 52206e6f 65757165 52207473     yption Request R
1001740c:	796c7065 69614620 0064656c 656c625b     eply Failed.[ble
1001741c:	696e695f 09095d74 424d4153 49203131     _init]..SAMB11 I
1001742c:	6974696e 7a696c61 6f697461 6166206e     nitialization fa
1001743c:	64656c69 00000000 656c625b 696e695f     iled....[ble_ini
1001744c:	09095d74 61656c50 63206573 6b636568     t]..Please check
1001745c:	65687420 776f7020 61207265 6320646e      the power and c
1001746c:	656e6e6f 6f697463 202f206e 64726168     onnection / hard
1001747c:	65726177 6e6f6320 7463656e 0000726f     ware connector..
1001748c:	52424153 4d532d65 00000053 69766544     SABRe-SMS...Devi
1001749c:	6e206563 20656d61 20746573 6c696166     ce name set fail
100174ac:	00006465 656c625b 7465735f 7665645f     ed..[ble_set_dev
100174bc:	6e6f635f 5d676966 44420909 64646120     _config]..BD add
100174cc:	73736572 74656720 69616620 0064656c     ress get failed.
100174dc:	656c625b 7465735f 7665645f 6e6f635f     [ble_set_dev_con
100174ec:	5d676966 74655309 454c4220 76654420     fig].Set BLE Dev
100174fc:	20656369 666e6f63 72756769 6f697461     ice configuratio
1001750c:	6166206e 64656c69 00000000 656c625b     n failed....[ble
1001751c:	7465735f 7665645f 6e6f635f 5d676966     _set_dev_config]
1001752c:	74655309 454c4220 76654420 20656369     .Set BLE Device 
1001753c:	72646441 20737365 6c696166 00006465     Address failed..
1001754c:	6e616353 676e696e 502e2e2e 7361656c     Scanning...Pleas
1001755c:	61772065 2e2e7469 0000002e 76616c53     e wait......Slav
1001756c:	65732065 69727563 72207974 65757165     e security reque
1001757c:	66207473 656c6961 00000064 6e6e6f43     st failed...Conn
1001758c:	65746365 6f742064 65657020 65642072     ected to peer de
1001759c:	65636976 74697720 64612068 73657264     vice with addres
100175ac:	78302073 78323025 78323025 78323025     s 0x%02x%02x%02x
100175bc:	78323025 78323025 78323025 00000000     %02x%02x%02x....
100175cc:	6e6e6f43 69746365 48206e6f 6c646e61     Connection Handl
100175dc:	64252065 00000000 6f736552 6e69766c     e %d....Resolvin
100175ec:	61522067 6d6f646e 64646120 73736572     g Random address
100175fc:	69616620 2a64656c 0000002a 2078614d      failed**...Max 
1001760c:	626d756e 6f207265 6f632066 63656e6e     number of connec
1001761c:	6e6f6974 61657220 64656863 6425203a     tion reached: %d
1001762c:	3d3d3d20 7369443e 6e6e6f63 69746365      ===>Disconnecti
1001763c:	2e2e676e 0000002e 69766544 43206563     ng......Device C
1001764c:	656e6e6f 6f697463 6146206e 64656c69     onnection Failed
1001765c:	53202d20 75746174 25203a73 00000064      - Status: %d...
1001766c:	5a2d571c 00002dbe 20454c42 65766441     .W-Z.-..BLE Adve
1001767c:	73697472 6e656d65 61642074 73206174     rtisement data s
1001768c:	66207465 656c6961 00000064              et failed...

10017698 <ble_mgr_gap_handle>:
10017698:	1000dc65 1000de49 1000dc7d 1000dca5     e...I...}.......
100176a8:	00000000 1000e8f5 1000dcfd 1000dc79     ............y...
100176b8:	1000dfe9 1000dec9 1000e1e9 1000e001     ................
100176c8:	1000e339 1000e47d 1000dd85 1000eb31     9...}.......1...
	...
100176e4:	306e7442 746e6920 202e2e2e 00000000     Btn0 int... ....
100176f4:	316e7442 746e6920 202e2e2e 00000000     Btn1 int... ....
10017704:	2055504d 20746e69 29642528 202e2e2e     MPU int (%d)... 
10017714:	00000000 73657250 6e692073 25282074     ....Press int (%
10017724:	2e2e2964 0000202e 656d6954 69203172     d)... ..Timer1 i
10017734:	2e2e746e 0000202e 656d6954 69203272     nt... ..Timer2 i
10017744:	2e2e746e 0000202e 2055504d 646e6573     nt... ..MPU send
10017754:	20676e69 2f642528 2e296425 00202e2e     ing (%d/%d)... .
10017764:	73756c66 676e6968 00000021 73657250     flushing!...Pres
10017774:	65732073 6e69646e 25282067 64252f64     s sending (%d/%d
10017784:	2e2e2e29 00000020 20504147 656d6974     )... ...GAP time
10017794:	0074756f 6e657645 65672074 69742074     out.Event get ti
100177a4:	756f656d 00000074 20454c42 6f727265     meout...BLE erro
100177b4:	636f2072 72727563 00006465 656d7441     r occurred..Atme
100177c4:	6f43206c 022e7072                                l Corp.

100177cb <CSWTCH.45>:
100177cb:	00100402                                         ...

100177ce <CSWTCH.47>:
100177ce:	03010300 03030303 03030303 02020303              ...............

100177dd <client_conf_uuid>:
100177dd:	29042902                                         .)

100177df <presentation_format_uuid>:
100177df:	29012904                                         .)

100177e1 <user_desc_uuid>:
100177e1:	29032901                                         .)

100177e3 <server_conf_uuid>:
100177e3:	29002903                                         .)

100177e5 <extended_props_uuid>:
100177e5:	28022900                                         .)

100177e7 <include_uuid>:
100177e7:	28032802                                         .(

100177e9 <char_uuid>:
100177e9:	fe002803 22100139 e0100139 b8100139     .(..9.."9...9...
100177f9:	e0100139 ac100139 e0100139 b8100139     9...9...9...9...
10017809:	22100139 22100139 ac100139 b8100139     9.."9.."9...9...
10017819:	64100139 6410013a 6410013a e610013a     9..d:..d:..d:...
10017829:	22100139 22100139 cc100139 b6100139     9.."9.."9...9...
10017839:	cc100139 ac100139 cc100139 b6100139     9...9...9...9...
10017849:	22100139 22100139 ac100139 b6100139     9.."9.."9...9...
10017859:	64100139 6410013a 6410013a 7010013a     9..d:..d:..d:..p
10017869:	5c10013a ba10013d ba10013c b810013c     :..\=...<...<...
10017879:	4e10013c 4e10013d 4410013d b810013d     <..N=..N=..D=...
10017889:	4e10013c 4410013d 4e10013d b810013d     <..N=..D=..N=...
10017899:	5410013c 5410013d 5410013d de10013d     <..T=..T=..T=...
100178a9:	d010013d 90100146 90100145 8e100145     =...F...E...E...
100178b9:	a8100145 a8100146 9a100146 8e100146     E...F...F...F...
100178c9:	a8100145 9a100146 a8100146 8e100146     E...F...F...F...
100178d9:	b0100145 b0100146 b0100146 b0100146     E...F...F...F...
100178e9:	43100148 f0000000                                H..C...

100178f0 <_global_impure_ptr>:
100178f0:	100179f0                                .y..

100178f4 <__sf_fake_stdin>:
	...

10017914 <__sf_fake_stdout>:
	...

10017934 <__sf_fake_stderr>:
	...
10017954:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
10017964:	32313000 36353433 41393837 45444342     .0123456789ABCDE
10017974:	31300046 35343332 39383736 64636261     F.0123456789abcd
10017984:	00006665                                ef..

10017988 <_init>:
10017988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1001798a:	46c0      	nop			; (mov r8, r8)
1001798c:	bcf8      	pop	{r3, r4, r5, r6, r7}
1001798e:	bc08      	pop	{r3}
10017990:	469e      	mov	lr, r3
10017992:	4770      	bx	lr

10017994 <__init_array_start>:
10017994:	100080b1 	.word	0x100080b1

10017998 <_fini>:
10017998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1001799a:	46c0      	nop			; (mov r8, r8)
1001799c:	bcf8      	pop	{r3, r4, r5, r6, r7}
1001799e:	bc08      	pop	{r3}
100179a0:	469e      	mov	lr, r3
100179a2:	4770      	bx	lr

100179a4 <__fini_array_start>:
100179a4:	10008089 	.word	0x10008089
