highlevel design verif microprocessor via error model design verif methodolog microprocessor hardwar base model design error gener simul vector model error via physic fault test techniqu present systemat collect design error data number microprocessor design project error data use deriv error model suitabl design verif test class basic error model identifi shown yield test provid good coverag common error type improv coverag complex error new class condit error model introduc experi evalu effect methodolog present singl actual design error inject correct design determin methodolog gener test detect actual error experi conduct two microprocessor design result indic high coverag actual design error obtain test set complet small number synthet error model b introduct well known third cost develop new microprocessor devot hardwar debug test 25 inadequaci exist hardwar verif method graphic illustr pentium fdiv error cost manufactur estim 500 million develop practic verif methodolog hardwar verif long handicap two relat problem 1 preliminari version paper present 4 1997 ieee intern high level design valid test workshop oakland california novemb 1415 1997 permiss make digit hard copi part work person classroom use grant without fee provid copi made distribut profit direct commerci advantag copi show notic first page initi screen display along full citat copyright compon work own other acm must hon ore abstract credit permit copi otherwis republish post server redistribut list use compon work work requir prior specif permiss andor fee permiss may request public dept acm inc 1515 broadway new york ny 10036 usa fax 1 212 8690481 permissionsacmorg 1998 associ comput machineri inc alasaad j p hay mudg r b brown lack publish data natur frequenc sever design error occur largescal design project 2 absenc verif methodolog whose effect readili quantifi two broad approach hardwar design verif formal simula tionbas formal method tri verifi correct system use mathemat proof 32 method implicitli consid possibl behavior model repres system specif wherea simulationbas method consid limit rang behavior accuraci complet system specif model fundament limit formal method simulationbas design verif tri uncov design error detect cir cuit faulti behavior determinist pseudorandom test simul vector appli microprocessor usual verifi simulationbas method requir extrem larg number simul vector whose coverag often uncertain handwritten test case form first line defens bug focus basic function import corner except case test effect begin debug phase lose use later recent tool develop assist gener focus test 1320 although tool significantli increas design product far fulli autom wide use method gener verif test automat random test gener provid cheap way take advantag billioncyclesaday simul capac network workstat avail mani big design organ sophist system develop bias toward corner case thu improv qualiti test significantli 2 advanc simul emul technolog enabl use larg set test stimuli exist applic system softwar success boot oper system becom basic qualiti requir 1725 common test gener techniqu mention target specif design error pose problem quantifi effect test set number error cover variou coverag metric propos address problem includ code coverag metric softwar test 2711 finit state machin coverag 202228 architectur event coverag 22 observabilitybas metric 16 shortcom metric relationship metric detect class design error well understood differ approach use synthet design error model guid test gener exploit similar hardwar design verif physic fault test ing illustr figur 1 exampl alasaad hay 3 defin class design error model gatelevel combin circuit describ error map onto singlestuck line ssl fault target standard autom test pattern gener atpg tool provid method gener test provabl high coverag certain class model error second method class stem area softwar test mutat test 15 consid program term mutant differ program test singl small error chang oper add subtract rational approach support two hypothes 1 programm write program close highlevel design verif microprocessor via error model 3 correct one 2 test set distinguish program mutant also sensit complex error although consid costli widescal industri use mutat test one approach yield automat test gener system softwar test well quantit measur error coverag mutat score 24 recent al hayek robach 5 success appli mutat test hardwar design verif case small vhdl modul paper address design verif via error model test gener complex highlevel design microprocessor block diagram summar methodolog shown figur 2 implement verifi specif given microprocessor specif typic instruct set architectur isa implement descript new design hardwar descript languag hdl vhdl verilog approach synthet error model use guid test gener test appli simul model implement specif discrep two simul outcom indic error either implement specif section 2 describ method design error collect present preliminari design error statist collect section 3 discuss design error model illustr test gener model experiment evalu methodolog error model present section 4 section 5 discuss result give conclud remark 2 design error collect hardwar design verif physic fault test close relat conceptu level 3 basic task physic fault test hardwar design verif gener test distinguish correct circuit faulti erron one class faulti prototyp system oper system design manufactur verif test physic fault test design error physic fault design develop field deploy model fault model 1 correspond design verif physic fault test residu design error van campenhout h alasaad j p hay mudg r b brown circuit consid defin logic fault model logic fault model repres effect physic fault behavior system free us deal plethora physic fault type directli wide use logic fault model ssl model combin simplic fact forc line circuit exercis typic hardwar design methodolog employ hardwar descript languag input medium use previous design highlevel modul captur rich design environ ssl model need supplement addit error model lack publish data natur frequenc sever design error occur largescal project seriou obstacl develop error model hardwar design verif although bug report collect analyz intern industri design project result rare publish exampl userori bug list found 2126 insight go wrong larg processor design project provid 14 consider led us implement systemat method collect design error method use cv revis manag tool 12 target ongo design project univers michigan includ puma highperform microprocessor project 9 variou class project comput architectur vlsi 2 deploy propos design verif methodolog design error model test gener implement simul specif simul equal diagnos specif unverifi design verifi design cv revis databas unknown actual error assist verif assist verif highlevel design verif microprocessor via error model 5 design employ verilog hardwar descript medium design ask archiv new revis via cv whenev design error correct whenev design process interrupt make possibl isol singl design error augment cv time design chang enter design prompt fill standard multiplechoic questionnair attempt gather four key piec inform 1 motiv revis design 2 method bug detect 3 gener designerror class bug belong 4 short narr descript bug uniform report method greatli simplifi analysi error sampl error report use standard questionnair shown figur 3 error classif shown report form result analysi error data sever earlier design project design error data collect far four vlsi design class project involv implement dlx microprocessor 19 implement lc2 microprocessor 29 describ later preliminari design puma fixedpoint floatingpoint unit 9 distribut found variou repres design error summar tabl 1 error type occur low frequenc combin other categori tabl replac x motiv correct design modif design continu perform optim synthesi simplif document bug detect inspect compil simul synthesi pleas tri identifi primari sourc error doubt check categori appli verilog syntax error conceptu error combin logic wrong signal sourc miss input unconnect float input unconnect float conflict output wrong gatemodul type miss instanc gatemodul sequenti logic extra latchflipflop miss latchflipflop extra state miss state wrong next state finit state machin error statement statement case statement alway statement declar port list modul declar express rh assign miss termfactor extra termfactor miss invers extra invers wrong oper wrong constant complet wrong buse wrong bu width wrong bit order new categori describ use wrong field instruct 3 sampl error report 6 van campenhout h alasaad j p hay mudg r b brown 3 error model standard simul logic synthesi tool side effect detect design error categori tabl 1 henc need develop model particular error exampl simul verilogxl 10 flag verilog syntax error categori 9 declar statement error categori 12 incorrect port list modul categori 16 also logic synthesi tool synopsi usual flag wrong bu width error categori 10 sensitivitylist error alway statement categori 13 use design verif error model satisfi three requir 1 test simul vector provid complet coverag model error also provid high coverag actual design error 2 model error amen autom test gener 3 number model error rel small practic third requir mean error model defin number error instanc linear quadrat size circuit prefer error model need mimic actual design bug precis test deriv complet coverag model error provid good coverag actual design bug 31 basic error model set error model satisfi requir restrict case gatelevel logic circuit develop 3 sever model appear use higherlevel rtl design found verilog descript well actual error data tabl 1 deriv follow set five basic error model 1 actual error distribut three group design project design error categori rel frequenc 1 wrong signal sourc 299 284 250 2 conceptu error 390 191 00 3 case statement 4 gate modul input 112 98 00 5 wrong gatemodul type 121 6 wrong constant 04 57 100 7 logic express wrong 8 miss input 00 52 00 9 verilog syntax error 10 bit width error 00 22 150 11 statement 11 16 50 12 declar statement 13 alway statement 04 14 50 14 fsm error 31 15 wrong oper 17 03 00 16 other 11 58 250 highlevel design verif microprocessor via error model 7 bu ssl error ssl bu one line total stuckat0 stuckat 1 line bu stuck logic level 0 1 gener standard ssl model introduc 6 context physic fault test mani design error list tabl 1 model ssl error categori 4 6 modul substitut error mse refer mistakenli replac modul anoth modul number input output categori 5 class includ word gate substitut error extramiss invers error bu order error boe refer incorrectli order bit bu categori 16 bu flip appear common form boe bu sourc error bse error correspond connect modul input wrong sourc categori 1 bu driver error bde refer mistakenli drive bu two sourc categori 16 direct gener test basic error model difficult support current avail cad tool error easili activ propag effect difficult especi modul behavior construct transpar oper mode follow demonstr manual test gener variou basic error model 32 test gener exampl rel simplic forego error model allow test gener error coverag evalu rtl circuit moder size analyz test requir two repres combin circuit carrylookahead adder alu sinc suitabl rtl tool avail test gener done manual systemat manner could readili autom three basic error model consid ere boe mse bse test gener ssl discuss 16 test need bde sinc circuit consider tristat buse exampl 1 74283 adder rtl model 18 74283 4bit fast adder 30 appear figur 4 consist carrylookahead gener clg word gate show gener test design error model adder discuss overal coverag target error model boe bu possibl bu valu activ error unknown valu erron valu thu henc repres error repres error signal 1 0 good circuit 0 1 erron circuit one way propag error gate g 1 set henc get g g modul clg x result output impli henc error detect primari output need assign input valu propag error set c dxxd dxxd dxxd 8 van campenhout h alasaad j p hay mudg r b brown henc error propag complet test vector b c 0xx11xx10 gener test bse adder find 2 test detect 33 detect bse singl bse redund shown target mse adder found 3 test detect 27 detect mse prove singl mse g 3 xnor redund final found boe detect test gener bse mse therefor complet coverag boe bse mse achiev 5 test exampl 2 c880 alu exampl tri gener test model design error c880 alu member iscas85 benchmark suit 8 highlevel model base verilog descript alu 23 shown figur 5 compos six modul adder two multiplex pariti unit two control unit circuit 60 input 26 put gatelevel implement alu 383 gate design error model consid c880 boe bse mse invers error 1bit signal next gener test error model boe gener attempt determin minimum set assign need detect error boe redund boe b pariti boe easili detect consid exampl boe one possibl way activ error set propag error primari output path inmux outmux select signal valu need activ path solv gatelevel logic equat g c get signal mention test dont care valu found 10 test detect 22 detect boe c880 serv prove anoth 2 boe redund 4 highlevel model 74283 carrylookahead adder 18 g highlevel design verif microprocessor via error model 9 mse test boe detect invers error multibit buse process test gener c880 alu notic case test invers error bu found even though boe redund case nbit bu n odd fed pariti function test invers error 1bit signal need consid explicitli sinc boe 1bit bu possibl invers error 1bit signal c880 alu detect test gener boe bse especi true control signal multiplex 33 condit error model preced exampl well prior work ssl error detect 16 show basic error model use rtl circuit high complet error coverag achiev small test set result reinforc experi microprocessor verif section indic larg fraction actual design error 67 one case 75 detect complet test set basic error increas coverag actual error high level need design verif addit error model requir guid test gener mani complex error model deriv directli actual data tabl 1 supplement basic error type follow set repres bu count error bce correspond defin modul fewer input buse requir categori 4 8 5 highlevel model c880 alu inmux outmux g cin c cont para parb f parhi paral parbl passb uselg cout gen adder passh fadd fand fxor alasaad j p hay mudg r b brown modul count error mce correspond incorrectli ad remov modul categori 16 includ extramiss word gate error extramiss regist label count error lce error correspond incorrectli ad remov label case statement categori 3 express structur error ese includ variou deviat correct express categori 3 6 7 11 15 extramiss term extra miss invers wrong oper wrong constant state count error sce error correspond incorrect finit state machin extra miss state categori 14 next state error nse error correspond incorrect next state function finit state machin fsm categori 14 although extend set error model increas number actual error model directli found complex practic use manual autom test gener observ difficult actual error often compos multipl basic error compon basic error interact way test detect actual error must much specif test detect compon basic error model difficult composit error directli impract number error instanc consid larg composit model error complex autom test gener howev note earlier good error model necessarili need mimic actual error accu rate requir error model necessit gener specif test practic complex new error model compar basic error model furthermor unavoid increas number error instanc control allow tradeoff test gener effort verif confid found requir combin augment basic error model condit condit error ce consist condit c basic error e interpret e activ c satisfi gener c predic signal circuit time period limit number error instanc restrict c conjunct term signal circuit w constant bitwidth whose valu either all0 all1 number term condit variabl appear c said order ce specif consid follow condit error type condit singlestuck line cssln error order n condit bu order error cboen order n condit bu sourc error cbsen order n reduc basic error e deriv higherord condit error enabl gener specif test lead greater test gener cost due larger number error instanc exam ple number cssln error circuit n signal although total set n signal consid term condit possibl reduc cssln error n 2 probabl practic gatelevel circuit signal 1bit shown cssl1 error highlevel design verif microprocessor via error model 11 cover follow basic error model mse exclud xor xnor gate miss 2input gate error bse singl bce exclud xor xnor gate bu driver error cssl1 error cover miss twoinput gate error seen follow consid twoinput gate yandx1x2 correct design erron design gate miss net ident net x1 expos error set x1 1 x2 0 sensit test detect cssl1 error x20 sa0 erron design also detect miss gate error proof gate type similar higherord cssln error improv coverag even 4 coverag evalu show effect verif methodolog one could appli compet methodolog unverifi design methodolog uncov hard er design error fix amount time effect howev comparison practic fast effici highlevel test gener tool error model appear necessari although demonstr test gener section 32 yet autom therefor design control experi approxim condit origin experi avoid need autom test gener experi evalu effect verif methodolog appli two studentdesign microprocessor block diagram experiment setup show figur 6 design error model use guid test gener effect close relat synthet error model use evalu methodolog circuit chosen design error systemat record design let 0 final presum correct design cv revis databas actual error extract convert inject final design 0 evalu phase design restor artifici erron state 1 inject singl actual error final design 0 setup approxim realist onthefli design verif scenario experi answer question given 1 propos methodolog produc test determin 1 erron achiev examin actual error 1 determin model design error exist domin actual error let 2 design construct inject domin model error 1 let error model defin domin model error domin model error properti test detect model error 2 also detect actual error 1 consequ gener complet test set everi error defin 1 error model 1 would found erron test set error detect determin discuss earlier see section 1 figur 2 note concept domin context design verif slightli differ physic fault test unlik test problem remov actual design error 1 inject domin model error distinct import gener test error omiss gener hard becom easi given instead 1 erron design 1 consid experi somewhat artifici realiti design evolv time bug introduc elimin end design process target circuit state differ final design 0 singl design error prior time design may contain one alasaad j p hay mudg r b brown design error extent design error independ matter consid singl multipl design error time furthermor result independ order one appli gener test implement preced coverageevalu experi two small repres design simpl microprocessor pipelin microprocessor present result remaind section 41 simpl microprocessor littl comput 2 lc2 29 small microprocessor convent design use teach purpos univers michigan repres set 16 instruct subset instruct set current microprocessor serv test case design verif one us design behavior rtl synthesiz verilog descript lc2 behavior model specif lc2 consist 235 line behavior verilog code rtl design implement consist datapath modul describ interconnect librari modul custom modul control modul describ fsm five state compris 921 line verilog code exclud model librari modul adder regist file etc gatelevel model lc2 thu obtain use logic synthesi tool design error made design lc2 systemat record use error collect system section 2 actual design error record deriv necessari condit detect error detect instruct sequenc extern output signal behavior rtl model distinguish found error undetect sinc affect function microprocessor detect condit use determin model error domin actual error 6 experi evalu propos design verif methodolog simul simul actual error databas debug design error collect test model error evalu verif methodolog expos model error expos actual error design debug process design inject singl actual error inject model error design error model design actual error model error revis highlevel design verif microprocessor via error model 13 found exampl abl shown figur 7 error bse data input 1 multiplex attach program counter pc test detect bse sinc output pc increment alway differ ie error alway activ test ssl error propag signal 1 primari output microprocessor case abl find model error domin actual error shown figur 8 error occur signal assign valu independ condit howev correct implement requir ifthenels construct control signal assign activ error need set irout1512 4b1101 irout86 3b111 refer content regist regist file instruct sequenc detect error shown figur 8 analyz actual design error behavior rtl design lc 2 result summar tabl 2 total 20 design error made design four error easili detect verilog simul andor logic synthesi tool two undetect actual design error group cate gori number parenthes refer correspond categori tabl 1 column tabl give type simplest domin model error correspond actual error exampl among 4 remain wrongsignalsourc error 2 dom 7 exampl actual design error domin ssl error design correct design increment increment mux instruct decod decod regist file input 1 decod correct code irout1512 4b1101 els erron code 8 exampl actual design error domin model error found instruct sequenc detect actual error instruct sequenc 3000 main jsr sub0 sub0 execut instruct correct design design error test sequenc 14 van campenhout h alasaad j p hay mudg r b brown inat ssl error 2 domin bse error infer tabl 2 error detect test ssl error bse 75 actual error lc2 design detect simul test ssl error bse coverag increas 90 test cssl1 ad 42 pipelin microprocessor second design case studi consid wellknown dlx microprocessor 19 featur found contemporari microprocessor particular dlx version consid studentwritten design implement 44 instruct fivestag pipelin branch predict logic consist 1552 line structur verilog code exclud model librari modul adder registerfil etc design error commit student design process systemat record use error collect system actual design error painstakingli deriv requir detect detect determin respect one two refer model specifica tion first refer model isa model cycleaccur chang made isavis part machin state regist file memori compar second refer model contain inform microarchitectur implement give cycleaccur view isa visibl part machin state includ program counter determin actual error whether detect respect refer model error undetect respect refer model may aris follow two rea son 1 design sometim make chang dont care featur log error happen design detail specif design mind actual specifi 2 inaccuraci occur fix error requir multipl revis analyz detect requir actual error construct model 2 actual design error correspond domin model error lc2 actual error correspond domin model error categori total easili detect undetec tabl ssl bse cssl1 un known wrong signal sourc 1 4 express error 7 4 bit width error miss assign wrong constant unus signal wrong modul 5 1 alway statement total highlevel design verif microprocessor via error model 15 error domin actual error wherev possibl one actual error involv multipl signal sourc error shown figur 9 also shown truth tabl immedi affect signal differ entri shade error detect via fanout y1 requir set sensit y1 howev combin achiev thu error detect via y1 possibl detect via fanout y2 y3 requir set sensit y2 y3 howev block error propag via y2 downstream henc error detect requir sensit y3 consid model error activ e 1 d1 requir sensit y1 y2 y3 mention block error propag via y2 e 1 expos via y1 without sensit y3 e 1 domin given actual error ensur detect actual error condit s0 sa0 sensit y3 requir design contain signal jumptoreginstr set 1 block sensit y1 allow sensit y3 henc cssl1 error domin actual error result experi summar tabl 3 total 39 design error record design actual design error group categori number parenthes refer tabl 1 correspond categori imprecis inconsist way differ student design classifi error also error tabl 3 assign specif categori tabl 1 highlight correl error domin miss mod ule wrong signal sourc error account half error column head isa indic mani error detect respect isamodel isab list number error detect respect microarchitectur refer model sum isa isab alway add number given 9 exampl actual design error dlx implement van campenhout h alasaad j p hay mudg r b brown total differ correspond actual error undetect respect either refer model remain column give type simplest domin model error correspond actual error among 10 detect miss mod ule error 2 domin ssl error 6 domin cssl1 error one domin cboe remain one abl find domin model error conserv measur overal effect verif approach given coverag actual design error complet test set model error tabl 3 conclud experi complet test set invert insert error inv also detect least 21 detect actual design error complet test set inv ssl error cover least 52 actual design error complet test set inv ssl bse cssl1 cboe use least 94 actual design error detect 5 discuss preced experi indic high coverag actual design error obtain complet test set limit number model error type defin basic condit error model thu methodolog use construct focus test set aim detect broad rang actual design bug impor tantli perhap also support increment design verif process implement follow first gener test ssl error gener test basic error type bse final gener test condit error number ssl error circuit linear number signal complet test set ssl error rel small experi test set alreadi detect least half actual error improv coverag actual design error henc increas confid design error model quadrat number error instanc bse cssl1 use guid test gener condit error model prove especi use detect actual error involv miss logic miss modul miss input tabl 3 3 actual design error correspond domin model error dlx actual error correspond domin model error categori isa isab total inv ssl bse cssl1 cboe cssl2 un known miss modul 2 8 2 14 wrong singal sourc 1 9 2 complex invers miss input unconnect input miss minterm 2 extra input 2 total highlevel design verif microprocessor via error model 17 cover basic error target howev one cover cssl1 cboe error target well observ appli miss assign error tabl 2 design use experi small appear repres real industri design import benefit smallscal design allow us analyz actual design error detail coverag result obtain strongli demonstr effect modelbas verif methodolog furthermor analysi conclus independ manner test gener nevertheless valid methodolog use industrials design desir becom practic cad support design error test gener becom avail model kind introduc also use comput metric assess qualiti given verif test set exampl full coverag basic uncondi tional error provid one level confid design coverag condit error order provid anoth higher confid level metric also use compar test set direct test gener envis propos methodolog eventu deploy suggest figur 2 given unverifi design specif test target model design error automat gener appli specif implement discrep encount design inform perhap given guidanc diagnos fix error acknowledg thank steve raasch jonathan hauk help design error collect process thank matt postiff help comment research discuss paper support darpa contract dabt6396c0074 result present herein necessarili reflect posit polici us govern r logic design verif via test gener verif ibm risc system6000 dynam bias pseudorandom test program gener design verif via simul automat test pattern gen erat highlevel design verif microprocessor via error model specif valid hardwar test unifi method highlevel test gener use bu fault new york neutral netlist 10 combin benchmark circuit target translat fortran complementari gaa technolog ghz microprocessor cadenc design system inc function verif methodolog chameleon processor version manag cv avpgen test gener architectur verif latent design fault develop multiflow trace200 hint test data select help practic programm observabilitybas code coverag metric function simul hardwar emul function verif k5 highlevel test gener use physicallyinduc fault comput architectur quantit approach code gener analysi function verif microprocessor pentium processor specif updat im done simul verif coverag analysi correct check decchip 21164 alpha microprocessor highlevel verilog descript fortran languag system mutationbas softwar test prototyp m68060 concurr verif mip technolog inc experiment determin suffici mutant oper finit state machin trace analysi program ttl logic data book mutat test origin evolut formal verif hardwar design tr comput architectur quantit approach softwar test techniqu 2nd ed fortran languag system mutationbas softwar test verif ibm risc system6000 dynam bias pseudorandom test program gener avpgenmyampersandmdasha test gener architectur verif design verif via simul automat test pattern gener experiment determin suffici mutant oper code gener analysi function verif micro processor hardwar emul function verif k5 im done simul verif coverag analysi correct check dec chip 21164 alpha microprocessor function verif methodolog chameleon processor observabilitybas code coverag metric function simul formal verif hardwar design prototyp m68060 concurr verif specif valid hardwar test highlevel test gener use physicallyinduc fault ctr david van campenhout trevor mudg john p hay collect analysi microprocessor design error ieee design test v17 n4 p5160 octob 2000 katarzyna radecka zeljko zilic identifi redund wire replac synthesi verif proceed 2002 confer asia south pacif design automationvlsi design p517 januari 0711 2002 tao lv jianp fan xiaowei li lingyi liu observ statement coverag base dynam factor usedefinit chain function verif journal electron test theori applic v22 n3 p273285 june 2006 katarzyna radecka zeljko zilic design verif test vector arithmet transform univers test set ieee transact comput v53 n5 p628640 may 2004 wei lu xiutao yang tao lv xiaowei li effici evalu vector gener method observabilityenhanc statement coverag journal comput scienc technolog v20 n6 p875884 novemb 2005 anand l dsouza michael hsiao error diagnosi sequenti circuit use regionbas model journal electron test theori applic v21 n2 p115126 april 2005 serdar tasiran kurt keutzer coverag metric function valid hardwar design ieee design test v18 n4 p3645 juli 2001 david van campenhout trevor mudg john p hay highlevel test gener design verif pipelin microprocessor proceed 36th acmiee confer design autom p185188 june 2125 1999 new orlean louisiana unit state jian shen jacob abraham rtl abstract techniqu processor microarchitecturevalid test gener journal electron test theori applic v16 n12 p6781 febapril 2000 ghazanfar asadi sey ghassem miremadi alireza ejlali fast coverif hdl model microelectron engin v84 n2 p218228 februari 2007 miroslav n velev randal e bryant effect use boolean satisfi procedur formal verif superscalar vliw microprocessor journal symbol comput v35 n2 p73106 februari