/*

Xilinx Vivado v2022.2 (64-bit) [Major: 2022, Minor: 2]
SW Build: 3671981 on Fri Oct 14 05:00:03 MDT 2022
IP Build: 3669848 on Fri Oct 14 08:30:02 MDT 2022

Process ID (PID): 18236
License: Customer
Mode: GUI Mode

Current time: 	Thu May 18 01:22:59 CLT 2023
Time zone: 	Chile Standard Time (America/Santiago)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 16

Screen size: 1920x1080
Screen resolution (DPI): 125
Available screens: 2
Default font: family=Segoe UI,name=Segoe UI,style=plain,size=15
Scale size: 19

Java version: 	11.0.11 64-bit
Java home: 	C:/Xilinx/Vivado/2022.2/tps/win64/jre11.0.11_9
Java executable: 	C:/Xilinx/Vivado/2022.2/tps/win64/jre11.0.11_9/bin/java.exe
Java arguments: 	[-Dsun.java2d.pmoffscreen=false, -Dhttps.protocols=TLSv1,TLSv1.1,TLSv1.2, -Dsun.java2d.xrender=false, -Dsun.java2d.d3d=false, -Dsun.awt.nopixfmt=true, -Dsun.java2d.dpiaware=true, -Dsun.java2d.uiScale.enabled=false, -Xverify:none, -Dswing.aatext=true, -XX:-UsePerfData, -Djdk.map.althashing.threshold=512, -XX:StringTableSize=4072, --add-opens=java.desktop/com.sun.awt=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.base/java.nio=ALL-UNNAMED, --add-opens=java.desktop/sun.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/java.awt.event=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.base/java.nio=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.table=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.desktop/sun.awt.shell=ALL-UNNAMED, --add-exports=java.base/sun.security.action=ALL-UNNAMED, --add-exports=java.desktop/sun.font=ALL-UNNAMED, -XX:NewSize=60m, -XX:MaxNewSize=60m, -Xms256m, -Xmx3072m, -Xss5m]
Java initial memory (-Xms): 	256 MB
Java maximum memory (-Xmx):	 3 GB


User name: 	ismae
User home directory: C:/Users/ismae
User working directory: C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1
User country: 	CL
User language: 	es
User locale: 	es_CL

RDI_BASEROOT: C:/Xilinx/Vivado
HDI_APPROOT: C:/Xilinx/Vivado/2022.2
RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data
RDI_BINDIR: C:/Xilinx/Vivado/2022.2/bin

Vivado preferences file: C:/Users/ismae/AppData/Roaming/Xilinx/Vivado/2022.2/vivado.xml
Vivado preferences directory: C:/Users/ismae/AppData/Roaming/Xilinx/Vivado/2022.2/
Vivado layouts directory: C:/Users/ismae/AppData/Roaming/Xilinx/Vivado/2022.2/data/layouts
PlanAhead jar file: 	C:/Xilinx/Vivado/2022.2/lib/classes/planAhead.jar
Vivado log file: 	C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1/vivado.log
Vivado journal file: 	C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1/vivado.jou
Engine tmp dir: 	C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1/.Xil/Vivado-18236-LAPTOP-KMRB3L2R

Xilinx Environment Variables
----------------------------
AMDRMSDKPATH: C:\Program Files\AMD\RyzenMasterSDK\
RDI_APPROOT: C:/Xilinx/Vivado/2022.2
RDI_ARGS:  -gui_launcher_event rodinguilauncherevent5296 "C:\Users\ismae\OneDrive\Escritorio\Lab digitales\Guia 1\guia1\guia1.xpr"
RDI_ARGS_FUNCTION: RDI_EXEC_DEFAULT
RDI_BASEROOT: C:/Xilinx/Vivado
RDI_BINDIR: C:/Xilinx/Vivado/2022.2/bin
RDI_BINROOT: C:/Xilinx/Vivado/2022.2/bin
RDI_BUILD: yes
RDI_CHECK_PROG: True
RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data
RDI_INSTALLROOT: C:/Xilinx
RDI_INSTALLVER: 2022.2
RDI_INSTALLVERSION: 2022.2
RDI_ISE_PLATFORM: nt64
RDI_JAVACEFROOT: C:/Xilinx/Vivado/2022.2/tps/win64/java-cef-95.0.4638.69
RDI_JAVAFXROOT: C:/Xilinx/Vivado/2022.2/tps/win64/javafx-sdk-11.0.2
RDI_JAVAROOT: C:/Xilinx/Vivado/2022.2/tps/win64/jre11.0.11_9
RDI_JAVA_VERSION: 11.0.11_9
RDI_LIBDIR: C:/Xilinx/Vivado/2022.2/lib/win64.o
RDI_MINGW_LIB: C:/Xilinx/Vivado/2022.2\tps\mingw\6.2.0\win64.o\nt\bin;C:/Xilinx/Vivado/2022.2\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
RDI_OPT_EXT: .o
RDI_PLATFORM: win64
RDI_PREPEND_PATH: C:/Xilinx/Vivado/2022.2/ids_lite/ISE/bin/nt64;C:/Xilinx/Vivado/2022.2/ids_lite/ISE/lib/nt64
RDI_PROG: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/vivado.exe
RDI_PROGNAME: vivado.exe
RDI_PYTHON3: C:/Xilinx/Vivado/2022.2\tps\win64\python-3.8.3
RDI_PYTHON3_VERSION: 3.8.3
RDI_PYTHONHOME: C:/Xilinx/Vivado/2022.2\tps\win64\python-3.8.3
RDI_PYTHONPATH: C:/Xilinx/Vivado/2022.2\tps\win64\python-3.8.3;C:/Xilinx/Vivado/2022.2\tps\win64\python-3.8.3\bin;C:/Xilinx/Vivado/2022.2\tps\win64\python-3.8.3\lib;C:/Xilinx/Vivado/2022.2\tps\win64\python-3.8.3\lib\site-packages
RDI_PYTHON_LD_LIBPATH: C:/Xilinx/Vivado/2022.2\tps\win64\python-3.8.3\lib
RDI_TPS_ROOT: C:/Xilinx/Vivado/2022.2/tps/win64
RDI_USE_JDK11: True
RDI_VERBOSE: False
XILINX: C:/Xilinx/Vivado/2022.2/ids_lite/ISE
XILINX_DSP: C:/Xilinx/Vivado/2022.2/ids_lite/ISE
XILINX_HLS: C:/Xilinx/Vitis_HLS/2022.2
XILINX_PLANAHEAD: C:/Xilinx/Vivado/2022.2
XILINX_VIVADO: C:/Xilinx/Vivado/2022.2
XILINX_VIVADO_HLS: C:/Xilinx/Vivado/2022.2
_RDI_BINROOT: C:\Xilinx\Vivado\2022.2\bin
_RDI_CWD: C:\Users\ismae\OneDrive\Escritorio\Lab digitales\Guia 1\guia1


GUI allocated memory:	343 MB
GUI max memory:		3,072 MB
Engine allocated memory: 884 MB

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// Opening Vivado Project: C:\Users\ismae\OneDrive\Escritorio\Lab digitales\Guia 1\guia1\guia1.xpr. Version: Vivado v2022.2 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: FLOW_ADDED
// Tcl Message: open_project {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1/guia1.xpr} 
// HMemoryUtils.trashcanNow. Engine heap size: 914 MB. GUI used memory: 60 MB. Current time: 5/18/23, 1:23:01 AM CLT
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// [GUI Memory]: 68 MB (+68885kb) [00:00:14]
// [Engine Memory]: 926 MB (+819837kb) [00:00:14]
// [GUI Memory]: 120 MB (+50405kb) [00:00:15]
// WARNING: HEventQueue.dispatchEvent() is taking  2391 ms.
// Tcl Message: open_project {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1/guia1.xpr} 
// Tcl Message: INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1/guia1.gen/sources_1'. 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'. 
// Tcl Message: open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1131.031 ; gain = 197.000 
// Project name: guia1; location: C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1; part: xc7a100tcsg324-1
// [Engine Memory]: 973 MB (+134kb) [00:00:16]
dismissDialog("Open Project"); // bq
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux (mux.sv)]", 6, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux (mux.sv)]", 6, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux (mux.sv)]", 6, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux (mux.sv)]", 6, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 68 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 14, false); // f
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Run Synthesis"); // u
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// [GUI Memory]: 128 MB (+2750kb) [00:01:37]
// Tcl Message: reset_run synth_1 
// Tcl Message: INFO: [Project 1-1161] Replacing file C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1/guia1.srcs/utils_1/imports/synth_1/fibbinario.dcp with file C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1/guia1.runs/synth_1/fib_rec.dcp 
// TclEventType: FILE_SET_CHANGE
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
// 'i' command handler elapsed time: 3 seconds
dismissDialog("Launch Runs"); // f
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // f
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // f
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // f
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Elaborate Design"); // u
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7a100tcsg324-1 Top: sum 
// HMemoryUtils.trashcanNow. Engine heap size: 1,122 MB. GUI used memory: 67 MB. Current time: 5/18/23, 1:24:36 AM CLT
// TclEventType: ELABORATE_START
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,504 MB. GUI used memory: 67 MB. Current time: 5/18/23, 1:24:47 AM CLT
// [Engine Memory]: 1,504 MB (+505765kb) [00:01:58]
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1433 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Device 21-403] Loading part xc7a100tcsg324-1 INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1913.711 ; gain = 395.293 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'sum' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1/guia1.srcs/sources_1/new/sum.sv:23] INFO: [Synth 8-6155] done synthesizing module 'sum' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1/guia1.srcs/sources_1/new/sum.sv:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2003.777 ; gain = 485.359 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2003.777 ; gain = 485.359 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2003.777 ; gain = 485.359 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2003.777 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2007.082 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2038.457 ; gain = 520.039 
// Tcl Message: 6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2038.457 ; gain = 899.102 
// Elapsed time: 17 seconds
dismissDialog("Open Elaborated Design"); // bq
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mux.sv", 1); // o
// [GUI Memory]: 141 MB (+6893kb) [00:02:06]
// [GUI Memory]: 152 MB (+4140kb) [00:02:08]
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // f
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // f
// Elapsed time: 86 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // f
selectTab((HResource) null, (HResource) null, "Sources", 0); // aa
selectTab((HResource) null, (HResource) null, "Netlist", 1); // aa
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // f
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // o
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // f
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // f
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false, false, false, false, false, true); // f - Double Click
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // f
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Report Methodology]", 13, false); // f
// Run Command: PAResourceCommand.PACommandNames_REPORT_METHODOLOGY
dismissDialog("Report Methodology"); // a
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // f
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // f
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false, false, false, false, false, true); // f - Double Click
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aa
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // f
selectTab((HResource) null, (HResource) null, "Log", 2); // aa
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // j
closeTask("RTL Analysis", "Elaborated Design", "DesignTask.RTL_PLANNING");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Confirm Close"); // u
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 1,523 MB. GUI used memory: 90 MB. Current time: 5/18/23, 1:27:11 AM CLT
// Engine heap size: 1,523 MB. GUI used memory: 91 MB. Current time: 5/18/23, 1:27:11 AM CLT
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: DESIGN_CLOSE
dismissDialog("Close"); // bq
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // f
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Elaborate Design"); // u
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7a100tcsg324-1 Top: sum 
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,523 MB. GUI used memory: 70 MB. Current time: 5/18/23, 1:27:23 AM CLT
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2057.832 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'sum' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1/guia1.srcs/sources_1/new/sum.sv:23] INFO: [Synth 8-6155] done synthesizing module 'sum' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1/guia1.srcs/sources_1/new/sum.sv:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2057.832 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2057.832 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2057.832 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2057.832 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2057.832 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2087.246 ; gain = 29.414 
// Tcl Message: 5 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2087.246 ; gain = 29.414 
dismissDialog("Open Elaborated Design"); // bq
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[(empty)]", 0, false); // aF
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[(empty)]", 0, false, false, false, false, false, true); // aF - Double Click
// Run Command: PAResourceCommand.PACommandNames_GOTO_DEFINITION
selectTab((HResource) null, (HResource) null, "Sources", 0); // aa
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux (mux.sv)]", 6, false, false, false, false, true, false); // D - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ao
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property top mux [current_fileset] 
// TclEventType: DG_GRAPH_STALE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2124.930 ; gain = 29.379 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FAIL
// Tcl Message: ERROR: [Synth 8-439] module 'mux' not found 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2210.684 ; gain = 115.133 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2210.684 ; gain = 115.133 
// Tcl Message: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.  
// [Engine Memory]: 1,626 MB (+49091kb) [00:04:56]
dismissDialog("Reloading"); // bq
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 1,626 MB. GUI used memory: 96 MB. Current time: 5/18/23, 1:27:46 AM CLT
// Tcl Message: update_compile_order -fileset sources_1 
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // F
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // f
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2218.309 ; gain = 7.625 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,645 MB. GUI used memory: 94 MB. Current time: 5/18/23, 1:28:00 AM CLT
// Engine heap size: 1,645 MB. GUI used memory: 94 MB. Current time: 5/18/23, 1:28:00 AM CLT
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1/guia1.srcs/sources_1/new/mux.sv:23] INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1/guia1.srcs/sources_1/new/mux.sv:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2224.461 ; gain = 13.777 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2240.293 ; gain = 29.609 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2240.293 ; gain = 29.609 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,645 MB. GUI used memory: 73 MB. Current time: 5/18/23, 1:28:01 AM CLT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1165 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2252.551 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2252.551 ; gain = 41.867 
// Elapsed time: 10 seconds
dismissDialog("Reloading"); // bq
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mux.sv", 1); // o
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // E
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // j
closeTask("RTL Analysis", "Elaborated Design", "DesignTask.RTL_PLANNING");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Confirm Close"); // u
// TclEventType: DESIGN_CLOSE
// Engine heap size: 1,645 MB. GUI used memory: 74 MB. Current time: 5/18/23, 1:28:16 AM CLT
// HMemoryUtils.trashcanNow. Engine heap size: 1,645 MB. GUI used memory: 74 MB. Current time: 5/18/23, 1:28:16 AM CLT
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: DESIGN_CLOSE
dismissDialog("Close"); // bq
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // f
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Elaborate Design"); // u
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7a100tcsg324-1 Top: mux 
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,645 MB. GUI used memory: 73 MB. Current time: 5/18/23, 1:28:28 AM CLT
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2252.551 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1/guia1.srcs/sources_1/new/mux.sv:23] INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1/guia1.srcs/sources_1/new/mux.sv:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2252.551 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2252.551 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2252.551 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2252.551 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2252.551 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2252.551 ; gain = 0.000 
// Tcl Message: 5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2252.551 ; gain = 0.000 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
dismissDialog("Open Elaborated Design"); // bq
// WARNING: HEventQueue.dispatchEvent() is taking  369596 ms.
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 3275 ms. Increasing delay to 9825 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 99 MB. Current time: 5/18/23, 10:14:52 PM CLT
// WARNING: HEventQueue.dispatchEvent() is taking  2810 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  1588 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 88 MB. Current time: 5/18/23, 10:44:52 PM CLT
// Elapsed time: 76928 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent"); // al
selectMenuItem(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.xpr"); // ao
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 84 MB. Current time: 5/18/23, 10:50:49 PM CLT
// Engine heap size: 1,675 MB. GUI used memory: 106 MB. Current time: 5/18/23, 10:50:49 PM CLT
// TclEventType: DESIGN_CLOSE
// Opening Vivado Project: C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.xpr. Version: Vivado v2022.2 
// WARNING: HEventQueue.dispatchEvent() is taking  2699 ms.
selectButton("OptionPane.button", "Yes"); // JButton
// Tcl Message: close_project 
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: open_project {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.xpr} 
// Tcl Message: INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.gen/sources_1'. 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  1619 ms.
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'. 
// Project name: Sesion5; location: C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5; part: xc7a100tcsg324-1
dismissDialog("Open Project"); // bq
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro (registro.sv)]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro (registro.sv)]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro (registro.sv)]", 2, false, false, false, false, false, true); // D - Double Click
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 3); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 4, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 4, false, false, false, false, false, true); // D - Double Click
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 5); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 6); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_reg1 (test_reg1.sv)]", 7, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_reg1 (test_reg1.sv)]", 7, true, false, false, false, false, true); // D - Double Click - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "registro.sv", 1); // o
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro_des (registro_des.sv)]", 1, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro_des (registro_des.sv)]", 1, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro_des (registro_des.sv)]", 1, false, false, false, false, false, true); // D - Double Click
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 69 MB. Current time: 5/18/23, 11:20:52 PM CLT
// Elapsed time: 2034 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg1.sv", 2); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "registro.sv", 1); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg1.sv", 2); // o
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // f
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ao
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// TclEventType: LAUNCH_SIM
// Tcl Message: launch_simulation 
// Tcl Message: Command: launch_simulation  
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'test_reg1' 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0' INFO: [SIM-utils-54] Inspecting design source files for 'test_reg1' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design 
// Tcl Message: INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L uvm -prj test_reg1_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/registro_des.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module registro_des INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/test_reg1.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module test_reg1 
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2254.938 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '8' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' 
// Tcl Message: "xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_reg1_behav xil_defaultlib.test_reg1 xil_defaultlib.glbl -log elaborate.log" 
// Tcl Message: Vivado Simulator v2022.2 Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved. Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_reg1_behav xil_defaultlib.test_reg1 xil_defaultlib.glbl -log elaborate.log  Using 2 slave threads. Starting static elaboration Pass Through NonSizing Optimizer Completed static elaboration Starting simulation data flow analysis Completed simulation data flow analysis Time Resolution for simulation is 1ps Compiling module xil_defaultlib.registro_des Compiling module xil_defaultlib.test_reg1 Compiling module xil_defaultlib.glbl 
// TclEventType: LAUNCH_SIM
// TclEventType: LOAD_FEATURE
// Tcl Message: Built simulation snapshot test_reg1_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2254.938 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "test_reg1_behav -key {Behavioral:sim_1:Functional:test_reg1} -tclbatch {test_reg1.tcl} -view {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/test_reg1_behav.wcfg}} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// WARNING: HEventQueue.dispatchEvent() is taking  1119 ms.
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Elapsed time: 29 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Tcl Message: open_wave_config {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/test_reg1_behav.wcfg} 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:26:03 PM CLT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:26:03 PM CLT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Tcl Message: source test_reg1.tcl 
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2254.938 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_reg1_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 2254.938 ; gain = 0.000 
// 'd' command handler elapsed time: 30 seconds
dismissDialog("Run Simulation"); // e
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectButton(RDIResource.WaveformView_GOTO_TIME_0, "Waveform Viewer_RunReset"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 5, 182); // b
// TclEventType: WAVEFORM_SELECTED_WAVE_OBJECT_NAMES
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_SELECTED_WAVE_OBJECT_NAMES
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: WAVEFORM_SELECTED_WAVE_OBJECT_NAMES
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_SELECTED_WAVE_OBJECT_NAMES
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 20 seconds
selectButton(RDIResource.GraphicalView_ZOOM_IN, "Waveform Viewer_zoom_in"); // B
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:26:31 PM CLT
selectButton(RDIResource.GraphicalView_ZOOM_IN, "Waveform Viewer_zoom_in"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
selectButton(RDIResource.GraphicalView_ZOOM_IN, "Waveform Viewer_zoom_in"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, -19, 226); // b
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_SELECTED_WAVE_OBJECT_NAMES
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_SELECTED_WAVE_OBJECT_NAMES
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:26:35 PM CLT
expandTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, shift[31:0]]", 5); // m
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_SELECTED_WAVE_OBJECT_NAMES
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_SELECTED_WAVE_OBJECT_NAMES
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_SELECTED_WAVE_OBJECT_NAMES
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_SELECTED_WAVE_OBJECT_NAMES
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, shift[31:0], [31]]", 6, false); // m
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, shift[31:0], [28]]", 9, false); // m
// TclEventType: WAVEFORM_SELECTED_WAVE_OBJECT_NAMES
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:26:40 PM CLT
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "registro_des.sv", 2); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg1.sv", 1); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "registro_des.sv", 2); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg1_behav.wcfg", 3); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg1.sv", 1); // o
// Elapsed time: 15 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "registro.sv", 0); // o
selectTab((HResource) null, (HResource) null, "Sources", 1); // aa
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro_des (registro_des.sv)]", 1, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro_des (registro_des.sv)]", 1, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 13 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg1_behav.wcfg", 3); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "registro_des.sv", 2); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg1.sv", 1); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg1_behav.wcfg", 3); // o
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectButton(RDIResource.WaveformView_GOTO_TIME_0, "Waveform Viewer_RunReset"); // B
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
selectButton(RDIResource.WaveformView_GOTO_LAST_TIME, "Waveform Viewer_RunAll"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
selectButton(RDIResource.WaveformView_GOTO_TIME_0, "Waveform Viewer_RunReset"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:27:43 PM CLT
selectButton(RDIResource.GraphicalView_ZOOM_OUT, "Waveform Viewer_zoom_out"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// Elapsed time: 14 seconds
selectButton(RDIResource.WaveformView_GOTO_LAST_TIME, "Waveform Viewer_RunAll"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
selectButton(RDIResource.WaveformView_GOTO_TIME_0, "Waveform Viewer_RunReset"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:28:01 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:28:02 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:28:03 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:28:03 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:28:03 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 83 MB. Current time: 5/18/23, 11:28:04 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 79 MB. Current time: 5/18/23, 11:28:04 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:28:04 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:28:05 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:28:05 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:28:05 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:28:05 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:28:06 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 80 MB. Current time: 5/18/23, 11:28:06 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:28:06 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:28:06 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:28:08 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:28:08 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:28:08 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:28:08 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:28:08 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:28:08 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:28:09 PM CLT
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "registro_des.sv", 2); // o
// Elapsed time: 19 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg1_behav.wcfg", 3); // o
selectButton(RDIResource.WaveformView_GOTO_TIME_0, "Waveform Viewer_RunReset"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:28:33 PM CLT
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "registro.sv", 0); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg1.sv", 1); // o
// Elapsed time: 203 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "registro_des.sv", 2); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg1_behav.wcfg", 3); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "registro_des.sv", 2); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg1.sv", 1); // o
selectCodeEditor("test_reg1.sv", 114, 239); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "registro_des.sv", 2); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg1_behav.wcfg", 3); // o
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// Tcl Message: relaunch_sim 
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: Command: launch_simulation -step compile -simset sim_1 -mode behavioral 
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'test_reg1' 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0' INFO: [SIM-utils-54] Inspecting design source files for 'test_reg1' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L uvm -prj test_reg1_vlog.prj" 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/registro_des.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module registro_des INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/test_reg1.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module test_reg1 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '4' seconds 
// Tcl Message: Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral 
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'test_reg1' 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' 
// Tcl Message: "xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_reg1_behav xil_defaultlib.test_reg1 xil_defaultlib.glbl -log elaborate.log" 
// Tcl Message: Vivado Simulator v2022.2 Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved. Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_reg1_behav xil_defaultlib.test_reg1 xil_defaultlib.glbl -log elaborate.log  Using 2 slave threads. Starting static elaboration Pass Through NonSizing Optimizer Completed static elaboration Starting simulation data flow analysis Completed simulation data flow analysis Time Resolution for simulation is 1ps Compiling module xil_defaultlib.registro_des Compiling module xil_defaultlib.test_reg1 Compiling module xil_defaultlib.glbl 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Built simulation snapshot test_reg1_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2254.938 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2254.938 ; gain = 0.000 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2254.938 ; gain = 0.000 
// 'a' command handler elapsed time: 11 seconds
// Elapsed time: 11 seconds
dismissDialog("Relaunch Simulation"); // b
selectButton(RDIResource.WaveformView_GOTO_TIME_0, "Waveform Viewer_RunReset"); // B
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:32:43 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:32:46 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:32:46 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 78 MB. Current time: 5/18/23, 11:32:46 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:32:46 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 80 MB. Current time: 5/18/23, 11:32:46 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 82 MB. Current time: 5/18/23, 11:32:46 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:32:46 PM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 75 MB. Current time: 5/18/23, 11:32:47 PM CLT
// TclEventType: WAVEFORM_SELECTED_WAVE_OBJECT_NAMES
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg1.sv", 1); // o
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("test_reg1.sv", 168, 253); // ac
selectCodeEditor("test_reg1.sv", 154, 254); // ac
selectCodeEditor("test_reg1.sv", 204, 297); // ac
selectCodeEditor("test_reg1.sv", 229, 354); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "registro_des.sv", 2); // o
// Elapsed time: 28 seconds
selectCodeEditor("registro_des.sv", 242, 292); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg1_behav.wcfg", 3); // o
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
dismissDialog("Save Simulation Sources"); // c
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// Tcl Message: relaunch_sim 
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// Tcl Message: Command: launch_simulation -step compile -simset sim_1 -mode behavioral 
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'test_reg1' 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L uvm -prj test_reg1_vlog.prj" 
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/registro_des.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module registro_des INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/test_reg1.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module test_reg1 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '4' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2254.938 ; gain = 0.000 
// Tcl Message: Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral 
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'test_reg1' 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' 
// Tcl Message: "xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_reg1_behav xil_defaultlib.test_reg1 xil_defaultlib.glbl -log elaborate.log" 
// Tcl Message: Vivado Simulator v2022.2 Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved. Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_reg1_behav xil_defaultlib.test_reg1 xil_defaultlib.glbl -log elaborate.log  Using 2 slave threads. Starting static elaboration Pass Through NonSizing Optimizer 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2254.938 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2254.938 ; gain = 0.000 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 77 MB. Current time: 5/18/23, 11:34:08 PM CLT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2254.938 ; gain = 0.000 
// 'a' command handler elapsed time: 15 seconds
// Elapsed time: 13 seconds
dismissDialog("Relaunch Simulation"); // b
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectButton(RDIResource.WaveformView_GOTO_TIME_0, "Waveform Viewer_RunReset"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg1.sv", 1); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "registro_des.sv", 2); // o
selectCodeEditor("registro_des.sv", 250, 212); // ac
selectCodeEditor("registro_des.sv", 252, 303); // ac
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("registro_des.sv", 253, 312); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 627 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro (registro.sv)]", 2, false); // D
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent"); // al
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
// Elapsed time: 32 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_reg1 (test_reg1.sv), DUT : registro_des (registro_des.sv)]", 8, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_reg1 (test_reg1.sv)]", 7, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_reg1 (test_reg1.sv)]", 7, true, false, false, false, false, true); // D - Double Click - Node
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_REPORTS, "Reports"); // ag
dismissMenu(PAResourceItoN.MainMenuMgr_REPORTS, "Reports"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_FLOW, "Flow"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent"); // al
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// Elapsed time: 12 seconds
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_TYPE, "SystemVerilog", 2); // bc
// Elapsed time: 15 seconds
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "reg_32"); // Q
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create Source File"); // m
selectButton("FINISH", "Finish"); // JButton
// 'f' command handler elapsed time: 37 seconds
dismissDialog("Add Sources"); // c
// Tcl Message: close [ open {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_32.sv} w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_32.sv}} 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
selectButton("OptionPane.button", "Yes"); // JButton
// TclEventType: FILE_SET_CHANGE
dismissDialog("Define Module"); // p
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_SIMULATION_SPECIFIC_HDL_FILES, "Add or create simulation sources"); // a
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_TYPE, "SystemVerilog", 2); // bc
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "test_reg32"); // Q
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create Source File"); // m
selectButton("FINISH", "Finish"); // JButton
// 'f' command handler elapsed time: 16 seconds
dismissDialog("Add Sources"); // c
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets sim_1] 
// Tcl Message: close [ open {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/test_reg32.sv} w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -fileset sim_1 {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/test_reg32.sv}} 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: FILE_SET_CHANGE
selectButton("OptionPane.button", "Yes"); // JButton
dismissDialog("Define Module"); // p
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, reg_32 (reg_32.sv)]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, reg_32 (reg_32.sv)]", 2, false, false, false, false, false, true); // D - Double Click
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
// Elapsed time: 11 seconds
selectCodeEditor("reg_32.sv", 82, 362); // ac
typeControlKey((HResource) null, "reg_32.sv", 'v'); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, reg_32 (reg_32.sv)]", 10, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, reg_32 (reg_32.sv)]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, reg_32 (reg_32.sv)]", 2, false, false, false, false, true, false); // D - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ao
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property top reg_32 [current_fileset] 
// TclEventType: DG_GRAPH_STALE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, reg_32 (reg_32.sv)]", 10, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, reg_32 (reg_32.sv)]", 10, false, false, false, false, true, false); // D - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ao
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property top reg_32 [get_filesets sim_1] 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property top_lib xil_defaultlib [get_filesets sim_1] 
// TclEventType: DG_GRAPH_STALE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_reg1 (test_reg1.sv)]", 8, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_reg1 (test_reg1.sv)]", 8, true, false, false, false, false, true); // D - Double Click - Node
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Tcl Message: update_compile_order -fileset sim_1 
selectCodeEditor("test_reg1.sv", 121, 368); // ac
selectCodeEditor("test_reg1.sv", 31, 102); // ac
selectCodeEditor("test_reg1.sv", 30, 95); // ac
typeControlKey((HResource) null, "test_reg1.sv", 'c'); // ac
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_reg1 (test_reg1.sv)]", 8, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_reg1 (test_reg1.sv)]", 8, true, false, false, false, false, true); // D - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, reg_32 (reg_32.sv)]", 10, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, reg_32 (reg_32.sv)]", 10, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_reg1 (test_reg1.sv)]", 8, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_reg32 (test_reg32.sv)]", 11, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_reg32 (test_reg32.sv)]", 11, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_reg32 (test_reg32.sv)]", 11, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("test_reg32.sv", 72, 378); // ac
selectCodeEditor("test_reg32.sv", 66, 358); // ac
selectCodeEditor("test_reg32.sv", 55, 365); // ac
typeControlKey((HResource) null, "test_reg32.sv", 'v'); // ac
selectCodeEditor("test_reg32.sv", 171, 225); // ac
selectCodeEditor("test_reg32.sv", 209, 227); // ac
selectCodeEditor("test_reg32.sv", 220, 287); // ac
selectCodeEditor("test_reg32.sv", 93, 270); // ac
// Elapsed time: 43 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro_des (registro_des.sv)]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro_des (registro_des.sv)]", 3, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_reg1 (test_reg1.sv)]", 8, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_reg1 (test_reg1.sv)]", 8, true, false, false, false, false, true); // D - Double Click - Node
// Elapsed time: 22 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro_des (registro_des.sv)]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro_des (registro_des.sv)]", 3, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 30 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, reg_32 (reg_32.sv)]", 11, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, reg_32 (reg_32.sv)]", 11, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, reg_32 (reg_32.sv)]", 11, false, false, false, false, false, true); // D - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg32.sv", 5); // o
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: WAVEFORM_CLOSE_WCFG
closeView(RDIResource.RDIViews_WAVEFORM_VIEWER, "test_reg1_behav.wcfg"); // u
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Syntax Error Files]", 8, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Syntax Error Files]", 8, true, false, false, false, false, true); // D - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Syntax Error Files, test_reg32.sv]", 9, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Syntax Error Files, test_reg32.sv]", 9, false, false, false, false, false, true); // D - Double Click
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
selectCodeEditor("test_reg32.sv", 98, 388); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 15 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // j
closeTask("Simulation", "Behavioral Simulation - Functional - sim_1 - test_reg1", "DesignTask.SIMULATION");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: SIMULATION_CLOSE_SIMULATION
dismissDialog("Confirm Close"); // u
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
dismissDialog("Close"); // bq
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // f
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ao
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: Command: launch_simulation  
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'reg_32' 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0' INFO: [SIM-utils-54] Inspecting design source files for 'reg_32' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L uvm -prj reg_32_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_32.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module reg_32 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '4' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' 
// Tcl Message: "xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_32_behav xil_defaultlib.reg_32 xil_defaultlib.glbl -log elaborate.log" 
// Tcl Message: Vivado Simulator v2022.2 Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved. Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_32_behav xil_defaultlib.reg_32 xil_defaultlib.glbl -log elaborate.log  Using 2 slave threads. Starting static elaboration Pass Through NonSizing Optimizer Completed static elaboration Starting simulation data flow analysis Completed simulation data flow analysis Time Resolution for simulation is 1ps Compiling module xil_defaultlib.reg_32 Compiling module xil_defaultlib.glbl 
// TclEventType: LAUNCH_SIM
// Tcl Message: Built simulation snapshot reg_32_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2254.938 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "reg_32_behav -key {Behavioral:sim_1:Functional:reg_32} -tclbatch {reg_32.tcl} -view {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/test_reg1_behav.wcfg}} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Elapsed time: 11 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 114 MB. Current time: 5/18/23, 11:50:59 PM CLT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: open_wave_config {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/test_reg1_behav.wcfg} 
// Tcl Message: source reg_32.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_32_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2254.938 ; gain = 0.000 
// 'd' command handler elapsed time: 12 seconds
dismissDialog("Run Simulation"); // e
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectButton(RDIResource.WaveformView_GOTO_TIME_0, "Waveform Viewer_RunReset"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "clock ; Z ; Logic", 0, "clock", 0, false); // c
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "reset ; Z ; Logic", 1, "reset", 0, false); // c
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "enable ; Z ; Logic", 2, "enable", 0, false); // c
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "shift_in ; Z ; Logic", 3, "shift_in", 0, false); // c
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "clock ; Z ; Logic", 0, "Z", 1, false); // c
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg32.sv", 4); // o
// Elapsed time: 39 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent"); // al
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
// Elapsed time: 345 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "reg_32.sv", 3); // o
// Elapsed time: 30 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg32.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg1_behav.wcfg*", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg32.sv", 4); // o
// Elapsed time: 26 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "reg_32.sv", 3); // o
selectTab((HResource) null, (HResource) null, "Sources", 1); // aa
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_reg32 (test_reg32.sv)]", 10, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_reg32 (test_reg32.sv)]", 10, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ao
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property top test_reg32 [get_filesets sim_1] 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property top_lib xil_defaultlib [get_filesets sim_1] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // j
closeTask("Simulation", "Behavioral Simulation - Functional - sim_1 - reg_32", "DesignTask.SIMULATION");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Confirm Close"); // u
selectButton("OptionPane.button", "Cancel"); // JButton
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // f
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_CLOSE_WCFG
selectButton("OptionPane.button", "Discard"); // JButton
closeView(RDIResource.RDIViews_WAVEFORM_VIEWER, "test_reg1_behav.wcfg*"); // u
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // f
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ao
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// TclEventType: LAUNCH_SIM
// Tcl Message: launch_simulation 
// Tcl Message: Command: launch_simulation  
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'test_reg32' 
// Tcl Message: boost::filesystem::remove: El proceso no tiene acceso al archivo porque est siendo utilizado por otro proceso: "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim/simulate.log" 
// CommandFailedException: ERROR: [Common 17-69] Command failed: boost::filesystem::remove: El proceso no tiene acceso al archivo porque est siendo utilizado por otro proceso: "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim/simulate.log" 
// HOptionPane Error: 'boost::filesystem::remove: El proceso no tiene acceso al archivo porque est siendo utilizado por otro proceso: "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim/simulate.log" (Run Simulation)'
selectButton("OptionPane.button", "OK"); // JButton
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg32.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "reg_32.sv", 3); // o
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_reg32 (test_reg32.sv)]", 8, true); // D - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // f
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ao
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// TclEventType: LAUNCH_SIM
// Tcl Message: launch_simulation 
// Tcl Message: Command: launch_simulation  
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'test_reg32' 
// Tcl Message: boost::filesystem::remove: El proceso no tiene acceso al archivo porque est siendo utilizado por otro proceso: "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim/simulate.log" 
// CommandFailedException: ERROR: [Common 17-69] Command failed: boost::filesystem::remove: El proceso no tiene acceso al archivo porque est siendo utilizado por otro proceso: "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim/simulate.log" 
// HOptionPane Error: 'boost::filesystem::remove: El proceso no tiene acceso al archivo porque est siendo utilizado por otro proceso: "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim/simulate.log" (Run Simulation)'
// 'd' command handler elapsed time: 8 seconds
selectButton("OptionPane.button", "OK"); // JButton
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // j
closeTask("Simulation", "Behavioral Simulation - Functional - sim_1 - reg_32", "DesignTask.SIMULATION");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: SIMULATION_CLOSE_SIMULATION
dismissDialog("Confirm Close"); // u
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
dismissDialog("Close"); // bq
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // f
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ao
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: Command: launch_simulation  
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'test_reg32' 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0' INFO: [SIM-utils-54] Inspecting design source files for 'test_reg32' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L uvm -prj test_reg32_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/registro_des.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module registro_des INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/test_reg32.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module test_reg32 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '4' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' 
// Tcl Message: "xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_reg32_behav xil_defaultlib.test_reg32 xil_defaultlib.glbl -log elaborate.log" 
// Tcl Message: Vivado Simulator v2022.2 Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved. Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_reg32_behav xil_defaultlib.test_reg32 xil_defaultlib.glbl -log elaborate.log  Using 2 slave threads. Starting static elaboration Pass Through NonSizing Optimizer Completed static elaboration Starting simulation data flow analysis Completed simulation data flow analysis Time Resolution for simulation is 1ps 
// Tcl Message: Compiling module xil_defaultlib.registro_des Compiling module xil_defaultlib.test_reg32 Compiling module xil_defaultlib.glbl 
// TclEventType: LAUNCH_SIM
// Tcl Message: Built simulation snapshot test_reg32_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2254.938 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "test_reg32_behav -key {Behavioral:sim_1:Functional:test_reg32} -tclbatch {test_reg32.tcl} -view {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/test_reg1_behav.wcfg}} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Elapsed time: 12 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 86 MB. Current time: 5/19/23, 12:00:13 AM CLT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: open_wave_config {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/test_reg1_behav.wcfg} 
// Tcl Message: source test_reg32.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_reg32_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2254.938 ; gain = 0.000 
// 'd' command handler elapsed time: 12 seconds
dismissDialog("Run Simulation"); // e
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectButton(RDIResource.WaveformView_GOTO_TIME_0, "Waveform Viewer_RunReset"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "clock ; 0 ; Logic", 0, "clock", 0, false); // c
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "clock ; 0 ; Logic", 0, "clock", 0, false); // c
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg32.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "registro_des.sv", 2); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg1.sv", 1); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg32.sv", 4); // o
selectCodeEditor("test_reg32.sv", 76, 154); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg1_behav.wcfg*", 5); // o
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_CLOSE_WCFG
selectButton("OptionPane.button", "Discard"); // JButton
closeView(RDIResource.RDIViews_WAVEFORM_VIEWER, "test_reg1_behav.wcfg*"); // u
selectTab((HResource) null, (HResource) null, "Sources", 1); // aa
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_reg32 (test_reg32.sv)]", 8, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_reg32 (test_reg32.sv)]", 8, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("test_reg32.sv", 148, 334); // ac
// Elapsed time: 11 seconds
selectCodeEditor("test_reg32.sv", 70, 209); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // j
closeTask("Simulation", "Behavioral Simulation - Functional - sim_1 - test_reg32", "DesignTask.SIMULATION");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: SIMULATION_CLOSE_SIMULATION
dismissDialog("Confirm Close"); // u
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
dismissDialog("Close"); // bq
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg32.sv", 5); // o
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // f
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ao
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: Command: launch_simulation  
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'test_reg32' 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0' INFO: [SIM-utils-54] Inspecting design source files for 'test_reg32' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L uvm -prj test_reg32_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/test_reg32.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module test_reg32 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' 
// Tcl Message: "xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_reg32_behav xil_defaultlib.test_reg32 xil_defaultlib.glbl -log elaborate.log" 
// Tcl Message: Vivado Simulator v2022.2 Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved. Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_reg32_behav xil_defaultlib.test_reg32 xil_defaultlib.glbl -log elaborate.log  Using 2 slave threads. Starting static elaboration Pass Through NonSizing Optimizer Completed static elaboration Starting simulation data flow analysis Completed simulation data flow analysis Time Resolution for simulation is 1ps Compiling module xil_defaultlib.reg_32 Compiling module xil_defaultlib.test_reg32 Compiling module xil_defaultlib.glbl 
// TclEventType: LAUNCH_SIM
// Tcl Message: Built simulation snapshot test_reg32_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2254.938 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "test_reg32_behav -key {Behavioral:sim_1:Functional:test_reg32} -tclbatch {test_reg32.tcl} -view {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/test_reg1_behav.wcfg}} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Elapsed time: 11 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 89 MB. Current time: 5/19/23, 12:01:47 AM CLT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// Tcl Message: open_wave_config {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/test_reg1_behav.wcfg} 
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// Tcl Message: source test_reg32.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_reg32_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2254.938 ; gain = 0.000 
// 'd' command handler elapsed time: 11 seconds
dismissDialog("Run Simulation"); // e
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectButton(RDIResource.WaveformView_GOTO_TIME_0, "Waveform Viewer_RunReset"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: WAVEFORM_CLOSE_WCFG
closeView(RDIResource.RDIViews_WAVEFORM_VIEWER, "test_reg1_behav.wcfg"); // u
selectTab((HResource) null, (HResource) null, "Sources", 1); // aa
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // j
closeTask("Simulation", "Behavioral Simulation - Functional - sim_1 - test_reg32", "DesignTask.SIMULATION");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: SIMULATION_CLOSE_SIMULATION
dismissDialog("Confirm Close"); // u
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
dismissDialog("Close"); // bq
// Elapsed time: 27 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "reg_32.sv", 4); // o
// Elapsed time: 20 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // f
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ao
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: Command: launch_simulation  
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'test_reg32' 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0' INFO: [SIM-utils-54] Inspecting design source files for 'test_reg32' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L uvm -prj test_reg32_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '4' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' 
// Tcl Message: "xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_reg32_behav xil_defaultlib.test_reg32 xil_defaultlib.glbl -log elaborate.log" 
// Tcl Message: Vivado Simulator v2022.2 Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved. Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_reg32_behav xil_defaultlib.test_reg32 xil_defaultlib.glbl -log elaborate.log  Using 2 slave threads. Starting static elaboration Pass Through NonSizing Optimizer Completed static elaboration INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "test_reg32_behav -key {Behavioral:sim_1:Functional:test_reg32} -tclbatch {test_reg32.tcl} -view {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/test_reg1_behav.wcfg}} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Elapsed time: 10 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 109 MB. Current time: 5/19/23, 12:03:06 AM CLT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: open_wave_config {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/test_reg1_behav.wcfg} 
// Tcl Message: source test_reg32.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_reg32_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2254.938 ; gain = 0.000 
// 'd' command handler elapsed time: 11 seconds
dismissDialog("Run Simulation"); // e
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_CLOSE_WCFG
closeView(RDIResource.RDIViews_WAVEFORM_VIEWER, "test_reg1_behav.wcfg"); // u
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // E
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "registro_des.sv", 1); // o
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // E
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // j
closeTask("Simulation", "Behavioral Simulation - Functional - sim_1 - test_reg32", "DesignTask.SIMULATION");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Confirm Close"); // u
// TclEventType: SIMULATION_CLOSE_SIMULATION
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
dismissDialog("Close"); // bq
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // f
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ao
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: Command: launch_simulation  
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'test_reg32' 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0' INFO: [SIM-utils-54] Inspecting design source files for 'test_reg32' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L uvm -prj test_reg32_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '4' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' 
// Tcl Message: "xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_reg32_behav xil_defaultlib.test_reg32 xil_defaultlib.glbl -log elaborate.log" 
// Tcl Message: Vivado Simulator v2022.2 Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved. Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_reg32_behav xil_defaultlib.test_reg32 xil_defaultlib.glbl -log elaborate.log  Using 2 slave threads. 
// TclEventType: LAUNCH_SIM
// Tcl Message: Starting static elaboration Pass Through NonSizing Optimizer Completed static elaboration INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "test_reg32_behav -key {Behavioral:sim_1:Functional:test_reg32} -tclbatch {test_reg32.tcl} -view {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/test_reg1_behav.wcfg}} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Elapsed time: 10 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: open_wave_config {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/test_reg1_behav.wcfg} 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 96 MB. Current time: 5/19/23, 12:03:32 AM CLT
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: source test_reg32.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_reg32_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2254.938 ; gain = 0.000 
// 'd' command handler elapsed time: 10 seconds
dismissDialog("Run Simulation"); // e
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
selectTab((HResource) null, (HResource) null, "Sources", 1); // aa
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al
selectMenuItem(PAResourceCommand.PACommandNames_NEW_PROJECT, "New..."); // ao
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
selectButton("NEXT", "Next >"); // JButton
selectButton("NEXT", "Next >"); // JButton
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_TYPE, "SystemVerilog", 2); // bc
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "registro_32"); // Q
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create Source File"); // m
selectButton("NEXT", "Next >"); // JButton
selectButton("NEXT", "Next >"); // JButton
// Elapsed time: 17 seconds
setText("PAResourceEtoH.FPGAChooser_FPGA_TABLE_SEARCH_FIELD", "xc7a100tcs"); // OverlayTextField
selectTable(PAResourceEtoH.FPGAChooser_FPGA_TABLE, "xc7a100tcsg324-1 ; 324 ; 210 ; 63400 ; 126800 ; 135 ; 0 ; 240 ;  ; 32 ;  ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 6 ;  ;  ;  ;  ; 0 ;  ;  ;  ;  ;  ;  ; 0.95 ; 0.95 ; 1.05", 3, "xc7a100tcsg324-1", 0); // n
selectButton("NEXT", "Next >"); // JButton
selectButton("OptionPane.button", "No"); // JButton
// TclEventType: FILE_SET_NEW
// Tcl Message: create_project project_1 {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1} -part xc7a100tcsg324-1 
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  2768 ms.
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// [GUI Memory]: 166 MB (+6472kb) [22:41:55]
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Command: 'file mkdir C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sources_1/new'
// Tcl Message: create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2254.938 ; gain = 0.000 
// Tcl Command: 'file mkdir C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sources_1/new'
// Tcl Message: file mkdir C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sources_1/new 
// Tcl Command: 'file mkdir C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sources_1/new'
// Tcl Message: file mkdir C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sources_1/new 
// Tcl Message: file mkdir C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sources_1/new 
// Tcl Message: file mkdir {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sources_1/new} 
// Tcl Message: close [ open {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sources_1/new/registro_32.sv} w ] 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sources_1/new/registro_32.sv}} 
dismissDialog("New Project"); // f
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: FILE_SET_CHANGE
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 57 seconds
selectButton("OptionPane.button", "Yes"); // JButton
// TclEventType: FILE_SET_CHANGE
dismissDialog("Define Module"); // p
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro_32 (registro_32.sv)]", 1, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro_32 (registro_32.sv)]", 1, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro_32 (registro_32.sv)]", 1, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("registro_32.sv", 93, 376); // ac
typeControlKey((HResource) null, "registro_32.sv", 'v'); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_TYPE, "SystemVerilog", 2); // bc
// Elapsed time: 13 seconds
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "test_registro_32"); // Q
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Tcl Command: 'file mkdir C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sim_1/new'
dismissDialog("Create Source File"); // m
// Tcl Message: file mkdir C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sim_1/new 
// Tcl Command: 'file mkdir C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sim_1/new'
// Tcl Message: file mkdir C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sim_1/new 
// Tcl Command: 'file mkdir C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sim_1/new'
// Tcl Command: 'file mkdir C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sim_1/new'
selectButton("FINISH", "Finish"); // JButton
// 'f' command handler elapsed time: 21 seconds
// Tcl Message: file mkdir C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sim_1/new 
// Tcl Command: 'file mkdir C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sim_1/new'
// Tcl Message: file mkdir C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sim_1/new 
dismissDialog("Add Sources"); // c
// Tcl Message: file mkdir C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sim_1/new 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Command: 'file mkdir C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sim_1/new'
// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets sim_1] 
// Tcl Message: file mkdir C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sim_1/new 
// Tcl Message: file mkdir {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sim_1/new} 
// Tcl Message: close [ open {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sim_1/new/test_registro_32.sv} w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -fileset sim_1 {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sim_1/new/test_registro_32.sv}} 
dismissDialog("Add Simulation Sources"); // bq
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: FILE_SET_CHANGE
selectButton("OptionPane.button", "Yes"); // JButton
dismissDialog("Define Module"); // p
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg32.sv", 2); // o
selectCodeEditor("test_reg32.sv", 104, 365); // ac
selectCodeEditor("test_reg32.sv", 79, 325); // ac
typeControlKey((HResource) null, "test_reg32.sv", 'c'); // ac
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 3); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 4); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_registro_32 (test_registro_32.sv)]", 6, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_registro_32 (test_registro_32.sv)]", 6, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("test_registro_32.sv", 68, 369); // ac
typeControlKey((HResource) null, "test_registro_32.sv", 'v'); // ac
selectCodeEditor("test_registro_32.sv", 251, 86); // ac
selectCodeEditor("test_registro_32.sv", 243, 80); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
selectCodeEditor("test_registro_32.sv", 72, 119); // ac
selectCodeEditor("test_registro_32.sv", 94, 120); // ac
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // f
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ao
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: Command: launch_simulation  
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'test_registro_32' 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0' INFO: [SIM-utils-54] Inspecting design source files for 'test_registro_32' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L uvm -prj test_registro_32_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sources_1/new/registro_32.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module registro_32 INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sim_1/new/test_registro_32.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module test_registro_32 INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module glbl 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '4' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.sim/sim_1/behav/xsim' 
// Tcl Message: "xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_registro_32_behav xil_defaultlib.test_registro_32 xil_defaultlib.glbl -log elaborate.log" 
// TclEventType: LAUNCH_SIM
// Tcl Message: Built simulation snapshot test_registro_32_behav 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "test_registro_32_behav -key {Behavioral:sim_1:Functional:test_registro_32} -tclbatch {test_registro_32.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Elapsed time: 11 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 114 MB. Current time: 5/19/23, 12:06:54 AM CLT
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: source test_registro_32.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_registro_32_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2263.832 ; gain = 8.895 
// 'd' command handler elapsed time: 11 seconds
dismissDialog("Run Simulation"); // e
selectButton(RDIResource.WaveformView_GOTO_TIME_0, "Waveform Viewer_RunReset"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 114 MB. Current time: 5/19/23, 12:07:01 AM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 114 MB. Current time: 5/19/23, 12:07:01 AM CLT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectButton(RDIResource.WaveformView_GOTO_TIME_0, "Waveform Viewer_RunReset"); // B
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
selectButton(RDIResource.GraphicalView_ZOOM_OUT, "Waveform Viewer_zoom_out"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 114 MB. Current time: 5/19/23, 12:07:04 AM CLT
selectButton(RDIResource.GraphicalView_ZOOM_OUT, "Waveform Viewer_zoom_out"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
selectButton(RDIResource.GraphicalView_ZOOM_OUT, "Waveform Viewer_zoom_out"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
selectButton(RDIResource.GraphicalView_ZOOM_OUT, "Waveform Viewer_zoom_out"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 114 MB. Current time: 5/19/23, 12:07:05 AM CLT
selectButton(RDIResource.GraphicalView_ZOOM_OUT, "Waveform Viewer_zoom_out"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
selectButton(RDIResource.GraphicalView_ZOOM_OUT, "Waveform Viewer_zoom_out"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
selectButton(RDIResource.GraphicalView_ZOOM_OUT, "Waveform Viewer_zoom_out"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 114 MB. Current time: 5/19/23, 12:07:05 AM CLT
selectButton(RDIResource.GraphicalView_ZOOM_OUT, "Waveform Viewer_zoom_out"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_registro_32.sv", 1); // o
selectCodeEditor("test_registro_32.sv", 75, 300); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1", 2); // o
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// Tcl Message: relaunch_sim 
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: Command: launch_simulation -step compile -simset sim_1 -mode behavioral 
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'test_registro_32' 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.sim/sim_1/behav/xsim' 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// Tcl Message: "xvlog --incr --relax -L uvm -prj test_registro_32_vlog.prj" 
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sources_1/new/registro_32.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module registro_32 INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sim_1/new/test_registro_32.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module test_registro_32 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '4' seconds 
// Tcl Message: Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral 
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'test_registro_32' 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.sim/sim_1/behav/xsim' 
// Tcl Message: "xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_registro_32_behav xil_defaultlib.test_registro_32 xil_defaultlib.glbl -log elaborate.log" 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Built simulation snapshot test_registro_32_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2263.832 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2263.832 ; gain = 0.000 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 114 MB. Current time: 5/19/23, 12:07:35 AM CLT
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2263.832 ; gain = 0.000 
// 'a' command handler elapsed time: 13 seconds
// Elapsed time: 13 seconds
dismissDialog("Relaunch Simulation"); // b
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectButton(RDIResource.WaveformView_GOTO_TIME_0, "Waveform Viewer_RunReset"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
selectButton(RDIResource.WaveformView_GOTO_TIME_0, "Waveform Viewer_RunReset"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
selectButton(RDIResource.GraphicalView_ZOOM_OUT, "Waveform Viewer_zoom_out"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
selectButton(RDIResource.GraphicalView_ZOOM_OUT, "Waveform Viewer_zoom_out"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 114 MB. Current time: 5/19/23, 12:07:43 AM CLT
selectButton(RDIResource.GraphicalView_ZOOM_OUT, "Waveform Viewer_zoom_out"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
selectButton(RDIResource.GraphicalView_ZOOM_OUT, "Waveform Viewer_zoom_out"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
selectButton(RDIResource.GraphicalView_ZOOM_OUT, "Waveform Viewer_zoom_out"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 114 MB. Current time: 5/19/23, 12:07:44 AM CLT
selectButton(RDIResource.GraphicalView_ZOOM_OUT, "Waveform Viewer_zoom_out"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
selectButton(RDIResource.GraphicalView_ZOOM_OUT, "Waveform Viewer_zoom_out"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_registro_32.sv", 1); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "registro_32.sv", 0); // o
// WARNING: HEventQueue.dispatchEvent() is taking  3923 ms.
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 2917 ms. Increasing delay to 8751 ms.
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 113518 ms. Increasing delay to 340554 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  43271894 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 114 MB. Current time: 5/19/23, 12:11:50 PM CLT
// Elapsed time: 43464 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_registro_32.sv", 1); // o
selectCodeEditor("test_registro_32.sv", 104, 400); // ac
selectCodeEditor("test_registro_32.sv", 104, 400, false, false, false, false, true); // ac - Double Click
typeControlKey((HResource) null, "test_registro_32.sv", 'c'); // ac
// Elapsed time: 37 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1", 2); // o
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 111 MB. Current time: 5/19/23, 12:13:10 PM CLT
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 32, 182); // b
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_SELECTED_WAVE_OBJECT_NAMES
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_SELECTED_WAVE_OBJECT_NAMES
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// Elapsed time: 214 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "registro_des.sv", 0); // o
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
dismissMenu(PAResourceItoN.MainMenuMgr_FLOW, "Flow"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_FLOW, "Flow"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // ag
dismissMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_REPORTS, "Reports"); // ag
dismissMenu(PAResourceItoN.MainMenuMgr_REPORTS, "Reports"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_FLOW, "Flow"); // ag
dismissMenu(PAResourceItoN.MainMenuMgr_FLOW, "Flow"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // ag
dismissMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent"); // al
selectMenuItem(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 4/Act3/Act3.xpr"); // ao
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
// Opening Vivado Project: C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 4/Act3/Act3.xpr. Version: Vivado v2022.2 
selectButton("OptionPane.button", "No"); // JButton
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_CHANGE
// Tcl Message: open_project {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 4/Act3/Act3.xpr} 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 4/Act3/Act3.gen/sources_1'. 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  3247 ms.
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'. 
// Project name: Act3; location: C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 4/Act3; part: xc7a100tcsg324-1
// Tcl Message: open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2263.832 ; gain = 0.000 
dismissDialog("Open Project"); // bq
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, S4_actividad3 (S4_actividad3.sv)]", 1, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, S4_actividad3 (S4_actividad3.sv)]", 1, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("S4_actividad3.sv", 102, 407); // ac
selectCodeEditor("S4_actividad3.sv", 118, 395); // ac
typeControlKey((HResource) null, "S4_actividad3.sv", 'c'); // ac
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 24 ms. Decreasing delay to 2024 ms.
// TclEventType: SIMULATION_CURRENT_SIMULATION
// PAPropertyPanels.initPanels (test_register.sv) elapsed time: 0.4s
// Elapsed time: 231 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_register (test_register.sv)]", 12, true); // D - Node
// Tcl Message: current_project Sesion5 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: current_sim simulation_6 
selectTab((HResource) null, (HResource) null, "Sources", 1); // aa
// [GUI Memory]: 181 MB (+7341kb) [34:58:30]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_register (test_register.sv)]", 12, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_register (test_register.sv)]", 12, true, false, false, false, false, true); // D - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_reg1 (test_reg1.sv)]", 10, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_reg1 (test_reg1.sv)]", 10, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("test_reg1.sv", 188, 385); // ac
// Elapsed time: 194 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro (registro.sv)]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro (registro.sv)]", 2, false, false, false, false, false, true); // D - Double Click
// WARNING: HSwingWorker (Monitor File Timestamp Swing Worker) is taking 698 ms to process. Increasing delay to 2000 ms.
// WARNING: HSwingWorker (Monitor File Timestamp Swing Worker) is taking 1038 ms to process. Increasing delay to 2000 ms.
// WARNING: HSwingWorker (Monitor File Timestamp Swing Worker) is taking 892 ms to process. Increasing delay to 2000 ms.
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 1428 ms. Increasing delay to 4284 ms.
// Elapsed time: 418 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "registro_32.sv", 0); // o
// Elapsed time: 123 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro_des (registro_des.sv)]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro (registro.sv)]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro (registro.sv)]", 2, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro (registro.sv)]", 2, false, false, false, false, true, false); // D - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ao
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property top registro [current_fileset] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // f
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // f
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // f
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Elaborate Design"); // u
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7a100tcsg324-1 Top: registro 
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 125 MB. Current time: 5/19/23, 12:34:19 PM CLT
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// [GUI Memory]: 192 MB (+1448kb) [35:11:31]
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2270.633 ; gain = 6.801 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'registro' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/registro.sv:23] INFO: [Synth 8-6155] done synthesizing module 'registro' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/registro.sv:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2270.633 ; gain = 6.801 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2272.727 ; gain = 8.895 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2272.727 ; gain = 8.895 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2272.727 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2300.578 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2310.000 ; gain = 46.168 
// Tcl Message: 5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2310.000 ; gain = 46.168 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Elapsed time: 14 seconds
dismissDialog("Open Elaborated Design"); // bq
// [GUI Memory]: 203 MB (+1195kb) [35:11:33]
// Elapsed time: 72 seconds
selectTab((HResource) null, (HResource) null, "Sources", 0); // aa
// Elapsed time: 29 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // o
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "registro_des.sv", 1); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "reg_32.sv", 2); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "registro.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg1.sv", 5); // o
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // E
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_register.sv", 4); // o
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // E
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg32.sv", 3); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "registro_des.sv", 1); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "registro.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 0); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 5); // o
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // j
// Elapsed time: 66 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_TYPE, "SystemVerilog", 2); // bc
// Elapsed time: 36 seconds
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "alu_reg"); // Q
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create Source File"); // m
selectButton("FINISH", "Finish"); // JButton
// 'f' command handler elapsed time: 45 seconds
dismissDialog("Add Sources"); // c
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets sim_1] 
// Tcl Message: close [ open {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/alu_reg.sv} w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -fileset sim_1 {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/alu_reg.sv}} 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
selectButton("OptionPane.button", "Yes"); // JButton
// TclEventType: FILE_SET_CHANGE
dismissDialog("Define Module"); // p
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
// [GUI Memory]: 214 MB (+972kb) [35:15:47]
// Elapsed time: 16 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, alu_reg (alu_reg.sv)]", 13, false); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, alu_reg (alu_reg.sv)]", 13, false, false, false, false, true, false); // D - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, alu_reg (alu_reg.sv)]", 13, false, false, false, false, true, false); // D - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // U
// Tcl Message: export_ip_user_files -of_objects  [get_files {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/alu_reg.sv}}] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  -fileset sim_1 {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/alu_reg.sv}} 
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_HDL_NETLIST_BLOCK_DESIGN, "Add or create design sources"); // a
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_TYPE, "SystemVerilog", 2); // bc
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "alu_reg"); // Q
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create Source File"); // m
selectButton("FINISH", "Finish"); // JButton
// 'f' command handler elapsed time: 13 seconds
dismissDialog("Add Sources"); // c
// Tcl Message: close [ open {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv} w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv}} 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
selectButton("OptionPane.button", "Yes"); // JButton
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
dismissDialog("Define Module"); // p
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv)]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv)]", 2, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 45 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro (registro.sv)]", 1, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro (registro.sv)]", 1, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro_des (registro_des.sv)]", 4, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro_des (registro_des.sv)]", 4, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, reg_32 (reg_32.sv)]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, reg_32 (reg_32.sv)]", 3, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro_des (registro_des.sv)]", 4, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro_des (registro_des.sv)]", 4, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, reg_32 (reg_32.sv)]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, reg_32 (reg_32.sv)]", 3, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro_des (registro_des.sv)]", 4, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro_des (registro_des.sv)]", 4, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 58 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "reg_32.sv", 2); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "registro_des.sv", 1); // o
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, reg_32 (reg_32.sv)]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, reg_32 (reg_32.sv)]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, reg_32 (reg_32.sv)]", 3, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro (registro.sv)]", 1, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro (registro.sv)]", 1, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("registro.sv", 134, 54); // ac
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, reg_32 (reg_32.sv)]", 3, false); // D
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv)]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, reg_32 (reg_32.sv)]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, reg_32 (reg_32.sv)]", 3, false, false, false, false, true, false); // D - Popup Trigger
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_TYPE, "VHDL", 3); // bc
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_TYPE, "SystemVerilog", 2); // bc
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "registro_param"); // Q
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create Source File"); // m
// Elapsed time: 12 seconds
selectTable(PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE, "VSourceFile ; 1 ; registro_param.sv ; xil_defaultlib ; <Local to Project>", 0, "registro_param.sv", 2); // aM
selectTable(PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE, "VSourceFile ; 1 ; registro_param.sv ; xil_defaultlib ; <Local to Project>", 0, "registro_param.sv", 2, false, false, false, false, true); // aM - Double Click
selectButton("BACK", "< Back"); // JButton
selectButton("NEXT", "Next >"); // JButton
selectTable(PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE, "VSourceFile ; 1 ; registro_param.sv ; xil_defaultlib ; <Local to Project>", 0, "registro_param.sv", 2); // aM
selectTable(PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE, "VSourceFile ; 1 ; registro_param.sv ; xil_defaultlib ; <Local to Project>", 0, "registro_param.sv", 2, false, false, false, false, true); // aM - Double Click
selectTable(PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE, "VSourceFile ; 1 ; registro_param.sv ; xil_defaultlib ; <Local to Project>", 0, "registro_param.sv", 2); // aM
selectButton(RDIResource.AbstractCombinedPanel_REMOVE_SELECTED_ELEMENTS, "Remove"); // B
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_TYPE, "SystemVerilog", 2); // bc
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "reg_param"); // Q
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create Source File"); // m
selectButton("FINISH", "Finish"); // JButton
// 'f' command handler elapsed time: 48 seconds
dismissDialog("Add Sources"); // c
// Tcl Message: close [ open {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv} w ] 
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv}} 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
selectButton("OptionPane.button", "Yes"); // JButton
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
dismissDialog("Define Module"); // p
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectCodeEditor("registro.sv", 126, 336); // ac
selectCodeEditor("registro.sv", 39, 79); // ac
selectCodeEditor("registro.sv", 38, 79); // ac
typeControlKey((HResource) null, "registro.sv", 'c'); // ac
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, reg_param (reg_param.sv)]", 4, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, reg_param (reg_param.sv)]", 4, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("reg_param.sv", 188, 277); // ac
selectCodeEditor("reg_param.sv", 180, 307); // ac
typeControlKey((HResource) null, "reg_param.sv", 'v'); // ac
selectCodeEditor("reg_param.sv", 145, 95); // ac
selectCodeEditor("reg_param.sv", 147, 101); // ac
// Elapsed time: 21 seconds
selectCodeEditor("reg_param.sv", 144, 90); // ac
selectCodeEditor("reg_param.sv", 1, 119); // ac
selectCodeEditor("reg_param.sv", 146, 89); // ac
// Elapsed time: 21 seconds
selectCodeEditor("reg_param.sv", 301, 232); // ac
selectCodeEditor("reg_param.sv", 360, 314); // ac
selectCodeEditor("reg_param.sv", 465, 195); // ac
// Elapsed time: 12 seconds
selectCodeEditor("reg_param.sv", 155, 117); // ac
selectCodeEditor("reg_param.sv", 337, 119); // ac
// Elapsed time: 26 seconds
selectCodeEditor("reg_param.sv", 182, 143); // ac
// Elapsed time: 14 seconds
selectCodeEditor("reg_param.sv", 151, 154); // ac
// Elapsed time: 11 seconds
selectCodeEditor("reg_param.sv", 221, 134); // ac
selectCodeEditor("reg_param.sv", 295, 195); // ac
// Elapsed time: 28 seconds
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // E
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_reg32.sv", 2, false, true); // o - Double Click
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // D
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // E
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "reg_param.sv", 2); // o
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // R
// Elapsed time: 19 seconds
selectCodeEditor("S4_actividad3.sv", 100, 309); // ac
// Elapsed time: 95 seconds
selectCodeEditor("S4_actividad3.sv", 61, 259); // ac
typeControlKey((HResource) null, "S4_actividad3.sv", 'c'); // ac
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_TYPE, "SystemVerilog", 2); // bc
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "S4_actividad3"); // Q
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create Source File"); // m
selectButton("FINISH", "Finish"); // JButton
// 'f' command handler elapsed time: 14 seconds
dismissDialog("Add Sources"); // c
// Tcl Message: close [ open {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv} w ] 
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv}} 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
selectButton("OptionPane.button", "Yes"); // JButton
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
dismissDialog("Define Module"); // p
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 10 seconds
selectCodeEditor("S4_actividad3.sv", 189, 260); // ac
typeControlKey((HResource) null, "S4_actividad3.sv", 'c'); // ac
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, S4_actividad3 (S4_actividad3.sv)]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, S4_actividad3 (S4_actividad3.sv)]", 2, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("S4_actividad3.sv", 138, 539); // ac
typeControlKey((HResource) null, "S4_actividad3.sv", 'v'); // ac
selectCodeEditor("S4_actividad3.sv", 169, 362); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 660 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, reg_32 (reg_32.sv)]", 4, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, reg_32 (reg_32.sv)]", 4, false, false, false, false, true, false); // D - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
// Elapsed time: 13 seconds
selectTab((HResource) null, (HResource) null, "Sources", 1); // aa
// Elapsed time: 83 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, reg_32 (reg_32.sv)]", 4, false, false, false, false, true, false); // D - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // U
// Tcl Message: export_ip_user_files -of_objects  [get_files {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_32.sv}}] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_32.sv}} 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_reg32 (test_reg32.sv)]", 10, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // U
// Tcl Message: export_ip_user_files -of_objects  [get_files {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/test_reg32.sv}}] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  -fileset sim_1 {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/test_reg32.sv}} 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
// Elapsed time: 11 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
dismissDialog("Invalid Top Module"); // s
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
// Elapsed time: 17 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_TYPE, "SystemVerilog", 2); // bc
// Elapsed time: 21 seconds
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "BCD_to_sevenSeg"); // Q
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create Source File"); // m
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_OR_CREATE_SOURCE_FILE, "Add"); // B
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_TYPE, "SystemVerilog", 2); // bc
// Elapsed time: 14 seconds
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "counter_Nbits"); // Q
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create Source File"); // m
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_TYPE, "SystemVerilog", 2); // bc
// Elapsed time: 43 seconds
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "Dec_8"); // Q
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create Source File"); // m
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 154 MB. Current time: 5/19/23, 1:04:20 PM CLT
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_TYPE, "SystemVerilog", 2); // bc
// Elapsed time: 15 seconds
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "Mux_temporal_multi_bits"); // Q
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create Source File"); // m
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_TYPE, "SystemVerilog", 2); // bc
// Elapsed time: 29 seconds
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "S4_actividad1"); // Q
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create Source File"); // m
selectButton("FINISH", "Finish"); // JButton
// 'f' command handler elapsed time: 157 seconds
dismissDialog("Add Sources"); // c
// Tcl Message: close [ open {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv} w ] 
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv}} 
// Tcl Message: close [ open {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv} w ] 
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv}} 
// Tcl Message: close [ open {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv} w ] 
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv}} 
// Tcl Message: close [ open {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv} w ] 
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv}} 
// Tcl Message: close [ open {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv} w ] 
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv}} 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton("OptionPane.button", "Yes"); // JButton
dismissDialog("Define Modules"); // p
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files, BCD_to_sevenSeg.sv]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files, S4_actividad1.sv]", 5, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files, BCD_to_sevenSeg.sv]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files, BCD_to_sevenSeg.sv]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files, BCD_to_sevenSeg.sv]", 2, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 18 seconds
selectCodeEditor("BCD_to_sevenSeg.sv", 74, 90); // ac
selectCodeEditor("BCD_to_sevenSeg.sv", 81, 9); // ac
typeControlKey((HResource) null, "BCD_to_sevenSeg.sv", 'v'); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files, Dec_8.sv]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files, Dec_8.sv]", 2, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 11 seconds
selectCodeEditor("Dec_8.sv", 78, 2); // ac
typeControlKey((HResource) null, "Dec_8.sv", 'v'); // ac
selectCodeEditor("Dec_8.sv", 163, 452); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files, Mux_temporal_multi_bits.sv]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files, Mux_temporal_multi_bits.sv]", 3, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 14 seconds
selectCodeEditor("Mux_temporal_multi_bits.sv", 25, 11); // ac
typeControlKey((HResource) null, "Mux_temporal_multi_bits.sv", 'v'); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files, S4_actividad1.sv]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files, S4_actividad1.sv]", 3, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 12 seconds
selectCodeEditor("S4_actividad1.sv", 85, 12); // ac
typeControlKey((HResource) null, "S4_actividad1.sv", 'v'); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 32 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, reg_param (reg_param.sv)]", 5, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, S4_actividad1 (S4_actividad1.sv)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, S4_actividad1 (S4_actividad1.sv)]", 1, true, false, false, false, false, true); // D - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, S4_actividad1 (S4_actividad1.sv), BCD_to_sevenSeg : xil_defaultlib.BCD_to_sevenSeg]", 5, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, S4_actividad1 (S4_actividad1.sv), BCD_to_sevenSeg : xil_defaultlib.BCD_to_sevenSeg]", 5, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, S4_actividad1 (S4_actividad1.sv), BCD_to_sevenSeg : xil_defaultlib.BCD_to_sevenSeg]", 5, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, S4_actividad1 (S4_actividad1.sv), BCD_to_sevenSeg : xil_defaultlib.BCD_to_sevenSeg]", 5, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, S4_actividad1 (S4_actividad1.sv), BCD_to_sevenSeg : xil_defaultlib.BCD_to_sevenSeg]", 5, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, S4_actividad3 (S4_actividad3.sv)]", 8, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, S4_actividad1 (S4_actividad1.sv), BCD_to_sevenseg (BCD_to_sevenSeg.sv)]", 6, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, S4_actividad1 (S4_actividad1.sv), BCD_to_sevenseg (BCD_to_sevenSeg.sv)]", 6, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("BCD_to_sevenSeg.sv", 2, 15); // ac
// Elapsed time: 12 seconds
selectCodeEditor("BCD_to_sevenSeg.sv", 54, 27); // ac
selectCodeEditor("BCD_to_sevenSeg.sv", 28, 14); // ac
typeControlKey((HResource) null, "BCD_to_sevenSeg.sv", 'v'); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv)]", 9, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv)]", 9, false); // D
selectCodeEditor("BCD_to_sevenSeg.sv", 133, 58); // ac
// Elapsed time: 42 seconds
selectCodeEditor("BCD_to_sevenSeg.sv", 172, 58); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, S4_actividad1 (S4_actividad1.sv), BCD_to_sevenSeg : BCD_to_sevenSeg (BCD_to_sevenSeg.sv)]", 5, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, S4_actividad3 (S4_actividad3.sv)]", 7, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, S4_actividad3 (S4_actividad3.sv)]", 7, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, S4_actividad3 (S4_actividad3.sv)]", 7, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 288 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv)]", 8, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv)]", 8, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("alu_reg.sv", 162, 469); // ac
// Elapsed time: 281 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, S4_actividad1 (S4_actividad1.sv), BCD_to_sevenSeg : BCD_to_sevenSeg (BCD_to_sevenSeg.sv)]", 5, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, S4_actividad1 (S4_actividad1.sv), BCD_to_sevenSeg : BCD_to_sevenSeg (BCD_to_sevenSeg.sv)]", 5, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("BCD_to_sevenSeg.sv", 191, 613); // ac
typeControlKey((HResource) null, "BCD_to_sevenSeg.sv", 'v'); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 317 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, S4_actividad3 (S4_actividad3.sv)]", 7, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv)]", 8, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv)]", 8, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("alu_reg.sv", 193, 529); // ac
selectCodeEditor("alu_reg.sv", 306, 497); // ac
// Elapsed time: 40 seconds
selectCodeEditor("alu_reg.sv", 291, 499); // ac
selectCodeEditor("alu_reg.sv", 539, 528); // ac
selectCodeEditor("alu_reg.sv", 567, 513); // ac
// Elapsed time: 136 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, S4_actividad1 (S4_actividad1.sv), BCD_to_sevenSeg : BCD_to_sevenSeg (BCD_to_sevenSeg.sv)]", 5, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, S4_actividad1 (S4_actividad1.sv), BCD_to_sevenSeg : BCD_to_sevenSeg (BCD_to_sevenSeg.sv)]", 5, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, S4_actividad1 (S4_actividad1.sv), Dec_8 : Dec_8 (Dec_8.sv)]", 4, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, S4_actividad1 (S4_actividad1.sv), Dec_8 : Dec_8 (Dec_8.sv)]", 4, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 27 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, reg_param (reg_param.sv)]", 9, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, S4_actividad3 (S4_actividad3.sv)]", 7, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, S4_actividad3 (S4_actividad3.sv)]", 7, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv)]", 8, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv)]", 8, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("alu_reg.sv", 273, 509); // ac
selectCodeEditor("alu_reg.sv", 253, 492); // ac
// Elapsed time: 64 seconds
selectCodeEditor("alu_reg.sv", 225, 519); // ac
selectCodeEditor("alu_reg.sv", 129, 526); // ac
selectCodeEditor("alu_reg.sv", 114, 506); // ac
// Elapsed time: 19 seconds
selectCodeEditor("alu_reg.sv", 89, 571); // ac
typeControlKey((HResource) null, "alu_reg.sv", 'v'); // ac
selectCodeEditor("alu_reg.sv", 222, 511); // ac
selectCodeEditor("alu_reg.sv", 370, 616); // ac
selectCodeEditor("alu_reg.sv", 382, 604); // ac
// Elapsed time: 239 seconds
selectCodeEditor("alu_reg.sv", 60, 559); // ac
typeControlKey((HResource) null, "alu_reg.sv", 'v'); // ac
// Elapsed time: 46 seconds
selectCodeEditor("alu_reg.sv", 215, 428); // ac
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 156 MB. Current time: 5/19/23, 1:34:20 PM CLT
// Elapsed time: 14 seconds
selectCodeEditor("alu_reg.sv", 114, 430); // ac
// Elapsed time: 70 seconds
selectCodeEditor("alu_reg.sv", 210, 239); // ac
selectCodeEditor("alu_reg.sv", 291, 47); // ac
// Elapsed time: 31 seconds
selectCodeEditor("alu_reg.sv", 295, 216); // ac
selectCodeEditor("alu_reg.sv", 382, 388); // ac
selectCodeEditor("alu_reg.sv", 297, 57); // ac
selectCodeEditor("alu_reg.sv", 326, 196); // ac
selectCodeEditor("alu_reg.sv", 385, 533); // ac
selectCodeEditor("alu_reg.sv", 252, 527); // ac
selectCodeEditor("alu_reg.sv", 246, 536); // ac
// Elapsed time: 37 seconds
selectCodeEditor("alu_reg.sv", 61, 545); // ac
selectCodeEditor("alu_reg.sv", 53, 550); // ac
typeControlKey((HResource) null, "alu_reg.sv", 'v'); // ac
selectCodeEditor("alu_reg.sv", 108, 520); // ac
// Elapsed time: 21 seconds
selectCodeEditor("alu_reg.sv", 686, 604); // ac
selectCodeEditor("alu_reg.sv", 684, 608); // ac
selectCodeEditor("alu_reg.sv", 537, 584); // ac
// Elapsed time: 47 seconds
selectCodeEditor("alu_reg.sv", 320, 450); // ac
selectCodeEditor("alu_reg.sv", 441, 543); // ac
// Elapsed time: 20 seconds
selectCodeEditor("alu_reg.sv", 482, 537); // ac
// Elapsed time: 18 seconds
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv)]", 1, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ao
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property top alu_reg [current_fileset] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // f
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] INFO: [Synth 8-11241] undeclared symbol 'rst', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2342.082 ; gain = 12.254 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FAIL
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23] INFO: [Synth 8-6157] synthesizing module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized0' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized0' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] INFO: [Synth 8-6157] synthesizing module 'S4_actividad3' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23] 
// Tcl Message: 	Parameter M bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:34] INFO: [Synth 8-6155] done synthesizing module 'S4_actividad3' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'S4_actividad1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3] INFO: [Synth 8-6157] synthesizing module 'counter_Nbits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:23] INFO: [Synth 8-6155] done synthesizing module 'counter_Nbits' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:23] 
// Tcl Message: ERROR: [Synth 8-448] named port connection 'clock' does not exist for instance 'contador_3bits' of module 'counter_Nbits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:15] ERROR: [Synth 8-448] named port connection 'reset' does not exist for instance 'contador_3bits' of module 'counter_Nbits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:16] ERROR: [Synth 8-448] named port connection 'counter' does not exist for instance 'contador_3bits' of module 'counter_Nbits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:17] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'Mux_temporal_multi_bits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3] 
// Tcl Message: ERROR: [Synth 8-6156] failed synthesizing module 'Mux_temporal_multi_bits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3] ERROR: [Synth 8-6156] failed synthesizing module 'S4_actividad1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3] ERROR: [Synth 8-6156] failed synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2367.984 ; gain = 38.156 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2368.020 ; gain = 38.191 
// Tcl Message: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.  
dismissDialog("Reloading"); // bq
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "S4_actividad1.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_temporal_multi_bits.sv", 6); // o
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
// Elapsed time: 16 seconds
unMinimizeFrame(PAResourceOtoP.PAViews_MESSAGES, "Messages"); // R
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 2410041 ms. Increasing delay to 7230123 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 155 MB. Current time: 5/19/23, 2:21:19 PM CLT
// Elapsed time: 2512 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv)]", 1); // D
// Elapsed time: 70 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), Hex_to_sevenseg : S4_actividad1 (S4_actividad1.sv)]", 8); // D
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), Hex_to_sevenseg : S4_actividad1 (S4_actividad1.sv), Mux_temporal_multi_bits : Mux_temporal_multi_bits (Mux_temporal_multi_bits.sv)]", 10, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), Hex_to_sevenseg : S4_actividad1 (S4_actividad1.sv), Mux_temporal_multi_bits : Mux_temporal_multi_bits (Mux_temporal_multi_bits.sv)]", 10, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 71 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), Hex_to_sevenseg : S4_actividad1 (S4_actividad1.sv)]", 8, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), Hex_to_sevenseg : S4_actividad1 (S4_actividad1.sv)]", 8, true, false, false, false, false, true); // D - Double Click - Node
// Elapsed time: 22 seconds
selectCodeEditor("S4_actividad1.sv", 219, 119); // ac
typeControlKey((HResource) null, "S4_actividad1.sv", 'c'); // ac
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // E
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
selectCodeEditor("alu_reg.sv", 560, 293); // ac
selectCodeEditor("alu_reg.sv", 505, 289); // ac
typeControlKey((HResource) null, "alu_reg.sv", 'v'); // ac
selectCodeEditor("alu_reg.sv", 520, 198); // ac
selectCodeEditor("alu_reg.sv", 671, 199); // ac
selectCodeEditor("alu_reg.sv", 664, 201); // ac
selectCodeEditor("alu_reg.sv", 671, 201); // ac
typeControlKey((HResource) null, "alu_reg.sv", 'v'); // ac
// Elapsed time: 17 seconds
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 16 seconds
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] INFO: [Synth 8-11241] undeclared symbol 'HEX_in', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49] INFO: [Synth 8-11241] undeclared symbol 'rst', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2399.055 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FAIL
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23] INFO: [Synth 8-6157] synthesizing module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized0' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized0' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] INFO: [Synth 8-6157] synthesizing module 'S4_actividad3' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23] 
// Tcl Message: 	Parameter M bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:34] INFO: [Synth 8-6155] done synthesizing module 'S4_actividad3' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'S4_actividad1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3] INFO: [Synth 8-6157] synthesizing module 'counter_Nbits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:23] INFO: [Synth 8-6155] done synthesizing module 'counter_Nbits' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:23] 
// Tcl Message: ERROR: [Synth 8-448] named port connection 'clock' does not exist for instance 'contador_3bits' of module 'counter_Nbits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:15] ERROR: [Synth 8-448] named port connection 'reset' does not exist for instance 'contador_3bits' of module 'counter_Nbits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:16] ERROR: [Synth 8-448] named port connection 'counter' does not exist for instance 'contador_3bits' of module 'counter_Nbits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:17] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'Mux_temporal_multi_bits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3] 
// Tcl Message: ERROR: [Synth 8-6156] failed synthesizing module 'Mux_temporal_multi_bits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3] ERROR: [Synth 8-6156] failed synthesizing module 'S4_actividad1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3] ERROR: [Synth 8-6156] failed synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2399.055 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2399.055 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.  
// Elapsed time: 15 seconds
dismissDialog("Reloading"); // bq
// Elapsed time: 16 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // F
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), Hex_to_sevenseg : S4_actividad1 (S4_actividad1.sv)]", 8); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), Hex_to_sevenseg : S4_actividad1 (S4_actividad1.sv), contador_3bits : counter_Nbits (counter_Nbits.sv)]", 9, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), Hex_to_sevenseg : S4_actividad1 (S4_actividad1.sv), contador_3bits : counter_Nbits (counter_Nbits.sv)]", 9, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 19 seconds
selectCodeEditor("counter_Nbits.sv", 128, 346); // ac
typeControlKey((HResource) null, "counter_Nbits.sv", 'v'); // ac
selectCodeEditor("counter_Nbits.sv", 196, 113); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] INFO: [Synth 8-11241] undeclared symbol 'HEX_in', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49] INFO: [Synth 8-11241] undeclared symbol 'rst', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2399.055 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FAIL
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23] INFO: [Synth 8-6157] synthesizing module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized0' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized0' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] INFO: [Synth 8-6157] synthesizing module 'S4_actividad3' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23] 
// Tcl Message: 	Parameter M bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:34] INFO: [Synth 8-6155] done synthesizing module 'S4_actividad3' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23] 
// Tcl Message: ERROR: [Synth 8-448] named port connection 'Segments' does not exist for instance 'Hex_to_sevenseg' of module 'S4_actividad1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53] 
// Tcl Message: ERROR: [Synth 8-6156] failed synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2399.055 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2399.055 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.  
// Elapsed time: 12 seconds
dismissDialog("Reloading"); // bq
// Elapsed time: 54 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 0); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
selectCodeEditor("alu_reg.sv", 602, 290); // ac
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), Hex_to_sevenseg : S4_actividad1 (S4_actividad1.sv), BCD_to_sevenSeg : BCD_to_sevenSeg (BCD_to_sevenSeg.sv)]", 12, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), Hex_to_sevenseg : S4_actividad1 (S4_actividad1.sv), BCD_to_sevenSeg : BCD_to_sevenSeg (BCD_to_sevenSeg.sv)]", 12, false, false, false, false, false, true); // D - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "S4_actividad1.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 0); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] INFO: [Synth 8-11241] undeclared symbol 'HEX_in', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49] INFO: [Synth 8-11241] undeclared symbol 'rst', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53] INFO: [Synth 8-11241] undeclared symbol 'segments', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2405.621 ; gain = 6.566 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 136 MB. Current time: 5/19/23, 2:29:21 PM CLT
// Engine heap size: 1,675 MB. GUI used memory: 137 MB. Current time: 5/19/23, 2:29:22 PM CLT
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23] INFO: [Synth 8-6157] synthesizing module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized0' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized0' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] INFO: [Synth 8-6157] synthesizing module 'S4_actividad3' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23] 
// Tcl Message: 	Parameter M bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:34] INFO: [Synth 8-6155] done synthesizing module 'S4_actividad3' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'alu_reg' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2405.625 ; gain = 6.570 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2410.578 ; gain = 11.523 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2410.578 ; gain = 11.523 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 134 MB. Current time: 5/19/23, 2:29:24 PM CLT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  2080 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2428.262 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Elapsed time: 18 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// Tcl Message: refresh_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2492.949 ; gain = 93.895 
dismissDialog("Reloading"); // bq
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "S4_actividad1.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 6); // o
// Elapsed time: 268 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 0); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
// Elapsed time: 610 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 0); // o
// Elapsed time: 560 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_registro_32 (test_registro_32.sv)]", 5, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_registro_32 (test_registro_32.sv)]", 5, true, false, false, false, false, true); // D - Double Click - Node
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 159 MB. Current time: 5/19/23, 2:59:28 PM CLT
// Elapsed time: 2092 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_SIMULATION_SPECIFIC_HDL_FILES, "Add or create simulation sources"); // a
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_TYPE, "SystemVerilog", 2); // bc
// Elapsed time: 18 seconds
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "test_alu_reg"); // Q
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create Source File"); // m
selectButton("FINISH", "Finish"); // JButton
// 'f' command handler elapsed time: 31 seconds
dismissDialog("Add Sources"); // c
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets sim_1] 
// Tcl Message: close [ open {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/test_alu_reg.sv} w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -fileset sim_1 {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/test_alu_reg.sv}} 
dismissDialog("Add Simulation Sources"); // bq
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
selectButton("OptionPane.button", "Yes"); // JButton
// TclEventType: FILE_SET_CHANGE
dismissDialog("Define Module"); // p
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 159 MB. Current time: 5/19/23, 3:29:28 PM CLT
// Elapsed time: 43 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv)]", 1, true, false, false, false, false, true); // D - Double Click - Node
// Elapsed time: 27 seconds
selectCodeEditor("alu_reg.sv", 176, 242); // ac
// Elapsed time: 28 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv)]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), registro_a : reg_param (reg_param.sv)]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), registro_a : reg_param (reg_param.sv)]", 2, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("reg_param.sv", 19, 179); // ac
// Elapsed time: 14 seconds
selectCodeEditor("reg_param.sv", 87, 267); // ac
selectCodeEditor("reg_param.sv", 153, 324); // ac
selectCodeEditor("reg_param.sv", 179, 326); // ac
selectCodeEditor("reg_param.sv", 179, 361); // ac
// Elapsed time: 21 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv)]", 1, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("alu_reg.sv", 76, 202); // ac
selectCodeEditor("alu_reg.sv", 163, 202); // ac
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv)]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), alu : S4_actividad3 (S4_actividad3.sv)]", 5, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), alu : S4_actividad3 (S4_actividad3.sv)]", 5, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), result_alu : reg_param (reg_param.sv)]", 6, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), result_alu : reg_param (reg_param.sv)]", 6, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), result_flags : reg_param (reg_param.sv)]", 7, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), result_flags : reg_param (reg_param.sv)]", 7, false, false, false, false, false, true); // D - Double Click
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), Hex_to_sevenseg : S4_actividad1 (S4_actividad1.sv)]", 8); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), Hex_to_sevenseg : S4_actividad1 (S4_actividad1.sv)]", 8, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), Hex_to_sevenseg : S4_actividad1 (S4_actividad1.sv)]", 8, true, false, false, false, false, true); // D - Double Click - Node
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv)]", 1); // D
// Elapsed time: 261 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_alu_reg (test_alu_reg.sv)]", 12, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_alu_reg (test_alu_reg.sv)]", 12, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("test_alu_reg.sv", 71, 519); // ac
// Elapsed time: 18 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv)]", 1, true, false, false, false, false, true); // D - Double Click - Node
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // E
selectButton(RDIResource.ConfirmSaveTextEditsDialog_CANCEL, "Cancel"); // a
dismissDialog("Text Changed"); // h
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "reg_param.sv", 2); // o
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // E
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 3); // o
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // E
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_alu_reg.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "counter_Nbits.sv", 3); // o
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // E
selectCodeEditor("test_alu_reg.sv", 101, 517); // ac
selectCodeEditor("test_alu_reg.sv", 37, 493); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_alu_reg.sv", 3); // o
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
selectCodeEditor("alu_reg.sv", 214, 120); // ac
typeControlKey((HResource) null, "alu_reg.sv", 'c'); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_alu_reg.sv", 3); // o
typeControlKey((HResource) null, "test_alu_reg.sv", 'v'); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
selectCodeEditor("alu_reg.sv", 145, 139); // ac
// Elapsed time: 56 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_alu_reg.sv", 3); // o
typeControlKey((HResource) null, "test_alu_reg.sv", 'v'); // ac
selectCodeEditor("test_alu_reg.sv", 62, 480, false, true, false, false, false); // ac - Control Key
selectCodeEditor("test_alu_reg.sv", 173, 523); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
typeControlKey((HResource) null, "alu_reg.sv", 'c'); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_alu_reg.sv", 3); // o
typeControlKey((HResource) null, "test_alu_reg.sv", 'v'); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
selectCodeEditor("alu_reg.sv", 158, 160); // ac
selectCodeEditor("alu_reg.sv", 149, 159); // ac
selectCodeEditor("alu_reg.sv", 149, 159); // ac
typeControlKey((HResource) null, "alu_reg.sv", 'c'); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_alu_reg.sv", 3); // o
typeControlKey((HResource) null, "test_alu_reg.sv", 'v'); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
selectCodeEditor("alu_reg.sv", 152, 179); // ac
typeControlKey((HResource) null, "alu_reg.sv", 'c'); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_alu_reg.sv", 3); // o
typeControlKey((HResource) null, "test_alu_reg.sv", 'v'); // ac
selectCodeEditor("test_alu_reg.sv", 236, 537); // ac
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
selectCodeEditor("alu_reg.sv", 154, 201); // ac
typeControlKey((HResource) null, "alu_reg.sv", 'c'); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_alu_reg.sv", 3); // o
typeControlKey((HResource) null, "test_alu_reg.sv", 'v'); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
selectCodeEditor("alu_reg.sv", 63, 95); // ac
typeControlKey((HResource) null, "alu_reg.sv", 'c'); // ac
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 2, true, false); // o - Popup Trigger
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_alu_reg.sv", 3); // o
typeControlKey((HResource) null, "test_alu_reg.sv", 'v'); // ac
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_alu_reg.sv", 3); // o
// Elapsed time: 35 seconds
selectCodeEditor("test_alu_reg.sv", 125, 560); // ac
selectCodeEditor("test_alu_reg.sv", 334, 563); // ac
selectCodeEditor("test_alu_reg.sv", 405, 563); // ac
// Elapsed time: 18 seconds
selectCodeEditor("test_alu_reg.sv", 402, 564); // ac
// Elapsed time: 97 seconds
selectCodeEditor("test_alu_reg.sv", 310, 587); // ac
selectCodeEditor("test_alu_reg.sv", 310, 587, false, false, false, false, true); // ac - Double Click
selectCodeEditor("test_alu_reg.sv", 310, 587); // ac
selectCodeEditor("test_alu_reg.sv", 324, 580); // ac
// Elapsed time: 37 seconds
selectCodeEditor("test_alu_reg.sv", 252, 599, false, false, false, true, false); // ac - Popup Trigger
selectCodeEditor("test_alu_reg.sv", 247, 599); // ac
selectCodeEditor("test_alu_reg.sv", 494, 601); // ac
// Elapsed time: 52 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
selectCodeEditor("alu_reg.sv", 267, 273); // ac
selectCodeEditor("alu_reg.sv", 261, 237); // ac
// Elapsed time: 36 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_alu_reg.sv", 3); // o
selectCodeEditor("test_alu_reg.sv", 109, 556); // ac
selectCodeEditor("test_alu_reg.sv", 109, 556); // ac
selectCodeEditor("test_alu_reg.sv", 108, 554); // ac
selectCodeEditor("test_alu_reg.sv", 131, 554); // ac
selectCodeEditor("test_alu_reg.sv", 131, 554, false, false, false, false, true); // ac - Double Click
selectCodeEditor("test_alu_reg.sv", 131, 554); // ac
// Elapsed time: 36 seconds
selectCodeEditor("test_alu_reg.sv", 32, 558); // ac
typeControlKey((HResource) null, "test_alu_reg.sv", 'c'); // ac
selectCodeEditor("test_alu_reg.sv", 284, 550); // ac
typeControlKey((HResource) null, "test_alu_reg.sv", 'v'); // ac
// Elapsed time: 17 seconds
typeControlKey((HResource) null, "test_alu_reg.sv", 'v'); // ac
selectCodeEditor("test_alu_reg.sv", 125, 580); // ac
selectCodeEditor("test_alu_reg.sv", 125, 603); // ac
selectCodeEditor("test_alu_reg.sv", 128, 580); // ac
selectCodeEditor("test_alu_reg.sv", 291, 585); // ac
// Elapsed time: 19 seconds
selectCodeEditor("test_alu_reg.sv", 123, 604); // ac
// Elapsed time: 20 seconds
selectCodeEditor("test_alu_reg.sv", 153, 606); // ac
selectCodeEditor("test_alu_reg.sv", 315, 561); // ac
// Elapsed time: 52 seconds
selectCodeEditor("test_alu_reg.sv", 122, 559); // ac
selectCodeEditor("test_alu_reg.sv", 147, 558); // ac
selectCodeEditor("test_alu_reg.sv", 147, 558, false, false, false, false, true); // ac - Double Click
selectCodeEditor("test_alu_reg.sv", 314, 563); // ac
selectCodeEditor("test_alu_reg.sv", 311, 529); // ac
selectCodeEditor("test_alu_reg.sv", 311, 521); // ac
selectCodeEditor("test_alu_reg.sv", 311, 521); // ac
selectCodeEditor("test_alu_reg.sv", 318, 517); // ac
selectCodeEditor("test_alu_reg.sv", 318, 543); // ac
selectCodeEditor("test_alu_reg.sv", 247, 539); // ac
selectCodeEditor("test_alu_reg.sv", 247, 539, false, false, false, false, true); // ac - Double Click
selectCodeEditor("test_alu_reg.sv", 247, 555); // ac
selectCodeEditor("test_alu_reg.sv", 247, 555, false, false, false, false, true); // ac - Double Click
selectCodeEditor("test_alu_reg.sv", 321, 556); // ac
// Elapsed time: 15 seconds
selectCodeEditor("test_alu_reg.sv", 281, 559); // ac
selectCodeEditor("test_alu_reg.sv", 281, 559, false, false, false, false, true); // ac - Double Click
selectCodeEditor("test_alu_reg.sv", 218, 566); // ac
selectCodeEditor("test_alu_reg.sv", 218, 566, false, false, false, false, true); // ac - Double Click
selectCodeEditor("test_alu_reg.sv", 40, 562); // ac
selectCodeEditor("test_alu_reg.sv", 56, 564); // ac
selectCodeEditor("test_alu_reg.sv", 80, 561); // ac
// Elapsed time: 16 seconds
selectCodeEditor("test_alu_reg.sv", 344, 559); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 0); // o
// Elapsed time: 34 seconds
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] INFO: [Synth 8-11241] undeclared symbol 'HEX_in', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49] INFO: [Synth 8-11241] undeclared symbol 'rst', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53] INFO: [Synth 8-11241] undeclared symbol 'segments', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2507.676 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 139 MB. Current time: 5/19/23, 3:50:16 PM CLT
// Engine heap size: 1,675 MB. GUI used memory: 139 MB. Current time: 5/19/23, 3:50:16 PM CLT
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23] INFO: [Synth 8-6157] synthesizing module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized0' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized0' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] INFO: [Synth 8-6157] synthesizing module 'S4_actividad3' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23] 
// Tcl Message: 	Parameter M bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:34] INFO: [Synth 8-6155] done synthesizing module 'S4_actividad3' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'alu_reg' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2507.676 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2507.676 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2507.676 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 139 MB. Current time: 5/19/23, 3:50:17 PM CLT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1326 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2522.422 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Elapsed time: 17 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// Tcl Message: refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2522.422 ; gain = 14.746 
dismissDialog("Reloading"); // bq
// Elapsed time: 66 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
// Elapsed time: 24 seconds
selectCodeEditor("alu_reg.sv", 23, 448); // ac
selectCodeEditor("alu_reg.sv", 758, 456); // ac
selectCodeEditor("alu_reg.sv", 214, 455); // ac
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), alu : S4_actividad3 (S4_actividad3.sv)]", 5, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), alu : S4_actividad3 (S4_actividad3.sv)]", 5, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 20 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
// Elapsed time: 22 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "S4_actividad3.sv", 4); // o
selectCodeEditor("S4_actividad3.sv", 172, 241); // ac
selectCodeEditor("S4_actividad3.sv", 312, 158); // ac
selectCodeEditor("S4_actividad3.sv", 172, 270); // ac
selectCodeEditor("S4_actividad3.sv", 197, 300); // ac
selectCodeEditor("S4_actividad3.sv", 223, 320); // ac
selectCodeEditor("S4_actividad3.sv", 224, 355); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
// Elapsed time: 16 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "S4_actividad3.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_alu_reg.sv", 3); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
// Elapsed time: 21 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
selectCodeEditor("alu_reg.sv", 190, 508); // ac
selectCodeEditor("alu_reg.sv", 250, 539); // ac
selectCodeEditor("alu_reg.sv", 176, 538); // ac
selectCodeEditor("alu_reg.sv", 236, 627); // ac
selectCodeEditor("alu_reg.sv", 216, 452); // ac
selectCodeEditor("alu_reg.sv", 163, 630); // ac
selectCodeEditor("alu_reg.sv", 178, 538); // ac
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), result_flags : reg_param (reg_param.sv)]", 7, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), result_flags : reg_param (reg_param.sv)]", 7, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // B
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // B
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] INFO: [Synth 8-11241] undeclared symbol 'HEX_in', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49] INFO: [Synth 8-11241] undeclared symbol 'rst', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53] INFO: [Synth 8-11241] undeclared symbol 'segments', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2522.422 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 1,675 MB. GUI used memory: 142 MB. Current time: 5/19/23, 3:55:37 PM CLT
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 142 MB. Current time: 5/19/23, 3:55:37 PM CLT
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23] INFO: [Synth 8-6157] synthesizing module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized0' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized0' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] INFO: [Synth 8-6157] synthesizing module 'S4_actividad3' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23] 
// Tcl Message: 	Parameter M bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:34] INFO: [Synth 8-6155] done synthesizing module 'S4_actividad3' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized1' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'alu_reg' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2522.422 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2522.422 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2522.422 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 189 MB. Current time: 5/19/23, 3:55:38 PM CLT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1275 ms.
// Elapsed time: 16 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2534.113 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2534.113 ; gain = 11.691 
dismissDialog("Reloading"); // bq
// [GUI Memory]: 225 MB (+725kb) [38:33:12]
// Elapsed time: 102 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
selectCodeEditor("alu_reg.sv", 217, 472); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "reg_param.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_alu_reg.sv", 3); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
// Elapsed time: 21 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), Hex_to_sevenseg : S4_actividad1 (S4_actividad1.sv)]", 8, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), Hex_to_sevenseg : S4_actividad1 (S4_actividad1.sv)]", 8, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("S4_actividad1.sv", 180, 110); // ac
// Elapsed time: 19 seconds
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_alu_reg.sv", 3); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] INFO: [Synth 8-11241] undeclared symbol 'HEX_in', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49] INFO: [Synth 8-11241] undeclared symbol 'rst', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53] INFO: [Synth 8-11241] undeclared symbol 'segments', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2534.113 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 1,675 MB. GUI used memory: 145 MB. Current time: 5/19/23, 3:58:57 PM CLT
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 145 MB. Current time: 5/19/23, 3:58:57 PM CLT
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23] INFO: [Synth 8-6157] synthesizing module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized0' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized0' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] INFO: [Synth 8-6157] synthesizing module 'S4_actividad3' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23] 
// Tcl Message: 	Parameter M bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:34] INFO: [Synth 8-6155] done synthesizing module 'S4_actividad3' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized1' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'alu_reg' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2534.113 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2534.113 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2534.113 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 153 MB. Current time: 5/19/23, 3:58:58 PM CLT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1340 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2538.148 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Elapsed time: 16 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// Tcl Message: refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2538.148 ; gain = 4.035 
dismissDialog("Reloading"); // bq
// Elapsed time: 18 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
selectCodeEditor("alu_reg.sv", 691, 586); // ac
selectCodeEditor("alu_reg.sv", 715, 624); // ac
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), Hex_to_sevenseg : S4_actividad1 (S4_actividad1.sv)]", 8, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), Hex_to_sevenseg : S4_actividad1 (S4_actividad1.sv)]", 8, true, false, false, false, false, true); // D - Double Click - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] INFO: [Synth 8-11241] undeclared symbol 'HEX_in', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49] INFO: [Synth 8-11241] undeclared symbol 'rst', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2538.148 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 1,675 MB. GUI used memory: 148 MB. Current time: 5/19/23, 4:00:00 PM CLT
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 148 MB. Current time: 5/19/23, 4:00:00 PM CLT
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23] INFO: [Synth 8-6157] synthesizing module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized0' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized0' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] INFO: [Synth 8-6157] synthesizing module 'S4_actividad3' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23] 
// Tcl Message: 	Parameter M bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:34] INFO: [Synth 8-6155] done synthesizing module 'S4_actividad3' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized1' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'alu_reg' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2538.148 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2538.148 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2538.148 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 148 MB. Current time: 5/19/23, 4:00:02 PM CLT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1293 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2543.461 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Elapsed time: 15 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// Tcl Message: refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2564.867 ; gain = 26.719 
dismissDialog("Reloading"); // bq
selectButton(PAResourceCommand.PACommandNames_ZOOM_IN, "Schematic_zoom_in"); // B
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
// Elapsed time: 89 seconds
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // E
selectButton(RDIResource.ConfirmSaveTextEditsDialog_CANCEL, "Cancel"); // a
dismissDialog("Text Changed"); // h
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // E
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_alu_reg.sv", 3); // o
selectCodeEditor("test_alu_reg.sv", 318, 561); // ac
selectCodeEditor("test_alu_reg.sv", 305, 541); // ac
// Elapsed time: 77 seconds
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), Hex_to_sevenseg : S4_actividad1 (S4_actividad1.sv)]", 8); // D
selectCodeEditor("test_alu_reg.sv", 128, 634); // ac
// Elapsed time: 48 seconds
selectCodeEditor("test_alu_reg.sv", 67, 427); // ac
selectCodeEditor("test_alu_reg.sv", 153, 580); // ac
selectCodeEditor("test_alu_reg.sv", 62, 435); // ac
selectCodeEditor("test_alu_reg.sv", 334, 428); // ac
selectCodeEditor("test_alu_reg.sv", 446, 534); // ac
selectCodeEditor("test_alu_reg.sv", 57, 433); // ac
selectCodeEditor("test_alu_reg.sv", 219, 532); // ac
selectCodeEditor("test_alu_reg.sv", 85, 508); // ac
selectCodeEditor("test_alu_reg.sv", 68, 435); // ac
// Elapsed time: 11 seconds
selectCodeEditor("test_alu_reg.sv", 127, 573); // ac
selectCodeEditor("test_alu_reg.sv", 84, 515); // ac
// Elapsed time: 59 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
// PAPropertyPanels.initPanels (reset) elapsed time: 0.3s
// PAPropertyPanels.initPanels (reset) elapsed time: 0.3s
// Elapsed time: 13 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_alu_reg.sv", 3); // o
// Elapsed time: 26 seconds
selectCodeEditor("test_alu_reg.sv", 146, 548); // ac
selectCodeEditor("test_alu_reg.sv", 151, 554); // ac
// Elapsed time: 22 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 0); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
// Elapsed time: 16 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_alu_reg.sv", 3); // o
selectCodeEditor("test_alu_reg.sv", 170, 367); // ac
selectCodeEditor("test_alu_reg.sv", 81, 586); // ac
selectCodeEditor("test_alu_reg.sv", 92, 540); // ac
selectCodeEditor("test_alu_reg.sv", 92, 540); // ac
selectCodeEditor("test_alu_reg.sv", 253, 204); // ac
typeControlKey((HResource) null, "test_alu_reg.sv", 'c'); // ac
selectCodeEditor("test_alu_reg.sv", 93, 542); // ac
typeControlKey((HResource) null, "test_alu_reg.sv", 'v'); // ac
selectCodeEditor("test_alu_reg.sv", 191, 593); // ac
// Elapsed time: 47 seconds
selectCodeEditor("test_alu_reg.sv", 154, 176); // ac
// Elapsed time: 21 seconds
selectCodeEditor("test_alu_reg.sv", 328, 322); // ac
selectCodeEditor("test_alu_reg.sv", 145, 204); // ac
// Elapsed time: 19 seconds
typeControlKey((HResource) null, "test_alu_reg.sv", 'v'); // ac
typeControlKey((HResource) null, "test_alu_reg.sv", 'v'); // ac
selectCodeEditor("test_alu_reg.sv", 240, 400); // ac
selectCodeEditor("test_alu_reg.sv", 364, 215); // ac
selectCodeEditor("test_alu_reg.sv", 363, 204); // ac
selectCodeEditor("test_alu_reg.sv", 330, 461); // ac
selectCodeEditor("test_alu_reg.sv", 210, 464); // ac
selectCodeEditor("test_alu_reg.sv", 9, 605); // ac
selectCodeEditor("test_alu_reg.sv", 341, 499); // ac
selectCodeEditor("test_alu_reg.sv", 328, 140); // ac
selectCodeEditor("test_alu_reg.sv", 279, 498); // ac
selectCodeEditor("test_alu_reg.sv", 320, 117); // ac
selectCodeEditor("test_alu_reg.sv", 155, 278); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // B
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Elapsed time: 55 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_alu_reg.sv", 3); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
// Elapsed time: 16 seconds
selectCodeEditor("alu_reg.sv", 133, 535); // ac
selectCodeEditor("alu_reg.sv", 159, 574); // ac
selectCodeEditor("alu_reg.sv", 156, 574); // ac
// Elapsed time: 12 seconds
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // R
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), Hex_to_sevenseg : S4_actividad1 (S4_actividad1.sv)]", 8, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), Hex_to_sevenseg : S4_actividad1 (S4_actividad1.sv)]", 8, true, false, false, false, false, true); // D - Double Click - Node
// Elapsed time: 13 seconds
selectCodeEditor("S4_actividad1.sv", 181, 105); // ac
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), Hex_to_sevenseg : S4_actividad1 (S4_actividad1.sv), Mux_temporal_multi_bits : Mux_temporal_multi_bits (Mux_temporal_multi_bits.sv)]", 10, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), Hex_to_sevenseg : S4_actividad1 (S4_actividad1.sv), Mux_temporal_multi_bits : Mux_temporal_multi_bits (Mux_temporal_multi_bits.sv)]", 10, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("Mux_temporal_multi_bits.sv", 202, 77); // ac
selectCodeEditor("Mux_temporal_multi_bits.sv", 207, 75); // ac
selectCodeEditor("Mux_temporal_multi_bits.sv", 362, 627); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] INFO: [Synth 8-11241] undeclared symbol 'HEX_in', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49] INFO: [Synth 8-11241] undeclared symbol 'rst', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2587.793 ; gain = 14.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FAIL
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23] INFO: [Synth 8-6157] synthesizing module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized0' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized0' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] INFO: [Synth 8-6157] synthesizing module 'S4_actividad3' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23] 
// Tcl Message: 	Parameter M bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:34] INFO: [Synth 8-6155] done synthesizing module 'S4_actividad3' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized1' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'S4_actividad1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3] INFO: [Synth 8-6157] synthesizing module 'counter_Nbits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:24] INFO: [Synth 8-6155] done synthesizing module 'counter_Nbits' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:24] INFO: [Synth 8-6157] synthesizing module 'Mux_temporal_multi_bits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3] 
// Tcl Message: ERROR: [Synth 8-524] part-select [19:16] out of range of prefix 'HEX_in' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:15] ERROR: [Synth 8-6156] failed synthesizing module 'Mux_temporal_multi_bits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3] ERROR: [Synth 8-6156] failed synthesizing module 'S4_actividad1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3] ERROR: [Synth 8-6156] failed synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2588.352 ; gain = 14.559 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2588.434 ; gain = 14.641 
// Tcl Message: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.  
// Elapsed time: 13 seconds
dismissDialog("Reloading"); // bq
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // F
unMinimizeFrame(PAResourceOtoP.PAViews_MESSAGES, "Messages"); // R
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, General Messages, [Synth 8-6156] failed synthesizing module 'Mux_temporal_multi_bits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]. ]", 34, true); // u.d - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\ismae\OneDrive\Escritorio\Lab digitales\Guia 5\Sesion5\Sesion5.srcs\sources_1\new\Mux_temporal_multi_bits.sv;-;;-;16;-;line;-;3;-;;-;16;-;"); // u.d
selectCodeEditor("Mux_temporal_multi_bits.sv", 296, 164); // ac
// Elapsed time: 87 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
// Elapsed time: 24 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "S4_actividad1.sv", 4); // o
// Elapsed time: 20 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, General Messages, [Synth 8-6156] failed synthesizing module 'Mux_temporal_multi_bits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]. ]", 34, true); // u.d - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\ismae\OneDrive\Escritorio\Lab digitales\Guia 5\Sesion5\Sesion5.srcs\sources_1\new\Mux_temporal_multi_bits.sv;-;;-;16;-;line;-;3;-;;-;16;-;"); // u.d
// Elapsed time: 11 seconds
selectCodeEditor("Mux_temporal_multi_bits.sv", 342, 286); // ac
// Elapsed time: 68 seconds
selectCodeEditor("Mux_temporal_multi_bits.sv", 285, 306); // ac
// Elapsed time: 13 seconds
selectCodeEditor("Mux_temporal_multi_bits.sv", 285, 306); // ac
selectCodeEditor("Mux_temporal_multi_bits.sv", 298, 305); // ac
selectCodeEditor("Mux_temporal_multi_bits.sv", 283, 310); // ac
selectCodeEditor("Mux_temporal_multi_bits.sv", 285, 310); // ac
// [GUI Memory]: 238 MB (+1723kb) [38:54:49]
// Elapsed time: 55 seconds
selectCodeEditor("Mux_temporal_multi_bits.sv", 310, 312); // ac
selectCodeEditor("Mux_temporal_multi_bits.sv", 295, 289); // ac
selectCodeEditor("Mux_temporal_multi_bits.sv", 288, 287); // ac
// Elapsed time: 11 seconds
selectCodeEditor("Mux_temporal_multi_bits.sv", 308, 286); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 33 seconds
selectCodeEditor("Mux_temporal_multi_bits.sv", 312, 288); // ac
selectCodeEditor("Mux_temporal_multi_bits.sv", 334, 348); // ac
// Elapsed time: 14 seconds
selectCodeEditor("Mux_temporal_multi_bits.sv", 303, 290); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] INFO: [Synth 8-11241] undeclared symbol 'HEX_in', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49] INFO: [Synth 8-11241] undeclared symbol 'rst', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2610.652 ; gain = 21.832 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23] INFO: [Synth 8-6157] synthesizing module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized0' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized0' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] INFO: [Synth 8-6157] synthesizing module 'S4_actividad3' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23] 
// Tcl Message: 	Parameter M bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:34] INFO: [Synth 8-6155] done synthesizing module 'S4_actividad3' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized1' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'alu_reg' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23] 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 174 MB. Current time: 5/19/23, 4:19:21 PM CLT
// Engine heap size: 1,675 MB. GUI used memory: 175 MB. Current time: 5/19/23, 4:19:21 PM CLT
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2610.652 ; gain = 21.832 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2612.387 ; gain = 23.566 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2612.387 ; gain = 23.566 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 175 MB. Current time: 5/19/23, 4:19:22 PM CLT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1411 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2632.945 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Elapsed time: 16 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// Tcl Message: refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2632.945 ; gain = 44.125 
dismissDialog("Reloading"); // bq
// PAPropertyPanels.initPanels (<const0>) elapsed time: 0.2s
// Elapsed time: 17 seconds
expandTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[alu_reg, Nets (95), V_op]", 9); // aF
collapseTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[alu_reg, Nets (95), V_op]", 9); // aF
// Elapsed time: 24 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // E
selectButton(RDIResource.ConfirmSaveTextEditsDialog_CANCEL, "Cancel"); // a
dismissDialog("Text Changed"); // h
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // R
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), Hex_to_sevenseg : S4_actividad1 (S4_actividad1.sv)]", 8); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), result_alu : reg_param (reg_param.sv)]", 6, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), result_alu : reg_param (reg_param.sv)]", 6, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), Hex_to_sevenseg : S4_actividad1 (S4_actividad1.sv)]", 8, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), Hex_to_sevenseg : S4_actividad1 (S4_actividad1.sv)]", 8, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("S4_actividad1.sv", 214, 114); // ac
selectCodeEditor("S4_actividad1.sv", 577, 392); // ac
selectCodeEditor("S4_actividad1.sv", 735, 539); // ac
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), Hex_to_sevenseg : S4_actividad1 (S4_actividad1.sv), Mux_temporal_multi_bits : Mux_temporal_multi_bits (Mux_temporal_multi_bits.sv)]", 10, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), Hex_to_sevenseg : S4_actividad1 (S4_actividad1.sv), Mux_temporal_multi_bits : Mux_temporal_multi_bits (Mux_temporal_multi_bits.sv)]", 10, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("Mux_temporal_multi_bits.sv", 182, 75); // ac
selectCodeEditor("Mux_temporal_multi_bits.sv", 175, 70); // ac
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 4 ms. Decreasing delay to 2004 ms.
// Elapsed time: 17 seconds
selectCodeEditor("Mux_temporal_multi_bits.sv", 279, 158); // ac
selectCodeEditor("Mux_temporal_multi_bits.sv", 68, 218); // ac
selectCodeEditor("Mux_temporal_multi_bits.sv", 403, 313); // ac
// Elapsed time: 11 seconds
selectCodeEditor("Mux_temporal_multi_bits.sv", 247, 334); // ac
// Elapsed time: 14 seconds
selectCodeEditor("Mux_temporal_multi_bits.sv", 364, 288); // ac
selectCodeEditor("Mux_temporal_multi_bits.sv", 246, 121); // ac
selectCodeEditor("Mux_temporal_multi_bits.sv", 247, 175); // ac
selectCodeEditor("Mux_temporal_multi_bits.sv", 248, 109); // ac
selectCodeEditor("Mux_temporal_multi_bits.sv", 247, 109); // ac
selectCodeEditor("Mux_temporal_multi_bits.sv", 245, 111); // ac
selectCodeEditor("Mux_temporal_multi_bits.sv", 393, 322); // ac
selectCodeEditor("Mux_temporal_multi_bits.sv", 396, 313); // ac
// Elapsed time: 124 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_temporal_multi_bits.sv", 6); // o
selectCodeEditor("Mux_temporal_multi_bits.sv", 286, 335); // ac
selectCodeEditor("Mux_temporal_multi_bits.sv", 276, 372); // ac
// Elapsed time: 12 seconds
selectCodeEditor("Mux_temporal_multi_bits.sv", 302, 313); // ac
// Elapsed time: 19 seconds
selectCodeEditor("Mux_temporal_multi_bits.sv", 285, 334); // ac
selectCodeEditor("Mux_temporal_multi_bits.sv", 240, 311); // ac
selectCodeEditor("Mux_temporal_multi_bits.sv", 283, 362); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] INFO: [Synth 8-11241] undeclared symbol 'HEX_in', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49] INFO: [Synth 8-11241] undeclared symbol 'rst', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2632.945 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 1,675 MB. GUI used memory: 157 MB. Current time: 5/19/23, 4:25:53 PM CLT
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 157 MB. Current time: 5/19/23, 4:25:53 PM CLT
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23] INFO: [Synth 8-6157] synthesizing module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized0' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized0' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] INFO: [Synth 8-6157] synthesizing module 'S4_actividad3' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23] 
// Tcl Message: 	Parameter M bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:34] INFO: [Synth 8-6155] done synthesizing module 'S4_actividad3' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized1' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'alu_reg' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2632.945 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2632.945 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2632.945 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 156 MB. Current time: 5/19/23, 4:25:54 PM CLT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1201 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2637.121 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Elapsed time: 14 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// Tcl Message: refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2637.121 ; gain = 4.176 
dismissDialog("Reloading"); // bq
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_temporal_multi_bits.sv", 6); // o
// Elapsed time: 10 seconds
selectCodeEditor("Mux_temporal_multi_bits.sv", 272, 361); // ac
selectCodeEditor("Mux_temporal_multi_bits.sv", 228, 393); // ac
selectCodeEditor("Mux_temporal_multi_bits.sv", 178, 521); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_alu_reg.sv", 3); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 0); // o
// PAPropertyPanels.initPanels (<const0>) elapsed time: 0.2s
// Elapsed time: 22 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_alu_reg.sv", 3); // o
selectCodeEditor("test_alu_reg.sv", 337, 284); // ac
selectCodeEditor("test_alu_reg.sv", 183, 409); // ac
selectCodeEditor("test_alu_reg.sv", 146, 458); // ac
// Elapsed time: 13 seconds
selectCodeEditor("test_alu_reg.sv", 290, 323); // ac
selectCodeEditor("test_alu_reg.sv", 304, 496); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "S4_actividad1.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_temporal_multi_bits.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
// Elapsed time: 35 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), Hex_to_sevenseg : S4_actividad1 (S4_actividad1.sv)]", 8, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), Hex_to_sevenseg : S4_actividad1 (S4_actividad1.sv)]", 8, true, false, false, false, false, true); // D - Double Click - Node
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_temporal_multi_bits.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
// Elapsed time: 26 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), result_alu : reg_param (reg_param.sv)]", 6, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), result_alu : reg_param (reg_param.sv)]", 6, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 12 seconds
selectCodeEditor("reg_param.sv", 165, 412); // ac
selectCodeEditor("reg_param.sv", 165, 394); // ac
selectCodeEditor("reg_param.sv", 172, 406); // ac
selectCodeEditor("reg_param.sv", 402, 565); // ac
selectCodeEditor("reg_param.sv", 385, 590); // ac
selectCodeEditor("reg_param.sv", 341, 622); // ac
// Elapsed time: 15 seconds
selectCodeEditor("reg_param.sv", 341, 622); // ac
selectCodeEditor("reg_param.sv", 197, 42); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // B
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // B
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Elapsed time: 53 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "reg_param.sv", 4); // o
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
selectCodeEditor("alu_reg.sv", 455, 602); // ac
// Elapsed time: 15 seconds
selectCodeEditor("alu_reg.sv", 393, 584); // ac
// Elapsed time: 19 seconds
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] INFO: [Synth 8-11241] undeclared symbol 'HEX_in', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2637.121 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 1,675 MB. GUI used memory: 161 MB. Current time: 5/19/23, 4:31:21 PM CLT
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 161 MB. Current time: 5/19/23, 4:31:21 PM CLT
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23] INFO: [Synth 8-6157] synthesizing module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized0' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized0' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] INFO: [Synth 8-6157] synthesizing module 'S4_actividad3' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23] 
// Tcl Message: 	Parameter M bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:34] INFO: [Synth 8-6155] done synthesizing module 'S4_actividad3' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized1' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'alu_reg' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2637.121 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2637.121 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2637.121 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 165 MB. Current time: 5/19/23, 4:31:22 PM CLT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1401 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2652.277 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Elapsed time: 15 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// Tcl Message: refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2652.277 ; gain = 15.156 
dismissDialog("Reloading"); // bq
// PAPropertyPanels.initPanels (<const0>) elapsed time: 0.2s
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
// Elapsed time: 19 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
// Elapsed time: 25 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
// Elapsed time: 11 seconds
selectCodeEditor("alu_reg.sv", 650, 497); // ac
selectCodeEditor("alu_reg.sv", 849, 492); // ac
selectCodeEditor("alu_reg.sv", 837, 499); // ac
// Elapsed time: 51 seconds
selectCodeEditor("alu_reg.sv", 164, 245); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "S4_actividad1.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
// Elapsed time: 10 seconds
selectCodeEditor("alu_reg.sv", 295, 245); // ac
selectCodeEditor("alu_reg.sv", 373, 223); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_START
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2652.277 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 1,675 MB. GUI used memory: 164 MB. Current time: 5/19/23, 4:34:15 PM CLT
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 164 MB. Current time: 5/19/23, 4:34:15 PM CLT
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23] INFO: [Synth 8-6157] synthesizing module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized0' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized0' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] INFO: [Synth 8-6157] synthesizing module 'S4_actividad3' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23] 
// Tcl Message: 	Parameter M bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:34] INFO: [Synth 8-6155] done synthesizing module 'S4_actividad3' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23] INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: 	Parameter N bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized1' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'alu_reg' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2652.277 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2652.277 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2652.277 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 163 MB. Current time: 5/19/23, 4:34:17 PM CLT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1323 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2653.594 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Elapsed time: 15 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// Tcl Message: refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2653.594 ; gain = 1.316 
dismissDialog("Reloading"); // bq
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
// Elapsed time: 19 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_alu_reg.sv", 3); // o
// Elapsed time: 18 seconds
selectCodeEditor("test_alu_reg.sv", 326, 480); // ac
selectCodeEditor("test_alu_reg.sv", 309, 270); // ac
// Elapsed time: 17 seconds
selectCodeEditor("test_alu_reg.sv", 458, 464); // ac
selectCodeEditor("test_alu_reg.sv", 322, 478); // ac
// Elapsed time: 23 seconds
selectCodeEditor("test_alu_reg.sv", 47, 513); // ac
selectCodeEditor("test_alu_reg.sv", 186, 622); // ac
selectCodeEditor("test_alu_reg.sv", 87, 473); // ac
selectCodeEditor("test_alu_reg.sv", 165, 544); // ac
selectCodeEditor("test_alu_reg.sv", 171, 536); // ac
// Elapsed time: 24 seconds
selectCodeEditor("test_alu_reg.sv", 60, 577); // ac
// Elapsed time: 32 seconds
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // E
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // f
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ao
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// TclEventType: LAUNCH_SIM
// Tcl Message: launch_simulation 
// Tcl Message: Command: launch_simulation  
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'test_reg1' 
// Tcl Message: boost::filesystem::remove: El proceso no tiene acceso al archivo porque est siendo utilizado por otro proceso: "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim/simulate.log" 
// CommandFailedException: ERROR: [Common 17-69] Command failed: boost::filesystem::remove: El proceso no tiene acceso al archivo porque est siendo utilizado por otro proceso: "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim/simulate.log" 
// HOptionPane Error: 'boost::filesystem::remove: El proceso no tiene acceso al archivo porque est siendo utilizado por otro proceso: "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim/simulate.log" (Run Simulation)'
selectButton("OptionPane.button", "OK"); // JButton
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_register (test_register.sv)]", 17); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_alu_reg (test_alu_reg.sv)]", 16, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ao
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property top test_alu_reg [get_filesets sim_1] 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property top_lib xil_defaultlib [get_filesets sim_1] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv)]", 1); // D
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // j
closeTask("Simulation", "Behavioral Simulation - Functional - sim_1 - test_reg32", "DesignTask.SIMULATION");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: WAVEFORM_CLOSE_WCFG
dismissDialog("Confirm Close"); // u
// TclEventType: SIMULATION_CLOSE_SIMULATION
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
dismissDialog("Close"); // bq
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // f
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ao
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// TclEventType: LAUNCH_SIM
// Tcl Message: launch_simulation 
// Tcl Message: Command: launch_simulation  
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'test_alu_reg' 
// Tcl Message: boost::filesystem::remove: El proceso no tiene acceso al archivo porque est siendo utilizado por otro proceso: "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim/simulate.log" 
// CommandFailedException: ERROR: [Common 17-69] Command failed: boost::filesystem::remove: El proceso no tiene acceso al archivo porque est siendo utilizado por otro proceso: "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim/simulate.log" 
// HOptionPane Error: 'boost::filesystem::remove: El proceso no tiene acceso al archivo porque est siendo utilizado por otro proceso: "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim/simulate.log" (Run Simulation)'
selectButton("OptionPane.button", "OK"); // JButton
unMinimizeFrame(PAResourceOtoP.PAViews_MESSAGES, "Messages"); // R
// Elapsed time: 15 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_alu_reg (test_alu_reg.sv)]", 8); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_alu_reg (test_alu_reg.sv)]", 8); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro (registro.sv)]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv)]", 1, true); // D - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "alu_reg.sv", 1); // o
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv)]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), alu : S4_actividad3 (S4_actividad3.sv)]", 5, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv), alu : S4_actividad3 (S4_actividad3.sv)]", 5, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro (registro.sv)]", 9, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro (registro.sv)]", 9, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro_des (registro_des.sv)]", 10, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, registro_des (registro_des.sv)]", 10, false, false, false, false, false, true); // D - Double Click
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // E
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu_reg (alu_reg.sv)]", 1); // D
// [GUI Memory]: 251 MB (+705kb) [39:15:48]
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_reg1 (test_reg1.sv)]", 9); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_reg1 (test_reg1.sv)]", 9); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_register (test_register.sv)]", 10); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_register (test_register.sv)]", 10); // D
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // j
closeTask("RTL Analysis", "Elaborated Design", "DesignTask.RTL_PLANNING");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Confirm Close"); // u
// TclEventType: DESIGN_CLOSE
// Engine heap size: 1,675 MB. GUI used memory: 166 MB. Current time: 5/19/23, 4:38:52 PM CLT
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 166 MB. Current time: 5/19/23, 4:38:52 PM CLT
// WARNING: HEventQueue.dispatchEvent() is taking  1102 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: DESIGN_CLOSE
dismissDialog("Close"); // bq
maximizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // R
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // f
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ao
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// TclEventType: LAUNCH_SIM
// Tcl Message: launch_simulation 
// Tcl Message: Command: launch_simulation  
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'test_alu_reg' 
// Tcl Message: boost::filesystem::remove: El proceso no tiene acceso al archivo porque est siendo utilizado por otro proceso: "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim/simulate.log" 
// CommandFailedException: ERROR: [Common 17-69] Command failed: boost::filesystem::remove: El proceso no tiene acceso al archivo porque est siendo utilizado por otro proceso: "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim/simulate.log" 
// HOptionPane Error: 'boost::filesystem::remove: El proceso no tiene acceso al archivo porque est siendo utilizado por otro proceso: "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim/simulate.log" (Run Simulation)'
// 'd' command handler elapsed time: 5 seconds
selectButton("OptionPane.button", "OK"); // JButton
closeMainWindow("Sesion5 - [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.xpr] - Vivado 2022.2"); // aK
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Close Project"); // u
closeMainWindow("project_1 - [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.xpr] - Vivado 2022.2"); // aK
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Tcl Message: current_project project_1 
// TclEventType: WAVEFORM_CLOSE_WCFG
dismissDialog("Close Project"); // u
// TclEventType: SIMULATION_CLOSE_SIMULATION
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
// TclEventType: PROJECT_CLOSE
dismissDialog("Close"); // bq
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 157 MB. Current time: 5/19/23, 4:39:24 PM CLT
// 'b' command handler elapsed time: 3 seconds
// Tcl Message: close_project 
dismissDialog("Close Project"); // bq
closeMainWindow("Act3 - [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 4/Act3/Act3.xpr] - Vivado 2022.2"); // aK
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: PROJECT_CLOSE
dismissDialog("Close Project"); // u
// HMemoryUtils.trashcanNow. Engine heap size: 1,675 MB. GUI used memory: 148 MB. Current time: 5/19/23, 4:39:32 PM CLT
// Tcl Message: close_project 
dismissDialog("Close Project"); // bq
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // f
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ao
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: Command: launch_simulation  
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'test_alu_reg' 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0' INFO: [SIM-utils-54] Inspecting design source files for 'test_alu_reg' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L uvm -prj test_alu_reg_vlog.prj" 
