INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga_som/fpga_som.srcs/sources_1/new/fpa_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpa_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga_som/fpga_som.srcs/sim_1/new/fp_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_adder_tb
