design_1_microblaze_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_dlmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_ilmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_dlmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_ilmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_lmb_bram_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_clk_wiz_1_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_clk_wiz_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_rst_clk_wiz_1_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_reset_inv_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_reset_inv_0_0/sim/design_1_reset_inv_0_0.v,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
calc_AXILiteS_s_axi.v,verilog,xil_defaultlib,../../../../lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc_AXILiteS_s_axi.v,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
calc_tmp.v,verilog,xil_defaultlib,../../../../lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc_tmp.v,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
calc.v,verilog,xil_defaultlib,../../../../lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_calc_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_calc_0_1/sim/design_1_calc_0_1.v,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
