
problem2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000040c  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004c8  080004c8  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004c8  080004c8  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  080004c8  080004c8  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080004c8  080004c8  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004c8  080004c8  000104c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080004cc  080004cc  000104cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  080004d0  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  20000004  080004d4  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000028  080004d4  00020028  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001644  00000000  00000000  0002006f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000636  00000000  00000000  000216b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000200  00000000  00000000  00021cf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000016c  00000000  00000000  00021ef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001357d  00000000  00000000  0002205c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002337  00000000  00000000  000355d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007d9bd  00000000  00000000  00037910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000005d0  00000000  00000000  000b52d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  000b58a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000004 	.word	0x20000004
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080004b0 	.word	0x080004b0

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000008 	.word	0x20000008
 8000100:	080004b0 	.word	0x080004b0

08000104 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000104:	b580      	push	{r7, lr}
 8000106:	b082      	sub	sp, #8
 8000108:	af00      	add	r7, sp, #0
 800010a:	0002      	movs	r2, r0
 800010c:	1dfb      	adds	r3, r7, #7
 800010e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000110:	1dfb      	adds	r3, r7, #7
 8000112:	781b      	ldrb	r3, [r3, #0]
 8000114:	2b7f      	cmp	r3, #127	; 0x7f
 8000116:	d809      	bhi.n	800012c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000118:	1dfb      	adds	r3, r7, #7
 800011a:	781b      	ldrb	r3, [r3, #0]
 800011c:	001a      	movs	r2, r3
 800011e:	231f      	movs	r3, #31
 8000120:	401a      	ands	r2, r3
 8000122:	4b04      	ldr	r3, [pc, #16]	; (8000134 <__NVIC_EnableIRQ+0x30>)
 8000124:	2101      	movs	r1, #1
 8000126:	4091      	lsls	r1, r2
 8000128:	000a      	movs	r2, r1
 800012a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 800012c:	46c0      	nop			; (mov r8, r8)
 800012e:	46bd      	mov	sp, r7
 8000130:	b002      	add	sp, #8
 8000132:	bd80      	pop	{r7, pc}
 8000134:	e000e100 	.word	0xe000e100

08000138 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000138:	b590      	push	{r4, r7, lr}
 800013a:	b083      	sub	sp, #12
 800013c:	af00      	add	r7, sp, #0
 800013e:	0002      	movs	r2, r0
 8000140:	6039      	str	r1, [r7, #0]
 8000142:	1dfb      	adds	r3, r7, #7
 8000144:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000146:	1dfb      	adds	r3, r7, #7
 8000148:	781b      	ldrb	r3, [r3, #0]
 800014a:	2b7f      	cmp	r3, #127	; 0x7f
 800014c:	d828      	bhi.n	80001a0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800014e:	4a2f      	ldr	r2, [pc, #188]	; (800020c <__NVIC_SetPriority+0xd4>)
 8000150:	1dfb      	adds	r3, r7, #7
 8000152:	781b      	ldrb	r3, [r3, #0]
 8000154:	b25b      	sxtb	r3, r3
 8000156:	089b      	lsrs	r3, r3, #2
 8000158:	33c0      	adds	r3, #192	; 0xc0
 800015a:	009b      	lsls	r3, r3, #2
 800015c:	589b      	ldr	r3, [r3, r2]
 800015e:	1dfa      	adds	r2, r7, #7
 8000160:	7812      	ldrb	r2, [r2, #0]
 8000162:	0011      	movs	r1, r2
 8000164:	2203      	movs	r2, #3
 8000166:	400a      	ands	r2, r1
 8000168:	00d2      	lsls	r2, r2, #3
 800016a:	21ff      	movs	r1, #255	; 0xff
 800016c:	4091      	lsls	r1, r2
 800016e:	000a      	movs	r2, r1
 8000170:	43d2      	mvns	r2, r2
 8000172:	401a      	ands	r2, r3
 8000174:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000176:	683b      	ldr	r3, [r7, #0]
 8000178:	019b      	lsls	r3, r3, #6
 800017a:	22ff      	movs	r2, #255	; 0xff
 800017c:	401a      	ands	r2, r3
 800017e:	1dfb      	adds	r3, r7, #7
 8000180:	781b      	ldrb	r3, [r3, #0]
 8000182:	0018      	movs	r0, r3
 8000184:	2303      	movs	r3, #3
 8000186:	4003      	ands	r3, r0
 8000188:	00db      	lsls	r3, r3, #3
 800018a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800018c:	481f      	ldr	r0, [pc, #124]	; (800020c <__NVIC_SetPriority+0xd4>)
 800018e:	1dfb      	adds	r3, r7, #7
 8000190:	781b      	ldrb	r3, [r3, #0]
 8000192:	b25b      	sxtb	r3, r3
 8000194:	089b      	lsrs	r3, r3, #2
 8000196:	430a      	orrs	r2, r1
 8000198:	33c0      	adds	r3, #192	; 0xc0
 800019a:	009b      	lsls	r3, r3, #2
 800019c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800019e:	e031      	b.n	8000204 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80001a0:	4a1b      	ldr	r2, [pc, #108]	; (8000210 <__NVIC_SetPriority+0xd8>)
 80001a2:	1dfb      	adds	r3, r7, #7
 80001a4:	781b      	ldrb	r3, [r3, #0]
 80001a6:	0019      	movs	r1, r3
 80001a8:	230f      	movs	r3, #15
 80001aa:	400b      	ands	r3, r1
 80001ac:	3b08      	subs	r3, #8
 80001ae:	089b      	lsrs	r3, r3, #2
 80001b0:	3306      	adds	r3, #6
 80001b2:	009b      	lsls	r3, r3, #2
 80001b4:	18d3      	adds	r3, r2, r3
 80001b6:	3304      	adds	r3, #4
 80001b8:	681b      	ldr	r3, [r3, #0]
 80001ba:	1dfa      	adds	r2, r7, #7
 80001bc:	7812      	ldrb	r2, [r2, #0]
 80001be:	0011      	movs	r1, r2
 80001c0:	2203      	movs	r2, #3
 80001c2:	400a      	ands	r2, r1
 80001c4:	00d2      	lsls	r2, r2, #3
 80001c6:	21ff      	movs	r1, #255	; 0xff
 80001c8:	4091      	lsls	r1, r2
 80001ca:	000a      	movs	r2, r1
 80001cc:	43d2      	mvns	r2, r2
 80001ce:	401a      	ands	r2, r3
 80001d0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80001d2:	683b      	ldr	r3, [r7, #0]
 80001d4:	019b      	lsls	r3, r3, #6
 80001d6:	22ff      	movs	r2, #255	; 0xff
 80001d8:	401a      	ands	r2, r3
 80001da:	1dfb      	adds	r3, r7, #7
 80001dc:	781b      	ldrb	r3, [r3, #0]
 80001de:	0018      	movs	r0, r3
 80001e0:	2303      	movs	r3, #3
 80001e2:	4003      	ands	r3, r0
 80001e4:	00db      	lsls	r3, r3, #3
 80001e6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80001e8:	4809      	ldr	r0, [pc, #36]	; (8000210 <__NVIC_SetPriority+0xd8>)
 80001ea:	1dfb      	adds	r3, r7, #7
 80001ec:	781b      	ldrb	r3, [r3, #0]
 80001ee:	001c      	movs	r4, r3
 80001f0:	230f      	movs	r3, #15
 80001f2:	4023      	ands	r3, r4
 80001f4:	3b08      	subs	r3, #8
 80001f6:	089b      	lsrs	r3, r3, #2
 80001f8:	430a      	orrs	r2, r1
 80001fa:	3306      	adds	r3, #6
 80001fc:	009b      	lsls	r3, r3, #2
 80001fe:	18c3      	adds	r3, r0, r3
 8000200:	3304      	adds	r3, #4
 8000202:	601a      	str	r2, [r3, #0]
}
 8000204:	46c0      	nop			; (mov r8, r8)
 8000206:	46bd      	mov	sp, r7
 8000208:	b003      	add	sp, #12
 800020a:	bd90      	pop	{r4, r7, pc}
 800020c:	e000e100 	.word	0xe000e100
 8000210:	e000ed00 	.word	0xe000ed00

08000214 <TIM2_IRQHandler>:
void GPIO_Config(void);
void TIM2_Config(void);

uint8_t limit_flag = 0;

void TIM2_IRQHandler(void) {
 8000214:	b580      	push	{r7, lr}
 8000216:	af00      	add	r7, sp, #0
    // PWM Duty Cycle[%] = (CCRx/ARR)*100;

	/* capture-compare value of TIM2 is increasing until
	 *  equal to period value of TIM2, when TIM2_CCR is equal to TIM2_ARR,
	 *  limit_flag is 1 and TIM2_CRR is decreasing until equal to 0.*/
	if(!(limit_flag) && TIM2->CCR1 < TIM2->ARR){
 8000218:	4b20      	ldr	r3, [pc, #128]	; (800029c <TIM2_IRQHandler+0x88>)
 800021a:	781b      	ldrb	r3, [r3, #0]
 800021c:	2b00      	cmp	r3, #0
 800021e:	d11a      	bne.n	8000256 <TIM2_IRQHandler+0x42>
 8000220:	2380      	movs	r3, #128	; 0x80
 8000222:	05db      	lsls	r3, r3, #23
 8000224:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000226:	2380      	movs	r3, #128	; 0x80
 8000228:	05db      	lsls	r3, r3, #23
 800022a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800022c:	429a      	cmp	r2, r3
 800022e:	d212      	bcs.n	8000256 <TIM2_IRQHandler+0x42>
		TIM2->CCR1+=200;
 8000230:	2380      	movs	r3, #128	; 0x80
 8000232:	05db      	lsls	r3, r3, #23
 8000234:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000236:	2380      	movs	r3, #128	; 0x80
 8000238:	05db      	lsls	r3, r3, #23
 800023a:	32c8      	adds	r2, #200	; 0xc8
 800023c:	635a      	str	r2, [r3, #52]	; 0x34
		if(TIM2->CCR1 >= TIM2->ARR) limit_flag = 1;
 800023e:	2380      	movs	r3, #128	; 0x80
 8000240:	05db      	lsls	r3, r3, #23
 8000242:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000244:	2380      	movs	r3, #128	; 0x80
 8000246:	05db      	lsls	r3, r3, #23
 8000248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800024a:	429a      	cmp	r2, r3
 800024c:	d31b      	bcc.n	8000286 <TIM2_IRQHandler+0x72>
 800024e:	4b13      	ldr	r3, [pc, #76]	; (800029c <TIM2_IRQHandler+0x88>)
 8000250:	2201      	movs	r2, #1
 8000252:	701a      	strb	r2, [r3, #0]
 8000254:	e017      	b.n	8000286 <TIM2_IRQHandler+0x72>
	}
	else if(limit_flag && TIM2->CCR1>0){
 8000256:	4b11      	ldr	r3, [pc, #68]	; (800029c <TIM2_IRQHandler+0x88>)
 8000258:	781b      	ldrb	r3, [r3, #0]
 800025a:	2b00      	cmp	r3, #0
 800025c:	d013      	beq.n	8000286 <TIM2_IRQHandler+0x72>
 800025e:	2380      	movs	r3, #128	; 0x80
 8000260:	05db      	lsls	r3, r3, #23
 8000262:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000264:	2b00      	cmp	r3, #0
 8000266:	d00e      	beq.n	8000286 <TIM2_IRQHandler+0x72>
		TIM2->CCR1-=200;
 8000268:	2380      	movs	r3, #128	; 0x80
 800026a:	05db      	lsls	r3, r3, #23
 800026c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800026e:	2380      	movs	r3, #128	; 0x80
 8000270:	05db      	lsls	r3, r3, #23
 8000272:	3ac8      	subs	r2, #200	; 0xc8
 8000274:	635a      	str	r2, [r3, #52]	; 0x34
		if(TIM2->CCR1<=0) limit_flag = 0;
 8000276:	2380      	movs	r3, #128	; 0x80
 8000278:	05db      	lsls	r3, r3, #23
 800027a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800027c:	2b00      	cmp	r3, #0
 800027e:	d102      	bne.n	8000286 <TIM2_IRQHandler+0x72>
 8000280:	4b06      	ldr	r3, [pc, #24]	; (800029c <TIM2_IRQHandler+0x88>)
 8000282:	2200      	movs	r2, #0
 8000284:	701a      	strb	r2, [r3, #0]
	}

    TIM2->SR &= ~(1U << 0); // Clear update status register
 8000286:	2380      	movs	r3, #128	; 0x80
 8000288:	05db      	lsls	r3, r3, #23
 800028a:	691a      	ldr	r2, [r3, #16]
 800028c:	2380      	movs	r3, #128	; 0x80
 800028e:	05db      	lsls	r3, r3, #23
 8000290:	2101      	movs	r1, #1
 8000292:	438a      	bics	r2, r1
 8000294:	611a      	str	r2, [r3, #16]
}
 8000296:	46c0      	nop			; (mov r8, r8)
 8000298:	46bd      	mov	sp, r7
 800029a:	bd80      	pop	{r7, pc}
 800029c:	20000020 	.word	0x20000020

080002a0 <main>:

int main(void){
 80002a0:	b580      	push	{r7, lr}
 80002a2:	af00      	add	r7, sp, #0

	GPIO_Config();
 80002a4:	f000 f804 	bl	80002b0 <GPIO_Config>
	TIM2_Config();
 80002a8:	f000 f828 	bl	80002fc <TIM2_Config>

	while(1){
 80002ac:	e7fe      	b.n	80002ac <main+0xc>
	...

080002b0 <GPIO_Config>:
	}

	return 0;
}

void GPIO_Config(void){
 80002b0:	b580      	push	{r7, lr}
 80002b2:	af00      	add	r7, sp, #0
	// input-output A port clock enable
	RCC->IOPENR |= RCC_IOPENR_GPIOAEN;
 80002b4:	4b10      	ldr	r3, [pc, #64]	; (80002f8 <GPIO_Config+0x48>)
 80002b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80002b8:	4b0f      	ldr	r3, [pc, #60]	; (80002f8 <GPIO_Config+0x48>)
 80002ba:	2101      	movs	r1, #1
 80002bc:	430a      	orrs	r2, r1
 80002be:	635a      	str	r2, [r3, #52]	; 0x34
	// select PA0 mode as Alternate Function
	GPIOA->MODER &= ~(3U << 2*0);
 80002c0:	23a0      	movs	r3, #160	; 0xa0
 80002c2:	05db      	lsls	r3, r3, #23
 80002c4:	681a      	ldr	r2, [r3, #0]
 80002c6:	23a0      	movs	r3, #160	; 0xa0
 80002c8:	05db      	lsls	r3, r3, #23
 80002ca:	2103      	movs	r1, #3
 80002cc:	438a      	bics	r2, r1
 80002ce:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |= (2U << 2*0);
 80002d0:	23a0      	movs	r3, #160	; 0xa0
 80002d2:	05db      	lsls	r3, r3, #23
 80002d4:	681a      	ldr	r2, [r3, #0]
 80002d6:	23a0      	movs	r3, #160	; 0xa0
 80002d8:	05db      	lsls	r3, r3, #23
 80002da:	2102      	movs	r1, #2
 80002dc:	430a      	orrs	r2, r1
 80002de:	601a      	str	r2, [r3, #0]

	/* PA0 pin used for TIM2_CH1 are selected
	 * with GPIOx_AFRL = AFRL_AFSELy(Alternate Function register -
	 * Alternate function selection for port x pin y)
	 * AF2 -->> TIM2_CH1*/
	GPIOA->AFR[0] |= GPIO_AFRL_AFSEL0_1;
 80002e0:	23a0      	movs	r3, #160	; 0xa0
 80002e2:	05db      	lsls	r3, r3, #23
 80002e4:	6a1a      	ldr	r2, [r3, #32]
 80002e6:	23a0      	movs	r3, #160	; 0xa0
 80002e8:	05db      	lsls	r3, r3, #23
 80002ea:	2102      	movs	r1, #2
 80002ec:	430a      	orrs	r2, r1
 80002ee:	621a      	str	r2, [r3, #32]
}
 80002f0:	46c0      	nop			; (mov r8, r8)
 80002f2:	46bd      	mov	sp, r7
 80002f4:	bd80      	pop	{r7, pc}
 80002f6:	46c0      	nop			; (mov r8, r8)
 80002f8:	40021000 	.word	0x40021000

080002fc <TIM2_Config>:

void TIM2_Config(void){
 80002fc:	b580      	push	{r7, lr}
 80002fe:	af00      	add	r7, sp, #0
	RCC->APBENR1 |= RCC_APBENR1_TIM2EN; // Timer 2 clock enable
 8000300:	4b2c      	ldr	r3, [pc, #176]	; (80003b4 <TIM2_Config+0xb8>)
 8000302:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000304:	4b2b      	ldr	r3, [pc, #172]	; (80003b4 <TIM2_Config+0xb8>)
 8000306:	2101      	movs	r1, #1
 8000308:	430a      	orrs	r2, r1
 800030a:	63da      	str	r2, [r3, #60]	; 0x3c

	TIM2->CR1 = 0; // zero out the control register just in case
 800030c:	2380      	movs	r3, #128	; 0x80
 800030e:	05db      	lsls	r3, r3, #23
 8000310:	2200      	movs	r2, #0
 8000312:	601a      	str	r2, [r3, #0]
	TIM2->CR1 = TIM_CR1_ARPE; // Auto-reload preload enable
 8000314:	2380      	movs	r3, #128	; 0x80
 8000316:	05db      	lsls	r3, r3, #23
 8000318:	2280      	movs	r2, #128	; 0x80
 800031a:	601a      	str	r2, [r3, #0]

	TIM2->CCMR1 |= (6U << 4); // PWM mode 1 is selected.
 800031c:	2380      	movs	r3, #128	; 0x80
 800031e:	05db      	lsls	r3, r3, #23
 8000320:	699a      	ldr	r2, [r3, #24]
 8000322:	2380      	movs	r3, #128	; 0x80
 8000324:	05db      	lsls	r3, r3, #23
 8000326:	2160      	movs	r1, #96	; 0x60
 8000328:	430a      	orrs	r2, r1
 800032a:	619a      	str	r2, [r3, #24]
	TIM2->CCMR1 |= TIM_CCMR1_OC1PE; // Output Compare 1 Preload Enable
 800032c:	2380      	movs	r3, #128	; 0x80
 800032e:	05db      	lsls	r3, r3, #23
 8000330:	699a      	ldr	r2, [r3, #24]
 8000332:	2380      	movs	r3, #128	; 0x80
 8000334:	05db      	lsls	r3, r3, #23
 8000336:	2108      	movs	r1, #8
 8000338:	430a      	orrs	r2, r1
 800033a:	619a      	str	r2, [r3, #24]

	TIM2->CCER |= TIM_CCER_CC1E; // Capture compare ch1 enable
 800033c:	2380      	movs	r3, #128	; 0x80
 800033e:	05db      	lsls	r3, r3, #23
 8000340:	6a1a      	ldr	r2, [r3, #32]
 8000342:	2380      	movs	r3, #128	; 0x80
 8000344:	05db      	lsls	r3, r3, #23
 8000346:	2101      	movs	r1, #1
 8000348:	430a      	orrs	r2, r1
 800034a:	621a      	str	r2, [r3, #32]

	TIM2->CNT = 0; // zero out counter
 800034c:	2380      	movs	r3, #128	; 0x80
 800034e:	05db      	lsls	r3, r3, #23
 8000350:	2200      	movs	r2, #0
 8000352:	625a      	str	r2, [r3, #36]	; 0x24

	// tim uptade frequency = TIM_CLK/((TIM_PSC+1)*TIM_ARR) for 1 s interrupt
	TIM2->PSC = 9; // prescaler
 8000354:	2380      	movs	r3, #128	; 0x80
 8000356:	05db      	lsls	r3, r3, #23
 8000358:	2209      	movs	r2, #9
 800035a:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = 16000; // period
 800035c:	2380      	movs	r3, #128	; 0x80
 800035e:	05db      	lsls	r3, r3, #23
 8000360:	22fa      	movs	r2, #250	; 0xfa
 8000362:	0192      	lsls	r2, r2, #6
 8000364:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM2->CCR1 = 0; // zero out duty for ch1 in TIM capture/compare register 1
 8000366:	2380      	movs	r3, #128	; 0x80
 8000368:	05db      	lsls	r3, r3, #23
 800036a:	2200      	movs	r2, #0
 800036c:	635a      	str	r2, [r3, #52]	; 0x34

	// Update Generation: Re-initialize the counter and generates an update of the registers.
	TIM2->EGR |= TIM_EGR_UG;
 800036e:	2380      	movs	r3, #128	; 0x80
 8000370:	05db      	lsls	r3, r3, #23
 8000372:	695a      	ldr	r2, [r3, #20]
 8000374:	2380      	movs	r3, #128	; 0x80
 8000376:	05db      	lsls	r3, r3, #23
 8000378:	2101      	movs	r1, #1
 800037a:	430a      	orrs	r2, r1
 800037c:	615a      	str	r2, [r3, #20]

	TIM2->DIER |= TIM_DIER_UIE; // Update interrupt enable
 800037e:	2380      	movs	r3, #128	; 0x80
 8000380:	05db      	lsls	r3, r3, #23
 8000382:	68da      	ldr	r2, [r3, #12]
 8000384:	2380      	movs	r3, #128	; 0x80
 8000386:	05db      	lsls	r3, r3, #23
 8000388:	2101      	movs	r1, #1
 800038a:	430a      	orrs	r2, r1
 800038c:	60da      	str	r2, [r3, #12]

	TIM2->CR1 |= TIM_CR1_CEN; // TIM2 Counter enable
 800038e:	2380      	movs	r3, #128	; 0x80
 8000390:	05db      	lsls	r3, r3, #23
 8000392:	681a      	ldr	r2, [r3, #0]
 8000394:	2380      	movs	r3, #128	; 0x80
 8000396:	05db      	lsls	r3, r3, #23
 8000398:	2101      	movs	r1, #1
 800039a:	430a      	orrs	r2, r1
 800039c:	601a      	str	r2, [r3, #0]

	NVIC_SetPriority(TIM2_IRQn, 1); // Setting Priority for timer handler
 800039e:	2101      	movs	r1, #1
 80003a0:	200f      	movs	r0, #15
 80003a2:	f7ff fec9 	bl	8000138 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM2_IRQn); // timer handler enable
 80003a6:	200f      	movs	r0, #15
 80003a8:	f7ff feac 	bl	8000104 <__NVIC_EnableIRQ>
}
 80003ac:	46c0      	nop			; (mov r8, r8)
 80003ae:	46bd      	mov	sp, r7
 80003b0:	bd80      	pop	{r7, pc}
 80003b2:	46c0      	nop			; (mov r8, r8)
 80003b4:	40021000 	.word	0x40021000

080003b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80003bc:	e7fe      	b.n	80003bc <NMI_Handler+0x4>

080003be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003be:	b580      	push	{r7, lr}
 80003c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003c2:	e7fe      	b.n	80003c2 <HardFault_Handler+0x4>

080003c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003c4:	b580      	push	{r7, lr}
 80003c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80003c8:	46c0      	nop			; (mov r8, r8)
 80003ca:	46bd      	mov	sp, r7
 80003cc:	bd80      	pop	{r7, pc}

080003ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003ce:	b580      	push	{r7, lr}
 80003d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003d2:	46c0      	nop			; (mov r8, r8)
 80003d4:	46bd      	mov	sp, r7
 80003d6:	bd80      	pop	{r7, pc}

080003d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003dc:	f000 f832 	bl	8000444 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003e0:	46c0      	nop			; (mov r8, r8)
 80003e2:	46bd      	mov	sp, r7
 80003e4:	bd80      	pop	{r7, pc}

080003e6 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003e6:	b580      	push	{r7, lr}
 80003e8:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80003ea:	46c0      	nop			; (mov r8, r8)
 80003ec:	46bd      	mov	sp, r7
 80003ee:	bd80      	pop	{r7, pc}

080003f0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003f0:	480d      	ldr	r0, [pc, #52]	; (8000428 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003f2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80003f4:	f7ff fff7 	bl	80003e6 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003f8:	480c      	ldr	r0, [pc, #48]	; (800042c <LoopForever+0x6>)
  ldr r1, =_edata
 80003fa:	490d      	ldr	r1, [pc, #52]	; (8000430 <LoopForever+0xa>)
  ldr r2, =_sidata
 80003fc:	4a0d      	ldr	r2, [pc, #52]	; (8000434 <LoopForever+0xe>)
  movs r3, #0
 80003fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000400:	e002      	b.n	8000408 <LoopCopyDataInit>

08000402 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000402:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000404:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000406:	3304      	adds	r3, #4

08000408 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000408:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800040a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800040c:	d3f9      	bcc.n	8000402 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800040e:	4a0a      	ldr	r2, [pc, #40]	; (8000438 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000410:	4c0a      	ldr	r4, [pc, #40]	; (800043c <LoopForever+0x16>)
  movs r3, #0
 8000412:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000414:	e001      	b.n	800041a <LoopFillZerobss>

08000416 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000416:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000418:	3204      	adds	r2, #4

0800041a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800041a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800041c:	d3fb      	bcc.n	8000416 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800041e:	f000 f823 	bl	8000468 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000422:	f7ff ff3d 	bl	80002a0 <main>

08000426 <LoopForever>:

LoopForever:
  b LoopForever
 8000426:	e7fe      	b.n	8000426 <LoopForever>
  ldr   r0, =_estack
 8000428:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800042c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000430:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000434:	080004d0 	.word	0x080004d0
  ldr r2, =_sbss
 8000438:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 800043c:	20000028 	.word	0x20000028

08000440 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000440:	e7fe      	b.n	8000440 <ADC1_IRQHandler>
	...

08000444 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000448:	4b05      	ldr	r3, [pc, #20]	; (8000460 <HAL_IncTick+0x1c>)
 800044a:	781b      	ldrb	r3, [r3, #0]
 800044c:	001a      	movs	r2, r3
 800044e:	4b05      	ldr	r3, [pc, #20]	; (8000464 <HAL_IncTick+0x20>)
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	18d2      	adds	r2, r2, r3
 8000454:	4b03      	ldr	r3, [pc, #12]	; (8000464 <HAL_IncTick+0x20>)
 8000456:	601a      	str	r2, [r3, #0]
}
 8000458:	46c0      	nop			; (mov r8, r8)
 800045a:	46bd      	mov	sp, r7
 800045c:	bd80      	pop	{r7, pc}
 800045e:	46c0      	nop			; (mov r8, r8)
 8000460:	20000000 	.word	0x20000000
 8000464:	20000024 	.word	0x20000024

08000468 <__libc_init_array>:
 8000468:	b570      	push	{r4, r5, r6, lr}
 800046a:	2600      	movs	r6, #0
 800046c:	4c0c      	ldr	r4, [pc, #48]	; (80004a0 <__libc_init_array+0x38>)
 800046e:	4d0d      	ldr	r5, [pc, #52]	; (80004a4 <__libc_init_array+0x3c>)
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	10a4      	asrs	r4, r4, #2
 8000474:	42a6      	cmp	r6, r4
 8000476:	d109      	bne.n	800048c <__libc_init_array+0x24>
 8000478:	2600      	movs	r6, #0
 800047a:	f000 f819 	bl	80004b0 <_init>
 800047e:	4c0a      	ldr	r4, [pc, #40]	; (80004a8 <__libc_init_array+0x40>)
 8000480:	4d0a      	ldr	r5, [pc, #40]	; (80004ac <__libc_init_array+0x44>)
 8000482:	1b64      	subs	r4, r4, r5
 8000484:	10a4      	asrs	r4, r4, #2
 8000486:	42a6      	cmp	r6, r4
 8000488:	d105      	bne.n	8000496 <__libc_init_array+0x2e>
 800048a:	bd70      	pop	{r4, r5, r6, pc}
 800048c:	00b3      	lsls	r3, r6, #2
 800048e:	58eb      	ldr	r3, [r5, r3]
 8000490:	4798      	blx	r3
 8000492:	3601      	adds	r6, #1
 8000494:	e7ee      	b.n	8000474 <__libc_init_array+0xc>
 8000496:	00b3      	lsls	r3, r6, #2
 8000498:	58eb      	ldr	r3, [r5, r3]
 800049a:	4798      	blx	r3
 800049c:	3601      	adds	r6, #1
 800049e:	e7f2      	b.n	8000486 <__libc_init_array+0x1e>
 80004a0:	080004c8 	.word	0x080004c8
 80004a4:	080004c8 	.word	0x080004c8
 80004a8:	080004cc 	.word	0x080004cc
 80004ac:	080004c8 	.word	0x080004c8

080004b0 <_init>:
 80004b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004b2:	46c0      	nop			; (mov r8, r8)
 80004b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004b6:	bc08      	pop	{r3}
 80004b8:	469e      	mov	lr, r3
 80004ba:	4770      	bx	lr

080004bc <_fini>:
 80004bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004be:	46c0      	nop			; (mov r8, r8)
 80004c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004c2:	bc08      	pop	{r3}
 80004c4:	469e      	mov	lr, r3
 80004c6:	4770      	bx	lr
