//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32267302
// Cuda compilation tools, release 12.0, V12.0.140
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_89
.address_size 64

	// .globl	fp8_static_quant_bf16
// _ZZ32fp8_dynamic_per_token_quant_bf16E11token_scale has been demoted
.extern .shared .align 16 .b8 smem[];

.visible .entry fp8_static_quant_bf16(
	.param .u64 fp8_static_quant_bf16_param_0,
	.param .u64 fp8_static_quant_bf16_param_1,
	.param .u64 fp8_static_quant_bf16_param_2,
	.param .u32 fp8_static_quant_bf16_param_3,
	.param .u8 fp8_static_quant_bf16_param_4
)
{
	.reg .pred 	%p<19>;
	.reg .b16 	%rs<6>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<38>;
	.reg .f64 	%fd<2>;
	.reg .b64 	%rd<30>;


	ld.param.s8 	%rs1, [fp8_static_quant_bf16_param_4];
	ld.param.u64 	%rd6, [fp8_static_quant_bf16_param_0];
	ld.param.u64 	%rd7, [fp8_static_quant_bf16_param_1];
	ld.param.u64 	%rd8, [fp8_static_quant_bf16_param_2];
	ld.param.u32 	%r11, [fp8_static_quant_bf16_param_3];
	mov.u32 	%r36, %tid.x;
	setp.ge.s32 	%p1, %r36, %r11;
	@%p1 bra 	$L__BB0_11;

	cvta.to.global.u64 	%rd9, %rd8;
	setp.eq.s16 	%p2, %rs1, 0;
	mov.u32 	%r12, %ctaid.x;
	mul.wide.s32 	%rd10, %r12, 4;
	add.s64 	%rd11, %rd9, %rd10;
	selp.b64 	%rd12, %rd9, %rd11, %p2;
	ld.global.nc.f32 	%f2, [%rd12];
	rcp.approx.ftz.f32 	%f1, %f2;
	mul.lo.s32 	%r15, %r12, %r11;
	cvt.s64.s32 	%rd13, %r15;
	cvta.to.global.u64 	%rd15, %rd7;
	cvta.to.global.u64 	%rd28, %rd6;

$L__BB0_2:
	cvt.s64.s32 	%rd14, %r36;
	add.s64 	%rd1, %rd14, %rd13;
	shl.b64 	%rd16, %rd1, 1;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.u16 	%rs2, [%rd17];
	// begin inline asm
	{ mov.b32 %f3, {0,%rs2};}

	// end inline asm
	mul.ftz.f32 	%f4, %f1, %f3;
	mov.b32 	%r16, %f4;
	and.b32  	%r17, %r16, 2147483647;
	setp.gt.u32 	%p3, %r17, 2139095040;
	cvt.ftz.f64.f32 	%fd1, %f4;
	mov.b64 	%rd18, %fd1;
	selp.b64 	%rd2, 9223372036317904896, %rd18, %p3;
	shr.u64 	%rd19, %rd2, 52;
	cvt.u32.u64 	%r18, %rd19;
	add.s32 	%r3, %r18, 8;
	shr.u64 	%rd20, %rd2, 49;
	cvt.u32.u64 	%r4, %rd20;
	and.b32  	%r5, %r4, 7;
	and.b64  	%rd3, %rd2, 9223372036854775807;
	setp.lt.u64 	%p4, %rd3, 4562146422526312449;
	mov.u32 	%r37, 0;
	@%p4 bra 	$L__BB0_10;

	setp.gt.u64 	%p5, %rd3, 9218868437227405312;
	mov.u32 	%r37, 127;
	@%p5 bra 	$L__BB0_10;

	setp.gt.u64 	%p6, %rd3, 4646870390516219904;
	mov.u32 	%r37, 126;
	@%p6 bra 	$L__BB0_10;

	setp.lt.u64 	%p7, %rd3, 4580160821035794432;
	@%p7 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;

$L__BB0_7:
	cvt.u16.u32 	%rs3, %r3;
	mov.u16 	%rs4, 1;
	sub.s16 	%rs5, %rs4, %rs3;
	cvt.u32.u16 	%r27, %rs5;
	and.b32  	%r28, %r27, 255;
	or.b32  	%r29, %r5, 8;
	shr.u32 	%r37, %r29, %r28;
	mov.u64 	%rd22, 562949953421312;
	shl.b64 	%rd23, %rd22, %r28;
	add.s64 	%rd24, %rd23, -1;
	or.b64  	%rd25, %rd2, 4503599627370496;
	and.b64  	%rd4, %rd24, %rd25;
	mov.u64 	%rd26, 281474976710656;
	shl.b64 	%rd5, %rd26, %r28;
	setp.gt.u64 	%p13, %rd4, %rd5;
	@%p13 bra 	$L__BB0_9;

	setp.ne.s64 	%p14, %rd4, %rd5;
	and.b32  	%r30, %r37, 1;
	setp.eq.b32 	%p15, %r30, 1;
	not.pred 	%p16, %p15;
	or.pred  	%p17, %p16, %p14;
	@%p17 bra 	$L__BB0_10;

$L__BB0_9:
	and.b32  	%r31, %r37, 255;
	add.s32 	%r37, %r31, 1;
	bra.uni 	$L__BB0_10;

$L__BB0_6:
	shl.b32 	%r21, %r3, 3;
	and.b32  	%r22, %r21, 2040;
	or.b32  	%r23, %r22, %r5;
	and.b64  	%rd21, %rd2, 562949953421311;
	setp.gt.u64 	%p8, %rd21, 281474976710656;
	setp.eq.s64 	%p9, %rd21, 281474976710656;
	and.b32  	%r24, %r4, 1;
	setp.eq.b32 	%p10, %r24, 1;
	and.pred  	%p11, %p9, %p10;
	or.pred  	%p12, %p8, %p11;
	and.b32  	%r25, %r23, 255;
	add.s32 	%r26, %r25, 1;
	selp.b32 	%r37, %r26, %r23, %p12;

$L__BB0_10:
	shr.u64 	%rd27, %rd2, 63;
	cvt.u32.u64 	%r32, %rd27;
	shl.b32 	%r33, %r32, 7;
	or.b32  	%r34, %r37, %r33;
	add.s64 	%rd29, %rd28, %rd1;
	st.global.u8 	[%rd29], %r34;
	mov.u32 	%r35, %ntid.x;
	add.s32 	%r36, %r36, %r35;
	setp.lt.s32 	%p18, %r36, %r11;
	@%p18 bra 	$L__BB0_2;

$L__BB0_11:
	ret;

}
	// .globl	fp8_compute_absmax_bf16
.visible .entry fp8_compute_absmax_bf16(
	.param .u64 fp8_compute_absmax_bf16_param_0,
	.param .u64 fp8_compute_absmax_bf16_param_1,
	.param .u32 fp8_compute_absmax_bf16_param_2
)
{
	.reg .pred 	%p<18>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<34>;
	.reg .b32 	%r<55>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd3, [fp8_compute_absmax_bf16_param_0];
	ld.param.u64 	%rd4, [fp8_compute_absmax_bf16_param_1];
	ld.param.u32 	%r7, [fp8_compute_absmax_bf16_param_2];
	mov.u32 	%r1, %tid.x;
	setp.lt.s32 	%p1, %r1, %r7;
	@%p1 bra 	$L__BB1_2;
	bra.uni 	$L__BB1_1;

$L__BB1_2:
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.lo.s32 	%r9, %r8, %r7;
	cvt.s64.s32 	%rd1, %r9;
	cvta.to.global.u64 	%rd2, %rd4;
	mov.f32 	%f32, 0f00000000;
	mov.u32 	%r54, %r1;

$L__BB1_3:
	cvt.s64.s32 	%rd5, %r54;
	add.s64 	%rd6, %rd5, %rd1;
	shl.b64 	%rd7, %rd6, 1;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.u16 	%rs1, [%rd8];
	// begin inline asm
	{ mov.b32 %f10, {0,%rs1};}

	// end inline asm
	abs.ftz.f32 	%f11, %f10;
	max.ftz.f32 	%f32, %f32, %f11;
	add.s32 	%r54, %r54, %r2;
	setp.lt.s32 	%p2, %r54, %r7;
	@%p2 bra 	$L__BB1_3;
	bra.uni 	$L__BB1_4;

$L__BB1_1:
	mov.f32 	%f32, 0f00000000;

$L__BB1_4:
	shr.u32 	%r5, %r1, 5;
	mov.b32 	%r10, %f32;
	mov.u32 	%r11, 31;
	mov.u32 	%r12, 16;
	mov.u32 	%r13, -1;
	shfl.sync.bfly.b32 	%r14|%p3, %r10, %r12, %r11, %r13;
	mov.b32 	%f12, %r14;
	max.ftz.f32 	%f13, %f32, %f12;
	mov.b32 	%r15, %f13;
	mov.u32 	%r16, 8;
	shfl.sync.bfly.b32 	%r17|%p4, %r15, %r16, %r11, %r13;
	mov.b32 	%f14, %r17;
	max.ftz.f32 	%f15, %f13, %f14;
	mov.b32 	%r18, %f15;
	mov.u32 	%r19, 4;
	shfl.sync.bfly.b32 	%r20|%p5, %r18, %r19, %r11, %r13;
	mov.b32 	%f16, %r20;
	max.ftz.f32 	%f17, %f15, %f16;
	mov.b32 	%r21, %f17;
	mov.u32 	%r22, 2;
	shfl.sync.bfly.b32 	%r23|%p6, %r21, %r22, %r11, %r13;
	mov.b32 	%f18, %r23;
	max.ftz.f32 	%f19, %f17, %f18;
	mov.b32 	%r24, %f19;
	mov.u32 	%r25, 1;
	shfl.sync.bfly.b32 	%r26|%p7, %r24, %r25, %r11, %r13;
	mov.b32 	%f20, %r26;
	max.ftz.f32 	%f4, %f19, %f20;
	and.b32  	%r6, %r1, 31;
	setp.ne.s32 	%p8, %r6, 0;
	@%p8 bra 	$L__BB1_6;

	shl.b32 	%r27, %r5, 2;
	mov.u32 	%r28, smem;
	add.s32 	%r29, %r28, %r27;
	st.shared.f32 	[%r29], %f4;

$L__BB1_6:
	bar.sync 	0;
	setp.ne.s32 	%p9, %r5, 0;
	@%p9 bra 	$L__BB1_11;

	mov.u32 	%r30, %ntid.x;
	shr.u32 	%r31, %r30, 5;
	setp.ge.u32 	%p10, %r6, %r31;
	mov.f32 	%f33, 0fFF7FFFFF;
	@%p10 bra 	$L__BB1_9;

	shl.b32 	%r32, %r6, 2;
	mov.u32 	%r33, smem;
	add.s32 	%r34, %r33, %r32;
	ld.shared.f32 	%f33, [%r34];

$L__BB1_9:
	mov.b32 	%r35, %f33;
	mov.u32 	%r36, 31;
	mov.u32 	%r37, 16;
	mov.u32 	%r38, -1;
	shfl.sync.bfly.b32 	%r39|%p11, %r35, %r37, %r36, %r38;
	mov.b32 	%f22, %r39;
	max.ftz.f32 	%f23, %f33, %f22;
	mov.b32 	%r40, %f23;
	mov.u32 	%r41, 8;
	shfl.sync.bfly.b32 	%r42|%p12, %r40, %r41, %r36, %r38;
	mov.b32 	%f24, %r42;
	max.ftz.f32 	%f25, %f23, %f24;
	mov.b32 	%r43, %f25;
	mov.u32 	%r44, 4;
	shfl.sync.bfly.b32 	%r45|%p13, %r43, %r44, %r36, %r38;
	mov.b32 	%f26, %r45;
	max.ftz.f32 	%f27, %f25, %f26;
	mov.b32 	%r46, %f27;
	mov.u32 	%r47, 2;
	shfl.sync.bfly.b32 	%r48|%p14, %r46, %r47, %r36, %r38;
	mov.b32 	%f28, %r48;
	max.ftz.f32 	%f29, %f27, %f28;
	mov.b32 	%r49, %f29;
	mov.u32 	%r50, 1;
	shfl.sync.bfly.b32 	%r51|%p15, %r49, %r50, %r36, %r38;
	mov.b32 	%f30, %r51;
	max.ftz.f32 	%f7, %f29, %f30;
	@%p8 bra 	$L__BB1_11;

	st.shared.f32 	[smem], %f7;

$L__BB1_11:
	bar.sync 	0;
	setp.ne.s32 	%p17, %r1, 0;
	@%p17 bra 	$L__BB1_13;

	ld.shared.u32 	%r52, [smem];
	cvta.to.global.u64 	%rd9, %rd3;
	atom.global.max.s32 	%r53, [%rd9], %r52;

$L__BB1_13:
	ret;

}
	// .globl	fp8_compute_scales_bf16
.visible .entry fp8_compute_scales_bf16(
	.param .u64 fp8_compute_scales_bf16_param_0,
	.param .u64 fp8_compute_scales_bf16_param_1,
	.param .u32 fp8_compute_scales_bf16_param_2
)
{
	.reg .pred 	%p<18>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<39>;
	.reg .b32 	%r<53>;
	.reg .b64 	%rd<12>;


	ld.param.u64 	%rd3, [fp8_compute_scales_bf16_param_0];
	ld.param.u64 	%rd4, [fp8_compute_scales_bf16_param_1];
	ld.param.u32 	%r8, [fp8_compute_scales_bf16_param_2];
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	setp.lt.s32 	%p1, %r2, %r8;
	@%p1 bra 	$L__BB2_2;
	bra.uni 	$L__BB2_1;

$L__BB2_2:
	mov.u32 	%r3, %ntid.x;
	mul.lo.s32 	%r9, %r1, %r8;
	cvt.s64.s32 	%rd1, %r9;
	cvta.to.global.u64 	%rd2, %rd4;
	mov.f32 	%f37, 0f00000000;
	mov.u32 	%r52, %r2;

$L__BB2_3:
	cvt.s64.s32 	%rd5, %r52;
	add.s64 	%rd6, %rd5, %rd1;
	shl.b64 	%rd7, %rd6, 1;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.u16 	%rs1, [%rd8];
	// begin inline asm
	{ mov.b32 %f10, {0,%rs1};}

	// end inline asm
	abs.ftz.f32 	%f11, %f10;
	max.ftz.f32 	%f37, %f37, %f11;
	add.s32 	%r52, %r52, %r3;
	setp.lt.s32 	%p2, %r52, %r8;
	@%p2 bra 	$L__BB2_3;
	bra.uni 	$L__BB2_4;

$L__BB2_1:
	mov.f32 	%f37, 0f00000000;

$L__BB2_4:
	shr.u32 	%r6, %r2, 5;
	mov.b32 	%r10, %f37;
	mov.u32 	%r11, 31;
	mov.u32 	%r12, 16;
	mov.u32 	%r13, -1;
	shfl.sync.bfly.b32 	%r14|%p3, %r10, %r12, %r11, %r13;
	mov.b32 	%f12, %r14;
	max.ftz.f32 	%f13, %f37, %f12;
	mov.b32 	%r15, %f13;
	mov.u32 	%r16, 8;
	shfl.sync.bfly.b32 	%r17|%p4, %r15, %r16, %r11, %r13;
	mov.b32 	%f14, %r17;
	max.ftz.f32 	%f15, %f13, %f14;
	mov.b32 	%r18, %f15;
	mov.u32 	%r19, 4;
	shfl.sync.bfly.b32 	%r20|%p5, %r18, %r19, %r11, %r13;
	mov.b32 	%f16, %r20;
	max.ftz.f32 	%f17, %f15, %f16;
	mov.b32 	%r21, %f17;
	mov.u32 	%r22, 2;
	shfl.sync.bfly.b32 	%r23|%p6, %r21, %r22, %r11, %r13;
	mov.b32 	%f18, %r23;
	max.ftz.f32 	%f19, %f17, %f18;
	mov.b32 	%r24, %f19;
	mov.u32 	%r25, 1;
	shfl.sync.bfly.b32 	%r26|%p7, %r24, %r25, %r11, %r13;
	mov.b32 	%f20, %r26;
	max.ftz.f32 	%f4, %f19, %f20;
	and.b32  	%r7, %r2, 31;
	setp.ne.s32 	%p8, %r7, 0;
	@%p8 bra 	$L__BB2_6;

	shl.b32 	%r27, %r6, 2;
	mov.u32 	%r28, smem;
	add.s32 	%r29, %r28, %r27;
	st.shared.f32 	[%r29], %f4;

$L__BB2_6:
	bar.sync 	0;
	setp.ne.s32 	%p9, %r6, 0;
	@%p9 bra 	$L__BB2_11;

	mov.u32 	%r30, %ntid.x;
	shr.u32 	%r31, %r30, 5;
	setp.ge.u32 	%p10, %r7, %r31;
	mov.f32 	%f38, 0fFF7FFFFF;
	@%p10 bra 	$L__BB2_9;

	shl.b32 	%r32, %r7, 2;
	mov.u32 	%r33, smem;
	add.s32 	%r34, %r33, %r32;
	ld.shared.f32 	%f38, [%r34];

$L__BB2_9:
	mov.b32 	%r35, %f38;
	mov.u32 	%r36, 31;
	mov.u32 	%r37, 16;
	mov.u32 	%r38, -1;
	shfl.sync.bfly.b32 	%r39|%p11, %r35, %r37, %r36, %r38;
	mov.b32 	%f22, %r39;
	max.ftz.f32 	%f23, %f38, %f22;
	mov.b32 	%r40, %f23;
	mov.u32 	%r41, 8;
	shfl.sync.bfly.b32 	%r42|%p12, %r40, %r41, %r36, %r38;
	mov.b32 	%f24, %r42;
	max.ftz.f32 	%f25, %f23, %f24;
	mov.b32 	%r43, %f25;
	mov.u32 	%r44, 4;
	shfl.sync.bfly.b32 	%r45|%p13, %r43, %r44, %r36, %r38;
	mov.b32 	%f26, %r45;
	max.ftz.f32 	%f27, %f25, %f26;
	mov.b32 	%r46, %f27;
	mov.u32 	%r47, 2;
	shfl.sync.bfly.b32 	%r48|%p14, %r46, %r47, %r36, %r38;
	mov.b32 	%f28, %r48;
	max.ftz.f32 	%f29, %f27, %f28;
	mov.b32 	%r49, %f29;
	mov.u32 	%r50, 1;
	shfl.sync.bfly.b32 	%r51|%p15, %r49, %r50, %r36, %r38;
	mov.b32 	%f30, %r51;
	max.ftz.f32 	%f7, %f29, %f30;
	@%p8 bra 	$L__BB2_11;

	st.shared.f32 	[smem], %f7;

$L__BB2_11:
	bar.sync 	0;
	setp.ne.s32 	%p17, %r2, 0;
	@%p17 bra 	$L__BB2_13;

	ld.shared.f32 	%f31, [smem];
	mov.f32 	%f32, 0f43E00000;
	div.approx.ftz.f32 	%f33, %f31, %f32;
	mov.f32 	%f34, 0f2B8CBCCC;
	max.ftz.f32 	%f35, %f33, %f34;
	cvta.to.global.u64 	%rd9, %rd3;
	mul.wide.s32 	%rd10, %r1, 4;
	add.s64 	%rd11, %rd9, %rd10;
	st.global.f32 	[%rd11], %f35;

$L__BB2_13:
	ret;

}
	// .globl	fp8_dynamic_per_token_quant_bf16
.visible .entry fp8_dynamic_per_token_quant_bf16(
	.param .u64 fp8_dynamic_per_token_quant_bf16_param_0,
	.param .u64 fp8_dynamic_per_token_quant_bf16_param_1,
	.param .u64 fp8_dynamic_per_token_quant_bf16_param_2,
	.param .u32 fp8_dynamic_per_token_quant_bf16_param_3
)
{
	.reg .pred 	%p<35>;
	.reg .b16 	%rs<6>;
	.reg .f32 	%f<43>;
	.reg .b32 	%r<97>;
	.reg .f64 	%fd<2>;
	.reg .b64 	%rd<35>;
	// demoted variable
	.shared .align 4 .f32 _ZZ32fp8_dynamic_per_token_quant_bf16E11token_scale;

	ld.param.u64 	%rd8, [fp8_dynamic_per_token_quant_bf16_param_0];
	ld.param.u64 	%rd9, [fp8_dynamic_per_token_quant_bf16_param_1];
	ld.param.u64 	%rd10, [fp8_dynamic_per_token_quant_bf16_param_2];
	ld.param.u32 	%r16, [fp8_dynamic_per_token_quant_bf16_param_3];
	mov.u32 	%r1, %tid.x;
	setp.lt.s32 	%p1, %r1, %r16;
	@%p1 bra 	$L__BB3_2;
	bra.uni 	$L__BB3_1;

$L__BB3_2:
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r17, %ctaid.x;
	mul.lo.s32 	%r18, %r17, %r16;
	cvt.s64.s32 	%rd1, %r18;
	cvta.to.global.u64 	%rd2, %rd10;
	mov.f32 	%f41, 0f00000000;
	mov.u32 	%r94, %r1;

$L__BB3_3:
	cvt.s64.s32 	%rd11, %r94;
	add.s64 	%rd12, %rd11, %rd1;
	shl.b64 	%rd13, %rd12, 1;
	add.s64 	%rd14, %rd2, %rd13;
	ld.global.nc.u16 	%rs1, [%rd14];
	// begin inline asm
	{ mov.b32 %f11, {0,%rs1};}

	// end inline asm
	abs.ftz.f32 	%f12, %f11;
	max.ftz.f32 	%f41, %f41, %f12;
	add.s32 	%r94, %r94, %r2;
	setp.lt.s32 	%p2, %r94, %r16;
	@%p2 bra 	$L__BB3_3;
	bra.uni 	$L__BB3_4;

$L__BB3_1:
	mov.f32 	%f41, 0f00000000;

$L__BB3_4:
	shr.u32 	%r5, %r1, 5;
	mov.b32 	%r19, %f41;
	mov.u32 	%r20, 31;
	mov.u32 	%r21, 16;
	mov.u32 	%r22, -1;
	shfl.sync.bfly.b32 	%r23|%p3, %r19, %r21, %r20, %r22;
	mov.b32 	%f13, %r23;
	max.ftz.f32 	%f14, %f41, %f13;
	mov.b32 	%r24, %f14;
	mov.u32 	%r25, 8;
	shfl.sync.bfly.b32 	%r26|%p4, %r24, %r25, %r20, %r22;
	mov.b32 	%f15, %r26;
	max.ftz.f32 	%f16, %f14, %f15;
	mov.b32 	%r27, %f16;
	mov.u32 	%r28, 4;
	shfl.sync.bfly.b32 	%r29|%p5, %r27, %r28, %r20, %r22;
	mov.b32 	%f17, %r29;
	max.ftz.f32 	%f18, %f16, %f17;
	mov.b32 	%r30, %f18;
	mov.u32 	%r31, 2;
	shfl.sync.bfly.b32 	%r32|%p6, %r30, %r31, %r20, %r22;
	mov.b32 	%f19, %r32;
	max.ftz.f32 	%f20, %f18, %f19;
	mov.b32 	%r33, %f20;
	mov.u32 	%r34, 1;
	shfl.sync.bfly.b32 	%r35|%p7, %r33, %r34, %r20, %r22;
	mov.b32 	%f21, %r35;
	max.ftz.f32 	%f4, %f20, %f21;
	and.b32  	%r36, %r1, 31;
	setp.ne.s32 	%p8, %r36, 0;
	@%p8 bra 	$L__BB3_6;

	shl.b32 	%r37, %r5, 2;
	mov.u32 	%r38, smem;
	add.s32 	%r39, %r38, %r37;
	st.shared.f32 	[%r39], %f4;

$L__BB3_6:
	bar.sync 	0;
	setp.ne.s32 	%p9, %r5, 0;
	@%p9 bra 	$L__BB3_11;

	mov.u32 	%r40, %tid.x;
	and.b32  	%r41, %r40, 31;
	mov.u32 	%r42, %ntid.x;
	shr.u32 	%r43, %r42, 5;
	setp.ge.u32 	%p10, %r41, %r43;
	mov.f32 	%f42, 0fFF7FFFFF;
	@%p10 bra 	$L__BB3_9;

	shl.b32 	%r45, %r40, 2;
	and.b32  	%r46, %r45, 124;
	mov.u32 	%r47, smem;
	add.s32 	%r48, %r47, %r46;
	ld.shared.f32 	%f42, [%r48];

$L__BB3_9:
	mov.u32 	%r51, 31;
	setp.ne.s32 	%p11, %r41, 0;
	mov.b32 	%r52, %f42;
	mov.u32 	%r53, 16;
	mov.u32 	%r54, -1;
	shfl.sync.bfly.b32 	%r55|%p12, %r52, %r53, %r51, %r54;
	mov.b32 	%f23, %r55;
	max.ftz.f32 	%f24, %f42, %f23;
	mov.b32 	%r56, %f24;
	mov.u32 	%r57, 8;
	shfl.sync.bfly.b32 	%r58|%p13, %r56, %r57, %r51, %r54;
	mov.b32 	%f25, %r58;
	max.ftz.f32 	%f26, %f24, %f25;
	mov.b32 	%r59, %f26;
	mov.u32 	%r60, 4;
	shfl.sync.bfly.b32 	%r61|%p14, %r59, %r60, %r51, %r54;
	mov.b32 	%f27, %r61;
	max.ftz.f32 	%f28, %f26, %f27;
	mov.b32 	%r62, %f28;
	mov.u32 	%r63, 2;
	shfl.sync.bfly.b32 	%r64|%p15, %r62, %r63, %r51, %r54;
	mov.b32 	%f29, %r64;
	max.ftz.f32 	%f30, %f28, %f29;
	mov.b32 	%r65, %f30;
	mov.u32 	%r66, 1;
	shfl.sync.bfly.b32 	%r67|%p16, %r65, %r66, %r51, %r54;
	mov.b32 	%f31, %r67;
	max.ftz.f32 	%f7, %f30, %f31;
	@%p11 bra 	$L__BB3_11;

	st.shared.f32 	[smem], %f7;

$L__BB3_11:
	bar.sync 	0;
	mov.u32 	%r95, %tid.x;
	setp.ne.s32 	%p17, %r95, 0;
	@%p17 bra 	$L__BB3_13;

	ld.shared.f32 	%f32, [smem];
	mov.f32 	%f33, 0f43E00000;
	div.approx.ftz.f32 	%f34, %f32, %f33;
	mov.f32 	%f35, 0f2B8CBCCC;
	max.ftz.f32 	%f36, %f34, %f35;
	st.shared.f32 	[_ZZ32fp8_dynamic_per_token_quant_bf16E11token_scale], %f36;
	mov.u32 	%r69, %ctaid.x;
	cvta.to.global.u64 	%rd15, %rd9;
	mul.wide.s32 	%rd16, %r69, 4;
	add.s64 	%rd17, %rd15, %rd16;
	st.global.f32 	[%rd17], %f36;

$L__BB3_13:
	setp.ge.s32 	%p18, %r95, %r16;
	bar.sync 	0;
	@%p18 bra 	$L__BB3_24;

	ld.shared.f32 	%f37, [_ZZ32fp8_dynamic_per_token_quant_bf16E11token_scale];
	rcp.approx.ftz.f32 	%f8, %f37;
	mov.u32 	%r72, %ctaid.x;
	mul.lo.s32 	%r73, %r72, %r16;
	cvt.s64.s32 	%rd18, %r73;
	cvta.to.global.u64 	%rd20, %rd10;
	cvta.to.global.u64 	%rd33, %rd8;

$L__BB3_15:
	cvt.s64.s32 	%rd19, %r95;
	add.s64 	%rd3, %rd19, %rd18;
	shl.b64 	%rd21, %rd3, 1;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.nc.u16 	%rs2, [%rd22];
	// begin inline asm
	{ mov.b32 %f38, {0,%rs2};}

	// end inline asm
	mul.ftz.f32 	%f39, %f8, %f38;
	mov.b32 	%r74, %f39;
	and.b32  	%r75, %r74, 2147483647;
	setp.gt.u32 	%p19, %r75, 2139095040;
	cvt.ftz.f64.f32 	%fd1, %f39;
	mov.b64 	%rd23, %fd1;
	selp.b64 	%rd4, 9223372036317904896, %rd23, %p19;
	shr.u64 	%rd24, %rd4, 52;
	cvt.u32.u64 	%r76, %rd24;
	add.s32 	%r8, %r76, 8;
	shr.u64 	%rd25, %rd4, 49;
	cvt.u32.u64 	%r9, %rd25;
	and.b32  	%r10, %r9, 7;
	and.b64  	%rd5, %rd4, 9223372036854775807;
	setp.lt.u64 	%p20, %rd5, 4562146422526312449;
	mov.u32 	%r96, 0;
	@%p20 bra 	$L__BB3_23;

	setp.gt.u64 	%p21, %rd5, 9218868437227405312;
	mov.u32 	%r96, 127;
	@%p21 bra 	$L__BB3_23;

	setp.gt.u64 	%p22, %rd5, 4646870390516219904;
	mov.u32 	%r96, 126;
	@%p22 bra 	$L__BB3_23;

	setp.lt.u64 	%p23, %rd5, 4580160821035794432;
	@%p23 bra 	$L__BB3_20;
	bra.uni 	$L__BB3_19;

$L__BB3_20:
	cvt.u16.u32 	%rs3, %r8;
	mov.u16 	%rs4, 1;
	sub.s16 	%rs5, %rs4, %rs3;
	cvt.u32.u16 	%r85, %rs5;
	and.b32  	%r86, %r85, 255;
	or.b32  	%r87, %r10, 8;
	shr.u32 	%r96, %r87, %r86;
	mov.u64 	%rd27, 562949953421312;
	shl.b64 	%rd28, %rd27, %r86;
	add.s64 	%rd29, %rd28, -1;
	or.b64  	%rd30, %rd4, 4503599627370496;
	and.b64  	%rd6, %rd29, %rd30;
	mov.u64 	%rd31, 281474976710656;
	shl.b64 	%rd7, %rd31, %r86;
	setp.gt.u64 	%p29, %rd6, %rd7;
	@%p29 bra 	$L__BB3_22;

	setp.ne.s64 	%p30, %rd6, %rd7;
	and.b32  	%r88, %r96, 1;
	setp.eq.b32 	%p31, %r88, 1;
	not.pred 	%p32, %p31;
	or.pred  	%p33, %p32, %p30;
	@%p33 bra 	$L__BB3_23;

$L__BB3_22:
	and.b32  	%r89, %r96, 255;
	add.s32 	%r96, %r89, 1;
	bra.uni 	$L__BB3_23;

$L__BB3_19:
	shl.b32 	%r79, %r8, 3;
	and.b32  	%r80, %r79, 2040;
	or.b32  	%r81, %r80, %r10;
	and.b64  	%rd26, %rd4, 562949953421311;
	setp.gt.u64 	%p24, %rd26, 281474976710656;
	setp.eq.s64 	%p25, %rd26, 281474976710656;
	and.b32  	%r82, %r9, 1;
	setp.eq.b32 	%p26, %r82, 1;
	and.pred  	%p27, %p25, %p26;
	or.pred  	%p28, %p24, %p27;
	and.b32  	%r83, %r81, 255;
	add.s32 	%r84, %r83, 1;
	selp.b32 	%r96, %r84, %r81, %p28;

$L__BB3_23:
	shr.u64 	%rd32, %rd4, 63;
	cvt.u32.u64 	%r90, %rd32;
	shl.b32 	%r91, %r90, 7;
	or.b32  	%r92, %r96, %r91;
	add.s64 	%rd34, %rd33, %rd3;
	st.global.u8 	[%rd34], %r92;
	mov.u32 	%r93, %ntid.x;
	add.s32 	%r95, %r95, %r93;
	setp.lt.s32 	%p34, %r95, %r16;
	@%p34 bra 	$L__BB3_15;

$L__BB3_24:
	ret;

}
	// .globl	fp8_dequant_bf16
.visible .entry fp8_dequant_bf16(
	.param .u64 fp8_dequant_bf16_param_0,
	.param .u64 fp8_dequant_bf16_param_1,
	.param .u64 fp8_dequant_bf16_param_2,
	.param .u32 fp8_dequant_bf16_param_3,
	.param .u8 fp8_dequant_bf16_param_4
)
{
	.reg .pred 	%p<9>;
	.reg .b16 	%rs<41>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<16>;


	ld.param.s8 	%rs18, [fp8_dequant_bf16_param_4];
	ld.param.u64 	%rd2, [fp8_dequant_bf16_param_0];
	ld.param.u64 	%rd3, [fp8_dequant_bf16_param_1];
	ld.param.u64 	%rd4, [fp8_dequant_bf16_param_2];
	ld.param.u32 	%r4, [fp8_dequant_bf16_param_3];
	mov.u32 	%r9, %tid.x;
	setp.ge.s32 	%p1, %r9, %r4;
	@%p1 bra 	$L__BB4_12;

	cvta.to.global.u64 	%rd5, %rd4;
	setp.eq.s16 	%p2, %rs18, 0;
	mov.u32 	%r5, %ctaid.x;
	mul.wide.s32 	%rd6, %r5, 4;
	add.s64 	%rd7, %rd5, %rd6;
	selp.b64 	%rd8, %rd5, %rd7, %p2;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.lo.s32 	%r7, %r5, %r4;
	cvt.s64.s32 	%rd9, %r7;
	cvta.to.global.u64 	%rd11, %rd3;
	cvta.to.global.u64 	%rd13, %rd2;
	mov.u32 	%r8, %ntid.x;

$L__BB4_2:
	cvt.s64.s32 	%rd10, %r9;
	add.s64 	%rd1, %rd10, %rd9;
	add.s64 	%rd12, %rd11, %rd1;
	ld.global.nc.u8 	%rs1, [%rd12];
	shl.b16 	%rs20, %rs1, 8;
	and.b16  	%rs2, %rs20, 30720;
	shr.u16 	%rs21, %rs2, 1;
	add.s16 	%rs36, %rs21, 8192;
	and.b16  	%rs37, %rs20, 1792;
	shr.u16 	%rs39, %rs37, 1;
	and.b16  	%rs22, %rs1, 127;
	setp.eq.s16 	%p3, %rs22, 127;
	mov.u16 	%rs40, 32767;
	@%p3 bra 	$L__BB4_11;

	setp.eq.s16 	%p4, %rs2, 0;
	@%p4 bra 	$L__BB4_5;

	and.b16  	%rs24, %rs20, -32768;
	or.b16  	%rs25, %rs39, %rs24;
	or.b16  	%rs40, %rs25, %rs36;
	bra.uni 	$L__BB4_11;

$L__BB4_5:
	setp.eq.s16 	%p5, %rs37, 0;
	mov.u16 	%rs38, 0;
	@%p5 bra 	$L__BB4_10;

	and.b16  	%rs27, %rs1, 4;
	setp.ne.s16 	%p6, %rs27, 0;
	@%p6 bra 	$L__BB4_9;

	mov.u16 	%rs34, %rs37;

$L__BB4_8:
	shl.b16 	%rs37, %rs34, 1;
	add.s16 	%rs36, %rs36, -1024;
	and.b16  	%rs28, %rs34, 512;
	setp.eq.s16 	%p7, %rs28, 0;
	mov.u16 	%rs34, %rs37;
	@%p7 bra 	$L__BB4_8;

$L__BB4_9:
	and.b16  	%rs39, %rs37, 1022;
	mov.u16 	%rs38, %rs36;

$L__BB4_10:
	and.b16  	%rs30, %rs20, -32768;
	or.b16  	%rs31, %rs38, %rs30;
	or.b16  	%rs40, %rs31, %rs39;

$L__BB4_11:
	// begin inline asm
	{cvt.f32.f16 %f2, %rs40;}

	// end inline asm
	mul.ftz.f32 	%f3, %f1, %f2;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs33, %f3;}

	// end inline asm
	shl.b64 	%rd14, %rd1, 1;
	add.s64 	%rd15, %rd13, %rd14;
	st.global.u16 	[%rd15], %rs33;
	add.s32 	%r9, %r9, %r8;
	setp.lt.s32 	%p8, %r9, %r4;
	@%p8 bra 	$L__BB4_2;

$L__BB4_12:
	ret;

}
	// .globl	fp8_static_quant_bf16_vec4
.visible .entry fp8_static_quant_bf16_vec4(
	.param .u64 fp8_static_quant_bf16_vec4_param_0,
	.param .u64 fp8_static_quant_bf16_vec4_param_1,
	.param .u64 fp8_static_quant_bf16_vec4_param_2,
	.param .u32 fp8_static_quant_bf16_vec4_param_3,
	.param .u8 fp8_static_quant_bf16_vec4_param_4
)
{
	.reg .pred 	%p<64>;
	.reg .b16 	%rs<18>;
	.reg .f32 	%f<18>;
	.reg .b32 	%r<137>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<75>;


	ld.param.u64 	%rd20, [fp8_static_quant_bf16_vec4_param_0];
	ld.param.s8 	%rs1, [fp8_static_quant_bf16_vec4_param_4];
	ld.param.u64 	%rd21, [fp8_static_quant_bf16_vec4_param_1];
	ld.param.u64 	%rd22, [fp8_static_quant_bf16_vec4_param_2];
	ld.param.u32 	%r35, [fp8_static_quant_bf16_vec4_param_3];
	mov.u32 	%r1, %ctaid.x;
	cvta.to.global.u64 	%rd23, %rd22;
	mul.wide.s32 	%rd24, %r1, 4;
	add.s64 	%rd25, %rd23, %rd24;
	setp.eq.s16 	%p1, %rs1, 0;
	selp.b64 	%rd26, %rd23, %rd25, %p1;
	ld.global.nc.f32 	%f5, [%rd26];
	rcp.approx.ftz.f32 	%f1, %f5;
	shr.s32 	%r36, %r35, 31;
	shr.u32 	%r37, %r36, 30;
	add.s32 	%r38, %r35, %r37;
	shr.s32 	%r2, %r38, 2;
	mov.u32 	%r132, %tid.x;
	setp.ge.s32 	%p2, %r132, %r2;
	@%p2 bra 	$L__BB5_35;

	mul.lo.s32 	%r39, %r1, %r35;
	cvt.s64.s32 	%rd27, %r39;
	mov.u32 	%r4, %ntid.x;
	cvta.to.global.u64 	%rd28, %rd20;
	add.s64 	%rd1, %rd28, %rd27;
	cvta.to.global.u64 	%rd29, %rd21;
	mul.wide.s32 	%rd30, %r39, 2;
	add.s64 	%rd2, %rd29, %rd30;

$L__BB5_2:
	cvt.s64.s32 	%rd3, %r132;
	mul.wide.s32 	%rd31, %r132, 8;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.v2.f32 	{%f10, %f11}, [%rd32];
	mov.b32 	%r41, %f10;
	mov.u32 	%r134, 0;
	mov.b32 	%r42, %f11;
	mov.b32 	{%rs2, %rs3}, %r41;
	mov.b32 	{%rs4, %rs5}, %r42;
	// begin inline asm
	{ mov.b32 %f6, {0,%rs2};}

	// end inline asm
	// begin inline asm
	{ mov.b32 %f7, {0,%rs3};}

	// end inline asm
	// begin inline asm
	{ mov.b32 %f8, {0,%rs4};}

	// end inline asm
	// begin inline asm
	{ mov.b32 %f9, {0,%rs5};}

	// end inline asm
	mul.ftz.f32 	%f14, %f1, %f6;
	mov.b32 	%r43, %f14;
	and.b32  	%r44, %r43, 2147483647;
	setp.gt.u32 	%p3, %r44, 2139095040;
	cvt.ftz.f64.f32 	%fd1, %f14;
	mov.b64 	%rd33, %fd1;
	selp.b64 	%rd4, 9223372036317904896, %rd33, %p3;
	shr.u64 	%rd34, %rd4, 52;
	cvt.u32.u64 	%r45, %rd34;
	add.s32 	%r6, %r45, 8;
	shr.u64 	%rd35, %rd4, 49;
	cvt.u32.u64 	%r7, %rd35;
	and.b32  	%r8, %r7, 7;
	and.b64  	%rd5, %rd4, 9223372036854775807;
	setp.lt.u64 	%p4, %rd5, 4562146422526312449;
	mov.u32 	%r133, %r134;
	@%p4 bra 	$L__BB5_10;

	setp.gt.u64 	%p5, %rd5, 9218868437227405312;
	mov.u32 	%r133, 127;
	@%p5 bra 	$L__BB5_10;

	setp.gt.u64 	%p6, %rd5, 4646870390516219904;
	mov.u32 	%r133, 126;
	@%p6 bra 	$L__BB5_10;

	setp.lt.u64 	%p7, %rd5, 4580160821035794432;
	@%p7 bra 	$L__BB5_7;
	bra.uni 	$L__BB5_6;

$L__BB5_7:
	cvt.u16.u32 	%rs6, %r6;
	mov.u16 	%rs7, 1;
	sub.s16 	%rs8, %rs7, %rs6;
	cvt.u32.u16 	%r54, %rs8;
	and.b32  	%r55, %r54, 255;
	or.b32  	%r56, %r8, 8;
	shr.u32 	%r133, %r56, %r55;
	mov.u64 	%rd37, 562949953421312;
	shl.b64 	%rd38, %rd37, %r55;
	add.s64 	%rd39, %rd38, -1;
	or.b64  	%rd40, %rd4, 4503599627370496;
	and.b64  	%rd6, %rd39, %rd40;
	mov.u64 	%rd41, 281474976710656;
	shl.b64 	%rd7, %rd41, %r55;
	setp.gt.u64 	%p13, %rd6, %rd7;
	@%p13 bra 	$L__BB5_9;

	setp.ne.s64 	%p14, %rd6, %rd7;
	and.b32  	%r57, %r133, 1;
	setp.eq.b32 	%p15, %r57, 1;
	not.pred 	%p16, %p15;
	or.pred  	%p17, %p16, %p14;
	@%p17 bra 	$L__BB5_10;

$L__BB5_9:
	and.b32  	%r58, %r133, 255;
	add.s32 	%r133, %r58, 1;
	bra.uni 	$L__BB5_10;

$L__BB5_6:
	shl.b32 	%r48, %r6, 3;
	and.b32  	%r49, %r48, 2040;
	or.b32  	%r50, %r49, %r8;
	and.b64  	%rd36, %rd4, 562949953421311;
	setp.gt.u64 	%p8, %rd36, 281474976710656;
	setp.eq.s64 	%p9, %rd36, 281474976710656;
	and.b32  	%r51, %r7, 1;
	setp.eq.b32 	%p10, %r51, 1;
	and.pred  	%p11, %p9, %p10;
	or.pred  	%p12, %p8, %p11;
	and.b32  	%r52, %r50, 255;
	add.s32 	%r53, %r52, 1;
	selp.b32 	%r133, %r53, %r50, %p12;

$L__BB5_10:
	mul.ftz.f32 	%f15, %f1, %f7;
	mov.b32 	%r60, %f15;
	and.b32  	%r61, %r60, 2147483647;
	setp.gt.u32 	%p18, %r61, 2139095040;
	cvt.ftz.f64.f32 	%fd2, %f15;
	mov.b64 	%rd42, %fd2;
	selp.b64 	%rd8, 9223372036317904896, %rd42, %p18;
	shr.u64 	%rd43, %rd8, 52;
	cvt.u32.u64 	%r62, %rd43;
	add.s32 	%r13, %r62, 8;
	shr.u64 	%rd44, %rd8, 49;
	cvt.u32.u64 	%r14, %rd44;
	and.b32  	%r15, %r14, 7;
	and.b64  	%rd9, %rd8, 9223372036854775807;
	setp.lt.u64 	%p19, %rd9, 4562146422526312449;
	@%p19 bra 	$L__BB5_18;

	setp.gt.u64 	%p20, %rd9, 9218868437227405312;
	mov.u32 	%r134, 127;
	@%p20 bra 	$L__BB5_18;

	setp.gt.u64 	%p21, %rd9, 4646870390516219904;
	mov.u32 	%r134, 126;
	@%p21 bra 	$L__BB5_18;

	setp.lt.u64 	%p22, %rd9, 4580160821035794432;
	@%p22 bra 	$L__BB5_15;
	bra.uni 	$L__BB5_14;

$L__BB5_15:
	cvt.u16.u32 	%rs9, %r13;
	mov.u16 	%rs10, 1;
	sub.s16 	%rs11, %rs10, %rs9;
	cvt.u32.u16 	%r71, %rs11;
	and.b32  	%r72, %r71, 255;
	or.b32  	%r73, %r15, 8;
	shr.u32 	%r134, %r73, %r72;
	mov.u64 	%rd46, 562949953421312;
	shl.b64 	%rd47, %rd46, %r72;
	add.s64 	%rd48, %rd47, -1;
	or.b64  	%rd49, %rd8, 4503599627370496;
	and.b64  	%rd10, %rd48, %rd49;
	mov.u64 	%rd50, 281474976710656;
	shl.b64 	%rd11, %rd50, %r72;
	setp.gt.u64 	%p28, %rd10, %rd11;
	@%p28 bra 	$L__BB5_17;

	setp.ne.s64 	%p29, %rd10, %rd11;
	and.b32  	%r74, %r134, 1;
	setp.eq.b32 	%p30, %r74, 1;
	not.pred 	%p31, %p30;
	or.pred  	%p32, %p31, %p29;
	@%p32 bra 	$L__BB5_18;

$L__BB5_17:
	and.b32  	%r75, %r134, 255;
	add.s32 	%r134, %r75, 1;
	bra.uni 	$L__BB5_18;

$L__BB5_14:
	shl.b32 	%r65, %r13, 3;
	and.b32  	%r66, %r65, 2040;
	or.b32  	%r67, %r66, %r15;
	and.b64  	%rd45, %rd8, 562949953421311;
	setp.gt.u64 	%p23, %rd45, 281474976710656;
	setp.eq.s64 	%p24, %rd45, 281474976710656;
	and.b32  	%r68, %r14, 1;
	setp.eq.b32 	%p25, %r68, 1;
	and.pred  	%p26, %p24, %p25;
	or.pred  	%p27, %p23, %p26;
	and.b32  	%r69, %r67, 255;
	add.s32 	%r70, %r69, 1;
	selp.b32 	%r134, %r70, %r67, %p27;

$L__BB5_18:
	mul.ftz.f32 	%f16, %f1, %f8;
	mov.b32 	%r77, %f16;
	and.b32  	%r78, %r77, 2147483647;
	setp.gt.u32 	%p33, %r78, 2139095040;
	cvt.ftz.f64.f32 	%fd3, %f16;
	mov.b64 	%rd51, %fd3;
	selp.b64 	%rd12, 9223372036317904896, %rd51, %p33;
	shr.u64 	%rd52, %rd12, 52;
	cvt.u32.u64 	%r79, %rd52;
	add.s32 	%r20, %r79, 8;
	shr.u64 	%rd53, %rd12, 49;
	cvt.u32.u64 	%r21, %rd53;
	and.b32  	%r22, %r21, 7;
	and.b64  	%rd13, %rd12, 9223372036854775807;
	setp.lt.u64 	%p34, %rd13, 4562146422526312449;
	mov.u32 	%r136, 0;
	mov.u32 	%r135, %r136;
	@%p34 bra 	$L__BB5_26;

	setp.gt.u64 	%p35, %rd13, 9218868437227405312;
	mov.u32 	%r135, 127;
	@%p35 bra 	$L__BB5_26;

	setp.gt.u64 	%p36, %rd13, 4646870390516219904;
	mov.u32 	%r135, 126;
	@%p36 bra 	$L__BB5_26;

	setp.lt.u64 	%p37, %rd13, 4580160821035794432;
	@%p37 bra 	$L__BB5_23;
	bra.uni 	$L__BB5_22;

$L__BB5_23:
	cvt.u16.u32 	%rs12, %r20;
	mov.u16 	%rs13, 1;
	sub.s16 	%rs14, %rs13, %rs12;
	cvt.u32.u16 	%r88, %rs14;
	and.b32  	%r89, %r88, 255;
	or.b32  	%r90, %r22, 8;
	shr.u32 	%r135, %r90, %r89;
	mov.u64 	%rd55, 562949953421312;
	shl.b64 	%rd56, %rd55, %r89;
	add.s64 	%rd57, %rd56, -1;
	or.b64  	%rd58, %rd12, 4503599627370496;
	and.b64  	%rd14, %rd57, %rd58;
	mov.u64 	%rd59, 281474976710656;
	shl.b64 	%rd15, %rd59, %r89;
	setp.gt.u64 	%p43, %rd14, %rd15;
	@%p43 bra 	$L__BB5_25;

	setp.ne.s64 	%p44, %rd14, %rd15;
	and.b32  	%r91, %r135, 1;
	setp.eq.b32 	%p45, %r91, 1;
	not.pred 	%p46, %p45;
	or.pred  	%p47, %p46, %p44;
	@%p47 bra 	$L__BB5_26;

$L__BB5_25:
	and.b32  	%r92, %r135, 255;
	add.s32 	%r135, %r92, 1;
	bra.uni 	$L__BB5_26;

$L__BB5_22:
	shl.b32 	%r82, %r20, 3;
	and.b32  	%r83, %r82, 2040;
	or.b32  	%r84, %r83, %r22;
	and.b64  	%rd54, %rd12, 562949953421311;
	setp.gt.u64 	%p38, %rd54, 281474976710656;
	setp.eq.s64 	%p39, %rd54, 281474976710656;
	and.b32  	%r85, %r21, 1;
	setp.eq.b32 	%p40, %r85, 1;
	and.pred  	%p41, %p39, %p40;
	or.pred  	%p42, %p38, %p41;
	and.b32  	%r86, %r84, 255;
	add.s32 	%r87, %r86, 1;
	selp.b32 	%r135, %r87, %r84, %p42;

$L__BB5_26:
	mul.ftz.f32 	%f17, %f1, %f9;
	mov.b32 	%r94, %f17;
	and.b32  	%r95, %r94, 2147483647;
	setp.gt.u32 	%p48, %r95, 2139095040;
	cvt.ftz.f64.f32 	%fd4, %f17;
	mov.b64 	%rd60, %fd4;
	selp.b64 	%rd16, 9223372036317904896, %rd60, %p48;
	shr.u64 	%rd61, %rd16, 52;
	cvt.u32.u64 	%r96, %rd61;
	add.s32 	%r27, %r96, 8;
	shr.u64 	%rd62, %rd16, 49;
	cvt.u32.u64 	%r28, %rd62;
	and.b32  	%r29, %r28, 7;
	and.b64  	%rd17, %rd16, 9223372036854775807;
	setp.lt.u64 	%p49, %rd17, 4562146422526312449;
	@%p49 bra 	$L__BB5_34;

	setp.gt.u64 	%p50, %rd17, 9218868437227405312;
	mov.u32 	%r136, 127;
	@%p50 bra 	$L__BB5_34;

	setp.gt.u64 	%p51, %rd17, 4646870390516219904;
	mov.u32 	%r136, 126;
	@%p51 bra 	$L__BB5_34;

	setp.lt.u64 	%p52, %rd17, 4580160821035794432;
	@%p52 bra 	$L__BB5_31;
	bra.uni 	$L__BB5_30;

$L__BB5_31:
	cvt.u16.u32 	%rs15, %r27;
	mov.u16 	%rs16, 1;
	sub.s16 	%rs17, %rs16, %rs15;
	cvt.u32.u16 	%r105, %rs17;
	and.b32  	%r106, %r105, 255;
	or.b32  	%r107, %r29, 8;
	shr.u32 	%r136, %r107, %r106;
	mov.u64 	%rd64, 562949953421312;
	shl.b64 	%rd65, %rd64, %r106;
	add.s64 	%rd66, %rd65, -1;
	or.b64  	%rd67, %rd16, 4503599627370496;
	and.b64  	%rd18, %rd66, %rd67;
	mov.u64 	%rd68, 281474976710656;
	shl.b64 	%rd19, %rd68, %r106;
	setp.gt.u64 	%p58, %rd18, %rd19;
	@%p58 bra 	$L__BB5_33;

	setp.ne.s64 	%p59, %rd18, %rd19;
	and.b32  	%r108, %r136, 1;
	setp.eq.b32 	%p60, %r108, 1;
	not.pred 	%p61, %p60;
	or.pred  	%p62, %p61, %p59;
	@%p62 bra 	$L__BB5_34;

$L__BB5_33:
	and.b32  	%r109, %r136, 255;
	add.s32 	%r136, %r109, 1;
	bra.uni 	$L__BB5_34;

$L__BB5_30:
	shl.b32 	%r99, %r27, 3;
	and.b32  	%r100, %r99, 2040;
	or.b32  	%r101, %r100, %r29;
	and.b64  	%rd63, %rd16, 562949953421311;
	setp.gt.u64 	%p53, %rd63, 281474976710656;
	setp.eq.s64 	%p54, %rd63, 281474976710656;
	and.b32  	%r102, %r28, 1;
	setp.eq.b32 	%p55, %r102, 1;
	and.pred  	%p56, %p54, %p55;
	or.pred  	%p57, %p53, %p56;
	and.b32  	%r103, %r101, 255;
	add.s32 	%r104, %r103, 1;
	selp.b32 	%r136, %r104, %r101, %p57;

$L__BB5_34:
	and.b32  	%r110, %r133, 255;
	shr.u64 	%rd69, %rd4, 63;
	cvt.u32.u64 	%r111, %rd69;
	shl.b32 	%r112, %r111, 7;
	or.b32  	%r113, %r110, %r112;
	and.b32  	%r114, %r134, 255;
	shr.u64 	%rd70, %rd8, 63;
	cvt.u32.u64 	%r115, %rd70;
	shl.b32 	%r116, %r115, 7;
	or.b32  	%r117, %r114, %r116;
	shl.b32 	%r118, %r117, 8;
	or.b32  	%r119, %r113, %r118;
	and.b32  	%r120, %r135, 255;
	shr.u64 	%rd71, %rd12, 63;
	cvt.u32.u64 	%r121, %rd71;
	shl.b32 	%r122, %r121, 7;
	or.b32  	%r123, %r120, %r122;
	shl.b32 	%r124, %r123, 16;
	or.b32  	%r125, %r119, %r124;
	shr.u64 	%rd72, %rd16, 63;
	cvt.u32.u64 	%r126, %rd72;
	shl.b32 	%r127, %r126, 7;
	or.b32  	%r128, %r136, %r127;
	shl.b32 	%r129, %r128, 24;
	or.b32  	%r130, %r125, %r129;
	shl.b64 	%rd73, %rd3, 2;
	add.s64 	%rd74, %rd1, %rd73;
	st.global.u32 	[%rd74], %r130;
	cvt.u32.u64 	%r131, %rd3;
	add.s32 	%r132, %r131, %r4;
	setp.lt.s32 	%p63, %r132, %r2;
	@%p63 bra 	$L__BB5_2;

$L__BB5_35:
	ret;

}
	// .globl	fp8_dequant_bf16_vec4
.visible .entry fp8_dequant_bf16_vec4(
	.param .u64 fp8_dequant_bf16_vec4_param_0,
	.param .u64 fp8_dequant_bf16_vec4_param_1,
	.param .u64 fp8_dequant_bf16_vec4_param_2,
	.param .u32 fp8_dequant_bf16_vec4_param_3,
	.param .u8 fp8_dequant_bf16_vec4_param_4
)
{
	.reg .pred 	%p<24>;
	.reg .b16 	%rs<141>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<19>;


	ld.param.s8 	%rs72, [fp8_dequant_bf16_vec4_param_4];
	ld.param.u64 	%rd4, [fp8_dequant_bf16_vec4_param_0];
	ld.param.u64 	%rd5, [fp8_dequant_bf16_vec4_param_1];
	ld.param.u64 	%rd6, [fp8_dequant_bf16_vec4_param_2];
	ld.param.u32 	%r7, [fp8_dequant_bf16_vec4_param_3];
	shr.s32 	%r8, %r7, 31;
	shr.u32 	%r9, %r8, 30;
	add.s32 	%r10, %r7, %r9;
	shr.s32 	%r1, %r10, 2;
	mov.u32 	%r22, %tid.x;
	setp.ge.s32 	%p1, %r22, %r1;
	@%p1 bra 	$L__BB6_39;

	mov.u32 	%r11, %ctaid.x;
	cvta.to.global.u64 	%rd7, %rd6;
	setp.eq.s16 	%p2, %rs72, 0;
	mul.wide.s32 	%rd8, %r11, 4;
	add.s64 	%rd9, %rd7, %rd8;
	selp.b64 	%rd10, %rd7, %rd9, %p2;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.lo.s32 	%r12, %r11, %r7;
	cvt.s64.s32 	%rd11, %r12;
	mov.u32 	%r3, %ntid.x;
	cvta.to.global.u64 	%rd12, %rd4;
	mul.wide.s32 	%rd13, %r12, 2;
	add.s64 	%rd1, %rd12, %rd13;
	cvta.to.global.u64 	%rd14, %rd5;
	add.s64 	%rd2, %rd14, %rd11;

$L__BB6_2:
	cvt.s64.s32 	%rd3, %r22;
	mul.wide.s32 	%rd15, %r22, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.u32 	%r5, [%rd16];
	cvt.u16.u32 	%rs1, %r5;
	shl.b16 	%rs74, %rs1, 8;
	and.b16  	%rs2, %rs74, -32768;
	and.b16  	%rs3, %rs74, 30720;
	shr.u16 	%rs75, %rs3, 1;
	add.s16 	%rs115, %rs75, 8192;
	and.b16  	%rs116, %rs74, 1792;
	shr.u16 	%rs118, %rs116, 1;
	and.b32  	%r13, %r5, 127;
	setp.eq.s32 	%p3, %r13, 127;
	mov.u16 	%rs126, 32767;
	mov.u16 	%rs119, %rs126;
	@%p3 bra 	$L__BB6_11;

	setp.eq.s16 	%p4, %rs3, 0;
	@%p4 bra 	$L__BB6_5;

	or.b16  	%rs76, %rs118, %rs2;
	or.b16  	%rs119, %rs76, %rs115;
	bra.uni 	$L__BB6_11;

$L__BB6_5:
	setp.eq.s16 	%p5, %rs116, 0;
	mov.u16 	%rs117, 0;
	@%p5 bra 	$L__BB6_10;

	and.b16  	%rs78, %rs1, 4;
	setp.ne.s16 	%p6, %rs78, 0;
	@%p6 bra 	$L__BB6_9;

	mov.u16 	%rs113, %rs116;

$L__BB6_8:
	shl.b16 	%rs116, %rs113, 1;
	add.s16 	%rs115, %rs115, -1024;
	and.b16  	%rs79, %rs113, 512;
	setp.eq.s16 	%p7, %rs79, 0;
	mov.u16 	%rs113, %rs116;
	@%p7 bra 	$L__BB6_8;

$L__BB6_9:
	and.b16  	%rs118, %rs116, 1022;
	mov.u16 	%rs117, %rs115;

$L__BB6_10:
	or.b16  	%rs80, %rs117, %rs2;
	or.b16  	%rs119, %rs80, %rs118;

$L__BB6_11:
	// begin inline asm
	{cvt.f32.f16 %f5, %rs119;}

	// end inline asm
	shr.u32 	%r14, %r5, 8;
	cvt.u16.u32 	%rs19, %r14;
	shl.b16 	%rs83, %rs19, 8;
	and.b16  	%rs20, %rs83, -32768;
	and.b16  	%rs21, %rs83, 30720;
	shr.u16 	%rs84, %rs21, 1;
	add.s16 	%rs122, %rs84, 8192;
	and.b16  	%rs123, %rs83, 1792;
	shr.u16 	%rs125, %rs123, 1;
	and.b32  	%r15, %r5, 32512;
	setp.eq.s32 	%p8, %r15, 32512;
	@%p8 bra 	$L__BB6_20;

	setp.eq.s16 	%p9, %rs21, 0;
	@%p9 bra 	$L__BB6_14;

	or.b16  	%rs85, %rs125, %rs20;
	or.b16  	%rs126, %rs85, %rs122;
	bra.uni 	$L__BB6_20;

$L__BB6_14:
	setp.eq.s16 	%p10, %rs123, 0;
	mov.u16 	%rs124, 0;
	@%p10 bra 	$L__BB6_19;

	and.b16  	%rs87, %rs19, 4;
	setp.ne.s16 	%p11, %rs87, 0;
	@%p11 bra 	$L__BB6_18;

	mov.u16 	%rs120, %rs123;

$L__BB6_17:
	shl.b16 	%rs123, %rs120, 1;
	add.s16 	%rs122, %rs122, -1024;
	and.b16  	%rs88, %rs120, 512;
	setp.eq.s16 	%p12, %rs88, 0;
	mov.u16 	%rs120, %rs123;
	@%p12 bra 	$L__BB6_17;

$L__BB6_18:
	and.b16  	%rs125, %rs123, 1022;
	mov.u16 	%rs124, %rs122;

$L__BB6_19:
	or.b16  	%rs89, %rs124, %rs20;
	or.b16  	%rs126, %rs89, %rs125;

$L__BB6_20:
	// begin inline asm
	{cvt.f32.f16 %f6, %rs126;}

	// end inline asm
	shr.u32 	%r16, %r5, 16;
	cvt.u16.u32 	%rs37, %r16;
	shl.b16 	%rs92, %rs37, 8;
	and.b16  	%rs38, %rs92, -32768;
	and.b16  	%rs39, %rs92, 30720;
	shr.u16 	%rs93, %rs39, 1;
	add.s16 	%rs129, %rs93, 8192;
	and.b16  	%rs130, %rs92, 1792;
	shr.u16 	%rs132, %rs130, 1;
	and.b32  	%r17, %r5, 8323072;
	setp.eq.s32 	%p13, %r17, 8323072;
	mov.u16 	%rs140, 32767;
	mov.u16 	%rs133, %rs140;
	@%p13 bra 	$L__BB6_29;

	setp.eq.s16 	%p14, %rs39, 0;
	@%p14 bra 	$L__BB6_23;

	or.b16  	%rs94, %rs132, %rs38;
	or.b16  	%rs133, %rs94, %rs129;
	bra.uni 	$L__BB6_29;

$L__BB6_23:
	setp.eq.s16 	%p15, %rs130, 0;
	mov.u16 	%rs131, 0;
	@%p15 bra 	$L__BB6_28;

	and.b16  	%rs96, %rs37, 4;
	setp.ne.s16 	%p16, %rs96, 0;
	@%p16 bra 	$L__BB6_27;

	mov.u16 	%rs127, %rs130;

$L__BB6_26:
	shl.b16 	%rs130, %rs127, 1;
	add.s16 	%rs129, %rs129, -1024;
	and.b16  	%rs97, %rs127, 512;
	setp.eq.s16 	%p17, %rs97, 0;
	mov.u16 	%rs127, %rs130;
	@%p17 bra 	$L__BB6_26;

$L__BB6_27:
	and.b16  	%rs132, %rs130, 1022;
	mov.u16 	%rs131, %rs129;

$L__BB6_28:
	or.b16  	%rs98, %rs131, %rs38;
	or.b16  	%rs133, %rs98, %rs132;

$L__BB6_29:
	// begin inline asm
	{cvt.f32.f16 %f7, %rs133;}

	// end inline asm
	shr.u32 	%r18, %r5, 24;
	cvt.u16.u32 	%rs101, %r18;
	shl.b16 	%rs102, %rs101, 8;
	and.b16  	%rs55, %rs102, -32768;
	and.b16  	%rs56, %rs102, 30720;
	shr.u16 	%rs103, %rs56, 1;
	add.s16 	%rs136, %rs103, 8192;
	and.b16  	%rs137, %rs102, 1792;
	shr.u16 	%rs139, %rs137, 1;
	and.b32  	%r19, %r5, 2130706432;
	setp.eq.s32 	%p18, %r19, 2130706432;
	@%p18 bra 	$L__BB6_38;

	setp.eq.s16 	%p19, %rs56, 0;
	@%p19 bra 	$L__BB6_32;

	or.b16  	%rs104, %rs139, %rs55;
	or.b16  	%rs140, %rs104, %rs136;
	bra.uni 	$L__BB6_38;

$L__BB6_32:
	setp.eq.s16 	%p20, %rs137, 0;
	mov.u16 	%rs138, 0;
	@%p20 bra 	$L__BB6_37;

	and.b32  	%r20, %r5, 67108864;
	setp.ne.s32 	%p21, %r20, 0;
	@%p21 bra 	$L__BB6_36;

	mov.u16 	%rs134, %rs137;

$L__BB6_35:
	shl.b16 	%rs137, %rs134, 1;
	add.s16 	%rs136, %rs136, -1024;
	and.b16  	%rs106, %rs134, 512;
	setp.eq.s16 	%p22, %rs106, 0;
	mov.u16 	%rs134, %rs137;
	@%p22 bra 	$L__BB6_35;

$L__BB6_36:
	and.b16  	%rs139, %rs137, 1022;
	mov.u16 	%rs138, %rs136;

$L__BB6_37:
	or.b16  	%rs107, %rs138, %rs55;
	or.b16  	%rs140, %rs107, %rs139;

$L__BB6_38:
	// begin inline asm
	{cvt.f32.f16 %f8, %rs140;}

	// end inline asm
	mul.ftz.f32 	%f12, %f1, %f8;
	mul.ftz.f32 	%f9, %f1, %f5;
	mul.ftz.f32 	%f10, %f1, %f6;
	mul.ftz.f32 	%f11, %f1, %f7;
	shl.b64 	%rd17, %rd3, 3;
	add.s64 	%rd18, %rd1, %rd17;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs111, %f11;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs110, %f10;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs109, %f9;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs112, %f12;}

	// end inline asm
	st.global.v4.u16 	[%rd18], {%rs109, %rs110, %rs111, %rs112};
	cvt.u32.u64 	%r21, %rd3;
	add.s32 	%r22, %r21, %r3;
	setp.lt.s32 	%p23, %r22, %r1;
	@%p23 bra 	$L__BB6_2;

$L__BB6_39:
	ret;

}

