$date
	Fri Oct 13 20:19:56 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_full_adder $end
$var wire 1 ! S $end
$var wire 1 " Cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$scope module DUT $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C_in $end
$var wire 1 " C_out $end
$var wire 1 & t3 $end
$var wire 1 ' t2 $end
$var wire 1 ( t1 $end
$var wire 1 ! Sum $end
$scope module H1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 ' C_out $end
$var wire 1 ( Sum $end
$upscope $end
$scope module H2 $end
$var wire 1 ( A $end
$var wire 1 % B $end
$var wire 1 & C_out $end
$var wire 1 ! Sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
x&
x%
x$
x#
x"
x!
$end
#10
1"
0!
0&
0(
1'
0%
1$
1#
#20
1&
1(
0'
1%
0#
#30
0"
0&
0(
0%
0$
#40
1!
1%
#50
1"
0!
1'
0%
1$
1#
#60
1!
1%
#70
0"
1(
0'
0%
0$
#80
1"
0!
1&
1%
#90
