

================================================================
== Vitis HLS Report for 'repack_stream_array_array_ap_fixed_1u_1024_Pipeline_VITIS_LOOP_254_4'
================================================================
* Date:           Wed Feb 11 16:57:53 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn_core_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.987 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  1.290 us|  1.290 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_254_4  |      256|      256|         2|          1|          1|   256|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [firmware/nnet_utils/nnet_stream.h:254]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %layer11_out, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln254 = store i9 0, i9 %j" [firmware/nnet_utils/nnet_stream.h:254]   --->   Operation 7 'store' 'store_ln254' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_258_5"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_1 = load i9 %j" [firmware/nnet_utils/nnet_stream.h:254]   --->   Operation 9 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.77ns)   --->   "%icmp_ln254 = icmp_eq  i9 %j_1, i9 256" [firmware/nnet_utils/nnet_stream.h:254]   --->   Operation 10 'icmp' 'icmp_ln254' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.77ns)   --->   "%add_ln254 = add i9 %j_1, i9 1" [firmware/nnet_utils/nnet_stream.h:254]   --->   Operation 11 'add' 'add_ln254' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln254 = br i1 %icmp_ln254, void %VITIS_LOOP_258_5.split, void %for.inc38.exitStub" [firmware/nnet_utils/nnet_stream.h:254]   --->   Operation 12 'br' 'br_ln254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i9 %j_1" [firmware/nnet_utils/nnet_stream.h:254]   --->   Operation 13 'zext' 'zext_ln254' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_data16_addr = getelementptr i12 %in_data16, i64 0, i64 %zext_ln254" [firmware/nnet_utils/nnet_stream.h:260]   --->   Operation 14 'getelementptr' 'in_data16_addr' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (1.23ns)   --->   "%in_data16_load = load i8 %in_data16_addr" [firmware/nnet_utils/nnet_stream.h:260]   --->   Operation 15 'load' 'in_data16_load' <Predicate = (!icmp_ln254)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln254 = store i9 %add_ln254, i9 %j" [firmware/nnet_utils/nnet_stream.h:254]   --->   Operation 16 'store' 'store_ln254' <Predicate = (!icmp_ln254)> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 23 'ret' 'ret_ln0' <Predicate = (icmp_ln254)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.98>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln255 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [firmware/nnet_utils/nnet_stream.h:255]   --->   Operation 17 'specpipeline' 'specpipeline_ln255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln254 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [firmware/nnet_utils/nnet_stream.h:254]   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln254 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [firmware/nnet_utils/nnet_stream.h:254]   --->   Operation 19 'specloopname' 'specloopname_ln254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (1.23ns)   --->   "%in_data16_load = load i8 %in_data16_addr" [firmware/nnet_utils/nnet_stream.h:260]   --->   Operation 20 'load' 'in_data16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 21 [1/1] (1.75ns)   --->   "%write_ln262 = write void @_ssdm_op_Write.ap_fifo.volatile.i12P0A, i12 %layer11_out, i12 %in_data16_load" [firmware/nnet_utils/nnet_stream.h:262]   --->   Operation 21 'write' 'write_ln262' <Predicate = true> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 1024> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln254 = br void %VITIS_LOOP_258_5" [firmware/nnet_utils/nnet_stream.h:254]   --->   Operation 22 'br' 'br_ln254' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.664ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln254', firmware/nnet_utils/nnet_stream.h:254) of constant 0 on local variable 'j', firmware/nnet_utils/nnet_stream.h:254 [5]  (0.427 ns)
	'load' operation 9 bit ('j', firmware/nnet_utils/nnet_stream.h:254) on local variable 'j', firmware/nnet_utils/nnet_stream.h:254 [8]  (0.000 ns)
	'getelementptr' operation 8 bit ('in_data16_addr', firmware/nnet_utils/nnet_stream.h:260) [17]  (0.000 ns)
	'load' operation 12 bit ('in_data16_load', firmware/nnet_utils/nnet_stream.h:260) on array 'in_data16' [18]  (1.237 ns)

 <State 2>: 2.987ns
The critical path consists of the following:
	'load' operation 12 bit ('in_data16_load', firmware/nnet_utils/nnet_stream.h:260) on array 'in_data16' [18]  (1.237 ns)
	fifo write operation ('write_ln262', firmware/nnet_utils/nnet_stream.h:262) on port 'layer11_out' (firmware/nnet_utils/nnet_stream.h:262) [19]  (1.750 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
