Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 292ce9040b1e4d15946498d17870732e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
<<<<<<< HEAD
=======
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:151]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ALUZero_In [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:162]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ALUZero_Out [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:163]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:25]
>>>>>>> a7aeb6bcc08b1790a6bc63ce562df2a9da38a7cd
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.InstructionFetchUnit
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.InstructionDecode
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.EXAdder
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.HiLoRegister
Compiling module xil_defaultlib.Execution
Compiling module xil_defaultlib.EXMEMRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.WriteBack
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav
