##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clk_I2S/q
		4.2::Critical Path Report for CyHFCLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
		5.2::Critical Path Report for (Clk_I2S/q:R vs. Clk_I2S/q:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 27
Clock: ADC_intClock           | N/A                   | Target: 2.00 MHz    | 
Clock: ADC_intClock(FFB)      | N/A                   | Target: 2.00 MHz    | 
Clock: Clk_Counter            | N/A                   | Target: 48.00 MHz   | 
Clock: Clk_Counter(FFB)       | N/A                   | Target: 48.00 MHz   | 
Clock: Clk_I2S/q              | Frequency: 48.31 MHz  | Target: 6.14 MHz    | 
Clock: ClockBlock/ff_div_16   | N/A                   | Target: 100.00 MHz  | 
Clock: ClockBlock/ff_div_17   | N/A                   | Target: 100.00 MHz  | 
Clock: ClockBlock/ff_div_18   | N/A                   | Target: 100.00 MHz  | 
Clock: Clock_1                | N/A                   | Target: 12.00 MHz   | 
Clock: Clock_1(FFB)           | N/A                   | Target: 12.00 MHz   | 
Clock: CodecI2CM_SCBCLK       | N/A                   | Target: 8.00 MHz    | 
Clock: CodecI2CM_SCBCLK(FFB)  | N/A                   | Target: 8.00 MHz    | 
Clock: CyECO                  | N/A                   | Target: 17.20 MHz   | 
Clock: CyHFCLK                | Frequency: 55.16 MHz  | Target: 48.00 MHz   | 
Clock: CyILO                  | N/A                   | Target: 0.03 MHz    | 
Clock: CyIMO                  | N/A                   | Target: 48.00 MHz   | 
Clock: CyLFCLK                | N/A                   | Target: 0.03 MHz    | 
Clock: CyPLL0                 | N/A                   | Target: 24.58 MHz   | 
Clock: CyPLL1                 | N/A                   | Target: 22.58 MHz   | 
Clock: CyRouted1              | N/A                   | Target: 48.00 MHz   | 
Clock: CyRouted2              | N/A                   | Target: 22.58 MHz   | 
Clock: CyRouted3              | N/A                   | Target: 24.58 MHz   | 
Clock: CySYSCLK               | N/A                   | Target: 48.00 MHz   | 
Clock: CyWCO                  | N/A                   | Target: 0.03 MHz    | 
Clock: Net_3641/q             | N/A                   | Target: 12.29 MHz   | 
Clock: UART_SCBCLK            | N/A                   | Target: 1.37 MHz    | 
Clock: UART_SCBCLK(FFB)       | N/A                   | Target: 1.37 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clk_I2S/q     Clk_I2S/q      162760           142059      N/A              N/A         N/A              N/A         N/A              N/A         
CyHFCLK       CyHFCLK        20833.3          2703        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name            Setup to Clk  Clock Name:Phase  
-------------------  ------------  ----------------  
Codec_ADCDAT(0)_PAD  -5492         Clk_I2S/q:R       


                       3.2::Clock to Out
                       -----------------

Port Name            Clock to Out  Clock Name:Phase        
-------------------  ------------  ----------------------  
Codec_BCLK(0)_PAD    44662         Clk_I2S/q:R             
Codec_DACDAT(0)_PAD  46846         Clk_I2S/q:R             
Codec_LRC(0)_PAD     47571         Clk_I2S/q:R             
Codec_MCLK(0)_PAD    33790         Net_3641/q:R            
Codec_MCLK(0)_PAD    33790         Net_3641/q:F            
LED_BLUE(0)_PAD      13660         ClockBlock/ff_div_17:R  
LED_GREEN(0)_PAD     13470         ClockBlock/ff_div_16:R  
LED_RED(0)_PAD       13790         ClockBlock/ff_div_18:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clk_I2S/q
***************************************
Clock: Clk_I2S/q
Frequency: 48.31 MHz | Target: 6.14 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 142059p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     186290

Launch Clock Arrival Time                       0
+ Clock path delay                      23468
+ Data path delay                       20762
-------------------------------------   ----- 
End-of-path arrival time (ps)           44230
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        3245  23468  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  32748  142059  RISE       1
\I2S:bI2S:rx_overflow_0\/main_1               macrocell3      2288  35036  142059  RISE       1
\I2S:bI2S:rx_overflow_0\/q                    macrocell3      3350  38386  142059  RISE       1
\I2S:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    5845  44230  142059  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:STS[0]:Sts\/clock                           statusicell2         3306  23529  RISE       1


===================================================================== 
4.2::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 55.16 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2703p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2703  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2760   6610   2703  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2703p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2703  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2760   6610   2703  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1


5.2::Critical Path Report for (Clk_I2S/q:R vs. Clk_I2S/q:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 142059p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     186290

Launch Clock Arrival Time                       0
+ Clock path delay                      23468
+ Data path delay                       20762
-------------------------------------   ----- 
End-of-path arrival time (ps)           44230
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        3245  23468  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  32748  142059  RISE       1
\I2S:bI2S:rx_overflow_0\/main_1               macrocell3      2288  35036  142059  RISE       1
\I2S:bI2S:rx_overflow_0\/q                    macrocell3      3350  38386  142059  RISE       1
\I2S:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    5845  44230  142059  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:STS[0]:Sts\/clock                           statusicell2         3306  23529  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2703p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2703  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2760   6610   2703  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 3939p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5374
-------------------------------------   ---- 
End-of-path arrival time (ps)           5374
 
Launch Clock Path
pin name                                                          model name          delay     AT  edge  Fanout
----------------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                                  m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2            0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   3939  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell3   2794   5374   3939  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock
Path slack     : 6961p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12302
-------------------------------------   ----- 
End-of-path arrival time (ps)           12302
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell3   3850   3850   2703  RISE       1
\Async_Feedback_Counter:TimerUDB:status_tc\/main_1        macrocell4      2795   6645   6961  RISE       1
\Async_Feedback_Counter:TimerUDB:status_tc\/q             macrocell4      3350   9995   6961  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/status_0  statusicell3    2308  12302   6961  RISE       1

Capture Clock Path
pin name                                               model name          delay     AT  edge  Fanout
-----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                       m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock  statusicell3            0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC/out
Path End       : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock
Path slack     : 12741p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5992
-------------------------------------   ---- 
End-of-path arrival time (ps)           5992
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC/clock                                 synccell                0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC/out                                     synccell       1480   1480  12741  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clk_en  statusicell3   4512   5992  12741  RISE       1

Capture Clock Path
pin name                                               model name          delay     AT  edge  Fanout
-----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                       m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock  statusicell3            0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC/out
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 12741p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5992
-------------------------------------   ---- 
End-of-path arrival time (ps)           5992
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC/clock                                 synccell                0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC/out                                      synccell        1480   1480  12741  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clk_en  datapathcell3   4512   5992  12741  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC_1/out
Path End       : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock
Path slack     : 13569p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC_1/clock                               synccell                0      0  RISE       1

Data path
pin name                                                           model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC_1/out                                              synccell       1480   1480  13569  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en  controlcell2   3684   5164  13569  RISE       1

Capture Clock Path
pin name                                                          model name          delay     AT  edge  Fanout
----------------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                                  m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2            0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 142059p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     186290

Launch Clock Arrival Time                       0
+ Clock path delay                      23468
+ Data path delay                       20762
-------------------------------------   ----- 
End-of-path arrival time (ps)           44230
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        3245  23468  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  32748  142059  RISE       1
\I2S:bI2S:rx_overflow_0\/main_1               macrocell3      2288  35036  142059  RISE       1
\I2S:bI2S:rx_overflow_0\/q                    macrocell3      3350  38386  142059  RISE       1
\I2S:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    5845  44230  142059  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:STS[0]:Sts\/clock                           statusicell2         3306  23529  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 142504p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23526
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     186287

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                       21241
-------------------------------------   ----- 
End-of-path arrival time (ps)           43782
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2318  22541  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   9280  31821  142504  RISE       1
\I2S:bI2S:tx_underflow_0\/main_3              macrocell2      3210  35031  142504  RISE       1
\I2S:bI2S:tx_underflow_0\/q                   macrocell2      3350  38381  142504  RISE       1
\I2S:bI2S:Tx:STS[0]:Sts\/status_0             statusicell1    5402  43782  142504  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:STS[0]:Sts\/clock                           statusicell1         3303  23526  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_5
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 147646p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181791

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                       11604
-------------------------------------   ----- 
End-of-path arrival time (ps)           34145
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2318  22541  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   9280  31821  142504  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_5         macrocell11     2324  34145  147646  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          2318  22541  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 147683p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23468
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182718

Launch Clock Arrival Time                       0
+ Clock path delay                      23468
+ Data path delay                       11568
-------------------------------------   ----- 
End-of-path arrival time (ps)           35036
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        3245  23468  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  32748  142059  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_3          macrocell24     2288  35036  147683  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          3245  23468  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/so_comb
Path End       : Net_4031_0/main_6
Capture Clock  : Net_4031_0/clock_0
Path slack     : 148947p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24575
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183826

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                       12338
-------------------------------------   ----- 
End-of-path arrival time (ps)           34879
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2318  22541  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/so_comb  datapathcell1   8690  31231  148947  RISE       1
Net_4031_0/main_6                    macrocell18     3648  34879  148947  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          4353  24575  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 149156p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     178331

Launch Clock Arrival Time                       0
+ Clock path delay                      23529
+ Data path delay                        5646
-------------------------------------   ----- 
End-of-path arrival time (ps)           29175
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  23529  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q                macrocell15     1250  24779  149156  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1  datapathcell1   4396  29175  149156  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2318  22541  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 149244p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     178331

Launch Clock Arrival Time                       0
+ Clock path delay                      23529
+ Data path delay                        5558
-------------------------------------   ----- 
End-of-path arrival time (ps)           29087
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3306  23529  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q                macrocell14     1250  24779  148463  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2  datapathcell1   4308  29087  149244  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2318  22541  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 149937p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     178331

Launch Clock Arrival Time                       0
+ Clock path delay                      23529
+ Data path delay                        4865
-------------------------------------   ----- 
End-of-path arrival time (ps)           28394
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3306  23529  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q                macrocell16     1250  24779  149937  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0  datapathcell1   3615  28394  149937  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2318  22541  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f0_load\/q
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 151166p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23468
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182718

Launch Clock Arrival Time                       0
+ Clock path delay                      24573
+ Data path delay                        6979
-------------------------------------   ----- 
End-of-path arrival time (ps)           31552
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          4350  24573  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f0_load\/q               macrocell19   1250  25823  145543  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_1  macrocell24   5729  31552  151166  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          3245  23468  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rxenable\/main_5
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 151298p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23468
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182718

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        8880
-------------------------------------   ----- 
End-of-path arrival time (ps)           31421
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24651  151298  RISE       1
\I2S:bI2S:rxenable\/main_5     macrocell25   6770  31421  151298  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3245  23468  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : Net_4031_0/main_3
Capture Clock  : Net_4031_0/clock_0
Path slack     : 151322p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24575
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183826

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        9963
-------------------------------------   ----- 
End-of-path arrival time (ps)           32504
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24651  151298  RISE       1
Net_4031_0/main_3              macrocell18   7853  32504  151322  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          4353  24575  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_data_in_0\/main_3
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 151331p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24575
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183826

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        9954
-------------------------------------   ----- 
End-of-path arrival time (ps)           32495
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2   count7cell    2110  24651  151298  RISE       1
\I2S:bI2S:rx_data_in_0\/main_3  macrocell26   7844  32495  151331  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          4353  24575  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_2
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 151806p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181791

Launch Clock Arrival Time                       0
+ Clock path delay                      23529
+ Data path delay                        6456
-------------------------------------   ----- 
End-of-path arrival time (ps)           29985
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3306  23529  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q                macrocell14   1250  24779  148463  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_2  macrocell11   5206  29985  151806  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          2318  22541  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_3
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 151806p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181791

Launch Clock Arrival Time                       0
+ Clock path delay                      23529
+ Data path delay                        6456
-------------------------------------   ----- 
End-of-path arrival time (ps)           29985
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3306  23529  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q             macrocell14   1250  24779  148463  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_3  macrocell13   5206  29985  151806  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2318  22541  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:d0_load\/main_0
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 151806p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181791

Launch Clock Arrival Time                       0
+ Clock path delay                      23529
+ Data path delay                        6456
-------------------------------------   ----- 
End-of-path arrival time (ps)           29985
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3306  23529  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q    macrocell14   1250  24779  148463  RISE       1
\I2S:bI2S:d0_load\/main_0  macrocell17   5206  29985  151806  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          2318  22541  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f0_load\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 151848p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23468
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     186228

Launch Clock Arrival Time                       0
+ Clock path delay                      24573
+ Data path delay                        9808
-------------------------------------   ----- 
End-of-path arrival time (ps)           34381
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          4350  24573  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f0_load\/q              macrocell19     1250  25823  145543  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell2   8558  34381  151848  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        3245  23468  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_state_2\/main_1
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 151876p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23526
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182777

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        8360
-------------------------------------   ----- 
End-of-path arrival time (ps)           30901
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24651  151876  RISE       1
\I2S:bI2S:rx_state_2\/main_1   macrocell20   6250  30901  151876  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3303  23526  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_state_0\/main_0
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 151876p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23526
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182777

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        8360
-------------------------------------   ----- 
End-of-path arrival time (ps)           30901
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24651  151876  RISE       1
\I2S:bI2S:rx_state_0\/main_0   macrocell22   6250  30901  151876  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3303  23526  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_1\/main_3
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 152060p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        8179
-------------------------------------   ----- 
End-of-path arrival time (ps)           30720
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24651  152060  RISE       1
\I2S:bI2S:tx_state_1\/main_3   macrocell15   6069  30720  152060  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  23529  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_3
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 152062p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181791

Launch Clock Arrival Time                       0
+ Clock path delay                      23529
+ Data path delay                        6200
-------------------------------------   ----- 
End-of-path arrival time (ps)           29729
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  23529  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q                macrocell15   1250  24779  149156  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_3  macrocell11   4950  29729  152062  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          2318  22541  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_4
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 152062p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181791

Launch Clock Arrival Time                       0
+ Clock path delay                      23529
+ Data path delay                        6200
-------------------------------------   ----- 
End-of-path arrival time (ps)           29729
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  23529  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q             macrocell15   1250  24779  149156  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_4  macrocell13   4950  29729  152062  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2318  22541  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:d0_load\/main_1
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 152062p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181791

Launch Clock Arrival Time                       0
+ Clock path delay                      23529
+ Data path delay                        6200
-------------------------------------   ----- 
End-of-path arrival time (ps)           29729
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  23529  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q    macrocell15   1250  24779  149156  RISE       1
\I2S:bI2S:d0_load\/main_1  macrocell17   4950  29729  152062  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          2318  22541  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 152077p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23468
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     183058

Launch Clock Arrival Time                       0
+ Clock path delay                      23526
+ Data path delay                        7456
-------------------------------------   ----- 
End-of-path arrival time (ps)           30982
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3303  23526  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q                macrocell21     1250  24776  152077  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell2   6206  30982  152077  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        3245  23468  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_0
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 152374p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181791

Launch Clock Arrival Time                       0
+ Clock path delay                      23468
+ Data path delay                        5950
-------------------------------------   ----- 
End-of-path arrival time (ps)           29418
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/clock              synccell             3245  23468  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out  synccell      1480  24948  152374  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_0      macrocell11   4470  29418  152374  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          2318  22541  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_1\/main_2
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 152401p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        7837
-------------------------------------   ----- 
End-of-path arrival time (ps)           30378
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24651  151876  RISE       1
\I2S:bI2S:tx_state_1\/main_2   macrocell15   5727  30378  152401  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  23529  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_2\/main_2
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 152585p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23526
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182777

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        7651
-------------------------------------   ----- 
End-of-path arrival time (ps)           30192
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24651  152060  RISE       1
\I2S:bI2S:rx_state_2\/main_2   macrocell20   5541  30192  152585  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3303  23526  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_1\/main_1
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 152585p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23526
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182777

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        7651
-------------------------------------   ----- 
End-of-path arrival time (ps)           30192
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24651  152060  RISE       1
\I2S:bI2S:rx_state_1\/main_1   macrocell21   5541  30192  152585  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3303  23526  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_0\/main_1
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 152585p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23526
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182777

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        7651
-------------------------------------   ----- 
End-of-path arrival time (ps)           30192
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24651  152060  RISE       1
\I2S:bI2S:rx_state_0\/main_1   macrocell22   5541  30192  152585  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3303  23526  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_0
Path End       : \I2S:bI2S:CtlReg__0__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__0__SYNC\/clock_0
Path slack     : 152807p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181791

Launch Clock Arrival Time                       0
+ Clock path delay                      23468
+ Data path delay                        5516
-------------------------------------   ----- 
End-of-path arrival time (ps)           28984
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         3245  23468  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_0        controlcell1   2580  26048  152807  RISE       1
\I2S:bI2S:CtlReg__0__SYNC\/main_0  macrocell6     2936  28984  152807  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg__0__SYNC\/clock_0                       macrocell6           2318  22541  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 152898p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24573
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183823

Launch Clock Arrival Time                       0
+ Clock path delay                      23526
+ Data path delay                        7399
-------------------------------------   ----- 
End-of-path arrival time (ps)           30925
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3303  23526  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  24776  152077  RISE       1
\I2S:bI2S:rx_f0_load\/main_1  macrocell19   6149  30925  152898  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          4350  24573  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_1
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 152898p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24573
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183823

Launch Clock Arrival Time                       0
+ Clock path delay                      23526
+ Data path delay                        7399
-------------------------------------   ----- 
End-of-path arrival time (ps)           30925
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3303  23526  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  24776  152077  RISE       1
\I2S:bI2S:rx_f1_load\/main_1  macrocell23   6149  30925  152898  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          4350  24573  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out
Path End       : \I2S:bI2S:txenable\/main_8
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 152944p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181791

Launch Clock Arrival Time                       0
+ Clock path delay                      23468
+ Data path delay                        5379
-------------------------------------   ----- 
End-of-path arrival time (ps)           28847
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/clock              synccell             3245  23468  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out  synccell      1480  24948  152374  RISE       1
\I2S:bI2S:txenable\/main_8                 macrocell12   3899  28847  152944  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2318  22541  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_2\/main_3
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 152947p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23526
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182777

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        7288
-------------------------------------   ----- 
End-of-path arrival time (ps)           29829
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24651  151298  RISE       1
\I2S:bI2S:rx_state_2\/main_3   macrocell20   5178  29829  152947  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3303  23526  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_1\/main_2
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 152947p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23526
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182777

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        7288
-------------------------------------   ----- 
End-of-path arrival time (ps)           29829
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24651  151298  RISE       1
\I2S:bI2S:rx_state_1\/main_2   macrocell21   5178  29829  152947  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3303  23526  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_0\/main_2
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 152947p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23526
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182777

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        7288
-------------------------------------   ----- 
End-of-path arrival time (ps)           29829
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24651  151298  RISE       1
\I2S:bI2S:rx_state_0\/main_2   macrocell22   5178  29829  152947  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3303  23526  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_1\/main_4
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 152962p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        7277
-------------------------------------   ----- 
End-of-path arrival time (ps)           29818
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24651  151298  RISE       1
\I2S:bI2S:tx_state_1\/main_4   macrocell15   5167  29818  152962  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  23529  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_2\/main_3
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 152971p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        7268
-------------------------------------   ----- 
End-of-path arrival time (ps)           29809
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24651  152060  RISE       1
\I2S:bI2S:tx_state_2\/main_3   macrocell14   5158  29809  152971  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3306  23529  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_0\/main_3
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 152971p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        7268
-------------------------------------   ----- 
End-of-path arrival time (ps)           29809
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24651  152060  RISE       1
\I2S:bI2S:tx_state_0\/main_3   macrocell16   5158  29809  152971  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3306  23529  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_1\/main_5
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 152982p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        7256
-------------------------------------   ----- 
End-of-path arrival time (ps)           29797
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24651  152982  RISE       1
\I2S:bI2S:tx_state_1\/main_5   macrocell15   5146  29797  152982  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  23529  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : Net_4031_0/main_1
Capture Clock  : Net_4031_0/clock_0
Path slack     : 152988p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24575
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183826

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        8297
-------------------------------------   ----- 
End-of-path arrival time (ps)           30838
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24651  151876  RISE       1
Net_4031_0/main_1              macrocell18   6187  30838  152988  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          4353  24575  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 153004p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24575
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183826

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        8281
-------------------------------------   ----- 
End-of-path arrival time (ps)           30822
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4   count7cell    2110  24651  151876  RISE       1
\I2S:bI2S:rx_data_in_0\/main_1  macrocell26   6171  30822  153004  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          4353  24575  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : Net_4031_0/main_2
Capture Clock  : Net_4031_0/clock_0
Path slack     : 153071p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24575
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183826

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        8214
-------------------------------------   ----- 
End-of-path arrival time (ps)           30755
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24651  152060  RISE       1
Net_4031_0/main_2              macrocell18   6104  30755  153071  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          4353  24575  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_data_in_0\/main_2
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 153081p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24575
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183826

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        8204
-------------------------------------   ----- 
End-of-path arrival time (ps)           30745
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3   count7cell    2110  24651  152060  RISE       1
\I2S:bI2S:rx_data_in_0\/main_2  macrocell26   6094  30745  153081  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          4353  24575  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_1\/main_1
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 153179p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        7060
-------------------------------------   ----- 
End-of-path arrival time (ps)           29601
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24651  153179  RISE       1
\I2S:bI2S:tx_state_1\/main_1   macrocell15   4950  29601  153179  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  23529  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_data_in_0\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 153338p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23468
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3650
------------------------------------------------   ------ 
End-of-path required time (ps)                     182578

Launch Clock Arrival Time                       0
+ Clock path delay                      24575
+ Data path delay                        4665
-------------------------------------   ----- 
End-of-path arrival time (ps)           29240
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          4353  24575  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_data_in_0\/q             macrocell26     1250  25825  153338  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell2   3415  29240  153338  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        3245  23468  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rxenable\/main_3
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 153377p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23468
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182718

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        6800
-------------------------------------   ----- 
End-of-path arrival time (ps)           29341
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24651  151876  RISE       1
\I2S:bI2S:rxenable\/main_3     macrocell25   4690  29341  153377  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3245  23468  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_4
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 153399p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181791

Launch Clock Arrival Time                       0
+ Clock path delay                      23529
+ Data path delay                        4863
-------------------------------------   ----- 
End-of-path arrival time (ps)           28392
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3306  23529  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q                macrocell16   1250  24779  149937  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_4  macrocell11   3613  28392  153399  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          2318  22541  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_5
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 153399p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181791

Launch Clock Arrival Time                       0
+ Clock path delay                      23529
+ Data path delay                        4863
-------------------------------------   ----- 
End-of-path arrival time (ps)           28392
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3306  23529  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q             macrocell16   1250  24779  149937  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_5  macrocell13   3613  28392  153399  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2318  22541  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:d0_load\/main_2
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 153399p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181791

Launch Clock Arrival Time                       0
+ Clock path delay                      23529
+ Data path delay                        4863
-------------------------------------   ----- 
End-of-path arrival time (ps)           28392
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3306  23529  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q    macrocell16   1250  24779  149937  RISE       1
\I2S:bI2S:d0_load\/main_2  macrocell17   3613  28392  153399  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          2318  22541  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : Net_4031_0/main_4
Capture Clock  : Net_4031_0/clock_0
Path slack     : 153433p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24575
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183826

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        7852
-------------------------------------   ----- 
End-of-path arrival time (ps)           30393
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24651  152982  RISE       1
Net_4031_0/main_4              macrocell18   5742  30393  153433  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          4353  24575  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:txenable\/main_0
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 153444p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181791

Launch Clock Arrival Time                       0
+ Clock path delay                      23468
+ Data path delay                        4880
-------------------------------------   ----- 
End-of-path arrival time (ps)           28348
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             3245  23468  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  24948  153444  RISE       1
\I2S:bI2S:txenable\/main_0         macrocell12   3400  28348  153444  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2318  22541  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : Net_4031_0/main_5
Capture Clock  : Net_4031_0/clock_0
Path slack     : 153452p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24575
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183826

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        7832
-------------------------------------   ----- 
End-of-path arrival time (ps)           30374
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  24651  153452  RISE       1
Net_4031_0/main_5              macrocell18   5722  30374  153452  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          4353  24575  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_2\/main_5
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 153516p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        6723
-------------------------------------   ----- 
End-of-path arrival time (ps)           29264
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24651  152982  RISE       1
\I2S:bI2S:tx_state_2\/main_5   macrocell14   4613  29264  153516  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3306  23529  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_0\/main_5
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 153516p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        6723
-------------------------------------   ----- 
End-of-path arrival time (ps)           29264
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24651  152982  RISE       1
\I2S:bI2S:tx_state_0\/main_5   macrocell16   4613  29264  153516  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3306  23529  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:txenable\/main_4
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 153556p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181791

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        5695
-------------------------------------   ----- 
End-of-path arrival time (ps)           28236
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24651  152060  RISE       1
\I2S:bI2S:txenable\/main_4     macrocell12   3585  28236  153556  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2318  22541  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:BitCounter\/enable
Capture Clock  : \I2S:bI2S:BitCounter\/clock
Path slack     : 153641p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3340
------------------------------------------------   ------ 
End-of-path required time (ps)                     181961

Launch Clock Arrival Time                       0
+ Clock path delay                      23468
+ Data path delay                        4852
-------------------------------------   ----- 
End-of-path arrival time (ps)           28320
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             3245  23468  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  24948  153444  RISE       1
\I2S:bI2S:BitCounter\/enable       count7cell    3372  28320  153641  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_1\/main_8
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 153708p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      23529
+ Data path delay                        5542
-------------------------------------   ----- 
End-of-path arrival time (ps)           29072
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3306  23529  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell14   1250  24779  148463  RISE       1
\I2S:bI2S:tx_state_1\/main_8  macrocell15   4292  29072  153708  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  23529  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_2\/main_6
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 153801p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        6438
-------------------------------------   ----- 
End-of-path arrival time (ps)           28979
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2318  22541  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell12   1250  23791  153801  RISE       1
\I2S:bI2S:tx_state_2\/main_6  macrocell14   5188  28979  153801  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3306  23529  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_0\/main_6
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 153801p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        6438
-------------------------------------   ----- 
End-of-path arrival time (ps)           28979
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2318  22541  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell12   1250  23791  153801  RISE       1
\I2S:bI2S:tx_state_0\/main_6  macrocell16   5188  28979  153801  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3306  23529  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_1\/main_6
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 153811p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        6428
-------------------------------------   ----- 
End-of-path arrival time (ps)           28969
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2318  22541  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell12   1250  23791  153801  RISE       1
\I2S:bI2S:tx_state_1\/main_6  macrocell15   5178  28969  153811  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  23529  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:txenable\/main_3
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 153863p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181791

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        5387
-------------------------------------   ----- 
End-of-path arrival time (ps)           27928
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24651  151876  RISE       1
\I2S:bI2S:txenable\/main_3     macrocell12   3277  27928  153863  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2318  22541  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : Net_4031_0/main_0
Capture Clock  : Net_4031_0/clock_0
Path slack     : 153881p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24575
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183826

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        7403
-------------------------------------   ----- 
End-of-path arrival time (ps)           29944
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24651  153179  RISE       1
Net_4031_0/main_0              macrocell18   5293  29944  153881  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          4353  24575  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 153892p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24575
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183826

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        7393
-------------------------------------   ----- 
End-of-path arrival time (ps)           29934
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5   count7cell    2110  24651  153179  RISE       1
\I2S:bI2S:rx_data_in_0\/main_0  macrocell26   5283  29934  153892  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          4353  24575  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_2\/main_4
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 153896p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23526
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182777

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        6340
-------------------------------------   ----- 
End-of-path arrival time (ps)           28881
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24651  152982  RISE       1
\I2S:bI2S:rx_state_2\/main_4   macrocell20   4230  28881  153896  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3303  23526  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_1\/main_3
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 153896p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23526
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182777

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        6340
-------------------------------------   ----- 
End-of-path arrival time (ps)           28881
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24651  152982  RISE       1
\I2S:bI2S:rx_state_1\/main_3   macrocell21   4230  28881  153896  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3303  23526  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_0\/main_3
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 153896p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23526
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182777

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        6340
-------------------------------------   ----- 
End-of-path arrival time (ps)           28881
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24651  152982  RISE       1
\I2S:bI2S:rx_state_0\/main_3   macrocell22   4230  28881  153896  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3303  23526  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_2\/main_8
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 153938p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23526
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182777

Launch Clock Arrival Time                       0
+ Clock path delay                      23468
+ Data path delay                        5370
-------------------------------------   ----- 
End-of-path arrival time (ps)           28838
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3245  23468  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell25   1250  24718  153938  RISE       1
\I2S:bI2S:rx_state_2\/main_8  macrocell20   4120  28838  153938  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3303  23526  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_1\/main_7
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 153938p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23526
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182777

Launch Clock Arrival Time                       0
+ Clock path delay                      23468
+ Data path delay                        5370
-------------------------------------   ----- 
End-of-path arrival time (ps)           28838
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3245  23468  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell25   1250  24718  153938  RISE       1
\I2S:bI2S:rx_state_1\/main_7  macrocell21   4120  28838  153938  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3303  23526  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_0\/main_7
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 153938p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23526
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182777

Launch Clock Arrival Time                       0
+ Clock path delay                      23468
+ Data path delay                        5370
-------------------------------------   ----- 
End-of-path arrival time (ps)           28838
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3245  23468  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell25   1250  24718  153938  RISE       1
\I2S:bI2S:rx_state_0\/main_7  macrocell22   4120  28838  153938  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3303  23526  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_2\/main_2
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 153962p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        6277
-------------------------------------   ----- 
End-of-path arrival time (ps)           28818
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24651  151876  RISE       1
\I2S:bI2S:tx_state_2\/main_2   macrocell14   4167  28818  153962  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3306  23529  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_0\/main_2
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 153962p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        6277
-------------------------------------   ----- 
End-of-path arrival time (ps)           28818
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24651  151876  RISE       1
\I2S:bI2S:tx_state_0\/main_2   macrocell16   4167  28818  153962  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3306  23529  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:rx_data_in_0\/main_5
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 154014p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24575
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183826

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        7271
-------------------------------------   ----- 
End-of-path arrival time (ps)           29812
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0   count7cell    2110  24651  153452  RISE       1
\I2S:bI2S:rx_data_in_0\/main_5  macrocell26   5161  29812  154014  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          4353  24575  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_data_in_0\/main_4
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 154020p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24575
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183826

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        7265
-------------------------------------   ----- 
End-of-path arrival time (ps)           29806
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1   count7cell    2110  24651  152982  RISE       1
\I2S:bI2S:rx_data_in_0\/main_4  macrocell26   5155  29806  154020  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          4353  24575  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_2\/main_6
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154023p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23526
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182777

Launch Clock Arrival Time                       0
+ Clock path delay                      23526
+ Data path delay                        5227
-------------------------------------   ----- 
End-of-path arrival time (ps)           28753
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3303  23526  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  24776  152077  RISE       1
\I2S:bI2S:rx_state_2\/main_6  macrocell20   3977  28753  154023  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3303  23526  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_1\/main_5
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 154023p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23526
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182777

Launch Clock Arrival Time                       0
+ Clock path delay                      23526
+ Data path delay                        5227
-------------------------------------   ----- 
End-of-path arrival time (ps)           28753
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3303  23526  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  24776  152077  RISE       1
\I2S:bI2S:rx_state_1\/main_5  macrocell21   3977  28753  154023  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3303  23526  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_0\/main_5
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 154023p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23526
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182777

Launch Clock Arrival Time                       0
+ Clock path delay                      23526
+ Data path delay                        5227
-------------------------------------   ----- 
End-of-path arrival time (ps)           28753
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3303  23526  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  24776  152077  RISE       1
\I2S:bI2S:rx_state_0\/main_5  macrocell22   3977  28753  154023  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3303  23526  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_state_2\/main_0
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154068p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23526
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182777

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        6167
-------------------------------------   ----- 
End-of-path arrival time (ps)           28708
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24651  153179  RISE       1
\I2S:bI2S:rx_state_2\/main_0   macrocell20   4057  28708  154068  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3303  23526  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_state_1\/main_0
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 154068p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23526
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182777

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        6167
-------------------------------------   ----- 
End-of-path arrival time (ps)           28708
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24651  153179  RISE       1
\I2S:bI2S:rx_state_1\/main_0   macrocell21   4057  28708  154068  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3303  23526  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_2\/main_1
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154071p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        6168
-------------------------------------   ----- 
End-of-path arrival time (ps)           28709
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24651  153179  RISE       1
\I2S:bI2S:tx_state_2\/main_1   macrocell14   4058  28709  154071  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3306  23529  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_0\/main_1
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154071p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        6168
-------------------------------------   ----- 
End-of-path arrival time (ps)           28709
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24651  153179  RISE       1
\I2S:bI2S:tx_state_0\/main_1   macrocell16   4058  28709  154071  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3306  23529  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 154088p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24573
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183823

Launch Clock Arrival Time                       0
+ Clock path delay                      23526
+ Data path delay                        6209
-------------------------------------   ----- 
End-of-path arrival time (ps)           29735
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3303  23526  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  24776  154088  RISE       1
\I2S:bI2S:rx_f0_load\/main_2  macrocell19   4959  29735  154088  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          4350  24573  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_2
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 154088p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24573
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183823

Launch Clock Arrival Time                       0
+ Clock path delay                      23526
+ Data path delay                        6209
-------------------------------------   ----- 
End-of-path arrival time (ps)           29735
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3303  23526  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  24776  154088  RISE       1
\I2S:bI2S:rx_f1_load\/main_2  macrocell23   4959  29735  154088  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          4350  24573  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_2\/main_4
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154141p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        6097
-------------------------------------   ----- 
End-of-path arrival time (ps)           28638
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24651  151298  RISE       1
\I2S:bI2S:tx_state_2\/main_4   macrocell14   3987  28638  154141  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3306  23529  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_0\/main_4
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154141p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        6097
-------------------------------------   ----- 
End-of-path arrival time (ps)           28638
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24651  151298  RISE       1
\I2S:bI2S:tx_state_0\/main_4   macrocell16   3987  28638  154141  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3306  23529  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rxenable\/main_4
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154223p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23468
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182718

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        5954
-------------------------------------   ----- 
End-of-path arrival time (ps)           28495
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24651  152060  RISE       1
\I2S:bI2S:rxenable\/main_4     macrocell25   3844  28495  154223  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3245  23468  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 154226p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24573
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183823

Launch Clock Arrival Time                       0
+ Clock path delay                      23526
+ Data path delay                        6072
-------------------------------------   ----- 
End-of-path arrival time (ps)           29598
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3303  23526  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  24776  154226  RISE       1
\I2S:bI2S:rx_f0_load\/main_0  macrocell19   4822  29598  154226  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          4350  24573  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_0
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 154226p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24573
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183823

Launch Clock Arrival Time                       0
+ Clock path delay                      23526
+ Data path delay                        6072
-------------------------------------   ----- 
End-of-path arrival time (ps)           29598
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3303  23526  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  24776  154226  RISE       1
\I2S:bI2S:rx_f1_load\/main_0  macrocell23   4822  29598  154226  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          4350  24573  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 154228p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23468
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     183058

Launch Clock Arrival Time                       0
+ Clock path delay                      23526
+ Data path delay                        5304
-------------------------------------   ----- 
End-of-path arrival time (ps)           28830
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3303  23526  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q                macrocell22     1250  24776  154088  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell2   4054  28830  154228  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        3245  23468  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_2\/main_0
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154238p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        6000
-------------------------------------   ----- 
End-of-path arrival time (ps)           28541
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  24651  154238  RISE       1
\I2S:bI2S:tx_state_2\/main_0   macrocell14   3890  28541  154238  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3306  23529  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_0\/main_0
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154238p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        6000
-------------------------------------   ----- 
End-of-path arrival time (ps)           28541
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  24651  154238  RISE       1
\I2S:bI2S:tx_state_0\/main_0   macrocell16   3890  28541  154238  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3306  23529  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_1\/main_0
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 154248p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        5991
-------------------------------------   ----- 
End-of-path arrival time (ps)           28532
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  24651  154238  RISE       1
\I2S:bI2S:tx_state_1\/main_0   macrocell15   3881  28532  154248  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  23529  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rxenable\/main_2
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154268p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23468
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182718

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        5909
-------------------------------------   ----- 
End-of-path arrival time (ps)           28450
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24651  153179  RISE       1
\I2S:bI2S:rxenable\/main_2     macrocell25   3799  28450  154268  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3245  23468  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_1
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 154290p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181791

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        4960
-------------------------------------   ----- 
End-of-path arrival time (ps)           27501
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2318  22541  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q               macrocell12   1250  23791  153801  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_1  macrocell13   3710  27501  154290  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2318  22541  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:txenable\/main_1
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 154311p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181791

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        4940
-------------------------------------   ----- 
End-of-path arrival time (ps)           27481
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  24651  154238  RISE       1
\I2S:bI2S:txenable\/main_1     macrocell12   2830  27481  154311  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2318  22541  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_0
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 154338p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181791

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        4912
-------------------------------------   ----- 
End-of-path arrival time (ps)           27453
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6       count7cell    2110  24651  154238  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_0  macrocell13   2802  27453  154338  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2318  22541  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_1
Path End       : \I2S:bI2S:CtlReg__1__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__1__SYNC\/clock_0
Path slack     : 154361p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23468
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182718

Launch Clock Arrival Time                       0
+ Clock path delay                      23468
+ Data path delay                        4890
-------------------------------------   ----- 
End-of-path arrival time (ps)           28358
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         3245  23468  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_1        controlcell1   2580  26048  154361  RISE       1
\I2S:bI2S:CtlReg__1__SYNC\/main_0  macrocell8     2310  28358  154361  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg__1__SYNC\/clock_0                       macrocell8           3245  23468  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_2
Path End       : \I2S:bI2S:CtlReg__2__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__2__SYNC\/clock_0
Path slack     : 154363p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23468
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182718

Launch Clock Arrival Time                       0
+ Clock path delay                      23468
+ Data path delay                        4887
-------------------------------------   ----- 
End-of-path arrival time (ps)           28356
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         3245  23468  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_2        controlcell1   2580  26048  154363  RISE       1
\I2S:bI2S:CtlReg__2__SYNC\/main_0  macrocell7     2307  28356  154363  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg__2__SYNC\/clock_0                       macrocell7           3245  23468  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 154374p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23468
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     183058

Launch Clock Arrival Time                       0
+ Clock path delay                      23526
+ Data path delay                        5159
-------------------------------------   ----- 
End-of-path arrival time (ps)           28685
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3303  23526  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q                macrocell20     1250  24776  154226  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell2   3909  28685  154374  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        3245  23468  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:rxenable\/main_1
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154400p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23468
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182718

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        5778
-------------------------------------   ----- 
End-of-path arrival time (ps)           28319
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  24651  154238  RISE       1
\I2S:bI2S:rxenable\/main_1     macrocell25   3668  28319  154400  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3245  23468  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:txenable\/main_6
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 154488p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181791

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        4763
-------------------------------------   ----- 
End-of-path arrival time (ps)           27304
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24651  152982  RISE       1
\I2S:bI2S:txenable\/main_6     macrocell12   2653  27304  154488  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2318  22541  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:txenable\/main_7
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 154499p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181791

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        4751
-------------------------------------   ----- 
End-of-path arrival time (ps)           27292
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  24651  153452  RISE       1
\I2S:bI2S:txenable\/main_7     macrocell12   2641  27292  154499  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2318  22541  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4031_0/q
Path End       : Net_4031_0/main_7
Capture Clock  : Net_4031_0/clock_0
Path slack     : 154516p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24575
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183826

Launch Clock Arrival Time                       0
+ Clock path delay                      24575
+ Data path delay                        4735
-------------------------------------   ----- 
End-of-path arrival time (ps)           29310
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          4353  24575  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Net_4031_0/q       macrocell18   1250  25825  154516  RISE       1
Net_4031_0/main_7  macrocell18   3485  29310  154516  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          4353  24575  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : I2S_LRCLK/main_1
Capture Clock  : I2S_LRCLK/clock_0
Path slack     : 154581p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24575
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183826

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        6703
-------------------------------------   ----- 
End-of-path arrival time (ps)           29244
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  24651  154238  RISE       1
I2S_LRCLK/main_1               macrocell10   4593  29244  154581  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
I2S_LRCLK/clock_0                                        macrocell10          4353  24575  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_2\/main_8
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154647p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      23529
+ Data path delay                        4604
-------------------------------------   ----- 
End-of-path arrival time (ps)           28133
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3306  23529  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell14   1250  24779  148463  RISE       1
\I2S:bI2S:tx_state_2\/main_8  macrocell14   3354  28133  154647  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3306  23529  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_0\/main_8
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154647p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      23529
+ Data path delay                        4604
-------------------------------------   ----- 
End-of-path arrival time (ps)           28133
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3306  23529  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell14   1250  24779  148463  RISE       1
\I2S:bI2S:tx_state_0\/main_8  macrocell16   3354  28133  154647  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3306  23529  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rxenable\/main_6
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154714p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23468
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182718

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        5464
-------------------------------------   ----- 
End-of-path arrival time (ps)           28005
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24651  152982  RISE       1
\I2S:bI2S:rxenable\/main_6     macrocell25   3354  28005  154714  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3245  23468  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:rxenable\/main_7
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154718p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23468
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182718

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        5459
-------------------------------------   ----- 
End-of-path arrival time (ps)           28000
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  24651  153452  RISE       1
\I2S:bI2S:rxenable\/main_7     macrocell25   3349  28000  154718  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3245  23468  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:txenable\/main_2
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 154808p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181791

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        4443
-------------------------------------   ----- 
End-of-path arrival time (ps)           26984
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24651  153179  RISE       1
\I2S:bI2S:txenable\/main_2     macrocell12   2333  26984  154808  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2318  22541  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:txenable\/main_5
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 154817p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181791

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        4433
-------------------------------------   ----- 
End-of-path arrival time (ps)           26974
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24651  151298  RISE       1
\I2S:bI2S:txenable\/main_5     macrocell12   2323  26974  154817  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2318  22541  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:txenable\/main_10
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 154882p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181791

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        4369
-------------------------------------   ----- 
End-of-path arrival time (ps)           26910
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2318  22541  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q        macrocell12   1250  23791  153801  RISE       1
\I2S:bI2S:txenable\/main_10  macrocell12   3119  26910  154882  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2318  22541  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out
Path End       : \I2S:bI2S:rxenable\/main_8
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155136p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23468
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182718

Launch Clock Arrival Time                       0
+ Clock path delay                      23468
+ Data path delay                        4115
-------------------------------------   ----- 
End-of-path arrival time (ps)           27583
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/clock              synccell             3245  23468  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out  synccell      1480  24948  155136  RISE       1
\I2S:bI2S:rxenable\/main_8                 macrocell25   2635  27583  155136  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3245  23468  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 155142p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23468
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182718

Launch Clock Arrival Time                       0
+ Clock path delay                      23468
+ Data path delay                        4108
-------------------------------------   ----- 
End-of-path arrival time (ps)           27576
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/clock              synccell             3245  23468  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out  synccell      1480  24948  155136  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_0       macrocell24   2628  27576  155142  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          3245  23468  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rxenable\/main_10
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155361p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23468
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182718

Launch Clock Arrival Time                       0
+ Clock path delay                      23468
+ Data path delay                        3889
-------------------------------------   ----- 
End-of-path arrival time (ps)           27357
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3245  23468  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q        macrocell25   1250  24718  153938  RISE       1
\I2S:bI2S:rxenable\/main_10  macrocell25   2639  27357  155361  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3245  23468  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_data_in_0\/q
Path End       : \I2S:bI2S:rx_data_in_0\/main_6
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 155369p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24575
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183826

Launch Clock Arrival Time                       0
+ Clock path delay                      24575
+ Data path delay                        3882
-------------------------------------   ----- 
End-of-path arrival time (ps)           28457
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          4353  24575  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_data_in_0\/q       macrocell26   1250  25825  153338  RISE       1
\I2S:bI2S:rx_data_in_0\/main_6  macrocell26   2632  28457  155369  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          4353  24575  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_overflow_sticky\/q
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 155390p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23468
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182718

Launch Clock Arrival Time                       0
+ Clock path delay                      23468
+ Data path delay                        3860
-------------------------------------   ----- 
End-of-path arrival time (ps)           27328
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          3245  23468  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_overflow_sticky\/q       macrocell24   1250  24718  155390  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_2  macrocell24   2610  27328  155390  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          3245  23468  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_overflow_sticky\/q
Path End       : \I2S:bI2S:rxenable\/main_9
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155393p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23468
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182718

Launch Clock Arrival Time                       0
+ Clock path delay                      23468
+ Data path delay                        3858
-------------------------------------   ----- 
End-of-path arrival time (ps)           27326
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          3245  23468  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_overflow_sticky\/q  macrocell24   1250  24718  155390  RISE       1
\I2S:bI2S:rxenable\/main_9       macrocell25   2608  27326  155393  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3245  23468  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_underflow_sticky\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_1
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 155393p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181791

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        3857
-------------------------------------   ----- 
End-of-path arrival time (ps)           26398
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          2318  22541  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_underflow_sticky\/q       macrocell11   1250  23791  155393  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_1  macrocell11   2607  26398  155393  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          2318  22541  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_underflow_sticky\/q
Path End       : \I2S:bI2S:txenable\/main_9
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 155395p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181791

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        3855
-------------------------------------   ----- 
End-of-path arrival time (ps)           26396
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          2318  22541  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_underflow_sticky\/q  macrocell11   1250  23791  155393  RISE       1
\I2S:bI2S:txenable\/main_9        macrocell12   2605  26396  155395  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2318  22541  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_1\/main_9
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 155459p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      23529
+ Data path delay                        3791
-------------------------------------   ----- 
End-of-path arrival time (ps)           27320
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  23529  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell15   1250  24779  149156  RISE       1
\I2S:bI2S:tx_state_1\/main_9  macrocell15   2541  27320  155459  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  23529  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_2\/main_9
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 155462p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      23529
+ Data path delay                        3789
-------------------------------------   ----- 
End-of-path arrival time (ps)           27318
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  23529  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell15   1250  24779  149156  RISE       1
\I2S:bI2S:tx_state_2\/main_9  macrocell14   2539  27318  155462  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3306  23529  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_0\/main_9
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 155462p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      23529
+ Data path delay                        3789
-------------------------------------   ----- 
End-of-path arrival time (ps)           27318
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  23529  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell15   1250  24779  149156  RISE       1
\I2S:bI2S:tx_state_0\/main_9  macrocell16   2539  27318  155462  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3306  23529  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:rxenable\/main_0
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155463p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23468
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182718

Launch Clock Arrival Time                       0
+ Clock path delay                      23468
+ Data path delay                        3787
-------------------------------------   ----- 
End-of-path arrival time (ps)           27255
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             3245  23468  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  24948  153444  RISE       1
\I2S:bI2S:rxenable\/main_0         macrocell25   2307  27255  155463  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3245  23468  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_2\/main_7
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 155467p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23526
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182777

Launch Clock Arrival Time                       0
+ Clock path delay                      23526
+ Data path delay                        3783
-------------------------------------   ----- 
End-of-path arrival time (ps)           27310
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3303  23526  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  24776  154088  RISE       1
\I2S:bI2S:rx_state_2\/main_7  macrocell20   2533  27310  155467  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3303  23526  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_1\/main_6
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 155467p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23526
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182777

Launch Clock Arrival Time                       0
+ Clock path delay                      23526
+ Data path delay                        3783
-------------------------------------   ----- 
End-of-path arrival time (ps)           27310
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3303  23526  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  24776  154088  RISE       1
\I2S:bI2S:rx_state_1\/main_6  macrocell21   2533  27310  155467  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3303  23526  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_0\/main_6
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 155467p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23526
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182777

Launch Clock Arrival Time                       0
+ Clock path delay                      23526
+ Data path delay                        3783
-------------------------------------   ----- 
End-of-path arrival time (ps)           27310
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3303  23526  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  24776  154088  RISE       1
\I2S:bI2S:rx_state_0\/main_6  macrocell22   2533  27310  155467  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3303  23526  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_1\/main_10
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 155474p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      23529
+ Data path delay                        3776
-------------------------------------   ----- 
End-of-path arrival time (ps)           27305
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3306  23529  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell16   1250  24779  149937  RISE       1
\I2S:bI2S:tx_state_1\/main_10  macrocell15   2526  27305  155474  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  23529  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_2\/main_10
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 155481p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      23529
+ Data path delay                        3769
-------------------------------------   ----- 
End-of-path arrival time (ps)           27298
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3306  23529  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell16   1250  24779  149937  RISE       1
\I2S:bI2S:tx_state_2\/main_10  macrocell14   2519  27298  155481  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3306  23529  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_0\/main_10
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 155481p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      23529
+ Data path delay                        3769
-------------------------------------   ----- 
End-of-path arrival time (ps)           27298
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3306  23529  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell16   1250  24779  149937  RISE       1
\I2S:bI2S:tx_state_0\/main_10  macrocell16   2519  27298  155481  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3306  23529  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_2\/main_7
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 155612p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        4627
-------------------------------------   ----- 
End-of-path arrival time (ps)           27168
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell13   1250  23791  155612  RISE       1
\I2S:bI2S:tx_state_2\/main_7   macrocell14   3377  27168  155612  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3306  23529  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_0\/main_7
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 155612p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        4627
-------------------------------------   ----- 
End-of-path arrival time (ps)           27168
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell13   1250  23791  155612  RISE       1
\I2S:bI2S:tx_state_0\/main_7   macrocell16   3377  27168  155612  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3306  23529  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_1\/main_7
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 155623p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23529
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182780

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        4616
-------------------------------------   ----- 
End-of-path arrival time (ps)           27157
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2318  22541  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell13   1250  23791  155612  RISE       1
\I2S:bI2S:tx_state_1\/main_7   macrocell15   3366  27157  155623  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  23529  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_2
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 155682p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181791

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        3569
-------------------------------------   ----- 
End-of-path arrival time (ps)           26110
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2318  22541  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q       macrocell13   1250  23791  155612  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_2  macrocell13   2319  26110  155682  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2318  22541  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:reset\/q
Path End       : I2S_LRCLK/main_0
Capture Clock  : I2S_LRCLK/clock_0
Path slack     : 155687p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24575
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183826

Launch Clock Arrival Time                       0
+ Clock path delay                      24575
+ Data path delay                        3563
-------------------------------------   ----- 
End-of-path arrival time (ps)           28139
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:reset\/clock_0                                 macrocell9           4353  24575  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:reset\/q  macrocell9    1250  25825  155687  RISE       1
I2S_LRCLK/main_0    macrocell10   2313  28139  155687  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
I2S_LRCLK/clock_0                                        macrocell10          4353  24575  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:reset\/main_0
Capture Clock  : \I2S:bI2S:reset\/clock_0
Path slack     : 155708p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24575
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183826

Launch Clock Arrival Time                       0
+ Clock path delay                      23468
+ Data path delay                        4650
-------------------------------------   ----- 
End-of-path arrival time (ps)           28118
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             3245  23468  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  24948  153444  RISE       1
\I2S:bI2S:reset\/main_0            macrocell9    3170  28118  155708  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:reset\/clock_0                                 macrocell9           4353  24575  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_2\/main_5
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 155762p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23526
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182777

Launch Clock Arrival Time                       0
+ Clock path delay                      23526
+ Data path delay                        3488
-------------------------------------   ----- 
End-of-path arrival time (ps)           27015
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3303  23526  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  24776  154226  RISE       1
\I2S:bI2S:rx_state_2\/main_5  macrocell20   2238  27015  155762  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3303  23526  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_1\/main_4
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 155762p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23526
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182777

Launch Clock Arrival Time                       0
+ Clock path delay                      23526
+ Data path delay                        3488
-------------------------------------   ----- 
End-of-path arrival time (ps)           27015
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3303  23526  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  24776  154226  RISE       1
\I2S:bI2S:rx_state_1\/main_4  macrocell21   2238  27015  155762  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3303  23526  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_0\/main_4
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 155762p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23526
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182777

Launch Clock Arrival Time                       0
+ Clock path delay                      23526
+ Data path delay                        3488
-------------------------------------   ----- 
End-of-path arrival time (ps)           27015
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3303  23526  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  24776  154226  RISE       1
\I2S:bI2S:rx_state_0\/main_4  macrocell22   2238  27015  155762  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3303  23526  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f1_load\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f1_load
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 157501p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23468
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     186228

Launch Clock Arrival Time                       0
+ Clock path delay                      24573
+ Data path delay                        4155
-------------------------------------   ----- 
End-of-path arrival time (ps)           28728
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          4350  24573  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f1_load\/q              macrocell23     1250  25823  157501  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f1_load  datapathcell2   2905  28728  157501  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        3245  23468  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:d0_load\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/d0_load
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 159204p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22541
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     185301

Launch Clock Arrival Time                       0
+ Clock path delay                      22541
+ Data path delay                        3557
-------------------------------------   ----- 
End-of-path arrival time (ps)           26098
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          2318  22541  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:d0_load\/q                 macrocell17     1250  23791  159204  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/d0_load  datapathcell1   2307  26098  159204  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5549   5549  RISE       1
Net_3651/q                                               macrocell5           3350   8899  RISE       1
Net_3641/clock_0                                         macrocell28          2899  11798  RISE       1
Net_3641/q                                               macrocell28          1250  13048  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13048  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5925  18973  RISE       1
Clk_I2S/q                                                macrocell27          1250  20223  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20223  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2318  22541  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

