[Inputs]
clk
rst
id_wreg
in_delay_i
next_delay_i
=id_inst[31:0]=
=id_alusel[2:0]=
=id_aluop[7:0]=
=id_reg1[31:0]=
=id_reg2[31:0]=
=id_wd[4:0]=
=link_addr_i[31:0]=
[Outputs]
ex_wreg
in_delay_o
next_delay_o
=ex_inst[31:0]=
=ex_alusel[2:0]=
=ex_aluop[7:0]=
=ex_reg1[31:0]=
=ex_reg2[31:0]=
=ex_wd[4:0]=
=link_addr_o[31:0]=
[BiDir]
[ATTRIBUTES]
VeriModel ID_EX

