//==============================================================================
// Copyright (c) 2010-2019 Advanced Micro Devices, Inc. All rights reserved.
/// \author AMD Developer Tools Team
/// \file
/// \brief  CL counter definitions for GFX10
//==============================================================================

// This file is autogenerated by the ConvertHWEnums project

#ifndef _GPA_HW_COUNTER_CL_GFX10_H_
#define _GPA_HW_COUNTER_CL_GFX10_H_

#include <set>

struct GPA_HardwareCounterDesc;
struct GPA_CounterGroupDesc;
struct GPA_SQCounterGroupDesc;

namespace CounterGfx10
{
    extern GPA_HardwareCounterDesc*           CLCounterGroupArrayGfx10[]; ///< Array of hardware counter groups for CL for Gfx10 family
    extern GPA_HardwareCounterDesc*           CLExposedCountersGroupArrayGfx10[]; ///< Array of hardware exposed counter groups for CL for Gfx10 family
    extern GPA_CounterGroupDesc               HWCLGroupsGfx10[]; ///< Array of counter groups for CL for Gfx10 family
    extern GPA_CounterGroupExposedCounterDesc HWCLExposedCountersByGroupGfx10[]; ///< Array of exposed counter groups for CL for Gfx10 family
    extern GPA_PaddedCounterDesc              CLPaddedCounterByGroupGfx10[]; ///< Array of reserved counter for CL for Gfx10 family
    extern GPA_SQCounterGroupDesc             HWCLSQGroupsGfx10[]; ///< Array of SQ groups for CL for Gfx10 family
    extern unsigned int                       HWCLSQIsolatedGroupsGfx10[]; ///< Array of counter groups isolated from SQ counter groups for CL for Gfx10 family
    extern const std::set<unsigned int>       HWCLTimestampBlockIdsGfx10; ///< Timestamp block id's for CL for Gfx10 family
    extern const std::set<unsigned int>       HWCLTimeCounterIndicesGfx10; ///< Timestamp counter indices for CL for Gfx10 family
    extern const unsigned int                 HWCLGroupCountGfx10; ///< Hardware Group Count for CL for Gfx10 family
    extern const unsigned int                 HWCLExposedCountersGroupCountGfx10; ///< Whitelist hardware counter Group Count for CL for Gfx10 family
    extern const unsigned int                 CLPaddedCounterGroupCountGfx10; ///< reserved counter group count for CL for Gfx10 family
    extern const unsigned int                 HWCLSQGroupCountGfx10; ///< Hardware SQ Group Count for CL for Gfx10 family
    extern const unsigned int                 HWCLSQIsolatedGroupCountGfx10; ///< Hardware Isolated Group Count for CL for Gfx10 family
}; // namespace

#endif  // _GPA_HW_COUNTER_CL_GFX10_H_
