Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_tb_behav xil_defaultlib.design_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.Seq_decoder_bits [seq_decoder_bits_default]
Compiling architecture design_1_seq_decoder_bits_0_0_arch of entity xil_defaultlib.design_1_Seq_decoder_bits_0_0 [design_1_seq_decoder_bits_0_0_de...]
Compiling architecture sqrt2 of entity xil_defaultlib.sqrt2 [sqrt2_default]
Compiling architecture design_1_sqrt2_0_0_arch of entity xil_defaultlib.design_1_sqrt2_0_0 [design_1_sqrt2_0_0_default]
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_1_0
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture tb_arch of entity xil_defaultlib.design_1_tb
Built simulation snapshot design_1_tb_behav
