$date
	Sat May 17 20:07:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ControlUnit_tb $end
$scope module control_unit $end
$var wire 1 ! branch_taken $end
$var wire 3 " funct3 [2:0] $end
$var wire 7 # opcode [6:0] $end
$var wire 1 $ trap_done $end
$var wire 1 % trapped $end
$var wire 1 & write_done $end
$var reg 2 ' alu_src_A_select [1:0] $end
$var reg 3 ( alu_src_B_select [2:0] $end
$var reg 1 ) branch $end
$var reg 1 * csr_write_enable $end
$var reg 1 + memory_read $end
$var reg 1 , memory_write $end
$var reg 3 - pcc_op [2:0] $end
$var reg 1 . register_file_write $end
$var reg 3 / register_file_write_data_select [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 /
1.
b0 -
0,
0+
0*
0)
b1 (
b1 '
0&
x%
1$
b110011 #
b0 "
x!
$end
#1000
b100 -
0$
1%
1&
#2000
b11 -
1$
#3000
b100 /
b0 (
b0 '
b0 -
b110111 #
0%
#4000
b10 /
b10 (
b10 '
b10111 #
#5000
b101 /
b10 -
b1101111 #
#6000
b100 -
0$
1%
#7000
b1 '
b10 -
b1100111 #
0%
1$
#8000
b0 /
0.
b0 -
b1 (
1)
b1100011 #
#9000
b1 "
#10000
b100 "
#11000
b1 -
1!
#21000
b101 "
#22000
b0 -
0!
#32000
b110 "
#33000
b111 "
#34000
1+
b1 /
1.
b10 (
0)
b0 "
b11 #
#35000
b1 "
#36000
b10 "
#37000
b100 "
#38000
b101 "
#39000
1,
0+
b0 /
0.
b0 "
b100011 #
#40000
b1 "
#41000
b10 "
#42000
0,
b10 /
1.
b0 "
b10011 #
#43000
b1 "
#44000
b10 "
#45000
b11 "
#46000
b100 "
#47000
b100 (
b101 "
#48000
b10 (
b110 "
#49000
b111 "
#50000
b1 (
b0 "
b110011 #
#51000
b1 "
#52000
b10 "
#53000
b11 "
#54000
b100 "
#55000
b101 "
#56000
b110 "
#57000
b111 "
#58000
b0 /
0.
b0 (
b0 '
b0 "
b1111 #
#59000
b1110011 #
#60000
b11 /
1.
b1 '
1*
b1 "
#61000
b11 (
b10 "
#62000
b11 "
#63000
b11 '
b0 (
b101 "
#64000
b11 (
b110 "
#65000
b111 "
#66000
