
GccApplication1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000024  00800100  00000b06  00000b9a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000b06  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000022d  00800124  00800124  00000bbe  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000bbe  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000bf0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000f0  00000000  00000000  00000c30  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000139c  00000000  00000000  00000d20  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000ba6  00000000  00000000  000020bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000081d  00000000  00000000  00002c62  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000002b8  00000000  00000000  00003480  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000060c  00000000  00000000  00003738  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000091a  00000000  00000000  00003d44  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000f0  00000000  00000000  0000465e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2e 00 	jmp	0x5c	; 0x5c <__ctors_end>
   4:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
   8:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
   c:	0c 94 aa 04 	jmp	0x954	; 0x954 <__vector_3>
  10:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  14:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  18:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  1c:	0c 94 d0 04 	jmp	0x9a0	; 0x9a0 <__vector_7>
  20:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  24:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  28:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  2c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  30:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  34:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  38:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  3c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  40:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  44:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  48:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  4c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  50:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  54:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  58:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>

0000005c <__ctors_end>:
  5c:	11 24       	eor	r1, r1
  5e:	1f be       	out	0x3f, r1	; 63
  60:	cf ef       	ldi	r28, 0xFF	; 255
  62:	d4 e0       	ldi	r29, 0x04	; 4
  64:	de bf       	out	0x3e, r29	; 62
  66:	cd bf       	out	0x3d, r28	; 61

00000068 <__do_copy_data>:
  68:	11 e0       	ldi	r17, 0x01	; 1
  6a:	a0 e0       	ldi	r26, 0x00	; 0
  6c:	b1 e0       	ldi	r27, 0x01	; 1
  6e:	e6 e0       	ldi	r30, 0x06	; 6
  70:	fb e0       	ldi	r31, 0x0B	; 11
  72:	02 c0       	rjmp	.+4      	; 0x78 <__do_copy_data+0x10>
  74:	05 90       	lpm	r0, Z+
  76:	0d 92       	st	X+, r0
  78:	a4 32       	cpi	r26, 0x24	; 36
  7a:	b1 07       	cpc	r27, r17
  7c:	d9 f7       	brne	.-10     	; 0x74 <__do_copy_data+0xc>

0000007e <__do_clear_bss>:
  7e:	23 e0       	ldi	r18, 0x03	; 3
  80:	a4 e2       	ldi	r26, 0x24	; 36
  82:	b1 e0       	ldi	r27, 0x01	; 1
  84:	01 c0       	rjmp	.+2      	; 0x88 <.do_clear_bss_start>

00000086 <.do_clear_bss_loop>:
  86:	1d 92       	st	X+, r1

00000088 <.do_clear_bss_start>:
  88:	a1 35       	cpi	r26, 0x51	; 81
  8a:	b2 07       	cpc	r27, r18
  8c:	e1 f7       	brne	.-8      	; 0x86 <.do_clear_bss_loop>
  8e:	0e 94 5f 03 	call	0x6be	; 0x6be <main>
  92:	0c 94 81 05 	jmp	0xb02	; 0xb02 <_exit>

00000096 <__bad_interrupt>:
  96:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000009a <LCD_Init>:
	TCCR1B = (1<<CS12); 
	CLKPR  = CLKPR  | (1 << CLKPS0);
}

void buttonInit(void){
	PORTB = PORTB | (1 << 7);
  9a:	e1 e6       	ldi	r30, 0x61	; 97
  9c:	f0 e0       	ldi	r31, 0x00	; 0
  9e:	80 e8       	ldi	r24, 0x80	; 128
  a0:	80 83       	st	Z, r24
  a2:	10 82       	st	Z, r1
  a4:	87 eb       	ldi	r24, 0xB7	; 183
  a6:	80 93 e5 00 	sts	0x00E5, r24	; 0x8000e5 <__TEXT_REGION_LENGTH__+0x7fc0e5>
  aa:	87 e0       	ldi	r24, 0x07	; 7
  ac:	80 93 e6 00 	sts	0x00E6, r24	; 0x8000e6 <__TEXT_REGION_LENGTH__+0x7fc0e6>
  b0:	8f e0       	ldi	r24, 0x0F	; 15
  b2:	80 93 e7 00 	sts	0x00E7, r24	; 0x8000e7 <__TEXT_REGION_LENGTH__+0x7fc0e7>
  b6:	80 ec       	ldi	r24, 0xC0	; 192
  b8:	80 93 e4 00 	sts	0x00E4, r24	; 0x8000e4 <__TEXT_REGION_LENGTH__+0x7fc0e4>
  bc:	08 95       	ret

000000be <blinkInit>:
  be:	84 e0       	ldi	r24, 0x04	; 4
  c0:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7fc081>
  c4:	e1 e6       	ldi	r30, 0x61	; 97
  c6:	f0 e0       	ldi	r31, 0x00	; 0
  c8:	80 81       	ld	r24, Z
  ca:	81 60       	ori	r24, 0x01	; 1
  cc:	80 83       	st	Z, r24
  ce:	08 95       	ret

000000d0 <writeChar>:
}

void writeChar(char ch, int pos) {
  d0:	cf 93       	push	r28
  d2:	df 93       	push	r29
  d4:	00 d0       	rcall	.+0      	; 0xd6 <writeChar+0x6>
  d6:	cd b7       	in	r28, 0x3d	; 61
  d8:	de b7       	in	r29, 0x3e	; 62
	

	volatile int i = 0;
  da:	1a 82       	std	Y+2, r1	; 0x02
  dc:	19 82       	std	Y+1, r1	; 0x01
	if (pos < 0 || pos > 5) {
  de:	66 30       	cpi	r22, 0x06	; 6
  e0:	71 05       	cpc	r23, r1
  e2:	08 f0       	brcs	.+2      	; 0xe6 <writeChar+0x16>
  e4:	e6 c1       	rjmp	.+972    	; 0x4b2 <__DATA_REGION_LENGTH__+0xb2>
		return; // do nothing if pos is outside the supported range
	}
	if ((int)ch < (0+48) || (int)ch > (9+48)) {
  e6:	90 ed       	ldi	r25, 0xD0	; 208
  e8:	98 0f       	add	r25, r24
  ea:	9a 30       	cpi	r25, 0x0A	; 10
  ec:	28 f0       	brcs	.+10     	; 0xf8 <writeChar+0x28>
		i=10;
  ee:	8a e0       	ldi	r24, 0x0A	; 10
  f0:	90 e0       	ldi	r25, 0x00	; 0
  f2:	9a 83       	std	Y+2, r25	; 0x02
  f4:	89 83       	std	Y+1, r24	; 0x01
  f6:	04 c0       	rjmp	.+8      	; 0x100 <writeChar+0x30>
	}else{
        i = ch - 48;
  f8:	90 e0       	ldi	r25, 0x00	; 0
  fa:	c0 97       	sbiw	r24, 0x30	; 48
  fc:	9a 83       	std	Y+2, r25	; 0x02
  fe:	89 83       	std	Y+1, r24	; 0x01
    }
	if(pos==0){
 100:	61 15       	cp	r22, r1
 102:	71 05       	cpc	r23, r1
 104:	09 f0       	breq	.+2      	; 0x108 <writeChar+0x38>
 106:	49 c0       	rjmp	.+146    	; 0x19a <writeChar+0xca>
		LCDDR0 =  (LCDDR0&0xF0)  |        (0xF&ValueArray[i])<<0;
 108:	ac ee       	ldi	r26, 0xEC	; 236
 10a:	b0 e0       	ldi	r27, 0x00	; 0
 10c:	8c 91       	ld	r24, X
 10e:	e9 81       	ldd	r30, Y+1	; 0x01
 110:	fa 81       	ldd	r31, Y+2	; 0x02
 112:	ee 0f       	add	r30, r30
 114:	ff 1f       	adc	r31, r31
 116:	ee 5f       	subi	r30, 0xFE	; 254
 118:	fe 4f       	sbci	r31, 0xFE	; 254
 11a:	90 81       	ld	r25, Z
 11c:	9f 70       	andi	r25, 0x0F	; 15
 11e:	80 7f       	andi	r24, 0xF0	; 240
 120:	89 2b       	or	r24, r25
 122:	8c 93       	st	X, r24
		LCDDR5 =  (LCDDR5&0xF0)  |  (((0xF<<4)&ValueArray[i])>>4);
 124:	a1 ef       	ldi	r26, 0xF1	; 241
 126:	b0 e0       	ldi	r27, 0x00	; 0
 128:	2c 91       	ld	r18, X
 12a:	e9 81       	ldd	r30, Y+1	; 0x01
 12c:	fa 81       	ldd	r31, Y+2	; 0x02
 12e:	ee 0f       	add	r30, r30
 130:	ff 1f       	adc	r31, r31
 132:	ee 5f       	subi	r30, 0xFE	; 254
 134:	fe 4f       	sbci	r31, 0xFE	; 254
 136:	80 81       	ld	r24, Z
 138:	91 81       	ldd	r25, Z+1	; 0x01
 13a:	80 7f       	andi	r24, 0xF0	; 240
 13c:	99 27       	eor	r25, r25
 13e:	95 95       	asr	r25
 140:	87 95       	ror	r24
 142:	95 95       	asr	r25
 144:	87 95       	ror	r24
 146:	95 95       	asr	r25
 148:	87 95       	ror	r24
 14a:	95 95       	asr	r25
 14c:	87 95       	ror	r24
 14e:	92 2f       	mov	r25, r18
 150:	90 7f       	andi	r25, 0xF0	; 240
 152:	89 2b       	or	r24, r25
 154:	8c 93       	st	X, r24
		LCDDR10 = (LCDDR10&0xF0) |  (((0xF<<8)&ValueArray[i])>>8);
 156:	a6 ef       	ldi	r26, 0xF6	; 246
 158:	b0 e0       	ldi	r27, 0x00	; 0
 15a:	8c 91       	ld	r24, X
 15c:	e9 81       	ldd	r30, Y+1	; 0x01
 15e:	fa 81       	ldd	r31, Y+2	; 0x02
 160:	ee 0f       	add	r30, r30
 162:	ff 1f       	adc	r31, r31
 164:	ee 5f       	subi	r30, 0xFE	; 254
 166:	fe 4f       	sbci	r31, 0xFE	; 254
 168:	20 81       	ld	r18, Z
 16a:	31 81       	ldd	r19, Z+1	; 0x01
 16c:	22 27       	eor	r18, r18
 16e:	3f 70       	andi	r19, 0x0F	; 15
 170:	80 7f       	andi	r24, 0xF0	; 240
 172:	83 2b       	or	r24, r19
 174:	8c 93       	st	X, r24
		LCDDR15 = (LCDDR15&0xF0) | (((0xF<<12)&ValueArray[i])>>12);
 176:	ab ef       	ldi	r26, 0xFB	; 251
 178:	b0 e0       	ldi	r27, 0x00	; 0
 17a:	8c 91       	ld	r24, X
 17c:	e9 81       	ldd	r30, Y+1	; 0x01
 17e:	fa 81       	ldd	r31, Y+2	; 0x02
 180:	ee 0f       	add	r30, r30
 182:	ff 1f       	adc	r31, r31
 184:	ee 5f       	subi	r30, 0xFE	; 254
 186:	fe 4f       	sbci	r31, 0xFE	; 254
 188:	91 81       	ldd	r25, Z+1	; 0x01
 18a:	95 95       	asr	r25
 18c:	95 95       	asr	r25
 18e:	95 95       	asr	r25
 190:	95 95       	asr	r25
 192:	80 7f       	andi	r24, 0xF0	; 240
 194:	89 2b       	or	r24, r25
 196:	8c 93       	st	X, r24
 198:	8c c1       	rjmp	.+792    	; 0x4b2 <__DATA_REGION_LENGTH__+0xb2>
		
	} else if(pos==1){
 19a:	61 30       	cpi	r22, 0x01	; 1
 19c:	71 05       	cpc	r23, r1
 19e:	09 f0       	breq	.+2      	; 0x1a2 <writeChar+0xd2>
 1a0:	4d c0       	rjmp	.+154    	; 0x23c <__EEPROM_REGION_LENGTH__+0x3c>
		LCDDR0 =     (LCDDR0&0x0F)  |       ((0xF&ValueArray[i])<<4);
 1a2:	ac ee       	ldi	r26, 0xEC	; 236
 1a4:	b0 e0       	ldi	r27, 0x00	; 0
 1a6:	2c 91       	ld	r18, X
 1a8:	e9 81       	ldd	r30, Y+1	; 0x01
 1aa:	fa 81       	ldd	r31, Y+2	; 0x02
 1ac:	ee 0f       	add	r30, r30
 1ae:	ff 1f       	adc	r31, r31
 1b0:	ee 5f       	subi	r30, 0xFE	; 254
 1b2:	fe 4f       	sbci	r31, 0xFE	; 254
 1b4:	80 81       	ld	r24, Z
 1b6:	91 81       	ldd	r25, Z+1	; 0x01
 1b8:	82 95       	swap	r24
 1ba:	92 95       	swap	r25
 1bc:	90 7f       	andi	r25, 0xF0	; 240
 1be:	98 27       	eor	r25, r24
 1c0:	80 7f       	andi	r24, 0xF0	; 240
 1c2:	98 27       	eor	r25, r24
 1c4:	92 2f       	mov	r25, r18
 1c6:	9f 70       	andi	r25, 0x0F	; 15
 1c8:	89 2b       	or	r24, r25
 1ca:	8c 93       	st	X, r24
		LCDDR5 =     (LCDDR5&0x0F)  |  (((0xF<<4)&ValueArray[i])>>0);
 1cc:	a1 ef       	ldi	r26, 0xF1	; 241
 1ce:	b0 e0       	ldi	r27, 0x00	; 0
 1d0:	8c 91       	ld	r24, X
 1d2:	e9 81       	ldd	r30, Y+1	; 0x01
 1d4:	fa 81       	ldd	r31, Y+2	; 0x02
 1d6:	ee 0f       	add	r30, r30
 1d8:	ff 1f       	adc	r31, r31
 1da:	ee 5f       	subi	r30, 0xFE	; 254
 1dc:	fe 4f       	sbci	r31, 0xFE	; 254
 1de:	90 81       	ld	r25, Z
 1e0:	90 7f       	andi	r25, 0xF0	; 240
 1e2:	8f 70       	andi	r24, 0x0F	; 15
 1e4:	89 2b       	or	r24, r25
 1e6:	8c 93       	st	X, r24
		LCDDR10 =    (LCDDR10&0x0F) |  (((0xF<<8)&ValueArray[i])>>4);
 1e8:	a6 ef       	ldi	r26, 0xF6	; 246
 1ea:	b0 e0       	ldi	r27, 0x00	; 0
 1ec:	2c 91       	ld	r18, X
 1ee:	e9 81       	ldd	r30, Y+1	; 0x01
 1f0:	fa 81       	ldd	r31, Y+2	; 0x02
 1f2:	ee 0f       	add	r30, r30
 1f4:	ff 1f       	adc	r31, r31
 1f6:	ee 5f       	subi	r30, 0xFE	; 254
 1f8:	fe 4f       	sbci	r31, 0xFE	; 254
 1fa:	80 81       	ld	r24, Z
 1fc:	91 81       	ldd	r25, Z+1	; 0x01
 1fe:	88 27       	eor	r24, r24
 200:	9f 70       	andi	r25, 0x0F	; 15
 202:	95 95       	asr	r25
 204:	87 95       	ror	r24
 206:	95 95       	asr	r25
 208:	87 95       	ror	r24
 20a:	95 95       	asr	r25
 20c:	87 95       	ror	r24
 20e:	95 95       	asr	r25
 210:	87 95       	ror	r24
 212:	92 2f       	mov	r25, r18
 214:	9f 70       	andi	r25, 0x0F	; 15
 216:	89 2b       	or	r24, r25
 218:	8c 93       	st	X, r24
		LCDDR15 =    (LCDDR15&0x0F) | (((0xF<<12)&ValueArray[i])>>8);
 21a:	ab ef       	ldi	r26, 0xFB	; 251
 21c:	b0 e0       	ldi	r27, 0x00	; 0
 21e:	8c 91       	ld	r24, X
 220:	e9 81       	ldd	r30, Y+1	; 0x01
 222:	fa 81       	ldd	r31, Y+2	; 0x02
 224:	ee 0f       	add	r30, r30
 226:	ff 1f       	adc	r31, r31
 228:	ee 5f       	subi	r30, 0xFE	; 254
 22a:	fe 4f       	sbci	r31, 0xFE	; 254
 22c:	20 81       	ld	r18, Z
 22e:	31 81       	ldd	r19, Z+1	; 0x01
 230:	22 27       	eor	r18, r18
 232:	30 7f       	andi	r19, 0xF0	; 240
 234:	8f 70       	andi	r24, 0x0F	; 15
 236:	83 2b       	or	r24, r19
 238:	8c 93       	st	X, r24
 23a:	3b c1       	rjmp	.+630    	; 0x4b2 <__DATA_REGION_LENGTH__+0xb2>
	} else if(pos==2){
 23c:	62 30       	cpi	r22, 0x02	; 2
 23e:	71 05       	cpc	r23, r1
 240:	09 f0       	breq	.+2      	; 0x244 <__EEPROM_REGION_LENGTH__+0x44>
 242:	49 c0       	rjmp	.+146    	; 0x2d6 <__EEPROM_REGION_LENGTH__+0xd6>
		LCDDR1 =  (LCDDR1&0xF0)  |        (0xF&ValueArray[i])<<0;
 244:	ad ee       	ldi	r26, 0xED	; 237
 246:	b0 e0       	ldi	r27, 0x00	; 0
 248:	8c 91       	ld	r24, X
 24a:	e9 81       	ldd	r30, Y+1	; 0x01
 24c:	fa 81       	ldd	r31, Y+2	; 0x02
 24e:	ee 0f       	add	r30, r30
 250:	ff 1f       	adc	r31, r31
 252:	ee 5f       	subi	r30, 0xFE	; 254
 254:	fe 4f       	sbci	r31, 0xFE	; 254
 256:	90 81       	ld	r25, Z
 258:	9f 70       	andi	r25, 0x0F	; 15
 25a:	80 7f       	andi	r24, 0xF0	; 240
 25c:	89 2b       	or	r24, r25
 25e:	8c 93       	st	X, r24
		LCDDR6 =  (LCDDR6&0xF0)  |  (((0xF<<4)&ValueArray[i])>>4);
 260:	a2 ef       	ldi	r26, 0xF2	; 242
 262:	b0 e0       	ldi	r27, 0x00	; 0
 264:	2c 91       	ld	r18, X
 266:	e9 81       	ldd	r30, Y+1	; 0x01
 268:	fa 81       	ldd	r31, Y+2	; 0x02
 26a:	ee 0f       	add	r30, r30
 26c:	ff 1f       	adc	r31, r31
 26e:	ee 5f       	subi	r30, 0xFE	; 254
 270:	fe 4f       	sbci	r31, 0xFE	; 254
 272:	80 81       	ld	r24, Z
 274:	91 81       	ldd	r25, Z+1	; 0x01
 276:	80 7f       	andi	r24, 0xF0	; 240
 278:	99 27       	eor	r25, r25
 27a:	95 95       	asr	r25
 27c:	87 95       	ror	r24
 27e:	95 95       	asr	r25
 280:	87 95       	ror	r24
 282:	95 95       	asr	r25
 284:	87 95       	ror	r24
 286:	95 95       	asr	r25
 288:	87 95       	ror	r24
 28a:	92 2f       	mov	r25, r18
 28c:	90 7f       	andi	r25, 0xF0	; 240
 28e:	89 2b       	or	r24, r25
 290:	8c 93       	st	X, r24
		LCDDR11 = (LCDDR11&0xF0) |  (((0xF<<8)&ValueArray[i])>>8);
 292:	a7 ef       	ldi	r26, 0xF7	; 247
 294:	b0 e0       	ldi	r27, 0x00	; 0
 296:	8c 91       	ld	r24, X
 298:	e9 81       	ldd	r30, Y+1	; 0x01
 29a:	fa 81       	ldd	r31, Y+2	; 0x02
 29c:	ee 0f       	add	r30, r30
 29e:	ff 1f       	adc	r31, r31
 2a0:	ee 5f       	subi	r30, 0xFE	; 254
 2a2:	fe 4f       	sbci	r31, 0xFE	; 254
 2a4:	20 81       	ld	r18, Z
 2a6:	31 81       	ldd	r19, Z+1	; 0x01
 2a8:	22 27       	eor	r18, r18
 2aa:	3f 70       	andi	r19, 0x0F	; 15
 2ac:	80 7f       	andi	r24, 0xF0	; 240
 2ae:	83 2b       	or	r24, r19
 2b0:	8c 93       	st	X, r24
		LCDDR16 = (LCDDR16&0xF0) | (((0xF<<12)&ValueArray[i])>>12);
 2b2:	ac ef       	ldi	r26, 0xFC	; 252
 2b4:	b0 e0       	ldi	r27, 0x00	; 0
 2b6:	8c 91       	ld	r24, X
 2b8:	e9 81       	ldd	r30, Y+1	; 0x01
 2ba:	fa 81       	ldd	r31, Y+2	; 0x02
 2bc:	ee 0f       	add	r30, r30
 2be:	ff 1f       	adc	r31, r31
 2c0:	ee 5f       	subi	r30, 0xFE	; 254
 2c2:	fe 4f       	sbci	r31, 0xFE	; 254
 2c4:	91 81       	ldd	r25, Z+1	; 0x01
 2c6:	95 95       	asr	r25
 2c8:	95 95       	asr	r25
 2ca:	95 95       	asr	r25
 2cc:	95 95       	asr	r25
 2ce:	80 7f       	andi	r24, 0xF0	; 240
 2d0:	89 2b       	or	r24, r25
 2d2:	8c 93       	st	X, r24
 2d4:	ee c0       	rjmp	.+476    	; 0x4b2 <__DATA_REGION_LENGTH__+0xb2>
		
	} else if(pos==3){
 2d6:	63 30       	cpi	r22, 0x03	; 3
 2d8:	71 05       	cpc	r23, r1
 2da:	09 f0       	breq	.+2      	; 0x2de <__EEPROM_REGION_LENGTH__+0xde>
 2dc:	4d c0       	rjmp	.+154    	; 0x378 <__EEPROM_REGION_LENGTH__+0x178>
		LCDDR1 =     (LCDDR1&0x0F)  |       ((0xF&ValueArray[i])<<4);
 2de:	ad ee       	ldi	r26, 0xED	; 237
 2e0:	b0 e0       	ldi	r27, 0x00	; 0
 2e2:	2c 91       	ld	r18, X
 2e4:	e9 81       	ldd	r30, Y+1	; 0x01
 2e6:	fa 81       	ldd	r31, Y+2	; 0x02
 2e8:	ee 0f       	add	r30, r30
 2ea:	ff 1f       	adc	r31, r31
 2ec:	ee 5f       	subi	r30, 0xFE	; 254
 2ee:	fe 4f       	sbci	r31, 0xFE	; 254
 2f0:	80 81       	ld	r24, Z
 2f2:	91 81       	ldd	r25, Z+1	; 0x01
 2f4:	82 95       	swap	r24
 2f6:	92 95       	swap	r25
 2f8:	90 7f       	andi	r25, 0xF0	; 240
 2fa:	98 27       	eor	r25, r24
 2fc:	80 7f       	andi	r24, 0xF0	; 240
 2fe:	98 27       	eor	r25, r24
 300:	92 2f       	mov	r25, r18
 302:	9f 70       	andi	r25, 0x0F	; 15
 304:	89 2b       	or	r24, r25
 306:	8c 93       	st	X, r24
		LCDDR6 =     (LCDDR6&0x0F)  |  (((0xF<<4)&ValueArray[i])>>0);
 308:	a2 ef       	ldi	r26, 0xF2	; 242
 30a:	b0 e0       	ldi	r27, 0x00	; 0
 30c:	8c 91       	ld	r24, X
 30e:	e9 81       	ldd	r30, Y+1	; 0x01
 310:	fa 81       	ldd	r31, Y+2	; 0x02
 312:	ee 0f       	add	r30, r30
 314:	ff 1f       	adc	r31, r31
 316:	ee 5f       	subi	r30, 0xFE	; 254
 318:	fe 4f       	sbci	r31, 0xFE	; 254
 31a:	90 81       	ld	r25, Z
 31c:	90 7f       	andi	r25, 0xF0	; 240
 31e:	8f 70       	andi	r24, 0x0F	; 15
 320:	89 2b       	or	r24, r25
 322:	8c 93       	st	X, r24
		LCDDR11 =    (LCDDR11&0x0F) |  (((0xF<<8)&ValueArray[i])>>4);
 324:	a7 ef       	ldi	r26, 0xF7	; 247
 326:	b0 e0       	ldi	r27, 0x00	; 0
 328:	2c 91       	ld	r18, X
 32a:	e9 81       	ldd	r30, Y+1	; 0x01
 32c:	fa 81       	ldd	r31, Y+2	; 0x02
 32e:	ee 0f       	add	r30, r30
 330:	ff 1f       	adc	r31, r31
 332:	ee 5f       	subi	r30, 0xFE	; 254
 334:	fe 4f       	sbci	r31, 0xFE	; 254
 336:	80 81       	ld	r24, Z
 338:	91 81       	ldd	r25, Z+1	; 0x01
 33a:	88 27       	eor	r24, r24
 33c:	9f 70       	andi	r25, 0x0F	; 15
 33e:	95 95       	asr	r25
 340:	87 95       	ror	r24
 342:	95 95       	asr	r25
 344:	87 95       	ror	r24
 346:	95 95       	asr	r25
 348:	87 95       	ror	r24
 34a:	95 95       	asr	r25
 34c:	87 95       	ror	r24
 34e:	92 2f       	mov	r25, r18
 350:	9f 70       	andi	r25, 0x0F	; 15
 352:	89 2b       	or	r24, r25
 354:	8c 93       	st	X, r24
		LCDDR16 =    (LCDDR16&0x0F) | (((0xF<<12)&ValueArray[i])>>8);
 356:	ac ef       	ldi	r26, 0xFC	; 252
 358:	b0 e0       	ldi	r27, 0x00	; 0
 35a:	8c 91       	ld	r24, X
 35c:	e9 81       	ldd	r30, Y+1	; 0x01
 35e:	fa 81       	ldd	r31, Y+2	; 0x02
 360:	ee 0f       	add	r30, r30
 362:	ff 1f       	adc	r31, r31
 364:	ee 5f       	subi	r30, 0xFE	; 254
 366:	fe 4f       	sbci	r31, 0xFE	; 254
 368:	20 81       	ld	r18, Z
 36a:	31 81       	ldd	r19, Z+1	; 0x01
 36c:	22 27       	eor	r18, r18
 36e:	30 7f       	andi	r19, 0xF0	; 240
 370:	8f 70       	andi	r24, 0x0F	; 15
 372:	83 2b       	or	r24, r19
 374:	8c 93       	st	X, r24
 376:	9d c0       	rjmp	.+314    	; 0x4b2 <__DATA_REGION_LENGTH__+0xb2>
		
	} else if(pos==4){
 378:	64 30       	cpi	r22, 0x04	; 4
 37a:	71 05       	cpc	r23, r1
 37c:	09 f0       	breq	.+2      	; 0x380 <__EEPROM_REGION_LENGTH__+0x180>
 37e:	49 c0       	rjmp	.+146    	; 0x412 <__DATA_REGION_LENGTH__+0x12>
		LCDDR2 =  (LCDDR2&0xF0)  |        (0xF&ValueArray[i])<<0;
 380:	ae ee       	ldi	r26, 0xEE	; 238
 382:	b0 e0       	ldi	r27, 0x00	; 0
 384:	8c 91       	ld	r24, X
 386:	e9 81       	ldd	r30, Y+1	; 0x01
 388:	fa 81       	ldd	r31, Y+2	; 0x02
 38a:	ee 0f       	add	r30, r30
 38c:	ff 1f       	adc	r31, r31
 38e:	ee 5f       	subi	r30, 0xFE	; 254
 390:	fe 4f       	sbci	r31, 0xFE	; 254
 392:	90 81       	ld	r25, Z
 394:	9f 70       	andi	r25, 0x0F	; 15
 396:	80 7f       	andi	r24, 0xF0	; 240
 398:	89 2b       	or	r24, r25
 39a:	8c 93       	st	X, r24
		LCDDR7 =  (LCDDR7&0xF0)  |  (((0xF<<4)&ValueArray[i])>>4);
 39c:	a3 ef       	ldi	r26, 0xF3	; 243
 39e:	b0 e0       	ldi	r27, 0x00	; 0
 3a0:	2c 91       	ld	r18, X
 3a2:	e9 81       	ldd	r30, Y+1	; 0x01
 3a4:	fa 81       	ldd	r31, Y+2	; 0x02
 3a6:	ee 0f       	add	r30, r30
 3a8:	ff 1f       	adc	r31, r31
 3aa:	ee 5f       	subi	r30, 0xFE	; 254
 3ac:	fe 4f       	sbci	r31, 0xFE	; 254
 3ae:	80 81       	ld	r24, Z
 3b0:	91 81       	ldd	r25, Z+1	; 0x01
 3b2:	80 7f       	andi	r24, 0xF0	; 240
 3b4:	99 27       	eor	r25, r25
 3b6:	95 95       	asr	r25
 3b8:	87 95       	ror	r24
 3ba:	95 95       	asr	r25
 3bc:	87 95       	ror	r24
 3be:	95 95       	asr	r25
 3c0:	87 95       	ror	r24
 3c2:	95 95       	asr	r25
 3c4:	87 95       	ror	r24
 3c6:	92 2f       	mov	r25, r18
 3c8:	90 7f       	andi	r25, 0xF0	; 240
 3ca:	89 2b       	or	r24, r25
 3cc:	8c 93       	st	X, r24
		LCDDR12 = (LCDDR12&0xF0) |  (((0xF<<8)&ValueArray[i])>>8);
 3ce:	a8 ef       	ldi	r26, 0xF8	; 248
 3d0:	b0 e0       	ldi	r27, 0x00	; 0
 3d2:	8c 91       	ld	r24, X
 3d4:	e9 81       	ldd	r30, Y+1	; 0x01
 3d6:	fa 81       	ldd	r31, Y+2	; 0x02
 3d8:	ee 0f       	add	r30, r30
 3da:	ff 1f       	adc	r31, r31
 3dc:	ee 5f       	subi	r30, 0xFE	; 254
 3de:	fe 4f       	sbci	r31, 0xFE	; 254
 3e0:	20 81       	ld	r18, Z
 3e2:	31 81       	ldd	r19, Z+1	; 0x01
 3e4:	22 27       	eor	r18, r18
 3e6:	3f 70       	andi	r19, 0x0F	; 15
 3e8:	80 7f       	andi	r24, 0xF0	; 240
 3ea:	83 2b       	or	r24, r19
 3ec:	8c 93       	st	X, r24
		LCDDR17 = (LCDDR17&0xF0) | (((0xF<<12)&ValueArray[i])>>12);
 3ee:	ad ef       	ldi	r26, 0xFD	; 253
 3f0:	b0 e0       	ldi	r27, 0x00	; 0
 3f2:	8c 91       	ld	r24, X
 3f4:	e9 81       	ldd	r30, Y+1	; 0x01
 3f6:	fa 81       	ldd	r31, Y+2	; 0x02
 3f8:	ee 0f       	add	r30, r30
 3fa:	ff 1f       	adc	r31, r31
 3fc:	ee 5f       	subi	r30, 0xFE	; 254
 3fe:	fe 4f       	sbci	r31, 0xFE	; 254
 400:	91 81       	ldd	r25, Z+1	; 0x01
 402:	95 95       	asr	r25
 404:	95 95       	asr	r25
 406:	95 95       	asr	r25
 408:	95 95       	asr	r25
 40a:	80 7f       	andi	r24, 0xF0	; 240
 40c:	89 2b       	or	r24, r25
 40e:	8c 93       	st	X, r24
 410:	50 c0       	rjmp	.+160    	; 0x4b2 <__DATA_REGION_LENGTH__+0xb2>
		
	} else if(pos==5){
 412:	65 30       	cpi	r22, 0x05	; 5
 414:	71 05       	cpc	r23, r1
 416:	09 f0       	breq	.+2      	; 0x41a <__DATA_REGION_LENGTH__+0x1a>
 418:	4c c0       	rjmp	.+152    	; 0x4b2 <__DATA_REGION_LENGTH__+0xb2>
		LCDDR2 =     (LCDDR2&0x0F)  |       ((0xF&ValueArray[i])<<4);
 41a:	ae ee       	ldi	r26, 0xEE	; 238
 41c:	b0 e0       	ldi	r27, 0x00	; 0
 41e:	2c 91       	ld	r18, X
 420:	e9 81       	ldd	r30, Y+1	; 0x01
 422:	fa 81       	ldd	r31, Y+2	; 0x02
 424:	ee 0f       	add	r30, r30
 426:	ff 1f       	adc	r31, r31
 428:	ee 5f       	subi	r30, 0xFE	; 254
 42a:	fe 4f       	sbci	r31, 0xFE	; 254
 42c:	80 81       	ld	r24, Z
 42e:	91 81       	ldd	r25, Z+1	; 0x01
 430:	82 95       	swap	r24
 432:	92 95       	swap	r25
 434:	90 7f       	andi	r25, 0xF0	; 240
 436:	98 27       	eor	r25, r24
 438:	80 7f       	andi	r24, 0xF0	; 240
 43a:	98 27       	eor	r25, r24
 43c:	92 2f       	mov	r25, r18
 43e:	9f 70       	andi	r25, 0x0F	; 15
 440:	89 2b       	or	r24, r25
 442:	8c 93       	st	X, r24
		LCDDR7 =     (LCDDR7&0x0F)  |  (((0xF<<4)&ValueArray[i])>>0);
 444:	a3 ef       	ldi	r26, 0xF3	; 243
 446:	b0 e0       	ldi	r27, 0x00	; 0
 448:	8c 91       	ld	r24, X
 44a:	e9 81       	ldd	r30, Y+1	; 0x01
 44c:	fa 81       	ldd	r31, Y+2	; 0x02
 44e:	ee 0f       	add	r30, r30
 450:	ff 1f       	adc	r31, r31
 452:	ee 5f       	subi	r30, 0xFE	; 254
 454:	fe 4f       	sbci	r31, 0xFE	; 254
 456:	90 81       	ld	r25, Z
 458:	90 7f       	andi	r25, 0xF0	; 240
 45a:	8f 70       	andi	r24, 0x0F	; 15
 45c:	89 2b       	or	r24, r25
 45e:	8c 93       	st	X, r24
		LCDDR12 =    (LCDDR12&0x0F) |  (((0xF<<8)&ValueArray[i])>>4);
 460:	a8 ef       	ldi	r26, 0xF8	; 248
 462:	b0 e0       	ldi	r27, 0x00	; 0
 464:	2c 91       	ld	r18, X
 466:	e9 81       	ldd	r30, Y+1	; 0x01
 468:	fa 81       	ldd	r31, Y+2	; 0x02
 46a:	ee 0f       	add	r30, r30
 46c:	ff 1f       	adc	r31, r31
 46e:	ee 5f       	subi	r30, 0xFE	; 254
 470:	fe 4f       	sbci	r31, 0xFE	; 254
 472:	80 81       	ld	r24, Z
 474:	91 81       	ldd	r25, Z+1	; 0x01
 476:	88 27       	eor	r24, r24
 478:	9f 70       	andi	r25, 0x0F	; 15
 47a:	95 95       	asr	r25
 47c:	87 95       	ror	r24
 47e:	95 95       	asr	r25
 480:	87 95       	ror	r24
 482:	95 95       	asr	r25
 484:	87 95       	ror	r24
 486:	95 95       	asr	r25
 488:	87 95       	ror	r24
 48a:	92 2f       	mov	r25, r18
 48c:	9f 70       	andi	r25, 0x0F	; 15
 48e:	89 2b       	or	r24, r25
 490:	8c 93       	st	X, r24
		LCDDR17 =    (LCDDR17&0x0F) | (((0xF<<12)&ValueArray[i])>>8);
 492:	ad ef       	ldi	r26, 0xFD	; 253
 494:	b0 e0       	ldi	r27, 0x00	; 0
 496:	8c 91       	ld	r24, X
 498:	e9 81       	ldd	r30, Y+1	; 0x01
 49a:	fa 81       	ldd	r31, Y+2	; 0x02
 49c:	ee 0f       	add	r30, r30
 49e:	ff 1f       	adc	r31, r31
 4a0:	ee 5f       	subi	r30, 0xFE	; 254
 4a2:	fe 4f       	sbci	r31, 0xFE	; 254
 4a4:	20 81       	ld	r18, Z
 4a6:	31 81       	ldd	r19, Z+1	; 0x01
 4a8:	22 27       	eor	r18, r18
 4aa:	30 7f       	andi	r19, 0xF0	; 240
 4ac:	8f 70       	andi	r24, 0x0F	; 15
 4ae:	83 2b       	or	r24, r19
 4b0:	8c 93       	st	X, r24
		
	}
	

}
 4b2:	0f 90       	pop	r0
 4b4:	0f 90       	pop	r0
 4b6:	df 91       	pop	r29
 4b8:	cf 91       	pop	r28
 4ba:	08 95       	ret

000004bc <is_prime>:

bool is_prime(long i) {
 4bc:	cf 92       	push	r12
 4be:	df 92       	push	r13
 4c0:	ef 92       	push	r14
 4c2:	ff 92       	push	r15
 4c4:	cf 93       	push	r28
 4c6:	df 93       	push	r29
 4c8:	6b 01       	movw	r12, r22
 4ca:	7c 01       	movw	r14, r24
	if(i==1){return false;}
 4cc:	81 e0       	ldi	r24, 0x01	; 1
 4ce:	c8 16       	cp	r12, r24
 4d0:	d1 04       	cpc	r13, r1
 4d2:	e1 04       	cpc	r14, r1
 4d4:	f1 04       	cpc	r15, r1
 4d6:	a1 f1       	breq	.+104    	; 0x540 <__stack+0x41>
	for(int j=2; j<i;j++){
 4d8:	83 e0       	ldi	r24, 0x03	; 3
 4da:	c8 16       	cp	r12, r24
 4dc:	d1 04       	cpc	r13, r1
 4de:	e1 04       	cpc	r14, r1
 4e0:	f1 04       	cpc	r15, r1
 4e2:	84 f1       	brlt	.+96     	; 0x544 <__stack+0x45>
		if(i%j==0){
 4e4:	d7 01       	movw	r26, r14
 4e6:	c6 01       	movw	r24, r12
 4e8:	81 70       	andi	r24, 0x01	; 1
 4ea:	99 27       	eor	r25, r25
 4ec:	aa 27       	eor	r26, r26
 4ee:	b0 78       	andi	r27, 0x80	; 128
 4f0:	bb 23       	and	r27, r27
 4f2:	54 f4       	brge	.+20     	; 0x508 <__stack+0x9>
 4f4:	01 97       	sbiw	r24, 0x01	; 1
 4f6:	a1 09       	sbc	r26, r1
 4f8:	b1 09       	sbc	r27, r1
 4fa:	8e 6f       	ori	r24, 0xFE	; 254
 4fc:	9f 6f       	ori	r25, 0xFF	; 255
 4fe:	af 6f       	ori	r26, 0xFF	; 255
 500:	bf 6f       	ori	r27, 0xFF	; 255
 502:	01 96       	adiw	r24, 0x01	; 1
 504:	a1 1d       	adc	r26, r1
 506:	b1 1d       	adc	r27, r1
 508:	89 2b       	or	r24, r25
 50a:	8a 2b       	or	r24, r26
 50c:	8b 2b       	or	r24, r27
 50e:	e1 f0       	breq	.+56     	; 0x548 <__stack+0x49>
 510:	c2 e0       	ldi	r28, 0x02	; 2
 512:	d0 e0       	ldi	r29, 0x00	; 0
 514:	08 c0       	rjmp	.+16     	; 0x526 <__stack+0x27>
 516:	c7 01       	movw	r24, r14
 518:	b6 01       	movw	r22, r12
 51a:	0e 94 ff 04 	call	0x9fe	; 0x9fe <__divmodsi4>
 51e:	67 2b       	or	r22, r23
 520:	68 2b       	or	r22, r24
 522:	69 2b       	or	r22, r25
 524:	99 f0       	breq	.+38     	; 0x54c <__stack+0x4d>

}

bool is_prime(long i) {
	if(i==1){return false;}
	for(int j=2; j<i;j++){
 526:	21 96       	adiw	r28, 0x01	; 1
 528:	9e 01       	movw	r18, r28
 52a:	0d 2e       	mov	r0, r29
 52c:	00 0c       	add	r0, r0
 52e:	44 0b       	sbc	r20, r20
 530:	55 0b       	sbc	r21, r21
 532:	2c 15       	cp	r18, r12
 534:	3d 05       	cpc	r19, r13
 536:	4e 05       	cpc	r20, r14
 538:	5f 05       	cpc	r21, r15
 53a:	6c f3       	brlt	.-38     	; 0x516 <__stack+0x17>
		if(i%j==0){
			return false;
			
		}
	}
	return true;
 53c:	81 e0       	ldi	r24, 0x01	; 1
 53e:	07 c0       	rjmp	.+14     	; 0x54e <__stack+0x4f>
	

}

bool is_prime(long i) {
	if(i==1){return false;}
 540:	80 e0       	ldi	r24, 0x00	; 0
 542:	05 c0       	rjmp	.+10     	; 0x54e <__stack+0x4f>
		if(i%j==0){
			return false;
			
		}
	}
	return true;
 544:	81 e0       	ldi	r24, 0x01	; 1
 546:	03 c0       	rjmp	.+6      	; 0x54e <__stack+0x4f>

bool is_prime(long i) {
	if(i==1){return false;}
	for(int j=2; j<i;j++){
		if(i%j==0){
			return false;
 548:	80 e0       	ldi	r24, 0x00	; 0
 54a:	01 c0       	rjmp	.+2      	; 0x54e <__stack+0x4f>
 54c:	80 e0       	ldi	r24, 0x00	; 0
			
		}
	}
	return true;
}
 54e:	df 91       	pop	r29
 550:	cf 91       	pop	r28
 552:	ff 90       	pop	r15
 554:	ef 90       	pop	r14
 556:	df 90       	pop	r13
 558:	cf 90       	pop	r12
 55a:	08 95       	ret

0000055c <printAt>:


void printAt(long num, int pos) {
 55c:	cf 92       	push	r12
 55e:	df 92       	push	r13
 560:	ef 92       	push	r14
 562:	ff 92       	push	r15
 564:	0f 93       	push	r16
 566:	1f 93       	push	r17
 568:	cf 93       	push	r28
 56a:	df 93       	push	r29
 56c:	00 d0       	rcall	.+0      	; 0x56e <printAt+0x12>
 56e:	cd b7       	in	r28, 0x3d	; 61
 570:	de b7       	in	r29, 0x3e	; 62
 572:	6b 01       	movw	r12, r22
 574:	7c 01       	movw	r14, r24
 576:	8a 01       	movw	r16, r20
    int pp = pos;
    writeChar( (num % 100) / 10 + '0', pp);
 578:	24 e6       	ldi	r18, 0x64	; 100
 57a:	30 e0       	ldi	r19, 0x00	; 0
 57c:	40 e0       	ldi	r20, 0x00	; 0
 57e:	50 e0       	ldi	r21, 0x00	; 0
 580:	0e 94 ff 04 	call	0x9fe	; 0x9fe <__divmodsi4>
 584:	2a e0       	ldi	r18, 0x0A	; 10
 586:	30 e0       	ldi	r19, 0x00	; 0
 588:	40 e0       	ldi	r20, 0x00	; 0
 58a:	50 e0       	ldi	r21, 0x00	; 0
 58c:	0e 94 ff 04 	call	0x9fe	; 0x9fe <__divmodsi4>
 590:	b8 01       	movw	r22, r16
 592:	80 e3       	ldi	r24, 0x30	; 48
 594:	82 0f       	add	r24, r18
 596:	0e 94 68 00 	call	0xd0	; 0xd0 <writeChar>
	for(volatile int i=0; i<1000; i++){
 59a:	1a 82       	std	Y+2, r1	; 0x02
 59c:	19 82       	std	Y+1, r1	; 0x01
 59e:	89 81       	ldd	r24, Y+1	; 0x01
 5a0:	9a 81       	ldd	r25, Y+2	; 0x02
 5a2:	88 3e       	cpi	r24, 0xE8	; 232
 5a4:	93 40       	sbci	r25, 0x03	; 3
 5a6:	54 f4       	brge	.+20     	; 0x5bc <printAt+0x60>
 5a8:	89 81       	ldd	r24, Y+1	; 0x01
 5aa:	9a 81       	ldd	r25, Y+2	; 0x02
 5ac:	01 96       	adiw	r24, 0x01	; 1
 5ae:	9a 83       	std	Y+2, r25	; 0x02
 5b0:	89 83       	std	Y+1, r24	; 0x01
 5b2:	89 81       	ldd	r24, Y+1	; 0x01
 5b4:	9a 81       	ldd	r25, Y+2	; 0x02
 5b6:	88 3e       	cpi	r24, 0xE8	; 232
 5b8:	93 40       	sbci	r25, 0x03	; 3
 5ba:	b4 f3       	brlt	.-20     	; 0x5a8 <printAt+0x4c>
		
	}
    pp++;
    writeChar( num % 10 + '0', pp);
 5bc:	0f 5f       	subi	r16, 0xFF	; 255
 5be:	1f 4f       	sbci	r17, 0xFF	; 255
 5c0:	c7 01       	movw	r24, r14
 5c2:	b6 01       	movw	r22, r12
 5c4:	2a e0       	ldi	r18, 0x0A	; 10
 5c6:	30 e0       	ldi	r19, 0x00	; 0
 5c8:	40 e0       	ldi	r20, 0x00	; 0
 5ca:	50 e0       	ldi	r21, 0x00	; 0
 5cc:	0e 94 ff 04 	call	0x9fe	; 0x9fe <__divmodsi4>
 5d0:	86 2f       	mov	r24, r22
 5d2:	b8 01       	movw	r22, r16
 5d4:	80 5d       	subi	r24, 0xD0	; 208
 5d6:	0e 94 68 00 	call	0xd0	; 0xd0 <writeChar>
}
 5da:	0f 90       	pop	r0
 5dc:	0f 90       	pop	r0
 5de:	df 91       	pop	r29
 5e0:	cf 91       	pop	r28
 5e2:	1f 91       	pop	r17
 5e4:	0f 91       	pop	r16
 5e6:	ff 90       	pop	r15
 5e8:	ef 90       	pop	r14
 5ea:	df 90       	pop	r13
 5ec:	cf 90       	pop	r12
 5ee:	08 95       	ret

000005f0 <computePrimes>:

void computePrimes(int pos) {
 5f0:	ec 01       	movw	r28, r24
    long n = 2;
 5f2:	c1 2c       	mov	r12, r1
 5f4:	d1 2c       	mov	r13, r1
 5f6:	76 01       	movw	r14, r12
 5f8:	68 94       	set
 5fa:	c1 f8       	bld	r12, 1

    
	while (true)
	{
	    if (is_prime(n)) {
 5fc:	c7 01       	movw	r24, r14
 5fe:	b6 01       	movw	r22, r12
 600:	0e 94 5e 02 	call	0x4bc	; 0x4bc <is_prime>
 604:	88 23       	and	r24, r24
 606:	29 f0       	breq	.+10     	; 0x612 <computePrimes+0x22>
            printAt(n, pos);
 608:	ae 01       	movw	r20, r28
 60a:	c7 01       	movw	r24, r14
 60c:	b6 01       	movw	r22, r12
 60e:	0e 94 ae 02 	call	0x55c	; 0x55c <printAt>
        }
	    n++;
 612:	8f ef       	ldi	r24, 0xFF	; 255
 614:	c8 1a       	sub	r12, r24
 616:	d8 0a       	sbc	r13, r24
 618:	e8 0a       	sbc	r14, r24
 61a:	f8 0a       	sbc	r15, r24
	}
 61c:	ef cf       	rjmp	.-34     	; 0x5fc <computePrimes+0xc>

0000061e <Cycle>:
}



bool Cycle(void){
	if(getBlinkCounter()>=1){
 61e:	0e 94 93 03 	call	0x726	; 0x726 <getBlinkCounter>
 622:	18 16       	cp	r1, r24
 624:	19 06       	cpc	r1, r25
 626:	24 f4       	brge	.+8      	; 0x630 <Cycle+0x12>
		resetBlinkCounter();
 628:	0e 94 98 03 	call	0x730	; 0x730 <resetBlinkCounter>
		return true;
 62c:	81 e0       	ldi	r24, 0x01	; 1
 62e:	08 95       	ret
	}
	return false;
 630:	80 e0       	ldi	r24, 0x00	; 0
	
}
 632:	08 95       	ret

00000634 <blink>:
	while (true)
	{
	    while (Cycle())
	    {
	    	
	    	LCDDR3 = !LCDDR3;
 634:	cf ee       	ldi	r28, 0xEF	; 239
 636:	d0 e0       	ldi	r29, 0x00	; 0
 638:	11 e0       	ldi	r17, 0x01	; 1
 63a:	00 e0       	ldi	r16, 0x00	; 0
void blink(int n){
	

	while (true)
	{
	    while (Cycle())
 63c:	05 c0       	rjmp	.+10     	; 0x648 <blink+0x14>
	    {
	    	
	    	LCDDR3 = !LCDDR3;
 63e:	98 81       	ld	r25, Y
 640:	81 2f       	mov	r24, r17
 642:	91 11       	cpse	r25, r1
 644:	80 2f       	mov	r24, r16
 646:	88 83       	st	Y, r24
void blink(int n){
	

	while (true)
	{
	    while (Cycle())
 648:	0e 94 0f 03 	call	0x61e	; 0x61e <Cycle>
 64c:	81 11       	cpse	r24, r1
 64e:	f7 cf       	rjmp	.-18     	; 0x63e <blink+0xa>
	    {
	    	
	    	LCDDR3 = !LCDDR3;
	    	
	    }	
		lock(&m_blink);
 650:	88 e1       	ldi	r24, 0x18	; 24
 652:	91 e0       	ldi	r25, 0x01	; 1
 654:	0e 94 57 04 	call	0x8ae	; 0x8ae <lock>
	}
 658:	f7 cf       	rjmp	.-18     	; 0x648 <blink+0x14>

0000065a <pressed>:
	
	
}

bool pressed(void){
	curButtonVal = (PINB>>7);
 65a:	83 b1       	in	r24, 0x03	; 3
 65c:	88 1f       	adc	r24, r24
 65e:	88 27       	eor	r24, r24
 660:	88 1f       	adc	r24, r24
 662:	90 e0       	ldi	r25, 0x00	; 0
 664:	90 93 2b 01 	sts	0x012B, r25	; 0x80012b <curButtonVal+0x1>
 668:	80 93 2a 01 	sts	0x012A, r24	; 0x80012a <curButtonVal>
	if(lastButtonVal != curButtonVal){
 66c:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 670:	30 91 01 01 	lds	r19, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 674:	82 17       	cp	r24, r18
 676:	93 07       	cpc	r25, r19
 678:	31 f0       	breq	.+12     	; 0x686 <pressed+0x2c>
		lastButtonVal = curButtonVal;
 67a:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 67e:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
		return true;
 682:	81 e0       	ldi	r24, 0x01	; 1
 684:	08 95       	ret
	}

	return false;
 686:	80 e0       	ldi	r24, 0x00	; 0

	
}
 688:	08 95       	ret

0000068a <button>:

void button(int pos){
 68a:	8c 01       	movw	r16, r24
	int n = 1;
 68c:	c1 e0       	ldi	r28, 0x01	; 1
 68e:	d0 e0       	ldi	r29, 0x00	; 0
	
	while (true)
	{
		lock(&m_button);
 690:	8c e1       	ldi	r24, 0x1C	; 28
 692:	91 e0       	ldi	r25, 0x01	; 1
 694:	0e 94 57 04 	call	0x8ae	; 0x8ae <lock>
	    if(pressed()){
 698:	0e 94 2d 03 	call	0x65a	; 0x65a <pressed>
 69c:	88 23       	and	r24, r24
 69e:	c1 f3       	breq	.-16     	; 0x690 <button+0x6>
	    	n++;
 6a0:	21 96       	adiw	r28, 0x01	; 1
	    	printAt(n/2,pos);
 6a2:	be 01       	movw	r22, r28
 6a4:	12 f4       	brpl	.+4      	; 0x6aa <button+0x20>
 6a6:	6f 5f       	subi	r22, 0xFF	; 255
 6a8:	7f 4f       	sbci	r23, 0xFF	; 255
 6aa:	75 95       	asr	r23
 6ac:	67 95       	ror	r22
 6ae:	07 2e       	mov	r0, r23
 6b0:	00 0c       	add	r0, r0
 6b2:	88 0b       	sbc	r24, r24
 6b4:	99 0b       	sbc	r25, r25
 6b6:	a8 01       	movw	r20, r16
 6b8:	0e 94 ae 02 	call	0x55c	; 0x55c <printAt>
 6bc:	e9 cf       	rjmp	.-46     	; 0x690 <button+0x6>

000006be <main>:

}


int main() {
    LCD_Init();
 6be:	0e 94 4d 00 	call	0x9a	; 0x9a <LCD_Init>
	blinkInit();
 6c2:	0e 94 5f 00 	call	0xbe	; 0xbe <blinkInit>


	spawn(button,4);
 6c6:	64 e0       	ldi	r22, 0x04	; 4
 6c8:	70 e0       	ldi	r23, 0x00	; 0
 6ca:	85 e4       	ldi	r24, 0x45	; 69
 6cc:	93 e0       	ldi	r25, 0x03	; 3
 6ce:	0e 94 9d 03 	call	0x73a	; 0x73a <spawn>
	spawn(blink,1);
 6d2:	61 e0       	ldi	r22, 0x01	; 1
 6d4:	70 e0       	ldi	r23, 0x00	; 0
 6d6:	8a e1       	ldi	r24, 0x1A	; 26
 6d8:	93 e0       	ldi	r25, 0x03	; 3
 6da:	0e 94 9d 03 	call	0x73a	; 0x73a <spawn>
	computePrimes(0);
 6de:	80 e0       	ldi	r24, 0x00	; 0
 6e0:	90 e0       	ldi	r25, 0x00	; 0
 6e2:	0e 94 f8 02 	call	0x5f0	; 0x5f0 <computePrimes>

000006e6 <dispatch>:
	DISABLE();
	enqueue(current,&readyQ);
	dispatch(dequeue(&readyQ));
	ENABLE();
	
}
 6e6:	cf 93       	push	r28
 6e8:	df 93       	push	r29
 6ea:	00 d0       	rcall	.+0      	; 0x6ec <dispatch+0x6>
 6ec:	cd b7       	in	r28, 0x3d	; 61
 6ee:	de b7       	in	r29, 0x3e	; 62
 6f0:	9a 83       	std	Y+2, r25	; 0x02
 6f2:	89 83       	std	Y+1, r24	; 0x01
 6f4:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <current>
 6f8:	90 91 21 01 	lds	r25, 0x0121	; 0x800121 <current+0x1>
 6fc:	06 96       	adiw	r24, 0x06	; 6
 6fe:	0e 94 40 05 	call	0xa80	; 0xa80 <setjmp>
 702:	89 2b       	or	r24, r25
 704:	59 f4       	brne	.+22     	; 0x71c <dispatch+0x36>
 706:	89 81       	ldd	r24, Y+1	; 0x01
 708:	9a 81       	ldd	r25, Y+2	; 0x02
 70a:	90 93 21 01 	sts	0x0121, r25	; 0x800121 <current+0x1>
 70e:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <current>
 712:	61 e0       	ldi	r22, 0x01	; 1
 714:	70 e0       	ldi	r23, 0x00	; 0
 716:	06 96       	adiw	r24, 0x06	; 6
 718:	0e 94 60 05 	call	0xac0	; 0xac0 <longjmp>
 71c:	0f 90       	pop	r0
 71e:	0f 90       	pop	r0
 720:	df 91       	pop	r29
 722:	cf 91       	pop	r28
 724:	08 95       	ret

00000726 <getBlinkCounter>:
 726:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <__data_end>
 72a:	90 91 25 01 	lds	r25, 0x0125	; 0x800125 <__data_end+0x1>
 72e:	08 95       	ret

00000730 <resetBlinkCounter>:
 730:	10 92 25 01 	sts	0x0125, r1	; 0x800125 <__data_end+0x1>
 734:	10 92 24 01 	sts	0x0124, r1	; 0x800124 <__data_end>
 738:	08 95       	ret

0000073a <spawn>:
 73a:	cf 93       	push	r28
 73c:	df 93       	push	r29
 73e:	00 d0       	rcall	.+0      	; 0x740 <spawn+0x6>
 740:	cd b7       	in	r28, 0x3d	; 61
 742:	de b7       	in	r29, 0x3e	; 62
 744:	f8 94       	cli
 746:	20 91 26 01 	lds	r18, 0x0126	; 0x800126 <initialized>
 74a:	30 91 27 01 	lds	r19, 0x0127	; 0x800127 <initialized+0x1>
 74e:	23 2b       	or	r18, r19
 750:	09 f0       	breq	.+2      	; 0x754 <spawn+0x1a>
 752:	3f c0       	rjmp	.+126    	; 0x7d2 <spawn+0x98>
 754:	2a e0       	ldi	r18, 0x0A	; 10
 756:	32 e0       	ldi	r19, 0x02	; 2
 758:	30 93 a2 01 	sts	0x01A2, r19	; 0x8001a2 <threads+0x5>
 75c:	20 93 a1 01 	sts	0x01A1, r18	; 0x8001a1 <threads+0x4>
 760:	27 e7       	ldi	r18, 0x77	; 119
 762:	32 e0       	ldi	r19, 0x02	; 2
 764:	30 93 0f 02 	sts	0x020F, r19	; 0x80020f <threads+0x72>
 768:	20 93 0e 02 	sts	0x020E, r18	; 0x80020e <threads+0x71>
 76c:	24 ee       	ldi	r18, 0xE4	; 228
 76e:	32 e0       	ldi	r19, 0x02	; 2
 770:	30 93 7c 02 	sts	0x027C, r19	; 0x80027c <threads+0xdf>
 774:	20 93 7b 02 	sts	0x027B, r18	; 0x80027b <threads+0xde>
 778:	10 92 e9 02 	sts	0x02E9, r1	; 0x8002e9 <threads+0x14c>
 77c:	10 92 e8 02 	sts	0x02E8, r1	; 0x8002e8 <threads+0x14b>
 780:	2f 9a       	sbi	0x05, 7	; 5
 782:	ef 9a       	sbi	0x1d, 7	; 29
 784:	ec e6       	ldi	r30, 0x6C	; 108
 786:	f0 e0       	ldi	r31, 0x00	; 0
 788:	20 81       	ld	r18, Z
 78a:	20 68       	ori	r18, 0x80	; 128
 78c:	20 83       	st	Z, r18
 78e:	e1 e6       	ldi	r30, 0x61	; 97
 790:	f0 e0       	ldi	r31, 0x00	; 0
 792:	20 81       	ld	r18, Z
 794:	21 60       	ori	r18, 0x01	; 1
 796:	20 83       	st	Z, r18
 798:	e1 e8       	ldi	r30, 0x81	; 129
 79a:	f0 e0       	ldi	r31, 0x00	; 0
 79c:	20 81       	ld	r18, Z
 79e:	28 60       	ori	r18, 0x08	; 8
 7a0:	20 83       	st	Z, r18
 7a2:	20 81       	ld	r18, Z
 7a4:	25 60       	ori	r18, 0x05	; 5
 7a6:	20 83       	st	Z, r18
 7a8:	ef e6       	ldi	r30, 0x6F	; 111
 7aa:	f0 e0       	ldi	r31, 0x00	; 0
 7ac:	20 81       	ld	r18, Z
 7ae:	22 60       	ori	r18, 0x02	; 2
 7b0:	20 83       	st	Z, r18
 7b2:	26 e4       	ldi	r18, 0x46	; 70
 7b4:	3f e0       	ldi	r19, 0x0F	; 15
 7b6:	30 93 89 00 	sts	0x0089, r19	; 0x800089 <__TEXT_REGION_LENGTH__+0x7fc089>
 7ba:	20 93 88 00 	sts	0x0088, r18	; 0x800088 <__TEXT_REGION_LENGTH__+0x7fc088>
 7be:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7fc085>
 7c2:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7fc084>
 7c6:	21 e0       	ldi	r18, 0x01	; 1
 7c8:	30 e0       	ldi	r19, 0x00	; 0
 7ca:	30 93 27 01 	sts	0x0127, r19	; 0x800127 <initialized+0x1>
 7ce:	20 93 26 01 	sts	0x0126, r18	; 0x800126 <initialized>
 7d2:	20 91 22 01 	lds	r18, 0x0122	; 0x800122 <freeQ>
 7d6:	30 91 23 01 	lds	r19, 0x0123	; 0x800123 <freeQ+0x1>
 7da:	3a 83       	std	Y+2, r19	; 0x02
 7dc:	29 83       	std	Y+1, r18	; 0x01
 7de:	23 2b       	or	r18, r19
 7e0:	a9 f0       	breq	.+42     	; 0x80c <spawn+0xd2>
 7e2:	e9 81       	ldd	r30, Y+1	; 0x01
 7e4:	fa 81       	ldd	r31, Y+2	; 0x02
 7e6:	44 81       	ldd	r20, Z+4	; 0x04
 7e8:	55 81       	ldd	r21, Z+5	; 0x05
 7ea:	50 93 23 01 	sts	0x0123, r21	; 0x800123 <freeQ+0x1>
 7ee:	40 93 22 01 	sts	0x0122, r20	; 0x800122 <freeQ>
 7f2:	91 83       	std	Z+1, r25	; 0x01
 7f4:	80 83       	st	Z, r24
 7f6:	73 83       	std	Z+3, r23	; 0x03
 7f8:	62 83       	std	Z+2, r22	; 0x02
 7fa:	15 82       	std	Z+5, r1	; 0x05
 7fc:	14 82       	std	Z+4, r1	; 0x04
 7fe:	cf 01       	movw	r24, r30
 800:	06 96       	adiw	r24, 0x06	; 6
 802:	0e 94 40 05 	call	0xa80	; 0xa80 <setjmp>
 806:	01 97       	sbiw	r24, 0x01	; 1
 808:	79 f5       	brne	.+94     	; 0x868 <spawn+0x12e>
 80a:	01 c0       	rjmp	.+2      	; 0x80e <spawn+0xd4>
 80c:	ff cf       	rjmp	.-2      	; 0x80c <spawn+0xd2>
 80e:	78 94       	sei
 810:	a0 91 20 01 	lds	r26, 0x0120	; 0x800120 <current>
 814:	b0 91 21 01 	lds	r27, 0x0121	; 0x800121 <current+0x1>
 818:	ed 91       	ld	r30, X+
 81a:	fc 91       	ld	r31, X
 81c:	11 97       	sbiw	r26, 0x01	; 1
 81e:	12 96       	adiw	r26, 0x02	; 2
 820:	8d 91       	ld	r24, X+
 822:	9c 91       	ld	r25, X
 824:	13 97       	sbiw	r26, 0x03	; 3
 826:	09 95       	icall
 828:	f8 94       	cli
 82a:	e0 91 20 01 	lds	r30, 0x0120	; 0x800120 <current>
 82e:	f0 91 21 01 	lds	r31, 0x0121	; 0x800121 <current+0x1>
 832:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <freeQ>
 836:	90 91 23 01 	lds	r25, 0x0123	; 0x800123 <freeQ+0x1>
 83a:	95 83       	std	Z+5, r25	; 0x05
 83c:	84 83       	std	Z+4, r24	; 0x04
 83e:	f0 93 23 01 	sts	0x0123, r31	; 0x800123 <freeQ+0x1>
 842:	e0 93 22 01 	sts	0x0122, r30	; 0x800122 <freeQ>
 846:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <readyQ>
 84a:	90 91 29 01 	lds	r25, 0x0129	; 0x800129 <readyQ+0x1>
 84e:	00 97       	sbiw	r24, 0x00	; 0
 850:	51 f0       	breq	.+20     	; 0x866 <spawn+0x12c>
 852:	fc 01       	movw	r30, r24
 854:	24 81       	ldd	r18, Z+4	; 0x04
 856:	35 81       	ldd	r19, Z+5	; 0x05
 858:	30 93 29 01 	sts	0x0129, r19	; 0x800129 <readyQ+0x1>
 85c:	20 93 28 01 	sts	0x0128, r18	; 0x800128 <readyQ>
 860:	0e 94 73 03 	call	0x6e6	; 0x6e6 <dispatch>
 864:	01 c0       	rjmp	.+2      	; 0x868 <spawn+0x12e>
 866:	ff cf       	rjmp	.-2      	; 0x866 <spawn+0x12c>
 868:	e9 81       	ldd	r30, Y+1	; 0x01
 86a:	fa 81       	ldd	r31, Y+2	; 0x02
 86c:	36 96       	adiw	r30, 0x06	; 6
 86e:	89 81       	ldd	r24, Y+1	; 0x01
 870:	9a 81       	ldd	r25, Y+2	; 0x02
 872:	87 59       	subi	r24, 0x97	; 151
 874:	9f 4f       	sbci	r25, 0xFF	; 255
 876:	91 8b       	std	Z+17, r25	; 0x11
 878:	80 8b       	std	Z+16, r24	; 0x10
 87a:	93 8b       	std	Z+19, r25	; 0x13
 87c:	82 8b       	std	Z+18, r24	; 0x12
 87e:	e0 91 20 01 	lds	r30, 0x0120	; 0x800120 <current>
 882:	f0 91 21 01 	lds	r31, 0x0121	; 0x800121 <current+0x1>
 886:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <readyQ>
 88a:	90 91 29 01 	lds	r25, 0x0129	; 0x800129 <readyQ+0x1>
 88e:	95 83       	std	Z+5, r25	; 0x05
 890:	84 83       	std	Z+4, r24	; 0x04
 892:	f0 93 29 01 	sts	0x0129, r31	; 0x800129 <readyQ+0x1>
 896:	e0 93 28 01 	sts	0x0128, r30	; 0x800128 <readyQ>
 89a:	89 81       	ldd	r24, Y+1	; 0x01
 89c:	9a 81       	ldd	r25, Y+2	; 0x02
 89e:	0e 94 73 03 	call	0x6e6	; 0x6e6 <dispatch>
 8a2:	78 94       	sei
 8a4:	0f 90       	pop	r0
 8a6:	0f 90       	pop	r0
 8a8:	df 91       	pop	r29
 8aa:	cf 91       	pop	r28
 8ac:	08 95       	ret

000008ae <lock>:

void lock(mutex *m) {
 8ae:	fc 01       	movw	r30, r24
	DISABLE();
 8b0:	f8 94       	cli
    if(m->locked == 0){
 8b2:	80 81       	ld	r24, Z
 8b4:	91 81       	ldd	r25, Z+1	; 0x01
 8b6:	89 2b       	or	r24, r25
 8b8:	29 f4       	brne	.+10     	; 0x8c4 <lock+0x16>
        m->locked = 1;
 8ba:	81 e0       	ldi	r24, 0x01	; 1
 8bc:	90 e0       	ldi	r25, 0x00	; 0
 8be:	91 83       	std	Z+1, r25	; 0x01
 8c0:	80 83       	st	Z, r24
 8c2:	1d c0       	rjmp	.+58     	; 0x8fe <lock+0x50>
    } else{
        enqueue(current,&(m->waitQ));
 8c4:	a0 91 20 01 	lds	r26, 0x0120	; 0x800120 <current>
 8c8:	b0 91 21 01 	lds	r27, 0x0121	; 0x800121 <current+0x1>




static void enqueue(thread p, thread *queue) {
    p->next = *queue;
 8cc:	82 81       	ldd	r24, Z+2	; 0x02
 8ce:	93 81       	ldd	r25, Z+3	; 0x03
 8d0:	15 96       	adiw	r26, 0x05	; 5
 8d2:	9c 93       	st	X, r25
 8d4:	8e 93       	st	-X, r24
 8d6:	14 97       	sbiw	r26, 0x04	; 4
    *queue = p;
 8d8:	b3 83       	std	Z+3, r27	; 0x03
 8da:	a2 83       	std	Z+2, r26	; 0x02
}



static thread dequeue(thread *queue) {
    thread p = *queue;
 8dc:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <readyQ>
 8e0:	90 91 29 01 	lds	r25, 0x0129	; 0x800129 <readyQ+0x1>
    if (*queue) {
 8e4:	00 97       	sbiw	r24, 0x00	; 0
 8e6:	51 f0       	breq	.+20     	; 0x8fc <lock+0x4e>
        *queue = (*queue)->next;
 8e8:	fc 01       	movw	r30, r24
 8ea:	24 81       	ldd	r18, Z+4	; 0x04
 8ec:	35 81       	ldd	r19, Z+5	; 0x05
 8ee:	30 93 29 01 	sts	0x0129, r19	; 0x800129 <readyQ+0x1>
 8f2:	20 93 28 01 	sts	0x0128, r18	; 0x800128 <readyQ>
	DISABLE();
    if(m->locked == 0){
        m->locked = 1;
    } else{
        enqueue(current,&(m->waitQ));
        dispatch(dequeue(&readyQ));
 8f6:	0e 94 73 03 	call	0x6e6	; 0x6e6 <dispatch>
 8fa:	01 c0       	rjmp	.+2      	; 0x8fe <lock+0x50>
 8fc:	ff cf       	rjmp	.-2      	; 0x8fc <lock+0x4e>
    }
	ENABLE();
 8fe:	78 94       	sei
 900:	08 95       	ret

00000902 <unlock>:
}
void unlock(mutex *m) {
 902:	fc 01       	movw	r30, r24
	DISABLE();
 904:	f8 94       	cli
    if(m->waitQ){
 906:	82 81       	ldd	r24, Z+2	; 0x02
 908:	93 81       	ldd	r25, Z+3	; 0x03
 90a:	89 2b       	or	r24, r25
 90c:	f9 f0       	breq	.+62     	; 0x94c <unlock+0x4a>
        enqueue(current,&readyQ);
 90e:	a0 91 20 01 	lds	r26, 0x0120	; 0x800120 <current>
 912:	b0 91 21 01 	lds	r27, 0x0121	; 0x800121 <current+0x1>




static void enqueue(thread p, thread *queue) {
    p->next = *queue;
 916:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <readyQ>
 91a:	90 91 29 01 	lds	r25, 0x0129	; 0x800129 <readyQ+0x1>
 91e:	15 96       	adiw	r26, 0x05	; 5
 920:	9c 93       	st	X, r25
 922:	8e 93       	st	-X, r24
 924:	14 97       	sbiw	r26, 0x04	; 4
    *queue = p;
 926:	b0 93 29 01 	sts	0x0129, r27	; 0x800129 <readyQ+0x1>
 92a:	a0 93 28 01 	sts	0x0128, r26	; 0x800128 <readyQ>
}



static thread dequeue(thread *queue) {
    thread p = *queue;
 92e:	82 81       	ldd	r24, Z+2	; 0x02
 930:	93 81       	ldd	r25, Z+3	; 0x03
    if (*queue) {
 932:	00 97       	sbiw	r24, 0x00	; 0
 934:	51 f0       	breq	.+20     	; 0x94a <unlock+0x48>
        *queue = (*queue)->next;
 936:	dc 01       	movw	r26, r24
 938:	14 96       	adiw	r26, 0x04	; 4
 93a:	2d 91       	ld	r18, X+
 93c:	3c 91       	ld	r19, X
 93e:	15 97       	sbiw	r26, 0x05	; 5
 940:	33 83       	std	Z+3, r19	; 0x03
 942:	22 83       	std	Z+2, r18	; 0x02
}
void unlock(mutex *m) {
	DISABLE();
    if(m->waitQ){
        enqueue(current,&readyQ);
        dispatch(dequeue(&(m->waitQ)));
 944:	0e 94 73 03 	call	0x6e6	; 0x6e6 <dispatch>
 948:	03 c0       	rjmp	.+6      	; 0x950 <unlock+0x4e>
 94a:	ff cf       	rjmp	.-2      	; 0x94a <unlock+0x48>
    }else{
        m->locked = 0; 
 94c:	11 82       	std	Z+1, r1	; 0x01
 94e:	10 82       	st	Z, r1
    }
	ENABLE();
 950:	78 94       	sei
 952:	08 95       	ret

00000954 <__vector_3>:
    

    initialized = 1;
}

ISR(PCINT1_vect) { 
 954:	1f 92       	push	r1
 956:	0f 92       	push	r0
 958:	0f b6       	in	r0, 0x3f	; 63
 95a:	0f 92       	push	r0
 95c:	11 24       	eor	r1, r1
 95e:	2f 93       	push	r18
 960:	3f 93       	push	r19
 962:	4f 93       	push	r20
 964:	5f 93       	push	r21
 966:	6f 93       	push	r22
 968:	7f 93       	push	r23
 96a:	8f 93       	push	r24
 96c:	9f 93       	push	r25
 96e:	af 93       	push	r26
 970:	bf 93       	push	r27
 972:	ef 93       	push	r30
 974:	ff 93       	push	r31
	unlock(getButtonMutex());
 976:	8c e1       	ldi	r24, 0x1C	; 28
 978:	91 e0       	ldi	r25, 0x01	; 1
 97a:	0e 94 81 04 	call	0x902	; 0x902 <unlock>
    
}
 97e:	ff 91       	pop	r31
 980:	ef 91       	pop	r30
 982:	bf 91       	pop	r27
 984:	af 91       	pop	r26
 986:	9f 91       	pop	r25
 988:	8f 91       	pop	r24
 98a:	7f 91       	pop	r23
 98c:	6f 91       	pop	r22
 98e:	5f 91       	pop	r21
 990:	4f 91       	pop	r20
 992:	3f 91       	pop	r19
 994:	2f 91       	pop	r18
 996:	0f 90       	pop	r0
 998:	0f be       	out	0x3f, r0	; 63
 99a:	0f 90       	pop	r0
 99c:	1f 90       	pop	r1
 99e:	18 95       	reti

000009a0 <__vector_7>:


ISR(TIMER1_COMPA_vect){
 9a0:	1f 92       	push	r1
 9a2:	0f 92       	push	r0
 9a4:	0f b6       	in	r0, 0x3f	; 63
 9a6:	0f 92       	push	r0
 9a8:	11 24       	eor	r1, r1
 9aa:	2f 93       	push	r18
 9ac:	3f 93       	push	r19
 9ae:	4f 93       	push	r20
 9b0:	5f 93       	push	r21
 9b2:	6f 93       	push	r22
 9b4:	7f 93       	push	r23
 9b6:	8f 93       	push	r24
 9b8:	9f 93       	push	r25
 9ba:	af 93       	push	r26
 9bc:	bf 93       	push	r27
 9be:	ef 93       	push	r30
 9c0:	ff 93       	push	r31
    blinkCounter++;
 9c2:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <__data_end>
 9c6:	90 91 25 01 	lds	r25, 0x0125	; 0x800125 <__data_end+0x1>
 9ca:	01 96       	adiw	r24, 0x01	; 1
 9cc:	90 93 25 01 	sts	0x0125, r25	; 0x800125 <__data_end+0x1>
 9d0:	80 93 24 01 	sts	0x0124, r24	; 0x800124 <__data_end>
    unlock(getBlinkMutex());
 9d4:	88 e1       	ldi	r24, 0x18	; 24
 9d6:	91 e0       	ldi	r25, 0x01	; 1
 9d8:	0e 94 81 04 	call	0x902	; 0x902 <unlock>
}
 9dc:	ff 91       	pop	r31
 9de:	ef 91       	pop	r30
 9e0:	bf 91       	pop	r27
 9e2:	af 91       	pop	r26
 9e4:	9f 91       	pop	r25
 9e6:	8f 91       	pop	r24
 9e8:	7f 91       	pop	r23
 9ea:	6f 91       	pop	r22
 9ec:	5f 91       	pop	r21
 9ee:	4f 91       	pop	r20
 9f0:	3f 91       	pop	r19
 9f2:	2f 91       	pop	r18
 9f4:	0f 90       	pop	r0
 9f6:	0f be       	out	0x3f, r0	; 63
 9f8:	0f 90       	pop	r0
 9fa:	1f 90       	pop	r1
 9fc:	18 95       	reti

000009fe <__divmodsi4>:
 9fe:	05 2e       	mov	r0, r21
 a00:	97 fb       	bst	r25, 7
 a02:	1e f4       	brtc	.+6      	; 0xa0a <__divmodsi4+0xc>
 a04:	00 94       	com	r0
 a06:	0e 94 16 05 	call	0xa2c	; 0xa2c <__negsi2>
 a0a:	57 fd       	sbrc	r21, 7
 a0c:	07 d0       	rcall	.+14     	; 0xa1c <__divmodsi4_neg2>
 a0e:	0e 94 1e 05 	call	0xa3c	; 0xa3c <__udivmodsi4>
 a12:	07 fc       	sbrc	r0, 7
 a14:	03 d0       	rcall	.+6      	; 0xa1c <__divmodsi4_neg2>
 a16:	4e f4       	brtc	.+18     	; 0xa2a <__divmodsi4_exit>
 a18:	0c 94 16 05 	jmp	0xa2c	; 0xa2c <__negsi2>

00000a1c <__divmodsi4_neg2>:
 a1c:	50 95       	com	r21
 a1e:	40 95       	com	r20
 a20:	30 95       	com	r19
 a22:	21 95       	neg	r18
 a24:	3f 4f       	sbci	r19, 0xFF	; 255
 a26:	4f 4f       	sbci	r20, 0xFF	; 255
 a28:	5f 4f       	sbci	r21, 0xFF	; 255

00000a2a <__divmodsi4_exit>:
 a2a:	08 95       	ret

00000a2c <__negsi2>:
 a2c:	90 95       	com	r25
 a2e:	80 95       	com	r24
 a30:	70 95       	com	r23
 a32:	61 95       	neg	r22
 a34:	7f 4f       	sbci	r23, 0xFF	; 255
 a36:	8f 4f       	sbci	r24, 0xFF	; 255
 a38:	9f 4f       	sbci	r25, 0xFF	; 255
 a3a:	08 95       	ret

00000a3c <__udivmodsi4>:
 a3c:	a1 e2       	ldi	r26, 0x21	; 33
 a3e:	1a 2e       	mov	r1, r26
 a40:	aa 1b       	sub	r26, r26
 a42:	bb 1b       	sub	r27, r27
 a44:	fd 01       	movw	r30, r26
 a46:	0d c0       	rjmp	.+26     	; 0xa62 <__udivmodsi4_ep>

00000a48 <__udivmodsi4_loop>:
 a48:	aa 1f       	adc	r26, r26
 a4a:	bb 1f       	adc	r27, r27
 a4c:	ee 1f       	adc	r30, r30
 a4e:	ff 1f       	adc	r31, r31
 a50:	a2 17       	cp	r26, r18
 a52:	b3 07       	cpc	r27, r19
 a54:	e4 07       	cpc	r30, r20
 a56:	f5 07       	cpc	r31, r21
 a58:	20 f0       	brcs	.+8      	; 0xa62 <__udivmodsi4_ep>
 a5a:	a2 1b       	sub	r26, r18
 a5c:	b3 0b       	sbc	r27, r19
 a5e:	e4 0b       	sbc	r30, r20
 a60:	f5 0b       	sbc	r31, r21

00000a62 <__udivmodsi4_ep>:
 a62:	66 1f       	adc	r22, r22
 a64:	77 1f       	adc	r23, r23
 a66:	88 1f       	adc	r24, r24
 a68:	99 1f       	adc	r25, r25
 a6a:	1a 94       	dec	r1
 a6c:	69 f7       	brne	.-38     	; 0xa48 <__udivmodsi4_loop>
 a6e:	60 95       	com	r22
 a70:	70 95       	com	r23
 a72:	80 95       	com	r24
 a74:	90 95       	com	r25
 a76:	9b 01       	movw	r18, r22
 a78:	ac 01       	movw	r20, r24
 a7a:	bd 01       	movw	r22, r26
 a7c:	cf 01       	movw	r24, r30
 a7e:	08 95       	ret

00000a80 <setjmp>:
 a80:	dc 01       	movw	r26, r24
 a82:	2d 92       	st	X+, r2
 a84:	3d 92       	st	X+, r3
 a86:	4d 92       	st	X+, r4
 a88:	5d 92       	st	X+, r5
 a8a:	6d 92       	st	X+, r6
 a8c:	7d 92       	st	X+, r7
 a8e:	8d 92       	st	X+, r8
 a90:	9d 92       	st	X+, r9
 a92:	ad 92       	st	X+, r10
 a94:	bd 92       	st	X+, r11
 a96:	cd 92       	st	X+, r12
 a98:	dd 92       	st	X+, r13
 a9a:	ed 92       	st	X+, r14
 a9c:	fd 92       	st	X+, r15
 a9e:	0d 93       	st	X+, r16
 aa0:	1d 93       	st	X+, r17
 aa2:	cd 93       	st	X+, r28
 aa4:	dd 93       	st	X+, r29
 aa6:	ff 91       	pop	r31
 aa8:	ef 91       	pop	r30
 aaa:	8d b7       	in	r24, 0x3d	; 61
 aac:	8d 93       	st	X+, r24
 aae:	8e b7       	in	r24, 0x3e	; 62
 ab0:	8d 93       	st	X+, r24
 ab2:	8f b7       	in	r24, 0x3f	; 63
 ab4:	8d 93       	st	X+, r24
 ab6:	ed 93       	st	X+, r30
 ab8:	fd 93       	st	X+, r31
 aba:	88 27       	eor	r24, r24
 abc:	99 27       	eor	r25, r25
 abe:	09 94       	ijmp

00000ac0 <longjmp>:
 ac0:	dc 01       	movw	r26, r24
 ac2:	cb 01       	movw	r24, r22
 ac4:	81 30       	cpi	r24, 0x01	; 1
 ac6:	91 05       	cpc	r25, r1
 ac8:	81 1d       	adc	r24, r1
 aca:	2d 90       	ld	r2, X+
 acc:	3d 90       	ld	r3, X+
 ace:	4d 90       	ld	r4, X+
 ad0:	5d 90       	ld	r5, X+
 ad2:	6d 90       	ld	r6, X+
 ad4:	7d 90       	ld	r7, X+
 ad6:	8d 90       	ld	r8, X+
 ad8:	9d 90       	ld	r9, X+
 ada:	ad 90       	ld	r10, X+
 adc:	bd 90       	ld	r11, X+
 ade:	cd 90       	ld	r12, X+
 ae0:	dd 90       	ld	r13, X+
 ae2:	ed 90       	ld	r14, X+
 ae4:	fd 90       	ld	r15, X+
 ae6:	0d 91       	ld	r16, X+
 ae8:	1d 91       	ld	r17, X+
 aea:	cd 91       	ld	r28, X+
 aec:	dd 91       	ld	r29, X+
 aee:	ed 91       	ld	r30, X+
 af0:	fd 91       	ld	r31, X+
 af2:	0d 90       	ld	r0, X+
 af4:	f8 94       	cli
 af6:	fe bf       	out	0x3e, r31	; 62
 af8:	0f be       	out	0x3f, r0	; 63
 afa:	ed bf       	out	0x3d, r30	; 61
 afc:	ed 91       	ld	r30, X+
 afe:	fd 91       	ld	r31, X+
 b00:	09 94       	ijmp

00000b02 <_exit>:
 b02:	f8 94       	cli

00000b04 <__stop_program>:
 b04:	ff cf       	rjmp	.-2      	; 0xb04 <__stop_program>
