Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.0.0.24.1

Thu Nov 18 13:30:51 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt ModuloAlarmaTP2_impl_1.twr ModuloAlarmaTP2_impl_1.udb -gui

-----------------------------------------
Design:          MainModule
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock SERCLK_OUT_c
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

Operating conditions:
--------------------
    Temperature: 85
    Core voltage: 1.14 V

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
i445_3_lut/A	->	i445_3_lut/Z

++++ Loop2
i461_3_lut/A	->	i461_3_lut/Z

++++ Loop3
keyboard/i467_3_lut/A	->	keyboard/i467_3_lut/Z

++++ Loop4
i1_4_lut/B	->	i1_4_lut/Z

++++ Loop5
keyboard/i469_3_lut/A	->	keyboard/i469_3_lut/Z

++++ Loop6
keyboard/i463_3_lut/A	->	keyboard/i463_3_lut/Z

++++ Loop7
keyboard/i465_3_lut/A	->	keyboard/i465_3_lut/Z

++++ Loop8
keyboard/i449_3_lut/A	->	keyboard/i449_3_lut/Z

++++ Loop9
keyboard/i455_3_lut/A	->	keyboard/i455_3_lut/Z

++++ Loop10
keyboard/i453_3_lut/A	->	keyboard/i453_3_lut/Z

++++ Loop11
keyboard/i451_3_lut/A	->	keyboard/i451_3_lut/Z

++++ Loop12
keyboard/i12_4_lut/C	->	keyboard/i12_4_lut/Z

++++ Loop13
keyboard/i457_4_lut/A	->	keyboard/i457_4_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "SERCLK_OUT_c"
=======================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock SERCLK_OUT_c           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From SERCLK_OUT_c                      |             Target |      100000.000 ns |          0.010 MHz 
                                        | Actual (all paths) |      100000.000 ns |          0.010 MHz 
OSCInst1/CLKLF (MPW)                    |   (50% duty cycle) |      100000.000 ns |          0.010 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 95.6069%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/serial/j__i4/D                 |99971.424 ns 
STATE_OUT/serial/j__i5/D                 |99971.490 ns 
STATE_OUT/serial/j__i15/D                |99971.503 ns 
STATE_OUT/serial/j__i11/D                |99971.503 ns 
STATE_OUT/serial/j__i7/D                 |99971.503 ns 
STATE_OUT/serial/j__i25/D                |99971.503 ns 
STATE_OUT/serial/j__i23/D                |99971.503 ns 
STATE_OUT/serial/j__i19/D                |99971.503 ns 
STATE_OUT/serial/j__i2/D                 |99971.543 ns 
STATE_OUT/serial/j__i18/D                |99971.569 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/cont_110__i3/D                 |    1.719 ns 
STATE_OUT/j__i23/D                       |    1.719 ns 
STATE_OUT/j__i28/D                       |    1.719 ns 
STATE_OUT/j__i8/D                        |    1.719 ns 
STATE_OUT/cont_110__i1/D                 |    1.719 ns 
STATE_OUT/j__i13/D                       |    1.719 ns 
STATE_OUT/init_c/D                       |    1.719 ns 
STATE_OUT/j__i14/D                       |    1.719 ns 
mainTimer/clkCont_i7/D                   |    1.719 ns 
mainTimer/clkCont_i15/D                  |    1.719 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 2 Start Points         |           Type           
-------------------------------------------------------------------
STATE_OUT/serial/status_out/Q           |          No required time
STATE_OUT/serial/status_send/PADDO      |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         2
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 3 End Points          |           Type           
-------------------------------------------------------------------
{Sreg_i0/SR   Sreg_i1/SR}               |           No arrival time
STATE_OUT/serial/temp_data_out_i0_i2/D  |           No arrival time
STATE_OUT/serial/temp_data_out_i0_i3/D  |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         3
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
SENSOR1_IN                              |                     input
SENSOR2_IN                              |                     input
KB_IN[1]                                |                     input
KB_IN[0]                                |                     input
KB_RECV                                 |                     input
RESET_IN                                |                     input
STATUS_SEND                             |                    output
STATUS_OUT                              |                    output
SIREN_OUT                               |                    output
SERCLK_OUT                              |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        10
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 1 Instance(s)          |           Type           
-------------------------------------------------------------------
keyboard/counter_111__i1                |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                         1
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R12C7A)
Path End         : STATE_OUT/serial/j__i4/D  (SLICE_R11C7D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.4% (route), 41.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.424 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  57      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  57      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R12C7A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R12C7A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1132                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R12C7B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n2993                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R12C7B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1134                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R12C7C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n2996                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R12C7C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1136                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R12C7D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n2999                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R12C7D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1138                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R12C8A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3002                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R12C8A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1140                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R12C8B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3005                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R12C8B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1142                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R12C8C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3008                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R12C8C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1144                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R12C8D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3011                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R12C8D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1146                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R12C9A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3014                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R12C9A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1148                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R12C9B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3017                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R12C9B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1150                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R12C9C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3020                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R12C9C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1152                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R12C9D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3023                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R12C9D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1154                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R12C10A   CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3026                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R12C10A   CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1156                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R12C10B   CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3029                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R12C10B   CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1158                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R12C10C   CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3032                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R12C10C   CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1160                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R12C10D   D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            3.152        23.054  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R11C9A    A1_TO_F1_DELAY       0.450        23.504  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.994  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R11C9B    B1_TO_F1_DELAY       0.450        26.444  1       
STATE_OUT/serial/n55                                      NET DELAY            2.768        29.212  1       
STATE_OUT.serial.i93_4_lut/B->STATE_OUT.serial.i93_4_lut/Z
                                          SLICE_R13C9B    D0_TO_F0_DELAY       0.450        29.662  31      
STATE_OUT/serial/n114                                     NET DELAY            3.748        33.410  31      
i374_2_lut/A->i374_2_lut/Z                SLICE_R11C7D    A0_TO_F0_DELAY       0.477        33.887  1       
STATE_OUT/serial/n485 ( DI0 )                             NET DELAY            0.000        33.887  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  57      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  57      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.887  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.424  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R12C7A)
Path End         : STATE_OUT/serial/j__i5/D  (SLICE_R11C7D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.490 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  57      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  57      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R12C7A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R12C7A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1132                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R12C7B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n2993                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R12C7B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1134                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R12C7C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n2996                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R12C7C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1136                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R12C7D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n2999                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R12C7D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1138                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R12C8A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3002                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R12C8A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1140                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R12C8B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3005                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R12C8B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1142                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R12C8C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3008                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R12C8C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1144                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R12C8D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3011                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R12C8D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1146                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R12C9A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3014                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R12C9A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1148                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R12C9B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3017                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R12C9B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1150                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R12C9C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3020                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R12C9C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1152                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R12C9D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3023                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R12C9D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1154                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R12C10A   CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3026                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R12C10A   CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1156                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R12C10B   CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3029                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R12C10B   CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1158                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R12C10C   CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3032                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R12C10C   CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1160                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R12C10D   D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            3.152        23.054  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R11C9A    A1_TO_F1_DELAY       0.450        23.504  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.994  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R11C9B    B1_TO_F1_DELAY       0.450        26.444  1       
STATE_OUT/serial/n55                                      NET DELAY            2.768        29.212  1       
STATE_OUT.serial.i93_4_lut/B->STATE_OUT.serial.i93_4_lut/Z
                                          SLICE_R13C9B    D0_TO_F0_DELAY       0.450        29.662  31      
STATE_OUT/serial/n114                                     NET DELAY            3.682        33.344  31      
i373_2_lut/A->i373_2_lut/Z                SLICE_R11C7D    B1_TO_F1_DELAY       0.477        33.821  1       
STATE_OUT/serial/n484 ( DI1 )                             NET DELAY            0.000        33.821  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  57      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  57      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.821  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.490  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R12C7A)
Path End         : STATE_OUT/serial/j__i15/D  (SLICE_R13C10D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.503 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  57      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  57      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R12C7A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R12C7A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1132                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R12C7B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n2993                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R12C7B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1134                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R12C7C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n2996                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R12C7C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1136                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R12C7D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n2999                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R12C7D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1138                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R12C8A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3002                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R12C8A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1140                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R12C8B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3005                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R12C8B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1142                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R12C8C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3008                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R12C8C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1144                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R12C8D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3011                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R12C8D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1146                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R12C9A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3014                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R12C9A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1148                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R12C9B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3017                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R12C9B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1150                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R12C9C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3020                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R12C9C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1152                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R12C9D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3023                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R12C9D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1154                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R12C10A   CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3026                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R12C10A   CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1156                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R12C10B   CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3029                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R12C10B   CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1158                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R12C10C   CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3032                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R12C10C   CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1160                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R12C10D   D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            3.152        23.054  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R11C9A    A1_TO_F1_DELAY       0.450        23.504  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.994  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R11C9B    B1_TO_F1_DELAY       0.450        26.444  1       
STATE_OUT/serial/n55                                      NET DELAY            2.768        29.212  1       
STATE_OUT.serial.i93_4_lut/B->STATE_OUT.serial.i93_4_lut/Z
                                          SLICE_R13C9B    D0_TO_F0_DELAY       0.450        29.662  31      
STATE_OUT/serial/n114                                     NET DELAY            3.669        33.331  31      
i363_2_lut/A->i363_2_lut/Z                SLICE_R13C10D   A1_TO_F1_DELAY       0.477        33.808  1       
STATE_OUT/serial/n474 ( DI1 )                             NET DELAY            0.000        33.808  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  57      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  57      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.808  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.503  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R12C7A)
Path End         : STATE_OUT/serial/j__i11/D  (SLICE_R13C8B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.503 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  57      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  57      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R12C7A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R12C7A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1132                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R12C7B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n2993                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R12C7B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1134                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R12C7C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n2996                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R12C7C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1136                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R12C7D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n2999                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R12C7D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1138                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R12C8A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3002                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R12C8A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1140                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R12C8B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3005                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R12C8B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1142                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R12C8C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3008                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R12C8C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1144                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R12C8D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3011                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R12C8D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1146                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R12C9A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3014                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R12C9A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1148                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R12C9B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3017                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R12C9B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1150                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R12C9C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3020                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R12C9C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1152                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R12C9D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3023                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R12C9D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1154                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R12C10A   CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3026                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R12C10A   CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1156                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R12C10B   CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3029                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R12C10B   CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1158                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R12C10C   CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3032                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R12C10C   CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1160                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R12C10D   D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            3.152        23.054  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R11C9A    A1_TO_F1_DELAY       0.450        23.504  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.994  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R11C9B    B1_TO_F1_DELAY       0.450        26.444  1       
STATE_OUT/serial/n55                                      NET DELAY            2.768        29.212  1       
STATE_OUT.serial.i93_4_lut/B->STATE_OUT.serial.i93_4_lut/Z
                                          SLICE_R13C9B    D0_TO_F0_DELAY       0.450        29.662  31      
STATE_OUT/serial/n114                                     NET DELAY            3.669        33.331  31      
i367_2_lut/A->i367_2_lut/Z                SLICE_R13C8B    A1_TO_F1_DELAY       0.477        33.808  1       
STATE_OUT/serial/n478 ( DI1 )                             NET DELAY            0.000        33.808  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  57      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  57      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.808  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.503  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R12C7A)
Path End         : STATE_OUT/serial/j__i7/D  (SLICE_R13C8A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.503 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  57      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  57      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R12C7A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R12C7A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1132                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R12C7B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n2993                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R12C7B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1134                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R12C7C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n2996                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R12C7C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1136                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R12C7D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n2999                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R12C7D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1138                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R12C8A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3002                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R12C8A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1140                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R12C8B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3005                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R12C8B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1142                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R12C8C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3008                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R12C8C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1144                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R12C8D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3011                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R12C8D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1146                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R12C9A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3014                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R12C9A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1148                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R12C9B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3017                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R12C9B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1150                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R12C9C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3020                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R12C9C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1152                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R12C9D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3023                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R12C9D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1154                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R12C10A   CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3026                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R12C10A   CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1156                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R12C10B   CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3029                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R12C10B   CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1158                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R12C10C   CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3032                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R12C10C   CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1160                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R12C10D   D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            3.152        23.054  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R11C9A    A1_TO_F1_DELAY       0.450        23.504  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.994  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R11C9B    B1_TO_F1_DELAY       0.450        26.444  1       
STATE_OUT/serial/n55                                      NET DELAY            2.768        29.212  1       
STATE_OUT.serial.i93_4_lut/B->STATE_OUT.serial.i93_4_lut/Z
                                          SLICE_R13C9B    D0_TO_F0_DELAY       0.450        29.662  31      
STATE_OUT/serial/n114                                     NET DELAY            3.669        33.331  31      
i371_2_lut/A->i371_2_lut/Z                SLICE_R13C8A    A1_TO_F1_DELAY       0.477        33.808  1       
STATE_OUT/serial/n482 ( DI1 )                             NET DELAY            0.000        33.808  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  57      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  57      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.808  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.503  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R12C7A)
Path End         : STATE_OUT/serial/j__i25/D  (SLICE_R11C10D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.503 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  57      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  57      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R12C7A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R12C7A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1132                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R12C7B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n2993                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R12C7B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1134                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R12C7C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n2996                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R12C7C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1136                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R12C7D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n2999                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R12C7D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1138                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R12C8A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3002                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R12C8A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1140                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R12C8B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3005                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R12C8B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1142                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R12C8C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3008                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R12C8C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1144                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R12C8D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3011                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R12C8D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1146                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R12C9A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3014                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R12C9A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1148                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R12C9B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3017                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R12C9B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1150                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R12C9C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3020                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R12C9C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1152                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R12C9D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3023                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R12C9D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1154                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R12C10A   CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3026                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R12C10A   CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1156                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R12C10B   CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3029                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R12C10B   CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1158                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R12C10C   CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3032                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R12C10C   CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1160                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R12C10D   D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            3.152        23.054  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R11C9A    A1_TO_F1_DELAY       0.450        23.504  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.994  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R11C9B    B1_TO_F1_DELAY       0.450        26.444  1       
STATE_OUT/serial/n55                                      NET DELAY            2.768        29.212  1       
STATE_OUT.serial.i93_4_lut/B->STATE_OUT.serial.i93_4_lut/Z
                                          SLICE_R13C9B    D0_TO_F0_DELAY       0.450        29.662  31      
STATE_OUT/serial/n114                                     NET DELAY            3.669        33.331  31      
i353_2_lut/A->i353_2_lut/Z                SLICE_R11C10D   A1_TO_F1_DELAY       0.477        33.808  1       
STATE_OUT/serial/n464 ( DI1 )                             NET DELAY            0.000        33.808  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  57      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  57      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.808  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.503  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R12C7A)
Path End         : STATE_OUT/serial/j__i23/D  (SLICE_R11C10B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.503 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  57      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  57      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R12C7A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R12C7A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1132                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R12C7B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n2993                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R12C7B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1134                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R12C7C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n2996                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R12C7C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1136                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R12C7D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n2999                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R12C7D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1138                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R12C8A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3002                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R12C8A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1140                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R12C8B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3005                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R12C8B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1142                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R12C8C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3008                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R12C8C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1144                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R12C8D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3011                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R12C8D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1146                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R12C9A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3014                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R12C9A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1148                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R12C9B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3017                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R12C9B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1150                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R12C9C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3020                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R12C9C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1152                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R12C9D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3023                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R12C9D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1154                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R12C10A   CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3026                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R12C10A   CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1156                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R12C10B   CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3029                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R12C10B   CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1158                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R12C10C   CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3032                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R12C10C   CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1160                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R12C10D   D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            3.152        23.054  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R11C9A    A1_TO_F1_DELAY       0.450        23.504  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.994  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R11C9B    B1_TO_F1_DELAY       0.450        26.444  1       
STATE_OUT/serial/n55                                      NET DELAY            2.768        29.212  1       
STATE_OUT.serial.i93_4_lut/B->STATE_OUT.serial.i93_4_lut/Z
                                          SLICE_R13C9B    D0_TO_F0_DELAY       0.450        29.662  31      
STATE_OUT/serial/n114                                     NET DELAY            3.669        33.331  31      
i355_2_lut/A->i355_2_lut/Z                SLICE_R11C10B   A1_TO_F1_DELAY       0.477        33.808  1       
STATE_OUT/serial/n466 ( DI1 )                             NET DELAY            0.000        33.808  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  57      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  57      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.808  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.503  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R12C7A)
Path End         : STATE_OUT/serial/j__i19/D  (SLICE_R11C10C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.503 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  57      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  57      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R12C7A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R12C7A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1132                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R12C7B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n2993                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R12C7B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1134                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R12C7C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n2996                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R12C7C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1136                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R12C7D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n2999                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R12C7D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1138                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R12C8A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3002                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R12C8A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1140                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R12C8B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3005                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R12C8B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1142                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R12C8C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3008                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R12C8C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1144                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R12C8D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3011                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R12C8D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1146                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R12C9A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3014                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R12C9A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1148                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R12C9B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3017                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R12C9B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1150                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R12C9C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3020                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R12C9C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1152                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R12C9D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3023                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R12C9D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1154                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R12C10A   CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3026                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R12C10A   CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1156                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R12C10B   CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3029                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R12C10B   CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1158                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R12C10C   CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3032                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R12C10C   CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1160                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R12C10D   D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            3.152        23.054  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R11C9A    A1_TO_F1_DELAY       0.450        23.504  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.994  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R11C9B    B1_TO_F1_DELAY       0.450        26.444  1       
STATE_OUT/serial/n55                                      NET DELAY            2.768        29.212  1       
STATE_OUT.serial.i93_4_lut/B->STATE_OUT.serial.i93_4_lut/Z
                                          SLICE_R13C9B    D0_TO_F0_DELAY       0.450        29.662  31      
STATE_OUT/serial/n114                                     NET DELAY            3.669        33.331  31      
i359_2_lut/A->i359_2_lut/Z                SLICE_R11C10C   A1_TO_F1_DELAY       0.477        33.808  1       
STATE_OUT/serial/n470 ( DI1 )                             NET DELAY            0.000        33.808  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  57      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  57      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.808  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.503  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R12C7A)
Path End         : STATE_OUT/serial/j__i2/D  (SLICE_R11C7A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.2% (route), 41.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.543 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  57      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  57      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R12C7A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R12C7A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1132                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R12C7B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n2993                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R12C7B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1134                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R12C7C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n2996                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R12C7C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1136                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R12C7D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n2999                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R12C7D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1138                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R12C8A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3002                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R12C8A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1140                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R12C8B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3005                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R12C8B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1142                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R12C8C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3008                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R12C8C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1144                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R12C8D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3011                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R12C8D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1146                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R12C9A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3014                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R12C9A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1148                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R12C9B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3017                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R12C9B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1150                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R12C9C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3020                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R12C9C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1152                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R12C9D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3023                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R12C9D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1154                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R12C10A   CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3026                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R12C10A   CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1156                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R12C10B   CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3029                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R12C10B   CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1158                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R12C10C   CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3032                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R12C10C   CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1160                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R12C10D   D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            3.152        23.054  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R11C9A    A1_TO_F1_DELAY       0.450        23.504  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.994  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R11C9B    B1_TO_F1_DELAY       0.450        26.444  1       
STATE_OUT/serial/n55                                      NET DELAY            2.768        29.212  1       
STATE_OUT.serial.i93_4_lut/B->STATE_OUT.serial.i93_4_lut/Z
                                          SLICE_R13C9B    D0_TO_F0_DELAY       0.450        29.662  31      
STATE_OUT/serial/n114                                     NET DELAY            3.629        33.291  31      
i376_2_lut/A->i376_2_lut/Z                SLICE_R11C7A    C0_TO_F0_DELAY       0.477        33.768  1       
STATE_OUT/serial/n487 ( DI0 )                             NET DELAY            0.000        33.768  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  57      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  57      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.768  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.543  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R12C7A)
Path End         : STATE_OUT/serial/j__i18/D  (SLICE_R11C10C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.2% (route), 41.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.569 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  57      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  57      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R12C7A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R12C7A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1132                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R12C7B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n2993                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R12C7B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1134                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R12C7C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n2996                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R12C7C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1136                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R12C7D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n2999                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R12C7D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1138                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R12C8A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3002                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R12C8A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1140                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R12C8B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3005                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R12C8B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1142                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R12C8C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3008                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R12C8C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1144                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R12C8D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3011                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R12C8D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1146                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R12C9A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3014                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R12C9A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1148                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R12C9B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3017                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R12C9B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1150                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R12C9C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3020                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R12C9C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1152                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R12C9D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3023                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R12C9D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1154                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R12C10A   CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3026                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R12C10A   CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1156                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R12C10B   CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3029                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R12C10B   CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1158                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R12C10C   CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3032                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R12C10C   CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1160                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R12C10D   D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            3.152        23.054  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R11C9A    A1_TO_F1_DELAY       0.450        23.504  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.994  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R11C9B    B1_TO_F1_DELAY       0.450        26.444  1       
STATE_OUT/serial/n55                                      NET DELAY            2.768        29.212  1       
STATE_OUT.serial.i93_4_lut/B->STATE_OUT.serial.i93_4_lut/Z
                                          SLICE_R13C9B    D0_TO_F0_DELAY       0.450        29.662  31      
STATE_OUT/serial/n114                                     NET DELAY            3.603        33.265  31      
i360_2_lut/A->i360_2_lut/Z                SLICE_R11C10C   B0_TO_F0_DELAY       0.477        33.742  1       
STATE_OUT/serial/n471 ( DI0 )                             NET DELAY            0.000        33.742  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  57      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  57      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.742  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.569  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_110__i3/Q  (SLICE_R14C6C)
Path End         : STATE_OUT/cont_110__i3/D  (SLICE_R14C6C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      



STATE_OUT/cont_110__i3/CK->STATE_OUT/cont_110__i3/Q
                                          SLICE_R14C6C    CLK_TO_Q1_DELAY  0.768         3.809  2       
STATE_OUT/cont[3]                                         NET DELAY        0.702         4.511  2       
STATE_OUT/i954_3_lut_4_lut/D->STATE_OUT/i954_3_lut_4_lut/Z
                                          SLICE_R14C6C    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n21[3] ( DI1 )                                  NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i23/Q  (SLICE_R18C6A)
Path End         : STATE_OUT/j__i23/D  (SLICE_R18C6A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      



STATE_OUT/j__i23/CK->STATE_OUT/j__i23/Q   SLICE_R18C6A    CLK_TO_Q0_DELAY  0.768         3.809  2       
STATE_OUT/j[23]                                           NET DELAY        0.702         4.511  2       
i404_4_lut_4_lut/C->i404_4_lut_4_lut/Z    SLICE_R18C6A    D0_TO_F0_DELAY   0.249         4.760  1       
STATE_OUT/n515 ( DI0 )                                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i28/Q  (SLICE_R18C6B)
Path End         : STATE_OUT/j__i28/D  (SLICE_R18C6B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      



STATE_OUT/j__i28/CK->STATE_OUT/j__i28/Q   SLICE_R18C6B    CLK_TO_Q1_DELAY  0.768         3.809  2       
STATE_OUT/j[28]                                           NET DELAY        0.702         4.511  2       
i414_4_lut_4_lut/C->i414_4_lut_4_lut/Z    SLICE_R18C6B    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n525 ( DI1 )                                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i8/Q  (SLICE_R18C4B)
Path End         : STATE_OUT/j__i8/D  (SLICE_R18C4B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      



STATE_OUT/j__i8/CK->STATE_OUT/j__i8/Q     SLICE_R18C4B    CLK_TO_Q1_DELAY  0.768         3.809  2       
STATE_OUT/j[8]                                            NET DELAY        0.702         4.511  2       
i333_4_lut_4_lut/C->i333_4_lut_4_lut/Z    SLICE_R18C4B    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n444 ( DI1 )                                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_110__i1/Q  (SLICE_R14C6A)
Path End         : STATE_OUT/cont_110__i1/D  (SLICE_R14C6A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      



STATE_OUT/cont_110__i1/CK->STATE_OUT/cont_110__i1/Q
                                          SLICE_R14C6A    CLK_TO_Q1_DELAY  0.768         3.809  4       
STATE_OUT/cont[1]                                         NET DELAY        0.702         4.511  4       
STATE_OUT/i940_2_lut/A->STATE_OUT/i940_2_lut/Z
                                          SLICE_R14C6A    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n21[1] ( DI1 )                                  NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i13/Q  (SLICE_R15C4C)
Path End         : STATE_OUT/j__i13/D  (SLICE_R15C4C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      



STATE_OUT/j__i13/CK->STATE_OUT/j__i13/Q   SLICE_R15C4C    CLK_TO_Q1_DELAY  0.768         3.809  2       
STATE_OUT/j[13]                                           NET DELAY        0.702         4.511  2       
i384_4_lut_4_lut/C->i384_4_lut_4_lut/Z    SLICE_R15C4C    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n495 ( DI1 )                                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/waiting_c/Q  (SLICE_R15C6A)
Path End         : STATE_OUT/init_c/D  (SLICE_R15C6A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      



STATE_OUT/waiting_c/CK->STATE_OUT/waiting_c/Q
                                          SLICE_R15C6A    CLK_TO_Q0_DELAY  0.768         3.809  34      
STATE_OUT/waiting                                         NET DELAY        0.702         4.511  34      
STATE_OUT.SLICE_71/D1->STATE_OUT.SLICE_71/F1
                                          SLICE_R15C6A    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT.waiting_N_135$n4 ( DI1 )                        NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i14/Q  (SLICE_R18C5B)
Path End         : STATE_OUT/j__i14/D  (SLICE_R18C5B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      



STATE_OUT/j__i14/CK->STATE_OUT/j__i14/Q   SLICE_R18C5B    CLK_TO_Q0_DELAY  0.768         3.809  2       
STATE_OUT/j[14]                                           NET DELAY        0.702         4.511  2       
i386_4_lut_4_lut/C->i386_4_lut_4_lut/Z    SLICE_R18C5B    D0_TO_F0_DELAY   0.249         4.760  1       
STATE_OUT/n497 ( DI0 )                                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (SLICE_R15C18A)
Path End         : mainTimer/clkCont_i7/D  (SLICE_R15C17A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      3.041         3.041  58      



mainTimer/state/CK->mainTimer/state/Q     SLICE_R15C18A   CLK_TO_Q0_DELAY  0.768         3.809  22      
mainTimer/TIME_OUT                                        NET DELAY        0.702         4.511  22      
mainTimer/i614_2_lut/B->mainTimer/i614_2_lut/Z
                                          SLICE_R15C17A   D0_TO_F0_DELAY   0.249         4.760  1       
mainTimer/clkCont_17__N_19[7] ( DI0 )                     NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (SLICE_R15C18A)
Path End         : mainTimer/clkCont_i15/D  (SLICE_R14C19C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      3.041         3.041  58      



mainTimer/state/CK->mainTimer/state/Q     SLICE_R15C18A   CLK_TO_Q0_DELAY  0.768         3.809  22      
mainTimer/TIME_OUT                                        NET DELAY        0.702         4.511  22      
mainTimer/i594_2_lut/B->mainTimer/i594_2_lut/Z
                                          SLICE_R14C19C   D0_TO_F0_DELAY   0.249         4.760  1       
mainTimer/clkCont_17__N_19[15] ( DI0 )                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

