<!DOCTYPE html>
<html  lang="en">
<head>
    <meta charset="utf-8" />

<meta name="generator" content="Hexo 5.2.0" />

<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1" />

<title>AI core &amp; RISC Architecture 课程笔记 - Zhengzb&#39;s Blog</title>


    <meta name="description" content="Week3：本周学习的知识主要包括：Verilog的基本语法知识以及一个简单的RISC处理器的硬件组成，并使用Verilog描述了各个硬件模块的功能。">
<meta property="og:type" content="article">
<meta property="og:title" content="AI core &amp; RISC Architecture 课程笔记">
<meta property="og:url" content="https://samzhengzb.github.io/2020/08/21/week3/">
<meta property="og:site_name" content="Zhengzb&#39;s Blog">
<meta property="og:description" content="Week3：本周学习的知识主要包括：Verilog的基本语法知识以及一个简单的RISC处理器的硬件组成，并使用Verilog描述了各个硬件模块的功能。">
<meta property="og:locale" content="en_US">
<meta property="og:image" content="https://samzhengzb.github.io/images/og_image.png">
<meta property="article:published_time" content="2020-08-21T06:07:46.000Z">
<meta property="article:modified_time" content="2020-09-12T07:14:29.320Z">
<meta property="article:author" content="zhengzb">
<meta property="article:tag" content="课程笔记">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://samzhengzb.github.io/images/og_image.png">







<link rel="icon" href="/images/favicon.svg">


<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/bulma@0.7.2/css/bulma.css">
<link rel="stylesheet" href="https://use.fontawesome.com/releases/v5.4.1/css/all.css">
<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Ubuntu:400,600|Source+Code+Pro">
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/highlight.js@9.12.0/styles/github-gist.css">


    
    
<style>body>.footer,body>.navbar,body>.section{opacity:0}</style>

    
    
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/lightgallery@1.6.8/dist/css/lightgallery.min.css">
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/justifiedGallery@3.7.0/dist/css/justifiedGallery.min.css">

    
    
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/outdatedbrowser@1.1.5/outdatedbrowser/outdatedbrowser.min.css">

    
    
    
    
<link rel="stylesheet" href="/css/back-to-top.css">

    
    
    
    
    
    
    
    <link rel="stylesheet" href="/css/progressbar.css">
<script src="https://cdn.jsdelivr.net/npm/pace-js@1.0.2/pace.min.js"></script>
    
    <script async="" src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>
    


<link rel="stylesheet" href="/css/style.css">
</head>
<body class="is-2-column">
    <nav class="navbar navbar-main">
    <div class="container">
        <div class="navbar-brand is-flex-center">
            <a class="navbar-item navbar-logo" href="/">
            
                <img src="/images/mylogo.svg" alt="AI core &amp; RISC Architecture 课程笔记" height="28">
            
            </a>
        </div>
        <div class="navbar-menu">
            
            <div class="navbar-start">
                
                <a class="navbar-item"
                href="/">Home</a>
                
                <a class="navbar-item"
                href="/archives/">Archives</a>
                
                <a class="navbar-item"
                href="/categories/">Categories</a>
                
                <a class="navbar-item"
                href="/tags/">Tags</a>
                
                <a class="navbar-item"
                href="/about/">About</a>
                
            </div>
            
            <div class="navbar-end">
                
                
                <a class="navbar-item is-hidden-tablet catalogue" title="Catalogue" href="javascript:;">
                    <i class="fas fa-list-ul"></i>
                </a>
                
                
                <a class="navbar-item search" title="Search" href="javascript:;">
                    <i class="fas fa-search"></i>
                </a>
                
            </div>
        </div>
    </div>
</nav>
    
    <section class="section">
        <div class="container">
            <div class="columns">
                <div class="column is-8-tablet is-8-desktop is-8-widescreen has-order-2 column-main">
<div class="card">	
    
	
    <div class="card-content article ">		
		
        <div class="level article-meta is-size-7 is-uppercase is-mobile is-overflow-x-auto">
            <div class="level-left">
				
				
                <time class="level-item has-text-grey" datetime="2020-08-21T06:07:46.000Z">2020-08-21</time>
				
				
                <div class="level-item">
                <a class="has-link-grey -link" href="/categories/Course/">Course</a>
                </div>
                
             
				
                <span class="level-item has-text-grey">
                    
                    
                    4 minutes read (About 561 words)
                </span>
                
                
                <span class="level-item has-text-grey" id="busuanzi_container_page_pv">
                    <i class="far fa-eye"></i>
                    <span id="busuanzi_value_page_pv">0</span> visits
                </span>
                
				
				
            </div>
        </div>
        
        <h1 class="title is-size-3 is-size-4-mobile has-text-weight-normal">
            
                AI core &amp; RISC Architecture 课程笔记
            
        </h1>
        <div class="content">
            <p><strong>Week3</strong>：本周学习的知识主要包括：Verilog的基本语法知识以及一个简单的RISC处理器的硬件组成，并使用Verilog描述了各个硬件模块的功能。<a id="more"></a></p>
<h2 id="内容回顾"><a href="#内容回顾" class="headerlink" title="内容回顾"></a>内容回顾</h2><h3 id="Verilog语法的几点回顾"><a href="#Verilog语法的几点回顾" class="headerlink" title="Verilog语法的几点回顾"></a>Verilog语法的几点回顾</h3><ul>
<li>逻辑操作和位宽操作<ul>
<li>logic operation: a &amp;&amp; b、a || b、!c</li>
<li>Bit-wise operation:  a&amp;b、a|b、~c</li>
</ul>
</li>
<li>逻辑移位和算术移位<ul>
<li>logic shift:  a &gt;&gt; 1, a is unsigned  </li>
<li>arithmetic shift:  a &gt;&gt;&gt; 1, a is signed </li>
</ul>
</li>
<li>位宽划分<ul>
<li>a[7-:4] = a[7:4] = a[4+:4]</li>
</ul>
</li>
<li>signed 补码 、unsigned 原码</li>
</ul>
<p>由于之前上过Verilog的语法课，因此以上知识点只是整理了我认为比较重要的几处，更多的Verilog语法请参考以下链接</p>
<blockquote>
<p><a target="_blank" rel="noopener" href="https://arch.cihlab.top/verilog_training.pdf">Verilog语法资料</a><br><a target="_blank" rel="noopener" href="https://www.zhihu.com/question/54815861/answer/1138376234">Verilog 有什么奇技淫巧？</a></p>
</blockquote>
<h3 id="一个简单的RISC硬件组成"><a href="#一个简单的RISC硬件组成" class="headerlink" title="一个简单的RISC硬件组成"></a>一个简单的RISC硬件组成</h3><p>麻雀虽小，五脏俱全。根据冯诺依曼理论，一个计算机包括存储器、运算器、控制器以及输入输出设备。该节介绍的极简RISC硬件也具有这些，当然不包括输入输出设备。下面将用Verilog去实现这些硬件电路，完成一个简单的RISC处理器。</p>
<h4 id="存储器-Memory"><a href="#存储器-Memory" class="headerlink" title="存储器 (Memory)"></a>存储器 (Memory)</h4><ul>
<li>寄存器列表（RF）<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> regfile #(</span><br><span class="line">    <span class="keyword">parameter</span> REG_DATA_WIDTH = <span class="number">4</span>,</span><br><span class="line">    <span class="keyword">parameter</span> REG_ADDR_WIDTH = <span class="number">16</span>,</span><br><span class="line">    <span class="keyword">parameter</span> REG_NUMBER     = <span class="number">16</span></span><br><span class="line">)</span><br><span class="line">(</span><br><span class="line">    <span class="keyword">input</span> [REG_ADDR_WIDTH-<span class="number">1</span>:<span class="number">0</span>] rs1_addr,</span><br><span class="line">    <span class="keyword">input</span> [REG_ADDR_WIDTH-<span class="number">1</span>:<span class="number">0</span>] rs2_addr,</span><br><span class="line">    <span class="keyword">input</span> [REG_ADDR_WIDTH-<span class="number">1</span>:<span class="number">0</span>] rd_addr,</span><br><span class="line">    <span class="keyword">input</span> [REG_DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>] rd_data,</span><br><span class="line">    <span class="keyword">input</span> RegWEn,</span><br><span class="line">    <span class="keyword">input</span> clk,rst_n,</span><br><span class="line"></span><br><span class="line">    <span class="keyword">output</span> [REG_DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>] rs1_data,</span><br><span class="line">    <span class="keyword">output</span> [REG_DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>] rs2_data</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [REG_DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>] rf [REG_NUMBER-<span class="number">1</span>:<span class="number">0</span>];</span><br><span class="line"></span><br><span class="line">    <span class="comment">// reg0 is always equal to zero</span></span><br><span class="line">    <span class="keyword">assign</span> rs1_data = rs1_addr == <span class="number">0</span>? <span class="number">0</span>:rf[rs1_addr];</span><br><span class="line">    <span class="keyword">assign</span> rs2_data = rs2_addr == <span class="number">0</span>? <span class="number">0</span>:rf[rs2_addr];</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span>@ (<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span>: REGFILE</span><br><span class="line">            <span class="keyword">integer</span> i;</span><br><span class="line">            <span class="keyword">for</span> (i=<span class="number">0</span>; i&lt;REG_NUMBER; i=i+<span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                rf[i] &lt;= <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (RegWEn &amp;&amp; rd_addr!=<span class="number">0</span>) <span class="keyword">begin</span></span><br><span class="line">            rf[rd_addr] &lt;= rd_data;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></li>
<li>数据存储器（DCM）<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> dcmen #(</span><br><span class="line">    <span class="keyword">parameter</span> MEM_ADDR_WIDTH = <span class="number">5</span>,</span><br><span class="line">    <span class="keyword">parameter</span> MEM_DATA_WIDTH = <span class="number">16</span>,</span><br><span class="line">    <span class="keyword">parameter</span> MEM_NUMBER     = <span class="number">32</span></span><br><span class="line">)</span><br><span class="line">(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> MemWEn,</span><br><span class="line">    <span class="keyword">input</span> [MEM_ADDR_WIDTH-<span class="number">1</span>:<span class="number">0</span>] addr,</span><br><span class="line">    <span class="keyword">input</span> [MEM_DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>] dataw,</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">output</span> [MEM_DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>] datar</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">	<span class="keyword">reg</span> [MEM_DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]RAM [MEM_NUMBER-<span class="number">1</span>:<span class="number">0</span>];</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span> (MemWEn) <span class="keyword">begin</span></span><br><span class="line">			RAM[addr] &lt;= dataw;			</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">	<span class="keyword">assign</span> datar = RAM[addr] ;</span><br><span class="line">	</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></li>
<li>指令存储器（ICM）<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> icmem #(</span><br><span class="line">	<span class="keyword">parameter</span> PC_WIDTH       = <span class="number">16</span>,</span><br><span class="line">	<span class="keyword">parameter</span> ISA_WIDTH      = <span class="number">16</span>,</span><br><span class="line">	<span class="keyword">parameter</span> MEM_ADDR_WIDTH = <span class="number">5</span>,</span><br><span class="line">    <span class="keyword">parameter</span> MEM_DATA_WIDTH = <span class="number">16</span>,</span><br><span class="line">    <span class="keyword">parameter</span> MEM_NUMBER     = <span class="number">32</span></span><br><span class="line">)</span><br><span class="line">(			</span><br><span class="line">	<span class="keyword">input</span> clk,</span><br><span class="line">	<span class="keyword">input</span> rst_n,</span><br><span class="line">	<span class="keyword">input</span> inst_wen,</span><br><span class="line">	<span class="keyword">input</span> [ISA_WIDTH-<span class="number">1</span>:<span class="number">0</span>] input_inst,</span><br><span class="line"></span><br><span class="line">	<span class="keyword">output</span> [ISA_WIDTH-<span class="number">1</span>:<span class="number">0</span>] current_inst</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">	<span class="keyword">reg</span> [PC_WIDTH-<span class="number">1</span>:<span class="number">0</span>] pc;</span><br><span class="line"></span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">			<span class="comment">// reset</span></span><br><span class="line">			pc &lt;= <span class="number">0</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">			pc &lt;= pc + <span class="number">1</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">	dcmen #(</span><br><span class="line">			<span class="variable">.MEM_ADDR_WIDTH</span>(MEM_ADDR_WIDTH),</span><br><span class="line">			<span class="variable">.MEM_DATA_WIDTH</span>(MEM_DATA_WIDTH),</span><br><span class="line">			<span class="variable">.MEM_NUMBER</span>(MEM_NUMBER)</span><br><span class="line">		) inst_dcmen (</span><br><span class="line">			<span class="variable">.clk</span>    (clk),</span><br><span class="line">			<span class="variable">.MemWEn</span> (inst_wen),</span><br><span class="line">			<span class="variable">.addr</span>   (pc),</span><br><span class="line">			<span class="variable">.dataw</span>  (input_inst),</span><br><span class="line">			<span class="variable">.datar</span>  (current_inst)</span><br><span class="line">		);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</li>
</ul>
<h4 id="运算器-ALU"><a href="#运算器-ALU" class="headerlink" title="运算器 (ALU)"></a>运算器 (ALU)</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> MAC_ALU #(</span><br><span class="line">	<span class="keyword">parameter</span> REG_DATA_WIDTH = <span class="number">16</span>		</span><br><span class="line">)</span><br><span class="line">(</span><br><span class="line">	<span class="keyword">input</span> clk,</span><br><span class="line">	<span class="keyword">input</span> funct,</span><br><span class="line">	<span class="keyword">input</span> [REG_DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>] rs1,rs2,</span><br><span class="line"></span><br><span class="line">	<span class="keyword">output</span> [REG_DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>] rd</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">	<span class="keyword">wire</span> [REG_DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>] product;</span><br><span class="line">	<span class="keyword">wire</span> [REG_DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>] addend1,addend2;</span><br><span class="line">	<span class="keyword">reg</span>  [REG_DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>] psum;</span><br><span class="line"></span><br><span class="line">	<span class="keyword">assign</span> product = <span class="built_in">$signed</span>(rs1) * <span class="built_in">$signed</span>(rs2);</span><br><span class="line">	<span class="keyword">assign</span> addend1 = funct? <span class="number">0</span>: product;</span><br><span class="line">	<span class="keyword">assign</span> addend2 = funct? rs2: psum;</span><br><span class="line">	<span class="keyword">assign</span> rd = addend1 + addend2;</span><br><span class="line"></span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span> (funct) <span class="keyword">begin</span></span><br><span class="line">			psum &lt;= <span class="number">0</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">			psum &lt;= rd;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>关于Verilog语法中*的使用，可以参考以下链接</p>
<blockquote>
<p><a target="_blank" rel="noopener" href="https://www.zhihu.com/question/309627605/answer/580585117">在Verilog中直接调用*实现乘法器，其延迟和占用资源如何？</a></p>
</blockquote>
<h4 id="控制器-IDU"><a href="#控制器-IDU" class="headerlink" title="控制器 (IDU)"></a>控制器 (IDU)</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"></span><br></pre></td></tr></table></figure>

<h4 id="极简指令集与其硬件组成"><a href="#极简指令集与其硬件组成" class="headerlink" title="极简指令集与其硬件组成"></a>极简指令集与其硬件组成</h4><table>
<thead>
<tr>
<th align="center">opcode</th>
<th align="center">目标Reg</th>
<th align="center">源寄存器/立即数</th>
<th align="center">说明</th>
</tr>
</thead>
<tbody><tr>
<td align="center"><font color="#0099ff" size="4">Load</font></td>
<td align="center">rd</td>
<td align="center">rs+imm(5b)</td>
<td align="center">在rst imm地址 -&gt; rd</td>
</tr>
<tr>
<td align="center"><font color="#A52A2A" size="4">Store</font></td>
<td align="center">/</td>
<td align="center">rs(addr)/rs(data)</td>
<td align="center">rs(data) -&gt; Mem index=rs(地址)</td>
</tr>
<tr>
<td align="center"><font color="#9932CC" size="4">MOV</font></td>
<td align="center">rd</td>
<td align="center">imm(9b)</td>
<td align="center">赋值 -&gt; rd</td>
</tr>
<tr>
<td align="center"><font color="#90EE90" size="4">MAC</font></td>
<td align="center">rd</td>
<td align="center">rs1/funct=1</td>
<td align="center">乘加</td>
</tr>
<tr>
<td align="center"><font color="#90EE90" size="4">MAC</font></td>
<td align="center">rd</td>
<td align="center">rs1/funct=1</td>
<td align="center">乘加</td>
</tr>
</tbody></table>
<p>注明：不同颜色的数据通路对应其相同颜色的指令</p>
<p><img src="/2020/08/21/week3/hw_organization.png" alt></p>
<h3 id="HomeWork"><a href="#HomeWork" class="headerlink" title="HomeWork"></a>HomeWork</h3>
        </div>
        
        <div class="level is-size-7 is-uppercase">
            <div class="level-start">
                <div class="level-item">
                    <span class="is-size-6 has-text-grey has-mr-7">#</span>
                    <a class="has-link-grey -link-link" href="/tags/%E8%AF%BE%E7%A8%8B%E7%AC%94%E8%AE%B0/" rel="tag">课程笔记</a>
                </div>
            </div>
        </div>
        
        
        
    </div>
</div>





<div class="card card-transparent">
    <div class="level post-navigation is-flex-wrap is-mobile">
        
        <div class="level-start">
            <a class="level level-item has-link-grey  article-nav-prev" href="/2020/08/29/week4/">
                <i class="level-item fas fa-chevron-left"></i>
                <span class="level-item">AI core &amp; RISC Architecture 课程笔记</span>
            </a>
        </div>
        
        
        <div class="level-end">
            <a class="level level-item has-link-grey  article-nav-next" href="/2020/07/14/week2/">
                <span class="level-item">AI core &amp; RISC Architecture 课程笔记</span>
                <i class="level-item fas fa-chevron-right"></i>
            </a>
        </div>
        
    </div>
</div>



<div class="card">
    <div class="card-content">
        <h3 class="title is-5 has-text-weight-normal">Comments</h3>
        
<div id="valine-thread" class="content"></div>
<script src="//cdn1.lncld.net/static/js/3.0.4/av-min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/valine@1.3.10/dist/Valine.min.js"></script>
<script>
    new Valine({
        el: '#valine-thread' ,
        notify: false,
        verify: false,
        app_id: 'NbsfS7DMjL0e7wrlEniIL4sS-9Nh9j0Va',
        app_key: 'SmitvmqoF2K60fdfnw257MKT',
        placeholder: 'Say something...'
    });
</script>

    </div>
</div>
</div>
                
                




<div class="column is-4-tablet is-4-desktop is-4-widescreen  has-order-3 column-right is-sticky">
    
        

    <div class="card widget column-left is-sticky" id="toc">
        <div class="card-content">
            <div class="menu">
                <h3 class="menu-label">
                    Catalogue
                </h3>
                <ul class="menu-list"><li>
        <a class="is-flex" href="#内容回顾">
        <span class="has-mr-6">1</span>
        <span>内容回顾</span>
        </a><ul class="menu-list"><li>
        <a class="is-flex" href="#Verilog语法的几点回顾">
        <span class="has-mr-6">1.1</span>
        <span>Verilog语法的几点回顾</span>
        </a></li><li>
        <a class="is-flex" href="#一个简单的RISC硬件组成">
        <span class="has-mr-6">1.2</span>
        <span>一个简单的RISC硬件组成</span>
        </a><ul class="menu-list"><li>
        <a class="is-flex" href="#存储器-Memory">
        <span class="has-mr-6">1.2.1</span>
        <span>存储器 (Memory)</span>
        </a></li><li>
        <a class="is-flex" href="#运算器-ALU">
        <span class="has-mr-6">1.2.2</span>
        <span>运算器 (ALU)</span>
        </a></li><li>
        <a class="is-flex" href="#控制器-IDU">
        <span class="has-mr-6">1.2.3</span>
        <span>控制器 (IDU)</span>
        </a></li><li>
        <a class="is-flex" href="#极简指令集与其硬件组成">
        <span class="has-mr-6">1.2.4</span>
        <span>极简指令集与其硬件组成</span>
        </a></li></ul></li><li>
        <a class="is-flex" href="#HomeWork">
        <span class="has-mr-6">1.3</span>
        <span>HomeWork</span>
        </a></li></ul></li></ul>
            </div>
        </div>
    </div>

    
    
</div>

            </div>
        </div>
    </section>
    <footer class="footer">
    <div class="container">
        <div class="level">
            <div class="level-start has-text-centered-mobile">
                <a class="footer-logo is-block has-mb-6" href="/">
                
                    <img src="/images/mylogo.svg" alt="AI core &amp; RISC Architecture 课程笔记" height="28">
                
                </a>
                <p class="is-size-7">
                &copy; 2021 zhengzb&nbsp;
                Powered by <a href="https://hexo.io/" target="_blank" rel="noopener">Hexo</a> & <a
                        href="https://github.com/ppoffice/hexo-theme-icarus" target="_blank" rel="noopener">Icarus</a>
                
                <br>
                <span id="busuanzi_container_site_uv">
                Visited by <span id="busuanzi_value_site_uv">0</span> users
                </span>
                
                </p>
            </div>
            <div class="level-end">
            
                <div class="field has-addons is-flex-center-mobile has-mt-5-mobile is-flex-wrap is-flex-middle">
                
                <p class="control">
                    <a class="button is-white is-large" target="_blank" rel="noopener" title="Creative Commons" href="https://github.com/samzhengzb">
                        
                        <i class="fab fa-creative-commons"></i>
                        
                    </a>
                </p>
                
                <p class="control">
                    <a class="button is-white is-large" target="_blank" rel="noopener" title="Attribution 4.0 International" href="https://github.com/samzhengzb">
                        
                        <i class="fab fa-creative-commons-by"></i>
                        
                    </a>
                </p>
                
                <p class="control">
                    <a class="button is-white is-large" target="_blank" rel="noopener" title="Download on GitHub" href="https://github.com/samzhengzb">
                        
                        <i class="fab fa-github"></i>
                        
                    </a>
                </p>
                
                </div>
            
            </div>
        </div>
    </div>
</footer>
    <script src="https://cdn.jsdelivr.net/npm/jquery@3.3.1/dist/jquery.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/moment@2.22.2/min/moment-with-locales.min.js"></script>
<script>moment.locale("en");</script>


<script>
var IcarusThemeSettings = {
    site: {
        url: 'https://samzhengzb.github.io',
        external_link: {"enable":true,"exclude":[]}
    },
    article: {
        highlight: {
            clipboard: true,
            fold: 'unfolded'
        }
    }
};
</script>


<script src="https://cdn.jsdelivr.net/npm/clipboard@2.0.4/dist/clipboard.min.js" defer></script>





<script src="/js/animation.js"></script>



<script src="https://cdn.jsdelivr.net/npm/lightgallery@1.6.8/dist/js/lightgallery.min.js" defer></script>
<script src="https://cdn.jsdelivr.net/npm/justifiedGallery@3.7.0/dist/js/jquery.justifiedGallery.min.js" defer></script>
<script src="/js/gallery.js" defer></script>



<div id="outdated">
    <h6>Your browser is out-of-date!</h6>
    <p>Update your browser to view this website correctly. <a id="btnUpdateBrowser" target="_blank" rel="noopener" href="http://outdatedbrowser.com/">Update
            my browser now </a></p>
    <p class="last"><a href="#" id="btnCloseUpdateBrowser" title="Close">&times;</a></p>
</div>
<script src="https://cdn.jsdelivr.net/npm/outdatedbrowser@1.1.5/outdatedbrowser/outdatedbrowser.min.js" defer></script>
<script>
    document.addEventListener("DOMContentLoaded", function () {
        outdatedBrowser({
            bgColor: '#f25648',
            color: '#ffffff',
            lowerThan: 'flex'
        });
    });
</script>


<script src="https://cdn.jsdelivr.net/npm/mathjax@2.7.5/unpacked/MathJax.js?config=TeX-MML-AM_CHTML" defer></script>
<script>
document.addEventListener('DOMContentLoaded', function () {
    MathJax.Hub.Config({
        'HTML-CSS': {
            matchFontHeight: false
        },
        SVG: {
            matchFontHeight: false
        },
        CommonHTML: {
            matchFontHeight: false
        },
        tex2jax: {
            inlineMath: [
                ['$','$'],
                ['\\(','\\)']
            ]
        }
    });
});
</script>


<a id="back-to-top" title="Back to Top" href="javascript:;">
    <i class="fas fa-chevron-up"></i>
</a>
<script src="/js/back-to-top.js" defer></script>














<script src="/js/main.js" defer></script>

    
    <div class="searchbox ins-search">
    <div class="searchbox-container ins-search-container">
        <div class="searchbox-input-wrapper">
            <input type="text" class="searchbox-input ins-search-input" placeholder="Type something..." />
            <span class="searchbox-close ins-close ins-selectable"><i class="fa fa-times-circle"></i></span>
        </div>
        <div class="searchbox-result-wrapper ins-section-wrapper">
            <div class="ins-section-container"></div>
        </div>
    </div>
</div>
<script>
    (function (window) {
        var INSIGHT_CONFIG = {
            TRANSLATION: {
                POSTS: 'Posts',
                PAGES: 'Pages',
                CATEGORIES: 'Categories',
                TAGS: 'Tags',
                UNTITLED: '(Untitled)',
            },
            CONTENT_URL: '/content.json',
        };
        window.INSIGHT_CONFIG = INSIGHT_CONFIG;
    })(window);
</script>
<script src="/js/insight.js" defer></script>
<link rel="stylesheet" href="/css/search.css">
<link rel="stylesheet" href="/css/insight.css">
    
</body>
</html>