// Seed: 2410849995
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  assign module_1.id_1 = 0;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_10 = id_3;
  logic [1 : -1 'h0] id_12, id_13;
endmodule
module module_1 #(
    parameter id_0 = 32'd24
) (
    input wor _id_0,
    input supply0 id_1
);
  logic [-1 : {  1  ,  1  }  -  id_0] id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
