#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri May 05 09:41:22 2017
# Process ID: 10056
# Current directory: D:/VivdoProjects/SCRs_XADC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25592 D:\VivdoProjects\SCRs_XADC\SineWave.xpr
# Log file: D:/VivdoProjects/SCRs_XADC/vivado.log
# Journal file: D:/VivdoProjects/SCRs_XADC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivdoProjects/SCRs_XADC/SineWave.xpr
INFO: [Project 1-313] Project file moved from 'D:/VivdoProjects/Scrs_Controller' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinix/Vivado/2016.4/data/ip'.
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Fri May 05 09:41:41 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_XADC/SineWave.runs/impl_2/runme.log
close_project
open_project D:/VivdoProjects/SCRs_Controller/SineWave.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinix/Vivado/2016.4/data/ip'.
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Fri May 05 09:44:37 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Fri May 05 09:53:07 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1/runme.log
[Fri May 05 09:53:07 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Fri May 05 09:59:46 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1/runme.log
[Fri May 05 09:59:46 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Fri May 05 10:04:08 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1/runme.log
[Fri May 05 10:04:08 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/impl_2/runme.log
INFO: [Device 21-403] Loading part xc7z020clg484-1
create_ip -name xadc_wiz -vendor xilinx.com -library ip -version 3.3 -module_name xadc_wiz_0 -dir d:/VivdoProjects/SCRs_Controller/SineWave.srcs/sources_1/ip
set_property -dict [list CONFIG.XADC_STARUP_SELECTION {channel_sequencer} CONFIG.VCCINT_ALARM {false} CONFIG.VCCAUX_ALARM {false} CONFIG.ENABLE_VCCPINT_ALARM {false} CONFIG.ENABLE_VCCPAUX_ALARM {false} CONFIG.ENABLE_VCCDDRO_ALARM {false} CONFIG.CHANNEL_AVERAGING {256} CONFIG.ADC_OFFSET_CALIBRATION {true} CONFIG.SENSOR_OFFSET_CALIBRATION {true} CONFIG.CHANNEL_ENABLE_TEMPERATURE {true} CONFIG.CHANNEL_ENABLE_VAUXP0_VAUXN0 {true} CONFIG.AVERAGE_ENABLE_VP_VN {true} CONFIG.AVERAGE_ENABLE_VAUXP0_VAUXN0 {true} CONFIG.AVERAGE_ENABLE_TEMPERATURE {true} CONFIG.BIPOLAR_VP_VN {true} CONFIG.BIPOLAR_VAUXP0_VAUXN0 {true} CONFIG.ACQUISITION_TIME_VP_VN {true} CONFIG.ACQUISITION_TIME_VAUXP0_VAUXN0 {true} CONFIG.SEQUENCER_MODE {Continuous} CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} CONFIG.SINGLE_CHANNEL_SELECTION {TEMPERATURE} CONFIG.CHANNEL_ENABLE_VP_VN {true}] [get_ips xadc_wiz_0]
generate_target {instantiation_template} [get_files d:/VivdoProjects/SCRs_Controller/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xadc_wiz_0'...
generate_target all [get_files  d:/VivdoProjects/SCRs_Controller/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xadc_wiz_0'...
catch { config_ip_cache -export [get_ips -all xadc_wiz_0] }
export_ip_user_files -of_objects [get_files d:/VivdoProjects/SCRs_Controller/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/VivdoProjects/SCRs_Controller/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci]
launch_runs -jobs 4 xadc_wiz_0_synth_1
[Fri May 05 10:17:51 2017] Launched xadc_wiz_0_synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/xadc_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/VivdoProjects/SCRs_Controller/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci] -directory D:/VivdoProjects/SCRs_Controller/SineWave.ip_user_files/sim_scripts -ip_user_files_dir D:/VivdoProjects/SCRs_Controller/SineWave.ip_user_files -ipstatic_source_dir D:/VivdoProjects/SCRs_Controller/SineWave.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VivdoProjects/SCRs_Controller/SineWave.cache/compile_simlib/modelsim} {questa=D:/VivdoProjects/SCRs_Controller/SineWave.cache/compile_simlib/questa} {riviera=D:/VivdoProjects/SCRs_Controller/SineWave.cache/compile_simlib/riviera} {activehdl=D:/VivdoProjects/SCRs_Controller/SineWave.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
remove_files  -fileset constrs_1 D:/VivdoProjects/SCRs_Controller/ConstraintsFile.xdc
remove_files  -fileset xadc_wiz_0 d:/VivdoProjects/SCRs_Controller/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci
INFO: [Project 1-386] Moving file 'd:/VivdoProjects/SCRs_Controller/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' from fileset 'xadc_wiz_0' to fileset 'sources_1'.
file delete -force D:/VivdoProjects/SCRs_Controller/SineWave.ip_user_files/ip/xadc_wiz_0 D:/VivdoProjects/SCRs_Controller/SineWave.ip_user_files/sim_scripts/xadc_wiz_0
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Fri May 05 10:48:35 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1/runme.log
[Fri May 05 10:48:35 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/impl_2/runme.log
add_files -fileset constrs_1 -norecurse D:/VivdoProjects/SCRs_Controller/ConstraintsFile.xdc
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Fri May 05 10:50:33 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1/runme.log
[Fri May 05 10:50:33 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/impl_2/runme.log
close_project
open_project D:/VivdoProjects/SCRs_XADC/SineWave.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinix/Vivado/2016.4/data/ip'.
create_ip -name xadc_wiz -vendor xilinx.com -library ip -version 3.3 -module_name xadc_wiz_0 -dir d:/VivdoProjects/SCRs_XADC/SineWave.srcs/sources_1/ip
set_property -dict [list CONFIG.XADC_STARUP_SELECTION {channel_sequencer} CONFIG.VCCINT_ALARM {false} CONFIG.VCCAUX_ALARM {false} CONFIG.ENABLE_VCCPINT_ALARM {false} CONFIG.ENABLE_VCCPAUX_ALARM {false} CONFIG.ENABLE_VCCDDRO_ALARM {false} CONFIG.CHANNEL_AVERAGING {256} CONFIG.ADC_OFFSET_CALIBRATION {true} CONFIG.SENSOR_OFFSET_CALIBRATION {true} CONFIG.CHANNEL_ENABLE_CALIBRATION {true} CONFIG.CHANNEL_ENABLE_TEMPERATURE {true} CONFIG.CHANNEL_ENABLE_VAUXP0_VAUXN0 {true} CONFIG.AVERAGE_ENABLE_VP_VN {true} CONFIG.AVERAGE_ENABLE_VAUXP0_VAUXN0 {true} CONFIG.AVERAGE_ENABLE_TEMPERATURE {true} CONFIG.BIPOLAR_VP_VN {true} CONFIG.BIPOLAR_VAUXP0_VAUXN0 {true} CONFIG.ACQUISITION_TIME_VP_VN {true} CONFIG.ACQUISITION_TIME_VAUXP0_VAUXN0 {true} CONFIG.ENABLE_JTAG_ARBITER {false} CONFIG.SEQUENCER_MODE {Continuous} CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} CONFIG.SINGLE_CHANNEL_SELECTION {TEMPERATURE} CONFIG.CHANNEL_ENABLE_VP_VN {true}] [get_ips xadc_wiz_0]
generate_target {instantiation_template} [get_files d:/VivdoProjects/SCRs_XADC/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xadc_wiz_0'...
generate_target all [get_files  d:/VivdoProjects/SCRs_XADC/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xadc_wiz_0'...
catch { config_ip_cache -export [get_ips -all xadc_wiz_0] }
export_ip_user_files -of_objects [get_files d:/VivdoProjects/SCRs_XADC/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/VivdoProjects/SCRs_XADC/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci]
launch_runs -jobs 4 xadc_wiz_0_synth_1
[Fri May 05 10:55:50 2017] Launched xadc_wiz_0_synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_XADC/SineWave.runs/xadc_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/VivdoProjects/SCRs_XADC/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci] -directory D:/VivdoProjects/SCRs_XADC/SineWave.ip_user_files/sim_scripts -ip_user_files_dir D:/VivdoProjects/SCRs_XADC/SineWave.ip_user_files -ipstatic_source_dir D:/VivdoProjects/SCRs_XADC/SineWave.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VivdoProjects/SCRs_XADC/SineWave.cache/compile_simlib/modelsim} {questa=D:/VivdoProjects/SCRs_XADC/SineWave.cache/compile_simlib/questa} {riviera=D:/VivdoProjects/SCRs_XADC/SineWave.cache/compile_simlib/riviera} {activehdl=D:/VivdoProjects/SCRs_XADC/SineWave.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse D:/VivdoProjects/SCRs_XADC/TopLevel.vhd
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Fri May 05 10:57:32 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_XADC/SineWave.runs/synth_1/runme.log
[Fri May 05 10:57:32 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_XADC/SineWave.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Fri May 05 10:58:47 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_XADC/SineWave.runs/synth_1/runme.log
[Fri May 05 10:58:47 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_XADC/SineWave.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Fri May 05 11:54:59 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_XADC/SineWave.runs/synth_1/runme.log
[Fri May 05 11:54:59 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_XADC/SineWave.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Fri May 05 12:00:36 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_XADC/SineWave.runs/synth_1/runme.log
[Fri May 05 12:00:36 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_XADC/SineWave.runs/impl_2/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/VivdoProjects/SCRs_XADC/TopLevel.vhd" into library xil_defaultlib [D:/VivdoProjects/SCRs_XADC/TopLevel.vhd:1]
[Fri May 05 12:37:47 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_XADC/SineWave.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'd:/VivdoProjects/SCRs_XADC/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'DataConverter'
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'TopLevel_Design' is not ideal for floorplanning, since the cellview 'ThreePhase_SCRs_Controller' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/VivdoProjects/SCRs_XADC/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'DataConverter/U0'
Finished Parsing XDC File [d:/VivdoProjects/SCRs_XADC/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'DataConverter/U0'
Parsing XDC File [D:/VivdoProjects/SCRs_XADC/ConstraintsFile.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance vp_in_IBUF_inst at M12 (IPAD_X0Y1) since it belongs to a shape containing instance DataConverter/U0. The shape requires relative placement between vp_in_IBUF_inst and DataConverter/U0 that can not be honoured because it would result in an invalid location for DataConverter/U0. [D:/VivdoProjects/SCRs_XADC/ConstraintsFile.xdc:53]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance vn_in_IBUF_inst at L11 (IPAD_X0Y0) since it belongs to a shape containing instance DataConverter/U0. The shape requires relative placement between vn_in_IBUF_inst and DataConverter/U0 that can not be honoured because it would result in an invalid location for DataConverter/U0. [D:/VivdoProjects/SCRs_XADC/ConstraintsFile.xdc:56]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance vauxp0_IBUF_inst at E16 (IOB_X1Y147) since it belongs to a shape containing instance DataConverter/U0. The shape requires relative placement between vauxp0_IBUF_inst and DataConverter/U0 that can not be honoured because it would result in an invalid location for DataConverter/U0. [D:/VivdoProjects/SCRs_XADC/ConstraintsFile.xdc:59]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance vauxn0_IBUF_inst at F16 (IOB_X1Y148) since it belongs to a shape containing instance DataConverter/U0. The shape requires relative placement between vauxn0_IBUF_inst and DataConverter/U0 that can not be honoured because it would result in an invalid location for DataConverter/U0. [D:/VivdoProjects/SCRs_XADC/ConstraintsFile.xdc:62]
Finished Parsing XDC File [D:/VivdoProjects/SCRs_XADC/ConstraintsFile.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/VivdoProjects/SCRs_XADC/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clock_IBUF_BUFG ]]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {XADC_DataOut[0]} {XADC_DataOut[1]} {XADC_DataOut[2]} {XADC_DataOut[3]} {XADC_DataOut[4]} {XADC_DataOut[5]} {XADC_DataOut[6]} {XADC_DataOut[7]} {XADC_DataOut[8]} {XADC_DataOut[9]} {XADC_DataOut[10]} {XADC_DataOut[11]} {XADC_DataOut[12]} {XADC_DataOut[13]} {XADC_DataOut[14]} {XADC_DataOut[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {daddr_input[0]} {daddr_input[1]} {daddr_input[2]} {daddr_input[3]} {daddr_input[4]} {daddr_input[5]} {daddr_input[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list Busy_Pulse_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list clock_IBUF_BUFG ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list EOC_Pulse_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list reset_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list vn_in_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list vp_in_IBUF ]]
save_constraints
launch_runs impl_2 -to_step write_bitstream -jobs 4
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1472.590 ; gain = 0.000
[Fri May 05 12:44:26 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_XADC/SineWave.runs/impl_2/runme.log
route_design -unroute -nets [get_nets vn_in]
Command: route_design -unroute -nets [get_nets vn_in]
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC 23-20] Rule violation (NDRV-1) Driverless Nets - Bus Net DataConverter/di_in[15:0] has undriven bits 0:15.
ERROR: [DRC 23-20] Rule violation (NDRV-1) Driverless Nets - Net DataConverter/den_in, DataConverter/dwe_in are undriven.
INFO: [Vivado_Tcl 4-198] DRC finished with 2 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-384] DRC checks failed. Netlist or placement errors exist in this design. Please correct these errors before proceeding.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
route_design failed
ERROR: [Common 17-39] 'route_design' failed due to earlier errors.
route_design -unroute -nets [get_nets vn_in]
Command: route_design -unroute -nets [get_nets vn_in]
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC 23-20] Rule violation (NDRV-1) Driverless Nets - Bus Net DataConverter/di_in[15:0] has undriven bits 0:15.
ERROR: [DRC 23-20] Rule violation (NDRV-1) Driverless Nets - Net DataConverter/den_in, DataConverter/dwe_in are undriven.
INFO: [Vivado_Tcl 4-198] DRC finished with 2 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-384] DRC checks failed. Netlist or placement errors exist in this design. Please correct these errors before proceeding.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
route_design failed
ERROR: [Common 17-39] 'route_design' failed due to earlier errors.
route_design -nets [get_nets vn_in] -effort_level high
ERROR: [Common 17-170] Unknown option '-effort_level', please type 'route_design -help' for usage info.
route_design -nets [get_nets vn_in]
Command: route_design -nets [get_nets vn_in]
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC 23-20] Rule violation (NDRV-1) Driverless Nets - Bus Net DataConverter/di_in[15:0] has undriven bits 0:15.
ERROR: [DRC 23-20] Rule violation (NDRV-1) Driverless Nets - Net DataConverter/den_in, DataConverter/dwe_in are undriven.
INFO: [Vivado_Tcl 4-198] DRC finished with 2 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-384] DRC checks failed. Netlist or placement errors exist in this design. Please correct these errors before proceeding.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
route_design failed
ERROR: [Common 17-39] 'route_design' failed due to earlier errors.
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'd:/VivdoProjects/SCRs_XADC/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'DataConverter'
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'TopLevel_Design' is not ideal for floorplanning, since the cellview 'ThreePhase_SCRs_Controller' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/VivdoProjects/SCRs_XADC/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'DataConverter/U0'
Finished Parsing XDC File [d:/VivdoProjects/SCRs_XADC/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'DataConverter/U0'
Parsing XDC File [D:/VivdoProjects/SCRs_XADC/ConstraintsFile.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance vauxp0_IBUF_inst at E16 (IOB_X1Y147) since it belongs to a shape containing instance DataConverter/U0. The shape requires relative placement between vauxp0_IBUF_inst and DataConverter/U0 that can not be honoured because it would result in an invalid location for DataConverter/U0. [D:/VivdoProjects/SCRs_XADC/ConstraintsFile.xdc:59]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance vauxn0_IBUF_inst at F16 (IOB_X1Y148) since it belongs to a shape containing instance DataConverter/U0. The shape requires relative placement between vauxn0_IBUF_inst and DataConverter/U0 that can not be honoured because it would result in an invalid location for DataConverter/U0. [D:/VivdoProjects/SCRs_XADC/ConstraintsFile.xdc:62]
Finished Parsing XDC File [D:/VivdoProjects/SCRs_XADC/ConstraintsFile.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/VivdoProjects/SCRs_XADC/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_2'
[Fri May 05 13:05:10 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_XADC/SineWave.runs/synth_1/runme.log
[Fri May 05 13:05:10 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_XADC/SineWave.runs/impl_2/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'd:/VivdoProjects/SCRs_XADC/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'DataConverter'
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'TopLevel_Design' is not ideal for floorplanning, since the cellview 'ThreePhase_SCRs_Controller' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/VivdoProjects/SCRs_XADC/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'DataConverter/U0'
Finished Parsing XDC File [d:/VivdoProjects/SCRs_XADC/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'DataConverter/U0'
Parsing XDC File [D:/VivdoProjects/SCRs_XADC/ConstraintsFile.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance vauxp0_IBUF_inst at E16 (IOB_X1Y147) since it belongs to a shape containing instance DataConverter/U0. The shape requires relative placement between vauxp0_IBUF_inst and DataConverter/U0 that can not be honoured because it would result in an invalid location for DataConverter/U0. [D:/VivdoProjects/SCRs_XADC/ConstraintsFile.xdc:59]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance vauxn0_IBUF_inst at F16 (IOB_X1Y148) since it belongs to a shape containing instance DataConverter/U0. The shape requires relative placement between vauxn0_IBUF_inst and DataConverter/U0 that can not be honoured because it would result in an invalid location for DataConverter/U0. [D:/VivdoProjects/SCRs_XADC/ConstraintsFile.xdc:62]
Finished Parsing XDC File [D:/VivdoProjects/SCRs_XADC/ConstraintsFile.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/VivdoProjects/SCRs_XADC/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Fri May 05 13:14:26 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_XADC/SineWave.runs/impl_2/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 05 13:16:54 2017...
