INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sco/Desktop/colab6/colab6.srcs/sources_1/new/subO1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subO1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sco/Desktop/colab6/colab6.srcs/sources_1/new/subO3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subO2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sco/Desktop/colab6/colab6.srcs/sources_1/new/subtraction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sco/Desktop/colab6/colab6.srcs/sim_1/new/subTb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subTb
INFO: [VRFC 10-2458] undeclared symbol result, assumed default net type wire [C:/Users/sco/Desktop/colab6/colab6.srcs/sim_1/new/subTb.v:30]
