    I6 (a0_3 a1_3 b0_3 b1_3 net13 y0_3 y1_3) Compare_DR
    I4 (a0_2 a1_2 b0_2 b1_2 net14 y0_2 y1_2) Compare_DR
    I2 (a0_1 a1_1 b0_1 b1_1 net15 y0_1 y1_1) Compare_DR
    I0 (a0_0 a1_0 b0_0 b1_0 net16 y0_0 y1_0) Compare_DR
    I7 (a0_3 a1_3 b0_3 b1_3 net13) Valid_DR
    I5 (a0_2 a1_2 b0_2 b1_2 net14) Valid_DR
    I3 (a0_1 a1_1 b0_1 b1_1 net15) Valid_DR
    I1 (a0_0 a1_0 b0_0 b1_0 net16) Valid_DR
ends Compare4_DR
// End of subcircuit definition.
