$date
	Sun Oct 23 09:50:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#774924
b11010 !
1"
#774926
b11010 &
b11010 %
1$
#774927
0"
#774930
b1101 &
b1101 %
#774934
b101000 &
b101000 %
#774938
b10100 &
b10100 %
#774942
b1010 &
b1010 %
#774946
b101 &
b101 %
#774950
b10000 &
b10000 %
#774954
b1000 &
b1000 %
#774958
b100 &
b100 %
#774962
b10 &
b10 %
#774966
b1 &
1#
b1 %
#774970
b0 &
b0 %
0#
0$
#1792013
b1000 !
1"
#1792014
b1000 &
b1000 %
1$
#1792015
0"
#1792018
b100 &
b100 %
#1792022
b10 &
b10 %
#1792026
b1 &
b1 %
1#
#1792030
b0 &
0#
b0 %
0$
#2783879
b1 !
1"
#2783882
b1 &
b1 %
1$
#2783883
0"
#2783886
1#
#2783890
b0 &
b0 %
0#
0$
#4500012
