make all:
	@ iverilog -o risc testbench.sv
	@ vvp risc
