36febf8591b87f500bd07fcf28b1064e7b090c92
Merge branch 'master' into dev
diff --git a/library/common/up_hdmi_tx.v b/library/common/up_hdmi_tx.v
index d8269467..f63f93d6 100644
--- a/library/common/up_hdmi_tx.v
+++ b/library/common/up_hdmi_tx.v
@@ -34,8 +34,6 @@
 // THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 // ***************************************************************************
 // ***************************************************************************
-// ***************************************************************************
-// ***************************************************************************
 
 `timescale 1ns/100ps
 
@@ -88,7 +86,7 @@ module up_hdmi_tx (
   // parameters
 
   localparam  PCORE_VERSION = 32'h00040063;
-  parameter   PCORE_ID = 0;
+  parameter   ID = 0;
 
   // hdmi interface
 
@@ -136,6 +134,7 @@ module up_hdmi_tx (
 
   // internal registers
 
+  reg             up_core_preset = 'd0;
   reg             up_wack = 'd0;
   reg     [31:0]  up_scratch = 'd0;
   reg             up_resetn = 'd0;
@@ -165,7 +164,6 @@ module up_hdmi_tx (
 
   wire            up_wreq_s;
   wire            up_rreq_s;
-  wire            up_preset_s;
   wire            up_hdmi_status_s;
   wire            up_hdmi_tpm_oos_s;
   wire    [31:0]  up_hdmi_clk_count_s;
@@ -177,12 +175,12 @@ module up_hdmi_tx (
 
   assign up_wreq_s = (up_waddr[13:12] == 2'd0) ? up_wreq : 1'b0;
   assign up_rreq_s = (up_raddr[13:12] == 2'd0) ? up_rreq : 1'b0;
-  assign up_preset_s = ~up_resetn;
 
   // processor write interface
 
   always @(negedge up_rstn or posedge up_clk) begin
     if (up_rstn == 0) begin
+      up_core_preset <= 1'd1;
       up_wack <= 'd0;
       up_scratch <= 'd0;
       up_resetn <= 'd0;
@@ -206,6 +204,7 @@ module up_hdmi_tx (
       up_ve_max <= 'd0;
       up_ve_min <= 'd0;
     end else begin
+      up_core_preset <= ~up_resetn;
       up_wack <= up_wreq_s;
       if ((up_wreq_s == 1'b1) && (up_waddr[11:0] == 12'h002)) begin
         up_scratch <= up_wdata;
@@ -280,7 +279,7 @@ module up_hdmi_tx (
       if (up_rreq_s == 1'b1) begin
         case (up_raddr[11:0])
           12'h000: up_rdata <= PCORE_VERSION;
-          12'h001: up_rdata <= PCORE_ID;
+          12'h001: up_rdata <= ID;
           12'h002: up_rdata <= up_scratch;
           12'h010: up_rdata <= {31'd0, up_resetn};
           12'h011: up_rdata <= {29'd0, up_ss_bypass, up_full_range, up_csc_bypass};
@@ -307,12 +306,12 @@ module up_hdmi_tx (
 
   // resets
 
-  ad_rst i_hdmi_rst_reg   (.preset(up_preset_s),      .clk(hdmi_clk),   .rst(hdmi_rst));
-  ad_rst i_vdma_rst_reg   (.preset(up_preset_s),      .clk(vdma_clk),   .rst(vdma_rst));
+  ad_rst i_core_rst_reg (.preset(up_core_preset), .clk(hdmi_clk),   .rst(hdmi_rst));
+  ad_rst i_vdma_rst_reg (.preset(up_core_preset), .clk(vdma_clk),   .rst(vdma_rst));
 
   // hdmi control & status
 
-  up_xfer_cntrl #(.DATA_WIDTH(189)) i_hdmi_xfer_cntrl (
+  up_xfer_cntrl #(.DATA_WIDTH(189)) i_xfer_cntrl (
     .up_rstn (up_rstn),
     .up_clk (up_clk),
     .up_data_cntrl ({ up_ss_bypass,
@@ -349,7 +348,7 @@ module up_hdmi_tx (
                       hdmi_ve_max,
                       hdmi_ve_min}));
 
-  up_xfer_status #(.DATA_WIDTH(2)) i_hdmi_xfer_status (
+  up_xfer_status #(.DATA_WIDTH(2)) i_xfer_status (
     .up_rstn (up_rstn),
     .up_clk (up_clk),
     .up_data_status ({up_hdmi_status_s,
@@ -361,7 +360,7 @@ module up_hdmi_tx (
 
   // hdmi clock monitor
 
-  up_clock_mon i_hdmi_clock_mon (
+  up_clock_mon i_clock_mon (
     .up_rstn (up_rstn),
     .up_clk (up_clk),
     .up_d_count (up_hdmi_clk_count_s),
@@ -376,8 +375,8 @@ module up_hdmi_tx (
     .up_data_status ({up_vdma_ovf_s,
                       up_vdma_unf_s,
                       up_vdma_tpm_oos_s}),
-    .d_rst (hdmi_rst),
-    .d_clk (hdmi_clk),
+    .d_rst (vdma_rst),
+    .d_clk (vdma_clk),
     .d_data_status ({ vdma_ovf, 
                       vdma_unf,
                       vdma_tpm_oos}));