INFO-FLOW: Workspace /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution opened at Thu Feb 08 18:23:31 PST 2024
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       get_config_interface -m_axi_latency 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       get_config_rtl -register_reset_num 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute     set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
Execute       create_platform xcu250-figd2104-2L-e -board  
DBG:HLSDevice: Trying to load device library: /home/zohra/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/zohra/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
Command       create_platform done; 2.98 sec.
Execute       source /home/zohra/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/zohra/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/zohra/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/zohra/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/zohra/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/zohra/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/zohra/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/zohra/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/zohra/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/zohra/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/zohra/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.19 sec.
Execute         source /home/zohra/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.24 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.23 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute     config_rtl -kernel_profile 
INFO: [HLS 200-1510] Running: config_rtl -kernel_profile 
Execute     config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
Execute     config_debug -enable 
INFO: [HLS 200-1510] Running: config_debug -enable 
Execute     config_export -deadlock_detection none 
INFO: [HLS 200-1510] Running: config_export -deadlock_detection none 
WARNING: [HLS 200-483] The 'config_export -deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=none' with 'config_rtl -deadlock_detection=none' in current solution file
Execute     config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
Execute     config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute     config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
Execute     config_export -format xo -ipname vadd 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname vadd 
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=none' with 'config_rtl -deadlock_detection=none' in current solution file
Execute     csynth_design -synthesis_check 
INFO: [HLS 200-1510] Running: csynth_design -synthesis_check 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=2 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/src/vadd.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/src/vadd.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/zohra/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/src/vadd.cpp -foptimization-record-file=/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/vadd.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/zohra/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -g -I/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/src -I/home/zohra/Vitis_Libraries-2022.1/database/L1/include/sw -I/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw -I/home/zohra/Vitis_Libraries-2022.1/utils -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/zohra/Vitis_HLS/2022.1/common/technology/autopilot -I /home/zohra/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/vadd.pp.0.cpp -hls-platform-db-name=/home/zohra/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 > /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/vadd.cpp.clang.out.log 2> /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/vadd.cpp.clang.err.log 
Command         ap_eval done; 0.24 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top vadd -name=vadd 
Execute         source /home/zohra/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/zohra/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/zohra/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/vadd.pp.0.cpp -hls-platform-db-name=/home/zohra/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 > /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/clang.out.log 2> /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.9 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/vadd.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/zohra/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/.systemc_flag -fix-errors /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/vadd.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.83 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/vadd.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/zohra/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/all.directive.json -fix-errors /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/vadd.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.09 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/vadd.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/zohra/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/vadd.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.77 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.9 seconds per iteration
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/zohra/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/vadd.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/vadd.pp.0.cpp -g -I/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/src -I/home/zohra/Vitis_Libraries-2022.1/database/L1/include/sw -I/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw -I/home/zohra/Vitis_Libraries-2022.1/utils -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/zohra/Vitis_HLS/2022.1/common/technology/autopilot -I /home/zohra/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/vadd.bc -hls-platform-db-name=/home/zohra/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 > /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/vadd.pp.0.cpp.clang.out.log 2> /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/vadd.pp.0.cpp.clang.err.log 
Command         ap_eval done; 1.23 sec.
WARNING: [HLS 207-5292] unused parameter 'size' (/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/src/vadd.cpp:211:101)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.26 seconds. CPU system time: 0.58 seconds. Elapsed time: 5.41 seconds; current allocated memory: 206.641 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.0.bc -args  "/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/vadd.g.bc"  
Execute           ap_eval exec -ignorestderr /home/zohra/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/vadd.g.bc -o /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.0.bc > /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.1.lower.bc -args /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /home/zohra/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.1.lower.bc > /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.2.m1.bc -args /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/zohra/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /home/zohra/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /home/zohra/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/zohra/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /home/zohra/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.2.m1.bc > /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 5.64 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 5.64 sec.
Execute         run_link_or_opt -opt -out /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=vadd -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /home/zohra/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=vadd -reflow-float-conversion -o /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.3.fpc.bc > /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 3.01 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.02 sec.
Execute         run_link_or_opt -out /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.4.m2.bc -args /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/zohra/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /home/zohra/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/zohra/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.4.m2.bc > /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.14 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.15 sec.
Execute         run_link_or_opt -opt -out /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=vadd 
Execute           ap_eval exec -ignorestderr /home/zohra/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=vadd -o /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.5.gdce.bc > /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         get_solution -flow_target 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
Execute         get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /home/zohra/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=vadd -mllvm -hls-db-dir -mllvm /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/top-io-fe.xml -mllvm -xcl-target=cpu -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/zohra/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 > /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 178.46 sec.
Execute         source /home/zohra/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO: [HLS 214-131] Inlining function 'void xf::database::details::insert_sort_top<int, 1024>(hls::stream<int, 0>&, hls::stream<bool, 0>&, hls::stream<int, 0>&, hls::stream<bool, 0>&, bool)' into 'void xf::database::insertSort<int, 1024>(hls::stream<int, 0>&, hls::stream<bool, 0>&, hls::stream<int, 0>&, hls::stream<bool, 0>&, bool)' (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/insert_sort.hpp:262:5)
INFO: [HLS 214-291] Loop 'initial_sign_loop' is marked as complete unroll implied by the pipeline pragma (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/insert_sort.hpp:179:9)
INFO: [HLS 214-291] Loop 'right_shift_insert_loop' is marked as complete unroll implied by the pipeline pragma (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/insert_sort.hpp:201:9)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/src/vadd.cpp:280:1) in function 'vadd' completely with a factor of 2 (/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/src/vadd.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/compound_sort.hpp:262:2) in function 'xf::database::details::mergeSortN<int, 2, 124>' completely with a factor of 1 (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/compound_sort.hpp:260:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/compound_sort.hpp:262:2) in function 'xf::database::details::mergeSortN<int, 4, 120>' completely with a factor of 2 (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/compound_sort.hpp:260:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/compound_sort.hpp:262:2) in function 'xf::database::details::mergeSortN<int, 8, 112>' completely with a factor of 4 (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/compound_sort.hpp:260:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/compound_sort.hpp:262:2) in function 'xf::database::details::mergeSortN<int, 16, 96>' completely with a factor of 8 (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/compound_sort.hpp:260:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/compound_sort.hpp:262:2) in function 'xf::database::details::mergeSortN<int, 32, 64>' completely with a factor of 16 (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/compound_sort.hpp:260:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/compound_sort.hpp:262:2) in function 'xf::database::details::mergeSortN<int, 64, 0>' completely with a factor of 32 (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/compound_sort.hpp:260:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/compound_sort.hpp:253:2) in function 'xf::database::details::readArray2NStream<int, ap_uint<64>, 64, 8192>' completely with a factor of 64 (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/compound_sort.hpp:251:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/compound_sort.hpp:172:5) in function 'xf::database::details::merge1to4Wrapper<int, 1024>' completely with a factor of 2 (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/compound_sort.hpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/compound_sort.hpp:166:5) in function 'xf::database::details::merge1to4Wrapper<int, 1024>' completely with a factor of 4 (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/compound_sort.hpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'initial_sign_loop' (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/insert_sort.hpp:179:9) in function 'xf::database::insertSort<int, 1024>' completely with a factor of 1023 (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/insert_sort.hpp:261:0)
INFO: [HLS 214-186] Unrolling loop 'right_shift_insert_loop' (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/insert_sort.hpp:201:9) in function 'xf::database::insertSort<int, 1024>' completely with a factor of 1023 (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/insert_sort.hpp:261:0)
INFO: [HLS 214-178] Inlining function 'hls::print(char const*)' into 'void read_input<int>(int*, hls::stream<int, 0>&, hls::stream<bool, 0>&, int)' (/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/src/vadd.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'hls::print(char const*)' into 'void channel1toNCore<int, 524288, 2>(hls::stream<int, 0>&, hls::stream<bool, 0>&, hls::stream<int, 0>*, hls::stream<bool, 0>*, hls::stream<bool, 0>*)' (/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/src/vadd.cpp:118:0)
INFO: [HLS 214-178] Inlining function 'void xf::database::details::merge_sort_top<int>(hls::stream<int, 0>&, hls::stream<bool, 0>&, hls::stream<int, 0>&, hls::stream<bool, 0>&, hls::stream<int, 0>&, hls::stream<bool, 0>&, bool)' into 'void xf::database::mergeSort<int>(hls::stream<int, 0>&, hls::stream<bool, 0>&, hls::stream<int, 0>&, hls::stream<bool, 0>&, hls::stream<int, 0>&, hls::stream<bool, 0>&, bool)' (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/merge_sort.hpp:411:0)
INFO: [HLS 214-178] Inlining function 'void xf::database::mergeSort<int>(hls::stream<int, 0>&, hls::stream<bool, 0>&, hls::stream<int, 0>&, hls::stream<bool, 0>&, hls::stream<int, 0>&, hls::stream<bool, 0>&, bool)' into 'void xf::database::details::mergeSortWrapper<int>(hls::stream<int, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<int, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<int, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, bool)' (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/compound_sort.hpp:125:0)
INFO: [HLS 214-178] Inlining function 'hls::print(char const*, int)' into 'void xf::database::details::readArrayCore<int, ap_uint<64> >(int, ap_uint<64>*, int, int, hls::stream<int, 0>&, hls::stream<bool, 0>&)' (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/compound_sort.hpp:230:0)
INFO: [HLS 214-178] Inlining function 'hls::print(char const*)' into 'void xf::database::details::outputStream<int, 126>(hls::stream<int, 0>*, hls::stream<bool, 0>*, hls::stream<int, 0>&, hls::stream<bool, 0>&)' (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/compound_sort.hpp:274:0)
INFO: [HLS 214-178] Inlining function 'hls::print(char const*, int)' into 'void xf::database::details::outputStream<int, 126>(hls::stream<int, 0>*, hls::stream<bool, 0>*, hls::stream<int, 0>&, hls::stream<bool, 0>&)' (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/compound_sort.hpp:274:0)
INFO: [HLS 214-178] Inlining function 'hls::print(char const*)' into 'void xf::database::compoundSort<int, 524288, 1024>(bool, hls::stream<int, 0>&, hls::stream<bool, 0>&, hls::stream<int, 0>&, hls::stream<bool, 0>&)' (/home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw/xf_database/compound_sort.hpp:346:0)
INFO: [HLS 214-178] Inlining function 'void xf::database::compoundSort<int, 524288, 1024>(bool, hls::stream<int, 0>&, hls::stream<bool, 0>&, hls::stream<int, 0>&, hls::stream<bool, 0>&)' into 'void compoundSortWrapper<int, 524288, 1024>(hls::stream<int, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<int, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, bool)' (/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/src/vadd.cpp:170:0)
INFO: [HLS 214-178] Inlining function 'hls::print(char const*)' into 'write_result(int*, hls::stream<int, 0>&, hls::stream<bool, 0>&, int)' (/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/src/vadd.cpp:211:0)
INFO: [HLS 214-178] Inlining function 'void read_input<int>(int*, hls::stream<int, 0>&, hls::stream<bool, 0>&, int)' into 'vadd' (/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/src/vadd.cpp:236:0)
INFO: [HLS 214-178] Inlining function 'void channel1toNCore<int, 524288, 2>(hls::stream<int, 0>&, hls::stream<bool, 0>&, hls::stream<int, 0>*, hls::stream<bool, 0>*, hls::stream<bool, 0>*)' into 'vadd' (/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/src/vadd.cpp:236:0)
INFO: [HLS 214-178] Inlining function 'void compoundSortWrapper<int, 524288, 1024>(hls::stream<int, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<int, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, bool)' into 'vadd' (/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/src/vadd.cpp:236:0)
INFO: [HLS 214-178] Inlining function 'void xf::database::mergeSort<int>(hls::stream<int, 0>&, hls::stream<bool, 0>&, hls::stream<int, 0>&, hls::stream<bool, 0>&, hls::stream<int, 0>&, hls::stream<bool, 0>&, bool)' into 'vadd' (/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/src/vadd.cpp:236:0)
INFO: [HLS 214-178] Inlining function 'write_result(int*, hls::stream<int, 0>&, hls::stream<bool, 0>&, int)' into 'vadd' (/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/src/vadd.cpp:236:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/../../../kernel.xml -> /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 186.33 seconds. CPU system time: 1.47 seconds. Elapsed time: 187.8 seconds; current allocated memory: 207.402 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.402 MB.
Command       elaborate done; 193.22 sec.
Execute       ap_eval exec zip -j /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; error code: 1; 
INFO-FLOW: exec zip -j /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app
INFO-FLOW: couldn't execute "zip": no such file or directory
Execute       send_msg_by_id INFO @200-1493@ 
INFO: [HLS 200-1493] Running only source code synthesis checks, skipping scheduling and RTL generation.
Execute       get_solution -flow_target 
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/kernel.internal.xml top=vadd
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=/home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/../../../kernel.xml
Execute       get_config_debug -enable 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_export -deadlock_detection 
INFO-FLOW: DBG:PUTS: Updating /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/Emulation-SW/build/vadd/vadd/vadd/solution/.autopilot/db/../../../kernel.xml with values: interrupt true debug true compileOptions {-g -I /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/src -I /home/zohra/Vitis_Libraries-2022.1/database/L1/include/sw -I /home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw -I /home/zohra/Vitis_Libraries-2022.1/utils} name vadd vlnv xilinx.com:hls:vadd:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
Command     csynth_design done; 193.29 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 192.64 seconds. CPU system time: 2.06 seconds. Elapsed time: 193.29 seconds; current allocated memory: -1030.574 MB.
Execute     close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute       close_solution 
Execute         cleanup_all 
Execute         cleanup_all 
