#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr  8 10:07:00 2021
# Process ID: 3332
# Current directory: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16080 C:\Users\George\Desktop\Github\Bronco Pong\Subsystems\sub_HDMIout_rev1\sub_HDMIout_rev0.xpr
# Log file: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/vivado.log
# Journal file: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev0' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1095.152 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-3
Top: HDMI_top
INFO: [Device 21-403] Loading part xc7z020clg400-3
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1523.039 ; gain = 244.531
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'HDMI_top' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_Timing' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Timing.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_Timing' (1#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Timing.v:23]
WARNING: [Synth 8-7071] port 'testButton' of module 'HDMI_Timing' is unconnected for instance 'UUT1' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:50]
WARNING: [Synth 8-7023] instance 'UUT1' of module 'HDMI_Timing' has 8 connections declared, but only 7 given [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:50]
INFO: [Synth 8-6157] synthesizing module 'HDMI_FrameGen_top' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_FrameGen' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen.v:23]
	Parameter s0_Default bound to: 4'b0000 
	Parameter s1_Read bound to: 4'b0010 
	Parameter s2_Decode bound to: 4'b0100 
	Parameter s3_Assign bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen.v:72]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen.v:110]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_FrameGen' (2#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_PixelROM' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_PixelROM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_PixelROM' (3#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_PixelROM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_FrameGen_top' (4#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_TMDS' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_TX.v:23]
INFO: [Synth 8-6157] synthesizing module 'TMDS_encoder2' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/TMDS-rev2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TMDS_encoder2' (5#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/TMDS-rev2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_TMDS' (6#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_TX.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_Out' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Out.v:23]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [G:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (7#1) [G:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_Out' (8#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Out.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_top' (9#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1601.500 ; gain = 322.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1601.500 ; gain = 322.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1601.500 ; gain = 322.992
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1601.500 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/constrs_1/new/Z7-20_HDMI.xdc]
WARNING: [Vivado 12-584] No ports matched 'Reset_n'. [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/constrs_1/new/Z7-20_HDMI.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/constrs_1/new/Z7-20_HDMI.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/constrs_1/new/Z7-20_HDMI.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1691.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 1843.387 ; gain = 564.879
25 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1843.387 ; gain = 748.234
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1916.051 ; gain = 68.797
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'HDMI_top' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_Timing' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Timing.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_Timing' (1#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Timing.v:23]
WARNING: [Synth 8-7071] port 'testButton' of module 'HDMI_Timing' is unconnected for instance 'UUT1' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:50]
WARNING: [Synth 8-7023] instance 'UUT1' of module 'HDMI_Timing' has 8 connections declared, but only 7 given [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:50]
INFO: [Synth 8-6157] synthesizing module 'HDMI_FrameGen_top' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_FrameGen' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen.v:23]
	Parameter s0_Default bound to: 4'b0000 
	Parameter s1_Read bound to: 4'b0010 
	Parameter s2_Decode bound to: 4'b0100 
	Parameter s3_Assign bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen.v:81]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen.v:119]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_FrameGen' (2#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_PixelROM' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_PixelROM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_PixelROM' (3#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_PixelROM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_FrameGen_top' (4#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_TMDS' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_TX.v:23]
INFO: [Synth 8-6157] synthesizing module 'TMDS_encoder2' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/TMDS-rev2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TMDS_encoder2' (5#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/TMDS-rev2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_TMDS' (6#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_TX.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_Out' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Out.v:23]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [G:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (7#1) [G:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_Out' (8#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Out.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_top' (9#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1936.945 ; gain = 89.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1960.805 ; gain = 113.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1960.805 ; gain = 113.551
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1971.668 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/constrs_1/new/Z7-20_HDMI.xdc]
WARNING: [Vivado 12-584] No ports matched 'Reset_n'. [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/constrs_1/new/Z7-20_HDMI.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/constrs_1/new/Z7-20_HDMI.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/constrs_1/new/Z7-20_HDMI.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1971.668 ; gain = 124.414
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1971.668 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'HDMI_top' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_Timing' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Timing.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_Timing' (1#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Timing.v:23]
WARNING: [Synth 8-7071] port 'testButton' of module 'HDMI_Timing' is unconnected for instance 'UUT1' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:54]
WARNING: [Synth 8-7023] instance 'UUT1' of module 'HDMI_Timing' has 8 connections declared, but only 7 given [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:54]
INFO: [Synth 8-6157] synthesizing module 'HDMI_FrameGen_top' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_FrameGen' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen.v:23]
	Parameter s0_Default bound to: 5'b00000 
	Parameter s1_Read bound to: 5'b00010 
	Parameter s2_Decode bound to: 5'b00100 
	Parameter s3_FIFOAssign bound to: 5'b01000 
	Parameter s4_GameAssign bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'HDMI_FrameGen' (2#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_PixelROM' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_PixelROM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_PixelROM' (3#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_PixelROM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_FrameGen_top' (4#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_TMDS' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_TX.v:23]
INFO: [Synth 8-6157] synthesizing module 'TMDS_encoder2' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/TMDS-rev2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TMDS_encoder2' (5#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/TMDS-rev2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_TMDS' (6#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_TX.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_Out' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Out.v:23]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [G:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (7#1) [G:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_Out' (8#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Out.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_top' (9#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1971.668 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1984.773 ; gain = 13.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1984.773 ; gain = 13.105
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1999.250 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/constrs_1/new/Z7-20_HDMI.xdc]
WARNING: [Vivado 12-584] No ports matched 'Reset_n'. [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/constrs_1/new/Z7-20_HDMI.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/constrs_1/new/Z7-20_HDMI.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/constrs_1/new/Z7-20_HDMI.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1999.250 ; gain = 27.582
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1999.250 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'HDMI_top' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_Timing' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Timing.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_Timing' (1#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Timing.v:23]
WARNING: [Synth 8-7071] port 'testButton' of module 'HDMI_Timing' is unconnected for instance 'UUT1' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:53]
WARNING: [Synth 8-7023] instance 'UUT1' of module 'HDMI_Timing' has 8 connections declared, but only 7 given [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:53]
INFO: [Synth 8-6157] synthesizing module 'HDMI_FrameGen_top' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_FrameGen' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen.v:23]
	Parameter s0_Default bound to: 5'b00000 
	Parameter s1_Read bound to: 5'b00010 
	Parameter s2_Decode bound to: 5'b00100 
	Parameter s3_FIFOAssign bound to: 5'b01000 
	Parameter s4_GameAssign bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'HDMI_FrameGen' (2#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_PixelROM' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_PixelROM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_PixelROM' (3#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_PixelROM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_FrameGen_top' (4#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_TMDS' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_TX.v:23]
INFO: [Synth 8-6157] synthesizing module 'TMDS_encoder2' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/TMDS-rev2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TMDS_encoder2' (5#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/TMDS-rev2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_TMDS' (6#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_TX.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_Out' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Out.v:23]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [G:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (7#1) [G:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_Out' (8#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Out.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_top' (9#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1999.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2012.172 ; gain = 12.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2012.172 ; gain = 12.922
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2026.551 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/constrs_1/new/Z7-20_HDMI.xdc]
WARNING: [Vivado 12-584] No ports matched 'Reset_n'. [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/constrs_1/new/Z7-20_HDMI.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/constrs_1/new/Z7-20_HDMI.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/constrs_1/new/Z7-20_HDMI.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2026.551 ; gain = 27.301
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HDMI_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj HDMI_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2458] undeclared symbol FIFO_dout, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen_top.v:50]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sim_1/new/HDMI_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_top_tb
INFO: [VRFC 10-2458] undeclared symbol testButton, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sim_1/new/HDMI_top_tb.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
"xelab -wto e38a8c239cb0406cad50e75fa267155b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HDMI_top_tb_behav xil_defaultlib.HDMI_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e38a8c239cb0406cad50e75fa267155b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HDMI_top_tb_behav xil_defaultlib.HDMI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'testButton' on this module [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sim_1/new/HDMI_top_tb.v:52]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HDMI_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj HDMI_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2458] undeclared symbol FIFO_dout, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen_top.v:50]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sim_1/new/HDMI_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
"xelab -wto e38a8c239cb0406cad50e75fa267155b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HDMI_top_tb_behav xil_defaultlib.HDMI_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e38a8c239cb0406cad50e75fa267155b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HDMI_top_tb_behav xil_defaultlib.HDMI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'testButton' is not connected on this instance [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HDMI_Timing
Compiling module xil_defaultlib.HDMI_FrameGen
Compiling module xil_defaultlib.HDMI_PixelROM
Compiling module xil_defaultlib.HDMI_FrameGen_top
Compiling module xil_defaultlib.TMDS_encoder2
Compiling module xil_defaultlib.HDMI_TMDS
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.HDMI_Out
Compiling module xil_defaultlib.HDMI_top
Compiling module xil_defaultlib.HDMI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot HDMI_top_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/George/Desktop/Github/Bronco -notrace
couldn't read file "C:/Users/George/Desktop/Github/Bronco": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Apr  8 10:47:37 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2026.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "HDMI_top_tb_behav -key {Behavioral:sim_1:Functional:HDMI_top_tb} -tclbatch {HDMI_top_tb.tcl} -view {{C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/HDMI_top_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/HDMI_top_tb_behav.wcfg}
source HDMI_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2050.008 ; gain = 23.457
INFO: [USF-XSim-96] XSim completed. Design snapshot 'HDMI_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2050.008 ; gain = 23.457
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HDMI_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj HDMI_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sim_1/new/HDMI_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
"xelab -wto e38a8c239cb0406cad50e75fa267155b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HDMI_top_tb_behav xil_defaultlib.HDMI_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e38a8c239cb0406cad50e75fa267155b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HDMI_top_tb_behav xil_defaultlib.HDMI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'testButton' is not connected on this instance [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HDMI_Timing
Compiling module xil_defaultlib.HDMI_FrameGen
Compiling module xil_defaultlib.HDMI_PixelROM
Compiling module xil_defaultlib.HDMI_FrameGen_top
Compiling module xil_defaultlib.TMDS_encoder2
Compiling module xil_defaultlib.HDMI_TMDS
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.HDMI_Out
Compiling module xil_defaultlib.HDMI_top
Compiling module xil_defaultlib.HDMI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot HDMI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2060.695 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HDMI_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj HDMI_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sim_1/new/HDMI_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
"xelab -wto e38a8c239cb0406cad50e75fa267155b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HDMI_top_tb_behav xil_defaultlib.HDMI_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e38a8c239cb0406cad50e75fa267155b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HDMI_top_tb_behav xil_defaultlib.HDMI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'testButton' is not connected on this instance [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HDMI_Timing
Compiling module xil_defaultlib.HDMI_FrameGen
Compiling module xil_defaultlib.HDMI_PixelROM
Compiling module xil_defaultlib.HDMI_FrameGen_top
Compiling module xil_defaultlib.TMDS_encoder2
Compiling module xil_defaultlib.HDMI_TMDS
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.HDMI_Out
Compiling module xil_defaultlib.HDMI_top
Compiling module xil_defaultlib.HDMI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot HDMI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2071.457 ; gain = 0.148
run 200 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HDMI_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj HDMI_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sim_1/new/HDMI_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
"xelab -wto e38a8c239cb0406cad50e75fa267155b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HDMI_top_tb_behav xil_defaultlib.HDMI_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e38a8c239cb0406cad50e75fa267155b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HDMI_top_tb_behav xil_defaultlib.HDMI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'testButton' is not connected on this instance [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HDMI_Timing
Compiling module xil_defaultlib.HDMI_FrameGen
Compiling module xil_defaultlib.HDMI_PixelROM
Compiling module xil_defaultlib.HDMI_FrameGen_top
Compiling module xil_defaultlib.TMDS_encoder2
Compiling module xil_defaultlib.HDMI_TMDS
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.HDMI_Out
Compiling module xil_defaultlib.HDMI_top
Compiling module xil_defaultlib.HDMI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot HDMI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2081.512 ; gain = 0.531
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2081.512 ; gain = 0.531
run 200 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HDMI_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj HDMI_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sim_1/new/HDMI_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
"xelab -wto e38a8c239cb0406cad50e75fa267155b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HDMI_top_tb_behav xil_defaultlib.HDMI_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e38a8c239cb0406cad50e75fa267155b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HDMI_top_tb_behav xil_defaultlib.HDMI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'testButton' is not connected on this instance [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HDMI_Timing
Compiling module xil_defaultlib.HDMI_FrameGen
Compiling module xil_defaultlib.HDMI_PixelROM
Compiling module xil_defaultlib.HDMI_FrameGen_top
Compiling module xil_defaultlib.TMDS_encoder2
Compiling module xil_defaultlib.HDMI_TMDS
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.HDMI_Out
Compiling module xil_defaultlib.HDMI_top
Compiling module xil_defaultlib.HDMI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot HDMI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2081.809 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2081.809 ; gain = 0.000
run 200 us
run 200 us
run 2 ms
run 2 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HDMI_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj HDMI_top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
"xelab -wto e38a8c239cb0406cad50e75fa267155b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HDMI_top_tb_behav xil_defaultlib.HDMI_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e38a8c239cb0406cad50e75fa267155b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HDMI_top_tb_behav xil_defaultlib.HDMI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'testButton' is not connected on this instance [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:53]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2085.848 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2085.848 ; gain = 0.000
run 2 ms
run 2 ms
run 2 ms
run 2 ms
run 2 ms
run 2 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HDMI_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj HDMI_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sim_1/new/HDMI_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
"xelab -wto e38a8c239cb0406cad50e75fa267155b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HDMI_top_tb_behav xil_defaultlib.HDMI_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e38a8c239cb0406cad50e75fa267155b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HDMI_top_tb_behav xil_defaultlib.HDMI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'testButton' is not connected on this instance [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HDMI_Timing
Compiling module xil_defaultlib.HDMI_FrameGen
Compiling module xil_defaultlib.HDMI_PixelROM
Compiling module xil_defaultlib.HDMI_FrameGen_top
Compiling module xil_defaultlib.TMDS_encoder2
Compiling module xil_defaultlib.HDMI_TMDS
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.HDMI_Out
Compiling module xil_defaultlib.HDMI_top
Compiling module xil_defaultlib.HDMI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot HDMI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2086.328 ; gain = 0.172
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2086.328 ; gain = 0.172
run 2 ms
run 15 ms
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2090.406 ; gain = 4.078
run 15 ms
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2090.406 ; gain = 0.000
run 15 ms
run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2090.406 ; gain = 0.000
launch_runs synth_1 -jobs 8
[Thu Apr  8 11:02:05 2021] Launched synth_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/synth_1

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HDMI_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj HDMI_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sim_1/new/HDMI_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.sim/sim_1/behav/xsim'
"xelab -wto e38a8c239cb0406cad50e75fa267155b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HDMI_top_tb_behav xil_defaultlib.HDMI_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e38a8c239cb0406cad50e75fa267155b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HDMI_top_tb_behav xil_defaultlib.HDMI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'testButton' is not connected on this instance [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HDMI_Timing
Compiling module xil_defaultlib.HDMI_FrameGen
Compiling module xil_defaultlib.HDMI_PixelROM
Compiling module xil_defaultlib.HDMI_FrameGen_top
Compiling module xil_defaultlib.TMDS_encoder2
Compiling module xil_defaultlib.HDMI_TMDS
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.HDMI_Out
Compiling module xil_defaultlib.HDMI_top
Compiling module xil_defaultlib.HDMI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot HDMI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3234.254 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3234.254 ; gain = 0.000
run 15 ms
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3234.254 ; gain = 0.000
run 15 ms
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3234.254 ; gain = 0.000
run 15 ms
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3234.254 ; gain = 0.000
launch_runs synth_1 -jobs 8
[Thu Apr  8 11:08:12 2021] Launched synth_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/synth_1/runme.log
save_wave_config {C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/HDMI_top_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Apr  8 11:10:41 2021] Launched synth_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/synth_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3234.254 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'HDMI_top' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_Timing' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Timing.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_Timing' (1#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Timing.v:23]
WARNING: [Synth 8-7071] port 'testButton' of module 'HDMI_Timing' is unconnected for instance 'UUT1' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:53]
WARNING: [Synth 8-7023] instance 'UUT1' of module 'HDMI_Timing' has 8 connections declared, but only 7 given [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:53]
INFO: [Synth 8-6157] synthesizing module 'HDMI_FrameGen_top' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_FrameGen' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen.v:23]
	Parameter s0_Default bound to: 5'b00000 
	Parameter s1_Read bound to: 5'b00001 
	Parameter s2_Decode bound to: 5'b00010 
	Parameter s3_FIFOAssign bound to: 5'b00011 
	Parameter s4_GameAssign bound to: 5'b00100 
INFO: [Synth 8-6155] done synthesizing module 'HDMI_FrameGen' (2#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_PixelROM' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_PixelROM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_PixelROM' (3#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_PixelROM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_FrameGen_top' (4#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_TMDS' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_TX.v:23]
INFO: [Synth 8-6157] synthesizing module 'TMDS_encoder2' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/TMDS-rev2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TMDS_encoder2' (5#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/TMDS-rev2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_TMDS' (6#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_TX.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_Out' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Out.v:23]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [G:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (7#1) [G:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_Out' (8#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Out.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_top' (9#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3234.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3234.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3234.254 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3234.254 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/constrs_1/new/Z7-20_HDMI.xdc]
Finished Parsing XDC File [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/constrs_1/new/Z7-20_HDMI.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3234.254 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3234.254 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'HDMI_top' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_Timing' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Timing.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_Timing' (1#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Timing.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_FrameGen_top' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_FrameGen' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen.v:23]
	Parameter s0_Default bound to: 5'b00000 
	Parameter s1_Read bound to: 5'b00001 
	Parameter s2_Decode bound to: 5'b00010 
	Parameter s3_FIFOAssign bound to: 5'b00011 
	Parameter s4_GameAssign bound to: 5'b00100 
INFO: [Synth 8-6155] done synthesizing module 'HDMI_FrameGen' (2#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_PixelROM' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_PixelROM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_PixelROM' (3#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_PixelROM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_FrameGen_top' (4#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_FrameGen_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_TMDS' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_TX.v:23]
INFO: [Synth 8-6157] synthesizing module 'TMDS_encoder2' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/TMDS-rev2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TMDS_encoder2' (5#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/TMDS-rev2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_TMDS' (6#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_TX.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_Out' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Out.v:23]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [G:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (7#1) [G:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_Out' (8#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_Out.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_top' (9#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/new/HDMI_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3234.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3234.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3234.254 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3234.254 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/constrs_1/new/Z7-20_HDMI.xdc]
Finished Parsing XDC File [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/constrs_1/new/Z7-20_HDMI.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3234.254 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Apr  8 11:12:55 2021] Launched synth_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Apr  8 11:13:56 2021] Launched impl_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3234.254 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 3234.254 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 3234.254 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3234.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3234.254 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
create_bd_design "ClockGen"
Wrote  : <C:\Users\George\Desktop\Github\Bronco Pong\Subsystems\sub_HDMIout_rev1\sub_HDMIout_rev0.srcs\sources_1\bd\ClockGen\ClockGen.bd> 
create_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3234.254 ; gain = 0.000
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
invalid bareword "clk_25MHz"
in expression "clk_25MHz / (100.000*1.0)";
should be "$clk_25MHz" or "{clk_25MHz}" or "clk_25MHz(...)" or ...
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLK_OUT1_PORT {clk_25MHz} CONFIG.CLK_OUT2_PORT {clk_250MHz} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {250} CONFIG.USE_LOCKED {false} CONFIG.MMCM_CLKOUT0_DIVIDE_F {40.000} CONFIG.MMCM_CLKOUT1_DIVIDE {4} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {175.402} CONFIG.CLKOUT2_JITTER {110.209} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_25MHz] [get_bd_pins clk_wiz_0/reset] [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins clk_wiz_0/clk_250MHz]
endgroup
generate_target all [get_files  {{C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/bd/ClockGen/ClockGen.bd}}]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\George\Desktop\Github\Bronco Pong\Subsystems\sub_HDMIout_rev1\sub_HDMIout_rev0.srcs\sources_1\bd\ClockGen\ClockGen.bd> 
Wrote  : <C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/bd/ClockGen/ui/bd_ac7c5bc2.ui> 
VHDL Output written to : C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.gen/sources_1/bd/ClockGen/synth/ClockGen.v
VHDL Output written to : C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.gen/sources_1/bd/ClockGen/sim/ClockGen.v
VHDL Output written to : C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.gen/sources_1/bd/ClockGen/hdl/ClockGen_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.gen/sources_1/bd/ClockGen/hw_handoff/ClockGen.hwh
Generated Block Design Tcl file C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.gen/sources_1/bd/ClockGen/hw_handoff/ClockGen_bd.tcl
Generated Hardware Definition File C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.gen/sources_1/bd/ClockGen/synth/ClockGen.hwdef
catch { config_ip_cache -export [get_ips -all ClockGen_clk_wiz_0_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/bd/ClockGen/ClockGen.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/bd/ClockGen/ClockGen.bd}}]
launch_runs ClockGen_clk_wiz_0_0_synth_1 -jobs 8
[Thu Apr  8 11:19:02 2021] Launched ClockGen_clk_wiz_0_0_synth_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/ClockGen_clk_wiz_0_0_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/bd/ClockGen/ClockGen.bd}}] -directory {C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.ip_user_files} -ipstatic_source_dir {C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.cache/compile_simlib/modelsim} {questa=C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.cache/compile_simlib/questa} {riviera=C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.cache/compile_simlib/riviera} {activehdl=C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files {{C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/bd/ClockGen/ClockGen.bd}}] -top
import_files -force -norecurse {{c:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.gen/sources_1/bd/ClockGen/hdl/ClockGen_wrapper.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Apr  8 11:22:10 2021] Launched synth_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Apr  8 11:23:37 2021] Launched synth_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Apr  8 11:24:37 2021] Launched impl_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/impl_1/runme.log
close_bd_design [get_bd_designs ClockGen]
Wrote  : <C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sources_1/bd/ClockGen/ui/bd_ac7c5bc2.ui> 
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3234.254 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'UUT0/ClockGen_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 3234.254 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 3234.254 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3234.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Apr  8 11:30:56 2021] Launched synth_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Apr  8 11:31:50 2021] Launched impl_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Apr  8 11:34:36 2021] Launched synth_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Apr  8 11:36:25 2021] Launched impl_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/impl_1/runme.log
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  8 11:38:49 2021] Launched impl_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-13:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3234.254 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B04BB2A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 4050.957 ; gain = 816.703
set_property PROGRAM.FILE {C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/impl_1/HDMI_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/impl_1/HDMI_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  8 11:51:39 2021] Launched synth_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/synth_1/runme.log
[Thu Apr  8 11:51:39 2021] Launched impl_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  8 11:53:31 2021] Launched synth_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/synth_1/runme.log
[Thu Apr  8 11:53:31 2021] Launched impl_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  8 11:54:29 2021] Launched synth_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/synth_1/runme.log
[Thu Apr  8 11:54:29 2021] Launched impl_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-13:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 4081.285 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B04BB2A
set_property PROGRAM.FILE {C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/impl_1/HDMI_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/impl_1/HDMI_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  8 11:59:05 2021] Launched synth_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/synth_1/runme.log
[Thu Apr  8 11:59:05 2021] Launched impl_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/impl_1/HDMI_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  8 12:09:37 2021] Launched synth_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/synth_1/runme.log
[Thu Apr  8 12:09:37 2021] Launched impl_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  8 12:11:03 2021] Launched synth_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/synth_1/runme.log
[Thu Apr  8 12:11:03 2021] Launched impl_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/impl_1/HDMI_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  8 12:14:37 2021] Launched synth_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/synth_1/runme.log
[Thu Apr  8 12:14:37 2021] Launched impl_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  8 12:15:13 2021] Launched synth_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/synth_1/runme.log
[Thu Apr  8 12:15:13 2021] Launched impl_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/impl_1/HDMI_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  8 12:19:31 2021] Launched synth_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/synth_1/runme.log
[Thu Apr  8 12:19:31 2021] Launched impl_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.runs/impl_1/HDMI_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B04BB2A
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr  8 12:34:24 2021...
