
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_test_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
WARNING: [Synth 8-992] S_AXI_GP0_ACLK_temp is already implicitly declared earlier [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2701]
WARNING: [Synth 8-992] S_AXI_GP1_ACLK_temp is already implicitly declared earlier [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2702]
WARNING: [Synth 8-2507] parameter declaration becomes local in myip_v1_0_M00_AXI_LITE with formal parameter declaration list [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:136]
WARNING: [Synth 8-2507] parameter declaration becomes local in myip_v1_0_M01_AXI with formal parameter declaration list [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M01_AXI.v:208]
WARNING: [Synth 8-2507] parameter declaration becomes local in myip_v1_0_M01_AXI with formal parameter declaration list [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M01_AXI.v:210]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1118.426 ; gain = 274.215 ; free physical = 21537 ; free virtual = 59037
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:702]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_7HNO1D' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:2272]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi3_conv' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b_downsizer' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b_downsizer' (1#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 2 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12483]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12484]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12485]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12486]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12803]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12804]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12805]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12806]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12807]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (2#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (2#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk' (3#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmem' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5403]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem' (4#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory' (5#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (6#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'compare' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
	Parameter C_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compare' (7#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (8#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11041]
INFO: [Synth 8-226] default block is never used [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11365]
INFO: [Synth 8-226] default block is never used [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11450]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (9#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (10#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_WR_RD_RATIO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (11#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (12#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (13#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk' (14#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (15#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (16#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth' (17#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1' (18#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen' (19#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo' (20#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv' (21#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_w_axi3_conv' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_w_axi3_conv' (22#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv__parameterized0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (22#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (22#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (22#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (22#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (22#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (22#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (22#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized0' (22#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized0' (22#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized0' (22#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized0' (22#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv__parameterized0' (22#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_r_axi3_conv' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_r_axi3_conv' (23#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi3_conv' (24#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' (25#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (26#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_1' requires 79 connections, but only 78 given [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:2604]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_top' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_axi_upsizer' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_w_upsizer' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_w_upsizer' (27#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_a_upsizer' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 0 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (28#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized0' (28#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_a_upsizer' (29#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_r_upsizer' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_r_upsizer' (30#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (31#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' (32#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' (32#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' (32#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' (32#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (33#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' (34#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_a_upsizer__parameterized0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized1' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized1' (34#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_a_upsizer__parameterized0' (34#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (34#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 55 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' (34#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' (34#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' (34#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 55 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' (34#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' (34#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (34#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' (34#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_axi_upsizer' (35#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_top' (36#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_0' (37#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_7HNO1D' (38#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:2272]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_0' (39#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:702]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_1_0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1082]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1FI55ZU' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1992]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_2' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized0' (39#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_2' (40#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1FI55ZU' (41#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1992]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_1_0' (42#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1082]
INFO: [Synth 8-638] synthesizing module 'design_1_myip_0_0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/synth/design_1_myip_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'myip_v1_0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0.v:4]
	Parameter C_S00_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_LITE_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_M00_AXI_LITE_START_DATA_VALUE bound to: -1442840576 - type: integer 
	Parameter C_M00_AXI_LITE_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M00_AXI_LITE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_LITE_TRANSACTIONS_NUM bound to: 4 - type: integer 
	Parameter C_M01_AXI_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M01_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M01_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M01_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M01_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M01_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M01_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M01_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M01_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M01_AXI_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myip_v1_0_S00_AXI_LITE' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_S00_AXI_LITE.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_S00_AXI_LITE.v:285]
INFO: [Synth 8-226] default block is never used [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_S00_AXI_LITE.v:653]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0_S00_AXI_LITE' (43#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_S00_AXI_LITE.v:4]
INFO: [Synth 8-638] synthesizing module 'myip_v1_0_M00_AXI_LITE' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:4]
	Parameter C_M_START_DATA_VALUE bound to: -1442840576 - type: integer 
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_TRANSACTIONS_NUM bound to: 4 - type: integer 
	Parameter TRANS_NUM_BITS bound to: 2 - type: integer 
	Parameter FETCH_DESC_WORD0 bound to: 2'b00 
	Parameter FETCH_DESC_WORD1 bound to: 2'b01 
	Parameter FETCH_DESC_WORD2 bound to: 2'b10 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_WRITE bound to: 2'b01 
	Parameter INIT_READ bound to: 2'b10 
	Parameter INIT_COMPARE bound to: 2'b11 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:792]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:792]
WARNING: [Synth 8-3848] Net cur_dst_ptr in module/entity myip_v1_0_M00_AXI_LITE does not have driver. [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:37]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0_M00_AXI_LITE' (44#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:4]
INFO: [Synth 8-638] synthesizing module 'myip_v1_0_M01_AXI' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M01_AXI.v:4]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSACTIONS_NUM bound to: 4 - type: integer 
	Parameter C_MASTER_LENGTH bound to: 12 - type: integer 
	Parameter C_NO_BURSTS_REQ bound to: 6 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter INIT_WRITE bound to: 3'b001 
	Parameter INIT_READ bound to: 3'b010 
	Parameter INIT_COMPARE bound to: 3'b011 
	Parameter GET_TRANS bound to: 3'b100 
	Parameter TRANS_WR bound to: 2'b01 
	Parameter TRANS_RD bound to: 2'b00 
INFO: [Synth 8-638] synthesizing module 'fifo_buffer' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fifo_buffer.v:2]
	Parameter stack_width bound to: 34 - type: integer 
	Parameter stack_height bound to: 8 - type: integer 
	Parameter AE_level bound to: 2 - type: integer 
	Parameter AF_level bound to: 6 - type: integer 
	Parameter HF_level bound to: 4 - type: integer 
	Parameter stack_ptr_width bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_buffer' (45#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fifo_buffer.v:2]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0_M01_AXI' (46#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M01_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'fft_wrapper' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fft_wrapper.v:1]
	Parameter IDLE bound to: 3'b000 
	Parameter FILL_IN bound to: 3'b001 
	Parameter COMPUTE bound to: 3'b010 
	Parameter FILL_OUT bound to: 3'b011 
	Parameter FLUSH_OUT bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fft_wrapper.v:44]
INFO: [Synth 8-638] synthesizing module 'fifo_buffer__parameterized0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fifo_buffer.v:2]
	Parameter stack_width bound to: 32 - type: integer 
	Parameter stack_height bound to: 32 - type: integer 
	Parameter AE_level bound to: 2 - type: integer 
	Parameter AF_level bound to: 30 - type: integer 
	Parameter HF_level bound to: 16 - type: integer 
	Parameter stack_ptr_width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_buffer__parameterized0' (46#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fifo_buffer.v:2]
INFO: [Synth 8-638] synthesizing module 'dft_top' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:229]
INFO: [Synth 8-638] synthesizing module 'rc79718' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:502]
INFO: [Synth 8-638] synthesizing module 'perm79716' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:616]
	Parameter width bound to: 16 - type: integer 
	Parameter depth bound to: 32 - type: integer 
	Parameter addrbits bound to: 5 - type: integer 
	Parameter muxbits bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 3 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO' (47#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized0' (47#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'memMod_dist' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 64 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist' (48#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-638] synthesizing module 'nextReg' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:982]
	Parameter depth bound to: 31 - type: integer 
	Parameter logDepth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nextReg' (49#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:982]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized1' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized1' (49#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'nextReg__parameterized0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:982]
	Parameter depth bound to: 32 - type: integer 
	Parameter logDepth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nextReg__parameterized0' (49#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:982]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized2' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized2' (49#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized3' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 31 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized3' (49#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized4' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 3 - type: integer 
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized4' (49#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized5' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized5' (49#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:758]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:796]
INFO: [Synth 8-638] synthesizing module 'swNet79716' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:541]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'swNet79716' (50#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:541]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:836]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:874]
INFO: [Synth 8-256] done synthesizing module 'perm79716' (51#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:616]
INFO: [Synth 8-256] done synthesizing module 'rc79718' (52#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:502]
INFO: [Synth 8-638] synthesizing module 'codeBlock79720' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1013]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized6' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized6' (52#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'addfxp' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4739]
	Parameter width bound to: 8 - type: integer 
	Parameter cycles bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addfxp' (53#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4739]
INFO: [Synth 8-638] synthesizing module 'subfxp' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4761]
	Parameter width bound to: 8 - type: integer 
	Parameter cycles bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'subfxp' (54#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4761]
INFO: [Synth 8-256] done synthesizing module 'codeBlock79720' (55#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1013]
INFO: [Synth 8-638] synthesizing module 'rc79802' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1086]
INFO: [Synth 8-638] synthesizing module 'perm79800' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1170]
	Parameter width bound to: 16 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter addrbits bound to: 1 - type: integer 
	Parameter muxbits bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized7' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized7' (55#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized0' (55#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized1' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized1' (55#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized8' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized8' (55#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized9' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized9' (55#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized10' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized10' (55#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized11' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized11' (55#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized12' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized12' (55#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized13' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized13' (55#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized2' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized2' (55#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized3' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized3' (55#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1312]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1320]
INFO: [Synth 8-638] synthesizing module 'swNet79800' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1125]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'swNet79800' (56#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1125]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1330]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1338]
INFO: [Synth 8-256] done synthesizing module 'perm79800' (57#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1170]
INFO: [Synth 8-256] done synthesizing module 'rc79802' (58#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1086]
INFO: [Synth 8-638] synthesizing module 'DirSum_79983' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1350]
INFO: [Synth 8-638] synthesizing module 'codeBlock79805' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1436]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized14' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 7 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized14' (58#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'D18_79973' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1394]
INFO: [Synth 8-226] default block is never used [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1403]
INFO: [Synth 8-256] done synthesizing module 'D18_79973' (59#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1394]
INFO: [Synth 8-638] synthesizing module 'D20_79981' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1414]
INFO: [Synth 8-226] default block is never used [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1423]
INFO: [Synth 8-256] done synthesizing module 'D20_79981' (60#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1414]
INFO: [Synth 8-638] synthesizing module 'multfix' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4713]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter CYCLES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multfix' (61#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4713]
INFO: [Synth 8-256] done synthesizing module 'codeBlock79805' (62#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1436]
INFO: [Synth 8-256] done synthesizing module 'DirSum_79983' (63#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1350]
INFO: [Synth 8-638] synthesizing module 'codeBlock79986' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1583]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized15' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized15' (63#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-256] done synthesizing module 'codeBlock79986' (64#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1583]
INFO: [Synth 8-638] synthesizing module 'rc80068' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1656]
INFO: [Synth 8-638] synthesizing module 'perm80066' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1742]
	Parameter width bound to: 16 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter addrbits bound to: 2 - type: integer 
	Parameter muxbits bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized16' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized16' (64#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized4' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 8 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized4' (64#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized5' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 8 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized5' (64#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized17' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized17' (64#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized18' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized18' (64#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized19' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized19' (64#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized20' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 3 - type: integer 
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized20' (64#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized21' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized21' (64#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized6' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 8 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized6' (64#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized7' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 8 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized7' (64#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1884]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1894]
INFO: [Synth 8-638] synthesizing module 'swNet80066' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1695]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'swNet80066' (65#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1695]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1906]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1916]
INFO: [Synth 8-256] done synthesizing module 'perm80066' (66#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1742]
INFO: [Synth 8-256] done synthesizing module 'rc80068' (67#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1656]
INFO: [Synth 8-638] synthesizing module 'DirSum_80257' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1930]
INFO: [Synth 8-638] synthesizing module 'codeBlock80071' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2020]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized22' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 7 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized22' (67#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'D14_80243' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1974]
INFO: [Synth 8-226] default block is never used [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1983]
INFO: [Synth 8-256] done synthesizing module 'D14_80243' (68#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1974]
INFO: [Synth 8-638] synthesizing module 'D16_80255' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1996]
INFO: [Synth 8-226] default block is never used [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2005]
INFO: [Synth 8-256] done synthesizing module 'D16_80255' (69#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1996]
INFO: [Synth 8-256] done synthesizing module 'codeBlock80071' (70#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2020]
INFO: [Synth 8-256] done synthesizing module 'DirSum_80257' (71#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1930]
INFO: [Synth 8-638] synthesizing module 'codeBlock80260' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2167]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized23' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized23' (71#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-256] done synthesizing module 'codeBlock80260' (72#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2167]
INFO: [Synth 8-638] synthesizing module 'rc80342' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2240]
INFO: [Synth 8-638] synthesizing module 'perm80340' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2330]
	Parameter width bound to: 16 - type: integer 
	Parameter depth bound to: 8 - type: integer 
	Parameter addrbits bound to: 3 - type: integer 
	Parameter muxbits bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized24' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized24' (72#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized8' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 16 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized8' (72#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized9' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 16 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized9' (72#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized25' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 7 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized25' (72#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized26' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized26' (72#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized27' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 8 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized27' (72#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized28' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized28' (72#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized29' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 7 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized29' (72#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized30' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 3 - type: integer 
	Parameter width bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized30' (72#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized31' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized31' (72#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized10' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 16 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized10' (72#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized11' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 16 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized11' (72#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2472]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2486]
INFO: [Synth 8-638] synthesizing module 'swNet80340' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2279]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'swNet80340' (73#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2279]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2502]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2516]
INFO: [Synth 8-256] done synthesizing module 'perm80340' (74#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2330]
INFO: [Synth 8-256] done synthesizing module 'rc80342' (75#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2240]
INFO: [Synth 8-638] synthesizing module 'DirSum_80547' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2534]
INFO: [Synth 8-638] synthesizing module 'codeBlock80345' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2632]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized32' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 7 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized32' (75#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'D10_80525' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2578]
INFO: [Synth 8-226] default block is never used [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2587]
INFO: [Synth 8-256] done synthesizing module 'D10_80525' (76#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2578]
INFO: [Synth 8-638] synthesizing module 'D12_80545' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2604]
INFO: [Synth 8-226] default block is never used [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2613]
INFO: [Synth 8-256] done synthesizing module 'D12_80545' (77#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2604]
INFO: [Synth 8-256] done synthesizing module 'codeBlock80345' (78#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2632]
INFO: [Synth 8-256] done synthesizing module 'DirSum_80547' (79#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2534]
INFO: [Synth 8-638] synthesizing module 'codeBlock80550' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2779]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized33' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized33' (79#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-256] done synthesizing module 'codeBlock80550' (80#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2779]
INFO: [Synth 8-638] synthesizing module 'rc80632' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2852]
INFO: [Synth 8-638] synthesizing module 'perm80630' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2950]
	Parameter width bound to: 16 - type: integer 
	Parameter depth bound to: 16 - type: integer 
	Parameter addrbits bound to: 4 - type: integer 
	Parameter muxbits bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized34' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized34' (80#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized12' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 32 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized12' (80#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized13' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 32 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized13' (80#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-638] synthesizing module 'nextReg__parameterized1' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:982]
	Parameter depth bound to: 15 - type: integer 
	Parameter logDepth bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nextReg__parameterized1' (80#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:982]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized35' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized35' (80#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'nextReg__parameterized2' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:982]
	Parameter depth bound to: 16 - type: integer 
	Parameter logDepth bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nextReg__parameterized2' (80#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:982]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized36' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized36' (80#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized37' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 15 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized37' (80#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized38' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 3 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized38' (80#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized39' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized39' (80#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized14' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 32 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized14' (80#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized15' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 32 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized15' (80#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3092]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3114]
INFO: [Synth 8-638] synthesizing module 'swNet80630' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2891]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'swNet80630' (81#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2891]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3138]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3160]
INFO: [Synth 8-256] done synthesizing module 'perm80630' (82#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2950]
INFO: [Synth 8-256] done synthesizing module 'rc80632' (83#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2852]
INFO: [Synth 8-638] synthesizing module 'DirSum_80869' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3186]
INFO: [Synth 8-638] synthesizing module 'codeBlock80635' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3300]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized40' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 7 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized40' (83#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'D6_80831' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3230]
INFO: [Synth 8-226] default block is never used [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3239]
INFO: [Synth 8-256] done synthesizing module 'D6_80831' (84#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3230]
INFO: [Synth 8-638] synthesizing module 'D8_80867' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3264]
INFO: [Synth 8-226] default block is never used [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3273]
INFO: [Synth 8-256] done synthesizing module 'D8_80867' (85#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3264]
INFO: [Synth 8-256] done synthesizing module 'codeBlock80635' (86#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3300]
INFO: [Synth 8-256] done synthesizing module 'DirSum_80869' (87#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3186]
INFO: [Synth 8-638] synthesizing module 'codeBlock80872' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3447]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized41' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized41' (87#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-256] done synthesizing module 'codeBlock80872' (88#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3447]
INFO: [Synth 8-638] synthesizing module 'rc80954' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3520]
INFO: [Synth 8-638] synthesizing module 'perm80952' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3634]
	Parameter width bound to: 16 - type: integer 
	Parameter depth bound to: 32 - type: integer 
	Parameter addrbits bound to: 5 - type: integer 
	Parameter muxbits bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized42' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized42' (88#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized43' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized43' (88#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'nextReg__parameterized3' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:982]
	Parameter depth bound to: 32 - type: integer 
	Parameter logDepth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nextReg__parameterized3' (88#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:982]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized44' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized44' (88#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized45' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 31 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized45' (88#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized46' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 3 - type: integer 
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized46' (88#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized47' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized47' (88#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3776]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3814]
INFO: [Synth 8-638] synthesizing module 'swNet80952' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3559]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'swNet80952' (89#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3559]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3854]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3892]
INFO: [Synth 8-256] done synthesizing module 'perm80952' (90#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3634]
INFO: [Synth 8-256] done synthesizing module 'rc80954' (91#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3520]
INFO: [Synth 8-638] synthesizing module 'DirSum_81254' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3934]
INFO: [Synth 8-638] synthesizing module 'codeBlock80956' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4080]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized48' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 7 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized48' (91#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'D2_81184' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3978]
INFO: [Synth 8-226] default block is never used [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3987]
INFO: [Synth 8-256] done synthesizing module 'D2_81184' (92#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3978]
INFO: [Synth 8-638] synthesizing module 'D4_81252' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4028]
INFO: [Synth 8-226] default block is never used [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4037]
INFO: [Synth 8-256] done synthesizing module 'D4_81252' (93#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4028]
INFO: [Synth 8-256] done synthesizing module 'codeBlock80956' (94#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4080]
INFO: [Synth 8-256] done synthesizing module 'DirSum_81254' (95#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3934]
INFO: [Synth 8-638] synthesizing module 'codeBlock81257' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4227]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized49' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized49' (95#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-256] done synthesizing module 'codeBlock81257' (96#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4227]
INFO: [Synth 8-638] synthesizing module 'rc81339' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4300]
INFO: [Synth 8-638] synthesizing module 'perm81337' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4414]
	Parameter width bound to: 16 - type: integer 
	Parameter depth bound to: 32 - type: integer 
	Parameter addrbits bound to: 5 - type: integer 
	Parameter muxbits bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized50' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized50' (96#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized51' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized51' (96#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'nextReg__parameterized4' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:982]
	Parameter depth bound to: 32 - type: integer 
	Parameter logDepth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nextReg__parameterized4' (96#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:982]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized52' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized52' (96#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized53' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 31 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized53' (96#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized54' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 3 - type: integer 
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized54' (96#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized55' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized55' (96#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4556]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4594]
INFO: [Synth 8-638] synthesizing module 'swNet81337' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4339]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'swNet81337' (97#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4339]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4634]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4672]
INFO: [Synth 8-256] done synthesizing module 'perm81337' (98#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4414]
INFO: [Synth 8-256] done synthesizing module 'rc81339' (99#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4300]
INFO: [Synth 8-256] done synthesizing module 'dft_top' (100#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:229]
INFO: [Synth 8-638] synthesizing module 'fifo_buffer__parameterized1' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fifo_buffer.v:2]
	Parameter stack_width bound to: 32 - type: integer 
	Parameter stack_height bound to: 32 - type: integer 
	Parameter AE_level bound to: 1 - type: integer 
	Parameter AF_level bound to: 31 - type: integer 
	Parameter HF_level bound to: 16 - type: integer 
	Parameter stack_ptr_width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_buffer__parameterized1' (100#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fifo_buffer.v:2]
INFO: [Synth 8-256] done synthesizing module 'fft_wrapper' (101#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fft_wrapper.v:1]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0' (102#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_myip_0_0' (103#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/synth/design_1_myip_0_0.v:56]
WARNING: [Synth 8-350] instance 'myip_0' of module 'design_1_myip_0_0' requires 87 connections, but only 83 given [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:400]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: ffg900 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1328]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1329]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/edatools/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (104#1) [/edatools/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/edatools/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (105#1) [/edatools/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/edatools/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-256] done synthesizing module 'PS7' (106#1) [/edatools/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-638] synthesizing module 'xlnx_axi_wrshim_unwrap' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter AD_WIDTH bound to: 32 - type: integer 
	Parameter D_WIDTH bound to: 32 - type: integer 
	Parameter AXI_WRSHIM_APB_SYNC_LEVELS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlnx_axi_wrshim_unwrap' (107#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (108#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:568]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (109#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 152 connections, but only 139 given [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:484]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_axi_periph_0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1372]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CFO1MB' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1687]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized1' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' (110#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' (111#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' (112#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' (113#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' (114#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' (115#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' (115#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' (116#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' (117#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' (118#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' (118#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' (118#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' (119#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized1' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (119#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' (119#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized9' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized9' (119#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized10' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized10' (119#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized11' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized11' (119#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized12' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized12' (119#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (119#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized1' (119#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized2' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (119#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized13' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized13' (119#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized14' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized14' (119#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized15' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized15' (119#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized16' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized16' (119#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized17' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized17' (119#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (119#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized2' (119#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s' (120#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized1' (120#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (121#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CFO1MB' (122#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1687]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_axi_periph_0' (123#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1372]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_processing_system7_0_50M_0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/synth/design_1_rst_processing_system7_0_50M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/synth/design_1_rst_processing_system7_0_50M_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/edatools/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/edatools/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (124#1) [/edatools/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (125#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (126#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (127#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (128#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (129#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_processing_system7_0_50M_0' (130#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/synth/design_1_rst_processing_system7_0_50M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_50M' of module 'design_1_rst_processing_system7_0_50M_0' requires 10 connections, but only 7 given [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:688]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (131#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (132#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_1' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_1' (133#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_1' (134#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (135#1) [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:43 ; elapsed = 00:01:44 . Memory (MB): peak = 1276.977 ; gain = 432.766 ; free physical = 21395 ; free virtual = 58898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:44 ; elapsed = 00:01:45 . Memory (MB): peak = 1276.977 ; gain = 432.766 ; free physical = 21395 ; free virtual = 58899
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc]
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1579.125 ; gain = 1.000 ; free physical = 21200 ; free virtual = 58703
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9256 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:03 ; elapsed = 00:02:03 . Memory (MB): peak = 1579.129 ; gain = 734.918 ; free physical = 21195 ; free virtual = 58699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:03 ; elapsed = 00:02:03 . Memory (MB): peak = 1579.129 ; gain = 734.918 ; free physical = 21195 ; free virtual = 58699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/m00_axi_lite_aclk. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 1).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/m01_axi_awaddr[25]. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 2).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/m01_axi_araddr[25]. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 3).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/m00_axi_lite_rdata[30]. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 4).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/s00_axi_lite_wdata[7]. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 5).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/s00_axi_lite_rdata[11]. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 6).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/s00_axi_lite_araddr[0]. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 7).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/m01_axi_wdata[0]. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 8).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/m00_axi_lite_awaddr[12]. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 11).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/s00_axi_lite_awaddr[2]. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 14).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/m01_axi_rdata[28]. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 15).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/m00_axi_lite_wdata[2]. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 17).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/m00_axi_lite_araddr[27]. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 230).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/m00_axi_lite_arready. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 277).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/m00_axi_lite_arvalid. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 278).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/m00_axi_lite_awready. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 279).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/m00_axi_lite_awvalid. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 280).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/m00_axi_lite_rready. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 281).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/m00_axi_lite_rvalid. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 282).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/m00_axi_lite_wready. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 283).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/m00_axi_lite_wvalid. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 284).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/m01_axi_awready. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 285).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/m01_axi_awvalid. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 286).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/m01_axi_rready. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 287).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/m01_axi_rvalid. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 288).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/m01_axi_wready. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 315).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/m01_axi_wvalid. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 316).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/s00_axi_lite_arready. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 317).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/s00_axi_lite_arvalid. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 318).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/s00_axi_lite_awready. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 319).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/s00_axi_lite_awvalid. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 320).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/s00_axi_lite_rready. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 321).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/s00_axi_lite_rvalid. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 322).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/s00_axi_lite_wready. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 323).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/s00_axi_lite_wvalid. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 324).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/inst/fft_wrapper_inst/next_out. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 325).
Applied set_property MARK_DEBUG = true for design_1_i/myip_0/inst/fft_wrapper_inst/in_fifo_full. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc, line 326).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst. (constraint file  /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/dont_touch.xdc, line 63).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/myip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_processing_system7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:04 ; elapsed = 00:02:04 . Memory (MB): peak = 1579.129 ; gain = 734.918 ; free physical = 21195 ; free virtual = 58699
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:823]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:275]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:275]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:275]
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'myip_v1_0_M01_AXI'
INFO: [Synth 8-5544] ROM "compare_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "active" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "active" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inFlip00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outFlip0_z0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outFlip10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "inFlip00" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outFlip0_z0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outFlip10" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inFlip00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outFlip0_z0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outFlip10" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "active" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "active" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "inFlip00" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outFlip0_z0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outFlip10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "active" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inFlip00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outFlip0_z0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outFlip10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "active" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inFlip00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outFlip0_z0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outFlip10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'fft_wrapper'
INFO: [Synth 8-5544] ROM "address_offset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
               GET_TRANS |                               01 |                              100
               INIT_READ |                               10 |                              010
              INIT_WRITE |                               11 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'myip_v1_0_M01_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                 FILL_IN |                            00010 |                              001
                 COMPUTE |                            00100 |                              010
                FILL_OUT |                            01000 |                              011
               FLUSH_OUT |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'fft_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:13 ; elapsed = 00:02:13 . Memory (MB): peak = 1579.129 ; gain = 734.918 ; free physical = 21189 ; free virtual = 58693
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 23    
	   3 Input      8 Bit       Adders := 17    
	   2 Input      6 Bit       Adders := 19    
	   2 Input      5 Bit       Adders := 36    
	   2 Input      4 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 11    
	   2 Input      2 Bit       Adders := 6     
	   2 Input      1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 60    
+---Registers : 
	               68 Bit    Registers := 2     
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               55 Bit    Registers := 2     
	               47 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 45    
	               30 Bit    Registers := 2     
	               16 Bit    Registers := 78    
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 9     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 251   
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 12    
	                5 Bit    Registers := 64    
	                4 Bit    Registers := 28    
	                3 Bit    Registers := 30    
	                2 Bit    Registers := 46    
	                1 Bit    Registers := 657   
+---RAMs : 
	             1024 Bit         RAMs := 2     
	              272 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     47 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 52    
	  32 Input     32 Bit        Muxes := 31    
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 16    
	   2 Input     14 Bit        Muxes := 2     
	   8 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 24    
	   8 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 13    
	   3 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 16    
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 28    
	   2 Input      3 Bit        Muxes := 17    
	   8 Input      3 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 50    
	   5 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 242   
	   3 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 25    
	  32 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_protocol_converter_v2_1_7_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
Module reset_blk_ramfifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_7_a_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_protocol_converter_v2_1_7_w_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module reset_blk_ramfifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_7_a_axi3_conv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_7_w_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module generic_baseblocks_v2_1_0_command_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_command_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_7_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_7_r_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_7_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_7_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_7_axic_register_slice__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_7_axic_register_slice__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module myip_v1_0_S00_AXI_LITE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
	  32 Input     32 Bit        Muxes := 31    
	   2 Input      1 Bit        Muxes := 5     
Module myip_v1_0_M00_AXI_LITE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 4     
Module fifo_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               34 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---RAMs : 
	              272 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module myip_v1_0_M01_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 6     
Module fifo_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module shiftRegFIFO 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memMod_dist 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module nextReg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module nextReg__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 31    
Module shiftRegFIFO__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
Module shiftRegFIFO__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module swNet79716 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module perm79716 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	  32 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module addfxp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module subfxp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module codeBlock79720 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memMod_dist__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module memMod_dist__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module shiftRegFIFO__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module shiftRegFIFO__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module shiftRegFIFO__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module memMod_dist__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module memMod_dist__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module swNet79800 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module perm79800 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module D18_79973 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module D20_79981 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module multfix 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module codeBlock79805 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 28    
	                1 Bit    Registers := 2     
Module DirSum_79983 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module shiftRegFIFO__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module codeBlock79986 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memMod_dist__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module memMod_dist__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module shiftRegFIFO__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module shiftRegFIFO__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module shiftRegFIFO__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
Module shiftRegFIFO__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module memMod_dist__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module memMod_dist__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module swNet80066 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module perm80066 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module shiftRegFIFO__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module D14_80243 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module D16_80255 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module codeBlock80071 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 28    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DirSum_80257 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module codeBlock80260 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memMod_dist__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module memMod_dist__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module shiftRegFIFO__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module shiftRegFIFO__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module shiftRegFIFO__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module shiftRegFIFO__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module shiftRegFIFO__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
Module shiftRegFIFO__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module memMod_dist__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module memMod_dist__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module swNet80340 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module perm80340 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module D10_80525 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module D12_80545 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module codeBlock80345 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 28    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DirSum_80547 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module codeBlock80550 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memMod_dist__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module memMod_dist__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module nextReg__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module nextReg__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 15    
Module shiftRegFIFO__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
Module shiftRegFIFO__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module memMod_dist__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module memMod_dist__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module swNet80630 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module perm80630 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	  16 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module D6_80831 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module D8_80867 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module codeBlock80635 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 28    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DirSum_80869 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module codeBlock80872 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module nextReg__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 31    
Module shiftRegFIFO__parameterized46 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
Module shiftRegFIFO__parameterized47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module swNet80952 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module perm80952 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	  32 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module D2_81184 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module D4_81252 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module codeBlock80956 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 28    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DirSum_81254 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module codeBlock81257 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module nextReg__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 31    
Module shiftRegFIFO__parameterized54 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
Module shiftRegFIFO__parameterized55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module swNet81337 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module perm81337 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	  32 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module fifo_buffer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module fft_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xlnx_axi_wrshim_unwrap 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_protocol_converter_v2_1_7_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_7_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_7_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_7_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_7_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_7_axic_register_slice__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_7_axic_register_slice__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_7_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:02:13 ; elapsed = 00:02:13 . Memory (MB): peak = 1579.133 ; gain = 734.922 ; free physical = 21189 ; free virtual = 58693
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-4471] merging register 'stage0/instPerm82284/shiftFIFO_82309/mem_reg[0][0:0]' into 'stage2/instPerm82325/shiftFIFO_82346/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage5/instPerm82362/shiftFIFO_82383/mem_reg[0][0:0]' into 'stage2/instPerm82325/shiftFIFO_82346/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage5/instPerm82362/shiftFIFO_82383/mem_reg[1][0:0]' into 'stage2/instPerm82325/shiftFIFO_82349/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage2/instPerm82325/shiftFIFO_82349/mem_reg[1][0:0]' into 'stage5/instPerm82362/shiftFIFO_82383/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage8/instPerm82399/shiftFIFO_82420/mem_reg[0][0:0]' into 'stage2/instPerm82325/shiftFIFO_82346/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage8/instPerm82399/shiftFIFO_82420/mem_reg[1][0:0]' into 'stage2/instPerm82325/shiftFIFO_82349/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage8/instPerm82399/shiftFIFO_82420/mem_reg[2][0:0]' into 'stage5/instPerm82362/shiftFIFO_82383/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage8/instPerm82399/shiftFIFO_82420/mem_reg[3][0:0]' into 'stage5/instPerm82362/shiftFIFO_82386/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage8/instPerm82399/shiftFIFO_82420/mem_reg[4][0:0]' into 'stage5/instPerm82362/shiftFIFO_82386/mem_reg[1][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage8/instPerm82399/shiftFIFO_82420/mem_reg[5][0:0]' into 'stage5/instPerm82362/shiftFIFO_82386/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage11/instPerm82436/shiftFIFO_82461/mem_reg[0][0:0]' into 'stage2/instPerm82325/shiftFIFO_82346/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage11/instPerm82436/shiftFIFO_82461/mem_reg[1][0:0]' into 'stage2/instPerm82325/shiftFIFO_82349/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage11/instPerm82436/shiftFIFO_82461/mem_reg[2][0:0]' into 'stage5/instPerm82362/shiftFIFO_82383/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage11/instPerm82436/shiftFIFO_82461/mem_reg[3][0:0]' into 'stage5/instPerm82362/shiftFIFO_82386/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage11/instPerm82436/shiftFIFO_82461/mem_reg[4][0:0]' into 'stage5/instPerm82362/shiftFIFO_82386/mem_reg[1][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage11/instPerm82436/shiftFIFO_82461/mem_reg[5][0:0]' into 'stage5/instPerm82362/shiftFIFO_82386/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage11/instPerm82436/shiftFIFO_82461/mem_reg[6][0:0]' into 'stage8/instPerm82399/shiftFIFO_82420/mem_reg[6][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage11/instPerm82436/shiftFIFO_82461/mem_reg[7][0:0]' into 'stage8/instPerm82399/shiftFIFO_82423/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage11/instPerm82436/shiftFIFO_82461/mem_reg[8][0:0]' into 'stage8/instPerm82399/shiftFIFO_82423/mem_reg[1][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage11/instPerm82436/shiftFIFO_82461/mem_reg[9][0:0]' into 'stage8/instPerm82399/shiftFIFO_82423/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[0][0:0]' into 'stage2/instPerm82325/shiftFIFO_82346/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[1][0:0]' into 'stage2/instPerm82325/shiftFIFO_82349/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[2][0:0]' into 'stage5/instPerm82362/shiftFIFO_82383/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[3][0:0]' into 'stage5/instPerm82362/shiftFIFO_82386/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[4][0:0]' into 'stage5/instPerm82362/shiftFIFO_82386/mem_reg[1][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[5][0:0]' into 'stage5/instPerm82362/shiftFIFO_82386/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[6][0:0]' into 'stage8/instPerm82399/shiftFIFO_82420/mem_reg[6][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[7][0:0]' into 'stage8/instPerm82399/shiftFIFO_82423/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[8][0:0]' into 'stage8/instPerm82399/shiftFIFO_82423/mem_reg[1][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[9][0:0]' into 'stage8/instPerm82399/shiftFIFO_82423/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[10][0:0]' into 'stage11/instPerm82436/shiftFIFO_82461/mem_reg[10][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[11][0:0]' into 'stage11/instPerm82436/shiftFIFO_82461/mem_reg[11][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[12][0:0]' into 'stage11/instPerm82436/shiftFIFO_82461/mem_reg[12][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[13][0:0]' into 'stage11/instPerm82436/shiftFIFO_82461/mem_reg[13][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[14][0:0]' into 'stage11/instPerm82436/shiftFIFO_82461/mem_reg[14][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[15][0:0]' into 'stage11/instPerm82436/shiftFIFO_82464/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[16][0:0]' into 'stage11/instPerm82436/shiftFIFO_82464/mem_reg[1][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[17][0:0]' into 'stage11/instPerm82436/shiftFIFO_82464/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[0][0:0]' into 'stage2/instPerm82325/shiftFIFO_82346/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[1][0:0]' into 'stage2/instPerm82325/shiftFIFO_82349/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[2][0:0]' into 'stage5/instPerm82362/shiftFIFO_82383/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[3][0:0]' into 'stage5/instPerm82362/shiftFIFO_82386/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[4][0:0]' into 'stage5/instPerm82362/shiftFIFO_82386/mem_reg[1][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[5][0:0]' into 'stage5/instPerm82362/shiftFIFO_82386/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[6][0:0]' into 'stage8/instPerm82399/shiftFIFO_82420/mem_reg[6][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[7][0:0]' into 'stage8/instPerm82399/shiftFIFO_82423/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[8][0:0]' into 'stage8/instPerm82399/shiftFIFO_82423/mem_reg[1][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[9][0:0]' into 'stage8/instPerm82399/shiftFIFO_82423/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[10][0:0]' into 'stage11/instPerm82436/shiftFIFO_82461/mem_reg[10][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[11][0:0]' into 'stage11/instPerm82436/shiftFIFO_82461/mem_reg[11][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[12][0:0]' into 'stage11/instPerm82436/shiftFIFO_82461/mem_reg[12][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[13][0:0]' into 'stage11/instPerm82436/shiftFIFO_82461/mem_reg[13][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[14][0:0]' into 'stage11/instPerm82436/shiftFIFO_82461/mem_reg[14][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[15][0:0]' into 'stage11/instPerm82436/shiftFIFO_82464/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[16][0:0]' into 'stage11/instPerm82436/shiftFIFO_82464/mem_reg[1][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[17][0:0]' into 'stage11/instPerm82436/shiftFIFO_82464/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[18][0:0]' into 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[18][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[19][0:0]' into 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[19][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[20][0:0]' into 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[20][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[21][0:0]' into 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[21][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[22][0:0]' into 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[22][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[23][0:0]' into 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[23][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[24][0:0]' into 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[24][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[25][0:0]' into 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[25][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[26][0:0]' into 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[26][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[27][0:0]' into 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[27][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[28][0:0]' into 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[28][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[29][0:0]' into 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[29][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82551/mem_reg[30][0:0]' into 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[30][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82554/mem_reg[0][0:0]' into 'stage14/instPerm82481/shiftFIFO_82509/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82554/mem_reg[1][0:0]' into 'stage14/instPerm82481/shiftFIFO_82509/mem_reg[1][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage17/instPerm82526/shiftFIFO_82554/mem_reg[2][0:0]' into 'stage14/instPerm82481/shiftFIFO_82509/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage0/instPerm82284/shiftFIFO_82309/mem_reg[1][0:0]' into 'stage2/instPerm82325/shiftFIFO_82349/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage2/instPerm82325/shiftFIFO_82349/mem_reg[2][0:0]' into 'stage5/instPerm82362/shiftFIFO_82386/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage0/instPerm82284/shiftFIFO_82309/mem_reg[2][0:0]' into 'stage5/instPerm82362/shiftFIFO_82383/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage0/instPerm82284/shiftFIFO_82309/mem_reg[3][0:0]' into 'stage5/instPerm82362/shiftFIFO_82386/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage0/instPerm82284/shiftFIFO_82309/mem_reg[4][0:0]' into 'stage5/instPerm82362/shiftFIFO_82386/mem_reg[1][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage0/instPerm82284/shiftFIFO_82309/mem_reg[5][0:0]' into 'stage5/instPerm82362/shiftFIFO_82386/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage0/instPerm82284/shiftFIFO_82309/mem_reg[6][0:0]' into 'stage8/instPerm82399/shiftFIFO_82420/mem_reg[6][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage0/instPerm82284/shiftFIFO_82309/mem_reg[7][0:0]' into 'stage8/instPerm82399/shiftFIFO_82423/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage0/instPerm82284/shiftFIFO_82309/mem_reg[8][0:0]' into 'stage8/instPerm82399/shiftFIFO_82423/mem_reg[1][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage0/instPerm82284/shiftFIFO_82309/mem_reg[9][0:0]' into 'stage8/instPerm82399/shiftFIFO_82423/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage0/instPerm82284/shiftFIFO_82309/mem_reg[10][0:0]' into 'stage11/instPerm82436/shiftFIFO_82461/mem_reg[10][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage0/instPerm82284/shiftFIFO_82309/mem_reg[11][0:0]' into 'stage11/instPerm82436/shiftFIFO_82461/mem_reg[11][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage0/instPerm82284/shiftFIFO_82309/mem_reg[12][0:0]' into 'stage11/instPerm82436/shiftFIFO_82461/mem_reg[12][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage0/instPerm82284/shiftFIFO_82309/mem_reg[13][0:0]' into 'stage11/instPerm82436/shiftFIFO_82461/mem_reg[13][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage0/instPerm82284/shiftFIFO_82309/mem_reg[14][0:0]' into 'stage11/instPerm82436/shiftFIFO_82461/mem_reg[14][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage0/instPerm82284/shiftFIFO_82309/mem_reg[15][0:0]' into 'stage11/instPerm82436/shiftFIFO_82464/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage0/instPerm82284/shiftFIFO_82309/mem_reg[16][0:0]' into 'stage11/instPerm82436/shiftFIFO_82464/mem_reg[1][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage0/instPerm82284/shiftFIFO_82309/mem_reg[17][0:0]' into 'stage11/instPerm82436/shiftFIFO_82464/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage0/instPerm82284/shiftFIFO_82309/mem_reg[18][0:0]' into 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[18][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage0/instPerm82284/shiftFIFO_82309/mem_reg[19][0:0]' into 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[19][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage0/instPerm82284/shiftFIFO_82309/mem_reg[20][0:0]' into 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[20][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage0/instPerm82284/shiftFIFO_82309/mem_reg[21][0:0]' into 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[21][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage0/instPerm82284/shiftFIFO_82309/mem_reg[22][0:0]' into 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[22][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage0/instPerm82284/shiftFIFO_82309/mem_reg[23][0:0]' into 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[23][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage0/instPerm82284/shiftFIFO_82309/mem_reg[24][0:0]' into 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[24][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage0/instPerm82284/shiftFIFO_82309/mem_reg[25][0:0]' into 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[25][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'stage0/instPerm82284/shiftFIFO_82309/mem_reg[26][0:0]' into 'stage14/instPerm82481/shiftFIFO_82506/mem_reg[26][0:0]' [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:20 ; elapsed = 00:02:21 . Memory (MB): peak = 1579.133 ; gain = 734.922 ; free physical = 21186 ; free virtual = 58690
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:02:20 ; elapsed = 00:02:21 . Memory (MB): peak = 1579.133 ; gain = 734.922 ; free physical = 21186 ; free virtual = 58690

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|swNet79716  | rom        | 32x1          | LUT            | 
|perm79716   | rom__1     | 64x5          | LUT            | 
|perm79716   | rom__2     | 64x5          | LUT            | 
|perm79716   | rom__3     | 64x5          | LUT            | 
|perm79716   | rom__4     | 64x5          | LUT            | 
|perm79800   | rom__5     | 4x1           | LUT            | 
|perm79800   | rom__6     | 4x1           | LUT            | 
|perm79800   | rom__7     | 4x1           | LUT            | 
|perm79800   | rom__8     | 4x1           | LUT            | 
|D20_79981   | rom__9     | 2x8           | LUT            | 
|swNet80066  | rom__10    | 4x1           | LUT            | 
|perm80066   | rom__11    | 8x2           | LUT            | 
|perm80066   | rom__12    | 8x2           | LUT            | 
|perm80066   | rom__13    | 8x2           | LUT            | 
|perm80066   | rom__14    | 8x2           | LUT            | 
|D14_80243   | rom__15    | 4x8           | LUT            | 
|D16_80255   | rom__16    | 4x8           | LUT            | 
|swNet80340  | rom__17    | 8x1           | LUT            | 
|perm80340   | rom__18    | 16x3          | LUT            | 
|perm80340   | rom__19    | 16x3          | LUT            | 
|perm80340   | rom__20    | 16x3          | LUT            | 
|perm80340   | rom__21    | 16x3          | LUT            | 
|D10_80525   | rom__22    | 8x8           | LUT            | 
|D12_80545   | rom__23    | 8x8           | LUT            | 
|swNet80630  | rom__24    | 16x1          | LUT            | 
|perm80630   | rom__25    | 32x4          | LUT            | 
|perm80630   | rom__26    | 32x4          | LUT            | 
|perm80630   | rom__27    | 32x4          | LUT            | 
|perm80630   | rom__28    | 32x4          | LUT            | 
|D6_80831    | rom__29    | 16x8          | LUT            | 
|D8_80867    | rom__30    | 16x8          | LUT            | 
|swNet80952  | rom__31    | 32x1          | LUT            | 
|perm80952   | rom__32    | 64x5          | LUT            | 
|perm80952   | rom__33    | 64x5          | LUT            | 
|perm80952   | rom__34    | 64x5          | LUT            | 
|perm80952   | rom__35    | 64x5          | LUT            | 
|D2_81184    | rom__36    | 32x8          | LUT            | 
|D4_81252    | rom__37    | 32x8          | LUT            | 
|swNet81337  | rom__38    | 32x1          | LUT            | 
|perm81337   | rom__39    | 64x5          | LUT            | 
|perm81337   | rom__40    | 64x5          | LUT            | 
|perm81337   | rom__41    | 64x5          | LUT            | 
|perm81337   | rom__42    | 64x5          | LUT            | 
|dft_top     | rom        | 64x5          | LUT            | 
|dft_top     | rom__43    | 32x1          | LUT            | 
|dft_top     | rom__44    | 64x5          | LUT            | 
|dft_top     | rom__45    | 64x5          | LUT            | 
|dft_top     | rom__46    | 32x1          | LUT            | 
|dft_top     | rom__47    | 64x5          | LUT            | 
|dft_top     | rom__48    | 32x4          | LUT            | 
|dft_top     | rom__49    | 16x1          | LUT            | 
|dft_top     | rom__50    | 32x4          | LUT            | 
|dft_top     | rom__51    | 16x3          | LUT            | 
|dft_top     | rom__52    | 8x1           | LUT            | 
|dft_top     | rom__53    | 16x3          | LUT            | 
|dft_top     | rom__54    | 8x2           | LUT            | 
|dft_top     | rom__55    | 4x1           | LUT            | 
|dft_top     | rom__56    | 8x2           | LUT            | 
|dft_top     | rom__57    | 4x1           | LUT            | 
|dft_top     | rom__58    | 4x1           | LUT            | 
|dft_top     | rom__59    | 64x5          | LUT            | 
|dft_top     | rom__60    | 32x1          | LUT            | 
|dft_top     | rom__61    | 64x5          | LUT            | 
|dft_top     | rom__62    | 64x5          | LUT            | 
|dft_top     | rom__63    | 64x5          | LUT            | 
|dft_top     | rom__64    | 4x1           | LUT            | 
|dft_top     | rom__65    | 2x8           | LUT            | 
|dft_top     | rom__66    | 4x1           | LUT            | 
|dft_top     | rom__67    | 8x2           | LUT            | 
|dft_top     | rom__68    | 4x8           | LUT            | 
|dft_top     | rom__69    | 4x8           | LUT            | 
|dft_top     | rom__70    | 8x2           | LUT            | 
|dft_top     | rom__71    | 16x3          | LUT            | 
|dft_top     | rom__72    | 8x8           | LUT            | 
|dft_top     | rom__73    | 8x8           | LUT            | 
|dft_top     | rom__74    | 16x3          | LUT            | 
|dft_top     | rom__75    | 32x4          | LUT            | 
|dft_top     | rom__76    | 16x8          | LUT            | 
|dft_top     | rom__77    | 16x8          | LUT            | 
|dft_top     | rom__78    | 32x4          | LUT            | 
|dft_top     | rom__79    | 64x5          | LUT            | 
|dft_top     | rom__80    | 32x8          | LUT            | 
|dft_top     | rom__81    | 32x8          | LUT            | 
|dft_top     | rom__82    | 64x5          | LUT            | 
|dft_top     | rom__83    | 64x5          | LUT            | 
|dft_top     | rom__84    | 64x5          | LUT            | 
+------------+------------+---------------+----------------+


Block RAM:
+-----------------+-------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-----------------------------------------------------------------------------+
|Module Name      | RTL Object                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name                                                           | 
+-----------------+-------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-----------------------------------------------------------------------------+
|design_1_wrapper | stack_reg                           | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/fifo_buffer/extram__6 | 
|design_1_wrapper | fft_wrapper_inst/out_fifo/stack_reg | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/extram__8             | 
+-----------------+-------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-----------------------------------------------------------------------------+

Note: The table above shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
Distributed RAM: 
+-----------------+------------------------------------------------------------------------+----------------+----------------------+----------------+---------------------------------------------------------------------------------------------------------+
|Module Name      | RTL Object                                                             | Inference      | Size (Depth x Width) | Primitives     | Hierarchical Name                                                                                       | 
+-----------------+------------------------------------------------------------------------+----------------+----------------------+----------------+---------------------------------------------------------------------------------------------------------+
|design_1_wrapper | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | design_1_wrapper/design_1/design_1_axi_mem_intercon_0/design_1_auto_pc_1/fifo_generator_v13_0_1/ram__63 | 
|design_1_wrapper | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | design_1_wrapper/design_1/design_1_axi_mem_intercon_0/design_1_auto_pc_1/fifo_generator_v13_0_1/ram__65 | 
|design_1_wrapper | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | design_1_wrapper/design_1/design_1_axi_mem_intercon_0/design_1_auto_pc_1/fifo_generator_v13_0_1/ram__67 | 
|design_1_wrapper | myip_v1_0_M01_AXI_inst/desc_fifo/stack_reg                             | Implied        | 8 x 34               | RAM32M x 6     | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/ram__68                                           | 
|design_1_wrapper | stage0/instPerm82284/s1mem0/mem_reg                                    | User Attribute | 64 x 16              | RAM64M x 6     | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/dft_top/ram__70                                   | 
|design_1_wrapper | stage0/instPerm82284/s1mem1/mem_reg                                    | User Attribute | 64 x 16              | RAM64M x 6     | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/dft_top/ram__72                                   | 
|design_1_wrapper | stage0/instPerm82284/s2mem1/mem_reg                                    | User Attribute | 64 x 16              | RAM64M x 6     | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/dft_top/ram__74                                   | 
|design_1_wrapper | stage0/instPerm82284/s2mem0/mem_reg                                    | User Attribute | 64 x 16              | RAM64M x 6     | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/dft_top/ram__76                                   | 
|design_1_wrapper | stage2/instPerm82325/s1mem0/mem_reg                                    | User Attribute | 4 x 16               | RAM32M x 3     | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/dft_top/ram__78                                   | 
|design_1_wrapper | stage2/instPerm82325/s1mem1/mem_reg                                    | User Attribute | 4 x 16               | RAM32M x 3     | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/dft_top/ram__80                                   | 
|design_1_wrapper | stage2/instPerm82325/s2mem1/mem_reg                                    | User Attribute | 4 x 16               | RAM32M x 3     | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/dft_top/ram__82                                   | 
|design_1_wrapper | stage2/instPerm82325/s2mem0/mem_reg                                    | User Attribute | 4 x 16               | RAM32M x 3     | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/dft_top/ram__84                                   | 
|design_1_wrapper | stage5/instPerm82362/s1mem0/mem_reg                                    | User Attribute | 8 x 16               | RAM32M x 3     | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/dft_top/ram__86                                   | 
|design_1_wrapper | stage5/instPerm82362/s1mem1/mem_reg                                    | User Attribute | 8 x 16               | RAM32M x 3     | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/dft_top/ram__88                                   | 
|design_1_wrapper | stage5/instPerm82362/s2mem1/mem_reg                                    | User Attribute | 8 x 16               | RAM32M x 3     | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/dft_top/ram__90                                   | 
|design_1_wrapper | stage5/instPerm82362/s2mem0/mem_reg                                    | User Attribute | 8 x 16               | RAM32M x 3     | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/dft_top/ram__92                                   | 
|design_1_wrapper | stage8/instPerm82399/s1mem0/mem_reg                                    | User Attribute | 16 x 16              | RAM32M x 3     | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/dft_top/ram__94                                   | 
|design_1_wrapper | stage8/instPerm82399/s1mem1/mem_reg                                    | User Attribute | 16 x 16              | RAM32M x 3     | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/dft_top/ram__96                                   | 
|design_1_wrapper | stage8/instPerm82399/s2mem1/mem_reg                                    | User Attribute | 16 x 16              | RAM32M x 3     | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/dft_top/ram__98                                   | 
|design_1_wrapper | stage8/instPerm82399/s2mem0/mem_reg                                    | User Attribute | 16 x 16              | RAM32M x 3     | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/dft_top/ram__100                                  | 
|design_1_wrapper | stage11/instPerm82436/s1mem0/mem_reg                                   | User Attribute | 32 x 16              | RAM32M x 3     | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/dft_top/ram__102                                  | 
|design_1_wrapper | stage11/instPerm82436/s1mem1/mem_reg                                   | User Attribute | 32 x 16              | RAM32M x 3     | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/dft_top/ram__104                                  | 
|design_1_wrapper | stage11/instPerm82436/s2mem1/mem_reg                                   | User Attribute | 32 x 16              | RAM32M x 3     | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/dft_top/ram__106                                  | 
|design_1_wrapper | stage11/instPerm82436/s2mem0/mem_reg                                   | User Attribute | 32 x 16              | RAM32M x 3     | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/dft_top/ram__108                                  | 
|design_1_wrapper | stage14/instPerm82481/s1mem0/mem_reg                                   | User Attribute | 64 x 16              | RAM64M x 6     | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/dft_top/ram__110                                  | 
|design_1_wrapper | stage14/instPerm82481/s1mem1/mem_reg                                   | User Attribute | 64 x 16              | RAM64M x 6     | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/dft_top/ram__112                                  | 
|design_1_wrapper | stage14/instPerm82481/s2mem1/mem_reg                                   | User Attribute | 64 x 16              | RAM64M x 6     | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/dft_top/ram__114                                  | 
|design_1_wrapper | stage14/instPerm82481/s2mem0/mem_reg                                   | User Attribute | 64 x 16              | RAM64M x 6     | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/dft_top/ram__116                                  | 
|design_1_wrapper | stage17/instPerm82526/s1mem1/mem_reg                                   | User Attribute | 64 x 16              | RAM64M x 6     | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/dft_top/ram__118                                  | 
|design_1_wrapper | stage17/instPerm82526/s1mem0/mem_reg                                   | User Attribute | 64 x 16              | RAM64M x 6     | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/dft_top/ram__120                                  | 
|design_1_wrapper | stage17/instPerm82526/s2mem0/mem_reg                                   | User Attribute | 64 x 16              | RAM64M x 6     | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/dft_top/ram__122                                  | 
|design_1_wrapper | stage17/instPerm82526/s2mem1/mem_reg                                   | User Attribute | 64 x 16              | RAM64M x 6     | design_1_wrapper/design_1/design_1_myip_0_0/myip_v1_0/dft_top/ram__124                                  | 
+-----------------+------------------------------------------------------------------------+----------------+----------------------+----------------+---------------------------------------------------------------------------------------------------------+

Note: The table above shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/start_single_write_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\myip_v1_0_M01_AXI_inst/compare_done_reg )
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[3] ' (FDRE) to 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[4] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[4] ' (FDRE) to 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[5] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[5] ' (FDRE) to 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[6] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[6] ' (FDRE) to 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[7] ' (FDRE) to 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[8] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[8] ' (FDRE) to 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[9] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[9] ' (FDRE) to 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[10] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[10] ' (FDRE) to 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[11] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[11] ' (FDRE) to 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[12] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[12] ' (FDRE) to 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[13] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[13] ' (FDRE) to 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[14] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[14] ' (FDRE) to 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[15] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[15] ' (FDRE) to 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[16] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[16] ' (FDRE) to 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[17] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[17] ' (FDRE) to 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[18] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[18] ' (FDRE) to 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[19] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[19] ' (FDRE) to 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[20] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[20] ' (FDRE) to 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[21] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[21] ' (FDRE) to 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[22] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[22] ' (FDRE) to 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[23] ' (FDRE) to 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[24] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[24] ' (FDRE) to 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[26] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[25] ' (FDSE) to 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[27] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[26] ' (FDRE) to 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[28] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[27] ' (FDSE) to 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[29] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[28] ' (FDRE) to 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[30] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[29] ' (FDSE) to 'design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/myip_0/inst/\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/i_13/\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/i_13/\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/\axi_rresp_reg[0] ' (FDRE) to 'design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/\axi_rresp_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/\axi_bresp_reg[0] ' (FDRE) to 'design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/\axi_bresp_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/i_13/\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[29] )
WARNING: [Synth 8-3332] Sequential element (\axi_awaddr_reg[1] ) is unused and will be removed from module myip_v1_0_S00_AXI_LITE.
WARNING: [Synth 8-3332] Sequential element (\axi_awaddr_reg[0] ) is unused and will be removed from module myip_v1_0_S00_AXI_LITE.
WARNING: [Synth 8-3332] Sequential element (\axi_bresp_reg[1] ) is unused and will be removed from module myip_v1_0_S00_AXI_LITE.
WARNING: [Synth 8-3332] Sequential element (\axi_bresp_reg[0] ) is unused and will be removed from module myip_v1_0_S00_AXI_LITE.
WARNING: [Synth 8-3332] Sequential element (\axi_araddr_reg[1] ) is unused and will be removed from module myip_v1_0_S00_AXI_LITE.
WARNING: [Synth 8-3332] Sequential element (\axi_araddr_reg[0] ) is unused and will be removed from module myip_v1_0_S00_AXI_LITE.
WARNING: [Synth 8-3332] Sequential element (\axi_rresp_reg[1] ) is unused and will be removed from module myip_v1_0_S00_AXI_LITE.
WARNING: [Synth 8-3332] Sequential element (\axi_rresp_reg[0] ) is unused and will be removed from module myip_v1_0_S00_AXI_LITE.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/start_single_write_reg ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awvalid_reg ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[0] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[1] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[2] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[3] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[4] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[5] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[6] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[7] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[8] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[9] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[10] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[11] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[12] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[13] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[14] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[15] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[16] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[17] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[18] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[19] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[20] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[21] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[22] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[23] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[24] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[25] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[26] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[27] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[28] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[29] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[30] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[31] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wvalid_reg ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/write_index_reg[2] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/write_index_reg[1] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/write_index_reg[0] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[31] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[30] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[29] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[28] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[27] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[26] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[25] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[24] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[23] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[22] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[21] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[20] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[19] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[18] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[17] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[16] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[15] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[14] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[13] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[12] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[11] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[10] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[9] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[8] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[7] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[6] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[5] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[4] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[3] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[2] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[1] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[0] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[0] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[1] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[2] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[3] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[4] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[5] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[6] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[7] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[8] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[9] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[10] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[11] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[12] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[13] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[14] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[15] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[16] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[17] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[18] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[19] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[20] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[21] ) is unused and will be removed from module myip_v1_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD20inst0_79981/out3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD20inst0_79981/out3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD20inst0_79981/out3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD20inst0_79981/out3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD20inst0_79981/out3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD20inst0_79981/out3_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD18inst0_79973/out3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD18inst0_79973/out3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD18inst0_79973/out3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD18inst0_79973/out3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD18inst0_79973/out3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD18inst0_79973/out3_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD18inst0_79973/out3_reg[7] )
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD16inst0_80255/out3_reg[0] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD16inst0_80255/out3_reg[1] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD16inst0_80255/out3_reg[1] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD16inst0_80255/out3_reg[4] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD16inst0_80255/out3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD16inst0_80255/out3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD16inst0_80255/out3_reg[5] )
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD14inst0_80243/out3_reg[1] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD14inst0_80243/out3_reg[4] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD14inst0_80243/out3_reg[2] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD14inst0_80243/out3_reg[3] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD14inst0_80243/out3_reg[3] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD14inst0_80243/out3_reg[5] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD14inst0_80243/out3_reg[4] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD14inst0_80243/out3_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD16inst0_80255/out2_reg[0] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD16inst0_80255/out2_reg[1] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD16inst0_80255/out2_reg[1] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD16inst0_80255/out2_reg[4] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD14inst0_80243/out2_reg[1] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD14inst0_80243/out2_reg[4] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD14inst0_80243/out2_reg[2] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD14inst0_80243/out2_reg[3] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD14inst0_80243/out2_reg[3] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD14inst0_80243/out2_reg[5] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD14inst0_80243/out2_reg[4] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD14inst0_80243/out2_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD16inst0_80255/out_reg[0] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD16inst0_80255/out_reg[1] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD16inst0_80255/out_reg[1] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD16inst0_80255/out_reg[4] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD14inst0_80243/out_reg[1] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD14inst0_80243/out_reg[4] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD14inst0_80243/out_reg[2] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD14inst0_80243/out_reg[3] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD14inst0_80243/out_reg[3] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD14inst0_80243/out_reg[5] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD14inst0_80243/out_reg[4] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD14inst0_80243/out_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/tm40_reg[0] ' (FDR) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/tm40_reg[4] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/tm40_reg[1] ' (FDR) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/tm40_reg[4] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/tm39_reg[1] ' (FDR) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/tm39_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/tm39_reg[2] ' (FDR) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/tm39_reg[5] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/tm39_reg[3] ' (FDR) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/tm39_reg[5] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/tm39_reg[4] ' (FDR) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/tm39_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/m80192/q_reg[0][4]__0 ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/m80192/q_reg[0][1]__0 '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/m80192/q_reg[0][0]__0 ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/m80192/q_reg[0][1]__0 '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/instD12inst0_80545/out3_reg[1] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/instD12inst0_80545/out3_reg[4] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/instD12inst0_80545/out3_reg[3] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/instD12inst0_80545/out3_reg[5] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/instD12inst0_80545/out3_reg[6] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/instD12inst0_80545/out3_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/instD12inst0_80545/out2_reg[1] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/instD12inst0_80545/out2_reg[4] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/instD12inst0_80545/out2_reg[3] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/instD12inst0_80545/out2_reg[5] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/instD12inst0_80545/out2_reg[6] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/instD12inst0_80545/out2_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/instD12inst0_80545/out_reg[1] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/instD12inst0_80545/out_reg[4] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/instD12inst0_80545/out_reg[3] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/instD12inst0_80545/out_reg[5] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/instD12inst0_80545/out_reg[6] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/instD12inst0_80545/out_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/tm48_reg[1] ' (FDR) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/tm48_reg[4] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/tm48_reg[3] ' (FDR) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/tm48_reg[5] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/tm48_reg[6] ' (FDR) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/tm48_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/m80466/q_reg[0][7]__0 ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/m80466/q_reg[0][6]__0 '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/m80466/q_reg[0][5]__0 ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/m80466/q_reg[0][3]__0 '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/m80466/q_reg[0][4]__0 ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage9/codeBlockIsnt82429/m80466/q_reg[0][1]__0 '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage2/instPerm82325/shiftFIFO_82346/mem_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage12/codeBlockIsnt82474/instD8inst0_80867/out3_reg[7] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage12/codeBlockIsnt82474/instD8inst0_80867/out3_reg[6] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage12/codeBlockIsnt82474/instD8inst0_80867/out2_reg[7] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage12/codeBlockIsnt82474/instD8inst0_80867/out2_reg[6] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage12/codeBlockIsnt82474/instD8inst0_80867/out_reg[7] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage12/codeBlockIsnt82474/instD8inst0_80867/out_reg[6] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage12/codeBlockIsnt82474/tm56_reg[7] ' (FDR) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage12/codeBlockIsnt82474/tm56_reg[6] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage12/codeBlockIsnt82474/m80756/q_reg[0][6]__0 ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage12/codeBlockIsnt82474/m80756/q_reg[0][7]__0 '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage15/codeBlockIsnt82519/instD4inst0_81252/out3_reg[6] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage15/codeBlockIsnt82519/instD4inst0_81252/out3_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage15/codeBlockIsnt82519/instD4inst0_81252/out2_reg[6] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage15/codeBlockIsnt82519/instD4inst0_81252/out2_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage15/codeBlockIsnt82519/instD4inst0_81252/out_reg[6] ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage15/codeBlockIsnt82519/instD4inst0_81252/out_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage15/codeBlockIsnt82519/tm64_reg[6] ' (FDR) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage15/codeBlockIsnt82519/tm64_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage15/codeBlockIsnt82519/m81077/q_reg[0][6]__0 ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage15/codeBlockIsnt82519/m81077/q_reg[0][7]__0 '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD20inst0_79981/out2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD20inst0_79981/out2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD20inst0_79981/out2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD20inst0_79981/out2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD20inst0_79981/out2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD20inst0_79981/out2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD18inst0_79973/out2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD18inst0_79973/out2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD18inst0_79973/out2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD18inst0_79973/out2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD18inst0_79973/out2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD18inst0_79973/out2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD18inst0_79973/out2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD16inst0_80255/out2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD16inst0_80255/out2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD16inst0_80255/out2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage2/instPerm82325/shiftFIFO_82349/mem_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD20inst0_79981/out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD20inst0_79981/out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD20inst0_79981/out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD20inst0_79981/out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD20inst0_79981/out_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD20inst0_79981/out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD18inst0_79973/out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD18inst0_79973/out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD18inst0_79973/out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD18inst0_79973/out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD18inst0_79973/out_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD18inst0_79973/out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/instD18inst0_79973/out_reg[7] )
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/tm32_reg[0] ' (FDR) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/tm32_reg[1] ' (FDR) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/tm32_reg[2] ' (FDR) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/tm32_reg[3] ' (FDR) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/tm32_reg[4] ' (FDR) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/tm32_reg[5] ' (FDR) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/tm31_reg[0] ' (FDR) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/tm31_reg[1] ' (FDR) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/tm31_reg[2] ' (FDR) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/tm31_reg[3] ' (FDR) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/tm31_reg[4] ' (FDR) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/tm31_reg[5] ' (FDR) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/m79926/q_reg[0][5]__0 ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/m79926/q_reg[0][4]__0 '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/m79926/q_reg[0][4]__0 ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/m79926/q_reg[0][3]__0 '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/m79926/q_reg[0][3]__0 ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/m79926/q_reg[0][2]__0 '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/m79926/q_reg[0][2]__0 ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/m79926/q_reg[0][1]__0 '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/m79926/q_reg[0][0]__0 ' (FD) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/m79926/q_reg[0][1]__0 '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD16inst0_80255/out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD16inst0_80255/out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/instD16inst0_80255/out_reg[5] )
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/tm40_reg[2] ' (FDR) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/tm40_reg[3] ' (FDR) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage6/codeBlockIsnt82392/tm40_reg[5] ' (FDR) to 'design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage5/instPerm82362/shiftFIFO_82383/mem_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage3/codeBlockIsnt82355/m79926/q_reg[0][1]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage5/instPerm82362/shiftFIFO_82386/mem_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage5/instPerm82362/shiftFIFO_82386/mem_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage5/instPerm82362/shiftFIFO_82386/mem_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage8/instPerm82399/shiftFIFO_82420/mem_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage8/instPerm82399/shiftFIFO_82423/mem_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage8/instPerm82399/shiftFIFO_82423/mem_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage8/instPerm82399/shiftFIFO_82423/mem_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage11/instPerm82436/shiftFIFO_82461/mem_reg[10][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage11/instPerm82436/shiftFIFO_82461/mem_reg[11][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage11/instPerm82436/shiftFIFO_82461/mem_reg[12][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage11/instPerm82436/shiftFIFO_82461/mem_reg[13][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage11/instPerm82436/shiftFIFO_82461/mem_reg[14][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage11/instPerm82436/shiftFIFO_82464/mem_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage11/instPerm82436/shiftFIFO_82464/mem_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage11/instPerm82436/shiftFIFO_82464/mem_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage14/instPerm82481/shiftFIFO_82506/mem_reg[18][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage14/instPerm82481/shiftFIFO_82506/mem_reg[19][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage14/instPerm82481/shiftFIFO_82506/mem_reg[20][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage14/instPerm82481/shiftFIFO_82506/mem_reg[21][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage14/instPerm82481/shiftFIFO_82506/mem_reg[22][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage14/instPerm82481/shiftFIFO_82506/mem_reg[23][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage14/instPerm82481/shiftFIFO_82506/mem_reg[24][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage14/instPerm82481/shiftFIFO_82506/mem_reg[25][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage14/instPerm82481/shiftFIFO_82506/mem_reg[26][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage14/instPerm82481/shiftFIFO_82506/mem_reg[27][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage14/instPerm82481/shiftFIFO_82506/mem_reg[28][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage14/instPerm82481/shiftFIFO_82506/mem_reg[29][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage14/instPerm82481/shiftFIFO_82506/mem_reg[30][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage14/instPerm82481/shiftFIFO_82509/mem_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage14/instPerm82481/shiftFIFO_82509/mem_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/inst/\fft_wrapper_inst/dft_top_inst /\stage14/instPerm82481/shiftFIFO_82509/mem_reg[2][0] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:43 ; elapsed = 00:02:44 . Memory (MB): peak = 1579.133 ; gain = 734.922 ; free physical = 21158 ; free virtual = 58663
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:02:43 ; elapsed = 00:02:44 . Memory (MB): peak = 1579.133 ; gain = 734.922 ; free physical = 21158 ; free virtual = 58663

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:55 ; elapsed = 00:02:56 . Memory (MB): peak = 1712.125 ; gain = 867.914 ; free physical = 20989 ; free virtual = 58493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:58 ; elapsed = 00:03:00 . Memory (MB): peak = 1740.141 ; gain = 895.930 ; free physical = 20960 ; free virtual = 58464
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stack_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \fft_wrapper_inst/out_fifo/stack_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:08 ; elapsed = 00:03:09 . Memory (MB): peak = 1766.328 ; gain = 922.117 ; free physical = 20933 ; free virtual = 58437
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:03:08 ; elapsed = 00:03:09 . Memory (MB): peak = 1766.328 ; gain = 922.117 ; free physical = 20933 ; free virtual = 58437

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:03:08 ; elapsed = 00:03:09 . Memory (MB): peak = 1766.328 ; gain = 922.117 ; free physical = 20933 ; free virtual = 58437
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 21 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 21 to 11 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:541]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:225]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:715]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:537]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:537]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:678]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:749]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:773]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:757]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:223]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:784]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:784]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:765]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:765]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:739]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:727]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:727]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:727]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:727]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:727]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:727]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:727]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:727]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:727]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:727]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:727]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:727]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:727]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:727]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:727]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:727]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:727]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:727]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:727]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v:727]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:10 ; elapsed = 00:03:12 . Memory (MB): peak = 1766.328 ; gain = 922.117 ; free physical = 20933 ; free virtual = 58437
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:10 ; elapsed = 00:03:12 . Memory (MB): peak = 1766.328 ; gain = 922.117 ; free physical = 20933 ; free virtual = 58437
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:12 ; elapsed = 00:03:13 . Memory (MB): peak = 1766.328 ; gain = 922.117 ; free physical = 20932 ; free virtual = 58437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:12 ; elapsed = 00:03:13 . Memory (MB): peak = 1766.328 ; gain = 922.117 ; free physical = 20932 ; free virtual = 58437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:12 ; elapsed = 00:03:14 . Memory (MB): peak = 1766.328 ; gain = 922.117 ; free physical = 20932 ; free virtual = 58436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:12 ; elapsed = 00:03:14 . Memory (MB): peak = 1766.328 ; gain = 922.117 ; free physical = 20932 ; free virtual = 58436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dft_top     | stage0/instPerm82284/shiftFIFO_82302/mem_reg[3][0]       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage0/instPerm82284/shiftFIFO_82317/mem_reg[2][4]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage2/instPerm82325/shiftFIFO_82342/mem_reg[1][0]       | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage2/instPerm82325/shiftFIFO_82354/mem_reg[2][0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage3/codeBlockIsnt82355/shiftFIFO_82358/mem_reg[6][0]  | 7      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|dft_top     | stage5/instPerm82362/shiftFIFO_82377/mem_reg[2][0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage5/instPerm82362/shiftFIFO_82379/mem_reg[3][0]       | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage5/instPerm82362/shiftFIFO_82391/mem_reg[2][1]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage6/codeBlockIsnt82392/shiftFIFO_82395/mem_reg[6][0]  | 7      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|dft_top     | stage8/instPerm82399/shiftFIFO_82414/mem_reg[6][0]       | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage8/instPerm82399/shiftFIFO_82416/mem_reg[7][0]       | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage8/instPerm82399/shiftFIFO_82428/mem_reg[2][2]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage9/codeBlockIsnt82429/shiftFIFO_82432/mem_reg[6][0]  | 7      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|dft_top     | stage11/instPerm82436/shiftFIFO_82454/mem_reg[3][0]      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage11/instPerm82436/shiftFIFO_82469/mem_reg[2][3]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage12/codeBlockIsnt82474/shiftFIFO_82477/mem_reg[6][0] | 7      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|dft_top     | stage14/instPerm82481/shiftFIFO_82499/mem_reg[3][0]      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage14/instPerm82481/shiftFIFO_82514/mem_reg[2][4]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage15/codeBlockIsnt82519/shiftFIFO_82522/mem_reg[6][0] | 7      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|dft_top     | stage17/instPerm82526/shiftFIFO_82544/mem_reg[3][0]      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage17/instPerm82526/shiftFIFO_82559/mem_reg[2][4]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage17/instPerm82526/writeIntReg/mem_reg[3][0]          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage17/instPerm82526/shiftFIFO_82531/mem_reg[2][0]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage14/instPerm82481/writeIntReg/mem_reg[3][0]          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage14/instPerm82481/shiftFIFO_82486/mem_reg[2][0]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage11/instPerm82436/writeIntReg/mem_reg[3][0]          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage11/instPerm82436/shiftFIFO_82441/mem_reg[2][0]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage8/instPerm82399/writeIntReg/mem_reg[3][0]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage8/instPerm82399/shiftFIFO_82404/mem_reg[2][0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage5/instPerm82362/writeIntReg/mem_reg[3][0]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage5/instPerm82362/shiftFIFO_82367/mem_reg[2][0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage2/instPerm82325/writeIntReg/mem_reg[3][0]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage2/instPerm82325/shiftFIFO_82330/mem_reg[2][0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage0/instPerm82284/writeIntReg/mem_reg[3][0]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage0/instPerm82284/shiftFIFO_82289/mem_reg[2][0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage3/codeBlockIsnt82355/tm143_reg[7]                   | 4      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|dft_top     | stage3/codeBlockIsnt82355/instD18inst0_79973/out_reg[6]  | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|dft_top     | stage3/codeBlockIsnt82355/tm139_reg[7]                   | 4      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|dft_top     | stage3/codeBlockIsnt82355/instD20inst0_79981/out_reg[6]  | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|dft_top     | stage4/X1_reg[7]                                         | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|dft_top     | stage4/X0_reg[7]                                         | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|dft_top     | stage6/codeBlockIsnt82392/tm173_reg[7]                   | 4      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|dft_top     | stage6/codeBlockIsnt82392/instD14inst0_80243/out_reg[7]  | 3      | 4     | NO           | NO                 | NO                | 4      | 0       | 
|dft_top     | stage6/codeBlockIsnt82392/tm169_reg[7]                   | 4      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|dft_top     | stage6/codeBlockIsnt82392/instD16inst0_80255/out_reg[7]  | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|dft_top     | stage7/X1_reg[7]                                         | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|dft_top     | stage7/X0_reg[7]                                         | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|dft_top     | stage9/codeBlockIsnt82429/tm203_reg[7]                   | 4      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|dft_top     | stage9/codeBlockIsnt82429/instD10inst0_80525/out_reg[7]  | 3      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|dft_top     | stage9/codeBlockIsnt82429/tm199_reg[7]                   | 4      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|dft_top     | stage9/codeBlockIsnt82429/instD12inst0_80545/out_reg[7]  | 3      | 5     | NO           | NO                 | NO                | 5      | 0       | 
|dft_top     | stage10/X1_reg[7]                                        | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|dft_top     | stage10/X0_reg[7]                                        | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|dft_top     | stage12/codeBlockIsnt82474/tm233_reg[7]                  | 4      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|dft_top     | stage12/codeBlockIsnt82474/instD6inst0_80831/out_reg[7]  | 3      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|dft_top     | stage12/codeBlockIsnt82474/tm229_reg[7]                  | 4      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|dft_top     | stage12/codeBlockIsnt82474/instD8inst0_80867/out_reg[6]  | 3      | 7     | NO           | NO                 | NO                | 7      | 0       | 
|dft_top     | stage13/X1_reg[7]                                        | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|dft_top     | stage13/X0_reg[7]                                        | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|dft_top     | stage15/codeBlockIsnt82519/tm263_reg[7]                  | 4      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|dft_top     | stage15/codeBlockIsnt82519/instD2inst0_81184/out_reg[7]  | 3      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|dft_top     | stage15/codeBlockIsnt82519/tm259_reg[7]                  | 4      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|dft_top     | stage15/codeBlockIsnt82519/instD4inst0_81252/out_reg[7]  | 3      | 7     | NO           | NO                 | NO                | 7      | 0       | 
|dft_top     | stage16/X1_reg[7]                                        | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|dft_top     | stage16/X0_reg[7]                                        | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|dft_top     | stage0/instPerm82284/s2wr0_reg[0]                        | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|dft_top     | stage5/instPerm82362/s2wr0_reg[0]                        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top     | stage8/instPerm82399/s2wr0_reg[0]                        | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|dft_top     | stage11/instPerm82436/s2wr0_reg[0]                       | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|dft_top     | stage14/instPerm82481/s2wr0_reg[0]                       | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|dft_top     | stage17/instPerm82526/s2wr0_reg[0]                       | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
+------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | USE_RTL_FIFO.data_srl_reg[31] | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__1     | USE_RTL_FIFO.data_srl_reg[31] | 32     | 30         | 0      | 30      | 0      | 0      | 0      | 
|dsrl__2     | USE_RTL_FIFO.data_srl_reg[31] | 32     | 30         | 0      | 30      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[3]                 | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[3]                 | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__5     | memory_reg[31]                | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__6     | memory_reg[31]                | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BIBUF    |   130|
|2     |BUFG     |     1|
|3     |CARRY4   |   362|
|4     |LUT1     |   285|
|5     |LUT2     |   830|
|6     |LUT3     |   981|
|7     |LUT4     |   780|
|8     |LUT5     |   668|
|9     |LUT6     |  1049|
|10    |MUXF7    |   128|
|11    |PS7      |     1|
|12    |RAM32M   |    56|
|13    |RAM32X1D |     1|
|14    |RAM64M   |    72|
|15    |RAMB18E1 |     2|
|16    |SRL16    |     1|
|17    |SRL16E   |   285|
|18    |SRLC32E  |   105|
|19    |FDCE     |    66|
|20    |FDPE     |    66|
|21    |FDR      |     8|
|22    |FDRE     |  5139|
|23    |FDSE     |    65|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------+---------------------------------------------------------------------+------+
|      |Instance                                                               |Module                                                               |Cells |
+------+-----------------------------------------------------------------------+---------------------------------------------------------------------+------+
|1     |top                                                                    |                                                                     | 11081|
|2     |  design_1_i                                                           |design_1                                                             | 11081|
|3     |    axi_mem_intercon                                                   |design_1_axi_mem_intercon_0                                          |  2130|
|4     |      s00_couplers                                                     |s00_couplers_imp_7HNO1D                                              |  2130|
|5     |        auto_pc                                                        |design_1_auto_pc_1                                                   |   976|
|6     |          inst                                                         |axi_protocol_converter_v2_1_7_axi_protocol_converter                 |   976|
|7     |            \gen_axi4_axi3.axi3_conv_inst                              |axi_protocol_converter_v2_1_7_axi3_conv                              |   976|
|8     |              \USE_READ.USE_SPLIT_R.read_addr_inst                     |axi_protocol_converter_v2_1_7_a_axi3_conv__parameterized0            |   402|
|9     |                \USE_R_CHANNEL.cmd_queue                               |axi_data_fifo_v2_1_6_axic_fifo__parameterized0                       |   109|
|10    |                  inst                                                 |axi_data_fifo_v2_1_6_fifo_gen__parameterized0                        |   109|
|11    |                    fifo_gen_inst                                      |fifo_generator_v13_0_1__parameterized0                               |    84|
|12    |                      inst_fifo_gen                                    |fifo_generator_v13_0_1_synth__parameterized0                         |    84|
|13    |                        \gconvfifo.rf                                  |fifo_generator_top__parameterized0                                   |    76|
|14    |                          \grf.rf                                      |fifo_generator_ramfifo__parameterized0                               |    76|
|15    |                            \gntv_or_sync_fifo.gl0.rd                  |rd_logic_95                                                          |    31|
|16    |                              \gr1.rfwft                               |rd_fwft_99                                                           |    11|
|17    |                              \grss.rsts                               |rd_status_flags_ss_100                                               |     1|
|18    |                              rpntr                                    |rd_bin_cntr_101                                                      |    19|
|19    |                            \gntv_or_sync_fifo.gl0.wr                  |wr_logic_96                                                          |    23|
|20    |                              \gwss.wsts                               |wr_status_flags_ss_97                                                |     4|
|21    |                              wpntr                                    |wr_bin_cntr_98                                                       |    19|
|22    |                            \gntv_or_sync_fifo.mem                     |memory__parameterized0                                               |     4|
|23    |                              \gdm.dm                                  |dmem__parameterized0                                                 |     3|
|24    |                            rstblk                                     |reset_blk_ramfifo__parameterized1                                    |    18|
|25    |                        \reset_gen_cc.rstblk_cc                        |reset_blk_ramfifo_94                                                 |     8|
|26    |              \USE_WRITE.USE_SPLIT_W.write_resp_inst                   |axi_protocol_converter_v2_1_7_b_downsizer                            |    21|
|27    |              \USE_WRITE.write_addr_inst                               |axi_protocol_converter_v2_1_7_a_axi3_conv                            |   525|
|28    |                \USE_BURSTS.cmd_queue                                  |axi_data_fifo_v2_1_6_axic_fifo                                       |   114|
|29    |                  inst                                                 |axi_data_fifo_v2_1_6_fifo_gen_79                                     |   114|
|30    |                    fifo_gen_inst                                      |fifo_generator_v13_0_1__1                                            |    92|
|31    |                      inst_fifo_gen                                    |fifo_generator_v13_0_1_synth_80                                      |    92|
|32    |                        \gconvfifo.rf                                  |fifo_generator_top_81                                                |    84|
|33    |                          \grf.rf                                      |fifo_generator_ramfifo_83                                            |    84|
|34    |                            \gntv_or_sync_fifo.gl0.rd                  |rd_logic_84                                                          |    32|
|35    |                              \gr1.rfwft                               |rd_fwft_91                                                           |    12|
|36    |                              \grss.rsts                               |rd_status_flags_ss_92                                                |     1|
|37    |                              rpntr                                    |rd_bin_cntr_93                                                       |    19|
|38    |                            \gntv_or_sync_fifo.gl0.wr                  |wr_logic_85                                                          |    23|
|39    |                              \gwss.wsts                               |wr_status_flags_ss_89                                                |     4|
|40    |                              wpntr                                    |wr_bin_cntr_90                                                       |    19|
|41    |                            \gntv_or_sync_fifo.mem                     |memory_86                                                            |    11|
|42    |                              \gdm.dm                                  |dmem_88                                                              |     6|
|43    |                            rstblk                                     |reset_blk_ramfifo__parameterized0_87                                 |    18|
|44    |                        \reset_gen_cc.rstblk_cc                        |reset_blk_ramfifo_82                                                 |     8|
|45    |                \USE_B_CHANNEL.cmd_b_queue                             |axi_data_fifo_v2_1_6_axic_fifo_78                                    |   109|
|46    |                  inst                                                 |axi_data_fifo_v2_1_6_fifo_gen                                        |   109|
|47    |                    fifo_gen_inst                                      |fifo_generator_v13_0_1                                               |    92|
|48    |                      inst_fifo_gen                                    |fifo_generator_v13_0_1_synth                                         |    92|
|49    |                        \gconvfifo.rf                                  |fifo_generator_top                                                   |    84|
|50    |                          \grf.rf                                      |fifo_generator_ramfifo                                               |    84|
|51    |                            \gntv_or_sync_fifo.gl0.rd                  |rd_logic                                                             |    32|
|52    |                              \gr1.rfwft                               |rd_fwft                                                              |    12|
|53    |                              \grss.rsts                               |rd_status_flags_ss                                                   |     1|
|54    |                              rpntr                                    |rd_bin_cntr                                                          |    19|
|55    |                            \gntv_or_sync_fifo.gl0.wr                  |wr_logic                                                             |    23|
|56    |                              \gwss.wsts                               |wr_status_flags_ss                                                   |     4|
|57    |                              wpntr                                    |wr_bin_cntr                                                          |    19|
|58    |                            \gntv_or_sync_fifo.mem                     |memory                                                               |    11|
|59    |                              \gdm.dm                                  |dmem                                                                 |     6|
|60    |                            rstblk                                     |reset_blk_ramfifo__parameterized0                                    |    18|
|61    |                        \reset_gen_cc.rstblk_cc                        |reset_blk_ramfifo                                                    |     8|
|62    |              \USE_WRITE.write_data_inst                               |axi_protocol_converter_v2_1_7_w_axi3_conv                            |    28|
|63    |        auto_us                                                        |design_1_auto_us_0                                                   |  1154|
|64    |          inst                                                         |axi_dwidth_converter_v2_1_7_top                                      |  1154|
|65    |            \gen_upsizer.gen_full_upsizer.axi_upsizer_inst             |axi_dwidth_converter_v2_1_7_axi_upsizer                              |  1154|
|66    |              \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst  |axi_register_slice_v2_1_7_axi_register_slice                         |   209|
|67    |                r_pipe                                                 |axi_register_slice_v2_1_7_axic_register_slice__parameterized2        |   209|
|68    |              \USE_READ.gen_non_fifo_r_upsizer.read_data_inst          |axi_dwidth_converter_v2_1_7_r_upsizer                                |   146|
|69    |              \USE_READ.read_addr_inst                                 |axi_dwidth_converter_v2_1_7_a_upsizer__parameterized0                |   121|
|70    |                \GEN_CMD_QUEUE.cmd_queue                               |generic_baseblocks_v2_1_0_command_fifo__parameterized1               |    97|
|71    |                \gen_id_queue.id_queue                                 |generic_baseblocks_v2_1_0_command_fifo_77                            |    23|
|72    |              \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst        |axi_dwidth_converter_v2_1_7_w_upsizer                                |   300|
|73    |              \USE_WRITE.write_addr_inst                               |axi_dwidth_converter_v2_1_7_a_upsizer                                |   138|
|74    |                \GEN_CMD_QUEUE.cmd_queue                               |generic_baseblocks_v2_1_0_command_fifo__parameterized0               |   112|
|75    |                \gen_id_queue.id_queue                                 |generic_baseblocks_v2_1_0_command_fifo                               |    25|
|76    |              si_register_slice_inst                                   |axi_register_slice_v2_1_7_axi_register_slice__parameterized0         |   240|
|77    |                ar_pipe                                                |axi_register_slice_v2_1_7_axic_register_slice__parameterized6        |   112|
|78    |                aw_pipe                                                |axi_register_slice_v2_1_7_axic_register_slice__parameterized3        |   128|
|79    |    axi_mem_intercon_1                                                 |design_1_axi_mem_intercon_1_0                                        |     0|
|80    |      s00_couplers                                                     |s00_couplers_imp_1FI55ZU                                             |     0|
|81    |        auto_pc                                                        |design_1_auto_pc_2                                                   |     0|
|82    |    myip_0                                                             |design_1_myip_0_0                                                    |  7387|
|83    |      inst                                                             |myip_v1_0                                                            |  7387|
|84    |        fft_wrapper_inst                                               |fft_wrapper                                                          |  5192|
|85    |          in_fifo                                                      |fifo_buffer__parameterized0                                          |    46|
|86    |          dft_top_inst                                                 |dft_top                                                              |  5087|
|87    |            stage0                                                     |rc79718                                                              |   295|
|88    |              instPerm82284                                            |perm79716                                                            |   295|
|89    |                nextReg_82301                                          |nextReg_71                                                           |    18|
|90    |                nextReg_82305                                          |nextReg__parameterized0                                              |    19|
|91    |                s1mem0                                                 |memMod_dist_72                                                       |    22|
|92    |                s1mem1                                                 |memMod_dist_73                                                       |    22|
|93    |                s2mem0                                                 |memMod_dist_74                                                       |    22|
|94    |                s2mem1                                                 |memMod_dist_75                                                       |    22|
|95    |                shiftFIFO_82289                                        |shiftRegFIFO_76                                                      |     2|
|96    |                shiftFIFO_82290                                        |shiftRegFIFO__parameterized0                                         |     1|
|97    |                shiftFIFO_82302                                        |shiftRegFIFO__parameterized1                                         |     3|
|98    |                shiftFIFO_82306                                        |shiftRegFIFO__parameterized2                                         |     1|
|99    |                shiftFIFO_82317                                        |shiftRegFIFO__parameterized4                                         |     7|
|100   |                sw                                                     |swNet79716                                                           |    99|
|101   |                writeIntReg                                            |shiftRegFIFO__parameterized5                                         |     2|
|102   |            stage1                                                     |codeBlock79720                                                       |   107|
|103   |              add79732                                                 |addfxp_67                                                            |    18|
|104   |              add79747                                                 |addfxp_68                                                            |    18|
|105   |              shiftFIFO_82324                                          |shiftRegFIFO__parameterized6                                         |     2|
|106   |              sub79762                                                 |subfxp_69                                                            |    18|
|107   |              sub79777                                                 |subfxp_70                                                            |    18|
|108   |            stage10                                                    |codeBlock80550                                                       |   109|
|109   |              add80562                                                 |addfxp_63                                                            |    18|
|110   |              add80577                                                 |addfxp_64                                                            |    18|
|111   |              shiftFIFO_82435                                          |shiftRegFIFO__parameterized33                                        |     4|
|112   |              sub80592                                                 |subfxp_65                                                            |    18|
|113   |              sub80607                                                 |subfxp_66                                                            |    18|
|114   |            stage11                                                    |rc80632                                                              |   265|
|115   |              instPerm82436                                            |perm80630                                                            |   265|
|116   |                nextReg_82453                                          |nextReg__parameterized1                                              |    14|
|117   |                nextReg_82457                                          |nextReg__parameterized2                                              |    18|
|118   |                s1mem0                                                 |memMod_dist__parameterized12                                         |    19|
|119   |                s1mem1                                                 |memMod_dist__parameterized13                                         |    19|
|120   |                s2mem0                                                 |memMod_dist__parameterized14                                         |    19|
|121   |                s2mem1                                                 |memMod_dist__parameterized15                                         |    19|
|122   |                shiftFIFO_82441                                        |shiftRegFIFO_62                                                      |     2|
|123   |                shiftFIFO_82442                                        |shiftRegFIFO__parameterized34                                        |     1|
|124   |                shiftFIFO_82454                                        |shiftRegFIFO__parameterized35                                        |     3|
|125   |                shiftFIFO_82458                                        |shiftRegFIFO__parameterized36                                        |     2|
|126   |                shiftFIFO_82469                                        |shiftRegFIFO__parameterized38                                        |     6|
|127   |                sw                                                     |swNet80630                                                           |    99|
|128   |                writeIntReg                                            |shiftRegFIFO__parameterized39                                        |     2|
|129   |            stage12                                                    |DirSum_80869                                                         |   614|
|130   |              codeBlockIsnt82474                                       |codeBlock80635                                                       |   606|
|131   |                add80792                                               |addfxp_56                                                            |    18|
|132   |                instD6inst0_80831                                      |D6_80831                                                             |    16|
|133   |                instD8inst0_80867                                      |D8_80867                                                             |    14|
|134   |                m80734                                                 |multfix_57                                                           |    51|
|135   |                m80756                                                 |multfix_58                                                           |   122|
|136   |                m80774                                                 |multfix_59                                                           |    43|
|137   |                m80785                                                 |multfix_60                                                           |    43|
|138   |                shiftFIFO_82477                                        |shiftRegFIFO__parameterized40                                        |     1|
|139   |                sub80763                                               |subfxp_61                                                            |    10|
|140   |            stage13                                                    |codeBlock80872                                                       |   109|
|141   |              add80884                                                 |addfxp_52                                                            |    18|
|142   |              add80899                                                 |addfxp_53                                                            |    18|
|143   |              shiftFIFO_82480                                          |shiftRegFIFO__parameterized41                                        |     4|
|144   |              sub80914                                                 |subfxp_54                                                            |    18|
|145   |              sub80929                                                 |subfxp_55                                                            |    18|
|146   |            stage14                                                    |rc80954                                                              |   293|
|147   |              instPerm82481                                            |perm80952                                                            |   293|
|148   |                nextReg_82498                                          |nextReg_46                                                           |    17|
|149   |                nextReg_82502                                          |nextReg__parameterized3                                              |    19|
|150   |                s1mem0                                                 |memMod_dist_47                                                       |    22|
|151   |                s1mem1                                                 |memMod_dist_48                                                       |    22|
|152   |                s2mem0                                                 |memMod_dist_49                                                       |    22|
|153   |                s2mem1                                                 |memMod_dist_50                                                       |    22|
|154   |                shiftFIFO_82486                                        |shiftRegFIFO_51                                                      |     2|
|155   |                shiftFIFO_82487                                        |shiftRegFIFO__parameterized42                                        |     1|
|156   |                shiftFIFO_82499                                        |shiftRegFIFO__parameterized43                                        |     3|
|157   |                shiftFIFO_82503                                        |shiftRegFIFO__parameterized44                                        |     2|
|158   |                shiftFIFO_82514                                        |shiftRegFIFO__parameterized46                                        |     7|
|159   |                sw                                                     |swNet80952                                                           |    99|
|160   |                writeIntReg                                            |shiftRegFIFO__parameterized47                                        |     2|
|161   |            stage15                                                    |DirSum_81254                                                         |   618|
|162   |              codeBlockIsnt82519                                       |codeBlock80956                                                       |   608|
|163   |                add81113                                               |addfxp_40                                                            |    18|
|164   |                instD2inst0_81184                                      |D2_81184                                                             |    16|
|165   |                instD4inst0_81252                                      |D4_81252                                                             |    14|
|166   |                m81055                                                 |multfix_41                                                           |    51|
|167   |                m81077                                                 |multfix_42                                                           |   122|
|168   |                m81095                                                 |multfix_43                                                           |    43|
|169   |                m81106                                                 |multfix_44                                                           |    43|
|170   |                shiftFIFO_82522                                        |shiftRegFIFO__parameterized48                                        |     1|
|171   |                sub81084                                               |subfxp_45                                                            |    10|
|172   |            stage16                                                    |codeBlock81257                                                       |   109|
|173   |              add81269                                                 |addfxp_36                                                            |    18|
|174   |              add81284                                                 |addfxp_37                                                            |    18|
|175   |              shiftFIFO_82525                                          |shiftRegFIFO__parameterized49                                        |     4|
|176   |              sub81299                                                 |subfxp_38                                                            |    18|
|177   |              sub81314                                                 |subfxp_39                                                            |    18|
|178   |            stage17                                                    |rc81339                                                              |   292|
|179   |              instPerm82526                                            |perm81337                                                            |   292|
|180   |                nextReg_82543                                          |nextReg                                                              |    17|
|181   |                nextReg_82547                                          |nextReg__parameterized4                                              |    19|
|182   |                s1mem0                                                 |memMod_dist                                                          |    22|
|183   |                s1mem1                                                 |memMod_dist_32                                                       |    22|
|184   |                s2mem0                                                 |memMod_dist_33                                                       |    22|
|185   |                s2mem1                                                 |memMod_dist_34                                                       |    22|
|186   |                shiftFIFO_82531                                        |shiftRegFIFO_35                                                      |     2|
|187   |                shiftFIFO_82532                                        |shiftRegFIFO__parameterized50                                        |     1|
|188   |                shiftFIFO_82544                                        |shiftRegFIFO__parameterized51                                        |     3|
|189   |                shiftFIFO_82548                                        |shiftRegFIFO__parameterized52                                        |     1|
|190   |                shiftFIFO_82559                                        |shiftRegFIFO__parameterized54                                        |     7|
|191   |                sw                                                     |swNet81337                                                           |    99|
|192   |                writeIntReg                                            |shiftRegFIFO__parameterized55                                        |     2|
|193   |            stage2                                                     |rc79802                                                              |   210|
|194   |              instPerm82325                                            |perm79800                                                            |   210|
|195   |                s1mem0                                                 |memMod_dist__parameterized0                                          |    19|
|196   |                s1mem1                                                 |memMod_dist__parameterized1                                          |    19|
|197   |                s2mem0                                                 |memMod_dist__parameterized2                                          |    19|
|198   |                s2mem1                                                 |memMod_dist__parameterized3                                          |    19|
|199   |                shiftFIFO_82330                                        |shiftRegFIFO_30                                                      |     2|
|200   |                shiftFIFO_82331                                        |shiftRegFIFO__parameterized7                                         |     1|
|201   |                shiftFIFO_82340                                        |shiftRegFIFO__parameterized8                                         |     4|
|202   |                shiftFIFO_82342                                        |shiftRegFIFO__parameterized10                                        |     5|
|203   |                shiftFIFO_82343                                        |shiftRegFIFO__parameterized11                                        |     2|
|204   |                shiftFIFO_82354                                        |shiftRegFIFO_31                                                      |     3|
|205   |                sw                                                     |swNet79800                                                           |    99|
|206   |                writeIntReg                                            |shiftRegFIFO__parameterized13                                        |     2|
|207   |            stage3                                                     |DirSum_79983                                                         |   290|
|208   |              codeBlockIsnt82355                                       |codeBlock79805                                                       |   289|
|209   |                add79962                                               |addfxp_24                                                            |    18|
|210   |                instD18inst0_79973                                     |D18_79973                                                            |     2|
|211   |                instD20inst0_79981                                     |D20_79981                                                            |     1|
|212   |                m79904                                                 |multfix_25                                                           |    41|
|213   |                m79926                                                 |multfix_26                                                           |    50|
|214   |                m79944                                                 |multfix_27                                                           |    33|
|215   |                m79955                                                 |multfix_28                                                           |    33|
|216   |                shiftFIFO_82358                                        |shiftRegFIFO__parameterized14                                        |     1|
|217   |                sub79933                                               |subfxp_29                                                            |    10|
|218   |            stage4                                                     |codeBlock79986                                                       |   106|
|219   |              add79998                                                 |addfxp_20                                                            |    18|
|220   |              add80013                                                 |addfxp_21                                                            |    18|
|221   |              shiftFIFO_82361                                          |shiftRegFIFO__parameterized15                                        |     1|
|222   |              sub80028                                                 |subfxp_22                                                            |    18|
|223   |              sub80043                                                 |subfxp_23                                                            |    18|
|224   |            stage5                                                     |rc80068                                                              |   220|
|225   |              instPerm82362                                            |perm80066                                                            |   220|
|226   |                s1mem0                                                 |memMod_dist__parameterized4                                          |    19|
|227   |                s1mem1                                                 |memMod_dist__parameterized5                                          |    19|
|228   |                s2mem0                                                 |memMod_dist__parameterized6                                          |    19|
|229   |                s2mem1                                                 |memMod_dist__parameterized7                                          |    19|
|230   |                shiftFIFO_82367                                        |shiftRegFIFO_18                                                      |     2|
|231   |                shiftFIFO_82368                                        |shiftRegFIFO__parameterized16                                        |     1|
|232   |                shiftFIFO_82377                                        |shiftRegFIFO_19                                                      |     4|
|233   |                shiftFIFO_82379                                        |shiftRegFIFO__parameterized18                                        |     4|
|234   |                shiftFIFO_82380                                        |shiftRegFIFO__parameterized19                                        |     1|
|235   |                shiftFIFO_82391                                        |shiftRegFIFO__parameterized20                                        |     4|
|236   |                sw                                                     |swNet80066                                                           |    99|
|237   |                writeIntReg                                            |shiftRegFIFO__parameterized21                                        |     2|
|238   |            stage6                                                     |DirSum_80257                                                         |   524|
|239   |              codeBlockIsnt82392                                       |codeBlock80071                                                       |   520|
|240   |                add80228                                               |addfxp_12                                                            |    18|
|241   |                instD14inst0_80243                                     |D14_80243                                                            |     7|
|242   |                instD16inst0_80255                                     |D16_80255                                                            |     2|
|243   |                m80170                                                 |multfix_13                                                           |    51|
|244   |                m80192                                                 |multfix_14                                                           |   101|
|245   |                m80210                                                 |multfix_15                                                           |    45|
|246   |                m80221                                                 |multfix_16                                                           |    43|
|247   |                shiftFIFO_82395                                        |shiftRegFIFO__parameterized22                                        |     1|
|248   |                sub80199                                               |subfxp_17                                                            |    10|
|249   |            stage7                                                     |codeBlock80260                                                       |   106|
|250   |              add80272                                                 |addfxp_8                                                             |    18|
|251   |              add80287                                                 |addfxp_9                                                             |    18|
|252   |              shiftFIFO_82398                                          |shiftRegFIFO__parameterized23                                        |     1|
|253   |              sub80302                                                 |subfxp_10                                                            |    18|
|254   |              sub80317                                                 |subfxp_11                                                            |    18|
|255   |            stage8                                                     |rc80342                                                              |   229|
|256   |              instPerm82399                                            |perm80340                                                            |   229|
|257   |                s1mem0                                                 |memMod_dist__parameterized8                                          |    19|
|258   |                s1mem1                                                 |memMod_dist__parameterized9                                          |    19|
|259   |                s2mem0                                                 |memMod_dist__parameterized10                                         |    19|
|260   |                s2mem1                                                 |memMod_dist__parameterized11                                         |    19|
|261   |                shiftFIFO_82404                                        |shiftRegFIFO                                                         |     2|
|262   |                shiftFIFO_82405                                        |shiftRegFIFO__parameterized24                                        |     1|
|263   |                shiftFIFO_82414                                        |shiftRegFIFO__parameterized25                                        |     4|
|264   |                shiftFIFO_82416                                        |shiftRegFIFO__parameterized27                                        |     4|
|265   |                shiftFIFO_82417                                        |shiftRegFIFO__parameterized28                                        |     1|
|266   |                shiftFIFO_82428                                        |shiftRegFIFO__parameterized30                                        |     5|
|267   |                sw                                                     |swNet80340                                                           |    99|
|268   |                writeIntReg                                            |shiftRegFIFO__parameterized31                                        |     2|
|269   |            stage9                                                     |DirSum_80547                                                         |   591|
|270   |              codeBlockIsnt82429                                       |codeBlock80345                                                       |   585|
|271   |                add80502                                               |addfxp                                                               |    18|
|272   |                instD10inst0_80525                                     |D10_80525                                                            |    16|
|273   |                instD12inst0_80545                                     |D12_80545                                                            |    10|
|274   |                m80444                                                 |multfix                                                              |    51|
|275   |                m80466                                                 |multfix_5                                                            |   114|
|276   |                m80484                                                 |multfix_6                                                            |    43|
|277   |                m80495                                                 |multfix_7                                                            |    43|
|278   |                shiftFIFO_82432                                        |shiftRegFIFO__parameterized32                                        |     1|
|279   |                sub80473                                               |subfxp                                                               |    10|
|280   |          out_fifo                                                     |fifo_buffer__parameterized1                                          |    47|
|281   |        myip_v1_0_M00_AXI_LITE_inst                                    |myip_v1_0_M00_AXI_LITE                                               |   245|
|282   |        myip_v1_0_M01_AXI_inst                                         |myip_v1_0_M01_AXI                                                    |   316|
|283   |          desc_fifo                                                    |fifo_buffer                                                          |   119|
|284   |        myip_v1_0_S00_AXI_LITE_inst                                    |myip_v1_0_S00_AXI_LITE                                               |  1634|
|285   |    processing_system7_0                                               |design_1_processing_system7_0_0                                      |   290|
|286   |      inst                                                             |processing_system7_v5_5_processing_system7                           |   290|
|287   |        xlnx_axi_wrshim_unwrap_inst_gp0                                |xlnx_axi_wrshim_unwrap                                               |    18|
|288   |        xlnx_axi_wrshim_unwrap_inst_gp1                                |xlnx_axi_wrshim_unwrap_4                                             |    18|
|289   |    processing_system7_0_axi_periph                                    |design_1_processing_system7_0_axi_periph_0                           |  1206|
|290   |      s00_couplers                                                     |s00_couplers_imp_1CFO1MB                                             |  1206|
|291   |        auto_pc                                                        |design_1_auto_pc_0                                                   |  1206|
|292   |          inst                                                         |axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized1 |  1206|
|293   |            \gen_axilite.gen_b2s_conv.axilite_b2s                      |axi_protocol_converter_v2_1_7_b2s                                    |  1206|
|294   |              \RD.ar_channel_0                                         |axi_protocol_converter_v2_1_7_b2s_ar_channel                         |   195|
|295   |                ar_cmd_fsm_0                                           |axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm                         |    33|
|296   |                cmd_translator_0                                       |axi_protocol_converter_v2_1_7_b2s_cmd_translator_1                   |   150|
|297   |                  incr_cmd_0                                           |axi_protocol_converter_v2_1_7_b2s_incr_cmd_2                         |    56|
|298   |                  wrap_cmd_0                                           |axi_protocol_converter_v2_1_7_b2s_wrap_cmd_3                         |    89|
|299   |              \RD.r_channel_0                                          |axi_protocol_converter_v2_1_7_b2s_r_channel                          |   124|
|300   |                rd_data_fifo_0                                         |axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1        |    72|
|301   |                transaction_fifo_0                                     |axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2        |    38|
|302   |              SI_REG                                                   |axi_register_slice_v2_1_7_axi_register_slice__parameterized1         |   615|
|303   |                ar_pipe                                                |axi_register_slice_v2_1_7_axic_register_slice__parameterized11       |   208|
|304   |                aw_pipe                                                |axi_register_slice_v2_1_7_axic_register_slice__parameterized8        |   208|
|305   |                b_pipe                                                 |axi_register_slice_v2_1_7_axic_register_slice__parameterized10       |    50|
|306   |                r_pipe                                                 |axi_register_slice_v2_1_7_axic_register_slice__parameterized12       |   149|
|307   |              \WR.aw_channel_0                                         |axi_protocol_converter_v2_1_7_b2s_aw_channel                         |   199|
|308   |                aw_cmd_fsm_0                                           |axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm                         |    36|
|309   |                cmd_translator_0                                       |axi_protocol_converter_v2_1_7_b2s_cmd_translator                     |   147|
|310   |                  incr_cmd_0                                           |axi_protocol_converter_v2_1_7_b2s_incr_cmd                           |    54|
|311   |                  wrap_cmd_0                                           |axi_protocol_converter_v2_1_7_b2s_wrap_cmd                           |    89|
|312   |              \WR.b_channel_0                                          |axi_protocol_converter_v2_1_7_b2s_b_channel                          |    72|
|313   |                bid_fifo_0                                             |axi_protocol_converter_v2_1_7_b2s_simple_fifo                        |    37|
|314   |                bresp_fifo_0                                           |axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0        |    10|
|315   |    rst_processing_system7_0_50M                                       |design_1_rst_processing_system7_0_50M_0                              |    68|
|316   |      U0                                                               |proc_sys_reset                                                       |    68|
|317   |        EXT_LPF                                                        |lpf                                                                  |    23|
|318   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                   |cdc_sync                                                             |     5|
|319   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                   |cdc_sync_0                                                           |     5|
|320   |        SEQ                                                            |sequence_psr                                                         |    40|
|321   |          SEQ_COUNTER                                                  |upcnt_n                                                              |    14|
|322   |    xlconstant_0                                                       |design_1_xlconstant_0_0                                              |     0|
|323   |    xlconstant_1                                                       |design_1_xlconstant_0_1                                              |     0|
+------+-----------------------------------------------------------------------+---------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:12 ; elapsed = 00:03:14 . Memory (MB): peak = 1766.328 ; gain = 922.117 ; free physical = 20931 ; free virtual = 58436
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1437 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:54 ; elapsed = 00:02:55 . Memory (MB): peak = 1766.328 ; gain = 433.148 ; free physical = 20931 ; free virtual = 58436
Synthesis Optimization Complete : Time (s): cpu = 00:03:13 ; elapsed = 00:03:14 . Memory (MB): peak = 1766.328 ; gain = 922.117 ; free physical = 20931 ; free virtual = 58436
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 502 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 138 instances were transformed.
  FDR => FDRE: 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 56 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 72 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
977 Infos, 220 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:13 ; elapsed = 00:03:14 . Memory (MB): peak = 1766.332 ; gain = 786.062 ; free physical = 20930 ; free virtual = 58435
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1798.348 ; gain = 0.000 ; free physical = 20926 ; free virtual = 58433
INFO: [Common 17-206] Exiting Vivado at Wed Jun 29 17:37:17 2016...
