{"Source Block": ["hdl/library/axi_dmac/dest_axi_mm.v@177:188@HdlStmAssign", "  .resp_eot(response_resp_eot)\n);\n\nreg [BYTES_PER_BURST_WIDTH+1-1:0] bl_mem [0:2**(ID_WIDTH)-1];\n\nassign {response_resp_partial,\n        response_data_burst_length} = bl_mem[response_id];\n\nalways @(posedge m_axi_aclk) begin\n  if (dest_burst_info_write) begin\n    bl_mem[dest_burst_info_id] <= {dest_burst_info_partial,\n                                   dest_burst_info_length};\n"], "Clone Blocks": [["hdl/library/axi_dmac/dest_axi_mm.v@175:185", "  .resp_ready(response_ready),\n  .resp_resp(response_resp),\n  .resp_eot(response_resp_eot)\n);\n\nreg [BYTES_PER_BURST_WIDTH+1-1:0] bl_mem [0:2**(ID_WIDTH)-1];\n\nassign {response_resp_partial,\n        response_data_burst_length} = bl_mem[response_id];\n\nalways @(posedge m_axi_aclk) begin\n"], ["hdl/library/axi_dmac/dest_axi_mm.v@180:193", "reg [BYTES_PER_BURST_WIDTH+1-1:0] bl_mem [0:2**(ID_WIDTH)-1];\n\nassign {response_resp_partial,\n        response_data_burst_length} = bl_mem[response_id];\n\nalways @(posedge m_axi_aclk) begin\n  if (dest_burst_info_write) begin\n    bl_mem[dest_burst_info_id] <= {dest_burst_info_partial,\n                                   dest_burst_info_length};\n  end\nend\n\n\nendmodule\n"]], "Diff Content": {"Delete": [[182, "assign {response_resp_partial,\n"], [183, "        response_data_burst_length} = bl_mem[response_id];\n"]], "Add": []}}