// Seed: 24962593
module module_0;
  generate
    wire [-1 : -1] id_1, id_2, id_3, id_4;
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output reg id_2;
  output supply0 id_1;
  assign id_1 = ~~id_4;
  logic id_5;
  module_0 modCall_1 ();
  initial id_2 <= 1;
  generate
    assign id_1 = id_5;
  endgenerate
  assign id_1 = 1'd0;
  wire id_6;
endmodule
module module_2 #(
    parameter id_7 = 32'd11
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20[1 : id_7],
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  input wire id_24;
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  output logic [7:0] id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  module_0 modCall_1 ();
  input wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire _id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
