// Generated by stratus_hls 19.10-p100  (91500.011111)
// Thu Jan 28 20:38:14 2021
// from avg_pool.cpp

`timescale 1ps / 1ps

      
module avg_pool(clk, rstn, enable, init, in_data_0, in_data_1, in_data_2, in_data_3, in_data_4, in_data_5, in_data_6, in_data_7, in_data_8, in_data_9, in_data_10, in_data_11, in_data_12, in_data_13, in_data_14, in_data_15, in_data_16, in_data_17, in_data_18, in_data_19, in_data_20, in_data_21, in_data_22, in_data_23, in_data_24, in_data_25, in_data_26, in_data_27, in_data_28, in_data_29, in_data_30, in_data_31, in_data_valid, out_data_0, out_data_1, out_data_2, out_data_3, out_data_4, out_data_5
, 
      out_data_6, out_data_7, out_data_8, out_data_9, out_data_10, out_data_11, out_data_12, out_data_13, out_data_14, out_data_15, out_data_16, out_data_17, out_data_18, out_data_19, out_data_20, out_data_21, out_data_22, out_data_23, out_data_24, out_data_25, out_data_26, out_data_27, out_data_28, out_data_29, out_data_30, out_data_31, out_data_valid);

      input clk;
      input rstn;
      input enable;
      input init;
      input [31:0] in_data_0;
      input [31:0] in_data_1;
      input [31:0] in_data_2;
      input [31:0] in_data_3;
      input [31:0] in_data_4;
      input [31:0] in_data_5;
      input [31:0] in_data_6;
      input [31:0] in_data_7;
      input [31:0] in_data_8;
      input [31:0] in_data_9;
      input [31:0] in_data_10;
      input [31:0] in_data_11;
      input [31:0] in_data_12;
      input [31:0] in_data_13;
      input [31:0] in_data_14;
      input [31:0] in_data_15;
      input [31:0] in_data_16;
      input [31:0] in_data_17;
      input [31:0] in_data_18;
      input [31:0] in_data_19;
      input [31:0] in_data_20;
      input [31:0] in_data_21;
      input [31:0] in_data_22;
      input [31:0] in_data_23;
      input [31:0] in_data_24;
      input [31:0] in_data_25;
      input [31:0] in_data_26;
      input [31:0] in_data_27;
      input [31:0] in_data_28;
      input [31:0] in_data_29;
      input [31:0] in_data_30;
      input [31:0] in_data_31;
      input in_data_valid;
      output [31:0] out_data_0;
      reg [31:0] out_data_0;
      output [31:0] out_data_1;
      reg [31:0] out_data_1;
      output [31:0] out_data_2;
      reg [31:0] out_data_2;
      output [31:0] out_data_3;
      reg [31:0] out_data_3;
      output [31:0] out_data_4;
      reg [31:0] out_data_4;
      output [31:0] out_data_5;
      reg [31:0] out_data_5;
      output [31:0] out_data_6;
      reg [31:0] out_data_6;
      output [31:0] out_data_7;
      reg [31:0] out_data_7;
      output [31:0] out_data_8;
      reg [31:0] out_data_8;
      output [31:0] out_data_9;
      reg [31:0] out_data_9;
      output [31:0] out_data_10;
      reg [31:0] out_data_10;
      output [31:0] out_data_11;
      reg [31:0] out_data_11;
      output [31:0] out_data_12;
      reg [31:0] out_data_12;
      output [31:0] out_data_13;
      reg [31:0] out_data_13;
      output [31:0] out_data_14;
      reg [31:0] out_data_14;
      output [31:0] out_data_15;
      reg [31:0] out_data_15;
      output [31:0] out_data_16;
      reg [31:0] out_data_16;
      output [31:0] out_data_17;
      reg [31:0] out_data_17;
      output [31:0] out_data_18;
      reg [31:0] out_data_18;
      output [31:0] out_data_19;
      reg [31:0] out_data_19;
      output [31:0] out_data_20;
      reg [31:0] out_data_20;
      output [31:0] out_data_21;
      reg [31:0] out_data_21;
      output [31:0] out_data_22;
      reg [31:0] out_data_22;
      output [31:0] out_data_23;
      reg [31:0] out_data_23;
      output [31:0] out_data_24;
      reg [31:0] out_data_24;
      output [31:0] out_data_25;
      reg [31:0] out_data_25;
      output [31:0] out_data_26;
      reg [31:0] out_data_26;
      output [31:0] out_data_27;
      reg [31:0] out_data_27;
      output [31:0] out_data_28;
      reg [31:0] out_data_28;
      output [31:0] out_data_29;
      reg [31:0] out_data_29;
      output [31:0] out_data_30;
      reg [31:0] out_data_30;
      output [31:0] out_data_31;
      reg [31:0] out_data_31;
      output out_data_valid;
      reg out_data_valid;
      wire avg_pool_Eqi48s8_1_195_out1;
      reg[7:0] avg_pool_Muxi0Add2i1s8u1_4_197_out1;
      reg[7:0] avg_pool_N_Mux_8_2_6_4_198_out1;
      /*signed*/reg[7:0] acc_cnt;
      wire avg_pool_GtiLLs33_4_191_out1;
      wire avg_pool_LtnLLs33_4_190_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_189_out1;
      wire avg_pool_GtiLLs33_4_185_out1;
      wire avg_pool_LtnLLs33_4_184_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_183_out1;
      wire avg_pool_GtiLLs33_4_179_out1;
      wire avg_pool_LtnLLs33_4_178_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_177_out1;
      wire avg_pool_GtiLLs33_4_173_out1;
      wire avg_pool_LtnLLs33_4_172_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_171_out1;
      wire avg_pool_GtiLLs33_4_167_out1;
      wire avg_pool_LtnLLs33_4_166_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_165_out1;
      wire avg_pool_GtiLLs33_4_161_out1;
      wire avg_pool_LtnLLs33_4_160_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_159_out1;
      wire avg_pool_GtiLLs33_4_155_out1;
      wire avg_pool_LtnLLs33_4_154_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_153_out1;
      wire avg_pool_GtiLLs33_4_149_out1;
      wire avg_pool_LtnLLs33_4_148_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_147_out1;
      wire avg_pool_GtiLLs33_4_143_out1;
      wire avg_pool_LtnLLs33_4_142_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_141_out1;
      wire avg_pool_GtiLLs33_4_137_out1;
      wire avg_pool_LtnLLs33_4_136_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_135_out1;
      wire avg_pool_GtiLLs33_4_131_out1;
      wire avg_pool_LtnLLs33_4_130_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_129_out1;
      wire avg_pool_GtiLLs33_4_125_out1;
      wire avg_pool_LtnLLs33_4_124_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_123_out1;
      wire avg_pool_GtiLLs33_4_119_out1;
      wire avg_pool_LtnLLs33_4_118_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_117_out1;
      wire avg_pool_GtiLLs33_4_113_out1;
      wire avg_pool_LtnLLs33_4_112_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_111_out1;
      wire avg_pool_GtiLLs33_4_107_out1;
      wire avg_pool_LtnLLs33_4_106_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_105_out1;
      wire avg_pool_GtiLLs33_4_101_out1;
      wire avg_pool_LtnLLs33_4_100_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_99_out1;
      wire avg_pool_GtiLLs33_4_95_out1;
      wire avg_pool_LtnLLs33_4_94_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_93_out1;
      wire avg_pool_GtiLLs33_4_89_out1;
      wire avg_pool_LtnLLs33_4_88_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_87_out1;
      wire avg_pool_GtiLLs33_4_83_out1;
      wire avg_pool_LtnLLs33_4_82_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_81_out1;
      wire avg_pool_GtiLLs33_4_77_out1;
      wire avg_pool_LtnLLs33_4_76_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_75_out1;
      wire avg_pool_GtiLLs33_4_71_out1;
      wire avg_pool_LtnLLs33_4_70_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_69_out1;
      wire avg_pool_GtiLLs33_4_65_out1;
      wire avg_pool_LtnLLs33_4_64_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_63_out1;
      wire avg_pool_GtiLLs33_4_59_out1;
      wire avg_pool_LtnLLs33_4_58_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_57_out1;
      wire avg_pool_GtiLLs33_4_53_out1;
      wire avg_pool_LtnLLs33_4_52_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_51_out1;
      wire avg_pool_GtiLLs33_4_47_out1;
      wire avg_pool_LtnLLs33_4_46_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_45_out1;
      wire avg_pool_GtiLLs33_4_41_out1;
      wire avg_pool_LtnLLs33_4_40_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_39_out1;
      wire avg_pool_GtiLLs33_4_35_out1;
      wire avg_pool_LtnLLs33_4_34_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_33_out1;
      wire avg_pool_GtiLLs33_4_29_out1;
      wire avg_pool_LtnLLs33_4_28_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_27_out1;
      wire avg_pool_GtiLLs33_4_23_out1;
      wire avg_pool_LtnLLs33_4_22_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_21_out1;
      wire avg_pool_GtiLLs33_4_17_out1;
      wire avg_pool_LtnLLs33_4_16_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_15_out1;
      wire avg_pool_GtiLLs33_4_11_out1;
      wire avg_pool_LtnLLs33_4_10_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_9_out1;
      wire avg_pool_GtiLLs33_4_5_out1;
      wire avg_pool_LtnLLs33_4_4_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_3_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_193_out1;
      wire avg_pool_GtiLLs33_4_194_out1;
      wire avg_pool_Or_1Ux1U_1U_4_192_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_187_out1;
      wire avg_pool_GtiLLs33_4_188_out1;
      wire avg_pool_Or_1Ux1U_1U_4_186_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_181_out1;
      wire avg_pool_GtiLLs33_4_182_out1;
      wire avg_pool_Or_1Ux1U_1U_4_180_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_175_out1;
      wire avg_pool_GtiLLs33_4_176_out1;
      wire avg_pool_Or_1Ux1U_1U_4_174_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_169_out1;
      wire avg_pool_GtiLLs33_4_170_out1;
      wire avg_pool_Or_1Ux1U_1U_4_168_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_163_out1;
      wire avg_pool_GtiLLs33_4_164_out1;
      wire avg_pool_Or_1Ux1U_1U_4_162_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_157_out1;
      wire avg_pool_GtiLLs33_4_158_out1;
      wire avg_pool_Or_1Ux1U_1U_4_156_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_151_out1;
      wire avg_pool_GtiLLs33_4_152_out1;
      wire avg_pool_Or_1Ux1U_1U_4_150_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_145_out1;
      wire avg_pool_GtiLLs33_4_146_out1;
      wire avg_pool_Or_1Ux1U_1U_4_144_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_139_out1;
      wire avg_pool_GtiLLs33_4_140_out1;
      wire avg_pool_Or_1Ux1U_1U_4_138_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_133_out1;
      wire avg_pool_GtiLLs33_4_134_out1;
      wire avg_pool_Or_1Ux1U_1U_4_132_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_127_out1;
      wire avg_pool_GtiLLs33_4_128_out1;
      wire avg_pool_Or_1Ux1U_1U_4_126_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_121_out1;
      wire avg_pool_GtiLLs33_4_122_out1;
      wire avg_pool_Or_1Ux1U_1U_4_120_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_115_out1;
      wire avg_pool_GtiLLs33_4_116_out1;
      wire avg_pool_Or_1Ux1U_1U_4_114_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_109_out1;
      wire avg_pool_GtiLLs33_4_110_out1;
      wire avg_pool_Or_1Ux1U_1U_4_108_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_103_out1;
      wire avg_pool_GtiLLs33_4_104_out1;
      wire avg_pool_Or_1Ux1U_1U_4_102_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_97_out1;
      wire avg_pool_GtiLLs33_4_98_out1;
      wire avg_pool_Or_1Ux1U_1U_4_96_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_91_out1;
      wire avg_pool_GtiLLs33_4_92_out1;
      wire avg_pool_Or_1Ux1U_1U_4_90_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_85_out1;
      wire avg_pool_GtiLLs33_4_86_out1;
      wire avg_pool_Or_1Ux1U_1U_4_84_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_79_out1;
      wire avg_pool_GtiLLs33_4_80_out1;
      wire avg_pool_Or_1Ux1U_1U_4_78_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_73_out1;
      wire avg_pool_GtiLLs33_4_74_out1;
      wire avg_pool_Or_1Ux1U_1U_4_72_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_67_out1;
      wire avg_pool_GtiLLs33_4_68_out1;
      wire avg_pool_Or_1Ux1U_1U_4_66_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_61_out1;
      wire avg_pool_GtiLLs33_4_62_out1;
      wire avg_pool_Or_1Ux1U_1U_4_60_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_55_out1;
      wire avg_pool_GtiLLs33_4_56_out1;
      wire avg_pool_Or_1Ux1U_1U_4_54_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_49_out1;
      wire avg_pool_GtiLLs33_4_50_out1;
      wire avg_pool_Or_1Ux1U_1U_4_48_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_43_out1;
      wire avg_pool_GtiLLs33_4_44_out1;
      wire avg_pool_Or_1Ux1U_1U_4_42_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_37_out1;
      wire avg_pool_GtiLLs33_4_38_out1;
      wire avg_pool_Or_1Ux1U_1U_4_36_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_31_out1;
      wire avg_pool_GtiLLs33_4_32_out1;
      wire avg_pool_Or_1Ux1U_1U_4_30_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_25_out1;
      wire avg_pool_GtiLLs33_4_26_out1;
      wire avg_pool_Or_1Ux1U_1U_4_24_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_19_out1;
      wire avg_pool_GtiLLs33_4_20_out1;
      wire avg_pool_Or_1Ux1U_1U_4_18_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_13_out1;
      wire avg_pool_GtiLLs33_4_14_out1;
      wire avg_pool_Or_1Ux1U_1U_4_12_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_7_out1;
      wire avg_pool_GtiLLs33_4_8_out1;
      wire avg_pool_Or_1Ux1U_1U_4_6_out1;
      wire avg_pool_And_1Ux1U_1U_4_2_out1;
      reg avg_pool_N_Muxb_1_2_4_4_1_out1;
      /*signed*/reg[31:0] acc_data_31;
      /*signed*/reg[31:0] acc_data_30;
      /*signed*/reg[31:0] acc_data_29;
      /*signed*/reg[31:0] acc_data_28;
      /*signed*/reg[31:0] acc_data_27;
      /*signed*/reg[31:0] acc_data_26;
      /*signed*/reg[31:0] acc_data_25;
      /*signed*/reg[31:0] acc_data_24;
      /*signed*/reg[31:0] acc_data_23;
      /*signed*/reg[31:0] acc_data_22;
      /*signed*/reg[31:0] acc_data_21;
      /*signed*/reg[31:0] acc_data_20;
      /*signed*/reg[31:0] acc_data_19;
      /*signed*/reg[31:0] acc_data_18;
      /*signed*/reg[31:0] acc_data_17;
      /*signed*/reg[31:0] acc_data_16;
      /*signed*/reg[31:0] acc_data_15;
      /*signed*/reg[31:0] acc_data_14;
      /*signed*/reg[31:0] acc_data_13;
      /*signed*/reg[31:0] acc_data_12;
      /*signed*/reg[31:0] acc_data_11;
      /*signed*/reg[31:0] acc_data_10;
      /*signed*/reg[31:0] acc_data_9;
      /*signed*/reg[31:0] acc_data_8;
      /*signed*/reg[31:0] acc_data_7;
      /*signed*/reg[31:0] acc_data_6;
      /*signed*/reg[31:0] acc_data_5;
      /*signed*/reg[31:0] acc_data_4;
      /*signed*/reg[31:0] acc_data_3;
      /*signed*/reg[31:0] acc_data_2;
      /*signed*/reg[31:0] acc_data_1;
      /*signed*/reg[31:0] acc_data_0;
      wire avg_pool_And_1Ux1U_1U_1_196_out1;
      reg acc_cnt_clear_1d;

         // rtl_process:avg_pool/drive_acc_cnt_clear_1d
         // Sharing or Control mux
         // Sharing/Controlling 37 operation(s) on drive_acc_cnt_clear_1d
         // at: avg_pool.h:54:5
         // at: avg_pool.h:72:13
         // at: avg_pool.h:134:27
         // at: avg_pool.h:135:7
         // at: avg_pool.h:130:7
         always @(posedge clk or negedge rstn)
          begin :drive_acc_cnt_clear_1d
            if (rstn == 1'b0) begin
               // op:_delay/OP1193
               acc_cnt_clear_1d <= 1'd0;
            end
            else begin
               // op:_delay/OP1200
               acc_cnt_clear_1d <= avg_pool_And_1Ux1U_1U_1_196_out1;
            end
         end

         // rtl_process:avg_pool/drive_out_data_0
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_0
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_0
            if (rstn == 1'b0) begin
               // op:_out_data/OP0
               out_data_0 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP101
                        out_data_0 <= acc_data_0;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP35
                     out_data_0 <= in_data_0;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_1
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_1
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_1
            if (rstn == 1'b0) begin
               // op:_out_data/OP1
               out_data_1 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP103
                        out_data_1 <= acc_data_1;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP37
                     out_data_1 <= in_data_1;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_2
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_2
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_2
            if (rstn == 1'b0) begin
               // op:_out_data/OP2
               out_data_2 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP105
                        out_data_2 <= acc_data_2;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP39
                     out_data_2 <= in_data_2;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_3
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_3
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_3
            if (rstn == 1'b0) begin
               // op:_out_data/OP3
               out_data_3 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP107
                        out_data_3 <= acc_data_3;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP41
                     out_data_3 <= in_data_3;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_4
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_4
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_4
            if (rstn == 1'b0) begin
               // op:_out_data/OP4
               out_data_4 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP109
                        out_data_4 <= acc_data_4;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP43
                     out_data_4 <= in_data_4;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_5
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_5
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_5
            if (rstn == 1'b0) begin
               // op:_out_data/OP5
               out_data_5 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP111
                        out_data_5 <= acc_data_5;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP45
                     out_data_5 <= in_data_5;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_6
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_6
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_6
            if (rstn == 1'b0) begin
               // op:_out_data/OP6
               out_data_6 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP113
                        out_data_6 <= acc_data_6;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP47
                     out_data_6 <= in_data_6;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_7
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_7
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_7
            if (rstn == 1'b0) begin
               // op:_out_data/OP7
               out_data_7 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP115
                        out_data_7 <= acc_data_7;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP49
                     out_data_7 <= in_data_7;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_8
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_8
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_8
            if (rstn == 1'b0) begin
               // op:_out_data/OP8
               out_data_8 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP117
                        out_data_8 <= acc_data_8;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP51
                     out_data_8 <= in_data_8;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_9
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_9
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_9
            if (rstn == 1'b0) begin
               // op:_out_data/OP9
               out_data_9 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP119
                        out_data_9 <= acc_data_9;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP53
                     out_data_9 <= in_data_9;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_10
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_10
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_10
            if (rstn == 1'b0) begin
               // op:_out_data/OP10
               out_data_10 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP121
                        out_data_10 <= acc_data_10;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP55
                     out_data_10 <= in_data_10;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_11
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_11
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_11
            if (rstn == 1'b0) begin
               // op:_out_data/OP11
               out_data_11 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP123
                        out_data_11 <= acc_data_11;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP57
                     out_data_11 <= in_data_11;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_12
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_12
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_12
            if (rstn == 1'b0) begin
               // op:_out_data/OP12
               out_data_12 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP125
                        out_data_12 <= acc_data_12;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP59
                     out_data_12 <= in_data_12;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_13
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_13
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_13
            if (rstn == 1'b0) begin
               // op:_out_data/OP13
               out_data_13 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP127
                        out_data_13 <= acc_data_13;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP61
                     out_data_13 <= in_data_13;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_14
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_14
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_14
            if (rstn == 1'b0) begin
               // op:_out_data/OP14
               out_data_14 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP129
                        out_data_14 <= acc_data_14;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP63
                     out_data_14 <= in_data_14;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_15
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_15
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_15
            if (rstn == 1'b0) begin
               // op:_out_data/OP15
               out_data_15 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP131
                        out_data_15 <= acc_data_15;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP65
                     out_data_15 <= in_data_15;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_16
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_16
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_16
            if (rstn == 1'b0) begin
               // op:_out_data/OP16
               out_data_16 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP133
                        out_data_16 <= acc_data_16;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP67
                     out_data_16 <= in_data_16;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_17
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_17
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_17
            if (rstn == 1'b0) begin
               // op:_out_data/OP17
               out_data_17 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP135
                        out_data_17 <= acc_data_17;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP69
                     out_data_17 <= in_data_17;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_18
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_18
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_18
            if (rstn == 1'b0) begin
               // op:_out_data/OP18
               out_data_18 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP137
                        out_data_18 <= acc_data_18;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP71
                     out_data_18 <= in_data_18;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_19
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_19
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_19
            if (rstn == 1'b0) begin
               // op:_out_data/OP19
               out_data_19 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP139
                        out_data_19 <= acc_data_19;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP73
                     out_data_19 <= in_data_19;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_20
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_20
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_20
            if (rstn == 1'b0) begin
               // op:_out_data/OP20
               out_data_20 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP141
                        out_data_20 <= acc_data_20;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP75
                     out_data_20 <= in_data_20;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_21
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_21
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_21
            if (rstn == 1'b0) begin
               // op:_out_data/OP21
               out_data_21 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP143
                        out_data_21 <= acc_data_21;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP77
                     out_data_21 <= in_data_21;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_22
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_22
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_22
            if (rstn == 1'b0) begin
               // op:_out_data/OP22
               out_data_22 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP145
                        out_data_22 <= acc_data_22;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP79
                     out_data_22 <= in_data_22;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_23
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_23
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_23
            if (rstn == 1'b0) begin
               // op:_out_data/OP23
               out_data_23 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP147
                        out_data_23 <= acc_data_23;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP81
                     out_data_23 <= in_data_23;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_24
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_24
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_24
            if (rstn == 1'b0) begin
               // op:_out_data/OP24
               out_data_24 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP149
                        out_data_24 <= acc_data_24;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP83
                     out_data_24 <= in_data_24;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_25
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_25
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_25
            if (rstn == 1'b0) begin
               // op:_out_data/OP25
               out_data_25 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP151
                        out_data_25 <= acc_data_25;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP85
                     out_data_25 <= in_data_25;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_26
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_26
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_26
            if (rstn == 1'b0) begin
               // op:_out_data/OP26
               out_data_26 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP153
                        out_data_26 <= acc_data_26;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP87
                     out_data_26 <= in_data_26;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_27
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_27
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_27
            if (rstn == 1'b0) begin
               // op:_out_data/OP27
               out_data_27 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP155
                        out_data_27 <= acc_data_27;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP89
                     out_data_27 <= in_data_27;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_28
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_28
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_28
            if (rstn == 1'b0) begin
               // op:_out_data/OP28
               out_data_28 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP157
                        out_data_28 <= acc_data_28;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP91
                     out_data_28 <= in_data_28;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_29
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_29
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_29
            if (rstn == 1'b0) begin
               // op:_out_data/OP29
               out_data_29 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP159
                        out_data_29 <= acc_data_29;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP93
                     out_data_29 <= in_data_29;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_30
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_30
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_30
            if (rstn == 1'b0) begin
               // op:_out_data/OP30
               out_data_30 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP161
                        out_data_30 <= acc_data_30;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP95
                     out_data_30 <= in_data_30;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_31
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_31
         // at: avg_pool.h:112:19
         // at: avg_pool.h:123:17
         // at: avg_pool.h:119:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_31
            if (rstn == 1'b0) begin
               // op:_out_data/OP31
               out_data_31 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP163
                        out_data_31 <= acc_data_31;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP97
                     out_data_31 <= in_data_31;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_valid
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_out_data_valid
         // at: avg_pool.h:101:7
         // at: avg_pool.h:106:7
         // at: avg_pool.h:103:7
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_valid
            if (rstn == 1'b0) begin
               if (enable) begin
                  // op:_out_data_valid/OP170
                  out_data_valid <= acc_cnt_clear_1d;
               end
               else begin
                  // op:_out_data_valid/OP168
                  out_data_valid <= in_data_valid;
               end
            end
            else begin
               // op:_out_data_valid/OP175
               out_data_valid <= avg_pool_N_Muxb_1_2_4_4_1_out1;
            end
         end

         // rtl_instance:avg_pool/avg_pool_N_Muxb_1_2_4_4
         always @(in_data_valid or enable or acc_cnt_clear_1d)
          begin :avg_pool_N_Muxb_1_2_4_4_1
            if (enable) begin
               avg_pool_N_Muxb_1_2_4_4_1_out1 = acc_cnt_clear_1d;
            end
            else begin
               avg_pool_N_Muxb_1_2_4_4_1_out1 = in_data_valid;
            end
         end

         // rtl_process:avg_pool/drive_acc_data_0
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_0
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_0
            if (rstn == 1'b0) begin
               // op:_acc_data/OP183
               acc_data_0 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP861
                     acc_data_0 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP271
                           acc_data_0 <= in_data_0;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_6_out1) begin
                              if (avg_pool_GtiLLs33_4_8_out1) begin
                                 // op:_acc_data/OP269
                                 acc_data_0 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP268
                                 acc_data_0 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP265
                              acc_data_0 <= avg_pool_Add_33Ux33U_33U_4_7_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_1
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_1
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_1
            if (rstn == 1'b0) begin
               // op:_acc_data/OP184
               acc_data_1 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP862
                     acc_data_1 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP290
                           acc_data_1 <= in_data_1;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_12_out1) begin
                              if (avg_pool_GtiLLs33_4_14_out1) begin
                                 // op:_acc_data/OP288
                                 acc_data_1 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP287
                                 acc_data_1 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP284
                              acc_data_1 <= avg_pool_Add_33Ux33U_33U_4_13_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_2
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_2
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_2
            if (rstn == 1'b0) begin
               // op:_acc_data/OP185
               acc_data_2 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP863
                     acc_data_2 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP309
                           acc_data_2 <= in_data_2;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_18_out1) begin
                              if (avg_pool_GtiLLs33_4_20_out1) begin
                                 // op:_acc_data/OP307
                                 acc_data_2 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP306
                                 acc_data_2 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP303
                              acc_data_2 <= avg_pool_Add_33Ux33U_33U_4_19_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_3
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_3
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_3
            if (rstn == 1'b0) begin
               // op:_acc_data/OP186
               acc_data_3 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP864
                     acc_data_3 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP328
                           acc_data_3 <= in_data_3;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_24_out1) begin
                              if (avg_pool_GtiLLs33_4_26_out1) begin
                                 // op:_acc_data/OP326
                                 acc_data_3 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP325
                                 acc_data_3 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP322
                              acc_data_3 <= avg_pool_Add_33Ux33U_33U_4_25_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_4
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_4
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_4
            if (rstn == 1'b0) begin
               // op:_acc_data/OP187
               acc_data_4 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP865
                     acc_data_4 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP347
                           acc_data_4 <= in_data_4;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_30_out1) begin
                              if (avg_pool_GtiLLs33_4_32_out1) begin
                                 // op:_acc_data/OP345
                                 acc_data_4 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP344
                                 acc_data_4 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP341
                              acc_data_4 <= avg_pool_Add_33Ux33U_33U_4_31_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_5
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_5
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_5
            if (rstn == 1'b0) begin
               // op:_acc_data/OP188
               acc_data_5 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP866
                     acc_data_5 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP366
                           acc_data_5 <= in_data_5;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_36_out1) begin
                              if (avg_pool_GtiLLs33_4_38_out1) begin
                                 // op:_acc_data/OP364
                                 acc_data_5 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP363
                                 acc_data_5 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP360
                              acc_data_5 <= avg_pool_Add_33Ux33U_33U_4_37_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_6
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_6
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_6
            if (rstn == 1'b0) begin
               // op:_acc_data/OP189
               acc_data_6 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP867
                     acc_data_6 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP385
                           acc_data_6 <= in_data_6;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_42_out1) begin
                              if (avg_pool_GtiLLs33_4_44_out1) begin
                                 // op:_acc_data/OP383
                                 acc_data_6 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP382
                                 acc_data_6 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP379
                              acc_data_6 <= avg_pool_Add_33Ux33U_33U_4_43_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_7
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_7
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_7
            if (rstn == 1'b0) begin
               // op:_acc_data/OP190
               acc_data_7 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP868
                     acc_data_7 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP404
                           acc_data_7 <= in_data_7;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_48_out1) begin
                              if (avg_pool_GtiLLs33_4_50_out1) begin
                                 // op:_acc_data/OP402
                                 acc_data_7 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP401
                                 acc_data_7 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP398
                              acc_data_7 <= avg_pool_Add_33Ux33U_33U_4_49_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_8
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_8
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_8
            if (rstn == 1'b0) begin
               // op:_acc_data/OP191
               acc_data_8 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP869
                     acc_data_8 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP423
                           acc_data_8 <= in_data_8;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_54_out1) begin
                              if (avg_pool_GtiLLs33_4_56_out1) begin
                                 // op:_acc_data/OP421
                                 acc_data_8 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP420
                                 acc_data_8 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP417
                              acc_data_8 <= avg_pool_Add_33Ux33U_33U_4_55_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_9
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_9
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_9
            if (rstn == 1'b0) begin
               // op:_acc_data/OP192
               acc_data_9 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP870
                     acc_data_9 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP442
                           acc_data_9 <= in_data_9;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_60_out1) begin
                              if (avg_pool_GtiLLs33_4_62_out1) begin
                                 // op:_acc_data/OP440
                                 acc_data_9 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP439
                                 acc_data_9 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP436
                              acc_data_9 <= avg_pool_Add_33Ux33U_33U_4_61_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_10
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_10
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_10
            if (rstn == 1'b0) begin
               // op:_acc_data/OP193
               acc_data_10 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP871
                     acc_data_10 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP461
                           acc_data_10 <= in_data_10;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_66_out1) begin
                              if (avg_pool_GtiLLs33_4_68_out1) begin
                                 // op:_acc_data/OP459
                                 acc_data_10 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP458
                                 acc_data_10 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP455
                              acc_data_10 <= avg_pool_Add_33Ux33U_33U_4_67_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_11
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_11
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_11
            if (rstn == 1'b0) begin
               // op:_acc_data/OP194
               acc_data_11 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP872
                     acc_data_11 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP480
                           acc_data_11 <= in_data_11;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_72_out1) begin
                              if (avg_pool_GtiLLs33_4_74_out1) begin
                                 // op:_acc_data/OP478
                                 acc_data_11 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP477
                                 acc_data_11 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP474
                              acc_data_11 <= avg_pool_Add_33Ux33U_33U_4_73_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_12
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_12
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_12
            if (rstn == 1'b0) begin
               // op:_acc_data/OP195
               acc_data_12 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP873
                     acc_data_12 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP499
                           acc_data_12 <= in_data_12;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_78_out1) begin
                              if (avg_pool_GtiLLs33_4_80_out1) begin
                                 // op:_acc_data/OP497
                                 acc_data_12 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP496
                                 acc_data_12 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP493
                              acc_data_12 <= avg_pool_Add_33Ux33U_33U_4_79_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_13
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_13
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_13
            if (rstn == 1'b0) begin
               // op:_acc_data/OP196
               acc_data_13 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP874
                     acc_data_13 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP518
                           acc_data_13 <= in_data_13;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_84_out1) begin
                              if (avg_pool_GtiLLs33_4_86_out1) begin
                                 // op:_acc_data/OP516
                                 acc_data_13 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP515
                                 acc_data_13 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP512
                              acc_data_13 <= avg_pool_Add_33Ux33U_33U_4_85_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_14
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_14
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_14
            if (rstn == 1'b0) begin
               // op:_acc_data/OP197
               acc_data_14 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP875
                     acc_data_14 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP537
                           acc_data_14 <= in_data_14;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_90_out1) begin
                              if (avg_pool_GtiLLs33_4_92_out1) begin
                                 // op:_acc_data/OP535
                                 acc_data_14 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP534
                                 acc_data_14 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP531
                              acc_data_14 <= avg_pool_Add_33Ux33U_33U_4_91_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_15
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_15
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_15
            if (rstn == 1'b0) begin
               // op:_acc_data/OP198
               acc_data_15 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP876
                     acc_data_15 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP556
                           acc_data_15 <= in_data_15;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_96_out1) begin
                              if (avg_pool_GtiLLs33_4_98_out1) begin
                                 // op:_acc_data/OP554
                                 acc_data_15 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP553
                                 acc_data_15 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP550
                              acc_data_15 <= avg_pool_Add_33Ux33U_33U_4_97_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_16
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_16
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_16
            if (rstn == 1'b0) begin
               // op:_acc_data/OP199
               acc_data_16 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP877
                     acc_data_16 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP575
                           acc_data_16 <= in_data_16;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_102_out1) begin
                              if (avg_pool_GtiLLs33_4_104_out1) begin
                                 // op:_acc_data/OP573
                                 acc_data_16 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP572
                                 acc_data_16 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP569
                              acc_data_16 <= avg_pool_Add_33Ux33U_33U_4_103_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_17
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_17
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_17
            if (rstn == 1'b0) begin
               // op:_acc_data/OP200
               acc_data_17 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP878
                     acc_data_17 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP594
                           acc_data_17 <= in_data_17;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_108_out1) begin
                              if (avg_pool_GtiLLs33_4_110_out1) begin
                                 // op:_acc_data/OP592
                                 acc_data_17 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP591
                                 acc_data_17 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP588
                              acc_data_17 <= avg_pool_Add_33Ux33U_33U_4_109_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_18
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_18
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_18
            if (rstn == 1'b0) begin
               // op:_acc_data/OP201
               acc_data_18 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP879
                     acc_data_18 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP613
                           acc_data_18 <= in_data_18;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_114_out1) begin
                              if (avg_pool_GtiLLs33_4_116_out1) begin
                                 // op:_acc_data/OP611
                                 acc_data_18 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP610
                                 acc_data_18 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP607
                              acc_data_18 <= avg_pool_Add_33Ux33U_33U_4_115_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_19
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_19
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_19
            if (rstn == 1'b0) begin
               // op:_acc_data/OP202
               acc_data_19 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP880
                     acc_data_19 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP632
                           acc_data_19 <= in_data_19;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_120_out1) begin
                              if (avg_pool_GtiLLs33_4_122_out1) begin
                                 // op:_acc_data/OP630
                                 acc_data_19 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP629
                                 acc_data_19 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP626
                              acc_data_19 <= avg_pool_Add_33Ux33U_33U_4_121_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_20
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_20
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_20
            if (rstn == 1'b0) begin
               // op:_acc_data/OP203
               acc_data_20 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP881
                     acc_data_20 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP651
                           acc_data_20 <= in_data_20;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_126_out1) begin
                              if (avg_pool_GtiLLs33_4_128_out1) begin
                                 // op:_acc_data/OP649
                                 acc_data_20 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP648
                                 acc_data_20 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP645
                              acc_data_20 <= avg_pool_Add_33Ux33U_33U_4_127_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_21
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_21
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_21
            if (rstn == 1'b0) begin
               // op:_acc_data/OP204
               acc_data_21 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP882
                     acc_data_21 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP670
                           acc_data_21 <= in_data_21;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_132_out1) begin
                              if (avg_pool_GtiLLs33_4_134_out1) begin
                                 // op:_acc_data/OP668
                                 acc_data_21 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP667
                                 acc_data_21 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP664
                              acc_data_21 <= avg_pool_Add_33Ux33U_33U_4_133_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_22
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_22
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_22
            if (rstn == 1'b0) begin
               // op:_acc_data/OP205
               acc_data_22 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP883
                     acc_data_22 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP689
                           acc_data_22 <= in_data_22;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_138_out1) begin
                              if (avg_pool_GtiLLs33_4_140_out1) begin
                                 // op:_acc_data/OP687
                                 acc_data_22 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP686
                                 acc_data_22 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP683
                              acc_data_22 <= avg_pool_Add_33Ux33U_33U_4_139_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_23
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_23
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_23
            if (rstn == 1'b0) begin
               // op:_acc_data/OP206
               acc_data_23 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP884
                     acc_data_23 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP708
                           acc_data_23 <= in_data_23;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_144_out1) begin
                              if (avg_pool_GtiLLs33_4_146_out1) begin
                                 // op:_acc_data/OP706
                                 acc_data_23 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP705
                                 acc_data_23 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP702
                              acc_data_23 <= avg_pool_Add_33Ux33U_33U_4_145_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_24
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_24
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_24
            if (rstn == 1'b0) begin
               // op:_acc_data/OP207
               acc_data_24 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP885
                     acc_data_24 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP727
                           acc_data_24 <= in_data_24;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_150_out1) begin
                              if (avg_pool_GtiLLs33_4_152_out1) begin
                                 // op:_acc_data/OP725
                                 acc_data_24 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP724
                                 acc_data_24 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP721
                              acc_data_24 <= avg_pool_Add_33Ux33U_33U_4_151_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_25
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_25
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_25
            if (rstn == 1'b0) begin
               // op:_acc_data/OP208
               acc_data_25 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP886
                     acc_data_25 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP746
                           acc_data_25 <= in_data_25;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_156_out1) begin
                              if (avg_pool_GtiLLs33_4_158_out1) begin
                                 // op:_acc_data/OP744
                                 acc_data_25 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP743
                                 acc_data_25 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP740
                              acc_data_25 <= avg_pool_Add_33Ux33U_33U_4_157_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_26
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_26
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_26
            if (rstn == 1'b0) begin
               // op:_acc_data/OP209
               acc_data_26 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP887
                     acc_data_26 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP765
                           acc_data_26 <= in_data_26;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_162_out1) begin
                              if (avg_pool_GtiLLs33_4_164_out1) begin
                                 // op:_acc_data/OP763
                                 acc_data_26 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP762
                                 acc_data_26 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP759
                              acc_data_26 <= avg_pool_Add_33Ux33U_33U_4_163_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_27
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_27
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_27
            if (rstn == 1'b0) begin
               // op:_acc_data/OP210
               acc_data_27 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP888
                     acc_data_27 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP784
                           acc_data_27 <= in_data_27;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_168_out1) begin
                              if (avg_pool_GtiLLs33_4_170_out1) begin
                                 // op:_acc_data/OP782
                                 acc_data_27 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP781
                                 acc_data_27 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP778
                              acc_data_27 <= avg_pool_Add_33Ux33U_33U_4_169_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_28
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_28
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_28
            if (rstn == 1'b0) begin
               // op:_acc_data/OP211
               acc_data_28 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP889
                     acc_data_28 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP803
                           acc_data_28 <= in_data_28;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_174_out1) begin
                              if (avg_pool_GtiLLs33_4_176_out1) begin
                                 // op:_acc_data/OP801
                                 acc_data_28 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP800
                                 acc_data_28 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP797
                              acc_data_28 <= avg_pool_Add_33Ux33U_33U_4_175_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_29
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_29
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_29
            if (rstn == 1'b0) begin
               // op:_acc_data/OP212
               acc_data_29 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP890
                     acc_data_29 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP822
                           acc_data_29 <= in_data_29;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_180_out1) begin
                              if (avg_pool_GtiLLs33_4_182_out1) begin
                                 // op:_acc_data/OP820
                                 acc_data_29 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP819
                                 acc_data_29 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP816
                              acc_data_29 <= avg_pool_Add_33Ux33U_33U_4_181_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_30
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_30
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_30
            if (rstn == 1'b0) begin
               // op:_acc_data/OP213
               acc_data_30 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP891
                     acc_data_30 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP841
                           acc_data_30 <= in_data_30;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_186_out1) begin
                              if (avg_pool_GtiLLs33_4_188_out1) begin
                                 // op:_acc_data/OP839
                                 acc_data_30 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP838
                                 acc_data_30 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP835
                              acc_data_30 <= avg_pool_Add_33Ux33U_33U_4_187_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_31
         // Sharing or Control mux
         // Sharing/Controlling 7 operation(s) on drive_acc_data_31
         // at: avg_pool.h:92:59
         // at: avg_pool.h:65:17
         // at: avg_pool.h:75:19
         // at: avg_pool.h:92:25
         // at: avg_pool.h:89:23
         // at: avg_pool.h:87:23
         // at: avg_pool.h:60:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_31
            if (rstn == 1'b0) begin
               // op:_acc_data/OP214
               acc_data_31 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP892
                     acc_data_31 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_2_out1) begin
                        if (acc_cnt_clear_1d) begin
                           // op:_acc_data/OP860
                           acc_data_31 <= in_data_31;
                        end
                        else begin
                           if (avg_pool_Or_1Ux1U_1U_4_192_out1) begin
                              if (avg_pool_GtiLLs33_4_194_out1) begin
                                 // op:_acc_data/OP858
                                 acc_data_31 <= 32'd2147483647;
                              end
                              else begin
                                 // op:_acc_data/OP857
                                 acc_data_31 <= 32'd2147483648;
                              end
                           end
                           else begin
                              // op:_acc_data/OP854
                              acc_data_31 <= avg_pool_Add_33Ux33U_33U_4_193_out1[31:0];
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_instance:avg_pool/avg_pool_And_1Ux1U_1U_4_2
         // Resource=avg_pool_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:67:42
         assign avg_pool_And_1Ux1U_1U_4_2_out1 = in_data_valid & enable;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_3
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_3_out1 = {in_data_0[31], in_data_0} + {acc_data_0[31], acc_data_0};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_4
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_4_out1 = !avg_pool_Add_33Ux33U_33U_1_3_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_3_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_5
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_5_out1 = avg_pool_Add_33Ux33U_33U_1_3_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_3_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_6
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_6_out1 = avg_pool_GtiLLs33_4_5_out1 | avg_pool_LtnLLs33_4_4_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_7
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_7_out1 = {in_data_0[31], in_data_0} + {acc_data_0[31], acc_data_0};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_8
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_8_out1 = avg_pool_Add_33Ux33U_33U_1_3_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_3_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_9
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_9_out1 = {in_data_1[31], in_data_1} + {acc_data_1[31], acc_data_1};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_10
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_10_out1 = !avg_pool_Add_33Ux33U_33U_1_9_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_9_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_11
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_11_out1 = avg_pool_Add_33Ux33U_33U_1_9_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_9_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_12
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_12_out1 = avg_pool_GtiLLs33_4_11_out1 | avg_pool_LtnLLs33_4_10_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_13
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_13_out1 = {in_data_1[31], in_data_1} + {acc_data_1[31], acc_data_1};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_14
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_14_out1 = avg_pool_Add_33Ux33U_33U_1_9_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_9_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_15
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_15_out1 = {in_data_2[31], in_data_2} + {acc_data_2[31], acc_data_2};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_16
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_16_out1 = !avg_pool_Add_33Ux33U_33U_1_15_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_15_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_17
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_17_out1 = avg_pool_Add_33Ux33U_33U_1_15_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_15_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_18
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_18_out1 = avg_pool_GtiLLs33_4_17_out1 | avg_pool_LtnLLs33_4_16_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_19
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_19_out1 = {in_data_2[31], in_data_2} + {acc_data_2[31], acc_data_2};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_20
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_20_out1 = avg_pool_Add_33Ux33U_33U_1_15_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_15_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_21
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_21_out1 = {in_data_3[31], in_data_3} + {acc_data_3[31], acc_data_3};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_22
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_22_out1 = !avg_pool_Add_33Ux33U_33U_1_21_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_21_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_23
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_23_out1 = avg_pool_Add_33Ux33U_33U_1_21_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_21_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_24
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_24_out1 = avg_pool_GtiLLs33_4_23_out1 | avg_pool_LtnLLs33_4_22_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_25
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_25_out1 = {in_data_3[31], in_data_3} + {acc_data_3[31], acc_data_3};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_26
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_26_out1 = avg_pool_Add_33Ux33U_33U_1_21_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_21_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_27
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_27_out1 = {in_data_4[31], in_data_4} + {acc_data_4[31], acc_data_4};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_28
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_28_out1 = !avg_pool_Add_33Ux33U_33U_1_27_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_27_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_29
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_29_out1 = avg_pool_Add_33Ux33U_33U_1_27_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_27_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_30
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_30_out1 = avg_pool_GtiLLs33_4_29_out1 | avg_pool_LtnLLs33_4_28_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_31
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_31_out1 = {in_data_4[31], in_data_4} + {acc_data_4[31], acc_data_4};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_32
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_32_out1 = avg_pool_Add_33Ux33U_33U_1_27_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_27_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_33
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_33_out1 = {in_data_5[31], in_data_5} + {acc_data_5[31], acc_data_5};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_34
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_34_out1 = !avg_pool_Add_33Ux33U_33U_1_33_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_33_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_35
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_35_out1 = avg_pool_Add_33Ux33U_33U_1_33_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_33_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_36
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_36_out1 = avg_pool_GtiLLs33_4_35_out1 | avg_pool_LtnLLs33_4_34_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_37
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_37_out1 = {in_data_5[31], in_data_5} + {acc_data_5[31], acc_data_5};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_38
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_38_out1 = avg_pool_Add_33Ux33U_33U_1_33_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_33_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_39
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_39_out1 = {in_data_6[31], in_data_6} + {acc_data_6[31], acc_data_6};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_40
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_40_out1 = !avg_pool_Add_33Ux33U_33U_1_39_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_39_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_41
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_41_out1 = avg_pool_Add_33Ux33U_33U_1_39_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_39_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_42
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_42_out1 = avg_pool_GtiLLs33_4_41_out1 | avg_pool_LtnLLs33_4_40_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_43
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_43_out1 = {in_data_6[31], in_data_6} + {acc_data_6[31], acc_data_6};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_44
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_44_out1 = avg_pool_Add_33Ux33U_33U_1_39_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_39_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_45
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_45_out1 = {in_data_7[31], in_data_7} + {acc_data_7[31], acc_data_7};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_46
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_46_out1 = !avg_pool_Add_33Ux33U_33U_1_45_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_45_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_47
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_47_out1 = avg_pool_Add_33Ux33U_33U_1_45_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_45_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_48
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_48_out1 = avg_pool_GtiLLs33_4_47_out1 | avg_pool_LtnLLs33_4_46_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_49
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_49_out1 = {in_data_7[31], in_data_7} + {acc_data_7[31], acc_data_7};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_50
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_50_out1 = avg_pool_Add_33Ux33U_33U_1_45_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_45_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_51
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_51_out1 = {in_data_8[31], in_data_8} + {acc_data_8[31], acc_data_8};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_52
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_52_out1 = !avg_pool_Add_33Ux33U_33U_1_51_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_51_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_53
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_53_out1 = avg_pool_Add_33Ux33U_33U_1_51_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_51_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_54
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_54_out1 = avg_pool_GtiLLs33_4_53_out1 | avg_pool_LtnLLs33_4_52_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_55
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_55_out1 = {in_data_8[31], in_data_8} + {acc_data_8[31], acc_data_8};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_56
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_56_out1 = avg_pool_Add_33Ux33U_33U_1_51_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_51_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_57
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_57_out1 = {in_data_9[31], in_data_9} + {acc_data_9[31], acc_data_9};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_58
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_58_out1 = !avg_pool_Add_33Ux33U_33U_1_57_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_57_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_59
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_59_out1 = avg_pool_Add_33Ux33U_33U_1_57_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_57_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_60
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_60_out1 = avg_pool_GtiLLs33_4_59_out1 | avg_pool_LtnLLs33_4_58_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_61
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_61_out1 = {in_data_9[31], in_data_9} + {acc_data_9[31], acc_data_9};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_62
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_62_out1 = avg_pool_Add_33Ux33U_33U_1_57_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_57_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_63
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_63_out1 = {in_data_10[31], in_data_10} + {acc_data_10[31], acc_data_10};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_64
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_64_out1 = !avg_pool_Add_33Ux33U_33U_1_63_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_63_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_65
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_65_out1 = avg_pool_Add_33Ux33U_33U_1_63_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_63_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_66
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_66_out1 = avg_pool_GtiLLs33_4_65_out1 | avg_pool_LtnLLs33_4_64_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_67
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_67_out1 = {in_data_10[31], in_data_10} + {acc_data_10[31], acc_data_10};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_68
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_68_out1 = avg_pool_Add_33Ux33U_33U_1_63_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_63_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_69
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_69_out1 = {in_data_11[31], in_data_11} + {acc_data_11[31], acc_data_11};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_70
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_70_out1 = !avg_pool_Add_33Ux33U_33U_1_69_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_69_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_71
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_71_out1 = avg_pool_Add_33Ux33U_33U_1_69_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_69_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_72
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_72_out1 = avg_pool_GtiLLs33_4_71_out1 | avg_pool_LtnLLs33_4_70_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_73
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_73_out1 = {in_data_11[31], in_data_11} + {acc_data_11[31], acc_data_11};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_74
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_74_out1 = avg_pool_Add_33Ux33U_33U_1_69_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_69_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_75
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_75_out1 = {in_data_12[31], in_data_12} + {acc_data_12[31], acc_data_12};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_76
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_76_out1 = !avg_pool_Add_33Ux33U_33U_1_75_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_75_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_77
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_77_out1 = avg_pool_Add_33Ux33U_33U_1_75_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_75_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_78
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_78_out1 = avg_pool_GtiLLs33_4_77_out1 | avg_pool_LtnLLs33_4_76_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_79
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_79_out1 = {in_data_12[31], in_data_12} + {acc_data_12[31], acc_data_12};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_80
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_80_out1 = avg_pool_Add_33Ux33U_33U_1_75_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_75_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_81
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_81_out1 = {in_data_13[31], in_data_13} + {acc_data_13[31], acc_data_13};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_82
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_82_out1 = !avg_pool_Add_33Ux33U_33U_1_81_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_81_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_83
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_83_out1 = avg_pool_Add_33Ux33U_33U_1_81_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_81_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_84
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_84_out1 = avg_pool_GtiLLs33_4_83_out1 | avg_pool_LtnLLs33_4_82_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_85
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_85_out1 = {in_data_13[31], in_data_13} + {acc_data_13[31], acc_data_13};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_86
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_86_out1 = avg_pool_Add_33Ux33U_33U_1_81_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_81_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_87
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_87_out1 = {in_data_14[31], in_data_14} + {acc_data_14[31], acc_data_14};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_88
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_88_out1 = !avg_pool_Add_33Ux33U_33U_1_87_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_87_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_89
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_89_out1 = avg_pool_Add_33Ux33U_33U_1_87_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_87_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_90
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_90_out1 = avg_pool_GtiLLs33_4_89_out1 | avg_pool_LtnLLs33_4_88_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_91
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_91_out1 = {in_data_14[31], in_data_14} + {acc_data_14[31], acc_data_14};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_92
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_92_out1 = avg_pool_Add_33Ux33U_33U_1_87_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_87_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_93
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_93_out1 = {in_data_15[31], in_data_15} + {acc_data_15[31], acc_data_15};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_94
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_94_out1 = !avg_pool_Add_33Ux33U_33U_1_93_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_93_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_95
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_95_out1 = avg_pool_Add_33Ux33U_33U_1_93_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_93_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_96
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_96_out1 = avg_pool_GtiLLs33_4_95_out1 | avg_pool_LtnLLs33_4_94_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_97
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_97_out1 = {in_data_15[31], in_data_15} + {acc_data_15[31], acc_data_15};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_98
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_98_out1 = avg_pool_Add_33Ux33U_33U_1_93_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_93_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_99
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_99_out1 = {in_data_16[31], in_data_16} + {acc_data_16[31], acc_data_16};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_100
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_100_out1 = !avg_pool_Add_33Ux33U_33U_1_99_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_99_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_101
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_101_out1 = avg_pool_Add_33Ux33U_33U_1_99_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_99_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_102
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_102_out1 = avg_pool_GtiLLs33_4_101_out1 | avg_pool_LtnLLs33_4_100_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_103
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_103_out1 = {in_data_16[31], in_data_16} + {acc_data_16[31], acc_data_16};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_104
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_104_out1 = avg_pool_Add_33Ux33U_33U_1_99_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_99_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_105
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_105_out1 = {in_data_17[31], in_data_17} + {acc_data_17[31], acc_data_17};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_106
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_106_out1 = !avg_pool_Add_33Ux33U_33U_1_105_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_105_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_107
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_107_out1 = avg_pool_Add_33Ux33U_33U_1_105_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_105_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_108
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_108_out1 = avg_pool_GtiLLs33_4_107_out1 | avg_pool_LtnLLs33_4_106_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_109
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_109_out1 = {in_data_17[31], in_data_17} + {acc_data_17[31], acc_data_17};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_110
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_110_out1 = avg_pool_Add_33Ux33U_33U_1_105_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_105_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_111
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_111_out1 = {in_data_18[31], in_data_18} + {acc_data_18[31], acc_data_18};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_112
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_112_out1 = !avg_pool_Add_33Ux33U_33U_1_111_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_111_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_113
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_113_out1 = avg_pool_Add_33Ux33U_33U_1_111_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_111_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_114
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_114_out1 = avg_pool_GtiLLs33_4_113_out1 | avg_pool_LtnLLs33_4_112_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_115
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_115_out1 = {in_data_18[31], in_data_18} + {acc_data_18[31], acc_data_18};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_116
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_116_out1 = avg_pool_Add_33Ux33U_33U_1_111_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_111_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_117
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_117_out1 = {in_data_19[31], in_data_19} + {acc_data_19[31], acc_data_19};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_118
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_118_out1 = !avg_pool_Add_33Ux33U_33U_1_117_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_117_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_119
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_119_out1 = avg_pool_Add_33Ux33U_33U_1_117_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_117_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_120
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_120_out1 = avg_pool_GtiLLs33_4_119_out1 | avg_pool_LtnLLs33_4_118_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_121
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_121_out1 = {in_data_19[31], in_data_19} + {acc_data_19[31], acc_data_19};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_122
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_122_out1 = avg_pool_Add_33Ux33U_33U_1_117_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_117_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_123
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_123_out1 = {in_data_20[31], in_data_20} + {acc_data_20[31], acc_data_20};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_124
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_124_out1 = !avg_pool_Add_33Ux33U_33U_1_123_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_123_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_125
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_125_out1 = avg_pool_Add_33Ux33U_33U_1_123_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_123_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_126
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_126_out1 = avg_pool_GtiLLs33_4_125_out1 | avg_pool_LtnLLs33_4_124_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_127
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_127_out1 = {in_data_20[31], in_data_20} + {acc_data_20[31], acc_data_20};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_128
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_128_out1 = avg_pool_Add_33Ux33U_33U_1_123_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_123_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_129
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_129_out1 = {in_data_21[31], in_data_21} + {acc_data_21[31], acc_data_21};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_130
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_130_out1 = !avg_pool_Add_33Ux33U_33U_1_129_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_129_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_131
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_131_out1 = avg_pool_Add_33Ux33U_33U_1_129_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_129_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_132
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_132_out1 = avg_pool_GtiLLs33_4_131_out1 | avg_pool_LtnLLs33_4_130_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_133
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_133_out1 = {in_data_21[31], in_data_21} + {acc_data_21[31], acc_data_21};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_134
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_134_out1 = avg_pool_Add_33Ux33U_33U_1_129_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_129_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_135
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_135_out1 = {in_data_22[31], in_data_22} + {acc_data_22[31], acc_data_22};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_136
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_136_out1 = !avg_pool_Add_33Ux33U_33U_1_135_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_135_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_137
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_137_out1 = avg_pool_Add_33Ux33U_33U_1_135_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_135_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_138
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_138_out1 = avg_pool_GtiLLs33_4_137_out1 | avg_pool_LtnLLs33_4_136_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_139
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_139_out1 = {in_data_22[31], in_data_22} + {acc_data_22[31], acc_data_22};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_140
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_140_out1 = avg_pool_Add_33Ux33U_33U_1_135_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_135_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_141
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_141_out1 = {in_data_23[31], in_data_23} + {acc_data_23[31], acc_data_23};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_142
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_142_out1 = !avg_pool_Add_33Ux33U_33U_1_141_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_141_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_143
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_143_out1 = avg_pool_Add_33Ux33U_33U_1_141_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_141_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_144
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_144_out1 = avg_pool_GtiLLs33_4_143_out1 | avg_pool_LtnLLs33_4_142_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_145
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_145_out1 = {in_data_23[31], in_data_23} + {acc_data_23[31], acc_data_23};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_146
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_146_out1 = avg_pool_Add_33Ux33U_33U_1_141_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_141_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_147
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_147_out1 = {in_data_24[31], in_data_24} + {acc_data_24[31], acc_data_24};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_148
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_148_out1 = !avg_pool_Add_33Ux33U_33U_1_147_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_147_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_149
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_149_out1 = avg_pool_Add_33Ux33U_33U_1_147_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_147_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_150
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_150_out1 = avg_pool_GtiLLs33_4_149_out1 | avg_pool_LtnLLs33_4_148_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_151
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_151_out1 = {in_data_24[31], in_data_24} + {acc_data_24[31], acc_data_24};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_152
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_152_out1 = avg_pool_Add_33Ux33U_33U_1_147_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_147_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_153
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_153_out1 = {in_data_25[31], in_data_25} + {acc_data_25[31], acc_data_25};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_154
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_154_out1 = !avg_pool_Add_33Ux33U_33U_1_153_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_153_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_155
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_155_out1 = avg_pool_Add_33Ux33U_33U_1_153_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_153_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_156
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_156_out1 = avg_pool_GtiLLs33_4_155_out1 | avg_pool_LtnLLs33_4_154_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_157
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_157_out1 = {in_data_25[31], in_data_25} + {acc_data_25[31], acc_data_25};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_158
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_158_out1 = avg_pool_Add_33Ux33U_33U_1_153_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_153_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_159
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_159_out1 = {in_data_26[31], in_data_26} + {acc_data_26[31], acc_data_26};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_160
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_160_out1 = !avg_pool_Add_33Ux33U_33U_1_159_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_159_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_161
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_161_out1 = avg_pool_Add_33Ux33U_33U_1_159_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_159_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_162
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_162_out1 = avg_pool_GtiLLs33_4_161_out1 | avg_pool_LtnLLs33_4_160_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_163
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_163_out1 = {in_data_26[31], in_data_26} + {acc_data_26[31], acc_data_26};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_164
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_164_out1 = avg_pool_Add_33Ux33U_33U_1_159_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_159_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_165
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_165_out1 = {in_data_27[31], in_data_27} + {acc_data_27[31], acc_data_27};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_166
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_166_out1 = !avg_pool_Add_33Ux33U_33U_1_165_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_165_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_167
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_167_out1 = avg_pool_Add_33Ux33U_33U_1_165_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_165_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_168
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_168_out1 = avg_pool_GtiLLs33_4_167_out1 | avg_pool_LtnLLs33_4_166_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_169
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_169_out1 = {in_data_27[31], in_data_27} + {acc_data_27[31], acc_data_27};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_170
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_170_out1 = avg_pool_Add_33Ux33U_33U_1_165_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_165_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_171
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_171_out1 = {in_data_28[31], in_data_28} + {acc_data_28[31], acc_data_28};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_172
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_172_out1 = !avg_pool_Add_33Ux33U_33U_1_171_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_171_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_173
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_173_out1 = avg_pool_Add_33Ux33U_33U_1_171_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_171_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_174
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_174_out1 = avg_pool_GtiLLs33_4_173_out1 | avg_pool_LtnLLs33_4_172_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_175
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_175_out1 = {in_data_28[31], in_data_28} + {acc_data_28[31], acc_data_28};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_176
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_176_out1 = avg_pool_Add_33Ux33U_33U_1_171_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_171_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_177
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_177_out1 = {in_data_29[31], in_data_29} + {acc_data_29[31], acc_data_29};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_178
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_178_out1 = !avg_pool_Add_33Ux33U_33U_1_177_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_177_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_179
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_179_out1 = avg_pool_Add_33Ux33U_33U_1_177_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_177_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_180
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_180_out1 = avg_pool_GtiLLs33_4_179_out1 | avg_pool_LtnLLs33_4_178_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_181
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_181_out1 = {in_data_29[31], in_data_29} + {acc_data_29[31], acc_data_29};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_182
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_182_out1 = avg_pool_Add_33Ux33U_33U_1_177_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_177_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_183
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_183_out1 = {in_data_30[31], in_data_30} + {acc_data_30[31], acc_data_30};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_184
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_184_out1 = !avg_pool_Add_33Ux33U_33U_1_183_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_183_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_185
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_185_out1 = avg_pool_Add_33Ux33U_33U_1_183_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_183_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_186
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_186_out1 = avg_pool_GtiLLs33_4_185_out1 | avg_pool_LtnLLs33_4_184_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_187
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_187_out1 = {in_data_30[31], in_data_30} + {acc_data_30[31], acc_data_30};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_188
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_188_out1 = avg_pool_Add_33Ux33U_33U_1_183_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_183_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_189
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:80:35
         assign avg_pool_Add_33Ux33U_33U_1_189_out1 = {in_data_31[31], in_data_31} + {acc_data_31[31], acc_data_31};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_190
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:38
         assign avg_pool_LtnLLs33_4_190_out1 = !avg_pool_Add_33Ux33U_33U_1_189_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_189_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_191
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:19
         assign avg_pool_GtiLLs33_4_191_out1 = avg_pool_Add_33Ux33U_33U_1_189_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_189_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_192
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:81:31
         assign avg_pool_Or_1Ux1U_1U_4_192_out1 = avg_pool_GtiLLs33_4_191_out1 | avg_pool_LtnLLs33_4_190_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_193
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:92:49
         assign avg_pool_Add_33Ux33U_33U_4_193_out1 = {in_data_31[31], in_data_31} + {acc_data_31[31], acc_data_31};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_194
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:86:21
         assign avg_pool_GtiLLs33_4_194_out1 = avg_pool_Add_33Ux33U_33U_1_189_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_189_out1 > 33'd2147483647;

         // rtl_process:avg_pool/drive_acc_cnt
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_acc_cnt
         // at: avg_pool.h:36:53
         // at: avg_pool.h:41:9
         // at: avg_pool.h:47:9
         always @(posedge clk or negedge rstn)
          begin :drive_acc_cnt
            if (rstn == 1'b0) begin
               // op:_acc_cnt/OP1202
               acc_cnt <= 8'd000;
            end
            else begin
               // op:_acc_cnt/OP1209
               acc_cnt <= avg_pool_N_Mux_8_2_6_4_198_out1;
            end
         end

         // rtl_instance:avg_pool/avg_pool_Muxi0Add2i1s8u1_4
         always @(acc_cnt or avg_pool_And_1Ux1U_1U_1_196_out1)
          begin :avg_pool_Muxi0Add2i1s8u1_4_197
            if (avg_pool_And_1Ux1U_1U_1_196_out1) begin
               avg_pool_Muxi0Add2i1s8u1_4_197_out1 = 8'd000;
            end
            else begin
               avg_pool_Muxi0Add2i1s8u1_4_197_out1 = acc_cnt + 8'd001;
            end
         end

         // rtl_instance:avg_pool/avg_pool_N_Mux_8_2_6_4
         always @(in_data_valid or acc_cnt or avg_pool_Muxi0Add2i1s8u1_4_197_out1)
          begin :avg_pool_N_Mux_8_2_6_4_198
            if (in_data_valid) begin
               avg_pool_N_Mux_8_2_6_4_198_out1 = avg_pool_Muxi0Add2i1s8u1_4_197_out1;
            end
            else begin
               avg_pool_N_Mux_8_2_6_4_198_out1 = acc_cnt;
            end
         end

         // rtl_instance:avg_pool/avg_pool_Eqi48s8_1_195
         // Resource=avg_pool_Eqi48s8_1, Function=eq : Inputs=8S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:36:68
         assign avg_pool_Eqi48s8_1_195_out1 = acc_cnt == 8'd048;

         // rtl_instance:avg_pool/avg_pool_And_1Ux1U_1U_1_196
         // Resource=avg_pool_And_1Ux1U_1U_1, Function=and : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:36:49
         assign avg_pool_And_1Ux1U_1U_1_196_out1 = avg_pool_Eqi48s8_1_195_out1 & in_data_valid;


endmodule


