// Seed: 3747337448
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8, id_9;
  wire #(1) id_10;
endmodule
module module_1 #(
    parameter id_13 = 32'd49,
    parameter id_5  = 32'd55
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output supply0 id_10;
  output wire id_9;
  inout wire id_8;
  inout reg id_7;
  output reg id_6;
  inout wire _id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  localparam id_11 = 1;
  assign id_9  = id_1;
  assign id_10 = -1;
  supply1 [-1  -  id_5 : -1] id_12;
  wire _id_13;
  logic [7:0] id_14;
  logic id_15;
  assign id_12 = -1;
  logic [1 : id_13] id_16;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_1,
      id_12,
      id_8,
      id_9,
      id_15
  );
  final begin : LABEL_0
    id_7 = -1;
    id_6 <= -1;
    id_14[""] <= -1;
  end
  wire id_17;
endmodule
