// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=768, blocks_per_sm=1

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 __unnamed_1[40] = {116, 104, 114, 101, 97, 100, 61, 37, 100, 32, 119, 97, 114, 112, 61, 37, 100, 32, 98, 108, 111, 99, 107, 61, 37, 100, 32, 83, 109, 61, 37, 100, 32, 83, 110, 61, 37, 100, 10, 0};
.global .align 1 .b8 exception2191[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13[32]
)
.reqntid 768, 1, 1
.minnctapersm 1
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<315>;
	.reg .b16 	%rs<249>;
	.reg .b32 	%r<3710>;
	.reg .f32 	%f<787>;
	.reg .b64 	%rd<342>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r345, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd25, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r354, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p3, %r354, 76895;
	@%p3 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd26, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13];
	ld.param.u32 	%r346, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.y;
	shl.b32 	%r2, %r1, 5;
	mov.u32 	%r3, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	or.b32  	%r355, %r2, %r3;
	mad.lo.s32 	%r356, %r4, 768, %r355;
	mul.wide.u32 	%rd33, %r356, 4;
	add.s64 	%rd6, %rd26, %rd33;
	mov.u32 	%r357, 1;
	st.global.u32 	[%rd6], %r357;
	setp.gt.u32 	%p4, %r346, 511;
	@%p4 bra 	$L__BB0_6;
// %bb.3:                               // %L122
	ld.param.u32 	%r347, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p5, %r347, %r346;
	setp.gt.s32 	%p6, %r347, 1023;
	or.pred  	%p7, %p5, %p6;
	@%p7 bra 	$L__BB0_6;
// %bb.4:                               // %L129
	ld.param.u32 	%r348, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r5, %r347, %r346;
	mad.lo.s32 	%r358, %r5, -1431655765, 715827872;
	shf.r.wrap.b32 	%r359, %r358, %r358, 4;
	setp.gt.u32 	%p8, %r359, 89478484;
	setp.gt.u32 	%p9, %r348, 511;
	or.pred  	%p10, %p8, %p9;
	@%p10 bra 	$L__BB0_6;
// %bb.5:                               // %L140
	ld.param.u32 	%r349, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p11, %r349, %r348;
	setp.lt.s32 	%p12, %r349, 1024;
	and.pred  	%p13, %p11, %p12;
	@%p13 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %pass51
	sub.s32 	%r360, %r349, %r348;
	shr.s32 	%r361, %r5, 31;
	shr.u32 	%r362, %r361, 30;
	add.s32 	%r363, %r5, %r362;
	shr.s32 	%r364, %r363, 2;
	setp.eq.s32 	%p14, %r360, %r364;
	@%p14 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_6;
$L__BB0_8:                              // %L262
	ld.param.u32 	%r350, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p15, %r350, 0;
	@%p15 bra 	$L__BB0_13;
// %bb.9:                               // %L264
	ld.param.u32 	%r351, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.lt.s32 	%p16, %r351, %r350;
	setp.gt.s32 	%p17, %r351, 256;
	or.pred  	%p18, %p16, %p17;
	@%p18 bra 	$L__BB0_13;
// %bb.10:                              // %L274
	ld.param.u32 	%r352, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	sub.s32 	%r6, %r351, %r350;
	and.b32  	%r365, %r6, 63;
	setp.ne.s32 	%p19, %r365, 0;
	setp.lt.s32 	%p20, %r352, 0;
	or.pred  	%p21, %p19, %p20;
	@%p21 bra 	$L__BB0_13;
// %bb.11:                              // %L280
	ld.param.u32 	%r353, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	setp.lt.s32 	%p22, %r353, %r352;
	setp.gt.s32 	%p23, %r353, 512;
	or.pred  	%p24, %p22, %p23;
	@%p24 bra 	$L__BB0_13;
// %bb.12:                              // %L290
	sub.s32 	%r366, %r353, %r352;
	and.b32  	%r367, %r366, 63;
	setp.eq.s32 	%p25, %r367, 0;
	setp.eq.s32 	%p26, %r366, %r6;
	and.pred  	%p27, %p25, %p26;
	@%p27 bra 	$L__BB0_192;
	bra.uni 	$L__BB0_13;
$L__BB0_192:                            // %pass162
	and.b32  	%r208, %r3, 3;
	shr.u32 	%r209, %r3, 2;
	mul.lo.s32 	%r368, %r208, %r209;
	and.b32  	%r369, %r368, 7;
	cvt.rn.f32.s32 	%f201, %r369;
	mov.f32 	%f202, 0f40800000;
	div.approx.f32 	%f169, %f201, %f202;
	abs.f32 	%f785, %f169;
	setp.lt.f32 	%p28, %f785, 0f40000000;
	setp.gtu.f32 	%p314, %f785, 0f4B800000;
	mov.f32 	%f781, %f785;
	@%p28 bra 	$L__BB0_204;
// %bb.193:
	@%p314 bra 	$L__BB0_200;
	bra.uni 	$L__BB0_194;
$L__BB0_200:
	mov.b32 	%r211, %f785;
	and.b32  	%r370, %r211, 8388607;
	or.b32  	%r3705, %r370, 1065353216;
	mov.b32 	%f780, %r3705;
	add.s32 	%r371, %r211, -1073741824;
	and.b32  	%r3706, %r371, -8388608;
	setp.eq.s32 	%p35, %r3706, 0;
	@%p35 bra 	$L__BB0_203;
// %bb.201:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f212, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f211,%f212;
	// end inline asm
$L__BB0_202:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r372, %r3706, 192937984;
	add.s32 	%r373, %r3705, %r372;
	mov.b32 	%f213, %r373;
	mul.f32 	%f214, %f211, %f213;
	sub.f32 	%f215, %f213, %f214;
	fma.rn.f32 	%f216, %f215, %f211, %f214;
	sub.f32 	%f217, %f213, %f216;
	fma.rz.f32 	%f218, %f217, %f211, %f216;
	cvt.rzi.f32.f32 	%f219, %f218;
	sub.f32 	%f780, %f213, %f219;
	sub.s32 	%r3706, %r3706, %r372;
	mov.b32 	%r3705, %f780;
	setp.ne.s32 	%p36, %r3706, 0;
	setp.ne.s32 	%p37, %r3705, 0;
	and.pred  	%p38, %p36, %p37;
	@%p38 bra 	$L__BB0_202;
$L__BB0_203:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p39, %r211, 2139095039;
	selp.f32 	%f220, 0f7FFFFFFF, 0f4B800000, %p39;
	mul.f32 	%f221, %f780, 0f34000000;
	mul.f32 	%f781, %f220, %f221;
	bra.uni 	$L__BB0_204;
$L__BB0_194:                            // %__nv_fast_fdividef.exit.i.i.i
	mov.f32 	%f203, 0f40000000;
	div.approx.f32 	%f204, %f785, %f203;
	cvt.rzi.f32.f32 	%f779, %f204;
	fma.rn.f32 	%f172, %f779, 0fC0000000, %f785;
	mov.b32 	%r210, %f172;
	setp.lt.u32 	%p30, %r210, 1073741824;
	@%p30 bra 	$L__BB0_199;
// %bb.195:
	setp.lt.u32 	%p31, %r210, -2147483647;
	@%p31 bra 	$L__BB0_197;
// %bb.196:
	add.f32 	%f209, %f779, 0fBF800000;
	setp.lt.f32 	%p34, %f172, 0fC0000000;
	add.f32 	%f210, %f209, 0fBF800000;
	selp.f32 	%f779, %f210, %f209, %p34;
	bra.uni 	$L__BB0_199;
$L__BB0_197:
	add.f32 	%f779, %f779, 0f3F800000;
	setp.ltu.f32 	%p32, %f172, 0f40800000;
	@%p32 bra 	$L__BB0_199;
// %bb.198:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f205, %f779, 0f3F800000;
	fma.rn.f32 	%f207, %f203, 0fC0400000, %f172;
	setp.ge.f32 	%p33, %f207, 0f00000000;
	add.f32 	%f208, %f205, 0f3F800000;
	selp.f32 	%f779, %f208, %f205, %p33;
$L__BB0_199:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f781, %f779, 0fC0000000, %f785;
$L__BB0_204:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f222, %f781;
	setp.gtu.f32 	%p40, %f222, 0f7F800000;
	mov.b32 	%r374, %f169;
	and.b32  	%r218, %r374, -2147483648;
	@%p40 bra 	$L__BB0_206;
// %bb.205:
	mov.b32 	%r375, %f781;
	or.b32  	%r376, %r218, %r375;
	mov.b32 	%f781, %r376;
$L__BB0_206:                            // %__nv_fmodf.exit
	mov.f32 	%f223, 0f00000000;
	shl.b32 	%r221, %r3, 1;
	and.b32  	%r222, %r221, 6;
	or.b32  	%r223, %r222, 1;
	setp.eq.s32 	%p48, %r222, 6;
	mov.f32 	%f729, 0f41C00000;
	mul.lo.s32 	%r3619, %r222, %r209;
	mov.f32 	%f20, %f223;
	mov.f32 	%f21, %f223;
	@%p48 bra 	$L__BB0_29;
// %bb.14:                              // %L493
	cvt.u16.u32 	%rs1, %r3619;
	and.b16  	%rs2, %rs1, 255;
	mul.lo.s16 	%rs3, %rs2, 171;
	shr.u16 	%rs4, %rs3, 13;
	mul.lo.s16 	%rs5, %rs4, 48;
	sub.s16 	%rs6, %rs1, %rs5;
	and.b16  	%rs7, %rs6, 255;
	cvt.rn.f32.u16 	%f255, %rs7;
	div.approx.f32 	%f1, %f255, %f729;
	abs.f32 	%f733, %f1;
	setp.lt.f32 	%p49, %f733, 0f40000000;
	@%p49 bra 	$L__BB0_26;
// %bb.15:
	setp.gtu.f32 	%p50, %f733, 0f4B800000;
	@%p50 bra 	$L__BB0_22;
	bra.uni 	$L__BB0_16;
$L__BB0_22:
	mov.b32 	%r8, %f733;
	and.b32  	%r392, %r8, 8388607;
	or.b32  	%r3623, %r392, 1065353216;
	mov.b32 	%f732, %r3623;
	add.s32 	%r393, %r8, -1073741824;
	and.b32  	%r3624, %r393, -8388608;
	setp.eq.s32 	%p56, %r3624, 0;
	@%p56 bra 	$L__BB0_25;
// %bb.23:                              // %__nv_fmaf_rn.exit4.i.i.i988.preheader
	mov.f32 	%f266, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f265,%f266;
	// end inline asm
$L__BB0_24:                             // %__nv_fmaf_rn.exit4.i.i.i988
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r394, %r3624, 192937984;
	add.s32 	%r395, %r3623, %r394;
	mov.b32 	%f267, %r395;
	mul.f32 	%f268, %f265, %f267;
	sub.f32 	%f269, %f267, %f268;
	fma.rn.f32 	%f270, %f269, %f265, %f268;
	sub.f32 	%f271, %f267, %f270;
	fma.rz.f32 	%f272, %f271, %f265, %f270;
	cvt.rzi.f32.f32 	%f273, %f272;
	sub.f32 	%f732, %f267, %f273;
	sub.s32 	%r3624, %r3624, %r394;
	mov.b32 	%r3623, %f732;
	setp.ne.s32 	%p57, %r3624, 0;
	setp.ne.s32 	%p58, %r3623, 0;
	and.pred  	%p59, %p57, %p58;
	@%p59 bra 	$L__BB0_24;
$L__BB0_25:                             // %__internal_fmodf_slowpath_mod.exit.i.i990
	setp.gt.u32 	%p60, %r8, 2139095039;
	selp.f32 	%f274, 0f7FFFFFFF, 0f4B800000, %p60;
	mul.f32 	%f275, %f732, 0f34000000;
	mul.f32 	%f733, %f274, %f275;
	bra.uni 	$L__BB0_26;
$L__BB0_16:                             // %__nv_fast_fdividef.exit.i.i.i967
	mov.f32 	%f257, 0f40000000;
	div.approx.f32 	%f258, %f733, %f257;
	cvt.rzi.f32.f32 	%f731, %f258;
	fma.rn.f32 	%f4, %f731, 0fC0000000, %f733;
	mov.b32 	%r7, %f4;
	setp.lt.u32 	%p51, %r7, 1073741824;
	@%p51 bra 	$L__BB0_21;
// %bb.17:
	setp.lt.u32 	%p52, %r7, -2147483647;
	@%p52 bra 	$L__BB0_19;
// %bb.18:
	add.f32 	%f263, %f731, 0fBF800000;
	setp.lt.f32 	%p55, %f4, 0fC0000000;
	add.f32 	%f264, %f263, 0fBF800000;
	selp.f32 	%f731, %f264, %f263, %p55;
	bra.uni 	$L__BB0_21;
$L__BB0_19:
	add.f32 	%f731, %f731, 0f3F800000;
	setp.ltu.f32 	%p53, %f4, 0f40800000;
	@%p53 bra 	$L__BB0_21;
// %bb.20:                              // %__nv_fmaf_rn.exit.i.i.i971
	add.f32 	%f259, %f731, 0f3F800000;
	fma.rn.f32 	%f261, %f257, 0fC0400000, %f4;
	setp.ge.f32 	%p54, %f261, 0f00000000;
	add.f32 	%f262, %f259, 0f3F800000;
	selp.f32 	%f731, %f262, %f259, %p54;
$L__BB0_21:                             // %__internal_fmodf_fastpath_quot.exit.i.i974
	fma.rn.f32 	%f733, %f731, 0fC0000000, %f733;
$L__BB0_26:                             // %__internal_fmodf_kernel.exit.i993
	abs.f32 	%f276, %f733;
	setp.gtu.f32 	%p61, %f276, 0f7F800000;
	@%p61 bra 	$L__BB0_28;
// %bb.27:
	mov.b32 	%r396, %f1;
	and.b32  	%r397, %r396, -2147483648;
	mov.b32 	%r398, %f733;
	or.b32  	%r399, %r397, %r398;
	mov.b32 	%f733, %r399;
$L__BB0_28:                             // %__nv_fmodf.exit994
	add.f32 	%f277, %f733, %f733;
	mov.b32 	%r400, %f277;
	and.b32  	%r401, %r400, -2147483648;
	or.b32  	%r402, %r401, 1056964608;
	mov.b32 	%f278, %r402;
	add.f32 	%f279, %f277, %f278;
	cvt.rzi.f32.f32 	%f280, %f279;
	abs.f32 	%f281, %f277;
	setp.gt.f32 	%p62, %f281, 0f4B000000;
	selp.f32 	%f282, %f277, %f280, %p62;
	cvt.rzi.f32.f32 	%f283, %f277;
	setp.lt.f32 	%p63, %f281, 0f3F000000;
	selp.f32 	%f284, %f283, %f282, %p63;
	cvt.rzi.s32.f32 	%r403, %f284;
	fma.rn.f32 	%f285, %f284, 0fBF000000, %f733;
	mul.f32 	%f286, %f285, %f285;
	fma.rn.f32 	%f287, %f286, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f288, %f286, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f289, %f287, %f286, 0fC0A55DF6;
	fma.rn.f32 	%f290, %f288, %f286, 0f4081E0CF;
	fma.rn.f32 	%f291, %f286, %f285, 0f00000000;
	fma.rn.f32 	%f292, %f290, %f286, 0fC09DE9E6;
	fma.rn.f32 	%f293, %f289, %f291, 0f00000000;
	fma.rn.f32 	%f294, %f292, %f286, 0f3F800000;
	fma.rn.f32 	%f295, %f285, 0f40490FDB, %f293;
	and.b32  	%r404, %r403, 1;
	setp.eq.b32 	%p64, %r404, 1;
	selp.f32 	%f296, %f294, %f295, %p64;
	selp.f32 	%f297, %f295, %f294, %p64;
	and.b32  	%r405, %r403, 2;
	setp.eq.s32 	%p65, %r405, 0;
	neg.f32 	%f298, %f296;
	selp.f32 	%f299, %f296, %f298, %p65;
	add.s32 	%r406, %r403, 1;
	and.b32  	%r407, %r406, 2;
	setp.eq.s32 	%p66, %r407, 0;
	mov.f32 	%f300, 0f00000000;
	sub.f32 	%f301, %f300, %f297;
	selp.f32 	%f302, %f297, %f301, %p66;
	cvt.rzi.f32.f32 	%f303, %f733;
	setp.eq.f32 	%p67, %f303, %f733;
	mul.f32 	%f304, %f733, 0f00000000;
	selp.f32 	%f21, %f304, %f299, %p67;
	abs.f32 	%f305, %f733;
	setp.gt.f32 	%p68, %f305, 0f4B800000;
	add.f32 	%f306, %f21, 0f3F800000;
	selp.f32 	%f20, %f306, %f302, %p68;
$L__BB0_29:                             // %L527
	setp.gt.u32 	%p69, %r223, 5;
	mul.lo.s32 	%r3620, %r223, %r209;
	mov.f32 	%f41, %f223;
	mov.f32 	%f42, %f223;
	@%p69 bra 	$L__BB0_45;
// %bb.30:                              // %L531
	mul.hi.u32 	%r409, %r3620, -1431655765;
	shr.u32 	%r410, %r409, 5;
	mul.lo.s32 	%r411, %r410, 48;
	sub.s32 	%r412, %r3620, %r411;
	cvt.rn.f32.s32 	%f308, %r412;
	div.approx.f32 	%f22, %f308, %f729;
	abs.f32 	%f739, %f22;
	setp.lt.f32 	%p70, %f739, 0f40000000;
	@%p70 bra 	$L__BB0_42;
// %bb.31:
	setp.gtu.f32 	%p71, %f739, 0f4B800000;
	@%p71 bra 	$L__BB0_38;
	bra.uni 	$L__BB0_32;
$L__BB0_38:
	mov.b32 	%r16, %f739;
	and.b32  	%r413, %r16, 8388607;
	or.b32  	%r3625, %r413, 1065353216;
	mov.b32 	%f738, %r3625;
	add.s32 	%r414, %r16, -1073741824;
	and.b32  	%r3626, %r414, -8388608;
	setp.eq.s32 	%p77, %r3626, 0;
	@%p77 bra 	$L__BB0_41;
// %bb.39:                              // %__nv_fmaf_rn.exit4.i.i.i1019.preheader
	mov.f32 	%f319, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f318,%f319;
	// end inline asm
$L__BB0_40:                             // %__nv_fmaf_rn.exit4.i.i.i1019
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r415, %r3626, 192937984;
	add.s32 	%r416, %r3625, %r415;
	mov.b32 	%f320, %r416;
	mul.f32 	%f321, %f318, %f320;
	sub.f32 	%f322, %f320, %f321;
	fma.rn.f32 	%f323, %f322, %f318, %f321;
	sub.f32 	%f324, %f320, %f323;
	fma.rz.f32 	%f325, %f324, %f318, %f323;
	cvt.rzi.f32.f32 	%f326, %f325;
	sub.f32 	%f738, %f320, %f326;
	sub.s32 	%r3626, %r3626, %r415;
	mov.b32 	%r3625, %f738;
	setp.ne.s32 	%p78, %r3626, 0;
	setp.ne.s32 	%p79, %r3625, 0;
	and.pred  	%p80, %p78, %p79;
	@%p80 bra 	$L__BB0_40;
$L__BB0_41:                             // %__internal_fmodf_slowpath_mod.exit.i.i1021
	setp.gt.u32 	%p81, %r16, 2139095039;
	selp.f32 	%f327, 0f7FFFFFFF, 0f4B800000, %p81;
	mul.f32 	%f328, %f738, 0f34000000;
	mul.f32 	%f739, %f327, %f328;
	bra.uni 	$L__BB0_42;
$L__BB0_32:                             // %__nv_fast_fdividef.exit.i.i.i998
	mov.f32 	%f310, 0f40000000;
	div.approx.f32 	%f311, %f739, %f310;
	cvt.rzi.f32.f32 	%f737, %f311;
	fma.rn.f32 	%f25, %f737, 0fC0000000, %f739;
	mov.b32 	%r15, %f25;
	setp.lt.u32 	%p72, %r15, 1073741824;
	@%p72 bra 	$L__BB0_37;
// %bb.33:
	setp.lt.u32 	%p73, %r15, -2147483647;
	@%p73 bra 	$L__BB0_35;
// %bb.34:
	add.f32 	%f316, %f737, 0fBF800000;
	setp.lt.f32 	%p76, %f25, 0fC0000000;
	add.f32 	%f317, %f316, 0fBF800000;
	selp.f32 	%f737, %f317, %f316, %p76;
	bra.uni 	$L__BB0_37;
$L__BB0_35:
	add.f32 	%f737, %f737, 0f3F800000;
	setp.ltu.f32 	%p74, %f25, 0f40800000;
	@%p74 bra 	$L__BB0_37;
// %bb.36:                              // %__nv_fmaf_rn.exit.i.i.i1002
	add.f32 	%f312, %f737, 0f3F800000;
	fma.rn.f32 	%f314, %f310, 0fC0400000, %f25;
	setp.ge.f32 	%p75, %f314, 0f00000000;
	add.f32 	%f315, %f312, 0f3F800000;
	selp.f32 	%f737, %f315, %f312, %p75;
$L__BB0_37:                             // %__internal_fmodf_fastpath_quot.exit.i.i1005
	fma.rn.f32 	%f739, %f737, 0fC0000000, %f739;
$L__BB0_42:                             // %__internal_fmodf_kernel.exit.i1024
	abs.f32 	%f329, %f739;
	setp.gtu.f32 	%p82, %f329, 0f7F800000;
	@%p82 bra 	$L__BB0_44;
// %bb.43:
	mov.b32 	%r417, %f22;
	and.b32  	%r418, %r417, -2147483648;
	mov.b32 	%r419, %f739;
	or.b32  	%r420, %r418, %r419;
	mov.b32 	%f739, %r420;
$L__BB0_44:                             // %__nv_fmodf.exit1025
	add.f32 	%f330, %f739, %f739;
	mov.b32 	%r421, %f330;
	and.b32  	%r422, %r421, -2147483648;
	or.b32  	%r423, %r422, 1056964608;
	mov.b32 	%f331, %r423;
	add.f32 	%f332, %f330, %f331;
	cvt.rzi.f32.f32 	%f333, %f332;
	abs.f32 	%f334, %f330;
	setp.gt.f32 	%p83, %f334, 0f4B000000;
	selp.f32 	%f335, %f330, %f333, %p83;
	cvt.rzi.f32.f32 	%f336, %f330;
	setp.lt.f32 	%p84, %f334, 0f3F000000;
	selp.f32 	%f337, %f336, %f335, %p84;
	cvt.rzi.s32.f32 	%r424, %f337;
	fma.rn.f32 	%f338, %f337, 0fBF000000, %f739;
	mul.f32 	%f339, %f338, %f338;
	fma.rn.f32 	%f340, %f339, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f341, %f339, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f342, %f340, %f339, 0fC0A55DF6;
	fma.rn.f32 	%f343, %f341, %f339, 0f4081E0CF;
	fma.rn.f32 	%f344, %f339, %f338, 0f00000000;
	fma.rn.f32 	%f345, %f343, %f339, 0fC09DE9E6;
	fma.rn.f32 	%f346, %f342, %f344, 0f00000000;
	fma.rn.f32 	%f347, %f345, %f339, 0f3F800000;
	fma.rn.f32 	%f348, %f338, 0f40490FDB, %f346;
	and.b32  	%r425, %r424, 1;
	setp.eq.b32 	%p85, %r425, 1;
	selp.f32 	%f349, %f347, %f348, %p85;
	selp.f32 	%f350, %f348, %f347, %p85;
	and.b32  	%r426, %r424, 2;
	setp.eq.s32 	%p86, %r426, 0;
	neg.f32 	%f351, %f349;
	selp.f32 	%f352, %f349, %f351, %p86;
	add.s32 	%r427, %r424, 1;
	and.b32  	%r428, %r427, 2;
	setp.eq.s32 	%p87, %r428, 0;
	mov.f32 	%f353, 0f00000000;
	sub.f32 	%f354, %f353, %f350;
	selp.f32 	%f355, %f350, %f354, %p87;
	cvt.rzi.f32.f32 	%f356, %f739;
	setp.eq.f32 	%p88, %f356, %f739;
	mul.f32 	%f357, %f739, 0f00000000;
	selp.f32 	%f42, %f357, %f352, %p88;
	abs.f32 	%f358, %f739;
	setp.gt.f32 	%p89, %f358, 0f4B800000;
	add.f32 	%f359, %f42, 0f3F800000;
	selp.f32 	%f41, %f359, %f355, %p89;
$L__BB0_45:                             // %L565
	setp.gt.u32 	%p91, %r3, 23;
	or.pred  	%p1, %p48, %p91;
	mov.f32 	%f730, 0f40400000;
	mov.f32 	%f62, %f223;
	mov.f32 	%f63, %f223;
	@%p1 bra 	$L__BB0_61;
// %bb.46:                              // %L603
	cvt.u16.u32 	%rs8, %r3619;
	and.b16  	%rs9, %rs8, 255;
	mul.lo.s16 	%rs10, %rs9, 171;
	shr.u16 	%rs11, %rs10, 10;
	mul.lo.s16 	%rs12, %rs11, 6;
	sub.s16 	%rs13, %rs8, %rs12;
	and.b16  	%rs14, %rs13, 255;
	cvt.rn.f32.u16 	%f361, %rs14;
	div.approx.f32 	%f43, %f361, %f730;
	abs.f32 	%f745, %f43;
	setp.lt.f32 	%p92, %f745, 0f40000000;
	@%p92 bra 	$L__BB0_58;
// %bb.47:
	setp.gtu.f32 	%p93, %f745, 0f4B800000;
	@%p93 bra 	$L__BB0_54;
	bra.uni 	$L__BB0_48;
$L__BB0_54:
	mov.b32 	%r26, %f745;
	and.b32  	%r436, %r26, 8388607;
	or.b32  	%r3627, %r436, 1065353216;
	mov.b32 	%f744, %r3627;
	add.s32 	%r437, %r26, -1073741824;
	and.b32  	%r3628, %r437, -8388608;
	setp.eq.s32 	%p99, %r3628, 0;
	@%p99 bra 	$L__BB0_57;
// %bb.55:                              // %__nv_fmaf_rn.exit4.i.i.i1050.preheader
	mov.f32 	%f372, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f371,%f372;
	// end inline asm
$L__BB0_56:                             // %__nv_fmaf_rn.exit4.i.i.i1050
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r438, %r3628, 192937984;
	add.s32 	%r439, %r3627, %r438;
	mov.b32 	%f373, %r439;
	mul.f32 	%f374, %f371, %f373;
	sub.f32 	%f375, %f373, %f374;
	fma.rn.f32 	%f376, %f375, %f371, %f374;
	sub.f32 	%f377, %f373, %f376;
	fma.rz.f32 	%f378, %f377, %f371, %f376;
	cvt.rzi.f32.f32 	%f379, %f378;
	sub.f32 	%f744, %f373, %f379;
	sub.s32 	%r3628, %r3628, %r438;
	mov.b32 	%r3627, %f744;
	setp.ne.s32 	%p100, %r3628, 0;
	setp.ne.s32 	%p101, %r3627, 0;
	and.pred  	%p102, %p100, %p101;
	@%p102 bra 	$L__BB0_56;
$L__BB0_57:                             // %__internal_fmodf_slowpath_mod.exit.i.i1052
	setp.gt.u32 	%p103, %r26, 2139095039;
	selp.f32 	%f380, 0f7FFFFFFF, 0f4B800000, %p103;
	mul.f32 	%f381, %f744, 0f34000000;
	mul.f32 	%f745, %f380, %f381;
	bra.uni 	$L__BB0_58;
$L__BB0_48:                             // %__nv_fast_fdividef.exit.i.i.i1029
	mov.f32 	%f363, 0f40000000;
	div.approx.f32 	%f364, %f745, %f363;
	cvt.rzi.f32.f32 	%f743, %f364;
	fma.rn.f32 	%f46, %f743, 0fC0000000, %f745;
	mov.b32 	%r25, %f46;
	setp.lt.u32 	%p94, %r25, 1073741824;
	@%p94 bra 	$L__BB0_53;
// %bb.49:
	setp.lt.u32 	%p95, %r25, -2147483647;
	@%p95 bra 	$L__BB0_51;
// %bb.50:
	add.f32 	%f369, %f743, 0fBF800000;
	setp.lt.f32 	%p98, %f46, 0fC0000000;
	add.f32 	%f370, %f369, 0fBF800000;
	selp.f32 	%f743, %f370, %f369, %p98;
	bra.uni 	$L__BB0_53;
$L__BB0_51:
	add.f32 	%f743, %f743, 0f3F800000;
	setp.ltu.f32 	%p96, %f46, 0f40800000;
	@%p96 bra 	$L__BB0_53;
// %bb.52:                              // %__nv_fmaf_rn.exit.i.i.i1033
	add.f32 	%f365, %f743, 0f3F800000;
	fma.rn.f32 	%f367, %f363, 0fC0400000, %f46;
	setp.ge.f32 	%p97, %f367, 0f00000000;
	add.f32 	%f368, %f365, 0f3F800000;
	selp.f32 	%f743, %f368, %f365, %p97;
$L__BB0_53:                             // %__internal_fmodf_fastpath_quot.exit.i.i1036
	fma.rn.f32 	%f745, %f743, 0fC0000000, %f745;
$L__BB0_58:                             // %__internal_fmodf_kernel.exit.i1055
	abs.f32 	%f382, %f745;
	setp.gtu.f32 	%p104, %f382, 0f7F800000;
	@%p104 bra 	$L__BB0_60;
// %bb.59:
	mov.b32 	%r440, %f43;
	and.b32  	%r441, %r440, -2147483648;
	mov.b32 	%r442, %f745;
	or.b32  	%r443, %r441, %r442;
	mov.b32 	%f745, %r443;
$L__BB0_60:                             // %__nv_fmodf.exit1056
	add.f32 	%f383, %f745, %f745;
	mov.b32 	%r444, %f383;
	and.b32  	%r445, %r444, -2147483648;
	or.b32  	%r446, %r445, 1056964608;
	mov.b32 	%f384, %r446;
	add.f32 	%f385, %f383, %f384;
	cvt.rzi.f32.f32 	%f386, %f385;
	abs.f32 	%f387, %f383;
	setp.gt.f32 	%p105, %f387, 0f4B000000;
	selp.f32 	%f388, %f383, %f386, %p105;
	cvt.rzi.f32.f32 	%f389, %f383;
	setp.lt.f32 	%p106, %f387, 0f3F000000;
	selp.f32 	%f390, %f389, %f388, %p106;
	cvt.rzi.s32.f32 	%r447, %f390;
	fma.rn.f32 	%f391, %f390, 0fBF000000, %f745;
	mul.f32 	%f392, %f391, %f391;
	fma.rn.f32 	%f393, %f392, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f394, %f392, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f395, %f393, %f392, 0fC0A55DF6;
	fma.rn.f32 	%f396, %f394, %f392, 0f4081E0CF;
	fma.rn.f32 	%f397, %f392, %f391, 0f00000000;
	fma.rn.f32 	%f398, %f396, %f392, 0fC09DE9E6;
	fma.rn.f32 	%f399, %f395, %f397, 0f00000000;
	fma.rn.f32 	%f400, %f398, %f392, 0f3F800000;
	fma.rn.f32 	%f401, %f391, 0f40490FDB, %f399;
	and.b32  	%r448, %r447, 1;
	setp.eq.b32 	%p107, %r448, 1;
	selp.f32 	%f402, %f400, %f401, %p107;
	selp.f32 	%f403, %f401, %f400, %p107;
	and.b32  	%r449, %r447, 2;
	setp.eq.s32 	%p108, %r449, 0;
	neg.f32 	%f404, %f402;
	selp.f32 	%f405, %f402, %f404, %p108;
	add.s32 	%r450, %r447, 1;
	and.b32  	%r451, %r450, 2;
	setp.eq.s32 	%p109, %r451, 0;
	mov.f32 	%f406, 0f00000000;
	sub.f32 	%f407, %f406, %f403;
	selp.f32 	%f408, %f403, %f407, %p109;
	cvt.rzi.f32.f32 	%f409, %f745;
	setp.eq.f32 	%p110, %f409, %f745;
	mul.f32 	%f410, %f745, 0f00000000;
	selp.f32 	%f63, %f410, %f405, %p110;
	abs.f32 	%f411, %f745;
	setp.gt.f32 	%p111, %f411, 0f4B800000;
	add.f32 	%f412, %f63, 0f3F800000;
	selp.f32 	%f62, %f412, %f408, %p111;
$L__BB0_61:                             // %L637
	or.pred  	%p2, %p69, %p91;
	mov.f32 	%f83, %f223;
	mov.f32 	%f84, %f223;
	@%p2 bra 	$L__BB0_77;
// %bb.62:                              // %L645
	mul.hi.u32 	%r453, %r3620, -1431655765;
	shr.u32 	%r454, %r453, 2;
	mul.lo.s32 	%r455, %r454, 6;
	sub.s32 	%r456, %r3620, %r455;
	cvt.rn.f32.s32 	%f414, %r456;
	div.approx.f32 	%f64, %f414, %f730;
	abs.f32 	%f751, %f64;
	setp.lt.f32 	%p114, %f751, 0f40000000;
	@%p114 bra 	$L__BB0_74;
// %bb.63:
	setp.gtu.f32 	%p115, %f751, 0f4B800000;
	@%p115 bra 	$L__BB0_70;
	bra.uni 	$L__BB0_64;
$L__BB0_70:
	mov.b32 	%r34, %f751;
	and.b32  	%r457, %r34, 8388607;
	or.b32  	%r3629, %r457, 1065353216;
	mov.b32 	%f750, %r3629;
	add.s32 	%r458, %r34, -1073741824;
	and.b32  	%r3630, %r458, -8388608;
	setp.eq.s32 	%p121, %r3630, 0;
	@%p121 bra 	$L__BB0_73;
// %bb.71:                              // %__nv_fmaf_rn.exit4.i.i.i1081.preheader
	mov.f32 	%f425, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f424,%f425;
	// end inline asm
$L__BB0_72:                             // %__nv_fmaf_rn.exit4.i.i.i1081
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r459, %r3630, 192937984;
	add.s32 	%r460, %r3629, %r459;
	mov.b32 	%f426, %r460;
	mul.f32 	%f427, %f424, %f426;
	sub.f32 	%f428, %f426, %f427;
	fma.rn.f32 	%f429, %f428, %f424, %f427;
	sub.f32 	%f430, %f426, %f429;
	fma.rz.f32 	%f431, %f430, %f424, %f429;
	cvt.rzi.f32.f32 	%f432, %f431;
	sub.f32 	%f750, %f426, %f432;
	sub.s32 	%r3630, %r3630, %r459;
	mov.b32 	%r3629, %f750;
	setp.ne.s32 	%p122, %r3630, 0;
	setp.ne.s32 	%p123, %r3629, 0;
	and.pred  	%p124, %p122, %p123;
	@%p124 bra 	$L__BB0_72;
$L__BB0_73:                             // %__internal_fmodf_slowpath_mod.exit.i.i1083
	setp.gt.u32 	%p125, %r34, 2139095039;
	selp.f32 	%f433, 0f7FFFFFFF, 0f4B800000, %p125;
	mul.f32 	%f434, %f750, 0f34000000;
	mul.f32 	%f751, %f433, %f434;
	bra.uni 	$L__BB0_74;
$L__BB0_64:                             // %__nv_fast_fdividef.exit.i.i.i1060
	mov.f32 	%f416, 0f40000000;
	div.approx.f32 	%f417, %f751, %f416;
	cvt.rzi.f32.f32 	%f749, %f417;
	fma.rn.f32 	%f67, %f749, 0fC0000000, %f751;
	mov.b32 	%r33, %f67;
	setp.lt.u32 	%p116, %r33, 1073741824;
	@%p116 bra 	$L__BB0_69;
// %bb.65:
	setp.lt.u32 	%p117, %r33, -2147483647;
	@%p117 bra 	$L__BB0_67;
// %bb.66:
	add.f32 	%f422, %f749, 0fBF800000;
	setp.lt.f32 	%p120, %f67, 0fC0000000;
	add.f32 	%f423, %f422, 0fBF800000;
	selp.f32 	%f749, %f423, %f422, %p120;
	bra.uni 	$L__BB0_69;
$L__BB0_67:
	add.f32 	%f749, %f749, 0f3F800000;
	setp.ltu.f32 	%p118, %f67, 0f40800000;
	@%p118 bra 	$L__BB0_69;
// %bb.68:                              // %__nv_fmaf_rn.exit.i.i.i1064
	add.f32 	%f418, %f749, 0f3F800000;
	fma.rn.f32 	%f420, %f416, 0fC0400000, %f67;
	setp.ge.f32 	%p119, %f420, 0f00000000;
	add.f32 	%f421, %f418, 0f3F800000;
	selp.f32 	%f749, %f421, %f418, %p119;
$L__BB0_69:                             // %__internal_fmodf_fastpath_quot.exit.i.i1067
	fma.rn.f32 	%f751, %f749, 0fC0000000, %f751;
$L__BB0_74:                             // %__internal_fmodf_kernel.exit.i1086
	abs.f32 	%f435, %f751;
	setp.gtu.f32 	%p126, %f435, 0f7F800000;
	@%p126 bra 	$L__BB0_76;
// %bb.75:
	mov.b32 	%r461, %f64;
	and.b32  	%r462, %r461, -2147483648;
	mov.b32 	%r463, %f751;
	or.b32  	%r464, %r462, %r463;
	mov.b32 	%f751, %r464;
$L__BB0_76:                             // %__nv_fmodf.exit1087
	add.f32 	%f436, %f751, %f751;
	mov.b32 	%r465, %f436;
	and.b32  	%r466, %r465, -2147483648;
	or.b32  	%r467, %r466, 1056964608;
	mov.b32 	%f437, %r467;
	add.f32 	%f438, %f436, %f437;
	cvt.rzi.f32.f32 	%f439, %f438;
	abs.f32 	%f440, %f436;
	setp.gt.f32 	%p127, %f440, 0f4B000000;
	selp.f32 	%f441, %f436, %f439, %p127;
	cvt.rzi.f32.f32 	%f442, %f436;
	setp.lt.f32 	%p128, %f440, 0f3F000000;
	selp.f32 	%f443, %f442, %f441, %p128;
	cvt.rzi.s32.f32 	%r468, %f443;
	fma.rn.f32 	%f444, %f443, 0fBF000000, %f751;
	mul.f32 	%f445, %f444, %f444;
	fma.rn.f32 	%f446, %f445, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f447, %f445, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f448, %f446, %f445, 0fC0A55DF6;
	fma.rn.f32 	%f449, %f447, %f445, 0f4081E0CF;
	fma.rn.f32 	%f450, %f445, %f444, 0f00000000;
	fma.rn.f32 	%f451, %f449, %f445, 0fC09DE9E6;
	fma.rn.f32 	%f452, %f448, %f450, 0f00000000;
	fma.rn.f32 	%f453, %f451, %f445, 0f3F800000;
	fma.rn.f32 	%f454, %f444, 0f40490FDB, %f452;
	and.b32  	%r469, %r468, 1;
	setp.eq.b32 	%p129, %r469, 1;
	selp.f32 	%f455, %f453, %f454, %p129;
	selp.f32 	%f456, %f454, %f453, %p129;
	and.b32  	%r470, %r468, 2;
	setp.eq.s32 	%p130, %r470, 0;
	neg.f32 	%f457, %f455;
	selp.f32 	%f458, %f455, %f457, %p130;
	add.s32 	%r471, %r468, 1;
	and.b32  	%r472, %r471, 2;
	setp.eq.s32 	%p131, %r472, 0;
	mov.f32 	%f459, 0f00000000;
	sub.f32 	%f460, %f459, %f456;
	selp.f32 	%f461, %f456, %f460, %p131;
	cvt.rzi.f32.f32 	%f462, %f751;
	setp.eq.f32 	%p132, %f462, %f751;
	mul.f32 	%f463, %f751, 0f00000000;
	selp.f32 	%f84, %f463, %f458, %p132;
	abs.f32 	%f464, %f751;
	setp.gt.f32 	%p133, %f464, 0f4B800000;
	add.f32 	%f465, %f84, 0f3F800000;
	selp.f32 	%f83, %f465, %f461, %p133;
$L__BB0_77:                             // %L679
	@%p28 bra 	$L__BB0_214;
// %bb.78:
	@%p314 bra 	$L__BB0_210;
	bra.uni 	$L__BB0_79;
$L__BB0_210:
	mov.b32 	%r225, %f785;
	and.b32  	%r485, %r225, 8388607;
	or.b32  	%r3707, %r485, 1065353216;
	mov.b32 	%f784, %r3707;
	add.s32 	%r486, %r225, -1073741824;
	and.b32  	%r3708, %r486, -8388608;
	setp.eq.s32 	%p141, %r3708, 0;
	@%p141 bra 	$L__BB0_213;
// %bb.211:                             // %__nv_fmaf_rn.exit4.i.i.i1112.preheader
	mov.f32 	%f475, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f474,%f475;
	// end inline asm
$L__BB0_212:                            // %__nv_fmaf_rn.exit4.i.i.i1112
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r487, %r3708, 192937984;
	add.s32 	%r488, %r3707, %r487;
	mov.b32 	%f476, %r488;
	mul.f32 	%f477, %f474, %f476;
	sub.f32 	%f478, %f476, %f477;
	fma.rn.f32 	%f479, %f478, %f474, %f477;
	sub.f32 	%f480, %f476, %f479;
	fma.rz.f32 	%f481, %f480, %f474, %f479;
	cvt.rzi.f32.f32 	%f482, %f481;
	sub.f32 	%f784, %f476, %f482;
	sub.s32 	%r3708, %r3708, %r487;
	mov.b32 	%r3707, %f784;
	setp.ne.s32 	%p142, %r3708, 0;
	setp.ne.s32 	%p143, %r3707, 0;
	and.pred  	%p144, %p142, %p143;
	@%p144 bra 	$L__BB0_212;
$L__BB0_213:                            // %__internal_fmodf_slowpath_mod.exit.i.i1114
	setp.gt.u32 	%p145, %r225, 2139095039;
	selp.f32 	%f483, 0f7FFFFFFF, 0f4B800000, %p145;
	mul.f32 	%f484, %f784, 0f34000000;
	mul.f32 	%f785, %f483, %f484;
	bra.uni 	$L__BB0_214;
$L__BB0_79:                             // %__nv_fast_fdividef.exit.i.i.i1091
	mov.f32 	%f466, 0f40000000;
	div.approx.f32 	%f467, %f785, %f466;
	cvt.rzi.f32.f32 	%f783, %f467;
	fma.rn.f32 	%f187, %f783, 0fC0000000, %f785;
	mov.b32 	%r224, %f187;
	setp.lt.u32 	%p136, %r224, 1073741824;
	@%p136 bra 	$L__BB0_209;
// %bb.80:
	setp.lt.u32 	%p137, %r224, -2147483647;
	@%p137 bra 	$L__BB0_207;
// %bb.81:
	add.f32 	%f472, %f783, 0fBF800000;
	setp.lt.f32 	%p140, %f187, 0fC0000000;
	add.f32 	%f473, %f472, 0fBF800000;
	selp.f32 	%f783, %f473, %f472, %p140;
	bra.uni 	$L__BB0_209;
$L__BB0_207:
	add.f32 	%f783, %f783, 0f3F800000;
	setp.ltu.f32 	%p138, %f187, 0f40800000;
	@%p138 bra 	$L__BB0_209;
// %bb.208:                             // %__nv_fmaf_rn.exit.i.i.i1095
	add.f32 	%f468, %f783, 0f3F800000;
	fma.rn.f32 	%f470, %f466, 0fC0400000, %f187;
	setp.ge.f32 	%p139, %f470, 0f00000000;
	add.f32 	%f471, %f468, 0f3F800000;
	selp.f32 	%f783, %f471, %f468, %p139;
$L__BB0_209:                            // %__internal_fmodf_fastpath_quot.exit.i.i1098
	fma.rn.f32 	%f785, %f783, 0fC0000000, %f785;
$L__BB0_214:                            // %__internal_fmodf_kernel.exit.i1117
	abs.f32 	%f485, %f785;
	setp.gtu.f32 	%p146, %f485, 0f7F800000;
	@%p146 bra 	$L__BB0_216;
// %bb.215:
	mov.b32 	%r489, %f785;
	or.b32  	%r490, %r218, %r489;
	mov.b32 	%f785, %r490;
$L__BB0_216:                            // %__nv_fmodf.exit1118
	mov.f32 	%f486, 0f00000000;
	mov.f32 	%f104, %f486;
	mov.f32 	%f105, %f486;
	@%p48 bra 	$L__BB0_97;
// %bb.82:                              // %L781
	cvt.u16.u32 	%rs15, %r3619;
	and.b16  	%rs16, %rs15, 255;
	mul.lo.s16 	%rs17, %rs16, 171;
	shr.u16 	%rs18, %rs17, 13;
	mul.lo.s16 	%rs19, %rs18, 48;
	sub.s16 	%rs20, %rs15, %rs19;
	and.b16  	%rs21, %rs20, 255;
	cvt.rn.f32.u16 	%f518, %rs21;
	div.approx.f32 	%f85, %f518, %f729;
	abs.f32 	%f757, %f85;
	setp.lt.f32 	%p155, %f757, 0f40000000;
	@%p155 bra 	$L__BB0_94;
// %bb.83:
	setp.gtu.f32 	%p156, %f757, 0f4B800000;
	@%p156 bra 	$L__BB0_90;
	bra.uni 	$L__BB0_84;
$L__BB0_90:
	mov.b32 	%r46, %f757;
	and.b32  	%r506, %r46, 8388607;
	or.b32  	%r3631, %r506, 1065353216;
	mov.b32 	%f756, %r3631;
	add.s32 	%r507, %r46, -1073741824;
	and.b32  	%r3632, %r507, -8388608;
	setp.eq.s32 	%p162, %r3632, 0;
	@%p162 bra 	$L__BB0_93;
// %bb.91:                              // %__nv_fmaf_rn.exit4.i.i.i1143.preheader
	mov.f32 	%f529, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f528,%f529;
	// end inline asm
$L__BB0_92:                             // %__nv_fmaf_rn.exit4.i.i.i1143
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r508, %r3632, 192937984;
	add.s32 	%r509, %r3631, %r508;
	mov.b32 	%f530, %r509;
	mul.f32 	%f531, %f528, %f530;
	sub.f32 	%f532, %f530, %f531;
	fma.rn.f32 	%f533, %f532, %f528, %f531;
	sub.f32 	%f534, %f530, %f533;
	fma.rz.f32 	%f535, %f534, %f528, %f533;
	cvt.rzi.f32.f32 	%f536, %f535;
	sub.f32 	%f756, %f530, %f536;
	sub.s32 	%r3632, %r3632, %r508;
	mov.b32 	%r3631, %f756;
	setp.ne.s32 	%p163, %r3632, 0;
	setp.ne.s32 	%p164, %r3631, 0;
	and.pred  	%p165, %p163, %p164;
	@%p165 bra 	$L__BB0_92;
$L__BB0_93:                             // %__internal_fmodf_slowpath_mod.exit.i.i1145
	setp.gt.u32 	%p166, %r46, 2139095039;
	selp.f32 	%f537, 0f7FFFFFFF, 0f4B800000, %p166;
	mul.f32 	%f538, %f756, 0f34000000;
	mul.f32 	%f757, %f537, %f538;
	bra.uni 	$L__BB0_94;
$L__BB0_84:                             // %__nv_fast_fdividef.exit.i.i.i1122
	mov.f32 	%f520, 0f40000000;
	div.approx.f32 	%f521, %f757, %f520;
	cvt.rzi.f32.f32 	%f755, %f521;
	fma.rn.f32 	%f88, %f755, 0fC0000000, %f757;
	mov.b32 	%r45, %f88;
	setp.lt.u32 	%p157, %r45, 1073741824;
	@%p157 bra 	$L__BB0_89;
// %bb.85:
	setp.lt.u32 	%p158, %r45, -2147483647;
	@%p158 bra 	$L__BB0_87;
// %bb.86:
	add.f32 	%f526, %f755, 0fBF800000;
	setp.lt.f32 	%p161, %f88, 0fC0000000;
	add.f32 	%f527, %f526, 0fBF800000;
	selp.f32 	%f755, %f527, %f526, %p161;
	bra.uni 	$L__BB0_89;
$L__BB0_87:
	add.f32 	%f755, %f755, 0f3F800000;
	setp.ltu.f32 	%p159, %f88, 0f40800000;
	@%p159 bra 	$L__BB0_89;
// %bb.88:                              // %__nv_fmaf_rn.exit.i.i.i1126
	add.f32 	%f522, %f755, 0f3F800000;
	fma.rn.f32 	%f524, %f520, 0fC0400000, %f88;
	setp.ge.f32 	%p160, %f524, 0f00000000;
	add.f32 	%f525, %f522, 0f3F800000;
	selp.f32 	%f755, %f525, %f522, %p160;
$L__BB0_89:                             // %__internal_fmodf_fastpath_quot.exit.i.i1129
	fma.rn.f32 	%f757, %f755, 0fC0000000, %f757;
$L__BB0_94:                             // %__internal_fmodf_kernel.exit.i1148
	abs.f32 	%f539, %f757;
	setp.gtu.f32 	%p167, %f539, 0f7F800000;
	@%p167 bra 	$L__BB0_96;
// %bb.95:
	mov.b32 	%r510, %f85;
	and.b32  	%r511, %r510, -2147483648;
	mov.b32 	%r512, %f757;
	or.b32  	%r513, %r511, %r512;
	mov.b32 	%f757, %r513;
$L__BB0_96:                             // %__nv_fmodf.exit1149
	add.f32 	%f540, %f757, %f757;
	mov.b32 	%r514, %f540;
	and.b32  	%r515, %r514, -2147483648;
	or.b32  	%r516, %r515, 1056964608;
	mov.b32 	%f541, %r516;
	add.f32 	%f542, %f540, %f541;
	cvt.rzi.f32.f32 	%f543, %f542;
	abs.f32 	%f544, %f540;
	setp.gt.f32 	%p168, %f544, 0f4B000000;
	selp.f32 	%f545, %f540, %f543, %p168;
	cvt.rzi.f32.f32 	%f546, %f540;
	setp.lt.f32 	%p169, %f544, 0f3F000000;
	selp.f32 	%f547, %f546, %f545, %p169;
	cvt.rzi.s32.f32 	%r517, %f547;
	fma.rn.f32 	%f548, %f547, 0fBF000000, %f757;
	mul.f32 	%f549, %f548, %f548;
	fma.rn.f32 	%f550, %f549, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f551, %f549, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f552, %f550, %f549, 0fC0A55DF6;
	fma.rn.f32 	%f553, %f551, %f549, 0f4081E0CF;
	fma.rn.f32 	%f554, %f549, %f548, 0f00000000;
	fma.rn.f32 	%f555, %f553, %f549, 0fC09DE9E6;
	fma.rn.f32 	%f556, %f552, %f554, 0f00000000;
	fma.rn.f32 	%f557, %f555, %f549, 0f3F800000;
	fma.rn.f32 	%f558, %f548, 0f40490FDB, %f556;
	and.b32  	%r518, %r517, 1;
	setp.eq.b32 	%p170, %r518, 1;
	selp.f32 	%f559, %f557, %f558, %p170;
	selp.f32 	%f560, %f558, %f557, %p170;
	and.b32  	%r519, %r517, 2;
	setp.eq.s32 	%p171, %r519, 0;
	neg.f32 	%f561, %f559;
	selp.f32 	%f562, %f559, %f561, %p171;
	add.s32 	%r520, %r517, 1;
	and.b32  	%r521, %r520, 2;
	setp.eq.s32 	%p172, %r521, 0;
	mov.f32 	%f563, 0f00000000;
	sub.f32 	%f564, %f563, %f560;
	selp.f32 	%f565, %f560, %f564, %p172;
	cvt.rzi.f32.f32 	%f566, %f757;
	setp.eq.f32 	%p173, %f566, %f757;
	mul.f32 	%f567, %f757, 0f00000000;
	selp.f32 	%f105, %f567, %f562, %p173;
	abs.f32 	%f568, %f757;
	setp.gt.f32 	%p174, %f568, 0f4B800000;
	add.f32 	%f569, %f105, 0f3F800000;
	selp.f32 	%f104, %f569, %f565, %p174;
$L__BB0_97:                             // %L815
	mov.f32 	%f125, %f486;
	mov.f32 	%f126, %f486;
	@%p69 bra 	$L__BB0_113;
// %bb.98:                              // %L819
	mul.hi.u32 	%r523, %r3620, -1431655765;
	shr.u32 	%r524, %r523, 5;
	mul.lo.s32 	%r525, %r524, 48;
	sub.s32 	%r526, %r3620, %r525;
	cvt.rn.f32.s32 	%f571, %r526;
	div.approx.f32 	%f106, %f571, %f729;
	abs.f32 	%f763, %f106;
	setp.lt.f32 	%p176, %f763, 0f40000000;
	@%p176 bra 	$L__BB0_110;
// %bb.99:
	setp.gtu.f32 	%p177, %f763, 0f4B800000;
	@%p177 bra 	$L__BB0_106;
	bra.uni 	$L__BB0_100;
$L__BB0_106:
	mov.b32 	%r54, %f763;
	and.b32  	%r527, %r54, 8388607;
	or.b32  	%r3633, %r527, 1065353216;
	mov.b32 	%f762, %r3633;
	add.s32 	%r528, %r54, -1073741824;
	and.b32  	%r3634, %r528, -8388608;
	setp.eq.s32 	%p183, %r3634, 0;
	@%p183 bra 	$L__BB0_109;
// %bb.107:                             // %__nv_fmaf_rn.exit4.i.i.i1174.preheader
	mov.f32 	%f582, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f581,%f582;
	// end inline asm
$L__BB0_108:                            // %__nv_fmaf_rn.exit4.i.i.i1174
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r529, %r3634, 192937984;
	add.s32 	%r530, %r3633, %r529;
	mov.b32 	%f583, %r530;
	mul.f32 	%f584, %f581, %f583;
	sub.f32 	%f585, %f583, %f584;
	fma.rn.f32 	%f586, %f585, %f581, %f584;
	sub.f32 	%f587, %f583, %f586;
	fma.rz.f32 	%f588, %f587, %f581, %f586;
	cvt.rzi.f32.f32 	%f589, %f588;
	sub.f32 	%f762, %f583, %f589;
	sub.s32 	%r3634, %r3634, %r529;
	mov.b32 	%r3633, %f762;
	setp.ne.s32 	%p184, %r3634, 0;
	setp.ne.s32 	%p185, %r3633, 0;
	and.pred  	%p186, %p184, %p185;
	@%p186 bra 	$L__BB0_108;
$L__BB0_109:                            // %__internal_fmodf_slowpath_mod.exit.i.i1176
	setp.gt.u32 	%p187, %r54, 2139095039;
	selp.f32 	%f590, 0f7FFFFFFF, 0f4B800000, %p187;
	mul.f32 	%f591, %f762, 0f34000000;
	mul.f32 	%f763, %f590, %f591;
	bra.uni 	$L__BB0_110;
$L__BB0_100:                            // %__nv_fast_fdividef.exit.i.i.i1153
	mov.f32 	%f573, 0f40000000;
	div.approx.f32 	%f574, %f763, %f573;
	cvt.rzi.f32.f32 	%f761, %f574;
	fma.rn.f32 	%f109, %f761, 0fC0000000, %f763;
	mov.b32 	%r53, %f109;
	setp.lt.u32 	%p178, %r53, 1073741824;
	@%p178 bra 	$L__BB0_105;
// %bb.101:
	setp.lt.u32 	%p179, %r53, -2147483647;
	@%p179 bra 	$L__BB0_103;
// %bb.102:
	add.f32 	%f579, %f761, 0fBF800000;
	setp.lt.f32 	%p182, %f109, 0fC0000000;
	add.f32 	%f580, %f579, 0fBF800000;
	selp.f32 	%f761, %f580, %f579, %p182;
	bra.uni 	$L__BB0_105;
$L__BB0_103:
	add.f32 	%f761, %f761, 0f3F800000;
	setp.ltu.f32 	%p180, %f109, 0f40800000;
	@%p180 bra 	$L__BB0_105;
// %bb.104:                             // %__nv_fmaf_rn.exit.i.i.i1157
	add.f32 	%f575, %f761, 0f3F800000;
	fma.rn.f32 	%f577, %f573, 0fC0400000, %f109;
	setp.ge.f32 	%p181, %f577, 0f00000000;
	add.f32 	%f578, %f575, 0f3F800000;
	selp.f32 	%f761, %f578, %f575, %p181;
$L__BB0_105:                            // %__internal_fmodf_fastpath_quot.exit.i.i1160
	fma.rn.f32 	%f763, %f761, 0fC0000000, %f763;
$L__BB0_110:                            // %__internal_fmodf_kernel.exit.i1179
	abs.f32 	%f592, %f763;
	setp.gtu.f32 	%p188, %f592, 0f7F800000;
	@%p188 bra 	$L__BB0_112;
// %bb.111:
	mov.b32 	%r531, %f106;
	and.b32  	%r532, %r531, -2147483648;
	mov.b32 	%r533, %f763;
	or.b32  	%r534, %r532, %r533;
	mov.b32 	%f763, %r534;
$L__BB0_112:                            // %__nv_fmodf.exit1180
	add.f32 	%f593, %f763, %f763;
	mov.b32 	%r535, %f593;
	and.b32  	%r536, %r535, -2147483648;
	or.b32  	%r537, %r536, 1056964608;
	mov.b32 	%f594, %r537;
	add.f32 	%f595, %f593, %f594;
	cvt.rzi.f32.f32 	%f596, %f595;
	abs.f32 	%f597, %f593;
	setp.gt.f32 	%p189, %f597, 0f4B000000;
	selp.f32 	%f598, %f593, %f596, %p189;
	cvt.rzi.f32.f32 	%f599, %f593;
	setp.lt.f32 	%p190, %f597, 0f3F000000;
	selp.f32 	%f600, %f599, %f598, %p190;
	cvt.rzi.s32.f32 	%r538, %f600;
	fma.rn.f32 	%f601, %f600, 0fBF000000, %f763;
	mul.f32 	%f602, %f601, %f601;
	fma.rn.f32 	%f603, %f602, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f604, %f602, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f605, %f603, %f602, 0fC0A55DF6;
	fma.rn.f32 	%f606, %f604, %f602, 0f4081E0CF;
	fma.rn.f32 	%f607, %f602, %f601, 0f00000000;
	fma.rn.f32 	%f608, %f606, %f602, 0fC09DE9E6;
	fma.rn.f32 	%f609, %f605, %f607, 0f00000000;
	fma.rn.f32 	%f610, %f608, %f602, 0f3F800000;
	fma.rn.f32 	%f611, %f601, 0f40490FDB, %f609;
	and.b32  	%r539, %r538, 1;
	setp.eq.b32 	%p191, %r539, 1;
	selp.f32 	%f612, %f610, %f611, %p191;
	selp.f32 	%f613, %f611, %f610, %p191;
	and.b32  	%r540, %r538, 2;
	setp.eq.s32 	%p192, %r540, 0;
	neg.f32 	%f614, %f612;
	selp.f32 	%f615, %f612, %f614, %p192;
	add.s32 	%r541, %r538, 1;
	and.b32  	%r542, %r541, 2;
	setp.eq.s32 	%p193, %r542, 0;
	mov.f32 	%f616, 0f00000000;
	sub.f32 	%f617, %f616, %f613;
	selp.f32 	%f618, %f613, %f617, %p193;
	cvt.rzi.f32.f32 	%f619, %f763;
	setp.eq.f32 	%p194, %f619, %f763;
	mul.f32 	%f620, %f763, 0f00000000;
	selp.f32 	%f126, %f620, %f615, %p194;
	abs.f32 	%f621, %f763;
	setp.gt.f32 	%p195, %f621, 0f4B800000;
	add.f32 	%f622, %f126, 0f3F800000;
	selp.f32 	%f125, %f622, %f618, %p195;
$L__BB0_113:                            // %L853
	mov.f32 	%f146, %f486;
	mov.f32 	%f147, %f486;
	@%p1 bra 	$L__BB0_129;
// %bb.114:                             // %L891
	cvt.u16.u32 	%rs22, %r3619;
	and.b16  	%rs23, %rs22, 255;
	mul.lo.s16 	%rs24, %rs23, 171;
	shr.u16 	%rs25, %rs24, 10;
	mul.lo.s16 	%rs26, %rs25, 6;
	sub.s16 	%rs27, %rs22, %rs26;
	and.b16  	%rs28, %rs27, 255;
	cvt.rn.f32.u16 	%f624, %rs28;
	div.approx.f32 	%f127, %f624, %f730;
	abs.f32 	%f769, %f127;
	setp.lt.f32 	%p196, %f769, 0f40000000;
	@%p196 bra 	$L__BB0_126;
// %bb.115:
	setp.gtu.f32 	%p197, %f769, 0f4B800000;
	@%p197 bra 	$L__BB0_122;
	bra.uni 	$L__BB0_116;
$L__BB0_122:
	mov.b32 	%r64, %f769;
	and.b32  	%r550, %r64, 8388607;
	or.b32  	%r3635, %r550, 1065353216;
	mov.b32 	%f768, %r3635;
	add.s32 	%r551, %r64, -1073741824;
	and.b32  	%r3636, %r551, -8388608;
	setp.eq.s32 	%p203, %r3636, 0;
	@%p203 bra 	$L__BB0_125;
// %bb.123:                             // %__nv_fmaf_rn.exit4.i.i.i1205.preheader
	mov.f32 	%f635, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f634,%f635;
	// end inline asm
$L__BB0_124:                            // %__nv_fmaf_rn.exit4.i.i.i1205
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r552, %r3636, 192937984;
	add.s32 	%r553, %r3635, %r552;
	mov.b32 	%f636, %r553;
	mul.f32 	%f637, %f634, %f636;
	sub.f32 	%f638, %f636, %f637;
	fma.rn.f32 	%f639, %f638, %f634, %f637;
	sub.f32 	%f640, %f636, %f639;
	fma.rz.f32 	%f641, %f640, %f634, %f639;
	cvt.rzi.f32.f32 	%f642, %f641;
	sub.f32 	%f768, %f636, %f642;
	sub.s32 	%r3636, %r3636, %r552;
	mov.b32 	%r3635, %f768;
	setp.ne.s32 	%p204, %r3636, 0;
	setp.ne.s32 	%p205, %r3635, 0;
	and.pred  	%p206, %p204, %p205;
	@%p206 bra 	$L__BB0_124;
$L__BB0_125:                            // %__internal_fmodf_slowpath_mod.exit.i.i1207
	setp.gt.u32 	%p207, %r64, 2139095039;
	selp.f32 	%f643, 0f7FFFFFFF, 0f4B800000, %p207;
	mul.f32 	%f644, %f768, 0f34000000;
	mul.f32 	%f769, %f643, %f644;
	bra.uni 	$L__BB0_126;
$L__BB0_116:                            // %__nv_fast_fdividef.exit.i.i.i1184
	mov.f32 	%f626, 0f40000000;
	div.approx.f32 	%f627, %f769, %f626;
	cvt.rzi.f32.f32 	%f767, %f627;
	fma.rn.f32 	%f130, %f767, 0fC0000000, %f769;
	mov.b32 	%r63, %f130;
	setp.lt.u32 	%p198, %r63, 1073741824;
	@%p198 bra 	$L__BB0_121;
// %bb.117:
	setp.lt.u32 	%p199, %r63, -2147483647;
	@%p199 bra 	$L__BB0_119;
// %bb.118:
	add.f32 	%f632, %f767, 0fBF800000;
	setp.lt.f32 	%p202, %f130, 0fC0000000;
	add.f32 	%f633, %f632, 0fBF800000;
	selp.f32 	%f767, %f633, %f632, %p202;
	bra.uni 	$L__BB0_121;
$L__BB0_119:
	add.f32 	%f767, %f767, 0f3F800000;
	setp.ltu.f32 	%p200, %f130, 0f40800000;
	@%p200 bra 	$L__BB0_121;
// %bb.120:                             // %__nv_fmaf_rn.exit.i.i.i1188
	add.f32 	%f628, %f767, 0f3F800000;
	fma.rn.f32 	%f630, %f626, 0fC0400000, %f130;
	setp.ge.f32 	%p201, %f630, 0f00000000;
	add.f32 	%f631, %f628, 0f3F800000;
	selp.f32 	%f767, %f631, %f628, %p201;
$L__BB0_121:                            // %__internal_fmodf_fastpath_quot.exit.i.i1191
	fma.rn.f32 	%f769, %f767, 0fC0000000, %f769;
$L__BB0_126:                            // %__internal_fmodf_kernel.exit.i1210
	abs.f32 	%f645, %f769;
	setp.gtu.f32 	%p208, %f645, 0f7F800000;
	@%p208 bra 	$L__BB0_128;
// %bb.127:
	mov.b32 	%r554, %f127;
	and.b32  	%r555, %r554, -2147483648;
	mov.b32 	%r556, %f769;
	or.b32  	%r557, %r555, %r556;
	mov.b32 	%f769, %r557;
$L__BB0_128:                            // %__nv_fmodf.exit1211
	add.f32 	%f646, %f769, %f769;
	mov.b32 	%r558, %f646;
	and.b32  	%r559, %r558, -2147483648;
	or.b32  	%r560, %r559, 1056964608;
	mov.b32 	%f647, %r560;
	add.f32 	%f648, %f646, %f647;
	cvt.rzi.f32.f32 	%f649, %f648;
	abs.f32 	%f650, %f646;
	setp.gt.f32 	%p209, %f650, 0f4B000000;
	selp.f32 	%f651, %f646, %f649, %p209;
	cvt.rzi.f32.f32 	%f652, %f646;
	setp.lt.f32 	%p210, %f650, 0f3F000000;
	selp.f32 	%f653, %f652, %f651, %p210;
	cvt.rzi.s32.f32 	%r561, %f653;
	fma.rn.f32 	%f654, %f653, 0fBF000000, %f769;
	mul.f32 	%f655, %f654, %f654;
	fma.rn.f32 	%f656, %f655, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f657, %f655, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f658, %f656, %f655, 0fC0A55DF6;
	fma.rn.f32 	%f659, %f657, %f655, 0f4081E0CF;
	fma.rn.f32 	%f660, %f655, %f654, 0f00000000;
	fma.rn.f32 	%f661, %f659, %f655, 0fC09DE9E6;
	fma.rn.f32 	%f662, %f658, %f660, 0f00000000;
	fma.rn.f32 	%f663, %f661, %f655, 0f3F800000;
	fma.rn.f32 	%f664, %f654, 0f40490FDB, %f662;
	and.b32  	%r562, %r561, 1;
	setp.eq.b32 	%p211, %r562, 1;
	selp.f32 	%f665, %f663, %f664, %p211;
	selp.f32 	%f666, %f664, %f663, %p211;
	and.b32  	%r563, %r561, 2;
	setp.eq.s32 	%p212, %r563, 0;
	neg.f32 	%f667, %f665;
	selp.f32 	%f668, %f665, %f667, %p212;
	add.s32 	%r564, %r561, 1;
	and.b32  	%r565, %r564, 2;
	setp.eq.s32 	%p213, %r565, 0;
	mov.f32 	%f669, 0f00000000;
	sub.f32 	%f670, %f669, %f666;
	selp.f32 	%f671, %f666, %f670, %p213;
	cvt.rzi.f32.f32 	%f672, %f769;
	setp.eq.f32 	%p214, %f672, %f769;
	mul.f32 	%f673, %f769, 0f00000000;
	selp.f32 	%f147, %f673, %f668, %p214;
	abs.f32 	%f674, %f769;
	setp.gt.f32 	%p215, %f674, 0f4B800000;
	add.f32 	%f675, %f147, 0f3F800000;
	selp.f32 	%f146, %f675, %f671, %p215;
$L__BB0_129:                            // %L925
	mov.f32 	%f167, %f486;
	mov.f32 	%f168, %f486;
	@%p2 bra 	$L__BB0_145;
// %bb.130:                             // %L933
	mul.hi.u32 	%r567, %r3620, -1431655765;
	shr.u32 	%r568, %r567, 2;
	mul.lo.s32 	%r569, %r568, 6;
	sub.s32 	%r570, %r3620, %r569;
	cvt.rn.f32.s32 	%f677, %r570;
	div.approx.f32 	%f148, %f677, %f730;
	abs.f32 	%f775, %f148;
	setp.lt.f32 	%p216, %f775, 0f40000000;
	@%p216 bra 	$L__BB0_142;
// %bb.131:
	setp.gtu.f32 	%p217, %f775, 0f4B800000;
	@%p217 bra 	$L__BB0_138;
	bra.uni 	$L__BB0_132;
$L__BB0_138:
	mov.b32 	%r72, %f775;
	and.b32  	%r571, %r72, 8388607;
	or.b32  	%r3637, %r571, 1065353216;
	mov.b32 	%f774, %r3637;
	add.s32 	%r572, %r72, -1073741824;
	and.b32  	%r3638, %r572, -8388608;
	setp.eq.s32 	%p223, %r3638, 0;
	@%p223 bra 	$L__BB0_141;
// %bb.139:                             // %__nv_fmaf_rn.exit4.i.i.i1236.preheader
	mov.f32 	%f688, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f687,%f688;
	// end inline asm
$L__BB0_140:                            // %__nv_fmaf_rn.exit4.i.i.i1236
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r573, %r3638, 192937984;
	add.s32 	%r574, %r3637, %r573;
	mov.b32 	%f689, %r574;
	mul.f32 	%f690, %f687, %f689;
	sub.f32 	%f691, %f689, %f690;
	fma.rn.f32 	%f692, %f691, %f687, %f690;
	sub.f32 	%f693, %f689, %f692;
	fma.rz.f32 	%f694, %f693, %f687, %f692;
	cvt.rzi.f32.f32 	%f695, %f694;
	sub.f32 	%f774, %f689, %f695;
	sub.s32 	%r3638, %r3638, %r573;
	mov.b32 	%r3637, %f774;
	setp.ne.s32 	%p224, %r3638, 0;
	setp.ne.s32 	%p225, %r3637, 0;
	and.pred  	%p226, %p224, %p225;
	@%p226 bra 	$L__BB0_140;
$L__BB0_141:                            // %__internal_fmodf_slowpath_mod.exit.i.i1238
	setp.gt.u32 	%p227, %r72, 2139095039;
	selp.f32 	%f696, 0f7FFFFFFF, 0f4B800000, %p227;
	mul.f32 	%f697, %f774, 0f34000000;
	mul.f32 	%f775, %f696, %f697;
	bra.uni 	$L__BB0_142;
$L__BB0_132:                            // %__nv_fast_fdividef.exit.i.i.i1215
	mov.f32 	%f679, 0f40000000;
	div.approx.f32 	%f680, %f775, %f679;
	cvt.rzi.f32.f32 	%f773, %f680;
	fma.rn.f32 	%f151, %f773, 0fC0000000, %f775;
	mov.b32 	%r71, %f151;
	setp.lt.u32 	%p218, %r71, 1073741824;
	@%p218 bra 	$L__BB0_137;
// %bb.133:
	setp.lt.u32 	%p219, %r71, -2147483647;
	@%p219 bra 	$L__BB0_135;
// %bb.134:
	add.f32 	%f685, %f773, 0fBF800000;
	setp.lt.f32 	%p222, %f151, 0fC0000000;
	add.f32 	%f686, %f685, 0fBF800000;
	selp.f32 	%f773, %f686, %f685, %p222;
	bra.uni 	$L__BB0_137;
$L__BB0_135:
	add.f32 	%f773, %f773, 0f3F800000;
	setp.ltu.f32 	%p220, %f151, 0f40800000;
	@%p220 bra 	$L__BB0_137;
// %bb.136:                             // %__nv_fmaf_rn.exit.i.i.i1219
	add.f32 	%f681, %f773, 0f3F800000;
	fma.rn.f32 	%f683, %f679, 0fC0400000, %f151;
	setp.ge.f32 	%p221, %f683, 0f00000000;
	add.f32 	%f684, %f681, 0f3F800000;
	selp.f32 	%f773, %f684, %f681, %p221;
$L__BB0_137:                            // %__internal_fmodf_fastpath_quot.exit.i.i1222
	fma.rn.f32 	%f775, %f773, 0fC0000000, %f775;
$L__BB0_142:                            // %__internal_fmodf_kernel.exit.i1241
	abs.f32 	%f698, %f775;
	setp.gtu.f32 	%p228, %f698, 0f7F800000;
	@%p228 bra 	$L__BB0_144;
// %bb.143:
	mov.b32 	%r575, %f148;
	and.b32  	%r576, %r575, -2147483648;
	mov.b32 	%r577, %f775;
	or.b32  	%r578, %r576, %r577;
	mov.b32 	%f775, %r578;
$L__BB0_144:                            // %__nv_fmodf.exit1242
	add.f32 	%f699, %f775, %f775;
	mov.b32 	%r579, %f699;
	and.b32  	%r580, %r579, -2147483648;
	or.b32  	%r581, %r580, 1056964608;
	mov.b32 	%f700, %r581;
	add.f32 	%f701, %f699, %f700;
	cvt.rzi.f32.f32 	%f702, %f701;
	abs.f32 	%f703, %f699;
	setp.gt.f32 	%p229, %f703, 0f4B000000;
	selp.f32 	%f704, %f699, %f702, %p229;
	cvt.rzi.f32.f32 	%f705, %f699;
	setp.lt.f32 	%p230, %f703, 0f3F000000;
	selp.f32 	%f706, %f705, %f704, %p230;
	cvt.rzi.s32.f32 	%r582, %f706;
	fma.rn.f32 	%f707, %f706, 0fBF000000, %f775;
	mul.f32 	%f708, %f707, %f707;
	fma.rn.f32 	%f709, %f708, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f710, %f708, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f711, %f709, %f708, 0fC0A55DF6;
	fma.rn.f32 	%f712, %f710, %f708, 0f4081E0CF;
	fma.rn.f32 	%f713, %f708, %f707, 0f00000000;
	fma.rn.f32 	%f714, %f712, %f708, 0fC09DE9E6;
	fma.rn.f32 	%f715, %f711, %f713, 0f00000000;
	fma.rn.f32 	%f716, %f714, %f708, 0f3F800000;
	fma.rn.f32 	%f717, %f707, 0f40490FDB, %f715;
	and.b32  	%r583, %r582, 1;
	setp.eq.b32 	%p231, %r583, 1;
	selp.f32 	%f718, %f716, %f717, %p231;
	selp.f32 	%f719, %f717, %f716, %p231;
	and.b32  	%r584, %r582, 2;
	setp.eq.s32 	%p232, %r584, 0;
	neg.f32 	%f720, %f718;
	selp.f32 	%f721, %f718, %f720, %p232;
	add.s32 	%r585, %r582, 1;
	and.b32  	%r586, %r585, 2;
	setp.eq.s32 	%p233, %r586, 0;
	mov.f32 	%f722, 0f00000000;
	sub.f32 	%f723, %f722, %f719;
	selp.f32 	%f724, %f719, %f723, %p233;
	cvt.rzi.f32.f32 	%f725, %f775;
	setp.eq.f32 	%p234, %f725, %f775;
	mul.f32 	%f726, %f775, 0f00000000;
	selp.f32 	%f168, %f726, %f721, %p234;
	abs.f32 	%f727, %f775;
	setp.gt.f32 	%p235, %f727, 0f4B800000;
	add.f32 	%f728, %f168, 0f3F800000;
	selp.f32 	%f167, %f728, %f724, %p235;
$L__BB0_145:                            // %L967
	mov.u32 	%r234, 999999999;
	cvt.u16.u32 	%rs247, %r3;
	@%p91 bra 	$L__BB0_218;
// %bb.146:                             // %L1003
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	and.b16  	%rs30, %rs247, 255;
	mul.lo.s16 	%rs31, %rs30, 171;
	shr.u16 	%rs32, %rs31, 12;
	mul.lo.s16 	%rs33, %rs32, 24;
	sub.s16 	%rs34, %rs247, %rs33;
	cvt.u32.u16 	%r600, %rs34;
	and.b32  	%r601, %r600, 255;
	mad.lo.s32 	%r602, %r601, 24, %r1;
	cvt.u16.u32 	%rs35, %r602;
	mul.hi.u16 	%rs36, %rs35, -7281;
	shr.u16 	%rs37, %rs36, 9;
	mul.lo.s16 	%rs38, %rs37, 576;
	sub.s16 	%rs39, %rs35, %rs38;
	cvt.u32.u16 	%r603, %rs39;
	mul.wide.u32 	%rd34, %r603, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.u32 	%r604, [%rd35];
	shl.b32 	%r605, %r604, 16;
	cvt.s32.s16 	%r83, %r604;
	shr.s32 	%r84, %r604, 16;
	or.b32  	%r606, %r605, 65535;
	setp.lt.u32 	%p237, %r606, 1638399;
	setp.lt.u32 	%p238, %r604, 1572864;
	and.pred  	%p239, %p237, %p238;
	@%p239 bra 	$L__BB0_217;
	bra.uni 	$L__BB0_147;
$L__BB0_217:                            // %L1245
	mul.lo.s32 	%r610, %r84, 801;
	mad.lo.s32 	%r234, %r83, 33, %r610;
$L__BB0_218:                            // %pass503
	add.f32 	%f224, %f781, %f781;
	mov.b32 	%r383, %f224;
	add.f32 	%f487, %f785, %f785;
	and.b32  	%r384, %r383, -2147483648;
	mov.b32 	%r497, %f487;
	or.b32  	%r385, %r384, 1056964608;
	and.b32  	%r498, %r497, -2147483648;
	mov.b32 	%f225, %r385;
	or.b32  	%r499, %r498, 1056964608;
	add.f32 	%f226, %f224, %f225;
	abs.f32 	%f228, %f224;
	mov.b32 	%f488, %r499;
	cvt.rzi.f32.f32 	%f227, %f226;
	setp.gt.f32 	%p41, %f228, 0f4B000000;
	add.f32 	%f489, %f487, %f488;
	abs.f32 	%f491, %f487;
	selp.f32 	%f229, %f224, %f227, %p41;
	cvt.rzi.f32.f32 	%f230, %f224;
	setp.lt.f32 	%p42, %f228, 0f3F000000;
	cvt.rzi.f32.f32 	%f490, %f489;
	setp.gt.f32 	%p148, %f491, 0f4B000000;
	selp.f32 	%f231, %f230, %f229, %p42;
	selp.f32 	%f492, %f487, %f490, %p148;
	cvt.rzi.f32.f32 	%f493, %f487;
	setp.lt.f32 	%p149, %f491, 0f3F000000;
	fma.rn.f32 	%f232, %f231, 0fBF000000, %f781;
	selp.f32 	%f494, %f493, %f492, %p149;
	mul.f32 	%f233, %f232, %f232;
	fma.rn.f32 	%f495, %f494, 0fBF000000, %f785;
	fma.rn.f32 	%f234, %f233, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f235, %f233, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f496, %f495, %f495;
	cvt.rzi.s32.f32 	%r386, %f231;
	fma.rn.f32 	%f236, %f234, %f233, 0fC0A55DF6;
	fma.rn.f32 	%f237, %f235, %f233, 0f4081E0CF;
	fma.rn.f32 	%f238, %f233, %f232, 0f00000000;
	fma.rn.f32 	%f497, %f496, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f498, %f496, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f239, %f237, %f233, 0fC09DE9E6;
	fma.rn.f32 	%f240, %f236, %f238, 0f00000000;
	and.b32  	%r387, %r386, 1;
	cvt.rzi.s32.f32 	%r500, %f494;
	fma.rn.f32 	%f499, %f497, %f496, 0fC0A55DF6;
	fma.rn.f32 	%f500, %f498, %f496, 0f4081E0CF;
	fma.rn.f32 	%f501, %f496, %f495, 0f00000000;
	fma.rn.f32 	%f241, %f239, %f233, 0f3F800000;
	fma.rn.f32 	%f242, %f232, 0f40490FDB, %f240;
	setp.eq.b32 	%p43, %r387, 1;
	fma.rn.f32 	%f502, %f500, %f496, 0fC09DE9E6;
	fma.rn.f32 	%f503, %f499, %f501, 0f00000000;
	and.b32  	%r501, %r500, 1;
	selp.f32 	%f243, %f241, %f242, %p43;
	and.b32  	%r388, %r386, 2;
	fma.rn.f32 	%f504, %f502, %f496, 0f3F800000;
	fma.rn.f32 	%f505, %f495, 0f40490FDB, %f503;
	setp.eq.b32 	%p150, %r501, 1;
	setp.eq.s32 	%p44, %r388, 0;
	neg.f32 	%f245, %f243;
	add.s32 	%r389, %r386, 1;
	cvt.rzi.f32.f32 	%f249, %f781;
	selp.f32 	%f506, %f504, %f505, %p150;
	and.b32  	%r502, %r500, 2;
	selp.f32 	%f244, %f242, %f241, %p43;
	selp.f32 	%f246, %f243, %f245, %p44;
	and.b32  	%r390, %r389, 2;
	setp.eq.f32 	%p46, %f249, %f781;
	mul.f32 	%f250, %f781, 0f00000000;
	setp.eq.s32 	%p151, %r502, 0;
	neg.f32 	%f508, %f506;
	add.s32 	%r503, %r500, 1;
	cvt.rzi.f32.f32 	%f512, %f785;
	setp.eq.s32 	%p45, %r390, 0;
	sub.f32 	%f247, %f223, %f244;
	selp.f32 	%f251, %f250, %f246, %p46;
	abs.f32 	%f252, %f781;
	selp.f32 	%f507, %f505, %f504, %p150;
	selp.f32 	%f509, %f506, %f508, %p151;
	and.b32  	%r504, %r503, 2;
	setp.eq.f32 	%p153, %f512, %f785;
	mul.f32 	%f513, %f785, 0f00000000;
	selp.f32 	%f248, %f244, %f247, %p45;
	setp.gt.f32 	%p47, %f252, 0f4B800000;
	add.f32 	%f253, %f251, 0f3F800000;
	setp.eq.s32 	%p152, %r504, 0;
	sub.f32 	%f510, %f486, %f507;
	selp.f32 	%f514, %f513, %f509, %p153;
	abs.f32 	%f515, %f785;
	selp.f32 	%f254, %f253, %f248, %p47;
	selp.f32 	%f511, %f507, %f510, %p152;
	setp.gt.f32 	%p154, %f515, 0f4B800000;
	add.f32 	%f516, %f514, 0f3F800000;
	mov.b32 	%r379, %f254;
	mov.b32 	%r382, %f251;
	selp.f32 	%f517, %f516, %f511, %p154;
	xor.b32  	%r378, %r382, -2147483648;
	mov.b32 	%r474, %f62;
	mov.b32 	%r475, %f83;
	mov.b32 	%r480, %f63;
	mov.b32 	%r481, %f84;
	mov.b32 	%r493, %f517;
	mov.b32 	%r496, %f514;
	mov.b32 	%r430, %f20;
	mov.b32 	%r431, %f41;
	mov.b32 	%r433, %f21;
	mov.b32 	%r434, %f42;
	xor.b32  	%r477, %r480, -2147483648;
	xor.b32  	%r478, %r481, -2147483648;
	xor.b32  	%r492, %r496, -2147483648;
	mov.b32 	%r544, %f104;
	mov.b32 	%r545, %f125;
	mov.b32 	%r547, %f105;
	mov.b32 	%r548, %f126;
	mov.b32 	%r588, %f146;
	mov.b32 	%r589, %f167;
	mov.b32 	%r594, %f147;
	xor.b32  	%r591, %r594, -2147483648;
	mov.b32 	%r595, %f168;
	xor.b32  	%r592, %r595, -2147483648;
	and.b32  	%r611, %r3, 24;
	setp.ne.s32 	%p240, %r611, 24;
	cvt.u16.u32 	%rs248, %r209;
	mul.lo.s32 	%r3639, %r4, 1152;
	@%p240 bra 	$L__BB0_148;
// %bb.219:                             // %pass503.L1505_crit_edge
	mul.lo.s16 	%rs47, %rs248, 171;
	shr.u16 	%rs48, %rs47, 10;
	mul.lo.s16 	%rs49, %rs48, 6;
	sub.s16 	%rs50, %rs248, %rs49;
	cvt.u32.u16 	%r623, %rs50;
	and.b32  	%r3640, %r623, 255;
	mov.u32 	%r88, 0;
	mov.u32 	%r89, %r88;
	bra.uni 	$L__BB0_149;
$L__BB0_148:                            // %pass518
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	mul.lo.s16 	%rs41, %rs248, 171;
	shr.u16 	%rs42, %rs41, 10;
	mul.lo.s16 	%rs43, %rs42, 6;
	sub.s16 	%rs44, %rs248, %rs43;
	cvt.u32.u16 	%r612, %rs44;
	and.b32  	%r3640, %r612, 255;
	and.b16  	%rs45, %rs44, 255;
	mul.wide.u16 	%r613, %rs45, 24;
	mul.lo.s32 	%r614, %r208, 144;
	or.b32  	%r615, %r3639, %r1;
	add.s32 	%r616, %r615, %r614;
	add.s32 	%r617, %r616, %r613;
	mul.wide.u32 	%rd41, %r617, 4;
	add.s64 	%rd42, %rd2, %rd41;
	ld.global.u32 	%r88, [%rd42];
	or.b32  	%r618, %r1, 576;
	add.s32 	%r619, %r618, %r3639;
	add.s32 	%r620, %r619, %r614;
	add.s32 	%r621, %r620, %r613;
	mul.wide.u32 	%rd43, %r621, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.u32 	%r89, [%rd44];
$L__BB0_149:                            // %L1505
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12];
	// begin inline asm
	cvt.rn.f16x2.f32 %r377, %r379, %r378;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r380, %r382, %r379;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r429, %r431, %r430;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r432, %r434, %r433;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r473, %r475, %r474;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r476, %r478, %r477;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r479, %r481, %r480;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r482, %r475, %r474;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r491, %r493, %r492;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r494, %r496, %r493;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r543, %r545, %r544;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r546, %r548, %r547;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r587, %r589, %r588;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r590, %r592, %r591;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r593, %r595, %r594;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r596, %r589, %r588;
	// end inline asm
	mov.u32 	%r121, 0;
	shl.b32 	%r625, %r346, 16;
	shl.b32 	%r626, %r350, 8;
	add.s32 	%r90, %r626, %r625;
	shl.b32 	%r627, %r4, 8;
	shl.b32 	%r628, %r3, 3;
	and.b32  	%r629, %r628, 128;
	or.b32  	%r630, %r629, %r627;
	shl.b32 	%r631, %r3, 2;
	and.b32  	%r632, %r631, 60;
	or.b32  	%r91, %r630, %r632;
	or.b32  	%r633, %r631, %r630;
	or.b32  	%r92, %r633, 64;
	add.s32 	%r93, %r1, 24;
	shr.u32 	%r634, %r3, 4;
	and.b32  	%r635, %r221, 30;
	or.b32  	%r636, %r635, %r634;
	mul.lo.s32 	%r94, %r636, 257;
	or.b32  	%r637, %r221, %r634;
	or.b32  	%r638, %r637, 32;
	mul.lo.s32 	%r95, %r638, 257;
	and.b32  	%r639, %r2, 224;
	and.b16  	%rs52, %rs247, 255;
	mul.lo.s16 	%rs53, %rs52, 171;
	shr.u16 	%rs54, %rs53, 12;
	mul.lo.s16 	%rs55, %rs54, 24;
	sub.s16 	%rs56, %rs247, %rs55;
	cvt.u32.u16 	%r640, %rs56;
	and.b32  	%r96, %r640, 255;
	shr.u32 	%r641, %r1, 3;
	mad.lo.s32 	%r97, %r641, 257, %r639;
	shr.u32 	%r642, %r93, 3;
	mad.lo.s32 	%r98, %r642, 257, %r639;
	add.s32 	%r643, %r1, 48;
	shr.u32 	%r644, %r643, 3;
	mad.lo.s32 	%r99, %r644, 257, %r639;
	add.s32 	%r645, %r1, 72;
	shr.u32 	%r646, %r645, 3;
	mad.lo.s32 	%r100, %r646, 257, %r639;
	or.b32  	%r647, %r641, 12;
	mad.lo.s32 	%r101, %r647, 257, %r639;
	add.s32 	%r648, %r1, 120;
	shr.u32 	%r649, %r648, 3;
	mad.lo.s32 	%r102, %r649, 257, %r639;
	add.s32 	%r650, %r1, 144;
	shr.u32 	%r651, %r650, 3;
	mad.lo.s32 	%r103, %r651, 257, %r639;
	add.s32 	%r652, %r1, 168;
	shr.u32 	%r653, %r652, 3;
	mad.lo.s32 	%r104, %r653, 257, %r639;
	or.b32  	%r654, %r641, 24;
	mad.lo.s32 	%r105, %r654, 257, %r639;
	add.s32 	%r655, %r1, 216;
	shr.u32 	%r656, %r655, 3;
	mad.lo.s32 	%r106, %r656, 257, %r639;
	add.s32 	%r657, %r1, 240;
	shr.u32 	%r658, %r657, 3;
	mad.lo.s32 	%r107, %r658, 257, %r639;
	add.s32 	%r659, %r1, 264;
	shr.u32 	%r660, %r659, 3;
	mad.lo.s32 	%r108, %r660, 257, %r639;
	or.b32  	%r661, %r641, 36;
	mad.lo.s32 	%r109, %r661, 257, %r639;
	add.s32 	%r662, %r1, 312;
	shr.u32 	%r663, %r662, 3;
	mad.lo.s32 	%r110, %r663, 257, %r639;
	add.s32 	%r664, %r1, 336;
	shr.u32 	%r665, %r664, 3;
	mad.lo.s32 	%r111, %r665, 257, %r639;
	add.s32 	%r666, %r1, 360;
	shr.u32 	%r667, %r666, 3;
	mad.lo.s32 	%r112, %r667, 257, %r639;
	or.b32  	%r668, %r641, 48;
	mad.lo.s32 	%r113, %r668, 257, %r639;
	add.s32 	%r669, %r1, 408;
	shr.u32 	%r670, %r669, 3;
	mad.lo.s32 	%r114, %r670, 257, %r639;
	add.s32 	%r671, %r1, 432;
	shr.u32 	%r672, %r671, 3;
	mad.lo.s32 	%r115, %r672, 257, %r639;
	add.s32 	%r673, %r1, 456;
	shr.u32 	%r674, %r673, 3;
	mad.lo.s32 	%r116, %r674, 257, %r639;
	or.b32  	%r675, %r641, 60;
	mad.lo.s32 	%r117, %r675, 257, %r639;
	add.s32 	%r676, %r1, 504;
	bfe.u32 	%r677, %r676, 3, 6;
	mad.lo.s32 	%r118, %r677, 257, %r639;
	mul.lo.s32 	%r678, %r1, 33;
	mad.lo.s32 	%r679, %r208, 4806, %r678;
	mad.lo.s32 	%r680, %r3640, 801, %r679;
	and.b32  	%r681, %r1, 1;
	neg.s32 	%r682, %r681;
	setp.eq.b32 	%p241, %r681, 1;
	and.b32  	%r683, %r682, 8256;
	bfe.s32 	%r684, %r1, 1, 1;
	and.b32  	%r685, %r684, 4112;
	bfe.s32 	%r686, %r1, 2, 1;
	and.b32  	%r687, %r686, 2056;
	shr.u32 	%r688, %r1, 4;
	bfe.s32 	%r689, %r1, 3, 1;
	and.b32  	%r690, %r1, 8;
	setp.eq.s32 	%p242, %r690, 0;
	and.b32  	%r691, %r689, 1028;
	mul.lo.s32 	%r692, %r208, 6;
	mad.lo.s32 	%r693, %r688, 514, %r692;
	add.s32 	%r694, %r693, %r685;
	add.s32 	%r695, %r694, %r683;
	add.s32 	%r696, %r695, %r687;
	add.s32 	%r697, %r696, %r691;
	add.s32 	%r698, %r697, %r3640;
	mul.wide.u32 	%rd45, %r698, 4;
	mov.u64 	%rd46, shmem;
	add.s64 	%rd7, %rd46, %rd45;
	shr.u32 	%r699, %r93, 5;
	mul.lo.s32 	%r700, %r699, 257;
	bfe.s32 	%r701, %r93, 4, 1;
	and.b32  	%r702, %r701, 514;
	selp.b32 	%r703, 1028, 0, %p242;
	or.b32  	%r704, %r683, %r692;
	add.s32 	%r705, %r704, %r700;
	add.s32 	%r706, %r705, %r685;
	add.s32 	%r707, %r706, %r687;
	add.s32 	%r708, %r707, %r703;
	add.s32 	%r709, %r708, %r3640;
	add.s32 	%r710, %r709, %r702;
	mul.wide.u32 	%rd47, %r710, 4;
	add.s64 	%rd8, %rd46, %rd47;
	selp.b32 	%r711, 8288, 32, %p241;
	add.s32 	%r712, %r694, %r711;
	add.s32 	%r713, %r712, %r687;
	add.s32 	%r714, %r713, %r691;
	add.s32 	%r715, %r714, %r3640;
	mul.wide.u32 	%rd48, %r715, 4;
	add.s64 	%rd9, %rd46, %rd48;
	add.s32 	%r716, %r700, %r692;
	add.s32 	%r717, %r716, %r683;
	add.s32 	%r718, %r717, %r685;
	add.s32 	%r719, %r718, %r687;
	add.s32 	%r720, %r719, %r703;
	add.s32 	%r721, %r720, %r3640;
	add.s32 	%r722, %r721, %r702;
	add.s32 	%r723, %r722, 32;
	mul.wide.u32 	%rd49, %r723, 4;
	add.s64 	%rd10, %rd46, %rd49;
	mul.lo.s32 	%r724, %r348, 589824;
	mad.lo.s32 	%r725, %r352, 1152, %r724;
	cvt.s64.s32 	%rd11, %r725;
	cvt.u16.u32 	%rs57, %r93;
	and.b16  	%rs58, %rs57, 255;
	mul.lo.s16 	%rs59, %rs58, 171;
	shr.u16 	%rs60, %rs59, 13;
	mul.lo.s16 	%rs61, %rs60, 48;
	sub.s16 	%rs62, %rs57, %rs61;
	cvt.u32.u16 	%r726, %rs62;
	and.b32  	%r727, %r726, 255;
	or.b32  	%r728, %r3639, %r96;
	mul.wide.u32 	%rd50, %r680, 4;
	add.s64 	%rd12, %rd46, %rd50;
	add.s32 	%r729, %r698, 64;
	mul.wide.u32 	%rd51, %r729, 4;
	add.s64 	%rd13, %rd46, %rd51;
	add.s32 	%r730, %r710, 64;
	mul.wide.u32 	%rd52, %r730, 4;
	add.s64 	%rd14, %rd46, %rd52;
	add.s32 	%r731, %r715, 64;
	mul.wide.u32 	%rd53, %r731, 4;
	add.s64 	%rd15, %rd46, %rd53;
	add.s32 	%r732, %r722, 96;
	mul.wide.u32 	%rd54, %r732, 4;
	add.s64 	%rd16, %rd46, %rd54;
	add.s32 	%r733, %r698, 128;
	mul.wide.u32 	%rd55, %r733, 4;
	add.s64 	%rd17, %rd46, %rd55;
	add.s32 	%r734, %r710, 128;
	mul.wide.u32 	%rd56, %r734, 4;
	add.s64 	%rd18, %rd46, %rd56;
	add.s32 	%r735, %r715, 128;
	mul.wide.u32 	%rd57, %r735, 4;
	add.s64 	%rd19, %rd46, %rd57;
	add.s32 	%r736, %r722, 160;
	mul.wide.u32 	%rd58, %r736, 4;
	add.s64 	%rd20, %rd46, %rd58;
	add.s32 	%r737, %r698, 192;
	mul.wide.u32 	%rd59, %r737, 4;
	add.s64 	%rd21, %rd46, %rd59;
	add.s32 	%r738, %r710, 192;
	mul.wide.u32 	%rd60, %r738, 4;
	add.s64 	%rd22, %rd46, %rd60;
	add.s32 	%r739, %r715, 192;
	mul.wide.u32 	%rd61, %r739, 4;
	add.s64 	%rd23, %rd46, %rd61;
	add.s32 	%r740, %r722, 224;
	mul.wide.u32 	%rd62, %r740, 4;
	add.s64 	%rd24, %rd46, %rd62;
	mad.lo.s32 	%r119, %r727, 24, %r728;
	mad.lo.s32 	%r741, %r1, 24, %r3639;
	add.s32 	%r120, %r741, %r96;
	setp.lt.u32 	%p244, %r3, 16;
	setp.gt.u32 	%p273, %r1, 7;
	setp.lt.u32 	%p277, %r3, 24;
	mov.u32 	%r122, %r121;
	bra.uni 	$L__BB0_150;
$L__BB0_190:                            // %L25548
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r207, %r121, 48;
	setp.ne.s32 	%p313, %r121, 432;
	mov.u32 	%r121, %r207;
	@%p313 bra 	$L__BB0_150;
	bra.uni 	$L__BB0_191;
$L__BB0_150:                            // %L1508
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_177 Depth 2
                                        //     Child Loop BB0_184 Depth 2
	add.s32 	%r742, %r121, %r346;
	setp.lt.s32 	%p243, %r742, %r347;
	@%p243 bra 	$L__BB0_151;
	bra.uni 	$L__BB0_191;
$L__BB0_151:                            // %oksrem685
                                        //   in Loop: Header=BB0_150 Depth=1
	mul.hi.u32 	%r935, %r121, -1431655765;
	shr.u32 	%r936, %r935, 5;
	mul.lo.s32 	%r241, %r936, 48;
	add.s32 	%r937, %r241, %r1;
	cvt.u16.u32 	%rs63, %r937;
	shr.s16 	%rs64, %rs63, 15;
	shr.u16 	%rs65, %rs64, 7;
	add.s16 	%rs66, %rs63, %rs65;
	and.b16  	%rs67, %rs66, -512;
	sub.s16 	%rs68, %rs63, %rs67;
	cvt.u32.u16 	%r938, %rs68;
	shl.b32 	%r939, %r938, 16;
	or.b32  	%r940, %r91, %r939;
	add.s32 	%r941, %r90, %r940;
	shr.s32 	%r942, %r941, 31;
	shr.u32 	%r943, %r942, 7;
	add.s32 	%r944, %r941, %r943;
	shr.s32 	%r945, %r944, 25;
	setp.lt.s32 	%p245, %r941, 0;
	and.b32  	%r946, %r944, -33554432;
	setp.ne.s32 	%p246, %r946, %r941;
	and.pred  	%p247, %p245, %p246;
	selp.u32 	%r947, 1, 0, %p247;
	sub.s32 	%r948, %r947, %r945;
	shl.b32 	%r949, %r948, 25;
	add.s32 	%r950, %r949, %r941;
	mul.wide.s32 	%rd63, %r950, 4;
	add.s64 	%rd64, %rd3, %rd63;
	ld.global.v4.u32 	{%r951, %r952, %r953, %r954}, [%rd64];
	or.b32  	%r955, %r92, %r939;
	add.s32 	%r956, %r90, %r955;
	shr.s32 	%r957, %r956, 31;
	shr.u32 	%r958, %r957, 7;
	add.s32 	%r959, %r956, %r958;
	shr.u32 	%r960, %r959, 25;
	shr.u32 	%r961, %r956, 31;
	sub.s32 	%r962, %r961, %r960;
	shl.b32 	%r963, %r962, 25;
	add.s32 	%r964, %r963, %r956;
	mul.wide.s32 	%rd65, %r964, 4;
	add.s64 	%rd66, %rd3, %rd65;
	ld.global.v4.u32 	{%r965, %r966, %r967, %r968}, [%rd66];
	add.s32 	%r969, %r93, %r241;
	cvt.u16.u32 	%rs69, %r969;
	shr.s16 	%rs70, %rs69, 15;
	shr.u16 	%rs71, %rs70, 7;
	add.s16 	%rs72, %rs69, %rs71;
	and.b16  	%rs73, %rs72, -512;
	sub.s16 	%rs74, %rs69, %rs73;
	cvt.u32.u16 	%r970, %rs74;
	shl.b32 	%r971, %r970, 16;
	or.b32  	%r972, %r91, %r971;
	add.s32 	%r973, %r90, %r972;
	shr.s32 	%r974, %r973, 31;
	shr.u32 	%r975, %r974, 7;
	add.s32 	%r976, %r973, %r975;
	shr.s32 	%r977, %r976, 25;
	setp.lt.s32 	%p248, %r973, 0;
	and.b32  	%r978, %r976, -33554432;
	setp.ne.s32 	%p249, %r978, %r973;
	and.pred  	%p250, %p248, %p249;
	selp.u32 	%r979, 1, 0, %p250;
	sub.s32 	%r980, %r979, %r977;
	shl.b32 	%r981, %r980, 25;
	add.s32 	%r982, %r981, %r973;
	mul.wide.s32 	%rd67, %r982, 4;
	add.s64 	%rd68, %rd3, %rd67;
	ld.global.v4.u32 	{%r983, %r984, %r985, %r986}, [%rd68];
	or.b32  	%r987, %r92, %r971;
	add.s32 	%r988, %r90, %r987;
	shr.s32 	%r989, %r988, 31;
	shr.u32 	%r990, %r989, 7;
	add.s32 	%r991, %r988, %r990;
	shr.u32 	%r992, %r991, 25;
	shr.u32 	%r993, %r988, 31;
	sub.s32 	%r994, %r993, %r992;
	shl.b32 	%r995, %r994, 25;
	add.s32 	%r996, %r995, %r988;
	mul.wide.s32 	%rd69, %r996, 4;
	add.s64 	%rd70, %rd3, %rd69;
	ld.global.v4.u32 	{%r997, %r998, %r999, %r1000}, [%rd70];
	selp.b32 	%r1001, %r953, %r951, %p244;
	shfl.sync.bfly.b32	%r1002, %r1001, 16, 31, -1;
	selp.b32 	%r745, %r951, %r1002, %p244;
	selp.b32 	%r750, %r1002, %r953, %p244;
	selp.b32 	%r1003, %r954, %r952, %p244;
	shfl.sync.bfly.b32	%r1004, %r1003, 16, 31, -1;
	selp.b32 	%r753, %r952, %r1004, %p244;
	selp.b32 	%r758, %r1004, %r954, %p244;
	selp.b32 	%r1005, %r967, %r965, %p244;
	shfl.sync.bfly.b32	%r1006, %r1005, 16, 31, -1;
	selp.b32 	%r761, %r965, %r1006, %p244;
	selp.b32 	%r766, %r1006, %r967, %p244;
	selp.b32 	%r1007, %r968, %r966, %p244;
	shfl.sync.bfly.b32	%r1008, %r1007, 16, 31, -1;
	selp.b32 	%r769, %r966, %r1008, %p244;
	selp.b32 	%r774, %r1008, %r968, %p244;
	selp.b32 	%r1009, %r985, %r983, %p244;
	shfl.sync.bfly.b32	%r1010, %r1009, 16, 31, -1;
	selp.b32 	%r777, %r983, %r1010, %p244;
	selp.b32 	%r782, %r1010, %r985, %p244;
	selp.b32 	%r1011, %r986, %r984, %p244;
	shfl.sync.bfly.b32	%r1012, %r1011, 16, 31, -1;
	selp.b32 	%r785, %r984, %r1012, %p244;
	selp.b32 	%r790, %r1012, %r986, %p244;
	selp.b32 	%r1013, %r999, %r997, %p244;
	shfl.sync.bfly.b32	%r1014, %r1013, 16, 31, -1;
	selp.b32 	%r793, %r997, %r1014, %p244;
	selp.b32 	%r798, %r1014, %r999, %p244;
	selp.b32 	%r1015, %r1000, %r998, %p244;
	shfl.sync.bfly.b32	%r1016, %r1015, 16, 31, -1;
	selp.b32 	%r801, %r998, %r1016, %p244;
	selp.b32 	%r806, %r1016, %r1000, %p244;
	shl.b32 	%r746, %r750, 4;
	mov.u32 	%r744, 252645135;
	// begin inline asm
	lop3.b32 %r808, %r744, %r745, %r746, 202;
	// end inline asm
	shr.u32 	%r749, %r745, 4;
	// begin inline asm
	lop3.b32 %r824, %r744, %r749, %r750, 202;
	// end inline asm
	shl.b32 	%r754, %r758, 4;
	// begin inline asm
	lop3.b32 %r816, %r744, %r753, %r754, 202;
	// end inline asm
	shr.u32 	%r757, %r753, 4;
	// begin inline asm
	lop3.b32 %r832, %r744, %r757, %r758, 202;
	// end inline asm
	shl.b32 	%r762, %r766, 4;
	// begin inline asm
	lop3.b32 %r840, %r744, %r761, %r762, 202;
	// end inline asm
	shr.u32 	%r765, %r761, 4;
	// begin inline asm
	lop3.b32 %r856, %r744, %r765, %r766, 202;
	// end inline asm
	shl.b32 	%r770, %r774, 4;
	// begin inline asm
	lop3.b32 %r848, %r744, %r769, %r770, 202;
	// end inline asm
	shr.u32 	%r773, %r769, 4;
	// begin inline asm
	lop3.b32 %r864, %r744, %r773, %r774, 202;
	// end inline asm
	shl.b32 	%r778, %r782, 4;
	// begin inline asm
	lop3.b32 %r809, %r744, %r777, %r778, 202;
	// end inline asm
	shr.u32 	%r781, %r777, 4;
	// begin inline asm
	lop3.b32 %r825, %r744, %r781, %r782, 202;
	// end inline asm
	shl.b32 	%r786, %r790, 4;
	// begin inline asm
	lop3.b32 %r817, %r744, %r785, %r786, 202;
	// end inline asm
	shr.u32 	%r789, %r785, 4;
	// begin inline asm
	lop3.b32 %r833, %r744, %r789, %r790, 202;
	// end inline asm
	shl.b32 	%r794, %r798, 4;
	// begin inline asm
	lop3.b32 %r841, %r744, %r793, %r794, 202;
	// end inline asm
	shr.u32 	%r797, %r793, 4;
	// begin inline asm
	lop3.b32 %r857, %r744, %r797, %r798, 202;
	// end inline asm
	shl.b32 	%r802, %r806, 4;
	// begin inline asm
	lop3.b32 %r849, %r744, %r801, %r802, 202;
	// end inline asm
	shr.u32 	%r805, %r801, 4;
	// begin inline asm
	lop3.b32 %r865, %r744, %r805, %r806, 202;
	// end inline asm
	mov.u32 	%r810, 25152;
	// begin inline asm
	prmt.b32 %r872, %r808, %r809, %r810;
	// end inline asm
	mov.u32 	%r814, 29521;
	// begin inline asm
	prmt.b32 %r904, %r808, %r809, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r880, %r816, %r817, %r810;
	// end inline asm
	// begin inline asm
	prmt.b32 %r912, %r816, %r817, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r873, %r824, %r825, %r810;
	// end inline asm
	// begin inline asm
	prmt.b32 %r905, %r824, %r825, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r881, %r832, %r833, %r810;
	// end inline asm
	// begin inline asm
	prmt.b32 %r913, %r832, %r833, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r888, %r840, %r841, %r810;
	// end inline asm
	// begin inline asm
	prmt.b32 %r920, %r840, %r841, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r896, %r848, %r849, %r810;
	// end inline asm
	// begin inline asm
	prmt.b32 %r928, %r848, %r849, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r889, %r856, %r857, %r810;
	// end inline asm
	// begin inline asm
	prmt.b32 %r921, %r856, %r857, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r897, %r864, %r865, %r810;
	// end inline asm
	// begin inline asm
	prmt.b32 %r929, %r864, %r865, %r814;
	// end inline asm
	mov.u32 	%r874, 21520;
	// begin inline asm
	prmt.b32 %r871, %r872, %r873, %r874;
	// end inline asm
	mov.u32 	%r878, 30258;
	// begin inline asm
	prmt.b32 %r875, %r872, %r873, %r878;
	// end inline asm
	// begin inline asm
	prmt.b32 %r879, %r880, %r881, %r874;
	// end inline asm
	// begin inline asm
	prmt.b32 %r883, %r880, %r881, %r878;
	// end inline asm
	// begin inline asm
	prmt.b32 %r887, %r888, %r889, %r874;
	// end inline asm
	// begin inline asm
	prmt.b32 %r891, %r888, %r889, %r878;
	// end inline asm
	// begin inline asm
	prmt.b32 %r895, %r896, %r897, %r874;
	// end inline asm
	// begin inline asm
	prmt.b32 %r899, %r896, %r897, %r878;
	// end inline asm
	// begin inline asm
	prmt.b32 %r903, %r904, %r905, %r874;
	// end inline asm
	// begin inline asm
	prmt.b32 %r907, %r904, %r905, %r878;
	// end inline asm
	// begin inline asm
	prmt.b32 %r911, %r912, %r913, %r874;
	// end inline asm
	// begin inline asm
	prmt.b32 %r915, %r912, %r913, %r878;
	// end inline asm
	// begin inline asm
	prmt.b32 %r919, %r920, %r921, %r874;
	// end inline asm
	// begin inline asm
	prmt.b32 %r923, %r920, %r921, %r878;
	// end inline asm
	// begin inline asm
	prmt.b32 %r927, %r928, %r929, %r874;
	// end inline asm
	// begin inline asm
	prmt.b32 %r931, %r928, %r929, %r878;
	// end inline asm
	mul.hi.s16 	%rs75, %rs63, 10923;
	shr.u16 	%rs76, %rs75, 15;
	shr.s16 	%rs77, %rs75, 2;
	add.s16 	%rs78, %rs77, %rs76;
	mul.lo.s16 	%rs79, %rs78, 24;
	sub.s16 	%rs80, %rs63, %rs79;
	cvt.s32.s16 	%r1017, %rs80;
	add.s32 	%r1018, %r94, %r1017;
	mul.wide.s32 	%rd71, %r1018, 4;
	add.s64 	%rd73, %rd46, %rd71;
	st.shared.u32 	[%rd73], %r871;
	add.s32 	%r1019, %r1018, 128;
	mul.wide.u32 	%rd74, %r1019, 4;
	add.s64 	%rd75, %rd46, %rd74;
	st.shared.u32 	[%rd75], %r879;
	add.s32 	%r1020, %r1018, 64;
	mul.wide.u32 	%rd76, %r1020, 4;
	add.s64 	%rd77, %rd46, %rd76;
	st.shared.u32 	[%rd77], %r875;
	add.s32 	%r1021, %r1018, 192;
	mul.wide.u32 	%rd78, %r1021, 4;
	add.s64 	%rd79, %rd46, %rd78;
	st.shared.u32 	[%rd79], %r883;
	add.s32 	%r1022, %r95, %r1017;
	mul.wide.u32 	%rd80, %r1022, 4;
	add.s64 	%rd81, %rd46, %rd80;
	st.shared.u32 	[%rd81], %r887;
	add.s32 	%r1023, %r1022, 128;
	mul.wide.u32 	%rd82, %r1023, 4;
	add.s64 	%rd83, %rd46, %rd82;
	st.shared.u32 	[%rd83], %r895;
	add.s32 	%r1024, %r1022, 64;
	mul.wide.u32 	%rd84, %r1024, 4;
	add.s64 	%rd85, %rd46, %rd84;
	st.shared.u32 	[%rd85], %r891;
	add.s32 	%r1025, %r1022, 192;
	mul.wide.u32 	%rd86, %r1025, 4;
	add.s64 	%rd87, %rd46, %rd86;
	st.shared.u32 	[%rd87], %r899;
	add.s32 	%r1026, %r1018, 32;
	mul.wide.u32 	%rd88, %r1026, 4;
	add.s64 	%rd89, %rd46, %rd88;
	st.shared.u32 	[%rd89], %r903;
	add.s32 	%r1027, %r1018, 160;
	mul.wide.u32 	%rd90, %r1027, 4;
	add.s64 	%rd91, %rd46, %rd90;
	st.shared.u32 	[%rd91], %r911;
	add.s32 	%r1028, %r1018, 96;
	mul.wide.u32 	%rd92, %r1028, 4;
	add.s64 	%rd93, %rd46, %rd92;
	st.shared.u32 	[%rd93], %r907;
	add.s32 	%r1029, %r1018, 224;
	mul.wide.u32 	%rd94, %r1029, 4;
	add.s64 	%rd95, %rd46, %rd94;
	st.shared.u32 	[%rd95], %r915;
	add.s32 	%r1030, %r1022, 32;
	mul.wide.u32 	%rd96, %r1030, 4;
	add.s64 	%rd97, %rd46, %rd96;
	st.shared.u32 	[%rd97], %r919;
	add.s32 	%r1031, %r1022, 160;
	mul.wide.u32 	%rd98, %r1031, 4;
	add.s64 	%rd99, %rd46, %rd98;
	st.shared.u32 	[%rd99], %r927;
	add.s32 	%r1032, %r1022, 96;
	mul.wide.u32 	%rd100, %r1032, 4;
	add.s64 	%rd101, %rd46, %rd100;
	st.shared.u32 	[%rd101], %r923;
	add.s32 	%r1033, %r1022, 224;
	mul.wide.u32 	%rd102, %r1033, 4;
	add.s64 	%rd103, %rd46, %rd102;
	st.shared.u32 	[%rd103], %r931;
	bar.sync 	0;
	add.s32 	%r1034, %r241, %r96;
	cvt.u16.u32 	%rs81, %r1034;
	mul.hi.s16 	%rs82, %rs81, 10923;
	shr.u16 	%rs83, %rs82, 15;
	shr.s16 	%rs84, %rs82, 2;
	add.s16 	%rs85, %rs84, %rs83;
	mul.lo.s16 	%rs86, %rs85, 24;
	sub.s16 	%rs87, %rs81, %rs86;
	cvt.s32.s16 	%r242, %rs87;
	add.s32 	%r1035, %r97, %r242;
	mul.wide.s32 	%rd104, %r1035, 4;
	add.s64 	%rd105, %rd46, %rd104;
	ld.shared.u32 	%r243, [%rd105];
	add.s32 	%r1036, %r98, %r242;
	mul.wide.u32 	%rd106, %r1036, 4;
	add.s64 	%rd107, %rd46, %rd106;
	ld.shared.u32 	%r244, [%rd107];
	add.s32 	%r1037, %r99, %r242;
	mul.wide.u32 	%rd108, %r1037, 4;
	add.s64 	%rd109, %rd46, %rd108;
	ld.shared.u32 	%r245, [%rd109];
	add.s32 	%r1038, %r100, %r242;
	mul.wide.u32 	%rd110, %r1038, 4;
	add.s64 	%rd111, %rd46, %rd110;
	ld.shared.u32 	%r246, [%rd111];
	add.s32 	%r1039, %r101, %r242;
	mul.wide.u32 	%rd112, %r1039, 4;
	add.s64 	%rd113, %rd46, %rd112;
	ld.shared.u32 	%r247, [%rd113];
	add.s32 	%r1040, %r102, %r242;
	mul.wide.u32 	%rd114, %r1040, 4;
	add.s64 	%rd115, %rd46, %rd114;
	ld.shared.u32 	%r248, [%rd115];
	add.s32 	%r1041, %r103, %r242;
	mul.wide.u32 	%rd116, %r1041, 4;
	add.s64 	%rd117, %rd46, %rd116;
	ld.shared.u32 	%r249, [%rd117];
	add.s32 	%r1042, %r104, %r242;
	mul.wide.u32 	%rd118, %r1042, 4;
	add.s64 	%rd119, %rd46, %rd118;
	ld.shared.u32 	%r250, [%rd119];
	add.s32 	%r1043, %r105, %r242;
	mul.wide.u32 	%rd120, %r1043, 4;
	add.s64 	%rd121, %rd46, %rd120;
	ld.shared.u32 	%r251, [%rd121];
	add.s32 	%r1044, %r106, %r242;
	mul.wide.u32 	%rd122, %r1044, 4;
	add.s64 	%rd123, %rd46, %rd122;
	ld.shared.u32 	%r252, [%rd123];
	add.s32 	%r1045, %r107, %r242;
	mul.wide.u32 	%rd124, %r1045, 4;
	add.s64 	%rd125, %rd46, %rd124;
	ld.shared.u32 	%r253, [%rd125];
	add.s32 	%r1046, %r108, %r242;
	mul.wide.u32 	%rd126, %r1046, 4;
	add.s64 	%rd127, %rd46, %rd126;
	ld.shared.u32 	%r254, [%rd127];
	add.s32 	%r1047, %r109, %r242;
	mul.wide.u32 	%rd128, %r1047, 4;
	add.s64 	%rd129, %rd46, %rd128;
	ld.shared.u32 	%r255, [%rd129];
	add.s32 	%r1048, %r110, %r242;
	mul.wide.u32 	%rd130, %r1048, 4;
	add.s64 	%rd131, %rd46, %rd130;
	ld.shared.u32 	%r256, [%rd131];
	add.s32 	%r1049, %r111, %r242;
	mul.wide.u32 	%rd132, %r1049, 4;
	add.s64 	%rd133, %rd46, %rd132;
	ld.shared.u32 	%r257, [%rd133];
	add.s32 	%r1050, %r112, %r242;
	mul.wide.u32 	%rd134, %r1050, 4;
	add.s64 	%rd135, %rd46, %rd134;
	ld.shared.u32 	%r258, [%rd135];
	add.s32 	%r1051, %r113, %r242;
	mul.wide.u32 	%rd136, %r1051, 4;
	add.s64 	%rd137, %rd46, %rd136;
	ld.shared.u32 	%r259, [%rd137];
	add.s32 	%r1052, %r114, %r242;
	mul.wide.u32 	%rd138, %r1052, 4;
	add.s64 	%rd139, %rd46, %rd138;
	ld.shared.u32 	%r260, [%rd139];
	add.s32 	%r1053, %r115, %r242;
	mul.wide.u32 	%rd140, %r1053, 4;
	add.s64 	%rd141, %rd46, %rd140;
	ld.shared.u32 	%r261, [%rd141];
	add.s32 	%r1054, %r116, %r242;
	mul.wide.u32 	%rd142, %r1054, 4;
	add.s64 	%rd143, %rd46, %rd142;
	ld.shared.u32 	%r262, [%rd143];
	add.s32 	%r1055, %r117, %r242;
	mul.wide.u32 	%rd144, %r1055, 4;
	add.s64 	%rd145, %rd46, %rd144;
	ld.shared.u32 	%r263, [%rd145];
	add.s32 	%r1056, %r118, %r242;
	mul.wide.s32 	%rd146, %r1056, 4;
	add.s64 	%rd147, %rd46, %rd146;
	ld.shared.u32 	%r264, [%rd147];
	bar.sync 	0;
	shfl.sync.idx.b32	%r265, %r234, 0, 31, -1;
	shfl.sync.idx.b32	%r266, %r234, 1, 31, -1;
	shfl.sync.idx.b32	%r267, %r234, 2, 31, -1;
	shfl.sync.idx.b32	%r268, %r234, 3, 31, -1;
	shfl.sync.idx.b32	%r269, %r234, 4, 31, -1;
	shfl.sync.idx.b32	%r270, %r234, 5, 31, -1;
	shfl.sync.idx.b32	%r271, %r234, 6, 31, -1;
	shfl.sync.idx.b32	%r272, %r234, 7, 31, -1;
	shfl.sync.idx.b32	%r273, %r234, 8, 31, -1;
	shfl.sync.idx.b32	%r274, %r234, 9, 31, -1;
	shfl.sync.idx.b32	%r275, %r234, 10, 31, -1;
	shfl.sync.idx.b32	%r276, %r234, 11, 31, -1;
	shfl.sync.idx.b32	%r277, %r234, 12, 31, -1;
	shfl.sync.idx.b32	%r278, %r234, 13, 31, -1;
	shfl.sync.idx.b32	%r279, %r234, 14, 31, -1;
	shfl.sync.idx.b32	%r280, %r234, 15, 31, -1;
	shfl.sync.idx.b32	%r281, %r234, 16, 31, -1;
	shfl.sync.idx.b32	%r282, %r234, 17, 31, -1;
	shfl.sync.idx.b32	%r283, %r234, 18, 31, -1;
	shfl.sync.idx.b32	%r284, %r234, 19, 31, -1;
	shfl.sync.idx.b32	%r285, %r234, 20, 31, -1;
	shfl.sync.idx.b32	%r286, %r234, 21, 31, -1;
	shfl.sync.idx.b32	%r287, %r234, 22, 31, -1;
	shfl.sync.idx.b32	%r288, %r234, 23, 31, -1;
	setp.eq.s32 	%p251, %r265, 999999999;
	@%p251 bra 	$L__BB0_152;
// %bb.220:                             // %oksrem3327
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1057, %r265, %r242;
	mul.wide.s32 	%rd148, %r1057, 4;
	add.s64 	%rd150, %rd46, %rd148;
	st.shared.u32 	[%rd150], %r243;
	setp.eq.s32 	%p252, %r266, 999999999;
	@%p252 bra 	$L__BB0_153;
// %bb.221:                             // %oksrem3395
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1058, %r266, %r242;
	mul.wide.s32 	%rd151, %r1058, 4;
	add.s64 	%rd153, %rd46, %rd151;
	st.shared.u32 	[%rd153], %r244;
	setp.eq.s32 	%p253, %r267, 999999999;
	@%p253 bra 	$L__BB0_154;
// %bb.222:                             // %oksrem3463
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1059, %r267, %r242;
	mul.wide.s32 	%rd154, %r1059, 4;
	add.s64 	%rd156, %rd46, %rd154;
	st.shared.u32 	[%rd156], %r245;
	setp.eq.s32 	%p254, %r268, 999999999;
	@%p254 bra 	$L__BB0_155;
// %bb.223:                             // %oksrem3531
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1060, %r268, %r242;
	mul.wide.s32 	%rd157, %r1060, 4;
	add.s64 	%rd159, %rd46, %rd157;
	st.shared.u32 	[%rd159], %r246;
	setp.eq.s32 	%p255, %r269, 999999999;
	@%p255 bra 	$L__BB0_156;
// %bb.224:                             // %oksrem3599
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1061, %r269, %r242;
	mul.wide.s32 	%rd160, %r1061, 4;
	add.s64 	%rd162, %rd46, %rd160;
	st.shared.u32 	[%rd162], %r247;
	setp.eq.s32 	%p256, %r270, 999999999;
	@%p256 bra 	$L__BB0_157;
// %bb.225:                             // %oksrem3667
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1062, %r270, %r242;
	mul.wide.s32 	%rd163, %r1062, 4;
	add.s64 	%rd165, %rd46, %rd163;
	st.shared.u32 	[%rd165], %r248;
	setp.eq.s32 	%p257, %r271, 999999999;
	@%p257 bra 	$L__BB0_158;
// %bb.226:                             // %oksrem3735
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1063, %r271, %r242;
	mul.wide.s32 	%rd166, %r1063, 4;
	add.s64 	%rd168, %rd46, %rd166;
	st.shared.u32 	[%rd168], %r249;
	setp.eq.s32 	%p258, %r272, 999999999;
	@%p258 bra 	$L__BB0_159;
// %bb.227:                             // %oksrem3803
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1064, %r272, %r242;
	mul.wide.s32 	%rd169, %r1064, 4;
	add.s64 	%rd171, %rd46, %rd169;
	st.shared.u32 	[%rd171], %r250;
	setp.eq.s32 	%p259, %r273, 999999999;
	@%p259 bra 	$L__BB0_160;
// %bb.228:                             // %oksrem3871
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1065, %r273, %r242;
	mul.wide.s32 	%rd172, %r1065, 4;
	add.s64 	%rd174, %rd46, %rd172;
	st.shared.u32 	[%rd174], %r251;
	setp.eq.s32 	%p260, %r274, 999999999;
	@%p260 bra 	$L__BB0_161;
// %bb.229:                             // %oksrem3939
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1066, %r274, %r242;
	mul.wide.s32 	%rd175, %r1066, 4;
	add.s64 	%rd177, %rd46, %rd175;
	st.shared.u32 	[%rd177], %r252;
	setp.eq.s32 	%p261, %r275, 999999999;
	@%p261 bra 	$L__BB0_162;
// %bb.230:                             // %oksrem4007
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1067, %r275, %r242;
	mul.wide.s32 	%rd178, %r1067, 4;
	add.s64 	%rd180, %rd46, %rd178;
	st.shared.u32 	[%rd180], %r253;
	setp.eq.s32 	%p262, %r276, 999999999;
	@%p262 bra 	$L__BB0_163;
// %bb.231:                             // %oksrem4075
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1068, %r276, %r242;
	mul.wide.s32 	%rd181, %r1068, 4;
	add.s64 	%rd183, %rd46, %rd181;
	st.shared.u32 	[%rd183], %r254;
	setp.eq.s32 	%p263, %r277, 999999999;
	@%p263 bra 	$L__BB0_164;
// %bb.232:                             // %oksrem4143
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1069, %r277, %r242;
	mul.wide.s32 	%rd184, %r1069, 4;
	add.s64 	%rd186, %rd46, %rd184;
	st.shared.u32 	[%rd186], %r255;
	setp.eq.s32 	%p264, %r278, 999999999;
	@%p264 bra 	$L__BB0_165;
// %bb.233:                             // %oksrem4211
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1070, %r278, %r242;
	mul.wide.s32 	%rd187, %r1070, 4;
	add.s64 	%rd189, %rd46, %rd187;
	st.shared.u32 	[%rd189], %r256;
	setp.eq.s32 	%p265, %r279, 999999999;
	@%p265 bra 	$L__BB0_166;
// %bb.234:                             // %oksrem4279
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1071, %r279, %r242;
	mul.wide.s32 	%rd190, %r1071, 4;
	add.s64 	%rd192, %rd46, %rd190;
	st.shared.u32 	[%rd192], %r257;
	setp.eq.s32 	%p266, %r280, 999999999;
	@%p266 bra 	$L__BB0_167;
// %bb.235:                             // %oksrem4347
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1072, %r280, %r242;
	mul.wide.s32 	%rd193, %r1072, 4;
	add.s64 	%rd195, %rd46, %rd193;
	st.shared.u32 	[%rd195], %r258;
	setp.eq.s32 	%p267, %r281, 999999999;
	@%p267 bra 	$L__BB0_168;
// %bb.236:                             // %oksrem4415
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1073, %r281, %r242;
	mul.wide.s32 	%rd196, %r1073, 4;
	add.s64 	%rd198, %rd46, %rd196;
	st.shared.u32 	[%rd198], %r259;
	setp.eq.s32 	%p268, %r282, 999999999;
	@%p268 bra 	$L__BB0_169;
// %bb.237:                             // %oksrem4483
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1074, %r282, %r242;
	mul.wide.s32 	%rd199, %r1074, 4;
	add.s64 	%rd201, %rd46, %rd199;
	st.shared.u32 	[%rd201], %r260;
	setp.eq.s32 	%p269, %r283, 999999999;
	@%p269 bra 	$L__BB0_170;
// %bb.238:                             // %oksrem4551
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1075, %r283, %r242;
	mul.wide.s32 	%rd202, %r1075, 4;
	add.s64 	%rd204, %rd46, %rd202;
	st.shared.u32 	[%rd204], %r261;
	setp.eq.s32 	%p270, %r284, 999999999;
	@%p270 bra 	$L__BB0_171;
// %bb.239:                             // %oksrem4619
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1076, %r284, %r242;
	mul.wide.s32 	%rd205, %r1076, 4;
	add.s64 	%rd207, %rd46, %rd205;
	st.shared.u32 	[%rd207], %r262;
	setp.eq.s32 	%p271, %r285, 999999999;
	@%p271 bra 	$L__BB0_172;
// %bb.240:                             // %oksrem4687
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1077, %r285, %r242;
	mul.wide.s32 	%rd208, %r1077, 4;
	add.s64 	%rd210, %rd46, %rd208;
	st.shared.u32 	[%rd210], %r263;
	setp.eq.s32 	%p272, %r286, 999999999;
	@%p272 bra 	$L__BB0_173;
// %bb.241:                             // %oksrem4756
                                        //   in Loop: Header=BB0_150 Depth=1
	selp.b32 	%r1078, 0, %r264, %p273;
	add.s32 	%r1079, %r286, %r242;
	mul.wide.s32 	%rd211, %r1079, 4;
	add.s64 	%rd213, %rd46, %rd211;
	st.shared.u32 	[%rd213], %r1078;
	setp.eq.s32 	%p274, %r287, 999999999;
	@%p274 bra 	$L__BB0_174;
// %bb.242:                             // %oksrem4824
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1080, %r287, %r242;
	mul.wide.s32 	%rd214, %r1080, 4;
	add.s64 	%rd216, %rd46, %rd214;
	mov.u32 	%r1081, 0;
	st.shared.u32 	[%rd216], %r1081;
	setp.eq.s32 	%p275, %r288, 999999999;
	@%p275 bra 	$L__BB0_175;
// %bb.243:                             // %oksrem4891
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1083, %r288, %r242;
	mul.wide.s32 	%rd217, %r1083, 4;
	add.s64 	%rd219, %rd46, %rd217;
	st.shared.u32 	[%rd219], %r1081;
	bar.sync 	0;
	mov.u32 	%r3645, %r1081;
	mov.u32 	%r3646, %r1081;
	mov.u32 	%r3647, %r1081;
	mov.u32 	%r3648, %r1081;
	mov.u32 	%r3649, %r1081;
	mov.u32 	%r3650, %r1081;
	mov.u32 	%r3651, %r1081;
	mov.u32 	%r3652, %r1081;
	mov.u32 	%r3653, %r1081;
	mov.u32 	%r3654, %r1081;
	mov.u32 	%r3655, %r1081;
	mov.u32 	%r3656, %r1081;
	mov.u32 	%r3657, %r1081;
	mov.u32 	%r3658, %r1081;
	mov.u32 	%r3659, %r1081;
	mov.u32 	%r3660, %r1081;
	mov.u32 	%r3661, %r1081;
	mov.u32 	%r3662, %r1081;
	mov.u32 	%r3663, %r1081;
	mov.u32 	%r3664, %r1081;
	mov.u32 	%r3665, %r1081;
	mov.u32 	%r3666, %r1081;
	mov.u32 	%r3667, %r1081;
	mov.u32 	%r3668, %r1081;
	@%p91 bra 	$L__BB0_176;
// %bb.244:                             // %oksrem4929
                                        //   in Loop: Header=BB0_150 Depth=1
	cvt.u16.u32 	%rs88, %r241;
	mul.hi.s16 	%rs89, %rs88, 10923;
	shr.u16 	%rs90, %rs89, 15;
	shr.s16 	%rs91, %rs89, 2;
	add.s16 	%rs92, %rs91, %rs90;
	mul.lo.s16 	%rs93, %rs92, 24;
	sub.s16 	%rs94, %rs88, %rs93;
	cvt.s32.s16 	%r1084, %rs94;
	mul.wide.s32 	%rd220, %r1084, 4;
	add.s64 	%rd221, %rd12, %rd220;
	ld.shared.u32 	%r3645, [%rd221];
	ld.shared.u32 	%r3646, [%rd12+4];
	ld.shared.u32 	%r3647, [%rd12+8];
	ld.shared.u32 	%r3648, [%rd12+12];
	ld.shared.u32 	%r3649, [%rd12+16];
	ld.shared.u32 	%r3650, [%rd12+20];
	ld.shared.u32 	%r3651, [%rd12+24];
	ld.shared.u32 	%r3652, [%rd12+28];
	ld.shared.u32 	%r3653, [%rd12+32];
	ld.shared.u32 	%r3654, [%rd12+36];
	ld.shared.u32 	%r3655, [%rd12+40];
	ld.shared.u32 	%r3656, [%rd12+44];
	ld.shared.u32 	%r3657, [%rd12+48];
	ld.shared.u32 	%r3658, [%rd12+52];
	ld.shared.u32 	%r3659, [%rd12+56];
	ld.shared.u32 	%r3660, [%rd12+60];
	add.s16 	%rs95, %rs88, 16;
	mul.hi.s16 	%rs96, %rs95, 10923;
	shr.u16 	%rs97, %rs96, 15;
	shr.s16 	%rs98, %rs96, 2;
	add.s16 	%rs99, %rs98, %rs97;
	mul.lo.s16 	%rs100, %rs99, 24;
	sub.s16 	%rs101, %rs95, %rs100;
	cvt.s32.s16 	%r1085, %rs101;
	mul.wide.s32 	%rd222, %r1085, 4;
	add.s64 	%rd223, %rd12, %rd222;
	ld.shared.u32 	%r3661, [%rd223];
	add.s16 	%rs102, %rs88, 17;
	mul.hi.s16 	%rs103, %rs102, 10923;
	shr.u16 	%rs104, %rs103, 15;
	shr.s16 	%rs105, %rs103, 2;
	add.s16 	%rs106, %rs105, %rs104;
	mul.lo.s16 	%rs107, %rs106, 24;
	sub.s16 	%rs108, %rs102, %rs107;
	cvt.s32.s16 	%r1086, %rs108;
	mul.wide.s32 	%rd224, %r1086, 4;
	add.s64 	%rd225, %rd12, %rd224;
	ld.shared.u32 	%r3662, [%rd225];
	add.s16 	%rs109, %rs88, 18;
	mul.hi.s16 	%rs110, %rs109, 10923;
	shr.u16 	%rs111, %rs110, 15;
	shr.s16 	%rs112, %rs110, 2;
	add.s16 	%rs113, %rs112, %rs111;
	mul.lo.s16 	%rs114, %rs113, 24;
	sub.s16 	%rs115, %rs109, %rs114;
	cvt.s32.s16 	%r1087, %rs115;
	mul.wide.s32 	%rd226, %r1087, 4;
	add.s64 	%rd227, %rd12, %rd226;
	ld.shared.u32 	%r3663, [%rd227];
	add.s16 	%rs116, %rs88, 19;
	mul.hi.s16 	%rs117, %rs116, 10923;
	shr.u16 	%rs118, %rs117, 15;
	shr.s16 	%rs119, %rs117, 2;
	add.s16 	%rs120, %rs119, %rs118;
	mul.lo.s16 	%rs121, %rs120, 24;
	sub.s16 	%rs122, %rs116, %rs121;
	cvt.s32.s16 	%r1088, %rs122;
	mul.wide.s32 	%rd228, %r1088, 4;
	add.s64 	%rd229, %rd12, %rd228;
	ld.shared.u32 	%r3664, [%rd229];
	add.s16 	%rs123, %rs88, 20;
	mul.hi.s16 	%rs124, %rs123, 10923;
	shr.u16 	%rs125, %rs124, 15;
	shr.s16 	%rs126, %rs124, 2;
	add.s16 	%rs127, %rs126, %rs125;
	mul.lo.s16 	%rs128, %rs127, 24;
	sub.s16 	%rs129, %rs123, %rs128;
	cvt.s32.s16 	%r1089, %rs129;
	mul.wide.s32 	%rd230, %r1089, 4;
	add.s64 	%rd231, %rd12, %rd230;
	ld.shared.u32 	%r3665, [%rd231];
	add.s16 	%rs130, %rs88, 21;
	mul.hi.s16 	%rs131, %rs130, 10923;
	shr.u16 	%rs132, %rs131, 15;
	shr.s16 	%rs133, %rs131, 2;
	add.s16 	%rs134, %rs133, %rs132;
	mul.lo.s16 	%rs135, %rs134, 24;
	sub.s16 	%rs136, %rs130, %rs135;
	cvt.s32.s16 	%r1090, %rs136;
	mul.wide.s32 	%rd232, %r1090, 4;
	add.s64 	%rd233, %rd12, %rd232;
	ld.shared.u32 	%r3666, [%rd233];
	add.s16 	%rs137, %rs88, 22;
	mul.hi.s16 	%rs138, %rs137, 10923;
	shr.u16 	%rs139, %rs138, 15;
	shr.s16 	%rs140, %rs138, 2;
	add.s16 	%rs141, %rs140, %rs139;
	mul.lo.s16 	%rs142, %rs141, 24;
	sub.s16 	%rs143, %rs137, %rs142;
	cvt.s32.s16 	%r1091, %rs143;
	mul.wide.s32 	%rd234, %r1091, 4;
	add.s64 	%rd235, %rd12, %rd234;
	ld.shared.u32 	%r3667, [%rd235];
	add.s16 	%rs144, %rs88, 23;
	mul.hi.s16 	%rs145, %rs144, 10923;
	shr.u16 	%rs146, %rs145, 15;
	shr.s16 	%rs147, %rs145, 2;
	add.s16 	%rs148, %rs147, %rs146;
	mul.lo.s16 	%rs149, %rs148, 24;
	sub.s16 	%rs150, %rs144, %rs149;
	cvt.s32.s16 	%r1092, %rs150;
	mul.wide.s32 	%rd236, %r1092, 4;
	add.s64 	%rd237, %rd12, %rd236;
	ld.shared.u32 	%r3668, [%rd237];
$L__BB0_176:                            // %L13962
                                        //   in Loop: Header=BB0_150 Depth=1
	bar.sync 	0;
	mul.lo.s32 	%r1094, %r122, 589824;
	add.s32 	%r147, %r119, %r1094;
	add.s32 	%r148, %r120, %r1094;
	mov.u32 	%r3669, %r1081;
	bra.uni 	$L__BB0_177;
$L__BB0_182:                            // %L19753
                                        //   in Loop: Header=BB0_177 Depth=2
	add.s32 	%r122, %r122, 1;
	bar.sync 	0;
	add.s32 	%r3669, %r3669, 589824;
	setp.ne.s32 	%p294, %r3669, 3538944;
	@%p294 bra 	$L__BB0_177;
	bra.uni 	$L__BB0_183;
$L__BB0_177:                            // %L13988
                                        //   Parent Loop BB0_150 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p278, %r3669, 0;
	selp.b32 	%r1632, %r3645, 0, %p278;
	setp.eq.s32 	%p279, %r3669, 589824;
	selp.b32 	%r1633, %r3649, %r1632, %p279;
	setp.eq.s32 	%p280, %r3669, 1179648;
	selp.b32 	%r1634, %r3653, %r1633, %p280;
	setp.eq.s32 	%p281, %r3669, 1769472;
	selp.b32 	%r1635, %r3657, %r1634, %p281;
	setp.eq.s32 	%p282, %r3669, 2359296;
	selp.b32 	%r1636, %r3661, %r1635, %p282;
	setp.eq.s32 	%p283, %r3669, 2949120;
	selp.b32 	%r1637, %r3665, %r1636, %p283;
	selp.b32 	%r1638, %r3646, 0, %p278;
	selp.b32 	%r1639, %r3650, %r1638, %p279;
	selp.b32 	%r1640, %r3654, %r1639, %p280;
	selp.b32 	%r1641, %r3658, %r1640, %p281;
	selp.b32 	%r1642, %r3662, %r1641, %p282;
	selp.b32 	%r1643, %r3666, %r1642, %p283;
	selp.b32 	%r1644, %r3647, 0, %p278;
	selp.b32 	%r1645, %r3651, %r1644, %p279;
	selp.b32 	%r1646, %r3655, %r1645, %p280;
	selp.b32 	%r1647, %r3659, %r1646, %p281;
	selp.b32 	%r1648, %r3663, %r1647, %p282;
	selp.b32 	%r1649, %r3667, %r1648, %p283;
	selp.b32 	%r1650, %r3648, 0, %p278;
	selp.b32 	%r1651, %r3652, %r1650, %p279;
	selp.b32 	%r1652, %r3656, %r1651, %p280;
	selp.b32 	%r1653, %r3660, %r1652, %p281;
	selp.b32 	%r1654, %r3664, %r1653, %p282;
	selp.b32 	%r1655, %r3668, %r1654, %p283;
	mov.u16 	%rs188, 25600;
	// begin inline asm
	mov.b32 %r1100, {%rs188, %rs188};
	// end inline asm
	mov.u16 	%rs190, 21504;
	// begin inline asm
	mov.b32 %r1111, {%rs190, %rs190};
	// end inline asm
	xor.b32  	%r1099, %r1637, -2004318072;
	mov.u32 	%r1236, 983055;
	// begin inline asm
	lop3.b32 %r1097, %r1236, %r1099, %r1100, 202;
	// end inline asm
	mov.u16 	%rs194, 18432;
	// begin inline asm
	mov.b32 %r1101, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1102, %r1100, %r1101;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1105, %r1097, %r1102;
	// end inline asm
	mov.u32 	%r1247, 15728880;
	// begin inline asm
	lop3.b32 %r1108, %r1247, %r1099, %r1111, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1112, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1113, %r1111, %r1112;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1116, %r1108, %r1113;
	// end inline asm
	// begin inline asm
	mov.b32 %r1146, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r1157, {%rs190, %rs190};
	// end inline asm
	xor.b32  	%r1145, %r1643, -2004318072;
	// begin inline asm
	lop3.b32 %r1143, %r1236, %r1145, %r1146, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1147, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1148, %r1146, %r1147;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1151, %r1143, %r1148;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1154, %r1247, %r1145, %r1157, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1158, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1159, %r1157, %r1158;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1162, %r1154, %r1159;
	// end inline asm
	// begin inline asm
	mov.b32 %r1192, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r1203, {%rs190, %rs190};
	// end inline asm
	xor.b32  	%r1191, %r1649, -2004318072;
	// begin inline asm
	lop3.b32 %r1189, %r1236, %r1191, %r1192, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1193, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1194, %r1192, %r1193;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1197, %r1189, %r1194;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1200, %r1247, %r1191, %r1203, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1204, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1205, %r1203, %r1204;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1208, %r1200, %r1205;
	// end inline asm
	// begin inline asm
	mov.b32 %r1238, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r1249, {%rs190, %rs190};
	// end inline asm
	xor.b32  	%r1237, %r1655, -2004318072;
	// begin inline asm
	lop3.b32 %r1235, %r1236, %r1237, %r1238, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1239, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1240, %r1238, %r1239;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1243, %r1235, %r1240;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1246, %r1247, %r1237, %r1249, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1250, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1251, %r1249, %r1250;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1254, %r1246, %r1251;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r1105;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1279, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r89;
    mov.b32 {%r2re, %r2im}, %r1116;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1282, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r1151;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1285, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r89;
    mov.b32 {%r2re, %r2im}, %r1162;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1288, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r1197;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1291, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r89;
    mov.b32 {%r2re, %r2im}, %r1208;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1294, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r1243;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1297, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r89;
    mov.b32 {%r2re, %r2im}, %r1254;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1300, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1366, %r1363}, {%r377, %r380}, {%r1279}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1375, %r1372}, {%r377, %r380}, {%r1282}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1384, %r1381}, {%r377, %r380}, {%r1285}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1393, %r1390}, {%r377, %r380}, {%r1288}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1402, %r1399}, {%r377, %r380}, {%r1291}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1411, %r1408}, {%r377, %r380}, {%r1294}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1420, %r1417}, {%r377, %r380}, {%r1297}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1429, %r1426}, {%r377, %r380}, {%r1300}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1359, %r432;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1361, %r1359, %r1363;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1364, %r429, %r1366, %r1361;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1368, %r432;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1370, %r1368, %r1372;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1373, %r429, %r1375, %r1370;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1377, %r432;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1379, %r1377, %r1381;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1382, %r429, %r1384, %r1379;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1386, %r432;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1388, %r1386, %r1390;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1391, %r429, %r1393, %r1388;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1395, %r432;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1397, %r1395, %r1399;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1400, %r429, %r1402, %r1397;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1404, %r432;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1406, %r1404, %r1408;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1409, %r429, %r1411, %r1406;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1413, %r432;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1415, %r1413, %r1417;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1418, %r429, %r1420, %r1415;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1422, %r432;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1424, %r1422, %r1426;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1427, %r429, %r1429, %r1424;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1431, %r432, %r1366;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1434, %r429, %r1363, %r1431;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1438, %r432, %r1375;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1441, %r429, %r1372, %r1438;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1445, %r432, %r1384;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1448, %r429, %r1381, %r1445;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1452, %r432, %r1393;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1455, %r429, %r1390, %r1452;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1459, %r432, %r1402;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1462, %r429, %r1399, %r1459;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1466, %r432, %r1411;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1469, %r429, %r1408, %r1466;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1473, %r432, %r1420;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1476, %r429, %r1417, %r1473;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1480, %r432, %r1429;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1483, %r429, %r1426, %r1480;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1487, %r1488}, {%r473, %r479, %r476, %r482}, {%r1364, %r1434}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1497, %r1498}, {%r473, %r479, %r476, %r482}, {%r1373, %r1441}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1507, %r1508}, {%r473, %r479, %r476, %r482}, {%r1382, %r1448}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1517, %r1518}, {%r473, %r479, %r476, %r482}, {%r1391, %r1455}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1527, %r1528}, {%r473, %r479, %r476, %r482}, {%r1400, %r1462}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1537, %r1538}, {%r473, %r479, %r476, %r482}, {%r1409, %r1469}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1547, %r1548}, {%r473, %r479, %r476, %r482}, {%r1418, %r1476}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1557, %r1558}, {%r473, %r479, %r476, %r482}, {%r1427, %r1483}, {%r1081, %r1081};
	// end inline asm
	bar.sync 	0;
	mov.u32 	%r3671, %r1081;
	mov.u32 	%r3672, %r1081;
	mov.u32 	%r3673, %r1081;
	mov.u32 	%r3674, %r1081;
	@%p277 bra 	$L__BB0_245;
	bra.uni 	$L__BB0_178;
$L__BB0_245:                            // %oksrem6401
                                        //   in Loop: Header=BB0_177 Depth=2
	ld.shared.u32 	%r3671, [%rd7];
	ld.shared.u32 	%r3672, [%rd8];
	ld.shared.u32 	%r3673, [%rd9];
	ld.shared.u32 	%r3674, [%rd10];
$L__BB0_178:                            // %L15606
                                        //   in Loop: Header=BB0_177 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1691, %r1688}, {%r491, %r494}, {%r3671}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1700, %r1697}, {%r491, %r494}, {%r3672}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1709, %r1706}, {%r491, %r494}, {%r3673}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1718, %r1715}, {%r491, %r494}, {%r3674}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1684, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1686, %r1684, %r1688;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1689, %r543, %r1691, %r1686;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1693, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1695, %r1693, %r1697;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1698, %r543, %r1700, %r1695;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1702, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1704, %r1702, %r1706;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1707, %r543, %r1709, %r1704;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1711, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1713, %r1711, %r1715;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1716, %r543, %r1718, %r1713;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1720, %r546, %r1691;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1723, %r543, %r1688, %r1720;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1727, %r546, %r1700;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1730, %r543, %r1697, %r1727;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1734, %r546, %r1709;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1737, %r543, %r1706, %r1734;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1741, %r546, %r1718;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1744, %r543, %r1715, %r1741;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1748, %r1749}, {%r587, %r593, %r590, %r596}, {%r1689, %r1723}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1758, %r1759}, {%r587, %r593, %r590, %r596}, {%r1698, %r1730}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1768, %r1769}, {%r587, %r593, %r590, %r596}, {%r1707, %r1737}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1778, %r1779}, {%r587, %r593, %r590, %r596}, {%r1716, %r1744}, {%r1081, %r1081};
	// end inline asm
	mov.u32 	%r3675, %r1081;
	mov.u32 	%r3676, %r1081;
	mov.u32 	%r3677, %r1081;
	mov.u32 	%r3678, %r1081;
	@%p277 bra 	$L__BB0_246;
	bra.uni 	$L__BB0_179;
$L__BB0_246:                            // %oksrem7006
                                        //   in Loop: Header=BB0_177 Depth=2
	ld.shared.u32 	%r3675, [%rd13];
	ld.shared.u32 	%r3676, [%rd14];
	ld.shared.u32 	%r3677, [%rd15];
	ld.shared.u32 	%r3678, [%rd16];
$L__BB0_179:                            // %L16812
                                        //   in Loop: Header=BB0_177 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1862, %r1859}, {%r491, %r494}, {%r3675}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1871, %r1868}, {%r491, %r494}, {%r3676}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1880, %r1877}, {%r491, %r494}, {%r3677}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1889, %r1886}, {%r491, %r494}, {%r3678}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1855, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1857, %r1855, %r1859;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1860, %r543, %r1862, %r1857;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1864, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1866, %r1864, %r1868;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1869, %r543, %r1871, %r1866;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1873, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1875, %r1873, %r1877;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1878, %r543, %r1880, %r1875;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1882, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1884, %r1882, %r1886;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1887, %r543, %r1889, %r1884;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1891, %r546, %r1862;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1894, %r543, %r1859, %r1891;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1898, %r546, %r1871;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1901, %r543, %r1868, %r1898;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1905, %r546, %r1880;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1908, %r543, %r1877, %r1905;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1912, %r546, %r1889;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1915, %r543, %r1886, %r1912;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1919, %r1920}, {%r587, %r593, %r590, %r596}, {%r1860, %r1894}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1929, %r1930}, {%r587, %r593, %r590, %r596}, {%r1869, %r1901}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1939, %r1940}, {%r587, %r593, %r590, %r596}, {%r1878, %r1908}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1949, %r1950}, {%r587, %r593, %r590, %r596}, {%r1887, %r1915}, {%r1081, %r1081};
	// end inline asm
	mov.u32 	%r3679, %r1081;
	mov.u32 	%r3680, %r1081;
	mov.u32 	%r3681, %r1081;
	mov.u32 	%r3682, %r1081;
	@%p277 bra 	$L__BB0_247;
	bra.uni 	$L__BB0_180;
$L__BB0_247:                            // %oksrem7611
                                        //   in Loop: Header=BB0_177 Depth=2
	ld.shared.u32 	%r3679, [%rd17];
	ld.shared.u32 	%r3680, [%rd18];
	ld.shared.u32 	%r3681, [%rd19];
	ld.shared.u32 	%r3682, [%rd20];
$L__BB0_180:                            // %L18018
                                        //   in Loop: Header=BB0_177 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2033, %r2030}, {%r491, %r494}, {%r3679}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2042, %r2039}, {%r491, %r494}, {%r3680}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2051, %r2048}, {%r491, %r494}, {%r3681}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2060, %r2057}, {%r491, %r494}, {%r3682}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2026, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2028, %r2026, %r2030;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2031, %r543, %r2033, %r2028;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2035, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2037, %r2035, %r2039;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2040, %r543, %r2042, %r2037;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2044, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2046, %r2044, %r2048;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2049, %r543, %r2051, %r2046;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2053, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2055, %r2053, %r2057;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2058, %r543, %r2060, %r2055;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2062, %r546, %r2033;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2065, %r543, %r2030, %r2062;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2069, %r546, %r2042;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2072, %r543, %r2039, %r2069;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2076, %r546, %r2051;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2079, %r543, %r2048, %r2076;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2083, %r546, %r2060;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2086, %r543, %r2057, %r2083;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2090, %r2091}, {%r587, %r593, %r590, %r596}, {%r2031, %r2065}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2100, %r2101}, {%r587, %r593, %r590, %r596}, {%r2040, %r2072}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2110, %r2111}, {%r587, %r593, %r590, %r596}, {%r2049, %r2079}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2120, %r2121}, {%r587, %r593, %r590, %r596}, {%r2058, %r2086}, {%r1081, %r1081};
	// end inline asm
	mov.u32 	%r3683, %r1081;
	mov.u32 	%r3684, %r1081;
	mov.u32 	%r3685, %r1081;
	mov.u32 	%r3686, %r1081;
	@%p277 bra 	$L__BB0_248;
	bra.uni 	$L__BB0_181;
$L__BB0_248:                            // %oksrem8216
                                        //   in Loop: Header=BB0_177 Depth=2
	ld.shared.u32 	%r3683, [%rd21];
	ld.shared.u32 	%r3684, [%rd22];
	ld.shared.u32 	%r3685, [%rd23];
	ld.shared.u32 	%r3686, [%rd24];
$L__BB0_181:                            // %L19224
                                        //   in Loop: Header=BB0_177 Depth=2
	mov.u32 	%r1823, 671098880;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2204, %r2201}, {%r491, %r494}, {%r3683}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2213, %r2210}, {%r491, %r494}, {%r3684}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2222, %r2219}, {%r491, %r494}, {%r3685}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2231, %r2228}, {%r491, %r494}, {%r3686}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2197, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2199, %r2197, %r2201;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2202, %r543, %r2204, %r2199;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2206, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2208, %r2206, %r2210;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2211, %r543, %r2213, %r2208;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2215, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2217, %r2215, %r2219;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2220, %r543, %r2222, %r2217;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2224, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2226, %r2224, %r2228;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2229, %r543, %r2231, %r2226;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2233, %r546, %r2204;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2236, %r543, %r2201, %r2233;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2240, %r546, %r2213;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2243, %r543, %r2210, %r2240;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2247, %r546, %r2222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2250, %r543, %r2219, %r2247;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2254, %r546, %r2231;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2257, %r543, %r2228, %r2254;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2261, %r2262}, {%r587, %r593, %r590, %r596}, {%r2202, %r2236}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2271, %r2272}, {%r587, %r593, %r590, %r596}, {%r2211, %r2243}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2281, %r2282}, {%r587, %r593, %r590, %r596}, {%r2220, %r2250}, {%r1081, %r1081};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2291, %r2292}, {%r587, %r593, %r590, %r596}, {%r2229, %r2257}, {%r1081, %r1081};
	// end inline asm
	@%p277 bra 	$L__BB0_249;
	bra.uni 	$L__BB0_182;
$L__BB0_249:                            // %pass8790
                                        //   in Loop: Header=BB0_177 Depth=2
	// begin inline asm
	mul.rn.f16x2 %r1788, %r1748, %r1748;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1807, %r1758, %r1758;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1791, %r1749, %r1749, %r1788;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1810, %r1759, %r1759, %r1807;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1959, %r1919, %r1919;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1978, %r1929, %r1929;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1795, %r1768, %r1768, %r1791;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1814, %r1778, %r1778, %r1810;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1962, %r1920, %r1920, %r1959;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1981, %r1930, %r1930, %r1978;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2130, %r2090, %r2090;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2149, %r2100, %r2100;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1799, %r1769, %r1769, %r1795;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1818, %r1779, %r1779, %r1814;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1966, %r1939, %r1939, %r1962;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1985, %r1949, %r1949, %r1981;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2133, %r2091, %r2091, %r2130;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2152, %r2101, %r2101, %r2149;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1803, %r1823, %r1799, %r1081;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1822, %r1823, %r1818, %r1081;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1970, %r1940, %r1940, %r1966;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1989, %r1950, %r1950, %r1985;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2137, %r2110, %r2110, %r2133;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2156, %r2120, %r2120, %r2152;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1974, %r1823, %r1970, %r1803;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1993, %r1823, %r1989, %r1822;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2141, %r2111, %r2111, %r2137;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2160, %r2121, %r2121, %r2156;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2145, %r1823, %r2141, %r1974;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2164, %r1823, %r2160, %r1993;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2301, %r2261, %r2261;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2304, %r2262, %r2262, %r2301;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2308, %r2281, %r2281, %r2304;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2312, %r2282, %r2282, %r2308;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2316, %r1823, %r2312, %r2145;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2320, %r2271, %r2271;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2323, %r2272, %r2272, %r2320;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2327, %r2291, %r2291, %r2323;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2331, %r2292, %r2292, %r2327;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2335, %r1823, %r2331, %r2164;
	// end inline asm
	add.s32 	%r2339, %r148, %r3669;
	cvt.s64.s32 	%rd238, %r2339;
	add.s64 	%rd239, %rd238, %rd11;
	mul.hi.s64 	%rd240, %rd239, 1024819115206086201;
	shr.u64 	%rd241, %rd240, 63;
	shr.s64 	%rd242, %rd240, 24;
	add.s64 	%rd243, %rd242, %rd241;
	setp.lt.s64 	%p288, %rd239, 0;
	mul.lo.s64 	%rd244, %rd243, 301989888;
	setp.ne.s64 	%p289, %rd244, %rd239;
	and.pred  	%p290, %p288, %p289;
	selp.s64 	%rd245, -1, 0, %p290;
	add.s64 	%rd246, %rd243, %rd245;
	mul.lo.s64 	%rd247, %rd246, -301989888;
	add.s64 	%rd248, %rd247, %rd239;
	shl.b64 	%rd249, %rd248, 2;
	add.s64 	%rd250, %rd4, %rd249;
	st.global.u32 	[%rd250], %r2316;
	add.s32 	%r2340, %r147, %r3669;
	cvt.s64.s32 	%rd251, %r2340;
	add.s64 	%rd252, %rd251, %rd11;
	mul.hi.s64 	%rd253, %rd252, 1024819115206086201;
	shr.u64 	%rd254, %rd253, 63;
	shr.s64 	%rd255, %rd253, 24;
	add.s64 	%rd256, %rd255, %rd254;
	setp.lt.s64 	%p291, %rd252, 0;
	mul.lo.s64 	%rd257, %rd256, 301989888;
	setp.ne.s64 	%p292, %rd257, %rd252;
	and.pred  	%p293, %p291, %p292;
	selp.s64 	%rd258, -1, 0, %p293;
	add.s64 	%rd259, %rd256, %rd258;
	mul.lo.s64 	%rd260, %rd259, -301989888;
	add.s64 	%rd261, %rd260, %rd252;
	shl.b64 	%rd262, %rd261, 2;
	add.s64 	%rd263, %rd4, %rd262;
	st.global.u32 	[%rd263], %r2335;
	bra.uni 	$L__BB0_182;
$L__BB0_183:                            // %L19769.preheader
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r177, %r147, %r3669;
	add.s32 	%r178, %r148, %r3669;
	mov.u32 	%r2341, 0;
	mov.u32 	%r3687, %r2341;
	bra.uni 	$L__BB0_184;
$L__BB0_189:                            // %L25534
                                        //   in Loop: Header=BB0_184 Depth=2
	add.s32 	%r122, %r122, 1;
	bar.sync 	0;
	add.s32 	%r3687, %r3687, 589824;
	setp.ne.s32 	%p312, %r3687, 3538944;
	@%p312 bra 	$L__BB0_184;
	bra.uni 	$L__BB0_190;
$L__BB0_184:                            // %L19769
                                        //   Parent Loop BB0_150 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p296, %r3687, 0;
	selp.b32 	%r2879, %r3645, 0, %p296;
	setp.eq.s32 	%p297, %r3687, 589824;
	selp.b32 	%r2880, %r3649, %r2879, %p297;
	setp.eq.s32 	%p298, %r3687, 1179648;
	selp.b32 	%r2881, %r3653, %r2880, %p298;
	setp.eq.s32 	%p299, %r3687, 1769472;
	selp.b32 	%r2882, %r3657, %r2881, %p299;
	setp.eq.s32 	%p300, %r3687, 2359296;
	selp.b32 	%r2883, %r3661, %r2882, %p300;
	setp.eq.s32 	%p301, %r3687, 2949120;
	selp.b32 	%r2884, %r3665, %r2883, %p301;
	selp.b32 	%r2885, %r3646, 0, %p296;
	selp.b32 	%r2886, %r3650, %r2885, %p297;
	selp.b32 	%r2887, %r3654, %r2886, %p298;
	selp.b32 	%r2888, %r3658, %r2887, %p299;
	selp.b32 	%r2889, %r3662, %r2888, %p300;
	selp.b32 	%r2890, %r3666, %r2889, %p301;
	selp.b32 	%r2891, %r3647, 0, %p296;
	selp.b32 	%r2892, %r3651, %r2891, %p297;
	selp.b32 	%r2893, %r3655, %r2892, %p298;
	selp.b32 	%r2894, %r3659, %r2893, %p299;
	selp.b32 	%r2895, %r3663, %r2894, %p300;
	selp.b32 	%r2896, %r3667, %r2895, %p301;
	selp.b32 	%r2897, %r3648, 0, %p296;
	selp.b32 	%r2898, %r3652, %r2897, %p297;
	selp.b32 	%r2899, %r3656, %r2898, %p298;
	selp.b32 	%r2900, %r3660, %r2899, %p299;
	selp.b32 	%r2901, %r3664, %r2900, %p300;
	selp.b32 	%r2902, %r3668, %r2901, %p301;
	// begin inline asm
	mov.b32 %r2369, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r2380, {%rs190, %rs190};
	// end inline asm
	shr.u32 	%r2903, %r2884, 8;
	xor.b32  	%r2379, %r2903, 8947848;
	// begin inline asm
	lop3.b32 %r2366, %r1236, %r2379, %r2369, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2370, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2371, %r2369, %r2370;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2374, %r2366, %r2371;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2377, %r1247, %r2379, %r2380, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2381, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2382, %r2380, %r2381;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2385, %r2377, %r2382;
	// end inline asm
	// begin inline asm
	mov.b32 %r2415, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r2426, {%rs190, %rs190};
	// end inline asm
	shr.u32 	%r2904, %r2890, 8;
	xor.b32  	%r2425, %r2904, 8947848;
	// begin inline asm
	lop3.b32 %r2412, %r1236, %r2425, %r2415, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2416, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2417, %r2415, %r2416;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2420, %r2412, %r2417;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2423, %r1247, %r2425, %r2426, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2427, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2428, %r2426, %r2427;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2431, %r2423, %r2428;
	// end inline asm
	// begin inline asm
	mov.b32 %r2461, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r2472, {%rs190, %rs190};
	// end inline asm
	shr.u32 	%r2905, %r2896, 8;
	xor.b32  	%r2471, %r2905, 8947848;
	// begin inline asm
	lop3.b32 %r2458, %r1236, %r2471, %r2461, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2462, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2463, %r2461, %r2462;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2466, %r2458, %r2463;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2469, %r1247, %r2471, %r2472, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2473, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2474, %r2472, %r2473;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2477, %r2469, %r2474;
	// end inline asm
	// begin inline asm
	mov.b32 %r2507, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r2518, {%rs190, %rs190};
	// end inline asm
	shr.u32 	%r2906, %r2902, 8;
	xor.b32  	%r2517, %r2906, 8947848;
	// begin inline asm
	lop3.b32 %r2504, %r1236, %r2517, %r2507, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2508, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2509, %r2507, %r2508;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2512, %r2504, %r2509;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2515, %r1247, %r2517, %r2518, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2519, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2520, %r2518, %r2519;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2523, %r2515, %r2520;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r2374;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2526, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r89;
    mov.b32 {%r2re, %r2im}, %r2385;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2529, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r2420;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2532, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r89;
    mov.b32 {%r2re, %r2im}, %r2431;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2535, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r2466;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2538, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r89;
    mov.b32 {%r2re, %r2im}, %r2477;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2541, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r2512;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2544, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r89;
    mov.b32 {%r2re, %r2im}, %r2523;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2547, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2613, %r2610}, {%r377, %r380}, {%r2526}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2622, %r2619}, {%r377, %r380}, {%r2529}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2631, %r2628}, {%r377, %r380}, {%r2532}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2640, %r2637}, {%r377, %r380}, {%r2535}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2649, %r2646}, {%r377, %r380}, {%r2538}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2658, %r2655}, {%r377, %r380}, {%r2541}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2667, %r2664}, {%r377, %r380}, {%r2544}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2676, %r2673}, {%r377, %r380}, {%r2547}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2606, %r432;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2608, %r2606, %r2610;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2611, %r429, %r2613, %r2608;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2615, %r432;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2617, %r2615, %r2619;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2620, %r429, %r2622, %r2617;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2624, %r432;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2626, %r2624, %r2628;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2629, %r429, %r2631, %r2626;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2633, %r432;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2635, %r2633, %r2637;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2638, %r429, %r2640, %r2635;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2642, %r432;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2644, %r2642, %r2646;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2647, %r429, %r2649, %r2644;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2651, %r432;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2653, %r2651, %r2655;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2656, %r429, %r2658, %r2653;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2660, %r432;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2662, %r2660, %r2664;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2665, %r429, %r2667, %r2662;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2669, %r432;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2671, %r2669, %r2673;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2674, %r429, %r2676, %r2671;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2678, %r432, %r2613;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2681, %r429, %r2610, %r2678;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2685, %r432, %r2622;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2688, %r429, %r2619, %r2685;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2692, %r432, %r2631;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2695, %r429, %r2628, %r2692;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2699, %r432, %r2640;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2702, %r429, %r2637, %r2699;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2706, %r432, %r2649;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2709, %r429, %r2646, %r2706;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2713, %r432, %r2658;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2716, %r429, %r2655, %r2713;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2720, %r432, %r2667;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2723, %r429, %r2664, %r2720;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2727, %r432, %r2676;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2730, %r429, %r2673, %r2727;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2734, %r2735}, {%r473, %r479, %r476, %r482}, {%r2611, %r2681}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2744, %r2745}, {%r473, %r479, %r476, %r482}, {%r2620, %r2688}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2754, %r2755}, {%r473, %r479, %r476, %r482}, {%r2629, %r2695}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2764, %r2765}, {%r473, %r479, %r476, %r482}, {%r2638, %r2702}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2774, %r2775}, {%r473, %r479, %r476, %r482}, {%r2647, %r2709}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2784, %r2785}, {%r473, %r479, %r476, %r482}, {%r2656, %r2716}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2794, %r2795}, {%r473, %r479, %r476, %r482}, {%r2665, %r2723}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2804, %r2805}, {%r473, %r479, %r476, %r482}, {%r2674, %r2730}, {%r2341, %r2341};
	// end inline asm
	bar.sync 	0;
	mov.u32 	%r3689, %r2341;
	mov.u32 	%r3690, %r2341;
	mov.u32 	%r3691, %r2341;
	mov.u32 	%r3692, %r2341;
	@%p277 bra 	$L__BB0_250;
	bra.uni 	$L__BB0_185;
$L__BB0_250:                            // %oksrem9039
                                        //   in Loop: Header=BB0_184 Depth=2
	ld.shared.u32 	%r3692, [%rd7];
	ld.shared.u32 	%r3691, [%rd8];
	ld.shared.u32 	%r3690, [%rd9];
	ld.shared.u32 	%r3689, [%rd10];
$L__BB0_185:                            // %L21387
                                        //   in Loop: Header=BB0_184 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2942, %r2939}, {%r491, %r494}, {%r3692}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2951, %r2948}, {%r491, %r494}, {%r3691}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2960, %r2957}, {%r491, %r494}, {%r3690}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2969, %r2966}, {%r491, %r494}, {%r3689}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2935, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2937, %r2935, %r2939;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2940, %r543, %r2942, %r2937;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2944, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2946, %r2944, %r2948;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2949, %r543, %r2951, %r2946;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2953, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2955, %r2953, %r2957;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2958, %r543, %r2960, %r2955;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2962, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2964, %r2962, %r2966;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2967, %r543, %r2969, %r2964;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2971, %r546, %r2942;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2974, %r543, %r2939, %r2971;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2978, %r546, %r2951;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2981, %r543, %r2948, %r2978;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2985, %r546, %r2960;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2988, %r543, %r2957, %r2985;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2992, %r546, %r2969;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2995, %r543, %r2966, %r2992;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2999, %r3000}, {%r587, %r593, %r590, %r596}, {%r2940, %r2974}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3009, %r3010}, {%r587, %r593, %r590, %r596}, {%r2949, %r2981}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3019, %r3020}, {%r587, %r593, %r590, %r596}, {%r2958, %r2988}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3029, %r3030}, {%r587, %r593, %r590, %r596}, {%r2967, %r2995}, {%r2341, %r2341};
	// end inline asm
	mov.u32 	%r3693, %r2341;
	mov.u32 	%r3694, %r2341;
	mov.u32 	%r3695, %r2341;
	mov.u32 	%r3696, %r2341;
	@%p277 bra 	$L__BB0_251;
	bra.uni 	$L__BB0_186;
$L__BB0_251:                            // %oksrem9644
                                        //   in Loop: Header=BB0_184 Depth=2
	ld.shared.u32 	%r3696, [%rd13];
	ld.shared.u32 	%r3695, [%rd14];
	ld.shared.u32 	%r3694, [%rd15];
	ld.shared.u32 	%r3693, [%rd16];
$L__BB0_186:                            // %L22593
                                        //   in Loop: Header=BB0_184 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3113, %r3110}, {%r491, %r494}, {%r3696}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3122, %r3119}, {%r491, %r494}, {%r3695}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3131, %r3128}, {%r491, %r494}, {%r3694}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3140, %r3137}, {%r491, %r494}, {%r3693}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3106, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3108, %r3106, %r3110;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3111, %r543, %r3113, %r3108;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3115, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3117, %r3115, %r3119;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3120, %r543, %r3122, %r3117;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3124, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3126, %r3124, %r3128;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3129, %r543, %r3131, %r3126;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3133, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3135, %r3133, %r3137;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3138, %r543, %r3140, %r3135;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3142, %r546, %r3113;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3145, %r543, %r3110, %r3142;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3149, %r546, %r3122;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3152, %r543, %r3119, %r3149;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3156, %r546, %r3131;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3159, %r543, %r3128, %r3156;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3163, %r546, %r3140;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3166, %r543, %r3137, %r3163;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3170, %r3171}, {%r587, %r593, %r590, %r596}, {%r3111, %r3145}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3180, %r3181}, {%r587, %r593, %r590, %r596}, {%r3120, %r3152}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3190, %r3191}, {%r587, %r593, %r590, %r596}, {%r3129, %r3159}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3200, %r3201}, {%r587, %r593, %r590, %r596}, {%r3138, %r3166}, {%r2341, %r2341};
	// end inline asm
	mov.u32 	%r3697, %r2341;
	mov.u32 	%r3698, %r2341;
	mov.u32 	%r3699, %r2341;
	mov.u32 	%r3700, %r2341;
	@%p277 bra 	$L__BB0_252;
	bra.uni 	$L__BB0_187;
$L__BB0_252:                            // %oksrem10249
                                        //   in Loop: Header=BB0_184 Depth=2
	ld.shared.u32 	%r3700, [%rd17];
	ld.shared.u32 	%r3699, [%rd18];
	ld.shared.u32 	%r3698, [%rd19];
	ld.shared.u32 	%r3697, [%rd20];
$L__BB0_187:                            // %L23799
                                        //   in Loop: Header=BB0_184 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3284, %r3281}, {%r491, %r494}, {%r3700}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3293, %r3290}, {%r491, %r494}, {%r3699}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3302, %r3299}, {%r491, %r494}, {%r3698}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3311, %r3308}, {%r491, %r494}, {%r3697}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3277, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3279, %r3277, %r3281;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3282, %r543, %r3284, %r3279;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3286, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3288, %r3286, %r3290;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3291, %r543, %r3293, %r3288;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3295, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3297, %r3295, %r3299;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3300, %r543, %r3302, %r3297;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3304, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3306, %r3304, %r3308;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3309, %r543, %r3311, %r3306;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3313, %r546, %r3284;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3316, %r543, %r3281, %r3313;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3320, %r546, %r3293;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3323, %r543, %r3290, %r3320;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3327, %r546, %r3302;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3330, %r543, %r3299, %r3327;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3334, %r546, %r3311;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3337, %r543, %r3308, %r3334;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3341, %r3342}, {%r587, %r593, %r590, %r596}, {%r3282, %r3316}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3351, %r3352}, {%r587, %r593, %r590, %r596}, {%r3291, %r3323}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3361, %r3362}, {%r587, %r593, %r590, %r596}, {%r3300, %r3330}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3371, %r3372}, {%r587, %r593, %r590, %r596}, {%r3309, %r3337}, {%r2341, %r2341};
	// end inline asm
	mov.u32 	%r3701, %r2341;
	mov.u32 	%r3702, %r2341;
	mov.u32 	%r3703, %r2341;
	mov.u32 	%r3704, %r2341;
	@%p277 bra 	$L__BB0_253;
	bra.uni 	$L__BB0_188;
$L__BB0_253:                            // %oksrem10854
                                        //   in Loop: Header=BB0_184 Depth=2
	ld.shared.u32 	%r3704, [%rd21];
	ld.shared.u32 	%r3703, [%rd22];
	ld.shared.u32 	%r3702, [%rd23];
	ld.shared.u32 	%r3701, [%rd24];
$L__BB0_188:                            // %L25005
                                        //   in Loop: Header=BB0_184 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3455, %r3452}, {%r491, %r494}, {%r3704}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3464, %r3461}, {%r491, %r494}, {%r3703}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3473, %r3470}, {%r491, %r494}, {%r3702}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3482, %r3479}, {%r491, %r494}, {%r3701}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3448, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3450, %r3448, %r3452;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3453, %r543, %r3455, %r3450;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3457, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3459, %r3457, %r3461;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3462, %r543, %r3464, %r3459;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3466, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3468, %r3466, %r3470;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3471, %r543, %r3473, %r3468;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3475, %r546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3477, %r3475, %r3479;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3480, %r543, %r3482, %r3477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3484, %r546, %r3455;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3487, %r543, %r3452, %r3484;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3491, %r546, %r3464;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3494, %r543, %r3461, %r3491;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3498, %r546, %r3473;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3501, %r543, %r3470, %r3498;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3505, %r546, %r3482;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3508, %r543, %r3479, %r3505;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3512, %r3513}, {%r587, %r593, %r590, %r596}, {%r3453, %r3487}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3522, %r3523}, {%r587, %r593, %r590, %r596}, {%r3462, %r3494}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3532, %r3533}, {%r587, %r593, %r590, %r596}, {%r3471, %r3501}, {%r2341, %r2341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3542, %r3543}, {%r587, %r593, %r590, %r596}, {%r3480, %r3508}, {%r2341, %r2341};
	// end inline asm
	@%p277 bra 	$L__BB0_254;
	bra.uni 	$L__BB0_189;
$L__BB0_254:                            // %pass11428
                                        //   in Loop: Header=BB0_184 Depth=2
	// begin inline asm
	mul.rn.f16x2 %r3039, %r2999, %r2999;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3058, %r3009, %r3009;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3042, %r3000, %r3000, %r3039;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3061, %r3010, %r3010, %r3058;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3210, %r3170, %r3170;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3229, %r3180, %r3180;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3046, %r3019, %r3019, %r3042;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3065, %r3029, %r3029, %r3061;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3213, %r3171, %r3171, %r3210;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3232, %r3181, %r3181, %r3229;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3381, %r3341, %r3341;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3400, %r3351, %r3351;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3050, %r3020, %r3020, %r3046;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3069, %r3030, %r3030, %r3065;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3217, %r3190, %r3190, %r3213;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3236, %r3200, %r3200, %r3232;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3384, %r3342, %r3342, %r3381;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3403, %r3352, %r3352, %r3400;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3054, %r1823, %r3050, %r2341;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3073, %r1823, %r3069, %r2341;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3221, %r3191, %r3191, %r3217;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3240, %r3201, %r3201, %r3236;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3388, %r3361, %r3361, %r3384;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3407, %r3371, %r3371, %r3403;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3225, %r1823, %r3221, %r3054;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3244, %r1823, %r3240, %r3073;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3392, %r3362, %r3362, %r3388;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3411, %r3372, %r3372, %r3407;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3396, %r1823, %r3392, %r3225;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3415, %r1823, %r3411, %r3244;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3552, %r3512, %r3512;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3555, %r3513, %r3513, %r3552;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3559, %r3532, %r3532, %r3555;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3563, %r3533, %r3533, %r3559;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3567, %r1823, %r3563, %r3396;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3571, %r3522, %r3522;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3574, %r3523, %r3523, %r3571;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3578, %r3542, %r3542, %r3574;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3582, %r3543, %r3543, %r3578;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3586, %r1823, %r3582, %r3415;
	// end inline asm
	add.s32 	%r3590, %r178, %r3687;
	cvt.s64.s32 	%rd264, %r3590;
	add.s64 	%rd265, %rd264, %rd11;
	mul.hi.s64 	%rd266, %rd265, 1024819115206086201;
	shr.u64 	%rd267, %rd266, 63;
	shr.s64 	%rd268, %rd266, 24;
	add.s64 	%rd269, %rd268, %rd267;
	setp.lt.s64 	%p306, %rd265, 0;
	mul.lo.s64 	%rd270, %rd269, 301989888;
	setp.ne.s64 	%p307, %rd270, %rd265;
	and.pred  	%p308, %p306, %p307;
	selp.s64 	%rd271, -1, 0, %p308;
	add.s64 	%rd272, %rd269, %rd271;
	mul.lo.s64 	%rd273, %rd272, -301989888;
	add.s64 	%rd274, %rd273, %rd265;
	shl.b64 	%rd275, %rd274, 2;
	add.s64 	%rd276, %rd4, %rd275;
	st.global.u32 	[%rd276], %r3567;
	add.s32 	%r3591, %r177, %r3687;
	cvt.s64.s32 	%rd277, %r3591;
	add.s64 	%rd278, %rd277, %rd11;
	mul.hi.s64 	%rd279, %rd278, 1024819115206086201;
	shr.u64 	%rd280, %rd279, 63;
	shr.s64 	%rd281, %rd279, 24;
	add.s64 	%rd282, %rd281, %rd280;
	setp.lt.s64 	%p309, %rd278, 0;
	mul.lo.s64 	%rd283, %rd282, 301989888;
	setp.ne.s64 	%p310, %rd283, %rd278;
	and.pred  	%p311, %p309, %p310;
	selp.s64 	%rd284, -1, 0, %p311;
	add.s64 	%rd285, %rd282, %rd284;
	mul.lo.s64 	%rd286, %rd285, -301989888;
	add.s64 	%rd287, %rd286, %rd278;
	shl.b64 	%rd288, %rd287, 2;
	add.s64 	%rd289, %rd4, %rd288;
	st.global.u32 	[%rd289], %r3586;
	bra.uni 	$L__BB0_189;
$L__BB0_191:                            // %L25560
	mov.u32 	%r3592, 0;
	st.global.u32 	[%rd6], %r3592;
	ret;
$L__BB0_152:                            // %L7405
	mov.u32 	%r3616, 5;
	st.global.u32 	[%rd6], %r3616;
	mov.u64 	%rd336, exception2191;
	cvta.global.u64 	%rd337, %rd336;
	{ // callseq 110, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd337;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 110
	{ // callseq 111, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 111
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_153:                            // %L7565
	mov.u32 	%r3615, 5;
	st.global.u32 	[%rd6], %r3615;
	mov.u64 	%rd334, exception2191;
	cvta.global.u64 	%rd335, %rd334;
	{ // callseq 108, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd335;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 108
	{ // callseq 109, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 109
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_154:                            // %L7725
	mov.u32 	%r3614, 5;
	st.global.u32 	[%rd6], %r3614;
	mov.u64 	%rd332, exception2191;
	cvta.global.u64 	%rd333, %rd332;
	{ // callseq 106, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd333;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 106
	{ // callseq 107, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 107
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_155:                            // %L7885
	mov.u32 	%r3613, 5;
	st.global.u32 	[%rd6], %r3613;
	mov.u64 	%rd330, exception2191;
	cvta.global.u64 	%rd331, %rd330;
	{ // callseq 104, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd331;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 104
	{ // callseq 105, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 105
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_156:                            // %L8045
	mov.u32 	%r3612, 5;
	st.global.u32 	[%rd6], %r3612;
	mov.u64 	%rd328, exception2191;
	cvta.global.u64 	%rd329, %rd328;
	{ // callseq 102, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd329;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 102
	{ // callseq 103, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 103
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_157:                            // %L8205
	mov.u32 	%r3611, 5;
	st.global.u32 	[%rd6], %r3611;
	mov.u64 	%rd326, exception2191;
	cvta.global.u64 	%rd327, %rd326;
	{ // callseq 100, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd327;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 100
	{ // callseq 101, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 101
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_158:                            // %L8365
	mov.u32 	%r3610, 5;
	st.global.u32 	[%rd6], %r3610;
	mov.u64 	%rd324, exception2191;
	cvta.global.u64 	%rd325, %rd324;
	{ // callseq 98, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd325;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 98
	{ // callseq 99, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 99
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_159:                            // %L8525
	mov.u32 	%r3609, 5;
	st.global.u32 	[%rd6], %r3609;
	mov.u64 	%rd322, exception2191;
	cvta.global.u64 	%rd323, %rd322;
	{ // callseq 96, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd323;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 96
	{ // callseq 97, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 97
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_160:                            // %L8685
	mov.u32 	%r3608, 5;
	st.global.u32 	[%rd6], %r3608;
	mov.u64 	%rd320, exception2191;
	cvta.global.u64 	%rd321, %rd320;
	{ // callseq 94, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd321;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 94
	{ // callseq 95, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 95
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_161:                            // %L8845
	mov.u32 	%r3607, 5;
	st.global.u32 	[%rd6], %r3607;
	mov.u64 	%rd318, exception2191;
	cvta.global.u64 	%rd319, %rd318;
	{ // callseq 92, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd319;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 92
	{ // callseq 93, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 93
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_162:                            // %L9005
	mov.u32 	%r3606, 5;
	st.global.u32 	[%rd6], %r3606;
	mov.u64 	%rd316, exception2191;
	cvta.global.u64 	%rd317, %rd316;
	{ // callseq 90, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd317;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 90
	{ // callseq 91, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 91
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_163:                            // %L9165
	mov.u32 	%r3605, 5;
	st.global.u32 	[%rd6], %r3605;
	mov.u64 	%rd314, exception2191;
	cvta.global.u64 	%rd315, %rd314;
	{ // callseq 88, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd315;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 88
	{ // callseq 89, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 89
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_164:                            // %L9325
	mov.u32 	%r3604, 5;
	st.global.u32 	[%rd6], %r3604;
	mov.u64 	%rd312, exception2191;
	cvta.global.u64 	%rd313, %rd312;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd313;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 86
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 87
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_165:                            // %L9485
	mov.u32 	%r3603, 5;
	st.global.u32 	[%rd6], %r3603;
	mov.u64 	%rd310, exception2191;
	cvta.global.u64 	%rd311, %rd310;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd311;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 84
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 85
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_166:                            // %L9645
	mov.u32 	%r3602, 5;
	st.global.u32 	[%rd6], %r3602;
	mov.u64 	%rd308, exception2191;
	cvta.global.u64 	%rd309, %rd308;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd309;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 82
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 83
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_167:                            // %L9805
	mov.u32 	%r3601, 5;
	st.global.u32 	[%rd6], %r3601;
	mov.u64 	%rd306, exception2191;
	cvta.global.u64 	%rd307, %rd306;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd307;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 80
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 81
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_168:                            // %L9965
	mov.u32 	%r3600, 5;
	st.global.u32 	[%rd6], %r3600;
	mov.u64 	%rd304, exception2191;
	cvta.global.u64 	%rd305, %rd304;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd305;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 78
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 79
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_169:                            // %L10125
	mov.u32 	%r3599, 5;
	st.global.u32 	[%rd6], %r3599;
	mov.u64 	%rd302, exception2191;
	cvta.global.u64 	%rd303, %rd302;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd303;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 76
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 77
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_170:                            // %L10285
	mov.u32 	%r3598, 5;
	st.global.u32 	[%rd6], %r3598;
	mov.u64 	%rd300, exception2191;
	cvta.global.u64 	%rd301, %rd300;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd301;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 75
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_171:                            // %L10445
	mov.u32 	%r3597, 5;
	st.global.u32 	[%rd6], %r3597;
	mov.u64 	%rd298, exception2191;
	cvta.global.u64 	%rd299, %rd298;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd299;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 73
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_172:                            // %L10605
	mov.u32 	%r3596, 5;
	st.global.u32 	[%rd6], %r3596;
	mov.u64 	%rd296, exception2191;
	cvta.global.u64 	%rd297, %rd296;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd297;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 71
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_173:                            // %L10791
	mov.u32 	%r3595, 5;
	st.global.u32 	[%rd6], %r3595;
	mov.u64 	%rd294, exception2191;
	cvta.global.u64 	%rd295, %rd294;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd295;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 69
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_174:                            // %L10951
	mov.u32 	%r3594, 5;
	st.global.u32 	[%rd6], %r3594;
	mov.u64 	%rd292, exception2191;
	cvta.global.u64 	%rd293, %rd292;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd293;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 66
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 67
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_175:                            // %L11111
	mov.u32 	%r3593, 5;
	st.global.u32 	[%rd6], %r3593;
	mov.u64 	%rd290, exception2191;
	cvta.global.u64 	%rd291, %rd290;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd291;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 64
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 65
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L169
	mov.u32 	%r3618, 2;
	st.global.u32 	[%rd6], %r3618;
	mov.u64 	%rd340, exception2191;
	cvta.global.u64 	%rd341, %rd340;
	{ // callseq 114, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd341;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 114
	{ // callseq 115, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 115
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_13:                             // %L312
	mov.u32 	%r3617, 3;
	st.global.u32 	[%rd6], %r3617;
	mov.u64 	%rd338, exception2191;
	cvta.global.u64 	%rd339, %rd338;
	{ // callseq 112, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd339;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 112
	{ // callseq 113, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 113
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd31, exception1;
	cvta.global.u64 	%rd32, %rd31;
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd32;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 59
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 60
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_147:                            // %L1149
	add.u64 	%rd30, %SP, 0;
	add.u64 	%rd5, %SPL, 0;
	st.local.v2.u32 	[%rd5], {%r3, %r1};
	st.local.v2.u32 	[%rd5+8], {%r4, %r83};
	st.local.u32 	[%rd5+16], %r84;
	mov.u64 	%rd36, __unnamed_1;
	cvta.global.u64 	%rd37, %rd36;
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd37;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd30;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r607, [retval0+0];
	} // callseq 61
	mov.u32 	%r609, 4;
	st.global.u32 	[%rd6], %r609;
	mov.u64 	%rd39, exception2191;
	cvta.global.u64 	%rd40, %rd39;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd40;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 62
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 63
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
