<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/ezr32wg/include/ezr32wg_prs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_b946500f74c6245977978dd24ee90bb9.html">ezr32wg</a></li><li class="navelem"><a class="el" href="dir_a9422eb9f0c1ee9109f4cc49b6ceceaa.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ezr32wg_prs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ezr32wg__prs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="struct_p_r_s___type_def.html">   42</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;{</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="struct_p_r_s___type_def.html#a8941a9078b35d7c01b50911620fe9261">   44</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_p_r_s___type_def.html#a8941a9078b35d7c01b50911620fe9261">SWPULSE</a>;      </div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="struct_p_r_s___type_def.html#a35eb80dce09e234c533a246191813f59">   45</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_p_r_s___type_def.html#a35eb80dce09e234c533a246191813f59">SWLEVEL</a>;      </div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="struct_p_r_s___type_def.html#a50c3f2ef20147c6c6a15e4e7aebcb2c2">   46</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_p_r_s___type_def.html#a50c3f2ef20147c6c6a15e4e7aebcb2c2">ROUTE</a>;        </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_p_r_s___type_def.html#a40626516c1871e2cb75ae9d5940a9341">   48</a></span>&#160;  uint32_t       RESERVED0[1]; </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_p_r_s___type_def.html#a8186590b99ab9619df12c0ca8c12bf0c">   49</a></span>&#160;  <a class="code" href="struct_p_r_s___c_h___type_def.html">PRS_CH_TypeDef</a> CH[12];       </div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;} <a class="code" href="struct_p_r_s___type_def.html">PRS_TypeDef</a>;                 </div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/* Bit fields for PRS SWPULSE */</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga2ab5f8a8f7976cfe780bb23fc7ca184d">   58</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_RESETVALUE                 0x00000000UL                           </span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaaa2b7d9ce7b1d07e4c577ed71ccb6159">   59</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_MASK                       0x00000FFFUL                           </span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga47e4c4568b630420def76b5f17c5604a">   60</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH0PULSE                    (0x1UL &lt;&lt; 0)                           </span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga4e0d36605d5bab8ceffaf0b5ed656cb8">   61</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH0PULSE_SHIFT             0                                      </span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga842bcb3c30296ac18afca2b56a8ce6ab">   62</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH0PULSE_MASK              0x1UL                                  </span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gad5c23b89db4226729382f2c44f1f49d9">   63</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH0PULSE_DEFAULT           0x00000000UL                           </span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga59c9abf38131dd8c97d7001bf50fadff">   64</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH0PULSE_DEFAULT            (_PRS_SWPULSE_CH0PULSE_DEFAULT &lt;&lt; 0)   </span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gacb8ece77849aa64e0543fed5af7779c3">   65</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH1PULSE                    (0x1UL &lt;&lt; 1)                           </span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga9e95394eb0ab7787b2079e907d22cd7b">   66</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH1PULSE_SHIFT             1                                      </span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga0cd68f32e827c6a06a5aabb234be148c">   67</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH1PULSE_MASK              0x2UL                                  </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga6fb1b5120ea80441d41cb7b593bbc6ba">   68</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH1PULSE_DEFAULT           0x00000000UL                           </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gad15e33a50b951b6b6b281f7c80b82d6f">   69</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH1PULSE_DEFAULT            (_PRS_SWPULSE_CH1PULSE_DEFAULT &lt;&lt; 1)   </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga3cca3d9562632938beb49c44b0b77081">   70</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH2PULSE                    (0x1UL &lt;&lt; 2)                           </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga61ebcad9414ce5a7cccaa54912d5d15a">   71</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH2PULSE_SHIFT             2                                      </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gafaa1e7e199925102d3c08a262db65e8a">   72</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH2PULSE_MASK              0x4UL                                  </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga4e9b8b736b62f53b0b5e12284e6ffe59">   73</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH2PULSE_DEFAULT           0x00000000UL                           </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga0d81a08359239371922eb240b8ce2951">   74</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH2PULSE_DEFAULT            (_PRS_SWPULSE_CH2PULSE_DEFAULT &lt;&lt; 2)   </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga41a9bbbe23222308b559675c7081fd1a">   75</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH3PULSE                    (0x1UL &lt;&lt; 3)                           </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga30f8a72bc3720526a9c812af478c288d">   76</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH3PULSE_SHIFT             3                                      </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga7e2f71181e478510ef883ada7e3cb174">   77</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH3PULSE_MASK              0x8UL                                  </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gae6a1b90b929ad89379989173e5ce50fc">   78</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH3PULSE_DEFAULT           0x00000000UL                           </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga146e72d0dd1c912f9bec9f22fd02f5ff">   79</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH3PULSE_DEFAULT            (_PRS_SWPULSE_CH3PULSE_DEFAULT &lt;&lt; 3)   </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga2b92f7540f22606be0ce8a9a1249df9a">   80</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH4PULSE                    (0x1UL &lt;&lt; 4)                           </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaaa74f4f1a23b360bf4c38e898bcc06af">   81</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH4PULSE_SHIFT             4                                      </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gac59ba7081d8c9a1631fcfa799827d260">   82</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH4PULSE_MASK              0x10UL                                 </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaee49a595c3008b4e21e37b82503d5b17">   83</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH4PULSE_DEFAULT           0x00000000UL                           </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga324fcd189c2692f4e0edc11147687d78">   84</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH4PULSE_DEFAULT            (_PRS_SWPULSE_CH4PULSE_DEFAULT &lt;&lt; 4)   </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga8af1a96b003a812f907cf7379c295bd8">   85</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH5PULSE                    (0x1UL &lt;&lt; 5)                           </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga02696950de6c118d7dae5623e437f60a">   86</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH5PULSE_SHIFT             5                                      </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gab610ab5b4518d29d8e134d4adbedb120">   87</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH5PULSE_MASK              0x20UL                                 </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga7212eb33ce1712f0ec6c6fbfde7f8a80">   88</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH5PULSE_DEFAULT           0x00000000UL                           </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga9b791a69eaff5dce5b38b6289cb3e328">   89</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH5PULSE_DEFAULT            (_PRS_SWPULSE_CH5PULSE_DEFAULT &lt;&lt; 5)   </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga66a317e3ab52a8a601ee98c66e5e206e">   90</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH6PULSE                    (0x1UL &lt;&lt; 6)                           </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga6c85db0f109c2f075a42ca0adba0b1ed">   91</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH6PULSE_SHIFT             6                                      </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga9c1ea01ae7735a53cc1bb26c5d195a3f">   92</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH6PULSE_MASK              0x40UL                                 </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga464c565d0d27084570a0edf57989ad1e">   93</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH6PULSE_DEFAULT           0x00000000UL                           </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gab302495ea9f047914b2a2dd54510793f">   94</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH6PULSE_DEFAULT            (_PRS_SWPULSE_CH6PULSE_DEFAULT &lt;&lt; 6)   </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga0c2b61da7ac772efdac69b0f560c4352">   95</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH7PULSE                    (0x1UL &lt;&lt; 7)                           </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gac1cc2e1007a52ec7380b5e0c7b757221">   96</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH7PULSE_SHIFT             7                                      </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga55dba15ff54e6c30f0d92e5509204539">   97</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH7PULSE_MASK              0x80UL                                 </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gabcc4430bf73addfce0442cda61c96df5">   98</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH7PULSE_DEFAULT           0x00000000UL                           </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gae3786f9adf9a989bd6819bd2030a6a3a">   99</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH7PULSE_DEFAULT            (_PRS_SWPULSE_CH7PULSE_DEFAULT &lt;&lt; 7)   </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga6104c157400956e2ee17984eded576e3">  100</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH8PULSE                    (0x1UL &lt;&lt; 8)                           </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaa6d02b6b849d43f2f65505435b731ae5">  101</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH8PULSE_SHIFT             8                                      </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga14905a3b566d3d6e73dcceb76bbc123c">  102</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH8PULSE_MASK              0x100UL                                </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga81f687f2ff4a396290306467fa0df042">  103</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH8PULSE_DEFAULT           0x00000000UL                           </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gab656e64c2bcaa65a73681f26913de5f5">  104</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH8PULSE_DEFAULT            (_PRS_SWPULSE_CH8PULSE_DEFAULT &lt;&lt; 8)   </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga0738021f3d9389efd033f018da57dd2d">  105</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH9PULSE                    (0x1UL &lt;&lt; 9)                           </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga686f543e4248801c4024f61dee4ba3b3">  106</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH9PULSE_SHIFT             9                                      </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga1185d0a95505629c8694e9eff454383d">  107</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH9PULSE_MASK              0x200UL                                </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga10112a40c450eed09230d951d45ed2e1">  108</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH9PULSE_DEFAULT           0x00000000UL                           </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga031ede66bd244ec574146d0074ac3492">  109</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH9PULSE_DEFAULT            (_PRS_SWPULSE_CH9PULSE_DEFAULT &lt;&lt; 9)   </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaeb407a2b2522f27ff0bb27ef3b76add5">  110</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH10PULSE                   (0x1UL &lt;&lt; 10)                          </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga83b36c430d289df769a9e6dd84475654">  111</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH10PULSE_SHIFT            10                                     </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaf8fc0ef360721e057fdf8cbc63e16ef5">  112</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH10PULSE_MASK             0x400UL                                </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga2ee0557efbc425626108ef78cf21c6e9">  113</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH10PULSE_DEFAULT          0x00000000UL                           </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga813bb386de1f0d1171e876168b062ce1">  114</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH10PULSE_DEFAULT           (_PRS_SWPULSE_CH10PULSE_DEFAULT &lt;&lt; 10) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga4ed4caf472f0ee5c713ffa040071dd79">  115</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH11PULSE                   (0x1UL &lt;&lt; 11)                          </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaed102f4add93742335aae90c066dc9a5">  116</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH11PULSE_SHIFT            11                                     </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga371d319f06c04cc329b2c7064738a52a">  117</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH11PULSE_MASK             0x800UL                                </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga5bdad3ba6ad401fb218ffa0d4d4bc36c">  118</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH11PULSE_DEFAULT          0x00000000UL                           </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga252a754edf62e7b0482552b4e733cf5c">  119</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH11PULSE_DEFAULT           (_PRS_SWPULSE_CH11PULSE_DEFAULT &lt;&lt; 11) </span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for PRS SWLEVEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gadeac54101aca47a17ecb61f9f559c811">  122</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_RESETVALUE                 0x00000000UL                           </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gac733addf8455b38abfa0a2a0d4024e6a">  123</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_MASK                       0x00000FFFUL                           </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga783f93f8907f806b06cdf20d4800e074">  124</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH0LEVEL                    (0x1UL &lt;&lt; 0)                           </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga7e1f525b00b4466c77da8037b66b9bfb">  125</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH0LEVEL_SHIFT             0                                      </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga04e2e56f9003cd6ea6a51f9b802279be">  126</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH0LEVEL_MASK              0x1UL                                  </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gac6b7a9be4702c70797b9beaa5ca4c283">  127</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH0LEVEL_DEFAULT           0x00000000UL                           </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga737949d3661a5f24fb60ce0f62759890">  128</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH0LEVEL_DEFAULT            (_PRS_SWLEVEL_CH0LEVEL_DEFAULT &lt;&lt; 0)   </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga1ce5b99f05e49d947a868dc4d49f5a4e">  129</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH1LEVEL                    (0x1UL &lt;&lt; 1)                           </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gadf5f2ea0475476c63fd57a0ebf11e9e9">  130</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH1LEVEL_SHIFT             1                                      </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga9dfa84e502d8c90093045dc4793a1fc9">  131</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH1LEVEL_MASK              0x2UL                                  </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga844e86a2e412df19d7a21117c8e9fcef">  132</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH1LEVEL_DEFAULT           0x00000000UL                           </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga8ce1e40ca36c543e77c0b283f262e09c">  133</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH1LEVEL_DEFAULT            (_PRS_SWLEVEL_CH1LEVEL_DEFAULT &lt;&lt; 1)   </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga96661a8a2065b449ec1eda025dfa27c0">  134</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH2LEVEL                    (0x1UL &lt;&lt; 2)                           </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaf65f960bbd86c57739bdf0deeb620f09">  135</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH2LEVEL_SHIFT             2                                      </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga4e0b67c62cf3144bf467e5fba6b557cd">  136</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH2LEVEL_MASK              0x4UL                                  </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga7c179bad8d4dd561922479b3d8ed0d6f">  137</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH2LEVEL_DEFAULT           0x00000000UL                           </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gab39ef1e79dd5c8a23adca1e36e074665">  138</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH2LEVEL_DEFAULT            (_PRS_SWLEVEL_CH2LEVEL_DEFAULT &lt;&lt; 2)   </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga7335db4897e7caeee27a9bd91e770a2a">  139</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH3LEVEL                    (0x1UL &lt;&lt; 3)                           </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga02d4f17fbefe41a918193d77b639204c">  140</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH3LEVEL_SHIFT             3                                      </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga68d0c529d67fd21616d7bd4367e9ae8b">  141</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH3LEVEL_MASK              0x8UL                                  </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga0b2f85f931cde674fe2139df74b8f840">  142</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH3LEVEL_DEFAULT           0x00000000UL                           </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga1f153587e837f422b5e2f010cdf8c08e">  143</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH3LEVEL_DEFAULT            (_PRS_SWLEVEL_CH3LEVEL_DEFAULT &lt;&lt; 3)   </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga3c06a0b03a9e5932ca7217c6d0473100">  144</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH4LEVEL                    (0x1UL &lt;&lt; 4)                           </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gae697f1a4a5697bdf132b6a066a466fce">  145</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH4LEVEL_SHIFT             4                                      </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga755910355aa76170c5589f83878fcd39">  146</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH4LEVEL_MASK              0x10UL                                 </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaaad85954f2c83a803e102aac23334296">  147</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH4LEVEL_DEFAULT           0x00000000UL                           </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gab657ca23b04708c904d5aa4cb6126ab4">  148</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH4LEVEL_DEFAULT            (_PRS_SWLEVEL_CH4LEVEL_DEFAULT &lt;&lt; 4)   </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga7ddeb3dc42d98f99d6c20ac29cada48a">  149</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH5LEVEL                    (0x1UL &lt;&lt; 5)                           </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaee124c5369b67c87897c23365a4cd849">  150</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH5LEVEL_SHIFT             5                                      </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga3e38417472f2356e5506d9d8b75aaa20">  151</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH5LEVEL_MASK              0x20UL                                 </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gab2149cd14b83aa5bfa019079ac037f89">  152</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH5LEVEL_DEFAULT           0x00000000UL                           </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gac55e246cb0cf623393a186a98f9dd0c2">  153</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH5LEVEL_DEFAULT            (_PRS_SWLEVEL_CH5LEVEL_DEFAULT &lt;&lt; 5)   </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga8187051a392e3f370207cb601f47aba8">  154</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH6LEVEL                    (0x1UL &lt;&lt; 6)                           </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaf434b3485e012b5060cafe2a0f55b3fd">  155</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH6LEVEL_SHIFT             6                                      </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gad30cb7f8c3f353d356f2b8e78be74ba3">  156</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH6LEVEL_MASK              0x40UL                                 </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga7b0954211a88e98d611ddb8f19416097">  157</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH6LEVEL_DEFAULT           0x00000000UL                           </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga4b7f68e8faacc547f2e3762052d75bae">  158</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH6LEVEL_DEFAULT            (_PRS_SWLEVEL_CH6LEVEL_DEFAULT &lt;&lt; 6)   </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gacf05d56765a4229befaef5922e69f7cc">  159</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH7LEVEL                    (0x1UL &lt;&lt; 7)                           </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gace372f5c82e7ee1b8ea6d2d572eebe65">  160</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH7LEVEL_SHIFT             7                                      </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga8d14f6b406249e6d3f3e5347e9b59068">  161</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH7LEVEL_MASK              0x80UL                                 </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gab866117cfc610a81dd61e7b125fc94cf">  162</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH7LEVEL_DEFAULT           0x00000000UL                           </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga6e048213c0fabb89c251c72ec15b82dc">  163</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH7LEVEL_DEFAULT            (_PRS_SWLEVEL_CH7LEVEL_DEFAULT &lt;&lt; 7)   </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga0f2190b97b1ce83f18a6b3414fc877c6">  164</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH8LEVEL                    (0x1UL &lt;&lt; 8)                           </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga7fd18ae76b8f7d918f7a1eb9cd4cfd47">  165</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH8LEVEL_SHIFT             8                                      </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga5a05fd9aea175e779ba9f7fc18991dd4">  166</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH8LEVEL_MASK              0x100UL                                </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gafda15222a8bf8ec535798e5772ef4ed4">  167</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH8LEVEL_DEFAULT           0x00000000UL                           </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga5fe702ddafe72dd84665a525329233e4">  168</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH8LEVEL_DEFAULT            (_PRS_SWLEVEL_CH8LEVEL_DEFAULT &lt;&lt; 8)   </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaad052d41e895f5c12e4d037a748f23ef">  169</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH9LEVEL                    (0x1UL &lt;&lt; 9)                           </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaedd9bfb182ee0ad1d783532742338909">  170</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH9LEVEL_SHIFT             9                                      </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga241325f8aef74c04865dab8073a36b15">  171</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH9LEVEL_MASK              0x200UL                                </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga93244328aaaaf43b520dffef54128245">  172</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH9LEVEL_DEFAULT           0x00000000UL                           </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga06342d59809b381a80878248ea170314">  173</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH9LEVEL_DEFAULT            (_PRS_SWLEVEL_CH9LEVEL_DEFAULT &lt;&lt; 9)   </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga66a67893550a0e8c5a8e44b9869dbabb">  174</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH10LEVEL                   (0x1UL &lt;&lt; 10)                          </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga601259f1d88895230bc7ee3f528ed16d">  175</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH10LEVEL_SHIFT            10                                     </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga5fe8718f0e28c3bc633e637a7d68269e">  176</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH10LEVEL_MASK             0x400UL                                </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gab4abe8f0f880b26b2cb9fe3bf14040a9">  177</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH10LEVEL_DEFAULT          0x00000000UL                           </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga5d49a9ecbd6f1d1032a16e9432f094fe">  178</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH10LEVEL_DEFAULT           (_PRS_SWLEVEL_CH10LEVEL_DEFAULT &lt;&lt; 10) </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gac848d5f7a8920dc23af29c19736382e1">  179</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH11LEVEL                   (0x1UL &lt;&lt; 11)                          </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga8e527093c75a8c70e834d1c641775aa9">  180</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH11LEVEL_SHIFT            11                                     </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga4db30802f4a505553181acc144410e74">  181</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH11LEVEL_MASK             0x800UL                                </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gabbcb0437a5255ff8ae5c7665692e62ff">  182</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH11LEVEL_DEFAULT          0x00000000UL                           </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga1d41a409842ae9eaa88e85b886e80631">  183</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH11LEVEL_DEFAULT           (_PRS_SWLEVEL_CH11LEVEL_DEFAULT &lt;&lt; 11) </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for PRS ROUTE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga1e83c5ae47256593785743f4d42763de">  186</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_RESETVALUE                   0x00000000UL                       </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga64486ed6fae30b45aa7ec57d67d15169">  187</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_MASK                         0x0000070FUL                       </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga3f61120a30423a724d8af82b69257bc7">  188</a></span>&#160;<span class="preprocessor">#define PRS_ROUTE_CH0PEN                        (0x1UL &lt;&lt; 0)                       </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga4356b34aa52716c7992bbc92822f4afc">  189</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_CH0PEN_SHIFT                 0                                  </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga6f7f1b631eed79ccb57e6db97dabba4c">  190</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_CH0PEN_MASK                  0x1UL                              </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga36185549aa55f90ffc5d1be4b1f55070">  191</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_CH0PEN_DEFAULT               0x00000000UL                       </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gad2e7100ea446add762a425e8da10bc74">  192</a></span>&#160;<span class="preprocessor">#define PRS_ROUTE_CH0PEN_DEFAULT                (_PRS_ROUTE_CH0PEN_DEFAULT &lt;&lt; 0)   </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gae8b31697fea92ed0bc2edc702c9a05b6">  193</a></span>&#160;<span class="preprocessor">#define PRS_ROUTE_CH1PEN                        (0x1UL &lt;&lt; 1)                       </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaf67225d837a715d6909dd5b6ef5b909f">  194</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_CH1PEN_SHIFT                 1                                  </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga70d4c4e9f65249cacffba14d6e1c0873">  195</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_CH1PEN_MASK                  0x2UL                              </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga86aafbf1fc6c280ce588b58ac238ec79">  196</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_CH1PEN_DEFAULT               0x00000000UL                       </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaba80fcc6a92be38d997755f274905e91">  197</a></span>&#160;<span class="preprocessor">#define PRS_ROUTE_CH1PEN_DEFAULT                (_PRS_ROUTE_CH1PEN_DEFAULT &lt;&lt; 1)   </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga63fb3666b52412b607b8bc97f5826e28">  198</a></span>&#160;<span class="preprocessor">#define PRS_ROUTE_CH2PEN                        (0x1UL &lt;&lt; 2)                       </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga02f49463f08965bd1eebc1e37a554499">  199</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_CH2PEN_SHIFT                 2                                  </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga72f460f61a3c0f7fe36560889be3e461">  200</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_CH2PEN_MASK                  0x4UL                              </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga5bb6b37032a75dfa14344700cb242f52">  201</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_CH2PEN_DEFAULT               0x00000000UL                       </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gad802b81aaeb5eed3596d479023f1c32f">  202</a></span>&#160;<span class="preprocessor">#define PRS_ROUTE_CH2PEN_DEFAULT                (_PRS_ROUTE_CH2PEN_DEFAULT &lt;&lt; 2)   </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gac20136920d7cf658b0abed4cdb0f9b88">  203</a></span>&#160;<span class="preprocessor">#define PRS_ROUTE_CH3PEN                        (0x1UL &lt;&lt; 3)                       </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga652d937d4b5526780fba5744cc715721">  204</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_CH3PEN_SHIFT                 3                                  </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gab5aa692b84d8747fd35e321521761459">  205</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_CH3PEN_MASK                  0x8UL                              </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gad2d9dd5cf0a2df6169cf1636e18ac3e9">  206</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_CH3PEN_DEFAULT               0x00000000UL                       </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga78c8bd9b42ea804812fe15d8d1e50d40">  207</a></span>&#160;<span class="preprocessor">#define PRS_ROUTE_CH3PEN_DEFAULT                (_PRS_ROUTE_CH3PEN_DEFAULT &lt;&lt; 3)   </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaa684e37a8d707e96714f435c2a0b0f0d">  208</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_LOCATION_SHIFT               8                                  </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga636b0a9717b29e21fdca4506a035e716">  209</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_LOCATION_MASK                0x700UL                            </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaeb71905fd8099e5a32fdd3d26e534645">  210</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_LOCATION_LOC0                0x00000000UL                       </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga2f67dfc89c4905dd45a7a84f64a6a66c">  211</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_LOCATION_DEFAULT             0x00000000UL                       </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga24eb54c3e0163a588cce78e873ade5d6">  212</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_LOCATION_LOC1                0x00000001UL                       </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga8112336819b53dad39f7fc9acbb25022">  213</a></span>&#160;<span class="preprocessor">#define PRS_ROUTE_LOCATION_LOC0                 (_PRS_ROUTE_LOCATION_LOC0 &lt;&lt; 8)    </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga18ad5742e8a8d0c5d62d1d358cb0eb4d">  214</a></span>&#160;<span class="preprocessor">#define PRS_ROUTE_LOCATION_DEFAULT              (_PRS_ROUTE_LOCATION_DEFAULT &lt;&lt; 8) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga1e057b612c46538b6bc03a03f6fb7e32">  215</a></span>&#160;<span class="preprocessor">#define PRS_ROUTE_LOCATION_LOC1                 (_PRS_ROUTE_LOCATION_LOC1 &lt;&lt; 8)    </span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for PRS CH_CTRL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gad0a563709dfb1b119309ee4476564f22">  218</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_RESETVALUE                 0x00000000UL                                </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga85de3354323cef7c3f39dd63cde6147e">  219</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_MASK                       0x133F0007UL                                </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga817be6803fe7800cd03ca4c4170bf159">  220</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_SHIFT               0                                           </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga2d36c8c56174e5db5abcbc04c1141597">  221</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_MASK                0x7UL                                       </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gafd6e16c30eaef4e96c8d7e71ec5159aa">  222</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_VCMPOUT             0x00000000UL                                </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga2c82c33152490e72c09ac999d0267560">  223</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_ACMP0OUT            0x00000000UL                                </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga4a1d8da2f8f31659665f6cd8cdcade08">  224</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_ACMP1OUT            0x00000000UL                                </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga019a140a4dbd6c501b5fdf25c2c71f31">  225</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_DAC0CH0             0x00000000UL                                </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gade59af93301160d6983e3d33c4a1b9bc">  226</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_ADC0SINGLE          0x00000000UL                                </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gabecc60d3aa93e7332d5a78ffcbca4dd2">  227</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_USARTRF0IRTX        0x00000000UL                                </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gac6956bebcb2e0b1db6f5349f75c2ce94">  228</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER0UF            0x00000000UL                                </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gade959fb85e9b57478c3b40fd66257c32">  229</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER1UF            0x00000000UL                                </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaacb7e6d8aa611cd65d169a1ff2c51f14">  230</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER2UF            0x00000000UL                                </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gac8fde0b5beb43a11feec6118284634e9">  231</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER3UF            0x00000000UL                                </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga26d150ef1084b8f18308cce099130479">  232</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_USBSOF              0x00000000UL                                </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaeb8f8caf167447c839438c779007b5d4">  233</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_RTCOF               0x00000000UL                                </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gad789e86b470c18c1a8a36562110bf303">  234</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN0            0x00000000UL                                </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaaf281e92ef88b7833594c1cb6c53cb9b">  235</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN8            0x00000000UL                                </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gac12152fec491236dab291a6ef51f1899">  236</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_LETIMER0CH0         0x00000000UL                                </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga79a089a075d4dc5ab71c63d34f2525ad">  237</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_BURTCOF             0x00000000UL                                </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gad960a2738c5d785a4ff081f6d19ad442">  238</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES0     0x00000000UL                                </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaea456f2f541faca2af62c744fcc7ad6b">  239</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES8     0x00000000UL                                </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gabdafb5c21eda810bfa98ce05620c465f">  240</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_LESENSEDEC0         0x00000000UL                                </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga903fa3206aa02d7b95130920b00a2428">  241</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_DAC0CH1             0x00000001UL                                </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaed456e3f5392833177c4e1311f05cae3">  242</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_ADC0SCAN            0x00000001UL                                </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga33064428adba625ca1e8319cdd49df13">  243</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_USARTRF0TXC         0x00000001UL                                </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga7fbcb0f847bb09ff758fcfed19f7a31c">  244</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_USART1TXC           0x00000001UL                                </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga1ab3c2e8ec9a3e3d9921d2dae634c88f">  245</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_USART2TXC           0x00000001UL                                </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gafbbd8baa929834533ff8911a936b5664">  246</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER0OF            0x00000001UL                                </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga79452f30afc24153299fbadc093238cc">  247</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER1OF            0x00000001UL                                </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga4f347ba792b9ef7c9bf26e5c40c05103">  248</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER2OF            0x00000001UL                                </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gab6014c27112c80441d6fde3dd4fb88b5">  249</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER3OF            0x00000001UL                                </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gad55c3057a1bb96fffb32e6b806ca465c">  250</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_USBSOFSR            0x00000001UL                                </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga3ca9c6b45f6c8513dd5c2e361f0e7e32">  251</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_RTCCOMP0            0x00000001UL                                </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga09bafd2f28d10b72d921213a1ba29b5e">  252</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_UART0TXC            0x00000001UL                                </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga1f323eb25340efedef0f01b21bc4996f">  253</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_UART1TXC            0x00000001UL                                </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga62ba89281fe564ca60163575fa56250d">  254</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN1            0x00000001UL                                </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga1205b2cd1f7614bf3fa8bea2e8275493">  255</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN9            0x00000001UL                                </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga0d55a74aa646e816e3771aeca0851712">  256</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_LETIMER0CH1         0x00000001UL                                </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gac16608445e3083af631bd5b94418dc68">  257</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_BURTCCOMP0          0x00000001UL                                </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga0659b332957e93544b55cc0454051dce">  258</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES1     0x00000001UL                                </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gac711f100c95c9be159cd253dcc8b5fd6">  259</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES9     0x00000001UL                                </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga9be446dcfdec69bccb20276a66ee040f">  260</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_LESENSEDEC1         0x00000001UL                                </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga878458f8b833128a7e427f500cc359ec">  261</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_USARTRF0RXDATAV     0x00000002UL                                </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga8794a820dc227b6feaca4b542e599eca">  262</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_USART1RXDATAV       0x00000002UL                                </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga157d92b462420e73e58a34bcf08b36ad">  263</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_USART2RXDATAV       0x00000002UL                                </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga517322cdcac75fead5ebef0212dec852">  264</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER0CC0           0x00000002UL                                </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga6b866f2d2ff9d86f3fe30f236b2fc751">  265</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER1CC0           0x00000002UL                                </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga4474b23e8a09d2824fa8e6ff443cca6f">  266</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER2CC0           0x00000002UL                                </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga345e7486ed96f2870805731f25d6f664">  267</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER3CC0           0x00000002UL                                </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gad7dd59df4e6c1639a7ffe35730ededc5">  268</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_RTCCOMP1            0x00000002UL                                </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga810941478bb297303654bf532a41e9ae">  269</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_UART0RXDATAV        0x00000002UL                                </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga98688b6c41f15c6a64feb7b0d5d070bf">  270</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_UART1RXDATAV        0x00000002UL                                </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gac36735a7b6bd5a214aba6bdd8a11bcdf">  271</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN2            0x00000002UL                                </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga6a5060e31c8356ad0c0bfb527252bd27">  272</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN10           0x00000002UL                                </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga7799035c2215cdd461ad495863ca966f">  273</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES2     0x00000002UL                                </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga51c02ac714569112247376e37d310846">  274</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES10    0x00000002UL                                </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gafe735f28d1bb4879596c2448fce1125a">  275</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_LESENSEDEC2         0x00000002UL                                </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gab61a70a13feff6c60b0a310c746d32ee">  276</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER0CC1           0x00000003UL                                </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga5c7a68a182d7a9ece383be54d8648f8a">  277</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER1CC1           0x00000003UL                                </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga5f5e19fd16d344bb298efae39d4ba27f">  278</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER2CC1           0x00000003UL                                </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga0b1c99cf13c8534ed5dbf8bbc3bf80c0">  279</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER3CC1           0x00000003UL                                </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga620f1569a580419059b5dad61647256e">  280</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN3            0x00000003UL                                </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gab5a087428ba5be2c49e2aa52ded4a903">  281</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN11           0x00000003UL                                </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaa37eb83e85d1c98c5596bc1ff7935269">  282</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES3     0x00000003UL                                </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaaf5bd9d931cf4e4b2b05d681b502ff86">  283</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES11    0x00000003UL                                </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gadcacfa3e28e5a1519e96b97f8ce548d2">  284</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER0CC2           0x00000004UL                                </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga4d840218244c71f9990a7b1cb933118c">  285</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER1CC2           0x00000004UL                                </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga5b263b8539983e78b950448d59b47e80">  286</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER2CC2           0x00000004UL                                </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga3a88f66d0fc1490fbe6f8e12a94cfecb">  287</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER3CC2           0x00000004UL                                </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gad7254eaacfaf503763af51c1e2fca241">  288</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN4            0x00000004UL                                </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga3a90004974156984e962e104f6e8cc71">  289</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN12           0x00000004UL                                </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gae35a71a8c3c207c2b6bf1f9a191bf317">  290</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES4     0x00000004UL                                </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaeb8096d6c16bd4afdff50cc79ca777ed">  291</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES12    0x00000004UL                                </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaafe90797830caf0f7732f673abf35e84">  292</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN5            0x00000005UL                                </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gab1ec6280c56b4427758246813cecaa8a">  293</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN13           0x00000005UL                                </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga4e57b800985e449e3d8908803ae795d9">  294</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES5     0x00000005UL                                </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga5abf972f9423d374364123f7a3616d49">  295</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES13    0x00000005UL                                </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaefd05b068b8572e50ab8a75d257d7171">  296</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN6            0x00000006UL                                </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga3443f38c54796d23752e6b343f834e67">  297</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN14           0x00000006UL                                </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga97eb5527c38d71423ed87e1b92c7a702">  298</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES6     0x00000006UL                                </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gafa3f300bbbf1e3023e3c48da92255b11">  299</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES14    0x00000006UL                                </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga85abc8e7f195ea48967d5ad5192bef8d">  300</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN7            0x00000007UL                                </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaa449617edffa499c5ef643278e66678e">  301</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN15           0x00000007UL                                </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga3490019298e9a04b0f285ddb7e1f11d9">  302</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES7     0x00000007UL                                </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga76e8419a2174759abfe0303f6ed248bc">  303</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES15    0x00000007UL                                </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gafad22584b9290fd2fee23a77dcb7c1e1">  304</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_VCMPOUT              (_PRS_CH_CTRL_SIGSEL_VCMPOUT &lt;&lt; 0)          </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga46050fa44c14c795482bbbafa8f651d7">  305</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_ACMP0OUT             (_PRS_CH_CTRL_SIGSEL_ACMP0OUT &lt;&lt; 0)         </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gab4670228867dae2a57090349e5953f6a">  306</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_ACMP1OUT             (_PRS_CH_CTRL_SIGSEL_ACMP1OUT &lt;&lt; 0)         </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga5c9966bf93e3eaaf2ab8de0fd3f407d8">  307</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_DAC0CH0              (_PRS_CH_CTRL_SIGSEL_DAC0CH0 &lt;&lt; 0)          </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga76718c370048a716ff13d54d52663070">  308</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_ADC0SINGLE           (_PRS_CH_CTRL_SIGSEL_ADC0SINGLE &lt;&lt; 0)       </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gac8883ce537c3190e4a9917e0348df408">  309</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_USARTRF0IRTX         (_PRS_CH_CTRL_SIGSEL_USARTRF0IRTX &lt;&lt; 0)     </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gac00a17f59ef3f6d91d2cd82eee43fa9e">  310</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER0UF             (_PRS_CH_CTRL_SIGSEL_TIMER0UF &lt;&lt; 0)         </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga76697c35948199a2b5723766f30a7ff4">  311</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER1UF             (_PRS_CH_CTRL_SIGSEL_TIMER1UF &lt;&lt; 0)         </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga9d269d617f430b617cd75d0074000e11">  312</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER2UF             (_PRS_CH_CTRL_SIGSEL_TIMER2UF &lt;&lt; 0)         </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga05bc4065fcf1fa72747d5c8fb39e002c">  313</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER3UF             (_PRS_CH_CTRL_SIGSEL_TIMER3UF &lt;&lt; 0)         </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gad27d5323778a74f8ce2afd7136e7f151">  314</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_USBSOF               (_PRS_CH_CTRL_SIGSEL_USBSOF &lt;&lt; 0)           </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga140f067bc546484319a76f78719d990a">  315</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_RTCOF                (_PRS_CH_CTRL_SIGSEL_RTCOF &lt;&lt; 0)            </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gab6f6a7d871d54759467f1e0c01a38673">  316</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN0             (_PRS_CH_CTRL_SIGSEL_GPIOPIN0 &lt;&lt; 0)         </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga4ae8335ac21ca1108f7815acdbb40763">  317</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN8             (_PRS_CH_CTRL_SIGSEL_GPIOPIN8 &lt;&lt; 0)         </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gafbe9a18d73b9fe974ce7629d82bbbe12">  318</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_LETIMER0CH0          (_PRS_CH_CTRL_SIGSEL_LETIMER0CH0 &lt;&lt; 0)      </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga43088a86ff9636f7c9792cb7480d6e1c">  319</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_BURTCOF              (_PRS_CH_CTRL_SIGSEL_BURTCOF &lt;&lt; 0)          </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gab6a6ff1dabcf4940f1fc5ca564f55fc4">  320</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES0      (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES0 &lt;&lt; 0)  </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga1e4d29bf561c5e75c58dd29ef48a15b5">  321</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES8      (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES8 &lt;&lt; 0)  </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gad1464e4ebe5a35aeeff0e5a3438ca594">  322</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_LESENSEDEC0          (_PRS_CH_CTRL_SIGSEL_LESENSEDEC0 &lt;&lt; 0)      </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga02f80ca8f45bf7f47414121eae0fe4c9">  323</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_DAC0CH1              (_PRS_CH_CTRL_SIGSEL_DAC0CH1 &lt;&lt; 0)          </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaa01dc9a580cd2247f2531d74a5ae873a">  324</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_ADC0SCAN             (_PRS_CH_CTRL_SIGSEL_ADC0SCAN &lt;&lt; 0)         </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga66e56501be2de265fffc8720aab24d38">  325</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_USARTRF0TXC          (_PRS_CH_CTRL_SIGSEL_USARTRF0TXC &lt;&lt; 0)      </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga45ac7f5fe630e31d0dedd618997e0ba5">  326</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_USART1TXC            (_PRS_CH_CTRL_SIGSEL_USART1TXC &lt;&lt; 0)        </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gacafe790788778cc25cdcb1e83af48ddf">  327</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_USART2TXC            (_PRS_CH_CTRL_SIGSEL_USART2TXC &lt;&lt; 0)        </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gabe6b925ab91893d157b089831fbfc4f5">  328</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER0OF             (_PRS_CH_CTRL_SIGSEL_TIMER0OF &lt;&lt; 0)         </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gac635883215a112e39e624392fc21fd78">  329</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER1OF             (_PRS_CH_CTRL_SIGSEL_TIMER1OF &lt;&lt; 0)         </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga7fa4ff5d16769425f5ad0d508dcc64e6">  330</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER2OF             (_PRS_CH_CTRL_SIGSEL_TIMER2OF &lt;&lt; 0)         </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gac863a4ed65bba542d4a8fa68e0277710">  331</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER3OF             (_PRS_CH_CTRL_SIGSEL_TIMER3OF &lt;&lt; 0)         </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaa4e81bd436c2c8e36d2fc335b1dbfea7">  332</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_USBSOFSR             (_PRS_CH_CTRL_SIGSEL_USBSOFSR &lt;&lt; 0)         </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaee3cfedbe8f8290a6a155dde00d64271">  333</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_RTCCOMP0             (_PRS_CH_CTRL_SIGSEL_RTCCOMP0 &lt;&lt; 0)         </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaf9eb72ca413f933616ee000711edffe3">  334</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_UART0TXC             (_PRS_CH_CTRL_SIGSEL_UART0TXC &lt;&lt; 0)         </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga494610ad3b07b353367268888fec52be">  335</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_UART1TXC             (_PRS_CH_CTRL_SIGSEL_UART1TXC &lt;&lt; 0)         </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gabe2a84e58f2ece064455df1da505a869">  336</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN1             (_PRS_CH_CTRL_SIGSEL_GPIOPIN1 &lt;&lt; 0)         </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaca7c21155f7362490bfd8f5179d65756">  337</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN9             (_PRS_CH_CTRL_SIGSEL_GPIOPIN9 &lt;&lt; 0)         </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaec3c3fd79a616885c6f974bfb91abf35">  338</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_LETIMER0CH1          (_PRS_CH_CTRL_SIGSEL_LETIMER0CH1 &lt;&lt; 0)      </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga4ed971e4b2c47a88d83844b54e503435">  339</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_BURTCCOMP0           (_PRS_CH_CTRL_SIGSEL_BURTCCOMP0 &lt;&lt; 0)       </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga34e6a5d7b5abb27dc9ae7d424dea53d6">  340</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES1      (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES1 &lt;&lt; 0)  </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga329f3c24a94e83c1a8e3e959bc5c3618">  341</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES9      (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES9 &lt;&lt; 0)  </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga1adeb3e0b8051d37b0e18f20dab4bc6d">  342</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_LESENSEDEC1          (_PRS_CH_CTRL_SIGSEL_LESENSEDEC1 &lt;&lt; 0)      </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga7ae2511eb73604c713a16b1499fbacd7">  343</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_USARTRF0RXDATAV      (_PRS_CH_CTRL_SIGSEL_USARTRF0RXDATAV &lt;&lt; 0)  </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga9e52ef2ab07b5a42867fa7ee668fbaea">  344</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_USART1RXDATAV        (_PRS_CH_CTRL_SIGSEL_USART1RXDATAV &lt;&lt; 0)    </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga9758b17df503801b7de6611ba4b61f67">  345</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_USART2RXDATAV        (_PRS_CH_CTRL_SIGSEL_USART2RXDATAV &lt;&lt; 0)    </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga4b693798cc1c8a7021363f0effcd01ca">  346</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER0CC0            (_PRS_CH_CTRL_SIGSEL_TIMER0CC0 &lt;&lt; 0)        </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga46c95072a414f26fefc78bfe1d6066f5">  347</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER1CC0            (_PRS_CH_CTRL_SIGSEL_TIMER1CC0 &lt;&lt; 0)        </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga5556d34ac0419bc5137cac1ee7582b58">  348</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER2CC0            (_PRS_CH_CTRL_SIGSEL_TIMER2CC0 &lt;&lt; 0)        </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga166c7b15ef5ab00de6bae1773abfa731">  349</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER3CC0            (_PRS_CH_CTRL_SIGSEL_TIMER3CC0 &lt;&lt; 0)        </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaa12c443c22224ec74189055ca25339c2">  350</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_RTCCOMP1             (_PRS_CH_CTRL_SIGSEL_RTCCOMP1 &lt;&lt; 0)         </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga81998b8acbc9ffac652d645bc66d5e48">  351</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_UART0RXDATAV         (_PRS_CH_CTRL_SIGSEL_UART0RXDATAV &lt;&lt; 0)     </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga39cdac08edea079f6ba747123df8bea5">  352</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_UART1RXDATAV         (_PRS_CH_CTRL_SIGSEL_UART1RXDATAV &lt;&lt; 0)     </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gad00494ce69289141b10e3fc7fe3fe80c">  353</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN2             (_PRS_CH_CTRL_SIGSEL_GPIOPIN2 &lt;&lt; 0)         </span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga3367ef8a287e62d6ec0d701a86b95e87">  354</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN10            (_PRS_CH_CTRL_SIGSEL_GPIOPIN10 &lt;&lt; 0)        </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaadff0ad454b159b39b6db20d32bf600f">  355</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES2      (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES2 &lt;&lt; 0)  </span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga52e5716031e34b83ab6886d116f53c12">  356</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES10     (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES10 &lt;&lt; 0) </span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaa358faf3fcd8a8f47762a7c7d1ce79f8">  357</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_LESENSEDEC2          (_PRS_CH_CTRL_SIGSEL_LESENSEDEC2 &lt;&lt; 0)      </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga7f42a9a994ad3ca7f824701c8667082f">  358</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER0CC1            (_PRS_CH_CTRL_SIGSEL_TIMER0CC1 &lt;&lt; 0)        </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaa87f446fa919df5e8f398c13ae31500c">  359</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER1CC1            (_PRS_CH_CTRL_SIGSEL_TIMER1CC1 &lt;&lt; 0)        </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gad36124b5af63366f5241322af2f4cc14">  360</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER2CC1            (_PRS_CH_CTRL_SIGSEL_TIMER2CC1 &lt;&lt; 0)        </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gac5ef09fac338cb330ed441be44b9119e">  361</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER3CC1            (_PRS_CH_CTRL_SIGSEL_TIMER3CC1 &lt;&lt; 0)        </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga3a4203b58cca23222507f906d9739874">  362</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN3             (_PRS_CH_CTRL_SIGSEL_GPIOPIN3 &lt;&lt; 0)         </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga10ebbc69abadd60e34bea810dfd1a0e4">  363</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN11            (_PRS_CH_CTRL_SIGSEL_GPIOPIN11 &lt;&lt; 0)        </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga5ca1ac507559e9b720fbde443254eebc">  364</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES3      (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES3 &lt;&lt; 0)  </span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga329850c999590ed93619106993df80bf">  365</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES11     (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES11 &lt;&lt; 0) </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga3d25dd53bfb9b16fc587b030638b735d">  366</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER0CC2            (_PRS_CH_CTRL_SIGSEL_TIMER0CC2 &lt;&lt; 0)        </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga741779e211e24525b289c10710bc30eb">  367</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER1CC2            (_PRS_CH_CTRL_SIGSEL_TIMER1CC2 &lt;&lt; 0)        </span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga152c929de79ff18b8f2edae2091880f7">  368</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER2CC2            (_PRS_CH_CTRL_SIGSEL_TIMER2CC2 &lt;&lt; 0)        </span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga20086ce43c6413d168c9d7dc8c742887">  369</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER3CC2            (_PRS_CH_CTRL_SIGSEL_TIMER3CC2 &lt;&lt; 0)        </span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga63c695f10b4f4fb227b8e856b20ac7e4">  370</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN4             (_PRS_CH_CTRL_SIGSEL_GPIOPIN4 &lt;&lt; 0)         </span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga1c5b619600de181781c6a2f893b47e34">  371</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN12            (_PRS_CH_CTRL_SIGSEL_GPIOPIN12 &lt;&lt; 0)        </span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga5834e9d3396f1deb50bb751a623eb6d0">  372</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES4      (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES4 &lt;&lt; 0)  </span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gafe4e9ef8f05b507ee837bcc86a493f6d">  373</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES12     (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES12 &lt;&lt; 0) </span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga6f91ed1413c6360b29ad6ea7a7096a54">  374</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN5             (_PRS_CH_CTRL_SIGSEL_GPIOPIN5 &lt;&lt; 0)         </span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gac4bd15b44887f205d3e91c65c12eeab7">  375</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN13            (_PRS_CH_CTRL_SIGSEL_GPIOPIN13 &lt;&lt; 0)        </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga3b31029b428a973856e508e6e8fb4319">  376</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES5      (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES5 &lt;&lt; 0)  </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga003bfb46365a6fd9c349b7e5c3f85d13">  377</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES13     (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES13 &lt;&lt; 0) </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga9f1505d7b6d54d1016f51e83ffbf7eb0">  378</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN6             (_PRS_CH_CTRL_SIGSEL_GPIOPIN6 &lt;&lt; 0)         </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga1c12066d18f663c7c7f5dddf35e112e1">  379</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN14            (_PRS_CH_CTRL_SIGSEL_GPIOPIN14 &lt;&lt; 0)        </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gac0086d5309dce28a1a7ee00712f0c4ba">  380</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES6      (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES6 &lt;&lt; 0)  </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga6a595042bebc146e6a247edc9d065a7a">  381</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES14     (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES14 &lt;&lt; 0) </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga41ed065e6745f25521f60466dbb95d55">  382</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN7             (_PRS_CH_CTRL_SIGSEL_GPIOPIN7 &lt;&lt; 0)         </span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga7ad47b6e1d0def5858d962b19975432a">  383</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN15            (_PRS_CH_CTRL_SIGSEL_GPIOPIN15 &lt;&lt; 0)        </span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga2e5b6f07947cd785196331f7f9038833">  384</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES7      (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES7 &lt;&lt; 0)  </span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga38f2a5c59270834dbea0638f97fbbb7d">  385</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES15     (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES15 &lt;&lt; 0) </span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gadc44f7e0f59fa9d81e5589d77158c8e9">  386</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_SHIFT            16                                          </span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga3a7487965459eeccdd641d169bb1262a">  387</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_MASK             0x3F0000UL                                  </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga2204a00ff1c3deb7d5cffd1dc37827ca">  388</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_NONE             0x00000000UL                                </span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaac04fc5afdbc694f6196ec77cb3a3cf0">  389</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_VCMP             0x00000001UL                                </span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gacfbdaffa34ca8ceebd5e38a262a68789">  390</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_ACMP0            0x00000002UL                                </span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga3e18372135f5392a0b1115650cae068c">  391</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_ACMP1            0x00000003UL                                </span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga6d8433a51665477a5e1da7f2a9e59589">  392</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_DAC0             0x00000006UL                                </span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaac17b2021300eb950d03c6e6a3eeb7da">  393</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_ADC0             0x00000008UL                                </span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gae56d3c1dccb8db54b9b606a96d01153f">  394</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_USARTRF0         0x00000010UL                                </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaf51774c50e9c8813a7f33d7d903958ea">  395</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_USART1           0x00000011UL                                </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga5cf3d10a1684522a0fdfb8e476194f54">  396</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_USART2           0x00000012UL                                </span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga122e8c2af23b8d1fa904fb8297ebf545">  397</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_TIMER0           0x0000001CUL                                </span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga8ca4873e3b294c8d19b18ff39e3ae02e">  398</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_TIMER1           0x0000001DUL                                </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gabb9d09e4d2eb989f2dfdf20d50af99ec">  399</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_TIMER2           0x0000001EUL                                </span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaea8a947896458545182978eaddb4d5a5">  400</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_TIMER3           0x0000001FUL                                </span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga8af1d8c7222f377cfd7fea9a5170c304">  401</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_USB              0x00000024UL                                </span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaab56c4cb4d47dc8f42ee94b438c03e21">  402</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_RTC              0x00000028UL                                </span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga181f35bad39e0aec1861d7e4903018f3">  403</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_UART0            0x00000029UL                                </span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga50a9f2418fb5ee95c9c57b6f0dc1b24c">  404</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_UART1            0x0000002AUL                                </span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gac98fdcefa552c264b4f59252863aaee1">  405</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_GPIOL            0x00000030UL                                </span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga3948e0005fc96dca6230a67eacea6523">  406</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_GPIOH            0x00000031UL                                </span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga6b206a02a3cf067b7a0799888cc113d0">  407</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_LETIMER0         0x00000034UL                                </span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga855a4335735c0a39f5d3316f1ac4c9d5">  408</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_BURTC            0x00000037UL                                </span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga3c829cc09c2b28c29c0ea40fa5e4a65a">  409</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_LESENSEL         0x00000039UL                                </span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gacdd42e5e224678dbcc92587a3a9e6961">  410</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_LESENSEH         0x0000003AUL                                </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga42237c021e6d8c226d48b94566e29f96">  411</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_LESENSED         0x0000003BUL                                </span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaf4257b6773dc3ee4b6e6ee7ffbe442a6">  412</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_NONE              (_PRS_CH_CTRL_SOURCESEL_NONE &lt;&lt; 16)         </span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaa1d36d3bda3e26eebb0ca7e0f8ef4431">  413</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_VCMP              (_PRS_CH_CTRL_SOURCESEL_VCMP &lt;&lt; 16)         </span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga05455e41a92fc3aff80164a56d2bd718">  414</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_ACMP0             (_PRS_CH_CTRL_SOURCESEL_ACMP0 &lt;&lt; 16)        </span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga7c84d084b897a2c360a6a4d2e89ec508">  415</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_ACMP1             (_PRS_CH_CTRL_SOURCESEL_ACMP1 &lt;&lt; 16)        </span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga3c6ff7590e928750e1797d5f65b596db">  416</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_DAC0              (_PRS_CH_CTRL_SOURCESEL_DAC0 &lt;&lt; 16)         </span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gada44d0d2ddc16c700c921a6ee21e1848">  417</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_ADC0              (_PRS_CH_CTRL_SOURCESEL_ADC0 &lt;&lt; 16)         </span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gac16a08d607797fdb47b3aec57600f57c">  418</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_USARTRF0          (_PRS_CH_CTRL_SOURCESEL_USARTRF0 &lt;&lt; 16)     </span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga346f1839f8e8941f5cd5ec6dba8bfb76">  419</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_USART1            (_PRS_CH_CTRL_SOURCESEL_USART1 &lt;&lt; 16)       </span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga99bdba414fafb40bc19d93e9ef0c415e">  420</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_USART2            (_PRS_CH_CTRL_SOURCESEL_USART2 &lt;&lt; 16)       </span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga946819b2e4a99179651f73fe66970720">  421</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_TIMER0            (_PRS_CH_CTRL_SOURCESEL_TIMER0 &lt;&lt; 16)       </span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gac18dfc8f91faff990d0ab4c595486683">  422</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_TIMER1            (_PRS_CH_CTRL_SOURCESEL_TIMER1 &lt;&lt; 16)       </span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga0f314e0b519cd758640418e878daa58a">  423</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_TIMER2            (_PRS_CH_CTRL_SOURCESEL_TIMER2 &lt;&lt; 16)       </span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga925b3c2d464702fb929b4f8bac8c4381">  424</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_TIMER3            (_PRS_CH_CTRL_SOURCESEL_TIMER3 &lt;&lt; 16)       </span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaeee0581b897826bc50e0f5b80f96b21d">  425</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_USB               (_PRS_CH_CTRL_SOURCESEL_USB &lt;&lt; 16)          </span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gaba99b54c693295c2a0363bda375c06d1">  426</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_RTC               (_PRS_CH_CTRL_SOURCESEL_RTC &lt;&lt; 16)          </span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gac2ec759665d5f1477d8e84a0c9c70ccb">  427</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_UART0             (_PRS_CH_CTRL_SOURCESEL_UART0 &lt;&lt; 16)        </span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga74b78a957a5c4bdcf99a08562b478baf">  428</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_UART1             (_PRS_CH_CTRL_SOURCESEL_UART1 &lt;&lt; 16)        </span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gad9935e476e6fc2f0eae913cdda1506c9">  429</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_GPIOL             (_PRS_CH_CTRL_SOURCESEL_GPIOL &lt;&lt; 16)        </span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga0044f19dcfb01574337fd4e05147270e">  430</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_GPIOH             (_PRS_CH_CTRL_SOURCESEL_GPIOH &lt;&lt; 16)        </span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gafe7a5daff8b2db424b6b805bba97996f">  431</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_LETIMER0          (_PRS_CH_CTRL_SOURCESEL_LETIMER0 &lt;&lt; 16)     </span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga193ead996806463e0e15164ecef7ce1a">  432</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_BURTC             (_PRS_CH_CTRL_SOURCESEL_BURTC &lt;&lt; 16)        </span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga64f8bb79e1afeedb01e60ea0441cdd1a">  433</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_LESENSEL          (_PRS_CH_CTRL_SOURCESEL_LESENSEL &lt;&lt; 16)     </span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga9d0a68f3530b9da8d09540315a3c2e33">  434</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_LESENSEH          (_PRS_CH_CTRL_SOURCESEL_LESENSEH &lt;&lt; 16)     </span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga1d2dbc4fe9ba2a4edf6b99ff6b12c681">  435</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_LESENSED          (_PRS_CH_CTRL_SOURCESEL_LESENSED &lt;&lt; 16)     </span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga9d99ba164532805668cd6221917fe124">  436</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_EDSEL_SHIFT                24                                          </span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga3c1affdd7e4f63baed3d8ad36909c818">  437</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_EDSEL_MASK                 0x3000000UL                                 </span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga0fa51602b5956dc3b3cb899ebc8e3db9">  438</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_EDSEL_DEFAULT              0x00000000UL                                </span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga5ee943aba476b82808bdf0ef2c5fe188">  439</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_EDSEL_OFF                  0x00000000UL                                </span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga75cea2dacf6fdcba0e93046fd1487cbe">  440</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_EDSEL_POSEDGE              0x00000001UL                                </span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gafe887098478fa2690a439693870ea844">  441</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_EDSEL_NEGEDGE              0x00000002UL                                </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga4f1380bfca76aba7f0b33399582cb977">  442</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_EDSEL_BOTHEDGES            0x00000003UL                                </span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga1f8c411b984a791a0378b87496555291">  443</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_EDSEL_DEFAULT               (_PRS_CH_CTRL_EDSEL_DEFAULT &lt;&lt; 24)          </span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gad2e8f3971f911576d36121fc2fa50fcb">  444</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_EDSEL_OFF                   (_PRS_CH_CTRL_EDSEL_OFF &lt;&lt; 24)              </span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga629937c225db1e00a996bbba5bc0dfa9">  445</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_EDSEL_POSEDGE               (_PRS_CH_CTRL_EDSEL_POSEDGE &lt;&lt; 24)          </span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga03fd7be0967b8ad13fc5251643a0c2a6">  446</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_EDSEL_NEGEDGE               (_PRS_CH_CTRL_EDSEL_NEGEDGE &lt;&lt; 24)          </span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga9ed74f2cef37af34d0d919470497afc7">  447</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_EDSEL_BOTHEDGES             (_PRS_CH_CTRL_EDSEL_BOTHEDGES &lt;&lt; 24)        </span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga776bf2cd206588212b9e638163017e47">  448</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_ASYNC                       (0x1UL &lt;&lt; 28)                               </span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga7c298433ecf665c32d77ae355eacb451">  449</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_ASYNC_SHIFT                28                                          </span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga30c73fb349043fcd019f17558f692c0b">  450</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_ASYNC_MASK                 0x10000000UL                                </span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#gabc8419e019664888ca2822d992e51350">  451</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_ASYNC_DEFAULT              0x00000000UL                                </span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___p_r_s___bit_fields.html#ga11857e54b77535a319cc7916ed4816e8">  452</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_ASYNC_DEFAULT               (_PRS_CH_CTRL_ASYNC_DEFAULT &lt;&lt; 28)          </span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;}</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="struct_p_r_s___type_def_html_a50c3f2ef20147c6c6a15e4e7aebcb2c2"><div class="ttname"><a href="struct_p_r_s___type_def.html#a50c3f2ef20147c6c6a15e4e7aebcb2c2">PRS_TypeDef::ROUTE</a></div><div class="ttdeci">__IO uint32_t ROUTE</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__prs_8h_source.html#l00046">ezr32wg_prs.h:46</a></div></div>
<div class="ttc" id="struct_p_r_s___c_h___type_def_html"><div class="ttname"><a href="struct_p_r_s___c_h___type_def.html">PRS_CH_TypeDef</a></div><div class="ttdoc">PRS_CH EZR32WG PRS CH. </div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__prs__ch_8h_source.html#l00040">ezr32wg_prs_ch.h:40</a></div></div>
<div class="ttc" id="struct_p_r_s___type_def_html_a8941a9078b35d7c01b50911620fe9261"><div class="ttname"><a href="struct_p_r_s___type_def.html#a8941a9078b35d7c01b50911620fe9261">PRS_TypeDef::SWPULSE</a></div><div class="ttdeci">__IO uint32_t SWPULSE</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__prs_8h_source.html#l00044">ezr32wg_prs.h:44</a></div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00213">core_cm0.h:213</a></div></div>
<div class="ttc" id="struct_p_r_s___type_def_html"><div class="ttname"><a href="struct_p_r_s___type_def.html">PRS_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__prs_8h_source.html#l00042">ezr32wg_prs.h:42</a></div></div>
<div class="ttc" id="struct_p_r_s___type_def_html_a35eb80dce09e234c533a246191813f59"><div class="ttname"><a href="struct_p_r_s___type_def.html#a35eb80dce09e234c533a246191813f59">PRS_TypeDef::SWLEVEL</a></div><div class="ttdeci">__IO uint32_t SWLEVEL</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__prs_8h_source.html#l00045">ezr32wg_prs.h:45</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:00 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
