

================================================================
== Vivado HLS Report for 'rgb2yuv'
================================================================
* Date:           Thu Aug  2 20:56:17 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        yuv_filter.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.283|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+----------+--------+----------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min  |    max   |   min  |    max   |   Type  |
    +--------+----------+--------+----------+---------+
    |  280401|  17207041|  280401|  17207041|   none  |
    +--------+----------+--------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+--------+----------+-------------+-----------+-----------+------------+----------+
        |                   |      Latency      |  Iteration  |  Initiation Interval  |    Trip    |          |
        |     Loop Name     |   min  |    max   |   Latency   |  achieved |   target  |    Count   | Pipelined|
        +-------------------+--------+----------+-------------+-----------+-----------+------------+----------+
        |- RGB2YUV_LOOP_X   |  280400|  17207040| 1402 ~ 8962 |          -|          -| 200 ~ 1920 |    no    |
        | + RGB2YUV_LOOP_Y  |    1400|      8960|            7|          -|          -| 200 ~ 1280 |    no    |
        +-------------------+--------+----------+-------------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_height_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_height_read)"   --->   Operation 10 'read' 'in_height_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_width_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_width_read)"   --->   Operation 11 'read' 'in_width_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %1" [yuv_filter.c:45]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%x = phi i16 [ 0, %0 ], [ %x_2, %5 ]"   --->   Operation 13 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.42ns)   --->   "%exitcond1 = icmp eq i16 %x, %in_width_read_2" [yuv_filter.c:45]   --->   Operation 14 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (2.07ns)   --->   "%x_2 = add i16 %x, 1" [yuv_filter.c:45]   --->   Operation 15 'add' 'x_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %6, label %2" [yuv_filter.c:45]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str) nounwind" [yuv_filter.c:45]   --->   Operation 17 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str)" [yuv_filter.c:45]   --->   Operation 18 'specregionbegin' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 200, i32 1920, i32 1060, [1 x i8]* @p_str1) nounwind" [yuv_filter.c:46]   --->   Operation 19 'speclooptripcount' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = trunc i16 %x to i13" [yuv_filter.c:45]   --->   Operation 20 'trunc' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_shl_cast = call i23 @_ssdm_op_BitConcatenate.i23.i13.i10(i13 %tmp, i10 0)" [yuv_filter.c:45]   --->   Operation 21 'bitconcatenate' 'p_shl_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i16 %x to i15" [yuv_filter.c:45]   --->   Operation 22 'trunc' 'tmp_21' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl7_cast = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %tmp_21, i8 0)" [yuv_filter.c:50]   --->   Operation 23 'bitconcatenate' 'p_shl7_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.28ns)   --->   "%tmp_22 = add i23 %p_shl_cast, %p_shl7_cast" [yuv_filter.c:50]   --->   Operation 24 'add' 'tmp_22' <Predicate = (!exitcond1)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "br label %3" [yuv_filter.c:48]   --->   Operation 25 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16 } undef, i16 %in_width_read_2, 0" [yuv_filter.c:61]   --->   Operation 26 'insertvalue' 'mrv' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16 } %mrv, i16 %in_height_read_2, 1" [yuv_filter.c:61]   --->   Operation 27 'insertvalue' 'mrv_1' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret { i16, i16 } %mrv_1" [yuv_filter.c:61]   --->   Operation 28 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.53>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%y = phi i16 [ 0, %2 ], [ %y_2, %4 ]"   --->   Operation 29 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.42ns)   --->   "%exitcond = icmp eq i16 %y, %in_height_read_2" [yuv_filter.c:48]   --->   Operation 30 'icmp' 'exitcond' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (2.07ns)   --->   "%y_2 = add i16 %y, 1" [yuv_filter.c:48]   --->   Operation 31 'add' 'y_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %4" [yuv_filter.c:48]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_cast = zext i16 %y to i23" [yuv_filter.c:50]   --->   Operation 33 'zext' 'tmp_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.28ns)   --->   "%tmp_24 = add i23 %tmp_cast, %tmp_22" [yuv_filter.c:50]   --->   Operation 34 'add' 'tmp_24' <Predicate = (!exitcond)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i23 %tmp_24 to i64" [yuv_filter.c:50]   --->   Operation 35 'zext' 'tmp_24_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%in_channels_ch1_addr = getelementptr [2457600 x i8]* %in_channels_ch1, i64 0, i64 %tmp_24_cast" [yuv_filter.c:50]   --->   Operation 36 'getelementptr' 'in_channels_ch1_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%in_channels_ch2_addr = getelementptr [2457600 x i8]* %in_channels_ch2, i64 0, i64 %tmp_24_cast" [yuv_filter.c:51]   --->   Operation 37 'getelementptr' 'in_channels_ch2_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%in_channels_ch3_addr = getelementptr [2457600 x i8]* %in_channels_ch3, i64 0, i64 %tmp_24_cast" [yuv_filter.c:52]   --->   Operation 38 'getelementptr' 'in_channels_ch3_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 39 [4/4] (3.25ns)   --->   "%R = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:50]   --->   Operation 39 'load' 'R' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 40 [4/4] (3.25ns)   --->   "%G = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:51]   --->   Operation 40 'load' 'G' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 41 [4/4] (3.25ns)   --->   "%B = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:52]   --->   Operation 41 'load' 'B' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str, i32 %tmp_s)" [yuv_filter.c:60]   --->   Operation 42 'specregionend' 'empty_17' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %1" [yuv_filter.c:45]   --->   Operation 43 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 44 [3/4] (3.25ns)   --->   "%R = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:50]   --->   Operation 44 'load' 'R' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 45 [3/4] (3.25ns)   --->   "%G = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:51]   --->   Operation 45 'load' 'G' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 46 [3/4] (3.25ns)   --->   "%B = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:52]   --->   Operation 46 'load' 'B' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 47 [2/4] (3.25ns)   --->   "%R = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:50]   --->   Operation 47 'load' 'R' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 48 [2/4] (3.25ns)   --->   "%G = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:51]   --->   Operation 48 'load' 'G' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 49 [2/4] (3.25ns)   --->   "%B = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:52]   --->   Operation 49 'load' 'B' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 6 <SV = 5> <Delay = 7.42>
ST_6 : Operation 50 [1/4] (3.25ns)   --->   "%R = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:50]   --->   Operation 50 'load' 'R' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 51 [1/4] (3.25ns)   --->   "%G = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:51]   --->   Operation 51 'load' 'G' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 52 [1/4] (3.25ns)   --->   "%B = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:52]   --->   Operation 52 'load' 'B' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_33_cast1 = zext i8 %R to i16" [yuv_filter.c:53]   --->   Operation 53 'zext' 'tmp_33_cast1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (4.17ns)   --->   "%tmp_33 = mul i16 %tmp_33_cast1, 122" [yuv_filter.c:55]   --->   Operation 54 'mul' 'tmp_33' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.2>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_33_cast2 = zext i8 %R to i15" [yuv_filter.c:53]   --->   Operation 55 'zext' 'tmp_33_cast2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %R, i6 0)" [yuv_filter.c:53]   --->   Operation 56 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i14 %p_shl5 to i15" [yuv_filter.c:53]   --->   Operation 57 'zext' 'p_shl5_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %R, i1 false)" [yuv_filter.c:53]   --->   Operation 58 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i9 %p_shl6 to i15" [yuv_filter.c:53]   --->   Operation 59 'zext' 'p_shl6_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_35_cast1 = zext i8 %G to i16" [yuv_filter.c:53]   --->   Operation 60 'zext' 'tmp_35_cast1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_35_cast2 = zext i8 %G to i9" [yuv_filter.c:53]   --->   Operation 61 'zext' 'tmp_35_cast2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%p_shl4 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %G, i7 0)" [yuv_filter.c:53]   --->   Operation 62 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i15 %p_shl4 to i16" [yuv_filter.c:53]   --->   Operation 63 'zext' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_37_cast1 = zext i8 %B to i13" [yuv_filter.c:53]   --->   Operation 64 'zext' 'tmp_37_cast1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (3.36ns)   --->   "%tmp_25 = mul i13 %tmp_37_cast1, 25" [yuv_filter.c:53]   --->   Operation 65 'mul' 'tmp_25' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 66 [1/1] (1.81ns)   --->   "%tmp2 = add i15 %p_shl6_cast, %p_shl5_cast" [yuv_filter.c:53]   --->   Operation 66 'add' 'tmp2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i15 %tmp2 to i16" [yuv_filter.c:53]   --->   Operation 67 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i16 %tmp2_cast, %p_shl4_cast" [yuv_filter.c:53]   --->   Operation 68 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 69 [1/1] (1.82ns)   --->   "%tmp4 = add i9 %tmp_35_cast2, 128" [yuv_filter.c:53]   --->   Operation 69 'add' 'tmp4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i9 %tmp4 to i13" [yuv_filter.c:53]   --->   Operation 70 'zext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (3.02ns)   --->   "%tmp3 = add i13 %tmp4_cast, %tmp_25" [yuv_filter.c:53]   --->   Operation 71 'add' 'tmp3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i13 %tmp3 to i16" [yuv_filter.c:53]   --->   Operation 72 'zext' 'tmp3_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp_26 = add i16 %tmp3_cast, %tmp1" [yuv_filter.c:53]   --->   Operation 73 'add' 'tmp_26' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_26, i32 8, i32 15)" [yuv_filter.c:53]   --->   Operation 74 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (3.36ns)   --->   "%tmp_28 = mul i15 %tmp_33_cast2, -38" [yuv_filter.c:54]   --->   Operation 75 'mul' 'tmp_28' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_44_cast = sext i15 %tmp_28 to i16" [yuv_filter.c:54]   --->   Operation 76 'sext' 'tmp_44_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (4.17ns)   --->   "%tmp_29 = mul i16 %tmp_35_cast1, -74" [yuv_filter.c:54]   --->   Operation 77 'mul' 'tmp_29' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%p_shl2 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %B, i7 0)" [yuv_filter.c:54]   --->   Operation 78 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i15 %p_shl2 to i16" [yuv_filter.c:54]   --->   Operation 79 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl3 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %B, i4 0)" [yuv_filter.c:54]   --->   Operation 80 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl3_cast9 = zext i12 %p_shl3 to i13" [yuv_filter.c:54]   --->   Operation 81 'zext' 'p_shl3_cast9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i12 %p_shl3 to i16" [yuv_filter.c:54]   --->   Operation 82 'zext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (1.94ns)   --->   "%tmp_30 = sub i16 %p_shl2_cast, %p_shl3_cast" [yuv_filter.c:54]   --->   Operation 83 'sub' 'tmp_30' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (3.02ns)   --->   "%tmp5 = add i16 %tmp_44_cast, %tmp_29" [yuv_filter.c:54]   --->   Operation 84 'add' 'tmp5' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 85 [1/1] (3.36ns)   --->   "%tmp_34 = mul i16 %tmp_35_cast1, -94" [yuv_filter.c:55]   --->   Operation 85 'mul' 'tmp_34' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 86 [1/1] (1.54ns)   --->   "%p_neg = sub i13 0, %p_shl3_cast9" [yuv_filter.c:54]   --->   Operation 86 'sub' 'p_neg' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%p_neg_cast = sext i13 %p_neg to i14" [yuv_filter.c:54]   --->   Operation 87 'sext' 'p_neg_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%p_shl1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %B, i1 false)" [yuv_filter.c:55]   --->   Operation 88 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i9 %p_shl1 to i14" [yuv_filter.c:55]   --->   Operation 89 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_35 = sub i14 %p_neg_cast, %p_shl1_cast" [yuv_filter.c:55]   --->   Operation 90 'sub' 'tmp_35' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 91 [1/1] (3.02ns)   --->   "%tmp7 = add i16 %tmp_33, %tmp_34" [yuv_filter.c:55]   --->   Operation 91 'add' 'tmp7' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 92 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%tmp8 = add i14 %tmp_35, 128" [yuv_filter.c:55]   --->   Operation 92 'add' 'tmp8' <Predicate = true> <Delay = 3.84> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%tmp8_cast = sext i14 %tmp8 to i16" [yuv_filter.c:55]   --->   Operation 93 'sext' 'tmp8_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (2.07ns)   --->   "%tmp_36 = add i16 %tmp8_cast, %tmp7" [yuv_filter.c:55]   --->   Operation 94 'add' 'tmp_36' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_36, i32 8, i32 15)" [yuv_filter.c:55]   --->   Operation 95 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.14>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%out_channels_ch1_add = getelementptr [2457600 x i8]* %out_channels_ch1, i64 0, i64 %tmp_24_cast" [yuv_filter.c:56]   --->   Operation 96 'getelementptr' 'out_channels_ch1_add' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%out_channels_ch2_add = getelementptr [2457600 x i8]* %out_channels_ch2, i64 0, i64 %tmp_24_cast" [yuv_filter.c:57]   --->   Operation 97 'getelementptr' 'out_channels_ch2_add' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%out_channels_ch3_add = getelementptr [2457600 x i8]* %out_channels_ch3, i64 0, i64 %tmp_24_cast" [yuv_filter.c:58]   --->   Operation 98 'getelementptr' 'out_channels_ch3_add' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (1.91ns)   --->   "%Y = add i8 %tmp_27, 16" [yuv_filter.c:53]   --->   Operation 99 'add' 'Y' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i16 %tmp_30, 128" [yuv_filter.c:54]   --->   Operation 100 'add' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 101 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp_31 = add i16 %tmp6, %tmp5" [yuv_filter.c:54]   --->   Operation 101 'add' 'tmp_31' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_31, i32 8, i32 15)" [yuv_filter.c:54]   --->   Operation 102 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.99ns)   --->   "%U = xor i8 %tmp_32, -128" [yuv_filter.c:54]   --->   Operation 103 'xor' 'U' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.99ns)   --->   "%V = xor i8 %tmp_37, -128" [yuv_filter.c:55]   --->   Operation 104 'xor' 'V' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [2/2] (3.25ns)   --->   "store i8 %Y, i8* %out_channels_ch1_add, align 1" [yuv_filter.c:56]   --->   Operation 105 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_8 : Operation 106 [2/2] (3.25ns)   --->   "store i8 %U, i8* %out_channels_ch2_add, align 1" [yuv_filter.c:57]   --->   Operation 106 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_8 : Operation 107 [2/2] (3.25ns)   --->   "store i8 %V, i8* %out_channels_ch3_add, align 1" [yuv_filter.c:58]   --->   Operation 107 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str2) nounwind" [yuv_filter.c:48]   --->   Operation 108 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str2)" [yuv_filter.c:48]   --->   Operation 109 'specregionbegin' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 200, i32 1280, i32 740, [1 x i8]* @p_str1) nounwind" [yuv_filter.c:49]   --->   Operation 110 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/2] (3.25ns)   --->   "store i8 %Y, i8* %out_channels_ch1_add, align 1" [yuv_filter.c:56]   --->   Operation 111 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_9 : Operation 112 [1/2] (3.25ns)   --->   "store i8 %U, i8* %out_channels_ch2_add, align 1" [yuv_filter.c:57]   --->   Operation 112 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_9 : Operation 113 [1/2] (3.25ns)   --->   "store i8 %V, i8* %out_channels_ch3_add, align 1" [yuv_filter.c:58]   --->   Operation 113 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str2, i32 %tmp_23)" [yuv_filter.c:59]   --->   Operation 114 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "br label %3" [yuv_filter.c:48]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x') with incoming values : ('x', yuv_filter.c:45) [13]  (1.77 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', yuv_filter.c:45) [13]  (0 ns)
	'icmp' operation ('exitcond1', yuv_filter.c:45) [14]  (2.43 ns)

 <State 3>: 5.54ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', yuv_filter.c:48) [28]  (0 ns)
	'add' operation ('tmp_24', yuv_filter.c:50) [37]  (2.28 ns)
	'getelementptr' operation ('in_channels_ch1_addr', yuv_filter.c:50) [39]  (0 ns)
	'load' operation ('R', yuv_filter.c:50) on array 'in_channels_ch1' [45]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('R', yuv_filter.c:50) on array 'in_channels_ch1' [45]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('R', yuv_filter.c:50) on array 'in_channels_ch1' [45]  (3.25 ns)

 <State 6>: 7.42ns
The critical path consists of the following:
	'load' operation ('R', yuv_filter.c:50) on array 'in_channels_ch1' [45]  (3.25 ns)
	'mul' operation ('tmp_33', yuv_filter.c:55) [84]  (4.17 ns)

 <State 7>: 10.3ns
The critical path consists of the following:
	'mul' operation ('tmp_25', yuv_filter.c:53) [59]  (3.36 ns)
	'add' operation ('tmp3', yuv_filter.c:53) [65]  (3.02 ns)
	'add' operation ('tmp_26', yuv_filter.c:53) [67]  (3.9 ns)

 <State 8>: 8.15ns
The critical path consists of the following:
	'add' operation ('tmp6', yuv_filter.c:54) [80]  (0 ns)
	'add' operation ('tmp_31', yuv_filter.c:54) [81]  (3.9 ns)
	'xor' operation ('U', yuv_filter.c:54) [83]  (0.99 ns)
	'store' operation (yuv_filter.c:57) of variable 'U', yuv_filter.c:54 on array 'out_channels_ch2' [98]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'store' operation (yuv_filter.c:56) of variable 'Y', yuv_filter.c:53 on array 'out_channels_ch1' [97]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
