# 💫 About Me:
🎓 BE graduate in Electronics and Communication Engineering<br>💻 Proficient in C, Linux, GVim, and TCL scripting<br>🛠️ Currently undergoing Physical Design training in VLSI (RTL-to-GDSII flow)<br>🔍 Strong interest in semiconductor backend design and EDA tools<br>🚀 Focused on building skills in timing, floorplanning, clock tree synthesis, and power analysis<br>🤝 Open to collaboration, learning, and contributing to VLSI-related projects


## 🌐 Socials:
[![Instagram](https://img.shields.io/badge/Instagram-%23E4405F.svg?logo=Instagram&logoColor=white)](https://instagram.com/abhishek_madalli) [![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin&logoColor=white)][(https://linkedin.com/in/Abhishek S Madalli)](https://www.linkedin.com/in/abhishek-s-madalli-5234582b8) [![email](https://img.shields.io/badge/Email-D14836?logo=gmail&logoColor=white)](mailto:abhishek.madalli22@gmail.com) 

# 💻 Tech Stack:
![Python](https://img.shields.io/badge/python-3670A0?style=flat&logo=python&logoColor=ffdd54)
# 📊 GitHub Stats:
![](https://github-readme-stats.vercel.app/api?username=Abhishek-madalli&theme=highcontrast&hide_border=false&include_all_commits=false&count_private=false)<br/>
![](https://nirzak-streak-stats.vercel.app/?user=Abhishek-madalli&theme=highcontrast&hide_border=false)<br/>
![](https://github-readme-stats.vercel.app/api/top-langs/?username=Abhishek-madalli&theme=highcontrast&hide_border=false&include_all_commits=false&count_private=false&layout=compact)

---
[![](https://visitcount.itsvg.in/api?id=Abhishek-madalli&icon=0&color=0)](https://visitcount.itsvg.in)

