set verilog_files {\
	Det.v\
}

set clk clock

set top_des_name Det

set dont_touch_module_name TSC
