{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548196733085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548196733090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 22 16:38:52 2019 " "Processing started: Tue Jan 22 16:38:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548196733090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548196733090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder -c adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder -c adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548196733090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1548196734091 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1548196734091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/de0_nano_soc_baseline.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/de0_nano_soc_baseline.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "../de0_nano_soc_baseline.v" "" { Text "C:/intelFPGA_lite/18.1/de0_nano_soc_baseline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548196749528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548196749528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xd.v 22 22 " "Found 22 design units, including 22 entities, in source file xd.v" { { "Info" "ISGN_ENTITY_NAME" "1 xd_altbarrel_shift_ltd " "Found entity 1: xd_altbarrel_shift_ltd" {  } { { "xd.v" "" { Text "C:/intelFPGA_lite/18.1/some/xd.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548196749607 ""} { "Info" "ISGN_ENTITY_NAME" "2 xd_altbarrel_shift_s0g " "Found entity 2: xd_altbarrel_shift_s0g" {  } { { "xd.v" "" { Text "C:/intelFPGA_lite/18.1/some/xd.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548196749607 ""} { "Info" "ISGN_ENTITY_NAME" "3 xd_altpriority_encoder_3e8 " "Found entity 3: xd_altpriority_encoder_3e8" {  } { { "xd.v" "" { Text "C:/intelFPGA_lite/18.1/some/xd.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548196749607 ""} { "Info" "ISGN_ENTITY_NAME" "4 xd_altpriority_encoder_6e8 " "Found entity 4: xd_altpriority_encoder_6e8" {  } { { "xd.v" "" { Text "C:/intelFPGA_lite/18.1/some/xd.v" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548196749607 ""} { "Info" "ISGN_ENTITY_NAME" "5 xd_altpriority_encoder_be8 " "Found entity 5: xd_altpriority_encoder_be8" {  } { { "xd.v" "" { Text "C:/intelFPGA_lite/18.1/some/xd.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548196749607 ""} { "Info" "ISGN_ENTITY_NAME" "6 xd_altpriority_encoder_3v7 " "Found entity 6: xd_altpriority_encoder_3v7" {  } { { "xd.v" "" { Text "C:/intelFPGA_lite/18.1/some/xd.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548196749607 ""} { "Info" "ISGN_ENTITY_NAME" "7 xd_altpriority_encoder_6v7 " "Found entity 7: xd_altpriority_encoder_6v7" {  } { { "xd.v" "" { Text "C:/intelFPGA_lite/18.1/some/xd.v" 349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548196749607 ""} { "Info" "ISGN_ENTITY_NAME" "8 xd_altpriority_encoder_bv7 " "Found entity 8: xd_altpriority_encoder_bv7" {  } { { "xd.v" "" { Text "C:/intelFPGA_lite/18.1/some/xd.v" 377 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548196749607 ""} { "Info" "ISGN_ENTITY_NAME" "9 xd_altpriority_encoder_uv8 " "Found entity 9: xd_altpriority_encoder_uv8" {  } { { "xd.v" "" { Text "C:/intelFPGA_lite/18.1/some/xd.v" 405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548196749607 ""} { "Info" "ISGN_ENTITY_NAME" "10 xd_altpriority_encoder_ue9 " "Found entity 10: xd_altpriority_encoder_ue9" {  } { { "xd.v" "" { Text "C:/intelFPGA_lite/18.1/some/xd.v" 437 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548196749607 ""} { "Info" "ISGN_ENTITY_NAME" "11 xd_altpriority_encoder_ou8 " "Found entity 11: xd_altpriority_encoder_ou8" {  } { { "xd.v" "" { Text "C:/intelFPGA_lite/18.1/some/xd.v" 470 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548196749607 ""} { "Info" "ISGN_ENTITY_NAME" "12 xd_altpriority_encoder_nh8 " "Found entity 12: xd_altpriority_encoder_nh8" {  } { { "xd.v" "" { Text "C:/intelFPGA_lite/18.1/some/xd.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548196749607 ""} { "Info" "ISGN_ENTITY_NAME" "13 xd_altpriority_encoder_qh8 " "Found entity 13: xd_altpriority_encoder_qh8" {  } { { "xd.v" "" { Text "C:/intelFPGA_lite/18.1/some/xd.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548196749607 ""} { "Info" "ISGN_ENTITY_NAME" "14 xd_altpriority_encoder_2h9 " "Found entity 14: xd_altpriority_encoder_2h9" {  } { { "xd.v" "" { Text "C:/intelFPGA_lite/18.1/some/xd.v" 595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548196749607 ""} { "Info" "ISGN_ENTITY_NAME" "15 xd_altpriority_encoder_d6b " "Found entity 15: xd_altpriority_encoder_d6b" {  } { { "xd.v" "" { Text "C:/intelFPGA_lite/18.1/some/xd.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548196749607 ""} { "Info" "ISGN_ENTITY_NAME" "16 xd_altpriority_encoder_n28 " "Found entity 16: xd_altpriority_encoder_n28" {  } { { "xd.v" "" { Text "C:/intelFPGA_lite/18.1/some/xd.v" 712 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548196749607 ""} { "Info" "ISGN_ENTITY_NAME" "17 xd_altpriority_encoder_q28 " "Found entity 17: xd_altpriority_encoder_q28" {  } { { "xd.v" "" { Text "C:/intelFPGA_lite/18.1/some/xd.v" 728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548196749607 ""} { "Info" "ISGN_ENTITY_NAME" "18 xd_altpriority_encoder_229 " "Found entity 18: xd_altpriority_encoder_229" {  } { { "xd.v" "" { Text "C:/intelFPGA_lite/18.1/some/xd.v" 756 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548196749607 ""} { "Info" "ISGN_ENTITY_NAME" "19 xd_altpriority_encoder_ena " "Found entity 19: xd_altpriority_encoder_ena" {  } { { "xd.v" "" { Text "C:/intelFPGA_lite/18.1/some/xd.v" 784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548196749607 ""} { "Info" "ISGN_ENTITY_NAME" "20 xd_altpriority_encoder_dna " "Found entity 20: xd_altpriority_encoder_dna" {  } { { "xd.v" "" { Text "C:/intelFPGA_lite/18.1/some/xd.v" 837 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548196749607 ""} { "Info" "ISGN_ENTITY_NAME" "21 xd_altfp_add_sub_5vi " "Found entity 21: xd_altfp_add_sub_5vi" {  } { { "xd.v" "" { Text "C:/intelFPGA_lite/18.1/some/xd.v" 896 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548196749607 ""} { "Info" "ISGN_ENTITY_NAME" "22 xd " "Found entity 22: xd" {  } { { "xd.v" "" { Text "C:/intelFPGA_lite/18.1/some/xd.v" 3413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548196749607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548196749607 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "adder " "Top-level design entity \"adder\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1548196749723 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548196750008 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 22 16:39:10 2019 " "Processing ended: Tue Jan 22 16:39:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548196750008 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548196750008 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548196750008 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548196750008 ""}
