

================================================================
== Vitis HLS Report for 'case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3'
================================================================
* Date:           Tue Jan 20 09:52:11 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  7.850 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      515|      515|  6.180 us|  6.180 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_n2_1_L_n2_2_L_n2_3  |      513|      513|         3|          1|          1|   512|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    124|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     41|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|      76|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      76|    246|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_4s_12_1_1_U1  |mul_8s_4s_12_1_1  |        0|   0|  0|  41|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0|  41|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln100_fu_158_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln101_fu_219_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln102_fu_213_p2     |         +|   0|  0|  13|           4|           1|
    |m27_fu_263_p2           |         +|   0|  0|  23|          16|          16|
    |and_ln22_fu_188_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln100_fu_152_p2    |      icmp|   0|  0|  12|          10|          11|
    |icmp_ln101_fu_170_p2    |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln102_fu_182_p2    |      icmp|   0|  0|  13|           4|           5|
    |or_ln22_fu_194_p2       |        or|   0|  0|   2|           1|           1|
    |select_ln101_fu_225_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln22_fu_200_p3   |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln22_fu_176_p2      |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 124|          66|          50|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_n2_2_load            |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    8|         16|
    |i_n2_2_fu_70                            |   9|          2|    4|          8|
    |indvar_flatten14_fu_78                  |   9|          2|   10|         20|
    |indvar_flatten_fu_74                    |   9|          2|    8|         16|
    |m27_1_fu_66                             |   9|          2|   16|         32|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   62|        124|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_n2_2_fu_70                      |   4|   0|    4|          0|
    |icmp_ln100_reg_327                |   1|   0|    1|          0|
    |in_data_8_load_reg_336            |   8|   0|    8|          0|
    |indvar_flatten14_fu_78            |  10|   0|   10|          0|
    |indvar_flatten_fu_74              |   8|   0|    8|          0|
    |m27_1_fu_66                       |  16|   0|   16|          0|
    |phi_ln103_fu_62                   |  12|   0|   12|          0|
    |sext_ln100_cast_reg_322           |  12|   0|   12|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  76|   0|   76|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3|  return value|
|shl_ln94_cast         |   in|   10|     ap_none|                         shl_ln94_cast|        scalar|
|in_data_8_address0    |  out|    4|   ap_memory|                             in_data_8|         array|
|in_data_8_ce0         |  out|    1|   ap_memory|                             in_data_8|         array|
|in_data_8_q0          |   in|    8|   ap_memory|                             in_data_8|         array|
|sext_ln100            |   in|    4|     ap_none|                            sext_ln100|        scalar|
|m27_1_out             |  out|   16|      ap_vld|                             m27_1_out|       pointer|
|m27_1_out_ap_vld      |  out|    1|      ap_vld|                             m27_1_out|       pointer|
|phi_ln103_out         |  out|   12|      ap_vld|                         phi_ln103_out|       pointer|
|phi_ln103_out_ap_vld  |  out|    1|      ap_vld|                         phi_ln103_out|       pointer|
+----------------------+-----+-----+------------+--------------------------------------+--------------+

