

================================================================
== Vitis HLS Report for 'decision_function_40'
================================================================
* Date:           Tue Mar 11 16:16:30 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_15_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_15_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_14_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_13_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_13_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_12_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_12_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_7_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_7_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_6_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_6_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_4_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_4_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_0_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_0_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_7_val_read, i18 261218" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_1132 = icmp_slt  i18 %x_3_val_read, i18 2568" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_1132' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_1133 = icmp_slt  i18 %x_12_val_read, i18 261496" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_1133' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_1134 = icmp_slt  i18 %x_12_val_read, i18 260807" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1134' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_1135 = icmp_slt  i18 %x_11_val_read, i18 260990" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_1135' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_1136 = icmp_slt  i18 %x_14_val_read, i18 1543" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1136' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_1137 = icmp_slt  i18 %x_7_val_read, i18 261945" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1137' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_1138 = icmp_slt  i18 %x_14_val_read, i18 1514" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1138' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_1139 = icmp_slt  i18 %x_14_val_read, i18 1720" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1139' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_1140 = icmp_slt  i18 %x_14_val_read, i18 1978" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1140' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_1141 = icmp_slt  i18 %x_15_val_read, i18 262078" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1141' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_1142 = icmp_slt  i18 %x_3_val_read, i18 262073" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1142' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_1143 = icmp_slt  i18 %x_3_val_read, i18 1739" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1143' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i18.i32.i32, i18 %x_6_val_read, i32 7, i32 17" [firmware/BDT.h:86]   --->   Operation 34 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.63ns)   --->   "%icmp_ln86_1458 = icmp_slt  i11 %tmp, i11 1" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1458' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_1145 = icmp_slt  i18 %x_12_val_read, i18 184" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1145' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_1146 = icmp_slt  i18 %x_15_val_read, i18 262031" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1146' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_1147 = icmp_slt  i18 %x_4_val_read, i18 35" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1147' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_1148 = icmp_slt  i18 %x_14_val_read, i18 191" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1148' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_1149 = icmp_slt  i18 %x_15_val_read, i18 643" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1149' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_1150 = icmp_slt  i18 %x_1_val_read, i18 691" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1150' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_1151 = icmp_slt  i18 %x_14_val_read, i18 2017" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1151' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_1152 = icmp_slt  i18 %x_14_val_read, i18 1051" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1152' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_1153 = icmp_slt  i18 %x_14_val_read, i18 1708" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1153' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_1154 = icmp_slt  i18 %x_11_val_read, i18 261236" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1154' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_1155 = icmp_slt  i18 %x_14_val_read, i18 374" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1155' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_1156 = icmp_slt  i18 %x_9_val_read, i18 261538" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1156' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_1157 = icmp_slt  i18 %x_0_val_read, i18 260878" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1157' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_1158 = icmp_slt  i18 %x_3_val_read, i18 2091" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_1158' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_1159 = icmp_slt  i18 %x_14_val_read, i18 170" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_1159' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_1160 = icmp_slt  i18 %x_1_val_read, i18 406" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_1160' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln86_1161 = icmp_slt  i18 %x_13_val_read, i18 308" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_1161' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1132, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 53 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_545 = xor i1 %icmp_ln86_1132, i1 1" [firmware/BDT.h:104]   --->   Operation 54 'xor' 'xor_ln104_545' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_545" [firmware/BDT.h:104]   --->   Operation 55 'and' 'and_ln104' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.97ns)   --->   "%and_ln102_1095 = and i1 %icmp_ln86_1134, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102_1095' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_221)   --->   "%xor_ln104_547 = xor i1 %icmp_ln86_1134, i1 1" [firmware/BDT.h:104]   --->   Operation 57 'xor' 'xor_ln104_547' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_221 = and i1 %and_ln102, i1 %xor_ln104_547" [firmware/BDT.h:104]   --->   Operation 58 'and' 'and_ln104_221' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.97ns)   --->   "%and_ln102_1099 = and i1 %icmp_ln86_1138, i1 %and_ln102_1095" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_1099' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_551 = xor i1 %icmp_ln86_1138, i1 1" [firmware/BDT.h:104]   --->   Operation 60 'xor' 'xor_ln104_551' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.97ns)   --->   "%and_ln102_1100 = and i1 %icmp_ln86_1139, i1 %and_ln104_221" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_1100' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1123 = and i1 %icmp_ln86_1147, i1 %xor_ln104_551" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_1123' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1108 = and i1 %and_ln102_1123, i1 %and_ln102_1095" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_1108' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_1099, i1 %and_ln102_1108" [firmware/BDT.h:117]   --->   Operation 64 'or' 'or_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 65 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 65 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.97ns)   --->   "%and_ln102_1096 = and i1 %icmp_ln86_1135, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_1096' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_222)   --->   "%xor_ln104_548 = xor i1 %icmp_ln86_1135, i1 1" [firmware/BDT.h:104]   --->   Operation 67 'xor' 'xor_ln104_548' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_222 = and i1 %and_ln104, i1 %xor_ln104_548" [firmware/BDT.h:104]   --->   Operation 68 'and' 'and_ln104_222' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1103)   --->   "%xor_ln104_552 = xor i1 %icmp_ln86_1139, i1 1" [firmware/BDT.h:104]   --->   Operation 69 'xor' 'xor_ln104_552' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.97ns)   --->   "%and_ln102_1101 = and i1 %icmp_ln86_1140, i1 %and_ln102_1096" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_1101' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1099)   --->   "%and_ln102_1107 = and i1 %icmp_ln86_1146, i1 %and_ln102_1099" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_1107' <Predicate = (and_ln102_1099 & and_ln102_1095 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1101)   --->   "%and_ln102_1109 = and i1 %icmp_ln86_1148, i1 %and_ln102_1100" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_1109' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1103)   --->   "%and_ln102_1124 = and i1 %icmp_ln86_1149, i1 %xor_ln104_552" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_1124' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1103)   --->   "%and_ln102_1110 = and i1 %and_ln102_1124, i1 %and_ln104_221" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_1110' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1099)   --->   "%xor_ln117 = xor i1 %and_ln102_1107, i1 1" [firmware/BDT.h:117]   --->   Operation 75 'xor' 'xor_ln117' <Predicate = (and_ln102_1099 & and_ln102_1095 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1099)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 76 'zext' 'zext_ln117' <Predicate = (and_ln102_1099 & and_ln102_1095 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1099)   --->   "%select_ln117 = select i1 %and_ln102_1099, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 77 'select' 'select_ln117' <Predicate = (and_ln102_1095 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1099)   --->   "%select_ln117_1098 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 78 'select' 'select_ln117_1098' <Predicate = (and_ln102_1095 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1099)   --->   "%zext_ln117_121 = zext i2 %select_ln117_1098" [firmware/BDT.h:117]   --->   Operation 79 'zext' 'zext_ln117_121' <Predicate = (and_ln102_1095 & and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1101)   --->   "%or_ln117_1031 = or i1 %and_ln102_1095, i1 %and_ln102_1109" [firmware/BDT.h:117]   --->   Operation 80 'or' 'or_ln117_1031' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_1099 = select i1 %and_ln102_1095, i3 %zext_ln117_121, i3 4" [firmware/BDT.h:117]   --->   Operation 81 'select' 'select_ln117_1099' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.97ns)   --->   "%or_ln117_1032 = or i1 %and_ln102_1095, i1 %and_ln102_1100" [firmware/BDT.h:117]   --->   Operation 82 'or' 'or_ln117_1032' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1101)   --->   "%select_ln117_1100 = select i1 %or_ln117_1031, i3 %select_ln117_1099, i3 5" [firmware/BDT.h:117]   --->   Operation 83 'select' 'select_ln117_1100' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1103)   --->   "%or_ln117_1033 = or i1 %or_ln117_1032, i1 %and_ln102_1110" [firmware/BDT.h:117]   --->   Operation 84 'or' 'or_ln117_1033' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1101 = select i1 %or_ln117_1032, i3 %select_ln117_1100, i3 6" [firmware/BDT.h:117]   --->   Operation 85 'select' 'select_ln117_1101' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1103)   --->   "%select_ln117_1102 = select i1 %or_ln117_1033, i3 %select_ln117_1101, i3 7" [firmware/BDT.h:117]   --->   Operation 86 'select' 'select_ln117_1102' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1103)   --->   "%zext_ln117_122 = zext i3 %select_ln117_1102" [firmware/BDT.h:117]   --->   Operation 87 'zext' 'zext_ln117_122' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1103 = select i1 %and_ln102, i4 %zext_ln117_122, i4 8" [firmware/BDT.h:117]   --->   Operation 88 'select' 'select_ln117_1103' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.97ns)   --->   "%or_ln117_1035 = or i1 %and_ln102, i1 %and_ln102_1101" [firmware/BDT.h:117]   --->   Operation 89 'or' 'or_ln117_1035' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 90 [1/1] (0.97ns)   --->   "%and_ln102_1094 = and i1 %icmp_ln86_1133, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 90 'and' 'and_ln102_1094' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_220)   --->   "%xor_ln104_546 = xor i1 %icmp_ln86_1133, i1 1" [firmware/BDT.h:104]   --->   Operation 91 'xor' 'xor_ln104_546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_220 = and i1 %xor_ln104_546, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 92 'and' 'and_ln104_220' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.97ns)   --->   "%and_ln102_1097 = and i1 %icmp_ln86_1136, i1 %and_ln102_1094" [firmware/BDT.h:102]   --->   Operation 93 'and' 'and_ln102_1097' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1107)   --->   "%xor_ln104_553 = xor i1 %icmp_ln86_1140, i1 1" [firmware/BDT.h:104]   --->   Operation 94 'xor' 'xor_ln104_553' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.97ns)   --->   "%and_ln102_1102 = and i1 %icmp_ln86_1141, i1 %and_ln104_222" [firmware/BDT.h:102]   --->   Operation 95 'and' 'and_ln102_1102' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.97ns)   --->   "%and_ln102_1103 = and i1 %icmp_ln86_1142, i1 %and_ln102_1097" [firmware/BDT.h:102]   --->   Operation 96 'and' 'and_ln102_1103' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1105)   --->   "%and_ln102_1111 = and i1 %icmp_ln86_1150, i1 %and_ln102_1101" [firmware/BDT.h:102]   --->   Operation 97 'and' 'and_ln102_1111' <Predicate = (icmp_ln86 & or_ln117_1035)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1107)   --->   "%and_ln102_1125 = and i1 %icmp_ln86_1151, i1 %xor_ln104_553" [firmware/BDT.h:102]   --->   Operation 98 'and' 'and_ln102_1125' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1107)   --->   "%and_ln102_1112 = and i1 %and_ln102_1125, i1 %and_ln102_1096" [firmware/BDT.h:102]   --->   Operation 99 'and' 'and_ln102_1112' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1109)   --->   "%and_ln102_1113 = and i1 %icmp_ln86_1152, i1 %and_ln102_1102" [firmware/BDT.h:102]   --->   Operation 100 'and' 'and_ln102_1113' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1105)   --->   "%or_ln117_1034 = or i1 %and_ln102, i1 %and_ln102_1111" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_1034' <Predicate = (icmp_ln86 & or_ln117_1035)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1105)   --->   "%select_ln117_1104 = select i1 %or_ln117_1034, i4 %select_ln117_1103, i4 9" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_1104' <Predicate = (icmp_ln86 & or_ln117_1035)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1107)   --->   "%or_ln117_1036 = or i1 %or_ln117_1035, i1 %and_ln102_1112" [firmware/BDT.h:117]   --->   Operation 103 'or' 'or_ln117_1036' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1105 = select i1 %or_ln117_1035, i4 %select_ln117_1104, i4 10" [firmware/BDT.h:117]   --->   Operation 104 'select' 'select_ln117_1105' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.97ns)   --->   "%or_ln117_1037 = or i1 %and_ln102, i1 %and_ln102_1096" [firmware/BDT.h:117]   --->   Operation 105 'or' 'or_ln117_1037' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1107)   --->   "%select_ln117_1106 = select i1 %or_ln117_1036, i4 %select_ln117_1105, i4 11" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_1106' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1109)   --->   "%or_ln117_1038 = or i1 %or_ln117_1037, i1 %and_ln102_1113" [firmware/BDT.h:117]   --->   Operation 107 'or' 'or_ln117_1038' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1107 = select i1 %or_ln117_1037, i4 %select_ln117_1106, i4 12" [firmware/BDT.h:117]   --->   Operation 108 'select' 'select_ln117_1107' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.97ns)   --->   "%or_ln117_1039 = or i1 %or_ln117_1037, i1 %and_ln102_1102" [firmware/BDT.h:117]   --->   Operation 109 'or' 'or_ln117_1039' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1109)   --->   "%select_ln117_1108 = select i1 %or_ln117_1038, i4 %select_ln117_1107, i4 13" [firmware/BDT.h:117]   --->   Operation 110 'select' 'select_ln117_1108' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1109 = select i1 %or_ln117_1039, i4 %select_ln117_1108, i4 14" [firmware/BDT.h:117]   --->   Operation 111 'select' 'select_ln117_1109' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_223)   --->   "%xor_ln104_549 = xor i1 %icmp_ln86_1136, i1 1" [firmware/BDT.h:104]   --->   Operation 112 'xor' 'xor_ln104_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_223 = and i1 %and_ln102_1094, i1 %xor_ln104_549" [firmware/BDT.h:104]   --->   Operation 113 'and' 'and_ln104_223' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.97ns)   --->   "%and_ln102_1098 = and i1 %icmp_ln86_1137, i1 %and_ln104_220" [firmware/BDT.h:102]   --->   Operation 114 'and' 'and_ln102_1098' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_224)   --->   "%xor_ln104_550 = xor i1 %icmp_ln86_1137, i1 1" [firmware/BDT.h:104]   --->   Operation 115 'xor' 'xor_ln104_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_224 = and i1 %and_ln104_220, i1 %xor_ln104_550" [firmware/BDT.h:104]   --->   Operation 116 'and' 'and_ln104_224' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1111)   --->   "%xor_ln104_554 = xor i1 %icmp_ln86_1141, i1 1" [firmware/BDT.h:104]   --->   Operation 117 'xor' 'xor_ln104_554' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1115)   --->   "%xor_ln104_555 = xor i1 %icmp_ln86_1142, i1 1" [firmware/BDT.h:104]   --->   Operation 118 'xor' 'xor_ln104_555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.97ns)   --->   "%and_ln102_1104 = and i1 %icmp_ln86_1143, i1 %and_ln104_223" [firmware/BDT.h:102]   --->   Operation 119 'and' 'and_ln102_1104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1111)   --->   "%and_ln102_1126 = and i1 %icmp_ln86_1153, i1 %xor_ln104_554" [firmware/BDT.h:102]   --->   Operation 120 'and' 'and_ln102_1126' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1111)   --->   "%and_ln102_1114 = and i1 %and_ln102_1126, i1 %and_ln104_222" [firmware/BDT.h:102]   --->   Operation 121 'and' 'and_ln102_1114' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1113)   --->   "%and_ln102_1115 = and i1 %icmp_ln86_1154, i1 %and_ln102_1103" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_1115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1115)   --->   "%and_ln102_1127 = and i1 %icmp_ln86_1155, i1 %xor_ln104_555" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_1127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1115)   --->   "%and_ln102_1116 = and i1 %and_ln102_1127, i1 %and_ln102_1097" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_1116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1111)   --->   "%or_ln117_1040 = or i1 %or_ln117_1039, i1 %and_ln102_1114" [firmware/BDT.h:117]   --->   Operation 125 'or' 'or_ln117_1040' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1111)   --->   "%select_ln117_1110 = select i1 %or_ln117_1040, i4 %select_ln117_1109, i4 15" [firmware/BDT.h:117]   --->   Operation 126 'select' 'select_ln117_1110' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1111)   --->   "%zext_ln117_123 = zext i4 %select_ln117_1110" [firmware/BDT.h:117]   --->   Operation 127 'zext' 'zext_ln117_123' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1113)   --->   "%or_ln117_1041 = or i1 %icmp_ln86, i1 %and_ln102_1115" [firmware/BDT.h:117]   --->   Operation 128 'or' 'or_ln117_1041' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1111 = select i1 %icmp_ln86, i5 %zext_ln117_123, i5 16" [firmware/BDT.h:117]   --->   Operation 129 'select' 'select_ln117_1111' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.97ns)   --->   "%or_ln117_1042 = or i1 %icmp_ln86, i1 %and_ln102_1103" [firmware/BDT.h:117]   --->   Operation 130 'or' 'or_ln117_1042' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1113)   --->   "%select_ln117_1112 = select i1 %or_ln117_1041, i5 %select_ln117_1111, i5 17" [firmware/BDT.h:117]   --->   Operation 131 'select' 'select_ln117_1112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1115)   --->   "%or_ln117_1043 = or i1 %or_ln117_1042, i1 %and_ln102_1116" [firmware/BDT.h:117]   --->   Operation 132 'or' 'or_ln117_1043' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1113 = select i1 %or_ln117_1042, i5 %select_ln117_1112, i5 18" [firmware/BDT.h:117]   --->   Operation 133 'select' 'select_ln117_1113' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.97ns)   --->   "%or_ln117_1044 = or i1 %icmp_ln86, i1 %and_ln102_1097" [firmware/BDT.h:117]   --->   Operation 134 'or' 'or_ln117_1044' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1115)   --->   "%select_ln117_1114 = select i1 %or_ln117_1043, i5 %select_ln117_1113, i5 19" [firmware/BDT.h:117]   --->   Operation 135 'select' 'select_ln117_1114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1115 = select i1 %or_ln117_1044, i5 %select_ln117_1114, i5 20" [firmware/BDT.h:117]   --->   Operation 136 'select' 'select_ln117_1115' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.97ns)   --->   "%or_ln117_1046 = or i1 %or_ln117_1044, i1 %and_ln102_1104" [firmware/BDT.h:117]   --->   Operation 137 'or' 'or_ln117_1046' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.97ns)   --->   "%or_ln117_1048 = or i1 %icmp_ln86, i1 %and_ln102_1094" [firmware/BDT.h:117]   --->   Operation 138 'or' 'or_ln117_1048' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1119)   --->   "%xor_ln104_556 = xor i1 %icmp_ln86_1143, i1 1" [firmware/BDT.h:104]   --->   Operation 139 'xor' 'xor_ln104_556' <Predicate = (or_ln117_1048)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.97ns)   --->   "%and_ln102_1105 = and i1 %icmp_ln86_1458, i1 %and_ln102_1098" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_1105' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1117)   --->   "%and_ln102_1117 = and i1 %icmp_ln86_1156, i1 %and_ln102_1104" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_1117' <Predicate = (or_ln117_1046 & or_ln117_1048)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1119)   --->   "%and_ln102_1128 = and i1 %icmp_ln86_1157, i1 %xor_ln104_556" [firmware/BDT.h:102]   --->   Operation 142 'and' 'and_ln102_1128' <Predicate = (or_ln117_1048)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1119)   --->   "%and_ln102_1118 = and i1 %and_ln102_1128, i1 %and_ln104_223" [firmware/BDT.h:102]   --->   Operation 143 'and' 'and_ln102_1118' <Predicate = (or_ln117_1048)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1121)   --->   "%and_ln102_1119 = and i1 %icmp_ln86_1158, i1 %and_ln102_1105" [firmware/BDT.h:102]   --->   Operation 144 'and' 'and_ln102_1119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1117)   --->   "%or_ln117_1045 = or i1 %or_ln117_1044, i1 %and_ln102_1117" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_1045' <Predicate = (or_ln117_1046 & or_ln117_1048)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1117)   --->   "%select_ln117_1116 = select i1 %or_ln117_1045, i5 %select_ln117_1115, i5 21" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_1116' <Predicate = (or_ln117_1046 & or_ln117_1048)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1119)   --->   "%or_ln117_1047 = or i1 %or_ln117_1046, i1 %and_ln102_1118" [firmware/BDT.h:117]   --->   Operation 147 'or' 'or_ln117_1047' <Predicate = (or_ln117_1048)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1117 = select i1 %or_ln117_1046, i5 %select_ln117_1116, i5 22" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_1117' <Predicate = (or_ln117_1048)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1119)   --->   "%select_ln117_1118 = select i1 %or_ln117_1047, i5 %select_ln117_1117, i5 23" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_1118' <Predicate = (or_ln117_1048)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1121)   --->   "%or_ln117_1049 = or i1 %or_ln117_1048, i1 %and_ln102_1119" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_1049' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1119 = select i1 %or_ln117_1048, i5 %select_ln117_1118, i5 24" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_1119' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.97ns)   --->   "%or_ln117_1050 = or i1 %or_ln117_1048, i1 %and_ln102_1105" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_1050' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1121)   --->   "%select_ln117_1120 = select i1 %or_ln117_1049, i5 %select_ln117_1119, i5 25" [firmware/BDT.h:117]   --->   Operation 153 'select' 'select_ln117_1120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1121 = select i1 %or_ln117_1050, i5 %select_ln117_1120, i5 26" [firmware/BDT.h:117]   --->   Operation 154 'select' 'select_ln117_1121' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.40>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1123)   --->   "%xor_ln104_557 = xor i1 %icmp_ln86_1458, i1 1" [firmware/BDT.h:104]   --->   Operation 155 'xor' 'xor_ln104_557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.97ns)   --->   "%and_ln102_1106 = and i1 %icmp_ln86_1145, i1 %and_ln104_224" [firmware/BDT.h:102]   --->   Operation 156 'and' 'and_ln102_1106' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1123)   --->   "%and_ln102_1129 = and i1 %icmp_ln86_1159, i1 %xor_ln104_557" [firmware/BDT.h:102]   --->   Operation 157 'and' 'and_ln102_1129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1123)   --->   "%and_ln102_1120 = and i1 %and_ln102_1129, i1 %and_ln102_1098" [firmware/BDT.h:102]   --->   Operation 158 'and' 'and_ln102_1120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1125)   --->   "%and_ln102_1121 = and i1 %icmp_ln86_1160, i1 %and_ln102_1106" [firmware/BDT.h:102]   --->   Operation 159 'and' 'and_ln102_1121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1123)   --->   "%or_ln117_1051 = or i1 %or_ln117_1050, i1 %and_ln102_1120" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_1051' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.97ns)   --->   "%or_ln117_1052 = or i1 %or_ln117_1048, i1 %and_ln102_1098" [firmware/BDT.h:117]   --->   Operation 161 'or' 'or_ln117_1052' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1123)   --->   "%select_ln117_1122 = select i1 %or_ln117_1051, i5 %select_ln117_1121, i5 27" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_1122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1125)   --->   "%or_ln117_1053 = or i1 %or_ln117_1052, i1 %and_ln102_1121" [firmware/BDT.h:117]   --->   Operation 163 'or' 'or_ln117_1053' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1123 = select i1 %or_ln117_1052, i5 %select_ln117_1122, i5 28" [firmware/BDT.h:117]   --->   Operation 164 'select' 'select_ln117_1123' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.97ns)   --->   "%or_ln117_1054 = or i1 %or_ln117_1052, i1 %and_ln102_1106" [firmware/BDT.h:117]   --->   Operation 165 'or' 'or_ln117_1054' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1125)   --->   "%select_ln117_1124 = select i1 %or_ln117_1053, i5 %select_ln117_1123, i5 29" [firmware/BDT.h:117]   --->   Operation 166 'select' 'select_ln117_1124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1125 = select i1 %or_ln117_1054, i5 %select_ln117_1124, i5 30" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_1125' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 168 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_558 = xor i1 %icmp_ln86_1145, i1 1" [firmware/BDT.h:104]   --->   Operation 169 'xor' 'xor_ln104_558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1130 = and i1 %icmp_ln86_1161, i1 %xor_ln104_558" [firmware/BDT.h:102]   --->   Operation 170 'and' 'and_ln102_1130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1122 = and i1 %and_ln102_1130, i1 %and_ln104_224" [firmware/BDT.h:102]   --->   Operation 171 'and' 'and_ln102_1122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1055 = or i1 %or_ln117_1054, i1 %and_ln102_1122" [firmware/BDT.h:117]   --->   Operation 172 'or' 'or_ln117_1055' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1126 = select i1 %or_ln117_1055, i5 %select_ln117_1125, i5 31" [firmware/BDT.h:117]   --->   Operation 173 'select' 'select_ln117_1126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i11 @_ssdm_op_SparseMux.ap_auto.32i11.i11.i5, i5 0, i11 2035, i5 1, i11 166, i5 2, i11 1539, i5 3, i11 1944, i5 4, i11 2026, i5 5, i11 1910, i5 6, i11 346, i5 7, i11 2012, i5 8, i11 1029, i5 9, i11 1726, i5 10, i11 62, i5 11, i11 1557, i5 12, i11 1643, i5 13, i11 488, i5 14, i11 1378, i5 15, i11 1841, i5 16, i11 98, i5 17, i11 1972, i5 18, i11 343, i5 19, i11 89, i5 20, i11 1626, i5 21, i11 186, i5 22, i11 1577, i5 23, i11 2032, i5 24, i11 2015, i5 25, i11 45, i5 26, i11 7, i5 27, i11 1825, i5 28, i11 2045, i5 29, i11 149, i5 30, i11 1981, i5 31, i11 11, i11 0, i5 %select_ln117_1126" [firmware/BDT.h:118]   --->   Operation 174 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i11 %agg_result" [firmware/BDT.h:122]   --->   Operation 175 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('x_7_val_read', firmware/BDT.h:86) on port 'x_7_val' (firmware/BDT.h:86) [20]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [26]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [59]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1095', firmware/BDT.h:102) [65]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_1099', firmware/BDT.h:102) [77]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [119]  (0.978 ns)

 <State 3>: 2.997ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1107', firmware/BDT.h:102) [93]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln117', firmware/BDT.h:117) [117]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [120]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_1098', firmware/BDT.h:117) [121]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1099', firmware/BDT.h:117) [124]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_1100', firmware/BDT.h:117) [126]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1101', firmware/BDT.h:117) [128]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_1102', firmware/BDT.h:117) [129]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1103', firmware/BDT.h:117) [132]  (1.024 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1111', firmware/BDT.h:102) [99]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1034', firmware/BDT.h:117) [131]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1104', firmware/BDT.h:117) [134]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1105', firmware/BDT.h:117) [136]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1106', firmware/BDT.h:117) [138]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1107', firmware/BDT.h:117) [140]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1108', firmware/BDT.h:117) [142]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1109', firmware/BDT.h:117) [144]  (1.024 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_554', firmware/BDT.h:104) [84]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1126', firmware/BDT.h:102) [103]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1114', firmware/BDT.h:102) [104]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1040', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1110', firmware/BDT.h:117) [145]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1111', firmware/BDT.h:117) [148]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1112', firmware/BDT.h:117) [150]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1113', firmware/BDT.h:117) [152]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1114', firmware/BDT.h:117) [154]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1115', firmware/BDT.h:117) [156]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1117', firmware/BDT.h:102) [108]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1045', firmware/BDT.h:117) [155]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1116', firmware/BDT.h:117) [158]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1117', firmware/BDT.h:117) [160]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1118', firmware/BDT.h:117) [162]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1119', firmware/BDT.h:117) [164]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1120', firmware/BDT.h:117) [166]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1121', firmware/BDT.h:117) [168]  (1.215 ns)

 <State 7>: 3.408ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1052', firmware/BDT.h:117) [169]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_1123', firmware/BDT.h:117) [172]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1124', firmware/BDT.h:117) [174]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1125', firmware/BDT.h:117) [176]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_558', firmware/BDT.h:104) [92]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1130', firmware/BDT.h:102) [115]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1122', firmware/BDT.h:102) [116]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1055', firmware/BDT.h:117) [175]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1126', firmware/BDT.h:117) [177]  (0.000 ns)
	'sparsemux' operation 11 bit ('agg_result', firmware/BDT.h:118) [178]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
