#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000028c9d30 .scope module, "Sigbin_testbench" "Sigbin_testbench" 2 73;
 .timescale 0 0;
v00000000010d6900_0 .net "R", 0 0, v00000000028cfb90_0;  1 drivers
v00000000010d69a0_0 .net "s", 1 0, v00000000028cf8a0_0;  1 drivers
v0000000002923df0_0 .net "x", 1 0, v00000000028ca030_0;  1 drivers
S_00000000028c9eb0 .scope module, "arithmetic" "Sigbin_stimulus_generator" 2 78, 2 19 0, S_00000000028c9d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "x"
    .port_info 1 /OUTPUT 2 "S"
v00000000028cf8a0_0 .var "S", 1 0;
v00000000028ca030_0 .var "x", 1 0;
S_00000000010d6640 .scope module, "arithmeticOps" "Sigbin" 2 77, 2 1 0, S_00000000028c9d30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "x"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /OUTPUT 1 "R"
v00000000028cfb90_0 .var "R", 0 0;
v00000000010d67c0_0 .net "s", 1 0, v00000000028cf8a0_0;  alias, 1 drivers
v00000000010d6860_0 .net "x", 1 0, v00000000028ca030_0;  alias, 1 drivers
E_00000000028cdf40 .event edge, v00000000028cf8a0_0, v00000000028ca030_0;
    .scope S_00000000010d6640;
T_0 ;
    %wait E_00000000028cdf40;
    %load/vec4 v00000000010d67c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028cfb90_0, 0, 1;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v00000000010d6860_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000000010d6860_0;
    %parti/s 1, 1, 2;
    %xor;
    %store/vec4 v00000000028cfb90_0, 0, 1;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v00000000010d6860_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000000010d6860_0;
    %parti/s 1, 1, 2;
    %xor;
    %store/vec4 v00000000028cfb90_0, 0, 1;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v00000000010d6860_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000000010d6860_0;
    %parti/s 1, 1, 2;
    %and;
    %store/vec4 v00000000028cfb90_0, 0, 1;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v00000000010d6860_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000000010d6860_0;
    %parti/s 1, 1, 2;
    %or;
    %store/vec4 v00000000028cfb90_0, 0, 1;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000028c9eb0;
T_1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000028cf8a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000028ca030_0, 0, 2;
    %vpi_call 2 29 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000028cf8a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000028ca030_0, 0, 2;
    %delay 3, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000028cf8a0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000028ca030_0, 0, 2;
    %delay 3, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000028cf8a0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000028ca030_0, 0, 2;
    %delay 3, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000028cf8a0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000028ca030_0, 0, 2;
    %delay 3, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000028cf8a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000028ca030_0, 0, 2;
    %delay 3, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000028cf8a0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000028ca030_0, 0, 2;
    %delay 3, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000028cf8a0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000028ca030_0, 0, 2;
    %delay 3, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000028cf8a0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000028ca030_0, 0, 2;
    %delay 3, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000028cf8a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000028ca030_0, 0, 2;
    %delay 3, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000028cf8a0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000028ca030_0, 0, 2;
    %delay 3, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000028cf8a0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000028ca030_0, 0, 2;
    %delay 3, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000028cf8a0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000028ca030_0, 0, 2;
    %delay 3, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000028cf8a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000028ca030_0, 0, 2;
    %delay 3, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000028cf8a0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000028ca030_0, 0, 2;
    %delay 3, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000028cf8a0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000028ca030_0, 0, 2;
    %delay 3, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000028cf8a0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000028ca030_0, 0, 2;
    %delay 3, 0;
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "1bitALU.v";
