// Seed: 1698973694
module module_0 (
    output uwire id_0,
    input  wire  id_1
);
  wire id_3;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd47,
    parameter id_3 = 32'd26
) (
    output supply1 id_0,
    input tri1 _id_1,
    input supply0 id_2,
    input wire _id_3,
    input tri0 id_4,
    input supply0 id_5,
    output uwire id_6
);
  bit [id_3  *  -1 : id_1] id_8;
  module_0 modCall_1 (
      id_6,
      id_4
  );
  parameter id_9 = 1'b0;
  wire id_10;
  always @(id_8 or posedge -1) begin : LABEL_0
    id_8 = 1'd0;
  end
  wire id_11;
endmodule
