{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576000672498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576000672505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 12:57:51 2019 " "Processing started: Tue Dec 10 12:57:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576000672505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576000672505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Too_Much_Cake -c Too_Much_Cake " "Command: quartus_map --read_settings_files=on --write_settings_files=off Too_Much_Cake -c Too_Much_Cake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576000672505 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576000673346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576000673346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Cake1 cake1 Too_Much_Cake.v(28) " "Verilog HDL Declaration information at Too_Much_Cake.v(28): object \"Cake1\" differs only in case from object \"cake1\" in the same scope" {  } { { "Too_Much_Cake.v" "" { Text "M:/Too_Much_Cake/Too_Much_Cake.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576000681223 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Cake2 cake2 Too_Much_Cake.v(29) " "Verilog HDL Declaration information at Too_Much_Cake.v(29): object \"Cake2\" differs only in case from object \"cake2\" in the same scope" {  } { { "Too_Much_Cake.v" "" { Text "M:/Too_Much_Cake/Too_Much_Cake.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576000681223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "too_much_cake.v 1 1 " "Found 1 design units, including 1 entities, in source file too_much_cake.v" { { "Info" "ISGN_ENTITY_NAME" "1 Too_Much_Cake " "Found entity 1: Too_Much_Cake" {  } { { "Too_Much_Cake.v" "" { Text "M:/Too_Much_Cake/Too_Much_Cake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576000681226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576000681226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_convert.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_convert " "Found entity 1: clk_convert" {  } { { "clk_convert.v" "" { Text "M:/Too_Much_Cake/clk_convert.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576000681229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576000681229 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Guy.v(35) " "Verilog HDL Expression warning at Guy.v(35): truncated literal to match 3 bits" {  } { { "Guy.v" "" { Text "M:/Too_Much_Cake/Guy.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1576000681234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "guy.v 1 1 " "Found 1 design units, including 1 entities, in source file guy.v" { { "Info" "ISGN_ENTITY_NAME" "1 Guy " "Found entity 1: Guy" {  } { { "Guy.v" "" { Text "M:/Too_Much_Cake/Guy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576000681235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576000681235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "M:/Too_Much_Cake/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576000681240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576000681240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision.v 1 1 " "Found 1 design units, including 1 entities, in source file collision.v" { { "Info" "ISGN_ENTITY_NAME" "1 collision " "Found entity 1: collision" {  } { { "collision.v" "" { Text "M:/Too_Much_Cake/collision.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576000681246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576000681246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "easy.v 1 1 " "Found 1 design units, including 1 entities, in source file easy.v" { { "Info" "ISGN_ENTITY_NAME" "1 Easy " "Found entity 1: Easy" {  } { { "Easy.v" "" { Text "M:/Too_Much_Cake/Easy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576000681255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576000681255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hard.v 1 1 " "Found 1 design units, including 1 entities, in source file hard.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hard " "Found entity 1: Hard" {  } { { "Hard.v" "" { Text "M:/Too_Much_Cake/Hard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576000681264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576000681264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text.v 1 1 " "Found 1 design units, including 1 entities, in source file text.v" { { "Info" "ISGN_ENTITY_NAME" "1 text " "Found entity 1: text" {  } { { "text.v" "" { Text "M:/Too_Much_Cake/text.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576000681272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576000681272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.v 0 0 " "Found 0 design units, including 0 entities, in source file random.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576000681277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/apple.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/apple.v" { { "Info" "ISGN_ENTITY_NAME" "1 Apple " "Found entity 1: Apple" {  } { { "output_files/Apple.v" "" { Text "M:/Too_Much_Cake/output_files/Apple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576000681286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576000681286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "truck.v 1 1 " "Found 1 design units, including 1 entities, in source file truck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Truck " "Found entity 1: Truck" {  } { { "Truck.v" "" { Text "M:/Too_Much_Cake/Truck.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576000681293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576000681293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab_4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab_4_1 " "Found entity 1: Lab_4_1" {  } { { "Lab_4_1.v" "" { Text "M:/Too_Much_Cake/Lab_4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576000681298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576000681298 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Too_Much_Cake " "Elaborating entity \"Too_Much_Cake\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576000681443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_convert clk_convert:clk_convert1 " "Elaborating entity \"clk_convert\" for hierarchy \"clk_convert:clk_convert1\"" {  } { { "Too_Much_Cake.v" "clk_convert1" { Text "M:/Too_Much_Cake/Too_Much_Cake.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576000681452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Guy Guy:Guy1 " "Elaborating entity \"Guy\" for hierarchy \"Guy:Guy1\"" {  } { { "Too_Much_Cake.v" "Guy1" { Text "M:/Too_Much_Cake/Too_Much_Cake.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576000681457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Apple Apple:app " "Elaborating entity \"Apple\" for hierarchy \"Apple:app\"" {  } { { "Too_Much_Cake.v" "app" { Text "M:/Too_Much_Cake/Too_Much_Cake.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576000681463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Truck Truck:tru " "Elaborating entity \"Truck\" for hierarchy \"Truck:tru\"" {  } { { "Too_Much_Cake.v" "tru" { Text "M:/Too_Much_Cake/Too_Much_Cake.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576000681571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Easy Easy:Cake1 " "Elaborating entity \"Easy\" for hierarchy \"Easy:Cake1\"" {  } { { "Too_Much_Cake.v" "Cake1" { Text "M:/Too_Much_Cake/Too_Much_Cake.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576000681662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hard Hard:Cake2 " "Elaborating entity \"Hard\" for hierarchy \"Hard:Cake2\"" {  } { { "Too_Much_Cake.v" "Cake2" { Text "M:/Too_Much_Cake/Too_Much_Cake.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576000681682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision collision:WL " "Elaborating entity \"collision\" for hierarchy \"collision:WL\"" {  } { { "Too_Much_Cake.v" "WL" { Text "M:/Too_Much_Cake/Too_Much_Cake.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576000681711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab_4_1 Lab_4_1:Lab4 " "Elaborating entity \"Lab_4_1\" for hierarchy \"Lab_4_1:Lab4\"" {  } { { "Too_Much_Cake.v" "Lab4" { Text "M:/Too_Much_Cake/Too_Much_Cake.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576000681718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text text:txt " "Elaborating entity \"text\" for hierarchy \"text:txt\"" {  } { { "Too_Much_Cake.v" "txt" { Text "M:/Too_Much_Cake/Too_Much_Cake.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576000681722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:VGA " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:VGA\"" {  } { { "Too_Much_Cake.v" "VGA" { Text "M:/Too_Much_Cake/Too_Much_Cake.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576000681733 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1576000687098 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576000688605 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "M:/Too_Much_Cake/output_files/Too_Much_Cake.map.smsg " "Generated suppressed messages file M:/Too_Much_Cake/output_files/Too_Much_Cake.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576000688753 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576000689434 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576000689434 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5163 " "Implemented 5163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576000690008 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576000690008 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5121 " "Implemented 5121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576000690008 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576000690008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576000691511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 12:58:11 2019 " "Processing ended: Tue Dec 10 12:58:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576000691511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576000691511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576000691511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576000691511 ""}
