{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539498073348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539498073364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 14 14:21:13 2018 " "Processing started: Sun Oct 14 14:21:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539498073364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539498073364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab05 -c lab05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab05 -c lab05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539498073364 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1539498074270 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1539498074270 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab05.v(30) " "Verilog HDL information at lab05.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "lab05.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab05/lab05.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1539498084195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab05.v 1 1 " "Found 1 design units, including 1 entities, in source file lab05.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab05 " "Found entity 1: lab05" {  } { { "lab05.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab05/lab05.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539498084195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539498084195 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab05 " "Elaborating entity \"lab05\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1539498084226 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 lab05.v(28) " "Verilog HDL assignment warning at lab05.v(28): truncated value with size 32 to match size of target (25)" {  } { { "lab05.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab05/lab05.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1539498084226 "|lab05"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab05.v(52) " "Verilog HDL assignment warning at lab05.v(52): truncated value with size 32 to match size of target (4)" {  } { { "lab05.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab05/lab05.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1539498084226 "|lab05"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab05.v(57) " "Verilog HDL assignment warning at lab05.v(57): truncated value with size 32 to match size of target (4)" {  } { { "lab05.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab05/lab05.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1539498084226 "|lab05"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab05.v(62) " "Verilog HDL assignment warning at lab05.v(62): truncated value with size 32 to match size of target (4)" {  } { { "lab05.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab05/lab05.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1539498084226 "|lab05"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_numa lab05.v(64) " "Verilog HDL Always Construct warning at lab05.v(64): inferring latch(es) for variable \"out_numa\", which holds its previous value in one or more paths through the always construct" {  } { { "lab05.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab05/lab05.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1539498084226 "|lab05"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_numb lab05.v(86) " "Verilog HDL Always Construct warning at lab05.v(86): inferring latch(es) for variable \"out_numb\", which holds its previous value in one or more paths through the always construct" {  } { { "lab05.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab05/lab05.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1539498084226 "|lab05"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_numb\[0\] lab05.v(89) " "Inferred latch for \"out_numb\[0\]\" at lab05.v(89)" {  } { { "lab05.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab05/lab05.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539498084226 "|lab05"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_numb\[1\] lab05.v(89) " "Inferred latch for \"out_numb\[1\]\" at lab05.v(89)" {  } { { "lab05.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab05/lab05.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539498084226 "|lab05"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_numb\[2\] lab05.v(89) " "Inferred latch for \"out_numb\[2\]\" at lab05.v(89)" {  } { { "lab05.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab05/lab05.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539498084226 "|lab05"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_numb\[3\] lab05.v(89) " "Inferred latch for \"out_numb\[3\]\" at lab05.v(89)" {  } { { "lab05.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab05/lab05.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539498084226 "|lab05"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_numb\[4\] lab05.v(89) " "Inferred latch for \"out_numb\[4\]\" at lab05.v(89)" {  } { { "lab05.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab05/lab05.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539498084226 "|lab05"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_numb\[5\] lab05.v(89) " "Inferred latch for \"out_numb\[5\]\" at lab05.v(89)" {  } { { "lab05.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab05/lab05.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539498084226 "|lab05"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_numb\[6\] lab05.v(89) " "Inferred latch for \"out_numb\[6\]\" at lab05.v(89)" {  } { { "lab05.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab05/lab05.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539498084226 "|lab05"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_numa\[0\] lab05.v(67) " "Inferred latch for \"out_numa\[0\]\" at lab05.v(67)" {  } { { "lab05.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab05/lab05.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539498084226 "|lab05"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_numa\[1\] lab05.v(67) " "Inferred latch for \"out_numa\[1\]\" at lab05.v(67)" {  } { { "lab05.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab05/lab05.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539498084226 "|lab05"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_numa\[2\] lab05.v(67) " "Inferred latch for \"out_numa\[2\]\" at lab05.v(67)" {  } { { "lab05.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab05/lab05.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539498084226 "|lab05"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_numa\[3\] lab05.v(67) " "Inferred latch for \"out_numa\[3\]\" at lab05.v(67)" {  } { { "lab05.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab05/lab05.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539498084226 "|lab05"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_numa\[4\] lab05.v(67) " "Inferred latch for \"out_numa\[4\]\" at lab05.v(67)" {  } { { "lab05.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab05/lab05.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539498084226 "|lab05"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_numa\[5\] lab05.v(67) " "Inferred latch for \"out_numa\[5\]\" at lab05.v(67)" {  } { { "lab05.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab05/lab05.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539498084226 "|lab05"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_numa\[6\] lab05.v(67) " "Inferred latch for \"out_numa\[6\]\" at lab05.v(67)" {  } { { "lab05.v" "" { Text "D:/NJU/3rd semester/digital logical circuit experiments/lab05/lab05.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539498084226 "|lab05"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1539498084883 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/NJU/3rd semester/digital logical circuit experiments/lab05/output_files/lab05.map.smsg " "Generated suppressed messages file D:/NJU/3rd semester/digital logical circuit experiments/lab05/output_files/lab05.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539498085101 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1539498085195 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539498085195 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "141 " "Implemented 141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1539498085242 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1539498085242 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1539498085242 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1539498085242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539498085257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 14 14:21:25 2018 " "Processing ended: Sun Oct 14 14:21:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539498085257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539498085257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539498085257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539498085257 ""}
