ACPI. Advanced Configuration and Power Interface. 2005. http://www.acpi.info.
A. Adir , G. Shurek, Generating concurrent test-programs with collisions for multi-processor verification, Proceedings of the Seventh IEEE International High-Level Design Validation and Test Workshop, p.77, October 27-29, 2002
Luca Benini , Alessandro Bogliolo , Giovanni De Micheli, A survey of design techniques for system-level dynamic power management, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.3, p.299-316, June 2000[doi>10.1109/92.845896]
Mike Benjamin , Daniel Geist , Alan Hartman , Gerard Mas , Ralph Smeets , Yaron Wolfsthal, A study in coverage-driven test generation, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.970-975, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.310108]
Jayanta Bhadra , Magdy S. Abadir , Li-C. Wang , Sandip Ray, A Survey of Hybrid Techniques for Functional Verification, IEEE Design & Test, v.24 n.2, p.112-122, March 2007[doi>10.1109/MDT.2007.30]
BKDG. 2004. BIOS and kernel developer's guide for AMD Athlon 64 and AMD Opteron processors. http://www.amd.com.
Collier, W. W. 1992. Reasoning about Parallel Architectures. Prentice-Hall, Englewood Cliffs, NJ.
Pat Conway , Bill Hughes, The AMD Opteron Northbridge Architecture, IEEE Micro, v.27 n.2, p.10-21, March 2007[doi>10.1109/MM.2007.43]
William Dally , Brian Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
Shai Fine , Avi Ziv, Coverage directed test generation for functional verification using bayesian networks, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775907]
Todd J. Foster , Dennis L. Lastor , Padmaraj Singh, First silicon functional validation and debug of multicore microprocessors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.5, p.495-504, May 2007[doi>10.1109/TVLSI.2007.896905]
Michael Katrowitz , Lisa M. Noack, I'm done simulating; now what? Verification coverage analysis and correctness checking of the DEC chip 21164 Alpha microprocessor, Proceedings of the 33rd annual Design Automation Conference, p.325-330, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240580]
Deborah T. Marr , Subramanian Natarajan , Shreekant Thakkar , Richard Zucker, Multiprocessor Validation of the Pentium Pro, Computer, v.29 n.11, p.47-53, November 1996[doi>10.1109/2.544237]
MIPS Technologies. 2007. MIPS32 architecture for programmers. www.mips.com.
O'Krafka, B., Mandyam, S., Kreulen, J., Raghavan, R., Saha, A., and Malik, N. 1995. MPTG: A portable test generator for cache-coherent multiprocessors. In Proceedings of the IEEE 14<sup>th</sup> International Performance Computing and Communications Conference (IPCCC'95). 38--44.
Raghavan, R., Kreulen, J., O'Krafka, B., Salamian, S., Saha, A., and Malik, N. 1995. Multiprocessor system verification through behavioral modeling and simulation. In Proceedings of the IEEE 14<sup>th</sup> International Performance Computing and Communications Conference (IPCCC'95). 396--402.
Juergen Ributzka , Yuhei Hayashi , Fei Chen , Guang R. Gao, DEEP: an iterative fpga-based many-core emulation system for chip verification and architecture research, Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays, February 27-March 01, 2011, Monterey, CA, USA[doi>10.1145/1950413.1950438]
Kanna Shimizu , Sanjay Gupta , Tatsuya Koyama , Takashi Omizo , Jamee Abdulhafiz , Larry McConville , Todd Swanson, Verification of the cell broadband engineâ„¢ processor, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146997]
Singh, P., Foster, T., and Lastor, D. L. 2010. Time stamping transactions to validate atomic operations in multiprocessor system. U.S. Patent No. 7,836,359.
Padmaraj Singh , David L. Landis, Test Generation for CMP Designs, Proceedings of the 2010 11th International Workshop on Microprocessor Test and Verification, p.67-70, December 13-15, 2010[doi>10.1109/MTV.2010.20]
Sullivan, M., Wilson, P., Montemayor, C., Evers, R., and Yen, J. 1995. Multiprocessor design verification with generated realistic MP programs. In Proceedings of the IEEE 14<sup>th</sup> International Performance Computing and Communications Conference (IPCCC'95). 389--395.
Scott Taylor , Carl Ramey , Craig Barner , David Asher, A simulation-based method for the verification of shared memory in multiprocessor systems, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
D. W. Victor , J. M. Ludden , R. D. Peterson , B. S. Nelson , W. K. Sharp , J. K. Hsu , B.-L. Chu , M. L. Behm , R. M. Gott , A D. Romonosky , S. R. Farago, Functional verification of the POWER5 microprocessor and POWER5 multiprocessor systems, IBM Journal of Research and Development, v.49 n.4/5, p.541-553, July 2005
I. Wagner , V. Bertacco , T. Austin, Microprocessor Verification via Feedback-Adjusted Markov Models, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.6, p.1126-1138, June 2007[doi>10.1109/TCAD.2006.884494]
Wells, P. M. and Sohi, G. S. 2008. Serializing instruction in system-intensive workloads: Amdahl's law strikes again. In Proceedings of the IEEE 14<sup>th</sup> International Symposium on High Performance Computer Architecture (HPCA'08). 264--275.
Wood, D. A., Gibson, G. A., and Katz, R. H. 1990. Verifying a multiprocessor cache controller using random test generation. IEEE Des. Test Comput. 7, 4, 13--25.
