$date
	Thu Jul 04 19:04:48 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tinycpu_subtract_tb $end
$var wire 16 ! dbus [15:0] $end
$var wire 16 " qtop [15:0] $end
$var wire 12 # pcout [11:0] $end
$var wire 16 $ out [15:0] $end
$var wire 16 % irout [15:0] $end
$var wire 3 & cs [2:0] $end
$var wire 12 ' abus [11:0] $end
$var reg 1 ( clk $end
$var reg 16 ) in [15:0] $end
$var reg 1 * reset $end
$var reg 1 + run $end
$scope module tinycpu0 $end
$var wire 1 ( clk $end
$var wire 16 , dbus [15:0] $end
$var wire 16 - in [15:0] $end
$var wire 16 . qnext [15:0] $end
$var wire 16 / qtop [15:0] $end
$var wire 1 * reset $end
$var wire 1 + run $end
$var wire 16 0 ramout [15:0] $end
$var wire 12 1 pcout [11:0] $end
$var wire 16 2 out [15:0] $end
$var wire 16 3 irout [15:0] $end
$var wire 3 4 cs [2:0] $end
$var wire 16 5 aluout [15:0] $end
$var reg 12 6 abus [11:0] $end
$var reg 1 7 abus2pc $end
$var reg 1 8 alu2dbus $end
$var reg 1 9 cont $end
$var reg 1 : dbus2ir $end
$var reg 1 ; dbus2obuf $end
$var reg 1 < dbus2qtop $end
$var reg 1 = dbus2ram $end
$var reg 1 > halt $end
$var reg 1 ? in2dbus $end
$var reg 1 @ ir2abus $end
$var reg 1 A ir2dbus $end
$var reg 1 B pc2abus $end
$var reg 1 C pcinc $end
$var reg 1 D pop $end
$var reg 1 E push $end
$var reg 1 F qtop2dbus $end
$var reg 1 G ram2dbus $end
$scope module alu0 $end
$var wire 16 H a [15:0] $end
$var wire 16 I b [15:0] $end
$var wire 5 J f [4:0] $end
$var wire 16 K y [15:0] $end
$var wire 16 L x [15:0] $end
$var reg 16 M s [15:0] $end
$upscope $end
$scope module ir0 $end
$var wire 1 ( clk $end
$var wire 16 N d [15:0] $end
$var wire 1 O inc $end
$var wire 1 : load $end
$var wire 1 * reset $end
$var reg 16 P q [15:0] $end
$upscope $end
$scope module obuf0 $end
$var wire 1 ( clk $end
$var wire 16 Q d [15:0] $end
$var wire 1 R inc $end
$var wire 1 ; load $end
$var wire 1 * reset $end
$var reg 16 S q [15:0] $end
$upscope $end
$scope module pc0 $end
$var wire 1 ( clk $end
$var wire 12 T d [11:0] $end
$var wire 1 C inc $end
$var wire 1 7 load $end
$var wire 1 * reset $end
$var reg 12 U q [11:0] $end
$upscope $end
$scope module ram0 $end
$var wire 12 V addr [11:0] $end
$var wire 1 ( clk $end
$var wire 16 W d [15:0] $end
$var wire 1 = load $end
$var reg 16 X q [15:0] $end
$var integer 32 Y i [31:0] $end
$upscope $end
$scope module stack0 $end
$var wire 1 ( clk $end
$var wire 16 Z d [15:0] $end
$var wire 1 < load $end
$var wire 1 D pop $end
$var wire 1 E push $end
$var wire 16 [ qnext [15:0] $end
$var wire 16 \ qtop [15:0] $end
$var wire 1 * reset $end
$var integer 32 ] i [31:0] $end
$upscope $end
$scope module state0 $end
$var wire 1 ( clk $end
$var wire 1 9 cont $end
$var wire 1 > halt $end
$var wire 1 * reset $end
$var wire 1 + run $end
$var reg 3 ^ cs [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ^
b111 ]
b0 \
b0 [
bz Z
b1000000000000 Y
bx X
bz W
bx V
b0 U
bz T
b0 S
0R
bz Q
b0 P
0O
bz N
b0 M
b1000000000000000 L
b1000000000000000 K
b0 J
b0 I
b0 H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
bx 6
b0 5
b0 4
b0 3
b0 2
b0 1
bx 0
b0 /
b0 .
b11 -
bz ,
0+
0*
b11 )
0(
bx '
b0 &
b0 %
b0 $
b0 #
b0 "
bz !
$end
#50000
b111 ]
1(
#100000
0(
1+
1*
#150000
b0 '
b0 6
b0 V
1B
1C
b1 &
b1 4
b1 ^
b111 ]
1(
#200000
0(
b111 )
b111 -
0+
#250000
bx '
bx 6
bx V
b0 T
b1101000000000000 !
b1101000000000000 ,
b1101000000000000 N
b1101000000000000 Q
b1101000000000000 W
b1101000000000000 Z
1:
1G
0B
0C
b10 &
b10 4
b10 ^
b1 #
b1 1
b1 U
b1101000000000000 0
b1101000000000000 X
b111 ]
1(
#300000
0(
#350000
b111 T
1E
1<
1?
0G
0:
b111 !
b111 ,
b111 N
b111 Q
b111 W
b111 Z
b1101000000000000 %
b1101000000000000 3
b1101000000000000 P
b11 &
b11 4
b11 ^
bx 0
bx X
b111 ]
1(
#400000
0(
#450000
b1 '
b1 6
b1 V
bz T
bz !
bz ,
bz N
bz Q
bz W
bz Z
b111 5
b111 M
1B
1C
0?
0<
0E
b1000000000000111 L
b111 "
b111 /
b111 H
b111 \
b1 &
b1 4
b1 ^
b111 ]
1(
#500000
0(
#550000
bx '
bx 6
bx V
b101 T
b10000000000101 !
b10000000000101 ,
b10000000000101 N
b10000000000101 Q
b10000000000101 W
b10000000000101 Z
1:
1G
0B
0C
b10 #
b10 1
b10 U
b10 &
b10 4
b10 ^
b10000000000101 0
b10000000000101 X
b111 ]
1(
#600000
0(
#650000
b101 '
b101 6
b101 V
b0 5
b0 M
bz T
b101 J
19
1@
0G
0:
bz !
bz ,
bz N
bz Q
bz W
bz Z
b11 &
b11 4
b11 ^
b10000000000101 %
b10000000000101 3
b10000000000101 P
bx 0
bx X
b111 ]
1(
#700000
0(
#750000
bx '
bx 6
bx V
b11 T
b11 !
b11 ,
b11 N
b11 Q
b11 W
b11 Z
1E
1<
1G
0@
09
b100 &
b100 4
b100 ^
b11 0
b11 X
b111 ]
1(
#800000
0(
#850000
b10 '
b10 6
b10 V
bz T
b11 5
b11 M
1B
1C
0G
0<
0E
bz !
bz ,
bz N
bz Q
bz W
bz Z
b1000000000000111 K
b111 .
b111 I
b111 [
b1000000000000011 L
b11 "
b11 /
b11 H
b11 \
b1 &
b1 4
b1 ^
bx 0
bx X
b111 ]
1(
#900000
0(
#950000
bx '
bx 6
bx V
b1 T
b1111000000000001 !
b1111000000000001 ,
b1111000000000001 N
b1111000000000001 Q
b1111000000000001 W
b1111000000000001 Z
1:
1G
0B
0C
b11 #
b11 1
b11 U
b10 &
b10 4
b10 ^
b1111000000000001 0
b1111000000000001 X
b111 ]
1(
#1000000
0(
#1050000
b100 5
b100 M
b100 T
b1 J
1D
1<
18
0G
0:
b100 !
b100 ,
b100 N
b100 Q
b100 W
b100 Z
b11 &
b11 4
b11 ^
b1111000000000001 %
b1111000000000001 3
b1111000000000001 P
bx 0
bx X
b111 ]
1(
#1100000
0(
#1150000
b11 '
b11 6
b11 V
bz T
bz !
bz ,
bz N
bz Q
bz W
bz Z
1B
1C
08
0<
0D
b1111111111111100 5
b1111111111111100 M
b1 &
b1 4
b1 ^
b1000000000000100 L
b100 "
b100 /
b100 H
b100 \
b1000000000000000 K
b0 .
b0 I
b0 [
b111 ]
1(
#1200000
0(
#1250000
bx '
bx 6
bx V
b0 T
b1110000000000000 !
b1110000000000000 ,
b1110000000000000 N
b1110000000000000 Q
b1110000000000000 W
b1110000000000000 Z
1:
1G
0B
0C
b10 &
b10 4
b10 ^
b100 #
b100 1
b100 U
b1110000000000000 0
b1110000000000000 X
b111 ]
1(
#1300000
0(
#1350000
b100 5
b100 M
b100 T
b0 J
1D
1;
1F
0G
0:
b100 !
b100 ,
b100 N
b100 Q
b100 W
b100 Z
b1110000000000000 %
b1110000000000000 3
b1110000000000000 P
b11 &
b11 4
b11 ^
bx 0
bx X
b111 ]
1(
#1400000
0(
#1450000
b100 '
b100 6
b100 V
bz T
bz !
bz ,
bz N
bz Q
bz W
bz Z
b0 5
b0 M
1B
1C
0F
0;
0D
b100 $
b100 2
b100 S
b1000000000000000 L
b0 "
b0 /
b0 H
b0 \
b1 &
b1 4
b1 ^
b111 ]
1(
#1500000
0(
#1550000
bx '
bx 6
bx V
b0 T
b0 !
b0 ,
b0 N
b0 Q
b0 W
b0 Z
1:
1G
0B
0C
b101 #
b101 1
b101 U
b10 &
b10 4
b10 ^
b0 0
b0 X
b111 ]
1(
#1600000
0(
#1650000
bz T
1>
0G
0:
bz !
bz ,
bz N
bz Q
bz W
bz Z
b11 &
b11 4
b11 ^
b0 %
b0 3
b0 P
bx 0
bx X
b111 ]
1(
#1700000
0(
#1750000
0>
b0 &
b0 4
b0 ^
b111 ]
1(
#1800000
0(
#1850000
b111 ]
1(
#1900000
0(
#1950000
b111 ]
1(
#2000000
0(
#2050000
b111 ]
1(
#2100000
0(
#2150000
b111 ]
1(
#2200000
0(
#2250000
b111 ]
1(
#2300000
0(
#2350000
b111 ]
1(
#2400000
0(
#2450000
b111 ]
1(
#2500000
0(
#2550000
b111 ]
1(
#2600000
0(
#2650000
b111 ]
1(
#2700000
0(
#2750000
b111 ]
1(
#2800000
0(
#2850000
b111 ]
1(
#2900000
0(
#2950000
b111 ]
1(
#3000000
0(
#3050000
b111 ]
1(
#3100000
0(
#3150000
b111 ]
1(
#3200000
0(
#3250000
b111 ]
1(
#3300000
0(
#3350000
b111 ]
1(
#3400000
0(
#3450000
b111 ]
1(
#3500000
0(
#3550000
b111 ]
1(
#3600000
0(
#3650000
b111 ]
1(
#3700000
0(
#3750000
b111 ]
1(
#3800000
0(
#3850000
b111 ]
1(
#3900000
0(
#3950000
b111 ]
1(
#4000000
0(
#4050000
b111 ]
1(
#4100000
0(
#4150000
b111 ]
1(
#4200000
0(
#4250000
b111 ]
1(
#4300000
0(
#4350000
b111 ]
1(
#4400000
0(
#4450000
b111 ]
1(
#4500000
0(
#4550000
b111 ]
1(
#4600000
0(
#4650000
b111 ]
1(
#4700000
0(
#4750000
b111 ]
1(
#4800000
0(
#4850000
b111 ]
1(
#4900000
0(
#4950000
b111 ]
1(
#5000000
0(
#5050000
b111 ]
1(
#5100000
0(
#5150000
b111 ]
1(
#5200000
0(
#5250000
b111 ]
1(
#5300000
0(
#5350000
b111 ]
1(
#5400000
0(
#5450000
b111 ]
1(
#5500000
0(
#5550000
b111 ]
1(
#5600000
0(
#5650000
b111 ]
1(
#5700000
0(
#5750000
b111 ]
1(
#5800000
0(
#5850000
b111 ]
1(
#5900000
0(
#5950000
b111 ]
1(
#6000000
0(
#6050000
b111 ]
1(
#6100000
0(
#6150000
b111 ]
1(
#6200000
0(
#6250000
b111 ]
1(
#6300000
0(
#6350000
b111 ]
1(
#6400000
0(
#6450000
b111 ]
1(
#6500000
0(
#6550000
b111 ]
1(
#6600000
0(
#6650000
b111 ]
1(
#6700000
0(
#6750000
b111 ]
1(
#6800000
0(
#6850000
b111 ]
1(
#6900000
0(
#6950000
b111 ]
1(
#7000000
0(
#7050000
b111 ]
1(
#7100000
0(
#7150000
b111 ]
1(
#7200000
0(
#7250000
b111 ]
1(
#7300000
0(
#7350000
b111 ]
1(
#7400000
0(
#7450000
b111 ]
1(
#7500000
0(
#7550000
b111 ]
1(
#7600000
0(
#7650000
b111 ]
1(
#7700000
0(
#7750000
b111 ]
1(
#7800000
0(
#7850000
b111 ]
1(
#7900000
0(
#7950000
b111 ]
1(
#8000000
0(
#8050000
b111 ]
1(
#8100000
0(
#8150000
b111 ]
1(
#8200000
0(
#8250000
b111 ]
1(
#8300000
0(
#8350000
b111 ]
1(
#8400000
0(
#8450000
b111 ]
1(
#8500000
0(
#8550000
b111 ]
1(
#8600000
0(
#8650000
b111 ]
1(
#8700000
0(
#8750000
b111 ]
1(
#8800000
0(
#8850000
b111 ]
1(
#8900000
0(
#8950000
b111 ]
1(
#9000000
0(
#9050000
b111 ]
1(
#9100000
0(
#9150000
b111 ]
1(
#9200000
0(
#9250000
b111 ]
1(
#9300000
0(
#9350000
b111 ]
1(
#9400000
0(
#9450000
b111 ]
1(
#9500000
0(
#9550000
b111 ]
1(
#9600000
0(
#9650000
b111 ]
1(
#9700000
0(
#9750000
b111 ]
1(
#9800000
0(
#9850000
b111 ]
1(
#9900000
0(
#9950000
b111 ]
1(
#10000000
0(
#10050000
b111 ]
1(
#10100000
0(
#10150000
b111 ]
1(
#10200000
0(
#10250000
b111 ]
1(
#10300000
0(
#10350000
b111 ]
1(
#10400000
0(
#10450000
b111 ]
1(
#10500000
0(
#10550000
b111 ]
1(
#10600000
0(
#10650000
b111 ]
1(
#10700000
0(
#10750000
b111 ]
1(
#10800000
0(
#10850000
b111 ]
1(
#10900000
0(
#10950000
b111 ]
1(
#11000000
0(
#11050000
b111 ]
1(
#11100000
0(
#11150000
b111 ]
1(
#11200000
0(
#11250000
b111 ]
1(
#11300000
0(
#11350000
b111 ]
1(
#11400000
0(
#11450000
b111 ]
1(
#11500000
0(
#11550000
b111 ]
1(
#11600000
0(
#11650000
b111 ]
1(
#11700000
0(
#11750000
b111 ]
1(
#11800000
0(
#11850000
b111 ]
1(
#11900000
0(
#11950000
b111 ]
1(
#12000000
0(
#12050000
b111 ]
1(
#12100000
0(
#12150000
b111 ]
1(
#12200000
0(
