$date
	Sun Oct 26 23:13:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_ff_test $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ clr $end
$var reg 1 % d $end
$var reg 1 & pre $end
$scope module D1 $end
$var wire 1 # clk $end
$var wire 1 $ clr $end
$var wire 1 % d $end
$var wire 1 & pre $end
$var wire 1 ! qbar $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#5
$dumpvars
x&
x%
x$
1#
x"
x!
$end
#10
0#
#15
1!
0"
1#
0$
#20
0#
#25
x!
x"
1#
1$
#30
0#
#35
1!
0"
1#
0%
#40
0#
#45
0!
1"
1#
1%
#50
0#
#55
1!
0"
1#
0%
#60
0#
#65
0!
1"
1#
1%
#70
0#
#75
1#
