module pack(
	input wire sign,
	input wire clk,
	input wire rst,
	input wire [22:0] mantisa,
	input wire [7:0] exp,
	
	output reg [31:0] result
);

	always(posedge clk 
	
endmodule 