Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot taylor_sine_beh_behav xil_defaultlib.taylor_sine_beh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/wikto/studia/magisterka/isem/SDUP/projekt/FPGA_taylor_aproximation/src/project_1_sim/project_1.srcs/sim_1/new/cordic_rtl.v" Line 1. Module taylor_sine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wikto/studia/magisterka/isem/SDUP/projekt/FPGA_taylor_aproximation/src/project_1_sim/project_1.srcs/sim_1/new/cordic_rtl.v" Line 1. Module taylor_sine doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.taylor_sine
Compiling module xil_defaultlib.taylor_sine_beh
Compiling module xil_defaultlib.glbl
Built simulation snapshot taylor_sine_beh_behav
