<HTML>
<HEAD><TITLE>Lattice TCL Log</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="pn220217210725"></A><B><U><big>pn220217210725</big></U></B>
#Start recording tcl command: 2/17/2022 21:06:59
#Project Location: C:/Users/ShifT/GitHub/POP_timing_FPGA; Project name: POP_timer
prj_project open "C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timer.ldf"
#Stop recording: 2/17/2022 21:07:25



<A name="pn220217211243"></A><B><U><big>pn220217211243</big></U></B>
#Start recording tcl command: 2/17/2022 21:09:04
#Project Location: C:/Users/ShifT/GitHub/POP_timing_FPGA; Project name: POP_timer
prj_project open "C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timer.ldf"
prj_run Export -impl POP_timers_AX2 -task Jedecgen
prj_src remove "C:/Users/ShifT/GitHub/POP_timing_FPGA/extended_counter_testbench/extended_counter_testbench.spf" "C:/Users/ShifT/GitHub/POP_timing_FPGA/POPtimers_testbench/POPtimers_testbench.spf" "C:/Users/ShifT/GitHub/POP_timing_FPGA/top_testbench/top_testbench.spf" "C:/Users/ShifT/GitHub/POP_timing_FPGA/wrapper_testbench/wrapper_testbench.spf"
#Stop recording: 2/17/2022 21:12:43



<A name="pn220220111632"></A><B><U><big>pn220220111632</big></U></B>
#Start recording tcl command: 2/19/2022 11:50:31
#Project Location: C:/Users/ShifT/GitHub/POP_timing_FPGA; Project name: POP_timer
prj_project open "C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timer.ldf"
prj_run Synthesis -impl POP_timers_AX2 -task Lattice_Synthesis
prj_run Synthesis -impl POP_timers_AX2 -task Lattice_Synthesis
prj_run Export -impl POP_timers_AX2 -task Jedecgen
prj_src exclude "C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/Div4PLL.v"
prj_src remove "C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/Div4PLL.v"
file copy -force -- "C:/Users/ShifT/GitHub/POP_timing_FPGA/DIV4PLL.v" "C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source"
prj_src add "C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/DIV4PLL.v"
prj_run Synthesis -impl POP_timers_AX2 -task Lattice_Synthesis
prj_run Export -impl POP_timers_AX2 -task Jedecgen
prj_run Synthesis -impl POP_timers_AX2 -task Lattice_Synthesis
prj_run Synthesis -impl POP_timers_AX2 -task Lattice_Synthesis
prj_run Synthesis -impl POP_timers_AX2 -task Lattice_Synthesis
prj_run Synthesis -impl POP_timers_AX2 -task Lattice_Synthesis
prj_run Synthesis -impl POP_timers_AX2 -task Lattice_Synthesis
prj_run Export -impl POP_timers_AX2 -task Jedecgen
#Stop recording: 2/20/2022 11:16:32



<A name="pn220225121835"></A><B><U><big>pn220225121835</big></U></B>
#Start recording tcl command: 2/25/2022 12:00:56
#Project Location: C:/Users/ShifT/GitHub/POP_timing_FPGA; Project name: POP_timer
prj_project open "C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timer.ldf"
prj_run Export -impl POP_timers_AX2 -task Jedecgen
prj_run Export -impl POP_timers_AX2 -task Jedecgen
prj_src add "C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v"
file copy -force -- "C:/Users/ShifT/GitHub/POP_timing_FPGA/DebugPLL.v" "C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source"
prj_src add "C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/DebugPLL.v"
prj_run Export -impl POP_timers_AX2 -task Jedecgen
#Stop recording: 2/25/2022 12:18:35



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
