Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Mar 19 03:38:29 2025
| Host         : Amars-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file l3_wrapper_timing_summary_routed.rpt -pb l3_wrapper_timing_summary_routed.pb -rpx l3_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : l3_wrapper
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check                 3756        
TIMING-18  Warning   Missing input or output delay             57          
XDCH-2     Warning   Same min and max delay values on IO port  112         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (40)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (40)
--------------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
  22656.348        0.000                      0                19842        0.065        0.000                      0                19842    11337.599        0.000                       0                  6573  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)             Period(ns)      Frequency(MHz)
-----  ------------             ----------      --------------
clk    {0.000 11338.000}        22676.000       0.044           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk             22656.348        0.000                      0                19842        0.065        0.000                      0                19842    11337.599        0.000                       0                  6573  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack    22656.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    11337.599ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22656.348ns  (required time - arrival time)
  Source:                 H0/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_1[39]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        11.881ns  (logic 4.324ns (36.389%)  route 7.558ns (63.611%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.631     4.736    H0/clk_IBUF_BUFG
    DSP48_X1Y67          DSP48E1                                      r  H0/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.383     5.119 r  H0/accumulator_pipeline_reg[33]/P[30]
                         net (fo=2, routed)           2.124     7.243    H0/h0_out[7]
    SLICE_X19Y123        LUT2 (Prop_lut2_I0_O)        0.053     7.296 r  H0/y_out_0_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.296    H0/y_out_0_OBUF[7]_inst_i_7_n_0
    SLICE_X19Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     7.529 r  H0/y_out_0_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.529    H0/y_out_0_OBUF[7]_inst_i_2_n_0
    SLICE_X19Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.587 r  H0/y_out_0_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.008     7.595    H0/y_out_0_OBUF[11]_inst_i_2_n_0
    SLICE_X19Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     7.734 f  H0/y_out_0_OBUF[15]_inst_i_2/O[0]
                         net (fo=4, routed)           1.159     8.893    H1/y_out_1_OBUF[39]_inst_i_1_0[12]
    SLICE_X3Y118         LUT3 (Prop_lut3_I1_O)        0.166     9.059 r  H1/y_out_1_OBUF[15]_inst_i_4/O
                         net (fo=2, routed)           0.884     9.943    H1/y_out_1_OBUF[15]_inst_i_4_n_0
    SLICE_X3Y118         LUT4 (Prop_lut4_I3_O)        0.170    10.113 r  H1/y_out_1_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.000    10.113    H1/y_out_1_OBUF[15]_inst_i_8_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.437 r  H1/y_out_1_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.437    H1/y_out_1_OBUF[15]_inst_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    10.650 r  H1/y_out_1_OBUF[39]_inst_i_1/O[1]
                         net (fo=23, routed)          3.383    14.033    y_out_1_OBUF[17]
    C18                  OBUF (Prop_obuf_I_O)         2.585    16.618 r  y_out_1_OBUF[39]_inst/O
                         net (fo=0)                   0.000    16.618    y_out_1[39]
    C18                                                               r  y_out_1[39] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -16.618    
  -------------------------------------------------------------------
                         slack                              22656.348    

Slack (MET) :             22656.363ns  (required time - arrival time)
  Source:                 H0/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_1[38]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        11.868ns  (logic 4.322ns (36.417%)  route 7.546ns (63.583%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.631     4.736    H0/clk_IBUF_BUFG
    DSP48_X1Y67          DSP48E1                                      r  H0/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.383     5.119 r  H0/accumulator_pipeline_reg[33]/P[30]
                         net (fo=2, routed)           2.124     7.243    H0/h0_out[7]
    SLICE_X19Y123        LUT2 (Prop_lut2_I0_O)        0.053     7.296 r  H0/y_out_0_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.296    H0/y_out_0_OBUF[7]_inst_i_7_n_0
    SLICE_X19Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     7.529 r  H0/y_out_0_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.529    H0/y_out_0_OBUF[7]_inst_i_2_n_0
    SLICE_X19Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.587 r  H0/y_out_0_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.008     7.595    H0/y_out_0_OBUF[11]_inst_i_2_n_0
    SLICE_X19Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     7.734 f  H0/y_out_0_OBUF[15]_inst_i_2/O[0]
                         net (fo=4, routed)           1.159     8.893    H1/y_out_1_OBUF[39]_inst_i_1_0[12]
    SLICE_X3Y118         LUT3 (Prop_lut3_I1_O)        0.166     9.059 r  H1/y_out_1_OBUF[15]_inst_i_4/O
                         net (fo=2, routed)           0.884     9.943    H1/y_out_1_OBUF[15]_inst_i_4_n_0
    SLICE_X3Y118         LUT4 (Prop_lut4_I3_O)        0.170    10.113 r  H1/y_out_1_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.000    10.113    H1/y_out_1_OBUF[15]_inst_i_8_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.437 r  H1/y_out_1_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.437    H1/y_out_1_OBUF[15]_inst_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    10.650 r  H1/y_out_1_OBUF[39]_inst_i_1/O[1]
                         net (fo=23, routed)          3.371    14.021    y_out_1_OBUF[17]
    D15                  OBUF (Prop_obuf_I_O)         2.583    16.604 r  y_out_1_OBUF[38]_inst/O
                         net (fo=0)                   0.000    16.604    y_out_1[38]
    D15                                                               r  y_out_1[38] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -16.604    
  -------------------------------------------------------------------
                         slack                              22656.363    

Slack (MET) :             22656.465ns  (required time - arrival time)
  Source:                 H0/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_1[37]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        11.766ns  (logic 4.323ns (36.744%)  route 7.443ns (63.256%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.631     4.736    H0/clk_IBUF_BUFG
    DSP48_X1Y67          DSP48E1                                      r  H0/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.383     5.119 r  H0/accumulator_pipeline_reg[33]/P[30]
                         net (fo=2, routed)           2.124     7.243    H0/h0_out[7]
    SLICE_X19Y123        LUT2 (Prop_lut2_I0_O)        0.053     7.296 r  H0/y_out_0_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.296    H0/y_out_0_OBUF[7]_inst_i_7_n_0
    SLICE_X19Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     7.529 r  H0/y_out_0_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.529    H0/y_out_0_OBUF[7]_inst_i_2_n_0
    SLICE_X19Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.587 r  H0/y_out_0_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.008     7.595    H0/y_out_0_OBUF[11]_inst_i_2_n_0
    SLICE_X19Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     7.734 f  H0/y_out_0_OBUF[15]_inst_i_2/O[0]
                         net (fo=4, routed)           1.159     8.893    H1/y_out_1_OBUF[39]_inst_i_1_0[12]
    SLICE_X3Y118         LUT3 (Prop_lut3_I1_O)        0.166     9.059 r  H1/y_out_1_OBUF[15]_inst_i_4/O
                         net (fo=2, routed)           0.884     9.943    H1/y_out_1_OBUF[15]_inst_i_4_n_0
    SLICE_X3Y118         LUT4 (Prop_lut4_I3_O)        0.170    10.113 r  H1/y_out_1_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.000    10.113    H1/y_out_1_OBUF[15]_inst_i_8_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.437 r  H1/y_out_1_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.437    H1/y_out_1_OBUF[15]_inst_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    10.650 r  H1/y_out_1_OBUF[39]_inst_i_1/O[1]
                         net (fo=23, routed)          3.268    13.918    y_out_1_OBUF[17]
    D16                  OBUF (Prop_obuf_I_O)         2.584    16.502 r  y_out_1_OBUF[37]_inst/O
                         net (fo=0)                   0.000    16.502    y_out_1[37]
    D16                                                               r  y_out_1[37] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -16.502    
  -------------------------------------------------------------------
                         slack                              22656.465    

Slack (MET) :             22656.531ns  (required time - arrival time)
  Source:                 H0/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_1[36]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        11.699ns  (logic 4.281ns (36.594%)  route 7.418ns (63.407%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.631     4.736    H0/clk_IBUF_BUFG
    DSP48_X1Y67          DSP48E1                                      r  H0/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.383     5.119 r  H0/accumulator_pipeline_reg[33]/P[30]
                         net (fo=2, routed)           2.124     7.243    H0/h0_out[7]
    SLICE_X19Y123        LUT2 (Prop_lut2_I0_O)        0.053     7.296 r  H0/y_out_0_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.296    H0/y_out_0_OBUF[7]_inst_i_7_n_0
    SLICE_X19Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     7.529 r  H0/y_out_0_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.529    H0/y_out_0_OBUF[7]_inst_i_2_n_0
    SLICE_X19Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.587 r  H0/y_out_0_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.008     7.595    H0/y_out_0_OBUF[11]_inst_i_2_n_0
    SLICE_X19Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     7.734 f  H0/y_out_0_OBUF[15]_inst_i_2/O[0]
                         net (fo=4, routed)           1.159     8.893    H1/y_out_1_OBUF[39]_inst_i_1_0[12]
    SLICE_X3Y118         LUT3 (Prop_lut3_I1_O)        0.166     9.059 r  H1/y_out_1_OBUF[15]_inst_i_4/O
                         net (fo=2, routed)           0.884     9.943    H1/y_out_1_OBUF[15]_inst_i_4_n_0
    SLICE_X3Y118         LUT4 (Prop_lut4_I3_O)        0.170    10.113 r  H1/y_out_1_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.000    10.113    H1/y_out_1_OBUF[15]_inst_i_8_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.437 r  H1/y_out_1_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.437    H1/y_out_1_OBUF[15]_inst_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    10.650 r  H1/y_out_1_OBUF[39]_inst_i_1/O[1]
                         net (fo=23, routed)          3.243    13.893    y_out_1_OBUF[17]
    H16                  OBUF (Prop_obuf_I_O)         2.542    16.435 r  y_out_1_OBUF[36]_inst/O
                         net (fo=0)                   0.000    16.435    y_out_1[36]
    H16                                                               r  y_out_1[36] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -16.435    
  -------------------------------------------------------------------
                         slack                              22656.531    

Slack (MET) :             22656.629ns  (required time - arrival time)
  Source:                 H0/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_1[35]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        11.602ns  (logic 4.288ns (36.958%)  route 7.314ns (63.042%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.631     4.736    H0/clk_IBUF_BUFG
    DSP48_X1Y67          DSP48E1                                      r  H0/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.383     5.119 r  H0/accumulator_pipeline_reg[33]/P[30]
                         net (fo=2, routed)           2.124     7.243    H0/h0_out[7]
    SLICE_X19Y123        LUT2 (Prop_lut2_I0_O)        0.053     7.296 r  H0/y_out_0_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.296    H0/y_out_0_OBUF[7]_inst_i_7_n_0
    SLICE_X19Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     7.529 r  H0/y_out_0_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.529    H0/y_out_0_OBUF[7]_inst_i_2_n_0
    SLICE_X19Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.587 r  H0/y_out_0_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.008     7.595    H0/y_out_0_OBUF[11]_inst_i_2_n_0
    SLICE_X19Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     7.734 f  H0/y_out_0_OBUF[15]_inst_i_2/O[0]
                         net (fo=4, routed)           1.159     8.893    H1/y_out_1_OBUF[39]_inst_i_1_0[12]
    SLICE_X3Y118         LUT3 (Prop_lut3_I1_O)        0.166     9.059 r  H1/y_out_1_OBUF[15]_inst_i_4/O
                         net (fo=2, routed)           0.884     9.943    H1/y_out_1_OBUF[15]_inst_i_4_n_0
    SLICE_X3Y118         LUT4 (Prop_lut4_I3_O)        0.170    10.113 r  H1/y_out_1_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.000    10.113    H1/y_out_1_OBUF[15]_inst_i_8_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.437 r  H1/y_out_1_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.437    H1/y_out_1_OBUF[15]_inst_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    10.650 r  H1/y_out_1_OBUF[39]_inst_i_1/O[1]
                         net (fo=23, routed)          3.140    13.790    y_out_1_OBUF[17]
    G16                  OBUF (Prop_obuf_I_O)         2.549    16.339 r  y_out_1_OBUF[35]_inst/O
                         net (fo=0)                   0.000    16.339    y_out_1[35]
    G16                                                               r  y_out_1[35] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -16.339    
  -------------------------------------------------------------------
                         slack                              22656.629    

Slack (MET) :             22656.715ns  (required time - arrival time)
  Source:                 H0/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_1[34]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        11.514ns  (logic 4.317ns (37.492%)  route 7.197ns (62.508%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.631     4.736    H0/clk_IBUF_BUFG
    DSP48_X1Y67          DSP48E1                                      r  H0/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.383     5.119 r  H0/accumulator_pipeline_reg[33]/P[30]
                         net (fo=2, routed)           2.124     7.243    H0/h0_out[7]
    SLICE_X19Y123        LUT2 (Prop_lut2_I0_O)        0.053     7.296 r  H0/y_out_0_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.296    H0/y_out_0_OBUF[7]_inst_i_7_n_0
    SLICE_X19Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     7.529 r  H0/y_out_0_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.529    H0/y_out_0_OBUF[7]_inst_i_2_n_0
    SLICE_X19Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.587 r  H0/y_out_0_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.008     7.595    H0/y_out_0_OBUF[11]_inst_i_2_n_0
    SLICE_X19Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     7.734 f  H0/y_out_0_OBUF[15]_inst_i_2/O[0]
                         net (fo=4, routed)           1.159     8.893    H1/y_out_1_OBUF[39]_inst_i_1_0[12]
    SLICE_X3Y118         LUT3 (Prop_lut3_I1_O)        0.166     9.059 r  H1/y_out_1_OBUF[15]_inst_i_4/O
                         net (fo=2, routed)           0.884     9.943    H1/y_out_1_OBUF[15]_inst_i_4_n_0
    SLICE_X3Y118         LUT4 (Prop_lut4_I3_O)        0.170    10.113 r  H1/y_out_1_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.000    10.113    H1/y_out_1_OBUF[15]_inst_i_8_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.437 r  H1/y_out_1_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.437    H1/y_out_1_OBUF[15]_inst_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    10.650 r  H1/y_out_1_OBUF[39]_inst_i_1/O[1]
                         net (fo=23, routed)          3.022    13.672    y_out_1_OBUF[17]
    G15                  OBUF (Prop_obuf_I_O)         2.578    16.250 r  y_out_1_OBUF[34]_inst/O
                         net (fo=0)                   0.000    16.250    y_out_1[34]
    G15                                                               r  y_out_1[34] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -16.250    
  -------------------------------------------------------------------
                         slack                              22656.715    

Slack (MET) :             22656.822ns  (required time - arrival time)
  Source:                 H0/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_1[33]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        11.408ns  (logic 4.321ns (37.880%)  route 7.087ns (62.120%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.631     4.736    H0/clk_IBUF_BUFG
    DSP48_X1Y67          DSP48E1                                      r  H0/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.383     5.119 r  H0/accumulator_pipeline_reg[33]/P[30]
                         net (fo=2, routed)           2.124     7.243    H0/h0_out[7]
    SLICE_X19Y123        LUT2 (Prop_lut2_I0_O)        0.053     7.296 r  H0/y_out_0_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.296    H0/y_out_0_OBUF[7]_inst_i_7_n_0
    SLICE_X19Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     7.529 r  H0/y_out_0_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.529    H0/y_out_0_OBUF[7]_inst_i_2_n_0
    SLICE_X19Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.587 r  H0/y_out_0_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.008     7.595    H0/y_out_0_OBUF[11]_inst_i_2_n_0
    SLICE_X19Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     7.734 f  H0/y_out_0_OBUF[15]_inst_i_2/O[0]
                         net (fo=4, routed)           1.159     8.893    H1/y_out_1_OBUF[39]_inst_i_1_0[12]
    SLICE_X3Y118         LUT3 (Prop_lut3_I1_O)        0.166     9.059 r  H1/y_out_1_OBUF[15]_inst_i_4/O
                         net (fo=2, routed)           0.884     9.943    H1/y_out_1_OBUF[15]_inst_i_4_n_0
    SLICE_X3Y118         LUT4 (Prop_lut4_I3_O)        0.170    10.113 r  H1/y_out_1_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.000    10.113    H1/y_out_1_OBUF[15]_inst_i_8_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.437 r  H1/y_out_1_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.437    H1/y_out_1_OBUF[15]_inst_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    10.650 r  H1/y_out_1_OBUF[39]_inst_i_1/O[1]
                         net (fo=23, routed)          2.912    13.562    y_out_1_OBUF[17]
    F15                  OBUF (Prop_obuf_I_O)         2.582    16.144 r  y_out_1_OBUF[33]_inst/O
                         net (fo=0)                   0.000    16.144    y_out_1[33]
    F15                                                               r  y_out_1[33] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -16.144    
  -------------------------------------------------------------------
                         slack                              22656.822    

Slack (MET) :             22656.961ns  (required time - arrival time)
  Source:                 H0/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_1[32]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        11.268ns  (logic 4.292ns (38.090%)  route 6.976ns (61.910%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.631     4.736    H0/clk_IBUF_BUFG
    DSP48_X1Y67          DSP48E1                                      r  H0/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.383     5.119 r  H0/accumulator_pipeline_reg[33]/P[30]
                         net (fo=2, routed)           2.124     7.243    H0/h0_out[7]
    SLICE_X19Y123        LUT2 (Prop_lut2_I0_O)        0.053     7.296 r  H0/y_out_0_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.296    H0/y_out_0_OBUF[7]_inst_i_7_n_0
    SLICE_X19Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     7.529 r  H0/y_out_0_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.529    H0/y_out_0_OBUF[7]_inst_i_2_n_0
    SLICE_X19Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.587 r  H0/y_out_0_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.008     7.595    H0/y_out_0_OBUF[11]_inst_i_2_n_0
    SLICE_X19Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     7.734 f  H0/y_out_0_OBUF[15]_inst_i_2/O[0]
                         net (fo=4, routed)           1.159     8.893    H1/y_out_1_OBUF[39]_inst_i_1_0[12]
    SLICE_X3Y118         LUT3 (Prop_lut3_I1_O)        0.166     9.059 r  H1/y_out_1_OBUF[15]_inst_i_4/O
                         net (fo=2, routed)           0.884     9.943    H1/y_out_1_OBUF[15]_inst_i_4_n_0
    SLICE_X3Y118         LUT4 (Prop_lut4_I3_O)        0.170    10.113 r  H1/y_out_1_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.000    10.113    H1/y_out_1_OBUF[15]_inst_i_8_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.437 r  H1/y_out_1_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.437    H1/y_out_1_OBUF[15]_inst_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    10.650 r  H1/y_out_1_OBUF[39]_inst_i_1/O[1]
                         net (fo=23, routed)          2.802    13.452    y_out_1_OBUF[17]
    J15                  OBUF (Prop_obuf_I_O)         2.553    16.005 r  y_out_1_OBUF[32]_inst/O
                         net (fo=0)                   0.000    16.005    y_out_1[32]
    J15                                                               r  y_out_1[32] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -16.005    
  -------------------------------------------------------------------
                         slack                              22656.961    

Slack (MET) :             22657.074ns  (required time - arrival time)
  Source:                 H0/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_1[31]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        11.156ns  (logic 4.290ns (38.457%)  route 6.866ns (61.543%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.631     4.736    H0/clk_IBUF_BUFG
    DSP48_X1Y67          DSP48E1                                      r  H0/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.383     5.119 r  H0/accumulator_pipeline_reg[33]/P[30]
                         net (fo=2, routed)           2.124     7.243    H0/h0_out[7]
    SLICE_X19Y123        LUT2 (Prop_lut2_I0_O)        0.053     7.296 r  H0/y_out_0_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.296    H0/y_out_0_OBUF[7]_inst_i_7_n_0
    SLICE_X19Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     7.529 r  H0/y_out_0_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.529    H0/y_out_0_OBUF[7]_inst_i_2_n_0
    SLICE_X19Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.587 r  H0/y_out_0_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.008     7.595    H0/y_out_0_OBUF[11]_inst_i_2_n_0
    SLICE_X19Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     7.734 f  H0/y_out_0_OBUF[15]_inst_i_2/O[0]
                         net (fo=4, routed)           1.159     8.893    H1/y_out_1_OBUF[39]_inst_i_1_0[12]
    SLICE_X3Y118         LUT3 (Prop_lut3_I1_O)        0.166     9.059 r  H1/y_out_1_OBUF[15]_inst_i_4/O
                         net (fo=2, routed)           0.884     9.943    H1/y_out_1_OBUF[15]_inst_i_4_n_0
    SLICE_X3Y118         LUT4 (Prop_lut4_I3_O)        0.170    10.113 r  H1/y_out_1_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.000    10.113    H1/y_out_1_OBUF[15]_inst_i_8_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.437 r  H1/y_out_1_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.437    H1/y_out_1_OBUF[15]_inst_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    10.650 r  H1/y_out_1_OBUF[39]_inst_i_1/O[1]
                         net (fo=23, routed)          2.691    13.341    y_out_1_OBUF[17]
    J16                  OBUF (Prop_obuf_I_O)         2.551    15.892 r  y_out_1_OBUF[31]_inst/O
                         net (fo=0)                   0.000    15.892    y_out_1[31]
    J16                                                               r  y_out_1[31] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -15.892    
  -------------------------------------------------------------------
                         slack                              22657.074    

Slack (MET) :             22657.150ns  (required time - arrival time)
  Source:                 H0/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_1[30]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        11.079ns  (logic 4.324ns (39.028%)  route 6.755ns (60.972%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.631     4.736    H0/clk_IBUF_BUFG
    DSP48_X1Y67          DSP48E1                                      r  H0/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.383     5.119 r  H0/accumulator_pipeline_reg[33]/P[30]
                         net (fo=2, routed)           2.124     7.243    H0/h0_out[7]
    SLICE_X19Y123        LUT2 (Prop_lut2_I0_O)        0.053     7.296 r  H0/y_out_0_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.296    H0/y_out_0_OBUF[7]_inst_i_7_n_0
    SLICE_X19Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     7.529 r  H0/y_out_0_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.529    H0/y_out_0_OBUF[7]_inst_i_2_n_0
    SLICE_X19Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.587 r  H0/y_out_0_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.008     7.595    H0/y_out_0_OBUF[11]_inst_i_2_n_0
    SLICE_X19Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     7.734 f  H0/y_out_0_OBUF[15]_inst_i_2/O[0]
                         net (fo=4, routed)           1.159     8.893    H1/y_out_1_OBUF[39]_inst_i_1_0[12]
    SLICE_X3Y118         LUT3 (Prop_lut3_I1_O)        0.166     9.059 r  H1/y_out_1_OBUF[15]_inst_i_4/O
                         net (fo=2, routed)           0.884     9.943    H1/y_out_1_OBUF[15]_inst_i_4_n_0
    SLICE_X3Y118         LUT4 (Prop_lut4_I3_O)        0.170    10.113 r  H1/y_out_1_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.000    10.113    H1/y_out_1_OBUF[15]_inst_i_8_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.437 r  H1/y_out_1_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.437    H1/y_out_1_OBUF[15]_inst_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    10.650 r  H1/y_out_1_OBUF[39]_inst_i_1/O[1]
                         net (fo=23, routed)          2.581    13.231    y_out_1_OBUF[17]
    E15                  OBUF (Prop_obuf_I_O)         2.585    15.816 r  y_out_1_OBUF[30]_inst/O
                         net (fo=0)                   0.000    15.816    y_out_1[30]
    E15                                                               r  y_out_1[30] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -15.816    
  -------------------------------------------------------------------
                         slack                              22657.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 H2/delay_pipeline_reg[13][1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H2/delay_pipeline_reg[14][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.874%)  route 0.164ns (62.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        0.595     1.593    H2/clk_IBUF_BUFG
    SLICE_X47Y48         FDCE                                         r  H2/delay_pipeline_reg[13][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDCE (Prop_fdce_C_Q)         0.100     1.693 r  H2/delay_pipeline_reg[13][1]/Q
                         net (fo=2, routed)           0.164     1.857    H2/delay_pipeline_reg_n_0_[13][1]
    SLICE_X46Y51         FDCE                                         r  H2/delay_pipeline_reg[14][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        0.743     2.058    H2/clk_IBUF_BUFG
    SLICE_X46Y51         FDCE                                         r  H2/delay_pipeline_reg[14][1]/C
                         clock pessimism             -0.325     1.733    
    SLICE_X46Y51         FDCE (Hold_fdce_C_D)         0.059     1.792    H2/delay_pipeline_reg[14][1]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 H0H1H2/delay_pipeline_reg[51][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1H2/delay_pipeline_reg[52][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.100ns (31.785%)  route 0.215ns (68.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        0.599     1.597    H0H1H2/clk_IBUF_BUFG
    SLICE_X39Y163        FDCE                                         r  H0H1H2/delay_pipeline_reg[51][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y163        FDCE (Prop_fdce_C_Q)         0.100     1.697 r  H0H1H2/delay_pipeline_reg[51][13]/Q
                         net (fo=2, routed)           0.215     1.912    H0H1H2/delay_pipeline_reg_n_0_[51][13]
    SLICE_X35Y164        FDCE                                         r  H0H1H2/delay_pipeline_reg[52][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        0.828     2.143    H0H1H2/clk_IBUF_BUFG
    SLICE_X35Y164        FDCE                                         r  H0H1H2/delay_pipeline_reg[52][13]/C
                         clock pessimism             -0.345     1.798    
    SLICE_X35Y164        FDCE (Hold_fdce_C_D)         0.040     1.838    H0H1H2/delay_pipeline_reg[52][13]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 H0H1H2/delay_pipeline_reg[43][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1H2/delay_pipeline_reg[44][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.100ns (32.657%)  route 0.206ns (67.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        0.608     1.606    H0H1H2/clk_IBUF_BUFG
    SLICE_X35Y155        FDCE                                         r  H0H1H2/delay_pipeline_reg[43][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y155        FDCE (Prop_fdce_C_Q)         0.100     1.706 r  H0H1H2/delay_pipeline_reg[43][7]/Q
                         net (fo=2, routed)           0.206     1.912    H0H1H2/delay_pipeline_reg_n_0_[43][7]
    SLICE_X37Y156        FDCE                                         r  H0H1H2/delay_pipeline_reg[44][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        0.828     2.143    H0H1H2/clk_IBUF_BUFG
    SLICE_X37Y156        FDCE                                         r  H0H1H2/delay_pipeline_reg[44][7]/C
                         clock pessimism             -0.345     1.798    
    SLICE_X37Y156        FDCE (Hold_fdce_C_D)         0.040     1.838    H0H1H2/delay_pipeline_reg[44][7]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 H0H1H2/delay_pipeline_reg[25][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1H2/delay_pipeline_reg[26][15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.100ns (31.717%)  route 0.215ns (68.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        0.519     1.517    H0H1H2/clk_IBUF_BUFG
    SLICE_X37Y134        FDCE                                         r  H0H1H2/delay_pipeline_reg[25][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y134        FDCE (Prop_fdce_C_Q)         0.100     1.617 r  H0H1H2/delay_pipeline_reg[25][15]/Q
                         net (fo=4, routed)           0.215     1.832    H0H1H2/delay_pipeline_reg_n_0_[25][15]
    SLICE_X22Y132        FDCE                                         r  H0H1H2/delay_pipeline_reg[26][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        0.731     2.046    H0H1H2/clk_IBUF_BUFG
    SLICE_X22Y132        FDCE                                         r  H0H1H2/delay_pipeline_reg[26][15]/C
                         clock pessimism             -0.325     1.721    
    SLICE_X22Y132        FDCE (Hold_fdce_C_D)         0.037     1.758    H0H1H2/delay_pipeline_reg[26][15]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 H2/delay_pipeline_reg[53][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H2/delay_pipeline_reg[54][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.107ns (39.728%)  route 0.162ns (60.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        0.543     1.541    H2/clk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  H2/delay_pipeline_reg[53][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.107     1.648 r  H2/delay_pipeline_reg[53][4]/Q
                         net (fo=2, routed)           0.162     1.810    H2/delay_pipeline_reg_n_0_[53][4]
    SLICE_X47Y101        FDCE                                         r  H2/delay_pipeline_reg[54][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        0.733     2.048    H2/clk_IBUF_BUFG
    SLICE_X47Y101        FDCE                                         r  H2/delay_pipeline_reg[54][4]/C
                         clock pessimism             -0.317     1.731    
    SLICE_X47Y101        FDCE (Hold_fdce_C_D)         0.005     1.736    H2/delay_pipeline_reg[54][4]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 H1/delay_pipeline_reg[3][14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H1/delay_pipeline_reg[4][14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.107ns (35.785%)  route 0.192ns (64.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        0.538     1.536    H1/clk_IBUF_BUFG
    SLICE_X10Y101        FDCE                                         r  H1/delay_pipeline_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDCE (Prop_fdce_C_Q)         0.107     1.643 r  H1/delay_pipeline_reg[3][14]/Q
                         net (fo=2, routed)           0.192     1.835    H1/delay_pipeline_reg_n_0_[3][14]
    SLICE_X14Y98         FDCE                                         r  H1/delay_pipeline_reg[4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        0.752     2.067    H1/clk_IBUF_BUFG
    SLICE_X14Y98         FDCE                                         r  H1/delay_pipeline_reg[4][14]/C
                         clock pessimism             -0.317     1.750    
    SLICE_X14Y98         FDCE (Hold_fdce_C_D)         0.007     1.757    H1/delay_pipeline_reg[4][14]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 x_in_1[4]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1/delay_pipeline_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.915ns (32.279%)  route 1.920ns (67.721%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    T24                                               0.000     2.000 r  x_in_1[4] (IN)
                         net (fo=0)                   0.000     2.000    x_in_1[4]
    T24                  IBUF (Prop_ibuf_I_O)         0.761     2.761 r  x_in_1_IBUF[4]_inst/O
                         net (fo=5, routed)           1.920     4.681    H0H1/delay_pipeline_reg[0][15]_1[4]
    SLICE_X13Y80         LUT2 (Prop_lut2_I1_O)        0.042     4.723 r  H0H1/delay_pipeline[0][7]_i_5__0/O
                         net (fo=1, routed)           0.000     4.723    H0H1/delay_pipeline[0][7]_i_5__0_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.112     4.835 r  H0H1/delay_pipeline_reg[0][7]_i_1__0/O[0]
                         net (fo=4, routed)           0.000     4.835    H0H1/A[4]
    SLICE_X13Y80         FDCE                                         r  H0H1/delay_pipeline_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.389     4.494    H0H1/clk_IBUF_BUFG
    SLICE_X13Y80         FDCE                                         r  H0H1/delay_pipeline_reg[0][4]/C
                         clock pessimism              0.000     4.494    
                         clock uncertainty            0.035     4.529    
    SLICE_X13Y80         FDCE (Hold_fdce_C_D)         0.225     4.754    H0H1/delay_pipeline_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -4.754    
                         arrival time                           4.835    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 H0H1H2/delay_pipeline_reg[53][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1H2/delay_pipeline_reg[54][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.100ns (32.159%)  route 0.211ns (67.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        0.606     1.604    H0H1H2/clk_IBUF_BUFG
    SLICE_X35Y161        FDCE                                         r  H0H1H2/delay_pipeline_reg[53][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y161        FDCE (Prop_fdce_C_Q)         0.100     1.704 r  H0H1H2/delay_pipeline_reg[53][2]/Q
                         net (fo=2, routed)           0.211     1.915    H0H1H2/delay_pipeline_reg_n_0_[53][2]
    SLICE_X38Y162        FDCE                                         r  H0H1H2/delay_pipeline_reg[54][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        0.824     2.139    H0H1H2/clk_IBUF_BUFG
    SLICE_X38Y162        FDCE                                         r  H0H1H2/delay_pipeline_reg[54][2]/C
                         clock pessimism             -0.345     1.794    
    SLICE_X38Y162        FDCE (Hold_fdce_C_D)         0.040     1.834    H0H1H2/delay_pipeline_reg[54][2]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 H0H1H2/delay_pipeline_reg[33][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1H2/delay_pipeline_reg[34][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.118ns (36.421%)  route 0.206ns (63.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        0.520     1.518    H0H1H2/clk_IBUF_BUFG
    SLICE_X38Y137        FDCE                                         r  H0H1H2/delay_pipeline_reg[33][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y137        FDCE (Prop_fdce_C_Q)         0.118     1.636 r  H0H1H2/delay_pipeline_reg[33][4]/Q
                         net (fo=2, routed)           0.206     1.842    H0H1H2/delay_pipeline_reg_n_0_[33][4]
    SLICE_X23Y137        FDCE                                         r  H0H1H2/delay_pipeline_reg[34][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        0.735     2.050    H0H1H2/clk_IBUF_BUFG
    SLICE_X23Y137        FDCE                                         r  H0H1H2/delay_pipeline_reg[34][4]/C
                         clock pessimism             -0.325     1.725    
    SLICE_X23Y137        FDCE (Hold_fdce_C_D)         0.032     1.757    H0H1H2/delay_pipeline_reg[34][4]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 H0H1H2/delay_pipeline_reg[56][9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1H2/delay_pipeline_reg[57][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.399%)  route 0.055ns (35.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        0.590     1.588    H0H1H2/clk_IBUF_BUFG
    SLICE_X43Y175        FDCE                                         r  H0H1H2/delay_pipeline_reg[56][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y175        FDCE (Prop_fdce_C_Q)         0.100     1.688 r  H0H1H2/delay_pipeline_reg[56][9]/Q
                         net (fo=1, routed)           0.055     1.743    H0H1H2/delay_pipeline_reg_n_0_[56][9]
    SLICE_X42Y175        FDCE                                         r  H0H1H2/delay_pipeline_reg[57][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        0.813     2.128    H0H1H2/clk_IBUF_BUFG
    SLICE_X42Y175        FDCE                                         r  H0H1H2/delay_pipeline_reg[57][9]/C
                         clock pessimism             -0.529     1.599    
    SLICE_X42Y175        FDCE (Hold_fdce_C_D)         0.059     1.658    H0H1H2/delay_pipeline_reg[57][9]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 11338.000 }
Period(ns):         22676.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y34    H0/accumulator_pipeline_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y44    H0/accumulator_pipeline_reg[10]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y45    H0/accumulator_pipeline_reg[11]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y46    H0/accumulator_pipeline_reg[12]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y47    H0/accumulator_pipeline_reg[13]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y48    H0/accumulator_pipeline_reg[14]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y49    H0/accumulator_pipeline_reg[15]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y50    H0/accumulator_pipeline_reg[16]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y51    H0/accumulator_pipeline_reg[17]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y52    H0/accumulator_pipeline_reg[18]/CLK
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11338.000   11337.600  SLICE_X19Y116  h2_delay_block_reg[10]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11337.999   11337.599  SLICE_X19Y111  h2_delay_block_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         11337.999   11337.599  SLICE_X19Y111  h2_delay_block_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11337.999   11337.599  SLICE_X8Y111   H1/delay_pipeline_reg[11][5]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         11338.000   11337.600  SLICE_X8Y111   H1/delay_pipeline_reg[11][5]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11337.999   11337.599  SLICE_X8Y111   H1/delay_pipeline_reg[11][9]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         11338.000   11337.600  SLICE_X8Y111   H1/delay_pipeline_reg[11][9]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11338.000   11337.600  SLICE_X2Y103   H1/delay_pipeline_reg[12][0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         11337.999   11337.599  SLICE_X2Y103   H1/delay_pipeline_reg[12][0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11338.000   11337.600  SLICE_X16Y68   H1/delay_pipeline_reg[12][13]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X2Y115   h1h2_h2_delay_block_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X2Y115   h1h2_h2_delay_block_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X2Y117   h1h2_h2_delay_block_reg[10]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X2Y117   h1h2_h2_delay_block_reg[10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X2Y101   H1/delay_pipeline_reg[10][0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X2Y101   H1/delay_pipeline_reg[10][0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X2Y106   H1/delay_pipeline_reg[10][10]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X2Y106   H1/delay_pipeline_reg[10][10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X8Y111   H1/delay_pipeline_reg[10][11]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X8Y111   H1/delay_pipeline_reg[10][11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 H1/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.897ns  (logic 4.462ns (34.600%)  route 8.435ns (65.400%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.641     4.746    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.383     5.129 r  H1/accumulator_pipeline_reg[33]/P[24]
                         net (fo=5, routed)           2.495     7.624    H0H1/y_out_2_OBUF[19]_inst_i_9_0[1]
    SLICE_X2Y127         LUT2 (Prop_lut2_I1_O)        0.053     7.677 r  H0H1/y_out_2_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.000     7.677    H0H1/y_out_2_OBUF[7]_inst_i_28_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.987 r  H0H1/y_out_2_OBUF[7]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.987    H0H1/y_out_2_OBUF[7]_inst_i_17_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.047 r  H0H1/y_out_2_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.047    H0H1/y_out_2_OBUF[11]_inst_i_23_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.107 r  H0H1/y_out_2_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.107    H0H1/y_out_2_OBUF[19]_inst_i_16_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     8.242 f  H0H1/y_out_2_OBUF[19]_inst_i_9/O[0]
                         net (fo=3, routed)           2.463    10.705    H1/y_out_10[12]
    SLICE_X2Y190         LUT3 (Prop_lut3_I1_O)        0.168    10.873 r  H1/y_out_2_OBUF[15]_inst_i_10/O
                         net (fo=4, routed)           0.892    11.765    H1H2/y_out_2_OBUF[15]_inst_i_1_3
    SLICE_X0Y190         LUT6 (Prop_lut6_I2_O)        0.172    11.937 r  H1H2/y_out_2_OBUF[15]_inst_i_3/O
                         net (fo=2, routed)           0.679    12.616    H1H2/y_out_2_OBUF[15]_inst_i_3_n_0
    SLICE_X1Y190         LUT6 (Prop_lut6_I0_O)        0.053    12.669 r  H1H2/y_out_2_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.669    H1H2/y_out_2_OBUF[15]_inst_i_7_n_0
    SLICE_X1Y190         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    12.904 r  H1H2/y_out_2_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.904    H1H2/y_out_2_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y191         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.962 r  H1H2/y_out_2_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.962    H1/CO[0]
    SLICE_X1Y192         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.175 r  H1/y_out_2_OBUF[23]_inst_i_1/O[1]
                         net (fo=1, routed)           1.906    15.081    y_out_2_OBUF[21]
    D11                  OBUF (Prop_obuf_I_O)         2.562    17.643 r  y_out_2_OBUF[21]_inst/O
                         net (fo=0)                   0.000    17.643    y_out_2[21]
    D11                                                               r  y_out_2[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.877ns  (logic 4.619ns (35.873%)  route 8.258ns (64.127%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.641     4.746    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.383     5.129 r  H1/accumulator_pipeline_reg[33]/P[24]
                         net (fo=5, routed)           2.495     7.624    H0H1/y_out_2_OBUF[19]_inst_i_9_0[1]
    SLICE_X2Y127         LUT2 (Prop_lut2_I1_O)        0.053     7.677 r  H0H1/y_out_2_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.000     7.677    H0H1/y_out_2_OBUF[7]_inst_i_28_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.987 r  H0H1/y_out_2_OBUF[7]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.987    H0H1/y_out_2_OBUF[7]_inst_i_17_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.047 r  H0H1/y_out_2_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.047    H0H1/y_out_2_OBUF[11]_inst_i_23_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.107 r  H0H1/y_out_2_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.107    H0H1/y_out_2_OBUF[19]_inst_i_16_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     8.242 f  H0H1/y_out_2_OBUF[19]_inst_i_9/O[0]
                         net (fo=3, routed)           2.463    10.705    H1/y_out_10[12]
    SLICE_X2Y190         LUT3 (Prop_lut3_I1_O)        0.168    10.873 r  H1/y_out_2_OBUF[15]_inst_i_10/O
                         net (fo=4, routed)           0.892    11.765    H1H2/y_out_2_OBUF[15]_inst_i_1_3
    SLICE_X0Y190         LUT6 (Prop_lut6_I2_O)        0.172    11.937 r  H1H2/y_out_2_OBUF[15]_inst_i_3/O
                         net (fo=2, routed)           0.679    12.616    H1H2/y_out_2_OBUF[15]_inst_i_3_n_0
    SLICE_X1Y190         LUT6 (Prop_lut6_I0_O)        0.053    12.669 r  H1H2/y_out_2_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.669    H1H2/y_out_2_OBUF[15]_inst_i_7_n_0
    SLICE_X1Y190         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    12.904 r  H1H2/y_out_2_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.904    H1H2/y_out_2_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y191         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.962 r  H1H2/y_out_2_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.962    H1/CO[0]
    SLICE_X1Y192         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.020 r  H1/y_out_2_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.020    H1/y_out_2_OBUF[23]_inst_i_1_n_0
    SLICE_X1Y193         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.078 r  H1/y_out_2_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.078    H1/y_out_2_OBUF[27]_inst_i_1_n_0
    SLICE_X1Y194         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.291 r  H1/y_out_2_OBUF[31]_inst_i_1/O[1]
                         net (fo=1, routed)           1.729    15.020    y_out_2_OBUF[29]
    B9                   OBUF (Prop_obuf_I_O)         2.603    17.623 r  y_out_2_OBUF[29]_inst/O
                         net (fo=0)                   0.000    17.623    y_out_2[29]
    B9                                                                r  y_out_2[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.818ns  (logic 4.393ns (34.270%)  route 8.425ns (65.730%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.641     4.746    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.383     5.129 r  H1/accumulator_pipeline_reg[33]/P[24]
                         net (fo=5, routed)           2.495     7.624    H0H1/y_out_2_OBUF[19]_inst_i_9_0[1]
    SLICE_X2Y127         LUT2 (Prop_lut2_I1_O)        0.053     7.677 r  H0H1/y_out_2_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.000     7.677    H0H1/y_out_2_OBUF[7]_inst_i_28_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.987 r  H0H1/y_out_2_OBUF[7]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.987    H0H1/y_out_2_OBUF[7]_inst_i_17_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.047 r  H0H1/y_out_2_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.047    H0H1/y_out_2_OBUF[11]_inst_i_23_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.107 r  H0H1/y_out_2_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.107    H0H1/y_out_2_OBUF[19]_inst_i_16_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     8.242 f  H0H1/y_out_2_OBUF[19]_inst_i_9/O[0]
                         net (fo=3, routed)           2.463    10.705    H1/y_out_10[12]
    SLICE_X2Y190         LUT3 (Prop_lut3_I1_O)        0.168    10.873 r  H1/y_out_2_OBUF[15]_inst_i_10/O
                         net (fo=4, routed)           0.892    11.765    H1H2/y_out_2_OBUF[15]_inst_i_1_3
    SLICE_X0Y190         LUT6 (Prop_lut6_I2_O)        0.172    11.937 r  H1H2/y_out_2_OBUF[15]_inst_i_3/O
                         net (fo=2, routed)           0.679    12.616    H1H2/y_out_2_OBUF[15]_inst_i_3_n_0
    SLICE_X1Y190         LUT6 (Prop_lut6_I0_O)        0.053    12.669 r  H1H2/y_out_2_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.669    H1H2/y_out_2_OBUF[15]_inst_i_7_n_0
    SLICE_X1Y190         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    12.904 r  H1H2/y_out_2_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.904    H1H2/y_out_2_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y191         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.117 r  H1H2/y_out_2_OBUF[19]_inst_i_1/O[1]
                         net (fo=1, routed)           1.897    15.014    y_out_2_OBUF[17]
    F12                  OBUF (Prop_obuf_I_O)         2.551    17.564 r  y_out_2_OBUF[17]_inst/O
                         net (fo=0)                   0.000    17.564    y_out_2[17]
    F12                                                               r  y_out_2[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.805ns  (logic 4.376ns (34.174%)  route 8.429ns (65.826%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.641     4.746    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.383     5.129 r  H1/accumulator_pipeline_reg[33]/P[24]
                         net (fo=5, routed)           2.495     7.624    H0H1/y_out_2_OBUF[19]_inst_i_9_0[1]
    SLICE_X2Y127         LUT2 (Prop_lut2_I1_O)        0.053     7.677 r  H0H1/y_out_2_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.000     7.677    H0H1/y_out_2_OBUF[7]_inst_i_28_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.987 r  H0H1/y_out_2_OBUF[7]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.987    H0H1/y_out_2_OBUF[7]_inst_i_17_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.047 r  H0H1/y_out_2_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.047    H0H1/y_out_2_OBUF[11]_inst_i_23_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.107 r  H0H1/y_out_2_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.107    H0H1/y_out_2_OBUF[19]_inst_i_16_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     8.242 f  H0H1/y_out_2_OBUF[19]_inst_i_9/O[0]
                         net (fo=3, routed)           2.463    10.705    H1/y_out_10[12]
    SLICE_X2Y190         LUT3 (Prop_lut3_I1_O)        0.168    10.873 r  H1/y_out_2_OBUF[15]_inst_i_10/O
                         net (fo=4, routed)           0.892    11.765    H1H2/y_out_2_OBUF[15]_inst_i_1_3
    SLICE_X0Y190         LUT6 (Prop_lut6_I2_O)        0.172    11.937 r  H1H2/y_out_2_OBUF[15]_inst_i_3/O
                         net (fo=2, routed)           0.679    12.616    H1H2/y_out_2_OBUF[15]_inst_i_3_n_0
    SLICE_X1Y190         LUT6 (Prop_lut6_I0_O)        0.053    12.669 r  H1H2/y_out_2_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.669    H1H2/y_out_2_OBUF[15]_inst_i_7_n_0
    SLICE_X1Y190         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    12.904 r  H1H2/y_out_2_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.904    H1H2/y_out_2_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y191         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    13.083 r  H1H2/y_out_2_OBUF[19]_inst_i_1/O[3]
                         net (fo=1, routed)           1.900    14.983    y_out_2_OBUF[19]
    F13                  OBUF (Prop_obuf_I_O)         2.568    17.551 r  y_out_2_OBUF[19]_inst/O
                         net (fo=0)                   0.000    17.551    y_out_2[19]
    F13                                                               r  y_out_2[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.796ns  (logic 4.698ns (36.718%)  route 8.098ns (63.282%))
  Logic Levels:           16  (CARRY4=11 LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.641     4.746    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.383     5.129 r  H1/accumulator_pipeline_reg[33]/P[24]
                         net (fo=5, routed)           2.495     7.624    H0H1/y_out_2_OBUF[19]_inst_i_9_0[1]
    SLICE_X2Y127         LUT2 (Prop_lut2_I1_O)        0.053     7.677 r  H0H1/y_out_2_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.000     7.677    H0H1/y_out_2_OBUF[7]_inst_i_28_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.987 r  H0H1/y_out_2_OBUF[7]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.987    H0H1/y_out_2_OBUF[7]_inst_i_17_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.047 r  H0H1/y_out_2_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.047    H0H1/y_out_2_OBUF[11]_inst_i_23_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.107 r  H0H1/y_out_2_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.107    H0H1/y_out_2_OBUF[19]_inst_i_16_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     8.242 f  H0H1/y_out_2_OBUF[19]_inst_i_9/O[0]
                         net (fo=3, routed)           2.463    10.705    H1/y_out_10[12]
    SLICE_X2Y190         LUT3 (Prop_lut3_I1_O)        0.168    10.873 r  H1/y_out_2_OBUF[15]_inst_i_10/O
                         net (fo=4, routed)           0.892    11.765    H1H2/y_out_2_OBUF[15]_inst_i_1_3
    SLICE_X0Y190         LUT6 (Prop_lut6_I2_O)        0.172    11.937 r  H1H2/y_out_2_OBUF[15]_inst_i_3/O
                         net (fo=2, routed)           0.679    12.616    H1H2/y_out_2_OBUF[15]_inst_i_3_n_0
    SLICE_X1Y190         LUT6 (Prop_lut6_I0_O)        0.053    12.669 r  H1H2/y_out_2_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.669    H1H2/y_out_2_OBUF[15]_inst_i_7_n_0
    SLICE_X1Y190         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    12.904 r  H1H2/y_out_2_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.904    H1H2/y_out_2_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y191         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.962 r  H1H2/y_out_2_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.962    H1/CO[0]
    SLICE_X1Y192         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.020 r  H1/y_out_2_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.020    H1/y_out_2_OBUF[23]_inst_i_1_n_0
    SLICE_X1Y193         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.078 r  H1/y_out_2_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.078    H1/y_out_2_OBUF[27]_inst_i_1_n_0
    SLICE_X1Y194         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.136 r  H1/y_out_2_OBUF[31]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.136    H1/y_out_2_OBUF[31]_inst_i_1_n_0
    SLICE_X1Y195         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.194 r  H1/y_out_2_OBUF[35]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.194    H1/y_out_2_OBUF[35]_inst_i_1_n_0
    SLICE_X1Y196         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.407 r  H1/y_out_2_OBUF[39]_inst_i_1/O[1]
                         net (fo=1, routed)           1.569    14.976    y_out_2_OBUF[37]
    H11                  OBUF (Prop_obuf_I_O)         2.566    17.542 r  y_out_2_OBUF[37]_inst/O
                         net (fo=0)                   0.000    17.542    y_out_2[37]
    H11                                                               r  y_out_2[37] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.794ns  (logic 4.545ns (35.523%)  route 8.249ns (64.477%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.641     4.746    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.383     5.129 r  H1/accumulator_pipeline_reg[33]/P[24]
                         net (fo=5, routed)           2.495     7.624    H0H1/y_out_2_OBUF[19]_inst_i_9_0[1]
    SLICE_X2Y127         LUT2 (Prop_lut2_I1_O)        0.053     7.677 r  H0H1/y_out_2_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.000     7.677    H0H1/y_out_2_OBUF[7]_inst_i_28_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.987 r  H0H1/y_out_2_OBUF[7]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.987    H0H1/y_out_2_OBUF[7]_inst_i_17_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.047 r  H0H1/y_out_2_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.047    H0H1/y_out_2_OBUF[11]_inst_i_23_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.107 r  H0H1/y_out_2_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.107    H0H1/y_out_2_OBUF[19]_inst_i_16_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     8.242 f  H0H1/y_out_2_OBUF[19]_inst_i_9/O[0]
                         net (fo=3, routed)           2.463    10.705    H1/y_out_10[12]
    SLICE_X2Y190         LUT3 (Prop_lut3_I1_O)        0.168    10.873 r  H1/y_out_2_OBUF[15]_inst_i_10/O
                         net (fo=4, routed)           0.892    11.765    H1H2/y_out_2_OBUF[15]_inst_i_1_3
    SLICE_X0Y190         LUT6 (Prop_lut6_I2_O)        0.172    11.937 r  H1H2/y_out_2_OBUF[15]_inst_i_3/O
                         net (fo=2, routed)           0.679    12.616    H1H2/y_out_2_OBUF[15]_inst_i_3_n_0
    SLICE_X1Y190         LUT6 (Prop_lut6_I0_O)        0.053    12.669 r  H1H2/y_out_2_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.669    H1H2/y_out_2_OBUF[15]_inst_i_7_n_0
    SLICE_X1Y190         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    12.904 r  H1H2/y_out_2_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.904    H1H2/y_out_2_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y191         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.962 r  H1H2/y_out_2_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.962    H1/CO[0]
    SLICE_X1Y192         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.020 r  H1/y_out_2_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.020    H1/y_out_2_OBUF[23]_inst_i_1_n_0
    SLICE_X1Y193         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.233 r  H1/y_out_2_OBUF[27]_inst_i_1/O[1]
                         net (fo=1, routed)           1.721    14.954    y_out_2_OBUF[25]
    D10                  OBUF (Prop_obuf_I_O)         2.587    17.540 r  y_out_2_OBUF[25]_inst/O
                         net (fo=0)                   0.000    17.540    y_out_2[25]
    D10                                                               r  y_out_2[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.778ns  (logic 4.341ns (33.974%)  route 8.437ns (66.026%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.641     4.746    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.383     5.129 r  H1/accumulator_pipeline_reg[33]/P[24]
                         net (fo=5, routed)           2.495     7.624    H0H1/y_out_2_OBUF[19]_inst_i_9_0[1]
    SLICE_X2Y127         LUT2 (Prop_lut2_I1_O)        0.053     7.677 r  H0H1/y_out_2_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.000     7.677    H0H1/y_out_2_OBUF[7]_inst_i_28_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.987 r  H0H1/y_out_2_OBUF[7]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.987    H0H1/y_out_2_OBUF[7]_inst_i_17_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.047 r  H0H1/y_out_2_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.047    H0H1/y_out_2_OBUF[11]_inst_i_23_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.107 r  H0H1/y_out_2_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.107    H0H1/y_out_2_OBUF[19]_inst_i_16_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     8.242 f  H0H1/y_out_2_OBUF[19]_inst_i_9/O[0]
                         net (fo=3, routed)           2.463    10.705    H1/y_out_10[12]
    SLICE_X2Y190         LUT3 (Prop_lut3_I1_O)        0.168    10.873 r  H1/y_out_2_OBUF[15]_inst_i_10/O
                         net (fo=4, routed)           0.892    11.765    H1H2/y_out_2_OBUF[15]_inst_i_1_3
    SLICE_X0Y190         LUT6 (Prop_lut6_I2_O)        0.172    11.937 r  H1H2/y_out_2_OBUF[15]_inst_i_3/O
                         net (fo=2, routed)           0.679    12.616    H1H2/y_out_2_OBUF[15]_inst_i_3_n_0
    SLICE_X1Y190         LUT6 (Prop_lut6_I0_O)        0.053    12.669 r  H1H2/y_out_2_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.669    H1H2/y_out_2_OBUF[15]_inst_i_7_n_0
    SLICE_X1Y190         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    12.904 r  H1H2/y_out_2_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.904    H1H2/y_out_2_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y191         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    13.043 r  H1H2/y_out_2_OBUF[19]_inst_i_1/O[0]
                         net (fo=1, routed)           1.908    14.951    y_out_2_OBUF[16]
    D14                  OBUF (Prop_obuf_I_O)         2.573    17.524 r  y_out_2_OBUF[16]_inst/O
                         net (fo=0)                   0.000    17.524    y_out_2[16]
    D14                                                               r  y_out_2[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.763ns  (logic 4.674ns (36.624%)  route 8.089ns (63.376%))
  Logic Levels:           15  (CARRY4=10 LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.641     4.746    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.383     5.129 r  H1/accumulator_pipeline_reg[33]/P[24]
                         net (fo=5, routed)           2.495     7.624    H0H1/y_out_2_OBUF[19]_inst_i_9_0[1]
    SLICE_X2Y127         LUT2 (Prop_lut2_I1_O)        0.053     7.677 r  H0H1/y_out_2_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.000     7.677    H0H1/y_out_2_OBUF[7]_inst_i_28_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.987 r  H0H1/y_out_2_OBUF[7]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.987    H0H1/y_out_2_OBUF[7]_inst_i_17_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.047 r  H0H1/y_out_2_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.047    H0H1/y_out_2_OBUF[11]_inst_i_23_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.107 r  H0H1/y_out_2_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.107    H0H1/y_out_2_OBUF[19]_inst_i_16_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     8.242 f  H0H1/y_out_2_OBUF[19]_inst_i_9/O[0]
                         net (fo=3, routed)           2.463    10.705    H1/y_out_10[12]
    SLICE_X2Y190         LUT3 (Prop_lut3_I1_O)        0.168    10.873 r  H1/y_out_2_OBUF[15]_inst_i_10/O
                         net (fo=4, routed)           0.892    11.765    H1H2/y_out_2_OBUF[15]_inst_i_1_3
    SLICE_X0Y190         LUT6 (Prop_lut6_I2_O)        0.172    11.937 r  H1H2/y_out_2_OBUF[15]_inst_i_3/O
                         net (fo=2, routed)           0.679    12.616    H1H2/y_out_2_OBUF[15]_inst_i_3_n_0
    SLICE_X1Y190         LUT6 (Prop_lut6_I0_O)        0.053    12.669 r  H1H2/y_out_2_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.669    H1H2/y_out_2_OBUF[15]_inst_i_7_n_0
    SLICE_X1Y190         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    12.904 r  H1H2/y_out_2_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.904    H1H2/y_out_2_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y191         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.962 r  H1H2/y_out_2_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.962    H1/CO[0]
    SLICE_X1Y192         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.020 r  H1/y_out_2_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.020    H1/y_out_2_OBUF[23]_inst_i_1_n_0
    SLICE_X1Y193         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.078 r  H1/y_out_2_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.078    H1/y_out_2_OBUF[27]_inst_i_1_n_0
    SLICE_X1Y194         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.136 r  H1/y_out_2_OBUF[31]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.136    H1/y_out_2_OBUF[31]_inst_i_1_n_0
    SLICE_X1Y195         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.349 r  H1/y_out_2_OBUF[35]_inst_i_1/O[1]
                         net (fo=1, routed)           1.561    14.909    y_out_2_OBUF[33]
    D8                   OBUF (Prop_obuf_I_O)         2.600    17.510 r  y_out_2_OBUF[33]_inst/O
                         net (fo=0)                   0.000    17.510    y_out_2[33]
    D8                                                                r  y_out_2[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.746ns  (logic 4.489ns (35.221%)  route 8.257ns (64.779%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.641     4.746    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.383     5.129 r  H1/accumulator_pipeline_reg[33]/P[24]
                         net (fo=5, routed)           2.495     7.624    H0H1/y_out_2_OBUF[19]_inst_i_9_0[1]
    SLICE_X2Y127         LUT2 (Prop_lut2_I1_O)        0.053     7.677 r  H0H1/y_out_2_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.000     7.677    H0H1/y_out_2_OBUF[7]_inst_i_28_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.987 r  H0H1/y_out_2_OBUF[7]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.987    H0H1/y_out_2_OBUF[7]_inst_i_17_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.047 r  H0H1/y_out_2_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.047    H0H1/y_out_2_OBUF[11]_inst_i_23_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.107 r  H0H1/y_out_2_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.107    H0H1/y_out_2_OBUF[19]_inst_i_16_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     8.242 f  H0H1/y_out_2_OBUF[19]_inst_i_9/O[0]
                         net (fo=3, routed)           2.463    10.705    H1/y_out_10[12]
    SLICE_X2Y190         LUT3 (Prop_lut3_I1_O)        0.168    10.873 r  H1/y_out_2_OBUF[15]_inst_i_10/O
                         net (fo=4, routed)           0.892    11.765    H1H2/y_out_2_OBUF[15]_inst_i_1_3
    SLICE_X0Y190         LUT6 (Prop_lut6_I2_O)        0.172    11.937 r  H1H2/y_out_2_OBUF[15]_inst_i_3/O
                         net (fo=2, routed)           0.679    12.616    H1H2/y_out_2_OBUF[15]_inst_i_3_n_0
    SLICE_X1Y190         LUT6 (Prop_lut6_I0_O)        0.053    12.669 r  H1H2/y_out_2_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.669    H1H2/y_out_2_OBUF[15]_inst_i_7_n_0
    SLICE_X1Y190         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    12.904 r  H1H2/y_out_2_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.904    H1H2/y_out_2_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y191         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.962 r  H1H2/y_out_2_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.962    H1/CO[0]
    SLICE_X1Y192         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.020 r  H1/y_out_2_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.020    H1/y_out_2_OBUF[23]_inst_i_1_n_0
    SLICE_X1Y193         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    13.199 r  H1/y_out_2_OBUF[27]_inst_i_1/O[3]
                         net (fo=1, routed)           1.728    14.927    y_out_2_OBUF[27]
    F10                  OBUF (Prop_obuf_I_O)         2.565    17.492 r  y_out_2_OBUF[27]_inst/O
                         net (fo=0)                   0.000    17.492    y_out_2[27]
    F10                                                               r  y_out_2[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.740ns  (logic 4.468ns (35.073%)  route 8.271ns (64.927%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.641     4.746    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.383     5.129 r  H1/accumulator_pipeline_reg[33]/P[24]
                         net (fo=5, routed)           2.495     7.624    H0H1/y_out_2_OBUF[19]_inst_i_9_0[1]
    SLICE_X2Y127         LUT2 (Prop_lut2_I1_O)        0.053     7.677 r  H0H1/y_out_2_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.000     7.677    H0H1/y_out_2_OBUF[7]_inst_i_28_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.987 r  H0H1/y_out_2_OBUF[7]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.987    H0H1/y_out_2_OBUF[7]_inst_i_17_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.047 r  H0H1/y_out_2_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.047    H0H1/y_out_2_OBUF[11]_inst_i_23_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.107 r  H0H1/y_out_2_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.107    H0H1/y_out_2_OBUF[19]_inst_i_16_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     8.242 f  H0H1/y_out_2_OBUF[19]_inst_i_9/O[0]
                         net (fo=3, routed)           2.463    10.705    H1/y_out_10[12]
    SLICE_X2Y190         LUT3 (Prop_lut3_I1_O)        0.168    10.873 r  H1/y_out_2_OBUF[15]_inst_i_10/O
                         net (fo=4, routed)           0.892    11.765    H1H2/y_out_2_OBUF[15]_inst_i_1_3
    SLICE_X0Y190         LUT6 (Prop_lut6_I2_O)        0.172    11.937 r  H1H2/y_out_2_OBUF[15]_inst_i_3/O
                         net (fo=2, routed)           0.679    12.616    H1H2/y_out_2_OBUF[15]_inst_i_3_n_0
    SLICE_X1Y190         LUT6 (Prop_lut6_I0_O)        0.053    12.669 r  H1H2/y_out_2_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.669    H1H2/y_out_2_OBUF[15]_inst_i_7_n_0
    SLICE_X1Y190         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    12.904 r  H1H2/y_out_2_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.904    H1H2/y_out_2_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y191         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.962 r  H1H2/y_out_2_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.962    H1/CO[0]
    SLICE_X1Y192         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.020 r  H1/y_out_2_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.020    H1/y_out_2_OBUF[23]_inst_i_1_n_0
    SLICE_X1Y193         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    13.159 r  H1/y_out_2_OBUF[27]_inst_i_1/O[0]
                         net (fo=1, routed)           1.743    14.902    y_out_2_OBUF[24]
    C12                  OBUF (Prop_obuf_I_O)         2.584    17.486 r  y_out_2_OBUF[24]_inst/O
                         net (fo=0)                   0.000    17.486    y_out_2[24]
    C12                                                               r  y_out_2[24] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 H1/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[39]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.776ns  (logic 1.926ns (69.378%)  route 0.850ns (30.622%))
  Logic Levels:           13  (CARRY4=11 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        0.679     1.677    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.107     1.784 r  H1/accumulator_pipeline_reg[33]/P[23]
                         net (fo=5, routed)           0.305     2.090    H1/accumulator_pipeline_reg[33]_0[0]
    SLICE_X2Y185         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.078     2.168 r  H1/y_out_2_OBUF[7]_inst_i_16/O[0]
                         net (fo=3, routed)           0.149     2.317    H0H1H2/y_out_2_OBUF[3]_inst_i_1_0[0]
    SLICE_X1Y187         LUT3 (Prop_lut3_I1_O)        0.066     2.383 r  H0H1H2/y_out_2_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.383    H0H1H2/y_out_2_OBUF[3]_inst_i_8_n_0
    SLICE_X1Y187         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     2.497 r  H0H1H2/y_out_2_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.497    H1H2/CO[0]
    SLICE_X1Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.522 r  H1H2/y_out_2_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.522    H1H2/y_out_2_OBUF[7]_inst_i_1_n_0
    SLICE_X1Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.547 r  H1H2/y_out_2_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.547    H1H2/y_out_2_OBUF[11]_inst_i_1_n_0
    SLICE_X1Y190         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.572 r  H1H2/y_out_2_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.572    H1H2/y_out_2_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y191         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.597 r  H1H2/y_out_2_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.597    H1/CO[0]
    SLICE_X1Y192         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.622 r  H1/y_out_2_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.622    H1/y_out_2_OBUF[23]_inst_i_1_n_0
    SLICE_X1Y193         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.647 r  H1/y_out_2_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.647    H1/y_out_2_OBUF[27]_inst_i_1_n_0
    SLICE_X1Y194         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.672 r  H1/y_out_2_OBUF[31]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.672    H1/y_out_2_OBUF[31]_inst_i_1_n_0
    SLICE_X1Y195         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.697 r  H1/y_out_2_OBUF[35]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.697    H1/y_out_2_OBUF[35]_inst_i_1_n_0
    SLICE_X1Y196         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.066     2.763 r  H1/y_out_2_OBUF[39]_inst_i_1/O[3]
                         net (fo=1, routed)           0.396     3.158    y_out_2_OBUF[39]
    G14                  OBUF (Prop_obuf_I_O)         1.295     4.454 r  y_out_2_OBUF[39]_inst/O
                         net (fo=0)                   0.000     4.454    y_out_2[39]
    G14                                                               r  y_out_2[39] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.790ns  (logic 1.944ns (69.667%)  route 0.846ns (30.333%))
  Logic Levels:           13  (CARRY4=11 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        0.679     1.677    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.107     1.784 r  H1/accumulator_pipeline_reg[33]/P[23]
                         net (fo=5, routed)           0.305     2.090    H1/accumulator_pipeline_reg[33]_0[0]
    SLICE_X2Y185         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.078     2.168 r  H1/y_out_2_OBUF[7]_inst_i_16/O[0]
                         net (fo=3, routed)           0.149     2.317    H0H1H2/y_out_2_OBUF[3]_inst_i_1_0[0]
    SLICE_X1Y187         LUT3 (Prop_lut3_I1_O)        0.066     2.383 r  H0H1H2/y_out_2_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.383    H0H1H2/y_out_2_OBUF[3]_inst_i_8_n_0
    SLICE_X1Y187         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     2.497 r  H0H1H2/y_out_2_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.497    H1H2/CO[0]
    SLICE_X1Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.522 r  H1H2/y_out_2_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.522    H1H2/y_out_2_OBUF[7]_inst_i_1_n_0
    SLICE_X1Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.547 r  H1H2/y_out_2_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.547    H1H2/y_out_2_OBUF[11]_inst_i_1_n_0
    SLICE_X1Y190         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.572 r  H1H2/y_out_2_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.572    H1H2/y_out_2_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y191         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.597 r  H1H2/y_out_2_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.597    H1/CO[0]
    SLICE_X1Y192         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.622 r  H1/y_out_2_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.622    H1/y_out_2_OBUF[23]_inst_i_1_n_0
    SLICE_X1Y193         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.647 r  H1/y_out_2_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.647    H1/y_out_2_OBUF[27]_inst_i_1_n_0
    SLICE_X1Y194         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.672 r  H1/y_out_2_OBUF[31]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.672    H1/y_out_2_OBUF[31]_inst_i_1_n_0
    SLICE_X1Y195         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.697 r  H1/y_out_2_OBUF[35]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.697    H1/y_out_2_OBUF[35]_inst_i_1_n_0
    SLICE_X1Y196         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     2.750 r  H1/y_out_2_OBUF[39]_inst_i_1/O[2]
                         net (fo=1, routed)           0.392     3.142    y_out_2_OBUF[38]
    H12                  OBUF (Prop_obuf_I_O)         1.326     4.468 r  y_out_2_OBUF[38]_inst/O
                         net (fo=0)                   0.000     4.468    y_out_2[38]
    H12                                                               r  y_out_2[38] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.825ns  (logic 1.791ns (63.387%)  route 1.034ns (36.613%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        0.679     1.677    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.107     1.784 r  H1/accumulator_pipeline_reg[33]/P[23]
                         net (fo=5, routed)           0.305     2.090    H1/accumulator_pipeline_reg[33]_0[0]
    SLICE_X2Y185         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.078     2.168 r  H1/y_out_2_OBUF[7]_inst_i_16/O[0]
                         net (fo=3, routed)           0.149     2.317    H0H1H2/y_out_2_OBUF[3]_inst_i_1_0[0]
    SLICE_X1Y187         LUT3 (Prop_lut3_I1_O)        0.066     2.383 r  H0H1H2/y_out_2_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.383    H0H1H2/y_out_2_OBUF[3]_inst_i_8_n_0
    SLICE_X1Y187         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     2.497 r  H0H1H2/y_out_2_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.497    H1H2/CO[0]
    SLICE_X1Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.522 r  H1H2/y_out_2_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.522    H1H2/y_out_2_OBUF[7]_inst_i_1_n_0
    SLICE_X1Y189         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     2.575 r  H1H2/y_out_2_OBUF[11]_inst_i_1/O[2]
                         net (fo=1, routed)           0.580     3.155    y_out_2_OBUF[10]
    B12                  OBUF (Prop_obuf_I_O)         1.348     4.503 r  y_out_2_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.503    y_out_2[10]
    B12                                                               r  y_out_2[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.843ns  (logic 1.731ns (60.897%)  route 1.112ns (39.103%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        0.679     1.677    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.107     1.784 r  H1/accumulator_pipeline_reg[33]/P[23]
                         net (fo=5, routed)           0.305     2.090    H1/accumulator_pipeline_reg[33]_0[0]
    SLICE_X2Y185         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.078     2.168 r  H1/y_out_2_OBUF[7]_inst_i_16/O[0]
                         net (fo=3, routed)           0.149     2.317    H0H1H2/y_out_2_OBUF[3]_inst_i_1_0[0]
    SLICE_X1Y187         LUT3 (Prop_lut3_I1_O)        0.066     2.383 r  H0H1H2/y_out_2_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.383    H0H1H2/y_out_2_OBUF[3]_inst_i_8_n_0
    SLICE_X1Y187         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.117     2.500 r  H0H1H2/y_out_2_OBUF[3]_inst_i_1/O[2]
                         net (fo=1, routed)           0.657     3.157    y_out_2_OBUF[2]
    A13                  OBUF (Prop_obuf_I_O)         1.363     4.520 r  y_out_2_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.520    y_out_2[2]
    A13                                                               r  y_out_2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.846ns  (logic 1.897ns (66.644%)  route 0.949ns (33.356%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        0.679     1.677    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.107     1.784 r  H1/accumulator_pipeline_reg[33]/P[23]
                         net (fo=5, routed)           0.305     2.090    H1/accumulator_pipeline_reg[33]_0[0]
    SLICE_X2Y185         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.078     2.168 r  H1/y_out_2_OBUF[7]_inst_i_16/O[0]
                         net (fo=3, routed)           0.149     2.317    H0H1H2/y_out_2_OBUF[3]_inst_i_1_0[0]
    SLICE_X1Y187         LUT3 (Prop_lut3_I1_O)        0.066     2.383 r  H0H1H2/y_out_2_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.383    H0H1H2/y_out_2_OBUF[3]_inst_i_8_n_0
    SLICE_X1Y187         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     2.497 r  H0H1H2/y_out_2_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.497    H1H2/CO[0]
    SLICE_X1Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.522 r  H1H2/y_out_2_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.522    H1H2/y_out_2_OBUF[7]_inst_i_1_n_0
    SLICE_X1Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.547 r  H1H2/y_out_2_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.547    H1H2/y_out_2_OBUF[11]_inst_i_1_n_0
    SLICE_X1Y190         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.572 r  H1H2/y_out_2_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.572    H1H2/y_out_2_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y191         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.597 r  H1H2/y_out_2_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.597    H1/CO[0]
    SLICE_X1Y192         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.622 r  H1/y_out_2_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.622    H1/y_out_2_OBUF[23]_inst_i_1_n_0
    SLICE_X1Y193         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.647 r  H1/y_out_2_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.647    H1/y_out_2_OBUF[27]_inst_i_1_n_0
    SLICE_X1Y194         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.688 r  H1/y_out_2_OBUF[31]_inst_i_1/O[0]
                         net (fo=1, routed)           0.495     3.183    y_out_2_OBUF[28]
    G11                  OBUF (Prop_obuf_I_O)         1.341     4.523 r  y_out_2_OBUF[28]_inst/O
                         net (fo=0)                   0.000     4.523    y_out_2[28]
    G11                                                               r  y_out_2[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.849ns  (logic 1.976ns (69.383%)  route 0.872ns (30.617%))
  Logic Levels:           13  (CARRY4=11 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        0.679     1.677    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.107     1.784 r  H1/accumulator_pipeline_reg[33]/P[23]
                         net (fo=5, routed)           0.305     2.090    H1/accumulator_pipeline_reg[33]_0[0]
    SLICE_X2Y185         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.078     2.168 r  H1/y_out_2_OBUF[7]_inst_i_16/O[0]
                         net (fo=3, routed)           0.149     2.317    H0H1H2/y_out_2_OBUF[3]_inst_i_1_0[0]
    SLICE_X1Y187         LUT3 (Prop_lut3_I1_O)        0.066     2.383 r  H0H1H2/y_out_2_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.383    H0H1H2/y_out_2_OBUF[3]_inst_i_8_n_0
    SLICE_X1Y187         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     2.497 r  H0H1H2/y_out_2_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.497    H1H2/CO[0]
    SLICE_X1Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.522 r  H1H2/y_out_2_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.522    H1H2/y_out_2_OBUF[7]_inst_i_1_n_0
    SLICE_X1Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.547 r  H1H2/y_out_2_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.547    H1H2/y_out_2_OBUF[11]_inst_i_1_n_0
    SLICE_X1Y190         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.572 r  H1H2/y_out_2_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.572    H1H2/y_out_2_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y191         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.597 r  H1H2/y_out_2_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.597    H1/CO[0]
    SLICE_X1Y192         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.622 r  H1/y_out_2_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.622    H1/y_out_2_OBUF[23]_inst_i_1_n_0
    SLICE_X1Y193         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.647 r  H1/y_out_2_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.647    H1/y_out_2_OBUF[27]_inst_i_1_n_0
    SLICE_X1Y194         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.672 r  H1/y_out_2_OBUF[31]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.672    H1/y_out_2_OBUF[31]_inst_i_1_n_0
    SLICE_X1Y195         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.697 r  H1/y_out_2_OBUF[35]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.697    H1/y_out_2_OBUF[35]_inst_i_1_n_0
    SLICE_X1Y196         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.738 r  H1/y_out_2_OBUF[39]_inst_i_1/O[0]
                         net (fo=1, routed)           0.418     3.155    y_out_2_OBUF[36]
    F9                   OBUF (Prop_obuf_I_O)         1.370     4.526 r  y_out_2_OBUF[36]_inst/O
                         net (fo=0)                   0.000     4.526    y_out_2[36]
    F9                                                                r  y_out_2[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.856ns  (logic 1.933ns (67.667%)  route 0.923ns (32.333%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        0.679     1.677    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.107     1.784 r  H1/accumulator_pipeline_reg[33]/P[23]
                         net (fo=5, routed)           0.305     2.090    H1/accumulator_pipeline_reg[33]_0[0]
    SLICE_X2Y185         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.078     2.168 r  H1/y_out_2_OBUF[7]_inst_i_16/O[0]
                         net (fo=3, routed)           0.149     2.317    H0H1H2/y_out_2_OBUF[3]_inst_i_1_0[0]
    SLICE_X1Y187         LUT3 (Prop_lut3_I1_O)        0.066     2.383 r  H0H1H2/y_out_2_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.383    H0H1H2/y_out_2_OBUF[3]_inst_i_8_n_0
    SLICE_X1Y187         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     2.497 r  H0H1H2/y_out_2_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.497    H1H2/CO[0]
    SLICE_X1Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.522 r  H1H2/y_out_2_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.522    H1H2/y_out_2_OBUF[7]_inst_i_1_n_0
    SLICE_X1Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.547 r  H1H2/y_out_2_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.547    H1H2/y_out_2_OBUF[11]_inst_i_1_n_0
    SLICE_X1Y190         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.572 r  H1H2/y_out_2_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.572    H1H2/y_out_2_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y191         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.597 r  H1H2/y_out_2_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.597    H1/CO[0]
    SLICE_X1Y192         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.622 r  H1/y_out_2_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.622    H1/y_out_2_OBUF[23]_inst_i_1_n_0
    SLICE_X1Y193         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.647 r  H1/y_out_2_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.647    H1/y_out_2_OBUF[27]_inst_i_1_n_0
    SLICE_X1Y194         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     2.700 r  H1/y_out_2_OBUF[31]_inst_i_1/O[2]
                         net (fo=1, routed)           0.469     3.169    y_out_2_OBUF[30]
    C9                   OBUF (Prop_obuf_I_O)         1.365     4.533 r  y_out_2_OBUF[30]_inst/O
                         net (fo=0)                   0.000     4.533    y_out_2[30]
    C9                                                                r  y_out_2[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.863ns  (logic 1.847ns (64.502%)  route 1.016ns (35.498%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        0.679     1.677    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.107     1.784 r  H1/accumulator_pipeline_reg[33]/P[23]
                         net (fo=5, routed)           0.305     2.090    H1/accumulator_pipeline_reg[33]_0[0]
    SLICE_X2Y185         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.078     2.168 r  H1/y_out_2_OBUF[7]_inst_i_16/O[0]
                         net (fo=3, routed)           0.149     2.317    H0H1H2/y_out_2_OBUF[3]_inst_i_1_0[0]
    SLICE_X1Y187         LUT3 (Prop_lut3_I1_O)        0.066     2.383 r  H0H1H2/y_out_2_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.383    H0H1H2/y_out_2_OBUF[3]_inst_i_8_n_0
    SLICE_X1Y187         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     2.497 r  H0H1H2/y_out_2_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.497    H1H2/CO[0]
    SLICE_X1Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.522 r  H1H2/y_out_2_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.522    H1H2/y_out_2_OBUF[7]_inst_i_1_n_0
    SLICE_X1Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.547 r  H1H2/y_out_2_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.547    H1H2/y_out_2_OBUF[11]_inst_i_1_n_0
    SLICE_X1Y190         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.572 r  H1H2/y_out_2_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.572    H1H2/y_out_2_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y191         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.597 r  H1H2/y_out_2_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.597    H1/CO[0]
    SLICE_X1Y192         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     2.650 r  H1/y_out_2_OBUF[23]_inst_i_1/O[2]
                         net (fo=1, routed)           0.562     3.212    y_out_2_OBUF[22]
    E11                  OBUF (Prop_obuf_I_O)         1.329     4.541 r  y_out_2_OBUF[22]_inst/O
                         net (fo=0)                   0.000     4.541    y_out_2[22]
    E11                                                               r  y_out_2[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.868ns  (logic 1.792ns (62.482%)  route 1.076ns (37.518%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        0.679     1.677    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.107     1.784 r  H1/accumulator_pipeline_reg[33]/P[23]
                         net (fo=5, routed)           0.305     2.090    H1/accumulator_pipeline_reg[33]_0[0]
    SLICE_X2Y185         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.078     2.168 r  H1/y_out_2_OBUF[7]_inst_i_16/O[0]
                         net (fo=3, routed)           0.149     2.317    H0H1H2/y_out_2_OBUF[3]_inst_i_1_0[0]
    SLICE_X1Y187         LUT3 (Prop_lut3_I1_O)        0.066     2.383 r  H0H1H2/y_out_2_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.383    H0H1H2/y_out_2_OBUF[3]_inst_i_8_n_0
    SLICE_X1Y187         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     2.497 r  H0H1H2/y_out_2_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.497    H1H2/CO[0]
    SLICE_X1Y188         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     2.550 r  H1H2/y_out_2_OBUF[7]_inst_i_1/O[2]
                         net (fo=1, routed)           0.621     3.171    y_out_2_OBUF[6]
    B10                  OBUF (Prop_obuf_I_O)         1.374     4.545 r  y_out_2_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.545    y_out_2[6]
    B10                                                               r  y_out_2[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/accumulator_pipeline_reg[33]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.868ns  (logic 1.953ns (68.110%)  route 0.915ns (31.890%))
  Logic Levels:           12  (CARRY4=10 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        0.679     1.677    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_pipeline_reg[33]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.107     1.784 r  H1/accumulator_pipeline_reg[33]/P[23]
                         net (fo=5, routed)           0.305     2.090    H1/accumulator_pipeline_reg[33]_0[0]
    SLICE_X2Y185         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.078     2.168 r  H1/y_out_2_OBUF[7]_inst_i_16/O[0]
                         net (fo=3, routed)           0.149     2.317    H0H1H2/y_out_2_OBUF[3]_inst_i_1_0[0]
    SLICE_X1Y187         LUT3 (Prop_lut3_I1_O)        0.066     2.383 r  H0H1H2/y_out_2_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.383    H0H1H2/y_out_2_OBUF[3]_inst_i_8_n_0
    SLICE_X1Y187         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     2.497 r  H0H1H2/y_out_2_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.497    H1H2/CO[0]
    SLICE_X1Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.522 r  H1H2/y_out_2_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.522    H1H2/y_out_2_OBUF[7]_inst_i_1_n_0
    SLICE_X1Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.547 r  H1H2/y_out_2_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.547    H1H2/y_out_2_OBUF[11]_inst_i_1_n_0
    SLICE_X1Y190         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.572 r  H1H2/y_out_2_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.572    H1H2/y_out_2_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y191         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.597 r  H1H2/y_out_2_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.597    H1/CO[0]
    SLICE_X1Y192         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.622 r  H1/y_out_2_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.622    H1/y_out_2_OBUF[23]_inst_i_1_n_0
    SLICE_X1Y193         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.647 r  H1/y_out_2_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.647    H1/y_out_2_OBUF[27]_inst_i_1_n_0
    SLICE_X1Y194         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.672 r  H1/y_out_2_OBUF[31]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.672    H1/y_out_2_OBUF[31]_inst_i_1_n_0
    SLICE_X1Y195         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.713 r  H1/y_out_2_OBUF[35]_inst_i_1/O[0]
                         net (fo=1, routed)           0.460     3.173    y_out_2_OBUF[32]
    A9                   OBUF (Prop_obuf_I_O)         1.372     4.545 r  y_out_2_OBUF[32]_inst/O
                         net (fo=0)                   0.000     4.545    y_out_2[32]
    A9                                                                r  y_out_2[32] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          6770 Endpoints
Min Delay          6770 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H2/accumulator_pipeline_reg[2]/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.226ns  (logic 0.790ns (2.612%)  route 29.437ns (97.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N16                  IBUF (Prop_ibuf_I_O)         0.790     0.790 r  rst_IBUF_inst/O
                         net (fo=6572, routed)       29.437    30.226    H2/rst_IBUF
    DSP48_X2Y12          DSP48E1                                      r  H2/accumulator_pipeline_reg[2]/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.525     4.447    H2/clk_IBUF_BUFG
    DSP48_X2Y12          DSP48E1                                      r  H2/accumulator_pipeline_reg[2]/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H2/accumulator_pipeline_reg[0]/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.222ns  (logic 0.790ns (2.613%)  route 29.432ns (97.387%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N16                  IBUF (Prop_ibuf_I_O)         0.790     0.790 r  rst_IBUF_inst/O
                         net (fo=6572, routed)       29.432    30.222    H2/rst_IBUF
    DSP48_X2Y10          DSP48E1                                      r  H2/accumulator_pipeline_reg[0]/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.520     4.442    H2/clk_IBUF_BUFG
    DSP48_X2Y10          DSP48E1                                      r  H2/accumulator_pipeline_reg[0]/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H2/accumulator_pipeline_reg[1]/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        29.998ns  (logic 0.790ns (2.632%)  route 29.209ns (97.368%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N16                  IBUF (Prop_ibuf_I_O)         0.790     0.790 r  rst_IBUF_inst/O
                         net (fo=6572, routed)       29.209    29.998    H2/rst_IBUF
    DSP48_X2Y11          DSP48E1                                      r  H2/accumulator_pipeline_reg[1]/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.522     4.444    H2/clk_IBUF_BUFG
    DSP48_X2Y11          DSP48E1                                      r  H2/accumulator_pipeline_reg[1]/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H2/accumulator_pipeline_reg[3]/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        29.925ns  (logic 0.790ns (2.639%)  route 29.135ns (97.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N16                  IBUF (Prop_ibuf_I_O)         0.790     0.790 r  rst_IBUF_inst/O
                         net (fo=6572, routed)       29.135    29.925    H2/rst_IBUF
    DSP48_X2Y13          DSP48E1                                      r  H2/accumulator_pipeline_reg[3]/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.527     4.449    H2/clk_IBUF_BUFG
    DSP48_X2Y13          DSP48E1                                      r  H2/accumulator_pipeline_reg[3]/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H2/delay_pipeline_reg[0][10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        29.909ns  (logic 0.790ns (2.640%)  route 29.119ns (97.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N16                  IBUF (Prop_ibuf_I_O)         0.790     0.790 f  rst_IBUF_inst/O
                         net (fo=6572, routed)       29.119    29.909    H2/rst_IBUF
    SLICE_X39Y30         FDCE                                         f  H2/delay_pipeline_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.455     4.377    H2/clk_IBUF_BUFG
    SLICE_X39Y30         FDCE                                         r  H2/delay_pipeline_reg[0][10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H2/delay_pipeline_reg[0][5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        29.909ns  (logic 0.790ns (2.640%)  route 29.119ns (97.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N16                  IBUF (Prop_ibuf_I_O)         0.790     0.790 f  rst_IBUF_inst/O
                         net (fo=6572, routed)       29.119    29.909    H2/rst_IBUF
    SLICE_X39Y30         FDCE                                         f  H2/delay_pipeline_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.455     4.377    H2/clk_IBUF_BUFG
    SLICE_X39Y30         FDCE                                         r  H2/delay_pipeline_reg[0][5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H2/delay_pipeline_reg[0][8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        29.909ns  (logic 0.790ns (2.640%)  route 29.119ns (97.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N16                  IBUF (Prop_ibuf_I_O)         0.790     0.790 f  rst_IBUF_inst/O
                         net (fo=6572, routed)       29.119    29.909    H2/rst_IBUF
    SLICE_X38Y30         FDCE                                         f  H2/delay_pipeline_reg[0][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.455     4.377    H2/clk_IBUF_BUFG
    SLICE_X38Y30         FDCE                                         r  H2/delay_pipeline_reg[0][8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H2/delay_pipeline_reg[1][10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        29.909ns  (logic 0.790ns (2.640%)  route 29.119ns (97.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N16                  IBUF (Prop_ibuf_I_O)         0.790     0.790 f  rst_IBUF_inst/O
                         net (fo=6572, routed)       29.119    29.909    H2/rst_IBUF
    SLICE_X38Y30         FDCE                                         f  H2/delay_pipeline_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.455     4.377    H2/clk_IBUF_BUFG
    SLICE_X38Y30         FDCE                                         r  H2/delay_pipeline_reg[1][10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H2/delay_pipeline_reg[1][5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        29.909ns  (logic 0.790ns (2.640%)  route 29.119ns (97.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N16                  IBUF (Prop_ibuf_I_O)         0.790     0.790 f  rst_IBUF_inst/O
                         net (fo=6572, routed)       29.119    29.909    H2/rst_IBUF
    SLICE_X38Y30         FDCE                                         f  H2/delay_pipeline_reg[1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.455     4.377    H2/clk_IBUF_BUFG
    SLICE_X38Y30         FDCE                                         r  H2/delay_pipeline_reg[1][5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H2/delay_pipeline_reg[1][8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        29.909ns  (logic 0.790ns (2.640%)  route 29.119ns (97.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N16                  IBUF (Prop_ibuf_I_O)         0.790     0.790 f  rst_IBUF_inst/O
                         net (fo=6572, routed)       29.119    29.909    H2/rst_IBUF
    SLICE_X38Y30         FDCE                                         f  H2/delay_pipeline_reg[1][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.455     4.377    H2/clk_IBUF_BUFG
    SLICE_X38Y30         FDCE                                         r  H2/delay_pipeline_reg[1][8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 H0H1H2/accumulator_pipeline_reg[16]/ACOUT[0]
                            (internal pin)
  Destination:            H0H1H2/accumulator_pipeline_reg[17]/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y60          DSP48E1                      0.000     0.000 r  H0H1H2/accumulator_pipeline_reg[16]/ACOUT[0]
                         net (fo=1, routed)           0.000     0.000    H0H1H2/accumulator_pipeline_reg_n_53_[16]
    DSP48_X2Y61          DSP48E1                                      r  H0H1H2/accumulator_pipeline_reg[17]/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.626     4.731    H0H1H2/clk_IBUF_BUFG
    DSP48_X2Y61          DSP48E1                                      r  H0H1H2/accumulator_pipeline_reg[17]/CLK

Slack:                    inf
  Source:                 H0H1H2/accumulator_pipeline_reg[16]/ACOUT[10]
                            (internal pin)
  Destination:            H0H1H2/accumulator_pipeline_reg[17]/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y60          DSP48E1                      0.000     0.000 r  H0H1H2/accumulator_pipeline_reg[16]/ACOUT[10]
                         net (fo=1, routed)           0.000     0.000    H0H1H2/accumulator_pipeline_reg_n_43_[16]
    DSP48_X2Y61          DSP48E1                                      r  H0H1H2/accumulator_pipeline_reg[17]/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.626     4.731    H0H1H2/clk_IBUF_BUFG
    DSP48_X2Y61          DSP48E1                                      r  H0H1H2/accumulator_pipeline_reg[17]/CLK

Slack:                    inf
  Source:                 H0H1H2/accumulator_pipeline_reg[16]/ACOUT[11]
                            (internal pin)
  Destination:            H0H1H2/accumulator_pipeline_reg[17]/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y60          DSP48E1                      0.000     0.000 r  H0H1H2/accumulator_pipeline_reg[16]/ACOUT[11]
                         net (fo=1, routed)           0.000     0.000    H0H1H2/accumulator_pipeline_reg_n_42_[16]
    DSP48_X2Y61          DSP48E1                                      r  H0H1H2/accumulator_pipeline_reg[17]/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.626     4.731    H0H1H2/clk_IBUF_BUFG
    DSP48_X2Y61          DSP48E1                                      r  H0H1H2/accumulator_pipeline_reg[17]/CLK

Slack:                    inf
  Source:                 H0H1H2/accumulator_pipeline_reg[16]/ACOUT[12]
                            (internal pin)
  Destination:            H0H1H2/accumulator_pipeline_reg[17]/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y60          DSP48E1                      0.000     0.000 r  H0H1H2/accumulator_pipeline_reg[16]/ACOUT[12]
                         net (fo=1, routed)           0.000     0.000    H0H1H2/accumulator_pipeline_reg_n_41_[16]
    DSP48_X2Y61          DSP48E1                                      r  H0H1H2/accumulator_pipeline_reg[17]/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.626     4.731    H0H1H2/clk_IBUF_BUFG
    DSP48_X2Y61          DSP48E1                                      r  H0H1H2/accumulator_pipeline_reg[17]/CLK

Slack:                    inf
  Source:                 H0H1H2/accumulator_pipeline_reg[16]/ACOUT[13]
                            (internal pin)
  Destination:            H0H1H2/accumulator_pipeline_reg[17]/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y60          DSP48E1                      0.000     0.000 r  H0H1H2/accumulator_pipeline_reg[16]/ACOUT[13]
                         net (fo=1, routed)           0.000     0.000    H0H1H2/accumulator_pipeline_reg_n_40_[16]
    DSP48_X2Y61          DSP48E1                                      r  H0H1H2/accumulator_pipeline_reg[17]/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.626     4.731    H0H1H2/clk_IBUF_BUFG
    DSP48_X2Y61          DSP48E1                                      r  H0H1H2/accumulator_pipeline_reg[17]/CLK

Slack:                    inf
  Source:                 H0H1H2/accumulator_pipeline_reg[16]/ACOUT[14]
                            (internal pin)
  Destination:            H0H1H2/accumulator_pipeline_reg[17]/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y60          DSP48E1                      0.000     0.000 r  H0H1H2/accumulator_pipeline_reg[16]/ACOUT[14]
                         net (fo=1, routed)           0.000     0.000    H0H1H2/accumulator_pipeline_reg_n_39_[16]
    DSP48_X2Y61          DSP48E1                                      r  H0H1H2/accumulator_pipeline_reg[17]/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.626     4.731    H0H1H2/clk_IBUF_BUFG
    DSP48_X2Y61          DSP48E1                                      r  H0H1H2/accumulator_pipeline_reg[17]/CLK

Slack:                    inf
  Source:                 H0H1H2/accumulator_pipeline_reg[16]/ACOUT[15]
                            (internal pin)
  Destination:            H0H1H2/accumulator_pipeline_reg[17]/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y60          DSP48E1                      0.000     0.000 r  H0H1H2/accumulator_pipeline_reg[16]/ACOUT[15]
                         net (fo=1, routed)           0.000     0.000    H0H1H2/accumulator_pipeline_reg_n_38_[16]
    DSP48_X2Y61          DSP48E1                                      r  H0H1H2/accumulator_pipeline_reg[17]/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.626     4.731    H0H1H2/clk_IBUF_BUFG
    DSP48_X2Y61          DSP48E1                                      r  H0H1H2/accumulator_pipeline_reg[17]/CLK

Slack:                    inf
  Source:                 H0H1H2/accumulator_pipeline_reg[16]/ACOUT[16]
                            (internal pin)
  Destination:            H0H1H2/accumulator_pipeline_reg[17]/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y60          DSP48E1                      0.000     0.000 r  H0H1H2/accumulator_pipeline_reg[16]/ACOUT[16]
                         net (fo=1, routed)           0.000     0.000    H0H1H2/accumulator_pipeline_reg_n_37_[16]
    DSP48_X2Y61          DSP48E1                                      r  H0H1H2/accumulator_pipeline_reg[17]/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.626     4.731    H0H1H2/clk_IBUF_BUFG
    DSP48_X2Y61          DSP48E1                                      r  H0H1H2/accumulator_pipeline_reg[17]/CLK

Slack:                    inf
  Source:                 H0H1H2/accumulator_pipeline_reg[16]/ACOUT[17]
                            (internal pin)
  Destination:            H0H1H2/accumulator_pipeline_reg[17]/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y60          DSP48E1                      0.000     0.000 r  H0H1H2/accumulator_pipeline_reg[16]/ACOUT[17]
                         net (fo=1, routed)           0.000     0.000    H0H1H2/accumulator_pipeline_reg_n_36_[16]
    DSP48_X2Y61          DSP48E1                                      r  H0H1H2/accumulator_pipeline_reg[17]/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.626     4.731    H0H1H2/clk_IBUF_BUFG
    DSP48_X2Y61          DSP48E1                                      r  H0H1H2/accumulator_pipeline_reg[17]/CLK

Slack:                    inf
  Source:                 H0H1H2/accumulator_pipeline_reg[16]/ACOUT[18]
                            (internal pin)
  Destination:            H0H1H2/accumulator_pipeline_reg[17]/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y60          DSP48E1                      0.000     0.000 r  H0H1H2/accumulator_pipeline_reg[16]/ACOUT[18]
                         net (fo=1, routed)           0.000     0.000    H0H1H2/accumulator_pipeline_reg_n_35_[16]
    DSP48_X2Y61          DSP48E1                                      r  H0H1H2/accumulator_pipeline_reg[17]/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=6572, routed)        1.626     4.731    H0H1H2/clk_IBUF_BUFG
    DSP48_X2Y61          DSP48E1                                      r  H0H1H2/accumulator_pipeline_reg[17]/CLK





