id	area	title	year	x	y	ix
3692284	EDA	low power cross-point memory architecture	2011	-5.869943425166492	13.472689483687468	3692311
3694564	EDA	a novel methodology for temperature-aware placement and routing of fpgas	2007	-6.061247671257379	13.301303348404536	3694591
3697768	EDA	exploiting fdsoi towards minimum energy point operation in processors and machine learning accelerators	2018	-5.370239579271012	13.916323647130652	3697795
3698055	EDA	error detection and correction of single event upset (seu) tolerant latch	2012	-5.5743787969185306	13.266580244699426	3698082
3698421	EDA	multiple si layer ics: motivation, performance analysis, and design implications	2000	-5.624633796056289	13.701209244450894	3698448
3700286	Arch	modeling of retention time for high-speed embedded dynamic random access memories	2014	-6.048665229513153	13.917960221870516	3700313
3700940	EDA	improved power modeling of ddr sdrams	2011	-5.861311726668858	13.94471409092309	3700967
3704625	EDA	low power tri-state register files design for modern out-of-order processors	2011	-5.928414444873318	13.921816696034037	3704652
3706480	EDA	x-sram: enabling in-memory boolean computations in cmos static random access memories	2018	-5.848996574551609	13.675087375422185	3706507
3707756	EDA	saving power in the control path of embedded processors	1994	-5.992767164615348	13.984776477178276	3707783
3709094	EDA	yield and energy tradeoffs of an nvlatch design using radial sampling	2017	-5.6807061302438795	13.686072603165275	3709121
3709597	EDA	low design overhead timing error correction scheme for elastic clock methodology	2017	-5.507175111025346	13.517929436864822	3709624
3710386	HCI	variability and statistical design	2008	-5.67087788417374	13.271517563547432	3710413
3710399	Arch	near-threshold circuit variability in 14nm finfets for ultra-low power applications	2016	-6.119444972441555	13.583066670194553	3710426
3710838	Arch	neutron-induced strike: study of multiple node charge collection in 14nm finfets	2017	-6.199995426805617	13.687084232991472	3710865
3712753	EDA	process-variation and temperature aware soc test scheduling using particle swarm optimization	2011	-5.495681905817026	13.282530262870633	3712780
3716541	EDA	the impact of soft errors on memristor-based memory	2017	-5.563181955071468	13.499241825239945	3716568
3719194	EDA	reconfigurable stateful nor gate for large-scale logic-array integrations	2011	-5.880152573945883	13.365897395055985	3719221
3719520	EDA	a process variation tolerant self-compensating sense amplifier design	2009	-6.074549286484336	13.355881118139624	3719547
3720299	EDA	exploit common source-line to construct energy efficient domain wall memory based caches	2015	-6.129358304579195	14.152343706908484	3720326
3720465	Embedded	evaluation of the system-level ser performance of gigabit ethernet transceiver devices	2018	-5.384220146842757	13.770035622578485	3720492
3724692	Embedded	analysis of the effects of single event upsets (seus) on user memory in fpga implemented viterbi decoders	2018	-5.307351767309742	13.534675601380556	3724719
3724962	EDA	early detection and prediction of hkmg sram htol performance by wlr pbti tests	2016	-6.0262233662902185	13.566674933691184	3724989
3725216	EDA	a dynamic self-adaptive correction method for error resilient application	2013	-5.95245013570623	13.589338032280017	3725243
3726428	EDA	impact of positive bias temperature instability (pbti) on 3t1d-dram cells	2011	-5.964410904102848	13.831169884927553	3726455
3726561	EDA	programmable leakage test and binning for tsvs with self-timed timing control	2013	-6.256403074194477	13.406656670826615	3726588
3727764	EDA	leakage current variability in nanometer technologies	2005	-5.900434697389286	13.207387847576475	3727791
3727978	EDA	an fpga with power-gated switch blocks	2012	-6.258376975335281	13.396476787042506	3728005
3728393	Arch	a 45 nm resilient microprocessor core for dynamic variation tolerance	2011	-5.822719747651968	14.010603112823386	3728420
3729471	EDA	a pseudo-dynamic comparator for error detection in fault tolerant architectures	2012	-5.708576683241646	13.410730890472527	3729498
3730535	EDA	energy barrier model of sram for improved energy and error rates	2014	-5.588153441839867	13.637537452671944	3730562
3730653	EDA	adaptive techniques for leakage power management in l2 cache peripheral circuits	2008	-6.256719430420393	13.475090106687713	3730680
3731673	Vision	design of 65 nm sub-threshold sram using the bitline leakage prediction scheme and the non-trimmed sense amplifier	2012	-5.9130569426137685	13.502247917619224	3731700
3735141	EDA	design and implementation of the configuration circuit for fdp fpga	2008	-5.620044660942402	13.9009558480646	3735168
3736519	EDA	effect of charge sharing on seu sensitive area of 40-nm 6t sram cells	2014	-6.226987025904074	13.727596757012208	3736546
3736743	EDA	pvt variability analysis of finfet and cmos xor circuits at 16nm	2016	-6.198077071541557	13.384423363503027	3736770
3737119	EDA	ageing simulation of analogue circuits and systems using adaptive transient evaluation	2015	-5.485572841596494	13.232539734959536	3737146
3738148	EDA	design methodologies for low-power 3-d ics with advanced tier partitioning	2017	-5.5767947539953	13.751003366418136	3738175
3741806	EDA	an fpga architecture and cad flow supporting dynamically controlled power gating	2016	-5.776229846306993	13.435242519494095	3741833
3742552	HPC	design and analysis of crossbar architecture based on complementary resistive switching non-volatile memory cells	2014	-5.9626803941115485	13.998646253396275	3742579
3743906	Arch	single event induced double node upset tolerant latch	2010	-6.05697201563533	13.582882284889738	3743933
3744887	Arch	independent front-end and back-end dynamic voltage scaling for a gals microarchitecture	2006	-5.630465573173735	13.969223098623342	3744914
3745663	Arch	clock network design for ultra-low power applications	2010	-6.081333254073138	13.429993625934939	3745690
3747187	EDA	reconfigurable double gate carbon nanotube field effect transistor based nanoelectronic architecture	2009	-5.596754581466652	13.607808046403253	3747214
3747861	Arch	on microarchitectural mechanisms for cache wearout reduction	2017	-5.778439497267734	14.031586940799285	3747888
3748122	EDA	combined impact of nbti aging and process variations on noise margins of flip-flops	2014	-5.8935951666790425	13.412429654916187	3748149
3749825	EDA	timing error tolerance in pipeline based core designs	2014	-5.475777747413135	13.305471754764914	3749852
3750325	EDA	design trade-offs in ultra-low-power digital nanoscale cmos	2011	-6.246683718772532	13.480923393088062	3750352
3752371	Arch	impact of variability on clock skew in h-tree clock networks	2007	-6.146444181680231	13.22462344869681	3752398
3753273	ML	strategies to enhance the 3t1d-dram cell variability robustness beyond 22 nm	2014	-5.8807925046525655	13.278980250086224	3753300
3754453	Arch	variation tolerant afpga architecture	2011	-6.107041289655642	13.468857372590039	3754480
3755265	EDA	a novel test scheme for nand flash memory based on built-in oscillator ring	2013	-5.434462941677573	13.20712287478766	3755292
3755391	EDA	design for burn-in test: a technique for burn-in thermal stability under die-to-die parameter variations	2009	-5.857062285336982	13.46950980817907	3755418
3755544	EDA	estimating data bus size for custom processors in embedded systems	2005	-6.206441735878619	13.204923555178766	3755571
3756333	EDA	investigation of process impact on soft error susceptibility of nanometric srams using a compact critical charge model	2008	-6.168747311587468	13.424327205019354	3756360
3756580	EDA	variation-tolerant spin-torque transfer (stt) mram array for yield enhancement	2008	-5.809303658340802	13.651717563462908	3756607
3756818	EDA	interconnect lifetime prediction under dynamic stress for reliability-aware design	2004	-5.62744665236733	13.540091705872465	3756845
3757264	EDA	lifetime reliability enhancement of microprocessors: mitigating the impact of negative bias temperature instability	2015	-5.383072369260933	13.735061289925644	3757291
3757729	Arch	investigation of single-event upsets in dynamic logic based flip-flops	2015	-5.825359607880634	13.734411397312256	3757756
3757843	Embedded	thermal analysis of advanced 3d stacked systems	2011	-5.702497148446788	13.396988681886908	3757870
3758097	EDA	an automated design methodology for stress avoidance in analog & mixed signal designs	2010	-6.10766184840763	13.250225035279536	3758124
3759926	EDA	transistor-interconnect mobile system-on-chip co-design method for holistic battery energy minimization	2015	-6.005046791572091	13.566220143549685	3759953
3760868	EDA	detailed-placement-enabled dynamic power optimization of multitier gate-level monolithic 3-d ics	2018	-5.839849108560963	13.455216820921853	3760895
3762071	EDA	reliability-aware delay faults evaluation of cmos flip-flops	2014	-5.983976978466858	13.291940190390859	3762098
3766933	EDA	a novel methodology for speeding up ic performance in 32nm finfet	2012	-5.940753052792692	13.464729668449733	3766960
3767494	EDA	impact of device aging on early mode failures in pulsed latches	2018	-5.90540745041458	13.596877655510507	3767521
3767941	EDA	new configuration memory cells for fpga in nano-scaled cmos technology	2011	-6.226566830951791	13.884555004059166	3767968
3768165	Arch	tangle: route-oriented dynamic voltage minimization for variation-afflicted, energy-efficient on-chip networks	2014	-5.6094994900084725	13.563087346822961	3768192
3768746	EDA	soft error tolerant latch design with low cost for nanoelectronic systems	2012	-6.022963670160902	13.948550274940848	3768773
3771869	EDA	bimos transistor and its applications in esd protection in advanced cmos technology	2012	-5.298205457383241	13.288055321943624	3771896
3772644	EDA	characterization of soft errors caused by single event upsets in cmos processes	2004	-5.353291706680133	13.397125495092757	3772671
3773036	Arch	energy optimization of subthreshold-voltage sensor network processors	2005	-5.444748188398731	13.953672178633704	3773063
3773831	EDA	runtime nbti mitigation for processor lifespan extension via selective node control	2016	-5.823892813084062	13.677037358330464	3773858
3776346	EDA	analysis of instruction-level vulnerability to dynamic voltage and temperature variations	2012	-5.5872152471716365	13.611347646543805	3776373
3777535	EDA	cross-layer optimized placement and routing for fpga soft error mitigation	2011	-5.437470324868237	13.345337001680928	3777562
3782939	Arch	design and optimization of power gating for dvfs applications	2012	-5.857962411339731	13.874445915378475	3782966
3784824	EDA	a software controlled voltage tuning system using multi-purpose ring oscillators	2015	-5.815073938402108	13.633325973170695	3784851
3785089	EDA	post-placement temperature reduction techniques	2010	-5.945987954731775	13.42079240947944	3785116
3789575	EDA	driving fully-adiabatic logic circuits using custom high-q mems resonators	2004	-6.145772429788037	13.673250097696302	3789602
3791363	EDA	a study on impact of leakage current on dynamic power	2007	-6.193713591089549	13.231891100038796	3791390
3793470	Mobile	an lsi for vdd-hopping and mpeg4 system based on the chip	2001	-5.560506029179442	13.654208780174534	3793497
3794152	HPC	8t sram cell as a multi-bit dot product engine for beyond von-neumann computing	2018	-6.107707697997501	13.839864457358205	3794179
3796222	EDA	loadsa: a yield-driven top-down design method for stt-ram array	2013	-5.767151251669155	13.643435226748016	3796249
3798487	EDA	capturing the phantom of the power grid - on the runtime adaptive techniques for noise reduction	2012	-5.62863718879963	13.275604173715944	3798514
3804701	EDA	dynatune: circuit-level optimization for timing speculation considering dynamic path behavior	2009	-5.832845117907834	13.670556965965753	3804728
3807748	HCI	low-overhead single-event upset hardened latch using programmable resistance cells	2010	-6.187297319906295	13.662810612167798	3807775
3808590	Arch	a low-power hybrid reconfigurable architecture for resistive random-access memories	2016	-5.857651090652902	14.044640181092992	3808617
3810179	EDA	process variations-aware resistive associative processor design	2016	-5.548435705853655	13.501301427924604	3810206
3813697	Arch	spare block cache (sprblk): fault resilience and reliability at low voltages	2017	-5.328071610754699	13.961947531434117	3813724
3816228	Arch	using multiple-input nems for parallel a/d conversion and image processing	2015	-5.385309509206338	13.501793078174346	3816255
3822214	EDA	a prototype fpga for subthreshold-optimized cmos (abstract only)	2011	-5.541857282267282	13.863221018448732	3822241
3822429	EDA	characterization and modeling of run-time techniques for leakage power reduction	2004	-6.027985613138026	13.537369901457401	3822456
3823237	EDA	design exploration of hybrid cmos and memristor circuit by new modified nodal analysis	2012	-6.171146929118103	13.450811799826887	3823264
3824302	Arch	cmos reliability: from discrete device degradation to circuit aging	2013	-5.39095472431312	13.306863214110534	3824329
3826308	EDA	monitoring sram bti degradation by current-based tracking technique	2016	-5.514330417863983	13.501011712911822	3826335
3826989	EDA	embedded memories: progress and a look into the future	2011	-5.374455214299827	13.888240946758584	3827016
3829309	EDA	energy-efficient risc design with on-demand circuit-level timing speculation	2012	-6.209782620397668	13.885742880293346	3829336
3832960	Arch	improving the reliability of on-chip data caches under process variations	2007	-5.600779735696344	14.021689165575035	3832987
3833263	Arch	macho: a failure model-oriented adaptive cache architecture to enable near-threshold voltage scaling	2013	-5.351886200706447	13.681062316784278	3833290
3833631	EDA	the impact of beol lithography effects on the sram cell performance and yield	2009	-6.22438377440113	13.348002206187587	3833658
3834291	EDA	analyzing the effects of peripheral circuit aging of embedded sram architectures	2017	-5.627631936924398	13.71148733781235	3834318
3835319	EDA	ersut: a self-healing architecture for mitigating pvt variations without pipeline flushing	2016	-6.097266417990228	13.803085050250768	3835346
3836501	EDA	nbti aware ig-finfet based sram design using adaptable trip-point sensing technique	2014	-5.9380517141112	13.661945064363445	3836528
3836893	EDA	analyzing and minimizing effects of temperature variation and nbti on active leakage power of power-gated circuits	2010	-6.129674087786036	13.656975349010894	3836920
3839500	HPC	a 1.2 v 20 nm 307 gb/s hbm dram with at-speed wafer-level io test scheme and adaptive refresh considering temperature distribution	2016	-5.865004879239815	13.836822783777526	3839527
3841237	EDA	stress-balance flip-flops for nbti tolerant circuit based on fine-grain redundancy	2011	-5.696023795505696	13.458842939384295	3841264
3841402	Arch	exploring high bandwidth pipelined cache architecture for scaled technology	2003	-5.921920536828942	13.967717881511145	3841429
3842605	EDA	investigating the effects of inverted temperature dependence (itd) on clock distribution networks	2012	-5.866723224022821	13.310819575364551	3842632
3844430	EDA	novel vertical channel double gate structures for high density and low power flash memory applications	2008	-5.705544951418178	13.726339446891682	3844457
3845329	EDA	asymmetric aging of clock networks in power efficient designs	2014	-6.0279729378410725	13.339584209791381	3845356
3849732	Arch	predictive synchronization for dvfs-enabled multi-processor systems	2014	-5.439575618311078	13.733270645157079	3849759
3850369	Arch	crosstalk avoidance coding for reliable data transmission of network on chips	2013	-5.626669397930967	13.400216588406394	3850396
3852231	Metrics	dynamic voltage & frequency scaling with online slack measurement	2014	-5.8326657817467495	13.753722515935351	3852258
3853330	EDA	three-dimensional chips can be cool: thermal study of vesfet-based 3-d chips	2015	-5.673631554567381	13.66527652798897	3853357
3853335	EDA	evaluation technique for soft-error rate in terrestrial environment utilizing low-energy neutron irradiation	2016	-5.8480816059671685	13.697392499557855	3853362
3853742	EDA	a 4.0 ghz 291mb voltage-scalable sram design in 32nm high-κ metal-gate cmos with integrated power management	2009	-6.176644336597514	14.05574481121426	3853769
3854450	Arch	3d-him: a 3d high-density interleaved memory for bipolar rram design	2011	-6.1246537188547325	14.103357733474448	3854477
3856759	EDA	temperature-to-power mapping	2010	-5.5940155116425645	13.35602324926773	3856786
3856795	Arch	minimal disturbed bits in writing resistive crossbar memories	2018	-6.086379279169663	13.288313764910253	3856822
3857423	Arch	evaluation of tunnel fet-based flip-flop designs for low power, high performance applications	2013	-5.391250705216894	13.869726741402536	3857450
3859346	EDA	workload dependent reliability timing analysis flow	2017	-5.4212370700769705	13.238812656293113	3859373
3862589	EDA	a novel peak power supply noise measurement and adaptation system for integrated circuits	2016	-6.007785740898907	13.56525574690898	3862616
3863294	EDA	performance analysis of 3d-ic for multi-core processors in sub-65nm cmos technologies	2010	-5.367342189446519	13.69379256174813	3863321
3865148	EDA	bit error rate analysis for flip-flop and latch based interconnect pipelining	2006	-6.135997500184304	13.22738848772678	3865175
3867402	Arch	a process compensated gain cell embedded-dram for ultra-low-power variation-aware design	2016	-6.035527129055411	14.011397750150874	3867429
3867582	EDA	analyzing soft errors in leakage optimized sram design	2003	-6.054394705561802	13.696396960879389	3867609
3867667	EDA	static noise margin based yield modelling of 6t sram for area and minimum operating voltage improvement using recovery techniques	2016	-5.905951538264259	13.582482051553415	3867694
3868408	EDA	validation of and delay variation in total ionizing dose hardened standard cell libraries	2011	-5.976423289633037	13.373810261525064	3868435
3870585	EDA	post-fabrication measurement-driven oxide breakdown reliability prediction and management	2009	-6.027068704683759	13.207282443623786	3870612
3871403	EDA	standby leakage reduction in nanoscale cmos vlsi circuits	2010	-5.867868345341166	13.801722457363024	3871430
3872152	EDA	distributed asynchronous controllers for clock management in low power systems	2014	-6.0436962897863475	13.340697862072268	3872179
3874872	EDA	analysis of the soft error susceptibility and failure rate in logic circuits	2011	-5.523258311858917	13.41534508458817	3874899
3875788	EDA	threshold voltage and power-supply tolerance of cmos logic design families	2000	-5.83361185635823	13.267175853259769	3875815
3876126	Embedded	supply voltage emulation platform for dvfs voltage drop compensation explorations	2011	-5.33220140823412	13.904319785514168	3876153
3878016	EDA	probabilistic analysis and design of metallic-carbon-nanotube-tolerant digital logic circuits	2009	-5.712481990580383	13.30264866760958	3878043
3878490	EDA	design and comparison of high-reliable radiation-hardened flip-flops under smic 40nm process	2016	-5.961000545149084	13.71951678867541	3878517
3879315	EDA	alternative standard cell placement strategies for single-event multiple-transient mitigation	2014	-5.7129899632029195	13.263031933532595	3879342
3882605	EDA	compact modeling of memristive imp gates for reliable stateful logic design	2014	-6.225075396126687	13.808092332391212	3882632
3882606	EDA	power dissipation, variations and nanoscale cmos design: test challenges and self-calibration/self-repair solutions	2007	-5.611541914993607	13.412720322953515	3882633
3883388	Arch	z-tcam: an sram-based architecture for tcam	2015	-6.164653791572938	13.820721740158774	3883415
3885546	EDA	case study: alleviating hotspots and improving chip reliability via carbon nanotube thermal interface	2011	-6.030476714269308	13.41485287595715	3885573
3887101	HPC	small-sized leakage-controlled gated sense amplifier for 0.5-v multi-gigabit dram arrays	2012	-5.363093588220226	13.22291858886822	3887128
3887318	Arch	a new self-reference sensing scheme for tlc mram	2015	-6.205076461102487	13.644920774932102	3887345
3887682	EDA	reliable cache design with detection of gate oxide breakdown using bist	2009	-5.809132288742565	13.698654441741335	3887709
3888793	EDA	dynamic nbti management using a 45 nm multi-degradation sensor	2010	-6.068367298250982	13.776165634244943	3888820
3889084	Embedded	low cost scheme for on-line clock skew compensation	2005	-5.972752062271855	13.4291594447951	3889111
3893765	EDA	adaptive circuits for the 0.5-v nanoscale cmos era	2009	-6.211850673663123	13.652230311827696	3893792
3895271	EDA	a closed-loop design to enhance weight stability of memristor based neural network chips	2017	-6.105722445323278	13.95304288045665	3895298
3897004	EDA	power and variability improvement of an asynchronous router using stacking and dual-vth approaches	2013	-6.176419105540501	13.47350090666443	3897031
3900186	EDA	low-power and low-variability programmable delay element and its application to post-silicon skew tuning	2015	-6.201358233391414	13.385856287242513	3900213
3900697	Arch	thermal management in 3d homogeneous noc systems using optimized placement of liquid microchannels	2017	-5.571457594062848	13.476466685527669	3900724
3901338	EDA	power islands: a high-level technique for counteracting leakage in deep sub-micron	2006	-6.259378111082275	13.70033848141813	3901365
3901447	EDA	how much cost reduction justifies the adoption of monolithic 3d ics at 7nm node?	2016	-5.64283584495059	13.27895328697479	3901474
3903911	EDA	a retention-aware test power model for embedded sram	2005	-5.823852182963524	13.318477925474689	3903938
3904142	EDA	evaluating bist architectures for low power	1998	-5.446665629894095	13.272096534462795	3904169
3904796	Crypto	m-ivc: applying multiple input vectors to co-optimize aging and leakage	2012	-5.792359267636996	13.42306215311388	3904823
3904891	EDA	wave-pipelined intra-chip signaling for on-fpga communications	2010	-5.9125314396542645	13.804372420879975	3904918
3905411	EDA	towards automotive grade embedded rram	2018	-5.320910514955246	13.846829458088207	3905438
3907129	Arch	heterogeneous graphene-cmos ternary content addressable memory	2014	-5.888738663009164	14.082493256540301	3907156
3908240	EDA	clock gating architectures for fpga power reduction	2009	-6.07501656988546	13.799749986004958	3908267
3909315	EDA	test consideration for nanometer-scale cmos circuits	2006	-5.4631843185394455	13.387282301334617	3909342
3909669	EDA	greybox design methodology: a program driven hardware co-optimization with ultra-dynamic clock management	2017	-6.014403427891126	13.596093327110644	3909696
3910780	Embedded	embedded mram macro for eflash replacement	2018	-5.778877797195804	14.077482527547051	3910807
3911208	EDA	high throughput asynchronous noc design under high process variation	2015	-6.036100107298084	13.650142598806026	3911235
3912405	EDA	reviews and future prospects of low-voltage embedded rams	2004	-5.73845462699346	13.832074580870044	3912432
3915567	Arch	combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads	2002	-6.114555879127072	14.002482570780186	3915594
3916683	EDA	efficient power management strategy of fpgas using a novel placement technique	2006	-5.98823591727496	13.482921424107804	3916710
3923143	EDA	dg-finfet-based sram configurations for increased seu immunity	2012	-6.112841170185193	13.765623137536284	3923170
3923959	EDA	exploratory study on circuit and architecture design of very high density diode-switch phase change memories	2009	-5.397368435278551	13.822648938125596	3923986
3924470	EDA	hierarchical modeling of phase change memory for reliable design	2012	-5.661968843886088	13.285553777033195	3924497
3926050	EDA	23.5 a 4gb lpddr2 stt-mram with compact 9f2 1t1mtj cell and hierarchical bitline architecture	2017	-5.896474152991552	14.086796083427062	3926077
3926705	EDA	ultralow-power operation in subthreshold regimes applying clockless logic	2010	-5.463418736805448	13.529710303894241	3926732
3929438	Arch	asymmetric-frequency clustering: a power-aware back-end for high-performance processors	2002	-5.601785407711189	13.917804099431876	3929465
3931240	EDA	reliability-aware cross-point resistive memory design	2014	-5.842472186367528	13.983902570198044	3931267
3932825	EDA	hot carrier aging of nano-scale devices: characterization method, statistical variation, and their impact on use voltage	2017	-5.9567459326331615	13.320305441056329	3932852
3934255	EDA	leakage mitigation for low power microcontroller design in 40nm for internet-of-things (iot)	2016	-6.21777693618205	14.035332491544168	3934282
3934905	EDA	low power soft error tolerant macro synchronous micro asynchronous (msma) pipeline	2014	-6.052294204933562	13.521951253048144	3934932
3935587	EDA	an analytical model for soft error critical charge of nanometric srams	2009	-6.156760501753807	13.464865668787182	3935614
3941897	Arch	memristor panic — a survey of different device models in crossbar architectures	2015	-5.7737784241664185	13.797010919079002	3941924
3943299	EDA	a low-power and high-density associative memory in 28 nm cmos technology	2017	-5.507539281105732	13.862102053888831	3943326
3945613	EDA	a 42.5µw/mhz ultra-low power 32-bit microcontroller — spark	2013	-5.602099295720037	14.001868387111976	3945640
3946340	EDA	dynamic power consumption in virtex[tm]-ii fpga family	2002	-5.643876075699956	13.26082653605081	3946367
3948350	EDA	wave-pipelined signaling for on-fpga communication	2008	-5.747036353461523	13.891975541331362	3948377
3948491	EDA	congestion and track usage improvement of large fpgas using metro-on-fpga methodology	2011	-5.835204055008153	13.904362535105445	3948518
3954088	EDA	a demo of fpga aggressive voltage downscaling: power and reliability tradeoffs	2018	-5.334334839426965	13.994366515912446	3954115
3956312	EDA	nv-tcam: alternative designs with nvm devices	2018	-5.8659613111731135	13.981914084951526	3956339
3957928	Arch	ample: an adaptive multi-performance processor for low-energy embedded applications	2008	-5.581144288053794	13.986530462593414	3957955
3958872	EDA	transient response exploration of sram cell metastable states caused by ionizing radiation with 3d mixed mode simulation	2014	-6.0074377797619976	13.37602644032774	3958899
3959696	EDA	bit-slice logic interleaving for spatial multi-bit soft-error tolerance	2010	-5.350314542552692	13.352694842236847	3959723
3960344	EDA	impact of voltage scaling on glitch power consumption	2000	-5.5223606463575265	13.361515658929827	3960371
3960477	Arch	enhancing phase change memory lifetime through fine-grained current regulation and voltage upscaling	2011	-5.983490231705175	14.001248917042375	3960504
3963633	Arch	4t-decay sensors: a new class of small, fast, robust, and low-power, temperature/leakage sensors	2004	-5.995919636883341	13.77698220108763	3963660
3964446	EDA	statistical generic and chip-specific skew assignment for improving timing yield of fpgas	2007	-6.133590429071597	13.25529957336112	3964473
3965048	Arch	energy efficient reconfigurable computing with adaptive voltage and logic scaling	2014	-5.8750630506478325	14.127335141891109	3965075
3965193	EDA	lh-cam: logic-based higher performance binary cam architecture on fpga	2017	-6.250557158225473	13.841332181322635	3965220
3968625	EDA	low energy digital circuit design using sub-threshold operation	2005	-6.0145868220053496	13.705771421242805	3968652
3968948	EDA	multi-context non-volatile content addressable memory using magnetic tunnel junctions	2016	-6.06444439238799	13.923336894872213	3968975
3969546	EDA	a reconfiguration speed adjustment technique for orgas with a holographic memory	2006	-5.325847204536749	13.781661335270286	3969573
3972796	EDA	testing, diagnosis and repair methods for nbti-induced sram faults	2014	-5.45484347488536	13.407251582846866	3972823
3973429	Arch	system-level optimization and benchmarking for inas nanowire based gate-all-around tunneling fets	2013	-6.0280758621599535	13.733583607576733	3973456
3973923	EDA	design trade-offs in ultra-low-power cmos and stscl digital systems	2011	-6.241048020035815	13.475679827500818	3973950
3974065	EDA	yield and power improvement method by post-silicon delay tuning and technology mapping	2016	-6.255756284634094	13.20881673716435	3974092
3977094	EDA	design of 3d nanomagnetic logic circuits: a full-adder case study	2014	-5.773789984519849	13.503689628596575	3977121
3977848	EDA	near-threshold sram design with dynamic write-assist circuitry	2016	-5.874940015552741	13.859148797265506	3977875
3982263	EDA	delay and energy efficient coding techniques for capacitive interconnects	2007	-5.955461568933978	13.78990430750031	3982290
3984913	EDA	embedded dram development: technology, physical design, and application issues	2001	-6.099651717829982	13.92011797843912	3984940
3987241	Arch	modeling and power evaluation of on-chip router components in spintronics	2012	-6.227093271476378	13.875455713367591	3987268
3990984	EDA	clock and power gating with timing closure	2003	-5.987139295446074	13.236518234705413	3991011
3992466	EDA	analysis and design of soft-error hardened latches	2005	-5.771714382748997	13.436028779368698	3992493
3992905	EDA	exploiting algorithmic noise tolerance for scalable on-chip voltage regulation	2019	-5.680398922640403	13.999903073318677	3992932
3992928	EDA	architecture and design of a high performance sram for soc design	2002	-6.0489289994132	13.712290499385636	3992955
3993085	EDA	device and circuit interaction analysis of stochastic behaviors in cross-point rram arrays	2017	-6.087933838881978	13.735402799757491	3993112
3994004	EDA	on the impact of gate oxide degradation on sram dynamic and static write-ability	2011	-5.911525737278818	13.908595683839259	3994031
3995645	EDA	process-tolerant low-power adaptive pipeline under scaled-vdd	2007	-6.045289067080656	13.737787581512887	3995672
3996255	EDA	a power-aware placement and routing algorithm targeting 3d fpgas	2008	-6.262897532880603	13.2322685113506	3996282
3997686	EDA	analytical modeling of process variability in subthreshold regime for ultra low power applications	2018	-6.216141311786692	13.311138448824954	3997713
4000389	EDA	voltage adaptation under temperature variation	2018	-5.779710601393262	13.555858637763743	4000416
4000562	EDA	an affordable experimental technique for sram write margin characterization for nanometer cmos technologies	2016	-6.091816409868276	13.586266994239844	4000589
4001538	Arch	clock planning for multi-voltage and multi-mode designs	2011	-6.064034028805535	13.490656843106404	4001565
4002898	EDA	a temperature-aware placement and routing algorithm targeting 3d fpgas	2008	-6.226380264646012	13.27408775867558	4002925
4003218	Arch	energy optimality and variability in subthreshold design	2006	-5.4443591799123885	13.469078387844277	4003245
4004695	Arch	vail: variation-aware issue logic and performance binning for processor yield and profit improvement	2010	-5.555037449013119	13.939797499888785	4004722
4006684	Arch	statistical analysis of 6t sram data retention voltage under process variation	2011	-6.120695512624638	13.74705393363549	4006711
4007487	EDA	compact fault recovering flip-flop with adjusting clock timing triggered by error detection	2007	-6.1040591649474205	13.721429332009306	4007514
4009872	EDA	topology-related effects of gated-vdd and gated-vss techniques on full-adder leakage and delay at 65nm and 45 nm	2008	-6.076768363075727	13.457264177270973	4009899
4010609	EDA	on the scaling of temperature-dependent effects	2007	-6.0043832969466475	13.50557941526749	4010636
4010653	EDA	cam/tcam — nml: (ternary) content addressable memory implemented with nanomagnetic logic	2017	-5.795533281416447	13.553950059811404	4010680
4010724	EDA	nano-cmos thermal sensor design optimization for efficient temperature measurement	2014	-6.137534868323656	13.767196481708254	4010751
4011173	EDA	low power aging-aware on-chip memory structure design by duty cycle balancing	2016	-5.699432417942708	14.077121470724403	4011200
4011220	EDA	reliability in super- and near-threshold computing: a unified model of rtn, bti, and pv	2018	-6.050746611397788	13.624386093249203	4011247
4013677	EDA	a novel vertical semi-floating gate transistor for high-density ultrafast memory	2017	-5.771620357616253	13.512686257554119	4013704
4014181	EDA	workload-aware static aging monitoring of timing-critical flip-flops	2017	-5.372611679549833	13.69154302572084	4014208
4015096	Arch	energy-efficient issue queue design	2003	-6.04455315899292	13.742964558073016	4015123
4017555	EDA	impact of schmitt trigger inverters on process variability robustness of 1-bit full adders	2017	-6.249302522094238	13.544884441121743	4017582
4018305	EDA	stretching the limit of microarchitectural level leakage control with adaptive light-weight vth hopping	2010	-5.83436790201087	14.026585400549973	4018332
4018401	EDA	on leakage currents: sources and reduction for transistors, gates, memories and digital systems	2008	-5.694365503866483	13.511030352467985	4018428
4020090	Arch	dynamic vt sram: a leakage tolerant cache memory for low voltage microprocessors	2002	-5.4942765805118805	13.931344583659454	4020117
4021489	EDA	variation-tolerant dynamic power management at the system-level	2009	-5.830019321601827	13.7297212619675	4021516
4026212	EDA	robust low-power reconfigurable computing with a variation-aware preferential design approach	2014	-5.390267506410247	13.751763780515688	4026239
4026356	EDA	analysis of sram and edram cache memories under spatial temperature variations	2010	-6.081498935512059	13.902438813147617	4026383
4029521	EDA	modeling and minimization of pmos nbti effect for robust nanometer design	2006	-6.1480555807615485	13.324140995976258	4029548
4030797	HCI	low-voltage embedded-ram technology: present and future	2001	-6.034010741299852	13.761135558676994	4030824
4031795	HPC	robust signaling techniques for through silicon via bundles	2011	-5.509639310338017	13.7159333073392	4031822
4031826	EDA	analysis of noise margins due to device parameter variations in sub-100nm cmos technology	2007	-6.0342159982709465	13.266146361804635	4031853
4042822	EDA	tunnel field-effect transistors as energy-efficient electronic switches	2011	-6.05066373973143	13.898419267087624	4042849
4044885	Arch	ac tddb extensive study for an enlargement of its impact and benefit on circuit lifetime assessment	2018	-5.896946008521023	13.23767854785151	4044912
4045079	EDA	ace: a robust variability and aging sensor for high-k/metal gate soc	2013	-5.552900197264251	13.262402792351887	4045106
4046082	Arch	analysis of adaptive clocking technique for resonant supply voltage noise mitigation	2015	-6.110700036196898	14.04738528368325	4046109
4046115	EDA	tuning vth hopping for aggressive runtime leakage control	2010	-6.0202743327542905	13.88183194721946	4046142
4047675	EDA	dvs for on-chip bus designs based on timing error correction	2005	-6.1445801573668675	13.771068757791527	4047702
4047812	EDA	process variation mitigation via post silicon clock tuning	2009	-5.958772274375153	13.268385886945115	4047839
4050022	EDA	on the use of magnetic rams in field-programmable gate arrays	2008	-6.099372016880526	13.929278815006732	4050049
4050896	EDA	hybrid nems-cmos integrated circuits: a novel strategy for energy-efficient designs	2009	-6.217499928957701	13.962227740988913	4050923
4055096	EDA	technique for controlling power-mode transition noise in distributed sleep transistor network	2010	-6.237727798415783	13.36109052271004	4055123
4055422	EDA	low-voltage limitations and challenges of memory-rich nano-scale cmos lsis	2007	-5.883379986237722	13.642437243058223	4055449
4055530	Arch	trading off cache capacity for reliability to enable low voltage operation	2008	-5.456689300093434	14.034725402807643	4055557
4057375	EDA	low power aging-aware register file design by duty cycle balancing	2012	-5.620086879150858	14.023566631978705	4057402
4059230	EDA	abat-fs: towards adjustable bandwidth and temperature via frequency scaling in scalable memory systems	2016	-5.461942404381625	14.029637113715006	4059257
4059338	EDA	post-fabrication calibration of near-threshold circuits for energy efficiency	2017	-6.114532335399567	13.864622530849346	4059365
4059380	EDA	design and performance evaluation of radiation hardened latches for nanoscale cmos	2011	-6.1184946886083855	13.75040874971972	4059407
4061351	EDA	overscaling-friendly timing speculation architectures	2010	-5.4387575706304165	13.70719344014833	4061378
4063548	EDA	equalized interconnects for on-chip networks: modeling and optimization framework	2007	-5.949944172888006	13.359727786175569	4063575
4063806	Arch	ternary volatile random access memory based on heterogeneous graphene-cmos fabric	2012	-5.637141556526362	14.014882625297087	4063833
4064321	Arch	a 3us wake-up time nonvolatile processor based on ferroelectric flip-flops	2012	-6.210555352261531	14.088842477251164	4064348
4064712	EDA	encountering gate oxide breakdown with shadow transistors to increase reliability	2008	-5.570211856739043	13.311712868712386	4064739
4068150	EDA	a cortex-m3 based mcv featuring avs with 34nw static power, 15.3pj/inst. active energy, and 16% power variation across process and temperature	2018	-5.624126198018159	13.93622280298192	4068177
4070896	EDA	imprecise datapath design: an overclocking approach	2015	-6.23564435103233	13.264141586321651	4070923
4072863	EDA	dual rail static cmos architecture for wave pipelining	1996	-5.805060078536964	13.363945162940222	4072890
4073078	Arch	a practical low-power memristor-based analog neural branch predictor	2013	-5.549077717183009	13.655560055548749	4073105
4073157	EDA	enabling efficient system design using vertical nanowire transistor current mode logic	2017	-6.0184201889397055	13.730586462209216	4073184
4073486	Arch	on analyzing and mitigating sram ber due to random thermal noise	2013	-6.222768553783803	13.907867974104185	4073513
4076153	EDA	impact of nbti on sram read stability and design for reliability	2006	-6.113958271220811	13.594468256579015	4076180
4076332	EDA	practical considerations of clock-powered logic	2000	-5.865602342392599	13.636022729489087	4076359
4077459	EDA	an on-chip double-bit error-correcting code for three-dimensional dynamic random-access memory	1988	-5.559010119470514	13.503544865164844	4077486
4079724	EDA	wear-out stress monitor utilising temperature and voltage sensitive ring oscillators	2018	-5.796868083929912	13.401417531026766	4079751
4079977	EDA	block-based sram architecture and thermal-aware memory mappings for three-dimensional channel decoding systems	2015	-6.0118519514744495	14.009751682995994	4080004
4079999	EDA	process variation tolerant 9t sram bitcell design	2012	-6.2197413912129615	13.9476386806793	4080026
4080297	EDA	coarse-grained bubble razor to exploit the potential of two-phase transparent latch designs	2014	-6.191702181764071	13.867881850481641	4080324
4081298	Arch	a power management architecture for fast per-core dvfs in heterogeneous mpsocs	2012	-5.9392060518440175	14.02519279175765	4081325
4086434	EDA	a self-adjusting clock tree architecture to cope with temperature variations	2007	-6.027976440441178	13.514231769617801	4086461
4086454	Arch	mram-on-fdsoi integration: a bit-cell perspective	2018	-5.5928791316024355	13.792545884147911	4086481
4087990	EDA	scheduled voltage scaling for increasing lifetime in the presence of nbti	2009	-5.8086050424168265	13.606141225036021	4088017
4089992	EDA	cost optimum embedded dram design by yield analysis	2003	-6.1556661946878375	13.354013347494247	4090019
4090198	EDA	vossim: a framework for enabling fast voltage overscaling simulation for approximate computing circuits	2018	-5.6848195498411265	13.400997139024742	4090225
4090228	Arch	a design tradeoff study with monolithic 3d integration	2012	-5.379285255555731	13.383294815230023	4090255
4090354	EDA	tunnel fet based refresh-free-dram	2017	-6.2602434165044185	14.090141581829045	4090381
4090485	EDA	on the voltage scaling potential of sonos non-volatile memory transistors	2015	-5.3834786801770855	13.701468007455661	4090512
4092338	EDA	impact of transistor aging effects on sense amplifier reliability in nano-scale cmos	2012	-6.057790841907637	13.488365721537534	4092365
4092766	EDA	tracking bti and hci effects at circuit-level in adaptive systems	2016	-6.009243944569732	13.519554721162514	4092793
4092913	Arch	designing a processor from the ground up to allow voltage/reliability tradeoffs	2010	-5.638945044423668	13.895412619538462	4092940
4095254	EDA	metallic-carbon-nanotube-removal tolerant sram cell with 9 transistors	2017	-5.930865557166655	13.501403876803575	4095281
4099102	EDA	using approximate circuits to counter process imperfections in cnfet based circuits	2018	-5.563765008141911	13.250732561514553	4099129
4100063	EDA	a ring-oscillator-based reliability monitor for isolated measurement of nbti and pbti in high-k/metal gate technology	2015	-6.1391328927033655	13.269020312799487	4100090
4102098	EDA	matic: adaptation and in-situ canaries for energy-efficient neural network acceleration	2017	-6.02304591904428	14.045057128473644	4102125
4102526	Arch	modeling and analyzing nbti in the presence of process variation	2011	-5.852050474837321	13.697486589220912	4102553
