$date
	Tue Apr  8 23:27:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_modulo $end
$var wire 3 ! remainder [2:0] $end
$var wire 1 " input_bit $end
$var reg 1 # catch_in $end
$var reg 1 $ clock $end
$var reg 1 % en $end
$var reg 1 & en2 $end
$var reg 8 ' input_value [7:0] $end
$var reg 1 ( reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
b1111111 '
0&
0%
0$
0#
x"
bx !
$end
#10
1%
#20
1#
#30
1$
#40
0$
#50
0#
#60
1(
#70
0(
#80
0"
1$
#90
0$
#100
1&
#110
b0 !
1"
1$
#120
0$
#130
b1 !
1$
#140
0$
#150
b11 !
1$
#160
0$
#170
b10 !
1$
#180
0$
#190
b0 !
1$
#200
0$
#210
b1 !
1$
#220
0$
#230
b11 !
1$
#240
0$
#250
b10 !
0"
1$
#260
0$
