C:/Efinity/2019.2/bin/efx_pnr --circuit ram_pll --family Trion --device T20F256 --operating_conditions C3 --pack --place --route --vdb_file F:/efinity_prj/2019_2/ram_pll_test-master/ram_pll.vdb --use_vdb_file on --place_file F:/efinity_prj/2019_2/ram_pll_test-master/outflow/ram_pll.place --route_file F:/efinity_prj/2019_2/ram_pll_test-master/outflow/ram_pll.route --sdc_file F:/efinity_prj/2019_2/ram_pll_test-master/top.sdc --sync_file F:/efinity_prj/2019_2/ram_pll_test-master/outflow/ram_pll.interface.csv --work_dir F:/efinity_prj/2019_2/ram_pll_test-master/work_pnr --output_dir F:/efinity_prj/2019_2/ram_pll_test-master/outflow --timing_analysis on --load_delay_matrix