{
    "common/1r2w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/1r2w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "1r2w_generated.blif",
        "max_rss(MiB)": 62.8,
        "exec_time(ms)": 204.6,
        "simulation_time(ms)": 169.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 74,
        "Po": 34,
        "logic element": 38,
        "latch": 32,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 38,
        "Total Node": 103
    },
    "common/1r2w/no_arch": {
        "test_name": "common/1r2w/no_arch",
        "generated_blif": "1r2w_generated.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 578.2,
        "simulation_time(ms)": 524.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 74,
        "Po": 34,
        "logic element": 1693,
        "latch": 544,
        "Longest Path": 12,
        "Average Path": 6,
        "Estimated LUTs": 1693,
        "Total Node": 2239
    },
    "common/1r/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/1r/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "1r_generated.blif",
        "max_rss(MiB)": 20.5,
        "exec_time(ms)": 57.6,
        "simulation_time(ms)": 33.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 25
    },
    "common/1r/no_arch": {
        "test_name": "common/1r/no_arch",
        "generated_blif": "1r_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(unconn) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 5.1,
        "exec_time(ms)": 87.2,
        "simulation_time(ms)": 75.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 8,
        "logic element": 308,
        "latch": 136,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 308,
        "Total Node": 446
    },
    "common/2r1w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r1w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "2r1w_generated.blif",
        "max_rss(MiB)": 63.1,
        "exec_time(ms)": 224.1,
        "simulation_time(ms)": 190.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 41,
        "Po": 65,
        "logic element": 69,
        "latch": 64,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 69,
        "Total Node": 166
    },
    "common/2r1w/no_arch": {
        "test_name": "common/2r1w/no_arch",
        "generated_blif": "2r1w_generated.blif",
        "max_rss(MiB)": 8.9,
        "exec_time(ms)": 598.8,
        "simulation_time(ms)": 542.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 41,
        "Po": 65,
        "logic element": 1756,
        "latch": 576,
        "Longest Path": 12,
        "Average Path": 6,
        "Estimated LUTs": 1756,
        "Total Node": 2334
    },
    "common/2r2w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r2w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "2r2w_generated.blif",
        "max_rss(MiB)": 20.5,
        "exec_time(ms)": 81.5,
        "simulation_time(ms)": 54.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 16,
        "logic element": 20,
        "latch": 16,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 20,
        "Total Node": 45
    },
    "common/2r2w/no_arch": {
        "test_name": "common/2r2w/no_arch",
        "generated_blif": "2r2w_generated.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 156.9,
        "simulation_time(ms)": 139.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 24,
        "Po": 16,
        "logic element": 507,
        "latch": 144,
        "Longest Path": 12,
        "Average Path": 6,
        "Estimated LUTs": 507,
        "Total Node": 653
    },
    "common/2r/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "2r_generated.blif",
        "max_rss(MiB)": 20.5,
        "exec_time(ms)": 75.1,
        "simulation_time(ms)": 49,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 16,
        "logic element": 20,
        "latch": 16,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 20,
        "Total Node": 45
    },
    "common/2r/no_arch": {
        "test_name": "common/2r/no_arch",
        "generated_blif": "2r_generated.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 139.4,
        "simulation_time(ms)": 124.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 8,
        "Po": 16,
        "logic element": 507,
        "latch": 144,
        "Longest Path": 12,
        "Average Path": 6,
        "Estimated LUTs": 507,
        "Total Node": 653
    },
    "common/adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "adder_generated.blif",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 27.8,
        "simulation_time(ms)": 4.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/adder/no_arch": {
        "test_name": "common/adder/no_arch",
        "generated_blif": "adder_generated.blif",
        "max_rss(MiB)": 4.3,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 3.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 5,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/adffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "adffe_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 27.8,
        "simulation_time(ms)": 5.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 13,
        "Total Node": 16
    },
    "common/adffe/no_arch": {
        "test_name": "common/adffe/no_arch",
        "generated_blif": "adffe_generated.blif",
        "max_rss(MiB)": 4.4,
        "exec_time(ms)": 7.6,
        "simulation_time(ms)": 5.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 2,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 13,
        "Total Node": 16
    },
    "common/adff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "adff_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 26.5,
        "simulation_time(ms)": 5.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 11,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 11,
        "Total Node": 14
    },
    "common/adff/no_arch": {
        "test_name": "common/adff/no_arch",
        "generated_blif": "adff_generated.blif",
        "max_rss(MiB)": 4.3,
        "exec_time(ms)": 6.5,
        "simulation_time(ms)": 5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 11,
        "latch": 2,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 11,
        "Total Node": 14
    },
    "common/adlatch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adlatch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "adlatch_generated.blif",
        "max_rss(MiB)": 5.5,
        "exec_time(ms)": 27.3,
        "simulation_time(ms)": 4.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 8,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "common/adlatch/no_arch": {
        "test_name": "common/adlatch/no_arch",
        "generated_blif": "adlatch_generated.blif",
        "max_rss(MiB)": 4.3,
        "exec_time(ms)": 6.5,
        "simulation_time(ms)": 4.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 8,
        "latch": 2,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bitwise_not_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 25.8,
        "simulation_time(ms)": 4.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/bitwise_not/no_arch": {
        "test_name": "common/bitwise_not/no_arch",
        "generated_blif": "bitwise_not_generated.blif",
        "max_rss(MiB)": 4.3,
        "exec_time(ms)": 5.8,
        "simulation_time(ms)": 4.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/bram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/bram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bram_generated.blif",
        "max_rss(MiB)": 20.5,
        "exec_time(ms)": 74.6,
        "simulation_time(ms)": 49.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 26,
        "Po": 8,
        "logic element": 21,
        "latch": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 38
    },
    "common/bram/no_arch": {
        "test_name": "common/bram/no_arch",
        "generated_blif": "bram_generated.blif",
        "max_rss(MiB)": 21.5,
        "exec_time(ms)": 1441.4,
        "simulation_time(ms)": 1178.7,
        "test_coverage(%)": 99.9,
        "Latch Drivers": 2,
        "Pi": 26,
        "Po": 8,
        "logic element": 7468,
        "latch": 2056,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 7468,
        "Total Node": 9526
    },
    "common/dffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dffe_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 25,
        "simulation_time(ms)": 3.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/dffe/no_arch": {
        "test_name": "common/dffe/no_arch",
        "generated_blif": "dffe_generated.blif",
        "max_rss(MiB)": 4.3,
        "exec_time(ms)": 4.9,
        "simulation_time(ms)": 3.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/dffsre/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffsre/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dffsre_generated.blif",
        "max_rss(MiB)": 5.5,
        "exec_time(ms)": 27.2,
        "simulation_time(ms)": 5.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 2,
        "logic element": 10,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 13
    },
    "common/dffsre/no_arch": {
        "test_name": "common/dffsre/no_arch",
        "generated_blif": "dffsre_generated.blif",
        "max_rss(MiB)": 4.3,
        "exec_time(ms)": 6.9,
        "simulation_time(ms)": 5.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 2,
        "logic element": 10,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 13
    },
    "common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dffsr_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 19,
        "simulation_time(ms)": 4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 15
    },
    "common/dffsr/no_arch": {
        "test_name": "common/dffsr/no_arch",
        "generated_blif": "dffsr_generated.blif",
        "max_rss(MiB)": 4.3,
        "exec_time(ms)": 7.2,
        "simulation_time(ms)": 5.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 15
    },
    "common/div_by_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/div_by_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "div_by_const_generated.blif",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 551.3,
        "simulation_time(ms)": 393.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 7,
        "logic element": 1031,
        "Adder": 1055,
        "generic logic size": 4,
        "Longest Path": 1090,
        "Average Path": 9,
        "Estimated LUTs": 1031,
        "Total Node": 2086
    },
    "common/div_by_const/no_arch": {
        "test_name": "common/div_by_const/no_arch",
        "generated_blif": "div_by_const_generated.blif",
        "max_rss(MiB)": 16.9,
        "exec_time(ms)": 1261.9,
        "simulation_time(ms)": 1115.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 7,
        "logic element": 8353,
        "Longest Path": 2240,
        "Average Path": 15,
        "Estimated LUTs": 8353,
        "Total Node": 8353
    },
    "common/div/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/div/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "div_generated.blif",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 31.7,
        "simulation_time(ms)": 9.7,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 7,
        "logic element": 23,
        "Adder": 19,
        "generic logic size": 4,
        "Longest Path": 26,
        "Average Path": 5,
        "Estimated LUTs": 23,
        "Total Node": 42
    },
    "common/div/no_arch": {
        "test_name": "common/div/no_arch",
        "generated_blif": "div_generated.blif",
        "max_rss(MiB)": 4.5,
        "exec_time(ms)": 39.5,
        "simulation_time(ms)": 35.3,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 7,
        "logic element": 149,
        "Longest Path": 56,
        "Average Path": 7,
        "Estimated LUTs": 149,
        "Total Node": 149
    },
    "common/dlatch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dlatch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dlatch_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 22.5,
        "simulation_time(ms)": 2.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/dlatch/no_arch": {
        "test_name": "common/dlatch/no_arch",
        "generated_blif": "dlatch_generated.blif",
        "max_rss(MiB)": 4.3,
        "exec_time(ms)": 4.5,
        "simulation_time(ms)": 2.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/ge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/ge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ge_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 25.3,
        "simulation_time(ms)": 4,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 10,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "common/ge/no_arch": {
        "test_name": "common/ge/no_arch",
        "generated_blif": "ge_generated.blif",
        "max_rss(MiB)": 4.3,
        "exec_time(ms)": 5.8,
        "simulation_time(ms)": 4.1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 10,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "common/gt/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/gt/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "gt_generated.blif",
        "max_rss(MiB)": 5.2,
        "exec_time(ms)": 25.7,
        "simulation_time(ms)": 3.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/gt/no_arch": {
        "test_name": "common/gt/no_arch",
        "generated_blif": "gt_generated.blif",
        "max_rss(MiB)": 4.3,
        "exec_time(ms)": 5.1,
        "simulation_time(ms)": 3.4,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "hierarchy_generated.blif",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 27.1,
        "simulation_time(ms)": 3.2,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 7
    },
    "common/hierarchy/no_arch": {
        "test_name": "common/hierarchy/no_arch",
        "generated_blif": "hierarchy_generated.blif",
        "max_rss(MiB)": 4.3,
        "exec_time(ms)": 4.7,
        "simulation_time(ms)": 3.2,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 3,
        "logic element": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/le/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/le/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "le_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 26.7,
        "simulation_time(ms)": 3.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 10,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "common/le/no_arch": {
        "test_name": "common/le/no_arch",
        "generated_blif": "le_generated.blif",
        "max_rss(MiB)": 4.3,
        "exec_time(ms)": 5.5,
        "simulation_time(ms)": 3.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 10,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "logical_not_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 24.4,
        "simulation_time(ms)": 5,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/logical_not/no_arch": {
        "test_name": "common/logical_not/no_arch",
        "generated_blif": "logical_not_generated.blif",
        "max_rss(MiB)": 4.3,
        "exec_time(ms)": 5.7,
        "simulation_time(ms)": 4.1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/lt/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/lt/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "lt_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 23.3,
        "simulation_time(ms)": 3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/lt/no_arch": {
        "test_name": "common/lt/no_arch",
        "generated_blif": "lt_generated.blif",
        "max_rss(MiB)": 4.3,
        "exec_time(ms)": 4.4,
        "simulation_time(ms)": 3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mem_generated.blif",
        "max_rss(MiB)": 20.5,
        "exec_time(ms)": 75.1,
        "simulation_time(ms)": 47.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 16,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 29
    },
    "common/mem/no_arch": {
        "test_name": "common/mem/no_arch",
        "generated_blif": "mem_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 146.1,
        "simulation_time(ms)": 127.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 16,
        "Po": 8,
        "logic element": 491,
        "latch": 136,
        "Longest Path": 12,
        "Average Path": 6,
        "Estimated LUTs": 491,
        "Total Node": 629
    },
    "common/memrd/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/memrd/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "memrd_generated.blif",
        "max_rss(MiB)": 20.5,
        "exec_time(ms)": 56.5,
        "simulation_time(ms)": 33.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 25
    },
    "common/memrd/no_arch": {
        "test_name": "common/memrd/no_arch",
        "generated_blif": "memrd_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(unconn) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 5.1,
        "exec_time(ms)": 100.1,
        "simulation_time(ms)": 88.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 8,
        "logic element": 308,
        "latch": 136,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 308,
        "Total Node": 446
    },
    "common/mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mod_generated.blif",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 37.4,
        "simulation_time(ms)": 11.3,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 7,
        "logic element": 27,
        "Adder": 19,
        "generic logic size": 4,
        "Longest Path": 27,
        "Average Path": 6,
        "Estimated LUTs": 27,
        "Total Node": 46
    },
    "common/mod/no_arch": {
        "test_name": "common/mod/no_arch",
        "generated_blif": "mod_generated.blif",
        "max_rss(MiB)": 4.5,
        "exec_time(ms)": 37.3,
        "simulation_time(ms)": 33.1,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 7,
        "logic element": 157,
        "Longest Path": 57,
        "Average Path": 7,
        "Estimated LUTs": 157,
        "Total Node": 157
    },
    "common/mult_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mult_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mult_const_generated.blif",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 25.1,
        "simulation_time(ms)": 4.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 5
    },
    "common/mult_const/no_arch": {
        "test_name": "common/mult_const/no_arch",
        "generated_blif": "mult_const_generated.blif",
        "max_rss(MiB)": 4.4,
        "exec_time(ms)": 7.3,
        "simulation_time(ms)": 5.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 15,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 15
    },
    "common/mult/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mult/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mult_generated.blif",
        "max_rss(MiB)": 6.5,
        "exec_time(ms)": 29.5,
        "simulation_time(ms)": 4.7,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 4,
        "logic element": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 5
    },
    "common/mult/no_arch": {
        "test_name": "common/mult/no_arch",
        "generated_blif": "mult_generated.blif",
        "max_rss(MiB)": 4.2,
        "exec_time(ms)": 8.7,
        "simulation_time(ms)": 6.6,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 4,
        "logic element": 23,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 23,
        "Total Node": 23
    },
    "common/mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mux_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 26.5,
        "simulation_time(ms)": 4.1,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 2,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/mux/no_arch": {
        "test_name": "common/mux/no_arch",
        "generated_blif": "mux_generated.blif",
        "max_rss(MiB)": 4.2,
        "exec_time(ms)": 5.9,
        "simulation_time(ms)": 4.1,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 2,
        "logic element": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/nr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/nr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "nr_generated.blif",
        "max_rss(MiB)": 20.5,
        "exec_time(ms)": 88.9,
        "simulation_time(ms)": 61.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 15,
        "Po": 24,
        "logic element": 90,
        "latch": 24,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 90,
        "Total Node": 123
    },
    "common/nr/no_arch": {
        "test_name": "common/nr/no_arch",
        "generated_blif": "nr_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 122.7,
        "simulation_time(ms)": 107.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 15,
        "Po": 24,
        "logic element": 389,
        "latch": 152,
        "Longest Path": 16,
        "Average Path": 5,
        "Estimated LUTs": 389,
        "Total Node": 543
    },
    "common/nrnw/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/nrnw/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "nrnw_generated.blif",
        "max_rss(MiB)": 20.8,
        "exec_time(ms)": 99.2,
        "simulation_time(ms)": 75,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 24,
        "logic element": 134,
        "latch": 24,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 134,
        "Total Node": 167
    },
    "common/nrnw/no_arch": {
        "test_name": "common/nrnw/no_arch",
        "generated_blif": "nrnw_generated.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 175.5,
        "simulation_time(ms)": 156.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 37,
        "Po": 24,
        "logic element": 613,
        "latch": 152,
        "Longest Path": 17,
        "Average Path": 5,
        "Estimated LUTs": 613,
        "Total Node": 767
    },
    "common/pmux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pmux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "pmux_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 94,
        "simulation_time(ms)": 67.5,
        "test_coverage(%)": 100,
        "Pi": 230,
        "Po": 10,
        "logic element": 210,
        "generic logic size": 4,
        "Longest Path": 23,
        "Average Path": 4,
        "Estimated LUTs": 210,
        "Total Node": 210
    },
    "common/pmux/no_arch": {
        "test_name": "common/pmux/no_arch",
        "generated_blif": "pmux_generated.blif",
        "max_rss(MiB)": 5.2,
        "exec_time(ms)": 58.7,
        "simulation_time(ms)": 53.2,
        "test_coverage(%)": 100,
        "Pi": 230,
        "Po": 10,
        "logic element": 210,
        "Longest Path": 23,
        "Average Path": 4,
        "Estimated LUTs": 210,
        "Total Node": 210
    },
    "common/pow_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pow_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "pow_const_generated.blif",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 30.7,
        "simulation_time(ms)": 8.1,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 8,
        "logic element": 8,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "common/pow_const/no_arch": {
        "test_name": "common/pow_const/no_arch",
        "generated_blif": "pow_const_generated.blif",
        "max_rss(MiB)": 4.8,
        "exec_time(ms)": 82.3,
        "simulation_time(ms)": 73.2,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 8,
        "logic element": 348,
        "Longest Path": 41,
        "Average Path": 7,
        "Estimated LUTs": 348,
        "Total Node": 348
    },
    "common/pow/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pow/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "pow_generated.blif",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 40.6,
        "simulation_time(ms)": 14.9,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 8,
        "logic element": 64,
        "Multiplier": 6,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 64,
        "Total Node": 70
    },
    "common/pow/no_arch": {
        "test_name": "common/pow/no_arch",
        "generated_blif": "pow_generated.blif",
        "max_rss(MiB)": 5.1,
        "exec_time(ms)": 130.1,
        "simulation_time(ms)": 117.8,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 8,
        "logic element": 574,
        "Longest Path": 60,
        "Average Path": 6,
        "Estimated LUTs": 574,
        "Total Node": 574
    },
    "common/reduce_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/reduce_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "reduce_and_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 24.9,
        "simulation_time(ms)": 3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/reduce_and/no_arch": {
        "test_name": "common/reduce_and/no_arch",
        "generated_blif": "reduce_and_generated.blif",
        "max_rss(MiB)": 4.3,
        "exec_time(ms)": 5.4,
        "simulation_time(ms)": 3.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 8,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "reduce_bool_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 23.2,
        "simulation_time(ms)": 3.6,
        "test_coverage(%)": 100,
        "Pi": 11,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 4
    },
    "common/reduce_bool/no_arch": {
        "test_name": "common/reduce_bool/no_arch",
        "generated_blif": "reduce_bool_generated.blif",
        "max_rss(MiB)": 4.3,
        "exec_time(ms)": 5.7,
        "simulation_time(ms)": 4.1,
        "test_coverage(%)": 100,
        "Pi": 11,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/register/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/register/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "register_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 24.8,
        "simulation_time(ms)": 4.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 6,
        "logic element": 6,
        "latch": 6,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 13
    },
    "common/register/no_arch": {
        "test_name": "common/register/no_arch",
        "generated_blif": "register_generated.blif",
        "max_rss(MiB)": 4.3,
        "exec_time(ms)": 6.6,
        "simulation_time(ms)": 4.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 6,
        "logic element": 6,
        "latch": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 13
    },
    "common/rom/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/rom/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "rom_generated.blif",
        "max_rss(MiB)": 20.6,
        "exec_time(ms)": 66,
        "simulation_time(ms)": 39.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 33
    },
    "common/rom/no_arch": {
        "test_name": "common/rom/no_arch",
        "generated_blif": "rom_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(unconn) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 5,
        "exec_time(ms)": 95.7,
        "simulation_time(ms)": 84,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 5,
        "Po": 8,
        "logic element": 316,
        "latch": 136,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 316,
        "Total Node": 454
    },
    "common/sdffce/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdffce/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sdffce_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 26.9,
        "simulation_time(ms)": 3.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "common/sdffce/no_arch": {
        "test_name": "common/sdffce/no_arch",
        "generated_blif": "sdffce_generated.blif",
        "max_rss(MiB)": 4.3,
        "exec_time(ms)": 5.5,
        "simulation_time(ms)": 3.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "common/sdffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sdffe_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 26.3,
        "simulation_time(ms)": 4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "common/sdffe/no_arch": {
        "test_name": "common/sdffe/no_arch",
        "generated_blif": "sdffe_generated.blif",
        "max_rss(MiB)": 4.3,
        "exec_time(ms)": 5.8,
        "simulation_time(ms)": 4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "common/sdff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sdff_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 24.6,
        "simulation_time(ms)": 3.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sdff/no_arch": {
        "test_name": "common/sdff/no_arch",
        "generated_blif": "sdff_generated.blif",
        "max_rss(MiB)": 4.3,
        "exec_time(ms)": 5.1,
        "simulation_time(ms)": 3.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sr_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 31.4,
        "simulation_time(ms)": 8.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 3,
        "Pi": 6,
        "Po": 3,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 18
    },
    "common/sr/no_arch": {
        "test_name": "common/sr/no_arch",
        "generated_blif": "sr_generated.blif",
        "max_rss(MiB)": 4.3,
        "exec_time(ms)": 9,
        "simulation_time(ms)": 7,
        "test_coverage(%)": 100,
        "Latch Drivers": 3,
        "Pi": 6,
        "Po": 3,
        "logic element": 12,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 18
    },
    "common/sub/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sub/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sub_generated.blif",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 25.6,
        "simulation_time(ms)": 3.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sub/no_arch": {
        "test_name": "common/sub/no_arch",
        "generated_blif": "sub_generated.blif",
        "max_rss(MiB)": 4.3,
        "exec_time(ms)": 5.3,
        "simulation_time(ms)": 3.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 7,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "common/dff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dff_generated.blif",
        "max_rss(MiB)": 64.1,
        "exec_time(ms)": 179.9,
        "simulation_time(ms)": 9.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/dff/no_arch": {
        "test_name": "common/dff/no_arch",
        "generated_blif": "dff_generated.blif",
        "max_rss(MiB)": 45.9,
        "exec_time(ms)": 26.7,
        "simulation_time(ms)": 10.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
