\doxysubsection{EFM32\+GG\+\_\+\+UART\+\_\+\+Bit\+Fields}
\hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields}{}\label{group___e_f_m32_g_g___u_a_r_t___bit_fields}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2543361fc88a8b049e8267a3c9d4de9e}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6a45f79f16c392317ecce941a41fee7b}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MASK}}~0x7\+DFFFF7\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga945568304ab67fbe392bae9813453307}{UART\+\_\+\+CTRL\+\_\+\+SYNC}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf43f50a6f4a010d13e582bdd8b69fc8b}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SYNC\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacf212a13611c22e3f631bb868fd772a8}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SYNC\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga266a47243299faa641130be2e43dac3f}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SYNC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga69d96e0bbd024fd5cf27ba7f798a871d}{UART\+\_\+\+CTRL\+\_\+\+SYNC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga266a47243299faa641130be2e43dac3f}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SYNC\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga13968a23e6c184742546197d8613fbf4}{UART\+\_\+\+CTRL\+\_\+\+LOOPBK}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3851ad8e310a97bcc1421c771bcc49b1}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+LOOPBK\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga72e0e08a05795eb7ce5d381ab12e1ffe}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+LOOPBK\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2967103a743df74a1969b7e7e57bd3ec}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+LOOPBK\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0125865a4f7af0c384748d5601b820ba}{UART\+\_\+\+CTRL\+\_\+\+LOOPBK\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2967103a743df74a1969b7e7e57bd3ec}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+LOOPBK\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4e8dc3bbaf712090f6e764f2ba442063}{UART\+\_\+\+CTRL\+\_\+\+CCEN}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaea05a51e0b861b88958d2ac88f3f43b}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CCEN\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa9e06bd7e806ea857d63f88286604b6f}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CCEN\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga877bce2480d71470f8e1c584eca5eae1}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CCEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3b1e86d9ff75ed7810cbfc4a914f55b4}{UART\+\_\+\+CTRL\+\_\+\+CCEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga877bce2480d71470f8e1c584eca5eae1}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CCEN\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa224425f65799ea9c4c211786b399a6a}{UART\+\_\+\+CTRL\+\_\+\+MPM}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5f3b09fe27d5b3259c54872f99369941}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MPM\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4504fceb37f96ef9c28cea132cbc4ab7}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MPM\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6c05e9462898a727666d6f4f94b3c3bf}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MPM\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4c71fb331a42e329e894b20d1bee2209}{UART\+\_\+\+CTRL\+\_\+\+MPM\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6c05e9462898a727666d6f4f94b3c3bf}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MPM\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaccb9337f628a9e7aa25386246c3020d4}{UART\+\_\+\+CTRL\+\_\+\+MPAB}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae445b5eaec9bdb3c070ead320f690fa7}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MPAB\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga610c3be4f2d3ee5d358709a31d0f4fd2}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MPAB\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga90089e620624d183b375295055857324}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MPAB\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9cb23c92941189b19bf13c2b44688324}{UART\+\_\+\+CTRL\+\_\+\+MPAB\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga90089e620624d183b375295055857324}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MPAB\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab3723d0428fb3fc7cd1e68b2aaeff346}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa96df497c66ef6bbfc1687a180e324a7}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+MASK}}~0x60\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga42356fb72130d56df3d6975188c595a7}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga43a63b2d61bd7edfddf8897271e1a075}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+X16}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8224052117649adc6fc997adc673263b}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+X8}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaca9ebc24c886292aa744f7ad9c67c6c4}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+X6}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0a83fcca82d66925b84e3e40f9e02df6}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+X4}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga936aea6583e479e1087ad70fe3c51939}{UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga42356fb72130d56df3d6975188c595a7}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4dc1ea96240494e280e7b3e249e875cf}{UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+X16}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga43a63b2d61bd7edfddf8897271e1a075}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+X16}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf94d8f2bbc1768052ea6c4202ba297af}{UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+X8}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8224052117649adc6fc997adc673263b}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+X8}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6ac09b8c90e967e67085f8ede2e55d8d}{UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+X6}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaca9ebc24c886292aa744f7ad9c67c6c4}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+X6}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4a98ec650205b0f77daa1396fd3205ff}{UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+X4}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0a83fcca82d66925b84e3e40f9e02df6}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+X4}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga45770f4f2a1e17ed97dab0499410c70f}{UART\+\_\+\+CTRL\+\_\+\+CLKPOL}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab3538598e53221de49682805ed26b108}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPOL\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1f4efc79ff5102221f1e0dcb89cbd200}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPOL\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6836f9758a0f60278f3ab4b0b681eea0}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPOL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga73c11d4c4af9e280723d51888ce5068b}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPOL\+\_\+\+IDLELOW}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga74d9a4580518e72d20950ac5d9c72ef8}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPOL\+\_\+\+IDLEHIGH}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9edfe51eef42c43ae3fbc9c22540a896}{UART\+\_\+\+CTRL\+\_\+\+CLKPOL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6836f9758a0f60278f3ab4b0b681eea0}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPOL\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga847ba45cd2eb0d62ef13ef030c31ca9d}{UART\+\_\+\+CTRL\+\_\+\+CLKPOL\+\_\+\+IDLELOW}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga73c11d4c4af9e280723d51888ce5068b}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPOL\+\_\+\+IDLELOW}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaab6b7e5b28bb9feb83d0b1a6843a0d61}{UART\+\_\+\+CTRL\+\_\+\+CLKPOL\+\_\+\+IDLEHIGH}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga74d9a4580518e72d20950ac5d9c72ef8}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPOL\+\_\+\+IDLEHIGH}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gada1d9aab7796c41f6105c5586c4f810b}{UART\+\_\+\+CTRL\+\_\+\+CLKPHA}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6a80b29c617fb9986c38a504d1e1b03a}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPHA\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab79e3865c2ed34447692378c15286bca}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPHA\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga39a0312757d56e322a3533ec73f28a04}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPHA\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1623bdb1296bb050eaab5589577201c9}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPHA\+\_\+\+SAMPLELEADING}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1072537478a3733d3b37a985231bd0f3}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPHA\+\_\+\+SAMPLETRAILING}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8d0ab43b976fbf3b2e44a0c615b1348f}{UART\+\_\+\+CTRL\+\_\+\+CLKPHA\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga39a0312757d56e322a3533ec73f28a04}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPHA\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf674064bf6b9f57ccb11d26febc2defe}{UART\+\_\+\+CTRL\+\_\+\+CLKPHA\+\_\+\+SAMPLELEADING}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1623bdb1296bb050eaab5589577201c9}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPHA\+\_\+\+SAMPLELEADING}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa374edca5578789f970916e500f184a5}{UART\+\_\+\+CTRL\+\_\+\+CLKPHA\+\_\+\+SAMPLETRAILING}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1072537478a3733d3b37a985231bd0f3}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPHA\+\_\+\+SAMPLETRAILING}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga71578d93c169bed185f26a5ee4904d80}{UART\+\_\+\+CTRL\+\_\+\+MSBF}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8a9c07d02a1b348aaba952ffaae7ab21}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MSBF\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab390209baa7a5e88a7d71bfcae6c5115}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MSBF\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab64510416d1d75031edbebb4dc2d8261}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MSBF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga85a34810b303f22c58917f822789495f}{UART\+\_\+\+CTRL\+\_\+\+MSBF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab64510416d1d75031edbebb4dc2d8261}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MSBF\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6633e67750e693194a02980a2fbb7aaa}{UART\+\_\+\+CTRL\+\_\+\+CSMA}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9308f66b060b33c9a3c93706d3642dfe}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CSMA\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga94e3b8dcbf846217d2c1ec66e10a154a}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CSMA\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7b52e18ca968db60b42df28e2d550cbb}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CSMA\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6c3ab9a558eeb609a3b952102dd772a8}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CSMA\+\_\+\+NOACTION}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3895a386a472d26cbb65c3a7fff00565}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CSMA\+\_\+\+GOTOSLAVEMODE}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf504eb509d04c90d0351dbb4b71e9888}{UART\+\_\+\+CTRL\+\_\+\+CSMA\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7b52e18ca968db60b42df28e2d550cbb}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CSMA\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5a6c6f378cdfb04fb6116f33023efc54}{UART\+\_\+\+CTRL\+\_\+\+CSMA\+\_\+\+NOACTION}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6c3ab9a558eeb609a3b952102dd772a8}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CSMA\+\_\+\+NOACTION}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga65ef13c4303d36c72a9206e7f22f161b}{UART\+\_\+\+CTRL\+\_\+\+CSMA\+\_\+\+GOTOSLAVEMODE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3895a386a472d26cbb65c3a7fff00565}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CSMA\+\_\+\+GOTOSLAVEMODE}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab16ce95ab5a582f0f92789e24747b15f}{UART\+\_\+\+CTRL\+\_\+\+TXBIL}}~(0x1\+UL $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2197cffac8bd3908f42bdf5cdff43c30}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXBIL\+\_\+\+SHIFT}}~12
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa3d7e7ff7efdb894b66d3a27d442deb9}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXBIL\+\_\+\+MASK}}~0x1000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga915f538ca2c5b606107eb0dde46c57a4}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXBIL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6f9acd7b3646fbc09a7eb66bdef09f22}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXBIL\+\_\+\+EMPTY}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9561f83b63a80eb1ee46f07af3ca5577}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXBIL\+\_\+\+HALFFULL}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab423b5c92ed66f9ad4067ea6466a25fa}{UART\+\_\+\+CTRL\+\_\+\+TXBIL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga915f538ca2c5b606107eb0dde46c57a4}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXBIL\+\_\+\+DEFAULT}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaac35a135ffb6734339aa09c0ea892153}{UART\+\_\+\+CTRL\+\_\+\+TXBIL\+\_\+\+EMPTY}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6f9acd7b3646fbc09a7eb66bdef09f22}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXBIL\+\_\+\+EMPTY}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6914e1bf10ce7339df92e463fdc8c299}{UART\+\_\+\+CTRL\+\_\+\+TXBIL\+\_\+\+HALFFULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9561f83b63a80eb1ee46f07af3ca5577}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXBIL\+\_\+\+HALFFULL}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaefac5f1dc6fcaa993611d04b731fa5e5}{UART\+\_\+\+CTRL\+\_\+\+RXINV}}~(0x1\+UL $<$$<$ 13)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga61e333d6a4f804ae14ed442798700c9b}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+RXINV\+\_\+\+SHIFT}}~13
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga910939a67de59c096bf7530d722178e4}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+RXINV\+\_\+\+MASK}}~0x2000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac5d56007016f618928ab9d945a276861}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+RXINV\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga13342602ec07472c4ac53383affaa9ea}{UART\+\_\+\+CTRL\+\_\+\+RXINV\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac5d56007016f618928ab9d945a276861}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+RXINV\+\_\+\+DEFAULT}} $<$$<$ 13)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4e7a597cd6f25c7f3312da838f5ee2ee}{UART\+\_\+\+CTRL\+\_\+\+TXINV}}~(0x1\+UL $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga942d4aee22783b8e37ee9018641f4127}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXINV\+\_\+\+SHIFT}}~14
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2013cf9fa0a434880a6d2bb6c85c6716}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXINV\+\_\+\+MASK}}~0x4000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaebfb459e3437ce28e743f22cbfd088ad}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXINV\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga32180ceae1b006c8e8565ce563b67977}{UART\+\_\+\+CTRL\+\_\+\+TXINV\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaebfb459e3437ce28e743f22cbfd088ad}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXINV\+\_\+\+DEFAULT}} $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad653ad58c6523fc413b875effcb6c40c}{UART\+\_\+\+CTRL\+\_\+\+CSINV}}~(0x1\+UL $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab92b72d68d315d3cdad22b6eae0605fa}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CSINV\+\_\+\+SHIFT}}~15
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0c8533f56c2ab4be8e0a3ea4ee2b39a2}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CSINV\+\_\+\+MASK}}~0x8000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga339322d98aa537b9451eebf701a3d888}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CSINV\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5ac81483d69db7b335f05e2f8b00a367}{UART\+\_\+\+CTRL\+\_\+\+CSINV\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga339322d98aa537b9451eebf701a3d888}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CSINV\+\_\+\+DEFAULT}} $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0d269b467dff33dbd7dac959fae974f7}{UART\+\_\+\+CTRL\+\_\+\+AUTOCS}}~(0x1\+UL $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2a4a4d8cc036c09df01a49c973c7a177}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+AUTOCS\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5992daf94e6b682ee3c05c4b731592a9}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+AUTOCS\+\_\+\+MASK}}~0x10000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad95801ffeda4a64d53c4108c9f260053}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+AUTOCS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2a8e813a3ac8adf36a4a4ed7541c23de}{UART\+\_\+\+CTRL\+\_\+\+AUTOCS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad95801ffeda4a64d53c4108c9f260053}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+AUTOCS\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabcb169912b138e81976ce9cd7e7d4931}{UART\+\_\+\+CTRL\+\_\+\+AUTOTRI}}~(0x1\+UL $<$$<$ 17)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaccf7440f6878375883a68f4b0eed1f29}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+AUTOTRI\+\_\+\+SHIFT}}~17
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga20642a420955701f6de880d60edf6d24}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+AUTOTRI\+\_\+\+MASK}}~0x20000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2f2b2e08e2230eecdc83c965d057fa94}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+AUTOTRI\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab1f49748ffb95e9bcf532a0a7e6b5a81}{UART\+\_\+\+CTRL\+\_\+\+AUTOTRI\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2f2b2e08e2230eecdc83c965d057fa94}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+AUTOTRI\+\_\+\+DEFAULT}} $<$$<$ 17)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7a9cf1dc4b0b2dc8e074af8acde2e070}{UART\+\_\+\+CTRL\+\_\+\+SCMODE}}~(0x1\+UL $<$$<$ 18)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga53c016ad9fadeddbbbee32ba9d27a311}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SCMODE\+\_\+\+SHIFT}}~18
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5b2e9a4545fefa9fd9edb3cb6ac1eb49}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SCMODE\+\_\+\+MASK}}~0x40000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6ffaf84994a1d90e3e752756beb1a7bf}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SCMODE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7945344db75c98a6011d0ad198c13309}{UART\+\_\+\+CTRL\+\_\+\+SCMODE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6ffaf84994a1d90e3e752756beb1a7bf}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SCMODE\+\_\+\+DEFAULT}} $<$$<$ 18)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacc349a9150996c205d593ca454a97669}{UART\+\_\+\+CTRL\+\_\+\+SCRETRANS}}~(0x1\+UL $<$$<$ 19)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad8a7bb7cbb21e1260a2840268ec6f77b}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SCRETRANS\+\_\+\+SHIFT}}~19
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4655a924689137cf4f0369f487a3ea7b}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SCRETRANS\+\_\+\+MASK}}~0x80000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab0fe49e7a9c0847b1ad129d429f35f84}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SCRETRANS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae523383503532e2c07cc59cc1f258d34}{UART\+\_\+\+CTRL\+\_\+\+SCRETRANS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab0fe49e7a9c0847b1ad129d429f35f84}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SCRETRANS\+\_\+\+DEFAULT}} $<$$<$ 19)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3c9f7a6392b234c9aecea4e5688fe829}{UART\+\_\+\+CTRL\+\_\+\+SKIPPERRF}}~(0x1\+UL $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafab95e090befcee82a880a35ca683710}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SKIPPERRF\+\_\+\+SHIFT}}~20
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8aa744640f55bdc020e68d81f265c921}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SKIPPERRF\+\_\+\+MASK}}~0x100000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaec215d5fe6dc238fe28009ec614e4dc}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SKIPPERRF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7c04771dc1f9195f9b14f8a568be8097}{UART\+\_\+\+CTRL\+\_\+\+SKIPPERRF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaec215d5fe6dc238fe28009ec614e4dc}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SKIPPERRF\+\_\+\+DEFAULT}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga58373299fa3a7cbf184ba300f6d94a5e}{UART\+\_\+\+CTRL\+\_\+\+BIT8\+DV}}~(0x1\+UL $<$$<$ 21)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae2fab5e1671085822c00a807b68a7be8}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+BIT8\+DV\+\_\+\+SHIFT}}~21
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7adc39b3ea40de01a93ef96a8dca3d8b}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+BIT8\+DV\+\_\+\+MASK}}~0x200000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa9ccf0b14ad4a5d112b14cddc362be7e}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+BIT8\+DV\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga89bf022c1a6644da392481416259479d}{UART\+\_\+\+CTRL\+\_\+\+BIT8\+DV\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa9ccf0b14ad4a5d112b14cddc362be7e}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+BIT8\+DV\+\_\+\+DEFAULT}} $<$$<$ 21)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga641caf6884c6c5b3a38e8d4da90c7d5a}{UART\+\_\+\+CTRL\+\_\+\+ERRSDMA}}~(0x1\+UL $<$$<$ 22)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6735079c9bb783c6ac83438fb3cba423}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+ERRSDMA\+\_\+\+SHIFT}}~22
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad80d354360c6fb266c289e83ee761aa8}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+ERRSDMA\+\_\+\+MASK}}~0x400000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga63707a2619c5a01ae80e8b69b078629e}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+ERRSDMA\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaac147e0b28ad481c8d380d028be012db}{UART\+\_\+\+CTRL\+\_\+\+ERRSDMA\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga63707a2619c5a01ae80e8b69b078629e}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+ERRSDMA\+\_\+\+DEFAULT}} $<$$<$ 22)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa607b9f597d8a2a5c7d3d475e6969f91}{UART\+\_\+\+CTRL\+\_\+\+ERRSRX}}~(0x1\+UL $<$$<$ 23)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae91da89fc5c4ae93c600360b1fdbcf86}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+ERRSRX\+\_\+\+SHIFT}}~23
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga97a89a5d0e636e79915ec2a5af8db328}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+ERRSRX\+\_\+\+MASK}}~0x800000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1ba1cb3eef09603a22a92e75eb5a22d9}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+ERRSRX\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga722aca9982ec6ce58a759e9ee0fbe534}{UART\+\_\+\+CTRL\+\_\+\+ERRSRX\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1ba1cb3eef09603a22a92e75eb5a22d9}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+ERRSRX\+\_\+\+DEFAULT}} $<$$<$ 23)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6732059050ef8dabdc401cd258d1a2ea}{UART\+\_\+\+CTRL\+\_\+\+ERRSTX}}~(0x1\+UL $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0485b30367e1e0738371370d3788ae11}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+ERRSTX\+\_\+\+SHIFT}}~24
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga26e8ab72c2f728dcc272462590c620c5}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+ERRSTX\+\_\+\+MASK}}~0x1000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadfc154a41d5f95a963aa7b12d0586665}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+ERRSTX\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2b4ce8df931e72442d012466e0d3ddde}{UART\+\_\+\+CTRL\+\_\+\+ERRSTX\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadfc154a41d5f95a963aa7b12d0586665}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+ERRSTX\+\_\+\+DEFAULT}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0de43eb2fd41ab34b5d85c985ff88241}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+SHIFT}}~26
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafff73fc48c2f70a8c5bc5f01623a330d}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+MASK}}~0x\+C000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5bc6fa98fa774da56b2b10138e29d252}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9ac9b5995f16fcbad4d9bf4550138048}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+NONE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga503c59c6e668094c15a1ed1bae6873a0}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+SINGLE}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab0d37415bb61c5d56adc1dc03547c503}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+DOUBLE}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga418e585dc6c5cda4d4544b46ccbad581}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+TRIPLE}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac4b67940676ad421defae613af72090c}{UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5bc6fa98fa774da56b2b10138e29d252}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+DEFAULT}} $<$$<$ 26)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac546de41c486d9f284f82c7ed655fc8d}{UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+NONE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9ac9b5995f16fcbad4d9bf4550138048}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+NONE}} $<$$<$ 26)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad6befa391e3ed75cc3618c3982af7cf3}{UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+SINGLE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga503c59c6e668094c15a1ed1bae6873a0}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+SINGLE}} $<$$<$ 26)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9059ccfe1acdc4aa6a9d0a494f75942d}{UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+DOUBLE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab0d37415bb61c5d56adc1dc03547c503}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+DOUBLE}} $<$$<$ 26)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7abe73aec733924ae9b98cc7562153e3}{UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+TRIPLE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga418e585dc6c5cda4d4544b46ccbad581}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+TRIPLE}} $<$$<$ 26)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga33b4d5e1553b95dfae3a07e1786c1826}{UART\+\_\+\+CTRL\+\_\+\+BYTESWAP}}~(0x1\+UL $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad89bfa51b970ce2569787da8bfc316ce}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+BYTESWAP\+\_\+\+SHIFT}}~28
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga601a50bf609bfd84b19b9f37397cbe61}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+BYTESWAP\+\_\+\+MASK}}~0x10000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga25b83e8172f95662ae585f7b2a615f7f}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+BYTESWAP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4e0baa86ba0336f831c9c20ceb739460}{UART\+\_\+\+CTRL\+\_\+\+BYTESWAP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga25b83e8172f95662ae585f7b2a615f7f}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+BYTESWAP\+\_\+\+DEFAULT}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaac9301df33bfd12ace1f8e1ed3c7f477}{UART\+\_\+\+CTRL\+\_\+\+AUTOTX}}~(0x1\+UL $<$$<$ 29)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9bbc2339154674c26bf014627b30cadf}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+AUTOTX\+\_\+\+SHIFT}}~29
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae568dd712e6a98d46facec845bcd4717}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+AUTOTX\+\_\+\+MASK}}~0x20000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga80885e0386f51a0f9ee3456a2f481847}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+AUTOTX\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga251a219453df4e0cdef6968e736435a0}{UART\+\_\+\+CTRL\+\_\+\+AUTOTX\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga80885e0386f51a0f9ee3456a2f481847}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+AUTOTX\+\_\+\+DEFAULT}} $<$$<$ 29)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab1e1ccdc617bd7ff80c024bef98aa904}{UART\+\_\+\+CTRL\+\_\+\+MVDIS}}~(0x1\+UL $<$$<$ 30)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga84f7cb26555c49bba316fab55098c0b1}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MVDIS\+\_\+\+SHIFT}}~30
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab2cf7cefb2aeea9cf2f6e05b5d04b421}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MVDIS\+\_\+\+MASK}}~0x40000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2f9f112c7023b35036e5e013be21a195}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MVDIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab8c778e4da139d3a833c8783b790fc87}{UART\+\_\+\+CTRL\+\_\+\+MVDIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2f9f112c7023b35036e5e013be21a195}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MVDIS\+\_\+\+DEFAULT}} $<$$<$ 30)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac484a539e31a62e7dcaedfa632e8d564}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+RESETVALUE}}~0x00001005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaeaaaf90e149134610ef9d13eaf033cd1}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+MASK}}~0x0000330\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga30c67c73fbf3a5b513188d83d8a92e0b}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga11dc8e247908fa346b4e9076c4c9a0bd}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+MASK}}~0x\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8dfe8e5e5e7175a37bba5e0375a10f72}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+FOUR}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5e6a5d9a02823fbe377682331735dce0}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+FIVE}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga912a88d276da6dcaaf629eccb4cc343d}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+SIX}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac8403ad93d8fef593cdf66ae9ed438ea}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+SEVEN}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1364d02f952f4ea415d6ec328cec350d}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+DEFAULT}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga98a0d1f4ef6bdc71eb1264c1b94fbe65}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+EIGHT}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga304b234752c32596df08572a6fc5663b}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+NINE}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2a9010135123d4866e60a50b13071511}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+TEN}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5bf557ee1b2316cdfdfc4446dfd546ed}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+ELEVEN}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1dab8c32463df00296c2b3fec2cfa17c}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+TWELVE}}~0x00000009\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga73902faf767c099460c58f29f46bdc93}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+THIRTEEN}}~0x0000000\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf87fdee66957a302263315bd66501d68}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+FOURTEEN}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf06dfc29071acaff46bd54c6f5cb3d49}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+FIFTEEN}}~0x0000000\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6e8dee1b42976d023830d9237645a210}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+SIXTEEN}}~0x0000000\+DUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae436617ecc72fc37490161aa5eb61d19}{UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+FOUR}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8dfe8e5e5e7175a37bba5e0375a10f72}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+FOUR}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab01782efda76c168f22013fe4b45339f}{UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+FIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5e6a5d9a02823fbe377682331735dce0}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+FIVE}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab8316b7f891d81a85e8d1cd3ee3fcf0a}{UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+SIX}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga912a88d276da6dcaaf629eccb4cc343d}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+SIX}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga81ff24a12f999f5c1ff2d07540fa3be5}{UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+SEVEN}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac8403ad93d8fef593cdf66ae9ed438ea}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+SEVEN}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1d28d3095859011da535a6e27790ac67}{UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1364d02f952f4ea415d6ec328cec350d}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad2606f5c105ae7381de10884fc73772a}{UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+EIGHT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga98a0d1f4ef6bdc71eb1264c1b94fbe65}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+EIGHT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0480bee57da5cba1c9dfeae4c1a14aa6}{UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+NINE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga304b234752c32596df08572a6fc5663b}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+NINE}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacccfad0ea1386a862f5dd2ab0963471e}{UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+TEN}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2a9010135123d4866e60a50b13071511}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+TEN}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6545c03629bfe4d4808bb4d71b41a092}{UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+ELEVEN}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5bf557ee1b2316cdfdfc4446dfd546ed}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+ELEVEN}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5de1ebca9c1f6577dc357421239c6b12}{UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+TWELVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1dab8c32463df00296c2b3fec2cfa17c}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+TWELVE}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1aeabcb3a1ce8d9e8f1c206c0588271f}{UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+THIRTEEN}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga73902faf767c099460c58f29f46bdc93}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+THIRTEEN}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8ee410cd6029860081149facaca6cb78}{UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+FOURTEEN}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf87fdee66957a302263315bd66501d68}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+FOURTEEN}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaa37066792f00159be62be5d70c230c9}{UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+FIFTEEN}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf06dfc29071acaff46bd54c6f5cb3d49}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+FIFTEEN}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4400290e0f43a7d6cafb4753e6dd1145}{UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+SIXTEEN}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6e8dee1b42976d023830d9237645a210}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+SIXTEEN}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7866dc73649bb27fb9f697228f2abbf4}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+PARITY\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae1e288e1cd05b000cc8bdd774d8c78df}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+PARITY\+\_\+\+MASK}}~0x300\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3ab7b43cc49be8dbb378e566b289a152}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+PARITY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga684925f7ff8a0e7b9f50046fff7551fa}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+PARITY\+\_\+\+NONE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8fb5d9f0e630a66f920e1a7606be1567}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+PARITY\+\_\+\+EVEN}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga38571f92dd163ed184616450dd4cd27b}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+PARITY\+\_\+\+ODD}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6afe9ca4d8a88ededcd23316b0d21acc}{UART\+\_\+\+FRAME\+\_\+\+PARITY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3ab7b43cc49be8dbb378e566b289a152}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+PARITY\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac063e5d3803e390017514e680f2a5b71}{UART\+\_\+\+FRAME\+\_\+\+PARITY\+\_\+\+NONE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga684925f7ff8a0e7b9f50046fff7551fa}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+PARITY\+\_\+\+NONE}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga99c6cc54d8c00afaa13ce03c152abce8}{UART\+\_\+\+FRAME\+\_\+\+PARITY\+\_\+\+EVEN}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8fb5d9f0e630a66f920e1a7606be1567}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+PARITY\+\_\+\+EVEN}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5d39475c3f3b68aad2639882ca342611}{UART\+\_\+\+FRAME\+\_\+\+PARITY\+\_\+\+ODD}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga38571f92dd163ed184616450dd4cd27b}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+PARITY\+\_\+\+ODD}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2bb4ce5f79bf078e8d7ca1cbfa65c88d}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+SHIFT}}~12
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3ebebf2b11bbb048bb9a5417320e717d}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+MASK}}~0x3000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga325d2754970042d912b426288d774bd1}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+HALF}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga887cb4ada3a838ce4821820ef0336fbe}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac0de2bed1625b36dcd1ec7653b77d5ef}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+ONE}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaeea3712bca9b17ddd9e9f103c66104b1}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+ONEANDAHALF}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9c8657ac1db3b4f6a2189e4e5bea24c3}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+TWO}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabc080b214400b28d38a9a2b842d0aa98}{UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+HALF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga325d2754970042d912b426288d774bd1}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+HALF}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3606f800cc0ea734538b18c52b217c8d}{UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga887cb4ada3a838ce4821820ef0336fbe}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+DEFAULT}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga06f49c8b2c858b6e2563c760931a5fb1}{UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+ONE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac0de2bed1625b36dcd1ec7653b77d5ef}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+ONE}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab8547e8dd8e89cd303da1b7c72a9f50e}{UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+ONEANDAHALF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaeea3712bca9b17ddd9e9f103c66104b1}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+ONEANDAHALF}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa317f1d962c775bb7f9b633cc849704f}{UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+TWO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9c8657ac1db3b4f6a2189e4e5bea24c3}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+TWO}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5144f4c41427c05d9f9f382f4f6660cb}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaee24924fb704638587ff391266320bde}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+MASK}}~0x00000077\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga05a641ed94cd631eebd73aac4e74f877}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga06e925efbbc10926f332a75f2a992cef}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+MASK}}~0x7\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacfcf4ed67a35bad57b694fb1c4f07ef2}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga10e36596b08006f6b6e5ed1700b9112b}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH0}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga363327aaf8f634445fec993dbb251fcd}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH1}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8ca40a08dc17f5d028704d4ed14dac1c}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH2}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadd93464c23659ff3dce0b748289de7be}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH3}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1a5bd26dd614bff515bd536ff16ab972}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH4}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5ac1cf4c5c44b3e556b641bcbbd01de6}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH5}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab6db89177d11d25191db92f439e002fb}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH6}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gada050b80cf42de2a5b119823f83b4855}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH7}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga84df764f002db4f4d5bcb5a56698a1d7}{UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacfcf4ed67a35bad57b694fb1c4f07ef2}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga53998fefadd720abf0d07fdf706fcb28}{UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga10e36596b08006f6b6e5ed1700b9112b}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH0}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga788958c5025c21e616d802aa66be09fb}{UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga363327aaf8f634445fec993dbb251fcd}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH1}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa16dcb59c62a8d5cdf6d6d16822054c1}{UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8ca40a08dc17f5d028704d4ed14dac1c}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH2}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad6167f5847f851fc80f086f5c093ecce}{UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH3}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadd93464c23659ff3dce0b748289de7be}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH3}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga758d1e747cd79a85dc5f4aabdc7d878e}{UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH4}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1a5bd26dd614bff515bd536ff16ab972}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH4}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga81ac3a7aecbf2c1a55bedefce26915d3}{UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH5}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5ac1cf4c5c44b3e556b641bcbbd01de6}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH5}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf088e686000a65944de7a2775f9ab3be}{UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH6}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab6db89177d11d25191db92f439e002fb}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH6}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacf3f8852af3a8d0b6405f2628ed23936}{UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH7}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gada050b80cf42de2a5b119823f83b4855}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH7}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga38a4dc6b03f50181fc4fa698d9666f5a}{UART\+\_\+\+TRIGCTRL\+\_\+\+RXTEN}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaecceefc3af0d66b9c3166d6c917f1093}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+RXTEN\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5903ab7a24061d353eb4ed23637880d0}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+RXTEN\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga846a16276d10fdc9c1be6a62774a3d45}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+RXTEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabbb640bdff72f62d1fffe1aa9e26c111}{UART\+\_\+\+TRIGCTRL\+\_\+\+RXTEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga846a16276d10fdc9c1be6a62774a3d45}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+RXTEN\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae1edd23d1e0b489c3b270cfe2ca1ecb3}{UART\+\_\+\+TRIGCTRL\+\_\+\+TXTEN}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5b0342ec51926f2bfbd04e8b078feddc}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TXTEN\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf2dac1bee3b0b5c53962c0da94558078}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TXTEN\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae20e6a95dfe804f526f0dad8e2040540}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TXTEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga11f94fc25ca6105c00ad06f48df69b94}{UART\+\_\+\+TRIGCTRL\+\_\+\+TXTEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae20e6a95dfe804f526f0dad8e2040540}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TXTEN\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacdb2b3c62d1b4516f2605e20d11cb408}{UART\+\_\+\+TRIGCTRL\+\_\+\+AUTOTXTEN}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8454ca0b26e0b394f68d2a9b059dc363}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+AUTOTXTEN\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabde519f56b0ad151a283b453d4ef1226}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+AUTOTXTEN\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf1452d88308f80d2d50f8d5b4f141bfc}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+AUTOTXTEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga506412057909c11c17abd9a5c02b3952}{UART\+\_\+\+TRIGCTRL\+\_\+\+AUTOTXTEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf1452d88308f80d2d50f8d5b4f141bfc}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+AUTOTXTEN\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad248ea65cf98dd48fc1ce595092c21fe}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4f5fd1de480ec399f1bedfa26514feee}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+MASK}}~0x00000\+FFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1809aec703698ecb2e37192040368110}{UART\+\_\+\+CMD\+\_\+\+RXEN}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga406d34d5e5a0d79e38fce0c8a63246c3}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXEN\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5b1e3b3af274d7c39c5f2292ec9841ad}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXEN\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9747b8997937fe7f574906172cb3e160}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga62e0baaefc326d0e652d602d48f87f9c}{UART\+\_\+\+CMD\+\_\+\+RXEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9747b8997937fe7f574906172cb3e160}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXEN\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf34ceb9b51c98190a38776eeaaf53533}{UART\+\_\+\+CMD\+\_\+\+RXDIS}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga010739b91ea824cbc01a1bff806dce7f}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXDIS\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga636032543de7a0acb0376eb6cbe84897}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXDIS\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab32d66f31d3e8990bc22a0e5193174fa}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXDIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga559b152b94d9128f6113066bc10c1861}{UART\+\_\+\+CMD\+\_\+\+RXDIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab32d66f31d3e8990bc22a0e5193174fa}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXDIS\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa54833a033525ddcefcb7989f481b0f7}{UART\+\_\+\+CMD\+\_\+\+TXEN}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8bf1cfbac64fbef930ae7b5584ee5887}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXEN\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadd59f6155c757378fffb30ef9fc28e64}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXEN\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa50032c412ce9b410682624b1174f34c}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad1ec3f06bb2703ee4b2d8c45e71fa17e}{UART\+\_\+\+CMD\+\_\+\+TXEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa50032c412ce9b410682624b1174f34c}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXEN\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga69dbc962e73dd3eb7005b9884ef6c14f}{UART\+\_\+\+CMD\+\_\+\+TXDIS}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9962f8954a13db108af98aa176de6305}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXDIS\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae0a3a79a9f007fab2015b8c89d3fe081}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXDIS\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab3c4836ac6b24fa084ad33b576572817}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXDIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gade535166df5906b7b2b5a0477e12dffa}{UART\+\_\+\+CMD\+\_\+\+TXDIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab3c4836ac6b24fa084ad33b576572817}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXDIS\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga61e7b48c8bba14d98848e55ff7cbee10}{UART\+\_\+\+CMD\+\_\+\+MASTEREN}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaebf0d12bd80edc9b17bc41d104bffc3c}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+MASTEREN\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4b4407900d30e01fec709bea436bdbfc}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+MASTEREN\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga85bd9cccc313f623fbef180ffec2f30c}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+MASTEREN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5f478ef98e4e0ffab393b488da73c67a}{UART\+\_\+\+CMD\+\_\+\+MASTEREN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga85bd9cccc313f623fbef180ffec2f30c}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+MASTEREN\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac16ff954523864ed66965657f65d9ccb}{UART\+\_\+\+CMD\+\_\+\+MASTERDIS}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaac9bea8f30a95cead5a8627af1343bdb}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+MASTERDIS\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga728924d6aaa4cf9867b25a18886e4a4d}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+MASTERDIS\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8faf227294e3a0ce1f500bdb6a159d29}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+MASTERDIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7a4f8fe4dc393f883e6564288a12ba95}{UART\+\_\+\+CMD\+\_\+\+MASTERDIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8faf227294e3a0ce1f500bdb6a159d29}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+MASTERDIS\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9dee41407001a37461d3cf33cdb25a2b}{UART\+\_\+\+CMD\+\_\+\+RXBLOCKEN}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3b7e0432bda8cc5d0bc234a86d3a46b3}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXBLOCKEN\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0668c6eb46c81544daccff7f3db28049}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXBLOCKEN\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga05dcc39aa4ea6da7c6a0cbabe24b9325}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXBLOCKEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac7578b802928ac10633d5989de1b2802}{UART\+\_\+\+CMD\+\_\+\+RXBLOCKEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga05dcc39aa4ea6da7c6a0cbabe24b9325}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXBLOCKEN\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga176df01b112c09eaacb8abb30be1c5db}{UART\+\_\+\+CMD\+\_\+\+RXBLOCKDIS}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga81282f3d332288677c709a03d6276ee5}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXBLOCKDIS\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac19c278cfe4fc9e83862aa60d7e07016}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXBLOCKDIS\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5d18e0a3a6f930dd96d452fec2a40fae}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXBLOCKDIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0ce7842b026932278aa890bbb4de45d1}{UART\+\_\+\+CMD\+\_\+\+RXBLOCKDIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5d18e0a3a6f930dd96d452fec2a40fae}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXBLOCKDIS\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac52981b811a78f9e1a826a1afc29197d}{UART\+\_\+\+CMD\+\_\+\+TXTRIEN}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga00f420a9d5d5b3f4b4469f6d01f7e569}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXTRIEN\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab79590e8fd0227921d7322d10177651b}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXTRIEN\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga60805fd3fef0dee8e9f2fb00c40280fa}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXTRIEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad6be8f71bb405bde2916d56bf70ea9e9}{UART\+\_\+\+CMD\+\_\+\+TXTRIEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga60805fd3fef0dee8e9f2fb00c40280fa}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXTRIEN\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga212589382d09f45bd0d8024c1b5f47bc}{UART\+\_\+\+CMD\+\_\+\+TXTRIDIS}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0fbf7e64ee26f3ddf03ce784949708bc}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXTRIDIS\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2f03a0e1d5c6bc28d8045dadb1c4cbd3}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXTRIDIS\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0dc128c9f830982c847251819eb8b018}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXTRIDIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab619d62d8d173fddc81ecb00db054660}{UART\+\_\+\+CMD\+\_\+\+TXTRIDIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0dc128c9f830982c847251819eb8b018}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXTRIDIS\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4e93cd0d90a878f711ba023c725e5b5f}{UART\+\_\+\+CMD\+\_\+\+CLEARTX}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga23180599d1aecdba63443b707a78ac4d}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+CLEARTX\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6b5cc44437fba26a3cf05a19a59fecfb}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+CLEARTX\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga263456414bc0b39da137eae6856c4c9f}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+CLEARTX\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7c6447781250fb6ca07e983b4f84d264}{UART\+\_\+\+CMD\+\_\+\+CLEARTX\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga263456414bc0b39da137eae6856c4c9f}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+CLEARTX\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga087a9f381d2a298ecec16ace9c1d41c7}{UART\+\_\+\+CMD\+\_\+\+CLEARRX}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad3a318af88b27ba0c1cf87c974a23318}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+CLEARRX\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3944ea8aadee072c032a8cd6ca9a9166}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+CLEARRX\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9b47f31d63b9ed326eca7bbe68d749dd}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+CLEARRX\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9c342d0d1b2a9d894ca48629e2844194}{UART\+\_\+\+CMD\+\_\+\+CLEARRX\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9b47f31d63b9ed326eca7bbe68d749dd}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+CLEARRX\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadec3866f4409ad404da8dc022a1fc812}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RESETVALUE}}~0x00000040\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga88e6a9329056c470a77580203ddd9730}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+MASK}}~0x00001\+FFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf9749a9f30a116c44a7a5f4778a30b2a}{UART\+\_\+\+STATUS\+\_\+\+RXENS}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga34438351fa6b6f985f506c8eb2ed5387}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXENS\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabc3b0f540314a56f2c2453dca27b89c0}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXENS\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6e411ec8cdd50086ef1a28fd0c84daec}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXENS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7f23dc27b60a7b1cc5bfe932f4d77479}{UART\+\_\+\+STATUS\+\_\+\+RXENS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6e411ec8cdd50086ef1a28fd0c84daec}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXENS\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa0c2224c08c2029aaa71e55749b187d4}{UART\+\_\+\+STATUS\+\_\+\+TXENS}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga22bf1afd4cd565b2dca2be01a64c477a}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXENS\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga172b82891278902411f6ddbb96042d54}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXENS\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3dcbd4c852f1de67d0d14b5ff70c8c49}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXENS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac768e90c474cf803f0028486ec97141e}{UART\+\_\+\+STATUS\+\_\+\+TXENS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3dcbd4c852f1de67d0d14b5ff70c8c49}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXENS\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga163f9679c45590d099dcd2205cbe8ca4}{UART\+\_\+\+STATUS\+\_\+\+MASTER}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga65f5bc10a10877f3323079c0e410631a}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+MASTER\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5086e43c3a6309a9b578455870c7aa98}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+MASTER\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga70da8b753a6bc2ead7b2c8416e543db6}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+MASTER\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabe295af4b79350c6fb3fedee471b4b6a}{UART\+\_\+\+STATUS\+\_\+\+MASTER\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga70da8b753a6bc2ead7b2c8416e543db6}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+MASTER\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0c0fda99ca12a9d2ebf162e672456535}{UART\+\_\+\+STATUS\+\_\+\+RXBLOCK}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga347c8225f27770c6fd11b9c5abc16724}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXBLOCK\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacd90cf7562fe29b00a769ff0a151f809}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXBLOCK\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae767dd897f90d04d5387ee451930241a}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXBLOCK\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga89c55effcbdeb446a6ead8700ea38e96}{UART\+\_\+\+STATUS\+\_\+\+RXBLOCK\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae767dd897f90d04d5387ee451930241a}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXBLOCK\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3de7bcbcf4b013e713481ad3a6b31c8d}{UART\+\_\+\+STATUS\+\_\+\+TXTRI}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9135a9c35f35022cfc7beb9422f49ecc}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXTRI\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga252d84a4085c6ecc3db593cc90382d7c}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXTRI\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga70e293b150a45fc2f1935eaad867ffab}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXTRI\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga165e889a073d7dbaf08158b48c3376cd}{UART\+\_\+\+STATUS\+\_\+\+TXTRI\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga70e293b150a45fc2f1935eaad867ffab}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXTRI\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa944028307dbad5181a2909a8676414f}{UART\+\_\+\+STATUS\+\_\+\+TXC}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8e1d413139ff36272ac2b1af0a58246e}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXC\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga16f369d6c6504d41dd3ebe3bde9d24bd}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXC\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2b6baa1d86c30f988d51bbb171aa8c14}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga98e7dbb264a2aae2d4f6fdd55a77c0ed}{UART\+\_\+\+STATUS\+\_\+\+TXC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2b6baa1d86c30f988d51bbb171aa8c14}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXC\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga36aacbcdbbc42c63151b7b8a3a6d4e79}{UART\+\_\+\+STATUS\+\_\+\+TXBL}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga94d64403183195c6598064100074fb07}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXBL\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga31bfdb834874a1deb7fbd708410ddab0}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXBL\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacedcc07595d1a0e9ca246807c09f8169}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXBL\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa4689c834d3c785fe9f94c7aeb20ab27}{UART\+\_\+\+STATUS\+\_\+\+TXBL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacedcc07595d1a0e9ca246807c09f8169}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXBL\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3cafe042a1d5edfae0230d77f63c61c6}{UART\+\_\+\+STATUS\+\_\+\+RXDATAV}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaffedeb40d9d226827b45356638451735}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXDATAV\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga100059db4dfb8d065b8a5e9181070eb1}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXDATAV\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga272b0b1c2156a6da6038ff2c59c8ac99}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXDATAV\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaab71d6c3546c83b9244c3dbc0d19280}{UART\+\_\+\+STATUS\+\_\+\+RXDATAV\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga272b0b1c2156a6da6038ff2c59c8ac99}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXDATAV\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga11ae809ef55ccad5b53184800d2c8b09}{UART\+\_\+\+STATUS\+\_\+\+RXFULL}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2f20a1db9bd389508a11312cc6a1e208}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXFULL\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa756e4bf84d1510807773fc700dfe834}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXFULL\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga781f1fd4530a6419276359516f7d7c94}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXFULL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga87e0e6c6a6218f569e3e1dc30de7dcd1}{UART\+\_\+\+STATUS\+\_\+\+RXFULL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga781f1fd4530a6419276359516f7d7c94}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXFULL\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf58a129e17569789b349cb6db91ae76e}{UART\+\_\+\+STATUS\+\_\+\+TXBDRIGHT}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga38d512bbf648e15ed5367309014ee7fe}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXBDRIGHT\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0a48fcfcec2628adf4afa536120fbaf8}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXBDRIGHT\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1a63d7c0f234a6ce398fc5ef2f9a5f7b}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXBDRIGHT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac9e10a439028cef62112985832e0469d}{UART\+\_\+\+STATUS\+\_\+\+TXBDRIGHT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1a63d7c0f234a6ce398fc5ef2f9a5f7b}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXBDRIGHT\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga484130ca1f20470150c18ea307991095}{UART\+\_\+\+STATUS\+\_\+\+TXBSRIGHT}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaac7631af33570e9bd74ddfa437216c48}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXBSRIGHT\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga47adab32c6d86b467f1c0050d23b7091}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXBSRIGHT\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaedee2718e8c552ff47f1e2a0fd30f35d}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXBSRIGHT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabf4b1baaeb591486b99356621080ce61}{UART\+\_\+\+STATUS\+\_\+\+TXBSRIGHT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaedee2718e8c552ff47f1e2a0fd30f35d}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXBSRIGHT\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga085b8ed18aa86c777e8f7bf7359acfda}{UART\+\_\+\+STATUS\+\_\+\+RXDATAVRIGHT}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf1aeba240c2eea8c2fc75a1cd7085a10}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXDATAVRIGHT\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac1ed02fce9391daccadaab6e8f0d43f9}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXDATAVRIGHT\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1d0a88ece5b19d5c58ed74162d52c058}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXDATAVRIGHT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaae797a9e5d1717eace2228dfdda99ed2}{UART\+\_\+\+STATUS\+\_\+\+RXDATAVRIGHT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1d0a88ece5b19d5c58ed74162d52c058}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXDATAVRIGHT\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga63e69b0a4e32352e62e4e6bea136883f}{UART\+\_\+\+STATUS\+\_\+\+RXFULLRIGHT}}~(0x1\+UL $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4116e7ecbd76080160226bbce6fd2913}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXFULLRIGHT\+\_\+\+SHIFT}}~12
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae420eef5bf5caf2a31e8e57a273804e8}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXFULLRIGHT\+\_\+\+MASK}}~0x1000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0177a134133cae49c53cc3bebc9757f6}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXFULLRIGHT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7536a6bd050061e08adc238c8d0b12a0}{UART\+\_\+\+STATUS\+\_\+\+RXFULLRIGHT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0177a134133cae49c53cc3bebc9757f6}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXFULLRIGHT\+\_\+\+DEFAULT}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac3a3ab4424326c0fffc0a0c02dd297d7}{\+\_\+\+UART\+\_\+\+CLKDIV\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa8ad6f38bc3cf8ecaf8ebc09c8e57ad5}{\+\_\+\+UART\+\_\+\+CLKDIV\+\_\+\+MASK}}~0x001\+FFFC0\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga719843b4039b9a4831fb953c9d1952c8}{\+\_\+\+UART\+\_\+\+CLKDIV\+\_\+\+DIV\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf04118ded8ce8d8f7e974fe6f5ff159d}{\+\_\+\+UART\+\_\+\+CLKDIV\+\_\+\+DIV\+\_\+\+MASK}}~0x1\+FFFC0\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad7a6bbffc81e0b620c2e3beeea19e081}{\+\_\+\+UART\+\_\+\+CLKDIV\+\_\+\+DIV\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabf752ba3b5ad81c90b796bed6136f2ab}{UART\+\_\+\+CLKDIV\+\_\+\+DIV\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad7a6bbffc81e0b620c2e3beeea19e081}{\+\_\+\+UART\+\_\+\+CLKDIV\+\_\+\+DIV\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga595294d861d91ba12598e2efefb530c2}{\+\_\+\+UART\+\_\+\+RXDATAX\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga28d70a90ed6086458a6815f8ca0863b0}{\+\_\+\+UART\+\_\+\+RXDATAX\+\_\+\+MASK}}~0x0000\+C1\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga68c3c85e4de60a319129631960ae4bf3}{\+\_\+\+UART\+\_\+\+RXDATAX\+\_\+\+RXDATA\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab28c217850257300d3df6e24978d08a9}{\+\_\+\+UART\+\_\+\+RXDATAX\+\_\+\+RXDATA\+\_\+\+MASK}}~0x1\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaa208bb547990f948a2f339d49611a25}{\+\_\+\+UART\+\_\+\+RXDATAX\+\_\+\+RXDATA\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6928c1d45dd3ffea7dc2b9504833cab5}{UART\+\_\+\+RXDATAX\+\_\+\+RXDATA\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaa208bb547990f948a2f339d49611a25}{\+\_\+\+UART\+\_\+\+RXDATAX\+\_\+\+RXDATA\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad0affb0907ef2e7fcf950d3a0b38a0cb}{UART\+\_\+\+RXDATAX\+\_\+\+PERR}}~(0x1\+UL $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf963f37365f114637350866f7a0b0d6c}{\+\_\+\+UART\+\_\+\+RXDATAX\+\_\+\+PERR\+\_\+\+SHIFT}}~14
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga899a5b07aff22d110bd37f79fb88b83d}{\+\_\+\+UART\+\_\+\+RXDATAX\+\_\+\+PERR\+\_\+\+MASK}}~0x4000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7b1328486caf167d81d18cf1bb0ce42c}{\+\_\+\+UART\+\_\+\+RXDATAX\+\_\+\+PERR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf2d9bab2c512af65bf160e8d76103f4f}{UART\+\_\+\+RXDATAX\+\_\+\+PERR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7b1328486caf167d81d18cf1bb0ce42c}{\+\_\+\+UART\+\_\+\+RXDATAX\+\_\+\+PERR\+\_\+\+DEFAULT}} $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga494a2607654dd14c0594a5bae97c3b84}{UART\+\_\+\+RXDATAX\+\_\+\+FERR}}~(0x1\+UL $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa7e3afab52d2f44e99b4234922e92978}{\+\_\+\+UART\+\_\+\+RXDATAX\+\_\+\+FERR\+\_\+\+SHIFT}}~15
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad551485361a7e552b792f8449060100d}{\+\_\+\+UART\+\_\+\+RXDATAX\+\_\+\+FERR\+\_\+\+MASK}}~0x8000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa69a9282c3705c7812ca0aa434c75a3b}{\+\_\+\+UART\+\_\+\+RXDATAX\+\_\+\+FERR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab18e228f5d4fecf05bea9ce74917ff58}{UART\+\_\+\+RXDATAX\+\_\+\+FERR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa69a9282c3705c7812ca0aa434c75a3b}{\+\_\+\+UART\+\_\+\+RXDATAX\+\_\+\+FERR\+\_\+\+DEFAULT}} $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga546d79718794a39fc225424047e462a3}{\+\_\+\+UART\+\_\+\+RXDATA\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8e31ff7a47303012f61db9e6e3e45af2}{\+\_\+\+UART\+\_\+\+RXDATA\+\_\+\+MASK}}~0x000000\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae18e66dbe8147af22f5837855cc43047}{\+\_\+\+UART\+\_\+\+RXDATA\+\_\+\+RXDATA\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4cad7ae70c016c7aa7231f3b5b870c82}{\+\_\+\+UART\+\_\+\+RXDATA\+\_\+\+RXDATA\+\_\+\+MASK}}~0x\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7ac92e3d287c5f25b22e2afe92c65b4b}{\+\_\+\+UART\+\_\+\+RXDATA\+\_\+\+RXDATA\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacc0614ea5944587a32745bb184139c15}{UART\+\_\+\+RXDATA\+\_\+\+RXDATA\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7ac92e3d287c5f25b22e2afe92c65b4b}{\+\_\+\+UART\+\_\+\+RXDATA\+\_\+\+RXDATA\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae23ea0041feb5ea8f89bbe0b52f134ee}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga52f9b5603fce2abd20802cf4991e84c8}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+MASK}}~0x\+C1\+FFC1\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabfa479bd60d67b16e453d4d731702571}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+RXDATA0\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad3574a371a33194aa28c660040fd9bdd}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+RXDATA0\+\_\+\+MASK}}~0x1\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa19896b4e3c79e82b5811c3d950c42ef}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+RXDATA0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga52640914cf67ccca20df535624beff27}{UART\+\_\+\+RXDOUBLEX\+\_\+\+RXDATA0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa19896b4e3c79e82b5811c3d950c42ef}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+RXDATA0\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafb0bc5cb65d2c1167f428e0ec3ef4e41}{UART\+\_\+\+RXDOUBLEX\+\_\+\+PERR0}}~(0x1\+UL $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae63425fcccb7550cf03680b80a3b7567}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+PERR0\+\_\+\+SHIFT}}~14
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaab19ecc19d6d5b89e79663d345cece80}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+PERR0\+\_\+\+MASK}}~0x4000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa8a6cd006b6effa9f0c7aa8bcadf686e}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+PERR0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga781f1eba0b6db71cd1997f40cbd95a48}{UART\+\_\+\+RXDOUBLEX\+\_\+\+PERR0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa8a6cd006b6effa9f0c7aa8bcadf686e}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+PERR0\+\_\+\+DEFAULT}} $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga49eea1e7272c8a7ceae876d6d78e0799}{UART\+\_\+\+RXDOUBLEX\+\_\+\+FERR0}}~(0x1\+UL $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf2ad60884f32c0665dceb9aa89ade1df}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+FERR0\+\_\+\+SHIFT}}~15
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaec686258449c18786d40e457fea2820f}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+FERR0\+\_\+\+MASK}}~0x8000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0f0bd878338d447d6194c9649fda8938}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+FERR0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaffda0e13e652cfdb308204e05a7ad151}{UART\+\_\+\+RXDOUBLEX\+\_\+\+FERR0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0f0bd878338d447d6194c9649fda8938}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+FERR0\+\_\+\+DEFAULT}} $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab4ff660d487fb21dd3f1cff52fd716cb}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+RXDATA1\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0ab200138fe69fb4626f9cc8dc86cd78}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+RXDATA1\+\_\+\+MASK}}~0x1\+FF0000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4942a941ccc461c50bd7d85cb5111dda}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+RXDATA1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga02a16bca629b277d3b0bf4bc29ba5299}{UART\+\_\+\+RXDOUBLEX\+\_\+\+RXDATA1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4942a941ccc461c50bd7d85cb5111dda}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+RXDATA1\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga03ab3cd213b77c023427fcd1940f6d42}{UART\+\_\+\+RXDOUBLEX\+\_\+\+PERR1}}~(0x1\+UL $<$$<$ 30)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga36859246f0ae2475cd74f4db5f95258a}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+PERR1\+\_\+\+SHIFT}}~30
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5d723b00059b374054062c293ef23e88}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+PERR1\+\_\+\+MASK}}~0x40000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa27a1e07713f93f1912ff4ca9fe57608}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+PERR1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga98f809641e5bf841346c711b10ff08cb}{UART\+\_\+\+RXDOUBLEX\+\_\+\+PERR1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa27a1e07713f93f1912ff4ca9fe57608}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+PERR1\+\_\+\+DEFAULT}} $<$$<$ 30)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac5860c1b4a37eec3367687c6a31276e7}{UART\+\_\+\+RXDOUBLEX\+\_\+\+FERR1}}~(0x1\+UL $<$$<$ 31)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga913c20892cd39acec3ad40152c5b19cb}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+FERR1\+\_\+\+SHIFT}}~31
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga93964961171a8f30e456df28a5694065}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+FERR1\+\_\+\+MASK}}~0x80000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1cdd8e434a7e50aa4090844913a558a9}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+FERR1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga68c2a17a12232dbd7f42cd46f43d1141}{UART\+\_\+\+RXDOUBLEX\+\_\+\+FERR1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1cdd8e434a7e50aa4090844913a558a9}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+FERR1\+\_\+\+DEFAULT}} $<$$<$ 31)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaade3ac5f806b4ac00baf8154d6e7d48b}{\+\_\+\+UART\+\_\+\+RXDOUBLE\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad921fcd4d1c53013b4f3581bfc8b0a73}{\+\_\+\+UART\+\_\+\+RXDOUBLE\+\_\+\+MASK}}~0x0000\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga016f9ca677634a1ae14bddda80bbdda5}{\+\_\+\+UART\+\_\+\+RXDOUBLE\+\_\+\+RXDATA0\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab5c09e71bd28ed30acd6a7462c03117c}{\+\_\+\+UART\+\_\+\+RXDOUBLE\+\_\+\+RXDATA0\+\_\+\+MASK}}~0x\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa1ee12b0858a661c1ce10977ef5e10f3}{\+\_\+\+UART\+\_\+\+RXDOUBLE\+\_\+\+RXDATA0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0b5049bef1a27f08c1453d31437f7784}{UART\+\_\+\+RXDOUBLE\+\_\+\+RXDATA0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa1ee12b0858a661c1ce10977ef5e10f3}{\+\_\+\+UART\+\_\+\+RXDOUBLE\+\_\+\+RXDATA0\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad94e8b0cd3dddf3263bc33d4d2de8c75}{\+\_\+\+UART\+\_\+\+RXDOUBLE\+\_\+\+RXDATA1\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabb2caa15fe4aef4508f4dc446a5b600a}{\+\_\+\+UART\+\_\+\+RXDOUBLE\+\_\+\+RXDATA1\+\_\+\+MASK}}~0x\+FF00\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga406f890c7da80bb53887c4df32c93669}{\+\_\+\+UART\+\_\+\+RXDOUBLE\+\_\+\+RXDATA1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3eadc2a36ca8a36d8b349dea6c75f369}{UART\+\_\+\+RXDOUBLE\+\_\+\+RXDATA1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga406f890c7da80bb53887c4df32c93669}{\+\_\+\+UART\+\_\+\+RXDOUBLE\+\_\+\+RXDATA1\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga85a2282f3c69d5430196cc4acb264cc1}{\+\_\+\+UART\+\_\+\+RXDATAXP\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadab4a5689a5ed8012d2e1e3d43991a07}{\+\_\+\+UART\+\_\+\+RXDATAXP\+\_\+\+MASK}}~0x0000\+C1\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaea564845668b256529e3b053e361cb8a}{\+\_\+\+UART\+\_\+\+RXDATAXP\+\_\+\+RXDATAP\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga194db9becfda92ac51f156b85e91b21f}{\+\_\+\+UART\+\_\+\+RXDATAXP\+\_\+\+RXDATAP\+\_\+\+MASK}}~0x1\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6693013fc8b4bc78fe7ecf31a9bcb302}{\+\_\+\+UART\+\_\+\+RXDATAXP\+\_\+\+RXDATAP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga36d0e5392f7c3dcd415ec26541674956}{UART\+\_\+\+RXDATAXP\+\_\+\+RXDATAP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6693013fc8b4bc78fe7ecf31a9bcb302}{\+\_\+\+UART\+\_\+\+RXDATAXP\+\_\+\+RXDATAP\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae361b4521766b1f71c362cda0d913c78}{UART\+\_\+\+RXDATAXP\+\_\+\+PERRP}}~(0x1\+UL $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa271e73f1273d5889316e1b58ecabf6c}{\+\_\+\+UART\+\_\+\+RXDATAXP\+\_\+\+PERRP\+\_\+\+SHIFT}}~14
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1a36be71d27a1c63ff7adf71769c16fe}{\+\_\+\+UART\+\_\+\+RXDATAXP\+\_\+\+PERRP\+\_\+\+MASK}}~0x4000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7d5dfba5deac15d5306225fd01fbdb0c}{\+\_\+\+UART\+\_\+\+RXDATAXP\+\_\+\+PERRP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga477b3f9d60d6bd5837c461ac258563e0}{UART\+\_\+\+RXDATAXP\+\_\+\+PERRP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7d5dfba5deac15d5306225fd01fbdb0c}{\+\_\+\+UART\+\_\+\+RXDATAXP\+\_\+\+PERRP\+\_\+\+DEFAULT}} $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5367c7fb7fa1ccf76cf68526ab210b1d}{UART\+\_\+\+RXDATAXP\+\_\+\+FERRP}}~(0x1\+UL $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1e7449b0eaf7dbd4cab521a447e322a5}{\+\_\+\+UART\+\_\+\+RXDATAXP\+\_\+\+FERRP\+\_\+\+SHIFT}}~15
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0453ae0afc91bdece9b14db02bab95e8}{\+\_\+\+UART\+\_\+\+RXDATAXP\+\_\+\+FERRP\+\_\+\+MASK}}~0x8000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga549b2578ca2f341128edc8a1a61bcb49}{\+\_\+\+UART\+\_\+\+RXDATAXP\+\_\+\+FERRP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga202fd772c1f629129edfbbd5f093d643}{UART\+\_\+\+RXDATAXP\+\_\+\+FERRP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga549b2578ca2f341128edc8a1a61bcb49}{\+\_\+\+UART\+\_\+\+RXDATAXP\+\_\+\+FERRP\+\_\+\+DEFAULT}} $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga701d8a91086cfaf92a25d8c1265513dc}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga92f0fa98ed65b0c8b45117e128409c44}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+MASK}}~0x\+C1\+FFC1\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga38573e4fbb954ac001f90ac23d749d13}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+RXDATAP0\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3585ec32295a58e7079e157788eed11b}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+RXDATAP0\+\_\+\+MASK}}~0x1\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0600f626bf33be5ac675ac597654f2b5}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+RXDATAP0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8334f89ff2bada3923fe96c339eeaf5a}{UART\+\_\+\+RXDOUBLEXP\+\_\+\+RXDATAP0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0600f626bf33be5ac675ac597654f2b5}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+RXDATAP0\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5f649fc5db13dcc06ef5ffda2c9395b6}{UART\+\_\+\+RXDOUBLEXP\+\_\+\+PERRP0}}~(0x1\+UL $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3218441f9d6184e58737fade721cf7b2}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+PERRP0\+\_\+\+SHIFT}}~14
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3942c69020ab1848512ae73a994a7450}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+PERRP0\+\_\+\+MASK}}~0x4000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga84c4b920a6cd8079a1362437d687de59}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+PERRP0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga097ebb60a7e8998b74623d46a9e20fbc}{UART\+\_\+\+RXDOUBLEXP\+\_\+\+PERRP0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga84c4b920a6cd8079a1362437d687de59}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+PERRP0\+\_\+\+DEFAULT}} $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa2917744aaa14b4430f44423b42d618e}{UART\+\_\+\+RXDOUBLEXP\+\_\+\+FERRP0}}~(0x1\+UL $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaa3d9b42bd2a9517314e37f725bde2c0}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+FERRP0\+\_\+\+SHIFT}}~15
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0fa0ad48866cb2a43fe9ddb2782b582b}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+FERRP0\+\_\+\+MASK}}~0x8000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga076ffc11322bb2b69544a7a9cdfa1fde}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+FERRP0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga270339ea789d8db4114155e696736fc8}{UART\+\_\+\+RXDOUBLEXP\+\_\+\+FERRP0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga076ffc11322bb2b69544a7a9cdfa1fde}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+FERRP0\+\_\+\+DEFAULT}} $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf9ba5fe8907755972e8acf2d08ff40c9}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+RXDATAP1\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga88b5316af13b24aa45cb0a2f75c0e5f7}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+RXDATAP1\+\_\+\+MASK}}~0x1\+FF0000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae9b697ab157b0b9976930a02a397841e}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+RXDATAP1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga152a2b71af2eab4125d0c3c00d17cfe5}{UART\+\_\+\+RXDOUBLEXP\+\_\+\+RXDATAP1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae9b697ab157b0b9976930a02a397841e}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+RXDATAP1\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad254ee15ea89b70bc567ad48b896fe7b}{UART\+\_\+\+RXDOUBLEXP\+\_\+\+PERRP1}}~(0x1\+UL $<$$<$ 30)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2bbc41f04fdd6fb55009699bbb660e63}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+PERRP1\+\_\+\+SHIFT}}~30
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga436fbe5ba1c112ce6331320506353988}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+PERRP1\+\_\+\+MASK}}~0x40000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafbb190e9815728f530dca8f7e0e462b0}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+PERRP1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab5cc597ff7f6dc46435699a1116e6959}{UART\+\_\+\+RXDOUBLEXP\+\_\+\+PERRP1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafbb190e9815728f530dca8f7e0e462b0}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+PERRP1\+\_\+\+DEFAULT}} $<$$<$ 30)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga06bd60ac7738926c12b047eb33bdf3c8}{UART\+\_\+\+RXDOUBLEXP\+\_\+\+FERRP1}}~(0x1\+UL $<$$<$ 31)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga37c9aacef05cc47a10a60368880e6460}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+FERRP1\+\_\+\+SHIFT}}~31
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaee8479fc261ad8702c1b168221dcbbfa}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+FERRP1\+\_\+\+MASK}}~0x80000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga25b28bba3f416ee6870be76b428b7aa1}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+FERRP1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1e32546181bab5b2496f7b2cf28f7d6e}{UART\+\_\+\+RXDOUBLEXP\+\_\+\+FERRP1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga25b28bba3f416ee6870be76b428b7aa1}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+FERRP1\+\_\+\+DEFAULT}} $<$$<$ 31)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadcb8868d8f8cc2dc6fe078b46de3ffe0}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabc06bdc563cb2cf9563b00e5999152ac}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+MASK}}~0x0000\+F9\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga361cb7f2368cbf242a1e19c298ab71d5}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXDATAX\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2733a6e079b0b2fecbcfc938b6b52846}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXDATAX\+\_\+\+MASK}}~0x1\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga50112027f227dec6353c8d8e703eacb3}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXDATAX\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga13cc6083ddb771726158006b400477ea}{UART\+\_\+\+TXDATAX\+\_\+\+TXDATAX\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga50112027f227dec6353c8d8e703eacb3}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXDATAX\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga592969e703bf427566b7e0262e1100ca}{UART\+\_\+\+TXDATAX\+\_\+\+UBRXAT}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6407d84c6cd35531e17d0b95c5bf1770}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+UBRXAT\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacb52757e9a275e384f84506d9fdfe87d}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+UBRXAT\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6b75a1aa36156d6693b4839ba9813951}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+UBRXAT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaca0b0f4a754ea44d48d8c4a8665c483}{UART\+\_\+\+TXDATAX\+\_\+\+UBRXAT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6b75a1aa36156d6693b4839ba9813951}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+UBRXAT\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga205adc63b2efee8c454a0c5e85ac694c}{UART\+\_\+\+TXDATAX\+\_\+\+TXTRIAT}}~(0x1\+UL $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga379c885667f85abba20ff0d1c8a7eb08}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXTRIAT\+\_\+\+SHIFT}}~12
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga72bbaf4a4d7f94930aa133a238c68cd0}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXTRIAT\+\_\+\+MASK}}~0x1000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf095d071b0fda103c8f3c1e00628a16e}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXTRIAT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab7174e56f791196a1b86975a84ea0c03}{UART\+\_\+\+TXDATAX\+\_\+\+TXTRIAT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf095d071b0fda103c8f3c1e00628a16e}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXTRIAT\+\_\+\+DEFAULT}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4f17e38242d8d4b95bc0a2e3609278a5}{UART\+\_\+\+TXDATAX\+\_\+\+TXBREAK}}~(0x1\+UL $<$$<$ 13)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac3a405ed83e732dba5bb9c488a66140e}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXBREAK\+\_\+\+SHIFT}}~13
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5706bf22a1654dd3ff7ea3c5770d9169}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXBREAK\+\_\+\+MASK}}~0x2000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae817eb6af11839c780feec22d71ca7db}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXBREAK\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga67f8da41b7320dd68acd12126b097395}{UART\+\_\+\+TXDATAX\+\_\+\+TXBREAK\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae817eb6af11839c780feec22d71ca7db}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXBREAK\+\_\+\+DEFAULT}} $<$$<$ 13)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga32a95f5dc42a3b67e28d9b70f35bb121}{UART\+\_\+\+TXDATAX\+\_\+\+TXDISAT}}~(0x1\+UL $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga494499999617fd07f166ddf3bdd745ed}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXDISAT\+\_\+\+SHIFT}}~14
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabfc60e881451cdeae6b61fd5334f367c}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXDISAT\+\_\+\+MASK}}~0x4000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa728dad15060085f350f23645e37d91f}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXDISAT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga710761e0896c99ff816d7cefca1799fe}{UART\+\_\+\+TXDATAX\+\_\+\+TXDISAT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa728dad15060085f350f23645e37d91f}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXDISAT\+\_\+\+DEFAULT}} $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga07c04555adc1fa61585625a4d19f161c}{UART\+\_\+\+TXDATAX\+\_\+\+RXENAT}}~(0x1\+UL $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga99ee315cd7d39a01b65fe79f200e8526}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+RXENAT\+\_\+\+SHIFT}}~15
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9610ce108ab65fcd33c680402af66a46}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+RXENAT\+\_\+\+MASK}}~0x8000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4cfcd7f1c795612b85eea779e6fdc48c}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+RXENAT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2177d730674a0f20b5f015f108514110}{UART\+\_\+\+TXDATAX\+\_\+\+RXENAT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4cfcd7f1c795612b85eea779e6fdc48c}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+RXENAT\+\_\+\+DEFAULT}} $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa18cd55c56b64f150123c3a9eb05a8e0}{\+\_\+\+UART\+\_\+\+TXDATA\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf6800b7bed91d206e11c1efdd5176776}{\+\_\+\+UART\+\_\+\+TXDATA\+\_\+\+MASK}}~0x000000\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6b073009e7dacdd01b5b39cf79ceb93b}{\+\_\+\+UART\+\_\+\+TXDATA\+\_\+\+TXDATA\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1026735d25192b0048cc366bca3c48cc}{\+\_\+\+UART\+\_\+\+TXDATA\+\_\+\+TXDATA\+\_\+\+MASK}}~0x\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga17c997a497207f95e211531728a8a713}{\+\_\+\+UART\+\_\+\+TXDATA\+\_\+\+TXDATA\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae4500140a814779c74a4347b82f7e85c}{UART\+\_\+\+TXDATA\+\_\+\+TXDATA\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga17c997a497207f95e211531728a8a713}{\+\_\+\+UART\+\_\+\+TXDATA\+\_\+\+TXDATA\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga36f9eee0c3f3d945cba80bba2418f1a4}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad137710a35dddb413507f4400584e490}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+MASK}}~0x\+F9\+FFF9\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga781e42ce271231900b9ac9e363562d3f}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDATA0\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad8e5404867074e8cd508b35fc0a9cdb3}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDATA0\+\_\+\+MASK}}~0x1\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga45b2e07052030e6e44c253468249ed76}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDATA0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa0529a1fd29744c2d8ec2ca83d69de76}{UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDATA0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga45b2e07052030e6e44c253468249ed76}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDATA0\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac7c7c3f021bc04e0080478e0b96e84a2}{UART\+\_\+\+TXDOUBLEX\+\_\+\+UBRXAT0}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac2f22cb7ff908e3f94a856d1f42efebf}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+UBRXAT0\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab22277cc58bca26c0aad408ded5bed54}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+UBRXAT0\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga18230c9b4c19ea2dbc9607022741488a}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+UBRXAT0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafee42e0278fc696f97fd6299bd0cd462}{UART\+\_\+\+TXDOUBLEX\+\_\+\+UBRXAT0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga18230c9b4c19ea2dbc9607022741488a}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+UBRXAT0\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3a3fc0b13f972f7818e792accb5cc7cc}{UART\+\_\+\+TXDOUBLEX\+\_\+\+TXTRIAT0}}~(0x1\+UL $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8ff38c097bb5a19a0964307eca3166af}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXTRIAT0\+\_\+\+SHIFT}}~12
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3b6714321ac24c0e296a1a4bdb35d8f2}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXTRIAT0\+\_\+\+MASK}}~0x1000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga044c3c9897fea70f2bb12a150169ef42}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXTRIAT0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6cfd8945f14e0585df4eba27509ca66c}{UART\+\_\+\+TXDOUBLEX\+\_\+\+TXTRIAT0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga044c3c9897fea70f2bb12a150169ef42}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXTRIAT0\+\_\+\+DEFAULT}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae9dabf5fcd2c452ab7f97ea267135995}{UART\+\_\+\+TXDOUBLEX\+\_\+\+TXBREAK0}}~(0x1\+UL $<$$<$ 13)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga88203a46bdb8189c1bfd02a2b3c14092}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXBREAK0\+\_\+\+SHIFT}}~13
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9eac50cf2d44ec95b34dec3327ef7bda}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXBREAK0\+\_\+\+MASK}}~0x2000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga75539b5ee674ceab8ad3c707bf3b6cd8}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXBREAK0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab5de29aaeab44c03690cfd0152e8731b}{UART\+\_\+\+TXDOUBLEX\+\_\+\+TXBREAK0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga75539b5ee674ceab8ad3c707bf3b6cd8}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXBREAK0\+\_\+\+DEFAULT}} $<$$<$ 13)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga65359ec762a9597f66dff7e1935f455a}{UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDISAT0}}~(0x1\+UL $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga13199d8a10735077f4450013aa9ad213}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDISAT0\+\_\+\+SHIFT}}~14
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8a15a51b17942521d8db9e269baf7588}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDISAT0\+\_\+\+MASK}}~0x4000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7f53932103ef8a7a34bec57568f27476}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDISAT0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabb2b2f8f692327bb10027be3b4b2881b}{UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDISAT0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7f53932103ef8a7a34bec57568f27476}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDISAT0\+\_\+\+DEFAULT}} $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa4207b25271c839daf1673e5fdd8289f}{UART\+\_\+\+TXDOUBLEX\+\_\+\+RXENAT0}}~(0x1\+UL $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad2da61c35ec9914f0a49a1590f4f80db}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+RXENAT0\+\_\+\+SHIFT}}~15
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae1d9b6fac09fbcf871f5e1894f133375}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+RXENAT0\+\_\+\+MASK}}~0x8000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae25560aab1f7a8a0c7d301d9252aec7c}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+RXENAT0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2429c6ac7a011a46c59a2ea40cf6ccde}{UART\+\_\+\+TXDOUBLEX\+\_\+\+RXENAT0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae25560aab1f7a8a0c7d301d9252aec7c}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+RXENAT0\+\_\+\+DEFAULT}} $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa6afdf2ecaa58efae4b7e9a5572563f9}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDATA1\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0f31ea3d53045e9f86a7e6478ab5b865}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDATA1\+\_\+\+MASK}}~0x1\+FF0000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaae2e9db68f3e6ca18633de98cf86cecd}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDATA1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae47e2480b73a48a5a601bd9788455e28}{UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDATA1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaae2e9db68f3e6ca18633de98cf86cecd}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDATA1\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga94eba74843b821bd3b16483c9f4444eb}{UART\+\_\+\+TXDOUBLEX\+\_\+\+UBRXAT1}}~(0x1\+UL $<$$<$ 27)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga217dc49feec64feeab60a75b4d197379}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+UBRXAT1\+\_\+\+SHIFT}}~27
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab9783f9037bb1153d66ed3667eea87c5}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+UBRXAT1\+\_\+\+MASK}}~0x8000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafe7d913aad152d77fd192e8496c51e2f}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+UBRXAT1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0e6d90183c3a760e3b81ab0150f5ac1a}{UART\+\_\+\+TXDOUBLEX\+\_\+\+UBRXAT1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafe7d913aad152d77fd192e8496c51e2f}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+UBRXAT1\+\_\+\+DEFAULT}} $<$$<$ 27)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa9ccf8a1d3a5596808688daee9ce9c36}{UART\+\_\+\+TXDOUBLEX\+\_\+\+TXTRIAT1}}~(0x1\+UL $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac7ca6a30062f1c3c6559f46ed5ed13c6}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXTRIAT1\+\_\+\+SHIFT}}~28
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga89107467c8d81253d851766310bd069e}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXTRIAT1\+\_\+\+MASK}}~0x10000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa58bf7d20bef439f3911061978a10b2d}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXTRIAT1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga64caffc02a3a8b9cee8156d315d5c920}{UART\+\_\+\+TXDOUBLEX\+\_\+\+TXTRIAT1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa58bf7d20bef439f3911061978a10b2d}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXTRIAT1\+\_\+\+DEFAULT}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3dccad6a2ad686e67c36bd90aabb712e}{UART\+\_\+\+TXDOUBLEX\+\_\+\+TXBREAK1}}~(0x1\+UL $<$$<$ 29)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadabdd5549d2b7ea8c3c15dce768eed03}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXBREAK1\+\_\+\+SHIFT}}~29
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa79389e3e192dac6fbd4b9c412d2f499}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXBREAK1\+\_\+\+MASK}}~0x20000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7745357cb3b4a3b3ff15363c2007b847}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXBREAK1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga96fb6c9a85dd2c23af11311012d1cb5e}{UART\+\_\+\+TXDOUBLEX\+\_\+\+TXBREAK1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7745357cb3b4a3b3ff15363c2007b847}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXBREAK1\+\_\+\+DEFAULT}} $<$$<$ 29)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf207fec9650985e5292a94f834785c69}{UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDISAT1}}~(0x1\+UL $<$$<$ 30)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9d08f19adb1dc7d33f4f767f4ceea28c}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDISAT1\+\_\+\+SHIFT}}~30
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1f0af6521a0bbe416522819f44341a25}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDISAT1\+\_\+\+MASK}}~0x40000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab1506ab35627cd27d85d20ce435d44e3}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDISAT1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad990633ca376eac25fdc86dabd6aeb86}{UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDISAT1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab1506ab35627cd27d85d20ce435d44e3}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDISAT1\+\_\+\+DEFAULT}} $<$$<$ 30)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac67405a42febbfdb2a64dd97705d4ea8}{UART\+\_\+\+TXDOUBLEX\+\_\+\+RXENAT1}}~(0x1\+UL $<$$<$ 31)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac45c13943ac70e22b5223b3481b0b10e}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+RXENAT1\+\_\+\+SHIFT}}~31
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0e100c00f4cc0e7c51f922d0ab61ae44}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+RXENAT1\+\_\+\+MASK}}~0x80000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga86f005450e7acf7ce1ccc1a023541c47}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+RXENAT1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac91b4ea6b426ab49c3b7bdc054c2afb4}{UART\+\_\+\+TXDOUBLEX\+\_\+\+RXENAT1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga86f005450e7acf7ce1ccc1a023541c47}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+RXENAT1\+\_\+\+DEFAULT}} $<$$<$ 31)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6acad8a4cb085e02aebdc9b5bc3a94d5}{\+\_\+\+UART\+\_\+\+TXDOUBLE\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga48ecac8b4ca4c4f5487abebe8cf4ad67}{\+\_\+\+UART\+\_\+\+TXDOUBLE\+\_\+\+MASK}}~0x0000\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaff9551be1c2b2289b9b0cc85199cb847}{\+\_\+\+UART\+\_\+\+TXDOUBLE\+\_\+\+TXDATA0\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9d8f6f2a6efdbbdd35b508a7b100575d}{\+\_\+\+UART\+\_\+\+TXDOUBLE\+\_\+\+TXDATA0\+\_\+\+MASK}}~0x\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga71ef2b82145f79606d0284b55a8e00b4}{\+\_\+\+UART\+\_\+\+TXDOUBLE\+\_\+\+TXDATA0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga65099c30196f6c3dd15b26af5e33bbbd}{UART\+\_\+\+TXDOUBLE\+\_\+\+TXDATA0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga71ef2b82145f79606d0284b55a8e00b4}{\+\_\+\+UART\+\_\+\+TXDOUBLE\+\_\+\+TXDATA0\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac5a3d4c3090038203ad0f525eea2558e}{\+\_\+\+UART\+\_\+\+TXDOUBLE\+\_\+\+TXDATA1\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaee973b336fb127f16125d2062b662486}{\+\_\+\+UART\+\_\+\+TXDOUBLE\+\_\+\+TXDATA1\+\_\+\+MASK}}~0x\+FF00\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5e1cf114bd216dbe07cce3bc4b6eca49}{\+\_\+\+UART\+\_\+\+TXDOUBLE\+\_\+\+TXDATA1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa336c566700e32f30c5ef231c958999b}{UART\+\_\+\+TXDOUBLE\+\_\+\+TXDATA1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5e1cf114bd216dbe07cce3bc4b6eca49}{\+\_\+\+UART\+\_\+\+TXDOUBLE\+\_\+\+TXDATA1\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafc63625b64181840fc0b1ae40bfcee64}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+RESETVALUE}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga38602d3a7d700bf791148febd94d887b}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+MASK}}~0x00001\+FFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0bcf7e9bd320173629f710576be16def}{UART\+\_\+\+IF\+\_\+\+TXC}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaef1d854d99653076954cc99bfd6daeb4}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+TXC\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga751b3336637d3a38cc0c442eefc2319a}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+TXC\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7574e381b171d92445a2e3131afef0bb}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+TXC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf218b4766f0dd29acfacb8f686f96cab}{UART\+\_\+\+IF\+\_\+\+TXC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7574e381b171d92445a2e3131afef0bb}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+TXC\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafd7c86c6827f0fb547a565fa37e0c708}{UART\+\_\+\+IF\+\_\+\+TXBL}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1edfbe45e4778a1a88ce0fc50f7187db}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+TXBL\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadc97cf8fac59c73f30038278fd9f1f9a}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+TXBL\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaca2fd7d8d0110211d6882b8058dd7704}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+TXBL\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gada1e8a036635c870bd35813d9bd2c283}{UART\+\_\+\+IF\+\_\+\+TXBL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaca2fd7d8d0110211d6882b8058dd7704}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+TXBL\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga569876381422329356339f0fc844973d}{UART\+\_\+\+IF\+\_\+\+RXDATAV}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga11549762e7b17ae6e9ea329daefd0d86}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+RXDATAV\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga62e85f33d63950c09d7c7d27df5d04c0}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+RXDATAV\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga637d2a1603b611b4a1d637c5c2114753}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+RXDATAV\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabb0bb296a308d734cfb5dfbd0a6bc1b2}{UART\+\_\+\+IF\+\_\+\+RXDATAV\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga637d2a1603b611b4a1d637c5c2114753}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+RXDATAV\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga227f68741020134d5c0dd39d2f62d4d7}{UART\+\_\+\+IF\+\_\+\+RXFULL}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga037792a46507c2fb760d99acced2ad0f}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+RXFULL\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga33346abe87e39fa188aa11a14a3fcc59}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+RXFULL\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3c232ae0d12d8b6a9cc70180157163cc}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+RXFULL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga84779fff7cf8336f14a867dc25c725e2}{UART\+\_\+\+IF\+\_\+\+RXFULL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3c232ae0d12d8b6a9cc70180157163cc}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+RXFULL\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga10a0bd2e3d7b7cd1bb42f8fc2a367ba1}{UART\+\_\+\+IF\+\_\+\+RXOF}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa481b098caaf80277ba06f85d72b3fbc}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+RXOF\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5284d6e1c4f78928dcacd8c024be9509}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+RXOF\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab2033e30d833dec11569d5afeba66a49}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+RXOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7f23a8c6b8c535c7f8e3ac727cc7613a}{UART\+\_\+\+IF\+\_\+\+RXOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab2033e30d833dec11569d5afeba66a49}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+RXOF\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3d67d61cf560ae48d4e0776e0377f35c}{UART\+\_\+\+IF\+\_\+\+RXUF}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9a699b8c576acf23051787514309c09e}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+RXUF\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab335c4fbb0de8d4655d2c738bb5edc7c}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+RXUF\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4688592f3db35b0b8c8b4bc11a3a823c}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+RXUF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadbc793a480a9692e796de28f37a7675a}{UART\+\_\+\+IF\+\_\+\+RXUF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4688592f3db35b0b8c8b4bc11a3a823c}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+RXUF\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0107d3a094319f0494aebe228cf6c62d}{UART\+\_\+\+IF\+\_\+\+TXOF}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaefb3f72cffcfef2998231cc6f0ddb796}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+TXOF\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaea5136aabb8c646fc10ed1e30944b81c}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+TXOF\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaafe1095267ad53e4fda0ee3818dba8c1}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+TXOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa278a2bad4bb94fe0048f01d8d048720}{UART\+\_\+\+IF\+\_\+\+TXOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaafe1095267ad53e4fda0ee3818dba8c1}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+TXOF\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf21548c8388b10b7f6b35e7f3bf1e279}{UART\+\_\+\+IF\+\_\+\+TXUF}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf2b7b66e084c11686854139258a17195}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+TXUF\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2bb1ad3a74ebb9ac7cf75346d7bf48f8}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+TXUF\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacf2c84c86ca0ee8ebeff2a9d0545f267}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+TXUF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaea726af005acf3a8ea28065b07f516ec}{UART\+\_\+\+IF\+\_\+\+TXUF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacf2c84c86ca0ee8ebeff2a9d0545f267}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+TXUF\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga981eb6d154636e805a7a144068ebf8c5}{UART\+\_\+\+IF\+\_\+\+PERR}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab75830cfc9e5e4a11859ba3e956d8bff}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+PERR\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga308b589d4d48882a75971934d9e6631b}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+PERR\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacdb60a0648b176282731dc5adee9a736}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+PERR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad5835aa564d280bd917deac45977c06f}{UART\+\_\+\+IF\+\_\+\+PERR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacdb60a0648b176282731dc5adee9a736}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+PERR\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga73e4efa106b22a241eec8cca4ce5a00f}{UART\+\_\+\+IF\+\_\+\+FERR}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad6251778c341d3d31ac3cafd0bc58143}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+FERR\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf7f14cbf91b9bf76a90b72ad9f6b04c7}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+FERR\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7dd227442dfa8bd223f0f73411fe18b7}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+FERR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga50eef7db9324c3743dc3d93fe6834759}{UART\+\_\+\+IF\+\_\+\+FERR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7dd227442dfa8bd223f0f73411fe18b7}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+FERR\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad59470ea82569bcd9740858ab80a1348}{UART\+\_\+\+IF\+\_\+\+MPAF}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga63de8b7a9a12a73876c170f9d86864d1}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+MPAF\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga052d4886ee66c5e74782df3f88b495c8}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+MPAF\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga04f6a16aad1bf6b9fe6008a61fe46a99}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+MPAF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaca316f3839b8978ae486b0f4315904cb}{UART\+\_\+\+IF\+\_\+\+MPAF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga04f6a16aad1bf6b9fe6008a61fe46a99}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+MPAF\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad9823a494eebcb153768f68871563801}{UART\+\_\+\+IF\+\_\+\+SSM}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaeb6538d6b744cc61c9827bbc88c5819e}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+SSM\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabc7e06f8e794b33b8d4238e4973213d5}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+SSM\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa51c2a42cca313e7ef14004509fe31bd}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+SSM\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga40c961fce55830a32bd18f0d61d5be60}{UART\+\_\+\+IF\+\_\+\+SSM\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa51c2a42cca313e7ef14004509fe31bd}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+SSM\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa8edd03a3534947440690c591e5d8722}{UART\+\_\+\+IF\+\_\+\+CCF}}~(0x1\+UL $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga71c222bf6bb6d24111d60e7313e05abe}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+CCF\+\_\+\+SHIFT}}~12
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4afd011672a26e857a2ce7edf39b1008}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+CCF\+\_\+\+MASK}}~0x1000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4f85ad62d8865f414e612811680df6c3}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+CCF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf6c6028b8c652133820976d6a4585061}{UART\+\_\+\+IF\+\_\+\+CCF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4f85ad62d8865f414e612811680df6c3}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+CCF\+\_\+\+DEFAULT}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf590140ab0d57eb04a19a10694cee270}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf2ba4f384942c44ed5daccabae7e539f}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+MASK}}~0x00001\+FF9\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae2c638ad002f9e95bf7f85ab3cfcb307}{UART\+\_\+\+IFS\+\_\+\+TXC}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab8ead37c5051e58fca8bfccee67f9feb}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+TXC\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga32fd67ca05df1462fbbebb529ab7ce1a}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+TXC\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaca7984eb35f56eb2b48e3ab472af9d1b}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+TXC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga326acca4613211b84379ee9022cdca09}{UART\+\_\+\+IFS\+\_\+\+TXC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaca7984eb35f56eb2b48e3ab472af9d1b}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+TXC\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4ef99f63d47d498df93e0287a8ee9c77}{UART\+\_\+\+IFS\+\_\+\+RXFULL}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad84677775b4ca50f983890b81123e446}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+RXFULL\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacc8261f94ebe6757c21571bb4031f554}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+RXFULL\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5372ef13920c5be8c6c354f03962a446}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+RXFULL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafc8ebc826f8de637f70f4e0ddcbc046d}{UART\+\_\+\+IFS\+\_\+\+RXFULL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5372ef13920c5be8c6c354f03962a446}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+RXFULL\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga372f92c70cca95158c08aaa548163d14}{UART\+\_\+\+IFS\+\_\+\+RXOF}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac98bf20860dda96290bc529142bf78d1}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+RXOF\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1fae561e67a10ef8a74c8859e35dd698}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+RXOF\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7c2f9a7ae570c7cad0c994513df29cb3}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+RXOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga130659743c805d9f1e9a7d7abb162569}{UART\+\_\+\+IFS\+\_\+\+RXOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7c2f9a7ae570c7cad0c994513df29cb3}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+RXOF\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6d11a7301c407520abef9208f0c296c6}{UART\+\_\+\+IFS\+\_\+\+RXUF}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga48cecb909e6f2b054f963c48f225d8f3}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+RXUF\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaebc9352a626309f0075adc654cff424a}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+RXUF\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga19875bbd61ab76599ceca31ac637d9a6}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+RXUF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6c89c7ec9d1ac5c61397f5ef786f2b18}{UART\+\_\+\+IFS\+\_\+\+RXUF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga19875bbd61ab76599ceca31ac637d9a6}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+RXUF\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga653fb08b34573327056d89688564e1a2}{UART\+\_\+\+IFS\+\_\+\+TXOF}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1a100ff7291321f7b3e174c32f8f7b09}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+TXOF\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga148e3e8330eed8b5e0758bddec9144ee}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+TXOF\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gade79e83a5f531d1885233a5be6f11510}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+TXOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4d0a7738d6689869e1ba809b59728757}{UART\+\_\+\+IFS\+\_\+\+TXOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gade79e83a5f531d1885233a5be6f11510}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+TXOF\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab787a113d75595f0240e6f05f770d2d9}{UART\+\_\+\+IFS\+\_\+\+TXUF}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad64c5f93b2655feb965962089292e483}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+TXUF\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gada94c56691c312226eee4e0d4d5f18f9}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+TXUF\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga83d44d41f56bc0ab3ab3274a59859a01}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+TXUF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga342a3b920bf524108be683fa0d2871f2}{UART\+\_\+\+IFS\+\_\+\+TXUF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga83d44d41f56bc0ab3ab3274a59859a01}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+TXUF\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1fd7b8213700f21c098b16bfdc6659e6}{UART\+\_\+\+IFS\+\_\+\+PERR}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga14eb729d0ac5e2aabeec3f4518f5459c}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+PERR\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga57c027166bb4aed269df97d856f6ce91}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+PERR\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga01e4dca078ea392d776d44cfe71775b6}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+PERR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga03afeb466c81880d3fde0ef27b82a193}{UART\+\_\+\+IFS\+\_\+\+PERR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga01e4dca078ea392d776d44cfe71775b6}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+PERR\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0706cd1c3824068684d4d03afa7e65f3}{UART\+\_\+\+IFS\+\_\+\+FERR}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga84e2631926cdefb707e177f80fde0c32}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+FERR\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5fa5f5f398cd578a767207c555d75014}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+FERR\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6e709db1f8c13c9c1e958e66149baae5}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+FERR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3c87850787af4ec4f45b82f17324302c}{UART\+\_\+\+IFS\+\_\+\+FERR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6e709db1f8c13c9c1e958e66149baae5}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+FERR\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga63eff28d1453a23660a91c498391169d}{UART\+\_\+\+IFS\+\_\+\+MPAF}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga84c46d046410e5c01e68f43d05a1e89a}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+MPAF\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2e3709480705f82618bc1b4e2d13ff2f}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+MPAF\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga86c3871ce6a0fa1754f6a9a976008260}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+MPAF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab49e40ef537a5bdebc6b9f3bb7431269}{UART\+\_\+\+IFS\+\_\+\+MPAF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga86c3871ce6a0fa1754f6a9a976008260}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+MPAF\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad5a3610ebd65eae3aa722e1b4d0e9a76}{UART\+\_\+\+IFS\+\_\+\+SSM}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5ed3541d3b1db200a14952fbda6335bc}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+SSM\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gada8444a7389afeaf001d596d5a1ffa29}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+SSM\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad307a1c258106a4a384eb53058ddc644}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+SSM\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4d06df86f3d17249b2c305896ed06596}{UART\+\_\+\+IFS\+\_\+\+SSM\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad307a1c258106a4a384eb53058ddc644}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+SSM\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4df05a4093cd40923b3378548f4ee105}{UART\+\_\+\+IFS\+\_\+\+CCF}}~(0x1\+UL $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf5d711d10bc048bde05c09fb85018841}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+CCF\+\_\+\+SHIFT}}~12
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa0827e714f75c8324e2920fb02cf2474}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+CCF\+\_\+\+MASK}}~0x1000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga96b4723aa7cfb88fab03837e0197e96d}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+CCF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae0befd5a157841b9a705b8e9b3c0ac9b}{UART\+\_\+\+IFS\+\_\+\+CCF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga96b4723aa7cfb88fab03837e0197e96d}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+CCF\+\_\+\+DEFAULT}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae7c47b0740da23c22ee61e5bef27bd3d}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab9f68baf0b5d3f2213ba157f7b5ddbfb}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+MASK}}~0x00001\+FF9\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaca06882b2bf29aea9d55c96efe53344f}{UART\+\_\+\+IFC\+\_\+\+TXC}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga89bdfa0f7000df22d4bae699c107edf5}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+TXC\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1abe8651dd5226825f31a6ee10452481}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+TXC\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga74dbc0c9a57f7e3dbb1ac79e639c7d1f}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+TXC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga975ef1042642009ba5f27e8906a9daa0}{UART\+\_\+\+IFC\+\_\+\+TXC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga74dbc0c9a57f7e3dbb1ac79e639c7d1f}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+TXC\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga70d309af9e410c6ff13d906b790d1d12}{UART\+\_\+\+IFC\+\_\+\+RXFULL}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad7d6063857b188a793412b9582481738}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+RXFULL\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4ef4f1484704f314f8b70c67d870336a}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+RXFULL\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6399d69c63a18c79720ab34e65c73c19}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+RXFULL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga740ea67813f12375d660bca9d0d08580}{UART\+\_\+\+IFC\+\_\+\+RXFULL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6399d69c63a18c79720ab34e65c73c19}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+RXFULL\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae8d5da5d6d74d661609bf8e9d02f0862}{UART\+\_\+\+IFC\+\_\+\+RXOF}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1ae56ec4154ff8d2ad7b8cea59a950ab}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+RXOF\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab6bfd6dd0700f9bbe72bd8b228968ff7}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+RXOF\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga21a33cde68233fd049d0f0bfbe78232b}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+RXOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacb7283fa14d2aba5347342ab931e2c7a}{UART\+\_\+\+IFC\+\_\+\+RXOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga21a33cde68233fd049d0f0bfbe78232b}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+RXOF\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabd49abf208dd32e8e6471042f27530e7}{UART\+\_\+\+IFC\+\_\+\+RXUF}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8208292d7a5f7ada01cadee86beebdce}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+RXUF\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga24244d6d3a5e646e1fd6355d15154b44}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+RXUF\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac5376e32d850b592eabeb66e5ddb5891}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+RXUF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9f9d87fb088cd37a5f1f14e689b7dbb0}{UART\+\_\+\+IFC\+\_\+\+RXUF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac5376e32d850b592eabeb66e5ddb5891}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+RXUF\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7df4f9452aa356b555370b771383474a}{UART\+\_\+\+IFC\+\_\+\+TXOF}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4c8f68862fb8bde097bef7d2dd2eb071}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+TXOF\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf746b116b77a9d6d9af94adf57cdbaa5}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+TXOF\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad7f4a49c3027b5298c6f320404b89626}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+TXOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae40107daf0eba126d13881035be14a79}{UART\+\_\+\+IFC\+\_\+\+TXOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad7f4a49c3027b5298c6f320404b89626}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+TXOF\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga095f770a4487bf92292986fe98ebabaa}{UART\+\_\+\+IFC\+\_\+\+TXUF}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga45ffe4ca4f940f9e83c7b7c4a7c5f890}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+TXUF\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga58e9143a6ba2d4622ae1233eae1bf380}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+TXUF\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0747c7c2c01261e41b91a9a6827fcacb}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+TXUF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga09b49a5eb2209472f56bee188be95eb0}{UART\+\_\+\+IFC\+\_\+\+TXUF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0747c7c2c01261e41b91a9a6827fcacb}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+TXUF\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4e85dbb90b67c2ce06c27a54bef1a3b1}{UART\+\_\+\+IFC\+\_\+\+PERR}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafd102dd1f1847d5a436641e953d0df0a}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+PERR\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7718667627dc01867cbcaafec57f1283}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+PERR\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga61680f74223c66f9c5ca795b1996fe62}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+PERR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1749fb97dd70cc23f1a8a1fee4e0fcac}{UART\+\_\+\+IFC\+\_\+\+PERR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga61680f74223c66f9c5ca795b1996fe62}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+PERR\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf13801f96f59bef78d53a21c2f496b3d}{UART\+\_\+\+IFC\+\_\+\+FERR}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga76d693d159f48f934e404ad50292b3e4}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+FERR\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9b0397040772066987aa2af44b356310}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+FERR\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabd6b13df20bfbc1c87f78b4693208e80}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+FERR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7e0167a2264f2e92e6df9e166b0c905e}{UART\+\_\+\+IFC\+\_\+\+FERR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabd6b13df20bfbc1c87f78b4693208e80}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+FERR\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga404a08659393a979d18f79b145991cdd}{UART\+\_\+\+IFC\+\_\+\+MPAF}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga20598911dd472d6fbe13cc24da174336}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+MPAF\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6a41d2aa9fed9edcf0e196113afa9c3c}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+MPAF\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga081494021a4cbabed06117f07a634999}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+MPAF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadbe3e96d9d170aee75e473d439371f39}{UART\+\_\+\+IFC\+\_\+\+MPAF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga081494021a4cbabed06117f07a634999}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+MPAF\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaff0dece1ad0ab89eda7c20b7a910ed5b}{UART\+\_\+\+IFC\+\_\+\+SSM}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9b49a400ba8d858f1d56fba239c0074b}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+SSM\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa1670a44ea84c6f6a85e79cc0c06b364}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+SSM\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa5d9f832d4a8a531aad3df3673e9cffb}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+SSM\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1cb193478f1c6609ad1a904dcdef7ccd}{UART\+\_\+\+IFC\+\_\+\+SSM\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa5d9f832d4a8a531aad3df3673e9cffb}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+SSM\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf79712b35333138cc1a49790152a25d2}{UART\+\_\+\+IFC\+\_\+\+CCF}}~(0x1\+UL $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2c93013af8c74a8c2a7beec16a3c49ca}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+CCF\+\_\+\+SHIFT}}~12
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3b38d779588e140f3822c512ce5c3df4}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+CCF\+\_\+\+MASK}}~0x1000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga110dfd6f9435935569a2c21d011d03a6}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+CCF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga71b4a4e6e13353c1b2c9f20684a4aa49}{UART\+\_\+\+IFC\+\_\+\+CCF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga110dfd6f9435935569a2c21d011d03a6}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+CCF\+\_\+\+DEFAULT}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga47493d16b0fc76c21d9668315133e3d6}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0c5967a9a8c042ab4fd4a8c8e8b15f5f}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+MASK}}~0x00001\+FFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3d1d2c7fa9780d79ae7fea7e51f4705b}{UART\+\_\+\+IEN\+\_\+\+TXC}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga161908dc644bbbc6effe998ef7e8aed6}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXC\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0284dce366b03e984546fdeba477f9cf}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXC\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad164af336b769f7bf2dd78158bb8206a}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8cf7eca2ea2c0b4d31468338b73a25e6}{UART\+\_\+\+IEN\+\_\+\+TXC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad164af336b769f7bf2dd78158bb8206a}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXC\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6c215ac1c28d6440f425d88db1fc85c3}{UART\+\_\+\+IEN\+\_\+\+TXBL}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga01b227b1c4342ae3cf9864badac107cd}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXBL\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga77abb92f26b7934f6df1c10909129f66}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXBL\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf6e4d86564a2b4d67ea859980d085e84}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXBL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafd52eed84679f658207655dca27139f6}{UART\+\_\+\+IEN\+\_\+\+TXBL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf6e4d86564a2b4d67ea859980d085e84}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXBL\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3febe2fb59c01b42acfd175d4efd246a}{UART\+\_\+\+IEN\+\_\+\+RXDATAV}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacc31e95dbb8b4f29dddc7eb4953ba53c}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXDATAV\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4339b65537b8d3abfa6d25595d290eb0}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXDATAV\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga08bd8c49cf01ad98db0d51714c27befb}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXDATAV\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf7fb3a0905d798f6efe8cfdc34efba23}{UART\+\_\+\+IEN\+\_\+\+RXDATAV\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga08bd8c49cf01ad98db0d51714c27befb}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXDATAV\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga75762a43671ad0c0948c2a133f94d7f5}{UART\+\_\+\+IEN\+\_\+\+RXFULL}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa97c22a2ee213b8f0ef32990bd293def}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXFULL\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2215e7312cea67be49b712e05a8e1cb7}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXFULL\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3bd7e2c75bcb9411b64099137bacd746}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXFULL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga46c7b636d97df8cb261b86208fdaf3f7}{UART\+\_\+\+IEN\+\_\+\+RXFULL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3bd7e2c75bcb9411b64099137bacd746}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXFULL\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaddd436990ee7ccbeb8946b5f0b7c752f}{UART\+\_\+\+IEN\+\_\+\+RXOF}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad04967ca3ee19d9e533776f205aaf91a}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXOF\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga124a3a08615d132c3b3d501133d604c7}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXOF\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0958bd4ad575a995d1b7c3f70f503180}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga312b0a1ad866146bf0e6ec74724eb6e9}{UART\+\_\+\+IEN\+\_\+\+RXOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0958bd4ad575a995d1b7c3f70f503180}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXOF\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga285349432f94b32a54ee31bb10bee0ba}{UART\+\_\+\+IEN\+\_\+\+RXUF}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4963c5f6452cbd81a9c1fa853557025f}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXUF\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga82e99994d4fa144daa9e9fdf2c4db7a9}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXUF\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga34d735174ff83106ea63aaa26cbaf746}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXUF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6f8f7c08c29ba9bd0bdf2e90464cb6d5}{UART\+\_\+\+IEN\+\_\+\+RXUF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga34d735174ff83106ea63aaa26cbaf746}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXUF\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae9eb33c7798066b191d0e3428e2cc272}{UART\+\_\+\+IEN\+\_\+\+TXOF}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2ac96b7034a733e05f0c64cc86196362}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXOF\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabe872d60e36ea5ea55752c8581b32f82}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXOF\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab42d807583e5ff677721d215710ff636}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa52d55b8b743171e681745e9915a9fd9}{UART\+\_\+\+IEN\+\_\+\+TXOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab42d807583e5ff677721d215710ff636}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXOF\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa7bce3c0a3692a8eaf9ab61c19430a4e}{UART\+\_\+\+IEN\+\_\+\+TXUF}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaee8e61fc840eaf110732ad3aecb9fb90}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXUF\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7782067139007cd1c3d5eca16dd36663}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXUF\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga93c1a88d0d4a357b8323aba8fb1130e9}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXUF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga996ff8a4b6a12462a7b2bc272255ecfd}{UART\+\_\+\+IEN\+\_\+\+TXUF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga93c1a88d0d4a357b8323aba8fb1130e9}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXUF\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga54155ed6776bcc50d8d5fe7d2d008e0c}{UART\+\_\+\+IEN\+\_\+\+PERR}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafc289b0ffae4a764035d7fc980ebb1d5}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+PERR\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab843e3ee9698dc50c0b48f76167917af}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+PERR\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabee401f09cd59ecab72d4d4448443870}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+PERR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa0b6ee094ede787e8c5514475c409949}{UART\+\_\+\+IEN\+\_\+\+PERR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabee401f09cd59ecab72d4d4448443870}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+PERR\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga682c641048e2b926d636d8418b70cedc}{UART\+\_\+\+IEN\+\_\+\+FERR}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4706e8fde9b884a2ede9868d79be443f}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+FERR\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga201ad4bdf5aab3f82795063cee7da929}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+FERR\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga49affb2a10cfec5057ec2a0e29f436db}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+FERR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaedadc867fd66b1b5adcdd95be1c1186d}{UART\+\_\+\+IEN\+\_\+\+FERR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga49affb2a10cfec5057ec2a0e29f436db}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+FERR\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf106ecaed16104d354445207e78d1c9e}{UART\+\_\+\+IEN\+\_\+\+MPAF}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7b6229ec3ca599d757813c1ff0d3b767}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+MPAF\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga72b008e2119320c8bcb2236d1571f79e}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+MPAF\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad7a91620eb5642f89a7a423d33f7125f}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+MPAF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac33f37c9e1dd58122ec55c433db645ee}{UART\+\_\+\+IEN\+\_\+\+MPAF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad7a91620eb5642f89a7a423d33f7125f}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+MPAF\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad613018a11068af9e969d4032a3a064a}{UART\+\_\+\+IEN\+\_\+\+SSM}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3a49f1e032d54a86ae2284ee6effd037}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+SSM\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga29c094f9d1f467e71144a8a58c5b0379}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+SSM\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6dcef0cd818153a2528969503dc9b299}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+SSM\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaeb725dc2204157913f68a5e143f96bd0}{UART\+\_\+\+IEN\+\_\+\+SSM\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6dcef0cd818153a2528969503dc9b299}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+SSM\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadb48974764fec26da1917443665ae37c}{UART\+\_\+\+IEN\+\_\+\+CCF}}~(0x1\+UL $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacb2267f7056d874e4a4c98d9db7486f3}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+CCF\+\_\+\+SHIFT}}~12
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadc0c39bb95903ca0a4e3ce45d850b19e}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+CCF\+\_\+\+MASK}}~0x1000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa4c8a9581f3703abaf5cfdf79feffc7c}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+CCF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga69210e4e4f9f56844076aa7f638c78bb}{UART\+\_\+\+IEN\+\_\+\+CCF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa4c8a9581f3703abaf5cfdf79feffc7c}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+CCF\+\_\+\+DEFAULT}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga43b269bd8859238d8fdc397cb2aef180}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf5b9eed182c8c39dcc505b26b21c3d44}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+MASK}}~0x000000\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2ced583ec81682ccfdbaecc268724dcd}{UART\+\_\+\+IRCTRL\+\_\+\+IREN}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf9036bb77aa8f09b0f18791a9b297e7d}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IREN\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad058b1512ff43cfe555b018c2cfdfb67}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IREN\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaad0c1b1b19af482da7a297aa643f6e0e}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IREN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacc9ed9f1000b5b89d40e8376b9ea557c}{UART\+\_\+\+IRCTRL\+\_\+\+IREN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaad0c1b1b19af482da7a297aa643f6e0e}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IREN\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga168f54b6631b9916b5047260e0407067}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad524f90f33a6364ac269a7c6a874b57a}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+MASK}}~0x6\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4bba3f3b08e41b2410b0896aeb2838cb}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad8d1f30a08eee8317ecd6f239482908b}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+ONE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabf828f10419077e3c1063a7726e51beb}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+TWO}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga05a2c0ca82be28e11014a9a218a6f049}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+THREE}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9daf7929c5bdf864b93ed4186d9dd81e}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+FOUR}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2ef6f2460fbbd14ce3f9a77ddbf84375}{UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4bba3f3b08e41b2410b0896aeb2838cb}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaeb7202b94c3eb277edf4b8c624704532}{UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+ONE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad8d1f30a08eee8317ecd6f239482908b}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+ONE}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9ee2d96fb863d7f4667dd401abc382db}{UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+TWO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabf828f10419077e3c1063a7726e51beb}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+TWO}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4a76ba6bcaf9219d0077c2e80660a3e2}{UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+THREE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga05a2c0ca82be28e11014a9a218a6f049}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+THREE}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab0469ececa00f2777ff1b85e84b172cb}{UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+FOUR}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9daf7929c5bdf864b93ed4186d9dd81e}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+FOUR}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga08a4aeda6b308164d063a327eb15f506}{UART\+\_\+\+IRCTRL\+\_\+\+IRFILT}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1943e261a21a43eda7b14c070c1fd158}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRFILT\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga743cb74c60345a909425a6b4c157ddf3}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRFILT\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga860bac25c5d532a3cd527d61207b3b68}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRFILT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6ac794051d16d32f3a81b037cd096889}{UART\+\_\+\+IRCTRL\+\_\+\+IRFILT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga860bac25c5d532a3cd527d61207b3b68}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRFILT\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaeae57aaacf9f95382466b1e5844c5fed}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8ab9871d73eec3b9de706408ea079882}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+MASK}}~0x70\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9c3fda97ce0033da32ee367913333818}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3a98b69f50348a3a8b11fcc8baf9eaf8}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH0}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga057084a970f1d9e450ce9b9e5873b81a}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH1}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6169a0d8cd22c27033a96c67a87000e1}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH2}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae1b2fba175477e87585388bdfdc2c44a}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH3}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3db5f3bfb94735d0f12bfcdca6fe70e0}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH4}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga75a958563f1043e1a8b33d5fd31f0026}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH5}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab0666c4907b35c1fdbb6f5c1ed97461b}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH6}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2fb29b94c3cbeffbe852e2ba46f082f7}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH7}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1ce9e212b2b926413d3e74a4f7c6f4eb}{UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9c3fda97ce0033da32ee367913333818}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga73417512f65a223e211ce693285590ba}{UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3a98b69f50348a3a8b11fcc8baf9eaf8}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH0}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga44c79df4e829159ff72f3221b376931d}{UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga057084a970f1d9e450ce9b9e5873b81a}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH1}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gade989b12d190ae8202a9fafbcb5f3f86}{UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6169a0d8cd22c27033a96c67a87000e1}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH2}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa4ad21b8e8bc02e73d198a9986677edc}{UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH3}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae1b2fba175477e87585388bdfdc2c44a}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH3}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5c310e2890ba45f501932682aff80401}{UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH4}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3db5f3bfb94735d0f12bfcdca6fe70e0}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH4}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2623749511db0cbf511223cd34d80083}{UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH5}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga75a958563f1043e1a8b33d5fd31f0026}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH5}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga119152b6e867a1681cead7d71b7dec1d}{UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH6}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab0666c4907b35c1fdbb6f5c1ed97461b}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH6}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga817c1c1b3e6efe81c092a4634e7f0f19}{UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH7}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2fb29b94c3cbeffbe852e2ba46f082f7}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH7}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabf3010352bd2d004d44ebf8f4d79db1e}{UART\+\_\+\+IRCTRL\+\_\+\+IRPRSEN}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac25c867b03b9e71d9f7264c71a8ce088}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSEN\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaeff17e0d6c40a23d272c7e1cb0f9e1a7}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSEN\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabcce0c30243bc2018398a5349d6796da}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacb9b27da59983b85e69e79585f814275}{UART\+\_\+\+IRCTRL\+\_\+\+IRPRSEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabcce0c30243bc2018398a5349d6796da}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSEN\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac2f00d1cbc13fb863a7fb43240c83cbd}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1ebc1e40dd64ece59f7f244c87707ec0}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+MASK}}~0x0000070\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac4234ac882ebedd0423a853b57f1e39d}{UART\+\_\+\+ROUTE\+\_\+\+RXPEN}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaabc87d4bf2be96a84f1156b9eb0ced9f}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+RXPEN\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga41395f9a1c6f0e35a8672cd0a69c6aae}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+RXPEN\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga748aac9ee0c2be460528548046e21cb6}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+RXPEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8fce005ad02c1c5ca9c28a05d2e76b3c}{UART\+\_\+\+ROUTE\+\_\+\+RXPEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga748aac9ee0c2be460528548046e21cb6}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+RXPEN\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadfc155d52326e24b01f44da7f288303c}{UART\+\_\+\+ROUTE\+\_\+\+TXPEN}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0277f02eebe90423cef90d89cd918e54}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+TXPEN\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadffbef981b1404d155b60748e4246a29}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+TXPEN\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3c44148b318153298e3f6fadb4c25e66}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+TXPEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaff03c79d973b95b6da9fc2424b3d65b}{UART\+\_\+\+ROUTE\+\_\+\+TXPEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3c44148b318153298e3f6fadb4c25e66}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+TXPEN\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac90d30417ea3e61f880501f39a38f579}{UART\+\_\+\+ROUTE\+\_\+\+CSPEN}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2ff3d02362b66df50247d00c9348784c}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+CSPEN\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga04b420103f852e950464bf7673935430}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+CSPEN\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab682a0f3a862cdf7657e3ba407912876}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+CSPEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga14f663ef14ff5cbf1bf026b94538643e}{UART\+\_\+\+ROUTE\+\_\+\+CSPEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab682a0f3a862cdf7657e3ba407912876}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+CSPEN\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga62bcbd230faebc58031f002d3ce5adca}{UART\+\_\+\+ROUTE\+\_\+\+CLKPEN}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9c055594b854d5d184a07201b85885af}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+CLKPEN\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga17e6ba5c54c2674f8cf3cfa8f053674a}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+CLKPEN\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad972fa771de6e7c64d173cf51699b6ec}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+CLKPEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga966d14dbcc3520f2e81ee0f6dfc4b576}{UART\+\_\+\+ROUTE\+\_\+\+CLKPEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad972fa771de6e7c64d173cf51699b6ec}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+CLKPEN\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5272a6df92fe06b8f9e397f96192815c}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga72e323f74f28330be8a0b0753df6ef05}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+MASK}}~0x700\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaddc2c83ba82cbea67aa21ad79fe89a5}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0015f533a58f3f599e0575af6f02424c}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1d138170d42c568b54d2be3dd766dfb4}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaecc9135aaa8402886442469cf8b9526e}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC2}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga50ea333fee858c9259cfbfea0e790851}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC3}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabd5fb13507ac9563947c0241540eb918}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC4}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga52c9355494c6f7bab761e09a6d48fa20}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC5}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2710177e8f08b31d41c8c97d80b181fa}{UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaddc2c83ba82cbea67aa21ad79fe89a5}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga769ece425f69e8cb0d6905fd0c12122f}{UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0015f533a58f3f599e0575af6f02424c}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae81b8a0260dd8a4466c1846c1eb4c9b6}{UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1d138170d42c568b54d2be3dd766dfb4}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafd3633d3f00ecc10190ebde8a7c9abb3}{UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaecc9135aaa8402886442469cf8b9526e}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC2}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga510ab04b3a0bc261b89c32ad2809a7d3}{UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC3}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga50ea333fee858c9259cfbfea0e790851}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC3}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga77ac399d1f78b12409754d2ed6daace4}{UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC4}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabd5fb13507ac9563947c0241540eb918}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC4}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafed2a58b89a62543100ecab5da60b413}{UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC5}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga52c9355494c6f7bab761e09a6d48fa20}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC5}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa02699759f70ef403d65bc4ae7d94944}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga73c7e40fe6088e5860abb1506a4a7d8d}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+MASK}}~0x0000001\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa250302c004500075a0940a6bafe8015}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac9606e928ebb5f7036bea8204d3c4d54}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+MASK}}~0x\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4da96aa0e096c38fce0efd9df729d39d}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae3b6787b012a3b9b32a19b7f1089df3c}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH0}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2318e256ffbf1393b111c987ed32885d}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH1}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga106b6c6c1df27a7a5f622806622011e6}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH2}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7accab638d146b829162f20799d6265f}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH3}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga462982b04e3ac60c6e37743825be2da2}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH4}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac5eb647874067fcbcf827bfd729315d2}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH5}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga06f1eaddf2ebf8304becd0257808cfa2}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH6}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad43166483f76282a4d1b1b4df2b527b2}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH7}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga00bc0f495b18e118e8453f591aa61beb}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH8}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga04ea63a458a17f8e7bffc6de3646f171}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH9}}~0x00000009\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafa9e9d63c93865e23157bb8d5cc5f899}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH10}}~0x0000000\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadd09d65d6c7d79e4439ee661ccc7f51e}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH11}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga830241a3c22a28401e8b07af0d05b4a1}{UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4da96aa0e096c38fce0efd9df729d39d}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad7c962ec7418c795d986638b8c85dfea}{UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae3b6787b012a3b9b32a19b7f1089df3c}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH0}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac814aa48eba000edc8209fb64dd65599}{UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2318e256ffbf1393b111c987ed32885d}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH1}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6540d46af0d424a44d1a14e772871e2b}{UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga106b6c6c1df27a7a5f622806622011e6}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH2}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9215bccdd686e8fd57d219bf3da13067}{UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH3}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7accab638d146b829162f20799d6265f}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH3}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3024fde31ca4dafaea5362e6cf10d1f7}{UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH4}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga462982b04e3ac60c6e37743825be2da2}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH4}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac3a719bbf4bed31287ba26ca6c23af3c}{UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH5}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac5eb647874067fcbcf827bfd729315d2}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH5}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1a498a579a3d89570736244ba9d7f2df}{UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH6}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga06f1eaddf2ebf8304becd0257808cfa2}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH6}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaed301981c2d3f4f61184288b26f1de1}{UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH7}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad43166483f76282a4d1b1b4df2b527b2}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH7}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga82b09a7c44f79797ef38ed078ef671cf}{UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH8}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga00bc0f495b18e118e8453f591aa61beb}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH8}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga32a8dfdc6fcee7fae6672678d6665b9a}{UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH9}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga04ea63a458a17f8e7bffc6de3646f171}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH9}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9c9228885881c533df1ba2678a3b7d92}{UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH10}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafa9e9d63c93865e23157bb8d5cc5f899}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH10}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa19b3a327a4767ac9d2113980b6605b3}{UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH11}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadd09d65d6c7d79e4439ee661ccc7f51e}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH11}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga209a0d34e34ee817baa6b08401850949}{UART\+\_\+\+INPUT\+\_\+\+RXPRS}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaf8a51f58135f1bcda8b161f8ad7a9d8}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRS\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae1f51a36c50bb0a61ea95c54c5f08b72}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRS\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6b21a506244603f8795083d4af684642}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga62c3cb44396004728bce9a1088e6fd9c}{UART\+\_\+\+INPUT\+\_\+\+RXPRS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6b21a506244603f8795083d4af684642}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRS\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga054b7000c2ea1803de299187086779cb}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6ca2aabafd03e9b2b1763e29f00824d5}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+MASK}}~0x0000071\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6afd39b1e12d975908134a63507de136}{UART\+\_\+\+I2\+SCTRL\+\_\+\+EN}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2b45c6ae0ad946969af1afa9a2ab9dc7}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+EN\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1367f7287f14ce6b0e9aeda21dd54c38}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+EN\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae926d80ade3750f6a5f3fd61e6176de3}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+EN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga35690e643532486fc6cf513b080eb131}{UART\+\_\+\+I2\+SCTRL\+\_\+\+EN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae926d80ade3750f6a5f3fd61e6176de3}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+EN\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab1646df38a03add4409c26913d3981f1}{UART\+\_\+\+I2\+SCTRL\+\_\+\+MONO}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2ab43662fd79e00b9323e8634f1134e6}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+MONO\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga47300108eb1f68706beaef5016a37ca1}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+MONO\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3a7c4dc81938a3cb2d202326c5fe8251}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+MONO\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0aa35d2705b731d147f2e27b77a80cfa}{UART\+\_\+\+I2\+SCTRL\+\_\+\+MONO\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3a7c4dc81938a3cb2d202326c5fe8251}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+MONO\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa86a398eb7c5a7eb204865a27a4d5270}{UART\+\_\+\+I2\+SCTRL\+\_\+\+JUSTIFY}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9878a7787af8c54876d1bd1dda43c195}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+JUSTIFY\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga680c4bd7f2aef15e7c3e4a4073042489}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+JUSTIFY\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2a51a98bd9b2274fd60a476cc339c70c}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+JUSTIFY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga792fd3cc33b3093591cb4c14fedb9b61}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+JUSTIFY\+\_\+\+LEFT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaabab4ab1d9dffadd4de55663585128b7}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+JUSTIFY\+\_\+\+RIGHT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadc1ca82c39581220a2bcc9ec22cbde2b}{UART\+\_\+\+I2\+SCTRL\+\_\+\+JUSTIFY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2a51a98bd9b2274fd60a476cc339c70c}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+JUSTIFY\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga76dd4f972402aedc2272a5d598686cc5}{UART\+\_\+\+I2\+SCTRL\+\_\+\+JUSTIFY\+\_\+\+LEFT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga792fd3cc33b3093591cb4c14fedb9b61}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+JUSTIFY\+\_\+\+LEFT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0629ffae8ccad60158714c55f7a5fd42}{UART\+\_\+\+I2\+SCTRL\+\_\+\+JUSTIFY\+\_\+\+RIGHT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaabab4ab1d9dffadd4de55663585128b7}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+JUSTIFY\+\_\+\+RIGHT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaffb14286a983a2f45fbd256b20ba7459}{UART\+\_\+\+I2\+SCTRL\+\_\+\+DMASPLIT}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae4e75683ff160e08e01b4e552bb311ca}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+DMASPLIT\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7c42f4ec36370aaa7ce949b276697446}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+DMASPLIT\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga74d856b46c2fa90264b709c136344aa0}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+DMASPLIT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga51de892516c417b098b3c9812f11a185}{UART\+\_\+\+I2\+SCTRL\+\_\+\+DMASPLIT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga74d856b46c2fa90264b709c136344aa0}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+DMASPLIT\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6541f64f1be404e3cb17fb021613f081}{UART\+\_\+\+I2\+SCTRL\+\_\+\+DELAY}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga26d64bbca38527ab20ac22657603b4ce}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+DELAY\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga432e7dff7cbef7325cb7eab3541cb9fd}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+DELAY\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga721e7599ba7278976aa0adcf869d26dc}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+DELAY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga283c5da56b4132ddb676322d1d32580a}{UART\+\_\+\+I2\+SCTRL\+\_\+\+DELAY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga721e7599ba7278976aa0adcf869d26dc}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+DELAY\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab87ca5680bbfa38e016beb5213129e12}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6a7b1fb11684c31bca2adf7abed3c949}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+MASK}}~0x700\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga953623d46bf6a0e0f75011e5a51be6fd}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae900d4d70c48f7b121716209e7ac1901}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D32}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae66f65c8c9eba5ecc85faaea2919e58a}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D24M}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5806df9bd5247a88b78c1beb18ea390d}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D24}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga349b4a62b5a599581dca44088d33c8fc}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D16}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4220bd2962f7306a5580915d5bf194f7}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D8}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8dd7551e7a03ec437cbaea9b16ef9015}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W16\+D16}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8bdd6b4c359fa0663c3dd527467dc063}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W16\+D8}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5e83c5765c98840e69936349740a0310}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W8\+D8}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4e2950453d8541e8e70cdbe407d15994}{UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga953623d46bf6a0e0f75011e5a51be6fd}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga06007339b36fd4cda47e5c3db1087d16}{UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D32}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae900d4d70c48f7b121716209e7ac1901}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D32}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf295c24834dc9987a09bdbc12cf1bd4c}{UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D24M}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae66f65c8c9eba5ecc85faaea2919e58a}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D24M}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaa1e52a30b3ff6ecdf7b19dfde30b027}{UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D24}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5806df9bd5247a88b78c1beb18ea390d}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D24}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaefa1f4e3e410c6b512f79dc826fbc566}{UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D16}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga349b4a62b5a599581dca44088d33c8fc}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D16}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga24f1ce6f585f2cd6844601e69412c5c5}{UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D8}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4220bd2962f7306a5580915d5bf194f7}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D8}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga301920da8b3ed604d5da00af1e9eef59}{UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W16\+D16}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8dd7551e7a03ec437cbaea9b16ef9015}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W16\+D16}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae176ceb92d1110fc666abea995ec7aea}{UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W16\+D8}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8bdd6b4c359fa0663c3dd527467dc063}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W16\+D8}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaeea8423b024027b428cfc2ad206bde52}{UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W8\+D8}}~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5e83c5765c98840e69936349740a0310}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W8\+D8}} $<$$<$ 8)
\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}


\doxysubsubsection{Macro Definition Documentation}
\Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad7a6bbffc81e0b620c2e3beeea19e081}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CLKDIV\_DIV\_DEFAULT@{\_UART\_CLKDIV\_DIV\_DEFAULT}}
\index{\_UART\_CLKDIV\_DIV\_DEFAULT@{\_UART\_CLKDIV\_DIV\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CLKDIV\_DIV\_DEFAULT}{\_UART\_CLKDIV\_DIV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad7a6bbffc81e0b620c2e3beeea19e081} 
\#define \+\_\+\+UART\+\_\+\+CLKDIV\+\_\+\+DIV\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CLKDIV \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf04118ded8ce8d8f7e974fe6f5ff159d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CLKDIV\_DIV\_MASK@{\_UART\_CLKDIV\_DIV\_MASK}}
\index{\_UART\_CLKDIV\_DIV\_MASK@{\_UART\_CLKDIV\_DIV\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CLKDIV\_DIV\_MASK}{\_UART\_CLKDIV\_DIV\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf04118ded8ce8d8f7e974fe6f5ff159d} 
\#define \+\_\+\+UART\+\_\+\+CLKDIV\+\_\+\+DIV\+\_\+\+MASK~0x1\+FFFC0\+UL}

Bit mask for USART\+\_\+\+DIV \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga719843b4039b9a4831fb953c9d1952c8}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CLKDIV\_DIV\_SHIFT@{\_UART\_CLKDIV\_DIV\_SHIFT}}
\index{\_UART\_CLKDIV\_DIV\_SHIFT@{\_UART\_CLKDIV\_DIV\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CLKDIV\_DIV\_SHIFT}{\_UART\_CLKDIV\_DIV\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga719843b4039b9a4831fb953c9d1952c8} 
\#define \+\_\+\+UART\+\_\+\+CLKDIV\+\_\+\+DIV\+\_\+\+SHIFT~6}

Shift value for USART\+\_\+\+DIV \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa8ad6f38bc3cf8ecaf8ebc09c8e57ad5}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CLKDIV\_MASK@{\_UART\_CLKDIV\_MASK}}
\index{\_UART\_CLKDIV\_MASK@{\_UART\_CLKDIV\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CLKDIV\_MASK}{\_UART\_CLKDIV\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa8ad6f38bc3cf8ecaf8ebc09c8e57ad5} 
\#define \+\_\+\+UART\+\_\+\+CLKDIV\+\_\+\+MASK~0x001\+FFFC0\+UL}

Mask for UART\+\_\+\+CLKDIV \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac3a3ab4424326c0fffc0a0c02dd297d7}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CLKDIV\_RESETVALUE@{\_UART\_CLKDIV\_RESETVALUE}}
\index{\_UART\_CLKDIV\_RESETVALUE@{\_UART\_CLKDIV\_RESETVALUE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CLKDIV\_RESETVALUE}{\_UART\_CLKDIV\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac3a3ab4424326c0fffc0a0c02dd297d7} 
\#define \+\_\+\+UART\+\_\+\+CLKDIV\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for UART\+\_\+\+CLKDIV \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9b47f31d63b9ed326eca7bbe68d749dd}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_CLEARRX\_DEFAULT@{\_UART\_CMD\_CLEARRX\_DEFAULT}}
\index{\_UART\_CMD\_CLEARRX\_DEFAULT@{\_UART\_CMD\_CLEARRX\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_CLEARRX\_DEFAULT}{\_UART\_CMD\_CLEARRX\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9b47f31d63b9ed326eca7bbe68d749dd} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+CLEARRX\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3944ea8aadee072c032a8cd6ca9a9166}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_CLEARRX\_MASK@{\_UART\_CMD\_CLEARRX\_MASK}}
\index{\_UART\_CMD\_CLEARRX\_MASK@{\_UART\_CMD\_CLEARRX\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_CLEARRX\_MASK}{\_UART\_CMD\_CLEARRX\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3944ea8aadee072c032a8cd6ca9a9166} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+CLEARRX\+\_\+\+MASK~0x800\+UL}

Bit mask for USART\+\_\+\+CLEARRX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad3a318af88b27ba0c1cf87c974a23318}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_CLEARRX\_SHIFT@{\_UART\_CMD\_CLEARRX\_SHIFT}}
\index{\_UART\_CMD\_CLEARRX\_SHIFT@{\_UART\_CMD\_CLEARRX\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_CLEARRX\_SHIFT}{\_UART\_CMD\_CLEARRX\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad3a318af88b27ba0c1cf87c974a23318} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+CLEARRX\+\_\+\+SHIFT~11}

Shift value for USART\+\_\+\+CLEARRX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga263456414bc0b39da137eae6856c4c9f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_CLEARTX\_DEFAULT@{\_UART\_CMD\_CLEARTX\_DEFAULT}}
\index{\_UART\_CMD\_CLEARTX\_DEFAULT@{\_UART\_CMD\_CLEARTX\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_CLEARTX\_DEFAULT}{\_UART\_CMD\_CLEARTX\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga263456414bc0b39da137eae6856c4c9f} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+CLEARTX\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6b5cc44437fba26a3cf05a19a59fecfb}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_CLEARTX\_MASK@{\_UART\_CMD\_CLEARTX\_MASK}}
\index{\_UART\_CMD\_CLEARTX\_MASK@{\_UART\_CMD\_CLEARTX\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_CLEARTX\_MASK}{\_UART\_CMD\_CLEARTX\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6b5cc44437fba26a3cf05a19a59fecfb} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+CLEARTX\+\_\+\+MASK~0x400\+UL}

Bit mask for USART\+\_\+\+CLEARTX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga23180599d1aecdba63443b707a78ac4d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_CLEARTX\_SHIFT@{\_UART\_CMD\_CLEARTX\_SHIFT}}
\index{\_UART\_CMD\_CLEARTX\_SHIFT@{\_UART\_CMD\_CLEARTX\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_CLEARTX\_SHIFT}{\_UART\_CMD\_CLEARTX\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga23180599d1aecdba63443b707a78ac4d} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+CLEARTX\+\_\+\+SHIFT~10}

Shift value for USART\+\_\+\+CLEARTX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4f5fd1de480ec399f1bedfa26514feee}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_MASK@{\_UART\_CMD\_MASK}}
\index{\_UART\_CMD\_MASK@{\_UART\_CMD\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_MASK}{\_UART\_CMD\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4f5fd1de480ec399f1bedfa26514feee} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+MASK~0x00000\+FFFUL}

Mask for UART\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8faf227294e3a0ce1f500bdb6a159d29}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_MASTERDIS\_DEFAULT@{\_UART\_CMD\_MASTERDIS\_DEFAULT}}
\index{\_UART\_CMD\_MASTERDIS\_DEFAULT@{\_UART\_CMD\_MASTERDIS\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_MASTERDIS\_DEFAULT}{\_UART\_CMD\_MASTERDIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8faf227294e3a0ce1f500bdb6a159d29} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+MASTERDIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga728924d6aaa4cf9867b25a18886e4a4d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_MASTERDIS\_MASK@{\_UART\_CMD\_MASTERDIS\_MASK}}
\index{\_UART\_CMD\_MASTERDIS\_MASK@{\_UART\_CMD\_MASTERDIS\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_MASTERDIS\_MASK}{\_UART\_CMD\_MASTERDIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga728924d6aaa4cf9867b25a18886e4a4d} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+MASTERDIS\+\_\+\+MASK~0x20\+UL}

Bit mask for USART\+\_\+\+MASTERDIS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaac9bea8f30a95cead5a8627af1343bdb}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_MASTERDIS\_SHIFT@{\_UART\_CMD\_MASTERDIS\_SHIFT}}
\index{\_UART\_CMD\_MASTERDIS\_SHIFT@{\_UART\_CMD\_MASTERDIS\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_MASTERDIS\_SHIFT}{\_UART\_CMD\_MASTERDIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaac9bea8f30a95cead5a8627af1343bdb} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+MASTERDIS\+\_\+\+SHIFT~5}

Shift value for USART\+\_\+\+MASTERDIS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga85bd9cccc313f623fbef180ffec2f30c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_MASTEREN\_DEFAULT@{\_UART\_CMD\_MASTEREN\_DEFAULT}}
\index{\_UART\_CMD\_MASTEREN\_DEFAULT@{\_UART\_CMD\_MASTEREN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_MASTEREN\_DEFAULT}{\_UART\_CMD\_MASTEREN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga85bd9cccc313f623fbef180ffec2f30c} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+MASTEREN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4b4407900d30e01fec709bea436bdbfc}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_MASTEREN\_MASK@{\_UART\_CMD\_MASTEREN\_MASK}}
\index{\_UART\_CMD\_MASTEREN\_MASK@{\_UART\_CMD\_MASTEREN\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_MASTEREN\_MASK}{\_UART\_CMD\_MASTEREN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4b4407900d30e01fec709bea436bdbfc} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+MASTEREN\+\_\+\+MASK~0x10\+UL}

Bit mask for USART\+\_\+\+MASTEREN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaebf0d12bd80edc9b17bc41d104bffc3c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_MASTEREN\_SHIFT@{\_UART\_CMD\_MASTEREN\_SHIFT}}
\index{\_UART\_CMD\_MASTEREN\_SHIFT@{\_UART\_CMD\_MASTEREN\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_MASTEREN\_SHIFT}{\_UART\_CMD\_MASTEREN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaebf0d12bd80edc9b17bc41d104bffc3c} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+MASTEREN\+\_\+\+SHIFT~4}

Shift value for USART\+\_\+\+MASTEREN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad248ea65cf98dd48fc1ce595092c21fe}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_RESETVALUE@{\_UART\_CMD\_RESETVALUE}}
\index{\_UART\_CMD\_RESETVALUE@{\_UART\_CMD\_RESETVALUE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_RESETVALUE}{\_UART\_CMD\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad248ea65cf98dd48fc1ce595092c21fe} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for UART\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5d18e0a3a6f930dd96d452fec2a40fae}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_RXBLOCKDIS\_DEFAULT@{\_UART\_CMD\_RXBLOCKDIS\_DEFAULT}}
\index{\_UART\_CMD\_RXBLOCKDIS\_DEFAULT@{\_UART\_CMD\_RXBLOCKDIS\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_RXBLOCKDIS\_DEFAULT}{\_UART\_CMD\_RXBLOCKDIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5d18e0a3a6f930dd96d452fec2a40fae} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXBLOCKDIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac19c278cfe4fc9e83862aa60d7e07016}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_RXBLOCKDIS\_MASK@{\_UART\_CMD\_RXBLOCKDIS\_MASK}}
\index{\_UART\_CMD\_RXBLOCKDIS\_MASK@{\_UART\_CMD\_RXBLOCKDIS\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_RXBLOCKDIS\_MASK}{\_UART\_CMD\_RXBLOCKDIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac19c278cfe4fc9e83862aa60d7e07016} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXBLOCKDIS\+\_\+\+MASK~0x80\+UL}

Bit mask for USART\+\_\+\+RXBLOCKDIS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga81282f3d332288677c709a03d6276ee5}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_RXBLOCKDIS\_SHIFT@{\_UART\_CMD\_RXBLOCKDIS\_SHIFT}}
\index{\_UART\_CMD\_RXBLOCKDIS\_SHIFT@{\_UART\_CMD\_RXBLOCKDIS\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_RXBLOCKDIS\_SHIFT}{\_UART\_CMD\_RXBLOCKDIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga81282f3d332288677c709a03d6276ee5} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXBLOCKDIS\+\_\+\+SHIFT~7}

Shift value for USART\+\_\+\+RXBLOCKDIS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga05dcc39aa4ea6da7c6a0cbabe24b9325}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_RXBLOCKEN\_DEFAULT@{\_UART\_CMD\_RXBLOCKEN\_DEFAULT}}
\index{\_UART\_CMD\_RXBLOCKEN\_DEFAULT@{\_UART\_CMD\_RXBLOCKEN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_RXBLOCKEN\_DEFAULT}{\_UART\_CMD\_RXBLOCKEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga05dcc39aa4ea6da7c6a0cbabe24b9325} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXBLOCKEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0668c6eb46c81544daccff7f3db28049}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_RXBLOCKEN\_MASK@{\_UART\_CMD\_RXBLOCKEN\_MASK}}
\index{\_UART\_CMD\_RXBLOCKEN\_MASK@{\_UART\_CMD\_RXBLOCKEN\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_RXBLOCKEN\_MASK}{\_UART\_CMD\_RXBLOCKEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0668c6eb46c81544daccff7f3db28049} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXBLOCKEN\+\_\+\+MASK~0x40\+UL}

Bit mask for USART\+\_\+\+RXBLOCKEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3b7e0432bda8cc5d0bc234a86d3a46b3}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_RXBLOCKEN\_SHIFT@{\_UART\_CMD\_RXBLOCKEN\_SHIFT}}
\index{\_UART\_CMD\_RXBLOCKEN\_SHIFT@{\_UART\_CMD\_RXBLOCKEN\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_RXBLOCKEN\_SHIFT}{\_UART\_CMD\_RXBLOCKEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3b7e0432bda8cc5d0bc234a86d3a46b3} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXBLOCKEN\+\_\+\+SHIFT~6}

Shift value for USART\+\_\+\+RXBLOCKEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab32d66f31d3e8990bc22a0e5193174fa}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_RXDIS\_DEFAULT@{\_UART\_CMD\_RXDIS\_DEFAULT}}
\index{\_UART\_CMD\_RXDIS\_DEFAULT@{\_UART\_CMD\_RXDIS\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_RXDIS\_DEFAULT}{\_UART\_CMD\_RXDIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab32d66f31d3e8990bc22a0e5193174fa} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXDIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga636032543de7a0acb0376eb6cbe84897}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_RXDIS\_MASK@{\_UART\_CMD\_RXDIS\_MASK}}
\index{\_UART\_CMD\_RXDIS\_MASK@{\_UART\_CMD\_RXDIS\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_RXDIS\_MASK}{\_UART\_CMD\_RXDIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga636032543de7a0acb0376eb6cbe84897} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXDIS\+\_\+\+MASK~0x2\+UL}

Bit mask for USART\+\_\+\+RXDIS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga010739b91ea824cbc01a1bff806dce7f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_RXDIS\_SHIFT@{\_UART\_CMD\_RXDIS\_SHIFT}}
\index{\_UART\_CMD\_RXDIS\_SHIFT@{\_UART\_CMD\_RXDIS\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_RXDIS\_SHIFT}{\_UART\_CMD\_RXDIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga010739b91ea824cbc01a1bff806dce7f} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXDIS\+\_\+\+SHIFT~1}

Shift value for USART\+\_\+\+RXDIS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9747b8997937fe7f574906172cb3e160}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_RXEN\_DEFAULT@{\_UART\_CMD\_RXEN\_DEFAULT}}
\index{\_UART\_CMD\_RXEN\_DEFAULT@{\_UART\_CMD\_RXEN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_RXEN\_DEFAULT}{\_UART\_CMD\_RXEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9747b8997937fe7f574906172cb3e160} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5b1e3b3af274d7c39c5f2292ec9841ad}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_RXEN\_MASK@{\_UART\_CMD\_RXEN\_MASK}}
\index{\_UART\_CMD\_RXEN\_MASK@{\_UART\_CMD\_RXEN\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_RXEN\_MASK}{\_UART\_CMD\_RXEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5b1e3b3af274d7c39c5f2292ec9841ad} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXEN\+\_\+\+MASK~0x1\+UL}

Bit mask for USART\+\_\+\+RXEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga406d34d5e5a0d79e38fce0c8a63246c3}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_RXEN\_SHIFT@{\_UART\_CMD\_RXEN\_SHIFT}}
\index{\_UART\_CMD\_RXEN\_SHIFT@{\_UART\_CMD\_RXEN\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_RXEN\_SHIFT}{\_UART\_CMD\_RXEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga406d34d5e5a0d79e38fce0c8a63246c3} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXEN\+\_\+\+SHIFT~0}

Shift value for USART\+\_\+\+RXEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab3c4836ac6b24fa084ad33b576572817}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_TXDIS\_DEFAULT@{\_UART\_CMD\_TXDIS\_DEFAULT}}
\index{\_UART\_CMD\_TXDIS\_DEFAULT@{\_UART\_CMD\_TXDIS\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_TXDIS\_DEFAULT}{\_UART\_CMD\_TXDIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab3c4836ac6b24fa084ad33b576572817} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXDIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae0a3a79a9f007fab2015b8c89d3fe081}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_TXDIS\_MASK@{\_UART\_CMD\_TXDIS\_MASK}}
\index{\_UART\_CMD\_TXDIS\_MASK@{\_UART\_CMD\_TXDIS\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_TXDIS\_MASK}{\_UART\_CMD\_TXDIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae0a3a79a9f007fab2015b8c89d3fe081} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXDIS\+\_\+\+MASK~0x8\+UL}

Bit mask for USART\+\_\+\+TXDIS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9962f8954a13db108af98aa176de6305}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_TXDIS\_SHIFT@{\_UART\_CMD\_TXDIS\_SHIFT}}
\index{\_UART\_CMD\_TXDIS\_SHIFT@{\_UART\_CMD\_TXDIS\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_TXDIS\_SHIFT}{\_UART\_CMD\_TXDIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9962f8954a13db108af98aa176de6305} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXDIS\+\_\+\+SHIFT~3}

Shift value for USART\+\_\+\+TXDIS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa50032c412ce9b410682624b1174f34c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_TXEN\_DEFAULT@{\_UART\_CMD\_TXEN\_DEFAULT}}
\index{\_UART\_CMD\_TXEN\_DEFAULT@{\_UART\_CMD\_TXEN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_TXEN\_DEFAULT}{\_UART\_CMD\_TXEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa50032c412ce9b410682624b1174f34c} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadd59f6155c757378fffb30ef9fc28e64}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_TXEN\_MASK@{\_UART\_CMD\_TXEN\_MASK}}
\index{\_UART\_CMD\_TXEN\_MASK@{\_UART\_CMD\_TXEN\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_TXEN\_MASK}{\_UART\_CMD\_TXEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadd59f6155c757378fffb30ef9fc28e64} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXEN\+\_\+\+MASK~0x4\+UL}

Bit mask for USART\+\_\+\+TXEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8bf1cfbac64fbef930ae7b5584ee5887}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_TXEN\_SHIFT@{\_UART\_CMD\_TXEN\_SHIFT}}
\index{\_UART\_CMD\_TXEN\_SHIFT@{\_UART\_CMD\_TXEN\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_TXEN\_SHIFT}{\_UART\_CMD\_TXEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8bf1cfbac64fbef930ae7b5584ee5887} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXEN\+\_\+\+SHIFT~2}

Shift value for USART\+\_\+\+TXEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0dc128c9f830982c847251819eb8b018}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_TXTRIDIS\_DEFAULT@{\_UART\_CMD\_TXTRIDIS\_DEFAULT}}
\index{\_UART\_CMD\_TXTRIDIS\_DEFAULT@{\_UART\_CMD\_TXTRIDIS\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_TXTRIDIS\_DEFAULT}{\_UART\_CMD\_TXTRIDIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0dc128c9f830982c847251819eb8b018} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXTRIDIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2f03a0e1d5c6bc28d8045dadb1c4cbd3}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_TXTRIDIS\_MASK@{\_UART\_CMD\_TXTRIDIS\_MASK}}
\index{\_UART\_CMD\_TXTRIDIS\_MASK@{\_UART\_CMD\_TXTRIDIS\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_TXTRIDIS\_MASK}{\_UART\_CMD\_TXTRIDIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2f03a0e1d5c6bc28d8045dadb1c4cbd3} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXTRIDIS\+\_\+\+MASK~0x200\+UL}

Bit mask for USART\+\_\+\+TXTRIDIS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0fbf7e64ee26f3ddf03ce784949708bc}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_TXTRIDIS\_SHIFT@{\_UART\_CMD\_TXTRIDIS\_SHIFT}}
\index{\_UART\_CMD\_TXTRIDIS\_SHIFT@{\_UART\_CMD\_TXTRIDIS\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_TXTRIDIS\_SHIFT}{\_UART\_CMD\_TXTRIDIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0fbf7e64ee26f3ddf03ce784949708bc} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXTRIDIS\+\_\+\+SHIFT~9}

Shift value for USART\+\_\+\+TXTRIDIS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga60805fd3fef0dee8e9f2fb00c40280fa}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_TXTRIEN\_DEFAULT@{\_UART\_CMD\_TXTRIEN\_DEFAULT}}
\index{\_UART\_CMD\_TXTRIEN\_DEFAULT@{\_UART\_CMD\_TXTRIEN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_TXTRIEN\_DEFAULT}{\_UART\_CMD\_TXTRIEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga60805fd3fef0dee8e9f2fb00c40280fa} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXTRIEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab79590e8fd0227921d7322d10177651b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_TXTRIEN\_MASK@{\_UART\_CMD\_TXTRIEN\_MASK}}
\index{\_UART\_CMD\_TXTRIEN\_MASK@{\_UART\_CMD\_TXTRIEN\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_TXTRIEN\_MASK}{\_UART\_CMD\_TXTRIEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab79590e8fd0227921d7322d10177651b} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXTRIEN\+\_\+\+MASK~0x100\+UL}

Bit mask for USART\+\_\+\+TXTRIEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga00f420a9d5d5b3f4b4469f6d01f7e569}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CMD\_TXTRIEN\_SHIFT@{\_UART\_CMD\_TXTRIEN\_SHIFT}}
\index{\_UART\_CMD\_TXTRIEN\_SHIFT@{\_UART\_CMD\_TXTRIEN\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CMD\_TXTRIEN\_SHIFT}{\_UART\_CMD\_TXTRIEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga00f420a9d5d5b3f4b4469f6d01f7e569} 
\#define \+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXTRIEN\+\_\+\+SHIFT~8}

Shift value for USART\+\_\+\+TXTRIEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad95801ffeda4a64d53c4108c9f260053}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_AUTOCS\_DEFAULT@{\_UART\_CTRL\_AUTOCS\_DEFAULT}}
\index{\_UART\_CTRL\_AUTOCS\_DEFAULT@{\_UART\_CTRL\_AUTOCS\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_AUTOCS\_DEFAULT}{\_UART\_CTRL\_AUTOCS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad95801ffeda4a64d53c4108c9f260053} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+AUTOCS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5992daf94e6b682ee3c05c4b731592a9}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_AUTOCS\_MASK@{\_UART\_CTRL\_AUTOCS\_MASK}}
\index{\_UART\_CTRL\_AUTOCS\_MASK@{\_UART\_CTRL\_AUTOCS\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_AUTOCS\_MASK}{\_UART\_CTRL\_AUTOCS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5992daf94e6b682ee3c05c4b731592a9} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+AUTOCS\+\_\+\+MASK~0x10000\+UL}

Bit mask for USART\+\_\+\+AUTOCS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2a4a4d8cc036c09df01a49c973c7a177}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_AUTOCS\_SHIFT@{\_UART\_CTRL\_AUTOCS\_SHIFT}}
\index{\_UART\_CTRL\_AUTOCS\_SHIFT@{\_UART\_CTRL\_AUTOCS\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_AUTOCS\_SHIFT}{\_UART\_CTRL\_AUTOCS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2a4a4d8cc036c09df01a49c973c7a177} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+AUTOCS\+\_\+\+SHIFT~16}

Shift value for USART\+\_\+\+AUTOCS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2f2b2e08e2230eecdc83c965d057fa94}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_AUTOTRI\_DEFAULT@{\_UART\_CTRL\_AUTOTRI\_DEFAULT}}
\index{\_UART\_CTRL\_AUTOTRI\_DEFAULT@{\_UART\_CTRL\_AUTOTRI\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_AUTOTRI\_DEFAULT}{\_UART\_CTRL\_AUTOTRI\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2f2b2e08e2230eecdc83c965d057fa94} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+AUTOTRI\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga20642a420955701f6de880d60edf6d24}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_AUTOTRI\_MASK@{\_UART\_CTRL\_AUTOTRI\_MASK}}
\index{\_UART\_CTRL\_AUTOTRI\_MASK@{\_UART\_CTRL\_AUTOTRI\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_AUTOTRI\_MASK}{\_UART\_CTRL\_AUTOTRI\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga20642a420955701f6de880d60edf6d24} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+AUTOTRI\+\_\+\+MASK~0x20000\+UL}

Bit mask for USART\+\_\+\+AUTOTRI \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaccf7440f6878375883a68f4b0eed1f29}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_AUTOTRI\_SHIFT@{\_UART\_CTRL\_AUTOTRI\_SHIFT}}
\index{\_UART\_CTRL\_AUTOTRI\_SHIFT@{\_UART\_CTRL\_AUTOTRI\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_AUTOTRI\_SHIFT}{\_UART\_CTRL\_AUTOTRI\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaccf7440f6878375883a68f4b0eed1f29} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+AUTOTRI\+\_\+\+SHIFT~17}

Shift value for USART\+\_\+\+AUTOTRI \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga80885e0386f51a0f9ee3456a2f481847}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_AUTOTX\_DEFAULT@{\_UART\_CTRL\_AUTOTX\_DEFAULT}}
\index{\_UART\_CTRL\_AUTOTX\_DEFAULT@{\_UART\_CTRL\_AUTOTX\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_AUTOTX\_DEFAULT}{\_UART\_CTRL\_AUTOTX\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga80885e0386f51a0f9ee3456a2f481847} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+AUTOTX\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae568dd712e6a98d46facec845bcd4717}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_AUTOTX\_MASK@{\_UART\_CTRL\_AUTOTX\_MASK}}
\index{\_UART\_CTRL\_AUTOTX\_MASK@{\_UART\_CTRL\_AUTOTX\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_AUTOTX\_MASK}{\_UART\_CTRL\_AUTOTX\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae568dd712e6a98d46facec845bcd4717} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+AUTOTX\+\_\+\+MASK~0x20000000\+UL}

Bit mask for USART\+\_\+\+AUTOTX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9bbc2339154674c26bf014627b30cadf}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_AUTOTX\_SHIFT@{\_UART\_CTRL\_AUTOTX\_SHIFT}}
\index{\_UART\_CTRL\_AUTOTX\_SHIFT@{\_UART\_CTRL\_AUTOTX\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_AUTOTX\_SHIFT}{\_UART\_CTRL\_AUTOTX\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9bbc2339154674c26bf014627b30cadf} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+AUTOTX\+\_\+\+SHIFT~29}

Shift value for USART\+\_\+\+AUTOTX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa9ccf0b14ad4a5d112b14cddc362be7e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_BIT8DV\_DEFAULT@{\_UART\_CTRL\_BIT8DV\_DEFAULT}}
\index{\_UART\_CTRL\_BIT8DV\_DEFAULT@{\_UART\_CTRL\_BIT8DV\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_BIT8DV\_DEFAULT}{\_UART\_CTRL\_BIT8DV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa9ccf0b14ad4a5d112b14cddc362be7e} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+BIT8\+DV\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7adc39b3ea40de01a93ef96a8dca3d8b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_BIT8DV\_MASK@{\_UART\_CTRL\_BIT8DV\_MASK}}
\index{\_UART\_CTRL\_BIT8DV\_MASK@{\_UART\_CTRL\_BIT8DV\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_BIT8DV\_MASK}{\_UART\_CTRL\_BIT8DV\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7adc39b3ea40de01a93ef96a8dca3d8b} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+BIT8\+DV\+\_\+\+MASK~0x200000\+UL}

Bit mask for USART\+\_\+\+BIT8\+DV \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae2fab5e1671085822c00a807b68a7be8}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_BIT8DV\_SHIFT@{\_UART\_CTRL\_BIT8DV\_SHIFT}}
\index{\_UART\_CTRL\_BIT8DV\_SHIFT@{\_UART\_CTRL\_BIT8DV\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_BIT8DV\_SHIFT}{\_UART\_CTRL\_BIT8DV\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae2fab5e1671085822c00a807b68a7be8} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+BIT8\+DV\+\_\+\+SHIFT~21}

Shift value for USART\+\_\+\+BIT8\+DV \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga25b83e8172f95662ae585f7b2a615f7f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_BYTESWAP\_DEFAULT@{\_UART\_CTRL\_BYTESWAP\_DEFAULT}}
\index{\_UART\_CTRL\_BYTESWAP\_DEFAULT@{\_UART\_CTRL\_BYTESWAP\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_BYTESWAP\_DEFAULT}{\_UART\_CTRL\_BYTESWAP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga25b83e8172f95662ae585f7b2a615f7f} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+BYTESWAP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga601a50bf609bfd84b19b9f37397cbe61}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_BYTESWAP\_MASK@{\_UART\_CTRL\_BYTESWAP\_MASK}}
\index{\_UART\_CTRL\_BYTESWAP\_MASK@{\_UART\_CTRL\_BYTESWAP\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_BYTESWAP\_MASK}{\_UART\_CTRL\_BYTESWAP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga601a50bf609bfd84b19b9f37397cbe61} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+BYTESWAP\+\_\+\+MASK~0x10000000\+UL}

Bit mask for USART\+\_\+\+BYTESWAP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad89bfa51b970ce2569787da8bfc316ce}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_BYTESWAP\_SHIFT@{\_UART\_CTRL\_BYTESWAP\_SHIFT}}
\index{\_UART\_CTRL\_BYTESWAP\_SHIFT@{\_UART\_CTRL\_BYTESWAP\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_BYTESWAP\_SHIFT}{\_UART\_CTRL\_BYTESWAP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad89bfa51b970ce2569787da8bfc316ce} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+BYTESWAP\+\_\+\+SHIFT~28}

Shift value for USART\+\_\+\+BYTESWAP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga877bce2480d71470f8e1c584eca5eae1}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_CCEN\_DEFAULT@{\_UART\_CTRL\_CCEN\_DEFAULT}}
\index{\_UART\_CTRL\_CCEN\_DEFAULT@{\_UART\_CTRL\_CCEN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_CCEN\_DEFAULT}{\_UART\_CTRL\_CCEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga877bce2480d71470f8e1c584eca5eae1} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CCEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa9e06bd7e806ea857d63f88286604b6f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_CCEN\_MASK@{\_UART\_CTRL\_CCEN\_MASK}}
\index{\_UART\_CTRL\_CCEN\_MASK@{\_UART\_CTRL\_CCEN\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_CCEN\_MASK}{\_UART\_CTRL\_CCEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa9e06bd7e806ea857d63f88286604b6f} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CCEN\+\_\+\+MASK~0x4\+UL}

Bit mask for USART\+\_\+\+CCEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaea05a51e0b861b88958d2ac88f3f43b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_CCEN\_SHIFT@{\_UART\_CTRL\_CCEN\_SHIFT}}
\index{\_UART\_CTRL\_CCEN\_SHIFT@{\_UART\_CTRL\_CCEN\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_CCEN\_SHIFT}{\_UART\_CTRL\_CCEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaea05a51e0b861b88958d2ac88f3f43b} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CCEN\+\_\+\+SHIFT~2}

Shift value for USART\+\_\+\+CCEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga39a0312757d56e322a3533ec73f28a04}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_CLKPHA\_DEFAULT@{\_UART\_CTRL\_CLKPHA\_DEFAULT}}
\index{\_UART\_CTRL\_CLKPHA\_DEFAULT@{\_UART\_CTRL\_CLKPHA\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_CLKPHA\_DEFAULT}{\_UART\_CTRL\_CLKPHA\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga39a0312757d56e322a3533ec73f28a04} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPHA\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab79e3865c2ed34447692378c15286bca}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_CLKPHA\_MASK@{\_UART\_CTRL\_CLKPHA\_MASK}}
\index{\_UART\_CTRL\_CLKPHA\_MASK@{\_UART\_CTRL\_CLKPHA\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_CLKPHA\_MASK}{\_UART\_CTRL\_CLKPHA\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab79e3865c2ed34447692378c15286bca} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPHA\+\_\+\+MASK~0x200\+UL}

Bit mask for USART\+\_\+\+CLKPHA \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1623bdb1296bb050eaab5589577201c9}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_CLKPHA\_SAMPLELEADING@{\_UART\_CTRL\_CLKPHA\_SAMPLELEADING}}
\index{\_UART\_CTRL\_CLKPHA\_SAMPLELEADING@{\_UART\_CTRL\_CLKPHA\_SAMPLELEADING}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_CLKPHA\_SAMPLELEADING}{\_UART\_CTRL\_CLKPHA\_SAMPLELEADING}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1623bdb1296bb050eaab5589577201c9} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPHA\+\_\+\+SAMPLELEADING~0x00000000\+UL}

Mode SAMPLELEADING for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1072537478a3733d3b37a985231bd0f3}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_CLKPHA\_SAMPLETRAILING@{\_UART\_CTRL\_CLKPHA\_SAMPLETRAILING}}
\index{\_UART\_CTRL\_CLKPHA\_SAMPLETRAILING@{\_UART\_CTRL\_CLKPHA\_SAMPLETRAILING}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_CLKPHA\_SAMPLETRAILING}{\_UART\_CTRL\_CLKPHA\_SAMPLETRAILING}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1072537478a3733d3b37a985231bd0f3} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPHA\+\_\+\+SAMPLETRAILING~0x00000001\+UL}

Mode SAMPLETRAILING for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6a80b29c617fb9986c38a504d1e1b03a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_CLKPHA\_SHIFT@{\_UART\_CTRL\_CLKPHA\_SHIFT}}
\index{\_UART\_CTRL\_CLKPHA\_SHIFT@{\_UART\_CTRL\_CLKPHA\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_CLKPHA\_SHIFT}{\_UART\_CTRL\_CLKPHA\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6a80b29c617fb9986c38a504d1e1b03a} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPHA\+\_\+\+SHIFT~9}

Shift value for USART\+\_\+\+CLKPHA \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6836f9758a0f60278f3ab4b0b681eea0}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_CLKPOL\_DEFAULT@{\_UART\_CTRL\_CLKPOL\_DEFAULT}}
\index{\_UART\_CTRL\_CLKPOL\_DEFAULT@{\_UART\_CTRL\_CLKPOL\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_CLKPOL\_DEFAULT}{\_UART\_CTRL\_CLKPOL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6836f9758a0f60278f3ab4b0b681eea0} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPOL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga74d9a4580518e72d20950ac5d9c72ef8}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_CLKPOL\_IDLEHIGH@{\_UART\_CTRL\_CLKPOL\_IDLEHIGH}}
\index{\_UART\_CTRL\_CLKPOL\_IDLEHIGH@{\_UART\_CTRL\_CLKPOL\_IDLEHIGH}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_CLKPOL\_IDLEHIGH}{\_UART\_CTRL\_CLKPOL\_IDLEHIGH}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga74d9a4580518e72d20950ac5d9c72ef8} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPOL\+\_\+\+IDLEHIGH~0x00000001\+UL}

Mode IDLEHIGH for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga73c11d4c4af9e280723d51888ce5068b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_CLKPOL\_IDLELOW@{\_UART\_CTRL\_CLKPOL\_IDLELOW}}
\index{\_UART\_CTRL\_CLKPOL\_IDLELOW@{\_UART\_CTRL\_CLKPOL\_IDLELOW}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_CLKPOL\_IDLELOW}{\_UART\_CTRL\_CLKPOL\_IDLELOW}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga73c11d4c4af9e280723d51888ce5068b} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPOL\+\_\+\+IDLELOW~0x00000000\+UL}

Mode IDLELOW for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1f4efc79ff5102221f1e0dcb89cbd200}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_CLKPOL\_MASK@{\_UART\_CTRL\_CLKPOL\_MASK}}
\index{\_UART\_CTRL\_CLKPOL\_MASK@{\_UART\_CTRL\_CLKPOL\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_CLKPOL\_MASK}{\_UART\_CTRL\_CLKPOL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1f4efc79ff5102221f1e0dcb89cbd200} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPOL\+\_\+\+MASK~0x100\+UL}

Bit mask for USART\+\_\+\+CLKPOL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab3538598e53221de49682805ed26b108}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_CLKPOL\_SHIFT@{\_UART\_CTRL\_CLKPOL\_SHIFT}}
\index{\_UART\_CTRL\_CLKPOL\_SHIFT@{\_UART\_CTRL\_CLKPOL\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_CLKPOL\_SHIFT}{\_UART\_CTRL\_CLKPOL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab3538598e53221de49682805ed26b108} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPOL\+\_\+\+SHIFT~8}

Shift value for USART\+\_\+\+CLKPOL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga339322d98aa537b9451eebf701a3d888}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_CSINV\_DEFAULT@{\_UART\_CTRL\_CSINV\_DEFAULT}}
\index{\_UART\_CTRL\_CSINV\_DEFAULT@{\_UART\_CTRL\_CSINV\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_CSINV\_DEFAULT}{\_UART\_CTRL\_CSINV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga339322d98aa537b9451eebf701a3d888} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CSINV\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0c8533f56c2ab4be8e0a3ea4ee2b39a2}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_CSINV\_MASK@{\_UART\_CTRL\_CSINV\_MASK}}
\index{\_UART\_CTRL\_CSINV\_MASK@{\_UART\_CTRL\_CSINV\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_CSINV\_MASK}{\_UART\_CTRL\_CSINV\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0c8533f56c2ab4be8e0a3ea4ee2b39a2} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CSINV\+\_\+\+MASK~0x8000\+UL}

Bit mask for USART\+\_\+\+CSINV \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab92b72d68d315d3cdad22b6eae0605fa}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_CSINV\_SHIFT@{\_UART\_CTRL\_CSINV\_SHIFT}}
\index{\_UART\_CTRL\_CSINV\_SHIFT@{\_UART\_CTRL\_CSINV\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_CSINV\_SHIFT}{\_UART\_CTRL\_CSINV\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab92b72d68d315d3cdad22b6eae0605fa} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CSINV\+\_\+\+SHIFT~15}

Shift value for USART\+\_\+\+CSINV \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7b52e18ca968db60b42df28e2d550cbb}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_CSMA\_DEFAULT@{\_UART\_CTRL\_CSMA\_DEFAULT}}
\index{\_UART\_CTRL\_CSMA\_DEFAULT@{\_UART\_CTRL\_CSMA\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_CSMA\_DEFAULT}{\_UART\_CTRL\_CSMA\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7b52e18ca968db60b42df28e2d550cbb} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CSMA\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3895a386a472d26cbb65c3a7fff00565}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_CSMA\_GOTOSLAVEMODE@{\_UART\_CTRL\_CSMA\_GOTOSLAVEMODE}}
\index{\_UART\_CTRL\_CSMA\_GOTOSLAVEMODE@{\_UART\_CTRL\_CSMA\_GOTOSLAVEMODE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_CSMA\_GOTOSLAVEMODE}{\_UART\_CTRL\_CSMA\_GOTOSLAVEMODE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3895a386a472d26cbb65c3a7fff00565} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CSMA\+\_\+\+GOTOSLAVEMODE~0x00000001\+UL}

Mode GOTOSLAVEMODE for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga94e3b8dcbf846217d2c1ec66e10a154a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_CSMA\_MASK@{\_UART\_CTRL\_CSMA\_MASK}}
\index{\_UART\_CTRL\_CSMA\_MASK@{\_UART\_CTRL\_CSMA\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_CSMA\_MASK}{\_UART\_CTRL\_CSMA\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga94e3b8dcbf846217d2c1ec66e10a154a} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CSMA\+\_\+\+MASK~0x800\+UL}

Bit mask for USART\+\_\+\+CSMA \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6c3ab9a558eeb609a3b952102dd772a8}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_CSMA\_NOACTION@{\_UART\_CTRL\_CSMA\_NOACTION}}
\index{\_UART\_CTRL\_CSMA\_NOACTION@{\_UART\_CTRL\_CSMA\_NOACTION}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_CSMA\_NOACTION}{\_UART\_CTRL\_CSMA\_NOACTION}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6c3ab9a558eeb609a3b952102dd772a8} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CSMA\+\_\+\+NOACTION~0x00000000\+UL}

Mode NOACTION for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9308f66b060b33c9a3c93706d3642dfe}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_CSMA\_SHIFT@{\_UART\_CTRL\_CSMA\_SHIFT}}
\index{\_UART\_CTRL\_CSMA\_SHIFT@{\_UART\_CTRL\_CSMA\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_CSMA\_SHIFT}{\_UART\_CTRL\_CSMA\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9308f66b060b33c9a3c93706d3642dfe} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CSMA\+\_\+\+SHIFT~11}

Shift value for USART\+\_\+\+CSMA \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga63707a2619c5a01ae80e8b69b078629e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_ERRSDMA\_DEFAULT@{\_UART\_CTRL\_ERRSDMA\_DEFAULT}}
\index{\_UART\_CTRL\_ERRSDMA\_DEFAULT@{\_UART\_CTRL\_ERRSDMA\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_ERRSDMA\_DEFAULT}{\_UART\_CTRL\_ERRSDMA\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga63707a2619c5a01ae80e8b69b078629e} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+ERRSDMA\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad80d354360c6fb266c289e83ee761aa8}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_ERRSDMA\_MASK@{\_UART\_CTRL\_ERRSDMA\_MASK}}
\index{\_UART\_CTRL\_ERRSDMA\_MASK@{\_UART\_CTRL\_ERRSDMA\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_ERRSDMA\_MASK}{\_UART\_CTRL\_ERRSDMA\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad80d354360c6fb266c289e83ee761aa8} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+ERRSDMA\+\_\+\+MASK~0x400000\+UL}

Bit mask for USART\+\_\+\+ERRSDMA \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6735079c9bb783c6ac83438fb3cba423}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_ERRSDMA\_SHIFT@{\_UART\_CTRL\_ERRSDMA\_SHIFT}}
\index{\_UART\_CTRL\_ERRSDMA\_SHIFT@{\_UART\_CTRL\_ERRSDMA\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_ERRSDMA\_SHIFT}{\_UART\_CTRL\_ERRSDMA\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6735079c9bb783c6ac83438fb3cba423} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+ERRSDMA\+\_\+\+SHIFT~22}

Shift value for USART\+\_\+\+ERRSDMA \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1ba1cb3eef09603a22a92e75eb5a22d9}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_ERRSRX\_DEFAULT@{\_UART\_CTRL\_ERRSRX\_DEFAULT}}
\index{\_UART\_CTRL\_ERRSRX\_DEFAULT@{\_UART\_CTRL\_ERRSRX\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_ERRSRX\_DEFAULT}{\_UART\_CTRL\_ERRSRX\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1ba1cb3eef09603a22a92e75eb5a22d9} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+ERRSRX\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga97a89a5d0e636e79915ec2a5af8db328}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_ERRSRX\_MASK@{\_UART\_CTRL\_ERRSRX\_MASK}}
\index{\_UART\_CTRL\_ERRSRX\_MASK@{\_UART\_CTRL\_ERRSRX\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_ERRSRX\_MASK}{\_UART\_CTRL\_ERRSRX\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga97a89a5d0e636e79915ec2a5af8db328} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+ERRSRX\+\_\+\+MASK~0x800000\+UL}

Bit mask for USART\+\_\+\+ERRSRX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae91da89fc5c4ae93c600360b1fdbcf86}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_ERRSRX\_SHIFT@{\_UART\_CTRL\_ERRSRX\_SHIFT}}
\index{\_UART\_CTRL\_ERRSRX\_SHIFT@{\_UART\_CTRL\_ERRSRX\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_ERRSRX\_SHIFT}{\_UART\_CTRL\_ERRSRX\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae91da89fc5c4ae93c600360b1fdbcf86} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+ERRSRX\+\_\+\+SHIFT~23}

Shift value for USART\+\_\+\+ERRSRX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadfc154a41d5f95a963aa7b12d0586665}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_ERRSTX\_DEFAULT@{\_UART\_CTRL\_ERRSTX\_DEFAULT}}
\index{\_UART\_CTRL\_ERRSTX\_DEFAULT@{\_UART\_CTRL\_ERRSTX\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_ERRSTX\_DEFAULT}{\_UART\_CTRL\_ERRSTX\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadfc154a41d5f95a963aa7b12d0586665} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+ERRSTX\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga26e8ab72c2f728dcc272462590c620c5}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_ERRSTX\_MASK@{\_UART\_CTRL\_ERRSTX\_MASK}}
\index{\_UART\_CTRL\_ERRSTX\_MASK@{\_UART\_CTRL\_ERRSTX\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_ERRSTX\_MASK}{\_UART\_CTRL\_ERRSTX\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga26e8ab72c2f728dcc272462590c620c5} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+ERRSTX\+\_\+\+MASK~0x1000000\+UL}

Bit mask for USART\+\_\+\+ERRSTX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0485b30367e1e0738371370d3788ae11}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_ERRSTX\_SHIFT@{\_UART\_CTRL\_ERRSTX\_SHIFT}}
\index{\_UART\_CTRL\_ERRSTX\_SHIFT@{\_UART\_CTRL\_ERRSTX\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_ERRSTX\_SHIFT}{\_UART\_CTRL\_ERRSTX\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0485b30367e1e0738371370d3788ae11} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+ERRSTX\+\_\+\+SHIFT~24}

Shift value for USART\+\_\+\+ERRSTX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2967103a743df74a1969b7e7e57bd3ec}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_LOOPBK\_DEFAULT@{\_UART\_CTRL\_LOOPBK\_DEFAULT}}
\index{\_UART\_CTRL\_LOOPBK\_DEFAULT@{\_UART\_CTRL\_LOOPBK\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_LOOPBK\_DEFAULT}{\_UART\_CTRL\_LOOPBK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2967103a743df74a1969b7e7e57bd3ec} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+LOOPBK\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga72e0e08a05795eb7ce5d381ab12e1ffe}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_LOOPBK\_MASK@{\_UART\_CTRL\_LOOPBK\_MASK}}
\index{\_UART\_CTRL\_LOOPBK\_MASK@{\_UART\_CTRL\_LOOPBK\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_LOOPBK\_MASK}{\_UART\_CTRL\_LOOPBK\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga72e0e08a05795eb7ce5d381ab12e1ffe} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+LOOPBK\+\_\+\+MASK~0x2\+UL}

Bit mask for USART\+\_\+\+LOOPBK \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3851ad8e310a97bcc1421c771bcc49b1}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_LOOPBK\_SHIFT@{\_UART\_CTRL\_LOOPBK\_SHIFT}}
\index{\_UART\_CTRL\_LOOPBK\_SHIFT@{\_UART\_CTRL\_LOOPBK\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_LOOPBK\_SHIFT}{\_UART\_CTRL\_LOOPBK\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3851ad8e310a97bcc1421c771bcc49b1} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+LOOPBK\+\_\+\+SHIFT~1}

Shift value for USART\+\_\+\+LOOPBK \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6a45f79f16c392317ecce941a41fee7b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_MASK@{\_UART\_CTRL\_MASK}}
\index{\_UART\_CTRL\_MASK@{\_UART\_CTRL\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_MASK}{\_UART\_CTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6a45f79f16c392317ecce941a41fee7b} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MASK~0x7\+DFFFF7\+FUL}

Mask for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga90089e620624d183b375295055857324}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_MPAB\_DEFAULT@{\_UART\_CTRL\_MPAB\_DEFAULT}}
\index{\_UART\_CTRL\_MPAB\_DEFAULT@{\_UART\_CTRL\_MPAB\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_MPAB\_DEFAULT}{\_UART\_CTRL\_MPAB\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga90089e620624d183b375295055857324} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MPAB\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga610c3be4f2d3ee5d358709a31d0f4fd2}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_MPAB\_MASK@{\_UART\_CTRL\_MPAB\_MASK}}
\index{\_UART\_CTRL\_MPAB\_MASK@{\_UART\_CTRL\_MPAB\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_MPAB\_MASK}{\_UART\_CTRL\_MPAB\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga610c3be4f2d3ee5d358709a31d0f4fd2} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MPAB\+\_\+\+MASK~0x10\+UL}

Bit mask for USART\+\_\+\+MPAB \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae445b5eaec9bdb3c070ead320f690fa7}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_MPAB\_SHIFT@{\_UART\_CTRL\_MPAB\_SHIFT}}
\index{\_UART\_CTRL\_MPAB\_SHIFT@{\_UART\_CTRL\_MPAB\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_MPAB\_SHIFT}{\_UART\_CTRL\_MPAB\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae445b5eaec9bdb3c070ead320f690fa7} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MPAB\+\_\+\+SHIFT~4}

Shift value for USART\+\_\+\+MPAB \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6c05e9462898a727666d6f4f94b3c3bf}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_MPM\_DEFAULT@{\_UART\_CTRL\_MPM\_DEFAULT}}
\index{\_UART\_CTRL\_MPM\_DEFAULT@{\_UART\_CTRL\_MPM\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_MPM\_DEFAULT}{\_UART\_CTRL\_MPM\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6c05e9462898a727666d6f4f94b3c3bf} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MPM\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4504fceb37f96ef9c28cea132cbc4ab7}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_MPM\_MASK@{\_UART\_CTRL\_MPM\_MASK}}
\index{\_UART\_CTRL\_MPM\_MASK@{\_UART\_CTRL\_MPM\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_MPM\_MASK}{\_UART\_CTRL\_MPM\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4504fceb37f96ef9c28cea132cbc4ab7} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MPM\+\_\+\+MASK~0x8\+UL}

Bit mask for USART\+\_\+\+MPM \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5f3b09fe27d5b3259c54872f99369941}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_MPM\_SHIFT@{\_UART\_CTRL\_MPM\_SHIFT}}
\index{\_UART\_CTRL\_MPM\_SHIFT@{\_UART\_CTRL\_MPM\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_MPM\_SHIFT}{\_UART\_CTRL\_MPM\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5f3b09fe27d5b3259c54872f99369941} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MPM\+\_\+\+SHIFT~3}

Shift value for USART\+\_\+\+MPM \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab64510416d1d75031edbebb4dc2d8261}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_MSBF\_DEFAULT@{\_UART\_CTRL\_MSBF\_DEFAULT}}
\index{\_UART\_CTRL\_MSBF\_DEFAULT@{\_UART\_CTRL\_MSBF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_MSBF\_DEFAULT}{\_UART\_CTRL\_MSBF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab64510416d1d75031edbebb4dc2d8261} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MSBF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab390209baa7a5e88a7d71bfcae6c5115}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_MSBF\_MASK@{\_UART\_CTRL\_MSBF\_MASK}}
\index{\_UART\_CTRL\_MSBF\_MASK@{\_UART\_CTRL\_MSBF\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_MSBF\_MASK}{\_UART\_CTRL\_MSBF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab390209baa7a5e88a7d71bfcae6c5115} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MSBF\+\_\+\+MASK~0x400\+UL}

Bit mask for USART\+\_\+\+MSBF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8a9c07d02a1b348aaba952ffaae7ab21}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_MSBF\_SHIFT@{\_UART\_CTRL\_MSBF\_SHIFT}}
\index{\_UART\_CTRL\_MSBF\_SHIFT@{\_UART\_CTRL\_MSBF\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_MSBF\_SHIFT}{\_UART\_CTRL\_MSBF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8a9c07d02a1b348aaba952ffaae7ab21} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MSBF\+\_\+\+SHIFT~10}

Shift value for USART\+\_\+\+MSBF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2f9f112c7023b35036e5e013be21a195}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_MVDIS\_DEFAULT@{\_UART\_CTRL\_MVDIS\_DEFAULT}}
\index{\_UART\_CTRL\_MVDIS\_DEFAULT@{\_UART\_CTRL\_MVDIS\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_MVDIS\_DEFAULT}{\_UART\_CTRL\_MVDIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2f9f112c7023b35036e5e013be21a195} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MVDIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab2cf7cefb2aeea9cf2f6e05b5d04b421}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_MVDIS\_MASK@{\_UART\_CTRL\_MVDIS\_MASK}}
\index{\_UART\_CTRL\_MVDIS\_MASK@{\_UART\_CTRL\_MVDIS\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_MVDIS\_MASK}{\_UART\_CTRL\_MVDIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab2cf7cefb2aeea9cf2f6e05b5d04b421} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MVDIS\+\_\+\+MASK~0x40000000\+UL}

Bit mask for USART\+\_\+\+MVDIS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga84f7cb26555c49bba316fab55098c0b1}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_MVDIS\_SHIFT@{\_UART\_CTRL\_MVDIS\_SHIFT}}
\index{\_UART\_CTRL\_MVDIS\_SHIFT@{\_UART\_CTRL\_MVDIS\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_MVDIS\_SHIFT}{\_UART\_CTRL\_MVDIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga84f7cb26555c49bba316fab55098c0b1} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MVDIS\+\_\+\+SHIFT~30}

Shift value for USART\+\_\+\+MVDIS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga42356fb72130d56df3d6975188c595a7}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_OVS\_DEFAULT@{\_UART\_CTRL\_OVS\_DEFAULT}}
\index{\_UART\_CTRL\_OVS\_DEFAULT@{\_UART\_CTRL\_OVS\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_OVS\_DEFAULT}{\_UART\_CTRL\_OVS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga42356fb72130d56df3d6975188c595a7} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa96df497c66ef6bbfc1687a180e324a7}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_OVS\_MASK@{\_UART\_CTRL\_OVS\_MASK}}
\index{\_UART\_CTRL\_OVS\_MASK@{\_UART\_CTRL\_OVS\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_OVS\_MASK}{\_UART\_CTRL\_OVS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa96df497c66ef6bbfc1687a180e324a7} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+MASK~0x60\+UL}

Bit mask for USART\+\_\+\+OVS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab3723d0428fb3fc7cd1e68b2aaeff346}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_OVS\_SHIFT@{\_UART\_CTRL\_OVS\_SHIFT}}
\index{\_UART\_CTRL\_OVS\_SHIFT@{\_UART\_CTRL\_OVS\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_OVS\_SHIFT}{\_UART\_CTRL\_OVS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab3723d0428fb3fc7cd1e68b2aaeff346} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+SHIFT~5}

Shift value for USART\+\_\+\+OVS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga43a63b2d61bd7edfddf8897271e1a075}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_OVS\_X16@{\_UART\_CTRL\_OVS\_X16}}
\index{\_UART\_CTRL\_OVS\_X16@{\_UART\_CTRL\_OVS\_X16}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_OVS\_X16}{\_UART\_CTRL\_OVS\_X16}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga43a63b2d61bd7edfddf8897271e1a075} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+X16~0x00000000\+UL}

Mode X16 for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0a83fcca82d66925b84e3e40f9e02df6}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_OVS\_X4@{\_UART\_CTRL\_OVS\_X4}}
\index{\_UART\_CTRL\_OVS\_X4@{\_UART\_CTRL\_OVS\_X4}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_OVS\_X4}{\_UART\_CTRL\_OVS\_X4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0a83fcca82d66925b84e3e40f9e02df6} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+X4~0x00000003\+UL}

Mode X4 for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaca9ebc24c886292aa744f7ad9c67c6c4}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_OVS\_X6@{\_UART\_CTRL\_OVS\_X6}}
\index{\_UART\_CTRL\_OVS\_X6@{\_UART\_CTRL\_OVS\_X6}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_OVS\_X6}{\_UART\_CTRL\_OVS\_X6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaca9ebc24c886292aa744f7ad9c67c6c4} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+X6~0x00000002\+UL}

Mode X6 for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8224052117649adc6fc997adc673263b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_OVS\_X8@{\_UART\_CTRL\_OVS\_X8}}
\index{\_UART\_CTRL\_OVS\_X8@{\_UART\_CTRL\_OVS\_X8}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_OVS\_X8}{\_UART\_CTRL\_OVS\_X8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8224052117649adc6fc997adc673263b} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+X8~0x00000001\+UL}

Mode X8 for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2543361fc88a8b049e8267a3c9d4de9e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_RESETVALUE@{\_UART\_CTRL\_RESETVALUE}}
\index{\_UART\_CTRL\_RESETVALUE@{\_UART\_CTRL\_RESETVALUE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_RESETVALUE}{\_UART\_CTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2543361fc88a8b049e8267a3c9d4de9e} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac5d56007016f618928ab9d945a276861}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_RXINV\_DEFAULT@{\_UART\_CTRL\_RXINV\_DEFAULT}}
\index{\_UART\_CTRL\_RXINV\_DEFAULT@{\_UART\_CTRL\_RXINV\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_RXINV\_DEFAULT}{\_UART\_CTRL\_RXINV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac5d56007016f618928ab9d945a276861} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+RXINV\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga910939a67de59c096bf7530d722178e4}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_RXINV\_MASK@{\_UART\_CTRL\_RXINV\_MASK}}
\index{\_UART\_CTRL\_RXINV\_MASK@{\_UART\_CTRL\_RXINV\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_RXINV\_MASK}{\_UART\_CTRL\_RXINV\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga910939a67de59c096bf7530d722178e4} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+RXINV\+\_\+\+MASK~0x2000\+UL}

Bit mask for USART\+\_\+\+RXINV \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga61e333d6a4f804ae14ed442798700c9b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_RXINV\_SHIFT@{\_UART\_CTRL\_RXINV\_SHIFT}}
\index{\_UART\_CTRL\_RXINV\_SHIFT@{\_UART\_CTRL\_RXINV\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_RXINV\_SHIFT}{\_UART\_CTRL\_RXINV\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga61e333d6a4f804ae14ed442798700c9b} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+RXINV\+\_\+\+SHIFT~13}

Shift value for USART\+\_\+\+RXINV \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6ffaf84994a1d90e3e752756beb1a7bf}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_SCMODE\_DEFAULT@{\_UART\_CTRL\_SCMODE\_DEFAULT}}
\index{\_UART\_CTRL\_SCMODE\_DEFAULT@{\_UART\_CTRL\_SCMODE\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_SCMODE\_DEFAULT}{\_UART\_CTRL\_SCMODE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6ffaf84994a1d90e3e752756beb1a7bf} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SCMODE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5b2e9a4545fefa9fd9edb3cb6ac1eb49}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_SCMODE\_MASK@{\_UART\_CTRL\_SCMODE\_MASK}}
\index{\_UART\_CTRL\_SCMODE\_MASK@{\_UART\_CTRL\_SCMODE\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_SCMODE\_MASK}{\_UART\_CTRL\_SCMODE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5b2e9a4545fefa9fd9edb3cb6ac1eb49} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SCMODE\+\_\+\+MASK~0x40000\+UL}

Bit mask for USART\+\_\+\+SCMODE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga53c016ad9fadeddbbbee32ba9d27a311}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_SCMODE\_SHIFT@{\_UART\_CTRL\_SCMODE\_SHIFT}}
\index{\_UART\_CTRL\_SCMODE\_SHIFT@{\_UART\_CTRL\_SCMODE\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_SCMODE\_SHIFT}{\_UART\_CTRL\_SCMODE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga53c016ad9fadeddbbbee32ba9d27a311} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SCMODE\+\_\+\+SHIFT~18}

Shift value for USART\+\_\+\+SCMODE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab0fe49e7a9c0847b1ad129d429f35f84}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_SCRETRANS\_DEFAULT@{\_UART\_CTRL\_SCRETRANS\_DEFAULT}}
\index{\_UART\_CTRL\_SCRETRANS\_DEFAULT@{\_UART\_CTRL\_SCRETRANS\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_SCRETRANS\_DEFAULT}{\_UART\_CTRL\_SCRETRANS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab0fe49e7a9c0847b1ad129d429f35f84} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SCRETRANS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4655a924689137cf4f0369f487a3ea7b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_SCRETRANS\_MASK@{\_UART\_CTRL\_SCRETRANS\_MASK}}
\index{\_UART\_CTRL\_SCRETRANS\_MASK@{\_UART\_CTRL\_SCRETRANS\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_SCRETRANS\_MASK}{\_UART\_CTRL\_SCRETRANS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4655a924689137cf4f0369f487a3ea7b} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SCRETRANS\+\_\+\+MASK~0x80000\+UL}

Bit mask for USART\+\_\+\+SCRETRANS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad8a7bb7cbb21e1260a2840268ec6f77b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_SCRETRANS\_SHIFT@{\_UART\_CTRL\_SCRETRANS\_SHIFT}}
\index{\_UART\_CTRL\_SCRETRANS\_SHIFT@{\_UART\_CTRL\_SCRETRANS\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_SCRETRANS\_SHIFT}{\_UART\_CTRL\_SCRETRANS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad8a7bb7cbb21e1260a2840268ec6f77b} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SCRETRANS\+\_\+\+SHIFT~19}

Shift value for USART\+\_\+\+SCRETRANS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaec215d5fe6dc238fe28009ec614e4dc}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_SKIPPERRF\_DEFAULT@{\_UART\_CTRL\_SKIPPERRF\_DEFAULT}}
\index{\_UART\_CTRL\_SKIPPERRF\_DEFAULT@{\_UART\_CTRL\_SKIPPERRF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_SKIPPERRF\_DEFAULT}{\_UART\_CTRL\_SKIPPERRF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaec215d5fe6dc238fe28009ec614e4dc} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SKIPPERRF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8aa744640f55bdc020e68d81f265c921}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_SKIPPERRF\_MASK@{\_UART\_CTRL\_SKIPPERRF\_MASK}}
\index{\_UART\_CTRL\_SKIPPERRF\_MASK@{\_UART\_CTRL\_SKIPPERRF\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_SKIPPERRF\_MASK}{\_UART\_CTRL\_SKIPPERRF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8aa744640f55bdc020e68d81f265c921} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SKIPPERRF\+\_\+\+MASK~0x100000\+UL}

Bit mask for USART\+\_\+\+SKIPPERRF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafab95e090befcee82a880a35ca683710}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_SKIPPERRF\_SHIFT@{\_UART\_CTRL\_SKIPPERRF\_SHIFT}}
\index{\_UART\_CTRL\_SKIPPERRF\_SHIFT@{\_UART\_CTRL\_SKIPPERRF\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_SKIPPERRF\_SHIFT}{\_UART\_CTRL\_SKIPPERRF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafab95e090befcee82a880a35ca683710} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SKIPPERRF\+\_\+\+SHIFT~20}

Shift value for USART\+\_\+\+SKIPPERRF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga266a47243299faa641130be2e43dac3f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_SYNC\_DEFAULT@{\_UART\_CTRL\_SYNC\_DEFAULT}}
\index{\_UART\_CTRL\_SYNC\_DEFAULT@{\_UART\_CTRL\_SYNC\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_SYNC\_DEFAULT}{\_UART\_CTRL\_SYNC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga266a47243299faa641130be2e43dac3f} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SYNC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacf212a13611c22e3f631bb868fd772a8}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_SYNC\_MASK@{\_UART\_CTRL\_SYNC\_MASK}}
\index{\_UART\_CTRL\_SYNC\_MASK@{\_UART\_CTRL\_SYNC\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_SYNC\_MASK}{\_UART\_CTRL\_SYNC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacf212a13611c22e3f631bb868fd772a8} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SYNC\+\_\+\+MASK~0x1\+UL}

Bit mask for USART\+\_\+\+SYNC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf43f50a6f4a010d13e582bdd8b69fc8b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_SYNC\_SHIFT@{\_UART\_CTRL\_SYNC\_SHIFT}}
\index{\_UART\_CTRL\_SYNC\_SHIFT@{\_UART\_CTRL\_SYNC\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_SYNC\_SHIFT}{\_UART\_CTRL\_SYNC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf43f50a6f4a010d13e582bdd8b69fc8b} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SYNC\+\_\+\+SHIFT~0}

Shift value for USART\+\_\+\+SYNC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga915f538ca2c5b606107eb0dde46c57a4}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_TXBIL\_DEFAULT@{\_UART\_CTRL\_TXBIL\_DEFAULT}}
\index{\_UART\_CTRL\_TXBIL\_DEFAULT@{\_UART\_CTRL\_TXBIL\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_TXBIL\_DEFAULT}{\_UART\_CTRL\_TXBIL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga915f538ca2c5b606107eb0dde46c57a4} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXBIL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6f9acd7b3646fbc09a7eb66bdef09f22}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_TXBIL\_EMPTY@{\_UART\_CTRL\_TXBIL\_EMPTY}}
\index{\_UART\_CTRL\_TXBIL\_EMPTY@{\_UART\_CTRL\_TXBIL\_EMPTY}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_TXBIL\_EMPTY}{\_UART\_CTRL\_TXBIL\_EMPTY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6f9acd7b3646fbc09a7eb66bdef09f22} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXBIL\+\_\+\+EMPTY~0x00000000\+UL}

Mode EMPTY for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9561f83b63a80eb1ee46f07af3ca5577}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_TXBIL\_HALFFULL@{\_UART\_CTRL\_TXBIL\_HALFFULL}}
\index{\_UART\_CTRL\_TXBIL\_HALFFULL@{\_UART\_CTRL\_TXBIL\_HALFFULL}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_TXBIL\_HALFFULL}{\_UART\_CTRL\_TXBIL\_HALFFULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9561f83b63a80eb1ee46f07af3ca5577} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXBIL\+\_\+\+HALFFULL~0x00000001\+UL}

Mode HALFFULL for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa3d7e7ff7efdb894b66d3a27d442deb9}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_TXBIL\_MASK@{\_UART\_CTRL\_TXBIL\_MASK}}
\index{\_UART\_CTRL\_TXBIL\_MASK@{\_UART\_CTRL\_TXBIL\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_TXBIL\_MASK}{\_UART\_CTRL\_TXBIL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa3d7e7ff7efdb894b66d3a27d442deb9} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXBIL\+\_\+\+MASK~0x1000\+UL}

Bit mask for USART\+\_\+\+TXBIL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2197cffac8bd3908f42bdf5cdff43c30}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_TXBIL\_SHIFT@{\_UART\_CTRL\_TXBIL\_SHIFT}}
\index{\_UART\_CTRL\_TXBIL\_SHIFT@{\_UART\_CTRL\_TXBIL\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_TXBIL\_SHIFT}{\_UART\_CTRL\_TXBIL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2197cffac8bd3908f42bdf5cdff43c30} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXBIL\+\_\+\+SHIFT~12}

Shift value for USART\+\_\+\+TXBIL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5bc6fa98fa774da56b2b10138e29d252}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_TXDELAY\_DEFAULT@{\_UART\_CTRL\_TXDELAY\_DEFAULT}}
\index{\_UART\_CTRL\_TXDELAY\_DEFAULT@{\_UART\_CTRL\_TXDELAY\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_TXDELAY\_DEFAULT}{\_UART\_CTRL\_TXDELAY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5bc6fa98fa774da56b2b10138e29d252} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab0d37415bb61c5d56adc1dc03547c503}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_TXDELAY\_DOUBLE@{\_UART\_CTRL\_TXDELAY\_DOUBLE}}
\index{\_UART\_CTRL\_TXDELAY\_DOUBLE@{\_UART\_CTRL\_TXDELAY\_DOUBLE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_TXDELAY\_DOUBLE}{\_UART\_CTRL\_TXDELAY\_DOUBLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab0d37415bb61c5d56adc1dc03547c503} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+DOUBLE~0x00000002\+UL}

Mode DOUBLE for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafff73fc48c2f70a8c5bc5f01623a330d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_TXDELAY\_MASK@{\_UART\_CTRL\_TXDELAY\_MASK}}
\index{\_UART\_CTRL\_TXDELAY\_MASK@{\_UART\_CTRL\_TXDELAY\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_TXDELAY\_MASK}{\_UART\_CTRL\_TXDELAY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafff73fc48c2f70a8c5bc5f01623a330d} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+MASK~0x\+C000000\+UL}

Bit mask for USART\+\_\+\+TXDELAY \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9ac9b5995f16fcbad4d9bf4550138048}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_TXDELAY\_NONE@{\_UART\_CTRL\_TXDELAY\_NONE}}
\index{\_UART\_CTRL\_TXDELAY\_NONE@{\_UART\_CTRL\_TXDELAY\_NONE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_TXDELAY\_NONE}{\_UART\_CTRL\_TXDELAY\_NONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9ac9b5995f16fcbad4d9bf4550138048} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+NONE~0x00000000\+UL}

Mode NONE for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0de43eb2fd41ab34b5d85c985ff88241}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_TXDELAY\_SHIFT@{\_UART\_CTRL\_TXDELAY\_SHIFT}}
\index{\_UART\_CTRL\_TXDELAY\_SHIFT@{\_UART\_CTRL\_TXDELAY\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_TXDELAY\_SHIFT}{\_UART\_CTRL\_TXDELAY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0de43eb2fd41ab34b5d85c985ff88241} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+SHIFT~26}

Shift value for USART\+\_\+\+TXDELAY \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga503c59c6e668094c15a1ed1bae6873a0}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_TXDELAY\_SINGLE@{\_UART\_CTRL\_TXDELAY\_SINGLE}}
\index{\_UART\_CTRL\_TXDELAY\_SINGLE@{\_UART\_CTRL\_TXDELAY\_SINGLE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_TXDELAY\_SINGLE}{\_UART\_CTRL\_TXDELAY\_SINGLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga503c59c6e668094c15a1ed1bae6873a0} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+SINGLE~0x00000001\+UL}

Mode SINGLE for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga418e585dc6c5cda4d4544b46ccbad581}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_TXDELAY\_TRIPLE@{\_UART\_CTRL\_TXDELAY\_TRIPLE}}
\index{\_UART\_CTRL\_TXDELAY\_TRIPLE@{\_UART\_CTRL\_TXDELAY\_TRIPLE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_TXDELAY\_TRIPLE}{\_UART\_CTRL\_TXDELAY\_TRIPLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga418e585dc6c5cda4d4544b46ccbad581} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+TRIPLE~0x00000003\+UL}

Mode TRIPLE for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaebfb459e3437ce28e743f22cbfd088ad}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_TXINV\_DEFAULT@{\_UART\_CTRL\_TXINV\_DEFAULT}}
\index{\_UART\_CTRL\_TXINV\_DEFAULT@{\_UART\_CTRL\_TXINV\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_TXINV\_DEFAULT}{\_UART\_CTRL\_TXINV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaebfb459e3437ce28e743f22cbfd088ad} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXINV\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2013cf9fa0a434880a6d2bb6c85c6716}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_TXINV\_MASK@{\_UART\_CTRL\_TXINV\_MASK}}
\index{\_UART\_CTRL\_TXINV\_MASK@{\_UART\_CTRL\_TXINV\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_TXINV\_MASK}{\_UART\_CTRL\_TXINV\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2013cf9fa0a434880a6d2bb6c85c6716} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXINV\+\_\+\+MASK~0x4000\+UL}

Bit mask for USART\+\_\+\+TXINV \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga942d4aee22783b8e37ee9018641f4127}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_CTRL\_TXINV\_SHIFT@{\_UART\_CTRL\_TXINV\_SHIFT}}
\index{\_UART\_CTRL\_TXINV\_SHIFT@{\_UART\_CTRL\_TXINV\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_CTRL\_TXINV\_SHIFT}{\_UART\_CTRL\_TXINV\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga942d4aee22783b8e37ee9018641f4127} 
\#define \+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXINV\+\_\+\+SHIFT~14}

Shift value for USART\+\_\+\+TXINV \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1364d02f952f4ea415d6ec328cec350d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_DATABITS\_DEFAULT@{\_UART\_FRAME\_DATABITS\_DEFAULT}}
\index{\_UART\_FRAME\_DATABITS\_DEFAULT@{\_UART\_FRAME\_DATABITS\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_DATABITS\_DEFAULT}{\_UART\_FRAME\_DATABITS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1364d02f952f4ea415d6ec328cec350d} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+DEFAULT~0x00000005\+UL}

Mode DEFAULT for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga98a0d1f4ef6bdc71eb1264c1b94fbe65}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_DATABITS\_EIGHT@{\_UART\_FRAME\_DATABITS\_EIGHT}}
\index{\_UART\_FRAME\_DATABITS\_EIGHT@{\_UART\_FRAME\_DATABITS\_EIGHT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_DATABITS\_EIGHT}{\_UART\_FRAME\_DATABITS\_EIGHT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga98a0d1f4ef6bdc71eb1264c1b94fbe65} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+EIGHT~0x00000005\+UL}

Mode EIGHT for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5bf557ee1b2316cdfdfc4446dfd546ed}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_DATABITS\_ELEVEN@{\_UART\_FRAME\_DATABITS\_ELEVEN}}
\index{\_UART\_FRAME\_DATABITS\_ELEVEN@{\_UART\_FRAME\_DATABITS\_ELEVEN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_DATABITS\_ELEVEN}{\_UART\_FRAME\_DATABITS\_ELEVEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5bf557ee1b2316cdfdfc4446dfd546ed} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+ELEVEN~0x00000008\+UL}

Mode ELEVEN for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf06dfc29071acaff46bd54c6f5cb3d49}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_DATABITS\_FIFTEEN@{\_UART\_FRAME\_DATABITS\_FIFTEEN}}
\index{\_UART\_FRAME\_DATABITS\_FIFTEEN@{\_UART\_FRAME\_DATABITS\_FIFTEEN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_DATABITS\_FIFTEEN}{\_UART\_FRAME\_DATABITS\_FIFTEEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf06dfc29071acaff46bd54c6f5cb3d49} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+FIFTEEN~0x0000000\+CUL}

Mode FIFTEEN for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5e6a5d9a02823fbe377682331735dce0}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_DATABITS\_FIVE@{\_UART\_FRAME\_DATABITS\_FIVE}}
\index{\_UART\_FRAME\_DATABITS\_FIVE@{\_UART\_FRAME\_DATABITS\_FIVE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_DATABITS\_FIVE}{\_UART\_FRAME\_DATABITS\_FIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5e6a5d9a02823fbe377682331735dce0} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+FIVE~0x00000002\+UL}

Mode FIVE for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8dfe8e5e5e7175a37bba5e0375a10f72}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_DATABITS\_FOUR@{\_UART\_FRAME\_DATABITS\_FOUR}}
\index{\_UART\_FRAME\_DATABITS\_FOUR@{\_UART\_FRAME\_DATABITS\_FOUR}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_DATABITS\_FOUR}{\_UART\_FRAME\_DATABITS\_FOUR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8dfe8e5e5e7175a37bba5e0375a10f72} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+FOUR~0x00000001\+UL}

Mode FOUR for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf87fdee66957a302263315bd66501d68}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_DATABITS\_FOURTEEN@{\_UART\_FRAME\_DATABITS\_FOURTEEN}}
\index{\_UART\_FRAME\_DATABITS\_FOURTEEN@{\_UART\_FRAME\_DATABITS\_FOURTEEN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_DATABITS\_FOURTEEN}{\_UART\_FRAME\_DATABITS\_FOURTEEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf87fdee66957a302263315bd66501d68} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+FOURTEEN~0x0000000\+BUL}

Mode FOURTEEN for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga11dc8e247908fa346b4e9076c4c9a0bd}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_DATABITS\_MASK@{\_UART\_FRAME\_DATABITS\_MASK}}
\index{\_UART\_FRAME\_DATABITS\_MASK@{\_UART\_FRAME\_DATABITS\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_DATABITS\_MASK}{\_UART\_FRAME\_DATABITS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga11dc8e247908fa346b4e9076c4c9a0bd} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+MASK~0x\+FUL}

Bit mask for USART\+\_\+\+DATABITS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga304b234752c32596df08572a6fc5663b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_DATABITS\_NINE@{\_UART\_FRAME\_DATABITS\_NINE}}
\index{\_UART\_FRAME\_DATABITS\_NINE@{\_UART\_FRAME\_DATABITS\_NINE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_DATABITS\_NINE}{\_UART\_FRAME\_DATABITS\_NINE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga304b234752c32596df08572a6fc5663b} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+NINE~0x00000006\+UL}

Mode NINE for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac8403ad93d8fef593cdf66ae9ed438ea}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_DATABITS\_SEVEN@{\_UART\_FRAME\_DATABITS\_SEVEN}}
\index{\_UART\_FRAME\_DATABITS\_SEVEN@{\_UART\_FRAME\_DATABITS\_SEVEN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_DATABITS\_SEVEN}{\_UART\_FRAME\_DATABITS\_SEVEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac8403ad93d8fef593cdf66ae9ed438ea} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+SEVEN~0x00000004\+UL}

Mode SEVEN for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga30c67c73fbf3a5b513188d83d8a92e0b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_DATABITS\_SHIFT@{\_UART\_FRAME\_DATABITS\_SHIFT}}
\index{\_UART\_FRAME\_DATABITS\_SHIFT@{\_UART\_FRAME\_DATABITS\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_DATABITS\_SHIFT}{\_UART\_FRAME\_DATABITS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga30c67c73fbf3a5b513188d83d8a92e0b} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+SHIFT~0}

Shift value for USART\+\_\+\+DATABITS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga912a88d276da6dcaaf629eccb4cc343d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_DATABITS\_SIX@{\_UART\_FRAME\_DATABITS\_SIX}}
\index{\_UART\_FRAME\_DATABITS\_SIX@{\_UART\_FRAME\_DATABITS\_SIX}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_DATABITS\_SIX}{\_UART\_FRAME\_DATABITS\_SIX}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga912a88d276da6dcaaf629eccb4cc343d} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+SIX~0x00000003\+UL}

Mode SIX for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6e8dee1b42976d023830d9237645a210}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_DATABITS\_SIXTEEN@{\_UART\_FRAME\_DATABITS\_SIXTEEN}}
\index{\_UART\_FRAME\_DATABITS\_SIXTEEN@{\_UART\_FRAME\_DATABITS\_SIXTEEN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_DATABITS\_SIXTEEN}{\_UART\_FRAME\_DATABITS\_SIXTEEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6e8dee1b42976d023830d9237645a210} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+SIXTEEN~0x0000000\+DUL}

Mode SIXTEEN for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2a9010135123d4866e60a50b13071511}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_DATABITS\_TEN@{\_UART\_FRAME\_DATABITS\_TEN}}
\index{\_UART\_FRAME\_DATABITS\_TEN@{\_UART\_FRAME\_DATABITS\_TEN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_DATABITS\_TEN}{\_UART\_FRAME\_DATABITS\_TEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2a9010135123d4866e60a50b13071511} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+TEN~0x00000007\+UL}

Mode TEN for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga73902faf767c099460c58f29f46bdc93}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_DATABITS\_THIRTEEN@{\_UART\_FRAME\_DATABITS\_THIRTEEN}}
\index{\_UART\_FRAME\_DATABITS\_THIRTEEN@{\_UART\_FRAME\_DATABITS\_THIRTEEN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_DATABITS\_THIRTEEN}{\_UART\_FRAME\_DATABITS\_THIRTEEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga73902faf767c099460c58f29f46bdc93} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+THIRTEEN~0x0000000\+AUL}

Mode THIRTEEN for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1dab8c32463df00296c2b3fec2cfa17c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_DATABITS\_TWELVE@{\_UART\_FRAME\_DATABITS\_TWELVE}}
\index{\_UART\_FRAME\_DATABITS\_TWELVE@{\_UART\_FRAME\_DATABITS\_TWELVE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_DATABITS\_TWELVE}{\_UART\_FRAME\_DATABITS\_TWELVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1dab8c32463df00296c2b3fec2cfa17c} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+TWELVE~0x00000009\+UL}

Mode TWELVE for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaeaaaf90e149134610ef9d13eaf033cd1}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_MASK@{\_UART\_FRAME\_MASK}}
\index{\_UART\_FRAME\_MASK@{\_UART\_FRAME\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_MASK}{\_UART\_FRAME\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaeaaaf90e149134610ef9d13eaf033cd1} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+MASK~0x0000330\+FUL}

Mask for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3ab7b43cc49be8dbb378e566b289a152}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_PARITY\_DEFAULT@{\_UART\_FRAME\_PARITY\_DEFAULT}}
\index{\_UART\_FRAME\_PARITY\_DEFAULT@{\_UART\_FRAME\_PARITY\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_PARITY\_DEFAULT}{\_UART\_FRAME\_PARITY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3ab7b43cc49be8dbb378e566b289a152} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+PARITY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8fb5d9f0e630a66f920e1a7606be1567}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_PARITY\_EVEN@{\_UART\_FRAME\_PARITY\_EVEN}}
\index{\_UART\_FRAME\_PARITY\_EVEN@{\_UART\_FRAME\_PARITY\_EVEN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_PARITY\_EVEN}{\_UART\_FRAME\_PARITY\_EVEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8fb5d9f0e630a66f920e1a7606be1567} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+PARITY\+\_\+\+EVEN~0x00000002\+UL}

Mode EVEN for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae1e288e1cd05b000cc8bdd774d8c78df}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_PARITY\_MASK@{\_UART\_FRAME\_PARITY\_MASK}}
\index{\_UART\_FRAME\_PARITY\_MASK@{\_UART\_FRAME\_PARITY\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_PARITY\_MASK}{\_UART\_FRAME\_PARITY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae1e288e1cd05b000cc8bdd774d8c78df} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+PARITY\+\_\+\+MASK~0x300\+UL}

Bit mask for USART\+\_\+\+PARITY \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga684925f7ff8a0e7b9f50046fff7551fa}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_PARITY\_NONE@{\_UART\_FRAME\_PARITY\_NONE}}
\index{\_UART\_FRAME\_PARITY\_NONE@{\_UART\_FRAME\_PARITY\_NONE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_PARITY\_NONE}{\_UART\_FRAME\_PARITY\_NONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga684925f7ff8a0e7b9f50046fff7551fa} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+PARITY\+\_\+\+NONE~0x00000000\+UL}

Mode NONE for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga38571f92dd163ed184616450dd4cd27b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_PARITY\_ODD@{\_UART\_FRAME\_PARITY\_ODD}}
\index{\_UART\_FRAME\_PARITY\_ODD@{\_UART\_FRAME\_PARITY\_ODD}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_PARITY\_ODD}{\_UART\_FRAME\_PARITY\_ODD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga38571f92dd163ed184616450dd4cd27b} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+PARITY\+\_\+\+ODD~0x00000003\+UL}

Mode ODD for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7866dc73649bb27fb9f697228f2abbf4}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_PARITY\_SHIFT@{\_UART\_FRAME\_PARITY\_SHIFT}}
\index{\_UART\_FRAME\_PARITY\_SHIFT@{\_UART\_FRAME\_PARITY\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_PARITY\_SHIFT}{\_UART\_FRAME\_PARITY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7866dc73649bb27fb9f697228f2abbf4} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+PARITY\+\_\+\+SHIFT~8}

Shift value for USART\+\_\+\+PARITY \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac484a539e31a62e7dcaedfa632e8d564}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_RESETVALUE@{\_UART\_FRAME\_RESETVALUE}}
\index{\_UART\_FRAME\_RESETVALUE@{\_UART\_FRAME\_RESETVALUE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_RESETVALUE}{\_UART\_FRAME\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac484a539e31a62e7dcaedfa632e8d564} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+RESETVALUE~0x00001005\+UL}

Default value for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga887cb4ada3a838ce4821820ef0336fbe}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_STOPBITS\_DEFAULT@{\_UART\_FRAME\_STOPBITS\_DEFAULT}}
\index{\_UART\_FRAME\_STOPBITS\_DEFAULT@{\_UART\_FRAME\_STOPBITS\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_STOPBITS\_DEFAULT}{\_UART\_FRAME\_STOPBITS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga887cb4ada3a838ce4821820ef0336fbe} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga325d2754970042d912b426288d774bd1}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_STOPBITS\_HALF@{\_UART\_FRAME\_STOPBITS\_HALF}}
\index{\_UART\_FRAME\_STOPBITS\_HALF@{\_UART\_FRAME\_STOPBITS\_HALF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_STOPBITS\_HALF}{\_UART\_FRAME\_STOPBITS\_HALF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga325d2754970042d912b426288d774bd1} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+HALF~0x00000000\+UL}

Mode HALF for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3ebebf2b11bbb048bb9a5417320e717d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_STOPBITS\_MASK@{\_UART\_FRAME\_STOPBITS\_MASK}}
\index{\_UART\_FRAME\_STOPBITS\_MASK@{\_UART\_FRAME\_STOPBITS\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_STOPBITS\_MASK}{\_UART\_FRAME\_STOPBITS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3ebebf2b11bbb048bb9a5417320e717d} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+MASK~0x3000\+UL}

Bit mask for USART\+\_\+\+STOPBITS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac0de2bed1625b36dcd1ec7653b77d5ef}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_STOPBITS\_ONE@{\_UART\_FRAME\_STOPBITS\_ONE}}
\index{\_UART\_FRAME\_STOPBITS\_ONE@{\_UART\_FRAME\_STOPBITS\_ONE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_STOPBITS\_ONE}{\_UART\_FRAME\_STOPBITS\_ONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac0de2bed1625b36dcd1ec7653b77d5ef} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+ONE~0x00000001\+UL}

Mode ONE for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaeea3712bca9b17ddd9e9f103c66104b1}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_STOPBITS\_ONEANDAHALF@{\_UART\_FRAME\_STOPBITS\_ONEANDAHALF}}
\index{\_UART\_FRAME\_STOPBITS\_ONEANDAHALF@{\_UART\_FRAME\_STOPBITS\_ONEANDAHALF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_STOPBITS\_ONEANDAHALF}{\_UART\_FRAME\_STOPBITS\_ONEANDAHALF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaeea3712bca9b17ddd9e9f103c66104b1} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+ONEANDAHALF~0x00000002\+UL}

Mode ONEANDAHALF for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2bb4ce5f79bf078e8d7ca1cbfa65c88d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_STOPBITS\_SHIFT@{\_UART\_FRAME\_STOPBITS\_SHIFT}}
\index{\_UART\_FRAME\_STOPBITS\_SHIFT@{\_UART\_FRAME\_STOPBITS\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_STOPBITS\_SHIFT}{\_UART\_FRAME\_STOPBITS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2bb4ce5f79bf078e8d7ca1cbfa65c88d} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+SHIFT~12}

Shift value for USART\+\_\+\+STOPBITS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9c8657ac1db3b4f6a2189e4e5bea24c3}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_FRAME\_STOPBITS\_TWO@{\_UART\_FRAME\_STOPBITS\_TWO}}
\index{\_UART\_FRAME\_STOPBITS\_TWO@{\_UART\_FRAME\_STOPBITS\_TWO}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_FRAME\_STOPBITS\_TWO}{\_UART\_FRAME\_STOPBITS\_TWO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9c8657ac1db3b4f6a2189e4e5bea24c3} 
\#define \+\_\+\+UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+TWO~0x00000003\+UL}

Mode TWO for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga721e7599ba7278976aa0adcf869d26dc}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_DELAY\_DEFAULT@{\_UART\_I2SCTRL\_DELAY\_DEFAULT}}
\index{\_UART\_I2SCTRL\_DELAY\_DEFAULT@{\_UART\_I2SCTRL\_DELAY\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_DELAY\_DEFAULT}{\_UART\_I2SCTRL\_DELAY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga721e7599ba7278976aa0adcf869d26dc} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+DELAY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga432e7dff7cbef7325cb7eab3541cb9fd}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_DELAY\_MASK@{\_UART\_I2SCTRL\_DELAY\_MASK}}
\index{\_UART\_I2SCTRL\_DELAY\_MASK@{\_UART\_I2SCTRL\_DELAY\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_DELAY\_MASK}{\_UART\_I2SCTRL\_DELAY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga432e7dff7cbef7325cb7eab3541cb9fd} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+DELAY\+\_\+\+MASK~0x10\+UL}

Bit mask for USART\+\_\+\+DELAY \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga26d64bbca38527ab20ac22657603b4ce}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_DELAY\_SHIFT@{\_UART\_I2SCTRL\_DELAY\_SHIFT}}
\index{\_UART\_I2SCTRL\_DELAY\_SHIFT@{\_UART\_I2SCTRL\_DELAY\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_DELAY\_SHIFT}{\_UART\_I2SCTRL\_DELAY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga26d64bbca38527ab20ac22657603b4ce} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+DELAY\+\_\+\+SHIFT~4}

Shift value for USART\+\_\+\+DELAY \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga74d856b46c2fa90264b709c136344aa0}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_DMASPLIT\_DEFAULT@{\_UART\_I2SCTRL\_DMASPLIT\_DEFAULT}}
\index{\_UART\_I2SCTRL\_DMASPLIT\_DEFAULT@{\_UART\_I2SCTRL\_DMASPLIT\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_DMASPLIT\_DEFAULT}{\_UART\_I2SCTRL\_DMASPLIT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga74d856b46c2fa90264b709c136344aa0} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+DMASPLIT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7c42f4ec36370aaa7ce949b276697446}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_DMASPLIT\_MASK@{\_UART\_I2SCTRL\_DMASPLIT\_MASK}}
\index{\_UART\_I2SCTRL\_DMASPLIT\_MASK@{\_UART\_I2SCTRL\_DMASPLIT\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_DMASPLIT\_MASK}{\_UART\_I2SCTRL\_DMASPLIT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7c42f4ec36370aaa7ce949b276697446} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+DMASPLIT\+\_\+\+MASK~0x8\+UL}

Bit mask for USART\+\_\+\+DMASPLIT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae4e75683ff160e08e01b4e552bb311ca}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_DMASPLIT\_SHIFT@{\_UART\_I2SCTRL\_DMASPLIT\_SHIFT}}
\index{\_UART\_I2SCTRL\_DMASPLIT\_SHIFT@{\_UART\_I2SCTRL\_DMASPLIT\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_DMASPLIT\_SHIFT}{\_UART\_I2SCTRL\_DMASPLIT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae4e75683ff160e08e01b4e552bb311ca} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+DMASPLIT\+\_\+\+SHIFT~3}

Shift value for USART\+\_\+\+DMASPLIT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae926d80ade3750f6a5f3fd61e6176de3}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_EN\_DEFAULT@{\_UART\_I2SCTRL\_EN\_DEFAULT}}
\index{\_UART\_I2SCTRL\_EN\_DEFAULT@{\_UART\_I2SCTRL\_EN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_EN\_DEFAULT}{\_UART\_I2SCTRL\_EN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae926d80ade3750f6a5f3fd61e6176de3} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+EN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1367f7287f14ce6b0e9aeda21dd54c38}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_EN\_MASK@{\_UART\_I2SCTRL\_EN\_MASK}}
\index{\_UART\_I2SCTRL\_EN\_MASK@{\_UART\_I2SCTRL\_EN\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_EN\_MASK}{\_UART\_I2SCTRL\_EN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1367f7287f14ce6b0e9aeda21dd54c38} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+EN\+\_\+\+MASK~0x1\+UL}

Bit mask for USART\+\_\+\+EN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2b45c6ae0ad946969af1afa9a2ab9dc7}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_EN\_SHIFT@{\_UART\_I2SCTRL\_EN\_SHIFT}}
\index{\_UART\_I2SCTRL\_EN\_SHIFT@{\_UART\_I2SCTRL\_EN\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_EN\_SHIFT}{\_UART\_I2SCTRL\_EN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2b45c6ae0ad946969af1afa9a2ab9dc7} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+EN\+\_\+\+SHIFT~0}

Shift value for USART\+\_\+\+EN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga953623d46bf6a0e0f75011e5a51be6fd}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_FORMAT\_DEFAULT@{\_UART\_I2SCTRL\_FORMAT\_DEFAULT}}
\index{\_UART\_I2SCTRL\_FORMAT\_DEFAULT@{\_UART\_I2SCTRL\_FORMAT\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_FORMAT\_DEFAULT}{\_UART\_I2SCTRL\_FORMAT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga953623d46bf6a0e0f75011e5a51be6fd} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6a7b1fb11684c31bca2adf7abed3c949}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_FORMAT\_MASK@{\_UART\_I2SCTRL\_FORMAT\_MASK}}
\index{\_UART\_I2SCTRL\_FORMAT\_MASK@{\_UART\_I2SCTRL\_FORMAT\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_FORMAT\_MASK}{\_UART\_I2SCTRL\_FORMAT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6a7b1fb11684c31bca2adf7abed3c949} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+MASK~0x700\+UL}

Bit mask for USART\+\_\+\+FORMAT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab87ca5680bbfa38e016beb5213129e12}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_FORMAT\_SHIFT@{\_UART\_I2SCTRL\_FORMAT\_SHIFT}}
\index{\_UART\_I2SCTRL\_FORMAT\_SHIFT@{\_UART\_I2SCTRL\_FORMAT\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_FORMAT\_SHIFT}{\_UART\_I2SCTRL\_FORMAT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab87ca5680bbfa38e016beb5213129e12} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+SHIFT~8}

Shift value for USART\+\_\+\+FORMAT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8dd7551e7a03ec437cbaea9b16ef9015}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_FORMAT\_W16D16@{\_UART\_I2SCTRL\_FORMAT\_W16D16}}
\index{\_UART\_I2SCTRL\_FORMAT\_W16D16@{\_UART\_I2SCTRL\_FORMAT\_W16D16}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_FORMAT\_W16D16}{\_UART\_I2SCTRL\_FORMAT\_W16D16}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8dd7551e7a03ec437cbaea9b16ef9015} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W16\+D16~0x00000005\+UL}

Mode W16\+D16 for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8bdd6b4c359fa0663c3dd527467dc063}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_FORMAT\_W16D8@{\_UART\_I2SCTRL\_FORMAT\_W16D8}}
\index{\_UART\_I2SCTRL\_FORMAT\_W16D8@{\_UART\_I2SCTRL\_FORMAT\_W16D8}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_FORMAT\_W16D8}{\_UART\_I2SCTRL\_FORMAT\_W16D8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8bdd6b4c359fa0663c3dd527467dc063} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W16\+D8~0x00000006\+UL}

Mode W16\+D8 for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga349b4a62b5a599581dca44088d33c8fc}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_FORMAT\_W32D16@{\_UART\_I2SCTRL\_FORMAT\_W32D16}}
\index{\_UART\_I2SCTRL\_FORMAT\_W32D16@{\_UART\_I2SCTRL\_FORMAT\_W32D16}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_FORMAT\_W32D16}{\_UART\_I2SCTRL\_FORMAT\_W32D16}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga349b4a62b5a599581dca44088d33c8fc} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D16~0x00000003\+UL}

Mode W32\+D16 for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5806df9bd5247a88b78c1beb18ea390d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_FORMAT\_W32D24@{\_UART\_I2SCTRL\_FORMAT\_W32D24}}
\index{\_UART\_I2SCTRL\_FORMAT\_W32D24@{\_UART\_I2SCTRL\_FORMAT\_W32D24}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_FORMAT\_W32D24}{\_UART\_I2SCTRL\_FORMAT\_W32D24}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5806df9bd5247a88b78c1beb18ea390d} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D24~0x00000002\+UL}

Mode W32\+D24 for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae66f65c8c9eba5ecc85faaea2919e58a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_FORMAT\_W32D24M@{\_UART\_I2SCTRL\_FORMAT\_W32D24M}}
\index{\_UART\_I2SCTRL\_FORMAT\_W32D24M@{\_UART\_I2SCTRL\_FORMAT\_W32D24M}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_FORMAT\_W32D24M}{\_UART\_I2SCTRL\_FORMAT\_W32D24M}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae66f65c8c9eba5ecc85faaea2919e58a} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D24M~0x00000001\+UL}

Mode W32\+D24M for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae900d4d70c48f7b121716209e7ac1901}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_FORMAT\_W32D32@{\_UART\_I2SCTRL\_FORMAT\_W32D32}}
\index{\_UART\_I2SCTRL\_FORMAT\_W32D32@{\_UART\_I2SCTRL\_FORMAT\_W32D32}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_FORMAT\_W32D32}{\_UART\_I2SCTRL\_FORMAT\_W32D32}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae900d4d70c48f7b121716209e7ac1901} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D32~0x00000000\+UL}

Mode W32\+D32 for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4220bd2962f7306a5580915d5bf194f7}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_FORMAT\_W32D8@{\_UART\_I2SCTRL\_FORMAT\_W32D8}}
\index{\_UART\_I2SCTRL\_FORMAT\_W32D8@{\_UART\_I2SCTRL\_FORMAT\_W32D8}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_FORMAT\_W32D8}{\_UART\_I2SCTRL\_FORMAT\_W32D8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4220bd2962f7306a5580915d5bf194f7} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D8~0x00000004\+UL}

Mode W32\+D8 for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5e83c5765c98840e69936349740a0310}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_FORMAT\_W8D8@{\_UART\_I2SCTRL\_FORMAT\_W8D8}}
\index{\_UART\_I2SCTRL\_FORMAT\_W8D8@{\_UART\_I2SCTRL\_FORMAT\_W8D8}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_FORMAT\_W8D8}{\_UART\_I2SCTRL\_FORMAT\_W8D8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5e83c5765c98840e69936349740a0310} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W8\+D8~0x00000007\+UL}

Mode W8\+D8 for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2a51a98bd9b2274fd60a476cc339c70c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_JUSTIFY\_DEFAULT@{\_UART\_I2SCTRL\_JUSTIFY\_DEFAULT}}
\index{\_UART\_I2SCTRL\_JUSTIFY\_DEFAULT@{\_UART\_I2SCTRL\_JUSTIFY\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_JUSTIFY\_DEFAULT}{\_UART\_I2SCTRL\_JUSTIFY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2a51a98bd9b2274fd60a476cc339c70c} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+JUSTIFY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga792fd3cc33b3093591cb4c14fedb9b61}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_JUSTIFY\_LEFT@{\_UART\_I2SCTRL\_JUSTIFY\_LEFT}}
\index{\_UART\_I2SCTRL\_JUSTIFY\_LEFT@{\_UART\_I2SCTRL\_JUSTIFY\_LEFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_JUSTIFY\_LEFT}{\_UART\_I2SCTRL\_JUSTIFY\_LEFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga792fd3cc33b3093591cb4c14fedb9b61} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+JUSTIFY\+\_\+\+LEFT~0x00000000\+UL}

Mode LEFT for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga680c4bd7f2aef15e7c3e4a4073042489}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_JUSTIFY\_MASK@{\_UART\_I2SCTRL\_JUSTIFY\_MASK}}
\index{\_UART\_I2SCTRL\_JUSTIFY\_MASK@{\_UART\_I2SCTRL\_JUSTIFY\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_JUSTIFY\_MASK}{\_UART\_I2SCTRL\_JUSTIFY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga680c4bd7f2aef15e7c3e4a4073042489} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+JUSTIFY\+\_\+\+MASK~0x4\+UL}

Bit mask for USART\+\_\+\+JUSTIFY \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaabab4ab1d9dffadd4de55663585128b7}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_JUSTIFY\_RIGHT@{\_UART\_I2SCTRL\_JUSTIFY\_RIGHT}}
\index{\_UART\_I2SCTRL\_JUSTIFY\_RIGHT@{\_UART\_I2SCTRL\_JUSTIFY\_RIGHT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_JUSTIFY\_RIGHT}{\_UART\_I2SCTRL\_JUSTIFY\_RIGHT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaabab4ab1d9dffadd4de55663585128b7} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+JUSTIFY\+\_\+\+RIGHT~0x00000001\+UL}

Mode RIGHT for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9878a7787af8c54876d1bd1dda43c195}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_JUSTIFY\_SHIFT@{\_UART\_I2SCTRL\_JUSTIFY\_SHIFT}}
\index{\_UART\_I2SCTRL\_JUSTIFY\_SHIFT@{\_UART\_I2SCTRL\_JUSTIFY\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_JUSTIFY\_SHIFT}{\_UART\_I2SCTRL\_JUSTIFY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9878a7787af8c54876d1bd1dda43c195} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+JUSTIFY\+\_\+\+SHIFT~2}

Shift value for USART\+\_\+\+JUSTIFY \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6ca2aabafd03e9b2b1763e29f00824d5}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_MASK@{\_UART\_I2SCTRL\_MASK}}
\index{\_UART\_I2SCTRL\_MASK@{\_UART\_I2SCTRL\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_MASK}{\_UART\_I2SCTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6ca2aabafd03e9b2b1763e29f00824d5} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+MASK~0x0000071\+FUL}

Mask for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3a7c4dc81938a3cb2d202326c5fe8251}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_MONO\_DEFAULT@{\_UART\_I2SCTRL\_MONO\_DEFAULT}}
\index{\_UART\_I2SCTRL\_MONO\_DEFAULT@{\_UART\_I2SCTRL\_MONO\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_MONO\_DEFAULT}{\_UART\_I2SCTRL\_MONO\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3a7c4dc81938a3cb2d202326c5fe8251} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+MONO\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga47300108eb1f68706beaef5016a37ca1}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_MONO\_MASK@{\_UART\_I2SCTRL\_MONO\_MASK}}
\index{\_UART\_I2SCTRL\_MONO\_MASK@{\_UART\_I2SCTRL\_MONO\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_MONO\_MASK}{\_UART\_I2SCTRL\_MONO\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga47300108eb1f68706beaef5016a37ca1} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+MONO\+\_\+\+MASK~0x2\+UL}

Bit mask for USART\+\_\+\+MONO \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2ab43662fd79e00b9323e8634f1134e6}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_MONO\_SHIFT@{\_UART\_I2SCTRL\_MONO\_SHIFT}}
\index{\_UART\_I2SCTRL\_MONO\_SHIFT@{\_UART\_I2SCTRL\_MONO\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_MONO\_SHIFT}{\_UART\_I2SCTRL\_MONO\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2ab43662fd79e00b9323e8634f1134e6} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+MONO\+\_\+\+SHIFT~1}

Shift value for USART\+\_\+\+MONO \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga054b7000c2ea1803de299187086779cb}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_I2SCTRL\_RESETVALUE@{\_UART\_I2SCTRL\_RESETVALUE}}
\index{\_UART\_I2SCTRL\_RESETVALUE@{\_UART\_I2SCTRL\_RESETVALUE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_I2SCTRL\_RESETVALUE}{\_UART\_I2SCTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga054b7000c2ea1803de299187086779cb} 
\#define \+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa4c8a9581f3703abaf5cfdf79feffc7c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_CCF\_DEFAULT@{\_UART\_IEN\_CCF\_DEFAULT}}
\index{\_UART\_IEN\_CCF\_DEFAULT@{\_UART\_IEN\_CCF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_CCF\_DEFAULT}{\_UART\_IEN\_CCF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa4c8a9581f3703abaf5cfdf79feffc7c} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+CCF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadc0c39bb95903ca0a4e3ce45d850b19e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_CCF\_MASK@{\_UART\_IEN\_CCF\_MASK}}
\index{\_UART\_IEN\_CCF\_MASK@{\_UART\_IEN\_CCF\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_CCF\_MASK}{\_UART\_IEN\_CCF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadc0c39bb95903ca0a4e3ce45d850b19e} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+CCF\+\_\+\+MASK~0x1000\+UL}

Bit mask for USART\+\_\+\+CCF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacb2267f7056d874e4a4c98d9db7486f3}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_CCF\_SHIFT@{\_UART\_IEN\_CCF\_SHIFT}}
\index{\_UART\_IEN\_CCF\_SHIFT@{\_UART\_IEN\_CCF\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_CCF\_SHIFT}{\_UART\_IEN\_CCF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacb2267f7056d874e4a4c98d9db7486f3} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+CCF\+\_\+\+SHIFT~12}

Shift value for USART\+\_\+\+CCF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga49affb2a10cfec5057ec2a0e29f436db}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_FERR\_DEFAULT@{\_UART\_IEN\_FERR\_DEFAULT}}
\index{\_UART\_IEN\_FERR\_DEFAULT@{\_UART\_IEN\_FERR\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_FERR\_DEFAULT}{\_UART\_IEN\_FERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga49affb2a10cfec5057ec2a0e29f436db} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+FERR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga201ad4bdf5aab3f82795063cee7da929}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_FERR\_MASK@{\_UART\_IEN\_FERR\_MASK}}
\index{\_UART\_IEN\_FERR\_MASK@{\_UART\_IEN\_FERR\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_FERR\_MASK}{\_UART\_IEN\_FERR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga201ad4bdf5aab3f82795063cee7da929} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+FERR\+\_\+\+MASK~0x200\+UL}

Bit mask for USART\+\_\+\+FERR \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4706e8fde9b884a2ede9868d79be443f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_FERR\_SHIFT@{\_UART\_IEN\_FERR\_SHIFT}}
\index{\_UART\_IEN\_FERR\_SHIFT@{\_UART\_IEN\_FERR\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_FERR\_SHIFT}{\_UART\_IEN\_FERR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4706e8fde9b884a2ede9868d79be443f} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+FERR\+\_\+\+SHIFT~9}

Shift value for USART\+\_\+\+FERR \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0c5967a9a8c042ab4fd4a8c8e8b15f5f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_MASK@{\_UART\_IEN\_MASK}}
\index{\_UART\_IEN\_MASK@{\_UART\_IEN\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_MASK}{\_UART\_IEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0c5967a9a8c042ab4fd4a8c8e8b15f5f} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+MASK~0x00001\+FFFUL}

Mask for UART\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad7a91620eb5642f89a7a423d33f7125f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_MPAF\_DEFAULT@{\_UART\_IEN\_MPAF\_DEFAULT}}
\index{\_UART\_IEN\_MPAF\_DEFAULT@{\_UART\_IEN\_MPAF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_MPAF\_DEFAULT}{\_UART\_IEN\_MPAF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad7a91620eb5642f89a7a423d33f7125f} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+MPAF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga72b008e2119320c8bcb2236d1571f79e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_MPAF\_MASK@{\_UART\_IEN\_MPAF\_MASK}}
\index{\_UART\_IEN\_MPAF\_MASK@{\_UART\_IEN\_MPAF\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_MPAF\_MASK}{\_UART\_IEN\_MPAF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga72b008e2119320c8bcb2236d1571f79e} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+MPAF\+\_\+\+MASK~0x400\+UL}

Bit mask for USART\+\_\+\+MPAF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7b6229ec3ca599d757813c1ff0d3b767}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_MPAF\_SHIFT@{\_UART\_IEN\_MPAF\_SHIFT}}
\index{\_UART\_IEN\_MPAF\_SHIFT@{\_UART\_IEN\_MPAF\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_MPAF\_SHIFT}{\_UART\_IEN\_MPAF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7b6229ec3ca599d757813c1ff0d3b767} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+MPAF\+\_\+\+SHIFT~10}

Shift value for USART\+\_\+\+MPAF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabee401f09cd59ecab72d4d4448443870}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_PERR\_DEFAULT@{\_UART\_IEN\_PERR\_DEFAULT}}
\index{\_UART\_IEN\_PERR\_DEFAULT@{\_UART\_IEN\_PERR\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_PERR\_DEFAULT}{\_UART\_IEN\_PERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabee401f09cd59ecab72d4d4448443870} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+PERR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab843e3ee9698dc50c0b48f76167917af}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_PERR\_MASK@{\_UART\_IEN\_PERR\_MASK}}
\index{\_UART\_IEN\_PERR\_MASK@{\_UART\_IEN\_PERR\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_PERR\_MASK}{\_UART\_IEN\_PERR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab843e3ee9698dc50c0b48f76167917af} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+PERR\+\_\+\+MASK~0x100\+UL}

Bit mask for USART\+\_\+\+PERR \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafc289b0ffae4a764035d7fc980ebb1d5}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_PERR\_SHIFT@{\_UART\_IEN\_PERR\_SHIFT}}
\index{\_UART\_IEN\_PERR\_SHIFT@{\_UART\_IEN\_PERR\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_PERR\_SHIFT}{\_UART\_IEN\_PERR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafc289b0ffae4a764035d7fc980ebb1d5} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+PERR\+\_\+\+SHIFT~8}

Shift value for USART\+\_\+\+PERR \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga47493d16b0fc76c21d9668315133e3d6}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_RESETVALUE@{\_UART\_IEN\_RESETVALUE}}
\index{\_UART\_IEN\_RESETVALUE@{\_UART\_IEN\_RESETVALUE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_RESETVALUE}{\_UART\_IEN\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga47493d16b0fc76c21d9668315133e3d6} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for UART\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga08bd8c49cf01ad98db0d51714c27befb}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_RXDATAV\_DEFAULT@{\_UART\_IEN\_RXDATAV\_DEFAULT}}
\index{\_UART\_IEN\_RXDATAV\_DEFAULT@{\_UART\_IEN\_RXDATAV\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_RXDATAV\_DEFAULT}{\_UART\_IEN\_RXDATAV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga08bd8c49cf01ad98db0d51714c27befb} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXDATAV\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4339b65537b8d3abfa6d25595d290eb0}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_RXDATAV\_MASK@{\_UART\_IEN\_RXDATAV\_MASK}}
\index{\_UART\_IEN\_RXDATAV\_MASK@{\_UART\_IEN\_RXDATAV\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_RXDATAV\_MASK}{\_UART\_IEN\_RXDATAV\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4339b65537b8d3abfa6d25595d290eb0} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXDATAV\+\_\+\+MASK~0x4\+UL}

Bit mask for USART\+\_\+\+RXDATAV \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacc31e95dbb8b4f29dddc7eb4953ba53c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_RXDATAV\_SHIFT@{\_UART\_IEN\_RXDATAV\_SHIFT}}
\index{\_UART\_IEN\_RXDATAV\_SHIFT@{\_UART\_IEN\_RXDATAV\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_RXDATAV\_SHIFT}{\_UART\_IEN\_RXDATAV\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacc31e95dbb8b4f29dddc7eb4953ba53c} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXDATAV\+\_\+\+SHIFT~2}

Shift value for USART\+\_\+\+RXDATAV \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3bd7e2c75bcb9411b64099137bacd746}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_RXFULL\_DEFAULT@{\_UART\_IEN\_RXFULL\_DEFAULT}}
\index{\_UART\_IEN\_RXFULL\_DEFAULT@{\_UART\_IEN\_RXFULL\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_RXFULL\_DEFAULT}{\_UART\_IEN\_RXFULL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3bd7e2c75bcb9411b64099137bacd746} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXFULL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2215e7312cea67be49b712e05a8e1cb7}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_RXFULL\_MASK@{\_UART\_IEN\_RXFULL\_MASK}}
\index{\_UART\_IEN\_RXFULL\_MASK@{\_UART\_IEN\_RXFULL\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_RXFULL\_MASK}{\_UART\_IEN\_RXFULL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2215e7312cea67be49b712e05a8e1cb7} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXFULL\+\_\+\+MASK~0x8\+UL}

Bit mask for USART\+\_\+\+RXFULL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa97c22a2ee213b8f0ef32990bd293def}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_RXFULL\_SHIFT@{\_UART\_IEN\_RXFULL\_SHIFT}}
\index{\_UART\_IEN\_RXFULL\_SHIFT@{\_UART\_IEN\_RXFULL\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_RXFULL\_SHIFT}{\_UART\_IEN\_RXFULL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa97c22a2ee213b8f0ef32990bd293def} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXFULL\+\_\+\+SHIFT~3}

Shift value for USART\+\_\+\+RXFULL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0958bd4ad575a995d1b7c3f70f503180}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_RXOF\_DEFAULT@{\_UART\_IEN\_RXOF\_DEFAULT}}
\index{\_UART\_IEN\_RXOF\_DEFAULT@{\_UART\_IEN\_RXOF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_RXOF\_DEFAULT}{\_UART\_IEN\_RXOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0958bd4ad575a995d1b7c3f70f503180} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga124a3a08615d132c3b3d501133d604c7}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_RXOF\_MASK@{\_UART\_IEN\_RXOF\_MASK}}
\index{\_UART\_IEN\_RXOF\_MASK@{\_UART\_IEN\_RXOF\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_RXOF\_MASK}{\_UART\_IEN\_RXOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga124a3a08615d132c3b3d501133d604c7} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXOF\+\_\+\+MASK~0x10\+UL}

Bit mask for USART\+\_\+\+RXOF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad04967ca3ee19d9e533776f205aaf91a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_RXOF\_SHIFT@{\_UART\_IEN\_RXOF\_SHIFT}}
\index{\_UART\_IEN\_RXOF\_SHIFT@{\_UART\_IEN\_RXOF\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_RXOF\_SHIFT}{\_UART\_IEN\_RXOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad04967ca3ee19d9e533776f205aaf91a} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXOF\+\_\+\+SHIFT~4}

Shift value for USART\+\_\+\+RXOF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga34d735174ff83106ea63aaa26cbaf746}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_RXUF\_DEFAULT@{\_UART\_IEN\_RXUF\_DEFAULT}}
\index{\_UART\_IEN\_RXUF\_DEFAULT@{\_UART\_IEN\_RXUF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_RXUF\_DEFAULT}{\_UART\_IEN\_RXUF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga34d735174ff83106ea63aaa26cbaf746} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXUF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga82e99994d4fa144daa9e9fdf2c4db7a9}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_RXUF\_MASK@{\_UART\_IEN\_RXUF\_MASK}}
\index{\_UART\_IEN\_RXUF\_MASK@{\_UART\_IEN\_RXUF\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_RXUF\_MASK}{\_UART\_IEN\_RXUF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga82e99994d4fa144daa9e9fdf2c4db7a9} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXUF\+\_\+\+MASK~0x20\+UL}

Bit mask for USART\+\_\+\+RXUF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4963c5f6452cbd81a9c1fa853557025f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_RXUF\_SHIFT@{\_UART\_IEN\_RXUF\_SHIFT}}
\index{\_UART\_IEN\_RXUF\_SHIFT@{\_UART\_IEN\_RXUF\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_RXUF\_SHIFT}{\_UART\_IEN\_RXUF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4963c5f6452cbd81a9c1fa853557025f} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXUF\+\_\+\+SHIFT~5}

Shift value for USART\+\_\+\+RXUF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6dcef0cd818153a2528969503dc9b299}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_SSM\_DEFAULT@{\_UART\_IEN\_SSM\_DEFAULT}}
\index{\_UART\_IEN\_SSM\_DEFAULT@{\_UART\_IEN\_SSM\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_SSM\_DEFAULT}{\_UART\_IEN\_SSM\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6dcef0cd818153a2528969503dc9b299} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+SSM\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga29c094f9d1f467e71144a8a58c5b0379}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_SSM\_MASK@{\_UART\_IEN\_SSM\_MASK}}
\index{\_UART\_IEN\_SSM\_MASK@{\_UART\_IEN\_SSM\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_SSM\_MASK}{\_UART\_IEN\_SSM\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga29c094f9d1f467e71144a8a58c5b0379} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+SSM\+\_\+\+MASK~0x800\+UL}

Bit mask for USART\+\_\+\+SSM \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3a49f1e032d54a86ae2284ee6effd037}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_SSM\_SHIFT@{\_UART\_IEN\_SSM\_SHIFT}}
\index{\_UART\_IEN\_SSM\_SHIFT@{\_UART\_IEN\_SSM\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_SSM\_SHIFT}{\_UART\_IEN\_SSM\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3a49f1e032d54a86ae2284ee6effd037} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+SSM\+\_\+\+SHIFT~11}

Shift value for USART\+\_\+\+SSM \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf6e4d86564a2b4d67ea859980d085e84}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_TXBL\_DEFAULT@{\_UART\_IEN\_TXBL\_DEFAULT}}
\index{\_UART\_IEN\_TXBL\_DEFAULT@{\_UART\_IEN\_TXBL\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_TXBL\_DEFAULT}{\_UART\_IEN\_TXBL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf6e4d86564a2b4d67ea859980d085e84} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXBL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga77abb92f26b7934f6df1c10909129f66}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_TXBL\_MASK@{\_UART\_IEN\_TXBL\_MASK}}
\index{\_UART\_IEN\_TXBL\_MASK@{\_UART\_IEN\_TXBL\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_TXBL\_MASK}{\_UART\_IEN\_TXBL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga77abb92f26b7934f6df1c10909129f66} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXBL\+\_\+\+MASK~0x2\+UL}

Bit mask for USART\+\_\+\+TXBL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga01b227b1c4342ae3cf9864badac107cd}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_TXBL\_SHIFT@{\_UART\_IEN\_TXBL\_SHIFT}}
\index{\_UART\_IEN\_TXBL\_SHIFT@{\_UART\_IEN\_TXBL\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_TXBL\_SHIFT}{\_UART\_IEN\_TXBL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga01b227b1c4342ae3cf9864badac107cd} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXBL\+\_\+\+SHIFT~1}

Shift value for USART\+\_\+\+TXBL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad164af336b769f7bf2dd78158bb8206a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_TXC\_DEFAULT@{\_UART\_IEN\_TXC\_DEFAULT}}
\index{\_UART\_IEN\_TXC\_DEFAULT@{\_UART\_IEN\_TXC\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_TXC\_DEFAULT}{\_UART\_IEN\_TXC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad164af336b769f7bf2dd78158bb8206a} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0284dce366b03e984546fdeba477f9cf}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_TXC\_MASK@{\_UART\_IEN\_TXC\_MASK}}
\index{\_UART\_IEN\_TXC\_MASK@{\_UART\_IEN\_TXC\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_TXC\_MASK}{\_UART\_IEN\_TXC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0284dce366b03e984546fdeba477f9cf} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXC\+\_\+\+MASK~0x1\+UL}

Bit mask for USART\+\_\+\+TXC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga161908dc644bbbc6effe998ef7e8aed6}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_TXC\_SHIFT@{\_UART\_IEN\_TXC\_SHIFT}}
\index{\_UART\_IEN\_TXC\_SHIFT@{\_UART\_IEN\_TXC\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_TXC\_SHIFT}{\_UART\_IEN\_TXC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga161908dc644bbbc6effe998ef7e8aed6} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXC\+\_\+\+SHIFT~0}

Shift value for USART\+\_\+\+TXC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab42d807583e5ff677721d215710ff636}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_TXOF\_DEFAULT@{\_UART\_IEN\_TXOF\_DEFAULT}}
\index{\_UART\_IEN\_TXOF\_DEFAULT@{\_UART\_IEN\_TXOF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_TXOF\_DEFAULT}{\_UART\_IEN\_TXOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab42d807583e5ff677721d215710ff636} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabe872d60e36ea5ea55752c8581b32f82}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_TXOF\_MASK@{\_UART\_IEN\_TXOF\_MASK}}
\index{\_UART\_IEN\_TXOF\_MASK@{\_UART\_IEN\_TXOF\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_TXOF\_MASK}{\_UART\_IEN\_TXOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabe872d60e36ea5ea55752c8581b32f82} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXOF\+\_\+\+MASK~0x40\+UL}

Bit mask for USART\+\_\+\+TXOF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2ac96b7034a733e05f0c64cc86196362}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_TXOF\_SHIFT@{\_UART\_IEN\_TXOF\_SHIFT}}
\index{\_UART\_IEN\_TXOF\_SHIFT@{\_UART\_IEN\_TXOF\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_TXOF\_SHIFT}{\_UART\_IEN\_TXOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2ac96b7034a733e05f0c64cc86196362} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXOF\+\_\+\+SHIFT~6}

Shift value for USART\+\_\+\+TXOF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga93c1a88d0d4a357b8323aba8fb1130e9}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_TXUF\_DEFAULT@{\_UART\_IEN\_TXUF\_DEFAULT}}
\index{\_UART\_IEN\_TXUF\_DEFAULT@{\_UART\_IEN\_TXUF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_TXUF\_DEFAULT}{\_UART\_IEN\_TXUF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga93c1a88d0d4a357b8323aba8fb1130e9} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXUF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7782067139007cd1c3d5eca16dd36663}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_TXUF\_MASK@{\_UART\_IEN\_TXUF\_MASK}}
\index{\_UART\_IEN\_TXUF\_MASK@{\_UART\_IEN\_TXUF\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_TXUF\_MASK}{\_UART\_IEN\_TXUF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7782067139007cd1c3d5eca16dd36663} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXUF\+\_\+\+MASK~0x80\+UL}

Bit mask for USART\+\_\+\+TXUF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaee8e61fc840eaf110732ad3aecb9fb90}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IEN\_TXUF\_SHIFT@{\_UART\_IEN\_TXUF\_SHIFT}}
\index{\_UART\_IEN\_TXUF\_SHIFT@{\_UART\_IEN\_TXUF\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IEN\_TXUF\_SHIFT}{\_UART\_IEN\_TXUF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaee8e61fc840eaf110732ad3aecb9fb90} 
\#define \+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXUF\+\_\+\+SHIFT~7}

Shift value for USART\+\_\+\+TXUF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4f85ad62d8865f414e612811680df6c3}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_CCF\_DEFAULT@{\_UART\_IF\_CCF\_DEFAULT}}
\index{\_UART\_IF\_CCF\_DEFAULT@{\_UART\_IF\_CCF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_CCF\_DEFAULT}{\_UART\_IF\_CCF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4f85ad62d8865f414e612811680df6c3} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+CCF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4afd011672a26e857a2ce7edf39b1008}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_CCF\_MASK@{\_UART\_IF\_CCF\_MASK}}
\index{\_UART\_IF\_CCF\_MASK@{\_UART\_IF\_CCF\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_CCF\_MASK}{\_UART\_IF\_CCF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4afd011672a26e857a2ce7edf39b1008} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+CCF\+\_\+\+MASK~0x1000\+UL}

Bit mask for USART\+\_\+\+CCF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga71c222bf6bb6d24111d60e7313e05abe}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_CCF\_SHIFT@{\_UART\_IF\_CCF\_SHIFT}}
\index{\_UART\_IF\_CCF\_SHIFT@{\_UART\_IF\_CCF\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_CCF\_SHIFT}{\_UART\_IF\_CCF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga71c222bf6bb6d24111d60e7313e05abe} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+CCF\+\_\+\+SHIFT~12}

Shift value for USART\+\_\+\+CCF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7dd227442dfa8bd223f0f73411fe18b7}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_FERR\_DEFAULT@{\_UART\_IF\_FERR\_DEFAULT}}
\index{\_UART\_IF\_FERR\_DEFAULT@{\_UART\_IF\_FERR\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_FERR\_DEFAULT}{\_UART\_IF\_FERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7dd227442dfa8bd223f0f73411fe18b7} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+FERR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf7f14cbf91b9bf76a90b72ad9f6b04c7}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_FERR\_MASK@{\_UART\_IF\_FERR\_MASK}}
\index{\_UART\_IF\_FERR\_MASK@{\_UART\_IF\_FERR\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_FERR\_MASK}{\_UART\_IF\_FERR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf7f14cbf91b9bf76a90b72ad9f6b04c7} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+FERR\+\_\+\+MASK~0x200\+UL}

Bit mask for USART\+\_\+\+FERR \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad6251778c341d3d31ac3cafd0bc58143}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_FERR\_SHIFT@{\_UART\_IF\_FERR\_SHIFT}}
\index{\_UART\_IF\_FERR\_SHIFT@{\_UART\_IF\_FERR\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_FERR\_SHIFT}{\_UART\_IF\_FERR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad6251778c341d3d31ac3cafd0bc58143} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+FERR\+\_\+\+SHIFT~9}

Shift value for USART\+\_\+\+FERR \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga38602d3a7d700bf791148febd94d887b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_MASK@{\_UART\_IF\_MASK}}
\index{\_UART\_IF\_MASK@{\_UART\_IF\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_MASK}{\_UART\_IF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga38602d3a7d700bf791148febd94d887b} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+MASK~0x00001\+FFFUL}

Mask for UART\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga04f6a16aad1bf6b9fe6008a61fe46a99}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_MPAF\_DEFAULT@{\_UART\_IF\_MPAF\_DEFAULT}}
\index{\_UART\_IF\_MPAF\_DEFAULT@{\_UART\_IF\_MPAF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_MPAF\_DEFAULT}{\_UART\_IF\_MPAF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga04f6a16aad1bf6b9fe6008a61fe46a99} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+MPAF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga052d4886ee66c5e74782df3f88b495c8}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_MPAF\_MASK@{\_UART\_IF\_MPAF\_MASK}}
\index{\_UART\_IF\_MPAF\_MASK@{\_UART\_IF\_MPAF\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_MPAF\_MASK}{\_UART\_IF\_MPAF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga052d4886ee66c5e74782df3f88b495c8} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+MPAF\+\_\+\+MASK~0x400\+UL}

Bit mask for USART\+\_\+\+MPAF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga63de8b7a9a12a73876c170f9d86864d1}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_MPAF\_SHIFT@{\_UART\_IF\_MPAF\_SHIFT}}
\index{\_UART\_IF\_MPAF\_SHIFT@{\_UART\_IF\_MPAF\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_MPAF\_SHIFT}{\_UART\_IF\_MPAF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga63de8b7a9a12a73876c170f9d86864d1} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+MPAF\+\_\+\+SHIFT~10}

Shift value for USART\+\_\+\+MPAF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacdb60a0648b176282731dc5adee9a736}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_PERR\_DEFAULT@{\_UART\_IF\_PERR\_DEFAULT}}
\index{\_UART\_IF\_PERR\_DEFAULT@{\_UART\_IF\_PERR\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_PERR\_DEFAULT}{\_UART\_IF\_PERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacdb60a0648b176282731dc5adee9a736} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+PERR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga308b589d4d48882a75971934d9e6631b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_PERR\_MASK@{\_UART\_IF\_PERR\_MASK}}
\index{\_UART\_IF\_PERR\_MASK@{\_UART\_IF\_PERR\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_PERR\_MASK}{\_UART\_IF\_PERR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga308b589d4d48882a75971934d9e6631b} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+PERR\+\_\+\+MASK~0x100\+UL}

Bit mask for USART\+\_\+\+PERR \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab75830cfc9e5e4a11859ba3e956d8bff}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_PERR\_SHIFT@{\_UART\_IF\_PERR\_SHIFT}}
\index{\_UART\_IF\_PERR\_SHIFT@{\_UART\_IF\_PERR\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_PERR\_SHIFT}{\_UART\_IF\_PERR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab75830cfc9e5e4a11859ba3e956d8bff} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+PERR\+\_\+\+SHIFT~8}

Shift value for USART\+\_\+\+PERR \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafc63625b64181840fc0b1ae40bfcee64}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_RESETVALUE@{\_UART\_IF\_RESETVALUE}}
\index{\_UART\_IF\_RESETVALUE@{\_UART\_IF\_RESETVALUE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_RESETVALUE}{\_UART\_IF\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafc63625b64181840fc0b1ae40bfcee64} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+RESETVALUE~0x00000002\+UL}

Default value for UART\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga637d2a1603b611b4a1d637c5c2114753}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_RXDATAV\_DEFAULT@{\_UART\_IF\_RXDATAV\_DEFAULT}}
\index{\_UART\_IF\_RXDATAV\_DEFAULT@{\_UART\_IF\_RXDATAV\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_RXDATAV\_DEFAULT}{\_UART\_IF\_RXDATAV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga637d2a1603b611b4a1d637c5c2114753} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+RXDATAV\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga62e85f33d63950c09d7c7d27df5d04c0}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_RXDATAV\_MASK@{\_UART\_IF\_RXDATAV\_MASK}}
\index{\_UART\_IF\_RXDATAV\_MASK@{\_UART\_IF\_RXDATAV\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_RXDATAV\_MASK}{\_UART\_IF\_RXDATAV\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga62e85f33d63950c09d7c7d27df5d04c0} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+RXDATAV\+\_\+\+MASK~0x4\+UL}

Bit mask for USART\+\_\+\+RXDATAV \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga11549762e7b17ae6e9ea329daefd0d86}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_RXDATAV\_SHIFT@{\_UART\_IF\_RXDATAV\_SHIFT}}
\index{\_UART\_IF\_RXDATAV\_SHIFT@{\_UART\_IF\_RXDATAV\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_RXDATAV\_SHIFT}{\_UART\_IF\_RXDATAV\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga11549762e7b17ae6e9ea329daefd0d86} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+RXDATAV\+\_\+\+SHIFT~2}

Shift value for USART\+\_\+\+RXDATAV \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3c232ae0d12d8b6a9cc70180157163cc}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_RXFULL\_DEFAULT@{\_UART\_IF\_RXFULL\_DEFAULT}}
\index{\_UART\_IF\_RXFULL\_DEFAULT@{\_UART\_IF\_RXFULL\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_RXFULL\_DEFAULT}{\_UART\_IF\_RXFULL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3c232ae0d12d8b6a9cc70180157163cc} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+RXFULL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga33346abe87e39fa188aa11a14a3fcc59}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_RXFULL\_MASK@{\_UART\_IF\_RXFULL\_MASK}}
\index{\_UART\_IF\_RXFULL\_MASK@{\_UART\_IF\_RXFULL\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_RXFULL\_MASK}{\_UART\_IF\_RXFULL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga33346abe87e39fa188aa11a14a3fcc59} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+RXFULL\+\_\+\+MASK~0x8\+UL}

Bit mask for USART\+\_\+\+RXFULL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga037792a46507c2fb760d99acced2ad0f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_RXFULL\_SHIFT@{\_UART\_IF\_RXFULL\_SHIFT}}
\index{\_UART\_IF\_RXFULL\_SHIFT@{\_UART\_IF\_RXFULL\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_RXFULL\_SHIFT}{\_UART\_IF\_RXFULL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga037792a46507c2fb760d99acced2ad0f} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+RXFULL\+\_\+\+SHIFT~3}

Shift value for USART\+\_\+\+RXFULL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab2033e30d833dec11569d5afeba66a49}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_RXOF\_DEFAULT@{\_UART\_IF\_RXOF\_DEFAULT}}
\index{\_UART\_IF\_RXOF\_DEFAULT@{\_UART\_IF\_RXOF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_RXOF\_DEFAULT}{\_UART\_IF\_RXOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab2033e30d833dec11569d5afeba66a49} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+RXOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5284d6e1c4f78928dcacd8c024be9509}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_RXOF\_MASK@{\_UART\_IF\_RXOF\_MASK}}
\index{\_UART\_IF\_RXOF\_MASK@{\_UART\_IF\_RXOF\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_RXOF\_MASK}{\_UART\_IF\_RXOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5284d6e1c4f78928dcacd8c024be9509} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+RXOF\+\_\+\+MASK~0x10\+UL}

Bit mask for USART\+\_\+\+RXOF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa481b098caaf80277ba06f85d72b3fbc}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_RXOF\_SHIFT@{\_UART\_IF\_RXOF\_SHIFT}}
\index{\_UART\_IF\_RXOF\_SHIFT@{\_UART\_IF\_RXOF\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_RXOF\_SHIFT}{\_UART\_IF\_RXOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa481b098caaf80277ba06f85d72b3fbc} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+RXOF\+\_\+\+SHIFT~4}

Shift value for USART\+\_\+\+RXOF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4688592f3db35b0b8c8b4bc11a3a823c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_RXUF\_DEFAULT@{\_UART\_IF\_RXUF\_DEFAULT}}
\index{\_UART\_IF\_RXUF\_DEFAULT@{\_UART\_IF\_RXUF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_RXUF\_DEFAULT}{\_UART\_IF\_RXUF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4688592f3db35b0b8c8b4bc11a3a823c} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+RXUF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab335c4fbb0de8d4655d2c738bb5edc7c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_RXUF\_MASK@{\_UART\_IF\_RXUF\_MASK}}
\index{\_UART\_IF\_RXUF\_MASK@{\_UART\_IF\_RXUF\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_RXUF\_MASK}{\_UART\_IF\_RXUF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab335c4fbb0de8d4655d2c738bb5edc7c} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+RXUF\+\_\+\+MASK~0x20\+UL}

Bit mask for USART\+\_\+\+RXUF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9a699b8c576acf23051787514309c09e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_RXUF\_SHIFT@{\_UART\_IF\_RXUF\_SHIFT}}
\index{\_UART\_IF\_RXUF\_SHIFT@{\_UART\_IF\_RXUF\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_RXUF\_SHIFT}{\_UART\_IF\_RXUF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9a699b8c576acf23051787514309c09e} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+RXUF\+\_\+\+SHIFT~5}

Shift value for USART\+\_\+\+RXUF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa51c2a42cca313e7ef14004509fe31bd}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_SSM\_DEFAULT@{\_UART\_IF\_SSM\_DEFAULT}}
\index{\_UART\_IF\_SSM\_DEFAULT@{\_UART\_IF\_SSM\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_SSM\_DEFAULT}{\_UART\_IF\_SSM\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa51c2a42cca313e7ef14004509fe31bd} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+SSM\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabc7e06f8e794b33b8d4238e4973213d5}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_SSM\_MASK@{\_UART\_IF\_SSM\_MASK}}
\index{\_UART\_IF\_SSM\_MASK@{\_UART\_IF\_SSM\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_SSM\_MASK}{\_UART\_IF\_SSM\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabc7e06f8e794b33b8d4238e4973213d5} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+SSM\+\_\+\+MASK~0x800\+UL}

Bit mask for USART\+\_\+\+SSM \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaeb6538d6b744cc61c9827bbc88c5819e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_SSM\_SHIFT@{\_UART\_IF\_SSM\_SHIFT}}
\index{\_UART\_IF\_SSM\_SHIFT@{\_UART\_IF\_SSM\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_SSM\_SHIFT}{\_UART\_IF\_SSM\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaeb6538d6b744cc61c9827bbc88c5819e} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+SSM\+\_\+\+SHIFT~11}

Shift value for USART\+\_\+\+SSM \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaca2fd7d8d0110211d6882b8058dd7704}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_TXBL\_DEFAULT@{\_UART\_IF\_TXBL\_DEFAULT}}
\index{\_UART\_IF\_TXBL\_DEFAULT@{\_UART\_IF\_TXBL\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_TXBL\_DEFAULT}{\_UART\_IF\_TXBL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaca2fd7d8d0110211d6882b8058dd7704} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+TXBL\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for UART\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadc97cf8fac59c73f30038278fd9f1f9a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_TXBL\_MASK@{\_UART\_IF\_TXBL\_MASK}}
\index{\_UART\_IF\_TXBL\_MASK@{\_UART\_IF\_TXBL\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_TXBL\_MASK}{\_UART\_IF\_TXBL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadc97cf8fac59c73f30038278fd9f1f9a} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+TXBL\+\_\+\+MASK~0x2\+UL}

Bit mask for USART\+\_\+\+TXBL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1edfbe45e4778a1a88ce0fc50f7187db}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_TXBL\_SHIFT@{\_UART\_IF\_TXBL\_SHIFT}}
\index{\_UART\_IF\_TXBL\_SHIFT@{\_UART\_IF\_TXBL\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_TXBL\_SHIFT}{\_UART\_IF\_TXBL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1edfbe45e4778a1a88ce0fc50f7187db} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+TXBL\+\_\+\+SHIFT~1}

Shift value for USART\+\_\+\+TXBL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7574e381b171d92445a2e3131afef0bb}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_TXC\_DEFAULT@{\_UART\_IF\_TXC\_DEFAULT}}
\index{\_UART\_IF\_TXC\_DEFAULT@{\_UART\_IF\_TXC\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_TXC\_DEFAULT}{\_UART\_IF\_TXC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7574e381b171d92445a2e3131afef0bb} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+TXC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga751b3336637d3a38cc0c442eefc2319a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_TXC\_MASK@{\_UART\_IF\_TXC\_MASK}}
\index{\_UART\_IF\_TXC\_MASK@{\_UART\_IF\_TXC\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_TXC\_MASK}{\_UART\_IF\_TXC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga751b3336637d3a38cc0c442eefc2319a} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+TXC\+\_\+\+MASK~0x1\+UL}

Bit mask for USART\+\_\+\+TXC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaef1d854d99653076954cc99bfd6daeb4}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_TXC\_SHIFT@{\_UART\_IF\_TXC\_SHIFT}}
\index{\_UART\_IF\_TXC\_SHIFT@{\_UART\_IF\_TXC\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_TXC\_SHIFT}{\_UART\_IF\_TXC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaef1d854d99653076954cc99bfd6daeb4} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+TXC\+\_\+\+SHIFT~0}

Shift value for USART\+\_\+\+TXC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaafe1095267ad53e4fda0ee3818dba8c1}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_TXOF\_DEFAULT@{\_UART\_IF\_TXOF\_DEFAULT}}
\index{\_UART\_IF\_TXOF\_DEFAULT@{\_UART\_IF\_TXOF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_TXOF\_DEFAULT}{\_UART\_IF\_TXOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaafe1095267ad53e4fda0ee3818dba8c1} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+TXOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaea5136aabb8c646fc10ed1e30944b81c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_TXOF\_MASK@{\_UART\_IF\_TXOF\_MASK}}
\index{\_UART\_IF\_TXOF\_MASK@{\_UART\_IF\_TXOF\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_TXOF\_MASK}{\_UART\_IF\_TXOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaea5136aabb8c646fc10ed1e30944b81c} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+TXOF\+\_\+\+MASK~0x40\+UL}

Bit mask for USART\+\_\+\+TXOF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaefb3f72cffcfef2998231cc6f0ddb796}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_TXOF\_SHIFT@{\_UART\_IF\_TXOF\_SHIFT}}
\index{\_UART\_IF\_TXOF\_SHIFT@{\_UART\_IF\_TXOF\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_TXOF\_SHIFT}{\_UART\_IF\_TXOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaefb3f72cffcfef2998231cc6f0ddb796} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+TXOF\+\_\+\+SHIFT~6}

Shift value for USART\+\_\+\+TXOF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacf2c84c86ca0ee8ebeff2a9d0545f267}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_TXUF\_DEFAULT@{\_UART\_IF\_TXUF\_DEFAULT}}
\index{\_UART\_IF\_TXUF\_DEFAULT@{\_UART\_IF\_TXUF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_TXUF\_DEFAULT}{\_UART\_IF\_TXUF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacf2c84c86ca0ee8ebeff2a9d0545f267} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+TXUF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2bb1ad3a74ebb9ac7cf75346d7bf48f8}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_TXUF\_MASK@{\_UART\_IF\_TXUF\_MASK}}
\index{\_UART\_IF\_TXUF\_MASK@{\_UART\_IF\_TXUF\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_TXUF\_MASK}{\_UART\_IF\_TXUF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2bb1ad3a74ebb9ac7cf75346d7bf48f8} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+TXUF\+\_\+\+MASK~0x80\+UL}

Bit mask for USART\+\_\+\+TXUF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf2b7b66e084c11686854139258a17195}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IF\_TXUF\_SHIFT@{\_UART\_IF\_TXUF\_SHIFT}}
\index{\_UART\_IF\_TXUF\_SHIFT@{\_UART\_IF\_TXUF\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IF\_TXUF\_SHIFT}{\_UART\_IF\_TXUF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf2b7b66e084c11686854139258a17195} 
\#define \+\_\+\+UART\+\_\+\+IF\+\_\+\+TXUF\+\_\+\+SHIFT~7}

Shift value for USART\+\_\+\+TXUF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga110dfd6f9435935569a2c21d011d03a6}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_CCF\_DEFAULT@{\_UART\_IFC\_CCF\_DEFAULT}}
\index{\_UART\_IFC\_CCF\_DEFAULT@{\_UART\_IFC\_CCF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_CCF\_DEFAULT}{\_UART\_IFC\_CCF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga110dfd6f9435935569a2c21d011d03a6} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+CCF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3b38d779588e140f3822c512ce5c3df4}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_CCF\_MASK@{\_UART\_IFC\_CCF\_MASK}}
\index{\_UART\_IFC\_CCF\_MASK@{\_UART\_IFC\_CCF\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_CCF\_MASK}{\_UART\_IFC\_CCF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3b38d779588e140f3822c512ce5c3df4} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+CCF\+\_\+\+MASK~0x1000\+UL}

Bit mask for USART\+\_\+\+CCF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2c93013af8c74a8c2a7beec16a3c49ca}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_CCF\_SHIFT@{\_UART\_IFC\_CCF\_SHIFT}}
\index{\_UART\_IFC\_CCF\_SHIFT@{\_UART\_IFC\_CCF\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_CCF\_SHIFT}{\_UART\_IFC\_CCF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2c93013af8c74a8c2a7beec16a3c49ca} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+CCF\+\_\+\+SHIFT~12}

Shift value for USART\+\_\+\+CCF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabd6b13df20bfbc1c87f78b4693208e80}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_FERR\_DEFAULT@{\_UART\_IFC\_FERR\_DEFAULT}}
\index{\_UART\_IFC\_FERR\_DEFAULT@{\_UART\_IFC\_FERR\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_FERR\_DEFAULT}{\_UART\_IFC\_FERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabd6b13df20bfbc1c87f78b4693208e80} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+FERR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9b0397040772066987aa2af44b356310}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_FERR\_MASK@{\_UART\_IFC\_FERR\_MASK}}
\index{\_UART\_IFC\_FERR\_MASK@{\_UART\_IFC\_FERR\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_FERR\_MASK}{\_UART\_IFC\_FERR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9b0397040772066987aa2af44b356310} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+FERR\+\_\+\+MASK~0x200\+UL}

Bit mask for USART\+\_\+\+FERR \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga76d693d159f48f934e404ad50292b3e4}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_FERR\_SHIFT@{\_UART\_IFC\_FERR\_SHIFT}}
\index{\_UART\_IFC\_FERR\_SHIFT@{\_UART\_IFC\_FERR\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_FERR\_SHIFT}{\_UART\_IFC\_FERR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga76d693d159f48f934e404ad50292b3e4} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+FERR\+\_\+\+SHIFT~9}

Shift value for USART\+\_\+\+FERR \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab9f68baf0b5d3f2213ba157f7b5ddbfb}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_MASK@{\_UART\_IFC\_MASK}}
\index{\_UART\_IFC\_MASK@{\_UART\_IFC\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_MASK}{\_UART\_IFC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab9f68baf0b5d3f2213ba157f7b5ddbfb} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+MASK~0x00001\+FF9\+UL}

Mask for UART\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga081494021a4cbabed06117f07a634999}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_MPAF\_DEFAULT@{\_UART\_IFC\_MPAF\_DEFAULT}}
\index{\_UART\_IFC\_MPAF\_DEFAULT@{\_UART\_IFC\_MPAF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_MPAF\_DEFAULT}{\_UART\_IFC\_MPAF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga081494021a4cbabed06117f07a634999} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+MPAF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6a41d2aa9fed9edcf0e196113afa9c3c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_MPAF\_MASK@{\_UART\_IFC\_MPAF\_MASK}}
\index{\_UART\_IFC\_MPAF\_MASK@{\_UART\_IFC\_MPAF\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_MPAF\_MASK}{\_UART\_IFC\_MPAF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6a41d2aa9fed9edcf0e196113afa9c3c} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+MPAF\+\_\+\+MASK~0x400\+UL}

Bit mask for USART\+\_\+\+MPAF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga20598911dd472d6fbe13cc24da174336}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_MPAF\_SHIFT@{\_UART\_IFC\_MPAF\_SHIFT}}
\index{\_UART\_IFC\_MPAF\_SHIFT@{\_UART\_IFC\_MPAF\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_MPAF\_SHIFT}{\_UART\_IFC\_MPAF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga20598911dd472d6fbe13cc24da174336} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+MPAF\+\_\+\+SHIFT~10}

Shift value for USART\+\_\+\+MPAF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga61680f74223c66f9c5ca795b1996fe62}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_PERR\_DEFAULT@{\_UART\_IFC\_PERR\_DEFAULT}}
\index{\_UART\_IFC\_PERR\_DEFAULT@{\_UART\_IFC\_PERR\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_PERR\_DEFAULT}{\_UART\_IFC\_PERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga61680f74223c66f9c5ca795b1996fe62} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+PERR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7718667627dc01867cbcaafec57f1283}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_PERR\_MASK@{\_UART\_IFC\_PERR\_MASK}}
\index{\_UART\_IFC\_PERR\_MASK@{\_UART\_IFC\_PERR\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_PERR\_MASK}{\_UART\_IFC\_PERR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7718667627dc01867cbcaafec57f1283} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+PERR\+\_\+\+MASK~0x100\+UL}

Bit mask for USART\+\_\+\+PERR \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafd102dd1f1847d5a436641e953d0df0a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_PERR\_SHIFT@{\_UART\_IFC\_PERR\_SHIFT}}
\index{\_UART\_IFC\_PERR\_SHIFT@{\_UART\_IFC\_PERR\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_PERR\_SHIFT}{\_UART\_IFC\_PERR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafd102dd1f1847d5a436641e953d0df0a} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+PERR\+\_\+\+SHIFT~8}

Shift value for USART\+\_\+\+PERR \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae7c47b0740da23c22ee61e5bef27bd3d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_RESETVALUE@{\_UART\_IFC\_RESETVALUE}}
\index{\_UART\_IFC\_RESETVALUE@{\_UART\_IFC\_RESETVALUE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_RESETVALUE}{\_UART\_IFC\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae7c47b0740da23c22ee61e5bef27bd3d} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for UART\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6399d69c63a18c79720ab34e65c73c19}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_RXFULL\_DEFAULT@{\_UART\_IFC\_RXFULL\_DEFAULT}}
\index{\_UART\_IFC\_RXFULL\_DEFAULT@{\_UART\_IFC\_RXFULL\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_RXFULL\_DEFAULT}{\_UART\_IFC\_RXFULL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6399d69c63a18c79720ab34e65c73c19} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+RXFULL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4ef4f1484704f314f8b70c67d870336a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_RXFULL\_MASK@{\_UART\_IFC\_RXFULL\_MASK}}
\index{\_UART\_IFC\_RXFULL\_MASK@{\_UART\_IFC\_RXFULL\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_RXFULL\_MASK}{\_UART\_IFC\_RXFULL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4ef4f1484704f314f8b70c67d870336a} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+RXFULL\+\_\+\+MASK~0x8\+UL}

Bit mask for USART\+\_\+\+RXFULL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad7d6063857b188a793412b9582481738}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_RXFULL\_SHIFT@{\_UART\_IFC\_RXFULL\_SHIFT}}
\index{\_UART\_IFC\_RXFULL\_SHIFT@{\_UART\_IFC\_RXFULL\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_RXFULL\_SHIFT}{\_UART\_IFC\_RXFULL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad7d6063857b188a793412b9582481738} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+RXFULL\+\_\+\+SHIFT~3}

Shift value for USART\+\_\+\+RXFULL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga21a33cde68233fd049d0f0bfbe78232b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_RXOF\_DEFAULT@{\_UART\_IFC\_RXOF\_DEFAULT}}
\index{\_UART\_IFC\_RXOF\_DEFAULT@{\_UART\_IFC\_RXOF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_RXOF\_DEFAULT}{\_UART\_IFC\_RXOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga21a33cde68233fd049d0f0bfbe78232b} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+RXOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab6bfd6dd0700f9bbe72bd8b228968ff7}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_RXOF\_MASK@{\_UART\_IFC\_RXOF\_MASK}}
\index{\_UART\_IFC\_RXOF\_MASK@{\_UART\_IFC\_RXOF\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_RXOF\_MASK}{\_UART\_IFC\_RXOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab6bfd6dd0700f9bbe72bd8b228968ff7} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+RXOF\+\_\+\+MASK~0x10\+UL}

Bit mask for USART\+\_\+\+RXOF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1ae56ec4154ff8d2ad7b8cea59a950ab}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_RXOF\_SHIFT@{\_UART\_IFC\_RXOF\_SHIFT}}
\index{\_UART\_IFC\_RXOF\_SHIFT@{\_UART\_IFC\_RXOF\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_RXOF\_SHIFT}{\_UART\_IFC\_RXOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1ae56ec4154ff8d2ad7b8cea59a950ab} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+RXOF\+\_\+\+SHIFT~4}

Shift value for USART\+\_\+\+RXOF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac5376e32d850b592eabeb66e5ddb5891}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_RXUF\_DEFAULT@{\_UART\_IFC\_RXUF\_DEFAULT}}
\index{\_UART\_IFC\_RXUF\_DEFAULT@{\_UART\_IFC\_RXUF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_RXUF\_DEFAULT}{\_UART\_IFC\_RXUF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac5376e32d850b592eabeb66e5ddb5891} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+RXUF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga24244d6d3a5e646e1fd6355d15154b44}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_RXUF\_MASK@{\_UART\_IFC\_RXUF\_MASK}}
\index{\_UART\_IFC\_RXUF\_MASK@{\_UART\_IFC\_RXUF\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_RXUF\_MASK}{\_UART\_IFC\_RXUF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga24244d6d3a5e646e1fd6355d15154b44} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+RXUF\+\_\+\+MASK~0x20\+UL}

Bit mask for USART\+\_\+\+RXUF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8208292d7a5f7ada01cadee86beebdce}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_RXUF\_SHIFT@{\_UART\_IFC\_RXUF\_SHIFT}}
\index{\_UART\_IFC\_RXUF\_SHIFT@{\_UART\_IFC\_RXUF\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_RXUF\_SHIFT}{\_UART\_IFC\_RXUF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8208292d7a5f7ada01cadee86beebdce} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+RXUF\+\_\+\+SHIFT~5}

Shift value for USART\+\_\+\+RXUF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa5d9f832d4a8a531aad3df3673e9cffb}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_SSM\_DEFAULT@{\_UART\_IFC\_SSM\_DEFAULT}}
\index{\_UART\_IFC\_SSM\_DEFAULT@{\_UART\_IFC\_SSM\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_SSM\_DEFAULT}{\_UART\_IFC\_SSM\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa5d9f832d4a8a531aad3df3673e9cffb} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+SSM\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa1670a44ea84c6f6a85e79cc0c06b364}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_SSM\_MASK@{\_UART\_IFC\_SSM\_MASK}}
\index{\_UART\_IFC\_SSM\_MASK@{\_UART\_IFC\_SSM\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_SSM\_MASK}{\_UART\_IFC\_SSM\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa1670a44ea84c6f6a85e79cc0c06b364} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+SSM\+\_\+\+MASK~0x800\+UL}

Bit mask for USART\+\_\+\+SSM \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9b49a400ba8d858f1d56fba239c0074b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_SSM\_SHIFT@{\_UART\_IFC\_SSM\_SHIFT}}
\index{\_UART\_IFC\_SSM\_SHIFT@{\_UART\_IFC\_SSM\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_SSM\_SHIFT}{\_UART\_IFC\_SSM\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9b49a400ba8d858f1d56fba239c0074b} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+SSM\+\_\+\+SHIFT~11}

Shift value for USART\+\_\+\+SSM \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga74dbc0c9a57f7e3dbb1ac79e639c7d1f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_TXC\_DEFAULT@{\_UART\_IFC\_TXC\_DEFAULT}}
\index{\_UART\_IFC\_TXC\_DEFAULT@{\_UART\_IFC\_TXC\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_TXC\_DEFAULT}{\_UART\_IFC\_TXC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga74dbc0c9a57f7e3dbb1ac79e639c7d1f} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+TXC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1abe8651dd5226825f31a6ee10452481}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_TXC\_MASK@{\_UART\_IFC\_TXC\_MASK}}
\index{\_UART\_IFC\_TXC\_MASK@{\_UART\_IFC\_TXC\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_TXC\_MASK}{\_UART\_IFC\_TXC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1abe8651dd5226825f31a6ee10452481} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+TXC\+\_\+\+MASK~0x1\+UL}

Bit mask for USART\+\_\+\+TXC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga89bdfa0f7000df22d4bae699c107edf5}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_TXC\_SHIFT@{\_UART\_IFC\_TXC\_SHIFT}}
\index{\_UART\_IFC\_TXC\_SHIFT@{\_UART\_IFC\_TXC\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_TXC\_SHIFT}{\_UART\_IFC\_TXC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga89bdfa0f7000df22d4bae699c107edf5} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+TXC\+\_\+\+SHIFT~0}

Shift value for USART\+\_\+\+TXC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad7f4a49c3027b5298c6f320404b89626}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_TXOF\_DEFAULT@{\_UART\_IFC\_TXOF\_DEFAULT}}
\index{\_UART\_IFC\_TXOF\_DEFAULT@{\_UART\_IFC\_TXOF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_TXOF\_DEFAULT}{\_UART\_IFC\_TXOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad7f4a49c3027b5298c6f320404b89626} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+TXOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf746b116b77a9d6d9af94adf57cdbaa5}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_TXOF\_MASK@{\_UART\_IFC\_TXOF\_MASK}}
\index{\_UART\_IFC\_TXOF\_MASK@{\_UART\_IFC\_TXOF\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_TXOF\_MASK}{\_UART\_IFC\_TXOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf746b116b77a9d6d9af94adf57cdbaa5} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+TXOF\+\_\+\+MASK~0x40\+UL}

Bit mask for USART\+\_\+\+TXOF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4c8f68862fb8bde097bef7d2dd2eb071}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_TXOF\_SHIFT@{\_UART\_IFC\_TXOF\_SHIFT}}
\index{\_UART\_IFC\_TXOF\_SHIFT@{\_UART\_IFC\_TXOF\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_TXOF\_SHIFT}{\_UART\_IFC\_TXOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4c8f68862fb8bde097bef7d2dd2eb071} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+TXOF\+\_\+\+SHIFT~6}

Shift value for USART\+\_\+\+TXOF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0747c7c2c01261e41b91a9a6827fcacb}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_TXUF\_DEFAULT@{\_UART\_IFC\_TXUF\_DEFAULT}}
\index{\_UART\_IFC\_TXUF\_DEFAULT@{\_UART\_IFC\_TXUF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_TXUF\_DEFAULT}{\_UART\_IFC\_TXUF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0747c7c2c01261e41b91a9a6827fcacb} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+TXUF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga58e9143a6ba2d4622ae1233eae1bf380}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_TXUF\_MASK@{\_UART\_IFC\_TXUF\_MASK}}
\index{\_UART\_IFC\_TXUF\_MASK@{\_UART\_IFC\_TXUF\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_TXUF\_MASK}{\_UART\_IFC\_TXUF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga58e9143a6ba2d4622ae1233eae1bf380} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+TXUF\+\_\+\+MASK~0x80\+UL}

Bit mask for USART\+\_\+\+TXUF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga45ffe4ca4f940f9e83c7b7c4a7c5f890}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFC\_TXUF\_SHIFT@{\_UART\_IFC\_TXUF\_SHIFT}}
\index{\_UART\_IFC\_TXUF\_SHIFT@{\_UART\_IFC\_TXUF\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFC\_TXUF\_SHIFT}{\_UART\_IFC\_TXUF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga45ffe4ca4f940f9e83c7b7c4a7c5f890} 
\#define \+\_\+\+UART\+\_\+\+IFC\+\_\+\+TXUF\+\_\+\+SHIFT~7}

Shift value for USART\+\_\+\+TXUF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga96b4723aa7cfb88fab03837e0197e96d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_CCF\_DEFAULT@{\_UART\_IFS\_CCF\_DEFAULT}}
\index{\_UART\_IFS\_CCF\_DEFAULT@{\_UART\_IFS\_CCF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_CCF\_DEFAULT}{\_UART\_IFS\_CCF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga96b4723aa7cfb88fab03837e0197e96d} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+CCF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa0827e714f75c8324e2920fb02cf2474}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_CCF\_MASK@{\_UART\_IFS\_CCF\_MASK}}
\index{\_UART\_IFS\_CCF\_MASK@{\_UART\_IFS\_CCF\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_CCF\_MASK}{\_UART\_IFS\_CCF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa0827e714f75c8324e2920fb02cf2474} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+CCF\+\_\+\+MASK~0x1000\+UL}

Bit mask for USART\+\_\+\+CCF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf5d711d10bc048bde05c09fb85018841}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_CCF\_SHIFT@{\_UART\_IFS\_CCF\_SHIFT}}
\index{\_UART\_IFS\_CCF\_SHIFT@{\_UART\_IFS\_CCF\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_CCF\_SHIFT}{\_UART\_IFS\_CCF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf5d711d10bc048bde05c09fb85018841} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+CCF\+\_\+\+SHIFT~12}

Shift value for USART\+\_\+\+CCF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6e709db1f8c13c9c1e958e66149baae5}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_FERR\_DEFAULT@{\_UART\_IFS\_FERR\_DEFAULT}}
\index{\_UART\_IFS\_FERR\_DEFAULT@{\_UART\_IFS\_FERR\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_FERR\_DEFAULT}{\_UART\_IFS\_FERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6e709db1f8c13c9c1e958e66149baae5} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+FERR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5fa5f5f398cd578a767207c555d75014}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_FERR\_MASK@{\_UART\_IFS\_FERR\_MASK}}
\index{\_UART\_IFS\_FERR\_MASK@{\_UART\_IFS\_FERR\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_FERR\_MASK}{\_UART\_IFS\_FERR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5fa5f5f398cd578a767207c555d75014} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+FERR\+\_\+\+MASK~0x200\+UL}

Bit mask for USART\+\_\+\+FERR \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga84e2631926cdefb707e177f80fde0c32}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_FERR\_SHIFT@{\_UART\_IFS\_FERR\_SHIFT}}
\index{\_UART\_IFS\_FERR\_SHIFT@{\_UART\_IFS\_FERR\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_FERR\_SHIFT}{\_UART\_IFS\_FERR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga84e2631926cdefb707e177f80fde0c32} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+FERR\+\_\+\+SHIFT~9}

Shift value for USART\+\_\+\+FERR \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf2ba4f384942c44ed5daccabae7e539f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_MASK@{\_UART\_IFS\_MASK}}
\index{\_UART\_IFS\_MASK@{\_UART\_IFS\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_MASK}{\_UART\_IFS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf2ba4f384942c44ed5daccabae7e539f} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+MASK~0x00001\+FF9\+UL}

Mask for UART\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga86c3871ce6a0fa1754f6a9a976008260}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_MPAF\_DEFAULT@{\_UART\_IFS\_MPAF\_DEFAULT}}
\index{\_UART\_IFS\_MPAF\_DEFAULT@{\_UART\_IFS\_MPAF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_MPAF\_DEFAULT}{\_UART\_IFS\_MPAF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga86c3871ce6a0fa1754f6a9a976008260} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+MPAF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2e3709480705f82618bc1b4e2d13ff2f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_MPAF\_MASK@{\_UART\_IFS\_MPAF\_MASK}}
\index{\_UART\_IFS\_MPAF\_MASK@{\_UART\_IFS\_MPAF\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_MPAF\_MASK}{\_UART\_IFS\_MPAF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2e3709480705f82618bc1b4e2d13ff2f} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+MPAF\+\_\+\+MASK~0x400\+UL}

Bit mask for USART\+\_\+\+MPAF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga84c46d046410e5c01e68f43d05a1e89a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_MPAF\_SHIFT@{\_UART\_IFS\_MPAF\_SHIFT}}
\index{\_UART\_IFS\_MPAF\_SHIFT@{\_UART\_IFS\_MPAF\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_MPAF\_SHIFT}{\_UART\_IFS\_MPAF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga84c46d046410e5c01e68f43d05a1e89a} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+MPAF\+\_\+\+SHIFT~10}

Shift value for USART\+\_\+\+MPAF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga01e4dca078ea392d776d44cfe71775b6}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_PERR\_DEFAULT@{\_UART\_IFS\_PERR\_DEFAULT}}
\index{\_UART\_IFS\_PERR\_DEFAULT@{\_UART\_IFS\_PERR\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_PERR\_DEFAULT}{\_UART\_IFS\_PERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga01e4dca078ea392d776d44cfe71775b6} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+PERR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga57c027166bb4aed269df97d856f6ce91}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_PERR\_MASK@{\_UART\_IFS\_PERR\_MASK}}
\index{\_UART\_IFS\_PERR\_MASK@{\_UART\_IFS\_PERR\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_PERR\_MASK}{\_UART\_IFS\_PERR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga57c027166bb4aed269df97d856f6ce91} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+PERR\+\_\+\+MASK~0x100\+UL}

Bit mask for USART\+\_\+\+PERR \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga14eb729d0ac5e2aabeec3f4518f5459c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_PERR\_SHIFT@{\_UART\_IFS\_PERR\_SHIFT}}
\index{\_UART\_IFS\_PERR\_SHIFT@{\_UART\_IFS\_PERR\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_PERR\_SHIFT}{\_UART\_IFS\_PERR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga14eb729d0ac5e2aabeec3f4518f5459c} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+PERR\+\_\+\+SHIFT~8}

Shift value for USART\+\_\+\+PERR \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf590140ab0d57eb04a19a10694cee270}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_RESETVALUE@{\_UART\_IFS\_RESETVALUE}}
\index{\_UART\_IFS\_RESETVALUE@{\_UART\_IFS\_RESETVALUE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_RESETVALUE}{\_UART\_IFS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf590140ab0d57eb04a19a10694cee270} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for UART\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5372ef13920c5be8c6c354f03962a446}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_RXFULL\_DEFAULT@{\_UART\_IFS\_RXFULL\_DEFAULT}}
\index{\_UART\_IFS\_RXFULL\_DEFAULT@{\_UART\_IFS\_RXFULL\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_RXFULL\_DEFAULT}{\_UART\_IFS\_RXFULL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5372ef13920c5be8c6c354f03962a446} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+RXFULL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacc8261f94ebe6757c21571bb4031f554}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_RXFULL\_MASK@{\_UART\_IFS\_RXFULL\_MASK}}
\index{\_UART\_IFS\_RXFULL\_MASK@{\_UART\_IFS\_RXFULL\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_RXFULL\_MASK}{\_UART\_IFS\_RXFULL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacc8261f94ebe6757c21571bb4031f554} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+RXFULL\+\_\+\+MASK~0x8\+UL}

Bit mask for USART\+\_\+\+RXFULL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad84677775b4ca50f983890b81123e446}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_RXFULL\_SHIFT@{\_UART\_IFS\_RXFULL\_SHIFT}}
\index{\_UART\_IFS\_RXFULL\_SHIFT@{\_UART\_IFS\_RXFULL\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_RXFULL\_SHIFT}{\_UART\_IFS\_RXFULL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad84677775b4ca50f983890b81123e446} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+RXFULL\+\_\+\+SHIFT~3}

Shift value for USART\+\_\+\+RXFULL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7c2f9a7ae570c7cad0c994513df29cb3}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_RXOF\_DEFAULT@{\_UART\_IFS\_RXOF\_DEFAULT}}
\index{\_UART\_IFS\_RXOF\_DEFAULT@{\_UART\_IFS\_RXOF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_RXOF\_DEFAULT}{\_UART\_IFS\_RXOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7c2f9a7ae570c7cad0c994513df29cb3} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+RXOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1fae561e67a10ef8a74c8859e35dd698}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_RXOF\_MASK@{\_UART\_IFS\_RXOF\_MASK}}
\index{\_UART\_IFS\_RXOF\_MASK@{\_UART\_IFS\_RXOF\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_RXOF\_MASK}{\_UART\_IFS\_RXOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1fae561e67a10ef8a74c8859e35dd698} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+RXOF\+\_\+\+MASK~0x10\+UL}

Bit mask for USART\+\_\+\+RXOF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac98bf20860dda96290bc529142bf78d1}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_RXOF\_SHIFT@{\_UART\_IFS\_RXOF\_SHIFT}}
\index{\_UART\_IFS\_RXOF\_SHIFT@{\_UART\_IFS\_RXOF\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_RXOF\_SHIFT}{\_UART\_IFS\_RXOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac98bf20860dda96290bc529142bf78d1} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+RXOF\+\_\+\+SHIFT~4}

Shift value for USART\+\_\+\+RXOF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga19875bbd61ab76599ceca31ac637d9a6}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_RXUF\_DEFAULT@{\_UART\_IFS\_RXUF\_DEFAULT}}
\index{\_UART\_IFS\_RXUF\_DEFAULT@{\_UART\_IFS\_RXUF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_RXUF\_DEFAULT}{\_UART\_IFS\_RXUF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga19875bbd61ab76599ceca31ac637d9a6} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+RXUF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaebc9352a626309f0075adc654cff424a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_RXUF\_MASK@{\_UART\_IFS\_RXUF\_MASK}}
\index{\_UART\_IFS\_RXUF\_MASK@{\_UART\_IFS\_RXUF\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_RXUF\_MASK}{\_UART\_IFS\_RXUF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaebc9352a626309f0075adc654cff424a} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+RXUF\+\_\+\+MASK~0x20\+UL}

Bit mask for USART\+\_\+\+RXUF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga48cecb909e6f2b054f963c48f225d8f3}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_RXUF\_SHIFT@{\_UART\_IFS\_RXUF\_SHIFT}}
\index{\_UART\_IFS\_RXUF\_SHIFT@{\_UART\_IFS\_RXUF\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_RXUF\_SHIFT}{\_UART\_IFS\_RXUF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga48cecb909e6f2b054f963c48f225d8f3} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+RXUF\+\_\+\+SHIFT~5}

Shift value for USART\+\_\+\+RXUF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad307a1c258106a4a384eb53058ddc644}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_SSM\_DEFAULT@{\_UART\_IFS\_SSM\_DEFAULT}}
\index{\_UART\_IFS\_SSM\_DEFAULT@{\_UART\_IFS\_SSM\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_SSM\_DEFAULT}{\_UART\_IFS\_SSM\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad307a1c258106a4a384eb53058ddc644} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+SSM\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gada8444a7389afeaf001d596d5a1ffa29}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_SSM\_MASK@{\_UART\_IFS\_SSM\_MASK}}
\index{\_UART\_IFS\_SSM\_MASK@{\_UART\_IFS\_SSM\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_SSM\_MASK}{\_UART\_IFS\_SSM\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gada8444a7389afeaf001d596d5a1ffa29} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+SSM\+\_\+\+MASK~0x800\+UL}

Bit mask for USART\+\_\+\+SSM \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5ed3541d3b1db200a14952fbda6335bc}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_SSM\_SHIFT@{\_UART\_IFS\_SSM\_SHIFT}}
\index{\_UART\_IFS\_SSM\_SHIFT@{\_UART\_IFS\_SSM\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_SSM\_SHIFT}{\_UART\_IFS\_SSM\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5ed3541d3b1db200a14952fbda6335bc} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+SSM\+\_\+\+SHIFT~11}

Shift value for USART\+\_\+\+SSM \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaca7984eb35f56eb2b48e3ab472af9d1b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_TXC\_DEFAULT@{\_UART\_IFS\_TXC\_DEFAULT}}
\index{\_UART\_IFS\_TXC\_DEFAULT@{\_UART\_IFS\_TXC\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_TXC\_DEFAULT}{\_UART\_IFS\_TXC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaca7984eb35f56eb2b48e3ab472af9d1b} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+TXC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga32fd67ca05df1462fbbebb529ab7ce1a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_TXC\_MASK@{\_UART\_IFS\_TXC\_MASK}}
\index{\_UART\_IFS\_TXC\_MASK@{\_UART\_IFS\_TXC\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_TXC\_MASK}{\_UART\_IFS\_TXC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga32fd67ca05df1462fbbebb529ab7ce1a} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+TXC\+\_\+\+MASK~0x1\+UL}

Bit mask for USART\+\_\+\+TXC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab8ead37c5051e58fca8bfccee67f9feb}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_TXC\_SHIFT@{\_UART\_IFS\_TXC\_SHIFT}}
\index{\_UART\_IFS\_TXC\_SHIFT@{\_UART\_IFS\_TXC\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_TXC\_SHIFT}{\_UART\_IFS\_TXC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab8ead37c5051e58fca8bfccee67f9feb} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+TXC\+\_\+\+SHIFT~0}

Shift value for USART\+\_\+\+TXC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gade79e83a5f531d1885233a5be6f11510}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_TXOF\_DEFAULT@{\_UART\_IFS\_TXOF\_DEFAULT}}
\index{\_UART\_IFS\_TXOF\_DEFAULT@{\_UART\_IFS\_TXOF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_TXOF\_DEFAULT}{\_UART\_IFS\_TXOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gade79e83a5f531d1885233a5be6f11510} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+TXOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga148e3e8330eed8b5e0758bddec9144ee}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_TXOF\_MASK@{\_UART\_IFS\_TXOF\_MASK}}
\index{\_UART\_IFS\_TXOF\_MASK@{\_UART\_IFS\_TXOF\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_TXOF\_MASK}{\_UART\_IFS\_TXOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga148e3e8330eed8b5e0758bddec9144ee} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+TXOF\+\_\+\+MASK~0x40\+UL}

Bit mask for USART\+\_\+\+TXOF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1a100ff7291321f7b3e174c32f8f7b09}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_TXOF\_SHIFT@{\_UART\_IFS\_TXOF\_SHIFT}}
\index{\_UART\_IFS\_TXOF\_SHIFT@{\_UART\_IFS\_TXOF\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_TXOF\_SHIFT}{\_UART\_IFS\_TXOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1a100ff7291321f7b3e174c32f8f7b09} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+TXOF\+\_\+\+SHIFT~6}

Shift value for USART\+\_\+\+TXOF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga83d44d41f56bc0ab3ab3274a59859a01}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_TXUF\_DEFAULT@{\_UART\_IFS\_TXUF\_DEFAULT}}
\index{\_UART\_IFS\_TXUF\_DEFAULT@{\_UART\_IFS\_TXUF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_TXUF\_DEFAULT}{\_UART\_IFS\_TXUF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga83d44d41f56bc0ab3ab3274a59859a01} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+TXUF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gada94c56691c312226eee4e0d4d5f18f9}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_TXUF\_MASK@{\_UART\_IFS\_TXUF\_MASK}}
\index{\_UART\_IFS\_TXUF\_MASK@{\_UART\_IFS\_TXUF\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_TXUF\_MASK}{\_UART\_IFS\_TXUF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gada94c56691c312226eee4e0d4d5f18f9} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+TXUF\+\_\+\+MASK~0x80\+UL}

Bit mask for USART\+\_\+\+TXUF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad64c5f93b2655feb965962089292e483}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IFS\_TXUF\_SHIFT@{\_UART\_IFS\_TXUF\_SHIFT}}
\index{\_UART\_IFS\_TXUF\_SHIFT@{\_UART\_IFS\_TXUF\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IFS\_TXUF\_SHIFT}{\_UART\_IFS\_TXUF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad64c5f93b2655feb965962089292e483} 
\#define \+\_\+\+UART\+\_\+\+IFS\+\_\+\+TXUF\+\_\+\+SHIFT~7}

Shift value for USART\+\_\+\+TXUF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga73c7e40fe6088e5860abb1506a4a7d8d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_INPUT\_MASK@{\_UART\_INPUT\_MASK}}
\index{\_UART\_INPUT\_MASK@{\_UART\_INPUT\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_INPUT\_MASK}{\_UART\_INPUT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga73c7e40fe6088e5860abb1506a4a7d8d} 
\#define \+\_\+\+UART\+\_\+\+INPUT\+\_\+\+MASK~0x0000001\+FUL}

Mask for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa02699759f70ef403d65bc4ae7d94944}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_INPUT\_RESETVALUE@{\_UART\_INPUT\_RESETVALUE}}
\index{\_UART\_INPUT\_RESETVALUE@{\_UART\_INPUT\_RESETVALUE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_INPUT\_RESETVALUE}{\_UART\_INPUT\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa02699759f70ef403d65bc4ae7d94944} 
\#define \+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6b21a506244603f8795083d4af684642}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_INPUT\_RXPRS\_DEFAULT@{\_UART\_INPUT\_RXPRS\_DEFAULT}}
\index{\_UART\_INPUT\_RXPRS\_DEFAULT@{\_UART\_INPUT\_RXPRS\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_INPUT\_RXPRS\_DEFAULT}{\_UART\_INPUT\_RXPRS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6b21a506244603f8795083d4af684642} 
\#define \+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae1f51a36c50bb0a61ea95c54c5f08b72}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_INPUT\_RXPRS\_MASK@{\_UART\_INPUT\_RXPRS\_MASK}}
\index{\_UART\_INPUT\_RXPRS\_MASK@{\_UART\_INPUT\_RXPRS\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_INPUT\_RXPRS\_MASK}{\_UART\_INPUT\_RXPRS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae1f51a36c50bb0a61ea95c54c5f08b72} 
\#define \+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRS\+\_\+\+MASK~0x10\+UL}

Bit mask for USART\+\_\+\+RXPRS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaf8a51f58135f1bcda8b161f8ad7a9d8}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_INPUT\_RXPRS\_SHIFT@{\_UART\_INPUT\_RXPRS\_SHIFT}}
\index{\_UART\_INPUT\_RXPRS\_SHIFT@{\_UART\_INPUT\_RXPRS\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_INPUT\_RXPRS\_SHIFT}{\_UART\_INPUT\_RXPRS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaf8a51f58135f1bcda8b161f8ad7a9d8} 
\#define \+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRS\+\_\+\+SHIFT~4}

Shift value for USART\+\_\+\+RXPRS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4da96aa0e096c38fce0efd9df729d39d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_INPUT\_RXPRSSEL\_DEFAULT@{\_UART\_INPUT\_RXPRSSEL\_DEFAULT}}
\index{\_UART\_INPUT\_RXPRSSEL\_DEFAULT@{\_UART\_INPUT\_RXPRSSEL\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_INPUT\_RXPRSSEL\_DEFAULT}{\_UART\_INPUT\_RXPRSSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4da96aa0e096c38fce0efd9df729d39d} 
\#define \+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac9606e928ebb5f7036bea8204d3c4d54}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_INPUT\_RXPRSSEL\_MASK@{\_UART\_INPUT\_RXPRSSEL\_MASK}}
\index{\_UART\_INPUT\_RXPRSSEL\_MASK@{\_UART\_INPUT\_RXPRSSEL\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_INPUT\_RXPRSSEL\_MASK}{\_UART\_INPUT\_RXPRSSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac9606e928ebb5f7036bea8204d3c4d54} 
\#define \+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+MASK~0x\+FUL}

Bit mask for USART\+\_\+\+RXPRSSEL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae3b6787b012a3b9b32a19b7f1089df3c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_INPUT\_RXPRSSEL\_PRSCH0@{\_UART\_INPUT\_RXPRSSEL\_PRSCH0}}
\index{\_UART\_INPUT\_RXPRSSEL\_PRSCH0@{\_UART\_INPUT\_RXPRSSEL\_PRSCH0}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_INPUT\_RXPRSSEL\_PRSCH0}{\_UART\_INPUT\_RXPRSSEL\_PRSCH0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae3b6787b012a3b9b32a19b7f1089df3c} 
\#define \+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH0~0x00000000\+UL}

Mode PRSCH0 for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2318e256ffbf1393b111c987ed32885d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_INPUT\_RXPRSSEL\_PRSCH1@{\_UART\_INPUT\_RXPRSSEL\_PRSCH1}}
\index{\_UART\_INPUT\_RXPRSSEL\_PRSCH1@{\_UART\_INPUT\_RXPRSSEL\_PRSCH1}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_INPUT\_RXPRSSEL\_PRSCH1}{\_UART\_INPUT\_RXPRSSEL\_PRSCH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2318e256ffbf1393b111c987ed32885d} 
\#define \+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH1~0x00000001\+UL}

Mode PRSCH1 for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafa9e9d63c93865e23157bb8d5cc5f899}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_INPUT\_RXPRSSEL\_PRSCH10@{\_UART\_INPUT\_RXPRSSEL\_PRSCH10}}
\index{\_UART\_INPUT\_RXPRSSEL\_PRSCH10@{\_UART\_INPUT\_RXPRSSEL\_PRSCH10}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_INPUT\_RXPRSSEL\_PRSCH10}{\_UART\_INPUT\_RXPRSSEL\_PRSCH10}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafa9e9d63c93865e23157bb8d5cc5f899} 
\#define \+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH10~0x0000000\+AUL}

Mode PRSCH10 for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadd09d65d6c7d79e4439ee661ccc7f51e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_INPUT\_RXPRSSEL\_PRSCH11@{\_UART\_INPUT\_RXPRSSEL\_PRSCH11}}
\index{\_UART\_INPUT\_RXPRSSEL\_PRSCH11@{\_UART\_INPUT\_RXPRSSEL\_PRSCH11}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_INPUT\_RXPRSSEL\_PRSCH11}{\_UART\_INPUT\_RXPRSSEL\_PRSCH11}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadd09d65d6c7d79e4439ee661ccc7f51e} 
\#define \+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH11~0x0000000\+BUL}

Mode PRSCH11 for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga106b6c6c1df27a7a5f622806622011e6}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_INPUT\_RXPRSSEL\_PRSCH2@{\_UART\_INPUT\_RXPRSSEL\_PRSCH2}}
\index{\_UART\_INPUT\_RXPRSSEL\_PRSCH2@{\_UART\_INPUT\_RXPRSSEL\_PRSCH2}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_INPUT\_RXPRSSEL\_PRSCH2}{\_UART\_INPUT\_RXPRSSEL\_PRSCH2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga106b6c6c1df27a7a5f622806622011e6} 
\#define \+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH2~0x00000002\+UL}

Mode PRSCH2 for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7accab638d146b829162f20799d6265f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_INPUT\_RXPRSSEL\_PRSCH3@{\_UART\_INPUT\_RXPRSSEL\_PRSCH3}}
\index{\_UART\_INPUT\_RXPRSSEL\_PRSCH3@{\_UART\_INPUT\_RXPRSSEL\_PRSCH3}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_INPUT\_RXPRSSEL\_PRSCH3}{\_UART\_INPUT\_RXPRSSEL\_PRSCH3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7accab638d146b829162f20799d6265f} 
\#define \+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH3~0x00000003\+UL}

Mode PRSCH3 for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga462982b04e3ac60c6e37743825be2da2}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_INPUT\_RXPRSSEL\_PRSCH4@{\_UART\_INPUT\_RXPRSSEL\_PRSCH4}}
\index{\_UART\_INPUT\_RXPRSSEL\_PRSCH4@{\_UART\_INPUT\_RXPRSSEL\_PRSCH4}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_INPUT\_RXPRSSEL\_PRSCH4}{\_UART\_INPUT\_RXPRSSEL\_PRSCH4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga462982b04e3ac60c6e37743825be2da2} 
\#define \+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH4~0x00000004\+UL}

Mode PRSCH4 for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac5eb647874067fcbcf827bfd729315d2}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_INPUT\_RXPRSSEL\_PRSCH5@{\_UART\_INPUT\_RXPRSSEL\_PRSCH5}}
\index{\_UART\_INPUT\_RXPRSSEL\_PRSCH5@{\_UART\_INPUT\_RXPRSSEL\_PRSCH5}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_INPUT\_RXPRSSEL\_PRSCH5}{\_UART\_INPUT\_RXPRSSEL\_PRSCH5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac5eb647874067fcbcf827bfd729315d2} 
\#define \+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH5~0x00000005\+UL}

Mode PRSCH5 for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga06f1eaddf2ebf8304becd0257808cfa2}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_INPUT\_RXPRSSEL\_PRSCH6@{\_UART\_INPUT\_RXPRSSEL\_PRSCH6}}
\index{\_UART\_INPUT\_RXPRSSEL\_PRSCH6@{\_UART\_INPUT\_RXPRSSEL\_PRSCH6}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_INPUT\_RXPRSSEL\_PRSCH6}{\_UART\_INPUT\_RXPRSSEL\_PRSCH6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga06f1eaddf2ebf8304becd0257808cfa2} 
\#define \+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH6~0x00000006\+UL}

Mode PRSCH6 for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad43166483f76282a4d1b1b4df2b527b2}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_INPUT\_RXPRSSEL\_PRSCH7@{\_UART\_INPUT\_RXPRSSEL\_PRSCH7}}
\index{\_UART\_INPUT\_RXPRSSEL\_PRSCH7@{\_UART\_INPUT\_RXPRSSEL\_PRSCH7}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_INPUT\_RXPRSSEL\_PRSCH7}{\_UART\_INPUT\_RXPRSSEL\_PRSCH7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad43166483f76282a4d1b1b4df2b527b2} 
\#define \+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH7~0x00000007\+UL}

Mode PRSCH7 for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga00bc0f495b18e118e8453f591aa61beb}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_INPUT\_RXPRSSEL\_PRSCH8@{\_UART\_INPUT\_RXPRSSEL\_PRSCH8}}
\index{\_UART\_INPUT\_RXPRSSEL\_PRSCH8@{\_UART\_INPUT\_RXPRSSEL\_PRSCH8}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_INPUT\_RXPRSSEL\_PRSCH8}{\_UART\_INPUT\_RXPRSSEL\_PRSCH8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga00bc0f495b18e118e8453f591aa61beb} 
\#define \+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH8~0x00000008\+UL}

Mode PRSCH8 for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga04ea63a458a17f8e7bffc6de3646f171}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_INPUT\_RXPRSSEL\_PRSCH9@{\_UART\_INPUT\_RXPRSSEL\_PRSCH9}}
\index{\_UART\_INPUT\_RXPRSSEL\_PRSCH9@{\_UART\_INPUT\_RXPRSSEL\_PRSCH9}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_INPUT\_RXPRSSEL\_PRSCH9}{\_UART\_INPUT\_RXPRSSEL\_PRSCH9}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga04ea63a458a17f8e7bffc6de3646f171} 
\#define \+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH9~0x00000009\+UL}

Mode PRSCH9 for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa250302c004500075a0940a6bafe8015}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_INPUT\_RXPRSSEL\_SHIFT@{\_UART\_INPUT\_RXPRSSEL\_SHIFT}}
\index{\_UART\_INPUT\_RXPRSSEL\_SHIFT@{\_UART\_INPUT\_RXPRSSEL\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_INPUT\_RXPRSSEL\_SHIFT}{\_UART\_INPUT\_RXPRSSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa250302c004500075a0940a6bafe8015} 
\#define \+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+SHIFT~0}

Shift value for USART\+\_\+\+RXPRSSEL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaad0c1b1b19af482da7a297aa643f6e0e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IRCTRL\_IREN\_DEFAULT@{\_UART\_IRCTRL\_IREN\_DEFAULT}}
\index{\_UART\_IRCTRL\_IREN\_DEFAULT@{\_UART\_IRCTRL\_IREN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IRCTRL\_IREN\_DEFAULT}{\_UART\_IRCTRL\_IREN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaad0c1b1b19af482da7a297aa643f6e0e} 
\#define \+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IREN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad058b1512ff43cfe555b018c2cfdfb67}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IRCTRL\_IREN\_MASK@{\_UART\_IRCTRL\_IREN\_MASK}}
\index{\_UART\_IRCTRL\_IREN\_MASK@{\_UART\_IRCTRL\_IREN\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IRCTRL\_IREN\_MASK}{\_UART\_IRCTRL\_IREN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad058b1512ff43cfe555b018c2cfdfb67} 
\#define \+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IREN\+\_\+\+MASK~0x1\+UL}

Bit mask for USART\+\_\+\+IREN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf9036bb77aa8f09b0f18791a9b297e7d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IRCTRL\_IREN\_SHIFT@{\_UART\_IRCTRL\_IREN\_SHIFT}}
\index{\_UART\_IRCTRL\_IREN\_SHIFT@{\_UART\_IRCTRL\_IREN\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IRCTRL\_IREN\_SHIFT}{\_UART\_IRCTRL\_IREN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf9036bb77aa8f09b0f18791a9b297e7d} 
\#define \+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IREN\+\_\+\+SHIFT~0}

Shift value for USART\+\_\+\+IREN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga860bac25c5d532a3cd527d61207b3b68}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IRCTRL\_IRFILT\_DEFAULT@{\_UART\_IRCTRL\_IRFILT\_DEFAULT}}
\index{\_UART\_IRCTRL\_IRFILT\_DEFAULT@{\_UART\_IRCTRL\_IRFILT\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IRCTRL\_IRFILT\_DEFAULT}{\_UART\_IRCTRL\_IRFILT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga860bac25c5d532a3cd527d61207b3b68} 
\#define \+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRFILT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga743cb74c60345a909425a6b4c157ddf3}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IRCTRL\_IRFILT\_MASK@{\_UART\_IRCTRL\_IRFILT\_MASK}}
\index{\_UART\_IRCTRL\_IRFILT\_MASK@{\_UART\_IRCTRL\_IRFILT\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IRCTRL\_IRFILT\_MASK}{\_UART\_IRCTRL\_IRFILT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga743cb74c60345a909425a6b4c157ddf3} 
\#define \+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRFILT\+\_\+\+MASK~0x8\+UL}

Bit mask for USART\+\_\+\+IRFILT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1943e261a21a43eda7b14c070c1fd158}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IRCTRL\_IRFILT\_SHIFT@{\_UART\_IRCTRL\_IRFILT\_SHIFT}}
\index{\_UART\_IRCTRL\_IRFILT\_SHIFT@{\_UART\_IRCTRL\_IRFILT\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IRCTRL\_IRFILT\_SHIFT}{\_UART\_IRCTRL\_IRFILT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1943e261a21a43eda7b14c070c1fd158} 
\#define \+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRFILT\+\_\+\+SHIFT~3}

Shift value for USART\+\_\+\+IRFILT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabcce0c30243bc2018398a5349d6796da}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IRCTRL\_IRPRSEN\_DEFAULT@{\_UART\_IRCTRL\_IRPRSEN\_DEFAULT}}
\index{\_UART\_IRCTRL\_IRPRSEN\_DEFAULT@{\_UART\_IRCTRL\_IRPRSEN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IRCTRL\_IRPRSEN\_DEFAULT}{\_UART\_IRCTRL\_IRPRSEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabcce0c30243bc2018398a5349d6796da} 
\#define \+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaeff17e0d6c40a23d272c7e1cb0f9e1a7}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IRCTRL\_IRPRSEN\_MASK@{\_UART\_IRCTRL\_IRPRSEN\_MASK}}
\index{\_UART\_IRCTRL\_IRPRSEN\_MASK@{\_UART\_IRCTRL\_IRPRSEN\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IRCTRL\_IRPRSEN\_MASK}{\_UART\_IRCTRL\_IRPRSEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaeff17e0d6c40a23d272c7e1cb0f9e1a7} 
\#define \+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSEN\+\_\+\+MASK~0x80\+UL}

Bit mask for USART\+\_\+\+IRPRSEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac25c867b03b9e71d9f7264c71a8ce088}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IRCTRL\_IRPRSEN\_SHIFT@{\_UART\_IRCTRL\_IRPRSEN\_SHIFT}}
\index{\_UART\_IRCTRL\_IRPRSEN\_SHIFT@{\_UART\_IRCTRL\_IRPRSEN\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IRCTRL\_IRPRSEN\_SHIFT}{\_UART\_IRCTRL\_IRPRSEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac25c867b03b9e71d9f7264c71a8ce088} 
\#define \+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSEN\+\_\+\+SHIFT~7}

Shift value for USART\+\_\+\+IRPRSEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9c3fda97ce0033da32ee367913333818}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IRCTRL\_IRPRSSEL\_DEFAULT@{\_UART\_IRCTRL\_IRPRSSEL\_DEFAULT}}
\index{\_UART\_IRCTRL\_IRPRSSEL\_DEFAULT@{\_UART\_IRCTRL\_IRPRSSEL\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IRCTRL\_IRPRSSEL\_DEFAULT}{\_UART\_IRCTRL\_IRPRSSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9c3fda97ce0033da32ee367913333818} 
\#define \+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8ab9871d73eec3b9de706408ea079882}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IRCTRL\_IRPRSSEL\_MASK@{\_UART\_IRCTRL\_IRPRSSEL\_MASK}}
\index{\_UART\_IRCTRL\_IRPRSSEL\_MASK@{\_UART\_IRCTRL\_IRPRSSEL\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IRCTRL\_IRPRSSEL\_MASK}{\_UART\_IRCTRL\_IRPRSSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8ab9871d73eec3b9de706408ea079882} 
\#define \+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+MASK~0x70\+UL}

Bit mask for USART\+\_\+\+IRPRSSEL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3a98b69f50348a3a8b11fcc8baf9eaf8}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IRCTRL\_IRPRSSEL\_PRSCH0@{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH0}}
\index{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH0@{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH0}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH0}{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3a98b69f50348a3a8b11fcc8baf9eaf8} 
\#define \+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH0~0x00000000\+UL}

Mode PRSCH0 for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga057084a970f1d9e450ce9b9e5873b81a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IRCTRL\_IRPRSSEL\_PRSCH1@{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH1}}
\index{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH1@{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH1}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH1}{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga057084a970f1d9e450ce9b9e5873b81a} 
\#define \+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH1~0x00000001\+UL}

Mode PRSCH1 for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6169a0d8cd22c27033a96c67a87000e1}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IRCTRL\_IRPRSSEL\_PRSCH2@{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH2}}
\index{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH2@{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH2}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH2}{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6169a0d8cd22c27033a96c67a87000e1} 
\#define \+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH2~0x00000002\+UL}

Mode PRSCH2 for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae1b2fba175477e87585388bdfdc2c44a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IRCTRL\_IRPRSSEL\_PRSCH3@{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH3}}
\index{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH3@{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH3}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH3}{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae1b2fba175477e87585388bdfdc2c44a} 
\#define \+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH3~0x00000003\+UL}

Mode PRSCH3 for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3db5f3bfb94735d0f12bfcdca6fe70e0}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IRCTRL\_IRPRSSEL\_PRSCH4@{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH4}}
\index{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH4@{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH4}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH4}{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3db5f3bfb94735d0f12bfcdca6fe70e0} 
\#define \+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH4~0x00000004\+UL}

Mode PRSCH4 for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga75a958563f1043e1a8b33d5fd31f0026}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IRCTRL\_IRPRSSEL\_PRSCH5@{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH5}}
\index{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH5@{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH5}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH5}{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga75a958563f1043e1a8b33d5fd31f0026} 
\#define \+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH5~0x00000005\+UL}

Mode PRSCH5 for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab0666c4907b35c1fdbb6f5c1ed97461b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IRCTRL\_IRPRSSEL\_PRSCH6@{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH6}}
\index{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH6@{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH6}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH6}{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab0666c4907b35c1fdbb6f5c1ed97461b} 
\#define \+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH6~0x00000006\+UL}

Mode PRSCH6 for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2fb29b94c3cbeffbe852e2ba46f082f7}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IRCTRL\_IRPRSSEL\_PRSCH7@{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH7}}
\index{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH7@{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH7}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH7}{\_UART\_IRCTRL\_IRPRSSEL\_PRSCH7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2fb29b94c3cbeffbe852e2ba46f082f7} 
\#define \+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH7~0x00000007\+UL}

Mode PRSCH7 for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaeae57aaacf9f95382466b1e5844c5fed}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IRCTRL\_IRPRSSEL\_SHIFT@{\_UART\_IRCTRL\_IRPRSSEL\_SHIFT}}
\index{\_UART\_IRCTRL\_IRPRSSEL\_SHIFT@{\_UART\_IRCTRL\_IRPRSSEL\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IRCTRL\_IRPRSSEL\_SHIFT}{\_UART\_IRCTRL\_IRPRSSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaeae57aaacf9f95382466b1e5844c5fed} 
\#define \+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+SHIFT~4}

Shift value for USART\+\_\+\+IRPRSSEL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4bba3f3b08e41b2410b0896aeb2838cb}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IRCTRL\_IRPW\_DEFAULT@{\_UART\_IRCTRL\_IRPW\_DEFAULT}}
\index{\_UART\_IRCTRL\_IRPW\_DEFAULT@{\_UART\_IRCTRL\_IRPW\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IRCTRL\_IRPW\_DEFAULT}{\_UART\_IRCTRL\_IRPW\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4bba3f3b08e41b2410b0896aeb2838cb} 
\#define \+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9daf7929c5bdf864b93ed4186d9dd81e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IRCTRL\_IRPW\_FOUR@{\_UART\_IRCTRL\_IRPW\_FOUR}}
\index{\_UART\_IRCTRL\_IRPW\_FOUR@{\_UART\_IRCTRL\_IRPW\_FOUR}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IRCTRL\_IRPW\_FOUR}{\_UART\_IRCTRL\_IRPW\_FOUR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9daf7929c5bdf864b93ed4186d9dd81e} 
\#define \+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+FOUR~0x00000003\+UL}

Mode FOUR for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad524f90f33a6364ac269a7c6a874b57a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IRCTRL\_IRPW\_MASK@{\_UART\_IRCTRL\_IRPW\_MASK}}
\index{\_UART\_IRCTRL\_IRPW\_MASK@{\_UART\_IRCTRL\_IRPW\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IRCTRL\_IRPW\_MASK}{\_UART\_IRCTRL\_IRPW\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad524f90f33a6364ac269a7c6a874b57a} 
\#define \+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+MASK~0x6\+UL}

Bit mask for USART\+\_\+\+IRPW \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad8d1f30a08eee8317ecd6f239482908b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IRCTRL\_IRPW\_ONE@{\_UART\_IRCTRL\_IRPW\_ONE}}
\index{\_UART\_IRCTRL\_IRPW\_ONE@{\_UART\_IRCTRL\_IRPW\_ONE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IRCTRL\_IRPW\_ONE}{\_UART\_IRCTRL\_IRPW\_ONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad8d1f30a08eee8317ecd6f239482908b} 
\#define \+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+ONE~0x00000000\+UL}

Mode ONE for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga168f54b6631b9916b5047260e0407067}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IRCTRL\_IRPW\_SHIFT@{\_UART\_IRCTRL\_IRPW\_SHIFT}}
\index{\_UART\_IRCTRL\_IRPW\_SHIFT@{\_UART\_IRCTRL\_IRPW\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IRCTRL\_IRPW\_SHIFT}{\_UART\_IRCTRL\_IRPW\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga168f54b6631b9916b5047260e0407067} 
\#define \+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+SHIFT~1}

Shift value for USART\+\_\+\+IRPW \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga05a2c0ca82be28e11014a9a218a6f049}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IRCTRL\_IRPW\_THREE@{\_UART\_IRCTRL\_IRPW\_THREE}}
\index{\_UART\_IRCTRL\_IRPW\_THREE@{\_UART\_IRCTRL\_IRPW\_THREE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IRCTRL\_IRPW\_THREE}{\_UART\_IRCTRL\_IRPW\_THREE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga05a2c0ca82be28e11014a9a218a6f049} 
\#define \+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+THREE~0x00000002\+UL}

Mode THREE for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabf828f10419077e3c1063a7726e51beb}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IRCTRL\_IRPW\_TWO@{\_UART\_IRCTRL\_IRPW\_TWO}}
\index{\_UART\_IRCTRL\_IRPW\_TWO@{\_UART\_IRCTRL\_IRPW\_TWO}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IRCTRL\_IRPW\_TWO}{\_UART\_IRCTRL\_IRPW\_TWO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabf828f10419077e3c1063a7726e51beb} 
\#define \+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+TWO~0x00000001\+UL}

Mode TWO for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf5b9eed182c8c39dcc505b26b21c3d44}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IRCTRL\_MASK@{\_UART\_IRCTRL\_MASK}}
\index{\_UART\_IRCTRL\_MASK@{\_UART\_IRCTRL\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IRCTRL\_MASK}{\_UART\_IRCTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf5b9eed182c8c39dcc505b26b21c3d44} 
\#define \+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+MASK~0x000000\+FFUL}

Mask for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga43b269bd8859238d8fdc397cb2aef180}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_IRCTRL\_RESETVALUE@{\_UART\_IRCTRL\_RESETVALUE}}
\index{\_UART\_IRCTRL\_RESETVALUE@{\_UART\_IRCTRL\_RESETVALUE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_IRCTRL\_RESETVALUE}{\_UART\_IRCTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga43b269bd8859238d8fdc397cb2aef180} 
\#define \+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad972fa771de6e7c64d173cf51699b6ec}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_ROUTE\_CLKPEN\_DEFAULT@{\_UART\_ROUTE\_CLKPEN\_DEFAULT}}
\index{\_UART\_ROUTE\_CLKPEN\_DEFAULT@{\_UART\_ROUTE\_CLKPEN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_ROUTE\_CLKPEN\_DEFAULT}{\_UART\_ROUTE\_CLKPEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad972fa771de6e7c64d173cf51699b6ec} 
\#define \+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+CLKPEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga17e6ba5c54c2674f8cf3cfa8f053674a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_ROUTE\_CLKPEN\_MASK@{\_UART\_ROUTE\_CLKPEN\_MASK}}
\index{\_UART\_ROUTE\_CLKPEN\_MASK@{\_UART\_ROUTE\_CLKPEN\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_ROUTE\_CLKPEN\_MASK}{\_UART\_ROUTE\_CLKPEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga17e6ba5c54c2674f8cf3cfa8f053674a} 
\#define \+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+CLKPEN\+\_\+\+MASK~0x8\+UL}

Bit mask for USART\+\_\+\+CLKPEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9c055594b854d5d184a07201b85885af}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_ROUTE\_CLKPEN\_SHIFT@{\_UART\_ROUTE\_CLKPEN\_SHIFT}}
\index{\_UART\_ROUTE\_CLKPEN\_SHIFT@{\_UART\_ROUTE\_CLKPEN\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_ROUTE\_CLKPEN\_SHIFT}{\_UART\_ROUTE\_CLKPEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9c055594b854d5d184a07201b85885af} 
\#define \+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+CLKPEN\+\_\+\+SHIFT~3}

Shift value for USART\+\_\+\+CLKPEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab682a0f3a862cdf7657e3ba407912876}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_ROUTE\_CSPEN\_DEFAULT@{\_UART\_ROUTE\_CSPEN\_DEFAULT}}
\index{\_UART\_ROUTE\_CSPEN\_DEFAULT@{\_UART\_ROUTE\_CSPEN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_ROUTE\_CSPEN\_DEFAULT}{\_UART\_ROUTE\_CSPEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab682a0f3a862cdf7657e3ba407912876} 
\#define \+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+CSPEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga04b420103f852e950464bf7673935430}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_ROUTE\_CSPEN\_MASK@{\_UART\_ROUTE\_CSPEN\_MASK}}
\index{\_UART\_ROUTE\_CSPEN\_MASK@{\_UART\_ROUTE\_CSPEN\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_ROUTE\_CSPEN\_MASK}{\_UART\_ROUTE\_CSPEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga04b420103f852e950464bf7673935430} 
\#define \+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+CSPEN\+\_\+\+MASK~0x4\+UL}

Bit mask for USART\+\_\+\+CSPEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2ff3d02362b66df50247d00c9348784c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_ROUTE\_CSPEN\_SHIFT@{\_UART\_ROUTE\_CSPEN\_SHIFT}}
\index{\_UART\_ROUTE\_CSPEN\_SHIFT@{\_UART\_ROUTE\_CSPEN\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_ROUTE\_CSPEN\_SHIFT}{\_UART\_ROUTE\_CSPEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2ff3d02362b66df50247d00c9348784c} 
\#define \+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+CSPEN\+\_\+\+SHIFT~2}

Shift value for USART\+\_\+\+CSPEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0015f533a58f3f599e0575af6f02424c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_ROUTE\_LOCATION\_DEFAULT@{\_UART\_ROUTE\_LOCATION\_DEFAULT}}
\index{\_UART\_ROUTE\_LOCATION\_DEFAULT@{\_UART\_ROUTE\_LOCATION\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_ROUTE\_LOCATION\_DEFAULT}{\_UART\_ROUTE\_LOCATION\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0015f533a58f3f599e0575af6f02424c} 
\#define \+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaddc2c83ba82cbea67aa21ad79fe89a5}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_ROUTE\_LOCATION\_LOC0@{\_UART\_ROUTE\_LOCATION\_LOC0}}
\index{\_UART\_ROUTE\_LOCATION\_LOC0@{\_UART\_ROUTE\_LOCATION\_LOC0}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_ROUTE\_LOCATION\_LOC0}{\_UART\_ROUTE\_LOCATION\_LOC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaddc2c83ba82cbea67aa21ad79fe89a5} 
\#define \+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0~0x00000000\+UL}

Mode LOC0 for UART\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1d138170d42c568b54d2be3dd766dfb4}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_ROUTE\_LOCATION\_LOC1@{\_UART\_ROUTE\_LOCATION\_LOC1}}
\index{\_UART\_ROUTE\_LOCATION\_LOC1@{\_UART\_ROUTE\_LOCATION\_LOC1}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_ROUTE\_LOCATION\_LOC1}{\_UART\_ROUTE\_LOCATION\_LOC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1d138170d42c568b54d2be3dd766dfb4} 
\#define \+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1~0x00000001\+UL}

Mode LOC1 for UART\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaecc9135aaa8402886442469cf8b9526e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_ROUTE\_LOCATION\_LOC2@{\_UART\_ROUTE\_LOCATION\_LOC2}}
\index{\_UART\_ROUTE\_LOCATION\_LOC2@{\_UART\_ROUTE\_LOCATION\_LOC2}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_ROUTE\_LOCATION\_LOC2}{\_UART\_ROUTE\_LOCATION\_LOC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaecc9135aaa8402886442469cf8b9526e} 
\#define \+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC2~0x00000002\+UL}

Mode LOC2 for UART\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga50ea333fee858c9259cfbfea0e790851}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_ROUTE\_LOCATION\_LOC3@{\_UART\_ROUTE\_LOCATION\_LOC3}}
\index{\_UART\_ROUTE\_LOCATION\_LOC3@{\_UART\_ROUTE\_LOCATION\_LOC3}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_ROUTE\_LOCATION\_LOC3}{\_UART\_ROUTE\_LOCATION\_LOC3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga50ea333fee858c9259cfbfea0e790851} 
\#define \+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC3~0x00000003\+UL}

Mode LOC3 for UART\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabd5fb13507ac9563947c0241540eb918}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_ROUTE\_LOCATION\_LOC4@{\_UART\_ROUTE\_LOCATION\_LOC4}}
\index{\_UART\_ROUTE\_LOCATION\_LOC4@{\_UART\_ROUTE\_LOCATION\_LOC4}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_ROUTE\_LOCATION\_LOC4}{\_UART\_ROUTE\_LOCATION\_LOC4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabd5fb13507ac9563947c0241540eb918} 
\#define \+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC4~0x00000004\+UL}

Mode LOC4 for UART\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga52c9355494c6f7bab761e09a6d48fa20}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_ROUTE\_LOCATION\_LOC5@{\_UART\_ROUTE\_LOCATION\_LOC5}}
\index{\_UART\_ROUTE\_LOCATION\_LOC5@{\_UART\_ROUTE\_LOCATION\_LOC5}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_ROUTE\_LOCATION\_LOC5}{\_UART\_ROUTE\_LOCATION\_LOC5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga52c9355494c6f7bab761e09a6d48fa20} 
\#define \+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC5~0x00000005\+UL}

Mode LOC5 for UART\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga72e323f74f28330be8a0b0753df6ef05}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_ROUTE\_LOCATION\_MASK@{\_UART\_ROUTE\_LOCATION\_MASK}}
\index{\_UART\_ROUTE\_LOCATION\_MASK@{\_UART\_ROUTE\_LOCATION\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_ROUTE\_LOCATION\_MASK}{\_UART\_ROUTE\_LOCATION\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga72e323f74f28330be8a0b0753df6ef05} 
\#define \+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+MASK~0x700\+UL}

Bit mask for USART\+\_\+\+LOCATION \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5272a6df92fe06b8f9e397f96192815c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_ROUTE\_LOCATION\_SHIFT@{\_UART\_ROUTE\_LOCATION\_SHIFT}}
\index{\_UART\_ROUTE\_LOCATION\_SHIFT@{\_UART\_ROUTE\_LOCATION\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_ROUTE\_LOCATION\_SHIFT}{\_UART\_ROUTE\_LOCATION\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5272a6df92fe06b8f9e397f96192815c} 
\#define \+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+SHIFT~8}

Shift value for USART\+\_\+\+LOCATION \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1ebc1e40dd64ece59f7f244c87707ec0}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_ROUTE\_MASK@{\_UART\_ROUTE\_MASK}}
\index{\_UART\_ROUTE\_MASK@{\_UART\_ROUTE\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_ROUTE\_MASK}{\_UART\_ROUTE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1ebc1e40dd64ece59f7f244c87707ec0} 
\#define \+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+MASK~0x0000070\+FUL}

Mask for UART\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac2f00d1cbc13fb863a7fb43240c83cbd}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_ROUTE\_RESETVALUE@{\_UART\_ROUTE\_RESETVALUE}}
\index{\_UART\_ROUTE\_RESETVALUE@{\_UART\_ROUTE\_RESETVALUE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_ROUTE\_RESETVALUE}{\_UART\_ROUTE\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac2f00d1cbc13fb863a7fb43240c83cbd} 
\#define \+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for UART\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga748aac9ee0c2be460528548046e21cb6}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_ROUTE\_RXPEN\_DEFAULT@{\_UART\_ROUTE\_RXPEN\_DEFAULT}}
\index{\_UART\_ROUTE\_RXPEN\_DEFAULT@{\_UART\_ROUTE\_RXPEN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_ROUTE\_RXPEN\_DEFAULT}{\_UART\_ROUTE\_RXPEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga748aac9ee0c2be460528548046e21cb6} 
\#define \+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+RXPEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga41395f9a1c6f0e35a8672cd0a69c6aae}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_ROUTE\_RXPEN\_MASK@{\_UART\_ROUTE\_RXPEN\_MASK}}
\index{\_UART\_ROUTE\_RXPEN\_MASK@{\_UART\_ROUTE\_RXPEN\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_ROUTE\_RXPEN\_MASK}{\_UART\_ROUTE\_RXPEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga41395f9a1c6f0e35a8672cd0a69c6aae} 
\#define \+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+RXPEN\+\_\+\+MASK~0x1\+UL}

Bit mask for USART\+\_\+\+RXPEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaabc87d4bf2be96a84f1156b9eb0ced9f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_ROUTE\_RXPEN\_SHIFT@{\_UART\_ROUTE\_RXPEN\_SHIFT}}
\index{\_UART\_ROUTE\_RXPEN\_SHIFT@{\_UART\_ROUTE\_RXPEN\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_ROUTE\_RXPEN\_SHIFT}{\_UART\_ROUTE\_RXPEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaabc87d4bf2be96a84f1156b9eb0ced9f} 
\#define \+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+RXPEN\+\_\+\+SHIFT~0}

Shift value for USART\+\_\+\+RXPEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3c44148b318153298e3f6fadb4c25e66}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_ROUTE\_TXPEN\_DEFAULT@{\_UART\_ROUTE\_TXPEN\_DEFAULT}}
\index{\_UART\_ROUTE\_TXPEN\_DEFAULT@{\_UART\_ROUTE\_TXPEN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_ROUTE\_TXPEN\_DEFAULT}{\_UART\_ROUTE\_TXPEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3c44148b318153298e3f6fadb4c25e66} 
\#define \+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+TXPEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadffbef981b1404d155b60748e4246a29}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_ROUTE\_TXPEN\_MASK@{\_UART\_ROUTE\_TXPEN\_MASK}}
\index{\_UART\_ROUTE\_TXPEN\_MASK@{\_UART\_ROUTE\_TXPEN\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_ROUTE\_TXPEN\_MASK}{\_UART\_ROUTE\_TXPEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadffbef981b1404d155b60748e4246a29} 
\#define \+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+TXPEN\+\_\+\+MASK~0x2\+UL}

Bit mask for USART\+\_\+\+TXPEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0277f02eebe90423cef90d89cd918e54}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_ROUTE\_TXPEN\_SHIFT@{\_UART\_ROUTE\_TXPEN\_SHIFT}}
\index{\_UART\_ROUTE\_TXPEN\_SHIFT@{\_UART\_ROUTE\_TXPEN\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_ROUTE\_TXPEN\_SHIFT}{\_UART\_ROUTE\_TXPEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0277f02eebe90423cef90d89cd918e54} 
\#define \+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+TXPEN\+\_\+\+SHIFT~1}

Shift value for USART\+\_\+\+TXPEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8e31ff7a47303012f61db9e6e3e45af2}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDATA\_MASK@{\_UART\_RXDATA\_MASK}}
\index{\_UART\_RXDATA\_MASK@{\_UART\_RXDATA\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDATA\_MASK}{\_UART\_RXDATA\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8e31ff7a47303012f61db9e6e3e45af2} 
\#define \+\_\+\+UART\+\_\+\+RXDATA\+\_\+\+MASK~0x000000\+FFUL}

Mask for UART\+\_\+\+RXDATA \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga546d79718794a39fc225424047e462a3}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDATA\_RESETVALUE@{\_UART\_RXDATA\_RESETVALUE}}
\index{\_UART\_RXDATA\_RESETVALUE@{\_UART\_RXDATA\_RESETVALUE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDATA\_RESETVALUE}{\_UART\_RXDATA\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga546d79718794a39fc225424047e462a3} 
\#define \+\_\+\+UART\+\_\+\+RXDATA\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for UART\+\_\+\+RXDATA \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7ac92e3d287c5f25b22e2afe92c65b4b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDATA\_RXDATA\_DEFAULT@{\_UART\_RXDATA\_RXDATA\_DEFAULT}}
\index{\_UART\_RXDATA\_RXDATA\_DEFAULT@{\_UART\_RXDATA\_RXDATA\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDATA\_RXDATA\_DEFAULT}{\_UART\_RXDATA\_RXDATA\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7ac92e3d287c5f25b22e2afe92c65b4b} 
\#define \+\_\+\+UART\+\_\+\+RXDATA\+\_\+\+RXDATA\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+RXDATA \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4cad7ae70c016c7aa7231f3b5b870c82}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDATA\_RXDATA\_MASK@{\_UART\_RXDATA\_RXDATA\_MASK}}
\index{\_UART\_RXDATA\_RXDATA\_MASK@{\_UART\_RXDATA\_RXDATA\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDATA\_RXDATA\_MASK}{\_UART\_RXDATA\_RXDATA\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4cad7ae70c016c7aa7231f3b5b870c82} 
\#define \+\_\+\+UART\+\_\+\+RXDATA\+\_\+\+RXDATA\+\_\+\+MASK~0x\+FFUL}

Bit mask for USART\+\_\+\+RXDATA \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae18e66dbe8147af22f5837855cc43047}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDATA\_RXDATA\_SHIFT@{\_UART\_RXDATA\_RXDATA\_SHIFT}}
\index{\_UART\_RXDATA\_RXDATA\_SHIFT@{\_UART\_RXDATA\_RXDATA\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDATA\_RXDATA\_SHIFT}{\_UART\_RXDATA\_RXDATA\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae18e66dbe8147af22f5837855cc43047} 
\#define \+\_\+\+UART\+\_\+\+RXDATA\+\_\+\+RXDATA\+\_\+\+SHIFT~0}

Shift value for USART\+\_\+\+RXDATA \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa69a9282c3705c7812ca0aa434c75a3b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDATAX\_FERR\_DEFAULT@{\_UART\_RXDATAX\_FERR\_DEFAULT}}
\index{\_UART\_RXDATAX\_FERR\_DEFAULT@{\_UART\_RXDATAX\_FERR\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDATAX\_FERR\_DEFAULT}{\_UART\_RXDATAX\_FERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa69a9282c3705c7812ca0aa434c75a3b} 
\#define \+\_\+\+UART\+\_\+\+RXDATAX\+\_\+\+FERR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+RXDATAX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad551485361a7e552b792f8449060100d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDATAX\_FERR\_MASK@{\_UART\_RXDATAX\_FERR\_MASK}}
\index{\_UART\_RXDATAX\_FERR\_MASK@{\_UART\_RXDATAX\_FERR\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDATAX\_FERR\_MASK}{\_UART\_RXDATAX\_FERR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad551485361a7e552b792f8449060100d} 
\#define \+\_\+\+UART\+\_\+\+RXDATAX\+\_\+\+FERR\+\_\+\+MASK~0x8000\+UL}

Bit mask for USART\+\_\+\+FERR \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa7e3afab52d2f44e99b4234922e92978}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDATAX\_FERR\_SHIFT@{\_UART\_RXDATAX\_FERR\_SHIFT}}
\index{\_UART\_RXDATAX\_FERR\_SHIFT@{\_UART\_RXDATAX\_FERR\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDATAX\_FERR\_SHIFT}{\_UART\_RXDATAX\_FERR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa7e3afab52d2f44e99b4234922e92978} 
\#define \+\_\+\+UART\+\_\+\+RXDATAX\+\_\+\+FERR\+\_\+\+SHIFT~15}

Shift value for USART\+\_\+\+FERR \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga28d70a90ed6086458a6815f8ca0863b0}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDATAX\_MASK@{\_UART\_RXDATAX\_MASK}}
\index{\_UART\_RXDATAX\_MASK@{\_UART\_RXDATAX\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDATAX\_MASK}{\_UART\_RXDATAX\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga28d70a90ed6086458a6815f8ca0863b0} 
\#define \+\_\+\+UART\+\_\+\+RXDATAX\+\_\+\+MASK~0x0000\+C1\+FFUL}

Mask for UART\+\_\+\+RXDATAX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7b1328486caf167d81d18cf1bb0ce42c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDATAX\_PERR\_DEFAULT@{\_UART\_RXDATAX\_PERR\_DEFAULT}}
\index{\_UART\_RXDATAX\_PERR\_DEFAULT@{\_UART\_RXDATAX\_PERR\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDATAX\_PERR\_DEFAULT}{\_UART\_RXDATAX\_PERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7b1328486caf167d81d18cf1bb0ce42c} 
\#define \+\_\+\+UART\+\_\+\+RXDATAX\+\_\+\+PERR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+RXDATAX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga899a5b07aff22d110bd37f79fb88b83d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDATAX\_PERR\_MASK@{\_UART\_RXDATAX\_PERR\_MASK}}
\index{\_UART\_RXDATAX\_PERR\_MASK@{\_UART\_RXDATAX\_PERR\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDATAX\_PERR\_MASK}{\_UART\_RXDATAX\_PERR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga899a5b07aff22d110bd37f79fb88b83d} 
\#define \+\_\+\+UART\+\_\+\+RXDATAX\+\_\+\+PERR\+\_\+\+MASK~0x4000\+UL}

Bit mask for USART\+\_\+\+PERR \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf963f37365f114637350866f7a0b0d6c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDATAX\_PERR\_SHIFT@{\_UART\_RXDATAX\_PERR\_SHIFT}}
\index{\_UART\_RXDATAX\_PERR\_SHIFT@{\_UART\_RXDATAX\_PERR\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDATAX\_PERR\_SHIFT}{\_UART\_RXDATAX\_PERR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf963f37365f114637350866f7a0b0d6c} 
\#define \+\_\+\+UART\+\_\+\+RXDATAX\+\_\+\+PERR\+\_\+\+SHIFT~14}

Shift value for USART\+\_\+\+PERR \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga595294d861d91ba12598e2efefb530c2}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDATAX\_RESETVALUE@{\_UART\_RXDATAX\_RESETVALUE}}
\index{\_UART\_RXDATAX\_RESETVALUE@{\_UART\_RXDATAX\_RESETVALUE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDATAX\_RESETVALUE}{\_UART\_RXDATAX\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga595294d861d91ba12598e2efefb530c2} 
\#define \+\_\+\+UART\+\_\+\+RXDATAX\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for UART\+\_\+\+RXDATAX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaa208bb547990f948a2f339d49611a25}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDATAX\_RXDATA\_DEFAULT@{\_UART\_RXDATAX\_RXDATA\_DEFAULT}}
\index{\_UART\_RXDATAX\_RXDATA\_DEFAULT@{\_UART\_RXDATAX\_RXDATA\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDATAX\_RXDATA\_DEFAULT}{\_UART\_RXDATAX\_RXDATA\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaa208bb547990f948a2f339d49611a25} 
\#define \+\_\+\+UART\+\_\+\+RXDATAX\+\_\+\+RXDATA\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+RXDATAX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab28c217850257300d3df6e24978d08a9}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDATAX\_RXDATA\_MASK@{\_UART\_RXDATAX\_RXDATA\_MASK}}
\index{\_UART\_RXDATAX\_RXDATA\_MASK@{\_UART\_RXDATAX\_RXDATA\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDATAX\_RXDATA\_MASK}{\_UART\_RXDATAX\_RXDATA\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab28c217850257300d3df6e24978d08a9} 
\#define \+\_\+\+UART\+\_\+\+RXDATAX\+\_\+\+RXDATA\+\_\+\+MASK~0x1\+FFUL}

Bit mask for USART\+\_\+\+RXDATA \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga68c3c85e4de60a319129631960ae4bf3}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDATAX\_RXDATA\_SHIFT@{\_UART\_RXDATAX\_RXDATA\_SHIFT}}
\index{\_UART\_RXDATAX\_RXDATA\_SHIFT@{\_UART\_RXDATAX\_RXDATA\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDATAX\_RXDATA\_SHIFT}{\_UART\_RXDATAX\_RXDATA\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga68c3c85e4de60a319129631960ae4bf3} 
\#define \+\_\+\+UART\+\_\+\+RXDATAX\+\_\+\+RXDATA\+\_\+\+SHIFT~0}

Shift value for USART\+\_\+\+RXDATA \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga549b2578ca2f341128edc8a1a61bcb49}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDATAXP\_FERRP\_DEFAULT@{\_UART\_RXDATAXP\_FERRP\_DEFAULT}}
\index{\_UART\_RXDATAXP\_FERRP\_DEFAULT@{\_UART\_RXDATAXP\_FERRP\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDATAXP\_FERRP\_DEFAULT}{\_UART\_RXDATAXP\_FERRP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga549b2578ca2f341128edc8a1a61bcb49} 
\#define \+\_\+\+UART\+\_\+\+RXDATAXP\+\_\+\+FERRP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+RXDATAXP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0453ae0afc91bdece9b14db02bab95e8}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDATAXP\_FERRP\_MASK@{\_UART\_RXDATAXP\_FERRP\_MASK}}
\index{\_UART\_RXDATAXP\_FERRP\_MASK@{\_UART\_RXDATAXP\_FERRP\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDATAXP\_FERRP\_MASK}{\_UART\_RXDATAXP\_FERRP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0453ae0afc91bdece9b14db02bab95e8} 
\#define \+\_\+\+UART\+\_\+\+RXDATAXP\+\_\+\+FERRP\+\_\+\+MASK~0x8000\+UL}

Bit mask for USART\+\_\+\+FERRP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1e7449b0eaf7dbd4cab521a447e322a5}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDATAXP\_FERRP\_SHIFT@{\_UART\_RXDATAXP\_FERRP\_SHIFT}}
\index{\_UART\_RXDATAXP\_FERRP\_SHIFT@{\_UART\_RXDATAXP\_FERRP\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDATAXP\_FERRP\_SHIFT}{\_UART\_RXDATAXP\_FERRP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1e7449b0eaf7dbd4cab521a447e322a5} 
\#define \+\_\+\+UART\+\_\+\+RXDATAXP\+\_\+\+FERRP\+\_\+\+SHIFT~15}

Shift value for USART\+\_\+\+FERRP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadab4a5689a5ed8012d2e1e3d43991a07}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDATAXP\_MASK@{\_UART\_RXDATAXP\_MASK}}
\index{\_UART\_RXDATAXP\_MASK@{\_UART\_RXDATAXP\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDATAXP\_MASK}{\_UART\_RXDATAXP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadab4a5689a5ed8012d2e1e3d43991a07} 
\#define \+\_\+\+UART\+\_\+\+RXDATAXP\+\_\+\+MASK~0x0000\+C1\+FFUL}

Mask for UART\+\_\+\+RXDATAXP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7d5dfba5deac15d5306225fd01fbdb0c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDATAXP\_PERRP\_DEFAULT@{\_UART\_RXDATAXP\_PERRP\_DEFAULT}}
\index{\_UART\_RXDATAXP\_PERRP\_DEFAULT@{\_UART\_RXDATAXP\_PERRP\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDATAXP\_PERRP\_DEFAULT}{\_UART\_RXDATAXP\_PERRP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7d5dfba5deac15d5306225fd01fbdb0c} 
\#define \+\_\+\+UART\+\_\+\+RXDATAXP\+\_\+\+PERRP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+RXDATAXP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1a36be71d27a1c63ff7adf71769c16fe}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDATAXP\_PERRP\_MASK@{\_UART\_RXDATAXP\_PERRP\_MASK}}
\index{\_UART\_RXDATAXP\_PERRP\_MASK@{\_UART\_RXDATAXP\_PERRP\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDATAXP\_PERRP\_MASK}{\_UART\_RXDATAXP\_PERRP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1a36be71d27a1c63ff7adf71769c16fe} 
\#define \+\_\+\+UART\+\_\+\+RXDATAXP\+\_\+\+PERRP\+\_\+\+MASK~0x4000\+UL}

Bit mask for USART\+\_\+\+PERRP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa271e73f1273d5889316e1b58ecabf6c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDATAXP\_PERRP\_SHIFT@{\_UART\_RXDATAXP\_PERRP\_SHIFT}}
\index{\_UART\_RXDATAXP\_PERRP\_SHIFT@{\_UART\_RXDATAXP\_PERRP\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDATAXP\_PERRP\_SHIFT}{\_UART\_RXDATAXP\_PERRP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa271e73f1273d5889316e1b58ecabf6c} 
\#define \+\_\+\+UART\+\_\+\+RXDATAXP\+\_\+\+PERRP\+\_\+\+SHIFT~14}

Shift value for USART\+\_\+\+PERRP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga85a2282f3c69d5430196cc4acb264cc1}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDATAXP\_RESETVALUE@{\_UART\_RXDATAXP\_RESETVALUE}}
\index{\_UART\_RXDATAXP\_RESETVALUE@{\_UART\_RXDATAXP\_RESETVALUE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDATAXP\_RESETVALUE}{\_UART\_RXDATAXP\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga85a2282f3c69d5430196cc4acb264cc1} 
\#define \+\_\+\+UART\+\_\+\+RXDATAXP\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for UART\+\_\+\+RXDATAXP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6693013fc8b4bc78fe7ecf31a9bcb302}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDATAXP\_RXDATAP\_DEFAULT@{\_UART\_RXDATAXP\_RXDATAP\_DEFAULT}}
\index{\_UART\_RXDATAXP\_RXDATAP\_DEFAULT@{\_UART\_RXDATAXP\_RXDATAP\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDATAXP\_RXDATAP\_DEFAULT}{\_UART\_RXDATAXP\_RXDATAP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6693013fc8b4bc78fe7ecf31a9bcb302} 
\#define \+\_\+\+UART\+\_\+\+RXDATAXP\+\_\+\+RXDATAP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+RXDATAXP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga194db9becfda92ac51f156b85e91b21f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDATAXP\_RXDATAP\_MASK@{\_UART\_RXDATAXP\_RXDATAP\_MASK}}
\index{\_UART\_RXDATAXP\_RXDATAP\_MASK@{\_UART\_RXDATAXP\_RXDATAP\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDATAXP\_RXDATAP\_MASK}{\_UART\_RXDATAXP\_RXDATAP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga194db9becfda92ac51f156b85e91b21f} 
\#define \+\_\+\+UART\+\_\+\+RXDATAXP\+\_\+\+RXDATAP\+\_\+\+MASK~0x1\+FFUL}

Bit mask for USART\+\_\+\+RXDATAP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaea564845668b256529e3b053e361cb8a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDATAXP\_RXDATAP\_SHIFT@{\_UART\_RXDATAXP\_RXDATAP\_SHIFT}}
\index{\_UART\_RXDATAXP\_RXDATAP\_SHIFT@{\_UART\_RXDATAXP\_RXDATAP\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDATAXP\_RXDATAP\_SHIFT}{\_UART\_RXDATAXP\_RXDATAP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaea564845668b256529e3b053e361cb8a} 
\#define \+\_\+\+UART\+\_\+\+RXDATAXP\+\_\+\+RXDATAP\+\_\+\+SHIFT~0}

Shift value for USART\+\_\+\+RXDATAP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad921fcd4d1c53013b4f3581bfc8b0a73}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLE\_MASK@{\_UART\_RXDOUBLE\_MASK}}
\index{\_UART\_RXDOUBLE\_MASK@{\_UART\_RXDOUBLE\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLE\_MASK}{\_UART\_RXDOUBLE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad921fcd4d1c53013b4f3581bfc8b0a73} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLE\+\_\+\+MASK~0x0000\+FFFFUL}

Mask for UART\+\_\+\+RXDOUBLE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaade3ac5f806b4ac00baf8154d6e7d48b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLE\_RESETVALUE@{\_UART\_RXDOUBLE\_RESETVALUE}}
\index{\_UART\_RXDOUBLE\_RESETVALUE@{\_UART\_RXDOUBLE\_RESETVALUE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLE\_RESETVALUE}{\_UART\_RXDOUBLE\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaade3ac5f806b4ac00baf8154d6e7d48b} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLE\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for UART\+\_\+\+RXDOUBLE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa1ee12b0858a661c1ce10977ef5e10f3}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLE\_RXDATA0\_DEFAULT@{\_UART\_RXDOUBLE\_RXDATA0\_DEFAULT}}
\index{\_UART\_RXDOUBLE\_RXDATA0\_DEFAULT@{\_UART\_RXDOUBLE\_RXDATA0\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLE\_RXDATA0\_DEFAULT}{\_UART\_RXDOUBLE\_RXDATA0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa1ee12b0858a661c1ce10977ef5e10f3} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLE\+\_\+\+RXDATA0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+RXDOUBLE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab5c09e71bd28ed30acd6a7462c03117c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLE\_RXDATA0\_MASK@{\_UART\_RXDOUBLE\_RXDATA0\_MASK}}
\index{\_UART\_RXDOUBLE\_RXDATA0\_MASK@{\_UART\_RXDOUBLE\_RXDATA0\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLE\_RXDATA0\_MASK}{\_UART\_RXDOUBLE\_RXDATA0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab5c09e71bd28ed30acd6a7462c03117c} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLE\+\_\+\+RXDATA0\+\_\+\+MASK~0x\+FFUL}

Bit mask for USART\+\_\+\+RXDATA0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga016f9ca677634a1ae14bddda80bbdda5}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLE\_RXDATA0\_SHIFT@{\_UART\_RXDOUBLE\_RXDATA0\_SHIFT}}
\index{\_UART\_RXDOUBLE\_RXDATA0\_SHIFT@{\_UART\_RXDOUBLE\_RXDATA0\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLE\_RXDATA0\_SHIFT}{\_UART\_RXDOUBLE\_RXDATA0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga016f9ca677634a1ae14bddda80bbdda5} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLE\+\_\+\+RXDATA0\+\_\+\+SHIFT~0}

Shift value for USART\+\_\+\+RXDATA0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga406f890c7da80bb53887c4df32c93669}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLE\_RXDATA1\_DEFAULT@{\_UART\_RXDOUBLE\_RXDATA1\_DEFAULT}}
\index{\_UART\_RXDOUBLE\_RXDATA1\_DEFAULT@{\_UART\_RXDOUBLE\_RXDATA1\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLE\_RXDATA1\_DEFAULT}{\_UART\_RXDOUBLE\_RXDATA1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga406f890c7da80bb53887c4df32c93669} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLE\+\_\+\+RXDATA1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+RXDOUBLE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabb2caa15fe4aef4508f4dc446a5b600a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLE\_RXDATA1\_MASK@{\_UART\_RXDOUBLE\_RXDATA1\_MASK}}
\index{\_UART\_RXDOUBLE\_RXDATA1\_MASK@{\_UART\_RXDOUBLE\_RXDATA1\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLE\_RXDATA1\_MASK}{\_UART\_RXDOUBLE\_RXDATA1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabb2caa15fe4aef4508f4dc446a5b600a} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLE\+\_\+\+RXDATA1\+\_\+\+MASK~0x\+FF00\+UL}

Bit mask for USART\+\_\+\+RXDATA1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad94e8b0cd3dddf3263bc33d4d2de8c75}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLE\_RXDATA1\_SHIFT@{\_UART\_RXDOUBLE\_RXDATA1\_SHIFT}}
\index{\_UART\_RXDOUBLE\_RXDATA1\_SHIFT@{\_UART\_RXDOUBLE\_RXDATA1\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLE\_RXDATA1\_SHIFT}{\_UART\_RXDOUBLE\_RXDATA1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad94e8b0cd3dddf3263bc33d4d2de8c75} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLE\+\_\+\+RXDATA1\+\_\+\+SHIFT~8}

Shift value for USART\+\_\+\+RXDATA1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0f0bd878338d447d6194c9649fda8938}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEX\_FERR0\_DEFAULT@{\_UART\_RXDOUBLEX\_FERR0\_DEFAULT}}
\index{\_UART\_RXDOUBLEX\_FERR0\_DEFAULT@{\_UART\_RXDOUBLEX\_FERR0\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEX\_FERR0\_DEFAULT}{\_UART\_RXDOUBLEX\_FERR0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0f0bd878338d447d6194c9649fda8938} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+FERR0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+RXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaec686258449c18786d40e457fea2820f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEX\_FERR0\_MASK@{\_UART\_RXDOUBLEX\_FERR0\_MASK}}
\index{\_UART\_RXDOUBLEX\_FERR0\_MASK@{\_UART\_RXDOUBLEX\_FERR0\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEX\_FERR0\_MASK}{\_UART\_RXDOUBLEX\_FERR0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaec686258449c18786d40e457fea2820f} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+FERR0\+\_\+\+MASK~0x8000\+UL}

Bit mask for USART\+\_\+\+FERR0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf2ad60884f32c0665dceb9aa89ade1df}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEX\_FERR0\_SHIFT@{\_UART\_RXDOUBLEX\_FERR0\_SHIFT}}
\index{\_UART\_RXDOUBLEX\_FERR0\_SHIFT@{\_UART\_RXDOUBLEX\_FERR0\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEX\_FERR0\_SHIFT}{\_UART\_RXDOUBLEX\_FERR0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf2ad60884f32c0665dceb9aa89ade1df} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+FERR0\+\_\+\+SHIFT~15}

Shift value for USART\+\_\+\+FERR0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1cdd8e434a7e50aa4090844913a558a9}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEX\_FERR1\_DEFAULT@{\_UART\_RXDOUBLEX\_FERR1\_DEFAULT}}
\index{\_UART\_RXDOUBLEX\_FERR1\_DEFAULT@{\_UART\_RXDOUBLEX\_FERR1\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEX\_FERR1\_DEFAULT}{\_UART\_RXDOUBLEX\_FERR1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1cdd8e434a7e50aa4090844913a558a9} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+FERR1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+RXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga93964961171a8f30e456df28a5694065}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEX\_FERR1\_MASK@{\_UART\_RXDOUBLEX\_FERR1\_MASK}}
\index{\_UART\_RXDOUBLEX\_FERR1\_MASK@{\_UART\_RXDOUBLEX\_FERR1\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEX\_FERR1\_MASK}{\_UART\_RXDOUBLEX\_FERR1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga93964961171a8f30e456df28a5694065} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+FERR1\+\_\+\+MASK~0x80000000\+UL}

Bit mask for USART\+\_\+\+FERR1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga913c20892cd39acec3ad40152c5b19cb}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEX\_FERR1\_SHIFT@{\_UART\_RXDOUBLEX\_FERR1\_SHIFT}}
\index{\_UART\_RXDOUBLEX\_FERR1\_SHIFT@{\_UART\_RXDOUBLEX\_FERR1\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEX\_FERR1\_SHIFT}{\_UART\_RXDOUBLEX\_FERR1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga913c20892cd39acec3ad40152c5b19cb} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+FERR1\+\_\+\+SHIFT~31}

Shift value for USART\+\_\+\+FERR1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga52f9b5603fce2abd20802cf4991e84c8}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEX\_MASK@{\_UART\_RXDOUBLEX\_MASK}}
\index{\_UART\_RXDOUBLEX\_MASK@{\_UART\_RXDOUBLEX\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEX\_MASK}{\_UART\_RXDOUBLEX\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga52f9b5603fce2abd20802cf4991e84c8} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+MASK~0x\+C1\+FFC1\+FFUL}

Mask for UART\+\_\+\+RXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa8a6cd006b6effa9f0c7aa8bcadf686e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEX\_PERR0\_DEFAULT@{\_UART\_RXDOUBLEX\_PERR0\_DEFAULT}}
\index{\_UART\_RXDOUBLEX\_PERR0\_DEFAULT@{\_UART\_RXDOUBLEX\_PERR0\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEX\_PERR0\_DEFAULT}{\_UART\_RXDOUBLEX\_PERR0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa8a6cd006b6effa9f0c7aa8bcadf686e} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+PERR0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+RXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaab19ecc19d6d5b89e79663d345cece80}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEX\_PERR0\_MASK@{\_UART\_RXDOUBLEX\_PERR0\_MASK}}
\index{\_UART\_RXDOUBLEX\_PERR0\_MASK@{\_UART\_RXDOUBLEX\_PERR0\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEX\_PERR0\_MASK}{\_UART\_RXDOUBLEX\_PERR0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaab19ecc19d6d5b89e79663d345cece80} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+PERR0\+\_\+\+MASK~0x4000\+UL}

Bit mask for USART\+\_\+\+PERR0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae63425fcccb7550cf03680b80a3b7567}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEX\_PERR0\_SHIFT@{\_UART\_RXDOUBLEX\_PERR0\_SHIFT}}
\index{\_UART\_RXDOUBLEX\_PERR0\_SHIFT@{\_UART\_RXDOUBLEX\_PERR0\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEX\_PERR0\_SHIFT}{\_UART\_RXDOUBLEX\_PERR0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae63425fcccb7550cf03680b80a3b7567} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+PERR0\+\_\+\+SHIFT~14}

Shift value for USART\+\_\+\+PERR0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa27a1e07713f93f1912ff4ca9fe57608}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEX\_PERR1\_DEFAULT@{\_UART\_RXDOUBLEX\_PERR1\_DEFAULT}}
\index{\_UART\_RXDOUBLEX\_PERR1\_DEFAULT@{\_UART\_RXDOUBLEX\_PERR1\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEX\_PERR1\_DEFAULT}{\_UART\_RXDOUBLEX\_PERR1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa27a1e07713f93f1912ff4ca9fe57608} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+PERR1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+RXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5d723b00059b374054062c293ef23e88}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEX\_PERR1\_MASK@{\_UART\_RXDOUBLEX\_PERR1\_MASK}}
\index{\_UART\_RXDOUBLEX\_PERR1\_MASK@{\_UART\_RXDOUBLEX\_PERR1\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEX\_PERR1\_MASK}{\_UART\_RXDOUBLEX\_PERR1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5d723b00059b374054062c293ef23e88} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+PERR1\+\_\+\+MASK~0x40000000\+UL}

Bit mask for USART\+\_\+\+PERR1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga36859246f0ae2475cd74f4db5f95258a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEX\_PERR1\_SHIFT@{\_UART\_RXDOUBLEX\_PERR1\_SHIFT}}
\index{\_UART\_RXDOUBLEX\_PERR1\_SHIFT@{\_UART\_RXDOUBLEX\_PERR1\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEX\_PERR1\_SHIFT}{\_UART\_RXDOUBLEX\_PERR1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga36859246f0ae2475cd74f4db5f95258a} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+PERR1\+\_\+\+SHIFT~30}

Shift value for USART\+\_\+\+PERR1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae23ea0041feb5ea8f89bbe0b52f134ee}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEX\_RESETVALUE@{\_UART\_RXDOUBLEX\_RESETVALUE}}
\index{\_UART\_RXDOUBLEX\_RESETVALUE@{\_UART\_RXDOUBLEX\_RESETVALUE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEX\_RESETVALUE}{\_UART\_RXDOUBLEX\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae23ea0041feb5ea8f89bbe0b52f134ee} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for UART\+\_\+\+RXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa19896b4e3c79e82b5811c3d950c42ef}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEX\_RXDATA0\_DEFAULT@{\_UART\_RXDOUBLEX\_RXDATA0\_DEFAULT}}
\index{\_UART\_RXDOUBLEX\_RXDATA0\_DEFAULT@{\_UART\_RXDOUBLEX\_RXDATA0\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEX\_RXDATA0\_DEFAULT}{\_UART\_RXDOUBLEX\_RXDATA0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa19896b4e3c79e82b5811c3d950c42ef} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+RXDATA0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+RXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad3574a371a33194aa28c660040fd9bdd}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEX\_RXDATA0\_MASK@{\_UART\_RXDOUBLEX\_RXDATA0\_MASK}}
\index{\_UART\_RXDOUBLEX\_RXDATA0\_MASK@{\_UART\_RXDOUBLEX\_RXDATA0\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEX\_RXDATA0\_MASK}{\_UART\_RXDOUBLEX\_RXDATA0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad3574a371a33194aa28c660040fd9bdd} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+RXDATA0\+\_\+\+MASK~0x1\+FFUL}

Bit mask for USART\+\_\+\+RXDATA0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabfa479bd60d67b16e453d4d731702571}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEX\_RXDATA0\_SHIFT@{\_UART\_RXDOUBLEX\_RXDATA0\_SHIFT}}
\index{\_UART\_RXDOUBLEX\_RXDATA0\_SHIFT@{\_UART\_RXDOUBLEX\_RXDATA0\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEX\_RXDATA0\_SHIFT}{\_UART\_RXDOUBLEX\_RXDATA0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabfa479bd60d67b16e453d4d731702571} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+RXDATA0\+\_\+\+SHIFT~0}

Shift value for USART\+\_\+\+RXDATA0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4942a941ccc461c50bd7d85cb5111dda}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEX\_RXDATA1\_DEFAULT@{\_UART\_RXDOUBLEX\_RXDATA1\_DEFAULT}}
\index{\_UART\_RXDOUBLEX\_RXDATA1\_DEFAULT@{\_UART\_RXDOUBLEX\_RXDATA1\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEX\_RXDATA1\_DEFAULT}{\_UART\_RXDOUBLEX\_RXDATA1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4942a941ccc461c50bd7d85cb5111dda} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+RXDATA1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+RXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0ab200138fe69fb4626f9cc8dc86cd78}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEX\_RXDATA1\_MASK@{\_UART\_RXDOUBLEX\_RXDATA1\_MASK}}
\index{\_UART\_RXDOUBLEX\_RXDATA1\_MASK@{\_UART\_RXDOUBLEX\_RXDATA1\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEX\_RXDATA1\_MASK}{\_UART\_RXDOUBLEX\_RXDATA1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0ab200138fe69fb4626f9cc8dc86cd78} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+RXDATA1\+\_\+\+MASK~0x1\+FF0000\+UL}

Bit mask for USART\+\_\+\+RXDATA1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab4ff660d487fb21dd3f1cff52fd716cb}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEX\_RXDATA1\_SHIFT@{\_UART\_RXDOUBLEX\_RXDATA1\_SHIFT}}
\index{\_UART\_RXDOUBLEX\_RXDATA1\_SHIFT@{\_UART\_RXDOUBLEX\_RXDATA1\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEX\_RXDATA1\_SHIFT}{\_UART\_RXDOUBLEX\_RXDATA1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab4ff660d487fb21dd3f1cff52fd716cb} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+RXDATA1\+\_\+\+SHIFT~16}

Shift value for USART\+\_\+\+RXDATA1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga076ffc11322bb2b69544a7a9cdfa1fde}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEXP\_FERRP0\_DEFAULT@{\_UART\_RXDOUBLEXP\_FERRP0\_DEFAULT}}
\index{\_UART\_RXDOUBLEXP\_FERRP0\_DEFAULT@{\_UART\_RXDOUBLEXP\_FERRP0\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEXP\_FERRP0\_DEFAULT}{\_UART\_RXDOUBLEXP\_FERRP0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga076ffc11322bb2b69544a7a9cdfa1fde} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+FERRP0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+RXDOUBLEXP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0fa0ad48866cb2a43fe9ddb2782b582b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEXP\_FERRP0\_MASK@{\_UART\_RXDOUBLEXP\_FERRP0\_MASK}}
\index{\_UART\_RXDOUBLEXP\_FERRP0\_MASK@{\_UART\_RXDOUBLEXP\_FERRP0\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEXP\_FERRP0\_MASK}{\_UART\_RXDOUBLEXP\_FERRP0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0fa0ad48866cb2a43fe9ddb2782b582b} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+FERRP0\+\_\+\+MASK~0x8000\+UL}

Bit mask for USART\+\_\+\+FERRP0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaa3d9b42bd2a9517314e37f725bde2c0}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEXP\_FERRP0\_SHIFT@{\_UART\_RXDOUBLEXP\_FERRP0\_SHIFT}}
\index{\_UART\_RXDOUBLEXP\_FERRP0\_SHIFT@{\_UART\_RXDOUBLEXP\_FERRP0\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEXP\_FERRP0\_SHIFT}{\_UART\_RXDOUBLEXP\_FERRP0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaa3d9b42bd2a9517314e37f725bde2c0} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+FERRP0\+\_\+\+SHIFT~15}

Shift value for USART\+\_\+\+FERRP0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga25b28bba3f416ee6870be76b428b7aa1}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEXP\_FERRP1\_DEFAULT@{\_UART\_RXDOUBLEXP\_FERRP1\_DEFAULT}}
\index{\_UART\_RXDOUBLEXP\_FERRP1\_DEFAULT@{\_UART\_RXDOUBLEXP\_FERRP1\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEXP\_FERRP1\_DEFAULT}{\_UART\_RXDOUBLEXP\_FERRP1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga25b28bba3f416ee6870be76b428b7aa1} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+FERRP1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+RXDOUBLEXP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaee8479fc261ad8702c1b168221dcbbfa}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEXP\_FERRP1\_MASK@{\_UART\_RXDOUBLEXP\_FERRP1\_MASK}}
\index{\_UART\_RXDOUBLEXP\_FERRP1\_MASK@{\_UART\_RXDOUBLEXP\_FERRP1\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEXP\_FERRP1\_MASK}{\_UART\_RXDOUBLEXP\_FERRP1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaee8479fc261ad8702c1b168221dcbbfa} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+FERRP1\+\_\+\+MASK~0x80000000\+UL}

Bit mask for USART\+\_\+\+FERRP1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga37c9aacef05cc47a10a60368880e6460}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEXP\_FERRP1\_SHIFT@{\_UART\_RXDOUBLEXP\_FERRP1\_SHIFT}}
\index{\_UART\_RXDOUBLEXP\_FERRP1\_SHIFT@{\_UART\_RXDOUBLEXP\_FERRP1\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEXP\_FERRP1\_SHIFT}{\_UART\_RXDOUBLEXP\_FERRP1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga37c9aacef05cc47a10a60368880e6460} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+FERRP1\+\_\+\+SHIFT~31}

Shift value for USART\+\_\+\+FERRP1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga92f0fa98ed65b0c8b45117e128409c44}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEXP\_MASK@{\_UART\_RXDOUBLEXP\_MASK}}
\index{\_UART\_RXDOUBLEXP\_MASK@{\_UART\_RXDOUBLEXP\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEXP\_MASK}{\_UART\_RXDOUBLEXP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga92f0fa98ed65b0c8b45117e128409c44} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+MASK~0x\+C1\+FFC1\+FFUL}

Mask for UART\+\_\+\+RXDOUBLEXP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga84c4b920a6cd8079a1362437d687de59}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEXP\_PERRP0\_DEFAULT@{\_UART\_RXDOUBLEXP\_PERRP0\_DEFAULT}}
\index{\_UART\_RXDOUBLEXP\_PERRP0\_DEFAULT@{\_UART\_RXDOUBLEXP\_PERRP0\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEXP\_PERRP0\_DEFAULT}{\_UART\_RXDOUBLEXP\_PERRP0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga84c4b920a6cd8079a1362437d687de59} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+PERRP0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+RXDOUBLEXP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3942c69020ab1848512ae73a994a7450}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEXP\_PERRP0\_MASK@{\_UART\_RXDOUBLEXP\_PERRP0\_MASK}}
\index{\_UART\_RXDOUBLEXP\_PERRP0\_MASK@{\_UART\_RXDOUBLEXP\_PERRP0\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEXP\_PERRP0\_MASK}{\_UART\_RXDOUBLEXP\_PERRP0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3942c69020ab1848512ae73a994a7450} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+PERRP0\+\_\+\+MASK~0x4000\+UL}

Bit mask for USART\+\_\+\+PERRP0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3218441f9d6184e58737fade721cf7b2}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEXP\_PERRP0\_SHIFT@{\_UART\_RXDOUBLEXP\_PERRP0\_SHIFT}}
\index{\_UART\_RXDOUBLEXP\_PERRP0\_SHIFT@{\_UART\_RXDOUBLEXP\_PERRP0\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEXP\_PERRP0\_SHIFT}{\_UART\_RXDOUBLEXP\_PERRP0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3218441f9d6184e58737fade721cf7b2} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+PERRP0\+\_\+\+SHIFT~14}

Shift value for USART\+\_\+\+PERRP0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafbb190e9815728f530dca8f7e0e462b0}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEXP\_PERRP1\_DEFAULT@{\_UART\_RXDOUBLEXP\_PERRP1\_DEFAULT}}
\index{\_UART\_RXDOUBLEXP\_PERRP1\_DEFAULT@{\_UART\_RXDOUBLEXP\_PERRP1\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEXP\_PERRP1\_DEFAULT}{\_UART\_RXDOUBLEXP\_PERRP1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafbb190e9815728f530dca8f7e0e462b0} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+PERRP1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+RXDOUBLEXP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga436fbe5ba1c112ce6331320506353988}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEXP\_PERRP1\_MASK@{\_UART\_RXDOUBLEXP\_PERRP1\_MASK}}
\index{\_UART\_RXDOUBLEXP\_PERRP1\_MASK@{\_UART\_RXDOUBLEXP\_PERRP1\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEXP\_PERRP1\_MASK}{\_UART\_RXDOUBLEXP\_PERRP1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga436fbe5ba1c112ce6331320506353988} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+PERRP1\+\_\+\+MASK~0x40000000\+UL}

Bit mask for USART\+\_\+\+PERRP1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2bbc41f04fdd6fb55009699bbb660e63}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEXP\_PERRP1\_SHIFT@{\_UART\_RXDOUBLEXP\_PERRP1\_SHIFT}}
\index{\_UART\_RXDOUBLEXP\_PERRP1\_SHIFT@{\_UART\_RXDOUBLEXP\_PERRP1\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEXP\_PERRP1\_SHIFT}{\_UART\_RXDOUBLEXP\_PERRP1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2bbc41f04fdd6fb55009699bbb660e63} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+PERRP1\+\_\+\+SHIFT~30}

Shift value for USART\+\_\+\+PERRP1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga701d8a91086cfaf92a25d8c1265513dc}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEXP\_RESETVALUE@{\_UART\_RXDOUBLEXP\_RESETVALUE}}
\index{\_UART\_RXDOUBLEXP\_RESETVALUE@{\_UART\_RXDOUBLEXP\_RESETVALUE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEXP\_RESETVALUE}{\_UART\_RXDOUBLEXP\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga701d8a91086cfaf92a25d8c1265513dc} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for UART\+\_\+\+RXDOUBLEXP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0600f626bf33be5ac675ac597654f2b5}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEXP\_RXDATAP0\_DEFAULT@{\_UART\_RXDOUBLEXP\_RXDATAP0\_DEFAULT}}
\index{\_UART\_RXDOUBLEXP\_RXDATAP0\_DEFAULT@{\_UART\_RXDOUBLEXP\_RXDATAP0\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEXP\_RXDATAP0\_DEFAULT}{\_UART\_RXDOUBLEXP\_RXDATAP0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0600f626bf33be5ac675ac597654f2b5} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+RXDATAP0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+RXDOUBLEXP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3585ec32295a58e7079e157788eed11b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEXP\_RXDATAP0\_MASK@{\_UART\_RXDOUBLEXP\_RXDATAP0\_MASK}}
\index{\_UART\_RXDOUBLEXP\_RXDATAP0\_MASK@{\_UART\_RXDOUBLEXP\_RXDATAP0\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEXP\_RXDATAP0\_MASK}{\_UART\_RXDOUBLEXP\_RXDATAP0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3585ec32295a58e7079e157788eed11b} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+RXDATAP0\+\_\+\+MASK~0x1\+FFUL}

Bit mask for USART\+\_\+\+RXDATAP0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga38573e4fbb954ac001f90ac23d749d13}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEXP\_RXDATAP0\_SHIFT@{\_UART\_RXDOUBLEXP\_RXDATAP0\_SHIFT}}
\index{\_UART\_RXDOUBLEXP\_RXDATAP0\_SHIFT@{\_UART\_RXDOUBLEXP\_RXDATAP0\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEXP\_RXDATAP0\_SHIFT}{\_UART\_RXDOUBLEXP\_RXDATAP0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga38573e4fbb954ac001f90ac23d749d13} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+RXDATAP0\+\_\+\+SHIFT~0}

Shift value for USART\+\_\+\+RXDATAP0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae9b697ab157b0b9976930a02a397841e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEXP\_RXDATAP1\_DEFAULT@{\_UART\_RXDOUBLEXP\_RXDATAP1\_DEFAULT}}
\index{\_UART\_RXDOUBLEXP\_RXDATAP1\_DEFAULT@{\_UART\_RXDOUBLEXP\_RXDATAP1\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEXP\_RXDATAP1\_DEFAULT}{\_UART\_RXDOUBLEXP\_RXDATAP1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae9b697ab157b0b9976930a02a397841e} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+RXDATAP1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+RXDOUBLEXP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga88b5316af13b24aa45cb0a2f75c0e5f7}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEXP\_RXDATAP1\_MASK@{\_UART\_RXDOUBLEXP\_RXDATAP1\_MASK}}
\index{\_UART\_RXDOUBLEXP\_RXDATAP1\_MASK@{\_UART\_RXDOUBLEXP\_RXDATAP1\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEXP\_RXDATAP1\_MASK}{\_UART\_RXDOUBLEXP\_RXDATAP1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga88b5316af13b24aa45cb0a2f75c0e5f7} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+RXDATAP1\+\_\+\+MASK~0x1\+FF0000\+UL}

Bit mask for USART\+\_\+\+RXDATAP1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf9ba5fe8907755972e8acf2d08ff40c9}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_RXDOUBLEXP\_RXDATAP1\_SHIFT@{\_UART\_RXDOUBLEXP\_RXDATAP1\_SHIFT}}
\index{\_UART\_RXDOUBLEXP\_RXDATAP1\_SHIFT@{\_UART\_RXDOUBLEXP\_RXDATAP1\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_RXDOUBLEXP\_RXDATAP1\_SHIFT}{\_UART\_RXDOUBLEXP\_RXDATAP1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf9ba5fe8907755972e8acf2d08ff40c9} 
\#define \+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+RXDATAP1\+\_\+\+SHIFT~16}

Shift value for USART\+\_\+\+RXDATAP1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga88e6a9329056c470a77580203ddd9730}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_MASK@{\_UART\_STATUS\_MASK}}
\index{\_UART\_STATUS\_MASK@{\_UART\_STATUS\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_MASK}{\_UART\_STATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga88e6a9329056c470a77580203ddd9730} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+MASK~0x00001\+FFFUL}

Mask for UART\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga70da8b753a6bc2ead7b2c8416e543db6}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_MASTER\_DEFAULT@{\_UART\_STATUS\_MASTER\_DEFAULT}}
\index{\_UART\_STATUS\_MASTER\_DEFAULT@{\_UART\_STATUS\_MASTER\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_MASTER\_DEFAULT}{\_UART\_STATUS\_MASTER\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga70da8b753a6bc2ead7b2c8416e543db6} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+MASTER\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5086e43c3a6309a9b578455870c7aa98}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_MASTER\_MASK@{\_UART\_STATUS\_MASTER\_MASK}}
\index{\_UART\_STATUS\_MASTER\_MASK@{\_UART\_STATUS\_MASTER\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_MASTER\_MASK}{\_UART\_STATUS\_MASTER\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5086e43c3a6309a9b578455870c7aa98} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+MASTER\+\_\+\+MASK~0x4\+UL}

Bit mask for USART\+\_\+\+MASTER \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga65f5bc10a10877f3323079c0e410631a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_MASTER\_SHIFT@{\_UART\_STATUS\_MASTER\_SHIFT}}
\index{\_UART\_STATUS\_MASTER\_SHIFT@{\_UART\_STATUS\_MASTER\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_MASTER\_SHIFT}{\_UART\_STATUS\_MASTER\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga65f5bc10a10877f3323079c0e410631a} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+MASTER\+\_\+\+SHIFT~2}

Shift value for USART\+\_\+\+MASTER \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadec3866f4409ad404da8dc022a1fc812}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_RESETVALUE@{\_UART\_STATUS\_RESETVALUE}}
\index{\_UART\_STATUS\_RESETVALUE@{\_UART\_STATUS\_RESETVALUE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_RESETVALUE}{\_UART\_STATUS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadec3866f4409ad404da8dc022a1fc812} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RESETVALUE~0x00000040\+UL}

Default value for UART\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae767dd897f90d04d5387ee451930241a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_RXBLOCK\_DEFAULT@{\_UART\_STATUS\_RXBLOCK\_DEFAULT}}
\index{\_UART\_STATUS\_RXBLOCK\_DEFAULT@{\_UART\_STATUS\_RXBLOCK\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_RXBLOCK\_DEFAULT}{\_UART\_STATUS\_RXBLOCK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae767dd897f90d04d5387ee451930241a} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXBLOCK\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacd90cf7562fe29b00a769ff0a151f809}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_RXBLOCK\_MASK@{\_UART\_STATUS\_RXBLOCK\_MASK}}
\index{\_UART\_STATUS\_RXBLOCK\_MASK@{\_UART\_STATUS\_RXBLOCK\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_RXBLOCK\_MASK}{\_UART\_STATUS\_RXBLOCK\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacd90cf7562fe29b00a769ff0a151f809} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXBLOCK\+\_\+\+MASK~0x8\+UL}

Bit mask for USART\+\_\+\+RXBLOCK \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga347c8225f27770c6fd11b9c5abc16724}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_RXBLOCK\_SHIFT@{\_UART\_STATUS\_RXBLOCK\_SHIFT}}
\index{\_UART\_STATUS\_RXBLOCK\_SHIFT@{\_UART\_STATUS\_RXBLOCK\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_RXBLOCK\_SHIFT}{\_UART\_STATUS\_RXBLOCK\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga347c8225f27770c6fd11b9c5abc16724} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXBLOCK\+\_\+\+SHIFT~3}

Shift value for USART\+\_\+\+RXBLOCK \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga272b0b1c2156a6da6038ff2c59c8ac99}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_RXDATAV\_DEFAULT@{\_UART\_STATUS\_RXDATAV\_DEFAULT}}
\index{\_UART\_STATUS\_RXDATAV\_DEFAULT@{\_UART\_STATUS\_RXDATAV\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_RXDATAV\_DEFAULT}{\_UART\_STATUS\_RXDATAV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga272b0b1c2156a6da6038ff2c59c8ac99} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXDATAV\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga100059db4dfb8d065b8a5e9181070eb1}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_RXDATAV\_MASK@{\_UART\_STATUS\_RXDATAV\_MASK}}
\index{\_UART\_STATUS\_RXDATAV\_MASK@{\_UART\_STATUS\_RXDATAV\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_RXDATAV\_MASK}{\_UART\_STATUS\_RXDATAV\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga100059db4dfb8d065b8a5e9181070eb1} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXDATAV\+\_\+\+MASK~0x80\+UL}

Bit mask for USART\+\_\+\+RXDATAV \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaffedeb40d9d226827b45356638451735}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_RXDATAV\_SHIFT@{\_UART\_STATUS\_RXDATAV\_SHIFT}}
\index{\_UART\_STATUS\_RXDATAV\_SHIFT@{\_UART\_STATUS\_RXDATAV\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_RXDATAV\_SHIFT}{\_UART\_STATUS\_RXDATAV\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaffedeb40d9d226827b45356638451735} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXDATAV\+\_\+\+SHIFT~7}

Shift value for USART\+\_\+\+RXDATAV \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1d0a88ece5b19d5c58ed74162d52c058}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_RXDATAVRIGHT\_DEFAULT@{\_UART\_STATUS\_RXDATAVRIGHT\_DEFAULT}}
\index{\_UART\_STATUS\_RXDATAVRIGHT\_DEFAULT@{\_UART\_STATUS\_RXDATAVRIGHT\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_RXDATAVRIGHT\_DEFAULT}{\_UART\_STATUS\_RXDATAVRIGHT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1d0a88ece5b19d5c58ed74162d52c058} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXDATAVRIGHT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac1ed02fce9391daccadaab6e8f0d43f9}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_RXDATAVRIGHT\_MASK@{\_UART\_STATUS\_RXDATAVRIGHT\_MASK}}
\index{\_UART\_STATUS\_RXDATAVRIGHT\_MASK@{\_UART\_STATUS\_RXDATAVRIGHT\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_RXDATAVRIGHT\_MASK}{\_UART\_STATUS\_RXDATAVRIGHT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac1ed02fce9391daccadaab6e8f0d43f9} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXDATAVRIGHT\+\_\+\+MASK~0x800\+UL}

Bit mask for USART\+\_\+\+RXDATAVRIGHT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf1aeba240c2eea8c2fc75a1cd7085a10}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_RXDATAVRIGHT\_SHIFT@{\_UART\_STATUS\_RXDATAVRIGHT\_SHIFT}}
\index{\_UART\_STATUS\_RXDATAVRIGHT\_SHIFT@{\_UART\_STATUS\_RXDATAVRIGHT\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_RXDATAVRIGHT\_SHIFT}{\_UART\_STATUS\_RXDATAVRIGHT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf1aeba240c2eea8c2fc75a1cd7085a10} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXDATAVRIGHT\+\_\+\+SHIFT~11}

Shift value for USART\+\_\+\+RXDATAVRIGHT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6e411ec8cdd50086ef1a28fd0c84daec}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_RXENS\_DEFAULT@{\_UART\_STATUS\_RXENS\_DEFAULT}}
\index{\_UART\_STATUS\_RXENS\_DEFAULT@{\_UART\_STATUS\_RXENS\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_RXENS\_DEFAULT}{\_UART\_STATUS\_RXENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6e411ec8cdd50086ef1a28fd0c84daec} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXENS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabc3b0f540314a56f2c2453dca27b89c0}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_RXENS\_MASK@{\_UART\_STATUS\_RXENS\_MASK}}
\index{\_UART\_STATUS\_RXENS\_MASK@{\_UART\_STATUS\_RXENS\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_RXENS\_MASK}{\_UART\_STATUS\_RXENS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabc3b0f540314a56f2c2453dca27b89c0} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXENS\+\_\+\+MASK~0x1\+UL}

Bit mask for USART\+\_\+\+RXENS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga34438351fa6b6f985f506c8eb2ed5387}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_RXENS\_SHIFT@{\_UART\_STATUS\_RXENS\_SHIFT}}
\index{\_UART\_STATUS\_RXENS\_SHIFT@{\_UART\_STATUS\_RXENS\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_RXENS\_SHIFT}{\_UART\_STATUS\_RXENS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga34438351fa6b6f985f506c8eb2ed5387} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXENS\+\_\+\+SHIFT~0}

Shift value for USART\+\_\+\+RXENS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga781f1fd4530a6419276359516f7d7c94}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_RXFULL\_DEFAULT@{\_UART\_STATUS\_RXFULL\_DEFAULT}}
\index{\_UART\_STATUS\_RXFULL\_DEFAULT@{\_UART\_STATUS\_RXFULL\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_RXFULL\_DEFAULT}{\_UART\_STATUS\_RXFULL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga781f1fd4530a6419276359516f7d7c94} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXFULL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa756e4bf84d1510807773fc700dfe834}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_RXFULL\_MASK@{\_UART\_STATUS\_RXFULL\_MASK}}
\index{\_UART\_STATUS\_RXFULL\_MASK@{\_UART\_STATUS\_RXFULL\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_RXFULL\_MASK}{\_UART\_STATUS\_RXFULL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa756e4bf84d1510807773fc700dfe834} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXFULL\+\_\+\+MASK~0x100\+UL}

Bit mask for USART\+\_\+\+RXFULL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2f20a1db9bd389508a11312cc6a1e208}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_RXFULL\_SHIFT@{\_UART\_STATUS\_RXFULL\_SHIFT}}
\index{\_UART\_STATUS\_RXFULL\_SHIFT@{\_UART\_STATUS\_RXFULL\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_RXFULL\_SHIFT}{\_UART\_STATUS\_RXFULL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2f20a1db9bd389508a11312cc6a1e208} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXFULL\+\_\+\+SHIFT~8}

Shift value for USART\+\_\+\+RXFULL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0177a134133cae49c53cc3bebc9757f6}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_RXFULLRIGHT\_DEFAULT@{\_UART\_STATUS\_RXFULLRIGHT\_DEFAULT}}
\index{\_UART\_STATUS\_RXFULLRIGHT\_DEFAULT@{\_UART\_STATUS\_RXFULLRIGHT\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_RXFULLRIGHT\_DEFAULT}{\_UART\_STATUS\_RXFULLRIGHT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0177a134133cae49c53cc3bebc9757f6} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXFULLRIGHT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae420eef5bf5caf2a31e8e57a273804e8}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_RXFULLRIGHT\_MASK@{\_UART\_STATUS\_RXFULLRIGHT\_MASK}}
\index{\_UART\_STATUS\_RXFULLRIGHT\_MASK@{\_UART\_STATUS\_RXFULLRIGHT\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_RXFULLRIGHT\_MASK}{\_UART\_STATUS\_RXFULLRIGHT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae420eef5bf5caf2a31e8e57a273804e8} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXFULLRIGHT\+\_\+\+MASK~0x1000\+UL}

Bit mask for USART\+\_\+\+RXFULLRIGHT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4116e7ecbd76080160226bbce6fd2913}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_RXFULLRIGHT\_SHIFT@{\_UART\_STATUS\_RXFULLRIGHT\_SHIFT}}
\index{\_UART\_STATUS\_RXFULLRIGHT\_SHIFT@{\_UART\_STATUS\_RXFULLRIGHT\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_RXFULLRIGHT\_SHIFT}{\_UART\_STATUS\_RXFULLRIGHT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4116e7ecbd76080160226bbce6fd2913} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXFULLRIGHT\+\_\+\+SHIFT~12}

Shift value for USART\+\_\+\+RXFULLRIGHT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1a63d7c0f234a6ce398fc5ef2f9a5f7b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_TXBDRIGHT\_DEFAULT@{\_UART\_STATUS\_TXBDRIGHT\_DEFAULT}}
\index{\_UART\_STATUS\_TXBDRIGHT\_DEFAULT@{\_UART\_STATUS\_TXBDRIGHT\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_TXBDRIGHT\_DEFAULT}{\_UART\_STATUS\_TXBDRIGHT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1a63d7c0f234a6ce398fc5ef2f9a5f7b} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXBDRIGHT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0a48fcfcec2628adf4afa536120fbaf8}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_TXBDRIGHT\_MASK@{\_UART\_STATUS\_TXBDRIGHT\_MASK}}
\index{\_UART\_STATUS\_TXBDRIGHT\_MASK@{\_UART\_STATUS\_TXBDRIGHT\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_TXBDRIGHT\_MASK}{\_UART\_STATUS\_TXBDRIGHT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0a48fcfcec2628adf4afa536120fbaf8} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXBDRIGHT\+\_\+\+MASK~0x200\+UL}

Bit mask for USART\+\_\+\+TXBDRIGHT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga38d512bbf648e15ed5367309014ee7fe}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_TXBDRIGHT\_SHIFT@{\_UART\_STATUS\_TXBDRIGHT\_SHIFT}}
\index{\_UART\_STATUS\_TXBDRIGHT\_SHIFT@{\_UART\_STATUS\_TXBDRIGHT\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_TXBDRIGHT\_SHIFT}{\_UART\_STATUS\_TXBDRIGHT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga38d512bbf648e15ed5367309014ee7fe} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXBDRIGHT\+\_\+\+SHIFT~9}

Shift value for USART\+\_\+\+TXBDRIGHT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacedcc07595d1a0e9ca246807c09f8169}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_TXBL\_DEFAULT@{\_UART\_STATUS\_TXBL\_DEFAULT}}
\index{\_UART\_STATUS\_TXBL\_DEFAULT@{\_UART\_STATUS\_TXBL\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_TXBL\_DEFAULT}{\_UART\_STATUS\_TXBL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacedcc07595d1a0e9ca246807c09f8169} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXBL\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for UART\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga31bfdb834874a1deb7fbd708410ddab0}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_TXBL\_MASK@{\_UART\_STATUS\_TXBL\_MASK}}
\index{\_UART\_STATUS\_TXBL\_MASK@{\_UART\_STATUS\_TXBL\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_TXBL\_MASK}{\_UART\_STATUS\_TXBL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga31bfdb834874a1deb7fbd708410ddab0} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXBL\+\_\+\+MASK~0x40\+UL}

Bit mask for USART\+\_\+\+TXBL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga94d64403183195c6598064100074fb07}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_TXBL\_SHIFT@{\_UART\_STATUS\_TXBL\_SHIFT}}
\index{\_UART\_STATUS\_TXBL\_SHIFT@{\_UART\_STATUS\_TXBL\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_TXBL\_SHIFT}{\_UART\_STATUS\_TXBL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga94d64403183195c6598064100074fb07} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXBL\+\_\+\+SHIFT~6}

Shift value for USART\+\_\+\+TXBL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaedee2718e8c552ff47f1e2a0fd30f35d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_TXBSRIGHT\_DEFAULT@{\_UART\_STATUS\_TXBSRIGHT\_DEFAULT}}
\index{\_UART\_STATUS\_TXBSRIGHT\_DEFAULT@{\_UART\_STATUS\_TXBSRIGHT\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_TXBSRIGHT\_DEFAULT}{\_UART\_STATUS\_TXBSRIGHT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaedee2718e8c552ff47f1e2a0fd30f35d} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXBSRIGHT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga47adab32c6d86b467f1c0050d23b7091}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_TXBSRIGHT\_MASK@{\_UART\_STATUS\_TXBSRIGHT\_MASK}}
\index{\_UART\_STATUS\_TXBSRIGHT\_MASK@{\_UART\_STATUS\_TXBSRIGHT\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_TXBSRIGHT\_MASK}{\_UART\_STATUS\_TXBSRIGHT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga47adab32c6d86b467f1c0050d23b7091} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXBSRIGHT\+\_\+\+MASK~0x400\+UL}

Bit mask for USART\+\_\+\+TXBSRIGHT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaac7631af33570e9bd74ddfa437216c48}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_TXBSRIGHT\_SHIFT@{\_UART\_STATUS\_TXBSRIGHT\_SHIFT}}
\index{\_UART\_STATUS\_TXBSRIGHT\_SHIFT@{\_UART\_STATUS\_TXBSRIGHT\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_TXBSRIGHT\_SHIFT}{\_UART\_STATUS\_TXBSRIGHT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaac7631af33570e9bd74ddfa437216c48} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXBSRIGHT\+\_\+\+SHIFT~10}

Shift value for USART\+\_\+\+TXBSRIGHT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2b6baa1d86c30f988d51bbb171aa8c14}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_TXC\_DEFAULT@{\_UART\_STATUS\_TXC\_DEFAULT}}
\index{\_UART\_STATUS\_TXC\_DEFAULT@{\_UART\_STATUS\_TXC\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_TXC\_DEFAULT}{\_UART\_STATUS\_TXC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2b6baa1d86c30f988d51bbb171aa8c14} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga16f369d6c6504d41dd3ebe3bde9d24bd}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_TXC\_MASK@{\_UART\_STATUS\_TXC\_MASK}}
\index{\_UART\_STATUS\_TXC\_MASK@{\_UART\_STATUS\_TXC\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_TXC\_MASK}{\_UART\_STATUS\_TXC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga16f369d6c6504d41dd3ebe3bde9d24bd} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXC\+\_\+\+MASK~0x20\+UL}

Bit mask for USART\+\_\+\+TXC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8e1d413139ff36272ac2b1af0a58246e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_TXC\_SHIFT@{\_UART\_STATUS\_TXC\_SHIFT}}
\index{\_UART\_STATUS\_TXC\_SHIFT@{\_UART\_STATUS\_TXC\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_TXC\_SHIFT}{\_UART\_STATUS\_TXC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8e1d413139ff36272ac2b1af0a58246e} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXC\+\_\+\+SHIFT~5}

Shift value for USART\+\_\+\+TXC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3dcbd4c852f1de67d0d14b5ff70c8c49}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_TXENS\_DEFAULT@{\_UART\_STATUS\_TXENS\_DEFAULT}}
\index{\_UART\_STATUS\_TXENS\_DEFAULT@{\_UART\_STATUS\_TXENS\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_TXENS\_DEFAULT}{\_UART\_STATUS\_TXENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3dcbd4c852f1de67d0d14b5ff70c8c49} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXENS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga172b82891278902411f6ddbb96042d54}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_TXENS\_MASK@{\_UART\_STATUS\_TXENS\_MASK}}
\index{\_UART\_STATUS\_TXENS\_MASK@{\_UART\_STATUS\_TXENS\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_TXENS\_MASK}{\_UART\_STATUS\_TXENS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga172b82891278902411f6ddbb96042d54} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXENS\+\_\+\+MASK~0x2\+UL}

Bit mask for USART\+\_\+\+TXENS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga22bf1afd4cd565b2dca2be01a64c477a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_TXENS\_SHIFT@{\_UART\_STATUS\_TXENS\_SHIFT}}
\index{\_UART\_STATUS\_TXENS\_SHIFT@{\_UART\_STATUS\_TXENS\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_TXENS\_SHIFT}{\_UART\_STATUS\_TXENS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga22bf1afd4cd565b2dca2be01a64c477a} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXENS\+\_\+\+SHIFT~1}

Shift value for USART\+\_\+\+TXENS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga70e293b150a45fc2f1935eaad867ffab}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_TXTRI\_DEFAULT@{\_UART\_STATUS\_TXTRI\_DEFAULT}}
\index{\_UART\_STATUS\_TXTRI\_DEFAULT@{\_UART\_STATUS\_TXTRI\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_TXTRI\_DEFAULT}{\_UART\_STATUS\_TXTRI\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga70e293b150a45fc2f1935eaad867ffab} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXTRI\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga252d84a4085c6ecc3db593cc90382d7c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_TXTRI\_MASK@{\_UART\_STATUS\_TXTRI\_MASK}}
\index{\_UART\_STATUS\_TXTRI\_MASK@{\_UART\_STATUS\_TXTRI\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_TXTRI\_MASK}{\_UART\_STATUS\_TXTRI\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga252d84a4085c6ecc3db593cc90382d7c} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXTRI\+\_\+\+MASK~0x10\+UL}

Bit mask for USART\+\_\+\+TXTRI \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9135a9c35f35022cfc7beb9422f49ecc}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_STATUS\_TXTRI\_SHIFT@{\_UART\_STATUS\_TXTRI\_SHIFT}}
\index{\_UART\_STATUS\_TXTRI\_SHIFT@{\_UART\_STATUS\_TXTRI\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_STATUS\_TXTRI\_SHIFT}{\_UART\_STATUS\_TXTRI\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9135a9c35f35022cfc7beb9422f49ecc} 
\#define \+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXTRI\+\_\+\+SHIFT~4}

Shift value for USART\+\_\+\+TXTRI \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf1452d88308f80d2d50f8d5b4f141bfc}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TRIGCTRL\_AUTOTXTEN\_DEFAULT@{\_UART\_TRIGCTRL\_AUTOTXTEN\_DEFAULT}}
\index{\_UART\_TRIGCTRL\_AUTOTXTEN\_DEFAULT@{\_UART\_TRIGCTRL\_AUTOTXTEN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TRIGCTRL\_AUTOTXTEN\_DEFAULT}{\_UART\_TRIGCTRL\_AUTOTXTEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf1452d88308f80d2d50f8d5b4f141bfc} 
\#define \+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+AUTOTXTEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+TRIGCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabde519f56b0ad151a283b453d4ef1226}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TRIGCTRL\_AUTOTXTEN\_MASK@{\_UART\_TRIGCTRL\_AUTOTXTEN\_MASK}}
\index{\_UART\_TRIGCTRL\_AUTOTXTEN\_MASK@{\_UART\_TRIGCTRL\_AUTOTXTEN\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TRIGCTRL\_AUTOTXTEN\_MASK}{\_UART\_TRIGCTRL\_AUTOTXTEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabde519f56b0ad151a283b453d4ef1226} 
\#define \+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+AUTOTXTEN\+\_\+\+MASK~0x40\+UL}

Bit mask for USART\+\_\+\+AUTOTXTEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8454ca0b26e0b394f68d2a9b059dc363}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TRIGCTRL\_AUTOTXTEN\_SHIFT@{\_UART\_TRIGCTRL\_AUTOTXTEN\_SHIFT}}
\index{\_UART\_TRIGCTRL\_AUTOTXTEN\_SHIFT@{\_UART\_TRIGCTRL\_AUTOTXTEN\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TRIGCTRL\_AUTOTXTEN\_SHIFT}{\_UART\_TRIGCTRL\_AUTOTXTEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8454ca0b26e0b394f68d2a9b059dc363} 
\#define \+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+AUTOTXTEN\+\_\+\+SHIFT~6}

Shift value for USART\+\_\+\+AUTOTXTEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaee24924fb704638587ff391266320bde}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TRIGCTRL\_MASK@{\_UART\_TRIGCTRL\_MASK}}
\index{\_UART\_TRIGCTRL\_MASK@{\_UART\_TRIGCTRL\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TRIGCTRL\_MASK}{\_UART\_TRIGCTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaee24924fb704638587ff391266320bde} 
\#define \+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+MASK~0x00000077\+UL}

Mask for UART\+\_\+\+TRIGCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5144f4c41427c05d9f9f382f4f6660cb}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TRIGCTRL\_RESETVALUE@{\_UART\_TRIGCTRL\_RESETVALUE}}
\index{\_UART\_TRIGCTRL\_RESETVALUE@{\_UART\_TRIGCTRL\_RESETVALUE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TRIGCTRL\_RESETVALUE}{\_UART\_TRIGCTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5144f4c41427c05d9f9f382f4f6660cb} 
\#define \+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for UART\+\_\+\+TRIGCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga846a16276d10fdc9c1be6a62774a3d45}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TRIGCTRL\_RXTEN\_DEFAULT@{\_UART\_TRIGCTRL\_RXTEN\_DEFAULT}}
\index{\_UART\_TRIGCTRL\_RXTEN\_DEFAULT@{\_UART\_TRIGCTRL\_RXTEN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TRIGCTRL\_RXTEN\_DEFAULT}{\_UART\_TRIGCTRL\_RXTEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga846a16276d10fdc9c1be6a62774a3d45} 
\#define \+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+RXTEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+TRIGCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5903ab7a24061d353eb4ed23637880d0}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TRIGCTRL\_RXTEN\_MASK@{\_UART\_TRIGCTRL\_RXTEN\_MASK}}
\index{\_UART\_TRIGCTRL\_RXTEN\_MASK@{\_UART\_TRIGCTRL\_RXTEN\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TRIGCTRL\_RXTEN\_MASK}{\_UART\_TRIGCTRL\_RXTEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5903ab7a24061d353eb4ed23637880d0} 
\#define \+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+RXTEN\+\_\+\+MASK~0x10\+UL}

Bit mask for USART\+\_\+\+RXTEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaecceefc3af0d66b9c3166d6c917f1093}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TRIGCTRL\_RXTEN\_SHIFT@{\_UART\_TRIGCTRL\_RXTEN\_SHIFT}}
\index{\_UART\_TRIGCTRL\_RXTEN\_SHIFT@{\_UART\_TRIGCTRL\_RXTEN\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TRIGCTRL\_RXTEN\_SHIFT}{\_UART\_TRIGCTRL\_RXTEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaecceefc3af0d66b9c3166d6c917f1093} 
\#define \+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+RXTEN\+\_\+\+SHIFT~4}

Shift value for USART\+\_\+\+RXTEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacfcf4ed67a35bad57b694fb1c4f07ef2}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TRIGCTRL\_TSEL\_DEFAULT@{\_UART\_TRIGCTRL\_TSEL\_DEFAULT}}
\index{\_UART\_TRIGCTRL\_TSEL\_DEFAULT@{\_UART\_TRIGCTRL\_TSEL\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TRIGCTRL\_TSEL\_DEFAULT}{\_UART\_TRIGCTRL\_TSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacfcf4ed67a35bad57b694fb1c4f07ef2} 
\#define \+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+TRIGCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga06e925efbbc10926f332a75f2a992cef}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TRIGCTRL\_TSEL\_MASK@{\_UART\_TRIGCTRL\_TSEL\_MASK}}
\index{\_UART\_TRIGCTRL\_TSEL\_MASK@{\_UART\_TRIGCTRL\_TSEL\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TRIGCTRL\_TSEL\_MASK}{\_UART\_TRIGCTRL\_TSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga06e925efbbc10926f332a75f2a992cef} 
\#define \+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+MASK~0x7\+UL}

Bit mask for USART\+\_\+\+TSEL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga10e36596b08006f6b6e5ed1700b9112b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TRIGCTRL\_TSEL\_PRSCH0@{\_UART\_TRIGCTRL\_TSEL\_PRSCH0}}
\index{\_UART\_TRIGCTRL\_TSEL\_PRSCH0@{\_UART\_TRIGCTRL\_TSEL\_PRSCH0}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TRIGCTRL\_TSEL\_PRSCH0}{\_UART\_TRIGCTRL\_TSEL\_PRSCH0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga10e36596b08006f6b6e5ed1700b9112b} 
\#define \+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH0~0x00000000\+UL}

Mode PRSCH0 for UART\+\_\+\+TRIGCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga363327aaf8f634445fec993dbb251fcd}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TRIGCTRL\_TSEL\_PRSCH1@{\_UART\_TRIGCTRL\_TSEL\_PRSCH1}}
\index{\_UART\_TRIGCTRL\_TSEL\_PRSCH1@{\_UART\_TRIGCTRL\_TSEL\_PRSCH1}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TRIGCTRL\_TSEL\_PRSCH1}{\_UART\_TRIGCTRL\_TSEL\_PRSCH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga363327aaf8f634445fec993dbb251fcd} 
\#define \+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH1~0x00000001\+UL}

Mode PRSCH1 for UART\+\_\+\+TRIGCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8ca40a08dc17f5d028704d4ed14dac1c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TRIGCTRL\_TSEL\_PRSCH2@{\_UART\_TRIGCTRL\_TSEL\_PRSCH2}}
\index{\_UART\_TRIGCTRL\_TSEL\_PRSCH2@{\_UART\_TRIGCTRL\_TSEL\_PRSCH2}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TRIGCTRL\_TSEL\_PRSCH2}{\_UART\_TRIGCTRL\_TSEL\_PRSCH2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8ca40a08dc17f5d028704d4ed14dac1c} 
\#define \+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH2~0x00000002\+UL}

Mode PRSCH2 for UART\+\_\+\+TRIGCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadd93464c23659ff3dce0b748289de7be}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TRIGCTRL\_TSEL\_PRSCH3@{\_UART\_TRIGCTRL\_TSEL\_PRSCH3}}
\index{\_UART\_TRIGCTRL\_TSEL\_PRSCH3@{\_UART\_TRIGCTRL\_TSEL\_PRSCH3}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TRIGCTRL\_TSEL\_PRSCH3}{\_UART\_TRIGCTRL\_TSEL\_PRSCH3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadd93464c23659ff3dce0b748289de7be} 
\#define \+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH3~0x00000003\+UL}

Mode PRSCH3 for UART\+\_\+\+TRIGCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1a5bd26dd614bff515bd536ff16ab972}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TRIGCTRL\_TSEL\_PRSCH4@{\_UART\_TRIGCTRL\_TSEL\_PRSCH4}}
\index{\_UART\_TRIGCTRL\_TSEL\_PRSCH4@{\_UART\_TRIGCTRL\_TSEL\_PRSCH4}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TRIGCTRL\_TSEL\_PRSCH4}{\_UART\_TRIGCTRL\_TSEL\_PRSCH4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1a5bd26dd614bff515bd536ff16ab972} 
\#define \+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH4~0x00000004\+UL}

Mode PRSCH4 for UART\+\_\+\+TRIGCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5ac1cf4c5c44b3e556b641bcbbd01de6}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TRIGCTRL\_TSEL\_PRSCH5@{\_UART\_TRIGCTRL\_TSEL\_PRSCH5}}
\index{\_UART\_TRIGCTRL\_TSEL\_PRSCH5@{\_UART\_TRIGCTRL\_TSEL\_PRSCH5}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TRIGCTRL\_TSEL\_PRSCH5}{\_UART\_TRIGCTRL\_TSEL\_PRSCH5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5ac1cf4c5c44b3e556b641bcbbd01de6} 
\#define \+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH5~0x00000005\+UL}

Mode PRSCH5 for UART\+\_\+\+TRIGCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab6db89177d11d25191db92f439e002fb}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TRIGCTRL\_TSEL\_PRSCH6@{\_UART\_TRIGCTRL\_TSEL\_PRSCH6}}
\index{\_UART\_TRIGCTRL\_TSEL\_PRSCH6@{\_UART\_TRIGCTRL\_TSEL\_PRSCH6}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TRIGCTRL\_TSEL\_PRSCH6}{\_UART\_TRIGCTRL\_TSEL\_PRSCH6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab6db89177d11d25191db92f439e002fb} 
\#define \+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH6~0x00000006\+UL}

Mode PRSCH6 for UART\+\_\+\+TRIGCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gada050b80cf42de2a5b119823f83b4855}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TRIGCTRL\_TSEL\_PRSCH7@{\_UART\_TRIGCTRL\_TSEL\_PRSCH7}}
\index{\_UART\_TRIGCTRL\_TSEL\_PRSCH7@{\_UART\_TRIGCTRL\_TSEL\_PRSCH7}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TRIGCTRL\_TSEL\_PRSCH7}{\_UART\_TRIGCTRL\_TSEL\_PRSCH7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gada050b80cf42de2a5b119823f83b4855} 
\#define \+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH7~0x00000007\+UL}

Mode PRSCH7 for UART\+\_\+\+TRIGCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga05a641ed94cd631eebd73aac4e74f877}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TRIGCTRL\_TSEL\_SHIFT@{\_UART\_TRIGCTRL\_TSEL\_SHIFT}}
\index{\_UART\_TRIGCTRL\_TSEL\_SHIFT@{\_UART\_TRIGCTRL\_TSEL\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TRIGCTRL\_TSEL\_SHIFT}{\_UART\_TRIGCTRL\_TSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga05a641ed94cd631eebd73aac4e74f877} 
\#define \+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+SHIFT~0}

Shift value for USART\+\_\+\+TSEL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae20e6a95dfe804f526f0dad8e2040540}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TRIGCTRL\_TXTEN\_DEFAULT@{\_UART\_TRIGCTRL\_TXTEN\_DEFAULT}}
\index{\_UART\_TRIGCTRL\_TXTEN\_DEFAULT@{\_UART\_TRIGCTRL\_TXTEN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TRIGCTRL\_TXTEN\_DEFAULT}{\_UART\_TRIGCTRL\_TXTEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae20e6a95dfe804f526f0dad8e2040540} 
\#define \+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TXTEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+TRIGCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf2dac1bee3b0b5c53962c0da94558078}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TRIGCTRL\_TXTEN\_MASK@{\_UART\_TRIGCTRL\_TXTEN\_MASK}}
\index{\_UART\_TRIGCTRL\_TXTEN\_MASK@{\_UART\_TRIGCTRL\_TXTEN\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TRIGCTRL\_TXTEN\_MASK}{\_UART\_TRIGCTRL\_TXTEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf2dac1bee3b0b5c53962c0da94558078} 
\#define \+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TXTEN\+\_\+\+MASK~0x20\+UL}

Bit mask for USART\+\_\+\+TXTEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5b0342ec51926f2bfbd04e8b078feddc}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TRIGCTRL\_TXTEN\_SHIFT@{\_UART\_TRIGCTRL\_TXTEN\_SHIFT}}
\index{\_UART\_TRIGCTRL\_TXTEN\_SHIFT@{\_UART\_TRIGCTRL\_TXTEN\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TRIGCTRL\_TXTEN\_SHIFT}{\_UART\_TRIGCTRL\_TXTEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5b0342ec51926f2bfbd04e8b078feddc} 
\#define \+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TXTEN\+\_\+\+SHIFT~5}

Shift value for USART\+\_\+\+TXTEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf6800b7bed91d206e11c1efdd5176776}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDATA\_MASK@{\_UART\_TXDATA\_MASK}}
\index{\_UART\_TXDATA\_MASK@{\_UART\_TXDATA\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDATA\_MASK}{\_UART\_TXDATA\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf6800b7bed91d206e11c1efdd5176776} 
\#define \+\_\+\+UART\+\_\+\+TXDATA\+\_\+\+MASK~0x000000\+FFUL}

Mask for UART\+\_\+\+TXDATA \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa18cd55c56b64f150123c3a9eb05a8e0}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDATA\_RESETVALUE@{\_UART\_TXDATA\_RESETVALUE}}
\index{\_UART\_TXDATA\_RESETVALUE@{\_UART\_TXDATA\_RESETVALUE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDATA\_RESETVALUE}{\_UART\_TXDATA\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa18cd55c56b64f150123c3a9eb05a8e0} 
\#define \+\_\+\+UART\+\_\+\+TXDATA\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for UART\+\_\+\+TXDATA \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga17c997a497207f95e211531728a8a713}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDATA\_TXDATA\_DEFAULT@{\_UART\_TXDATA\_TXDATA\_DEFAULT}}
\index{\_UART\_TXDATA\_TXDATA\_DEFAULT@{\_UART\_TXDATA\_TXDATA\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDATA\_TXDATA\_DEFAULT}{\_UART\_TXDATA\_TXDATA\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga17c997a497207f95e211531728a8a713} 
\#define \+\_\+\+UART\+\_\+\+TXDATA\+\_\+\+TXDATA\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+TXDATA \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1026735d25192b0048cc366bca3c48cc}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDATA\_TXDATA\_MASK@{\_UART\_TXDATA\_TXDATA\_MASK}}
\index{\_UART\_TXDATA\_TXDATA\_MASK@{\_UART\_TXDATA\_TXDATA\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDATA\_TXDATA\_MASK}{\_UART\_TXDATA\_TXDATA\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1026735d25192b0048cc366bca3c48cc} 
\#define \+\_\+\+UART\+\_\+\+TXDATA\+\_\+\+TXDATA\+\_\+\+MASK~0x\+FFUL}

Bit mask for USART\+\_\+\+TXDATA \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6b073009e7dacdd01b5b39cf79ceb93b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDATA\_TXDATA\_SHIFT@{\_UART\_TXDATA\_TXDATA\_SHIFT}}
\index{\_UART\_TXDATA\_TXDATA\_SHIFT@{\_UART\_TXDATA\_TXDATA\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDATA\_TXDATA\_SHIFT}{\_UART\_TXDATA\_TXDATA\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6b073009e7dacdd01b5b39cf79ceb93b} 
\#define \+\_\+\+UART\+\_\+\+TXDATA\+\_\+\+TXDATA\+\_\+\+SHIFT~0}

Shift value for USART\+\_\+\+TXDATA \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabc06bdc563cb2cf9563b00e5999152ac}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDATAX\_MASK@{\_UART\_TXDATAX\_MASK}}
\index{\_UART\_TXDATAX\_MASK@{\_UART\_TXDATAX\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDATAX\_MASK}{\_UART\_TXDATAX\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabc06bdc563cb2cf9563b00e5999152ac} 
\#define \+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+MASK~0x0000\+F9\+FFUL}

Mask for UART\+\_\+\+TXDATAX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadcb8868d8f8cc2dc6fe078b46de3ffe0}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDATAX\_RESETVALUE@{\_UART\_TXDATAX\_RESETVALUE}}
\index{\_UART\_TXDATAX\_RESETVALUE@{\_UART\_TXDATAX\_RESETVALUE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDATAX\_RESETVALUE}{\_UART\_TXDATAX\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadcb8868d8f8cc2dc6fe078b46de3ffe0} 
\#define \+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for UART\+\_\+\+TXDATAX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4cfcd7f1c795612b85eea779e6fdc48c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDATAX\_RXENAT\_DEFAULT@{\_UART\_TXDATAX\_RXENAT\_DEFAULT}}
\index{\_UART\_TXDATAX\_RXENAT\_DEFAULT@{\_UART\_TXDATAX\_RXENAT\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDATAX\_RXENAT\_DEFAULT}{\_UART\_TXDATAX\_RXENAT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4cfcd7f1c795612b85eea779e6fdc48c} 
\#define \+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+RXENAT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+TXDATAX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9610ce108ab65fcd33c680402af66a46}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDATAX\_RXENAT\_MASK@{\_UART\_TXDATAX\_RXENAT\_MASK}}
\index{\_UART\_TXDATAX\_RXENAT\_MASK@{\_UART\_TXDATAX\_RXENAT\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDATAX\_RXENAT\_MASK}{\_UART\_TXDATAX\_RXENAT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9610ce108ab65fcd33c680402af66a46} 
\#define \+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+RXENAT\+\_\+\+MASK~0x8000\+UL}

Bit mask for USART\+\_\+\+RXENAT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga99ee315cd7d39a01b65fe79f200e8526}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDATAX\_RXENAT\_SHIFT@{\_UART\_TXDATAX\_RXENAT\_SHIFT}}
\index{\_UART\_TXDATAX\_RXENAT\_SHIFT@{\_UART\_TXDATAX\_RXENAT\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDATAX\_RXENAT\_SHIFT}{\_UART\_TXDATAX\_RXENAT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga99ee315cd7d39a01b65fe79f200e8526} 
\#define \+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+RXENAT\+\_\+\+SHIFT~15}

Shift value for USART\+\_\+\+RXENAT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae817eb6af11839c780feec22d71ca7db}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDATAX\_TXBREAK\_DEFAULT@{\_UART\_TXDATAX\_TXBREAK\_DEFAULT}}
\index{\_UART\_TXDATAX\_TXBREAK\_DEFAULT@{\_UART\_TXDATAX\_TXBREAK\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDATAX\_TXBREAK\_DEFAULT}{\_UART\_TXDATAX\_TXBREAK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae817eb6af11839c780feec22d71ca7db} 
\#define \+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXBREAK\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+TXDATAX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5706bf22a1654dd3ff7ea3c5770d9169}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDATAX\_TXBREAK\_MASK@{\_UART\_TXDATAX\_TXBREAK\_MASK}}
\index{\_UART\_TXDATAX\_TXBREAK\_MASK@{\_UART\_TXDATAX\_TXBREAK\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDATAX\_TXBREAK\_MASK}{\_UART\_TXDATAX\_TXBREAK\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5706bf22a1654dd3ff7ea3c5770d9169} 
\#define \+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXBREAK\+\_\+\+MASK~0x2000\+UL}

Bit mask for USART\+\_\+\+TXBREAK \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac3a405ed83e732dba5bb9c488a66140e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDATAX\_TXBREAK\_SHIFT@{\_UART\_TXDATAX\_TXBREAK\_SHIFT}}
\index{\_UART\_TXDATAX\_TXBREAK\_SHIFT@{\_UART\_TXDATAX\_TXBREAK\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDATAX\_TXBREAK\_SHIFT}{\_UART\_TXDATAX\_TXBREAK\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac3a405ed83e732dba5bb9c488a66140e} 
\#define \+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXBREAK\+\_\+\+SHIFT~13}

Shift value for USART\+\_\+\+TXBREAK \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga50112027f227dec6353c8d8e703eacb3}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDATAX\_TXDATAX\_DEFAULT@{\_UART\_TXDATAX\_TXDATAX\_DEFAULT}}
\index{\_UART\_TXDATAX\_TXDATAX\_DEFAULT@{\_UART\_TXDATAX\_TXDATAX\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDATAX\_TXDATAX\_DEFAULT}{\_UART\_TXDATAX\_TXDATAX\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga50112027f227dec6353c8d8e703eacb3} 
\#define \+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXDATAX\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+TXDATAX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2733a6e079b0b2fecbcfc938b6b52846}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDATAX\_TXDATAX\_MASK@{\_UART\_TXDATAX\_TXDATAX\_MASK}}
\index{\_UART\_TXDATAX\_TXDATAX\_MASK@{\_UART\_TXDATAX\_TXDATAX\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDATAX\_TXDATAX\_MASK}{\_UART\_TXDATAX\_TXDATAX\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2733a6e079b0b2fecbcfc938b6b52846} 
\#define \+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXDATAX\+\_\+\+MASK~0x1\+FFUL}

Bit mask for USART\+\_\+\+TXDATAX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga361cb7f2368cbf242a1e19c298ab71d5}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDATAX\_TXDATAX\_SHIFT@{\_UART\_TXDATAX\_TXDATAX\_SHIFT}}
\index{\_UART\_TXDATAX\_TXDATAX\_SHIFT@{\_UART\_TXDATAX\_TXDATAX\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDATAX\_TXDATAX\_SHIFT}{\_UART\_TXDATAX\_TXDATAX\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga361cb7f2368cbf242a1e19c298ab71d5} 
\#define \+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXDATAX\+\_\+\+SHIFT~0}

Shift value for USART\+\_\+\+TXDATAX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa728dad15060085f350f23645e37d91f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDATAX\_TXDISAT\_DEFAULT@{\_UART\_TXDATAX\_TXDISAT\_DEFAULT}}
\index{\_UART\_TXDATAX\_TXDISAT\_DEFAULT@{\_UART\_TXDATAX\_TXDISAT\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDATAX\_TXDISAT\_DEFAULT}{\_UART\_TXDATAX\_TXDISAT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa728dad15060085f350f23645e37d91f} 
\#define \+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXDISAT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+TXDATAX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabfc60e881451cdeae6b61fd5334f367c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDATAX\_TXDISAT\_MASK@{\_UART\_TXDATAX\_TXDISAT\_MASK}}
\index{\_UART\_TXDATAX\_TXDISAT\_MASK@{\_UART\_TXDATAX\_TXDISAT\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDATAX\_TXDISAT\_MASK}{\_UART\_TXDATAX\_TXDISAT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabfc60e881451cdeae6b61fd5334f367c} 
\#define \+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXDISAT\+\_\+\+MASK~0x4000\+UL}

Bit mask for USART\+\_\+\+TXDISAT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga494499999617fd07f166ddf3bdd745ed}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDATAX\_TXDISAT\_SHIFT@{\_UART\_TXDATAX\_TXDISAT\_SHIFT}}
\index{\_UART\_TXDATAX\_TXDISAT\_SHIFT@{\_UART\_TXDATAX\_TXDISAT\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDATAX\_TXDISAT\_SHIFT}{\_UART\_TXDATAX\_TXDISAT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga494499999617fd07f166ddf3bdd745ed} 
\#define \+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXDISAT\+\_\+\+SHIFT~14}

Shift value for USART\+\_\+\+TXDISAT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf095d071b0fda103c8f3c1e00628a16e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDATAX\_TXTRIAT\_DEFAULT@{\_UART\_TXDATAX\_TXTRIAT\_DEFAULT}}
\index{\_UART\_TXDATAX\_TXTRIAT\_DEFAULT@{\_UART\_TXDATAX\_TXTRIAT\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDATAX\_TXTRIAT\_DEFAULT}{\_UART\_TXDATAX\_TXTRIAT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf095d071b0fda103c8f3c1e00628a16e} 
\#define \+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXTRIAT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+TXDATAX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga72bbaf4a4d7f94930aa133a238c68cd0}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDATAX\_TXTRIAT\_MASK@{\_UART\_TXDATAX\_TXTRIAT\_MASK}}
\index{\_UART\_TXDATAX\_TXTRIAT\_MASK@{\_UART\_TXDATAX\_TXTRIAT\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDATAX\_TXTRIAT\_MASK}{\_UART\_TXDATAX\_TXTRIAT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga72bbaf4a4d7f94930aa133a238c68cd0} 
\#define \+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXTRIAT\+\_\+\+MASK~0x1000\+UL}

Bit mask for USART\+\_\+\+TXTRIAT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga379c885667f85abba20ff0d1c8a7eb08}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDATAX\_TXTRIAT\_SHIFT@{\_UART\_TXDATAX\_TXTRIAT\_SHIFT}}
\index{\_UART\_TXDATAX\_TXTRIAT\_SHIFT@{\_UART\_TXDATAX\_TXTRIAT\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDATAX\_TXTRIAT\_SHIFT}{\_UART\_TXDATAX\_TXTRIAT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga379c885667f85abba20ff0d1c8a7eb08} 
\#define \+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXTRIAT\+\_\+\+SHIFT~12}

Shift value for USART\+\_\+\+TXTRIAT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6b75a1aa36156d6693b4839ba9813951}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDATAX\_UBRXAT\_DEFAULT@{\_UART\_TXDATAX\_UBRXAT\_DEFAULT}}
\index{\_UART\_TXDATAX\_UBRXAT\_DEFAULT@{\_UART\_TXDATAX\_UBRXAT\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDATAX\_UBRXAT\_DEFAULT}{\_UART\_TXDATAX\_UBRXAT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6b75a1aa36156d6693b4839ba9813951} 
\#define \+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+UBRXAT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+TXDATAX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacb52757e9a275e384f84506d9fdfe87d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDATAX\_UBRXAT\_MASK@{\_UART\_TXDATAX\_UBRXAT\_MASK}}
\index{\_UART\_TXDATAX\_UBRXAT\_MASK@{\_UART\_TXDATAX\_UBRXAT\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDATAX\_UBRXAT\_MASK}{\_UART\_TXDATAX\_UBRXAT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacb52757e9a275e384f84506d9fdfe87d} 
\#define \+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+UBRXAT\+\_\+\+MASK~0x800\+UL}

Bit mask for USART\+\_\+\+UBRXAT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6407d84c6cd35531e17d0b95c5bf1770}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDATAX\_UBRXAT\_SHIFT@{\_UART\_TXDATAX\_UBRXAT\_SHIFT}}
\index{\_UART\_TXDATAX\_UBRXAT\_SHIFT@{\_UART\_TXDATAX\_UBRXAT\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDATAX\_UBRXAT\_SHIFT}{\_UART\_TXDATAX\_UBRXAT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6407d84c6cd35531e17d0b95c5bf1770} 
\#define \+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+UBRXAT\+\_\+\+SHIFT~11}

Shift value for USART\+\_\+\+UBRXAT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga48ecac8b4ca4c4f5487abebe8cf4ad67}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLE\_MASK@{\_UART\_TXDOUBLE\_MASK}}
\index{\_UART\_TXDOUBLE\_MASK@{\_UART\_TXDOUBLE\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLE\_MASK}{\_UART\_TXDOUBLE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga48ecac8b4ca4c4f5487abebe8cf4ad67} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLE\+\_\+\+MASK~0x0000\+FFFFUL}

Mask for UART\+\_\+\+TXDOUBLE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6acad8a4cb085e02aebdc9b5bc3a94d5}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLE\_RESETVALUE@{\_UART\_TXDOUBLE\_RESETVALUE}}
\index{\_UART\_TXDOUBLE\_RESETVALUE@{\_UART\_TXDOUBLE\_RESETVALUE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLE\_RESETVALUE}{\_UART\_TXDOUBLE\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6acad8a4cb085e02aebdc9b5bc3a94d5} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLE\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for UART\+\_\+\+TXDOUBLE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga71ef2b82145f79606d0284b55a8e00b4}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLE\_TXDATA0\_DEFAULT@{\_UART\_TXDOUBLE\_TXDATA0\_DEFAULT}}
\index{\_UART\_TXDOUBLE\_TXDATA0\_DEFAULT@{\_UART\_TXDOUBLE\_TXDATA0\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLE\_TXDATA0\_DEFAULT}{\_UART\_TXDOUBLE\_TXDATA0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga71ef2b82145f79606d0284b55a8e00b4} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLE\+\_\+\+TXDATA0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+TXDOUBLE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9d8f6f2a6efdbbdd35b508a7b100575d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLE\_TXDATA0\_MASK@{\_UART\_TXDOUBLE\_TXDATA0\_MASK}}
\index{\_UART\_TXDOUBLE\_TXDATA0\_MASK@{\_UART\_TXDOUBLE\_TXDATA0\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLE\_TXDATA0\_MASK}{\_UART\_TXDOUBLE\_TXDATA0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9d8f6f2a6efdbbdd35b508a7b100575d} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLE\+\_\+\+TXDATA0\+\_\+\+MASK~0x\+FFUL}

Bit mask for USART\+\_\+\+TXDATA0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaff9551be1c2b2289b9b0cc85199cb847}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLE\_TXDATA0\_SHIFT@{\_UART\_TXDOUBLE\_TXDATA0\_SHIFT}}
\index{\_UART\_TXDOUBLE\_TXDATA0\_SHIFT@{\_UART\_TXDOUBLE\_TXDATA0\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLE\_TXDATA0\_SHIFT}{\_UART\_TXDOUBLE\_TXDATA0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaff9551be1c2b2289b9b0cc85199cb847} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLE\+\_\+\+TXDATA0\+\_\+\+SHIFT~0}

Shift value for USART\+\_\+\+TXDATA0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5e1cf114bd216dbe07cce3bc4b6eca49}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLE\_TXDATA1\_DEFAULT@{\_UART\_TXDOUBLE\_TXDATA1\_DEFAULT}}
\index{\_UART\_TXDOUBLE\_TXDATA1\_DEFAULT@{\_UART\_TXDOUBLE\_TXDATA1\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLE\_TXDATA1\_DEFAULT}{\_UART\_TXDOUBLE\_TXDATA1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5e1cf114bd216dbe07cce3bc4b6eca49} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLE\+\_\+\+TXDATA1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+TXDOUBLE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaee973b336fb127f16125d2062b662486}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLE\_TXDATA1\_MASK@{\_UART\_TXDOUBLE\_TXDATA1\_MASK}}
\index{\_UART\_TXDOUBLE\_TXDATA1\_MASK@{\_UART\_TXDOUBLE\_TXDATA1\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLE\_TXDATA1\_MASK}{\_UART\_TXDOUBLE\_TXDATA1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaee973b336fb127f16125d2062b662486} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLE\+\_\+\+TXDATA1\+\_\+\+MASK~0x\+FF00\+UL}

Bit mask for USART\+\_\+\+TXDATA1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac5a3d4c3090038203ad0f525eea2558e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLE\_TXDATA1\_SHIFT@{\_UART\_TXDOUBLE\_TXDATA1\_SHIFT}}
\index{\_UART\_TXDOUBLE\_TXDATA1\_SHIFT@{\_UART\_TXDOUBLE\_TXDATA1\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLE\_TXDATA1\_SHIFT}{\_UART\_TXDOUBLE\_TXDATA1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac5a3d4c3090038203ad0f525eea2558e} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLE\+\_\+\+TXDATA1\+\_\+\+SHIFT~8}

Shift value for USART\+\_\+\+TXDATA1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad137710a35dddb413507f4400584e490}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_MASK@{\_UART\_TXDOUBLEX\_MASK}}
\index{\_UART\_TXDOUBLEX\_MASK@{\_UART\_TXDOUBLEX\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_MASK}{\_UART\_TXDOUBLEX\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad137710a35dddb413507f4400584e490} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+MASK~0x\+F9\+FFF9\+FFUL}

Mask for UART\+\_\+\+TXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga36f9eee0c3f3d945cba80bba2418f1a4}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_RESETVALUE@{\_UART\_TXDOUBLEX\_RESETVALUE}}
\index{\_UART\_TXDOUBLEX\_RESETVALUE@{\_UART\_TXDOUBLEX\_RESETVALUE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_RESETVALUE}{\_UART\_TXDOUBLEX\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga36f9eee0c3f3d945cba80bba2418f1a4} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for UART\+\_\+\+TXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae25560aab1f7a8a0c7d301d9252aec7c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_RXENAT0\_DEFAULT@{\_UART\_TXDOUBLEX\_RXENAT0\_DEFAULT}}
\index{\_UART\_TXDOUBLEX\_RXENAT0\_DEFAULT@{\_UART\_TXDOUBLEX\_RXENAT0\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_RXENAT0\_DEFAULT}{\_UART\_TXDOUBLEX\_RXENAT0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae25560aab1f7a8a0c7d301d9252aec7c} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+RXENAT0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+TXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae1d9b6fac09fbcf871f5e1894f133375}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_RXENAT0\_MASK@{\_UART\_TXDOUBLEX\_RXENAT0\_MASK}}
\index{\_UART\_TXDOUBLEX\_RXENAT0\_MASK@{\_UART\_TXDOUBLEX\_RXENAT0\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_RXENAT0\_MASK}{\_UART\_TXDOUBLEX\_RXENAT0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae1d9b6fac09fbcf871f5e1894f133375} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+RXENAT0\+\_\+\+MASK~0x8000\+UL}

Bit mask for USART\+\_\+\+RXENAT0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad2da61c35ec9914f0a49a1590f4f80db}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_RXENAT0\_SHIFT@{\_UART\_TXDOUBLEX\_RXENAT0\_SHIFT}}
\index{\_UART\_TXDOUBLEX\_RXENAT0\_SHIFT@{\_UART\_TXDOUBLEX\_RXENAT0\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_RXENAT0\_SHIFT}{\_UART\_TXDOUBLEX\_RXENAT0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad2da61c35ec9914f0a49a1590f4f80db} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+RXENAT0\+\_\+\+SHIFT~15}

Shift value for USART\+\_\+\+RXENAT0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga86f005450e7acf7ce1ccc1a023541c47}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_RXENAT1\_DEFAULT@{\_UART\_TXDOUBLEX\_RXENAT1\_DEFAULT}}
\index{\_UART\_TXDOUBLEX\_RXENAT1\_DEFAULT@{\_UART\_TXDOUBLEX\_RXENAT1\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_RXENAT1\_DEFAULT}{\_UART\_TXDOUBLEX\_RXENAT1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga86f005450e7acf7ce1ccc1a023541c47} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+RXENAT1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+TXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0e100c00f4cc0e7c51f922d0ab61ae44}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_RXENAT1\_MASK@{\_UART\_TXDOUBLEX\_RXENAT1\_MASK}}
\index{\_UART\_TXDOUBLEX\_RXENAT1\_MASK@{\_UART\_TXDOUBLEX\_RXENAT1\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_RXENAT1\_MASK}{\_UART\_TXDOUBLEX\_RXENAT1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0e100c00f4cc0e7c51f922d0ab61ae44} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+RXENAT1\+\_\+\+MASK~0x80000000\+UL}

Bit mask for USART\+\_\+\+RXENAT1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac45c13943ac70e22b5223b3481b0b10e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_RXENAT1\_SHIFT@{\_UART\_TXDOUBLEX\_RXENAT1\_SHIFT}}
\index{\_UART\_TXDOUBLEX\_RXENAT1\_SHIFT@{\_UART\_TXDOUBLEX\_RXENAT1\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_RXENAT1\_SHIFT}{\_UART\_TXDOUBLEX\_RXENAT1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac45c13943ac70e22b5223b3481b0b10e} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+RXENAT1\+\_\+\+SHIFT~31}

Shift value for USART\+\_\+\+RXENAT1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga75539b5ee674ceab8ad3c707bf3b6cd8}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_TXBREAK0\_DEFAULT@{\_UART\_TXDOUBLEX\_TXBREAK0\_DEFAULT}}
\index{\_UART\_TXDOUBLEX\_TXBREAK0\_DEFAULT@{\_UART\_TXDOUBLEX\_TXBREAK0\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_TXBREAK0\_DEFAULT}{\_UART\_TXDOUBLEX\_TXBREAK0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga75539b5ee674ceab8ad3c707bf3b6cd8} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXBREAK0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+TXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9eac50cf2d44ec95b34dec3327ef7bda}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_TXBREAK0\_MASK@{\_UART\_TXDOUBLEX\_TXBREAK0\_MASK}}
\index{\_UART\_TXDOUBLEX\_TXBREAK0\_MASK@{\_UART\_TXDOUBLEX\_TXBREAK0\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_TXBREAK0\_MASK}{\_UART\_TXDOUBLEX\_TXBREAK0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9eac50cf2d44ec95b34dec3327ef7bda} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXBREAK0\+\_\+\+MASK~0x2000\+UL}

Bit mask for USART\+\_\+\+TXBREAK0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga88203a46bdb8189c1bfd02a2b3c14092}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_TXBREAK0\_SHIFT@{\_UART\_TXDOUBLEX\_TXBREAK0\_SHIFT}}
\index{\_UART\_TXDOUBLEX\_TXBREAK0\_SHIFT@{\_UART\_TXDOUBLEX\_TXBREAK0\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_TXBREAK0\_SHIFT}{\_UART\_TXDOUBLEX\_TXBREAK0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga88203a46bdb8189c1bfd02a2b3c14092} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXBREAK0\+\_\+\+SHIFT~13}

Shift value for USART\+\_\+\+TXBREAK0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7745357cb3b4a3b3ff15363c2007b847}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_TXBREAK1\_DEFAULT@{\_UART\_TXDOUBLEX\_TXBREAK1\_DEFAULT}}
\index{\_UART\_TXDOUBLEX\_TXBREAK1\_DEFAULT@{\_UART\_TXDOUBLEX\_TXBREAK1\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_TXBREAK1\_DEFAULT}{\_UART\_TXDOUBLEX\_TXBREAK1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7745357cb3b4a3b3ff15363c2007b847} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXBREAK1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+TXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa79389e3e192dac6fbd4b9c412d2f499}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_TXBREAK1\_MASK@{\_UART\_TXDOUBLEX\_TXBREAK1\_MASK}}
\index{\_UART\_TXDOUBLEX\_TXBREAK1\_MASK@{\_UART\_TXDOUBLEX\_TXBREAK1\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_TXBREAK1\_MASK}{\_UART\_TXDOUBLEX\_TXBREAK1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa79389e3e192dac6fbd4b9c412d2f499} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXBREAK1\+\_\+\+MASK~0x20000000\+UL}

Bit mask for USART\+\_\+\+TXBREAK1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadabdd5549d2b7ea8c3c15dce768eed03}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_TXBREAK1\_SHIFT@{\_UART\_TXDOUBLEX\_TXBREAK1\_SHIFT}}
\index{\_UART\_TXDOUBLEX\_TXBREAK1\_SHIFT@{\_UART\_TXDOUBLEX\_TXBREAK1\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_TXBREAK1\_SHIFT}{\_UART\_TXDOUBLEX\_TXBREAK1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadabdd5549d2b7ea8c3c15dce768eed03} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXBREAK1\+\_\+\+SHIFT~29}

Shift value for USART\+\_\+\+TXBREAK1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga45b2e07052030e6e44c253468249ed76}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_TXDATA0\_DEFAULT@{\_UART\_TXDOUBLEX\_TXDATA0\_DEFAULT}}
\index{\_UART\_TXDOUBLEX\_TXDATA0\_DEFAULT@{\_UART\_TXDOUBLEX\_TXDATA0\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_TXDATA0\_DEFAULT}{\_UART\_TXDOUBLEX\_TXDATA0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga45b2e07052030e6e44c253468249ed76} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDATA0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+TXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad8e5404867074e8cd508b35fc0a9cdb3}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_TXDATA0\_MASK@{\_UART\_TXDOUBLEX\_TXDATA0\_MASK}}
\index{\_UART\_TXDOUBLEX\_TXDATA0\_MASK@{\_UART\_TXDOUBLEX\_TXDATA0\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_TXDATA0\_MASK}{\_UART\_TXDOUBLEX\_TXDATA0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad8e5404867074e8cd508b35fc0a9cdb3} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDATA0\+\_\+\+MASK~0x1\+FFUL}

Bit mask for USART\+\_\+\+TXDATA0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga781e42ce271231900b9ac9e363562d3f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_TXDATA0\_SHIFT@{\_UART\_TXDOUBLEX\_TXDATA0\_SHIFT}}
\index{\_UART\_TXDOUBLEX\_TXDATA0\_SHIFT@{\_UART\_TXDOUBLEX\_TXDATA0\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_TXDATA0\_SHIFT}{\_UART\_TXDOUBLEX\_TXDATA0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga781e42ce271231900b9ac9e363562d3f} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDATA0\+\_\+\+SHIFT~0}

Shift value for USART\+\_\+\+TXDATA0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaae2e9db68f3e6ca18633de98cf86cecd}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_TXDATA1\_DEFAULT@{\_UART\_TXDOUBLEX\_TXDATA1\_DEFAULT}}
\index{\_UART\_TXDOUBLEX\_TXDATA1\_DEFAULT@{\_UART\_TXDOUBLEX\_TXDATA1\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_TXDATA1\_DEFAULT}{\_UART\_TXDOUBLEX\_TXDATA1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaae2e9db68f3e6ca18633de98cf86cecd} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDATA1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+TXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0f31ea3d53045e9f86a7e6478ab5b865}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_TXDATA1\_MASK@{\_UART\_TXDOUBLEX\_TXDATA1\_MASK}}
\index{\_UART\_TXDOUBLEX\_TXDATA1\_MASK@{\_UART\_TXDOUBLEX\_TXDATA1\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_TXDATA1\_MASK}{\_UART\_TXDOUBLEX\_TXDATA1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0f31ea3d53045e9f86a7e6478ab5b865} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDATA1\+\_\+\+MASK~0x1\+FF0000\+UL}

Bit mask for USART\+\_\+\+TXDATA1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa6afdf2ecaa58efae4b7e9a5572563f9}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_TXDATA1\_SHIFT@{\_UART\_TXDOUBLEX\_TXDATA1\_SHIFT}}
\index{\_UART\_TXDOUBLEX\_TXDATA1\_SHIFT@{\_UART\_TXDOUBLEX\_TXDATA1\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_TXDATA1\_SHIFT}{\_UART\_TXDOUBLEX\_TXDATA1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa6afdf2ecaa58efae4b7e9a5572563f9} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDATA1\+\_\+\+SHIFT~16}

Shift value for USART\+\_\+\+TXDATA1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7f53932103ef8a7a34bec57568f27476}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_TXDISAT0\_DEFAULT@{\_UART\_TXDOUBLEX\_TXDISAT0\_DEFAULT}}
\index{\_UART\_TXDOUBLEX\_TXDISAT0\_DEFAULT@{\_UART\_TXDOUBLEX\_TXDISAT0\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_TXDISAT0\_DEFAULT}{\_UART\_TXDOUBLEX\_TXDISAT0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7f53932103ef8a7a34bec57568f27476} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDISAT0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+TXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8a15a51b17942521d8db9e269baf7588}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_TXDISAT0\_MASK@{\_UART\_TXDOUBLEX\_TXDISAT0\_MASK}}
\index{\_UART\_TXDOUBLEX\_TXDISAT0\_MASK@{\_UART\_TXDOUBLEX\_TXDISAT0\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_TXDISAT0\_MASK}{\_UART\_TXDOUBLEX\_TXDISAT0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8a15a51b17942521d8db9e269baf7588} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDISAT0\+\_\+\+MASK~0x4000\+UL}

Bit mask for USART\+\_\+\+TXDISAT0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga13199d8a10735077f4450013aa9ad213}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_TXDISAT0\_SHIFT@{\_UART\_TXDOUBLEX\_TXDISAT0\_SHIFT}}
\index{\_UART\_TXDOUBLEX\_TXDISAT0\_SHIFT@{\_UART\_TXDOUBLEX\_TXDISAT0\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_TXDISAT0\_SHIFT}{\_UART\_TXDOUBLEX\_TXDISAT0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga13199d8a10735077f4450013aa9ad213} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDISAT0\+\_\+\+SHIFT~14}

Shift value for USART\+\_\+\+TXDISAT0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab1506ab35627cd27d85d20ce435d44e3}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_TXDISAT1\_DEFAULT@{\_UART\_TXDOUBLEX\_TXDISAT1\_DEFAULT}}
\index{\_UART\_TXDOUBLEX\_TXDISAT1\_DEFAULT@{\_UART\_TXDOUBLEX\_TXDISAT1\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_TXDISAT1\_DEFAULT}{\_UART\_TXDOUBLEX\_TXDISAT1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab1506ab35627cd27d85d20ce435d44e3} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDISAT1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+TXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1f0af6521a0bbe416522819f44341a25}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_TXDISAT1\_MASK@{\_UART\_TXDOUBLEX\_TXDISAT1\_MASK}}
\index{\_UART\_TXDOUBLEX\_TXDISAT1\_MASK@{\_UART\_TXDOUBLEX\_TXDISAT1\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_TXDISAT1\_MASK}{\_UART\_TXDOUBLEX\_TXDISAT1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1f0af6521a0bbe416522819f44341a25} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDISAT1\+\_\+\+MASK~0x40000000\+UL}

Bit mask for USART\+\_\+\+TXDISAT1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9d08f19adb1dc7d33f4f767f4ceea28c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_TXDISAT1\_SHIFT@{\_UART\_TXDOUBLEX\_TXDISAT1\_SHIFT}}
\index{\_UART\_TXDOUBLEX\_TXDISAT1\_SHIFT@{\_UART\_TXDOUBLEX\_TXDISAT1\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_TXDISAT1\_SHIFT}{\_UART\_TXDOUBLEX\_TXDISAT1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9d08f19adb1dc7d33f4f767f4ceea28c} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDISAT1\+\_\+\+SHIFT~30}

Shift value for USART\+\_\+\+TXDISAT1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga044c3c9897fea70f2bb12a150169ef42}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_TXTRIAT0\_DEFAULT@{\_UART\_TXDOUBLEX\_TXTRIAT0\_DEFAULT}}
\index{\_UART\_TXDOUBLEX\_TXTRIAT0\_DEFAULT@{\_UART\_TXDOUBLEX\_TXTRIAT0\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_TXTRIAT0\_DEFAULT}{\_UART\_TXDOUBLEX\_TXTRIAT0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga044c3c9897fea70f2bb12a150169ef42} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXTRIAT0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+TXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3b6714321ac24c0e296a1a4bdb35d8f2}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_TXTRIAT0\_MASK@{\_UART\_TXDOUBLEX\_TXTRIAT0\_MASK}}
\index{\_UART\_TXDOUBLEX\_TXTRIAT0\_MASK@{\_UART\_TXDOUBLEX\_TXTRIAT0\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_TXTRIAT0\_MASK}{\_UART\_TXDOUBLEX\_TXTRIAT0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3b6714321ac24c0e296a1a4bdb35d8f2} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXTRIAT0\+\_\+\+MASK~0x1000\+UL}

Bit mask for USART\+\_\+\+TXTRIAT0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8ff38c097bb5a19a0964307eca3166af}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_TXTRIAT0\_SHIFT@{\_UART\_TXDOUBLEX\_TXTRIAT0\_SHIFT}}
\index{\_UART\_TXDOUBLEX\_TXTRIAT0\_SHIFT@{\_UART\_TXDOUBLEX\_TXTRIAT0\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_TXTRIAT0\_SHIFT}{\_UART\_TXDOUBLEX\_TXTRIAT0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8ff38c097bb5a19a0964307eca3166af} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXTRIAT0\+\_\+\+SHIFT~12}

Shift value for USART\+\_\+\+TXTRIAT0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa58bf7d20bef439f3911061978a10b2d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_TXTRIAT1\_DEFAULT@{\_UART\_TXDOUBLEX\_TXTRIAT1\_DEFAULT}}
\index{\_UART\_TXDOUBLEX\_TXTRIAT1\_DEFAULT@{\_UART\_TXDOUBLEX\_TXTRIAT1\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_TXTRIAT1\_DEFAULT}{\_UART\_TXDOUBLEX\_TXTRIAT1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa58bf7d20bef439f3911061978a10b2d} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXTRIAT1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+TXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga89107467c8d81253d851766310bd069e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_TXTRIAT1\_MASK@{\_UART\_TXDOUBLEX\_TXTRIAT1\_MASK}}
\index{\_UART\_TXDOUBLEX\_TXTRIAT1\_MASK@{\_UART\_TXDOUBLEX\_TXTRIAT1\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_TXTRIAT1\_MASK}{\_UART\_TXDOUBLEX\_TXTRIAT1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga89107467c8d81253d851766310bd069e} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXTRIAT1\+\_\+\+MASK~0x10000000\+UL}

Bit mask for USART\+\_\+\+TXTRIAT1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac7ca6a30062f1c3c6559f46ed5ed13c6}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_TXTRIAT1\_SHIFT@{\_UART\_TXDOUBLEX\_TXTRIAT1\_SHIFT}}
\index{\_UART\_TXDOUBLEX\_TXTRIAT1\_SHIFT@{\_UART\_TXDOUBLEX\_TXTRIAT1\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_TXTRIAT1\_SHIFT}{\_UART\_TXDOUBLEX\_TXTRIAT1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac7ca6a30062f1c3c6559f46ed5ed13c6} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXTRIAT1\+\_\+\+SHIFT~28}

Shift value for USART\+\_\+\+TXTRIAT1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga18230c9b4c19ea2dbc9607022741488a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_UBRXAT0\_DEFAULT@{\_UART\_TXDOUBLEX\_UBRXAT0\_DEFAULT}}
\index{\_UART\_TXDOUBLEX\_UBRXAT0\_DEFAULT@{\_UART\_TXDOUBLEX\_UBRXAT0\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_UBRXAT0\_DEFAULT}{\_UART\_TXDOUBLEX\_UBRXAT0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga18230c9b4c19ea2dbc9607022741488a} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+UBRXAT0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+TXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab22277cc58bca26c0aad408ded5bed54}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_UBRXAT0\_MASK@{\_UART\_TXDOUBLEX\_UBRXAT0\_MASK}}
\index{\_UART\_TXDOUBLEX\_UBRXAT0\_MASK@{\_UART\_TXDOUBLEX\_UBRXAT0\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_UBRXAT0\_MASK}{\_UART\_TXDOUBLEX\_UBRXAT0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab22277cc58bca26c0aad408ded5bed54} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+UBRXAT0\+\_\+\+MASK~0x800\+UL}

Bit mask for USART\+\_\+\+UBRXAT0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac2f22cb7ff908e3f94a856d1f42efebf}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_UBRXAT0\_SHIFT@{\_UART\_TXDOUBLEX\_UBRXAT0\_SHIFT}}
\index{\_UART\_TXDOUBLEX\_UBRXAT0\_SHIFT@{\_UART\_TXDOUBLEX\_UBRXAT0\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_UBRXAT0\_SHIFT}{\_UART\_TXDOUBLEX\_UBRXAT0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac2f22cb7ff908e3f94a856d1f42efebf} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+UBRXAT0\+\_\+\+SHIFT~11}

Shift value for USART\+\_\+\+UBRXAT0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafe7d913aad152d77fd192e8496c51e2f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_UBRXAT1\_DEFAULT@{\_UART\_TXDOUBLEX\_UBRXAT1\_DEFAULT}}
\index{\_UART\_TXDOUBLEX\_UBRXAT1\_DEFAULT@{\_UART\_TXDOUBLEX\_UBRXAT1\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_UBRXAT1\_DEFAULT}{\_UART\_TXDOUBLEX\_UBRXAT1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafe7d913aad152d77fd192e8496c51e2f} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+UBRXAT1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for UART\+\_\+\+TXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab9783f9037bb1153d66ed3667eea87c5}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_UBRXAT1\_MASK@{\_UART\_TXDOUBLEX\_UBRXAT1\_MASK}}
\index{\_UART\_TXDOUBLEX\_UBRXAT1\_MASK@{\_UART\_TXDOUBLEX\_UBRXAT1\_MASK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_UBRXAT1\_MASK}{\_UART\_TXDOUBLEX\_UBRXAT1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab9783f9037bb1153d66ed3667eea87c5} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+UBRXAT1\+\_\+\+MASK~0x8000000\+UL}

Bit mask for USART\+\_\+\+UBRXAT1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga217dc49feec64feeab60a75b4d197379}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!\_UART\_TXDOUBLEX\_UBRXAT1\_SHIFT@{\_UART\_TXDOUBLEX\_UBRXAT1\_SHIFT}}
\index{\_UART\_TXDOUBLEX\_UBRXAT1\_SHIFT@{\_UART\_TXDOUBLEX\_UBRXAT1\_SHIFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_UART\_TXDOUBLEX\_UBRXAT1\_SHIFT}{\_UART\_TXDOUBLEX\_UBRXAT1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga217dc49feec64feeab60a75b4d197379} 
\#define \+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+UBRXAT1\+\_\+\+SHIFT~27}

Shift value for USART\+\_\+\+UBRXAT1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabf752ba3b5ad81c90b796bed6136f2ab}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CLKDIV\_DIV\_DEFAULT@{UART\_CLKDIV\_DIV\_DEFAULT}}
\index{UART\_CLKDIV\_DIV\_DEFAULT@{UART\_CLKDIV\_DIV\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CLKDIV\_DIV\_DEFAULT}{UART\_CLKDIV\_DIV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabf752ba3b5ad81c90b796bed6136f2ab} 
\#define UART\+\_\+\+CLKDIV\+\_\+\+DIV\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad7a6bbffc81e0b620c2e3beeea19e081}{\+\_\+\+UART\+\_\+\+CLKDIV\+\_\+\+DIV\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for UART\+\_\+\+CLKDIV \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga087a9f381d2a298ecec16ace9c1d41c7}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CMD\_CLEARRX@{UART\_CMD\_CLEARRX}}
\index{UART\_CMD\_CLEARRX@{UART\_CMD\_CLEARRX}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CMD\_CLEARRX}{UART\_CMD\_CLEARRX}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga087a9f381d2a298ecec16ace9c1d41c7} 
\#define UART\+\_\+\+CMD\+\_\+\+CLEARRX~(0x1\+UL $<$$<$ 11)}

Clear RX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9c342d0d1b2a9d894ca48629e2844194}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CMD\_CLEARRX\_DEFAULT@{UART\_CMD\_CLEARRX\_DEFAULT}}
\index{UART\_CMD\_CLEARRX\_DEFAULT@{UART\_CMD\_CLEARRX\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CMD\_CLEARRX\_DEFAULT}{UART\_CMD\_CLEARRX\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9c342d0d1b2a9d894ca48629e2844194} 
\#define UART\+\_\+\+CMD\+\_\+\+CLEARRX\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9b47f31d63b9ed326eca7bbe68d749dd}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+CLEARRX\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for UART\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4e93cd0d90a878f711ba023c725e5b5f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CMD\_CLEARTX@{UART\_CMD\_CLEARTX}}
\index{UART\_CMD\_CLEARTX@{UART\_CMD\_CLEARTX}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CMD\_CLEARTX}{UART\_CMD\_CLEARTX}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4e93cd0d90a878f711ba023c725e5b5f} 
\#define UART\+\_\+\+CMD\+\_\+\+CLEARTX~(0x1\+UL $<$$<$ 10)}

Clear TX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7c6447781250fb6ca07e983b4f84d264}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CMD\_CLEARTX\_DEFAULT@{UART\_CMD\_CLEARTX\_DEFAULT}}
\index{UART\_CMD\_CLEARTX\_DEFAULT@{UART\_CMD\_CLEARTX\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CMD\_CLEARTX\_DEFAULT}{UART\_CMD\_CLEARTX\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7c6447781250fb6ca07e983b4f84d264} 
\#define UART\+\_\+\+CMD\+\_\+\+CLEARTX\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga263456414bc0b39da137eae6856c4c9f}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+CLEARTX\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for UART\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac16ff954523864ed66965657f65d9ccb}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CMD\_MASTERDIS@{UART\_CMD\_MASTERDIS}}
\index{UART\_CMD\_MASTERDIS@{UART\_CMD\_MASTERDIS}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CMD\_MASTERDIS}{UART\_CMD\_MASTERDIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac16ff954523864ed66965657f65d9ccb} 
\#define UART\+\_\+\+CMD\+\_\+\+MASTERDIS~(0x1\+UL $<$$<$ 5)}

Master Disable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7a4f8fe4dc393f883e6564288a12ba95}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CMD\_MASTERDIS\_DEFAULT@{UART\_CMD\_MASTERDIS\_DEFAULT}}
\index{UART\_CMD\_MASTERDIS\_DEFAULT@{UART\_CMD\_MASTERDIS\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CMD\_MASTERDIS\_DEFAULT}{UART\_CMD\_MASTERDIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7a4f8fe4dc393f883e6564288a12ba95} 
\#define UART\+\_\+\+CMD\+\_\+\+MASTERDIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8faf227294e3a0ce1f500bdb6a159d29}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+MASTERDIS\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for UART\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga61e7b48c8bba14d98848e55ff7cbee10}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CMD\_MASTEREN@{UART\_CMD\_MASTEREN}}
\index{UART\_CMD\_MASTEREN@{UART\_CMD\_MASTEREN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CMD\_MASTEREN}{UART\_CMD\_MASTEREN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga61e7b48c8bba14d98848e55ff7cbee10} 
\#define UART\+\_\+\+CMD\+\_\+\+MASTEREN~(0x1\+UL $<$$<$ 4)}

Master Enable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5f478ef98e4e0ffab393b488da73c67a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CMD\_MASTEREN\_DEFAULT@{UART\_CMD\_MASTEREN\_DEFAULT}}
\index{UART\_CMD\_MASTEREN\_DEFAULT@{UART\_CMD\_MASTEREN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CMD\_MASTEREN\_DEFAULT}{UART\_CMD\_MASTEREN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5f478ef98e4e0ffab393b488da73c67a} 
\#define UART\+\_\+\+CMD\+\_\+\+MASTEREN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga85bd9cccc313f623fbef180ffec2f30c}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+MASTEREN\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for UART\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga176df01b112c09eaacb8abb30be1c5db}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CMD\_RXBLOCKDIS@{UART\_CMD\_RXBLOCKDIS}}
\index{UART\_CMD\_RXBLOCKDIS@{UART\_CMD\_RXBLOCKDIS}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CMD\_RXBLOCKDIS}{UART\_CMD\_RXBLOCKDIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga176df01b112c09eaacb8abb30be1c5db} 
\#define UART\+\_\+\+CMD\+\_\+\+RXBLOCKDIS~(0x1\+UL $<$$<$ 7)}

Receiver Block Disable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0ce7842b026932278aa890bbb4de45d1}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CMD\_RXBLOCKDIS\_DEFAULT@{UART\_CMD\_RXBLOCKDIS\_DEFAULT}}
\index{UART\_CMD\_RXBLOCKDIS\_DEFAULT@{UART\_CMD\_RXBLOCKDIS\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CMD\_RXBLOCKDIS\_DEFAULT}{UART\_CMD\_RXBLOCKDIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0ce7842b026932278aa890bbb4de45d1} 
\#define UART\+\_\+\+CMD\+\_\+\+RXBLOCKDIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5d18e0a3a6f930dd96d452fec2a40fae}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXBLOCKDIS\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for UART\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9dee41407001a37461d3cf33cdb25a2b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CMD\_RXBLOCKEN@{UART\_CMD\_RXBLOCKEN}}
\index{UART\_CMD\_RXBLOCKEN@{UART\_CMD\_RXBLOCKEN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CMD\_RXBLOCKEN}{UART\_CMD\_RXBLOCKEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9dee41407001a37461d3cf33cdb25a2b} 
\#define UART\+\_\+\+CMD\+\_\+\+RXBLOCKEN~(0x1\+UL $<$$<$ 6)}

Receiver Block Enable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac7578b802928ac10633d5989de1b2802}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CMD\_RXBLOCKEN\_DEFAULT@{UART\_CMD\_RXBLOCKEN\_DEFAULT}}
\index{UART\_CMD\_RXBLOCKEN\_DEFAULT@{UART\_CMD\_RXBLOCKEN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CMD\_RXBLOCKEN\_DEFAULT}{UART\_CMD\_RXBLOCKEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac7578b802928ac10633d5989de1b2802} 
\#define UART\+\_\+\+CMD\+\_\+\+RXBLOCKEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga05dcc39aa4ea6da7c6a0cbabe24b9325}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXBLOCKEN\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for UART\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf34ceb9b51c98190a38776eeaaf53533}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CMD\_RXDIS@{UART\_CMD\_RXDIS}}
\index{UART\_CMD\_RXDIS@{UART\_CMD\_RXDIS}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CMD\_RXDIS}{UART\_CMD\_RXDIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf34ceb9b51c98190a38776eeaaf53533} 
\#define UART\+\_\+\+CMD\+\_\+\+RXDIS~(0x1\+UL $<$$<$ 1)}

Receiver Disable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga559b152b94d9128f6113066bc10c1861}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CMD\_RXDIS\_DEFAULT@{UART\_CMD\_RXDIS\_DEFAULT}}
\index{UART\_CMD\_RXDIS\_DEFAULT@{UART\_CMD\_RXDIS\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CMD\_RXDIS\_DEFAULT}{UART\_CMD\_RXDIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga559b152b94d9128f6113066bc10c1861} 
\#define UART\+\_\+\+CMD\+\_\+\+RXDIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab32d66f31d3e8990bc22a0e5193174fa}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXDIS\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for UART\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1809aec703698ecb2e37192040368110}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CMD\_RXEN@{UART\_CMD\_RXEN}}
\index{UART\_CMD\_RXEN@{UART\_CMD\_RXEN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CMD\_RXEN}{UART\_CMD\_RXEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1809aec703698ecb2e37192040368110} 
\#define UART\+\_\+\+CMD\+\_\+\+RXEN~(0x1\+UL $<$$<$ 0)}

Receiver Enable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga62e0baaefc326d0e652d602d48f87f9c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CMD\_RXEN\_DEFAULT@{UART\_CMD\_RXEN\_DEFAULT}}
\index{UART\_CMD\_RXEN\_DEFAULT@{UART\_CMD\_RXEN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CMD\_RXEN\_DEFAULT}{UART\_CMD\_RXEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga62e0baaefc326d0e652d602d48f87f9c} 
\#define UART\+\_\+\+CMD\+\_\+\+RXEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9747b8997937fe7f574906172cb3e160}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+RXEN\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for UART\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga69dbc962e73dd3eb7005b9884ef6c14f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CMD\_TXDIS@{UART\_CMD\_TXDIS}}
\index{UART\_CMD\_TXDIS@{UART\_CMD\_TXDIS}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CMD\_TXDIS}{UART\_CMD\_TXDIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga69dbc962e73dd3eb7005b9884ef6c14f} 
\#define UART\+\_\+\+CMD\+\_\+\+TXDIS~(0x1\+UL $<$$<$ 3)}

Transmitter Disable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gade535166df5906b7b2b5a0477e12dffa}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CMD\_TXDIS\_DEFAULT@{UART\_CMD\_TXDIS\_DEFAULT}}
\index{UART\_CMD\_TXDIS\_DEFAULT@{UART\_CMD\_TXDIS\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CMD\_TXDIS\_DEFAULT}{UART\_CMD\_TXDIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gade535166df5906b7b2b5a0477e12dffa} 
\#define UART\+\_\+\+CMD\+\_\+\+TXDIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab3c4836ac6b24fa084ad33b576572817}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXDIS\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for UART\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa54833a033525ddcefcb7989f481b0f7}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CMD\_TXEN@{UART\_CMD\_TXEN}}
\index{UART\_CMD\_TXEN@{UART\_CMD\_TXEN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CMD\_TXEN}{UART\_CMD\_TXEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa54833a033525ddcefcb7989f481b0f7} 
\#define UART\+\_\+\+CMD\+\_\+\+TXEN~(0x1\+UL $<$$<$ 2)}

Transmitter Enable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad1ec3f06bb2703ee4b2d8c45e71fa17e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CMD\_TXEN\_DEFAULT@{UART\_CMD\_TXEN\_DEFAULT}}
\index{UART\_CMD\_TXEN\_DEFAULT@{UART\_CMD\_TXEN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CMD\_TXEN\_DEFAULT}{UART\_CMD\_TXEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad1ec3f06bb2703ee4b2d8c45e71fa17e} 
\#define UART\+\_\+\+CMD\+\_\+\+TXEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa50032c412ce9b410682624b1174f34c}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXEN\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for UART\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga212589382d09f45bd0d8024c1b5f47bc}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CMD\_TXTRIDIS@{UART\_CMD\_TXTRIDIS}}
\index{UART\_CMD\_TXTRIDIS@{UART\_CMD\_TXTRIDIS}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CMD\_TXTRIDIS}{UART\_CMD\_TXTRIDIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga212589382d09f45bd0d8024c1b5f47bc} 
\#define UART\+\_\+\+CMD\+\_\+\+TXTRIDIS~(0x1\+UL $<$$<$ 9)}

Transmitter Tristate Disable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab619d62d8d173fddc81ecb00db054660}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CMD\_TXTRIDIS\_DEFAULT@{UART\_CMD\_TXTRIDIS\_DEFAULT}}
\index{UART\_CMD\_TXTRIDIS\_DEFAULT@{UART\_CMD\_TXTRIDIS\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CMD\_TXTRIDIS\_DEFAULT}{UART\_CMD\_TXTRIDIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab619d62d8d173fddc81ecb00db054660} 
\#define UART\+\_\+\+CMD\+\_\+\+TXTRIDIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0dc128c9f830982c847251819eb8b018}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXTRIDIS\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for UART\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac52981b811a78f9e1a826a1afc29197d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CMD\_TXTRIEN@{UART\_CMD\_TXTRIEN}}
\index{UART\_CMD\_TXTRIEN@{UART\_CMD\_TXTRIEN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CMD\_TXTRIEN}{UART\_CMD\_TXTRIEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac52981b811a78f9e1a826a1afc29197d} 
\#define UART\+\_\+\+CMD\+\_\+\+TXTRIEN~(0x1\+UL $<$$<$ 8)}

Transmitter Tristate Enable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad6be8f71bb405bde2916d56bf70ea9e9}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CMD\_TXTRIEN\_DEFAULT@{UART\_CMD\_TXTRIEN\_DEFAULT}}
\index{UART\_CMD\_TXTRIEN\_DEFAULT@{UART\_CMD\_TXTRIEN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CMD\_TXTRIEN\_DEFAULT}{UART\_CMD\_TXTRIEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad6be8f71bb405bde2916d56bf70ea9e9} 
\#define UART\+\_\+\+CMD\+\_\+\+TXTRIEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga60805fd3fef0dee8e9f2fb00c40280fa}{\+\_\+\+UART\+\_\+\+CMD\+\_\+\+TXTRIEN\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for UART\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0d269b467dff33dbd7dac959fae974f7}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_AUTOCS@{UART\_CTRL\_AUTOCS}}
\index{UART\_CTRL\_AUTOCS@{UART\_CTRL\_AUTOCS}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_AUTOCS}{UART\_CTRL\_AUTOCS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0d269b467dff33dbd7dac959fae974f7} 
\#define UART\+\_\+\+CTRL\+\_\+\+AUTOCS~(0x1\+UL $<$$<$ 16)}

Automatic Chip Select \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2a8e813a3ac8adf36a4a4ed7541c23de}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_AUTOCS\_DEFAULT@{UART\_CTRL\_AUTOCS\_DEFAULT}}
\index{UART\_CTRL\_AUTOCS\_DEFAULT@{UART\_CTRL\_AUTOCS\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_AUTOCS\_DEFAULT}{UART\_CTRL\_AUTOCS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2a8e813a3ac8adf36a4a4ed7541c23de} 
\#define UART\+\_\+\+CTRL\+\_\+\+AUTOCS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad95801ffeda4a64d53c4108c9f260053}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+AUTOCS\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabcb169912b138e81976ce9cd7e7d4931}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_AUTOTRI@{UART\_CTRL\_AUTOTRI}}
\index{UART\_CTRL\_AUTOTRI@{UART\_CTRL\_AUTOTRI}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_AUTOTRI}{UART\_CTRL\_AUTOTRI}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabcb169912b138e81976ce9cd7e7d4931} 
\#define UART\+\_\+\+CTRL\+\_\+\+AUTOTRI~(0x1\+UL $<$$<$ 17)}

Automatic TX Tristate \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab1f49748ffb95e9bcf532a0a7e6b5a81}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_AUTOTRI\_DEFAULT@{UART\_CTRL\_AUTOTRI\_DEFAULT}}
\index{UART\_CTRL\_AUTOTRI\_DEFAULT@{UART\_CTRL\_AUTOTRI\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_AUTOTRI\_DEFAULT}{UART\_CTRL\_AUTOTRI\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab1f49748ffb95e9bcf532a0a7e6b5a81} 
\#define UART\+\_\+\+CTRL\+\_\+\+AUTOTRI\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2f2b2e08e2230eecdc83c965d057fa94}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+AUTOTRI\+\_\+\+DEFAULT}} $<$$<$ 17)}

Shifted mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaac9301df33bfd12ace1f8e1ed3c7f477}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_AUTOTX@{UART\_CTRL\_AUTOTX}}
\index{UART\_CTRL\_AUTOTX@{UART\_CTRL\_AUTOTX}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_AUTOTX}{UART\_CTRL\_AUTOTX}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaac9301df33bfd12ace1f8e1ed3c7f477} 
\#define UART\+\_\+\+CTRL\+\_\+\+AUTOTX~(0x1\+UL $<$$<$ 29)}

Always Transmit When RX Not Full \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga251a219453df4e0cdef6968e736435a0}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_AUTOTX\_DEFAULT@{UART\_CTRL\_AUTOTX\_DEFAULT}}
\index{UART\_CTRL\_AUTOTX\_DEFAULT@{UART\_CTRL\_AUTOTX\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_AUTOTX\_DEFAULT}{UART\_CTRL\_AUTOTX\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga251a219453df4e0cdef6968e736435a0} 
\#define UART\+\_\+\+CTRL\+\_\+\+AUTOTX\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga80885e0386f51a0f9ee3456a2f481847}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+AUTOTX\+\_\+\+DEFAULT}} $<$$<$ 29)}

Shifted mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga58373299fa3a7cbf184ba300f6d94a5e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_BIT8DV@{UART\_CTRL\_BIT8DV}}
\index{UART\_CTRL\_BIT8DV@{UART\_CTRL\_BIT8DV}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_BIT8DV}{UART\_CTRL\_BIT8DV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga58373299fa3a7cbf184ba300f6d94a5e} 
\#define UART\+\_\+\+CTRL\+\_\+\+BIT8\+DV~(0x1\+UL $<$$<$ 21)}

Bit 8 Default Value \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga89bf022c1a6644da392481416259479d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_BIT8DV\_DEFAULT@{UART\_CTRL\_BIT8DV\_DEFAULT}}
\index{UART\_CTRL\_BIT8DV\_DEFAULT@{UART\_CTRL\_BIT8DV\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_BIT8DV\_DEFAULT}{UART\_CTRL\_BIT8DV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga89bf022c1a6644da392481416259479d} 
\#define UART\+\_\+\+CTRL\+\_\+\+BIT8\+DV\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa9ccf0b14ad4a5d112b14cddc362be7e}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+BIT8\+DV\+\_\+\+DEFAULT}} $<$$<$ 21)}

Shifted mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga33b4d5e1553b95dfae3a07e1786c1826}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_BYTESWAP@{UART\_CTRL\_BYTESWAP}}
\index{UART\_CTRL\_BYTESWAP@{UART\_CTRL\_BYTESWAP}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_BYTESWAP}{UART\_CTRL\_BYTESWAP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga33b4d5e1553b95dfae3a07e1786c1826} 
\#define UART\+\_\+\+CTRL\+\_\+\+BYTESWAP~(0x1\+UL $<$$<$ 28)}

Byteswap In Double Accesses \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4e0baa86ba0336f831c9c20ceb739460}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_BYTESWAP\_DEFAULT@{UART\_CTRL\_BYTESWAP\_DEFAULT}}
\index{UART\_CTRL\_BYTESWAP\_DEFAULT@{UART\_CTRL\_BYTESWAP\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_BYTESWAP\_DEFAULT}{UART\_CTRL\_BYTESWAP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4e0baa86ba0336f831c9c20ceb739460} 
\#define UART\+\_\+\+CTRL\+\_\+\+BYTESWAP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga25b83e8172f95662ae585f7b2a615f7f}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+BYTESWAP\+\_\+\+DEFAULT}} $<$$<$ 28)}

Shifted mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4e8dc3bbaf712090f6e764f2ba442063}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_CCEN@{UART\_CTRL\_CCEN}}
\index{UART\_CTRL\_CCEN@{UART\_CTRL\_CCEN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_CCEN}{UART\_CTRL\_CCEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4e8dc3bbaf712090f6e764f2ba442063} 
\#define UART\+\_\+\+CTRL\+\_\+\+CCEN~(0x1\+UL $<$$<$ 2)}

Collision Check Enable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3b1e86d9ff75ed7810cbfc4a914f55b4}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_CCEN\_DEFAULT@{UART\_CTRL\_CCEN\_DEFAULT}}
\index{UART\_CTRL\_CCEN\_DEFAULT@{UART\_CTRL\_CCEN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_CCEN\_DEFAULT}{UART\_CTRL\_CCEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3b1e86d9ff75ed7810cbfc4a914f55b4} 
\#define UART\+\_\+\+CTRL\+\_\+\+CCEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga877bce2480d71470f8e1c584eca5eae1}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CCEN\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gada1d9aab7796c41f6105c5586c4f810b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_CLKPHA@{UART\_CTRL\_CLKPHA}}
\index{UART\_CTRL\_CLKPHA@{UART\_CTRL\_CLKPHA}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_CLKPHA}{UART\_CTRL\_CLKPHA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gada1d9aab7796c41f6105c5586c4f810b} 
\#define UART\+\_\+\+CTRL\+\_\+\+CLKPHA~(0x1\+UL $<$$<$ 9)}

Clock Edge For Setup/\+Sample \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8d0ab43b976fbf3b2e44a0c615b1348f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_CLKPHA\_DEFAULT@{UART\_CTRL\_CLKPHA\_DEFAULT}}
\index{UART\_CTRL\_CLKPHA\_DEFAULT@{UART\_CTRL\_CLKPHA\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_CLKPHA\_DEFAULT}{UART\_CTRL\_CLKPHA\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8d0ab43b976fbf3b2e44a0c615b1348f} 
\#define UART\+\_\+\+CTRL\+\_\+\+CLKPHA\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga39a0312757d56e322a3533ec73f28a04}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPHA\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf674064bf6b9f57ccb11d26febc2defe}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_CLKPHA\_SAMPLELEADING@{UART\_CTRL\_CLKPHA\_SAMPLELEADING}}
\index{UART\_CTRL\_CLKPHA\_SAMPLELEADING@{UART\_CTRL\_CLKPHA\_SAMPLELEADING}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_CLKPHA\_SAMPLELEADING}{UART\_CTRL\_CLKPHA\_SAMPLELEADING}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf674064bf6b9f57ccb11d26febc2defe} 
\#define UART\+\_\+\+CTRL\+\_\+\+CLKPHA\+\_\+\+SAMPLELEADING~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1623bdb1296bb050eaab5589577201c9}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPHA\+\_\+\+SAMPLELEADING}} $<$$<$ 9)}

Shifted mode SAMPLELEADING for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa374edca5578789f970916e500f184a5}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_CLKPHA\_SAMPLETRAILING@{UART\_CTRL\_CLKPHA\_SAMPLETRAILING}}
\index{UART\_CTRL\_CLKPHA\_SAMPLETRAILING@{UART\_CTRL\_CLKPHA\_SAMPLETRAILING}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_CLKPHA\_SAMPLETRAILING}{UART\_CTRL\_CLKPHA\_SAMPLETRAILING}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa374edca5578789f970916e500f184a5} 
\#define UART\+\_\+\+CTRL\+\_\+\+CLKPHA\+\_\+\+SAMPLETRAILING~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1072537478a3733d3b37a985231bd0f3}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPHA\+\_\+\+SAMPLETRAILING}} $<$$<$ 9)}

Shifted mode SAMPLETRAILING for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga45770f4f2a1e17ed97dab0499410c70f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_CLKPOL@{UART\_CTRL\_CLKPOL}}
\index{UART\_CTRL\_CLKPOL@{UART\_CTRL\_CLKPOL}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_CLKPOL}{UART\_CTRL\_CLKPOL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga45770f4f2a1e17ed97dab0499410c70f} 
\#define UART\+\_\+\+CTRL\+\_\+\+CLKPOL~(0x1\+UL $<$$<$ 8)}

Clock Polarity \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9edfe51eef42c43ae3fbc9c22540a896}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_CLKPOL\_DEFAULT@{UART\_CTRL\_CLKPOL\_DEFAULT}}
\index{UART\_CTRL\_CLKPOL\_DEFAULT@{UART\_CTRL\_CLKPOL\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_CLKPOL\_DEFAULT}{UART\_CTRL\_CLKPOL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9edfe51eef42c43ae3fbc9c22540a896} 
\#define UART\+\_\+\+CTRL\+\_\+\+CLKPOL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6836f9758a0f60278f3ab4b0b681eea0}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPOL\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaab6b7e5b28bb9feb83d0b1a6843a0d61}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_CLKPOL\_IDLEHIGH@{UART\_CTRL\_CLKPOL\_IDLEHIGH}}
\index{UART\_CTRL\_CLKPOL\_IDLEHIGH@{UART\_CTRL\_CLKPOL\_IDLEHIGH}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_CLKPOL\_IDLEHIGH}{UART\_CTRL\_CLKPOL\_IDLEHIGH}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaab6b7e5b28bb9feb83d0b1a6843a0d61} 
\#define UART\+\_\+\+CTRL\+\_\+\+CLKPOL\+\_\+\+IDLEHIGH~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga74d9a4580518e72d20950ac5d9c72ef8}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPOL\+\_\+\+IDLEHIGH}} $<$$<$ 8)}

Shifted mode IDLEHIGH for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga847ba45cd2eb0d62ef13ef030c31ca9d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_CLKPOL\_IDLELOW@{UART\_CTRL\_CLKPOL\_IDLELOW}}
\index{UART\_CTRL\_CLKPOL\_IDLELOW@{UART\_CTRL\_CLKPOL\_IDLELOW}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_CLKPOL\_IDLELOW}{UART\_CTRL\_CLKPOL\_IDLELOW}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga847ba45cd2eb0d62ef13ef030c31ca9d} 
\#define UART\+\_\+\+CTRL\+\_\+\+CLKPOL\+\_\+\+IDLELOW~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga73c11d4c4af9e280723d51888ce5068b}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CLKPOL\+\_\+\+IDLELOW}} $<$$<$ 8)}

Shifted mode IDLELOW for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad653ad58c6523fc413b875effcb6c40c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_CSINV@{UART\_CTRL\_CSINV}}
\index{UART\_CTRL\_CSINV@{UART\_CTRL\_CSINV}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_CSINV}{UART\_CTRL\_CSINV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad653ad58c6523fc413b875effcb6c40c} 
\#define UART\+\_\+\+CTRL\+\_\+\+CSINV~(0x1\+UL $<$$<$ 15)}

Chip Select Invert \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5ac81483d69db7b335f05e2f8b00a367}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_CSINV\_DEFAULT@{UART\_CTRL\_CSINV\_DEFAULT}}
\index{UART\_CTRL\_CSINV\_DEFAULT@{UART\_CTRL\_CSINV\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_CSINV\_DEFAULT}{UART\_CTRL\_CSINV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5ac81483d69db7b335f05e2f8b00a367} 
\#define UART\+\_\+\+CTRL\+\_\+\+CSINV\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga339322d98aa537b9451eebf701a3d888}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CSINV\+\_\+\+DEFAULT}} $<$$<$ 15)}

Shifted mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6633e67750e693194a02980a2fbb7aaa}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_CSMA@{UART\_CTRL\_CSMA}}
\index{UART\_CTRL\_CSMA@{UART\_CTRL\_CSMA}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_CSMA}{UART\_CTRL\_CSMA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6633e67750e693194a02980a2fbb7aaa} 
\#define UART\+\_\+\+CTRL\+\_\+\+CSMA~(0x1\+UL $<$$<$ 11)}

Action On Slave-\/\+Select In Master Mode \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf504eb509d04c90d0351dbb4b71e9888}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_CSMA\_DEFAULT@{UART\_CTRL\_CSMA\_DEFAULT}}
\index{UART\_CTRL\_CSMA\_DEFAULT@{UART\_CTRL\_CSMA\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_CSMA\_DEFAULT}{UART\_CTRL\_CSMA\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf504eb509d04c90d0351dbb4b71e9888} 
\#define UART\+\_\+\+CTRL\+\_\+\+CSMA\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7b52e18ca968db60b42df28e2d550cbb}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CSMA\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga65ef13c4303d36c72a9206e7f22f161b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_CSMA\_GOTOSLAVEMODE@{UART\_CTRL\_CSMA\_GOTOSLAVEMODE}}
\index{UART\_CTRL\_CSMA\_GOTOSLAVEMODE@{UART\_CTRL\_CSMA\_GOTOSLAVEMODE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_CSMA\_GOTOSLAVEMODE}{UART\_CTRL\_CSMA\_GOTOSLAVEMODE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga65ef13c4303d36c72a9206e7f22f161b} 
\#define UART\+\_\+\+CTRL\+\_\+\+CSMA\+\_\+\+GOTOSLAVEMODE~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3895a386a472d26cbb65c3a7fff00565}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CSMA\+\_\+\+GOTOSLAVEMODE}} $<$$<$ 11)}

Shifted mode GOTOSLAVEMODE for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5a6c6f378cdfb04fb6116f33023efc54}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_CSMA\_NOACTION@{UART\_CTRL\_CSMA\_NOACTION}}
\index{UART\_CTRL\_CSMA\_NOACTION@{UART\_CTRL\_CSMA\_NOACTION}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_CSMA\_NOACTION}{UART\_CTRL\_CSMA\_NOACTION}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5a6c6f378cdfb04fb6116f33023efc54} 
\#define UART\+\_\+\+CTRL\+\_\+\+CSMA\+\_\+\+NOACTION~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6c3ab9a558eeb609a3b952102dd772a8}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+CSMA\+\_\+\+NOACTION}} $<$$<$ 11)}

Shifted mode NOACTION for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga641caf6884c6c5b3a38e8d4da90c7d5a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_ERRSDMA@{UART\_CTRL\_ERRSDMA}}
\index{UART\_CTRL\_ERRSDMA@{UART\_CTRL\_ERRSDMA}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_ERRSDMA}{UART\_CTRL\_ERRSDMA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga641caf6884c6c5b3a38e8d4da90c7d5a} 
\#define UART\+\_\+\+CTRL\+\_\+\+ERRSDMA~(0x1\+UL $<$$<$ 22)}

Halt DMA On Error \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaac147e0b28ad481c8d380d028be012db}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_ERRSDMA\_DEFAULT@{UART\_CTRL\_ERRSDMA\_DEFAULT}}
\index{UART\_CTRL\_ERRSDMA\_DEFAULT@{UART\_CTRL\_ERRSDMA\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_ERRSDMA\_DEFAULT}{UART\_CTRL\_ERRSDMA\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaac147e0b28ad481c8d380d028be012db} 
\#define UART\+\_\+\+CTRL\+\_\+\+ERRSDMA\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga63707a2619c5a01ae80e8b69b078629e}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+ERRSDMA\+\_\+\+DEFAULT}} $<$$<$ 22)}

Shifted mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa607b9f597d8a2a5c7d3d475e6969f91}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_ERRSRX@{UART\_CTRL\_ERRSRX}}
\index{UART\_CTRL\_ERRSRX@{UART\_CTRL\_ERRSRX}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_ERRSRX}{UART\_CTRL\_ERRSRX}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa607b9f597d8a2a5c7d3d475e6969f91} 
\#define UART\+\_\+\+CTRL\+\_\+\+ERRSRX~(0x1\+UL $<$$<$ 23)}

Disable RX On Error \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga722aca9982ec6ce58a759e9ee0fbe534}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_ERRSRX\_DEFAULT@{UART\_CTRL\_ERRSRX\_DEFAULT}}
\index{UART\_CTRL\_ERRSRX\_DEFAULT@{UART\_CTRL\_ERRSRX\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_ERRSRX\_DEFAULT}{UART\_CTRL\_ERRSRX\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga722aca9982ec6ce58a759e9ee0fbe534} 
\#define UART\+\_\+\+CTRL\+\_\+\+ERRSRX\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1ba1cb3eef09603a22a92e75eb5a22d9}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+ERRSRX\+\_\+\+DEFAULT}} $<$$<$ 23)}

Shifted mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6732059050ef8dabdc401cd258d1a2ea}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_ERRSTX@{UART\_CTRL\_ERRSTX}}
\index{UART\_CTRL\_ERRSTX@{UART\_CTRL\_ERRSTX}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_ERRSTX}{UART\_CTRL\_ERRSTX}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6732059050ef8dabdc401cd258d1a2ea} 
\#define UART\+\_\+\+CTRL\+\_\+\+ERRSTX~(0x1\+UL $<$$<$ 24)}

Disable TX On Error \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2b4ce8df931e72442d012466e0d3ddde}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_ERRSTX\_DEFAULT@{UART\_CTRL\_ERRSTX\_DEFAULT}}
\index{UART\_CTRL\_ERRSTX\_DEFAULT@{UART\_CTRL\_ERRSTX\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_ERRSTX\_DEFAULT}{UART\_CTRL\_ERRSTX\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2b4ce8df931e72442d012466e0d3ddde} 
\#define UART\+\_\+\+CTRL\+\_\+\+ERRSTX\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadfc154a41d5f95a963aa7b12d0586665}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+ERRSTX\+\_\+\+DEFAULT}} $<$$<$ 24)}

Shifted mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga13968a23e6c184742546197d8613fbf4}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_LOOPBK@{UART\_CTRL\_LOOPBK}}
\index{UART\_CTRL\_LOOPBK@{UART\_CTRL\_LOOPBK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_LOOPBK}{UART\_CTRL\_LOOPBK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga13968a23e6c184742546197d8613fbf4} 
\#define UART\+\_\+\+CTRL\+\_\+\+LOOPBK~(0x1\+UL $<$$<$ 1)}

Loopback Enable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0125865a4f7af0c384748d5601b820ba}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_LOOPBK\_DEFAULT@{UART\_CTRL\_LOOPBK\_DEFAULT}}
\index{UART\_CTRL\_LOOPBK\_DEFAULT@{UART\_CTRL\_LOOPBK\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_LOOPBK\_DEFAULT}{UART\_CTRL\_LOOPBK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0125865a4f7af0c384748d5601b820ba} 
\#define UART\+\_\+\+CTRL\+\_\+\+LOOPBK\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2967103a743df74a1969b7e7e57bd3ec}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+LOOPBK\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaccb9337f628a9e7aa25386246c3020d4}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_MPAB@{UART\_CTRL\_MPAB}}
\index{UART\_CTRL\_MPAB@{UART\_CTRL\_MPAB}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_MPAB}{UART\_CTRL\_MPAB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaccb9337f628a9e7aa25386246c3020d4} 
\#define UART\+\_\+\+CTRL\+\_\+\+MPAB~(0x1\+UL $<$$<$ 4)}

Multi-\/\+Processor Address-\/\+Bit \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9cb23c92941189b19bf13c2b44688324}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_MPAB\_DEFAULT@{UART\_CTRL\_MPAB\_DEFAULT}}
\index{UART\_CTRL\_MPAB\_DEFAULT@{UART\_CTRL\_MPAB\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_MPAB\_DEFAULT}{UART\_CTRL\_MPAB\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9cb23c92941189b19bf13c2b44688324} 
\#define UART\+\_\+\+CTRL\+\_\+\+MPAB\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga90089e620624d183b375295055857324}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MPAB\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa224425f65799ea9c4c211786b399a6a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_MPM@{UART\_CTRL\_MPM}}
\index{UART\_CTRL\_MPM@{UART\_CTRL\_MPM}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_MPM}{UART\_CTRL\_MPM}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa224425f65799ea9c4c211786b399a6a} 
\#define UART\+\_\+\+CTRL\+\_\+\+MPM~(0x1\+UL $<$$<$ 3)}

Multi-\/\+Processor Mode \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4c71fb331a42e329e894b20d1bee2209}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_MPM\_DEFAULT@{UART\_CTRL\_MPM\_DEFAULT}}
\index{UART\_CTRL\_MPM\_DEFAULT@{UART\_CTRL\_MPM\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_MPM\_DEFAULT}{UART\_CTRL\_MPM\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4c71fb331a42e329e894b20d1bee2209} 
\#define UART\+\_\+\+CTRL\+\_\+\+MPM\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6c05e9462898a727666d6f4f94b3c3bf}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MPM\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga71578d93c169bed185f26a5ee4904d80}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_MSBF@{UART\_CTRL\_MSBF}}
\index{UART\_CTRL\_MSBF@{UART\_CTRL\_MSBF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_MSBF}{UART\_CTRL\_MSBF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga71578d93c169bed185f26a5ee4904d80} 
\#define UART\+\_\+\+CTRL\+\_\+\+MSBF~(0x1\+UL $<$$<$ 10)}

Most Significant Bit First \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga85a34810b303f22c58917f822789495f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_MSBF\_DEFAULT@{UART\_CTRL\_MSBF\_DEFAULT}}
\index{UART\_CTRL\_MSBF\_DEFAULT@{UART\_CTRL\_MSBF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_MSBF\_DEFAULT}{UART\_CTRL\_MSBF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga85a34810b303f22c58917f822789495f} 
\#define UART\+\_\+\+CTRL\+\_\+\+MSBF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab64510416d1d75031edbebb4dc2d8261}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MSBF\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab1e1ccdc617bd7ff80c024bef98aa904}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_MVDIS@{UART\_CTRL\_MVDIS}}
\index{UART\_CTRL\_MVDIS@{UART\_CTRL\_MVDIS}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_MVDIS}{UART\_CTRL\_MVDIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab1e1ccdc617bd7ff80c024bef98aa904} 
\#define UART\+\_\+\+CTRL\+\_\+\+MVDIS~(0x1\+UL $<$$<$ 30)}

Majority Vote Disable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab8c778e4da139d3a833c8783b790fc87}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_MVDIS\_DEFAULT@{UART\_CTRL\_MVDIS\_DEFAULT}}
\index{UART\_CTRL\_MVDIS\_DEFAULT@{UART\_CTRL\_MVDIS\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_MVDIS\_DEFAULT}{UART\_CTRL\_MVDIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab8c778e4da139d3a833c8783b790fc87} 
\#define UART\+\_\+\+CTRL\+\_\+\+MVDIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2f9f112c7023b35036e5e013be21a195}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+MVDIS\+\_\+\+DEFAULT}} $<$$<$ 30)}

Shifted mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga936aea6583e479e1087ad70fe3c51939}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_OVS\_DEFAULT@{UART\_CTRL\_OVS\_DEFAULT}}
\index{UART\_CTRL\_OVS\_DEFAULT@{UART\_CTRL\_OVS\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_OVS\_DEFAULT}{UART\_CTRL\_OVS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga936aea6583e479e1087ad70fe3c51939} 
\#define UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga42356fb72130d56df3d6975188c595a7}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4dc1ea96240494e280e7b3e249e875cf}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_OVS\_X16@{UART\_CTRL\_OVS\_X16}}
\index{UART\_CTRL\_OVS\_X16@{UART\_CTRL\_OVS\_X16}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_OVS\_X16}{UART\_CTRL\_OVS\_X16}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4dc1ea96240494e280e7b3e249e875cf} 
\#define UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+X16~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga43a63b2d61bd7edfddf8897271e1a075}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+X16}} $<$$<$ 5)}

Shifted mode X16 for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4a98ec650205b0f77daa1396fd3205ff}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_OVS\_X4@{UART\_CTRL\_OVS\_X4}}
\index{UART\_CTRL\_OVS\_X4@{UART\_CTRL\_OVS\_X4}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_OVS\_X4}{UART\_CTRL\_OVS\_X4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4a98ec650205b0f77daa1396fd3205ff} 
\#define UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+X4~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0a83fcca82d66925b84e3e40f9e02df6}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+X4}} $<$$<$ 5)}

Shifted mode X4 for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6ac09b8c90e967e67085f8ede2e55d8d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_OVS\_X6@{UART\_CTRL\_OVS\_X6}}
\index{UART\_CTRL\_OVS\_X6@{UART\_CTRL\_OVS\_X6}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_OVS\_X6}{UART\_CTRL\_OVS\_X6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6ac09b8c90e967e67085f8ede2e55d8d} 
\#define UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+X6~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaca9ebc24c886292aa744f7ad9c67c6c4}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+X6}} $<$$<$ 5)}

Shifted mode X6 for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf94d8f2bbc1768052ea6c4202ba297af}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_OVS\_X8@{UART\_CTRL\_OVS\_X8}}
\index{UART\_CTRL\_OVS\_X8@{UART\_CTRL\_OVS\_X8}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_OVS\_X8}{UART\_CTRL\_OVS\_X8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf94d8f2bbc1768052ea6c4202ba297af} 
\#define UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+X8~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8224052117649adc6fc997adc673263b}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+OVS\+\_\+\+X8}} $<$$<$ 5)}

Shifted mode X8 for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaefac5f1dc6fcaa993611d04b731fa5e5}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_RXINV@{UART\_CTRL\_RXINV}}
\index{UART\_CTRL\_RXINV@{UART\_CTRL\_RXINV}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_RXINV}{UART\_CTRL\_RXINV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaefac5f1dc6fcaa993611d04b731fa5e5} 
\#define UART\+\_\+\+CTRL\+\_\+\+RXINV~(0x1\+UL $<$$<$ 13)}

Receiver Input Invert \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga13342602ec07472c4ac53383affaa9ea}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_RXINV\_DEFAULT@{UART\_CTRL\_RXINV\_DEFAULT}}
\index{UART\_CTRL\_RXINV\_DEFAULT@{UART\_CTRL\_RXINV\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_RXINV\_DEFAULT}{UART\_CTRL\_RXINV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga13342602ec07472c4ac53383affaa9ea} 
\#define UART\+\_\+\+CTRL\+\_\+\+RXINV\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac5d56007016f618928ab9d945a276861}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+RXINV\+\_\+\+DEFAULT}} $<$$<$ 13)}

Shifted mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7a9cf1dc4b0b2dc8e074af8acde2e070}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_SCMODE@{UART\_CTRL\_SCMODE}}
\index{UART\_CTRL\_SCMODE@{UART\_CTRL\_SCMODE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_SCMODE}{UART\_CTRL\_SCMODE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7a9cf1dc4b0b2dc8e074af8acde2e070} 
\#define UART\+\_\+\+CTRL\+\_\+\+SCMODE~(0x1\+UL $<$$<$ 18)}

Smart\+Card Mode \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7945344db75c98a6011d0ad198c13309}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_SCMODE\_DEFAULT@{UART\_CTRL\_SCMODE\_DEFAULT}}
\index{UART\_CTRL\_SCMODE\_DEFAULT@{UART\_CTRL\_SCMODE\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_SCMODE\_DEFAULT}{UART\_CTRL\_SCMODE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7945344db75c98a6011d0ad198c13309} 
\#define UART\+\_\+\+CTRL\+\_\+\+SCMODE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6ffaf84994a1d90e3e752756beb1a7bf}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SCMODE\+\_\+\+DEFAULT}} $<$$<$ 18)}

Shifted mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacc349a9150996c205d593ca454a97669}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_SCRETRANS@{UART\_CTRL\_SCRETRANS}}
\index{UART\_CTRL\_SCRETRANS@{UART\_CTRL\_SCRETRANS}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_SCRETRANS}{UART\_CTRL\_SCRETRANS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacc349a9150996c205d593ca454a97669} 
\#define UART\+\_\+\+CTRL\+\_\+\+SCRETRANS~(0x1\+UL $<$$<$ 19)}

Smart\+Card Retransmit \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae523383503532e2c07cc59cc1f258d34}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_SCRETRANS\_DEFAULT@{UART\_CTRL\_SCRETRANS\_DEFAULT}}
\index{UART\_CTRL\_SCRETRANS\_DEFAULT@{UART\_CTRL\_SCRETRANS\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_SCRETRANS\_DEFAULT}{UART\_CTRL\_SCRETRANS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae523383503532e2c07cc59cc1f258d34} 
\#define UART\+\_\+\+CTRL\+\_\+\+SCRETRANS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab0fe49e7a9c0847b1ad129d429f35f84}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SCRETRANS\+\_\+\+DEFAULT}} $<$$<$ 19)}

Shifted mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3c9f7a6392b234c9aecea4e5688fe829}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_SKIPPERRF@{UART\_CTRL\_SKIPPERRF}}
\index{UART\_CTRL\_SKIPPERRF@{UART\_CTRL\_SKIPPERRF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_SKIPPERRF}{UART\_CTRL\_SKIPPERRF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3c9f7a6392b234c9aecea4e5688fe829} 
\#define UART\+\_\+\+CTRL\+\_\+\+SKIPPERRF~(0x1\+UL $<$$<$ 20)}

Skip Parity Error Frames \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7c04771dc1f9195f9b14f8a568be8097}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_SKIPPERRF\_DEFAULT@{UART\_CTRL\_SKIPPERRF\_DEFAULT}}
\index{UART\_CTRL\_SKIPPERRF\_DEFAULT@{UART\_CTRL\_SKIPPERRF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_SKIPPERRF\_DEFAULT}{UART\_CTRL\_SKIPPERRF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7c04771dc1f9195f9b14f8a568be8097} 
\#define UART\+\_\+\+CTRL\+\_\+\+SKIPPERRF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaec215d5fe6dc238fe28009ec614e4dc}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SKIPPERRF\+\_\+\+DEFAULT}} $<$$<$ 20)}

Shifted mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga945568304ab67fbe392bae9813453307}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_SYNC@{UART\_CTRL\_SYNC}}
\index{UART\_CTRL\_SYNC@{UART\_CTRL\_SYNC}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_SYNC}{UART\_CTRL\_SYNC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga945568304ab67fbe392bae9813453307} 
\#define UART\+\_\+\+CTRL\+\_\+\+SYNC~(0x1\+UL $<$$<$ 0)}

USART Synchronous Mode \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga69d96e0bbd024fd5cf27ba7f798a871d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_SYNC\_DEFAULT@{UART\_CTRL\_SYNC\_DEFAULT}}
\index{UART\_CTRL\_SYNC\_DEFAULT@{UART\_CTRL\_SYNC\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_SYNC\_DEFAULT}{UART\_CTRL\_SYNC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga69d96e0bbd024fd5cf27ba7f798a871d} 
\#define UART\+\_\+\+CTRL\+\_\+\+SYNC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga266a47243299faa641130be2e43dac3f}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+SYNC\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab16ce95ab5a582f0f92789e24747b15f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_TXBIL@{UART\_CTRL\_TXBIL}}
\index{UART\_CTRL\_TXBIL@{UART\_CTRL\_TXBIL}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_TXBIL}{UART\_CTRL\_TXBIL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab16ce95ab5a582f0f92789e24747b15f} 
\#define UART\+\_\+\+CTRL\+\_\+\+TXBIL~(0x1\+UL $<$$<$ 12)}

TX Buffer Interrupt Level \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab423b5c92ed66f9ad4067ea6466a25fa}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_TXBIL\_DEFAULT@{UART\_CTRL\_TXBIL\_DEFAULT}}
\index{UART\_CTRL\_TXBIL\_DEFAULT@{UART\_CTRL\_TXBIL\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_TXBIL\_DEFAULT}{UART\_CTRL\_TXBIL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab423b5c92ed66f9ad4067ea6466a25fa} 
\#define UART\+\_\+\+CTRL\+\_\+\+TXBIL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga915f538ca2c5b606107eb0dde46c57a4}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXBIL\+\_\+\+DEFAULT}} $<$$<$ 12)}

Shifted mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaac35a135ffb6734339aa09c0ea892153}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_TXBIL\_EMPTY@{UART\_CTRL\_TXBIL\_EMPTY}}
\index{UART\_CTRL\_TXBIL\_EMPTY@{UART\_CTRL\_TXBIL\_EMPTY}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_TXBIL\_EMPTY}{UART\_CTRL\_TXBIL\_EMPTY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaac35a135ffb6734339aa09c0ea892153} 
\#define UART\+\_\+\+CTRL\+\_\+\+TXBIL\+\_\+\+EMPTY~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6f9acd7b3646fbc09a7eb66bdef09f22}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXBIL\+\_\+\+EMPTY}} $<$$<$ 12)}

Shifted mode EMPTY for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6914e1bf10ce7339df92e463fdc8c299}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_TXBIL\_HALFFULL@{UART\_CTRL\_TXBIL\_HALFFULL}}
\index{UART\_CTRL\_TXBIL\_HALFFULL@{UART\_CTRL\_TXBIL\_HALFFULL}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_TXBIL\_HALFFULL}{UART\_CTRL\_TXBIL\_HALFFULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6914e1bf10ce7339df92e463fdc8c299} 
\#define UART\+\_\+\+CTRL\+\_\+\+TXBIL\+\_\+\+HALFFULL~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9561f83b63a80eb1ee46f07af3ca5577}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXBIL\+\_\+\+HALFFULL}} $<$$<$ 12)}

Shifted mode HALFFULL for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac4b67940676ad421defae613af72090c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_TXDELAY\_DEFAULT@{UART\_CTRL\_TXDELAY\_DEFAULT}}
\index{UART\_CTRL\_TXDELAY\_DEFAULT@{UART\_CTRL\_TXDELAY\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_TXDELAY\_DEFAULT}{UART\_CTRL\_TXDELAY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac4b67940676ad421defae613af72090c} 
\#define UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5bc6fa98fa774da56b2b10138e29d252}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+DEFAULT}} $<$$<$ 26)}

Shifted mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9059ccfe1acdc4aa6a9d0a494f75942d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_TXDELAY\_DOUBLE@{UART\_CTRL\_TXDELAY\_DOUBLE}}
\index{UART\_CTRL\_TXDELAY\_DOUBLE@{UART\_CTRL\_TXDELAY\_DOUBLE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_TXDELAY\_DOUBLE}{UART\_CTRL\_TXDELAY\_DOUBLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9059ccfe1acdc4aa6a9d0a494f75942d} 
\#define UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+DOUBLE~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab0d37415bb61c5d56adc1dc03547c503}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+DOUBLE}} $<$$<$ 26)}

Shifted mode DOUBLE for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac546de41c486d9f284f82c7ed655fc8d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_TXDELAY\_NONE@{UART\_CTRL\_TXDELAY\_NONE}}
\index{UART\_CTRL\_TXDELAY\_NONE@{UART\_CTRL\_TXDELAY\_NONE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_TXDELAY\_NONE}{UART\_CTRL\_TXDELAY\_NONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac546de41c486d9f284f82c7ed655fc8d} 
\#define UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+NONE~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9ac9b5995f16fcbad4d9bf4550138048}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+NONE}} $<$$<$ 26)}

Shifted mode NONE for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad6befa391e3ed75cc3618c3982af7cf3}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_TXDELAY\_SINGLE@{UART\_CTRL\_TXDELAY\_SINGLE}}
\index{UART\_CTRL\_TXDELAY\_SINGLE@{UART\_CTRL\_TXDELAY\_SINGLE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_TXDELAY\_SINGLE}{UART\_CTRL\_TXDELAY\_SINGLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad6befa391e3ed75cc3618c3982af7cf3} 
\#define UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+SINGLE~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga503c59c6e668094c15a1ed1bae6873a0}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+SINGLE}} $<$$<$ 26)}

Shifted mode SINGLE for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7abe73aec733924ae9b98cc7562153e3}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_TXDELAY\_TRIPLE@{UART\_CTRL\_TXDELAY\_TRIPLE}}
\index{UART\_CTRL\_TXDELAY\_TRIPLE@{UART\_CTRL\_TXDELAY\_TRIPLE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_TXDELAY\_TRIPLE}{UART\_CTRL\_TXDELAY\_TRIPLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7abe73aec733924ae9b98cc7562153e3} 
\#define UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+TRIPLE~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga418e585dc6c5cda4d4544b46ccbad581}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXDELAY\+\_\+\+TRIPLE}} $<$$<$ 26)}

Shifted mode TRIPLE for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4e7a597cd6f25c7f3312da838f5ee2ee}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_TXINV@{UART\_CTRL\_TXINV}}
\index{UART\_CTRL\_TXINV@{UART\_CTRL\_TXINV}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_TXINV}{UART\_CTRL\_TXINV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4e7a597cd6f25c7f3312da838f5ee2ee} 
\#define UART\+\_\+\+CTRL\+\_\+\+TXINV~(0x1\+UL $<$$<$ 14)}

Transmitter output Invert \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga32180ceae1b006c8e8565ce563b67977}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_CTRL\_TXINV\_DEFAULT@{UART\_CTRL\_TXINV\_DEFAULT}}
\index{UART\_CTRL\_TXINV\_DEFAULT@{UART\_CTRL\_TXINV\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_CTRL\_TXINV\_DEFAULT}{UART\_CTRL\_TXINV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga32180ceae1b006c8e8565ce563b67977} 
\#define UART\+\_\+\+CTRL\+\_\+\+TXINV\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaebfb459e3437ce28e743f22cbfd088ad}{\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+TXINV\+\_\+\+DEFAULT}} $<$$<$ 14)}

Shifted mode DEFAULT for UART\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1d28d3095859011da535a6e27790ac67}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_FRAME\_DATABITS\_DEFAULT@{UART\_FRAME\_DATABITS\_DEFAULT}}
\index{UART\_FRAME\_DATABITS\_DEFAULT@{UART\_FRAME\_DATABITS\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_FRAME\_DATABITS\_DEFAULT}{UART\_FRAME\_DATABITS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1d28d3095859011da535a6e27790ac67} 
\#define UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1364d02f952f4ea415d6ec328cec350d}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad2606f5c105ae7381de10884fc73772a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_FRAME\_DATABITS\_EIGHT@{UART\_FRAME\_DATABITS\_EIGHT}}
\index{UART\_FRAME\_DATABITS\_EIGHT@{UART\_FRAME\_DATABITS\_EIGHT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_FRAME\_DATABITS\_EIGHT}{UART\_FRAME\_DATABITS\_EIGHT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad2606f5c105ae7381de10884fc73772a} 
\#define UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+EIGHT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga98a0d1f4ef6bdc71eb1264c1b94fbe65}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+EIGHT}} $<$$<$ 0)}

Shifted mode EIGHT for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6545c03629bfe4d4808bb4d71b41a092}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_FRAME\_DATABITS\_ELEVEN@{UART\_FRAME\_DATABITS\_ELEVEN}}
\index{UART\_FRAME\_DATABITS\_ELEVEN@{UART\_FRAME\_DATABITS\_ELEVEN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_FRAME\_DATABITS\_ELEVEN}{UART\_FRAME\_DATABITS\_ELEVEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6545c03629bfe4d4808bb4d71b41a092} 
\#define UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+ELEVEN~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5bf557ee1b2316cdfdfc4446dfd546ed}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+ELEVEN}} $<$$<$ 0)}

Shifted mode ELEVEN for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaa37066792f00159be62be5d70c230c9}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_FRAME\_DATABITS\_FIFTEEN@{UART\_FRAME\_DATABITS\_FIFTEEN}}
\index{UART\_FRAME\_DATABITS\_FIFTEEN@{UART\_FRAME\_DATABITS\_FIFTEEN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_FRAME\_DATABITS\_FIFTEEN}{UART\_FRAME\_DATABITS\_FIFTEEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaa37066792f00159be62be5d70c230c9} 
\#define UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+FIFTEEN~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf06dfc29071acaff46bd54c6f5cb3d49}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+FIFTEEN}} $<$$<$ 0)}

Shifted mode FIFTEEN for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab01782efda76c168f22013fe4b45339f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_FRAME\_DATABITS\_FIVE@{UART\_FRAME\_DATABITS\_FIVE}}
\index{UART\_FRAME\_DATABITS\_FIVE@{UART\_FRAME\_DATABITS\_FIVE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_FRAME\_DATABITS\_FIVE}{UART\_FRAME\_DATABITS\_FIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab01782efda76c168f22013fe4b45339f} 
\#define UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+FIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5e6a5d9a02823fbe377682331735dce0}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+FIVE}} $<$$<$ 0)}

Shifted mode FIVE for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae436617ecc72fc37490161aa5eb61d19}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_FRAME\_DATABITS\_FOUR@{UART\_FRAME\_DATABITS\_FOUR}}
\index{UART\_FRAME\_DATABITS\_FOUR@{UART\_FRAME\_DATABITS\_FOUR}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_FRAME\_DATABITS\_FOUR}{UART\_FRAME\_DATABITS\_FOUR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae436617ecc72fc37490161aa5eb61d19} 
\#define UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+FOUR~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8dfe8e5e5e7175a37bba5e0375a10f72}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+FOUR}} $<$$<$ 0)}

Shifted mode FOUR for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8ee410cd6029860081149facaca6cb78}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_FRAME\_DATABITS\_FOURTEEN@{UART\_FRAME\_DATABITS\_FOURTEEN}}
\index{UART\_FRAME\_DATABITS\_FOURTEEN@{UART\_FRAME\_DATABITS\_FOURTEEN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_FRAME\_DATABITS\_FOURTEEN}{UART\_FRAME\_DATABITS\_FOURTEEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8ee410cd6029860081149facaca6cb78} 
\#define UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+FOURTEEN~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf87fdee66957a302263315bd66501d68}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+FOURTEEN}} $<$$<$ 0)}

Shifted mode FOURTEEN for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0480bee57da5cba1c9dfeae4c1a14aa6}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_FRAME\_DATABITS\_NINE@{UART\_FRAME\_DATABITS\_NINE}}
\index{UART\_FRAME\_DATABITS\_NINE@{UART\_FRAME\_DATABITS\_NINE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_FRAME\_DATABITS\_NINE}{UART\_FRAME\_DATABITS\_NINE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0480bee57da5cba1c9dfeae4c1a14aa6} 
\#define UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+NINE~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga304b234752c32596df08572a6fc5663b}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+NINE}} $<$$<$ 0)}

Shifted mode NINE for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga81ff24a12f999f5c1ff2d07540fa3be5}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_FRAME\_DATABITS\_SEVEN@{UART\_FRAME\_DATABITS\_SEVEN}}
\index{UART\_FRAME\_DATABITS\_SEVEN@{UART\_FRAME\_DATABITS\_SEVEN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_FRAME\_DATABITS\_SEVEN}{UART\_FRAME\_DATABITS\_SEVEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga81ff24a12f999f5c1ff2d07540fa3be5} 
\#define UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+SEVEN~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac8403ad93d8fef593cdf66ae9ed438ea}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+SEVEN}} $<$$<$ 0)}

Shifted mode SEVEN for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab8316b7f891d81a85e8d1cd3ee3fcf0a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_FRAME\_DATABITS\_SIX@{UART\_FRAME\_DATABITS\_SIX}}
\index{UART\_FRAME\_DATABITS\_SIX@{UART\_FRAME\_DATABITS\_SIX}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_FRAME\_DATABITS\_SIX}{UART\_FRAME\_DATABITS\_SIX}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab8316b7f891d81a85e8d1cd3ee3fcf0a} 
\#define UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+SIX~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga912a88d276da6dcaaf629eccb4cc343d}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+SIX}} $<$$<$ 0)}

Shifted mode SIX for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4400290e0f43a7d6cafb4753e6dd1145}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_FRAME\_DATABITS\_SIXTEEN@{UART\_FRAME\_DATABITS\_SIXTEEN}}
\index{UART\_FRAME\_DATABITS\_SIXTEEN@{UART\_FRAME\_DATABITS\_SIXTEEN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_FRAME\_DATABITS\_SIXTEEN}{UART\_FRAME\_DATABITS\_SIXTEEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4400290e0f43a7d6cafb4753e6dd1145} 
\#define UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+SIXTEEN~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6e8dee1b42976d023830d9237645a210}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+SIXTEEN}} $<$$<$ 0)}

Shifted mode SIXTEEN for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacccfad0ea1386a862f5dd2ab0963471e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_FRAME\_DATABITS\_TEN@{UART\_FRAME\_DATABITS\_TEN}}
\index{UART\_FRAME\_DATABITS\_TEN@{UART\_FRAME\_DATABITS\_TEN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_FRAME\_DATABITS\_TEN}{UART\_FRAME\_DATABITS\_TEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacccfad0ea1386a862f5dd2ab0963471e} 
\#define UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+TEN~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2a9010135123d4866e60a50b13071511}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+TEN}} $<$$<$ 0)}

Shifted mode TEN for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1aeabcb3a1ce8d9e8f1c206c0588271f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_FRAME\_DATABITS\_THIRTEEN@{UART\_FRAME\_DATABITS\_THIRTEEN}}
\index{UART\_FRAME\_DATABITS\_THIRTEEN@{UART\_FRAME\_DATABITS\_THIRTEEN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_FRAME\_DATABITS\_THIRTEEN}{UART\_FRAME\_DATABITS\_THIRTEEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1aeabcb3a1ce8d9e8f1c206c0588271f} 
\#define UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+THIRTEEN~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga73902faf767c099460c58f29f46bdc93}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+THIRTEEN}} $<$$<$ 0)}

Shifted mode THIRTEEN for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5de1ebca9c1f6577dc357421239c6b12}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_FRAME\_DATABITS\_TWELVE@{UART\_FRAME\_DATABITS\_TWELVE}}
\index{UART\_FRAME\_DATABITS\_TWELVE@{UART\_FRAME\_DATABITS\_TWELVE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_FRAME\_DATABITS\_TWELVE}{UART\_FRAME\_DATABITS\_TWELVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5de1ebca9c1f6577dc357421239c6b12} 
\#define UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+TWELVE~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1dab8c32463df00296c2b3fec2cfa17c}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+DATABITS\+\_\+\+TWELVE}} $<$$<$ 0)}

Shifted mode TWELVE for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6afe9ca4d8a88ededcd23316b0d21acc}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_FRAME\_PARITY\_DEFAULT@{UART\_FRAME\_PARITY\_DEFAULT}}
\index{UART\_FRAME\_PARITY\_DEFAULT@{UART\_FRAME\_PARITY\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_FRAME\_PARITY\_DEFAULT}{UART\_FRAME\_PARITY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6afe9ca4d8a88ededcd23316b0d21acc} 
\#define UART\+\_\+\+FRAME\+\_\+\+PARITY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3ab7b43cc49be8dbb378e566b289a152}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+PARITY\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga99c6cc54d8c00afaa13ce03c152abce8}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_FRAME\_PARITY\_EVEN@{UART\_FRAME\_PARITY\_EVEN}}
\index{UART\_FRAME\_PARITY\_EVEN@{UART\_FRAME\_PARITY\_EVEN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_FRAME\_PARITY\_EVEN}{UART\_FRAME\_PARITY\_EVEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga99c6cc54d8c00afaa13ce03c152abce8} 
\#define UART\+\_\+\+FRAME\+\_\+\+PARITY\+\_\+\+EVEN~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8fb5d9f0e630a66f920e1a7606be1567}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+PARITY\+\_\+\+EVEN}} $<$$<$ 8)}

Shifted mode EVEN for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac063e5d3803e390017514e680f2a5b71}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_FRAME\_PARITY\_NONE@{UART\_FRAME\_PARITY\_NONE}}
\index{UART\_FRAME\_PARITY\_NONE@{UART\_FRAME\_PARITY\_NONE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_FRAME\_PARITY\_NONE}{UART\_FRAME\_PARITY\_NONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac063e5d3803e390017514e680f2a5b71} 
\#define UART\+\_\+\+FRAME\+\_\+\+PARITY\+\_\+\+NONE~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga684925f7ff8a0e7b9f50046fff7551fa}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+PARITY\+\_\+\+NONE}} $<$$<$ 8)}

Shifted mode NONE for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5d39475c3f3b68aad2639882ca342611}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_FRAME\_PARITY\_ODD@{UART\_FRAME\_PARITY\_ODD}}
\index{UART\_FRAME\_PARITY\_ODD@{UART\_FRAME\_PARITY\_ODD}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_FRAME\_PARITY\_ODD}{UART\_FRAME\_PARITY\_ODD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5d39475c3f3b68aad2639882ca342611} 
\#define UART\+\_\+\+FRAME\+\_\+\+PARITY\+\_\+\+ODD~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga38571f92dd163ed184616450dd4cd27b}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+PARITY\+\_\+\+ODD}} $<$$<$ 8)}

Shifted mode ODD for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3606f800cc0ea734538b18c52b217c8d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_FRAME\_STOPBITS\_DEFAULT@{UART\_FRAME\_STOPBITS\_DEFAULT}}
\index{UART\_FRAME\_STOPBITS\_DEFAULT@{UART\_FRAME\_STOPBITS\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_FRAME\_STOPBITS\_DEFAULT}{UART\_FRAME\_STOPBITS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3606f800cc0ea734538b18c52b217c8d} 
\#define UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga887cb4ada3a838ce4821820ef0336fbe}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+DEFAULT}} $<$$<$ 12)}

Shifted mode DEFAULT for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabc080b214400b28d38a9a2b842d0aa98}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_FRAME\_STOPBITS\_HALF@{UART\_FRAME\_STOPBITS\_HALF}}
\index{UART\_FRAME\_STOPBITS\_HALF@{UART\_FRAME\_STOPBITS\_HALF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_FRAME\_STOPBITS\_HALF}{UART\_FRAME\_STOPBITS\_HALF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabc080b214400b28d38a9a2b842d0aa98} 
\#define UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+HALF~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga325d2754970042d912b426288d774bd1}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+HALF}} $<$$<$ 12)}

Shifted mode HALF for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga06f49c8b2c858b6e2563c760931a5fb1}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_FRAME\_STOPBITS\_ONE@{UART\_FRAME\_STOPBITS\_ONE}}
\index{UART\_FRAME\_STOPBITS\_ONE@{UART\_FRAME\_STOPBITS\_ONE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_FRAME\_STOPBITS\_ONE}{UART\_FRAME\_STOPBITS\_ONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga06f49c8b2c858b6e2563c760931a5fb1} 
\#define UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+ONE~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac0de2bed1625b36dcd1ec7653b77d5ef}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+ONE}} $<$$<$ 12)}

Shifted mode ONE for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab8547e8dd8e89cd303da1b7c72a9f50e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_FRAME\_STOPBITS\_ONEANDAHALF@{UART\_FRAME\_STOPBITS\_ONEANDAHALF}}
\index{UART\_FRAME\_STOPBITS\_ONEANDAHALF@{UART\_FRAME\_STOPBITS\_ONEANDAHALF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_FRAME\_STOPBITS\_ONEANDAHALF}{UART\_FRAME\_STOPBITS\_ONEANDAHALF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab8547e8dd8e89cd303da1b7c72a9f50e} 
\#define UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+ONEANDAHALF~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaeea3712bca9b17ddd9e9f103c66104b1}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+ONEANDAHALF}} $<$$<$ 12)}

Shifted mode ONEANDAHALF for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa317f1d962c775bb7f9b633cc849704f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_FRAME\_STOPBITS\_TWO@{UART\_FRAME\_STOPBITS\_TWO}}
\index{UART\_FRAME\_STOPBITS\_TWO@{UART\_FRAME\_STOPBITS\_TWO}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_FRAME\_STOPBITS\_TWO}{UART\_FRAME\_STOPBITS\_TWO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa317f1d962c775bb7f9b633cc849704f} 
\#define UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+TWO~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9c8657ac1db3b4f6a2189e4e5bea24c3}{\+\_\+\+UART\+\_\+\+FRAME\+\_\+\+STOPBITS\+\_\+\+TWO}} $<$$<$ 12)}

Shifted mode TWO for UART\+\_\+\+FRAME \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6541f64f1be404e3cb17fb021613f081}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_I2SCTRL\_DELAY@{UART\_I2SCTRL\_DELAY}}
\index{UART\_I2SCTRL\_DELAY@{UART\_I2SCTRL\_DELAY}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_I2SCTRL\_DELAY}{UART\_I2SCTRL\_DELAY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6541f64f1be404e3cb17fb021613f081} 
\#define UART\+\_\+\+I2\+SCTRL\+\_\+\+DELAY~(0x1\+UL $<$$<$ 4)}

Delay on I2S data \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga283c5da56b4132ddb676322d1d32580a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_I2SCTRL\_DELAY\_DEFAULT@{UART\_I2SCTRL\_DELAY\_DEFAULT}}
\index{UART\_I2SCTRL\_DELAY\_DEFAULT@{UART\_I2SCTRL\_DELAY\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_I2SCTRL\_DELAY\_DEFAULT}{UART\_I2SCTRL\_DELAY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga283c5da56b4132ddb676322d1d32580a} 
\#define UART\+\_\+\+I2\+SCTRL\+\_\+\+DELAY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga721e7599ba7278976aa0adcf869d26dc}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+DELAY\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaffb14286a983a2f45fbd256b20ba7459}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_I2SCTRL\_DMASPLIT@{UART\_I2SCTRL\_DMASPLIT}}
\index{UART\_I2SCTRL\_DMASPLIT@{UART\_I2SCTRL\_DMASPLIT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_I2SCTRL\_DMASPLIT}{UART\_I2SCTRL\_DMASPLIT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaffb14286a983a2f45fbd256b20ba7459} 
\#define UART\+\_\+\+I2\+SCTRL\+\_\+\+DMASPLIT~(0x1\+UL $<$$<$ 3)}

Separate DMA Request For Left/\+Right Data \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga51de892516c417b098b3c9812f11a185}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_I2SCTRL\_DMASPLIT\_DEFAULT@{UART\_I2SCTRL\_DMASPLIT\_DEFAULT}}
\index{UART\_I2SCTRL\_DMASPLIT\_DEFAULT@{UART\_I2SCTRL\_DMASPLIT\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_I2SCTRL\_DMASPLIT\_DEFAULT}{UART\_I2SCTRL\_DMASPLIT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga51de892516c417b098b3c9812f11a185} 
\#define UART\+\_\+\+I2\+SCTRL\+\_\+\+DMASPLIT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga74d856b46c2fa90264b709c136344aa0}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+DMASPLIT\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6afd39b1e12d975908134a63507de136}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_I2SCTRL\_EN@{UART\_I2SCTRL\_EN}}
\index{UART\_I2SCTRL\_EN@{UART\_I2SCTRL\_EN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_I2SCTRL\_EN}{UART\_I2SCTRL\_EN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6afd39b1e12d975908134a63507de136} 
\#define UART\+\_\+\+I2\+SCTRL\+\_\+\+EN~(0x1\+UL $<$$<$ 0)}

Enable I2S Mode \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga35690e643532486fc6cf513b080eb131}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_I2SCTRL\_EN\_DEFAULT@{UART\_I2SCTRL\_EN\_DEFAULT}}
\index{UART\_I2SCTRL\_EN\_DEFAULT@{UART\_I2SCTRL\_EN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_I2SCTRL\_EN\_DEFAULT}{UART\_I2SCTRL\_EN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga35690e643532486fc6cf513b080eb131} 
\#define UART\+\_\+\+I2\+SCTRL\+\_\+\+EN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae926d80ade3750f6a5f3fd61e6176de3}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+EN\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4e2950453d8541e8e70cdbe407d15994}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_I2SCTRL\_FORMAT\_DEFAULT@{UART\_I2SCTRL\_FORMAT\_DEFAULT}}
\index{UART\_I2SCTRL\_FORMAT\_DEFAULT@{UART\_I2SCTRL\_FORMAT\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_I2SCTRL\_FORMAT\_DEFAULT}{UART\_I2SCTRL\_FORMAT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4e2950453d8541e8e70cdbe407d15994} 
\#define UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga953623d46bf6a0e0f75011e5a51be6fd}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga301920da8b3ed604d5da00af1e9eef59}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_I2SCTRL\_FORMAT\_W16D16@{UART\_I2SCTRL\_FORMAT\_W16D16}}
\index{UART\_I2SCTRL\_FORMAT\_W16D16@{UART\_I2SCTRL\_FORMAT\_W16D16}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_I2SCTRL\_FORMAT\_W16D16}{UART\_I2SCTRL\_FORMAT\_W16D16}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga301920da8b3ed604d5da00af1e9eef59} 
\#define UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W16\+D16~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8dd7551e7a03ec437cbaea9b16ef9015}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W16\+D16}} $<$$<$ 8)}

Shifted mode W16\+D16 for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae176ceb92d1110fc666abea995ec7aea}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_I2SCTRL\_FORMAT\_W16D8@{UART\_I2SCTRL\_FORMAT\_W16D8}}
\index{UART\_I2SCTRL\_FORMAT\_W16D8@{UART\_I2SCTRL\_FORMAT\_W16D8}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_I2SCTRL\_FORMAT\_W16D8}{UART\_I2SCTRL\_FORMAT\_W16D8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae176ceb92d1110fc666abea995ec7aea} 
\#define UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W16\+D8~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8bdd6b4c359fa0663c3dd527467dc063}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W16\+D8}} $<$$<$ 8)}

Shifted mode W16\+D8 for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaefa1f4e3e410c6b512f79dc826fbc566}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_I2SCTRL\_FORMAT\_W32D16@{UART\_I2SCTRL\_FORMAT\_W32D16}}
\index{UART\_I2SCTRL\_FORMAT\_W32D16@{UART\_I2SCTRL\_FORMAT\_W32D16}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_I2SCTRL\_FORMAT\_W32D16}{UART\_I2SCTRL\_FORMAT\_W32D16}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaefa1f4e3e410c6b512f79dc826fbc566} 
\#define UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D16~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga349b4a62b5a599581dca44088d33c8fc}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D16}} $<$$<$ 8)}

Shifted mode W32\+D16 for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaa1e52a30b3ff6ecdf7b19dfde30b027}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_I2SCTRL\_FORMAT\_W32D24@{UART\_I2SCTRL\_FORMAT\_W32D24}}
\index{UART\_I2SCTRL\_FORMAT\_W32D24@{UART\_I2SCTRL\_FORMAT\_W32D24}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_I2SCTRL\_FORMAT\_W32D24}{UART\_I2SCTRL\_FORMAT\_W32D24}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaa1e52a30b3ff6ecdf7b19dfde30b027} 
\#define UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D24~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5806df9bd5247a88b78c1beb18ea390d}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D24}} $<$$<$ 8)}

Shifted mode W32\+D24 for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf295c24834dc9987a09bdbc12cf1bd4c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_I2SCTRL\_FORMAT\_W32D24M@{UART\_I2SCTRL\_FORMAT\_W32D24M}}
\index{UART\_I2SCTRL\_FORMAT\_W32D24M@{UART\_I2SCTRL\_FORMAT\_W32D24M}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_I2SCTRL\_FORMAT\_W32D24M}{UART\_I2SCTRL\_FORMAT\_W32D24M}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf295c24834dc9987a09bdbc12cf1bd4c} 
\#define UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D24M~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae66f65c8c9eba5ecc85faaea2919e58a}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D24M}} $<$$<$ 8)}

Shifted mode W32\+D24M for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga06007339b36fd4cda47e5c3db1087d16}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_I2SCTRL\_FORMAT\_W32D32@{UART\_I2SCTRL\_FORMAT\_W32D32}}
\index{UART\_I2SCTRL\_FORMAT\_W32D32@{UART\_I2SCTRL\_FORMAT\_W32D32}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_I2SCTRL\_FORMAT\_W32D32}{UART\_I2SCTRL\_FORMAT\_W32D32}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga06007339b36fd4cda47e5c3db1087d16} 
\#define UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D32~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae900d4d70c48f7b121716209e7ac1901}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D32}} $<$$<$ 8)}

Shifted mode W32\+D32 for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga24f1ce6f585f2cd6844601e69412c5c5}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_I2SCTRL\_FORMAT\_W32D8@{UART\_I2SCTRL\_FORMAT\_W32D8}}
\index{UART\_I2SCTRL\_FORMAT\_W32D8@{UART\_I2SCTRL\_FORMAT\_W32D8}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_I2SCTRL\_FORMAT\_W32D8}{UART\_I2SCTRL\_FORMAT\_W32D8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga24f1ce6f585f2cd6844601e69412c5c5} 
\#define UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D8~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4220bd2962f7306a5580915d5bf194f7}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W32\+D8}} $<$$<$ 8)}

Shifted mode W32\+D8 for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaeea8423b024027b428cfc2ad206bde52}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_I2SCTRL\_FORMAT\_W8D8@{UART\_I2SCTRL\_FORMAT\_W8D8}}
\index{UART\_I2SCTRL\_FORMAT\_W8D8@{UART\_I2SCTRL\_FORMAT\_W8D8}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_I2SCTRL\_FORMAT\_W8D8}{UART\_I2SCTRL\_FORMAT\_W8D8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaeea8423b024027b428cfc2ad206bde52} 
\#define UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W8\+D8~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5e83c5765c98840e69936349740a0310}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+FORMAT\+\_\+\+W8\+D8}} $<$$<$ 8)}

Shifted mode W8\+D8 for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa86a398eb7c5a7eb204865a27a4d5270}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_I2SCTRL\_JUSTIFY@{UART\_I2SCTRL\_JUSTIFY}}
\index{UART\_I2SCTRL\_JUSTIFY@{UART\_I2SCTRL\_JUSTIFY}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_I2SCTRL\_JUSTIFY}{UART\_I2SCTRL\_JUSTIFY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa86a398eb7c5a7eb204865a27a4d5270} 
\#define UART\+\_\+\+I2\+SCTRL\+\_\+\+JUSTIFY~(0x1\+UL $<$$<$ 2)}

Justification of I2S Data \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadc1ca82c39581220a2bcc9ec22cbde2b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_I2SCTRL\_JUSTIFY\_DEFAULT@{UART\_I2SCTRL\_JUSTIFY\_DEFAULT}}
\index{UART\_I2SCTRL\_JUSTIFY\_DEFAULT@{UART\_I2SCTRL\_JUSTIFY\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_I2SCTRL\_JUSTIFY\_DEFAULT}{UART\_I2SCTRL\_JUSTIFY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadc1ca82c39581220a2bcc9ec22cbde2b} 
\#define UART\+\_\+\+I2\+SCTRL\+\_\+\+JUSTIFY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2a51a98bd9b2274fd60a476cc339c70c}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+JUSTIFY\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga76dd4f972402aedc2272a5d598686cc5}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_I2SCTRL\_JUSTIFY\_LEFT@{UART\_I2SCTRL\_JUSTIFY\_LEFT}}
\index{UART\_I2SCTRL\_JUSTIFY\_LEFT@{UART\_I2SCTRL\_JUSTIFY\_LEFT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_I2SCTRL\_JUSTIFY\_LEFT}{UART\_I2SCTRL\_JUSTIFY\_LEFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga76dd4f972402aedc2272a5d598686cc5} 
\#define UART\+\_\+\+I2\+SCTRL\+\_\+\+JUSTIFY\+\_\+\+LEFT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga792fd3cc33b3093591cb4c14fedb9b61}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+JUSTIFY\+\_\+\+LEFT}} $<$$<$ 2)}

Shifted mode LEFT for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0629ffae8ccad60158714c55f7a5fd42}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_I2SCTRL\_JUSTIFY\_RIGHT@{UART\_I2SCTRL\_JUSTIFY\_RIGHT}}
\index{UART\_I2SCTRL\_JUSTIFY\_RIGHT@{UART\_I2SCTRL\_JUSTIFY\_RIGHT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_I2SCTRL\_JUSTIFY\_RIGHT}{UART\_I2SCTRL\_JUSTIFY\_RIGHT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0629ffae8ccad60158714c55f7a5fd42} 
\#define UART\+\_\+\+I2\+SCTRL\+\_\+\+JUSTIFY\+\_\+\+RIGHT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaabab4ab1d9dffadd4de55663585128b7}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+JUSTIFY\+\_\+\+RIGHT}} $<$$<$ 2)}

Shifted mode RIGHT for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab1646df38a03add4409c26913d3981f1}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_I2SCTRL\_MONO@{UART\_I2SCTRL\_MONO}}
\index{UART\_I2SCTRL\_MONO@{UART\_I2SCTRL\_MONO}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_I2SCTRL\_MONO}{UART\_I2SCTRL\_MONO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab1646df38a03add4409c26913d3981f1} 
\#define UART\+\_\+\+I2\+SCTRL\+\_\+\+MONO~(0x1\+UL $<$$<$ 1)}

Stero or Mono \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0aa35d2705b731d147f2e27b77a80cfa}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_I2SCTRL\_MONO\_DEFAULT@{UART\_I2SCTRL\_MONO\_DEFAULT}}
\index{UART\_I2SCTRL\_MONO\_DEFAULT@{UART\_I2SCTRL\_MONO\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_I2SCTRL\_MONO\_DEFAULT}{UART\_I2SCTRL\_MONO\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0aa35d2705b731d147f2e27b77a80cfa} 
\#define UART\+\_\+\+I2\+SCTRL\+\_\+\+MONO\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3a7c4dc81938a3cb2d202326c5fe8251}{\+\_\+\+UART\+\_\+\+I2\+SCTRL\+\_\+\+MONO\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for UART\+\_\+\+I2\+SCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadb48974764fec26da1917443665ae37c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IEN\_CCF@{UART\_IEN\_CCF}}
\index{UART\_IEN\_CCF@{UART\_IEN\_CCF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IEN\_CCF}{UART\_IEN\_CCF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadb48974764fec26da1917443665ae37c} 
\#define UART\+\_\+\+IEN\+\_\+\+CCF~(0x1\+UL $<$$<$ 12)}

Collision Check Fail Interrupt Enable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga69210e4e4f9f56844076aa7f638c78bb}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IEN\_CCF\_DEFAULT@{UART\_IEN\_CCF\_DEFAULT}}
\index{UART\_IEN\_CCF\_DEFAULT@{UART\_IEN\_CCF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IEN\_CCF\_DEFAULT}{UART\_IEN\_CCF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga69210e4e4f9f56844076aa7f638c78bb} 
\#define UART\+\_\+\+IEN\+\_\+\+CCF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa4c8a9581f3703abaf5cfdf79feffc7c}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+CCF\+\_\+\+DEFAULT}} $<$$<$ 12)}

Shifted mode DEFAULT for UART\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga682c641048e2b926d636d8418b70cedc}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IEN\_FERR@{UART\_IEN\_FERR}}
\index{UART\_IEN\_FERR@{UART\_IEN\_FERR}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IEN\_FERR}{UART\_IEN\_FERR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga682c641048e2b926d636d8418b70cedc} 
\#define UART\+\_\+\+IEN\+\_\+\+FERR~(0x1\+UL $<$$<$ 9)}

Framing Error Interrupt Enable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaedadc867fd66b1b5adcdd95be1c1186d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IEN\_FERR\_DEFAULT@{UART\_IEN\_FERR\_DEFAULT}}
\index{UART\_IEN\_FERR\_DEFAULT@{UART\_IEN\_FERR\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IEN\_FERR\_DEFAULT}{UART\_IEN\_FERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaedadc867fd66b1b5adcdd95be1c1186d} 
\#define UART\+\_\+\+IEN\+\_\+\+FERR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga49affb2a10cfec5057ec2a0e29f436db}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+FERR\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for UART\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf106ecaed16104d354445207e78d1c9e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IEN\_MPAF@{UART\_IEN\_MPAF}}
\index{UART\_IEN\_MPAF@{UART\_IEN\_MPAF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IEN\_MPAF}{UART\_IEN\_MPAF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf106ecaed16104d354445207e78d1c9e} 
\#define UART\+\_\+\+IEN\+\_\+\+MPAF~(0x1\+UL $<$$<$ 10)}

Multi-\/\+Processor Address Frame Interrupt Enable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac33f37c9e1dd58122ec55c433db645ee}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IEN\_MPAF\_DEFAULT@{UART\_IEN\_MPAF\_DEFAULT}}
\index{UART\_IEN\_MPAF\_DEFAULT@{UART\_IEN\_MPAF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IEN\_MPAF\_DEFAULT}{UART\_IEN\_MPAF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac33f37c9e1dd58122ec55c433db645ee} 
\#define UART\+\_\+\+IEN\+\_\+\+MPAF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad7a91620eb5642f89a7a423d33f7125f}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+MPAF\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for UART\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga54155ed6776bcc50d8d5fe7d2d008e0c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IEN\_PERR@{UART\_IEN\_PERR}}
\index{UART\_IEN\_PERR@{UART\_IEN\_PERR}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IEN\_PERR}{UART\_IEN\_PERR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga54155ed6776bcc50d8d5fe7d2d008e0c} 
\#define UART\+\_\+\+IEN\+\_\+\+PERR~(0x1\+UL $<$$<$ 8)}

Parity Error Interrupt Enable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa0b6ee094ede787e8c5514475c409949}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IEN\_PERR\_DEFAULT@{UART\_IEN\_PERR\_DEFAULT}}
\index{UART\_IEN\_PERR\_DEFAULT@{UART\_IEN\_PERR\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IEN\_PERR\_DEFAULT}{UART\_IEN\_PERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa0b6ee094ede787e8c5514475c409949} 
\#define UART\+\_\+\+IEN\+\_\+\+PERR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabee401f09cd59ecab72d4d4448443870}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+PERR\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for UART\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3febe2fb59c01b42acfd175d4efd246a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IEN\_RXDATAV@{UART\_IEN\_RXDATAV}}
\index{UART\_IEN\_RXDATAV@{UART\_IEN\_RXDATAV}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IEN\_RXDATAV}{UART\_IEN\_RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3febe2fb59c01b42acfd175d4efd246a} 
\#define UART\+\_\+\+IEN\+\_\+\+RXDATAV~(0x1\+UL $<$$<$ 2)}

RX Data Valid Interrupt Enable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf7fb3a0905d798f6efe8cfdc34efba23}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IEN\_RXDATAV\_DEFAULT@{UART\_IEN\_RXDATAV\_DEFAULT}}
\index{UART\_IEN\_RXDATAV\_DEFAULT@{UART\_IEN\_RXDATAV\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IEN\_RXDATAV\_DEFAULT}{UART\_IEN\_RXDATAV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf7fb3a0905d798f6efe8cfdc34efba23} 
\#define UART\+\_\+\+IEN\+\_\+\+RXDATAV\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga08bd8c49cf01ad98db0d51714c27befb}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXDATAV\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for UART\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga75762a43671ad0c0948c2a133f94d7f5}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IEN\_RXFULL@{UART\_IEN\_RXFULL}}
\index{UART\_IEN\_RXFULL@{UART\_IEN\_RXFULL}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IEN\_RXFULL}{UART\_IEN\_RXFULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga75762a43671ad0c0948c2a133f94d7f5} 
\#define UART\+\_\+\+IEN\+\_\+\+RXFULL~(0x1\+UL $<$$<$ 3)}

RX Buffer Full Interrupt Enable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga46c7b636d97df8cb261b86208fdaf3f7}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IEN\_RXFULL\_DEFAULT@{UART\_IEN\_RXFULL\_DEFAULT}}
\index{UART\_IEN\_RXFULL\_DEFAULT@{UART\_IEN\_RXFULL\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IEN\_RXFULL\_DEFAULT}{UART\_IEN\_RXFULL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga46c7b636d97df8cb261b86208fdaf3f7} 
\#define UART\+\_\+\+IEN\+\_\+\+RXFULL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3bd7e2c75bcb9411b64099137bacd746}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXFULL\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for UART\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaddd436990ee7ccbeb8946b5f0b7c752f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IEN\_RXOF@{UART\_IEN\_RXOF}}
\index{UART\_IEN\_RXOF@{UART\_IEN\_RXOF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IEN\_RXOF}{UART\_IEN\_RXOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaddd436990ee7ccbeb8946b5f0b7c752f} 
\#define UART\+\_\+\+IEN\+\_\+\+RXOF~(0x1\+UL $<$$<$ 4)}

RX Overflow Interrupt Enable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga312b0a1ad866146bf0e6ec74724eb6e9}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IEN\_RXOF\_DEFAULT@{UART\_IEN\_RXOF\_DEFAULT}}
\index{UART\_IEN\_RXOF\_DEFAULT@{UART\_IEN\_RXOF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IEN\_RXOF\_DEFAULT}{UART\_IEN\_RXOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga312b0a1ad866146bf0e6ec74724eb6e9} 
\#define UART\+\_\+\+IEN\+\_\+\+RXOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0958bd4ad575a995d1b7c3f70f503180}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXOF\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for UART\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga285349432f94b32a54ee31bb10bee0ba}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IEN\_RXUF@{UART\_IEN\_RXUF}}
\index{UART\_IEN\_RXUF@{UART\_IEN\_RXUF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IEN\_RXUF}{UART\_IEN\_RXUF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga285349432f94b32a54ee31bb10bee0ba} 
\#define UART\+\_\+\+IEN\+\_\+\+RXUF~(0x1\+UL $<$$<$ 5)}

RX Underflow Interrupt Enable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6f8f7c08c29ba9bd0bdf2e90464cb6d5}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IEN\_RXUF\_DEFAULT@{UART\_IEN\_RXUF\_DEFAULT}}
\index{UART\_IEN\_RXUF\_DEFAULT@{UART\_IEN\_RXUF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IEN\_RXUF\_DEFAULT}{UART\_IEN\_RXUF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6f8f7c08c29ba9bd0bdf2e90464cb6d5} 
\#define UART\+\_\+\+IEN\+\_\+\+RXUF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga34d735174ff83106ea63aaa26cbaf746}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+RXUF\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for UART\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad613018a11068af9e969d4032a3a064a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IEN\_SSM@{UART\_IEN\_SSM}}
\index{UART\_IEN\_SSM@{UART\_IEN\_SSM}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IEN\_SSM}{UART\_IEN\_SSM}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad613018a11068af9e969d4032a3a064a} 
\#define UART\+\_\+\+IEN\+\_\+\+SSM~(0x1\+UL $<$$<$ 11)}

Slave-\/\+Select In Master Mode Interrupt Enable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaeb725dc2204157913f68a5e143f96bd0}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IEN\_SSM\_DEFAULT@{UART\_IEN\_SSM\_DEFAULT}}
\index{UART\_IEN\_SSM\_DEFAULT@{UART\_IEN\_SSM\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IEN\_SSM\_DEFAULT}{UART\_IEN\_SSM\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaeb725dc2204157913f68a5e143f96bd0} 
\#define UART\+\_\+\+IEN\+\_\+\+SSM\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6dcef0cd818153a2528969503dc9b299}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+SSM\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for UART\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6c215ac1c28d6440f425d88db1fc85c3}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IEN\_TXBL@{UART\_IEN\_TXBL}}
\index{UART\_IEN\_TXBL@{UART\_IEN\_TXBL}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IEN\_TXBL}{UART\_IEN\_TXBL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6c215ac1c28d6440f425d88db1fc85c3} 
\#define UART\+\_\+\+IEN\+\_\+\+TXBL~(0x1\+UL $<$$<$ 1)}

TX Buffer Level Interrupt Enable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafd52eed84679f658207655dca27139f6}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IEN\_TXBL\_DEFAULT@{UART\_IEN\_TXBL\_DEFAULT}}
\index{UART\_IEN\_TXBL\_DEFAULT@{UART\_IEN\_TXBL\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IEN\_TXBL\_DEFAULT}{UART\_IEN\_TXBL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafd52eed84679f658207655dca27139f6} 
\#define UART\+\_\+\+IEN\+\_\+\+TXBL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf6e4d86564a2b4d67ea859980d085e84}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXBL\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for UART\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3d1d2c7fa9780d79ae7fea7e51f4705b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IEN\_TXC@{UART\_IEN\_TXC}}
\index{UART\_IEN\_TXC@{UART\_IEN\_TXC}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IEN\_TXC}{UART\_IEN\_TXC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3d1d2c7fa9780d79ae7fea7e51f4705b} 
\#define UART\+\_\+\+IEN\+\_\+\+TXC~(0x1\+UL $<$$<$ 0)}

TX Complete Interrupt Enable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8cf7eca2ea2c0b4d31468338b73a25e6}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IEN\_TXC\_DEFAULT@{UART\_IEN\_TXC\_DEFAULT}}
\index{UART\_IEN\_TXC\_DEFAULT@{UART\_IEN\_TXC\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IEN\_TXC\_DEFAULT}{UART\_IEN\_TXC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8cf7eca2ea2c0b4d31468338b73a25e6} 
\#define UART\+\_\+\+IEN\+\_\+\+TXC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad164af336b769f7bf2dd78158bb8206a}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXC\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for UART\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae9eb33c7798066b191d0e3428e2cc272}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IEN\_TXOF@{UART\_IEN\_TXOF}}
\index{UART\_IEN\_TXOF@{UART\_IEN\_TXOF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IEN\_TXOF}{UART\_IEN\_TXOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae9eb33c7798066b191d0e3428e2cc272} 
\#define UART\+\_\+\+IEN\+\_\+\+TXOF~(0x1\+UL $<$$<$ 6)}

TX Overflow Interrupt Enable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa52d55b8b743171e681745e9915a9fd9}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IEN\_TXOF\_DEFAULT@{UART\_IEN\_TXOF\_DEFAULT}}
\index{UART\_IEN\_TXOF\_DEFAULT@{UART\_IEN\_TXOF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IEN\_TXOF\_DEFAULT}{UART\_IEN\_TXOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa52d55b8b743171e681745e9915a9fd9} 
\#define UART\+\_\+\+IEN\+\_\+\+TXOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab42d807583e5ff677721d215710ff636}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXOF\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for UART\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa7bce3c0a3692a8eaf9ab61c19430a4e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IEN\_TXUF@{UART\_IEN\_TXUF}}
\index{UART\_IEN\_TXUF@{UART\_IEN\_TXUF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IEN\_TXUF}{UART\_IEN\_TXUF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa7bce3c0a3692a8eaf9ab61c19430a4e} 
\#define UART\+\_\+\+IEN\+\_\+\+TXUF~(0x1\+UL $<$$<$ 7)}

TX Underflow Interrupt Enable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga996ff8a4b6a12462a7b2bc272255ecfd}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IEN\_TXUF\_DEFAULT@{UART\_IEN\_TXUF\_DEFAULT}}
\index{UART\_IEN\_TXUF\_DEFAULT@{UART\_IEN\_TXUF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IEN\_TXUF\_DEFAULT}{UART\_IEN\_TXUF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga996ff8a4b6a12462a7b2bc272255ecfd} 
\#define UART\+\_\+\+IEN\+\_\+\+TXUF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga93c1a88d0d4a357b8323aba8fb1130e9}{\+\_\+\+UART\+\_\+\+IEN\+\_\+\+TXUF\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for UART\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa8edd03a3534947440690c591e5d8722}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IF\_CCF@{UART\_IF\_CCF}}
\index{UART\_IF\_CCF@{UART\_IF\_CCF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IF\_CCF}{UART\_IF\_CCF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa8edd03a3534947440690c591e5d8722} 
\#define UART\+\_\+\+IF\+\_\+\+CCF~(0x1\+UL $<$$<$ 12)}

Collision Check Fail Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf6c6028b8c652133820976d6a4585061}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IF\_CCF\_DEFAULT@{UART\_IF\_CCF\_DEFAULT}}
\index{UART\_IF\_CCF\_DEFAULT@{UART\_IF\_CCF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IF\_CCF\_DEFAULT}{UART\_IF\_CCF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf6c6028b8c652133820976d6a4585061} 
\#define UART\+\_\+\+IF\+\_\+\+CCF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4f85ad62d8865f414e612811680df6c3}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+CCF\+\_\+\+DEFAULT}} $<$$<$ 12)}

Shifted mode DEFAULT for UART\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga73e4efa106b22a241eec8cca4ce5a00f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IF\_FERR@{UART\_IF\_FERR}}
\index{UART\_IF\_FERR@{UART\_IF\_FERR}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IF\_FERR}{UART\_IF\_FERR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga73e4efa106b22a241eec8cca4ce5a00f} 
\#define UART\+\_\+\+IF\+\_\+\+FERR~(0x1\+UL $<$$<$ 9)}

Framing Error Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga50eef7db9324c3743dc3d93fe6834759}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IF\_FERR\_DEFAULT@{UART\_IF\_FERR\_DEFAULT}}
\index{UART\_IF\_FERR\_DEFAULT@{UART\_IF\_FERR\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IF\_FERR\_DEFAULT}{UART\_IF\_FERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga50eef7db9324c3743dc3d93fe6834759} 
\#define UART\+\_\+\+IF\+\_\+\+FERR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7dd227442dfa8bd223f0f73411fe18b7}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+FERR\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for UART\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad59470ea82569bcd9740858ab80a1348}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IF\_MPAF@{UART\_IF\_MPAF}}
\index{UART\_IF\_MPAF@{UART\_IF\_MPAF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IF\_MPAF}{UART\_IF\_MPAF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad59470ea82569bcd9740858ab80a1348} 
\#define UART\+\_\+\+IF\+\_\+\+MPAF~(0x1\+UL $<$$<$ 10)}

Multi-\/\+Processor Address Frame Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaca316f3839b8978ae486b0f4315904cb}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IF\_MPAF\_DEFAULT@{UART\_IF\_MPAF\_DEFAULT}}
\index{UART\_IF\_MPAF\_DEFAULT@{UART\_IF\_MPAF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IF\_MPAF\_DEFAULT}{UART\_IF\_MPAF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaca316f3839b8978ae486b0f4315904cb} 
\#define UART\+\_\+\+IF\+\_\+\+MPAF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga04f6a16aad1bf6b9fe6008a61fe46a99}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+MPAF\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for UART\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga981eb6d154636e805a7a144068ebf8c5}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IF\_PERR@{UART\_IF\_PERR}}
\index{UART\_IF\_PERR@{UART\_IF\_PERR}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IF\_PERR}{UART\_IF\_PERR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga981eb6d154636e805a7a144068ebf8c5} 
\#define UART\+\_\+\+IF\+\_\+\+PERR~(0x1\+UL $<$$<$ 8)}

Parity Error Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad5835aa564d280bd917deac45977c06f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IF\_PERR\_DEFAULT@{UART\_IF\_PERR\_DEFAULT}}
\index{UART\_IF\_PERR\_DEFAULT@{UART\_IF\_PERR\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IF\_PERR\_DEFAULT}{UART\_IF\_PERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad5835aa564d280bd917deac45977c06f} 
\#define UART\+\_\+\+IF\+\_\+\+PERR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacdb60a0648b176282731dc5adee9a736}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+PERR\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for UART\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga569876381422329356339f0fc844973d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IF\_RXDATAV@{UART\_IF\_RXDATAV}}
\index{UART\_IF\_RXDATAV@{UART\_IF\_RXDATAV}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IF\_RXDATAV}{UART\_IF\_RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga569876381422329356339f0fc844973d} 
\#define UART\+\_\+\+IF\+\_\+\+RXDATAV~(0x1\+UL $<$$<$ 2)}

RX Data Valid Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabb0bb296a308d734cfb5dfbd0a6bc1b2}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IF\_RXDATAV\_DEFAULT@{UART\_IF\_RXDATAV\_DEFAULT}}
\index{UART\_IF\_RXDATAV\_DEFAULT@{UART\_IF\_RXDATAV\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IF\_RXDATAV\_DEFAULT}{UART\_IF\_RXDATAV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabb0bb296a308d734cfb5dfbd0a6bc1b2} 
\#define UART\+\_\+\+IF\+\_\+\+RXDATAV\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga637d2a1603b611b4a1d637c5c2114753}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+RXDATAV\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for UART\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga227f68741020134d5c0dd39d2f62d4d7}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IF\_RXFULL@{UART\_IF\_RXFULL}}
\index{UART\_IF\_RXFULL@{UART\_IF\_RXFULL}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IF\_RXFULL}{UART\_IF\_RXFULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga227f68741020134d5c0dd39d2f62d4d7} 
\#define UART\+\_\+\+IF\+\_\+\+RXFULL~(0x1\+UL $<$$<$ 3)}

RX Buffer Full Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga84779fff7cf8336f14a867dc25c725e2}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IF\_RXFULL\_DEFAULT@{UART\_IF\_RXFULL\_DEFAULT}}
\index{UART\_IF\_RXFULL\_DEFAULT@{UART\_IF\_RXFULL\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IF\_RXFULL\_DEFAULT}{UART\_IF\_RXFULL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga84779fff7cf8336f14a867dc25c725e2} 
\#define UART\+\_\+\+IF\+\_\+\+RXFULL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3c232ae0d12d8b6a9cc70180157163cc}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+RXFULL\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for UART\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga10a0bd2e3d7b7cd1bb42f8fc2a367ba1}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IF\_RXOF@{UART\_IF\_RXOF}}
\index{UART\_IF\_RXOF@{UART\_IF\_RXOF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IF\_RXOF}{UART\_IF\_RXOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga10a0bd2e3d7b7cd1bb42f8fc2a367ba1} 
\#define UART\+\_\+\+IF\+\_\+\+RXOF~(0x1\+UL $<$$<$ 4)}

RX Overflow Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7f23a8c6b8c535c7f8e3ac727cc7613a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IF\_RXOF\_DEFAULT@{UART\_IF\_RXOF\_DEFAULT}}
\index{UART\_IF\_RXOF\_DEFAULT@{UART\_IF\_RXOF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IF\_RXOF\_DEFAULT}{UART\_IF\_RXOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7f23a8c6b8c535c7f8e3ac727cc7613a} 
\#define UART\+\_\+\+IF\+\_\+\+RXOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab2033e30d833dec11569d5afeba66a49}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+RXOF\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for UART\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3d67d61cf560ae48d4e0776e0377f35c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IF\_RXUF@{UART\_IF\_RXUF}}
\index{UART\_IF\_RXUF@{UART\_IF\_RXUF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IF\_RXUF}{UART\_IF\_RXUF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3d67d61cf560ae48d4e0776e0377f35c} 
\#define UART\+\_\+\+IF\+\_\+\+RXUF~(0x1\+UL $<$$<$ 5)}

RX Underflow Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadbc793a480a9692e796de28f37a7675a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IF\_RXUF\_DEFAULT@{UART\_IF\_RXUF\_DEFAULT}}
\index{UART\_IF\_RXUF\_DEFAULT@{UART\_IF\_RXUF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IF\_RXUF\_DEFAULT}{UART\_IF\_RXUF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadbc793a480a9692e796de28f37a7675a} 
\#define UART\+\_\+\+IF\+\_\+\+RXUF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4688592f3db35b0b8c8b4bc11a3a823c}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+RXUF\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for UART\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad9823a494eebcb153768f68871563801}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IF\_SSM@{UART\_IF\_SSM}}
\index{UART\_IF\_SSM@{UART\_IF\_SSM}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IF\_SSM}{UART\_IF\_SSM}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad9823a494eebcb153768f68871563801} 
\#define UART\+\_\+\+IF\+\_\+\+SSM~(0x1\+UL $<$$<$ 11)}

Slave-\/\+Select In Master Mode Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga40c961fce55830a32bd18f0d61d5be60}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IF\_SSM\_DEFAULT@{UART\_IF\_SSM\_DEFAULT}}
\index{UART\_IF\_SSM\_DEFAULT@{UART\_IF\_SSM\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IF\_SSM\_DEFAULT}{UART\_IF\_SSM\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga40c961fce55830a32bd18f0d61d5be60} 
\#define UART\+\_\+\+IF\+\_\+\+SSM\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa51c2a42cca313e7ef14004509fe31bd}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+SSM\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for UART\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafd7c86c6827f0fb547a565fa37e0c708}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IF\_TXBL@{UART\_IF\_TXBL}}
\index{UART\_IF\_TXBL@{UART\_IF\_TXBL}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IF\_TXBL}{UART\_IF\_TXBL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafd7c86c6827f0fb547a565fa37e0c708} 
\#define UART\+\_\+\+IF\+\_\+\+TXBL~(0x1\+UL $<$$<$ 1)}

TX Buffer Level Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gada1e8a036635c870bd35813d9bd2c283}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IF\_TXBL\_DEFAULT@{UART\_IF\_TXBL\_DEFAULT}}
\index{UART\_IF\_TXBL\_DEFAULT@{UART\_IF\_TXBL\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IF\_TXBL\_DEFAULT}{UART\_IF\_TXBL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gada1e8a036635c870bd35813d9bd2c283} 
\#define UART\+\_\+\+IF\+\_\+\+TXBL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaca2fd7d8d0110211d6882b8058dd7704}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+TXBL\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for UART\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0bcf7e9bd320173629f710576be16def}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IF\_TXC@{UART\_IF\_TXC}}
\index{UART\_IF\_TXC@{UART\_IF\_TXC}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IF\_TXC}{UART\_IF\_TXC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0bcf7e9bd320173629f710576be16def} 
\#define UART\+\_\+\+IF\+\_\+\+TXC~(0x1\+UL $<$$<$ 0)}

TX Complete Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf218b4766f0dd29acfacb8f686f96cab}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IF\_TXC\_DEFAULT@{UART\_IF\_TXC\_DEFAULT}}
\index{UART\_IF\_TXC\_DEFAULT@{UART\_IF\_TXC\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IF\_TXC\_DEFAULT}{UART\_IF\_TXC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf218b4766f0dd29acfacb8f686f96cab} 
\#define UART\+\_\+\+IF\+\_\+\+TXC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7574e381b171d92445a2e3131afef0bb}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+TXC\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for UART\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0107d3a094319f0494aebe228cf6c62d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IF\_TXOF@{UART\_IF\_TXOF}}
\index{UART\_IF\_TXOF@{UART\_IF\_TXOF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IF\_TXOF}{UART\_IF\_TXOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0107d3a094319f0494aebe228cf6c62d} 
\#define UART\+\_\+\+IF\+\_\+\+TXOF~(0x1\+UL $<$$<$ 6)}

TX Overflow Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa278a2bad4bb94fe0048f01d8d048720}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IF\_TXOF\_DEFAULT@{UART\_IF\_TXOF\_DEFAULT}}
\index{UART\_IF\_TXOF\_DEFAULT@{UART\_IF\_TXOF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IF\_TXOF\_DEFAULT}{UART\_IF\_TXOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa278a2bad4bb94fe0048f01d8d048720} 
\#define UART\+\_\+\+IF\+\_\+\+TXOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaafe1095267ad53e4fda0ee3818dba8c1}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+TXOF\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for UART\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf21548c8388b10b7f6b35e7f3bf1e279}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IF\_TXUF@{UART\_IF\_TXUF}}
\index{UART\_IF\_TXUF@{UART\_IF\_TXUF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IF\_TXUF}{UART\_IF\_TXUF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf21548c8388b10b7f6b35e7f3bf1e279} 
\#define UART\+\_\+\+IF\+\_\+\+TXUF~(0x1\+UL $<$$<$ 7)}

TX Underflow Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaea726af005acf3a8ea28065b07f516ec}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IF\_TXUF\_DEFAULT@{UART\_IF\_TXUF\_DEFAULT}}
\index{UART\_IF\_TXUF\_DEFAULT@{UART\_IF\_TXUF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IF\_TXUF\_DEFAULT}{UART\_IF\_TXUF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaea726af005acf3a8ea28065b07f516ec} 
\#define UART\+\_\+\+IF\+\_\+\+TXUF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacf2c84c86ca0ee8ebeff2a9d0545f267}{\+\_\+\+UART\+\_\+\+IF\+\_\+\+TXUF\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for UART\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf79712b35333138cc1a49790152a25d2}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFC\_CCF@{UART\_IFC\_CCF}}
\index{UART\_IFC\_CCF@{UART\_IFC\_CCF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFC\_CCF}{UART\_IFC\_CCF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf79712b35333138cc1a49790152a25d2} 
\#define UART\+\_\+\+IFC\+\_\+\+CCF~(0x1\+UL $<$$<$ 12)}

Clear Collision Check Fail Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga71b4a4e6e13353c1b2c9f20684a4aa49}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFC\_CCF\_DEFAULT@{UART\_IFC\_CCF\_DEFAULT}}
\index{UART\_IFC\_CCF\_DEFAULT@{UART\_IFC\_CCF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFC\_CCF\_DEFAULT}{UART\_IFC\_CCF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga71b4a4e6e13353c1b2c9f20684a4aa49} 
\#define UART\+\_\+\+IFC\+\_\+\+CCF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga110dfd6f9435935569a2c21d011d03a6}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+CCF\+\_\+\+DEFAULT}} $<$$<$ 12)}

Shifted mode DEFAULT for UART\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf13801f96f59bef78d53a21c2f496b3d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFC\_FERR@{UART\_IFC\_FERR}}
\index{UART\_IFC\_FERR@{UART\_IFC\_FERR}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFC\_FERR}{UART\_IFC\_FERR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf13801f96f59bef78d53a21c2f496b3d} 
\#define UART\+\_\+\+IFC\+\_\+\+FERR~(0x1\+UL $<$$<$ 9)}

Clear Framing Error Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7e0167a2264f2e92e6df9e166b0c905e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFC\_FERR\_DEFAULT@{UART\_IFC\_FERR\_DEFAULT}}
\index{UART\_IFC\_FERR\_DEFAULT@{UART\_IFC\_FERR\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFC\_FERR\_DEFAULT}{UART\_IFC\_FERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7e0167a2264f2e92e6df9e166b0c905e} 
\#define UART\+\_\+\+IFC\+\_\+\+FERR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabd6b13df20bfbc1c87f78b4693208e80}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+FERR\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for UART\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga404a08659393a979d18f79b145991cdd}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFC\_MPAF@{UART\_IFC\_MPAF}}
\index{UART\_IFC\_MPAF@{UART\_IFC\_MPAF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFC\_MPAF}{UART\_IFC\_MPAF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga404a08659393a979d18f79b145991cdd} 
\#define UART\+\_\+\+IFC\+\_\+\+MPAF~(0x1\+UL $<$$<$ 10)}

Clear Multi-\/\+Processor Address Frame Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadbe3e96d9d170aee75e473d439371f39}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFC\_MPAF\_DEFAULT@{UART\_IFC\_MPAF\_DEFAULT}}
\index{UART\_IFC\_MPAF\_DEFAULT@{UART\_IFC\_MPAF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFC\_MPAF\_DEFAULT}{UART\_IFC\_MPAF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadbe3e96d9d170aee75e473d439371f39} 
\#define UART\+\_\+\+IFC\+\_\+\+MPAF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga081494021a4cbabed06117f07a634999}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+MPAF\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for UART\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4e85dbb90b67c2ce06c27a54bef1a3b1}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFC\_PERR@{UART\_IFC\_PERR}}
\index{UART\_IFC\_PERR@{UART\_IFC\_PERR}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFC\_PERR}{UART\_IFC\_PERR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4e85dbb90b67c2ce06c27a54bef1a3b1} 
\#define UART\+\_\+\+IFC\+\_\+\+PERR~(0x1\+UL $<$$<$ 8)}

Clear Parity Error Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1749fb97dd70cc23f1a8a1fee4e0fcac}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFC\_PERR\_DEFAULT@{UART\_IFC\_PERR\_DEFAULT}}
\index{UART\_IFC\_PERR\_DEFAULT@{UART\_IFC\_PERR\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFC\_PERR\_DEFAULT}{UART\_IFC\_PERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1749fb97dd70cc23f1a8a1fee4e0fcac} 
\#define UART\+\_\+\+IFC\+\_\+\+PERR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga61680f74223c66f9c5ca795b1996fe62}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+PERR\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for UART\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga70d309af9e410c6ff13d906b790d1d12}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFC\_RXFULL@{UART\_IFC\_RXFULL}}
\index{UART\_IFC\_RXFULL@{UART\_IFC\_RXFULL}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFC\_RXFULL}{UART\_IFC\_RXFULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga70d309af9e410c6ff13d906b790d1d12} 
\#define UART\+\_\+\+IFC\+\_\+\+RXFULL~(0x1\+UL $<$$<$ 3)}

Clear RX Buffer Full Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga740ea67813f12375d660bca9d0d08580}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFC\_RXFULL\_DEFAULT@{UART\_IFC\_RXFULL\_DEFAULT}}
\index{UART\_IFC\_RXFULL\_DEFAULT@{UART\_IFC\_RXFULL\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFC\_RXFULL\_DEFAULT}{UART\_IFC\_RXFULL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga740ea67813f12375d660bca9d0d08580} 
\#define UART\+\_\+\+IFC\+\_\+\+RXFULL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6399d69c63a18c79720ab34e65c73c19}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+RXFULL\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for UART\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae8d5da5d6d74d661609bf8e9d02f0862}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFC\_RXOF@{UART\_IFC\_RXOF}}
\index{UART\_IFC\_RXOF@{UART\_IFC\_RXOF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFC\_RXOF}{UART\_IFC\_RXOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae8d5da5d6d74d661609bf8e9d02f0862} 
\#define UART\+\_\+\+IFC\+\_\+\+RXOF~(0x1\+UL $<$$<$ 4)}

Clear RX Overflow Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacb7283fa14d2aba5347342ab931e2c7a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFC\_RXOF\_DEFAULT@{UART\_IFC\_RXOF\_DEFAULT}}
\index{UART\_IFC\_RXOF\_DEFAULT@{UART\_IFC\_RXOF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFC\_RXOF\_DEFAULT}{UART\_IFC\_RXOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacb7283fa14d2aba5347342ab931e2c7a} 
\#define UART\+\_\+\+IFC\+\_\+\+RXOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga21a33cde68233fd049d0f0bfbe78232b}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+RXOF\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for UART\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabd49abf208dd32e8e6471042f27530e7}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFC\_RXUF@{UART\_IFC\_RXUF}}
\index{UART\_IFC\_RXUF@{UART\_IFC\_RXUF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFC\_RXUF}{UART\_IFC\_RXUF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabd49abf208dd32e8e6471042f27530e7} 
\#define UART\+\_\+\+IFC\+\_\+\+RXUF~(0x1\+UL $<$$<$ 5)}

Clear RX Underflow Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9f9d87fb088cd37a5f1f14e689b7dbb0}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFC\_RXUF\_DEFAULT@{UART\_IFC\_RXUF\_DEFAULT}}
\index{UART\_IFC\_RXUF\_DEFAULT@{UART\_IFC\_RXUF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFC\_RXUF\_DEFAULT}{UART\_IFC\_RXUF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9f9d87fb088cd37a5f1f14e689b7dbb0} 
\#define UART\+\_\+\+IFC\+\_\+\+RXUF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac5376e32d850b592eabeb66e5ddb5891}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+RXUF\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for UART\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaff0dece1ad0ab89eda7c20b7a910ed5b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFC\_SSM@{UART\_IFC\_SSM}}
\index{UART\_IFC\_SSM@{UART\_IFC\_SSM}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFC\_SSM}{UART\_IFC\_SSM}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaff0dece1ad0ab89eda7c20b7a910ed5b} 
\#define UART\+\_\+\+IFC\+\_\+\+SSM~(0x1\+UL $<$$<$ 11)}

Clear Slave-\/\+Select In Master Mode Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1cb193478f1c6609ad1a904dcdef7ccd}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFC\_SSM\_DEFAULT@{UART\_IFC\_SSM\_DEFAULT}}
\index{UART\_IFC\_SSM\_DEFAULT@{UART\_IFC\_SSM\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFC\_SSM\_DEFAULT}{UART\_IFC\_SSM\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1cb193478f1c6609ad1a904dcdef7ccd} 
\#define UART\+\_\+\+IFC\+\_\+\+SSM\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa5d9f832d4a8a531aad3df3673e9cffb}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+SSM\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for UART\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaca06882b2bf29aea9d55c96efe53344f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFC\_TXC@{UART\_IFC\_TXC}}
\index{UART\_IFC\_TXC@{UART\_IFC\_TXC}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFC\_TXC}{UART\_IFC\_TXC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaca06882b2bf29aea9d55c96efe53344f} 
\#define UART\+\_\+\+IFC\+\_\+\+TXC~(0x1\+UL $<$$<$ 0)}

Clear TX Complete Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga975ef1042642009ba5f27e8906a9daa0}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFC\_TXC\_DEFAULT@{UART\_IFC\_TXC\_DEFAULT}}
\index{UART\_IFC\_TXC\_DEFAULT@{UART\_IFC\_TXC\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFC\_TXC\_DEFAULT}{UART\_IFC\_TXC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga975ef1042642009ba5f27e8906a9daa0} 
\#define UART\+\_\+\+IFC\+\_\+\+TXC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga74dbc0c9a57f7e3dbb1ac79e639c7d1f}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+TXC\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for UART\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7df4f9452aa356b555370b771383474a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFC\_TXOF@{UART\_IFC\_TXOF}}
\index{UART\_IFC\_TXOF@{UART\_IFC\_TXOF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFC\_TXOF}{UART\_IFC\_TXOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7df4f9452aa356b555370b771383474a} 
\#define UART\+\_\+\+IFC\+\_\+\+TXOF~(0x1\+UL $<$$<$ 6)}

Clear TX Overflow Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae40107daf0eba126d13881035be14a79}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFC\_TXOF\_DEFAULT@{UART\_IFC\_TXOF\_DEFAULT}}
\index{UART\_IFC\_TXOF\_DEFAULT@{UART\_IFC\_TXOF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFC\_TXOF\_DEFAULT}{UART\_IFC\_TXOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae40107daf0eba126d13881035be14a79} 
\#define UART\+\_\+\+IFC\+\_\+\+TXOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad7f4a49c3027b5298c6f320404b89626}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+TXOF\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for UART\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga095f770a4487bf92292986fe98ebabaa}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFC\_TXUF@{UART\_IFC\_TXUF}}
\index{UART\_IFC\_TXUF@{UART\_IFC\_TXUF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFC\_TXUF}{UART\_IFC\_TXUF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga095f770a4487bf92292986fe98ebabaa} 
\#define UART\+\_\+\+IFC\+\_\+\+TXUF~(0x1\+UL $<$$<$ 7)}

Clear TX Underflow Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga09b49a5eb2209472f56bee188be95eb0}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFC\_TXUF\_DEFAULT@{UART\_IFC\_TXUF\_DEFAULT}}
\index{UART\_IFC\_TXUF\_DEFAULT@{UART\_IFC\_TXUF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFC\_TXUF\_DEFAULT}{UART\_IFC\_TXUF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga09b49a5eb2209472f56bee188be95eb0} 
\#define UART\+\_\+\+IFC\+\_\+\+TXUF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0747c7c2c01261e41b91a9a6827fcacb}{\+\_\+\+UART\+\_\+\+IFC\+\_\+\+TXUF\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for UART\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4df05a4093cd40923b3378548f4ee105}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFS\_CCF@{UART\_IFS\_CCF}}
\index{UART\_IFS\_CCF@{UART\_IFS\_CCF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFS\_CCF}{UART\_IFS\_CCF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4df05a4093cd40923b3378548f4ee105} 
\#define UART\+\_\+\+IFS\+\_\+\+CCF~(0x1\+UL $<$$<$ 12)}

Set Collision Check Fail Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae0befd5a157841b9a705b8e9b3c0ac9b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFS\_CCF\_DEFAULT@{UART\_IFS\_CCF\_DEFAULT}}
\index{UART\_IFS\_CCF\_DEFAULT@{UART\_IFS\_CCF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFS\_CCF\_DEFAULT}{UART\_IFS\_CCF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae0befd5a157841b9a705b8e9b3c0ac9b} 
\#define UART\+\_\+\+IFS\+\_\+\+CCF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga96b4723aa7cfb88fab03837e0197e96d}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+CCF\+\_\+\+DEFAULT}} $<$$<$ 12)}

Shifted mode DEFAULT for UART\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0706cd1c3824068684d4d03afa7e65f3}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFS\_FERR@{UART\_IFS\_FERR}}
\index{UART\_IFS\_FERR@{UART\_IFS\_FERR}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFS\_FERR}{UART\_IFS\_FERR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0706cd1c3824068684d4d03afa7e65f3} 
\#define UART\+\_\+\+IFS\+\_\+\+FERR~(0x1\+UL $<$$<$ 9)}

Set Framing Error Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3c87850787af4ec4f45b82f17324302c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFS\_FERR\_DEFAULT@{UART\_IFS\_FERR\_DEFAULT}}
\index{UART\_IFS\_FERR\_DEFAULT@{UART\_IFS\_FERR\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFS\_FERR\_DEFAULT}{UART\_IFS\_FERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3c87850787af4ec4f45b82f17324302c} 
\#define UART\+\_\+\+IFS\+\_\+\+FERR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6e709db1f8c13c9c1e958e66149baae5}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+FERR\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for UART\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga63eff28d1453a23660a91c498391169d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFS\_MPAF@{UART\_IFS\_MPAF}}
\index{UART\_IFS\_MPAF@{UART\_IFS\_MPAF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFS\_MPAF}{UART\_IFS\_MPAF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga63eff28d1453a23660a91c498391169d} 
\#define UART\+\_\+\+IFS\+\_\+\+MPAF~(0x1\+UL $<$$<$ 10)}

Set Multi-\/\+Processor Address Frame Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab49e40ef537a5bdebc6b9f3bb7431269}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFS\_MPAF\_DEFAULT@{UART\_IFS\_MPAF\_DEFAULT}}
\index{UART\_IFS\_MPAF\_DEFAULT@{UART\_IFS\_MPAF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFS\_MPAF\_DEFAULT}{UART\_IFS\_MPAF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab49e40ef537a5bdebc6b9f3bb7431269} 
\#define UART\+\_\+\+IFS\+\_\+\+MPAF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga86c3871ce6a0fa1754f6a9a976008260}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+MPAF\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for UART\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1fd7b8213700f21c098b16bfdc6659e6}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFS\_PERR@{UART\_IFS\_PERR}}
\index{UART\_IFS\_PERR@{UART\_IFS\_PERR}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFS\_PERR}{UART\_IFS\_PERR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1fd7b8213700f21c098b16bfdc6659e6} 
\#define UART\+\_\+\+IFS\+\_\+\+PERR~(0x1\+UL $<$$<$ 8)}

Set Parity Error Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga03afeb466c81880d3fde0ef27b82a193}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFS\_PERR\_DEFAULT@{UART\_IFS\_PERR\_DEFAULT}}
\index{UART\_IFS\_PERR\_DEFAULT@{UART\_IFS\_PERR\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFS\_PERR\_DEFAULT}{UART\_IFS\_PERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga03afeb466c81880d3fde0ef27b82a193} 
\#define UART\+\_\+\+IFS\+\_\+\+PERR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga01e4dca078ea392d776d44cfe71775b6}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+PERR\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for UART\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4ef99f63d47d498df93e0287a8ee9c77}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFS\_RXFULL@{UART\_IFS\_RXFULL}}
\index{UART\_IFS\_RXFULL@{UART\_IFS\_RXFULL}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFS\_RXFULL}{UART\_IFS\_RXFULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4ef99f63d47d498df93e0287a8ee9c77} 
\#define UART\+\_\+\+IFS\+\_\+\+RXFULL~(0x1\+UL $<$$<$ 3)}

Set RX Buffer Full Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafc8ebc826f8de637f70f4e0ddcbc046d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFS\_RXFULL\_DEFAULT@{UART\_IFS\_RXFULL\_DEFAULT}}
\index{UART\_IFS\_RXFULL\_DEFAULT@{UART\_IFS\_RXFULL\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFS\_RXFULL\_DEFAULT}{UART\_IFS\_RXFULL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafc8ebc826f8de637f70f4e0ddcbc046d} 
\#define UART\+\_\+\+IFS\+\_\+\+RXFULL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5372ef13920c5be8c6c354f03962a446}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+RXFULL\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for UART\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga372f92c70cca95158c08aaa548163d14}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFS\_RXOF@{UART\_IFS\_RXOF}}
\index{UART\_IFS\_RXOF@{UART\_IFS\_RXOF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFS\_RXOF}{UART\_IFS\_RXOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga372f92c70cca95158c08aaa548163d14} 
\#define UART\+\_\+\+IFS\+\_\+\+RXOF~(0x1\+UL $<$$<$ 4)}

Set RX Overflow Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga130659743c805d9f1e9a7d7abb162569}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFS\_RXOF\_DEFAULT@{UART\_IFS\_RXOF\_DEFAULT}}
\index{UART\_IFS\_RXOF\_DEFAULT@{UART\_IFS\_RXOF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFS\_RXOF\_DEFAULT}{UART\_IFS\_RXOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga130659743c805d9f1e9a7d7abb162569} 
\#define UART\+\_\+\+IFS\+\_\+\+RXOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7c2f9a7ae570c7cad0c994513df29cb3}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+RXOF\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for UART\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6d11a7301c407520abef9208f0c296c6}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFS\_RXUF@{UART\_IFS\_RXUF}}
\index{UART\_IFS\_RXUF@{UART\_IFS\_RXUF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFS\_RXUF}{UART\_IFS\_RXUF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6d11a7301c407520abef9208f0c296c6} 
\#define UART\+\_\+\+IFS\+\_\+\+RXUF~(0x1\+UL $<$$<$ 5)}

Set RX Underflow Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6c89c7ec9d1ac5c61397f5ef786f2b18}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFS\_RXUF\_DEFAULT@{UART\_IFS\_RXUF\_DEFAULT}}
\index{UART\_IFS\_RXUF\_DEFAULT@{UART\_IFS\_RXUF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFS\_RXUF\_DEFAULT}{UART\_IFS\_RXUF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6c89c7ec9d1ac5c61397f5ef786f2b18} 
\#define UART\+\_\+\+IFS\+\_\+\+RXUF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga19875bbd61ab76599ceca31ac637d9a6}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+RXUF\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for UART\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad5a3610ebd65eae3aa722e1b4d0e9a76}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFS\_SSM@{UART\_IFS\_SSM}}
\index{UART\_IFS\_SSM@{UART\_IFS\_SSM}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFS\_SSM}{UART\_IFS\_SSM}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad5a3610ebd65eae3aa722e1b4d0e9a76} 
\#define UART\+\_\+\+IFS\+\_\+\+SSM~(0x1\+UL $<$$<$ 11)}

Set Slave-\/\+Select in Master mode Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4d06df86f3d17249b2c305896ed06596}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFS\_SSM\_DEFAULT@{UART\_IFS\_SSM\_DEFAULT}}
\index{UART\_IFS\_SSM\_DEFAULT@{UART\_IFS\_SSM\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFS\_SSM\_DEFAULT}{UART\_IFS\_SSM\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4d06df86f3d17249b2c305896ed06596} 
\#define UART\+\_\+\+IFS\+\_\+\+SSM\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad307a1c258106a4a384eb53058ddc644}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+SSM\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for UART\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae2c638ad002f9e95bf7f85ab3cfcb307}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFS\_TXC@{UART\_IFS\_TXC}}
\index{UART\_IFS\_TXC@{UART\_IFS\_TXC}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFS\_TXC}{UART\_IFS\_TXC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae2c638ad002f9e95bf7f85ab3cfcb307} 
\#define UART\+\_\+\+IFS\+\_\+\+TXC~(0x1\+UL $<$$<$ 0)}

Set TX Complete Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga326acca4613211b84379ee9022cdca09}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFS\_TXC\_DEFAULT@{UART\_IFS\_TXC\_DEFAULT}}
\index{UART\_IFS\_TXC\_DEFAULT@{UART\_IFS\_TXC\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFS\_TXC\_DEFAULT}{UART\_IFS\_TXC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga326acca4613211b84379ee9022cdca09} 
\#define UART\+\_\+\+IFS\+\_\+\+TXC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaca7984eb35f56eb2b48e3ab472af9d1b}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+TXC\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for UART\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga653fb08b34573327056d89688564e1a2}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFS\_TXOF@{UART\_IFS\_TXOF}}
\index{UART\_IFS\_TXOF@{UART\_IFS\_TXOF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFS\_TXOF}{UART\_IFS\_TXOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga653fb08b34573327056d89688564e1a2} 
\#define UART\+\_\+\+IFS\+\_\+\+TXOF~(0x1\+UL $<$$<$ 6)}

Set TX Overflow Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4d0a7738d6689869e1ba809b59728757}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFS\_TXOF\_DEFAULT@{UART\_IFS\_TXOF\_DEFAULT}}
\index{UART\_IFS\_TXOF\_DEFAULT@{UART\_IFS\_TXOF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFS\_TXOF\_DEFAULT}{UART\_IFS\_TXOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4d0a7738d6689869e1ba809b59728757} 
\#define UART\+\_\+\+IFS\+\_\+\+TXOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gade79e83a5f531d1885233a5be6f11510}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+TXOF\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for UART\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab787a113d75595f0240e6f05f770d2d9}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFS\_TXUF@{UART\_IFS\_TXUF}}
\index{UART\_IFS\_TXUF@{UART\_IFS\_TXUF}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFS\_TXUF}{UART\_IFS\_TXUF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab787a113d75595f0240e6f05f770d2d9} 
\#define UART\+\_\+\+IFS\+\_\+\+TXUF~(0x1\+UL $<$$<$ 7)}

Set TX Underflow Interrupt Flag \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga342a3b920bf524108be683fa0d2871f2}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IFS\_TXUF\_DEFAULT@{UART\_IFS\_TXUF\_DEFAULT}}
\index{UART\_IFS\_TXUF\_DEFAULT@{UART\_IFS\_TXUF\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IFS\_TXUF\_DEFAULT}{UART\_IFS\_TXUF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga342a3b920bf524108be683fa0d2871f2} 
\#define UART\+\_\+\+IFS\+\_\+\+TXUF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga83d44d41f56bc0ab3ab3274a59859a01}{\+\_\+\+UART\+\_\+\+IFS\+\_\+\+TXUF\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for UART\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga209a0d34e34ee817baa6b08401850949}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_INPUT\_RXPRS@{UART\_INPUT\_RXPRS}}
\index{UART\_INPUT\_RXPRS@{UART\_INPUT\_RXPRS}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_INPUT\_RXPRS}{UART\_INPUT\_RXPRS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga209a0d34e34ee817baa6b08401850949} 
\#define UART\+\_\+\+INPUT\+\_\+\+RXPRS~(0x1\+UL $<$$<$ 4)}

PRS RX Enable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga62c3cb44396004728bce9a1088e6fd9c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_INPUT\_RXPRS\_DEFAULT@{UART\_INPUT\_RXPRS\_DEFAULT}}
\index{UART\_INPUT\_RXPRS\_DEFAULT@{UART\_INPUT\_RXPRS\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_INPUT\_RXPRS\_DEFAULT}{UART\_INPUT\_RXPRS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga62c3cb44396004728bce9a1088e6fd9c} 
\#define UART\+\_\+\+INPUT\+\_\+\+RXPRS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6b21a506244603f8795083d4af684642}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRS\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga830241a3c22a28401e8b07af0d05b4a1}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_INPUT\_RXPRSSEL\_DEFAULT@{UART\_INPUT\_RXPRSSEL\_DEFAULT}}
\index{UART\_INPUT\_RXPRSSEL\_DEFAULT@{UART\_INPUT\_RXPRSSEL\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_INPUT\_RXPRSSEL\_DEFAULT}{UART\_INPUT\_RXPRSSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga830241a3c22a28401e8b07af0d05b4a1} 
\#define UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4da96aa0e096c38fce0efd9df729d39d}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad7c962ec7418c795d986638b8c85dfea}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_INPUT\_RXPRSSEL\_PRSCH0@{UART\_INPUT\_RXPRSSEL\_PRSCH0}}
\index{UART\_INPUT\_RXPRSSEL\_PRSCH0@{UART\_INPUT\_RXPRSSEL\_PRSCH0}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_INPUT\_RXPRSSEL\_PRSCH0}{UART\_INPUT\_RXPRSSEL\_PRSCH0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad7c962ec7418c795d986638b8c85dfea} 
\#define UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH0~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae3b6787b012a3b9b32a19b7f1089df3c}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH0}} $<$$<$ 0)}

Shifted mode PRSCH0 for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac814aa48eba000edc8209fb64dd65599}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_INPUT\_RXPRSSEL\_PRSCH1@{UART\_INPUT\_RXPRSSEL\_PRSCH1}}
\index{UART\_INPUT\_RXPRSSEL\_PRSCH1@{UART\_INPUT\_RXPRSSEL\_PRSCH1}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_INPUT\_RXPRSSEL\_PRSCH1}{UART\_INPUT\_RXPRSSEL\_PRSCH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac814aa48eba000edc8209fb64dd65599} 
\#define UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH1~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2318e256ffbf1393b111c987ed32885d}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH1}} $<$$<$ 0)}

Shifted mode PRSCH1 for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9c9228885881c533df1ba2678a3b7d92}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_INPUT\_RXPRSSEL\_PRSCH10@{UART\_INPUT\_RXPRSSEL\_PRSCH10}}
\index{UART\_INPUT\_RXPRSSEL\_PRSCH10@{UART\_INPUT\_RXPRSSEL\_PRSCH10}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_INPUT\_RXPRSSEL\_PRSCH10}{UART\_INPUT\_RXPRSSEL\_PRSCH10}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9c9228885881c533df1ba2678a3b7d92} 
\#define UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH10~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafa9e9d63c93865e23157bb8d5cc5f899}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH10}} $<$$<$ 0)}

Shifted mode PRSCH10 for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa19b3a327a4767ac9d2113980b6605b3}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_INPUT\_RXPRSSEL\_PRSCH11@{UART\_INPUT\_RXPRSSEL\_PRSCH11}}
\index{UART\_INPUT\_RXPRSSEL\_PRSCH11@{UART\_INPUT\_RXPRSSEL\_PRSCH11}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_INPUT\_RXPRSSEL\_PRSCH11}{UART\_INPUT\_RXPRSSEL\_PRSCH11}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa19b3a327a4767ac9d2113980b6605b3} 
\#define UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH11~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadd09d65d6c7d79e4439ee661ccc7f51e}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH11}} $<$$<$ 0)}

Shifted mode PRSCH11 for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6540d46af0d424a44d1a14e772871e2b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_INPUT\_RXPRSSEL\_PRSCH2@{UART\_INPUT\_RXPRSSEL\_PRSCH2}}
\index{UART\_INPUT\_RXPRSSEL\_PRSCH2@{UART\_INPUT\_RXPRSSEL\_PRSCH2}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_INPUT\_RXPRSSEL\_PRSCH2}{UART\_INPUT\_RXPRSSEL\_PRSCH2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6540d46af0d424a44d1a14e772871e2b} 
\#define UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH2~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga106b6c6c1df27a7a5f622806622011e6}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH2}} $<$$<$ 0)}

Shifted mode PRSCH2 for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9215bccdd686e8fd57d219bf3da13067}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_INPUT\_RXPRSSEL\_PRSCH3@{UART\_INPUT\_RXPRSSEL\_PRSCH3}}
\index{UART\_INPUT\_RXPRSSEL\_PRSCH3@{UART\_INPUT\_RXPRSSEL\_PRSCH3}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_INPUT\_RXPRSSEL\_PRSCH3}{UART\_INPUT\_RXPRSSEL\_PRSCH3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9215bccdd686e8fd57d219bf3da13067} 
\#define UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH3~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7accab638d146b829162f20799d6265f}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH3}} $<$$<$ 0)}

Shifted mode PRSCH3 for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3024fde31ca4dafaea5362e6cf10d1f7}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_INPUT\_RXPRSSEL\_PRSCH4@{UART\_INPUT\_RXPRSSEL\_PRSCH4}}
\index{UART\_INPUT\_RXPRSSEL\_PRSCH4@{UART\_INPUT\_RXPRSSEL\_PRSCH4}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_INPUT\_RXPRSSEL\_PRSCH4}{UART\_INPUT\_RXPRSSEL\_PRSCH4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3024fde31ca4dafaea5362e6cf10d1f7} 
\#define UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH4~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga462982b04e3ac60c6e37743825be2da2}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH4}} $<$$<$ 0)}

Shifted mode PRSCH4 for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac3a719bbf4bed31287ba26ca6c23af3c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_INPUT\_RXPRSSEL\_PRSCH5@{UART\_INPUT\_RXPRSSEL\_PRSCH5}}
\index{UART\_INPUT\_RXPRSSEL\_PRSCH5@{UART\_INPUT\_RXPRSSEL\_PRSCH5}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_INPUT\_RXPRSSEL\_PRSCH5}{UART\_INPUT\_RXPRSSEL\_PRSCH5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac3a719bbf4bed31287ba26ca6c23af3c} 
\#define UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH5~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac5eb647874067fcbcf827bfd729315d2}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH5}} $<$$<$ 0)}

Shifted mode PRSCH5 for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1a498a579a3d89570736244ba9d7f2df}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_INPUT\_RXPRSSEL\_PRSCH6@{UART\_INPUT\_RXPRSSEL\_PRSCH6}}
\index{UART\_INPUT\_RXPRSSEL\_PRSCH6@{UART\_INPUT\_RXPRSSEL\_PRSCH6}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_INPUT\_RXPRSSEL\_PRSCH6}{UART\_INPUT\_RXPRSSEL\_PRSCH6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1a498a579a3d89570736244ba9d7f2df} 
\#define UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH6~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga06f1eaddf2ebf8304becd0257808cfa2}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH6}} $<$$<$ 0)}

Shifted mode PRSCH6 for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaed301981c2d3f4f61184288b26f1de1}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_INPUT\_RXPRSSEL\_PRSCH7@{UART\_INPUT\_RXPRSSEL\_PRSCH7}}
\index{UART\_INPUT\_RXPRSSEL\_PRSCH7@{UART\_INPUT\_RXPRSSEL\_PRSCH7}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_INPUT\_RXPRSSEL\_PRSCH7}{UART\_INPUT\_RXPRSSEL\_PRSCH7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaed301981c2d3f4f61184288b26f1de1} 
\#define UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH7~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad43166483f76282a4d1b1b4df2b527b2}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH7}} $<$$<$ 0)}

Shifted mode PRSCH7 for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga82b09a7c44f79797ef38ed078ef671cf}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_INPUT\_RXPRSSEL\_PRSCH8@{UART\_INPUT\_RXPRSSEL\_PRSCH8}}
\index{UART\_INPUT\_RXPRSSEL\_PRSCH8@{UART\_INPUT\_RXPRSSEL\_PRSCH8}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_INPUT\_RXPRSSEL\_PRSCH8}{UART\_INPUT\_RXPRSSEL\_PRSCH8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga82b09a7c44f79797ef38ed078ef671cf} 
\#define UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH8~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga00bc0f495b18e118e8453f591aa61beb}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH8}} $<$$<$ 0)}

Shifted mode PRSCH8 for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga32a8dfdc6fcee7fae6672678d6665b9a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_INPUT\_RXPRSSEL\_PRSCH9@{UART\_INPUT\_RXPRSSEL\_PRSCH9}}
\index{UART\_INPUT\_RXPRSSEL\_PRSCH9@{UART\_INPUT\_RXPRSSEL\_PRSCH9}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_INPUT\_RXPRSSEL\_PRSCH9}{UART\_INPUT\_RXPRSSEL\_PRSCH9}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga32a8dfdc6fcee7fae6672678d6665b9a} 
\#define UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH9~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga04ea63a458a17f8e7bffc6de3646f171}{\+\_\+\+UART\+\_\+\+INPUT\+\_\+\+RXPRSSEL\+\_\+\+PRSCH9}} $<$$<$ 0)}

Shifted mode PRSCH9 for UART\+\_\+\+INPUT \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2ced583ec81682ccfdbaecc268724dcd}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IRCTRL\_IREN@{UART\_IRCTRL\_IREN}}
\index{UART\_IRCTRL\_IREN@{UART\_IRCTRL\_IREN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IRCTRL\_IREN}{UART\_IRCTRL\_IREN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2ced583ec81682ccfdbaecc268724dcd} 
\#define UART\+\_\+\+IRCTRL\+\_\+\+IREN~(0x1\+UL $<$$<$ 0)}

Enable Ir\+DA Module \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacc9ed9f1000b5b89d40e8376b9ea557c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IRCTRL\_IREN\_DEFAULT@{UART\_IRCTRL\_IREN\_DEFAULT}}
\index{UART\_IRCTRL\_IREN\_DEFAULT@{UART\_IRCTRL\_IREN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IRCTRL\_IREN\_DEFAULT}{UART\_IRCTRL\_IREN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacc9ed9f1000b5b89d40e8376b9ea557c} 
\#define UART\+\_\+\+IRCTRL\+\_\+\+IREN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaad0c1b1b19af482da7a297aa643f6e0e}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IREN\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga08a4aeda6b308164d063a327eb15f506}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IRCTRL\_IRFILT@{UART\_IRCTRL\_IRFILT}}
\index{UART\_IRCTRL\_IRFILT@{UART\_IRCTRL\_IRFILT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IRCTRL\_IRFILT}{UART\_IRCTRL\_IRFILT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga08a4aeda6b308164d063a327eb15f506} 
\#define UART\+\_\+\+IRCTRL\+\_\+\+IRFILT~(0x1\+UL $<$$<$ 3)}

Ir\+DA RX Filter \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6ac794051d16d32f3a81b037cd096889}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IRCTRL\_IRFILT\_DEFAULT@{UART\_IRCTRL\_IRFILT\_DEFAULT}}
\index{UART\_IRCTRL\_IRFILT\_DEFAULT@{UART\_IRCTRL\_IRFILT\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IRCTRL\_IRFILT\_DEFAULT}{UART\_IRCTRL\_IRFILT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6ac794051d16d32f3a81b037cd096889} 
\#define UART\+\_\+\+IRCTRL\+\_\+\+IRFILT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga860bac25c5d532a3cd527d61207b3b68}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRFILT\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabf3010352bd2d004d44ebf8f4d79db1e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IRCTRL\_IRPRSEN@{UART\_IRCTRL\_IRPRSEN}}
\index{UART\_IRCTRL\_IRPRSEN@{UART\_IRCTRL\_IRPRSEN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IRCTRL\_IRPRSEN}{UART\_IRCTRL\_IRPRSEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabf3010352bd2d004d44ebf8f4d79db1e} 
\#define UART\+\_\+\+IRCTRL\+\_\+\+IRPRSEN~(0x1\+UL $<$$<$ 7)}

Ir\+DA PRS Channel Enable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacb9b27da59983b85e69e79585f814275}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IRCTRL\_IRPRSEN\_DEFAULT@{UART\_IRCTRL\_IRPRSEN\_DEFAULT}}
\index{UART\_IRCTRL\_IRPRSEN\_DEFAULT@{UART\_IRCTRL\_IRPRSEN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IRCTRL\_IRPRSEN\_DEFAULT}{UART\_IRCTRL\_IRPRSEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacb9b27da59983b85e69e79585f814275} 
\#define UART\+\_\+\+IRCTRL\+\_\+\+IRPRSEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabcce0c30243bc2018398a5349d6796da}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSEN\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1ce9e212b2b926413d3e74a4f7c6f4eb}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IRCTRL\_IRPRSSEL\_DEFAULT@{UART\_IRCTRL\_IRPRSSEL\_DEFAULT}}
\index{UART\_IRCTRL\_IRPRSSEL\_DEFAULT@{UART\_IRCTRL\_IRPRSSEL\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IRCTRL\_IRPRSSEL\_DEFAULT}{UART\_IRCTRL\_IRPRSSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1ce9e212b2b926413d3e74a4f7c6f4eb} 
\#define UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9c3fda97ce0033da32ee367913333818}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga73417512f65a223e211ce693285590ba}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IRCTRL\_IRPRSSEL\_PRSCH0@{UART\_IRCTRL\_IRPRSSEL\_PRSCH0}}
\index{UART\_IRCTRL\_IRPRSSEL\_PRSCH0@{UART\_IRCTRL\_IRPRSSEL\_PRSCH0}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IRCTRL\_IRPRSSEL\_PRSCH0}{UART\_IRCTRL\_IRPRSSEL\_PRSCH0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga73417512f65a223e211ce693285590ba} 
\#define UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH0~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3a98b69f50348a3a8b11fcc8baf9eaf8}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH0}} $<$$<$ 4)}

Shifted mode PRSCH0 for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga44c79df4e829159ff72f3221b376931d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IRCTRL\_IRPRSSEL\_PRSCH1@{UART\_IRCTRL\_IRPRSSEL\_PRSCH1}}
\index{UART\_IRCTRL\_IRPRSSEL\_PRSCH1@{UART\_IRCTRL\_IRPRSSEL\_PRSCH1}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IRCTRL\_IRPRSSEL\_PRSCH1}{UART\_IRCTRL\_IRPRSSEL\_PRSCH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga44c79df4e829159ff72f3221b376931d} 
\#define UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH1~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga057084a970f1d9e450ce9b9e5873b81a}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH1}} $<$$<$ 4)}

Shifted mode PRSCH1 for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gade989b12d190ae8202a9fafbcb5f3f86}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IRCTRL\_IRPRSSEL\_PRSCH2@{UART\_IRCTRL\_IRPRSSEL\_PRSCH2}}
\index{UART\_IRCTRL\_IRPRSSEL\_PRSCH2@{UART\_IRCTRL\_IRPRSSEL\_PRSCH2}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IRCTRL\_IRPRSSEL\_PRSCH2}{UART\_IRCTRL\_IRPRSSEL\_PRSCH2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gade989b12d190ae8202a9fafbcb5f3f86} 
\#define UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH2~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6169a0d8cd22c27033a96c67a87000e1}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH2}} $<$$<$ 4)}

Shifted mode PRSCH2 for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa4ad21b8e8bc02e73d198a9986677edc}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IRCTRL\_IRPRSSEL\_PRSCH3@{UART\_IRCTRL\_IRPRSSEL\_PRSCH3}}
\index{UART\_IRCTRL\_IRPRSSEL\_PRSCH3@{UART\_IRCTRL\_IRPRSSEL\_PRSCH3}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IRCTRL\_IRPRSSEL\_PRSCH3}{UART\_IRCTRL\_IRPRSSEL\_PRSCH3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa4ad21b8e8bc02e73d198a9986677edc} 
\#define UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH3~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae1b2fba175477e87585388bdfdc2c44a}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH3}} $<$$<$ 4)}

Shifted mode PRSCH3 for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5c310e2890ba45f501932682aff80401}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IRCTRL\_IRPRSSEL\_PRSCH4@{UART\_IRCTRL\_IRPRSSEL\_PRSCH4}}
\index{UART\_IRCTRL\_IRPRSSEL\_PRSCH4@{UART\_IRCTRL\_IRPRSSEL\_PRSCH4}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IRCTRL\_IRPRSSEL\_PRSCH4}{UART\_IRCTRL\_IRPRSSEL\_PRSCH4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5c310e2890ba45f501932682aff80401} 
\#define UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH4~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3db5f3bfb94735d0f12bfcdca6fe70e0}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH4}} $<$$<$ 4)}

Shifted mode PRSCH4 for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2623749511db0cbf511223cd34d80083}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IRCTRL\_IRPRSSEL\_PRSCH5@{UART\_IRCTRL\_IRPRSSEL\_PRSCH5}}
\index{UART\_IRCTRL\_IRPRSSEL\_PRSCH5@{UART\_IRCTRL\_IRPRSSEL\_PRSCH5}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IRCTRL\_IRPRSSEL\_PRSCH5}{UART\_IRCTRL\_IRPRSSEL\_PRSCH5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2623749511db0cbf511223cd34d80083} 
\#define UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH5~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga75a958563f1043e1a8b33d5fd31f0026}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH5}} $<$$<$ 4)}

Shifted mode PRSCH5 for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga119152b6e867a1681cead7d71b7dec1d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IRCTRL\_IRPRSSEL\_PRSCH6@{UART\_IRCTRL\_IRPRSSEL\_PRSCH6}}
\index{UART\_IRCTRL\_IRPRSSEL\_PRSCH6@{UART\_IRCTRL\_IRPRSSEL\_PRSCH6}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IRCTRL\_IRPRSSEL\_PRSCH6}{UART\_IRCTRL\_IRPRSSEL\_PRSCH6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga119152b6e867a1681cead7d71b7dec1d} 
\#define UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH6~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab0666c4907b35c1fdbb6f5c1ed97461b}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH6}} $<$$<$ 4)}

Shifted mode PRSCH6 for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga817c1c1b3e6efe81c092a4634e7f0f19}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IRCTRL\_IRPRSSEL\_PRSCH7@{UART\_IRCTRL\_IRPRSSEL\_PRSCH7}}
\index{UART\_IRCTRL\_IRPRSSEL\_PRSCH7@{UART\_IRCTRL\_IRPRSSEL\_PRSCH7}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IRCTRL\_IRPRSSEL\_PRSCH7}{UART\_IRCTRL\_IRPRSSEL\_PRSCH7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga817c1c1b3e6efe81c092a4634e7f0f19} 
\#define UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH7~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2fb29b94c3cbeffbe852e2ba46f082f7}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPRSSEL\+\_\+\+PRSCH7}} $<$$<$ 4)}

Shifted mode PRSCH7 for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2ef6f2460fbbd14ce3f9a77ddbf84375}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IRCTRL\_IRPW\_DEFAULT@{UART\_IRCTRL\_IRPW\_DEFAULT}}
\index{UART\_IRCTRL\_IRPW\_DEFAULT@{UART\_IRCTRL\_IRPW\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IRCTRL\_IRPW\_DEFAULT}{UART\_IRCTRL\_IRPW\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2ef6f2460fbbd14ce3f9a77ddbf84375} 
\#define UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4bba3f3b08e41b2410b0896aeb2838cb}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab0469ececa00f2777ff1b85e84b172cb}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IRCTRL\_IRPW\_FOUR@{UART\_IRCTRL\_IRPW\_FOUR}}
\index{UART\_IRCTRL\_IRPW\_FOUR@{UART\_IRCTRL\_IRPW\_FOUR}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IRCTRL\_IRPW\_FOUR}{UART\_IRCTRL\_IRPW\_FOUR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab0469ececa00f2777ff1b85e84b172cb} 
\#define UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+FOUR~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9daf7929c5bdf864b93ed4186d9dd81e}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+FOUR}} $<$$<$ 1)}

Shifted mode FOUR for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaeb7202b94c3eb277edf4b8c624704532}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IRCTRL\_IRPW\_ONE@{UART\_IRCTRL\_IRPW\_ONE}}
\index{UART\_IRCTRL\_IRPW\_ONE@{UART\_IRCTRL\_IRPW\_ONE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IRCTRL\_IRPW\_ONE}{UART\_IRCTRL\_IRPW\_ONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaeb7202b94c3eb277edf4b8c624704532} 
\#define UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+ONE~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad8d1f30a08eee8317ecd6f239482908b}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+ONE}} $<$$<$ 1)}

Shifted mode ONE for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4a76ba6bcaf9219d0077c2e80660a3e2}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IRCTRL\_IRPW\_THREE@{UART\_IRCTRL\_IRPW\_THREE}}
\index{UART\_IRCTRL\_IRPW\_THREE@{UART\_IRCTRL\_IRPW\_THREE}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IRCTRL\_IRPW\_THREE}{UART\_IRCTRL\_IRPW\_THREE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4a76ba6bcaf9219d0077c2e80660a3e2} 
\#define UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+THREE~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga05a2c0ca82be28e11014a9a218a6f049}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+THREE}} $<$$<$ 1)}

Shifted mode THREE for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9ee2d96fb863d7f4667dd401abc382db}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_IRCTRL\_IRPW\_TWO@{UART\_IRCTRL\_IRPW\_TWO}}
\index{UART\_IRCTRL\_IRPW\_TWO@{UART\_IRCTRL\_IRPW\_TWO}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_IRCTRL\_IRPW\_TWO}{UART\_IRCTRL\_IRPW\_TWO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga9ee2d96fb863d7f4667dd401abc382db} 
\#define UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+TWO~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabf828f10419077e3c1063a7726e51beb}{\+\_\+\+UART\+\_\+\+IRCTRL\+\_\+\+IRPW\+\_\+\+TWO}} $<$$<$ 1)}

Shifted mode TWO for UART\+\_\+\+IRCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga62bcbd230faebc58031f002d3ce5adca}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_ROUTE\_CLKPEN@{UART\_ROUTE\_CLKPEN}}
\index{UART\_ROUTE\_CLKPEN@{UART\_ROUTE\_CLKPEN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_ROUTE\_CLKPEN}{UART\_ROUTE\_CLKPEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga62bcbd230faebc58031f002d3ce5adca} 
\#define UART\+\_\+\+ROUTE\+\_\+\+CLKPEN~(0x1\+UL $<$$<$ 3)}

CLK Pin Enable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga966d14dbcc3520f2e81ee0f6dfc4b576}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_ROUTE\_CLKPEN\_DEFAULT@{UART\_ROUTE\_CLKPEN\_DEFAULT}}
\index{UART\_ROUTE\_CLKPEN\_DEFAULT@{UART\_ROUTE\_CLKPEN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_ROUTE\_CLKPEN\_DEFAULT}{UART\_ROUTE\_CLKPEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga966d14dbcc3520f2e81ee0f6dfc4b576} 
\#define UART\+\_\+\+ROUTE\+\_\+\+CLKPEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad972fa771de6e7c64d173cf51699b6ec}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+CLKPEN\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for UART\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac90d30417ea3e61f880501f39a38f579}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_ROUTE\_CSPEN@{UART\_ROUTE\_CSPEN}}
\index{UART\_ROUTE\_CSPEN@{UART\_ROUTE\_CSPEN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_ROUTE\_CSPEN}{UART\_ROUTE\_CSPEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac90d30417ea3e61f880501f39a38f579} 
\#define UART\+\_\+\+ROUTE\+\_\+\+CSPEN~(0x1\+UL $<$$<$ 2)}

CS Pin Enable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga14f663ef14ff5cbf1bf026b94538643e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_ROUTE\_CSPEN\_DEFAULT@{UART\_ROUTE\_CSPEN\_DEFAULT}}
\index{UART\_ROUTE\_CSPEN\_DEFAULT@{UART\_ROUTE\_CSPEN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_ROUTE\_CSPEN\_DEFAULT}{UART\_ROUTE\_CSPEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga14f663ef14ff5cbf1bf026b94538643e} 
\#define UART\+\_\+\+ROUTE\+\_\+\+CSPEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab682a0f3a862cdf7657e3ba407912876}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+CSPEN\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for UART\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga769ece425f69e8cb0d6905fd0c12122f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_ROUTE\_LOCATION\_DEFAULT@{UART\_ROUTE\_LOCATION\_DEFAULT}}
\index{UART\_ROUTE\_LOCATION\_DEFAULT@{UART\_ROUTE\_LOCATION\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_ROUTE\_LOCATION\_DEFAULT}{UART\_ROUTE\_LOCATION\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga769ece425f69e8cb0d6905fd0c12122f} 
\#define UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0015f533a58f3f599e0575af6f02424c}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for UART\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2710177e8f08b31d41c8c97d80b181fa}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_ROUTE\_LOCATION\_LOC0@{UART\_ROUTE\_LOCATION\_LOC0}}
\index{UART\_ROUTE\_LOCATION\_LOC0@{UART\_ROUTE\_LOCATION\_LOC0}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_ROUTE\_LOCATION\_LOC0}{UART\_ROUTE\_LOCATION\_LOC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2710177e8f08b31d41c8c97d80b181fa} 
\#define UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaddc2c83ba82cbea67aa21ad79fe89a5}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0}} $<$$<$ 8)}

Shifted mode LOC0 for UART\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae81b8a0260dd8a4466c1846c1eb4c9b6}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_ROUTE\_LOCATION\_LOC1@{UART\_ROUTE\_LOCATION\_LOC1}}
\index{UART\_ROUTE\_LOCATION\_LOC1@{UART\_ROUTE\_LOCATION\_LOC1}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_ROUTE\_LOCATION\_LOC1}{UART\_ROUTE\_LOCATION\_LOC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae81b8a0260dd8a4466c1846c1eb4c9b6} 
\#define UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1d138170d42c568b54d2be3dd766dfb4}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1}} $<$$<$ 8)}

Shifted mode LOC1 for UART\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafd3633d3f00ecc10190ebde8a7c9abb3}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_ROUTE\_LOCATION\_LOC2@{UART\_ROUTE\_LOCATION\_LOC2}}
\index{UART\_ROUTE\_LOCATION\_LOC2@{UART\_ROUTE\_LOCATION\_LOC2}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_ROUTE\_LOCATION\_LOC2}{UART\_ROUTE\_LOCATION\_LOC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafd3633d3f00ecc10190ebde8a7c9abb3} 
\#define UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC2~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaecc9135aaa8402886442469cf8b9526e}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC2}} $<$$<$ 8)}

Shifted mode LOC2 for UART\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga510ab04b3a0bc261b89c32ad2809a7d3}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_ROUTE\_LOCATION\_LOC3@{UART\_ROUTE\_LOCATION\_LOC3}}
\index{UART\_ROUTE\_LOCATION\_LOC3@{UART\_ROUTE\_LOCATION\_LOC3}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_ROUTE\_LOCATION\_LOC3}{UART\_ROUTE\_LOCATION\_LOC3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga510ab04b3a0bc261b89c32ad2809a7d3} 
\#define UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC3~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga50ea333fee858c9259cfbfea0e790851}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC3}} $<$$<$ 8)}

Shifted mode LOC3 for UART\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga77ac399d1f78b12409754d2ed6daace4}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_ROUTE\_LOCATION\_LOC4@{UART\_ROUTE\_LOCATION\_LOC4}}
\index{UART\_ROUTE\_LOCATION\_LOC4@{UART\_ROUTE\_LOCATION\_LOC4}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_ROUTE\_LOCATION\_LOC4}{UART\_ROUTE\_LOCATION\_LOC4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga77ac399d1f78b12409754d2ed6daace4} 
\#define UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC4~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabd5fb13507ac9563947c0241540eb918}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC4}} $<$$<$ 8)}

Shifted mode LOC4 for UART\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafed2a58b89a62543100ecab5da60b413}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_ROUTE\_LOCATION\_LOC5@{UART\_ROUTE\_LOCATION\_LOC5}}
\index{UART\_ROUTE\_LOCATION\_LOC5@{UART\_ROUTE\_LOCATION\_LOC5}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_ROUTE\_LOCATION\_LOC5}{UART\_ROUTE\_LOCATION\_LOC5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafed2a58b89a62543100ecab5da60b413} 
\#define UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC5~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga52c9355494c6f7bab761e09a6d48fa20}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC5}} $<$$<$ 8)}

Shifted mode LOC5 for UART\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac4234ac882ebedd0423a853b57f1e39d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_ROUTE\_RXPEN@{UART\_ROUTE\_RXPEN}}
\index{UART\_ROUTE\_RXPEN@{UART\_ROUTE\_RXPEN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_ROUTE\_RXPEN}{UART\_ROUTE\_RXPEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac4234ac882ebedd0423a853b57f1e39d} 
\#define UART\+\_\+\+ROUTE\+\_\+\+RXPEN~(0x1\+UL $<$$<$ 0)}

RX Pin Enable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8fce005ad02c1c5ca9c28a05d2e76b3c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_ROUTE\_RXPEN\_DEFAULT@{UART\_ROUTE\_RXPEN\_DEFAULT}}
\index{UART\_ROUTE\_RXPEN\_DEFAULT@{UART\_ROUTE\_RXPEN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_ROUTE\_RXPEN\_DEFAULT}{UART\_ROUTE\_RXPEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8fce005ad02c1c5ca9c28a05d2e76b3c} 
\#define UART\+\_\+\+ROUTE\+\_\+\+RXPEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga748aac9ee0c2be460528548046e21cb6}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+RXPEN\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for UART\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadfc155d52326e24b01f44da7f288303c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_ROUTE\_TXPEN@{UART\_ROUTE\_TXPEN}}
\index{UART\_ROUTE\_TXPEN@{UART\_ROUTE\_TXPEN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_ROUTE\_TXPEN}{UART\_ROUTE\_TXPEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadfc155d52326e24b01f44da7f288303c} 
\#define UART\+\_\+\+ROUTE\+\_\+\+TXPEN~(0x1\+UL $<$$<$ 1)}

TX Pin Enable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaff03c79d973b95b6da9fc2424b3d65b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_ROUTE\_TXPEN\_DEFAULT@{UART\_ROUTE\_TXPEN\_DEFAULT}}
\index{UART\_ROUTE\_TXPEN\_DEFAULT@{UART\_ROUTE\_TXPEN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_ROUTE\_TXPEN\_DEFAULT}{UART\_ROUTE\_TXPEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaff03c79d973b95b6da9fc2424b3d65b} 
\#define UART\+\_\+\+ROUTE\+\_\+\+TXPEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3c44148b318153298e3f6fadb4c25e66}{\+\_\+\+UART\+\_\+\+ROUTE\+\_\+\+TXPEN\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for UART\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacc0614ea5944587a32745bb184139c15}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDATA\_RXDATA\_DEFAULT@{UART\_RXDATA\_RXDATA\_DEFAULT}}
\index{UART\_RXDATA\_RXDATA\_DEFAULT@{UART\_RXDATA\_RXDATA\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDATA\_RXDATA\_DEFAULT}{UART\_RXDATA\_RXDATA\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacc0614ea5944587a32745bb184139c15} 
\#define UART\+\_\+\+RXDATA\+\_\+\+RXDATA\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7ac92e3d287c5f25b22e2afe92c65b4b}{\+\_\+\+UART\+\_\+\+RXDATA\+\_\+\+RXDATA\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for UART\+\_\+\+RXDATA \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga494a2607654dd14c0594a5bae97c3b84}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDATAX\_FERR@{UART\_RXDATAX\_FERR}}
\index{UART\_RXDATAX\_FERR@{UART\_RXDATAX\_FERR}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDATAX\_FERR}{UART\_RXDATAX\_FERR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga494a2607654dd14c0594a5bae97c3b84} 
\#define UART\+\_\+\+RXDATAX\+\_\+\+FERR~(0x1\+UL $<$$<$ 15)}

Data Framing Error \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab18e228f5d4fecf05bea9ce74917ff58}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDATAX\_FERR\_DEFAULT@{UART\_RXDATAX\_FERR\_DEFAULT}}
\index{UART\_RXDATAX\_FERR\_DEFAULT@{UART\_RXDATAX\_FERR\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDATAX\_FERR\_DEFAULT}{UART\_RXDATAX\_FERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab18e228f5d4fecf05bea9ce74917ff58} 
\#define UART\+\_\+\+RXDATAX\+\_\+\+FERR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa69a9282c3705c7812ca0aa434c75a3b}{\+\_\+\+UART\+\_\+\+RXDATAX\+\_\+\+FERR\+\_\+\+DEFAULT}} $<$$<$ 15)}

Shifted mode DEFAULT for UART\+\_\+\+RXDATAX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad0affb0907ef2e7fcf950d3a0b38a0cb}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDATAX\_PERR@{UART\_RXDATAX\_PERR}}
\index{UART\_RXDATAX\_PERR@{UART\_RXDATAX\_PERR}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDATAX\_PERR}{UART\_RXDATAX\_PERR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad0affb0907ef2e7fcf950d3a0b38a0cb} 
\#define UART\+\_\+\+RXDATAX\+\_\+\+PERR~(0x1\+UL $<$$<$ 14)}

Data Parity Error \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf2d9bab2c512af65bf160e8d76103f4f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDATAX\_PERR\_DEFAULT@{UART\_RXDATAX\_PERR\_DEFAULT}}
\index{UART\_RXDATAX\_PERR\_DEFAULT@{UART\_RXDATAX\_PERR\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDATAX\_PERR\_DEFAULT}{UART\_RXDATAX\_PERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf2d9bab2c512af65bf160e8d76103f4f} 
\#define UART\+\_\+\+RXDATAX\+\_\+\+PERR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7b1328486caf167d81d18cf1bb0ce42c}{\+\_\+\+UART\+\_\+\+RXDATAX\+\_\+\+PERR\+\_\+\+DEFAULT}} $<$$<$ 14)}

Shifted mode DEFAULT for UART\+\_\+\+RXDATAX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6928c1d45dd3ffea7dc2b9504833cab5}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDATAX\_RXDATA\_DEFAULT@{UART\_RXDATAX\_RXDATA\_DEFAULT}}
\index{UART\_RXDATAX\_RXDATA\_DEFAULT@{UART\_RXDATAX\_RXDATA\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDATAX\_RXDATA\_DEFAULT}{UART\_RXDATAX\_RXDATA\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6928c1d45dd3ffea7dc2b9504833cab5} 
\#define UART\+\_\+\+RXDATAX\+\_\+\+RXDATA\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaa208bb547990f948a2f339d49611a25}{\+\_\+\+UART\+\_\+\+RXDATAX\+\_\+\+RXDATA\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for UART\+\_\+\+RXDATAX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5367c7fb7fa1ccf76cf68526ab210b1d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDATAXP\_FERRP@{UART\_RXDATAXP\_FERRP}}
\index{UART\_RXDATAXP\_FERRP@{UART\_RXDATAXP\_FERRP}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDATAXP\_FERRP}{UART\_RXDATAXP\_FERRP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5367c7fb7fa1ccf76cf68526ab210b1d} 
\#define UART\+\_\+\+RXDATAXP\+\_\+\+FERRP~(0x1\+UL $<$$<$ 15)}

Data Framing Error Peek \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga202fd772c1f629129edfbbd5f093d643}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDATAXP\_FERRP\_DEFAULT@{UART\_RXDATAXP\_FERRP\_DEFAULT}}
\index{UART\_RXDATAXP\_FERRP\_DEFAULT@{UART\_RXDATAXP\_FERRP\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDATAXP\_FERRP\_DEFAULT}{UART\_RXDATAXP\_FERRP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga202fd772c1f629129edfbbd5f093d643} 
\#define UART\+\_\+\+RXDATAXP\+\_\+\+FERRP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga549b2578ca2f341128edc8a1a61bcb49}{\+\_\+\+UART\+\_\+\+RXDATAXP\+\_\+\+FERRP\+\_\+\+DEFAULT}} $<$$<$ 15)}

Shifted mode DEFAULT for UART\+\_\+\+RXDATAXP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae361b4521766b1f71c362cda0d913c78}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDATAXP\_PERRP@{UART\_RXDATAXP\_PERRP}}
\index{UART\_RXDATAXP\_PERRP@{UART\_RXDATAXP\_PERRP}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDATAXP\_PERRP}{UART\_RXDATAXP\_PERRP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae361b4521766b1f71c362cda0d913c78} 
\#define UART\+\_\+\+RXDATAXP\+\_\+\+PERRP~(0x1\+UL $<$$<$ 14)}

Data Parity Error Peek \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga477b3f9d60d6bd5837c461ac258563e0}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDATAXP\_PERRP\_DEFAULT@{UART\_RXDATAXP\_PERRP\_DEFAULT}}
\index{UART\_RXDATAXP\_PERRP\_DEFAULT@{UART\_RXDATAXP\_PERRP\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDATAXP\_PERRP\_DEFAULT}{UART\_RXDATAXP\_PERRP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga477b3f9d60d6bd5837c461ac258563e0} 
\#define UART\+\_\+\+RXDATAXP\+\_\+\+PERRP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7d5dfba5deac15d5306225fd01fbdb0c}{\+\_\+\+UART\+\_\+\+RXDATAXP\+\_\+\+PERRP\+\_\+\+DEFAULT}} $<$$<$ 14)}

Shifted mode DEFAULT for UART\+\_\+\+RXDATAXP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga36d0e5392f7c3dcd415ec26541674956}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDATAXP\_RXDATAP\_DEFAULT@{UART\_RXDATAXP\_RXDATAP\_DEFAULT}}
\index{UART\_RXDATAXP\_RXDATAP\_DEFAULT@{UART\_RXDATAXP\_RXDATAP\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDATAXP\_RXDATAP\_DEFAULT}{UART\_RXDATAXP\_RXDATAP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga36d0e5392f7c3dcd415ec26541674956} 
\#define UART\+\_\+\+RXDATAXP\+\_\+\+RXDATAP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6693013fc8b4bc78fe7ecf31a9bcb302}{\+\_\+\+UART\+\_\+\+RXDATAXP\+\_\+\+RXDATAP\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for UART\+\_\+\+RXDATAXP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0b5049bef1a27f08c1453d31437f7784}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDOUBLE\_RXDATA0\_DEFAULT@{UART\_RXDOUBLE\_RXDATA0\_DEFAULT}}
\index{UART\_RXDOUBLE\_RXDATA0\_DEFAULT@{UART\_RXDOUBLE\_RXDATA0\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDOUBLE\_RXDATA0\_DEFAULT}{UART\_RXDOUBLE\_RXDATA0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0b5049bef1a27f08c1453d31437f7784} 
\#define UART\+\_\+\+RXDOUBLE\+\_\+\+RXDATA0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa1ee12b0858a661c1ce10977ef5e10f3}{\+\_\+\+UART\+\_\+\+RXDOUBLE\+\_\+\+RXDATA0\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for UART\+\_\+\+RXDOUBLE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3eadc2a36ca8a36d8b349dea6c75f369}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDOUBLE\_RXDATA1\_DEFAULT@{UART\_RXDOUBLE\_RXDATA1\_DEFAULT}}
\index{UART\_RXDOUBLE\_RXDATA1\_DEFAULT@{UART\_RXDOUBLE\_RXDATA1\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDOUBLE\_RXDATA1\_DEFAULT}{UART\_RXDOUBLE\_RXDATA1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3eadc2a36ca8a36d8b349dea6c75f369} 
\#define UART\+\_\+\+RXDOUBLE\+\_\+\+RXDATA1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga406f890c7da80bb53887c4df32c93669}{\+\_\+\+UART\+\_\+\+RXDOUBLE\+\_\+\+RXDATA1\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for UART\+\_\+\+RXDOUBLE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga49eea1e7272c8a7ceae876d6d78e0799}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDOUBLEX\_FERR0@{UART\_RXDOUBLEX\_FERR0}}
\index{UART\_RXDOUBLEX\_FERR0@{UART\_RXDOUBLEX\_FERR0}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDOUBLEX\_FERR0}{UART\_RXDOUBLEX\_FERR0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga49eea1e7272c8a7ceae876d6d78e0799} 
\#define UART\+\_\+\+RXDOUBLEX\+\_\+\+FERR0~(0x1\+UL $<$$<$ 15)}

Data Framing Error 0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaffda0e13e652cfdb308204e05a7ad151}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDOUBLEX\_FERR0\_DEFAULT@{UART\_RXDOUBLEX\_FERR0\_DEFAULT}}
\index{UART\_RXDOUBLEX\_FERR0\_DEFAULT@{UART\_RXDOUBLEX\_FERR0\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDOUBLEX\_FERR0\_DEFAULT}{UART\_RXDOUBLEX\_FERR0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaffda0e13e652cfdb308204e05a7ad151} 
\#define UART\+\_\+\+RXDOUBLEX\+\_\+\+FERR0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0f0bd878338d447d6194c9649fda8938}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+FERR0\+\_\+\+DEFAULT}} $<$$<$ 15)}

Shifted mode DEFAULT for UART\+\_\+\+RXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac5860c1b4a37eec3367687c6a31276e7}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDOUBLEX\_FERR1@{UART\_RXDOUBLEX\_FERR1}}
\index{UART\_RXDOUBLEX\_FERR1@{UART\_RXDOUBLEX\_FERR1}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDOUBLEX\_FERR1}{UART\_RXDOUBLEX\_FERR1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac5860c1b4a37eec3367687c6a31276e7} 
\#define UART\+\_\+\+RXDOUBLEX\+\_\+\+FERR1~(0x1\+UL $<$$<$ 31)}

Data Framing Error 1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga68c2a17a12232dbd7f42cd46f43d1141}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDOUBLEX\_FERR1\_DEFAULT@{UART\_RXDOUBLEX\_FERR1\_DEFAULT}}
\index{UART\_RXDOUBLEX\_FERR1\_DEFAULT@{UART\_RXDOUBLEX\_FERR1\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDOUBLEX\_FERR1\_DEFAULT}{UART\_RXDOUBLEX\_FERR1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga68c2a17a12232dbd7f42cd46f43d1141} 
\#define UART\+\_\+\+RXDOUBLEX\+\_\+\+FERR1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1cdd8e434a7e50aa4090844913a558a9}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+FERR1\+\_\+\+DEFAULT}} $<$$<$ 31)}

Shifted mode DEFAULT for UART\+\_\+\+RXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafb0bc5cb65d2c1167f428e0ec3ef4e41}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDOUBLEX\_PERR0@{UART\_RXDOUBLEX\_PERR0}}
\index{UART\_RXDOUBLEX\_PERR0@{UART\_RXDOUBLEX\_PERR0}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDOUBLEX\_PERR0}{UART\_RXDOUBLEX\_PERR0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafb0bc5cb65d2c1167f428e0ec3ef4e41} 
\#define UART\+\_\+\+RXDOUBLEX\+\_\+\+PERR0~(0x1\+UL $<$$<$ 14)}

Data Parity Error 0 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga781f1eba0b6db71cd1997f40cbd95a48}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDOUBLEX\_PERR0\_DEFAULT@{UART\_RXDOUBLEX\_PERR0\_DEFAULT}}
\index{UART\_RXDOUBLEX\_PERR0\_DEFAULT@{UART\_RXDOUBLEX\_PERR0\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDOUBLEX\_PERR0\_DEFAULT}{UART\_RXDOUBLEX\_PERR0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga781f1eba0b6db71cd1997f40cbd95a48} 
\#define UART\+\_\+\+RXDOUBLEX\+\_\+\+PERR0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa8a6cd006b6effa9f0c7aa8bcadf686e}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+PERR0\+\_\+\+DEFAULT}} $<$$<$ 14)}

Shifted mode DEFAULT for UART\+\_\+\+RXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga03ab3cd213b77c023427fcd1940f6d42}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDOUBLEX\_PERR1@{UART\_RXDOUBLEX\_PERR1}}
\index{UART\_RXDOUBLEX\_PERR1@{UART\_RXDOUBLEX\_PERR1}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDOUBLEX\_PERR1}{UART\_RXDOUBLEX\_PERR1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga03ab3cd213b77c023427fcd1940f6d42} 
\#define UART\+\_\+\+RXDOUBLEX\+\_\+\+PERR1~(0x1\+UL $<$$<$ 30)}

Data Parity Error 1 \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga98f809641e5bf841346c711b10ff08cb}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDOUBLEX\_PERR1\_DEFAULT@{UART\_RXDOUBLEX\_PERR1\_DEFAULT}}
\index{UART\_RXDOUBLEX\_PERR1\_DEFAULT@{UART\_RXDOUBLEX\_PERR1\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDOUBLEX\_PERR1\_DEFAULT}{UART\_RXDOUBLEX\_PERR1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga98f809641e5bf841346c711b10ff08cb} 
\#define UART\+\_\+\+RXDOUBLEX\+\_\+\+PERR1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa27a1e07713f93f1912ff4ca9fe57608}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+PERR1\+\_\+\+DEFAULT}} $<$$<$ 30)}

Shifted mode DEFAULT for UART\+\_\+\+RXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga52640914cf67ccca20df535624beff27}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDOUBLEX\_RXDATA0\_DEFAULT@{UART\_RXDOUBLEX\_RXDATA0\_DEFAULT}}
\index{UART\_RXDOUBLEX\_RXDATA0\_DEFAULT@{UART\_RXDOUBLEX\_RXDATA0\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDOUBLEX\_RXDATA0\_DEFAULT}{UART\_RXDOUBLEX\_RXDATA0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga52640914cf67ccca20df535624beff27} 
\#define UART\+\_\+\+RXDOUBLEX\+\_\+\+RXDATA0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa19896b4e3c79e82b5811c3d950c42ef}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+RXDATA0\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for UART\+\_\+\+RXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga02a16bca629b277d3b0bf4bc29ba5299}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDOUBLEX\_RXDATA1\_DEFAULT@{UART\_RXDOUBLEX\_RXDATA1\_DEFAULT}}
\index{UART\_RXDOUBLEX\_RXDATA1\_DEFAULT@{UART\_RXDOUBLEX\_RXDATA1\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDOUBLEX\_RXDATA1\_DEFAULT}{UART\_RXDOUBLEX\_RXDATA1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga02a16bca629b277d3b0bf4bc29ba5299} 
\#define UART\+\_\+\+RXDOUBLEX\+\_\+\+RXDATA1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4942a941ccc461c50bd7d85cb5111dda}{\+\_\+\+UART\+\_\+\+RXDOUBLEX\+\_\+\+RXDATA1\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for UART\+\_\+\+RXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa2917744aaa14b4430f44423b42d618e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDOUBLEXP\_FERRP0@{UART\_RXDOUBLEXP\_FERRP0}}
\index{UART\_RXDOUBLEXP\_FERRP0@{UART\_RXDOUBLEXP\_FERRP0}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDOUBLEXP\_FERRP0}{UART\_RXDOUBLEXP\_FERRP0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa2917744aaa14b4430f44423b42d618e} 
\#define UART\+\_\+\+RXDOUBLEXP\+\_\+\+FERRP0~(0x1\+UL $<$$<$ 15)}

Data Framing Error 0 Peek \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga270339ea789d8db4114155e696736fc8}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDOUBLEXP\_FERRP0\_DEFAULT@{UART\_RXDOUBLEXP\_FERRP0\_DEFAULT}}
\index{UART\_RXDOUBLEXP\_FERRP0\_DEFAULT@{UART\_RXDOUBLEXP\_FERRP0\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDOUBLEXP\_FERRP0\_DEFAULT}{UART\_RXDOUBLEXP\_FERRP0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga270339ea789d8db4114155e696736fc8} 
\#define UART\+\_\+\+RXDOUBLEXP\+\_\+\+FERRP0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga076ffc11322bb2b69544a7a9cdfa1fde}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+FERRP0\+\_\+\+DEFAULT}} $<$$<$ 15)}

Shifted mode DEFAULT for UART\+\_\+\+RXDOUBLEXP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga06bd60ac7738926c12b047eb33bdf3c8}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDOUBLEXP\_FERRP1@{UART\_RXDOUBLEXP\_FERRP1}}
\index{UART\_RXDOUBLEXP\_FERRP1@{UART\_RXDOUBLEXP\_FERRP1}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDOUBLEXP\_FERRP1}{UART\_RXDOUBLEXP\_FERRP1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga06bd60ac7738926c12b047eb33bdf3c8} 
\#define UART\+\_\+\+RXDOUBLEXP\+\_\+\+FERRP1~(0x1\+UL $<$$<$ 31)}

Data Framing Error 1 Peek \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1e32546181bab5b2496f7b2cf28f7d6e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDOUBLEXP\_FERRP1\_DEFAULT@{UART\_RXDOUBLEXP\_FERRP1\_DEFAULT}}
\index{UART\_RXDOUBLEXP\_FERRP1\_DEFAULT@{UART\_RXDOUBLEXP\_FERRP1\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDOUBLEXP\_FERRP1\_DEFAULT}{UART\_RXDOUBLEXP\_FERRP1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1e32546181bab5b2496f7b2cf28f7d6e} 
\#define UART\+\_\+\+RXDOUBLEXP\+\_\+\+FERRP1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga25b28bba3f416ee6870be76b428b7aa1}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+FERRP1\+\_\+\+DEFAULT}} $<$$<$ 31)}

Shifted mode DEFAULT for UART\+\_\+\+RXDOUBLEXP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5f649fc5db13dcc06ef5ffda2c9395b6}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDOUBLEXP\_PERRP0@{UART\_RXDOUBLEXP\_PERRP0}}
\index{UART\_RXDOUBLEXP\_PERRP0@{UART\_RXDOUBLEXP\_PERRP0}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDOUBLEXP\_PERRP0}{UART\_RXDOUBLEXP\_PERRP0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5f649fc5db13dcc06ef5ffda2c9395b6} 
\#define UART\+\_\+\+RXDOUBLEXP\+\_\+\+PERRP0~(0x1\+UL $<$$<$ 14)}

Data Parity Error 0 Peek \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga097ebb60a7e8998b74623d46a9e20fbc}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDOUBLEXP\_PERRP0\_DEFAULT@{UART\_RXDOUBLEXP\_PERRP0\_DEFAULT}}
\index{UART\_RXDOUBLEXP\_PERRP0\_DEFAULT@{UART\_RXDOUBLEXP\_PERRP0\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDOUBLEXP\_PERRP0\_DEFAULT}{UART\_RXDOUBLEXP\_PERRP0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga097ebb60a7e8998b74623d46a9e20fbc} 
\#define UART\+\_\+\+RXDOUBLEXP\+\_\+\+PERRP0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga84c4b920a6cd8079a1362437d687de59}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+PERRP0\+\_\+\+DEFAULT}} $<$$<$ 14)}

Shifted mode DEFAULT for UART\+\_\+\+RXDOUBLEXP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad254ee15ea89b70bc567ad48b896fe7b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDOUBLEXP\_PERRP1@{UART\_RXDOUBLEXP\_PERRP1}}
\index{UART\_RXDOUBLEXP\_PERRP1@{UART\_RXDOUBLEXP\_PERRP1}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDOUBLEXP\_PERRP1}{UART\_RXDOUBLEXP\_PERRP1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad254ee15ea89b70bc567ad48b896fe7b} 
\#define UART\+\_\+\+RXDOUBLEXP\+\_\+\+PERRP1~(0x1\+UL $<$$<$ 30)}

Data Parity Error 1 Peek \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab5cc597ff7f6dc46435699a1116e6959}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDOUBLEXP\_PERRP1\_DEFAULT@{UART\_RXDOUBLEXP\_PERRP1\_DEFAULT}}
\index{UART\_RXDOUBLEXP\_PERRP1\_DEFAULT@{UART\_RXDOUBLEXP\_PERRP1\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDOUBLEXP\_PERRP1\_DEFAULT}{UART\_RXDOUBLEXP\_PERRP1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab5cc597ff7f6dc46435699a1116e6959} 
\#define UART\+\_\+\+RXDOUBLEXP\+\_\+\+PERRP1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafbb190e9815728f530dca8f7e0e462b0}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+PERRP1\+\_\+\+DEFAULT}} $<$$<$ 30)}

Shifted mode DEFAULT for UART\+\_\+\+RXDOUBLEXP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8334f89ff2bada3923fe96c339eeaf5a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDOUBLEXP\_RXDATAP0\_DEFAULT@{UART\_RXDOUBLEXP\_RXDATAP0\_DEFAULT}}
\index{UART\_RXDOUBLEXP\_RXDATAP0\_DEFAULT@{UART\_RXDOUBLEXP\_RXDATAP0\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDOUBLEXP\_RXDATAP0\_DEFAULT}{UART\_RXDOUBLEXP\_RXDATAP0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8334f89ff2bada3923fe96c339eeaf5a} 
\#define UART\+\_\+\+RXDOUBLEXP\+\_\+\+RXDATAP0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0600f626bf33be5ac675ac597654f2b5}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+RXDATAP0\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for UART\+\_\+\+RXDOUBLEXP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga152a2b71af2eab4125d0c3c00d17cfe5}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_RXDOUBLEXP\_RXDATAP1\_DEFAULT@{UART\_RXDOUBLEXP\_RXDATAP1\_DEFAULT}}
\index{UART\_RXDOUBLEXP\_RXDATAP1\_DEFAULT@{UART\_RXDOUBLEXP\_RXDATAP1\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_RXDOUBLEXP\_RXDATAP1\_DEFAULT}{UART\_RXDOUBLEXP\_RXDATAP1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga152a2b71af2eab4125d0c3c00d17cfe5} 
\#define UART\+\_\+\+RXDOUBLEXP\+\_\+\+RXDATAP1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae9b697ab157b0b9976930a02a397841e}{\+\_\+\+UART\+\_\+\+RXDOUBLEXP\+\_\+\+RXDATAP1\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for UART\+\_\+\+RXDOUBLEXP \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga163f9679c45590d099dcd2205cbe8ca4}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_STATUS\_MASTER@{UART\_STATUS\_MASTER}}
\index{UART\_STATUS\_MASTER@{UART\_STATUS\_MASTER}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_STATUS\_MASTER}{UART\_STATUS\_MASTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga163f9679c45590d099dcd2205cbe8ca4} 
\#define UART\+\_\+\+STATUS\+\_\+\+MASTER~(0x1\+UL $<$$<$ 2)}

SPI Master Mode \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabe295af4b79350c6fb3fedee471b4b6a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_STATUS\_MASTER\_DEFAULT@{UART\_STATUS\_MASTER\_DEFAULT}}
\index{UART\_STATUS\_MASTER\_DEFAULT@{UART\_STATUS\_MASTER\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_STATUS\_MASTER\_DEFAULT}{UART\_STATUS\_MASTER\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabe295af4b79350c6fb3fedee471b4b6a} 
\#define UART\+\_\+\+STATUS\+\_\+\+MASTER\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga70da8b753a6bc2ead7b2c8416e543db6}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+MASTER\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for UART\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0c0fda99ca12a9d2ebf162e672456535}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_STATUS\_RXBLOCK@{UART\_STATUS\_RXBLOCK}}
\index{UART\_STATUS\_RXBLOCK@{UART\_STATUS\_RXBLOCK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_STATUS\_RXBLOCK}{UART\_STATUS\_RXBLOCK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0c0fda99ca12a9d2ebf162e672456535} 
\#define UART\+\_\+\+STATUS\+\_\+\+RXBLOCK~(0x1\+UL $<$$<$ 3)}

Block Incoming Data \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga89c55effcbdeb446a6ead8700ea38e96}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_STATUS\_RXBLOCK\_DEFAULT@{UART\_STATUS\_RXBLOCK\_DEFAULT}}
\index{UART\_STATUS\_RXBLOCK\_DEFAULT@{UART\_STATUS\_RXBLOCK\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_STATUS\_RXBLOCK\_DEFAULT}{UART\_STATUS\_RXBLOCK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga89c55effcbdeb446a6ead8700ea38e96} 
\#define UART\+\_\+\+STATUS\+\_\+\+RXBLOCK\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae767dd897f90d04d5387ee451930241a}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXBLOCK\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for UART\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3cafe042a1d5edfae0230d77f63c61c6}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_STATUS\_RXDATAV@{UART\_STATUS\_RXDATAV}}
\index{UART\_STATUS\_RXDATAV@{UART\_STATUS\_RXDATAV}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_STATUS\_RXDATAV}{UART\_STATUS\_RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3cafe042a1d5edfae0230d77f63c61c6} 
\#define UART\+\_\+\+STATUS\+\_\+\+RXDATAV~(0x1\+UL $<$$<$ 7)}

RX Data Valid \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaab71d6c3546c83b9244c3dbc0d19280}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_STATUS\_RXDATAV\_DEFAULT@{UART\_STATUS\_RXDATAV\_DEFAULT}}
\index{UART\_STATUS\_RXDATAV\_DEFAULT@{UART\_STATUS\_RXDATAV\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_STATUS\_RXDATAV\_DEFAULT}{UART\_STATUS\_RXDATAV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaab71d6c3546c83b9244c3dbc0d19280} 
\#define UART\+\_\+\+STATUS\+\_\+\+RXDATAV\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga272b0b1c2156a6da6038ff2c59c8ac99}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXDATAV\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for UART\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga085b8ed18aa86c777e8f7bf7359acfda}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_STATUS\_RXDATAVRIGHT@{UART\_STATUS\_RXDATAVRIGHT}}
\index{UART\_STATUS\_RXDATAVRIGHT@{UART\_STATUS\_RXDATAVRIGHT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_STATUS\_RXDATAVRIGHT}{UART\_STATUS\_RXDATAVRIGHT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga085b8ed18aa86c777e8f7bf7359acfda} 
\#define UART\+\_\+\+STATUS\+\_\+\+RXDATAVRIGHT~(0x1\+UL $<$$<$ 11)}

RX Data Right \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaae797a9e5d1717eace2228dfdda99ed2}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_STATUS\_RXDATAVRIGHT\_DEFAULT@{UART\_STATUS\_RXDATAVRIGHT\_DEFAULT}}
\index{UART\_STATUS\_RXDATAVRIGHT\_DEFAULT@{UART\_STATUS\_RXDATAVRIGHT\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_STATUS\_RXDATAVRIGHT\_DEFAULT}{UART\_STATUS\_RXDATAVRIGHT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaae797a9e5d1717eace2228dfdda99ed2} 
\#define UART\+\_\+\+STATUS\+\_\+\+RXDATAVRIGHT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1d0a88ece5b19d5c58ed74162d52c058}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXDATAVRIGHT\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for UART\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf9749a9f30a116c44a7a5f4778a30b2a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_STATUS\_RXENS@{UART\_STATUS\_RXENS}}
\index{UART\_STATUS\_RXENS@{UART\_STATUS\_RXENS}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_STATUS\_RXENS}{UART\_STATUS\_RXENS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf9749a9f30a116c44a7a5f4778a30b2a} 
\#define UART\+\_\+\+STATUS\+\_\+\+RXENS~(0x1\+UL $<$$<$ 0)}

Receiver Enable Status \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7f23dc27b60a7b1cc5bfe932f4d77479}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_STATUS\_RXENS\_DEFAULT@{UART\_STATUS\_RXENS\_DEFAULT}}
\index{UART\_STATUS\_RXENS\_DEFAULT@{UART\_STATUS\_RXENS\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_STATUS\_RXENS\_DEFAULT}{UART\_STATUS\_RXENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7f23dc27b60a7b1cc5bfe932f4d77479} 
\#define UART\+\_\+\+STATUS\+\_\+\+RXENS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6e411ec8cdd50086ef1a28fd0c84daec}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXENS\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for UART\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga11ae809ef55ccad5b53184800d2c8b09}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_STATUS\_RXFULL@{UART\_STATUS\_RXFULL}}
\index{UART\_STATUS\_RXFULL@{UART\_STATUS\_RXFULL}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_STATUS\_RXFULL}{UART\_STATUS\_RXFULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga11ae809ef55ccad5b53184800d2c8b09} 
\#define UART\+\_\+\+STATUS\+\_\+\+RXFULL~(0x1\+UL $<$$<$ 8)}

RX FIFO Full \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga87e0e6c6a6218f569e3e1dc30de7dcd1}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_STATUS\_RXFULL\_DEFAULT@{UART\_STATUS\_RXFULL\_DEFAULT}}
\index{UART\_STATUS\_RXFULL\_DEFAULT@{UART\_STATUS\_RXFULL\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_STATUS\_RXFULL\_DEFAULT}{UART\_STATUS\_RXFULL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga87e0e6c6a6218f569e3e1dc30de7dcd1} 
\#define UART\+\_\+\+STATUS\+\_\+\+RXFULL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga781f1fd4530a6419276359516f7d7c94}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXFULL\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for UART\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga63e69b0a4e32352e62e4e6bea136883f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_STATUS\_RXFULLRIGHT@{UART\_STATUS\_RXFULLRIGHT}}
\index{UART\_STATUS\_RXFULLRIGHT@{UART\_STATUS\_RXFULLRIGHT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_STATUS\_RXFULLRIGHT}{UART\_STATUS\_RXFULLRIGHT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga63e69b0a4e32352e62e4e6bea136883f} 
\#define UART\+\_\+\+STATUS\+\_\+\+RXFULLRIGHT~(0x1\+UL $<$$<$ 12)}

RX Full of Right Data \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7536a6bd050061e08adc238c8d0b12a0}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_STATUS\_RXFULLRIGHT\_DEFAULT@{UART\_STATUS\_RXFULLRIGHT\_DEFAULT}}
\index{UART\_STATUS\_RXFULLRIGHT\_DEFAULT@{UART\_STATUS\_RXFULLRIGHT\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_STATUS\_RXFULLRIGHT\_DEFAULT}{UART\_STATUS\_RXFULLRIGHT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7536a6bd050061e08adc238c8d0b12a0} 
\#define UART\+\_\+\+STATUS\+\_\+\+RXFULLRIGHT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0177a134133cae49c53cc3bebc9757f6}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+RXFULLRIGHT\+\_\+\+DEFAULT}} $<$$<$ 12)}

Shifted mode DEFAULT for UART\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf58a129e17569789b349cb6db91ae76e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_STATUS\_TXBDRIGHT@{UART\_STATUS\_TXBDRIGHT}}
\index{UART\_STATUS\_TXBDRIGHT@{UART\_STATUS\_TXBDRIGHT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_STATUS\_TXBDRIGHT}{UART\_STATUS\_TXBDRIGHT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf58a129e17569789b349cb6db91ae76e} 
\#define UART\+\_\+\+STATUS\+\_\+\+TXBDRIGHT~(0x1\+UL $<$$<$ 9)}

TX Buffer Expects Double Right Data \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac9e10a439028cef62112985832e0469d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_STATUS\_TXBDRIGHT\_DEFAULT@{UART\_STATUS\_TXBDRIGHT\_DEFAULT}}
\index{UART\_STATUS\_TXBDRIGHT\_DEFAULT@{UART\_STATUS\_TXBDRIGHT\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_STATUS\_TXBDRIGHT\_DEFAULT}{UART\_STATUS\_TXBDRIGHT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac9e10a439028cef62112985832e0469d} 
\#define UART\+\_\+\+STATUS\+\_\+\+TXBDRIGHT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1a63d7c0f234a6ce398fc5ef2f9a5f7b}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXBDRIGHT\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for UART\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga36aacbcdbbc42c63151b7b8a3a6d4e79}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_STATUS\_TXBL@{UART\_STATUS\_TXBL}}
\index{UART\_STATUS\_TXBL@{UART\_STATUS\_TXBL}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_STATUS\_TXBL}{UART\_STATUS\_TXBL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga36aacbcdbbc42c63151b7b8a3a6d4e79} 
\#define UART\+\_\+\+STATUS\+\_\+\+TXBL~(0x1\+UL $<$$<$ 6)}

TX Buffer Level \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa4689c834d3c785fe9f94c7aeb20ab27}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_STATUS\_TXBL\_DEFAULT@{UART\_STATUS\_TXBL\_DEFAULT}}
\index{UART\_STATUS\_TXBL\_DEFAULT@{UART\_STATUS\_TXBL\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_STATUS\_TXBL\_DEFAULT}{UART\_STATUS\_TXBL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa4689c834d3c785fe9f94c7aeb20ab27} 
\#define UART\+\_\+\+STATUS\+\_\+\+TXBL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacedcc07595d1a0e9ca246807c09f8169}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXBL\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for UART\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga484130ca1f20470150c18ea307991095}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_STATUS\_TXBSRIGHT@{UART\_STATUS\_TXBSRIGHT}}
\index{UART\_STATUS\_TXBSRIGHT@{UART\_STATUS\_TXBSRIGHT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_STATUS\_TXBSRIGHT}{UART\_STATUS\_TXBSRIGHT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga484130ca1f20470150c18ea307991095} 
\#define UART\+\_\+\+STATUS\+\_\+\+TXBSRIGHT~(0x1\+UL $<$$<$ 10)}

TX Buffer Expects Single Right Data \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabf4b1baaeb591486b99356621080ce61}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_STATUS\_TXBSRIGHT\_DEFAULT@{UART\_STATUS\_TXBSRIGHT\_DEFAULT}}
\index{UART\_STATUS\_TXBSRIGHT\_DEFAULT@{UART\_STATUS\_TXBSRIGHT\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_STATUS\_TXBSRIGHT\_DEFAULT}{UART\_STATUS\_TXBSRIGHT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabf4b1baaeb591486b99356621080ce61} 
\#define UART\+\_\+\+STATUS\+\_\+\+TXBSRIGHT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaedee2718e8c552ff47f1e2a0fd30f35d}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXBSRIGHT\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for UART\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa944028307dbad5181a2909a8676414f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_STATUS\_TXC@{UART\_STATUS\_TXC}}
\index{UART\_STATUS\_TXC@{UART\_STATUS\_TXC}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_STATUS\_TXC}{UART\_STATUS\_TXC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa944028307dbad5181a2909a8676414f} 
\#define UART\+\_\+\+STATUS\+\_\+\+TXC~(0x1\+UL $<$$<$ 5)}

TX Complete \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga98e7dbb264a2aae2d4f6fdd55a77c0ed}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_STATUS\_TXC\_DEFAULT@{UART\_STATUS\_TXC\_DEFAULT}}
\index{UART\_STATUS\_TXC\_DEFAULT@{UART\_STATUS\_TXC\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_STATUS\_TXC\_DEFAULT}{UART\_STATUS\_TXC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga98e7dbb264a2aae2d4f6fdd55a77c0ed} 
\#define UART\+\_\+\+STATUS\+\_\+\+TXC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2b6baa1d86c30f988d51bbb171aa8c14}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXC\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for UART\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa0c2224c08c2029aaa71e55749b187d4}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_STATUS\_TXENS@{UART\_STATUS\_TXENS}}
\index{UART\_STATUS\_TXENS@{UART\_STATUS\_TXENS}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_STATUS\_TXENS}{UART\_STATUS\_TXENS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa0c2224c08c2029aaa71e55749b187d4} 
\#define UART\+\_\+\+STATUS\+\_\+\+TXENS~(0x1\+UL $<$$<$ 1)}

Transmitter Enable Status \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac768e90c474cf803f0028486ec97141e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_STATUS\_TXENS\_DEFAULT@{UART\_STATUS\_TXENS\_DEFAULT}}
\index{UART\_STATUS\_TXENS\_DEFAULT@{UART\_STATUS\_TXENS\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_STATUS\_TXENS\_DEFAULT}{UART\_STATUS\_TXENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac768e90c474cf803f0028486ec97141e} 
\#define UART\+\_\+\+STATUS\+\_\+\+TXENS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3dcbd4c852f1de67d0d14b5ff70c8c49}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXENS\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for UART\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3de7bcbcf4b013e713481ad3a6b31c8d}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_STATUS\_TXTRI@{UART\_STATUS\_TXTRI}}
\index{UART\_STATUS\_TXTRI@{UART\_STATUS\_TXTRI}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_STATUS\_TXTRI}{UART\_STATUS\_TXTRI}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3de7bcbcf4b013e713481ad3a6b31c8d} 
\#define UART\+\_\+\+STATUS\+\_\+\+TXTRI~(0x1\+UL $<$$<$ 4)}

Transmitter Tristated \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga165e889a073d7dbaf08158b48c3376cd}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_STATUS\_TXTRI\_DEFAULT@{UART\_STATUS\_TXTRI\_DEFAULT}}
\index{UART\_STATUS\_TXTRI\_DEFAULT@{UART\_STATUS\_TXTRI\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_STATUS\_TXTRI\_DEFAULT}{UART\_STATUS\_TXTRI\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga165e889a073d7dbaf08158b48c3376cd} 
\#define UART\+\_\+\+STATUS\+\_\+\+TXTRI\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga70e293b150a45fc2f1935eaad867ffab}{\+\_\+\+UART\+\_\+\+STATUS\+\_\+\+TXTRI\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for UART\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacdb2b3c62d1b4516f2605e20d11cb408}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TRIGCTRL\_AUTOTXTEN@{UART\_TRIGCTRL\_AUTOTXTEN}}
\index{UART\_TRIGCTRL\_AUTOTXTEN@{UART\_TRIGCTRL\_AUTOTXTEN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TRIGCTRL\_AUTOTXTEN}{UART\_TRIGCTRL\_AUTOTXTEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacdb2b3c62d1b4516f2605e20d11cb408} 
\#define UART\+\_\+\+TRIGCTRL\+\_\+\+AUTOTXTEN~(0x1\+UL $<$$<$ 6)}

AUTOTX Trigger Enable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga506412057909c11c17abd9a5c02b3952}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TRIGCTRL\_AUTOTXTEN\_DEFAULT@{UART\_TRIGCTRL\_AUTOTXTEN\_DEFAULT}}
\index{UART\_TRIGCTRL\_AUTOTXTEN\_DEFAULT@{UART\_TRIGCTRL\_AUTOTXTEN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TRIGCTRL\_AUTOTXTEN\_DEFAULT}{UART\_TRIGCTRL\_AUTOTXTEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga506412057909c11c17abd9a5c02b3952} 
\#define UART\+\_\+\+TRIGCTRL\+\_\+\+AUTOTXTEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf1452d88308f80d2d50f8d5b4f141bfc}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+AUTOTXTEN\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for UART\+\_\+\+TRIGCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga38a4dc6b03f50181fc4fa698d9666f5a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TRIGCTRL\_RXTEN@{UART\_TRIGCTRL\_RXTEN}}
\index{UART\_TRIGCTRL\_RXTEN@{UART\_TRIGCTRL\_RXTEN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TRIGCTRL\_RXTEN}{UART\_TRIGCTRL\_RXTEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga38a4dc6b03f50181fc4fa698d9666f5a} 
\#define UART\+\_\+\+TRIGCTRL\+\_\+\+RXTEN~(0x1\+UL $<$$<$ 4)}

Receive Trigger Enable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabbb640bdff72f62d1fffe1aa9e26c111}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TRIGCTRL\_RXTEN\_DEFAULT@{UART\_TRIGCTRL\_RXTEN\_DEFAULT}}
\index{UART\_TRIGCTRL\_RXTEN\_DEFAULT@{UART\_TRIGCTRL\_RXTEN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TRIGCTRL\_RXTEN\_DEFAULT}{UART\_TRIGCTRL\_RXTEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabbb640bdff72f62d1fffe1aa9e26c111} 
\#define UART\+\_\+\+TRIGCTRL\+\_\+\+RXTEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga846a16276d10fdc9c1be6a62774a3d45}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+RXTEN\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for UART\+\_\+\+TRIGCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga84df764f002db4f4d5bcb5a56698a1d7}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TRIGCTRL\_TSEL\_DEFAULT@{UART\_TRIGCTRL\_TSEL\_DEFAULT}}
\index{UART\_TRIGCTRL\_TSEL\_DEFAULT@{UART\_TRIGCTRL\_TSEL\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TRIGCTRL\_TSEL\_DEFAULT}{UART\_TRIGCTRL\_TSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga84df764f002db4f4d5bcb5a56698a1d7} 
\#define UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacfcf4ed67a35bad57b694fb1c4f07ef2}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for UART\+\_\+\+TRIGCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga53998fefadd720abf0d07fdf706fcb28}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TRIGCTRL\_TSEL\_PRSCH0@{UART\_TRIGCTRL\_TSEL\_PRSCH0}}
\index{UART\_TRIGCTRL\_TSEL\_PRSCH0@{UART\_TRIGCTRL\_TSEL\_PRSCH0}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TRIGCTRL\_TSEL\_PRSCH0}{UART\_TRIGCTRL\_TSEL\_PRSCH0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga53998fefadd720abf0d07fdf706fcb28} 
\#define UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH0~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga10e36596b08006f6b6e5ed1700b9112b}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH0}} $<$$<$ 0)}

Shifted mode PRSCH0 for UART\+\_\+\+TRIGCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga788958c5025c21e616d802aa66be09fb}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TRIGCTRL\_TSEL\_PRSCH1@{UART\_TRIGCTRL\_TSEL\_PRSCH1}}
\index{UART\_TRIGCTRL\_TSEL\_PRSCH1@{UART\_TRIGCTRL\_TSEL\_PRSCH1}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TRIGCTRL\_TSEL\_PRSCH1}{UART\_TRIGCTRL\_TSEL\_PRSCH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga788958c5025c21e616d802aa66be09fb} 
\#define UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH1~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga363327aaf8f634445fec993dbb251fcd}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH1}} $<$$<$ 0)}

Shifted mode PRSCH1 for UART\+\_\+\+TRIGCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa16dcb59c62a8d5cdf6d6d16822054c1}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TRIGCTRL\_TSEL\_PRSCH2@{UART\_TRIGCTRL\_TSEL\_PRSCH2}}
\index{UART\_TRIGCTRL\_TSEL\_PRSCH2@{UART\_TRIGCTRL\_TSEL\_PRSCH2}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TRIGCTRL\_TSEL\_PRSCH2}{UART\_TRIGCTRL\_TSEL\_PRSCH2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa16dcb59c62a8d5cdf6d6d16822054c1} 
\#define UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH2~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga8ca40a08dc17f5d028704d4ed14dac1c}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH2}} $<$$<$ 0)}

Shifted mode PRSCH2 for UART\+\_\+\+TRIGCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad6167f5847f851fc80f086f5c093ecce}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TRIGCTRL\_TSEL\_PRSCH3@{UART\_TRIGCTRL\_TSEL\_PRSCH3}}
\index{UART\_TRIGCTRL\_TSEL\_PRSCH3@{UART\_TRIGCTRL\_TSEL\_PRSCH3}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TRIGCTRL\_TSEL\_PRSCH3}{UART\_TRIGCTRL\_TSEL\_PRSCH3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad6167f5847f851fc80f086f5c093ecce} 
\#define UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH3~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gadd93464c23659ff3dce0b748289de7be}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH3}} $<$$<$ 0)}

Shifted mode PRSCH3 for UART\+\_\+\+TRIGCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga758d1e747cd79a85dc5f4aabdc7d878e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TRIGCTRL\_TSEL\_PRSCH4@{UART\_TRIGCTRL\_TSEL\_PRSCH4}}
\index{UART\_TRIGCTRL\_TSEL\_PRSCH4@{UART\_TRIGCTRL\_TSEL\_PRSCH4}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TRIGCTRL\_TSEL\_PRSCH4}{UART\_TRIGCTRL\_TSEL\_PRSCH4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga758d1e747cd79a85dc5f4aabdc7d878e} 
\#define UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH4~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga1a5bd26dd614bff515bd536ff16ab972}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH4}} $<$$<$ 0)}

Shifted mode PRSCH4 for UART\+\_\+\+TRIGCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga81ac3a7aecbf2c1a55bedefce26915d3}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TRIGCTRL\_TSEL\_PRSCH5@{UART\_TRIGCTRL\_TSEL\_PRSCH5}}
\index{UART\_TRIGCTRL\_TSEL\_PRSCH5@{UART\_TRIGCTRL\_TSEL\_PRSCH5}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TRIGCTRL\_TSEL\_PRSCH5}{UART\_TRIGCTRL\_TSEL\_PRSCH5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga81ac3a7aecbf2c1a55bedefce26915d3} 
\#define UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH5~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5ac1cf4c5c44b3e556b641bcbbd01de6}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH5}} $<$$<$ 0)}

Shifted mode PRSCH5 for UART\+\_\+\+TRIGCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf088e686000a65944de7a2775f9ab3be}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TRIGCTRL\_TSEL\_PRSCH6@{UART\_TRIGCTRL\_TSEL\_PRSCH6}}
\index{UART\_TRIGCTRL\_TSEL\_PRSCH6@{UART\_TRIGCTRL\_TSEL\_PRSCH6}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TRIGCTRL\_TSEL\_PRSCH6}{UART\_TRIGCTRL\_TSEL\_PRSCH6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf088e686000a65944de7a2775f9ab3be} 
\#define UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH6~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab6db89177d11d25191db92f439e002fb}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH6}} $<$$<$ 0)}

Shifted mode PRSCH6 for UART\+\_\+\+TRIGCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacf3f8852af3a8d0b6405f2628ed23936}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TRIGCTRL\_TSEL\_PRSCH7@{UART\_TRIGCTRL\_TSEL\_PRSCH7}}
\index{UART\_TRIGCTRL\_TSEL\_PRSCH7@{UART\_TRIGCTRL\_TSEL\_PRSCH7}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TRIGCTRL\_TSEL\_PRSCH7}{UART\_TRIGCTRL\_TSEL\_PRSCH7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gacf3f8852af3a8d0b6405f2628ed23936} 
\#define UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH7~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gada050b80cf42de2a5b119823f83b4855}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TSEL\+\_\+\+PRSCH7}} $<$$<$ 0)}

Shifted mode PRSCH7 for UART\+\_\+\+TRIGCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae1edd23d1e0b489c3b270cfe2ca1ecb3}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TRIGCTRL\_TXTEN@{UART\_TRIGCTRL\_TXTEN}}
\index{UART\_TRIGCTRL\_TXTEN@{UART\_TRIGCTRL\_TXTEN}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TRIGCTRL\_TXTEN}{UART\_TRIGCTRL\_TXTEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae1edd23d1e0b489c3b270cfe2ca1ecb3} 
\#define UART\+\_\+\+TRIGCTRL\+\_\+\+TXTEN~(0x1\+UL $<$$<$ 5)}

Transmit Trigger Enable \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga11f94fc25ca6105c00ad06f48df69b94}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TRIGCTRL\_TXTEN\_DEFAULT@{UART\_TRIGCTRL\_TXTEN\_DEFAULT}}
\index{UART\_TRIGCTRL\_TXTEN\_DEFAULT@{UART\_TRIGCTRL\_TXTEN\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TRIGCTRL\_TXTEN\_DEFAULT}{UART\_TRIGCTRL\_TXTEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga11f94fc25ca6105c00ad06f48df69b94} 
\#define UART\+\_\+\+TRIGCTRL\+\_\+\+TXTEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae20e6a95dfe804f526f0dad8e2040540}{\+\_\+\+UART\+\_\+\+TRIGCTRL\+\_\+\+TXTEN\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for UART\+\_\+\+TRIGCTRL \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae4500140a814779c74a4347b82f7e85c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDATA\_TXDATA\_DEFAULT@{UART\_TXDATA\_TXDATA\_DEFAULT}}
\index{UART\_TXDATA\_TXDATA\_DEFAULT@{UART\_TXDATA\_TXDATA\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDATA\_TXDATA\_DEFAULT}{UART\_TXDATA\_TXDATA\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae4500140a814779c74a4347b82f7e85c} 
\#define UART\+\_\+\+TXDATA\+\_\+\+TXDATA\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga17c997a497207f95e211531728a8a713}{\+\_\+\+UART\+\_\+\+TXDATA\+\_\+\+TXDATA\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for UART\+\_\+\+TXDATA \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga07c04555adc1fa61585625a4d19f161c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDATAX\_RXENAT@{UART\_TXDATAX\_RXENAT}}
\index{UART\_TXDATAX\_RXENAT@{UART\_TXDATAX\_RXENAT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDATAX\_RXENAT}{UART\_TXDATAX\_RXENAT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga07c04555adc1fa61585625a4d19f161c} 
\#define UART\+\_\+\+TXDATAX\+\_\+\+RXENAT~(0x1\+UL $<$$<$ 15)}

Enable RX After Transmission \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2177d730674a0f20b5f015f108514110}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDATAX\_RXENAT\_DEFAULT@{UART\_TXDATAX\_RXENAT\_DEFAULT}}
\index{UART\_TXDATAX\_RXENAT\_DEFAULT@{UART\_TXDATAX\_RXENAT\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDATAX\_RXENAT\_DEFAULT}{UART\_TXDATAX\_RXENAT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2177d730674a0f20b5f015f108514110} 
\#define UART\+\_\+\+TXDATAX\+\_\+\+RXENAT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4cfcd7f1c795612b85eea779e6fdc48c}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+RXENAT\+\_\+\+DEFAULT}} $<$$<$ 15)}

Shifted mode DEFAULT for UART\+\_\+\+TXDATAX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4f17e38242d8d4b95bc0a2e3609278a5}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDATAX\_TXBREAK@{UART\_TXDATAX\_TXBREAK}}
\index{UART\_TXDATAX\_TXBREAK@{UART\_TXDATAX\_TXBREAK}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDATAX\_TXBREAK}{UART\_TXDATAX\_TXBREAK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga4f17e38242d8d4b95bc0a2e3609278a5} 
\#define UART\+\_\+\+TXDATAX\+\_\+\+TXBREAK~(0x1\+UL $<$$<$ 13)}

Transmit Data As Break \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga67f8da41b7320dd68acd12126b097395}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDATAX\_TXBREAK\_DEFAULT@{UART\_TXDATAX\_TXBREAK\_DEFAULT}}
\index{UART\_TXDATAX\_TXBREAK\_DEFAULT@{UART\_TXDATAX\_TXBREAK\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDATAX\_TXBREAK\_DEFAULT}{UART\_TXDATAX\_TXBREAK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga67f8da41b7320dd68acd12126b097395} 
\#define UART\+\_\+\+TXDATAX\+\_\+\+TXBREAK\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae817eb6af11839c780feec22d71ca7db}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXBREAK\+\_\+\+DEFAULT}} $<$$<$ 13)}

Shifted mode DEFAULT for UART\+\_\+\+TXDATAX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga13cc6083ddb771726158006b400477ea}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDATAX\_TXDATAX\_DEFAULT@{UART\_TXDATAX\_TXDATAX\_DEFAULT}}
\index{UART\_TXDATAX\_TXDATAX\_DEFAULT@{UART\_TXDATAX\_TXDATAX\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDATAX\_TXDATAX\_DEFAULT}{UART\_TXDATAX\_TXDATAX\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga13cc6083ddb771726158006b400477ea} 
\#define UART\+\_\+\+TXDATAX\+\_\+\+TXDATAX\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga50112027f227dec6353c8d8e703eacb3}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXDATAX\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for UART\+\_\+\+TXDATAX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga32a95f5dc42a3b67e28d9b70f35bb121}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDATAX\_TXDISAT@{UART\_TXDATAX\_TXDISAT}}
\index{UART\_TXDATAX\_TXDISAT@{UART\_TXDATAX\_TXDISAT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDATAX\_TXDISAT}{UART\_TXDATAX\_TXDISAT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga32a95f5dc42a3b67e28d9b70f35bb121} 
\#define UART\+\_\+\+TXDATAX\+\_\+\+TXDISAT~(0x1\+UL $<$$<$ 14)}

Clear TXEN After Transmission \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga710761e0896c99ff816d7cefca1799fe}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDATAX\_TXDISAT\_DEFAULT@{UART\_TXDATAX\_TXDISAT\_DEFAULT}}
\index{UART\_TXDATAX\_TXDISAT\_DEFAULT@{UART\_TXDATAX\_TXDISAT\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDATAX\_TXDISAT\_DEFAULT}{UART\_TXDATAX\_TXDISAT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga710761e0896c99ff816d7cefca1799fe} 
\#define UART\+\_\+\+TXDATAX\+\_\+\+TXDISAT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa728dad15060085f350f23645e37d91f}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXDISAT\+\_\+\+DEFAULT}} $<$$<$ 14)}

Shifted mode DEFAULT for UART\+\_\+\+TXDATAX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga205adc63b2efee8c454a0c5e85ac694c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDATAX\_TXTRIAT@{UART\_TXDATAX\_TXTRIAT}}
\index{UART\_TXDATAX\_TXTRIAT@{UART\_TXDATAX\_TXTRIAT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDATAX\_TXTRIAT}{UART\_TXDATAX\_TXTRIAT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga205adc63b2efee8c454a0c5e85ac694c} 
\#define UART\+\_\+\+TXDATAX\+\_\+\+TXTRIAT~(0x1\+UL $<$$<$ 12)}

Set TXTRI After Transmission \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab7174e56f791196a1b86975a84ea0c03}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDATAX\_TXTRIAT\_DEFAULT@{UART\_TXDATAX\_TXTRIAT\_DEFAULT}}
\index{UART\_TXDATAX\_TXTRIAT\_DEFAULT@{UART\_TXDATAX\_TXTRIAT\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDATAX\_TXTRIAT\_DEFAULT}{UART\_TXDATAX\_TXTRIAT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab7174e56f791196a1b86975a84ea0c03} 
\#define UART\+\_\+\+TXDATAX\+\_\+\+TXTRIAT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf095d071b0fda103c8f3c1e00628a16e}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+TXTRIAT\+\_\+\+DEFAULT}} $<$$<$ 12)}

Shifted mode DEFAULT for UART\+\_\+\+TXDATAX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga592969e703bf427566b7e0262e1100ca}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDATAX\_UBRXAT@{UART\_TXDATAX\_UBRXAT}}
\index{UART\_TXDATAX\_UBRXAT@{UART\_TXDATAX\_UBRXAT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDATAX\_UBRXAT}{UART\_TXDATAX\_UBRXAT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga592969e703bf427566b7e0262e1100ca} 
\#define UART\+\_\+\+TXDATAX\+\_\+\+UBRXAT~(0x1\+UL $<$$<$ 11)}

Unblock RX After Transmission \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaca0b0f4a754ea44d48d8c4a8665c483}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDATAX\_UBRXAT\_DEFAULT@{UART\_TXDATAX\_UBRXAT\_DEFAULT}}
\index{UART\_TXDATAX\_UBRXAT\_DEFAULT@{UART\_TXDATAX\_UBRXAT\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDATAX\_UBRXAT\_DEFAULT}{UART\_TXDATAX\_UBRXAT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaaca0b0f4a754ea44d48d8c4a8665c483} 
\#define UART\+\_\+\+TXDATAX\+\_\+\+UBRXAT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6b75a1aa36156d6693b4839ba9813951}{\+\_\+\+UART\+\_\+\+TXDATAX\+\_\+\+UBRXAT\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for UART\+\_\+\+TXDATAX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga65099c30196f6c3dd15b26af5e33bbbd}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDOUBLE\_TXDATA0\_DEFAULT@{UART\_TXDOUBLE\_TXDATA0\_DEFAULT}}
\index{UART\_TXDOUBLE\_TXDATA0\_DEFAULT@{UART\_TXDOUBLE\_TXDATA0\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDOUBLE\_TXDATA0\_DEFAULT}{UART\_TXDOUBLE\_TXDATA0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga65099c30196f6c3dd15b26af5e33bbbd} 
\#define UART\+\_\+\+TXDOUBLE\+\_\+\+TXDATA0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga71ef2b82145f79606d0284b55a8e00b4}{\+\_\+\+UART\+\_\+\+TXDOUBLE\+\_\+\+TXDATA0\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for UART\+\_\+\+TXDOUBLE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa336c566700e32f30c5ef231c958999b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDOUBLE\_TXDATA1\_DEFAULT@{UART\_TXDOUBLE\_TXDATA1\_DEFAULT}}
\index{UART\_TXDOUBLE\_TXDATA1\_DEFAULT@{UART\_TXDOUBLE\_TXDATA1\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDOUBLE\_TXDATA1\_DEFAULT}{UART\_TXDOUBLE\_TXDATA1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa336c566700e32f30c5ef231c958999b} 
\#define UART\+\_\+\+TXDOUBLE\+\_\+\+TXDATA1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga5e1cf114bd216dbe07cce3bc4b6eca49}{\+\_\+\+UART\+\_\+\+TXDOUBLE\+\_\+\+TXDATA1\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for UART\+\_\+\+TXDOUBLE \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa4207b25271c839daf1673e5fdd8289f}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDOUBLEX\_RXENAT0@{UART\_TXDOUBLEX\_RXENAT0}}
\index{UART\_TXDOUBLEX\_RXENAT0@{UART\_TXDOUBLEX\_RXENAT0}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDOUBLEX\_RXENAT0}{UART\_TXDOUBLEX\_RXENAT0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa4207b25271c839daf1673e5fdd8289f} 
\#define UART\+\_\+\+TXDOUBLEX\+\_\+\+RXENAT0~(0x1\+UL $<$$<$ 15)}

Enable RX After Transmission \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2429c6ac7a011a46c59a2ea40cf6ccde}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDOUBLEX\_RXENAT0\_DEFAULT@{UART\_TXDOUBLEX\_RXENAT0\_DEFAULT}}
\index{UART\_TXDOUBLEX\_RXENAT0\_DEFAULT@{UART\_TXDOUBLEX\_RXENAT0\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDOUBLEX\_RXENAT0\_DEFAULT}{UART\_TXDOUBLEX\_RXENAT0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga2429c6ac7a011a46c59a2ea40cf6ccde} 
\#define UART\+\_\+\+TXDOUBLEX\+\_\+\+RXENAT0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae25560aab1f7a8a0c7d301d9252aec7c}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+RXENAT0\+\_\+\+DEFAULT}} $<$$<$ 15)}

Shifted mode DEFAULT for UART\+\_\+\+TXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac67405a42febbfdb2a64dd97705d4ea8}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDOUBLEX\_RXENAT1@{UART\_TXDOUBLEX\_RXENAT1}}
\index{UART\_TXDOUBLEX\_RXENAT1@{UART\_TXDOUBLEX\_RXENAT1}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDOUBLEX\_RXENAT1}{UART\_TXDOUBLEX\_RXENAT1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac67405a42febbfdb2a64dd97705d4ea8} 
\#define UART\+\_\+\+TXDOUBLEX\+\_\+\+RXENAT1~(0x1\+UL $<$$<$ 31)}

Enable RX After Transmission \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac91b4ea6b426ab49c3b7bdc054c2afb4}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDOUBLEX\_RXENAT1\_DEFAULT@{UART\_TXDOUBLEX\_RXENAT1\_DEFAULT}}
\index{UART\_TXDOUBLEX\_RXENAT1\_DEFAULT@{UART\_TXDOUBLEX\_RXENAT1\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDOUBLEX\_RXENAT1\_DEFAULT}{UART\_TXDOUBLEX\_RXENAT1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac91b4ea6b426ab49c3b7bdc054c2afb4} 
\#define UART\+\_\+\+TXDOUBLEX\+\_\+\+RXENAT1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga86f005450e7acf7ce1ccc1a023541c47}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+RXENAT1\+\_\+\+DEFAULT}} $<$$<$ 31)}

Shifted mode DEFAULT for UART\+\_\+\+TXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae9dabf5fcd2c452ab7f97ea267135995}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDOUBLEX\_TXBREAK0@{UART\_TXDOUBLEX\_TXBREAK0}}
\index{UART\_TXDOUBLEX\_TXBREAK0@{UART\_TXDOUBLEX\_TXBREAK0}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDOUBLEX\_TXBREAK0}{UART\_TXDOUBLEX\_TXBREAK0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae9dabf5fcd2c452ab7f97ea267135995} 
\#define UART\+\_\+\+TXDOUBLEX\+\_\+\+TXBREAK0~(0x1\+UL $<$$<$ 13)}

Transmit Data As Break \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab5de29aaeab44c03690cfd0152e8731b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDOUBLEX\_TXBREAK0\_DEFAULT@{UART\_TXDOUBLEX\_TXBREAK0\_DEFAULT}}
\index{UART\_TXDOUBLEX\_TXBREAK0\_DEFAULT@{UART\_TXDOUBLEX\_TXBREAK0\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDOUBLEX\_TXBREAK0\_DEFAULT}{UART\_TXDOUBLEX\_TXBREAK0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab5de29aaeab44c03690cfd0152e8731b} 
\#define UART\+\_\+\+TXDOUBLEX\+\_\+\+TXBREAK0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga75539b5ee674ceab8ad3c707bf3b6cd8}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXBREAK0\+\_\+\+DEFAULT}} $<$$<$ 13)}

Shifted mode DEFAULT for UART\+\_\+\+TXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3dccad6a2ad686e67c36bd90aabb712e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDOUBLEX\_TXBREAK1@{UART\_TXDOUBLEX\_TXBREAK1}}
\index{UART\_TXDOUBLEX\_TXBREAK1@{UART\_TXDOUBLEX\_TXBREAK1}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDOUBLEX\_TXBREAK1}{UART\_TXDOUBLEX\_TXBREAK1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3dccad6a2ad686e67c36bd90aabb712e} 
\#define UART\+\_\+\+TXDOUBLEX\+\_\+\+TXBREAK1~(0x1\+UL $<$$<$ 29)}

Transmit Data As Break \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga96fb6c9a85dd2c23af11311012d1cb5e}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDOUBLEX\_TXBREAK1\_DEFAULT@{UART\_TXDOUBLEX\_TXBREAK1\_DEFAULT}}
\index{UART\_TXDOUBLEX\_TXBREAK1\_DEFAULT@{UART\_TXDOUBLEX\_TXBREAK1\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDOUBLEX\_TXBREAK1\_DEFAULT}{UART\_TXDOUBLEX\_TXBREAK1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga96fb6c9a85dd2c23af11311012d1cb5e} 
\#define UART\+\_\+\+TXDOUBLEX\+\_\+\+TXBREAK1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7745357cb3b4a3b3ff15363c2007b847}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXBREAK1\+\_\+\+DEFAULT}} $<$$<$ 29)}

Shifted mode DEFAULT for UART\+\_\+\+TXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa0529a1fd29744c2d8ec2ca83d69de76}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDOUBLEX\_TXDATA0\_DEFAULT@{UART\_TXDOUBLEX\_TXDATA0\_DEFAULT}}
\index{UART\_TXDOUBLEX\_TXDATA0\_DEFAULT@{UART\_TXDOUBLEX\_TXDATA0\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDOUBLEX\_TXDATA0\_DEFAULT}{UART\_TXDOUBLEX\_TXDATA0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa0529a1fd29744c2d8ec2ca83d69de76} 
\#define UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDATA0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga45b2e07052030e6e44c253468249ed76}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDATA0\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for UART\+\_\+\+TXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae47e2480b73a48a5a601bd9788455e28}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDOUBLEX\_TXDATA1\_DEFAULT@{UART\_TXDOUBLEX\_TXDATA1\_DEFAULT}}
\index{UART\_TXDOUBLEX\_TXDATA1\_DEFAULT@{UART\_TXDOUBLEX\_TXDATA1\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDOUBLEX\_TXDATA1\_DEFAULT}{UART\_TXDOUBLEX\_TXDATA1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gae47e2480b73a48a5a601bd9788455e28} 
\#define UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDATA1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaae2e9db68f3e6ca18633de98cf86cecd}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDATA1\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for UART\+\_\+\+TXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga65359ec762a9597f66dff7e1935f455a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDOUBLEX\_TXDISAT0@{UART\_TXDOUBLEX\_TXDISAT0}}
\index{UART\_TXDOUBLEX\_TXDISAT0@{UART\_TXDOUBLEX\_TXDISAT0}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDOUBLEX\_TXDISAT0}{UART\_TXDOUBLEX\_TXDISAT0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga65359ec762a9597f66dff7e1935f455a} 
\#define UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDISAT0~(0x1\+UL $<$$<$ 14)}

Clear TXEN After Transmission \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabb2b2f8f692327bb10027be3b4b2881b}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDOUBLEX\_TXDISAT0\_DEFAULT@{UART\_TXDOUBLEX\_TXDISAT0\_DEFAULT}}
\index{UART\_TXDOUBLEX\_TXDISAT0\_DEFAULT@{UART\_TXDOUBLEX\_TXDISAT0\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDOUBLEX\_TXDISAT0\_DEFAULT}{UART\_TXDOUBLEX\_TXDISAT0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gabb2b2f8f692327bb10027be3b4b2881b} 
\#define UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDISAT0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga7f53932103ef8a7a34bec57568f27476}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDISAT0\+\_\+\+DEFAULT}} $<$$<$ 14)}

Shifted mode DEFAULT for UART\+\_\+\+TXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf207fec9650985e5292a94f834785c69}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDOUBLEX\_TXDISAT1@{UART\_TXDOUBLEX\_TXDISAT1}}
\index{UART\_TXDOUBLEX\_TXDISAT1@{UART\_TXDOUBLEX\_TXDISAT1}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDOUBLEX\_TXDISAT1}{UART\_TXDOUBLEX\_TXDISAT1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaf207fec9650985e5292a94f834785c69} 
\#define UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDISAT1~(0x1\+UL $<$$<$ 30)}

Clear TXEN After Transmission \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad990633ca376eac25fdc86dabd6aeb86}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDOUBLEX\_TXDISAT1\_DEFAULT@{UART\_TXDOUBLEX\_TXDISAT1\_DEFAULT}}
\index{UART\_TXDOUBLEX\_TXDISAT1\_DEFAULT@{UART\_TXDOUBLEX\_TXDISAT1\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDOUBLEX\_TXDISAT1\_DEFAULT}{UART\_TXDOUBLEX\_TXDISAT1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gad990633ca376eac25fdc86dabd6aeb86} 
\#define UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDISAT1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gab1506ab35627cd27d85d20ce435d44e3}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXDISAT1\+\_\+\+DEFAULT}} $<$$<$ 30)}

Shifted mode DEFAULT for UART\+\_\+\+TXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3a3fc0b13f972f7818e792accb5cc7cc}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDOUBLEX\_TXTRIAT0@{UART\_TXDOUBLEX\_TXTRIAT0}}
\index{UART\_TXDOUBLEX\_TXTRIAT0@{UART\_TXDOUBLEX\_TXTRIAT0}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDOUBLEX\_TXTRIAT0}{UART\_TXDOUBLEX\_TXTRIAT0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga3a3fc0b13f972f7818e792accb5cc7cc} 
\#define UART\+\_\+\+TXDOUBLEX\+\_\+\+TXTRIAT0~(0x1\+UL $<$$<$ 12)}

Set TXTRI After Transmission \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6cfd8945f14e0585df4eba27509ca66c}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDOUBLEX\_TXTRIAT0\_DEFAULT@{UART\_TXDOUBLEX\_TXTRIAT0\_DEFAULT}}
\index{UART\_TXDOUBLEX\_TXTRIAT0\_DEFAULT@{UART\_TXDOUBLEX\_TXTRIAT0\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDOUBLEX\_TXTRIAT0\_DEFAULT}{UART\_TXDOUBLEX\_TXTRIAT0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga6cfd8945f14e0585df4eba27509ca66c} 
\#define UART\+\_\+\+TXDOUBLEX\+\_\+\+TXTRIAT0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga044c3c9897fea70f2bb12a150169ef42}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXTRIAT0\+\_\+\+DEFAULT}} $<$$<$ 12)}

Shifted mode DEFAULT for UART\+\_\+\+TXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa9ccf8a1d3a5596808688daee9ce9c36}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDOUBLEX\_TXTRIAT1@{UART\_TXDOUBLEX\_TXTRIAT1}}
\index{UART\_TXDOUBLEX\_TXTRIAT1@{UART\_TXDOUBLEX\_TXTRIAT1}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDOUBLEX\_TXTRIAT1}{UART\_TXDOUBLEX\_TXTRIAT1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa9ccf8a1d3a5596808688daee9ce9c36} 
\#define UART\+\_\+\+TXDOUBLEX\+\_\+\+TXTRIAT1~(0x1\+UL $<$$<$ 28)}

Set TXTRI After Transmission \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga64caffc02a3a8b9cee8156d315d5c920}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDOUBLEX\_TXTRIAT1\_DEFAULT@{UART\_TXDOUBLEX\_TXTRIAT1\_DEFAULT}}
\index{UART\_TXDOUBLEX\_TXTRIAT1\_DEFAULT@{UART\_TXDOUBLEX\_TXTRIAT1\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDOUBLEX\_TXTRIAT1\_DEFAULT}{UART\_TXDOUBLEX\_TXTRIAT1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga64caffc02a3a8b9cee8156d315d5c920} 
\#define UART\+\_\+\+TXDOUBLEX\+\_\+\+TXTRIAT1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gaa58bf7d20bef439f3911061978a10b2d}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+TXTRIAT1\+\_\+\+DEFAULT}} $<$$<$ 28)}

Shifted mode DEFAULT for UART\+\_\+\+TXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac7c7c3f021bc04e0080478e0b96e84a2}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDOUBLEX\_UBRXAT0@{UART\_TXDOUBLEX\_UBRXAT0}}
\index{UART\_TXDOUBLEX\_UBRXAT0@{UART\_TXDOUBLEX\_UBRXAT0}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDOUBLEX\_UBRXAT0}{UART\_TXDOUBLEX\_UBRXAT0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gac7c7c3f021bc04e0080478e0b96e84a2} 
\#define UART\+\_\+\+TXDOUBLEX\+\_\+\+UBRXAT0~(0x1\+UL $<$$<$ 11)}

Unblock RX After Transmission \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafee42e0278fc696f97fd6299bd0cd462}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDOUBLEX\_UBRXAT0\_DEFAULT@{UART\_TXDOUBLEX\_UBRXAT0\_DEFAULT}}
\index{UART\_TXDOUBLEX\_UBRXAT0\_DEFAULT@{UART\_TXDOUBLEX\_UBRXAT0\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDOUBLEX\_UBRXAT0\_DEFAULT}{UART\_TXDOUBLEX\_UBRXAT0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafee42e0278fc696f97fd6299bd0cd462} 
\#define UART\+\_\+\+TXDOUBLEX\+\_\+\+UBRXAT0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga18230c9b4c19ea2dbc9607022741488a}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+UBRXAT0\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for UART\+\_\+\+TXDOUBLEX \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga94eba74843b821bd3b16483c9f4444eb}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDOUBLEX\_UBRXAT1@{UART\_TXDOUBLEX\_UBRXAT1}}
\index{UART\_TXDOUBLEX\_UBRXAT1@{UART\_TXDOUBLEX\_UBRXAT1}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDOUBLEX\_UBRXAT1}{UART\_TXDOUBLEX\_UBRXAT1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga94eba74843b821bd3b16483c9f4444eb} 
\#define UART\+\_\+\+TXDOUBLEX\+\_\+\+UBRXAT1~(0x1\+UL $<$$<$ 27)}

Unblock RX After Transmission \Hypertarget{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0e6d90183c3a760e3b81ab0150f5ac1a}\index{EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}!UART\_TXDOUBLEX\_UBRXAT1\_DEFAULT@{UART\_TXDOUBLEX\_UBRXAT1\_DEFAULT}}
\index{UART\_TXDOUBLEX\_UBRXAT1\_DEFAULT@{UART\_TXDOUBLEX\_UBRXAT1\_DEFAULT}!EFM32GG\_UART\_BitFields@{EFM32GG\_UART\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{UART\_TXDOUBLEX\_UBRXAT1\_DEFAULT}{UART\_TXDOUBLEX\_UBRXAT1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___u_a_r_t___bit_fields_ga0e6d90183c3a760e3b81ab0150f5ac1a} 
\#define UART\+\_\+\+TXDOUBLEX\+\_\+\+UBRXAT1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___u_a_r_t___bit_fields_gafe7d913aad152d77fd192e8496c51e2f}{\+\_\+\+UART\+\_\+\+TXDOUBLEX\+\_\+\+UBRXAT1\+\_\+\+DEFAULT}} $<$$<$ 27)}

Shifted mode DEFAULT for UART\+\_\+\+TXDOUBLEX 