// Seed: 77429216
module module_0 (
    output logic   id_0,
    input  supply1 id_1
);
  reg id_3;
  always @(1'b0) begin : LABEL_0
    if (-1 - 1)
      if (1)
        if (-1) id_0 <= 1;
        else begin : LABEL_1
          $clog2(50);
          ;
          id_0 <= id_1;
          id_0 <= id_1;
          id_3 <= 1'b0;
          id_3 = -1;
        end
  end
  localparam integer id_4 = (1);
  id_5 :
  assert property (@(posedge id_1) id_4 - 1)
  else id_5 = 1'b0;
  logic id_6 = -1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    input tri0 id_2,
    input supply1 id_3,
    output uwire id_4,
    input wand id_5,
    input tri1 id_6,
    output logic id_7,
    input tri0 id_8,
    output uwire id_9,
    input tri1 id_10
);
  always @(-1) begin : LABEL_0
    id_7 = 1;
  end
  module_0 modCall_1 (
      id_7,
      id_3
  );
endmodule
