#
# (C) Copyright 2007-2009 Michal Simek
# Michal SIMEK <monstr@monstr.eu>
#
# (C) Copyright 2010-2011 Li-Pro.Net
# Stephan Linz <linz@li-pro.net>
#
# This program is free software; you can redistribute it and/or
# modify it under the terms of the GNU General Public License as
# published by the Free Software Foundation; either version 2 of
# the License, or (at your option) any later version.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with this program; if not, write to the Free Software
# Foundation, Inc., 59 Temple Place, Suite 330, Boston,
# MA 02111-1307 USA
#
# CAUTION: This file is automatically generated by libgen.
# Version: Xilinx EDK 12.4 EDK_MS4.81d
# Description: Linux 2.4 Configurations
#
# Generate by linux-v1.00.a
# Project description at http://www.monstr.eu/
#

# Project name
define_string CONFIG_PROJECT_NAME Xilinx-SP3ADSP1800-MMU-lite-12.4

# System Clock Frequency
define_int CONFIG_CONFIG_XILINX_CPU_CLOCK_FREQ 62500000

# Microblaze is microblaze_0
define_int CONFIG_XILINX_MICROBLAZE0_SCO 0
define_int CONFIG_XILINX_MICROBLAZE0_FREQ 62500000
define_int CONFIG_XILINX_MICROBLAZE0_DATA_SIZE 32
define_int CONFIG_XILINX_MICROBLAZE0_DYNAMIC_BUS_SIZING 1
define_string CONFIG_XILINX_MICROBLAZE0_FAMILY spartan3adsp
define_string CONFIG_XILINX_MICROBLAZE0_INSTANCE microblaze_0
define_int CONFIG_XILINX_MICROBLAZE0_FAULT_TOLERANT 0
define_int CONFIG_XILINX_MICROBLAZE0_ECC_USE_CE_EXCEPTION 0
define_int CONFIG_XILINX_MICROBLAZE0_ENDIANNESS 0
define_int CONFIG_XILINX_MICROBLAZE0_AREA_OPTIMIZED 0
define_int CONFIG_XILINX_MICROBLAZE0_OPTIMIZATION 0
define_int CONFIG_XILINX_MICROBLAZE0_INTERCONNECT 1
define_int CONFIG_XILINX_MICROBLAZE0_STREAM_INTERCONNECT 0
define_int CONFIG_XILINX_MICROBLAZE0_DPLB_DWIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_DPLB_NATIVE_DWIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_DPLB_BURST_EN 0
define_int CONFIG_XILINX_MICROBLAZE0_DPLB_P2P 0
define_int CONFIG_XILINX_MICROBLAZE0_IPLB_DWIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_IPLB_NATIVE_DWIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_IPLB_BURST_EN 0
define_int CONFIG_XILINX_MICROBLAZE0_IPLB_P2P 0
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_DP_SUPPORTS_THREADS 0
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_DP_THREAD_ID_WIDTH 1
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_DP_SUPPORTS_READ 1
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_DP_SUPPORTS_WRITE 1
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_DP_SUPPORTS_NARROW_BURST 0
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_DP_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_DP_ADDR_WIDTH 32
define_string CONFIG_XILINX_MICROBLAZE0_M_AXI_DP_PROTOCOL AXI4LITE
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_DP_EXCLUSIVE_ACCESS 0
define_int CONFIG_XILINX_MICROBLAZE0_INTERCONNECT_M_AXI_DP_READ_ISSUING 1
define_int CONFIG_XILINX_MICROBLAZE0_INTERCONNECT_M_AXI_DP_WRITE_ISSUING 1
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_IP_SUPPORTS_THREADS 0
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_IP_THREAD_ID_WIDTH 1
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_IP_SUPPORTS_READ 1
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_IP_SUPPORTS_WRITE 0
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_IP_SUPPORTS_NARROW_BURST 0
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_IP_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_IP_ADDR_WIDTH 32
define_string CONFIG_XILINX_MICROBLAZE0_M_AXI_IP_PROTOCOL AXI4LITE
define_int CONFIG_XILINX_MICROBLAZE0_INTERCONNECT_M_AXI_IP_READ_ISSUING 1
define_int CONFIG_XILINX_MICROBLAZE0_D_AXI 0
define_int CONFIG_XILINX_MICROBLAZE0_D_PLB 1
define_int CONFIG_XILINX_MICROBLAZE0_D_LMB 1
define_int CONFIG_XILINX_MICROBLAZE0_I_AXI 0
define_int CONFIG_XILINX_MICROBLAZE0_I_PLB 1
define_int CONFIG_XILINX_MICROBLAZE0_I_LMB 1
define_int CONFIG_XILINX_MICROBLAZE0_USE_MSR_INSTR 1
define_int CONFIG_XILINX_MICROBLAZE0_USE_PCMP_INSTR 1
define_int CONFIG_XILINX_MICROBLAZE0_USE_BARREL 1
define_int CONFIG_XILINX_MICROBLAZE0_USE_DIV 0
define_int CONFIG_XILINX_MICROBLAZE0_USE_HW_MUL 1
define_int CONFIG_XILINX_MICROBLAZE0_USE_FPU 0
define_int CONFIG_XILINX_MICROBLAZE0_UNALIGNED_EXCEPTIONS 1
define_int CONFIG_XILINX_MICROBLAZE0_ILL_OPCODE_EXCEPTION 1
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_I_BUS_EXCEPTION 0
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_D_BUS_EXCEPTION 0
define_int CONFIG_XILINX_MICROBLAZE0_IPLB_BUS_EXCEPTION 1
define_int CONFIG_XILINX_MICROBLAZE0_DPLB_BUS_EXCEPTION 1
define_int CONFIG_XILINX_MICROBLAZE0_DIV_ZERO_EXCEPTION 0
define_int CONFIG_XILINX_MICROBLAZE0_FPU_EXCEPTION 0
define_int CONFIG_XILINX_MICROBLAZE0_FSL_EXCEPTION 0
define_int CONFIG_XILINX_MICROBLAZE0_PVR 2
define_hex CONFIG_XILINX_MICROBLAZE0_PVR_USER1 0x00
define_hex CONFIG_XILINX_MICROBLAZE0_PVR_USER2 0x00000000
define_int CONFIG_XILINX_MICROBLAZE0_DEBUG_ENABLED 1
define_int CONFIG_XILINX_MICROBLAZE0_NUMBER_OF_PC_BRK 1
define_int CONFIG_XILINX_MICROBLAZE0_NUMBER_OF_RD_ADDR_BRK 0
define_int CONFIG_XILINX_MICROBLAZE0_NUMBER_OF_WR_ADDR_BRK 0
define_int CONFIG_XILINX_MICROBLAZE0_INTERRUPT_IS_EDGE 0
define_int CONFIG_XILINX_MICROBLAZE0_EDGE_IS_POSITIVE 1
define_hex CONFIG_XILINX_MICROBLAZE0_RESET_MSR 0x00000000
define_int CONFIG_XILINX_MICROBLAZE0_OPCODE_0x0_ILLEGAL 1
define_int CONFIG_XILINX_MICROBLAZE0_FSL_LINKS 0
define_int CONFIG_XILINX_MICROBLAZE0_FSL_DATA_SIZE 32
define_int CONFIG_XILINX_MICROBLAZE0_USE_EXTENDED_FSL_INSTR 0
define_string CONFIG_XILINX_MICROBLAZE0_M0_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_S0_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_M1_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_S1_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_M2_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_S2_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_M3_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_S3_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_M4_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_S4_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_M5_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_S5_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_M6_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_S6_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_M7_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_S7_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_M8_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_S8_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_M9_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_S9_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_M10_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_S10_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_M11_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_S11_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_M12_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_S12_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_M13_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_S13_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_M14_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_S14_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_M15_AXIS_PROTOCOL GENERIC
define_string CONFIG_XILINX_MICROBLAZE0_S15_AXIS_PROTOCOL GENERIC
define_int CONFIG_XILINX_MICROBLAZE0_M0_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_S0_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_M1_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_S1_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_M2_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_S2_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_M3_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_S3_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_M4_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_S4_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_M5_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_S5_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_M6_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_S6_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_M7_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_S7_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_M8_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_S8_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_M9_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_S9_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_M10_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_S10_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_M11_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_S11_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_M12_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_S12_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_M13_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_S13_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_M14_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_S14_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_M15_AXIS_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_S15_AXIS_DATA_WIDTH 32
define_hex CONFIG_XILINX_MICROBLAZE0_ICACHE_BASEADDR 0x20000000
define_hex CONFIG_XILINX_MICROBLAZE0_ICACHE_HIGHADDR 0x27ffffff
define_int CONFIG_XILINX_MICROBLAZE0_USE_ICACHE 1
define_int CONFIG_XILINX_MICROBLAZE0_ALLOW_ICACHE_WR 1
define_int CONFIG_XILINX_MICROBLAZE0_ADDR_TAG_BITS 16
define_int CONFIG_XILINX_MICROBLAZE0_CACHE_BYTE_SIZE 2048
define_int CONFIG_XILINX_MICROBLAZE0_ICACHE_USE_FSL 1
define_int CONFIG_XILINX_MICROBLAZE0_ICACHE_LINE_LEN 4
define_int CONFIG_XILINX_MICROBLAZE0_ICACHE_ALWAYS_USED 1
define_int CONFIG_XILINX_MICROBLAZE0_ICACHE_INTERFACE 0
define_int CONFIG_XILINX_MICROBLAZE0_ICACHE_VICTIMS 0
define_int CONFIG_XILINX_MICROBLAZE0_ICACHE_STREAMS 0
define_int CONFIG_XILINX_MICROBLAZE0_ICACHE_FORCE_TAG_LUTRAM 0
define_int CONFIG_XILINX_MICROBLAZE0_ICACHE_DATA_WIDTH 0
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_IC_SUPPORTS_THREADS 0
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_IC_THREAD_ID_WIDTH 1
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_IC_SUPPORTS_READ 1
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_IC_SUPPORTS_WRITE 0
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_IC_SUPPORTS_NARROW_BURST 0
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_IC_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_IC_ADDR_WIDTH 32
define_string CONFIG_XILINX_MICROBLAZE0_M_AXI_IC_PROTOCOL AXI4
define_int CONFIG_XILINX_MICROBLAZE0_INTERCONNECT_M_AXI_IC_READ_ISSUING 2
define_hex CONFIG_XILINX_MICROBLAZE0_DCACHE_BASEADDR 0x20000000
define_hex CONFIG_XILINX_MICROBLAZE0_DCACHE_HIGHADDR 0x27ffffff
define_int CONFIG_XILINX_MICROBLAZE0_USE_DCACHE 1
define_int CONFIG_XILINX_MICROBLAZE0_ALLOW_DCACHE_WR 1
define_int CONFIG_XILINX_MICROBLAZE0_DCACHE_ADDR_TAG 16
define_int CONFIG_XILINX_MICROBLAZE0_DCACHE_BYTE_SIZE 2048
define_int CONFIG_XILINX_MICROBLAZE0_DCACHE_USE_FSL 1
define_int CONFIG_XILINX_MICROBLAZE0_DCACHE_LINE_LEN 4
define_int CONFIG_XILINX_MICROBLAZE0_DCACHE_ALWAYS_USED 1
define_int CONFIG_XILINX_MICROBLAZE0_DCACHE_INTERFACE 0
define_int CONFIG_XILINX_MICROBLAZE0_DCACHE_USE_WRITEBACK 0
define_int CONFIG_XILINX_MICROBLAZE0_DCACHE_VICTIMS 0
define_int CONFIG_XILINX_MICROBLAZE0_DCACHE_FORCE_TAG_LUTRAM 0
define_int CONFIG_XILINX_MICROBLAZE0_DCACHE_DATA_WIDTH 0
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_DC_SUPPORTS_THREADS 0
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_DC_THREAD_ID_WIDTH 1
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_DC_SUPPORTS_READ 1
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_DC_SUPPORTS_WRITE 1
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_DC_SUPPORTS_NARROW_BURST 0
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_DC_DATA_WIDTH 32
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_DC_ADDR_WIDTH 32
define_string CONFIG_XILINX_MICROBLAZE0_M_AXI_DC_PROTOCOL AXI4
define_int CONFIG_XILINX_MICROBLAZE0_M_AXI_DC_EXCLUSIVE_ACCESS 0
define_int CONFIG_XILINX_MICROBLAZE0_INTERCONNECT_M_AXI_DC_READ_ISSUING 2
define_int CONFIG_XILINX_MICROBLAZE0_INTERCONNECT_M_AXI_DC_WRITE_ISSUING 32
define_int CONFIG_XILINX_MICROBLAZE0_USE_MMU 3
define_int CONFIG_XILINX_MICROBLAZE0_MMU_DTLB_SIZE 4
define_int CONFIG_XILINX_MICROBLAZE0_MMU_ITLB_SIZE 2
define_int CONFIG_XILINX_MICROBLAZE0_MMU_TLB_ACCESS 3
define_int CONFIG_XILINX_MICROBLAZE0_MMU_ZONES 2
define_int CONFIG_XILINX_MICROBLAZE0_USE_INTERRUPT 1
define_int CONFIG_XILINX_MICROBLAZE0_USE_EXT_BRK 1
define_int CONFIG_XILINX_MICROBLAZE0_USE_EXT_NM_BRK 1
define_int CONFIG_XILINX_MICROBLAZE0_USE_BRANCH_TARGET_CACHE 0
define_int CONFIG_XILINX_MICROBLAZE0_BRANCH_TARGET_CACHE_SIZE 0
define_string CONFIG_XILINX_MICROBLAZE0_HW_VER 8.00.b
define_string CONFIG_XILINX_MICROBLAZE0_INSTANCE microblaze_0

# Interrupt controller is xps_intc_0
define_string CONFIG_XILINX_INTC_0_FAMILY spartan3adsp
define_hex CONFIG_XILINX_INTC_0_BASEADDR 0x8AFF0000
define_hex CONFIG_XILINX_INTC_0_HIGHADDR 0x8AFFFFFF
define_int CONFIG_XILINX_INTC_0_SPLB_AWIDTH 32
define_int CONFIG_XILINX_INTC_0_SPLB_DWIDTH 32
define_int CONFIG_XILINX_INTC_0_SPLB_P2P 0
define_int CONFIG_XILINX_INTC_0_SPLB_NUM_MASTERS 2
define_int CONFIG_XILINX_INTC_0_SPLB_MID_WIDTH 1
define_int CONFIG_XILINX_INTC_0_SPLB_NATIVE_DWIDTH 32
define_int CONFIG_XILINX_INTC_0_SPLB_SUPPORT_BURSTS 0
define_int CONFIG_XILINX_INTC_0_NUM_INTR_INPUTS 5
define_string CONFIG_XILINX_INTC_0_KIND_OF_INTR 0b11111111111111111111111111100111
define_string CONFIG_XILINX_INTC_0_KIND_OF_EDGE 0b11111111111111111111111111111111
define_string CONFIG_XILINX_INTC_0_KIND_OF_LVL 0b11111111111111111111111111111111
define_int CONFIG_XILINX_INTC_0_HAS_IPR 1
define_int CONFIG_XILINX_INTC_0_HAS_SIE 1
define_int CONFIG_XILINX_INTC_0_HAS_CIE 1
define_int CONFIG_XILINX_INTC_0_HAS_IVR 1
define_int CONFIG_XILINX_INTC_0_IRQ_IS_LEVEL 1
define_int CONFIG_XILINX_INTC_0_IRQ_ACTIVE 1
define_string CONFIG_XILINX_INTC_0_HW_VER 2.01.a
define_string CONFIG_XILINX_INTC_0_INSTANCE xps_intc_0
# mbref_mio_0_IP2INTC_Irpt
# mbref_reg_0_IP2INTC_Irpt
# xps_uart_0_Interrupt
# xps_ether_0_IP2INTC_Irpt
# xps_timer_0_Interrupt

# Timer is xps_timer_0
define_string CONFIG_XILINX_TIMER_0_FAMILY spartan3adsp
define_int CONFIG_XILINX_TIMER_0_COUNT_WIDTH 32
define_int CONFIG_XILINX_TIMER_0_ONE_TIMER_ONLY 0
define_int CONFIG_XILINX_TIMER_0_TRIG0_ASSERT 1
define_int CONFIG_XILINX_TIMER_0_TRIG1_ASSERT 1
define_int CONFIG_XILINX_TIMER_0_GEN0_ASSERT 1
define_int CONFIG_XILINX_TIMER_0_GEN1_ASSERT 1
define_hex CONFIG_XILINX_TIMER_0_BASEADDR 0x8AEF0000
define_hex CONFIG_XILINX_TIMER_0_HIGHADDR 0x8AEFFFFF
define_int CONFIG_XILINX_TIMER_0_SPLB_AWIDTH 32
define_int CONFIG_XILINX_TIMER_0_SPLB_DWIDTH 32
define_int CONFIG_XILINX_TIMER_0_SPLB_P2P 0
define_int CONFIG_XILINX_TIMER_0_SPLB_MID_WIDTH 1
define_int CONFIG_XILINX_TIMER_0_SPLB_NUM_MASTERS 2
define_int CONFIG_XILINX_TIMER_0_SPLB_SUPPORT_BURSTS 0
define_int CONFIG_XILINX_TIMER_0_SPLB_NATIVE_DWIDTH 32
define_string CONFIG_XILINX_TIMER_0_HW_VER 1.02.a
define_string CONFIG_XILINX_TIMER_0_INSTANCE xps_timer_0
define_int CONFIG_XILINX_TIMER_0_Interrupt 0

# System memory is mpmc_0
define_hex CONFIG_XILINX_ERAM_START 0x20000000
define_hex CONFIG_XILINX_ERAM_SIZE 0x00000000

# NOR Flash memory is xps_mch_emc_0
define_hex CONFIG_XILINX_FLASH_START 0xaf000000
define_hex CONFIG_XILINX_FLASH_SIZE 0x01000000

