#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000015e49516920 .scope module, "Register_tb" "Register_tb" 2 3;
 .timescale 0 0;
v0000015e49571170_0 .net "Clock", 0 0, v0000015e49516c40_0;  1 drivers
v0000015e49571210_0 .net "ReadData1", 63 0, v0000015e496de0f0_0;  1 drivers
v0000015e495712b0_0 .net "ReadData2", 63 0, v0000015e49516ce0_0;  1 drivers
v0000015e49523460_0 .var "ReadReg1", 4 0;
v0000015e49523aa0_0 .var "ReadReg2", 4 0;
v0000015e49523500_0 .var "RegWrite", 0 0;
v0000015e495235a0_0 .var "WriteData", 63 0;
v0000015e49522e20_0 .var "WriteReg", 4 0;
S_0000015e49516ab0 .scope module, "clk" "clockGenerator" 2 10, 3 18 0, S_0000015e49516920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Clock";
v0000015e49516c40_0 .var "Clock", 0 0;
S_0000015e494f2f70 .scope module, "regFile" "RegisterFile" 2 11, 3 1 0, S_0000015e49516920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clock";
    .port_info 1 /INPUT 5 "ReadReg1";
    .port_info 2 /INPUT 5 "ReadReg2";
    .port_info 3 /OUTPUT 64 "ReadData1";
    .port_info 4 /OUTPUT 64 "ReadData2";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 5 "WriteReg";
    .port_info 7 /INPUT 64 "WriteData";
L_0000015e49523d40 .functor OR 5, v0000015e49523460_0, v0000015e49523aa0_0, C4<00000>, C4<00000>;
v0000015e496dd630_0 .net "Clock", 0 0, v0000015e49516c40_0;  alias, 1 drivers
v0000015e496de0f0_0 .var "ReadData1", 63 0;
v0000015e49516ce0_0 .var "ReadData2", 63 0;
v0000015e494f3100_0 .net "ReadReg1", 4 0, v0000015e49523460_0;  1 drivers
v0000015e494f31a0_0 .net "ReadReg2", 4 0, v0000015e49523aa0_0;  1 drivers
v0000015e494f3240_0 .net "RegWrite", 0 0, v0000015e49523500_0;  1 drivers
v0000015e494f32e0_0 .net "WriteData", 63 0, v0000015e495235a0_0;  1 drivers
v0000015e494f3380_0 .net "WriteReg", 4 0, v0000015e49522e20_0;  1 drivers
v0000015e49571030_0 .net *"_ivl_1", 4 0, L_0000015e49523d40;  1 drivers
v0000015e495710d0 .array "registers", 31 0, 63 0;
E_0000015e4952a1c0 .event posedge, v0000015e49516c40_0;
E_0000015e49529e40 .event anyedge, L_0000015e49523d40;
    .scope S_0000015e49516ab0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e49516c40_0, 0, 1;
T_0.0 ;
    %delay 5, 0;
    %load/vec4 v0000015e49516c40_0;
    %inv;
    %store/vec4 v0000015e49516c40_0, 0, 1;
    %jmp T_0.0;
    %end;
    .thread T_0;
    .scope S_0000015e494f2f70;
T_1 ;
    %wait E_0000015e49529e40;
    %load/vec4 v0000015e494f3100_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000015e495710d0, 4;
    %store/vec4 v0000015e496de0f0_0, 0, 64;
    %load/vec4 v0000015e494f31a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000015e495710d0, 4;
    %store/vec4 v0000015e49516ce0_0, 0, 64;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000015e494f2f70;
T_2 ;
    %wait E_0000015e4952a1c0;
    %load/vec4 v0000015e494f3240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000015e494f32e0_0;
    %load/vec4 v0000015e494f3380_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000015e495710d0, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000015e49516920;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015e49523500_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000015e49522e20_0, 0, 5;
    %pushi/vec4 105, 0, 64;
    %store/vec4 v0000015e495235a0_0, 0, 64;
    %delay 20, 0;
    %vpi_call 2 17 "$display", "Writing 105 in register x5..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e49523500_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000015e49523460_0, 0, 5;
    %delay 20, 0;
    %vpi_call 2 20 "$display", "Reading data from x5: %d\012", v0000015e49571210_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\Register_tb.v";
    "./Register.v";
